-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

-- DATE "10/30/2020 14:54:03"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	data_path IS
    PORT (
	clk : IN std_logic;
	reset : IN std_logic;
	micro_inst : IN std_logic_vector(32 DOWNTO 0);
	statusN : OUT std_logic;
	statusZ : OUT std_logic;
	statusD : IN std_logic;
	statusND : OUT std_logic;
	statusZD : OUT std_logic;
	mmI : IN std_logic_vector(15 DOWNTO 0);
	mmAdress : OUT std_logic_vector(15 DOWNTO 0);
	mmData : OUT std_logic_vector(15 DOWNTO 0);
	ir : OUT std_logic_vector(15 DOWNTO 0)
	);
END data_path;

-- Design Ports Information
-- micro_inst[0]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[1]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[2]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[3]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[4]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[5]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[6]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[7]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[8]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[9]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[10]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[11]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[12]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[13]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- statusN	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- statusZ	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- statusND	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- statusZD	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmAdress[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmAdress[1]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmAdress[2]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmAdress[3]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmAdress[4]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmAdress[5]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmAdress[6]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmAdress[7]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmAdress[8]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmAdress[9]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmAdress[10]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmAdress[11]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmAdress[12]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmAdress[13]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmAdress[14]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmAdress[15]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmData[0]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmData[1]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmData[2]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmData[3]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmData[4]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmData[5]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmData[6]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmData[7]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmData[8]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmData[9]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmData[10]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmData[11]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmData[12]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmData[13]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmData[14]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmData[15]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ir[0]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ir[1]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ir[2]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ir[3]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ir[4]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ir[5]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ir[6]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ir[7]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ir[8]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ir[9]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ir[10]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ir[11]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ir[12]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ir[13]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ir[14]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ir[15]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[15]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[14]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[17]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[16]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[18]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[19]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- statusD	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[21]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[24]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[23]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[22]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[26]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[25]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[27]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[30]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[29]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[28]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[32]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[31]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmI[0]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- micro_inst[20]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmI[1]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmI[2]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmI[3]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmI[4]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmI[5]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmI[6]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmI[7]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmI[8]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmI[9]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmI[10]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmI[11]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmI[12]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmI[13]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmI[14]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mmI[15]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF data_path IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_micro_inst : std_logic_vector(32 DOWNTO 0);
SIGNAL ww_statusN : std_logic;
SIGNAL ww_statusZ : std_logic;
SIGNAL ww_statusD : std_logic;
SIGNAL ww_statusND : std_logic;
SIGNAL ww_statusZD : std_logic;
SIGNAL ww_mmI : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_mmAdress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_mmData : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_ir : std_logic_vector(15 DOWNTO 0);
SIGNAL \Mult0~8_ACLR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mult0~8_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Mult0~8_ENA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Mult0~8_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult0~8_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \Mult0~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Mult1~8_ACLR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mult1~8_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Mult1~8_ENA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Mult1~8_AX_bus\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \Mult1~8_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \Mult1~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Mult2~8_AX_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Mult2~8_AY_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Mult2~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Mult0~24\ : std_logic;
SIGNAL \Mult0~25\ : std_logic;
SIGNAL \Mult0~26\ : std_logic;
SIGNAL \Mult0~27\ : std_logic;
SIGNAL \Mult0~28\ : std_logic;
SIGNAL \Mult0~29\ : std_logic;
SIGNAL \Mult0~30\ : std_logic;
SIGNAL \Mult0~31\ : std_logic;
SIGNAL \Mult0~32\ : std_logic;
SIGNAL \Mult0~33\ : std_logic;
SIGNAL \Mult0~34\ : std_logic;
SIGNAL \Mult0~35\ : std_logic;
SIGNAL \Mult0~36\ : std_logic;
SIGNAL \Mult0~37\ : std_logic;
SIGNAL \Mult0~38\ : std_logic;
SIGNAL \Mult0~39\ : std_logic;
SIGNAL \Mult0~40\ : std_logic;
SIGNAL \Mult0~41\ : std_logic;
SIGNAL \Mult0~42\ : std_logic;
SIGNAL \Mult0~43\ : std_logic;
SIGNAL \Mult0~44\ : std_logic;
SIGNAL \Mult0~45\ : std_logic;
SIGNAL \Mult0~46\ : std_logic;
SIGNAL \Mult0~47\ : std_logic;
SIGNAL \Mult0~48\ : std_logic;
SIGNAL \Mult0~49\ : std_logic;
SIGNAL \Mult0~50\ : std_logic;
SIGNAL \Mult0~51\ : std_logic;
SIGNAL \Mult0~52\ : std_logic;
SIGNAL \Mult0~53\ : std_logic;
SIGNAL \Mult0~54\ : std_logic;
SIGNAL \Mult0~55\ : std_logic;
SIGNAL \Mult0~56\ : std_logic;
SIGNAL \Mult0~57\ : std_logic;
SIGNAL \Mult0~58\ : std_logic;
SIGNAL \Mult0~59\ : std_logic;
SIGNAL \Mult0~60\ : std_logic;
SIGNAL \Mult0~61\ : std_logic;
SIGNAL \Mult0~62\ : std_logic;
SIGNAL \Mult0~63\ : std_logic;
SIGNAL \Mult0~64\ : std_logic;
SIGNAL \Mult0~65\ : std_logic;
SIGNAL \Mult0~66\ : std_logic;
SIGNAL \Mult0~67\ : std_logic;
SIGNAL \Mult0~68\ : std_logic;
SIGNAL \Mult0~69\ : std_logic;
SIGNAL \Mult0~70\ : std_logic;
SIGNAL \Mult0~71\ : std_logic;
SIGNAL \Mult1~23\ : std_logic;
SIGNAL \Mult1~24\ : std_logic;
SIGNAL \Mult1~25\ : std_logic;
SIGNAL \Mult1~26\ : std_logic;
SIGNAL \Mult1~27\ : std_logic;
SIGNAL \Mult1~28\ : std_logic;
SIGNAL \Mult1~29\ : std_logic;
SIGNAL \Mult1~30\ : std_logic;
SIGNAL \Mult1~31\ : std_logic;
SIGNAL \Mult1~32\ : std_logic;
SIGNAL \Mult1~33\ : std_logic;
SIGNAL \Mult1~34\ : std_logic;
SIGNAL \Mult1~35\ : std_logic;
SIGNAL \Mult1~36\ : std_logic;
SIGNAL \Mult1~37\ : std_logic;
SIGNAL \Mult1~38\ : std_logic;
SIGNAL \Mult1~39\ : std_logic;
SIGNAL \Mult1~40\ : std_logic;
SIGNAL \Mult1~41\ : std_logic;
SIGNAL \Mult1~42\ : std_logic;
SIGNAL \Mult1~43\ : std_logic;
SIGNAL \Mult1~44\ : std_logic;
SIGNAL \Mult1~45\ : std_logic;
SIGNAL \Mult1~46\ : std_logic;
SIGNAL \Mult1~47\ : std_logic;
SIGNAL \Mult1~48\ : std_logic;
SIGNAL \Mult1~49\ : std_logic;
SIGNAL \Mult1~50\ : std_logic;
SIGNAL \Mult1~51\ : std_logic;
SIGNAL \Mult1~52\ : std_logic;
SIGNAL \Mult1~53\ : std_logic;
SIGNAL \Mult1~54\ : std_logic;
SIGNAL \Mult1~55\ : std_logic;
SIGNAL \Mult1~56\ : std_logic;
SIGNAL \Mult1~57\ : std_logic;
SIGNAL \Mult1~58\ : std_logic;
SIGNAL \Mult1~59\ : std_logic;
SIGNAL \Mult1~60\ : std_logic;
SIGNAL \Mult1~61\ : std_logic;
SIGNAL \Mult1~62\ : std_logic;
SIGNAL \Mult1~63\ : std_logic;
SIGNAL \Mult1~64\ : std_logic;
SIGNAL \Mult1~65\ : std_logic;
SIGNAL \Mult1~66\ : std_logic;
SIGNAL \Mult1~67\ : std_logic;
SIGNAL \Mult1~68\ : std_logic;
SIGNAL \Mult1~69\ : std_logic;
SIGNAL \Mult1~70\ : std_logic;
SIGNAL \Mult1~71\ : std_logic;
SIGNAL \Mult2~24\ : std_logic;
SIGNAL \Mult2~25\ : std_logic;
SIGNAL \Mult2~26\ : std_logic;
SIGNAL \Mult2~27\ : std_logic;
SIGNAL \Mult2~28\ : std_logic;
SIGNAL \Mult2~29\ : std_logic;
SIGNAL \Mult2~30\ : std_logic;
SIGNAL \Mult2~31\ : std_logic;
SIGNAL \Mult2~32\ : std_logic;
SIGNAL \Mult2~33\ : std_logic;
SIGNAL \Mult2~34\ : std_logic;
SIGNAL \Mult2~35\ : std_logic;
SIGNAL \Mult2~36\ : std_logic;
SIGNAL \Mult2~37\ : std_logic;
SIGNAL \Mult2~38\ : std_logic;
SIGNAL \Mult2~39\ : std_logic;
SIGNAL \Mult2~40\ : std_logic;
SIGNAL \Mult2~41\ : std_logic;
SIGNAL \Mult2~42\ : std_logic;
SIGNAL \Mult2~43\ : std_logic;
SIGNAL \Mult2~44\ : std_logic;
SIGNAL \Mult2~45\ : std_logic;
SIGNAL \Mult2~46\ : std_logic;
SIGNAL \Mult2~47\ : std_logic;
SIGNAL \Mult2~48\ : std_logic;
SIGNAL \Mult2~49\ : std_logic;
SIGNAL \Mult2~50\ : std_logic;
SIGNAL \Mult2~51\ : std_logic;
SIGNAL \Mult2~52\ : std_logic;
SIGNAL \Mult2~53\ : std_logic;
SIGNAL \Mult2~54\ : std_logic;
SIGNAL \Mult2~55\ : std_logic;
SIGNAL \Mult2~56\ : std_logic;
SIGNAL \Mult2~57\ : std_logic;
SIGNAL \Mult2~58\ : std_logic;
SIGNAL \Mult2~59\ : std_logic;
SIGNAL \Mult2~60\ : std_logic;
SIGNAL \Mult2~61\ : std_logic;
SIGNAL \Mult2~62\ : std_logic;
SIGNAL \Mult2~63\ : std_logic;
SIGNAL \Mult2~64\ : std_logic;
SIGNAL \Mult2~65\ : std_logic;
SIGNAL \Mult2~66\ : std_logic;
SIGNAL \Mult2~67\ : std_logic;
SIGNAL \Mult2~68\ : std_logic;
SIGNAL \Mult2~69\ : std_logic;
SIGNAL \Mult2~70\ : std_logic;
SIGNAL \Mult2~71\ : std_logic;
SIGNAL \micro_inst[0]~input_o\ : std_logic;
SIGNAL \micro_inst[1]~input_o\ : std_logic;
SIGNAL \micro_inst[2]~input_o\ : std_logic;
SIGNAL \micro_inst[3]~input_o\ : std_logic;
SIGNAL \micro_inst[4]~input_o\ : std_logic;
SIGNAL \micro_inst[5]~input_o\ : std_logic;
SIGNAL \micro_inst[6]~input_o\ : std_logic;
SIGNAL \micro_inst[7]~input_o\ : std_logic;
SIGNAL \micro_inst[8]~input_o\ : std_logic;
SIGNAL \micro_inst[9]~input_o\ : std_logic;
SIGNAL \micro_inst[10]~input_o\ : std_logic;
SIGNAL \micro_inst[11]~input_o\ : std_logic;
SIGNAL \micro_inst[12]~input_o\ : std_logic;
SIGNAL \micro_inst[13]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \micro_inst[31]~input_o\ : std_logic;
SIGNAL \micro_inst[27]~input_o\ : std_logic;
SIGNAL \micro_inst[18]~input_o\ : std_logic;
SIGNAL \micro_inst[19]~input_o\ : std_logic;
SIGNAL \mmI[12]~input_o\ : std_logic;
SIGNAL \counter[0]~1_combout\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \counter[1]~0_combout\ : std_logic;
SIGNAL \reg[1][0]~18_combout\ : std_logic;
SIGNAL \CMUX:Cbusi[12]~q\ : std_logic;
SIGNAL \micro_inst[16]~input_o\ : std_logic;
SIGNAL \micro_inst[17]~input_o\ : std_logic;
SIGNAL \micro_inst[15]~input_o\ : std_logic;
SIGNAL \micro_inst[14]~input_o\ : std_logic;
SIGNAL \Mux97~0_combout\ : std_logic;
SIGNAL \micro_inst[24]~input_o\ : std_logic;
SIGNAL \micro_inst[25]~input_o\ : std_logic;
SIGNAL \micro_inst[26]~input_o\ : std_logic;
SIGNAL \micro_inst[23]~input_o\ : std_logic;
SIGNAL \micro_inst[21]~input_o\ : std_logic;
SIGNAL \Bbus[12]~20_combout\ : std_logic;
SIGNAL \mmI[15]~input_o\ : std_logic;
SIGNAL \Bbus[12]~11_combout\ : std_logic;
SIGNAL \micro_inst[29]~input_o\ : std_logic;
SIGNAL \reg[3][0]~feeder_combout\ : std_logic;
SIGNAL \micro_inst[30]~input_o\ : std_logic;
SIGNAL \micro_inst[20]~input_o\ : std_logic;
SIGNAL \reg[2][0]~20_combout\ : std_logic;
SIGNAL \micro_inst[28]~input_o\ : std_logic;
SIGNAL \reg[3][0]~25_combout\ : std_logic;
SIGNAL \micro_inst[32]~input_o\ : std_logic;
SIGNAL \Abus~18_combout\ : std_logic;
SIGNAL \reg[3][0]~26_combout\ : std_logic;
SIGNAL \mmI[11]~input_o\ : std_logic;
SIGNAL \CMUX:Cbusi[11]~q\ : std_logic;
SIGNAL \Bbus[12]~12_combout\ : std_logic;
SIGNAL \reg[12][11]~feeder_combout\ : std_logic;
SIGNAL \reg[12][11]~q\ : std_logic;
SIGNAL \reg[29][0]~83_combout\ : std_logic;
SIGNAL \Abus[6]~244_combout\ : std_logic;
SIGNAL \mmI[10]~input_o\ : std_logic;
SIGNAL \CMUX:Cbusi[10]~q\ : std_logic;
SIGNAL \reg[8][10]~feeder_combout\ : std_logic;
SIGNAL \statusD~input_o\ : std_logic;
SIGNAL \reg[8][0]~55_combout\ : std_logic;
SIGNAL \reg[8][0]~56_combout\ : std_logic;
SIGNAL \reg[8][0]~57_combout\ : std_logic;
SIGNAL \reg[8][0]~58_combout\ : std_logic;
SIGNAL \reg[8][10]~q\ : std_logic;
SIGNAL \reg[10][10]~feeder_combout\ : std_logic;
SIGNAL \reg[24][0]~59_combout\ : std_logic;
SIGNAL \reg[2][0]~21_combout\ : std_logic;
SIGNAL \reg[10][0]~67_combout\ : std_logic;
SIGNAL \reg[10][0]~68_combout\ : std_logic;
SIGNAL \reg[10][10]~q\ : std_logic;
SIGNAL \Abus[6]~7_combout\ : std_logic;
SIGNAL \reg[9][0]~63_combout\ : std_logic;
SIGNAL \reg[9][0]~64_combout\ : std_logic;
SIGNAL \reg[9][10]~q\ : std_logic;
SIGNAL \reg[11][10]~feeder_combout\ : std_logic;
SIGNAL \reg[11][0]~72_combout\ : std_logic;
SIGNAL \reg[11][0]~73_combout\ : std_logic;
SIGNAL \reg[11][10]~q\ : std_logic;
SIGNAL \micro_inst[22]~input_o\ : std_logic;
SIGNAL \Bbus~134_combout\ : std_logic;
SIGNAL \reg[5][0]~11_combout\ : std_logic;
SIGNAL \reg[4][0]~0_combout\ : std_logic;
SIGNAL \reg[13][0]~81_combout\ : std_logic;
SIGNAL \reg[13][0]~82_combout\ : std_logic;
SIGNAL \reg[13][10]~q\ : std_logic;
SIGNAL \reg[15][10]~q\ : std_logic;
SIGNAL \reg[6][0]~7_combout\ : std_logic;
SIGNAL \reg[6][0]~8_combout\ : std_logic;
SIGNAL \reg[14][0]~86_combout\ : std_logic;
SIGNAL \reg[14][0]~87_combout\ : std_logic;
SIGNAL \reg[14][10]~q\ : std_logic;
SIGNAL \reg[12][10]~q\ : std_logic;
SIGNAL \Bbus~135_combout\ : std_logic;
SIGNAL \reg[26][0]~70_combout\ : std_logic;
SIGNAL \reg[16][0]~28_combout\ : std_logic;
SIGNAL \reg[26][0]~69_combout\ : std_logic;
SIGNAL \reg[26][0]~71_combout\ : std_logic;
SIGNAL \reg[26][10]~q\ : std_logic;
SIGNAL \reg[19][0]~37_combout\ : std_logic;
SIGNAL \reg[18][0]~38_combout\ : std_logic;
SIGNAL \reg[6][0]~6_combout\ : std_logic;
SIGNAL \reg[22][0]~51_combout\ : std_logic;
SIGNAL \reg[22][0]~52_combout\ : std_logic;
SIGNAL \reg[22][10]~q\ : std_logic;
SIGNAL \reg[18][0]~19_combout\ : std_logic;
SIGNAL \reg[18][0]~39_combout\ : std_logic;
SIGNAL \reg[18][0]~40_combout\ : std_logic;
SIGNAL \reg[18][10]~q\ : std_logic;
SIGNAL \reg[30][0]~88_combout\ : std_logic;
SIGNAL \reg[30][0]~89_combout\ : std_logic;
SIGNAL \reg[30][0]~90_combout\ : std_logic;
SIGNAL \reg[30][10]~q\ : std_logic;
SIGNAL \Bbus~129_combout\ : std_logic;
SIGNAL \reg[24][0]~60_combout\ : std_logic;
SIGNAL \reg[16][0]~30_combout\ : std_logic;
SIGNAL \reg[24][0]~61_combout\ : std_logic;
SIGNAL \reg[24][0]~62_combout\ : std_logic;
SIGNAL \reg[24][10]~q\ : std_logic;
SIGNAL \reg[20][0]~44_combout\ : std_logic;
SIGNAL \reg[28][0]~78_combout\ : std_logic;
SIGNAL \reg[28][0]~79_combout\ : std_logic;
SIGNAL \reg[28][0]~80_combout\ : std_logic;
SIGNAL \reg[28][10]~q\ : std_logic;
SIGNAL \reg[16][0]~31_combout\ : std_logic;
SIGNAL \reg[16][0]~4_combout\ : std_logic;
SIGNAL \reg[16][0]~29_combout\ : std_logic;
SIGNAL \reg[16][0]~32_combout\ : std_logic;
SIGNAL \reg[16][10]~q\ : std_logic;
SIGNAL \reg[20][10]~feeder_combout\ : std_logic;
SIGNAL \reg[20][0]~46_combout\ : std_logic;
SIGNAL \reg[20][0]~45_combout\ : std_logic;
SIGNAL \reg[20][0]~47_combout\ : std_logic;
SIGNAL \reg[20][10]~q\ : std_logic;
SIGNAL \Bbus~127_combout\ : std_logic;
SIGNAL \reg[27][10]~feeder_combout\ : std_logic;
SIGNAL \reg[17][0]~33_combout\ : std_logic;
SIGNAL \reg[19][0]~41_combout\ : std_logic;
SIGNAL \reg[27][0]~74_combout\ : std_logic;
SIGNAL \reg[27][0]~75_combout\ : std_logic;
SIGNAL \reg[27][10]~q\ : std_logic;
SIGNAL \reg[19][0]~42_combout\ : std_logic;
SIGNAL \reg[19][0]~43_combout\ : std_logic;
SIGNAL \reg[19][10]~q\ : std_logic;
SIGNAL \reg[7][0]~15_combout\ : std_logic;
SIGNAL \reg[23][0]~53_combout\ : std_logic;
SIGNAL \reg[23][0]~54_combout\ : std_logic;
SIGNAL \reg[23][10]~q\ : std_logic;
SIGNAL \Bbus~130_combout\ : std_logic;
SIGNAL \reg[17][0]~34_combout\ : std_logic;
SIGNAL \reg[25][0]~65_combout\ : std_logic;
SIGNAL \reg[25][0]~66_combout\ : std_logic;
SIGNAL \reg[25][10]~q\ : std_logic;
SIGNAL \reg[21][0]~48_combout\ : std_logic;
SIGNAL \reg[29][0]~84_combout\ : std_logic;
SIGNAL \reg[29][0]~85_combout\ : std_logic;
SIGNAL \reg[29][10]~q\ : std_logic;
SIGNAL \reg[17][0]~35_combout\ : std_logic;
SIGNAL \reg[17][0]~36_combout\ : std_logic;
SIGNAL \reg[17][10]~q\ : std_logic;
SIGNAL \reg[21][0]~49_combout\ : std_logic;
SIGNAL \reg[21][0]~50_combout\ : std_logic;
SIGNAL \reg[21][10]~q\ : std_logic;
SIGNAL \Bbus~128_combout\ : std_logic;
SIGNAL \Bbus~131_combout\ : std_logic;
SIGNAL \reg[6][0]~9_combout\ : std_logic;
SIGNAL \reg[6][0]~10_combout\ : std_logic;
SIGNAL \reg[6][10]~q\ : std_logic;
SIGNAL \reg[5][0]~12_combout\ : std_logic;
SIGNAL \reg[5][0]~13_combout\ : std_logic;
SIGNAL \reg[5][10]~q\ : std_logic;
SIGNAL \reg[7][10]~feeder_combout\ : std_logic;
SIGNAL \reg[7][0]~16_combout\ : std_logic;
SIGNAL \reg[7][0]~14_combout\ : std_logic;
SIGNAL \reg[7][0]~17_combout\ : std_logic;
SIGNAL \reg[7][10]~q\ : std_logic;
SIGNAL \reg[4][0]~1_combout\ : std_logic;
SIGNAL \reg[4][0]~2_combout\ : std_logic;
SIGNAL \reg[4][0]~3_combout\ : std_logic;
SIGNAL \reg[4][10]~q\ : std_logic;
SIGNAL \Bbus~132_combout\ : std_logic;
SIGNAL \reg[2][0]~22_combout\ : std_logic;
SIGNAL \reg[2][0]~23_combout\ : std_logic;
SIGNAL \reg[2][10]~q\ : std_logic;
SIGNAL \reg[3][10]~q\ : std_logic;
SIGNAL \Bbus~133_combout\ : std_logic;
SIGNAL \Bbus~136_combout\ : std_logic;
SIGNAL \Mux37~8_combout\ : std_logic;
SIGNAL \Mux37~11_combout\ : std_logic;
SIGNAL \Mux37~10_combout\ : std_logic;
SIGNAL \Mux37~9_combout\ : std_logic;
SIGNAL \reg[31][0]~93_combout\ : std_logic;
SIGNAL \reg[31][0]~94_combout\ : std_logic;
SIGNAL \reg[31][0]~q\ : std_logic;
SIGNAL \Abus[6]~19_combout\ : std_logic;
SIGNAL \reg[4][3]~q\ : std_logic;
SIGNAL \reg[20][3]~q\ : std_logic;
SIGNAL \Mux44~1_combout\ : std_logic;
SIGNAL \reg[16][3]~q\ : std_logic;
SIGNAL \Mux44~0_combout\ : std_logic;
SIGNAL \reg[8][3]~q\ : std_logic;
SIGNAL \reg[24][3]~q\ : std_logic;
SIGNAL \Mux44~2_combout\ : std_logic;
SIGNAL \reg[28][3]~q\ : std_logic;
SIGNAL \reg[12][3]~q\ : std_logic;
SIGNAL \Mux44~3_combout\ : std_logic;
SIGNAL \Abus~36_combout\ : std_logic;
SIGNAL \reg[15][3]~q\ : std_logic;
SIGNAL \Mux44~15_combout\ : std_logic;
SIGNAL \reg[11][3]~feeder_combout\ : std_logic;
SIGNAL \reg[11][3]~q\ : std_logic;
SIGNAL \reg[27][3]~q\ : std_logic;
SIGNAL \Mux44~14_combout\ : std_logic;
SIGNAL \reg[7][3]~q\ : std_logic;
SIGNAL \reg[23][3]~q\ : std_logic;
SIGNAL \Mux44~13_combout\ : std_logic;
SIGNAL \reg[19][3]~q\ : std_logic;
SIGNAL \reg[3][3]~q\ : std_logic;
SIGNAL \Mux44~12_combout\ : std_logic;
SIGNAL \Abus~39_combout\ : std_logic;
SIGNAL \reg[13][3]~feeder_combout\ : std_logic;
SIGNAL \reg[13][3]~q\ : std_logic;
SIGNAL \reg[29][3]~feeder_combout\ : std_logic;
SIGNAL \reg[29][3]~q\ : std_logic;
SIGNAL \Mux44~7_combout\ : std_logic;
SIGNAL \reg[17][3]~q\ : std_logic;
SIGNAL \Mux44~4_combout\ : std_logic;
SIGNAL \reg[25][3]~q\ : std_logic;
SIGNAL \reg[9][3]~q\ : std_logic;
SIGNAL \Mux44~6_combout\ : std_logic;
SIGNAL \reg[5][3]~q\ : std_logic;
SIGNAL \reg[21][3]~q\ : std_logic;
SIGNAL \Mux44~5_combout\ : std_logic;
SIGNAL \Abus~37_combout\ : std_logic;
SIGNAL \reg[2][3]~q\ : std_logic;
SIGNAL \reg[18][3]~q\ : std_logic;
SIGNAL \Mux44~8_combout\ : std_logic;
SIGNAL \reg[10][3]~q\ : std_logic;
SIGNAL \reg[26][3]~q\ : std_logic;
SIGNAL \Mux44~10_combout\ : std_logic;
SIGNAL \reg[30][3]~q\ : std_logic;
SIGNAL \reg[14][3]~feeder_combout\ : std_logic;
SIGNAL \reg[14][3]~q\ : std_logic;
SIGNAL \Mux44~11_combout\ : std_logic;
SIGNAL \reg[22][3]~q\ : std_logic;
SIGNAL \reg[6][3]~feeder_combout\ : std_logic;
SIGNAL \reg[6][3]~q\ : std_logic;
SIGNAL \Mux44~9_combout\ : std_logic;
SIGNAL \Abus~38_combout\ : std_logic;
SIGNAL \Abus~40_combout\ : std_logic;
SIGNAL \Abus~45_combout\ : std_logic;
SIGNAL \Abus~46_combout\ : std_logic;
SIGNAL \Abus~44_combout\ : std_logic;
SIGNAL \Abus~43_combout\ : std_logic;
SIGNAL \Abus~47_combout\ : std_logic;
SIGNAL \Abus~42_combout\ : std_logic;
SIGNAL \Abus~48_combout\ : std_logic;
SIGNAL \Abus~49_combout\ : std_logic;
SIGNAL \Abus~50_combout\ : std_logic;
SIGNAL \Abus~41_combout\ : std_logic;
SIGNAL \Abus~51_combout\ : std_logic;
SIGNAL \Abus[3]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Bbus[0]~1_combout\ : std_logic;
SIGNAL \Abus[3]~_Duplicate_3_q\ : std_logic;
SIGNAL \mmI[2]~input_o\ : std_logic;
SIGNAL \CMUX:Cbusi[2]~q\ : std_logic;
SIGNAL \reg[8][15]~feeder_combout\ : std_logic;
SIGNAL \reg[8][15]~q\ : std_logic;
SIGNAL \reg[10][15]~feeder_combout\ : std_logic;
SIGNAL \reg[10][15]~q\ : std_logic;
SIGNAL \reg[9][15]~q\ : std_logic;
SIGNAL \reg[11][15]~feeder_combout\ : std_logic;
SIGNAL \reg[11][15]~q\ : std_logic;
SIGNAL \Abus~233_combout\ : std_logic;
SIGNAL \reg[16][15]~q\ : std_logic;
SIGNAL \reg[28][15]~q\ : std_logic;
SIGNAL \reg[24][15]~q\ : std_logic;
SIGNAL \reg[20][15]~q\ : std_logic;
SIGNAL \Abus~235_combout\ : std_logic;
SIGNAL \reg[30][15]~feeder_combout\ : std_logic;
SIGNAL \reg[30][15]~q\ : std_logic;
SIGNAL \reg[26][15]~q\ : std_logic;
SIGNAL \reg[22][15]~q\ : std_logic;
SIGNAL \reg[18][15]~feeder_combout\ : std_logic;
SIGNAL \reg[18][15]~q\ : std_logic;
SIGNAL \Abus~236_combout\ : std_logic;
SIGNAL \reg[21][15]~q\ : std_logic;
SIGNAL \reg[29][15]~q\ : std_logic;
SIGNAL \reg[17][15]~q\ : std_logic;
SIGNAL \reg[25][15]~q\ : std_logic;
SIGNAL \Abus~237_combout\ : std_logic;
SIGNAL \reg[19][15]~feeder_combout\ : std_logic;
SIGNAL \reg[19][15]~q\ : std_logic;
SIGNAL \reg[27][15]~feeder_combout\ : std_logic;
SIGNAL \reg[27][15]~q\ : std_logic;
SIGNAL \reg[23][15]~q\ : std_logic;
SIGNAL \Abus~238_combout\ : std_logic;
SIGNAL \Abus~239_combout\ : std_logic;
SIGNAL \reg[2][15]~feeder_combout\ : std_logic;
SIGNAL \reg[2][15]~q\ : std_logic;
SIGNAL \reg[3][15]~feeder_combout\ : std_logic;
SIGNAL \reg[3][15]~q\ : std_logic;
SIGNAL \reg[6][15]~feeder_combout\ : std_logic;
SIGNAL \reg[6][15]~q\ : std_logic;
SIGNAL \reg[5][15]~q\ : std_logic;
SIGNAL \reg[7][15]~q\ : std_logic;
SIGNAL \reg[4][15]~q\ : std_logic;
SIGNAL \Abus~240_combout\ : std_logic;
SIGNAL \Abus~241_combout\ : std_logic;
SIGNAL \reg[14][15]~feeder_combout\ : std_logic;
SIGNAL \reg[14][15]~q\ : std_logic;
SIGNAL \reg[15][15]~q\ : std_logic;
SIGNAL \reg[13][15]~q\ : std_logic;
SIGNAL \Abus~234_combout\ : std_logic;
SIGNAL \Abus~242_combout\ : std_logic;
SIGNAL \Mux32~9_combout\ : std_logic;
SIGNAL \Mux32~11_combout\ : std_logic;
SIGNAL \Mux32~8_combout\ : std_logic;
SIGNAL \Mux32~10_combout\ : std_logic;
SIGNAL \Abus~230_combout\ : std_logic;
SIGNAL \Mux32~1_combout\ : std_logic;
SIGNAL \Mux32~0_combout\ : std_logic;
SIGNAL \Mux32~2_combout\ : std_logic;
SIGNAL \Mux32~3_combout\ : std_logic;
SIGNAL \Abus~228_combout\ : std_logic;
SIGNAL \Mux32~7_combout\ : std_logic;
SIGNAL \Mux32~5_combout\ : std_logic;
SIGNAL \Mux32~6_combout\ : std_logic;
SIGNAL \Mux32~4_combout\ : std_logic;
SIGNAL \Abus~229_combout\ : std_logic;
SIGNAL \Mux32~13_combout\ : std_logic;
SIGNAL \Mux32~12_combout\ : std_logic;
SIGNAL \Mux32~15_combout\ : std_logic;
SIGNAL \Mux32~14_combout\ : std_logic;
SIGNAL \Abus~231_combout\ : std_logic;
SIGNAL \Abus~232_combout\ : std_logic;
SIGNAL \Abus~243_combout\ : std_logic;
SIGNAL \Abus[15]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Abus[15]~_Duplicate_2_q\ : std_logic;
SIGNAL \mmI[7]~input_o\ : std_logic;
SIGNAL \CMUX:Cbusi[7]~q\ : std_logic;
SIGNAL \reg[14][7]~q\ : std_logic;
SIGNAL \reg[12][7]~q\ : std_logic;
SIGNAL \reg[15][7]~q\ : std_logic;
SIGNAL \reg[13][7]~q\ : std_logic;
SIGNAL \Bbus~98_combout\ : std_logic;
SIGNAL \reg[29][7]~q\ : std_logic;
SIGNAL \reg[25][7]~q\ : std_logic;
SIGNAL \reg[17][7]~q\ : std_logic;
SIGNAL \reg[21][7]~feeder_combout\ : std_logic;
SIGNAL \reg[21][7]~q\ : std_logic;
SIGNAL \Bbus~100_combout\ : std_logic;
SIGNAL \reg[22][7]~q\ : std_logic;
SIGNAL \reg[18][7]~feeder_combout\ : std_logic;
SIGNAL \reg[18][7]~q\ : std_logic;
SIGNAL \reg[26][7]~q\ : std_logic;
SIGNAL \reg[30][7]~q\ : std_logic;
SIGNAL \Bbus~101_combout\ : std_logic;
SIGNAL \reg[27][7]~q\ : std_logic;
SIGNAL \reg[23][7]~q\ : std_logic;
SIGNAL \reg[19][7]~feeder_combout\ : std_logic;
SIGNAL \reg[19][7]~q\ : std_logic;
SIGNAL \Bbus~102_combout\ : std_logic;
SIGNAL \reg[20][7]~q\ : std_logic;
SIGNAL \reg[16][7]~q\ : std_logic;
SIGNAL \reg[28][7]~q\ : std_logic;
SIGNAL \reg[24][7]~feeder_combout\ : std_logic;
SIGNAL \reg[24][7]~q\ : std_logic;
SIGNAL \Bbus~99_combout\ : std_logic;
SIGNAL \Bbus~103_combout\ : std_logic;
SIGNAL \reg[4][7]~q\ : std_logic;
SIGNAL \reg[6][7]~q\ : std_logic;
SIGNAL \reg[7][7]~feeder_combout\ : std_logic;
SIGNAL \reg[7][7]~q\ : std_logic;
SIGNAL \reg[5][7]~feeder_combout\ : std_logic;
SIGNAL \reg[5][7]~q\ : std_logic;
SIGNAL \Bbus~104_combout\ : std_logic;
SIGNAL \reg[2][7]~q\ : std_logic;
SIGNAL \reg[3][7]~q\ : std_logic;
SIGNAL \Bbus~105_combout\ : std_logic;
SIGNAL \Bbus~106_combout\ : std_logic;
SIGNAL \reg[8][7]~feeder_combout\ : std_logic;
SIGNAL \reg[8][7]~q\ : std_logic;
SIGNAL \reg[11][7]~q\ : std_logic;
SIGNAL \reg[10][7]~q\ : std_logic;
SIGNAL \reg[9][7]~q\ : std_logic;
SIGNAL \Bbus~97_combout\ : std_logic;
SIGNAL \reg[23][1]~q\ : std_logic;
SIGNAL \reg[7][1]~q\ : std_logic;
SIGNAL \Mux46~13_combout\ : std_logic;
SIGNAL \reg[15][1]~q\ : std_logic;
SIGNAL \Mux46~15_combout\ : std_logic;
SIGNAL \reg[19][1]~feeder_combout\ : std_logic;
SIGNAL \reg[19][1]~q\ : std_logic;
SIGNAL \reg[3][1]~q\ : std_logic;
SIGNAL \Mux46~12_combout\ : std_logic;
SIGNAL \reg[11][1]~q\ : std_logic;
SIGNAL \reg[27][1]~feeder_combout\ : std_logic;
SIGNAL \reg[27][1]~q\ : std_logic;
SIGNAL \Mux46~14_combout\ : std_logic;
SIGNAL \reg[31][2]~q\ : std_logic;
SIGNAL \Bbus~17_combout\ : std_logic;
SIGNAL \reg[4][1]~q\ : std_logic;
SIGNAL \reg[20][1]~q\ : std_logic;
SIGNAL \Mux46~1_combout\ : std_logic;
SIGNAL \reg[28][1]~q\ : std_logic;
SIGNAL \reg[12][1]~q\ : std_logic;
SIGNAL \Mux46~3_combout\ : std_logic;
SIGNAL \reg[16][1]~q\ : std_logic;
SIGNAL \Mux46~0_combout\ : std_logic;
SIGNAL \reg[8][1]~q\ : std_logic;
SIGNAL \reg[24][1]~q\ : std_logic;
SIGNAL \Mux46~2_combout\ : std_logic;
SIGNAL \Bbus~14_combout\ : std_logic;
SIGNAL \reg[10][1]~feeder_combout\ : std_logic;
SIGNAL \reg[10][1]~q\ : std_logic;
SIGNAL \reg[26][1]~feeder_combout\ : std_logic;
SIGNAL \reg[26][1]~q\ : std_logic;
SIGNAL \Mux46~10_combout\ : std_logic;
SIGNAL \reg[22][1]~q\ : std_logic;
SIGNAL \reg[6][1]~q\ : std_logic;
SIGNAL \Mux46~9_combout\ : std_logic;
SIGNAL \reg[18][1]~feeder_combout\ : std_logic;
SIGNAL \reg[18][1]~q\ : std_logic;
SIGNAL \reg[2][1]~feeder_combout\ : std_logic;
SIGNAL \reg[2][1]~q\ : std_logic;
SIGNAL \Mux46~8_combout\ : std_logic;
SIGNAL \reg[14][1]~q\ : std_logic;
SIGNAL \reg[30][1]~q\ : std_logic;
SIGNAL \Mux46~11_combout\ : std_logic;
SIGNAL \Bbus~16_combout\ : std_logic;
SIGNAL \reg[9][1]~q\ : std_logic;
SIGNAL \reg[25][1]~q\ : std_logic;
SIGNAL \Mux46~6_combout\ : std_logic;
SIGNAL \reg[29][1]~q\ : std_logic;
SIGNAL \reg[13][1]~feeder_combout\ : std_logic;
SIGNAL \reg[13][1]~q\ : std_logic;
SIGNAL \Mux46~7_combout\ : std_logic;
SIGNAL \reg[21][1]~feeder_combout\ : std_logic;
SIGNAL \reg[21][1]~q\ : std_logic;
SIGNAL \reg[5][1]~q\ : std_logic;
SIGNAL \Mux46~5_combout\ : std_logic;
SIGNAL \reg[17][1]~feeder_combout\ : std_logic;
SIGNAL \reg[17][1]~q\ : std_logic;
SIGNAL \Mux46~4_combout\ : std_logic;
SIGNAL \Bbus~15_combout\ : std_logic;
SIGNAL \Bbus~18_combout\ : std_logic;
SIGNAL \Bbus~5_combout\ : std_logic;
SIGNAL \Bbus~2_combout\ : std_logic;
SIGNAL \Bbus~3_combout\ : std_logic;
SIGNAL \Bbus~4_combout\ : std_logic;
SIGNAL \Bbus~6_combout\ : std_logic;
SIGNAL \Bbus~10_combout\ : std_logic;
SIGNAL \Bbus~9_combout\ : std_logic;
SIGNAL \Bbus~7_combout\ : std_logic;
SIGNAL \Bbus~8_combout\ : std_logic;
SIGNAL \Bbus~13_combout\ : std_logic;
SIGNAL \Bbus~19_combout\ : std_logic;
SIGNAL \Bbus[1]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Bbus[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \reg[17][14]~q\ : std_logic;
SIGNAL \reg[25][14]~q\ : std_logic;
SIGNAL \reg[19][14]~q\ : std_logic;
SIGNAL \reg[27][14]~feeder_combout\ : std_logic;
SIGNAL \reg[27][14]~q\ : std_logic;
SIGNAL \Abus~221_combout\ : std_logic;
SIGNAL \reg[23][14]~feeder_combout\ : std_logic;
SIGNAL \reg[23][14]~q\ : std_logic;
SIGNAL \reg[29][14]~q\ : std_logic;
SIGNAL \reg[21][14]~q\ : std_logic;
SIGNAL \Abus~222_combout\ : std_logic;
SIGNAL \reg[30][14]~q\ : std_logic;
SIGNAL \reg[20][14]~q\ : std_logic;
SIGNAL \reg[22][14]~q\ : std_logic;
SIGNAL \reg[28][14]~feeder_combout\ : std_logic;
SIGNAL \reg[28][14]~q\ : std_logic;
SIGNAL \Abus~220_combout\ : std_logic;
SIGNAL \reg[18][14]~feeder_combout\ : std_logic;
SIGNAL \reg[18][14]~q\ : std_logic;
SIGNAL \reg[24][14]~feeder_combout\ : std_logic;
SIGNAL \reg[24][14]~q\ : std_logic;
SIGNAL \reg[26][14]~feeder_combout\ : std_logic;
SIGNAL \reg[26][14]~q\ : std_logic;
SIGNAL \reg[16][14]~feeder_combout\ : std_logic;
SIGNAL \reg[16][14]~q\ : std_logic;
SIGNAL \Abus~219_combout\ : std_logic;
SIGNAL \Abus~223_combout\ : std_logic;
SIGNAL \reg[12][14]~q\ : std_logic;
SIGNAL \reg[14][14]~q\ : std_logic;
SIGNAL \reg[13][14]~feeder_combout\ : std_logic;
SIGNAL \reg[13][14]~q\ : std_logic;
SIGNAL \reg[15][14]~q\ : std_logic;
SIGNAL \Abus~218_combout\ : std_logic;
SIGNAL \reg[6][14]~feeder_combout\ : std_logic;
SIGNAL \reg[6][14]~q\ : std_logic;
SIGNAL \reg[7][14]~q\ : std_logic;
SIGNAL \reg[4][14]~q\ : std_logic;
SIGNAL \reg[5][14]~q\ : std_logic;
SIGNAL \Abus~224_combout\ : std_logic;
SIGNAL \reg[2][14]~q\ : std_logic;
SIGNAL \reg[3][14]~q\ : std_logic;
SIGNAL \Abus~225_combout\ : std_logic;
SIGNAL \Abus~226_combout\ : std_logic;
SIGNAL \Mux33~3_combout\ : std_logic;
SIGNAL \Mux33~0_combout\ : std_logic;
SIGNAL \Mux33~2_combout\ : std_logic;
SIGNAL \Mux33~1_combout\ : std_logic;
SIGNAL \Abus~212_combout\ : std_logic;
SIGNAL \reg[10][14]~q\ : std_logic;
SIGNAL \Mux33~10_combout\ : std_logic;
SIGNAL \reg[9][14]~q\ : std_logic;
SIGNAL \Mux33~9_combout\ : std_logic;
SIGNAL \reg[8][14]~q\ : std_logic;
SIGNAL \Mux33~8_combout\ : std_logic;
SIGNAL \reg[11][14]~q\ : std_logic;
SIGNAL \Mux33~11_combout\ : std_logic;
SIGNAL \Abus~214_combout\ : std_logic;
SIGNAL \Mux33~14_combout\ : std_logic;
SIGNAL \Mux33~15_combout\ : std_logic;
SIGNAL \Mux33~12_combout\ : std_logic;
SIGNAL \Mux33~13_combout\ : std_logic;
SIGNAL \Abus~215_combout\ : std_logic;
SIGNAL \Mux33~7_combout\ : std_logic;
SIGNAL \Mux33~5_combout\ : std_logic;
SIGNAL \Mux33~6_combout\ : std_logic;
SIGNAL \Mux33~4_combout\ : std_logic;
SIGNAL \Abus~213_combout\ : std_logic;
SIGNAL \Abus~216_combout\ : std_logic;
SIGNAL \Abus~217_combout\ : std_logic;
SIGNAL \Abus~227_combout\ : std_logic;
SIGNAL \Abus[14]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Abus[14]~_Duplicate_3_q\ : std_logic;
SIGNAL \Bbus~203_combout\ : std_logic;
SIGNAL \Bbus~206_combout\ : std_logic;
SIGNAL \Bbus~205_combout\ : std_logic;
SIGNAL \Bbus~204_combout\ : std_logic;
SIGNAL \Bbus~207_combout\ : std_logic;
SIGNAL \Bbus~200_combout\ : std_logic;
SIGNAL \Bbus~201_combout\ : std_logic;
SIGNAL \Bbus~198_combout\ : std_logic;
SIGNAL \Bbus~199_combout\ : std_logic;
SIGNAL \Bbus~196_combout\ : std_logic;
SIGNAL \Bbus~194_combout\ : std_logic;
SIGNAL \Bbus~195_combout\ : std_logic;
SIGNAL \Bbus~193_combout\ : std_logic;
SIGNAL \Bbus~197_combout\ : std_logic;
SIGNAL \Bbus~202_combout\ : std_logic;
SIGNAL \Bbus~208_combout\ : std_logic;
SIGNAL \Bbus[14]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Bbus[14]~_Duplicate_1_q\ : std_logic;
SIGNAL \Mux94~0_combout\ : std_logic;
SIGNAL \ShiftRight0~4_combout\ : std_logic;
SIGNAL \reg[9][9]~feeder_combout\ : std_logic;
SIGNAL \reg[9][9]~q\ : std_logic;
SIGNAL \reg[10][9]~q\ : std_logic;
SIGNAL \reg[11][9]~q\ : std_logic;
SIGNAL \reg[8][9]~q\ : std_logic;
SIGNAL \Abus~137_combout\ : std_logic;
SIGNAL \reg[2][9]~q\ : std_logic;
SIGNAL \reg[5][9]~q\ : std_logic;
SIGNAL \reg[7][9]~q\ : std_logic;
SIGNAL \reg[4][9]~q\ : std_logic;
SIGNAL \reg[6][9]~q\ : std_logic;
SIGNAL \Abus~144_combout\ : std_logic;
SIGNAL \reg[3][9]~q\ : std_logic;
SIGNAL \Abus~145_combout\ : std_logic;
SIGNAL \reg[12][9]~q\ : std_logic;
SIGNAL \reg[14][9]~q\ : std_logic;
SIGNAL \reg[13][9]~feeder_combout\ : std_logic;
SIGNAL \reg[13][9]~q\ : std_logic;
SIGNAL \reg[15][9]~feeder_combout\ : std_logic;
SIGNAL \reg[15][9]~q\ : std_logic;
SIGNAL \Abus~138_combout\ : std_logic;
SIGNAL \reg[23][9]~q\ : std_logic;
SIGNAL \reg[19][9]~q\ : std_logic;
SIGNAL \reg[27][9]~q\ : std_logic;
SIGNAL \Abus~142_combout\ : std_logic;
SIGNAL \reg[26][9]~feeder_combout\ : std_logic;
SIGNAL \reg[26][9]~q\ : std_logic;
SIGNAL \reg[18][9]~q\ : std_logic;
SIGNAL \reg[30][9]~q\ : std_logic;
SIGNAL \reg[22][9]~q\ : std_logic;
SIGNAL \Abus~140_combout\ : std_logic;
SIGNAL \reg[21][9]~q\ : std_logic;
SIGNAL \reg[25][9]~q\ : std_logic;
SIGNAL \reg[17][9]~q\ : std_logic;
SIGNAL \reg[29][9]~q\ : std_logic;
SIGNAL \Abus~141_combout\ : std_logic;
SIGNAL \reg[24][9]~feeder_combout\ : std_logic;
SIGNAL \reg[24][9]~q\ : std_logic;
SIGNAL \reg[16][9]~q\ : std_logic;
SIGNAL \reg[20][9]~q\ : std_logic;
SIGNAL \reg[28][9]~q\ : std_logic;
SIGNAL \Abus~139_combout\ : std_logic;
SIGNAL \Abus~143_combout\ : std_logic;
SIGNAL \Abus~146_combout\ : std_logic;
SIGNAL \Mux38~3_combout\ : std_logic;
SIGNAL \Mux38~1_combout\ : std_logic;
SIGNAL \Mux38~2_combout\ : std_logic;
SIGNAL \Mux38~0_combout\ : std_logic;
SIGNAL \Abus~132_combout\ : std_logic;
SIGNAL \Mux38~11_combout\ : std_logic;
SIGNAL \Mux38~9_combout\ : std_logic;
SIGNAL \Mux38~10_combout\ : std_logic;
SIGNAL \Mux38~8_combout\ : std_logic;
SIGNAL \Abus~134_combout\ : std_logic;
SIGNAL \Mux38~6_combout\ : std_logic;
SIGNAL \Mux38~4_combout\ : std_logic;
SIGNAL \Mux38~7_combout\ : std_logic;
SIGNAL \Mux38~5_combout\ : std_logic;
SIGNAL \Abus~133_combout\ : std_logic;
SIGNAL \Mux38~14_combout\ : std_logic;
SIGNAL \Mux38~15_combout\ : std_logic;
SIGNAL \Mux38~13_combout\ : std_logic;
SIGNAL \Mux38~12_combout\ : std_logic;
SIGNAL \Abus~135_combout\ : std_logic;
SIGNAL \Abus~136_combout\ : std_logic;
SIGNAL \Abus~147_combout\ : std_logic;
SIGNAL \Abus[9]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Abus[9]~_Duplicate_3_q\ : std_logic;
SIGNAL \Abus~107_combout\ : std_logic;
SIGNAL \Abus~109_combout\ : std_logic;
SIGNAL \Abus~108_combout\ : std_logic;
SIGNAL \Abus~110_combout\ : std_logic;
SIGNAL \Abus~111_combout\ : std_logic;
SIGNAL \Abus~106_combout\ : std_logic;
SIGNAL \Abus~112_combout\ : std_logic;
SIGNAL \Abus~113_combout\ : std_logic;
SIGNAL \Abus~114_combout\ : std_logic;
SIGNAL \Abus~105_combout\ : std_logic;
SIGNAL \Mux40~11_combout\ : std_logic;
SIGNAL \Mux40~10_combout\ : std_logic;
SIGNAL \Mux40~8_combout\ : std_logic;
SIGNAL \Mux40~9_combout\ : std_logic;
SIGNAL \Abus~102_combout\ : std_logic;
SIGNAL \Mux40~5_combout\ : std_logic;
SIGNAL \Mux40~6_combout\ : std_logic;
SIGNAL \Mux40~7_combout\ : std_logic;
SIGNAL \Mux40~4_combout\ : std_logic;
SIGNAL \Abus~101_combout\ : std_logic;
SIGNAL \Mux40~2_combout\ : std_logic;
SIGNAL \Mux40~1_combout\ : std_logic;
SIGNAL \Mux40~3_combout\ : std_logic;
SIGNAL \Mux40~0_combout\ : std_logic;
SIGNAL \Abus~100_combout\ : std_logic;
SIGNAL \Mux40~12_combout\ : std_logic;
SIGNAL \Mux40~13_combout\ : std_logic;
SIGNAL \Mux40~14_combout\ : std_logic;
SIGNAL \Mux40~15_combout\ : std_logic;
SIGNAL \Abus~103_combout\ : std_logic;
SIGNAL \Abus~104_combout\ : std_logic;
SIGNAL \Abus~115_combout\ : std_logic;
SIGNAL \Abus[7]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Abus[7]~_Duplicate_3_q\ : std_logic;
SIGNAL \Abus~154_combout\ : std_logic;
SIGNAL \Abus~158_combout\ : std_logic;
SIGNAL \Abus~156_combout\ : std_logic;
SIGNAL \Abus~155_combout\ : std_logic;
SIGNAL \Abus~157_combout\ : std_logic;
SIGNAL \Abus~159_combout\ : std_logic;
SIGNAL \Abus~160_combout\ : std_logic;
SIGNAL \Abus~161_combout\ : std_logic;
SIGNAL \Abus~162_combout\ : std_logic;
SIGNAL \Abus~153_combout\ : std_logic;
SIGNAL \Mux37~0_combout\ : std_logic;
SIGNAL \Mux37~3_combout\ : std_logic;
SIGNAL \Mux37~1_combout\ : std_logic;
SIGNAL \Mux37~2_combout\ : std_logic;
SIGNAL \Abus~148_combout\ : std_logic;
SIGNAL \Mux37~14_combout\ : std_logic;
SIGNAL \Mux37~12_combout\ : std_logic;
SIGNAL \Mux37~13_combout\ : std_logic;
SIGNAL \Mux37~15_combout\ : std_logic;
SIGNAL \Abus~151_combout\ : std_logic;
SIGNAL \Abus~150_combout\ : std_logic;
SIGNAL \Mux37~5_combout\ : std_logic;
SIGNAL \Mux37~7_combout\ : std_logic;
SIGNAL \Mux37~6_combout\ : std_logic;
SIGNAL \Mux37~4_combout\ : std_logic;
SIGNAL \Abus~149_combout\ : std_logic;
SIGNAL \Abus~152_combout\ : std_logic;
SIGNAL \Abus~163_combout\ : std_logic;
SIGNAL \Abus[10]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Abus[10]~_Duplicate_3_q\ : std_logic;
SIGNAL \Mux92~5_combout\ : std_logic;
SIGNAL \Mux90~3_combout\ : std_logic;
SIGNAL \reg[13][11]~q\ : std_logic;
SIGNAL \reg[14][11]~q\ : std_logic;
SIGNAL \Abus~170_combout\ : std_logic;
SIGNAL \reg[27][11]~q\ : std_logic;
SIGNAL \reg[19][11]~q\ : std_logic;
SIGNAL \reg[23][11]~q\ : std_logic;
SIGNAL \Abus~174_combout\ : std_logic;
SIGNAL \reg[24][11]~q\ : std_logic;
SIGNAL \reg[20][11]~q\ : std_logic;
SIGNAL \reg[16][11]~q\ : std_logic;
SIGNAL \reg[28][11]~q\ : std_logic;
SIGNAL \Abus~171_combout\ : std_logic;
SIGNAL \reg[25][11]~q\ : std_logic;
SIGNAL \reg[21][11]~q\ : std_logic;
SIGNAL \reg[17][11]~feeder_combout\ : std_logic;
SIGNAL \reg[17][11]~q\ : std_logic;
SIGNAL \reg[29][11]~q\ : std_logic;
SIGNAL \Abus~173_combout\ : std_logic;
SIGNAL \reg[18][11]~feeder_combout\ : std_logic;
SIGNAL \reg[18][11]~q\ : std_logic;
SIGNAL \reg[22][11]~q\ : std_logic;
SIGNAL \reg[30][11]~q\ : std_logic;
SIGNAL \reg[26][11]~q\ : std_logic;
SIGNAL \Abus~172_combout\ : std_logic;
SIGNAL \Abus~175_combout\ : std_logic;
SIGNAL \reg[2][11]~q\ : std_logic;
SIGNAL \reg[3][11]~q\ : std_logic;
SIGNAL \reg[5][11]~feeder_combout\ : std_logic;
SIGNAL \reg[5][11]~q\ : std_logic;
SIGNAL \reg[6][11]~q\ : std_logic;
SIGNAL \reg[4][11]~q\ : std_logic;
SIGNAL \reg[7][11]~q\ : std_logic;
SIGNAL \Abus~176_combout\ : std_logic;
SIGNAL \Abus~177_combout\ : std_logic;
SIGNAL \Abus~178_combout\ : std_logic;
SIGNAL \reg[11][11]~q\ : std_logic;
SIGNAL \reg[8][11]~feeder_combout\ : std_logic;
SIGNAL \reg[8][11]~q\ : std_logic;
SIGNAL \reg[10][11]~q\ : std_logic;
SIGNAL \reg[9][11]~q\ : std_logic;
SIGNAL \Abus~169_combout\ : std_logic;
SIGNAL \Mux36~12_combout\ : std_logic;
SIGNAL \Mux36~15_combout\ : std_logic;
SIGNAL \Mux36~13_combout\ : std_logic;
SIGNAL \Mux36~14_combout\ : std_logic;
SIGNAL \Abus~167_combout\ : std_logic;
SIGNAL \Mux36~8_combout\ : std_logic;
SIGNAL \Mux36~9_combout\ : std_logic;
SIGNAL \Mux36~10_combout\ : std_logic;
SIGNAL \Mux36~11_combout\ : std_logic;
SIGNAL \Abus~166_combout\ : std_logic;
SIGNAL \Mux36~2_combout\ : std_logic;
SIGNAL \Mux36~1_combout\ : std_logic;
SIGNAL \Mux36~3_combout\ : std_logic;
SIGNAL \Mux36~0_combout\ : std_logic;
SIGNAL \Abus~164_combout\ : std_logic;
SIGNAL \Mux36~5_combout\ : std_logic;
SIGNAL \Mux36~7_combout\ : std_logic;
SIGNAL \Mux36~4_combout\ : std_logic;
SIGNAL \Mux36~6_combout\ : std_logic;
SIGNAL \Abus~165_combout\ : std_logic;
SIGNAL \Abus~168_combout\ : std_logic;
SIGNAL \Abus~179_combout\ : std_logic;
SIGNAL \Abus[11]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Abus[11]~_Duplicate_3_q\ : std_logic;
SIGNAL \Bbus_shift~1_combout\ : std_logic;
SIGNAL \Bbus_shift~2_combout\ : std_logic;
SIGNAL \ShiftRight0~13_combout\ : std_logic;
SIGNAL \reg[22][12]~q\ : std_logic;
SIGNAL \reg[6][12]~q\ : std_logic;
SIGNAL \Mux35~6_combout\ : std_logic;
SIGNAL \reg[5][12]~q\ : std_logic;
SIGNAL \reg[21][12]~q\ : std_logic;
SIGNAL \Mux35~5_combout\ : std_logic;
SIGNAL \reg[20][12]~q\ : std_logic;
SIGNAL \reg[4][12]~q\ : std_logic;
SIGNAL \Mux35~4_combout\ : std_logic;
SIGNAL \reg[7][12]~q\ : std_logic;
SIGNAL \reg[23][12]~q\ : std_logic;
SIGNAL \Mux35~7_combout\ : std_logic;
SIGNAL \Abus~181_combout\ : std_logic;
SIGNAL \reg[27][12]~feeder_combout\ : std_logic;
SIGNAL \reg[27][12]~q\ : std_logic;
SIGNAL \reg[11][12]~q\ : std_logic;
SIGNAL \Mux35~11_combout\ : std_logic;
SIGNAL \reg[24][12]~q\ : std_logic;
SIGNAL \reg[8][12]~q\ : std_logic;
SIGNAL \Mux35~8_combout\ : std_logic;
SIGNAL \reg[26][12]~feeder_combout\ : std_logic;
SIGNAL \reg[26][12]~q\ : std_logic;
SIGNAL \reg[10][12]~q\ : std_logic;
SIGNAL \Mux35~10_combout\ : std_logic;
SIGNAL \reg[25][12]~q\ : std_logic;
SIGNAL \reg[9][12]~q\ : std_logic;
SIGNAL \Mux35~9_combout\ : std_logic;
SIGNAL \Abus~182_combout\ : std_logic;
SIGNAL \reg[16][12]~q\ : std_logic;
SIGNAL \Mux35~0_combout\ : std_logic;
SIGNAL \reg[17][12]~q\ : std_logic;
SIGNAL \Mux35~1_combout\ : std_logic;
SIGNAL \reg[19][12]~feeder_combout\ : std_logic;
SIGNAL \reg[19][12]~q\ : std_logic;
SIGNAL \reg[3][12]~q\ : std_logic;
SIGNAL \Mux35~3_combout\ : std_logic;
SIGNAL \reg[18][12]~q\ : std_logic;
SIGNAL \reg[2][12]~q\ : std_logic;
SIGNAL \Mux35~2_combout\ : std_logic;
SIGNAL \Abus~180_combout\ : std_logic;
SIGNAL \reg[13][12]~feeder_combout\ : std_logic;
SIGNAL \reg[13][12]~q\ : std_logic;
SIGNAL \reg[29][12]~feeder_combout\ : std_logic;
SIGNAL \reg[29][12]~q\ : std_logic;
SIGNAL \Mux35~13_combout\ : std_logic;
SIGNAL \reg[30][12]~q\ : std_logic;
SIGNAL \reg[14][12]~q\ : std_logic;
SIGNAL \Mux35~14_combout\ : std_logic;
SIGNAL \reg[15][12]~q\ : std_logic;
SIGNAL \Mux35~15_combout\ : std_logic;
SIGNAL \reg[28][12]~q\ : std_logic;
SIGNAL \reg[12][12]~feeder_combout\ : std_logic;
SIGNAL \reg[12][12]~q\ : std_logic;
SIGNAL \Mux35~12_combout\ : std_logic;
SIGNAL \Abus~183_combout\ : std_logic;
SIGNAL \Abus~184_combout\ : std_logic;
SIGNAL \Abus~185_combout\ : std_logic;
SIGNAL \Abus~186_combout\ : std_logic;
SIGNAL \Abus~192_combout\ : std_logic;
SIGNAL \Abus~193_combout\ : std_logic;
SIGNAL \Abus~189_combout\ : std_logic;
SIGNAL \Abus~188_combout\ : std_logic;
SIGNAL \Abus~190_combout\ : std_logic;
SIGNAL \Abus~187_combout\ : std_logic;
SIGNAL \Abus~191_combout\ : std_logic;
SIGNAL \Abus~194_combout\ : std_logic;
SIGNAL \Abus~195_combout\ : std_logic;
SIGNAL \Abus[12]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Abus[12]~_Duplicate_3_q\ : std_logic;
SIGNAL \reg[14][13]~feeder_combout\ : std_logic;
SIGNAL \reg[14][13]~q\ : std_logic;
SIGNAL \reg[12][13]~q\ : std_logic;
SIGNAL \reg[15][13]~feeder_combout\ : std_logic;
SIGNAL \reg[15][13]~q\ : std_logic;
SIGNAL \reg[13][13]~q\ : std_logic;
SIGNAL \Abus~202_combout\ : std_logic;
SIGNAL \reg[28][13]~q\ : std_logic;
SIGNAL \reg[16][13]~q\ : std_logic;
SIGNAL \reg[20][13]~q\ : std_logic;
SIGNAL \reg[24][13]~q\ : std_logic;
SIGNAL \Abus~203_combout\ : std_logic;
SIGNAL \reg[23][13]~q\ : std_logic;
SIGNAL \reg[19][13]~q\ : std_logic;
SIGNAL \reg[27][13]~feeder_combout\ : std_logic;
SIGNAL \reg[27][13]~q\ : std_logic;
SIGNAL \Abus~206_combout\ : std_logic;
SIGNAL \reg[26][13]~q\ : std_logic;
SIGNAL \reg[22][13]~q\ : std_logic;
SIGNAL \reg[18][13]~q\ : std_logic;
SIGNAL \reg[30][13]~q\ : std_logic;
SIGNAL \Abus~204_combout\ : std_logic;
SIGNAL \reg[29][13]~feeder_combout\ : std_logic;
SIGNAL \reg[29][13]~q\ : std_logic;
SIGNAL \reg[25][13]~feeder_combout\ : std_logic;
SIGNAL \reg[25][13]~q\ : std_logic;
SIGNAL \reg[17][13]~feeder_combout\ : std_logic;
SIGNAL \reg[17][13]~q\ : std_logic;
SIGNAL \reg[21][13]~q\ : std_logic;
SIGNAL \Abus~205_combout\ : std_logic;
SIGNAL \Abus~207_combout\ : std_logic;
SIGNAL \reg[2][13]~feeder_combout\ : std_logic;
SIGNAL \reg[2][13]~q\ : std_logic;
SIGNAL \reg[3][13]~q\ : std_logic;
SIGNAL \reg[7][13]~q\ : std_logic;
SIGNAL \reg[5][13]~q\ : std_logic;
SIGNAL \reg[4][13]~q\ : std_logic;
SIGNAL \reg[6][13]~feeder_combout\ : std_logic;
SIGNAL \reg[6][13]~q\ : std_logic;
SIGNAL \Abus~208_combout\ : std_logic;
SIGNAL \Abus~209_combout\ : std_logic;
SIGNAL \Abus~210_combout\ : std_logic;
SIGNAL \Mux34~4_combout\ : std_logic;
SIGNAL \reg[9][13]~q\ : std_logic;
SIGNAL \Mux34~6_combout\ : std_logic;
SIGNAL \Mux34~7_combout\ : std_logic;
SIGNAL \Mux34~5_combout\ : std_logic;
SIGNAL \Abus~197_combout\ : std_logic;
SIGNAL \Mux34~11_combout\ : std_logic;
SIGNAL \Mux34~9_combout\ : std_logic;
SIGNAL \Mux34~8_combout\ : std_logic;
SIGNAL \reg[10][13]~q\ : std_logic;
SIGNAL \Mux34~10_combout\ : std_logic;
SIGNAL \Abus~198_combout\ : std_logic;
SIGNAL \Mux34~1_combout\ : std_logic;
SIGNAL \reg[8][13]~q\ : std_logic;
SIGNAL \Mux34~2_combout\ : std_logic;
SIGNAL \Mux34~0_combout\ : std_logic;
SIGNAL \Mux34~3_combout\ : std_logic;
SIGNAL \Abus~196_combout\ : std_logic;
SIGNAL \Mux34~13_combout\ : std_logic;
SIGNAL \reg[11][13]~feeder_combout\ : std_logic;
SIGNAL \reg[11][13]~q\ : std_logic;
SIGNAL \Mux34~14_combout\ : std_logic;
SIGNAL \Mux34~15_combout\ : std_logic;
SIGNAL \Mux34~12_combout\ : std_logic;
SIGNAL \Abus~199_combout\ : std_logic;
SIGNAL \Abus~200_combout\ : std_logic;
SIGNAL \Abus~201_combout\ : std_logic;
SIGNAL \Abus~211_combout\ : std_logic;
SIGNAL \Abus[13]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Abus[13]~_Duplicate_3_q\ : std_logic;
SIGNAL \ShiftRight0~9_combout\ : std_logic;
SIGNAL \reg[9][2]~q\ : std_logic;
SIGNAL \reg[25][2]~q\ : std_logic;
SIGNAL \Mux45~9_combout\ : std_logic;
SIGNAL \reg[10][2]~q\ : std_logic;
SIGNAL \reg[26][2]~q\ : std_logic;
SIGNAL \Mux45~10_combout\ : std_logic;
SIGNAL \reg[8][2]~q\ : std_logic;
SIGNAL \reg[24][2]~q\ : std_logic;
SIGNAL \Mux45~8_combout\ : std_logic;
SIGNAL \reg[11][2]~feeder_combout\ : std_logic;
SIGNAL \reg[11][2]~q\ : std_logic;
SIGNAL \reg[27][2]~feeder_combout\ : std_logic;
SIGNAL \reg[27][2]~q\ : std_logic;
SIGNAL \Mux45~11_combout\ : std_logic;
SIGNAL \Bbus~33_combout\ : std_logic;
SIGNAL \reg[7][2]~q\ : std_logic;
SIGNAL \reg[23][2]~feeder_combout\ : std_logic;
SIGNAL \reg[23][2]~q\ : std_logic;
SIGNAL \Mux45~7_combout\ : std_logic;
SIGNAL \reg[22][2]~q\ : std_logic;
SIGNAL \reg[6][2]~q\ : std_logic;
SIGNAL \Mux45~6_combout\ : std_logic;
SIGNAL \reg[21][2]~q\ : std_logic;
SIGNAL \reg[5][2]~q\ : std_logic;
SIGNAL \Mux45~5_combout\ : std_logic;
SIGNAL \reg[20][2]~q\ : std_logic;
SIGNAL \reg[4][2]~q\ : std_logic;
SIGNAL \Mux45~4_combout\ : std_logic;
SIGNAL \Bbus~32_combout\ : std_logic;
SIGNAL \reg[14][2]~q\ : std_logic;
SIGNAL \reg[30][2]~q\ : std_logic;
SIGNAL \Mux45~14_combout\ : std_logic;
SIGNAL \reg[12][2]~q\ : std_logic;
SIGNAL \reg[28][2]~q\ : std_logic;
SIGNAL \Mux45~12_combout\ : std_logic;
SIGNAL \reg[29][2]~q\ : std_logic;
SIGNAL \Mux45~13_combout\ : std_logic;
SIGNAL \reg[15][2]~feeder_combout\ : std_logic;
SIGNAL \reg[15][2]~q\ : std_logic;
SIGNAL \Mux45~15_combout\ : std_logic;
SIGNAL \Bbus~34_combout\ : std_logic;
SIGNAL \reg[19][2]~q\ : std_logic;
SIGNAL \reg[3][2]~q\ : std_logic;
SIGNAL \Mux45~3_combout\ : std_logic;
SIGNAL \reg[18][2]~q\ : std_logic;
SIGNAL \reg[2][2]~q\ : std_logic;
SIGNAL \Mux45~2_combout\ : std_logic;
SIGNAL \reg[17][2]~q\ : std_logic;
SIGNAL \Mux45~1_combout\ : std_logic;
SIGNAL \reg[16][2]~q\ : std_logic;
SIGNAL \Mux45~0_combout\ : std_logic;
SIGNAL \Bbus~31_combout\ : std_logic;
SIGNAL \Bbus~35_combout\ : std_logic;
SIGNAL \Bbus~26_combout\ : std_logic;
SIGNAL \Bbus~27_combout\ : std_logic;
SIGNAL \Bbus~28_combout\ : std_logic;
SIGNAL \Bbus~21_combout\ : std_logic;
SIGNAL \Bbus~24_combout\ : std_logic;
SIGNAL \Bbus~22_combout\ : std_logic;
SIGNAL \Bbus~23_combout\ : std_logic;
SIGNAL \Bbus~25_combout\ : std_logic;
SIGNAL \Bbus~29_combout\ : std_logic;
SIGNAL \Bbus~30_combout\ : std_logic;
SIGNAL \Bbus~36_combout\ : std_logic;
SIGNAL \Bbus[2]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Bbus[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \Mux90~2_combout\ : std_logic;
SIGNAL \Bbus_shift~4_combout\ : std_logic;
SIGNAL \Mux94~2_combout\ : std_logic;
SIGNAL \ShiftLeft0~9_combout\ : std_logic;
SIGNAL \reg[12][4]~q\ : std_logic;
SIGNAL \reg[15][4]~q\ : std_logic;
SIGNAL \reg[14][4]~feeder_combout\ : std_logic;
SIGNAL \reg[14][4]~q\ : std_logic;
SIGNAL \reg[13][4]~q\ : std_logic;
SIGNAL \Bbus~61_combout\ : std_logic;
SIGNAL \reg[27][4]~q\ : std_logic;
SIGNAL \reg[23][4]~q\ : std_logic;
SIGNAL \reg[19][4]~q\ : std_logic;
SIGNAL \reg[31][4]~q\ : std_logic;
SIGNAL \Bbus~56_combout\ : std_logic;
SIGNAL \reg[18][4]~feeder_combout\ : std_logic;
SIGNAL \reg[18][4]~q\ : std_logic;
SIGNAL \reg[26][4]~q\ : std_logic;
SIGNAL \reg[22][4]~feeder_combout\ : std_logic;
SIGNAL \reg[22][4]~q\ : std_logic;
SIGNAL \reg[30][4]~feeder_combout\ : std_logic;
SIGNAL \reg[30][4]~q\ : std_logic;
SIGNAL \Bbus~55_combout\ : std_logic;
SIGNAL \reg[29][4]~feeder_combout\ : std_logic;
SIGNAL \reg[29][4]~q\ : std_logic;
SIGNAL \reg[17][4]~feeder_combout\ : std_logic;
SIGNAL \reg[17][4]~q\ : std_logic;
SIGNAL \reg[25][4]~q\ : std_logic;
SIGNAL \reg[21][4]~feeder_combout\ : std_logic;
SIGNAL \reg[21][4]~q\ : std_logic;
SIGNAL \Bbus~54_combout\ : std_logic;
SIGNAL \reg[28][4]~q\ : std_logic;
SIGNAL \reg[16][4]~feeder_combout\ : std_logic;
SIGNAL \reg[16][4]~q\ : std_logic;
SIGNAL \reg[20][4]~feeder_combout\ : std_logic;
SIGNAL \reg[20][4]~q\ : std_logic;
SIGNAL \Bbus~53_combout\ : std_logic;
SIGNAL \Bbus~57_combout\ : std_logic;
SIGNAL \reg[10][4]~q\ : std_logic;
SIGNAL \reg[8][4]~q\ : std_logic;
SIGNAL \reg[11][4]~q\ : std_logic;
SIGNAL \reg[9][4]~q\ : std_logic;
SIGNAL \Bbus~60_combout\ : std_logic;
SIGNAL \reg[3][4]~q\ : std_logic;
SIGNAL \reg[2][4]~q\ : std_logic;
SIGNAL \reg[7][4]~feeder_combout\ : std_logic;
SIGNAL \reg[7][4]~q\ : std_logic;
SIGNAL \reg[5][4]~q\ : std_logic;
SIGNAL \reg[6][4]~feeder_combout\ : std_logic;
SIGNAL \reg[6][4]~q\ : std_logic;
SIGNAL \reg[4][4]~feeder_combout\ : std_logic;
SIGNAL \reg[4][4]~q\ : std_logic;
SIGNAL \Bbus~58_combout\ : std_logic;
SIGNAL \Bbus~59_combout\ : std_logic;
SIGNAL \Bbus~62_combout\ : std_logic;
SIGNAL \Mux43~7_combout\ : std_logic;
SIGNAL \Mux43~4_combout\ : std_logic;
SIGNAL \Mux43~6_combout\ : std_logic;
SIGNAL \Mux43~5_combout\ : std_logic;
SIGNAL \Bbus~64_combout\ : std_logic;
SIGNAL \Mux43~9_combout\ : std_logic;
SIGNAL \Mux43~11_combout\ : std_logic;
SIGNAL \Mux43~10_combout\ : std_logic;
SIGNAL \Bbus~65_combout\ : std_logic;
SIGNAL \Mux43~12_combout\ : std_logic;
SIGNAL \Mux43~15_combout\ : std_logic;
SIGNAL \Mux43~14_combout\ : std_logic;
SIGNAL \Mux43~13_combout\ : std_logic;
SIGNAL \Bbus~66_combout\ : std_logic;
SIGNAL \Mux43~3_combout\ : std_logic;
SIGNAL \Mux43~0_combout\ : std_logic;
SIGNAL \Mux43~2_combout\ : std_logic;
SIGNAL \Mux43~1_combout\ : std_logic;
SIGNAL \Bbus~63_combout\ : std_logic;
SIGNAL \Bbus~67_combout\ : std_logic;
SIGNAL \Bbus~68_combout\ : std_logic;
SIGNAL \Bbus[4]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Bbus[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \Mux94~3_combout\ : std_logic;
SIGNAL \Mux94~4_combout\ : std_logic;
SIGNAL \mmI[6]~input_o\ : std_logic;
SIGNAL \CMUX:Cbusi[6]~q\ : std_logic;
SIGNAL \Mult2~23\ : std_logic;
SIGNAL \Equal4~1_combout\ : std_logic;
SIGNAL \Equal4~2_combout\ : std_logic;
SIGNAL \Equal4~0_combout\ : std_logic;
SIGNAL \Equal4~3_combout\ : std_logic;
SIGNAL \random~15_combout\ : std_logic;
SIGNAL \Maths:solution[15]~0_combout\ : std_logic;
SIGNAL \Maths:random[15]~q\ : std_logic;
SIGNAL \Mult2~22\ : std_logic;
SIGNAL \random~14_combout\ : std_logic;
SIGNAL \Maths:random[14]~q\ : std_logic;
SIGNAL \Mult2~21\ : std_logic;
SIGNAL \random~13_combout\ : std_logic;
SIGNAL \Maths:random[13]~q\ : std_logic;
SIGNAL \Mult2~20\ : std_logic;
SIGNAL \random~12_combout\ : std_logic;
SIGNAL \Maths:random[12]~q\ : std_logic;
SIGNAL \Mult2~19\ : std_logic;
SIGNAL \random~11_combout\ : std_logic;
SIGNAL \Maths:random[11]~q\ : std_logic;
SIGNAL \Mult2~18\ : std_logic;
SIGNAL \random~10_combout\ : std_logic;
SIGNAL \Maths:random[10]~q\ : std_logic;
SIGNAL \Mult2~17\ : std_logic;
SIGNAL \random~9_combout\ : std_logic;
SIGNAL \Maths:random[9]~q\ : std_logic;
SIGNAL \Mult2~16\ : std_logic;
SIGNAL \random~8_combout\ : std_logic;
SIGNAL \Maths:random[8]~q\ : std_logic;
SIGNAL \Mult2~15\ : std_logic;
SIGNAL \random~7_combout\ : std_logic;
SIGNAL \Maths:random[7]~q\ : std_logic;
SIGNAL \Mult2~13\ : std_logic;
SIGNAL \random~5_combout\ : std_logic;
SIGNAL \Maths:random[5]~q\ : std_logic;
SIGNAL \Mult2~12\ : std_logic;
SIGNAL \random~4_combout\ : std_logic;
SIGNAL \Maths:random[4]~q\ : std_logic;
SIGNAL \Mult2~11\ : std_logic;
SIGNAL \random~3_combout\ : std_logic;
SIGNAL \Maths:random[3]~q\ : std_logic;
SIGNAL \Mult2~10\ : std_logic;
SIGNAL \random~2_combout\ : std_logic;
SIGNAL \Maths:random[2]~q\ : std_logic;
SIGNAL \Mult2~9\ : std_logic;
SIGNAL \random~1_combout\ : std_logic;
SIGNAL \Maths:random[1]~q\ : std_logic;
SIGNAL \Mult2~8_resulta\ : std_logic;
SIGNAL \random~0_combout\ : std_logic;
SIGNAL \Maths:random[0]~q\ : std_logic;
SIGNAL \Mult2~14\ : std_logic;
SIGNAL \random~6_combout\ : std_logic;
SIGNAL \Maths:random[6]~q\ : std_logic;
SIGNAL \Mux78~0_combout\ : std_logic;
SIGNAL \reg[25][6]~q\ : std_logic;
SIGNAL \reg[21][6]~feeder_combout\ : std_logic;
SIGNAL \reg[21][6]~q\ : std_logic;
SIGNAL \reg[29][6]~q\ : std_logic;
SIGNAL \reg[17][6]~q\ : std_logic;
SIGNAL \Bbus~83_combout\ : std_logic;
SIGNAL \reg[18][6]~q\ : std_logic;
SIGNAL \reg[30][6]~q\ : std_logic;
SIGNAL \reg[26][6]~feeder_combout\ : std_logic;
SIGNAL \reg[26][6]~q\ : std_logic;
SIGNAL \reg[22][6]~q\ : std_logic;
SIGNAL \Bbus~84_combout\ : std_logic;
SIGNAL \reg[31][6]~q\ : std_logic;
SIGNAL \reg[27][6]~feeder_combout\ : std_logic;
SIGNAL \reg[27][6]~q\ : std_logic;
SIGNAL \reg[19][6]~q\ : std_logic;
SIGNAL \reg[23][6]~q\ : std_logic;
SIGNAL \Bbus~85_combout\ : std_logic;
SIGNAL \reg[24][6]~q\ : std_logic;
SIGNAL \reg[28][6]~q\ : std_logic;
SIGNAL \reg[20][6]~q\ : std_logic;
SIGNAL \reg[16][6]~feeder_combout\ : std_logic;
SIGNAL \reg[16][6]~q\ : std_logic;
SIGNAL \Bbus~82_combout\ : std_logic;
SIGNAL \Bbus~86_combout\ : std_logic;
SIGNAL \reg[15][6]~q\ : std_logic;
SIGNAL \reg[14][6]~feeder_combout\ : std_logic;
SIGNAL \reg[14][6]~q\ : std_logic;
SIGNAL \reg[12][6]~feeder_combout\ : std_logic;
SIGNAL \reg[12][6]~q\ : std_logic;
SIGNAL \reg[13][6]~q\ : std_logic;
SIGNAL \Bbus~81_combout\ : std_logic;
SIGNAL \reg[3][6]~feeder_combout\ : std_logic;
SIGNAL \reg[3][6]~q\ : std_logic;
SIGNAL \reg[2][6]~feeder_combout\ : std_logic;
SIGNAL \reg[2][6]~q\ : std_logic;
SIGNAL \reg[7][6]~feeder_combout\ : std_logic;
SIGNAL \reg[7][6]~q\ : std_logic;
SIGNAL \reg[6][6]~q\ : std_logic;
SIGNAL \reg[4][6]~q\ : std_logic;
SIGNAL \reg[5][6]~feeder_combout\ : std_logic;
SIGNAL \reg[5][6]~q\ : std_logic;
SIGNAL \Bbus~87_combout\ : std_logic;
SIGNAL \Bbus~88_combout\ : std_logic;
SIGNAL \Bbus~89_combout\ : std_logic;
SIGNAL \Bbus[7]~79_combout\ : std_logic;
SIGNAL \reg[11][6]~q\ : std_logic;
SIGNAL \reg[9][6]~q\ : std_logic;
SIGNAL \reg[10][6]~q\ : std_logic;
SIGNAL \Bbus~80_combout\ : std_logic;
SIGNAL \Bbus[7]~77_combout\ : std_logic;
SIGNAL \mmI[5]~input_o\ : std_logic;
SIGNAL \CMUX:Cbusi[5]~q\ : std_logic;
SIGNAL \reg[22][5]~q\ : std_logic;
SIGNAL \reg[6][5]~q\ : std_logic;
SIGNAL \Mux42~11_combout\ : std_logic;
SIGNAL \reg[30][5]~q\ : std_logic;
SIGNAL \reg[14][5]~q\ : std_logic;
SIGNAL \Mux42~13_combout\ : std_logic;
SIGNAL \reg[18][5]~q\ : std_logic;
SIGNAL \reg[2][5]~feeder_combout\ : std_logic;
SIGNAL \reg[2][5]~q\ : std_logic;
SIGNAL \Mux42~10_combout\ : std_logic;
SIGNAL \reg[26][5]~q\ : std_logic;
SIGNAL \reg[10][5]~feeder_combout\ : std_logic;
SIGNAL \reg[10][5]~q\ : std_logic;
SIGNAL \Mux42~12_combout\ : std_logic;
SIGNAL \Abus~70_combout\ : std_logic;
SIGNAL \reg[27][5]~q\ : std_logic;
SIGNAL \reg[11][5]~q\ : std_logic;
SIGNAL \Mux42~17_combout\ : std_logic;
SIGNAL \reg[3][5]~q\ : std_logic;
SIGNAL \reg[19][5]~feeder_combout\ : std_logic;
SIGNAL \reg[19][5]~q\ : std_logic;
SIGNAL \Mux42~15_combout\ : std_logic;
SIGNAL \reg[7][5]~q\ : std_logic;
SIGNAL \reg[23][5]~q\ : std_logic;
SIGNAL \Mux42~16_combout\ : std_logic;
SIGNAL \reg[15][5]~q\ : std_logic;
SIGNAL \Mux42~18_combout\ : std_logic;
SIGNAL \Abus~71_combout\ : std_logic;
SIGNAL \reg[29][5]~q\ : std_logic;
SIGNAL \reg[13][5]~q\ : std_logic;
SIGNAL \Mux42~8_combout\ : std_logic;
SIGNAL \reg[21][5]~q\ : std_logic;
SIGNAL \reg[5][5]~q\ : std_logic;
SIGNAL \Mux42~6_combout\ : std_logic;
SIGNAL \reg[9][5]~q\ : std_logic;
SIGNAL \reg[25][5]~q\ : std_logic;
SIGNAL \Mux42~7_combout\ : std_logic;
SIGNAL \reg[17][5]~q\ : std_logic;
SIGNAL \Mux42~5_combout\ : std_logic;
SIGNAL \Abus~69_combout\ : std_logic;
SIGNAL \reg[24][5]~q\ : std_logic;
SIGNAL \reg[8][5]~feeder_combout\ : std_logic;
SIGNAL \reg[8][5]~q\ : std_logic;
SIGNAL \Mux42~2_combout\ : std_logic;
SIGNAL \reg[16][5]~q\ : std_logic;
SIGNAL \Mux42~0_combout\ : std_logic;
SIGNAL \reg[20][5]~q\ : std_logic;
SIGNAL \reg[4][5]~q\ : std_logic;
SIGNAL \Mux42~1_combout\ : std_logic;
SIGNAL \reg[28][5]~q\ : std_logic;
SIGNAL \reg[12][5]~feeder_combout\ : std_logic;
SIGNAL \reg[12][5]~q\ : std_logic;
SIGNAL \Mux42~3_combout\ : std_logic;
SIGNAL \Abus~68_combout\ : std_logic;
SIGNAL \Abus~72_combout\ : std_logic;
SIGNAL \Abus~80_combout\ : std_logic;
SIGNAL \Abus~81_combout\ : std_logic;
SIGNAL \Abus~75_combout\ : std_logic;
SIGNAL \Abus~78_combout\ : std_logic;
SIGNAL \Abus~77_combout\ : std_logic;
SIGNAL \Abus~76_combout\ : std_logic;
SIGNAL \Abus~79_combout\ : std_logic;
SIGNAL \Abus~74_combout\ : std_logic;
SIGNAL \Abus~82_combout\ : std_logic;
SIGNAL \Abus~73_combout\ : std_logic;
SIGNAL \Abus~83_combout\ : std_logic;
SIGNAL \Abus[5]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Abus[5]~_Duplicate_3_q\ : std_logic;
SIGNAL \Mux42~19_combout\ : std_logic;
SIGNAL \Mux42~14_combout\ : std_logic;
SIGNAL \Mux42~9_combout\ : std_logic;
SIGNAL \Mux42~4_combout\ : std_logic;
SIGNAL \Mux42~20_combout\ : std_logic;
SIGNAL \Mux65~0_combout\ : std_logic;
SIGNAL \Mux65~1_combout\ : std_logic;
SIGNAL \Mux65~23_combout\ : std_logic;
SIGNAL \Mux65~10_combout\ : std_logic;
SIGNAL \Mux65~19_combout\ : std_logic;
SIGNAL \Mux65~6_combout\ : std_logic;
SIGNAL \Mux65~15_combout\ : std_logic;
SIGNAL \Mux65~2_combout\ : std_logic;
SIGNAL \Mux65~14_combout\ : std_logic;
SIGNAL \Bbus~69_combout\ : std_logic;
SIGNAL \Bbus~70_combout\ : std_logic;
SIGNAL \Bbus[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \Mux95~5_combout\ : std_logic;
SIGNAL \Abus~6_combout\ : std_logic;
SIGNAL \Abus~2_combout\ : std_logic;
SIGNAL \Abus~3_combout\ : std_logic;
SIGNAL \Abus~1_combout\ : std_logic;
SIGNAL \Abus~4_combout\ : std_logic;
SIGNAL \Abus~5_combout\ : std_logic;
SIGNAL \Abus~14_combout\ : std_logic;
SIGNAL \Abus~15_combout\ : std_logic;
SIGNAL \Abus~10_combout\ : std_logic;
SIGNAL \Abus~9_combout\ : std_logic;
SIGNAL \Abus~11_combout\ : std_logic;
SIGNAL \Abus~12_combout\ : std_logic;
SIGNAL \Abus~13_combout\ : std_logic;
SIGNAL \Abus~8_combout\ : std_logic;
SIGNAL \Abus~16_combout\ : std_logic;
SIGNAL \Abus~17_combout\ : std_logic;
SIGNAL \Abus[1]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Mult1~13\ : std_logic;
SIGNAL \Abus[1]~_Duplicate_3_q\ : std_logic;
SIGNAL \Add2~38\ : std_logic;
SIGNAL \Add2~39\ : std_logic;
SIGNAL \Add2~22\ : std_logic;
SIGNAL \Add2~23\ : std_logic;
SIGNAL \Add2~7\ : std_logic;
SIGNAL \Add2~10\ : std_logic;
SIGNAL \Add2~11\ : std_logic;
SIGNAL \Add2~42\ : std_logic;
SIGNAL \Add2~43\ : std_logic;
SIGNAL \Add2~25_sumout\ : std_logic;
SIGNAL \ShiftLeft0~10_combout\ : std_logic;
SIGNAL \ShiftRight0~12_combout\ : std_logic;
SIGNAL \ShiftRight0~10_combout\ : std_logic;
SIGNAL \ShiftRight0~11_combout\ : std_logic;
SIGNAL \Mux95~0_combout\ : std_logic;
SIGNAL \ShiftLeft0~11_combout\ : std_logic;
SIGNAL \Bbus_shift~3_combout\ : std_logic;
SIGNAL \Mux94~1_combout\ : std_logic;
SIGNAL \Mux95~1_combout\ : std_logic;
SIGNAL \Mux95~3_combout\ : std_logic;
SIGNAL \Add1~38\ : std_logic;
SIGNAL \Add1~22\ : std_logic;
SIGNAL \Add1~6\ : std_logic;
SIGNAL \Add1~10\ : std_logic;
SIGNAL \Add1~42\ : std_logic;
SIGNAL \Add1~25_sumout\ : std_logic;
SIGNAL \reg[31][8]~q\ : std_logic;
SIGNAL \Bbus~125_combout\ : std_logic;
SIGNAL \Bbus~115_combout\ : std_logic;
SIGNAL \Bbus~116_combout\ : std_logic;
SIGNAL \Bbus~110_combout\ : std_logic;
SIGNAL \Bbus~113_combout\ : std_logic;
SIGNAL \Bbus~111_combout\ : std_logic;
SIGNAL \Bbus~112_combout\ : std_logic;
SIGNAL \Bbus~114_combout\ : std_logic;
SIGNAL \Bbus~117_combout\ : std_logic;
SIGNAL \Bbus~118_combout\ : std_logic;
SIGNAL \Bbus~119_combout\ : std_logic;
SIGNAL \Bbus~121_combout\ : std_logic;
SIGNAL \Bbus~120_combout\ : std_logic;
SIGNAL \Bbus~123_combout\ : std_logic;
SIGNAL \Bbus~122_combout\ : std_logic;
SIGNAL \Bbus~124_combout\ : std_logic;
SIGNAL \Bbus~126_combout\ : std_logic;
SIGNAL \Mult0~13\ : std_logic;
SIGNAL \Mux95~7_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|diff_signs~combout\ : std_logic;
SIGNAL \Bbus[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~62\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~2\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~58\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~54\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~50\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~46\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~62\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~58\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~54\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~50\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~46\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[17]~5_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[0]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[17]~7_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[16]~21_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~22_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[34]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[33]~22_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[32]~34_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[51]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[51]~9_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~23_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[49]~35_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[48]~46_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~30_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[85]~3_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[68]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[67]~24_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[66]~36_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[65]~47_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[64]~57_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_13~34_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_13~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_13~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_13~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_13~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_13~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_13~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_13~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_13~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_13~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[85]~11_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[84]~25_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_13~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[83]~37_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_13~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[82]~48_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_13~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[81]~58_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_13~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_13~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[80]~67_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_13~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~38_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[102]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[101]~26_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[100]~38_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[99]~49_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[98]~59_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[97]~68_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[96]~76_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~42_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[119]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[119]~13_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[118]~27_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[117]~39_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[116]~50_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[115]~60_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[114]~69_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[113]~77_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[112]~84_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~46_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[136]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[135]~28_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[134]~40_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[133]~51_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[132]~61_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[131]~70_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[130]~78_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[129]~85_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[128]~91_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~50_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~46\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[153]~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[153]~15_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[152]~29_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[151]~41_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[150]~52_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[149]~62_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[148]~71_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[147]~79_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[146]~86_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[145]~92_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[144]~97_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~54_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~50\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~46\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[170]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[169]~30_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[168]~42_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[167]~53_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[166]~63_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[165]~72_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[164]~80_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[163]~87_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[162]~93_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[161]~98_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[160]~102_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~58_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~54\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~50\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~46\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[187]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[187]~17_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[186]~31_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[185]~43_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[184]~54_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[183]~64_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[182]~73_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[181]~81_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[180]~88_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[179]~94_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[178]~99_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[177]~103_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[176]~106_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~62_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~58\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~54\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~50\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~46\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[204]~18_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[203]~32_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[202]~44_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[201]~55_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[200]~65_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[199]~74_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[198]~82_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[197]~89_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[196]~95_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[195]~100_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[194]~104_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[193]~107_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[192]~109_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~66_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~62\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~58\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~54\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~50\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~46\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[221]~19_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[221]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[220]~33_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[219]~45_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[218]~56_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[217]~66_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[216]~75_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[215]~83_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[214]~90_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[213]~96_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[212]~101_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[211]~105_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[210]~108_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[209]~110_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[208]~111_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~70_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~66_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~62_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~58_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~54_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~50_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~46_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~42_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~38_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~34_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~30_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~22_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~18_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~14_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~10_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~25_sumout\ : std_logic;
SIGNAL \Mux95~4_combout\ : std_logic;
SIGNAL \Mux95~6_combout\ : std_logic;
SIGNAL \Maths:solution[5]~q\ : std_logic;
SIGNAL \Mux100~1_combout\ : std_logic;
SIGNAL \Mux95~2_combout\ : std_logic;
SIGNAL \Mux79~0_combout\ : std_logic;
SIGNAL \Mux111~0_combout\ : std_logic;
SIGNAL \Mux111~1_combout\ : std_logic;
SIGNAL \Mux111~2_combout\ : std_logic;
SIGNAL \Cbusi~5_combout\ : std_logic;
SIGNAL \reg[31][5]~q\ : std_logic;
SIGNAL \Mux41~1_combout\ : std_logic;
SIGNAL \Mux41~2_combout\ : std_logic;
SIGNAL \Mux41~3_combout\ : std_logic;
SIGNAL \Mux41~0_combout\ : std_logic;
SIGNAL \Bbus~71_combout\ : std_logic;
SIGNAL \Mux41~14_combout\ : std_logic;
SIGNAL \Mux41~12_combout\ : std_logic;
SIGNAL \Mux41~13_combout\ : std_logic;
SIGNAL \Mux41~15_combout\ : std_logic;
SIGNAL \Bbus~74_combout\ : std_logic;
SIGNAL \Mux41~6_combout\ : std_logic;
SIGNAL \Mux41~5_combout\ : std_logic;
SIGNAL \Mux41~7_combout\ : std_logic;
SIGNAL \Mux41~4_combout\ : std_logic;
SIGNAL \Bbus~72_combout\ : std_logic;
SIGNAL \Mux41~9_combout\ : std_logic;
SIGNAL \Mux41~8_combout\ : std_logic;
SIGNAL \Mux41~11_combout\ : std_logic;
SIGNAL \Mux41~10_combout\ : std_logic;
SIGNAL \Bbus~73_combout\ : std_logic;
SIGNAL \Bbus~75_combout\ : std_logic;
SIGNAL \Bbus~78_combout\ : std_logic;
SIGNAL \Bbus~90_combout\ : std_logic;
SIGNAL \Bbus[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \Add2~26\ : std_logic;
SIGNAL \Add2~27\ : std_logic;
SIGNAL \Add2~53_sumout\ : std_logic;
SIGNAL \Mux110~0_combout\ : std_logic;
SIGNAL \ShiftLeft0~12_combout\ : std_logic;
SIGNAL \ShiftRight0~2_combout\ : std_logic;
SIGNAL \ShiftRight0~3_combout\ : std_logic;
SIGNAL \Mux94~5_combout\ : std_logic;
SIGNAL \ShiftLeft0~6_combout\ : std_logic;
SIGNAL \Mux94~6_combout\ : std_logic;
SIGNAL \Mult1~14\ : std_logic;
SIGNAL \Mux94~8_combout\ : std_logic;
SIGNAL \Mux94~10_combout\ : std_logic;
SIGNAL \Mux98~9_combout\ : std_logic;
SIGNAL \Mult0~14\ : std_logic;
SIGNAL \Add1~26\ : std_logic;
SIGNAL \Add1~53_sumout\ : std_logic;
SIGNAL \Mux94~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~53_sumout\ : std_logic;
SIGNAL \Mux94~9_combout\ : std_logic;
SIGNAL \Mux94~11_combout\ : std_logic;
SIGNAL \Maths:solution[6]~q\ : std_logic;
SIGNAL \Mux94~7_combout\ : std_logic;
SIGNAL \Mux110~1_combout\ : std_logic;
SIGNAL \Mux110~2_combout\ : std_logic;
SIGNAL \Cbusi~6_combout\ : std_logic;
SIGNAL \reg[8][6]~q\ : std_logic;
SIGNAL \Abus~89_combout\ : std_logic;
SIGNAL \Abus~94_combout\ : std_logic;
SIGNAL \Abus~93_combout\ : std_logic;
SIGNAL \Abus~92_combout\ : std_logic;
SIGNAL \Abus~91_combout\ : std_logic;
SIGNAL \Abus~95_combout\ : std_logic;
SIGNAL \Abus~90_combout\ : std_logic;
SIGNAL \Abus~96_combout\ : std_logic;
SIGNAL \Abus~97_combout\ : std_logic;
SIGNAL \Abus~98_combout\ : std_logic;
SIGNAL \Abus~84_combout\ : std_logic;
SIGNAL \Abus~87_combout\ : std_logic;
SIGNAL \Abus~86_combout\ : std_logic;
SIGNAL \Abus~85_combout\ : std_logic;
SIGNAL \Abus~88_combout\ : std_logic;
SIGNAL \Abus~99_combout\ : std_logic;
SIGNAL \Abus[6]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Abus[6]~_Duplicate_3_q\ : std_logic;
SIGNAL \ShiftRight0~14_combout\ : std_logic;
SIGNAL \Mux96~0_combout\ : std_logic;
SIGNAL \Mux96~1_combout\ : std_logic;
SIGNAL \Add2~41_sumout\ : std_logic;
SIGNAL \Mux80~0_combout\ : std_logic;
SIGNAL \Mux112~0_combout\ : std_logic;
SIGNAL \Mux96~5_combout\ : std_logic;
SIGNAL \Mux96~3_combout\ : std_logic;
SIGNAL \Add1~41_sumout\ : std_logic;
SIGNAL \Mult0~12\ : std_logic;
SIGNAL \Mux96~7_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~41_sumout\ : std_logic;
SIGNAL \Mux96~4_combout\ : std_logic;
SIGNAL \Mux96~6_combout\ : std_logic;
SIGNAL \Maths:solution[4]~q\ : std_logic;
SIGNAL \Mult1~12\ : std_logic;
SIGNAL \Mux96~2_combout\ : std_logic;
SIGNAL \Mux112~1_combout\ : std_logic;
SIGNAL \Mux112~2_combout\ : std_logic;
SIGNAL \CMUX:Cbusi[4]~q\ : std_logic;
SIGNAL \mmI[4]~input_o\ : std_logic;
SIGNAL \Cbusi~4_combout\ : std_logic;
SIGNAL \reg[24][4]~q\ : std_logic;
SIGNAL \Mux43~8_combout\ : std_logic;
SIGNAL \Abus~54_combout\ : std_logic;
SIGNAL \Abus~55_combout\ : std_logic;
SIGNAL \Abus~53_combout\ : std_logic;
SIGNAL \Abus~52_combout\ : std_logic;
SIGNAL \Abus~56_combout\ : std_logic;
SIGNAL \Abus~58_combout\ : std_logic;
SIGNAL \Abus~60_combout\ : std_logic;
SIGNAL \Abus~62_combout\ : std_logic;
SIGNAL \Abus~59_combout\ : std_logic;
SIGNAL \Abus~61_combout\ : std_logic;
SIGNAL \Abus~63_combout\ : std_logic;
SIGNAL \Abus~64_combout\ : std_logic;
SIGNAL \Abus~65_combout\ : std_logic;
SIGNAL \Abus~66_combout\ : std_logic;
SIGNAL \Abus~57_combout\ : std_logic;
SIGNAL \Abus~67_combout\ : std_logic;
SIGNAL \Abus[4]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Abus[4]~_Duplicate_3_q\ : std_logic;
SIGNAL \ShiftLeft0~7_combout\ : std_logic;
SIGNAL \ShiftLeft0~8_combout\ : std_logic;
SIGNAL \Mux90~0_combout\ : std_logic;
SIGNAL \Mux92~0_combout\ : std_logic;
SIGNAL \Mux92~1_combout\ : std_logic;
SIGNAL \Add2~54\ : std_logic;
SIGNAL \Add2~55\ : std_logic;
SIGNAL \Add2~18\ : std_logic;
SIGNAL \Add2~19\ : std_logic;
SIGNAL \Add2~45_sumout\ : std_logic;
SIGNAL \Mux92~3_combout\ : std_logic;
SIGNAL \Mult0~16\ : std_logic;
SIGNAL \Add1~54\ : std_logic;
SIGNAL \Add1~18\ : std_logic;
SIGNAL \Add1~45_sumout\ : std_logic;
SIGNAL \Mux92~7_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~54\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~45_sumout\ : std_logic;
SIGNAL \Mux92~4_combout\ : std_logic;
SIGNAL \Mux92~6_combout\ : std_logic;
SIGNAL \Maths:solution[8]~q\ : std_logic;
SIGNAL \Mult1~16\ : std_logic;
SIGNAL \Mux92~2_combout\ : std_logic;
SIGNAL \Mux77~0_combout\ : std_logic;
SIGNAL \Mux108~0_combout\ : std_logic;
SIGNAL \Mux108~1_combout\ : std_logic;
SIGNAL \Mux108~2_combout\ : std_logic;
SIGNAL \mmI[8]~input_o\ : std_logic;
SIGNAL \CMUX:Cbusi[8]~q\ : std_logic;
SIGNAL \Cbusi~8_combout\ : std_logic;
SIGNAL \reg[9][8]~feeder_combout\ : std_logic;
SIGNAL \reg[9][8]~q\ : std_logic;
SIGNAL \reg[10][8]~q\ : std_logic;
SIGNAL \reg[8][8]~feeder_combout\ : std_logic;
SIGNAL \reg[8][8]~q\ : std_logic;
SIGNAL \reg[11][8]~feeder_combout\ : std_logic;
SIGNAL \reg[11][8]~q\ : std_logic;
SIGNAL \Abus~121_combout\ : std_logic;
SIGNAL \reg[19][8]~feeder_combout\ : std_logic;
SIGNAL \reg[19][8]~q\ : std_logic;
SIGNAL \reg[3][8]~q\ : std_logic;
SIGNAL \Mux39~3_combout\ : std_logic;
SIGNAL \reg[17][8]~q\ : std_logic;
SIGNAL \Mux39~1_combout\ : std_logic;
SIGNAL \reg[2][8]~feeder_combout\ : std_logic;
SIGNAL \reg[2][8]~q\ : std_logic;
SIGNAL \reg[18][8]~feeder_combout\ : std_logic;
SIGNAL \reg[18][8]~q\ : std_logic;
SIGNAL \Mux39~2_combout\ : std_logic;
SIGNAL \reg[16][8]~q\ : std_logic;
SIGNAL \Mux39~0_combout\ : std_logic;
SIGNAL \Abus~116_combout\ : std_logic;
SIGNAL \reg[30][8]~q\ : std_logic;
SIGNAL \reg[14][8]~feeder_combout\ : std_logic;
SIGNAL \reg[14][8]~q\ : std_logic;
SIGNAL \Mux39~17_combout\ : std_logic;
SIGNAL \reg[29][8]~q\ : std_logic;
SIGNAL \reg[13][8]~q\ : std_logic;
SIGNAL \Mux39~16_combout\ : std_logic;
SIGNAL \reg[28][8]~q\ : std_logic;
SIGNAL \reg[12][8]~q\ : std_logic;
SIGNAL \Mux39~15_combout\ : std_logic;
SIGNAL \reg[15][8]~feeder_combout\ : std_logic;
SIGNAL \reg[15][8]~q\ : std_logic;
SIGNAL \Mux39~18_combout\ : std_logic;
SIGNAL \Abus~119_combout\ : std_logic;
SIGNAL \reg[26][8]~q\ : std_logic;
SIGNAL \Mux39~12_combout\ : std_logic;
SIGNAL \reg[25][8]~feeder_combout\ : std_logic;
SIGNAL \reg[25][8]~q\ : std_logic;
SIGNAL \Mux39~11_combout\ : std_logic;
SIGNAL \reg[24][8]~q\ : std_logic;
SIGNAL \Mux39~10_combout\ : std_logic;
SIGNAL \reg[27][8]~feeder_combout\ : std_logic;
SIGNAL \reg[27][8]~q\ : std_logic;
SIGNAL \Mux39~13_combout\ : std_logic;
SIGNAL \Abus~118_combout\ : std_logic;
SIGNAL \reg[23][8]~q\ : std_logic;
SIGNAL \reg[7][8]~q\ : std_logic;
SIGNAL \Mux39~8_combout\ : std_logic;
SIGNAL \reg[22][8]~q\ : std_logic;
SIGNAL \reg[6][8]~q\ : std_logic;
SIGNAL \Mux39~7_combout\ : std_logic;
SIGNAL \reg[21][8]~q\ : std_logic;
SIGNAL \reg[5][8]~q\ : std_logic;
SIGNAL \Mux39~6_combout\ : std_logic;
SIGNAL \reg[20][8]~feeder_combout\ : std_logic;
SIGNAL \reg[20][8]~q\ : std_logic;
SIGNAL \reg[4][8]~q\ : std_logic;
SIGNAL \Mux39~5_combout\ : std_logic;
SIGNAL \Abus~117_combout\ : std_logic;
SIGNAL \Abus~120_combout\ : std_logic;
SIGNAL \Abus~122_combout\ : std_logic;
SIGNAL \Abus~128_combout\ : std_logic;
SIGNAL \Abus~129_combout\ : std_logic;
SIGNAL \Abus~126_combout\ : std_logic;
SIGNAL \Abus~125_combout\ : std_logic;
SIGNAL \Abus~123_combout\ : std_logic;
SIGNAL \Abus~124_combout\ : std_logic;
SIGNAL \Abus~127_combout\ : std_logic;
SIGNAL \Abus~130_combout\ : std_logic;
SIGNAL \Abus~131_combout\ : std_logic;
SIGNAL \Abus[8]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Abus[8]~_Duplicate_3_q\ : std_logic;
SIGNAL \ShiftLeft0~13_combout\ : std_logic;
SIGNAL \Mux86~0_combout\ : std_logic;
SIGNAL \Mux86~1_combout\ : std_logic;
SIGNAL \Mux86~2_combout\ : std_logic;
SIGNAL \Add2~46\ : std_logic;
SIGNAL \Add2~47\ : std_logic;
SIGNAL \Add2~58\ : std_logic;
SIGNAL \Add2~59\ : std_logic;
SIGNAL \Add2~30\ : std_logic;
SIGNAL \Add2~31\ : std_logic;
SIGNAL \Add2~34\ : std_logic;
SIGNAL \Add2~35\ : std_logic;
SIGNAL \Add2~14\ : std_logic;
SIGNAL \Add2~15\ : std_logic;
SIGNAL \Add2~50\ : std_logic;
SIGNAL \Add2~51\ : std_logic;
SIGNAL \Add2~61_sumout\ : std_logic;
SIGNAL \Mux86~4_combout\ : std_logic;
SIGNAL \Mux86~6_combout\ : std_logic;
SIGNAL \Add1~46\ : std_logic;
SIGNAL \Add1~58\ : std_logic;
SIGNAL \Add1~30\ : std_logic;
SIGNAL \Add1~34\ : std_logic;
SIGNAL \Add1~14\ : std_logic;
SIGNAL \Add1~50\ : std_logic;
SIGNAL \Add1~61_sumout\ : std_logic;
SIGNAL \Mult0~22\ : std_logic;
SIGNAL \Mux86~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~46\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~58\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~50\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~61_sumout\ : std_logic;
SIGNAL \Mux86~5_combout\ : std_logic;
SIGNAL \Mux86~7_combout\ : std_logic;
SIGNAL \Maths:solution[14]~q\ : std_logic;
SIGNAL \Mult1~22\ : std_logic;
SIGNAL \Mux86~3_combout\ : std_logic;
SIGNAL \Mux71~0_combout\ : std_logic;
SIGNAL \Mux102~0_combout\ : std_logic;
SIGNAL \Mux102~1_combout\ : std_logic;
SIGNAL \Mux102~2_combout\ : std_logic;
SIGNAL \mmI[14]~input_o\ : std_logic;
SIGNAL \CMUX:Cbusi[14]~q\ : std_logic;
SIGNAL \Cbusi~14_combout\ : std_logic;
SIGNAL \reg[31][14]~q\ : std_logic;
SIGNAL \Bbus[7]~76_combout\ : std_logic;
SIGNAL \Bbus~92_combout\ : std_logic;
SIGNAL \Bbus~91_combout\ : std_logic;
SIGNAL \Bbus~93_combout\ : std_logic;
SIGNAL \Bbus~94_combout\ : std_logic;
SIGNAL \Bbus~95_combout\ : std_logic;
SIGNAL \Bbus~96_combout\ : std_logic;
SIGNAL \Bbus~107_combout\ : std_logic;
SIGNAL \Bbus[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \Add2~17_sumout\ : std_logic;
SIGNAL \Mux93~9_combout\ : std_logic;
SIGNAL \Mux93~6_combout\ : std_logic;
SIGNAL \ShiftRight0~6_combout\ : std_logic;
SIGNAL \ShiftRight0~7_combout\ : std_logic;
SIGNAL \Mux93~1_combout\ : std_logic;
SIGNAL \ShiftLeft0~1_combout\ : std_logic;
SIGNAL \ShiftLeft0~3_combout\ : std_logic;
SIGNAL \Mux93~0_combout\ : std_logic;
SIGNAL \Mux93~2_combout\ : std_logic;
SIGNAL \Mux93~4_combout\ : std_logic;
SIGNAL \Mult0~15\ : std_logic;
SIGNAL \Mux93~10_combout\ : std_logic;
SIGNAL \Add1~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~17_sumout\ : std_logic;
SIGNAL \Mux93~5_combout\ : std_logic;
SIGNAL \Mux93~7_combout\ : std_logic;
SIGNAL \Maths:solution[7]~q\ : std_logic;
SIGNAL \Mult1~15\ : std_logic;
SIGNAL \Mux93~3_combout\ : std_logic;
SIGNAL \Mux93~8_combout\ : std_logic;
SIGNAL \Mux109~0_combout\ : std_logic;
SIGNAL \Cbusi~7_combout\ : std_logic;
SIGNAL \reg[31][7]~q\ : std_logic;
SIGNAL \Bbus~108_combout\ : std_logic;
SIGNAL \Mux62~19_combout\ : std_logic;
SIGNAL \Mux62~6_combout\ : std_logic;
SIGNAL \Mux62~0_combout\ : std_logic;
SIGNAL \Mux62~1_combout\ : std_logic;
SIGNAL \Mux62~15_combout\ : std_logic;
SIGNAL \Mux62~2_combout\ : std_logic;
SIGNAL \Mux62~23_combout\ : std_logic;
SIGNAL \Mux62~10_combout\ : std_logic;
SIGNAL \Mux62~14_combout\ : std_logic;
SIGNAL \Mux39~14_combout\ : std_logic;
SIGNAL \Mux39~19_combout\ : std_logic;
SIGNAL \Mux39~9_combout\ : std_logic;
SIGNAL \Mux39~4_combout\ : std_logic;
SIGNAL \Mux39~20_combout\ : std_logic;
SIGNAL \Bbus~109_combout\ : std_logic;
SIGNAL \Bbus[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \LessThan2~0_combout\ : std_logic;
SIGNAL \LessThan2~1_combout\ : std_logic;
SIGNAL \LessThan2~2_combout\ : std_logic;
SIGNAL \LessThan1~0_combout\ : std_logic;
SIGNAL \Bbus_shift~0_combout\ : std_logic;
SIGNAL \Bbus_shift~5_combout\ : std_logic;
SIGNAL \Mux98~0_combout\ : std_logic;
SIGNAL \Mux98~1_combout\ : std_logic;
SIGNAL \Mux98~2_combout\ : std_logic;
SIGNAL \Mux82~0_combout\ : std_logic;
SIGNAL \Add2~5_sumout\ : std_logic;
SIGNAL \Mux114~0_combout\ : std_logic;
SIGNAL \Mult1~10\ : std_logic;
SIGNAL \Mux98~6_combout\ : std_logic;
SIGNAL \Mux98~4_combout\ : std_logic;
SIGNAL \Mult0~10\ : std_logic;
SIGNAL \Add1~5_sumout\ : std_logic;
SIGNAL \Mux98~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~5_sumout\ : std_logic;
SIGNAL \Mux98~5_combout\ : std_logic;
SIGNAL \Mux98~7_combout\ : std_logic;
SIGNAL \Maths:solution[2]~q\ : std_logic;
SIGNAL \Mux98~3_combout\ : std_logic;
SIGNAL \Mux114~1_combout\ : std_logic;
SIGNAL \Mux114~2_combout\ : std_logic;
SIGNAL \Cbusi~2_combout\ : std_logic;
SIGNAL \reg[13][2]~q\ : std_logic;
SIGNAL \Abus~26_combout\ : std_logic;
SIGNAL \Abus~32_combout\ : std_logic;
SIGNAL \Abus~33_combout\ : std_logic;
SIGNAL \Abus~29_combout\ : std_logic;
SIGNAL \Abus~28_combout\ : std_logic;
SIGNAL \Abus~27_combout\ : std_logic;
SIGNAL \Abus~30_combout\ : std_logic;
SIGNAL \Abus~31_combout\ : std_logic;
SIGNAL \Abus~34_combout\ : std_logic;
SIGNAL \Abus~23_combout\ : std_logic;
SIGNAL \Abus~21_combout\ : std_logic;
SIGNAL \Abus~20_combout\ : std_logic;
SIGNAL \Abus~22_combout\ : std_logic;
SIGNAL \Abus~24_combout\ : std_logic;
SIGNAL \Abus~25_combout\ : std_logic;
SIGNAL \Abus~35_combout\ : std_logic;
SIGNAL \Abus[2]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Abus[2]~_Duplicate_3_q\ : std_logic;
SIGNAL \Add2~6\ : std_logic;
SIGNAL \Add2~9_sumout\ : std_logic;
SIGNAL \Mux81~0_combout\ : std_logic;
SIGNAL \Mux113~0_combout\ : std_logic;
SIGNAL \ShiftRight0~5_combout\ : std_logic;
SIGNAL \ShiftRight0~8_combout\ : std_logic;
SIGNAL \Mux97~1_combout\ : std_logic;
SIGNAL \Mux97~3_combout\ : std_logic;
SIGNAL \Mux97~5_combout\ : std_logic;
SIGNAL \Add1~9_sumout\ : std_logic;
SIGNAL \Mult0~11\ : std_logic;
SIGNAL \Mux97~7_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~9_sumout\ : std_logic;
SIGNAL \Mux97~4_combout\ : std_logic;
SIGNAL \Mux97~6_combout\ : std_logic;
SIGNAL \Maths:solution[3]~q\ : std_logic;
SIGNAL \Mult1~11\ : std_logic;
SIGNAL \Mux97~2_combout\ : std_logic;
SIGNAL \Mux113~1_combout\ : std_logic;
SIGNAL \Mux113~2_combout\ : std_logic;
SIGNAL \CMUX:Cbusi[3]~q\ : std_logic;
SIGNAL \mmI[3]~input_o\ : std_logic;
SIGNAL \Cbusi~3_combout\ : std_logic;
SIGNAL \reg[31][3]~q\ : std_logic;
SIGNAL \instr[3]~feeder_combout\ : std_logic;
SIGNAL \Bbus~48_combout\ : std_logic;
SIGNAL \Bbus~49_combout\ : std_logic;
SIGNAL \Bbus~47_combout\ : std_logic;
SIGNAL \Bbus~50_combout\ : std_logic;
SIGNAL \Bbus~51_combout\ : std_logic;
SIGNAL \Bbus~44_combout\ : std_logic;
SIGNAL \Bbus~42_combout\ : std_logic;
SIGNAL \Bbus~43_combout\ : std_logic;
SIGNAL \Bbus~45_combout\ : std_logic;
SIGNAL \Bbus~39_combout\ : std_logic;
SIGNAL \Bbus~40_combout\ : std_logic;
SIGNAL \Bbus~38_combout\ : std_logic;
SIGNAL \Bbus~37_combout\ : std_logic;
SIGNAL \Bbus~41_combout\ : std_logic;
SIGNAL \Bbus~46_combout\ : std_logic;
SIGNAL \Bbus~52_combout\ : std_logic;
SIGNAL \Bbus[3]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Bbus[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \ShiftRight0~0_combout\ : std_logic;
SIGNAL \ShiftRight0~1_combout\ : std_logic;
SIGNAL \Mux99~0_combout\ : std_logic;
SIGNAL \Mux99~1_combout\ : std_logic;
SIGNAL \Mux99~2_combout\ : std_logic;
SIGNAL \Mult1~9\ : std_logic;
SIGNAL \Mux99~6_combout\ : std_logic;
SIGNAL \Add2~21_sumout\ : std_logic;
SIGNAL \Mux99~4_combout\ : std_logic;
SIGNAL \Mult0~9\ : std_logic;
SIGNAL \Mux99~8_combout\ : std_logic;
SIGNAL \Add1~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~21_sumout\ : std_logic;
SIGNAL \Mux99~5_combout\ : std_logic;
SIGNAL \Mux99~7_combout\ : std_logic;
SIGNAL \Maths:solution[1]~q\ : std_logic;
SIGNAL \Mux99~3_combout\ : std_logic;
SIGNAL \Mux83~0_combout\ : std_logic;
SIGNAL \Mux115~0_combout\ : std_logic;
SIGNAL \Mux115~1_combout\ : std_logic;
SIGNAL \Mux115~2_combout\ : std_logic;
SIGNAL \mmI[1]~input_o\ : std_logic;
SIGNAL \CMUX:Cbusi[1]~q\ : std_logic;
SIGNAL \Cbusi~1_combout\ : std_logic;
SIGNAL \reg[31][1]~q\ : std_logic;
SIGNAL \Bbus~139_combout\ : std_logic;
SIGNAL \Bbus~137_combout\ : std_logic;
SIGNAL \Bbus~140_combout\ : std_logic;
SIGNAL \Bbus~138_combout\ : std_logic;
SIGNAL \Bbus~141_combout\ : std_logic;
SIGNAL \Bbus~142_combout\ : std_logic;
SIGNAL \Bbus~143_combout\ : std_logic;
SIGNAL \Bbus[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \Mux90~8_combout\ : std_logic;
SIGNAL \Mult1~18\ : std_logic;
SIGNAL \Add2~29_sumout\ : std_logic;
SIGNAL \Mux90~1_combout\ : std_logic;
SIGNAL \Mux90~4_combout\ : std_logic;
SIGNAL \Mux90~6_combout\ : std_logic;
SIGNAL \Add1~29_sumout\ : std_logic;
SIGNAL \Mult0~18\ : std_logic;
SIGNAL \Mux90~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~29_sumout\ : std_logic;
SIGNAL \Mux90~7_combout\ : std_logic;
SIGNAL \Mux90~9_combout\ : std_logic;
SIGNAL \Maths:solution[10]~q\ : std_logic;
SIGNAL \Mux90~5_combout\ : std_logic;
SIGNAL \Mux75~0_combout\ : std_logic;
SIGNAL \Mux106~0_combout\ : std_logic;
SIGNAL \Mux106~1_combout\ : std_logic;
SIGNAL \Mux106~2_combout\ : std_logic;
SIGNAL \Cbusi~10_combout\ : std_logic;
SIGNAL \reg[31][10]~q\ : std_logic;
SIGNAL \reg[6][0]~5_combout\ : std_logic;
SIGNAL \reg[15][0]~91_combout\ : std_logic;
SIGNAL \reg[15][0]~92_combout\ : std_logic;
SIGNAL \reg[15][11]~q\ : std_logic;
SIGNAL \Bbus~152_combout\ : std_logic;
SIGNAL \Bbus~151_combout\ : std_logic;
SIGNAL \Bbus~146_combout\ : std_logic;
SIGNAL \Bbus~145_combout\ : std_logic;
SIGNAL \Bbus~147_combout\ : std_logic;
SIGNAL \Bbus~144_combout\ : std_logic;
SIGNAL \Bbus~148_combout\ : std_logic;
SIGNAL \Bbus~149_combout\ : std_logic;
SIGNAL \Bbus~150_combout\ : std_logic;
SIGNAL \Bbus~153_combout\ : std_logic;
SIGNAL \Bbus~157_combout\ : std_logic;
SIGNAL \Bbus~155_combout\ : std_logic;
SIGNAL \Bbus~156_combout\ : std_logic;
SIGNAL \Bbus~154_combout\ : std_logic;
SIGNAL \Bbus~158_combout\ : std_logic;
SIGNAL \Bbus~160_combout\ : std_logic;
SIGNAL \Bbus[11]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Bbus[11]~_Duplicate_1_q\ : std_logic;
SIGNAL \Mux89~5_combout\ : std_logic;
SIGNAL \Mux74~0_combout\ : std_logic;
SIGNAL \Add2~33_sumout\ : std_logic;
SIGNAL \Mux105~0_combout\ : std_logic;
SIGNAL \ShiftLeft0~2_combout\ : std_logic;
SIGNAL \Mux89~0_combout\ : std_logic;
SIGNAL \Mux89~1_combout\ : std_logic;
SIGNAL \Mult1~19\ : std_logic;
SIGNAL \Mux89~3_combout\ : std_logic;
SIGNAL \Mult0~19\ : std_logic;
SIGNAL \Mux89~7_combout\ : std_logic;
SIGNAL \Add1~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~33_sumout\ : std_logic;
SIGNAL \Mux89~4_combout\ : std_logic;
SIGNAL \Mux89~6_combout\ : std_logic;
SIGNAL \Maths:solution[11]~q\ : std_logic;
SIGNAL \Mux89~2_combout\ : std_logic;
SIGNAL \Mux105~1_combout\ : std_logic;
SIGNAL \Mux105~2_combout\ : std_logic;
SIGNAL \Cbusi~11_combout\ : std_logic;
SIGNAL \reg[31][11]~q\ : std_logic;
SIGNAL \instr[11]~feeder_combout\ : std_logic;
SIGNAL \reg[3][0]~24_combout\ : std_logic;
SIGNAL \reg[3][0]~27_combout\ : std_logic;
SIGNAL \reg[3][0]~q\ : std_logic;
SIGNAL \reg[1][0]~feeder_combout\ : std_logic;
SIGNAL \reg[1][0]~q\ : std_logic;
SIGNAL \reg[4][0]~q\ : std_logic;
SIGNAL \reg[5][0]~q\ : std_logic;
SIGNAL \reg[7][0]~q\ : std_logic;
SIGNAL \reg[6][0]~q\ : std_logic;
SIGNAL \Mux31~0_combout\ : std_logic;
SIGNAL \reg[2][0]~feeder_combout\ : std_logic;
SIGNAL \reg[2][0]~q\ : std_logic;
SIGNAL \Mux31~26_combout\ : std_logic;
SIGNAL \reg[21][0]~q\ : std_logic;
SIGNAL \reg[23][0]~q\ : std_logic;
SIGNAL \reg[22][0]~q\ : std_logic;
SIGNAL \reg[19][0]~q\ : std_logic;
SIGNAL \reg[17][0]~feeder_combout\ : std_logic;
SIGNAL \reg[17][0]~q\ : std_logic;
SIGNAL \reg[18][0]~q\ : std_logic;
SIGNAL \reg[16][0]~feeder_combout\ : std_logic;
SIGNAL \reg[16][0]~q\ : std_logic;
SIGNAL \Mux31~14_combout\ : std_logic;
SIGNAL \reg[20][0]~q\ : std_logic;
SIGNAL \Mux31~1_combout\ : std_logic;
SIGNAL \reg[15][0]~feeder_combout\ : std_logic;
SIGNAL \reg[15][0]~q\ : std_logic;
SIGNAL \reg[13][0]~q\ : std_logic;
SIGNAL \reg[14][0]~q\ : std_logic;
SIGNAL \reg[9][0]~q\ : std_logic;
SIGNAL \reg[11][0]~q\ : std_logic;
SIGNAL \reg[10][0]~feeder_combout\ : std_logic;
SIGNAL \reg[10][0]~q\ : std_logic;
SIGNAL \reg[8][0]~feeder_combout\ : std_logic;
SIGNAL \reg[8][0]~q\ : std_logic;
SIGNAL \Mux31~18_combout\ : std_logic;
SIGNAL \reg[12][0]~q\ : std_logic;
SIGNAL \Mux31~5_combout\ : std_logic;
SIGNAL \reg[29][0]~feeder_combout\ : std_logic;
SIGNAL \reg[29][0]~q\ : std_logic;
SIGNAL \reg[30][0]~q\ : std_logic;
SIGNAL \reg[27][0]~q\ : std_logic;
SIGNAL \reg[26][0]~q\ : std_logic;
SIGNAL \reg[25][0]~feeder_combout\ : std_logic;
SIGNAL \reg[25][0]~q\ : std_logic;
SIGNAL \reg[24][0]~feeder_combout\ : std_logic;
SIGNAL \reg[24][0]~q\ : std_logic;
SIGNAL \Mux31~22_combout\ : std_logic;
SIGNAL \Mux31~9_combout\ : std_logic;
SIGNAL \Mux31~13_combout\ : std_logic;
SIGNAL \Mux47~18_combout\ : std_logic;
SIGNAL \Mux47~16_combout\ : std_logic;
SIGNAL \Mux47~17_combout\ : std_logic;
SIGNAL \Mux15~3_combout\ : std_logic;
SIGNAL \Mux47~2_combout\ : std_logic;
SIGNAL \Mux47~0_combout\ : std_logic;
SIGNAL \Mux47~1_combout\ : std_logic;
SIGNAL \Mux47~3_combout\ : std_logic;
SIGNAL \Mux15~0_combout\ : std_logic;
SIGNAL \Mux47~11_combout\ : std_logic;
SIGNAL \Mux47~10_combout\ : std_logic;
SIGNAL \Mux47~12_combout\ : std_logic;
SIGNAL \Mux47~13_combout\ : std_logic;
SIGNAL \Mux15~2_combout\ : std_logic;
SIGNAL \Mux47~6_combout\ : std_logic;
SIGNAL \Mux47~5_combout\ : std_logic;
SIGNAL \Mux47~7_combout\ : std_logic;
SIGNAL \Mux47~8_combout\ : std_logic;
SIGNAL \Mux15~1_combout\ : std_logic;
SIGNAL \Mux15~4_combout\ : std_logic;
SIGNAL \Abus~0_combout\ : std_logic;
SIGNAL \Abus[0]~_Duplicate_3_q\ : std_logic;
SIGNAL \Mux100~7_combout\ : std_logic;
SIGNAL \Mux100~2_combout\ : std_logic;
SIGNAL \Mux100~3_combout\ : std_logic;
SIGNAL \Mux100~4_combout\ : std_logic;
SIGNAL \Add2~37_sumout\ : std_logic;
SIGNAL \Mux100~6_combout\ : std_logic;
SIGNAL \Add1~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~37_sumout\ : std_logic;
SIGNAL \Mult0~8_resulta\ : std_logic;
SIGNAL \Mux100~11_combout\ : std_logic;
SIGNAL \Mux100~8_combout\ : std_logic;
SIGNAL \Maths:solution[0]~q\ : std_logic;
SIGNAL \Mult1~8_resulta\ : std_logic;
SIGNAL \Mux100~5_combout\ : std_logic;
SIGNAL \Mux100~9_combout\ : std_logic;
SIGNAL \Mux84~0_combout\ : std_logic;
SIGNAL \Mux100~10_combout\ : std_logic;
SIGNAL \Mux116~0_combout\ : std_logic;
SIGNAL \CMUX:Cbusi[0]~q\ : std_logic;
SIGNAL \mmI[0]~input_o\ : std_logic;
SIGNAL \Cbusi~0_combout\ : std_logic;
SIGNAL \reg[28][0]~q\ : std_logic;
SIGNAL \Mux47~15_combout\ : std_logic;
SIGNAL \Mux47~19_combout\ : std_logic;
SIGNAL \Mux47~14_combout\ : std_logic;
SIGNAL \Mux47~4_combout\ : std_logic;
SIGNAL \Mux47~9_combout\ : std_logic;
SIGNAL \Mux47~20_combout\ : std_logic;
SIGNAL \Mux70~14_combout\ : std_logic;
SIGNAL \Mux70~1_combout\ : std_logic;
SIGNAL \Mux70~18_combout\ : std_logic;
SIGNAL \Mux70~5_combout\ : std_logic;
SIGNAL \Mux70~22_combout\ : std_logic;
SIGNAL \Mux70~9_combout\ : std_logic;
SIGNAL \Mux70~0_combout\ : std_logic;
SIGNAL \Mux70~26_combout\ : std_logic;
SIGNAL \Mux70~13_combout\ : std_logic;
SIGNAL \Bbus~0_combout\ : std_logic;
SIGNAL \Bbus[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \LessThan3~0_combout\ : std_logic;
SIGNAL \Mux100~0_combout\ : std_logic;
SIGNAL \Mux91~5_combout\ : std_logic;
SIGNAL \Add2~57_sumout\ : std_logic;
SIGNAL \ShiftLeft0~14_combout\ : std_logic;
SIGNAL \Mux91~0_combout\ : std_logic;
SIGNAL \Mux91~1_combout\ : std_logic;
SIGNAL \Mux91~3_combout\ : std_logic;
SIGNAL \Add1~57_sumout\ : std_logic;
SIGNAL \Mult0~17\ : std_logic;
SIGNAL \Mux91~7_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~57_sumout\ : std_logic;
SIGNAL \Mux91~4_combout\ : std_logic;
SIGNAL \Mux91~6_combout\ : std_logic;
SIGNAL \Maths:solution[9]~q\ : std_logic;
SIGNAL \Mult1~17\ : std_logic;
SIGNAL \Mux91~2_combout\ : std_logic;
SIGNAL \Mux76~0_combout\ : std_logic;
SIGNAL \Mux107~0_combout\ : std_logic;
SIGNAL \Mux107~1_combout\ : std_logic;
SIGNAL \Mux107~2_combout\ : std_logic;
SIGNAL \CMUX:Cbusi[9]~q\ : std_logic;
SIGNAL \mmI[9]~input_o\ : std_logic;
SIGNAL \Cbusi~9_combout\ : std_logic;
SIGNAL \reg[31][9]~q\ : std_logic;
SIGNAL \instr[9]~feeder_combout\ : std_logic;
SIGNAL \reg[12][0]~76_combout\ : std_logic;
SIGNAL \reg[12][0]~77_combout\ : std_logic;
SIGNAL \reg[12][15]~q\ : std_logic;
SIGNAL \Bbus~217_combout\ : std_logic;
SIGNAL \Bbus~216_combout\ : std_logic;
SIGNAL \Bbus~210_combout\ : std_logic;
SIGNAL \Bbus~211_combout\ : std_logic;
SIGNAL \Bbus~209_combout\ : std_logic;
SIGNAL \Bbus~212_combout\ : std_logic;
SIGNAL \Bbus~213_combout\ : std_logic;
SIGNAL \Bbus~214_combout\ : std_logic;
SIGNAL \Bbus~215_combout\ : std_logic;
SIGNAL \Bbus~218_combout\ : std_logic;
SIGNAL \Bbus~220_combout\ : std_logic;
SIGNAL \Bbus~222_combout\ : std_logic;
SIGNAL \Bbus~221_combout\ : std_logic;
SIGNAL \Bbus~219_combout\ : std_logic;
SIGNAL \Bbus~223_combout\ : std_logic;
SIGNAL \Bbus~224_combout\ : std_logic;
SIGNAL \Bbus[15]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Bbus[15]~_Duplicate_1_q\ : std_logic;
SIGNAL \Mux85~0_combout\ : std_logic;
SIGNAL \ShiftLeft0~0_combout\ : std_logic;
SIGNAL \ShiftLeft0~4_combout\ : std_logic;
SIGNAL \ShiftLeft0~5_combout\ : std_logic;
SIGNAL \Mult0~23\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~62\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~1_sumout\ : std_logic;
SIGNAL \Add1~62\ : std_logic;
SIGNAL \Add1~1_sumout\ : std_logic;
SIGNAL \Mux85~5_combout\ : std_logic;
SIGNAL \Add2~62\ : std_logic;
SIGNAL \Add2~63\ : std_logic;
SIGNAL \Add2~1_sumout\ : std_logic;
SIGNAL \Mux85~2_combout\ : std_logic;
SIGNAL \Mux85~3_combout\ : std_logic;
SIGNAL \Maths:solution[15]~q\ : std_logic;
SIGNAL \Maths~0_combout\ : std_logic;
SIGNAL \Mux85~1_combout\ : std_logic;
SIGNAL \Mux85~4_combout\ : std_logic;
SIGNAL \Mux101~0_combout\ : std_logic;
SIGNAL \CMUX:Cbusi[15]~q\ : std_logic;
SIGNAL \Cbusi~15_combout\ : std_logic;
SIGNAL \reg[31][15]~q\ : std_logic;
SIGNAL \Bbus~159_combout\ : std_logic;
SIGNAL \Bbus~184_combout\ : std_logic;
SIGNAL \Bbus~185_combout\ : std_logic;
SIGNAL \Bbus~179_combout\ : std_logic;
SIGNAL \Bbus~177_combout\ : std_logic;
SIGNAL \Bbus~180_combout\ : std_logic;
SIGNAL \Bbus~178_combout\ : std_logic;
SIGNAL \Bbus~181_combout\ : std_logic;
SIGNAL \Bbus~182_combout\ : std_logic;
SIGNAL \Bbus~183_combout\ : std_logic;
SIGNAL \Bbus~186_combout\ : std_logic;
SIGNAL \Bbus~189_combout\ : std_logic;
SIGNAL \Bbus~187_combout\ : std_logic;
SIGNAL \Bbus~190_combout\ : std_logic;
SIGNAL \Bbus~188_combout\ : std_logic;
SIGNAL \Bbus~191_combout\ : std_logic;
SIGNAL \Bbus~192_combout\ : std_logic;
SIGNAL \Bbus[13]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Bbus[13]~_Duplicate_1_q\ : std_logic;
SIGNAL \Mux87~6_combout\ : std_logic;
SIGNAL \Mux72~0_combout\ : std_logic;
SIGNAL \Add2~49_sumout\ : std_logic;
SIGNAL \Mux103~0_combout\ : std_logic;
SIGNAL \Mux87~0_combout\ : std_logic;
SIGNAL \Mux87~1_combout\ : std_logic;
SIGNAL \Mux87~2_combout\ : std_logic;
SIGNAL \Mux87~4_combout\ : std_logic;
SIGNAL \Mult0~21\ : std_logic;
SIGNAL \Mux87~8_combout\ : std_logic;
SIGNAL \Add1~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~49_sumout\ : std_logic;
SIGNAL \Mux87~5_combout\ : std_logic;
SIGNAL \Mux87~7_combout\ : std_logic;
SIGNAL \Maths:solution[13]~q\ : std_logic;
SIGNAL \Mult1~21\ : std_logic;
SIGNAL \Mux87~3_combout\ : std_logic;
SIGNAL \Mux103~1_combout\ : std_logic;
SIGNAL \Mux103~2_combout\ : std_logic;
SIGNAL \mmI[13]~input_o\ : std_logic;
SIGNAL \CMUX:Cbusi[13]~q\ : std_logic;
SIGNAL \Cbusi~13_combout\ : std_logic;
SIGNAL \reg[31][13]~q\ : std_logic;
SIGNAL \Bbus~161_combout\ : std_logic;
SIGNAL \Bbus~162_combout\ : std_logic;
SIGNAL \Bbus~164_combout\ : std_logic;
SIGNAL \Bbus~163_combout\ : std_logic;
SIGNAL \Bbus~165_combout\ : std_logic;
SIGNAL \Bbus~169_combout\ : std_logic;
SIGNAL \Bbus~168_combout\ : std_logic;
SIGNAL \Bbus~166_combout\ : std_logic;
SIGNAL \Bbus~167_combout\ : std_logic;
SIGNAL \Bbus~170_combout\ : std_logic;
SIGNAL \Bbus~173_combout\ : std_logic;
SIGNAL \Bbus~172_combout\ : std_logic;
SIGNAL \Bbus~171_combout\ : std_logic;
SIGNAL \Bbus~174_combout\ : std_logic;
SIGNAL \Bbus~175_combout\ : std_logic;
SIGNAL \Bbus~176_combout\ : std_logic;
SIGNAL \Bbus[12]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Bbus[12]~_Duplicate_1_q\ : std_logic;
SIGNAL \Add2~13_sumout\ : std_logic;
SIGNAL \Mux88~0_combout\ : std_logic;
SIGNAL \Mux88~1_combout\ : std_logic;
SIGNAL \Mux88~2_combout\ : std_logic;
SIGNAL \Mux88~4_combout\ : std_logic;
SIGNAL \Mux88~6_combout\ : std_logic;
SIGNAL \Mult0~20\ : std_logic;
SIGNAL \Add1~13_sumout\ : std_logic;
SIGNAL \Mux88~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~13_sumout\ : std_logic;
SIGNAL \Mux88~5_combout\ : std_logic;
SIGNAL \Mux88~7_combout\ : std_logic;
SIGNAL \Maths:solution[12]~q\ : std_logic;
SIGNAL \Mult1~20\ : std_logic;
SIGNAL \Mux88~3_combout\ : std_logic;
SIGNAL \Mux73~0_combout\ : std_logic;
SIGNAL \Mux104~0_combout\ : std_logic;
SIGNAL \Mux104~1_combout\ : std_logic;
SIGNAL \Mux104~2_combout\ : std_logic;
SIGNAL \Cbusi~12_combout\ : std_logic;
SIGNAL \reg[31][12]~feeder_combout\ : std_logic;
SIGNAL \reg[31][12]~q\ : std_logic;
SIGNAL \addr2decA~4_combout\ : std_logic;
SIGNAL \addr2decA~2_combout\ : std_logic;
SIGNAL \addr2decA~1_combout\ : std_logic;
SIGNAL \addr2decA~3_combout\ : std_logic;
SIGNAL \Equal9~0_combout\ : std_logic;
SIGNAL \Maths~1_combout\ : std_logic;
SIGNAL \addr2decA~0_combout\ : std_logic;
SIGNAL \Maths~2_combout\ : std_logic;
SIGNAL \Maths~3_combout\ : std_logic;
SIGNAL \statusN~0_combout\ : std_logic;
SIGNAL \statusN~reg0_q\ : std_logic;
SIGNAL \Maths~4_combout\ : std_logic;
SIGNAL \Maths~6_combout\ : std_logic;
SIGNAL \Maths~12_combout\ : std_logic;
SIGNAL \Maths~8_combout\ : std_logic;
SIGNAL \Maths~7_combout\ : std_logic;
SIGNAL \Maths~5_combout\ : std_logic;
SIGNAL \statusZ~reg0_q\ : std_logic;
SIGNAL \statusND~0_combout\ : std_logic;
SIGNAL \statusND~reg0_q\ : std_logic;
SIGNAL \statusZD~reg0_q\ : std_logic;
SIGNAL \ir[0]~reg0_q\ : std_logic;
SIGNAL \ir[1]~reg0feeder_combout\ : std_logic;
SIGNAL \ir[1]~reg0_q\ : std_logic;
SIGNAL \ir[2]~reg0_q\ : std_logic;
SIGNAL \ir[3]~reg0feeder_combout\ : std_logic;
SIGNAL \ir[3]~reg0_q\ : std_logic;
SIGNAL \ir[4]~reg0_q\ : std_logic;
SIGNAL \ir[5]~reg0_q\ : std_logic;
SIGNAL \ir[6]~reg0feeder_combout\ : std_logic;
SIGNAL \ir[6]~reg0_q\ : std_logic;
SIGNAL \ir[7]~reg0_q\ : std_logic;
SIGNAL \ir[8]~reg0_q\ : std_logic;
SIGNAL \ir[9]~reg0_q\ : std_logic;
SIGNAL \ir[10]~reg0_q\ : std_logic;
SIGNAL \ir[11]~reg0feeder_combout\ : std_logic;
SIGNAL \ir[11]~reg0_q\ : std_logic;
SIGNAL \ir[12]~reg0_q\ : std_logic;
SIGNAL \ir[13]~reg0_q\ : std_logic;
SIGNAL \ir[14]~reg0_q\ : std_logic;
SIGNAL \ir[15]~reg0_q\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|sel\ : std_logic_vector(271 DOWNTO 0);
SIGNAL addr2decA : std_logic_vector(4 DOWNTO 0);
SIGNAL \Div0|auto_generated|divider|divider|selnose\ : std_logic_vector(271 DOWNTO 0);
SIGNAL counter : std_logic_vector(1 DOWNTO 0);
SIGNAL instr : std_logic_vector(15 DOWNTO 0);
SIGNAL ALUout : std_logic_vector(15 DOWNTO 0);
SIGNAL \ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Mult0~23\ : std_logic;
SIGNAL \ALT_INV_Mult0~22\ : std_logic;
SIGNAL \ALT_INV_Mult0~21\ : std_logic;
SIGNAL \ALT_INV_Mult0~20\ : std_logic;
SIGNAL \ALT_INV_Mult0~19\ : std_logic;
SIGNAL \ALT_INV_Mult0~18\ : std_logic;
SIGNAL \ALT_INV_Mult0~17\ : std_logic;
SIGNAL \ALT_INV_Mult0~16\ : std_logic;
SIGNAL \ALT_INV_Mult0~15\ : std_logic;
SIGNAL \ALT_INV_Mult0~14\ : std_logic;
SIGNAL \ALT_INV_Mult0~13\ : std_logic;
SIGNAL \ALT_INV_Mult0~12\ : std_logic;
SIGNAL \ALT_INV_Mult0~11\ : std_logic;
SIGNAL \ALT_INV_Mult0~10\ : std_logic;
SIGNAL \ALT_INV_Mult0~9\ : std_logic;
SIGNAL \ALT_INV_Mult0~8_resulta\ : std_logic;
SIGNAL \ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Abus[15]~_Duplicate_2_q\ : std_logic;
SIGNAL \ALT_INV_Abus[14]~_Duplicate_3_q\ : std_logic;
SIGNAL \ALT_INV_Abus[13]~_Duplicate_3_q\ : std_logic;
SIGNAL \ALT_INV_Abus[12]~_Duplicate_3_q\ : std_logic;
SIGNAL \ALT_INV_Abus[11]~_Duplicate_3_q\ : std_logic;
SIGNAL \ALT_INV_Abus[10]~_Duplicate_3_q\ : std_logic;
SIGNAL \ALT_INV_Abus[9]~_Duplicate_3_q\ : std_logic;
SIGNAL \ALT_INV_Abus[8]~_Duplicate_3_q\ : std_logic;
SIGNAL \ALT_INV_Abus[7]~_Duplicate_3_q\ : std_logic;
SIGNAL \ALT_INV_Abus[6]~_Duplicate_3_q\ : std_logic;
SIGNAL \ALT_INV_Abus[5]~_Duplicate_3_q\ : std_logic;
SIGNAL \ALT_INV_Abus[4]~_Duplicate_3_q\ : std_logic;
SIGNAL \ALT_INV_Abus[3]~_Duplicate_3_q\ : std_logic;
SIGNAL \ALT_INV_Abus[2]~_Duplicate_3_q\ : std_logic;
SIGNAL \ALT_INV_Abus[1]~_Duplicate_3_q\ : std_logic;
SIGNAL \ALT_INV_Bbus[15]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_Bbus[14]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_Bbus[13]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_Bbus[12]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_Bbus[11]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_Bbus[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_Bbus[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_Bbus[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_Bbus[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_reg[16][9]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~108_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~20_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~19_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~18_combout\ : std_logic;
SIGNAL \ALT_INV_reg[31][8]~q\ : std_logic;
SIGNAL \ALT_INV_reg[15][8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux39~17_combout\ : std_logic;
SIGNAL \ALT_INV_reg[30][8]~q\ : std_logic;
SIGNAL \ALT_INV_reg[14][8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux39~16_combout\ : std_logic;
SIGNAL \ALT_INV_reg[29][8]~q\ : std_logic;
SIGNAL \ALT_INV_reg[13][8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux39~15_combout\ : std_logic;
SIGNAL \ALT_INV_reg[28][8]~q\ : std_logic;
SIGNAL \ALT_INV_reg[12][8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux39~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~13_combout\ : std_logic;
SIGNAL \ALT_INV_reg[27][8]~q\ : std_logic;
SIGNAL \ALT_INV_reg[11][8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux39~12_combout\ : std_logic;
SIGNAL \ALT_INV_reg[26][8]~q\ : std_logic;
SIGNAL \ALT_INV_reg[10][8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux39~11_combout\ : std_logic;
SIGNAL \ALT_INV_reg[25][8]~q\ : std_logic;
SIGNAL \ALT_INV_reg[9][8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux39~10_combout\ : std_logic;
SIGNAL \ALT_INV_reg[24][8]~q\ : std_logic;
SIGNAL \ALT_INV_reg[8][8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux39~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~8_combout\ : std_logic;
SIGNAL \ALT_INV_reg[23][8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux39~7_combout\ : std_logic;
SIGNAL \ALT_INV_reg[22][8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux39~6_combout\ : std_logic;
SIGNAL \ALT_INV_reg[21][8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux39~5_combout\ : std_logic;
SIGNAL \ALT_INV_reg[20][8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux39~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~3_combout\ : std_logic;
SIGNAL \ALT_INV_reg[19][8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux39~2_combout\ : std_logic;
SIGNAL \ALT_INV_reg[18][8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux39~1_combout\ : std_logic;
SIGNAL \ALT_INV_reg[17][8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux39~0_combout\ : std_logic;
SIGNAL \ALT_INV_reg[16][8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux62~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~1_combout\ : std_logic;
SIGNAL \ALT_INV_reg[2][8]~q\ : std_logic;
SIGNAL \ALT_INV_reg[3][8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux62~0_combout\ : std_logic;
SIGNAL \ALT_INV_reg[7][8]~q\ : std_logic;
SIGNAL \ALT_INV_reg[6][8]~q\ : std_logic;
SIGNAL \ALT_INV_reg[5][8]~q\ : std_logic;
SIGNAL \ALT_INV_reg[4][8]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~106_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~105_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~104_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~103_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~102_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~101_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~100_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~99_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~98_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~97_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~96_combout\ : std_logic;
SIGNAL ALT_INV_instr : std_logic_vector(15 DOWNTO 0);
SIGNAL \ALT_INV_Bbus~95_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~94_combout\ : std_logic;
SIGNAL \ALT_INV_Mux40~15_combout\ : std_logic;
SIGNAL \ALT_INV_reg[15][7]~q\ : std_logic;
SIGNAL \ALT_INV_reg[31][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux40~14_combout\ : std_logic;
SIGNAL \ALT_INV_reg[11][7]~q\ : std_logic;
SIGNAL \ALT_INV_reg[27][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux40~13_combout\ : std_logic;
SIGNAL \ALT_INV_reg[7][7]~q\ : std_logic;
SIGNAL \ALT_INV_reg[23][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux40~12_combout\ : std_logic;
SIGNAL \ALT_INV_reg[3][7]~q\ : std_logic;
SIGNAL \ALT_INV_reg[19][7]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~93_combout\ : std_logic;
SIGNAL \ALT_INV_Mux40~11_combout\ : std_logic;
SIGNAL \ALT_INV_reg[14][7]~q\ : std_logic;
SIGNAL \ALT_INV_reg[30][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux40~10_combout\ : std_logic;
SIGNAL \ALT_INV_reg[10][7]~q\ : std_logic;
SIGNAL \ALT_INV_reg[26][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux40~9_combout\ : std_logic;
SIGNAL \ALT_INV_reg[6][7]~q\ : std_logic;
SIGNAL \ALT_INV_reg[22][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux40~8_combout\ : std_logic;
SIGNAL \ALT_INV_reg[2][7]~q\ : std_logic;
SIGNAL \ALT_INV_reg[18][7]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~92_combout\ : std_logic;
SIGNAL \ALT_INV_Mux40~7_combout\ : std_logic;
SIGNAL \ALT_INV_reg[13][7]~q\ : std_logic;
SIGNAL \ALT_INV_reg[29][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux40~6_combout\ : std_logic;
SIGNAL \ALT_INV_reg[9][7]~q\ : std_logic;
SIGNAL \ALT_INV_reg[25][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux40~5_combout\ : std_logic;
SIGNAL \ALT_INV_reg[5][7]~q\ : std_logic;
SIGNAL \ALT_INV_reg[21][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux40~4_combout\ : std_logic;
SIGNAL \ALT_INV_reg[17][7]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~91_combout\ : std_logic;
SIGNAL \ALT_INV_Mux40~3_combout\ : std_logic;
SIGNAL \ALT_INV_reg[12][7]~q\ : std_logic;
SIGNAL \ALT_INV_reg[28][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux40~2_combout\ : std_logic;
SIGNAL \ALT_INV_reg[8][7]~q\ : std_logic;
SIGNAL \ALT_INV_reg[24][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux40~1_combout\ : std_logic;
SIGNAL \ALT_INV_reg[4][7]~q\ : std_logic;
SIGNAL \ALT_INV_reg[20][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux40~0_combout\ : std_logic;
SIGNAL \ALT_INV_reg[16][7]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~89_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~88_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~87_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~86_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~85_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~84_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~83_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~82_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~81_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~80_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus[7]~79_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~78_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus[7]~77_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus[7]~76_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~75_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~74_combout\ : std_logic;
SIGNAL \ALT_INV_Mux41~15_combout\ : std_logic;
SIGNAL \ALT_INV_reg[15][6]~q\ : std_logic;
SIGNAL \ALT_INV_reg[31][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux41~14_combout\ : std_logic;
SIGNAL \ALT_INV_reg[14][6]~q\ : std_logic;
SIGNAL \ALT_INV_reg[30][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux41~13_combout\ : std_logic;
SIGNAL \ALT_INV_reg[13][6]~q\ : std_logic;
SIGNAL \ALT_INV_reg[29][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux41~12_combout\ : std_logic;
SIGNAL \ALT_INV_reg[12][6]~q\ : std_logic;
SIGNAL \ALT_INV_reg[28][6]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~73_combout\ : std_logic;
SIGNAL \ALT_INV_Mux41~11_combout\ : std_logic;
SIGNAL \ALT_INV_reg[11][6]~q\ : std_logic;
SIGNAL \ALT_INV_reg[27][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux41~10_combout\ : std_logic;
SIGNAL \ALT_INV_reg[10][6]~q\ : std_logic;
SIGNAL \ALT_INV_reg[26][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux41~9_combout\ : std_logic;
SIGNAL \ALT_INV_reg[9][6]~q\ : std_logic;
SIGNAL \ALT_INV_reg[25][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux41~8_combout\ : std_logic;
SIGNAL \ALT_INV_reg[8][6]~q\ : std_logic;
SIGNAL \ALT_INV_reg[24][6]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~72_combout\ : std_logic;
SIGNAL \ALT_INV_Mux41~7_combout\ : std_logic;
SIGNAL \ALT_INV_reg[7][6]~q\ : std_logic;
SIGNAL \ALT_INV_reg[23][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux41~6_combout\ : std_logic;
SIGNAL \ALT_INV_reg[6][6]~q\ : std_logic;
SIGNAL \ALT_INV_reg[22][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux41~5_combout\ : std_logic;
SIGNAL \ALT_INV_reg[5][6]~q\ : std_logic;
SIGNAL \ALT_INV_reg[21][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux41~4_combout\ : std_logic;
SIGNAL \ALT_INV_reg[4][6]~q\ : std_logic;
SIGNAL \ALT_INV_reg[20][6]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~71_combout\ : std_logic;
SIGNAL \ALT_INV_Mux41~3_combout\ : std_logic;
SIGNAL \ALT_INV_reg[3][6]~q\ : std_logic;
SIGNAL \ALT_INV_reg[19][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux41~2_combout\ : std_logic;
SIGNAL \ALT_INV_reg[2][6]~q\ : std_logic;
SIGNAL \ALT_INV_reg[18][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux41~1_combout\ : std_logic;
SIGNAL \ALT_INV_reg[17][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux41~0_combout\ : std_logic;
SIGNAL \ALT_INV_reg[16][6]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~69_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~20_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~19_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~18_combout\ : std_logic;
SIGNAL \ALT_INV_reg[31][5]~q\ : std_logic;
SIGNAL \ALT_INV_reg[15][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux42~17_combout\ : std_logic;
SIGNAL \ALT_INV_reg[27][5]~q\ : std_logic;
SIGNAL \ALT_INV_reg[11][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux42~16_combout\ : std_logic;
SIGNAL \ALT_INV_reg[23][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux42~15_combout\ : std_logic;
SIGNAL \ALT_INV_reg[19][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux42~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~13_combout\ : std_logic;
SIGNAL \ALT_INV_reg[30][5]~q\ : std_logic;
SIGNAL \ALT_INV_reg[14][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux42~12_combout\ : std_logic;
SIGNAL \ALT_INV_reg[26][5]~q\ : std_logic;
SIGNAL \ALT_INV_reg[10][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux42~11_combout\ : std_logic;
SIGNAL \ALT_INV_reg[22][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux42~10_combout\ : std_logic;
SIGNAL \ALT_INV_reg[18][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux42~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~8_combout\ : std_logic;
SIGNAL \ALT_INV_reg[29][5]~q\ : std_logic;
SIGNAL \ALT_INV_reg[13][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux42~7_combout\ : std_logic;
SIGNAL \ALT_INV_reg[25][5]~q\ : std_logic;
SIGNAL \ALT_INV_reg[9][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux42~6_combout\ : std_logic;
SIGNAL \ALT_INV_reg[21][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux42~5_combout\ : std_logic;
SIGNAL \ALT_INV_reg[17][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux42~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~3_combout\ : std_logic;
SIGNAL \ALT_INV_reg[28][5]~q\ : std_logic;
SIGNAL \ALT_INV_reg[12][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux42~2_combout\ : std_logic;
SIGNAL \ALT_INV_reg[24][5]~q\ : std_logic;
SIGNAL \ALT_INV_reg[8][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux42~1_combout\ : std_logic;
SIGNAL \ALT_INV_reg[20][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux42~0_combout\ : std_logic;
SIGNAL \ALT_INV_reg[16][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux65~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux65~1_combout\ : std_logic;
SIGNAL \ALT_INV_reg[2][5]~q\ : std_logic;
SIGNAL \ALT_INV_reg[3][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux65~0_combout\ : std_logic;
SIGNAL \ALT_INV_reg[7][5]~q\ : std_logic;
SIGNAL \ALT_INV_reg[6][5]~q\ : std_logic;
SIGNAL \ALT_INV_reg[5][5]~q\ : std_logic;
SIGNAL \ALT_INV_reg[4][5]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~68_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~67_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~66_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~15_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~13_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~12_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~65_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~11_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~8_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~64_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~4_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~63_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~0_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~62_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~61_combout\ : std_logic;
SIGNAL \ALT_INV_reg[15][4]~q\ : std_logic;
SIGNAL \ALT_INV_reg[14][4]~q\ : std_logic;
SIGNAL \ALT_INV_reg[13][4]~q\ : std_logic;
SIGNAL \ALT_INV_reg[12][4]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~60_combout\ : std_logic;
SIGNAL \ALT_INV_reg[11][4]~q\ : std_logic;
SIGNAL \ALT_INV_reg[10][4]~q\ : std_logic;
SIGNAL \ALT_INV_reg[9][4]~q\ : std_logic;
SIGNAL \ALT_INV_reg[8][4]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~59_combout\ : std_logic;
SIGNAL \ALT_INV_reg[2][4]~q\ : std_logic;
SIGNAL \ALT_INV_reg[3][4]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~58_combout\ : std_logic;
SIGNAL \ALT_INV_reg[7][4]~q\ : std_logic;
SIGNAL \ALT_INV_reg[6][4]~q\ : std_logic;
SIGNAL \ALT_INV_reg[5][4]~q\ : std_logic;
SIGNAL \ALT_INV_reg[4][4]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~57_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~56_combout\ : std_logic;
SIGNAL \ALT_INV_reg[31][4]~q\ : std_logic;
SIGNAL \ALT_INV_reg[23][4]~q\ : std_logic;
SIGNAL \ALT_INV_reg[27][4]~q\ : std_logic;
SIGNAL \ALT_INV_reg[19][4]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~55_combout\ : std_logic;
SIGNAL \ALT_INV_reg[30][4]~q\ : std_logic;
SIGNAL \ALT_INV_reg[22][4]~q\ : std_logic;
SIGNAL \ALT_INV_reg[26][4]~q\ : std_logic;
SIGNAL \ALT_INV_reg[18][4]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~54_combout\ : std_logic;
SIGNAL \ALT_INV_reg[29][4]~q\ : std_logic;
SIGNAL \ALT_INV_reg[21][4]~q\ : std_logic;
SIGNAL \ALT_INV_reg[25][4]~q\ : std_logic;
SIGNAL \ALT_INV_reg[17][4]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~53_combout\ : std_logic;
SIGNAL \ALT_INV_reg[28][4]~q\ : std_logic;
SIGNAL \ALT_INV_reg[20][4]~q\ : std_logic;
SIGNAL \ALT_INV_reg[24][4]~q\ : std_logic;
SIGNAL \ALT_INV_reg[16][4]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~52_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~51_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~50_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~15_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~13_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~12_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~49_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~11_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~8_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~48_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~4_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~47_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~0_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~46_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~45_combout\ : std_logic;
SIGNAL \ALT_INV_reg[15][3]~q\ : std_logic;
SIGNAL \ALT_INV_reg[14][3]~q\ : std_logic;
SIGNAL \ALT_INV_reg[13][3]~q\ : std_logic;
SIGNAL \ALT_INV_reg[12][3]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~44_combout\ : std_logic;
SIGNAL \ALT_INV_reg[11][3]~q\ : std_logic;
SIGNAL \ALT_INV_reg[10][3]~q\ : std_logic;
SIGNAL \ALT_INV_reg[9][3]~q\ : std_logic;
SIGNAL \ALT_INV_reg[8][3]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~43_combout\ : std_logic;
SIGNAL \ALT_INV_reg[2][3]~q\ : std_logic;
SIGNAL \ALT_INV_reg[3][3]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~42_combout\ : std_logic;
SIGNAL \ALT_INV_reg[7][3]~q\ : std_logic;
SIGNAL \ALT_INV_reg[6][3]~q\ : std_logic;
SIGNAL \ALT_INV_reg[5][3]~q\ : std_logic;
SIGNAL \ALT_INV_reg[4][3]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~41_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~40_combout\ : std_logic;
SIGNAL \ALT_INV_reg[31][3]~q\ : std_logic;
SIGNAL \ALT_INV_reg[23][3]~q\ : std_logic;
SIGNAL \ALT_INV_reg[27][3]~q\ : std_logic;
SIGNAL \ALT_INV_reg[19][3]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~39_combout\ : std_logic;
SIGNAL \ALT_INV_reg[30][3]~q\ : std_logic;
SIGNAL \ALT_INV_reg[22][3]~q\ : std_logic;
SIGNAL \ALT_INV_reg[26][3]~q\ : std_logic;
SIGNAL \ALT_INV_reg[18][3]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~38_combout\ : std_logic;
SIGNAL \ALT_INV_reg[29][3]~q\ : std_logic;
SIGNAL \ALT_INV_reg[21][3]~q\ : std_logic;
SIGNAL \ALT_INV_reg[25][3]~q\ : std_logic;
SIGNAL \ALT_INV_reg[17][3]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~37_combout\ : std_logic;
SIGNAL \ALT_INV_reg[28][3]~q\ : std_logic;
SIGNAL \ALT_INV_reg[20][3]~q\ : std_logic;
SIGNAL \ALT_INV_reg[24][3]~q\ : std_logic;
SIGNAL \ALT_INV_reg[16][3]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~36_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~35_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~34_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~15_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~13_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~12_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~33_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~11_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~8_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~32_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~4_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~31_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~0_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~30_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~29_combout\ : std_logic;
SIGNAL \ALT_INV_reg[15][2]~q\ : std_logic;
SIGNAL \ALT_INV_reg[14][2]~q\ : std_logic;
SIGNAL \ALT_INV_reg[13][2]~q\ : std_logic;
SIGNAL \ALT_INV_reg[12][2]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~28_combout\ : std_logic;
SIGNAL \ALT_INV_reg[11][2]~q\ : std_logic;
SIGNAL \ALT_INV_reg[10][2]~q\ : std_logic;
SIGNAL \ALT_INV_reg[9][2]~q\ : std_logic;
SIGNAL \ALT_INV_reg[8][2]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~27_combout\ : std_logic;
SIGNAL \ALT_INV_reg[2][2]~q\ : std_logic;
SIGNAL \ALT_INV_reg[3][2]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~26_combout\ : std_logic;
SIGNAL \ALT_INV_reg[7][2]~q\ : std_logic;
SIGNAL \ALT_INV_reg[6][2]~q\ : std_logic;
SIGNAL \ALT_INV_reg[5][2]~q\ : std_logic;
SIGNAL \ALT_INV_reg[4][2]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~25_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~24_combout\ : std_logic;
SIGNAL \ALT_INV_reg[31][2]~q\ : std_logic;
SIGNAL \ALT_INV_reg[23][2]~q\ : std_logic;
SIGNAL \ALT_INV_reg[27][2]~q\ : std_logic;
SIGNAL \ALT_INV_reg[19][2]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~23_combout\ : std_logic;
SIGNAL \ALT_INV_reg[30][2]~q\ : std_logic;
SIGNAL \ALT_INV_reg[22][2]~q\ : std_logic;
SIGNAL \ALT_INV_reg[26][2]~q\ : std_logic;
SIGNAL \ALT_INV_reg[18][2]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~22_combout\ : std_logic;
SIGNAL \ALT_INV_reg[29][2]~q\ : std_logic;
SIGNAL \ALT_INV_reg[21][2]~q\ : std_logic;
SIGNAL \ALT_INV_reg[25][2]~q\ : std_logic;
SIGNAL \ALT_INV_reg[17][2]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~21_combout\ : std_logic;
SIGNAL \ALT_INV_reg[28][2]~q\ : std_logic;
SIGNAL \ALT_INV_reg[20][2]~q\ : std_logic;
SIGNAL \ALT_INV_reg[24][2]~q\ : std_logic;
SIGNAL \ALT_INV_reg[16][2]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus[12]~20_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~19_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~18_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~17_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~15_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~13_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~12_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~16_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~11_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~8_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~15_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~4_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~0_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~13_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus[12]~12_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus[12]~11_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~10_combout\ : std_logic;
SIGNAL \ALT_INV_reg[15][1]~q\ : std_logic;
SIGNAL \ALT_INV_reg[14][1]~q\ : std_logic;
SIGNAL \ALT_INV_reg[13][1]~q\ : std_logic;
SIGNAL \ALT_INV_reg[12][1]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~9_combout\ : std_logic;
SIGNAL \ALT_INV_reg[11][1]~q\ : std_logic;
SIGNAL \ALT_INV_reg[10][1]~q\ : std_logic;
SIGNAL \ALT_INV_reg[9][1]~q\ : std_logic;
SIGNAL \ALT_INV_reg[8][1]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~8_combout\ : std_logic;
SIGNAL \ALT_INV_reg[2][1]~q\ : std_logic;
SIGNAL \ALT_INV_reg[3][1]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~7_combout\ : std_logic;
SIGNAL \ALT_INV_reg[7][1]~q\ : std_logic;
SIGNAL \ALT_INV_reg[6][1]~q\ : std_logic;
SIGNAL \ALT_INV_reg[5][1]~q\ : std_logic;
SIGNAL \ALT_INV_reg[4][1]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~6_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~5_combout\ : std_logic;
SIGNAL \ALT_INV_reg[31][1]~q\ : std_logic;
SIGNAL \ALT_INV_reg[23][1]~q\ : std_logic;
SIGNAL \ALT_INV_reg[27][1]~q\ : std_logic;
SIGNAL \ALT_INV_reg[19][1]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~4_combout\ : std_logic;
SIGNAL \ALT_INV_reg[30][1]~q\ : std_logic;
SIGNAL \ALT_INV_reg[22][1]~q\ : std_logic;
SIGNAL \ALT_INV_reg[26][1]~q\ : std_logic;
SIGNAL \ALT_INV_reg[18][1]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~3_combout\ : std_logic;
SIGNAL \ALT_INV_reg[29][1]~q\ : std_logic;
SIGNAL \ALT_INV_reg[21][1]~q\ : std_logic;
SIGNAL \ALT_INV_reg[25][1]~q\ : std_logic;
SIGNAL \ALT_INV_reg[17][1]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~2_combout\ : std_logic;
SIGNAL \ALT_INV_reg[28][1]~q\ : std_logic;
SIGNAL \ALT_INV_reg[20][1]~q\ : std_logic;
SIGNAL \ALT_INV_reg[24][1]~q\ : std_logic;
SIGNAL \ALT_INV_reg[16][1]~q\ : std_logic;
SIGNAL \ALT_INV_Mux47~20_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~19_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~18_combout\ : std_logic;
SIGNAL \ALT_INV_reg[31][0]~q\ : std_logic;
SIGNAL \ALT_INV_reg[15][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux47~17_combout\ : std_logic;
SIGNAL \ALT_INV_reg[30][0]~q\ : std_logic;
SIGNAL \ALT_INV_reg[14][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux47~16_combout\ : std_logic;
SIGNAL \ALT_INV_reg[29][0]~q\ : std_logic;
SIGNAL \ALT_INV_reg[13][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux47~15_combout\ : std_logic;
SIGNAL \ALT_INV_reg[28][0]~q\ : std_logic;
SIGNAL \ALT_INV_reg[12][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux47~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~13_combout\ : std_logic;
SIGNAL \ALT_INV_reg[27][0]~q\ : std_logic;
SIGNAL \ALT_INV_reg[11][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux47~12_combout\ : std_logic;
SIGNAL \ALT_INV_reg[26][0]~q\ : std_logic;
SIGNAL \ALT_INV_reg[10][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux47~11_combout\ : std_logic;
SIGNAL \ALT_INV_reg[25][0]~q\ : std_logic;
SIGNAL \ALT_INV_reg[9][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux47~10_combout\ : std_logic;
SIGNAL \ALT_INV_reg[24][0]~q\ : std_logic;
SIGNAL \ALT_INV_reg[8][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux47~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~8_combout\ : std_logic;
SIGNAL \ALT_INV_reg[23][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux47~7_combout\ : std_logic;
SIGNAL \ALT_INV_reg[22][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux47~6_combout\ : std_logic;
SIGNAL \ALT_INV_reg[21][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux47~5_combout\ : std_logic;
SIGNAL \ALT_INV_reg[20][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux47~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~3_combout\ : std_logic;
SIGNAL \ALT_INV_reg[19][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux47~2_combout\ : std_logic;
SIGNAL \ALT_INV_reg[18][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux47~1_combout\ : std_logic;
SIGNAL \ALT_INV_reg[17][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux47~0_combout\ : std_logic;
SIGNAL \ALT_INV_reg[16][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux70~13_combout\ : std_logic;
SIGNAL \ALT_INV_reg[3][0]~q\ : std_logic;
SIGNAL \ALT_INV_reg[2][0]~q\ : std_logic;
SIGNAL \ALT_INV_reg[1][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux70~0_combout\ : std_logic;
SIGNAL \ALT_INV_reg[7][0]~q\ : std_logic;
SIGNAL \ALT_INV_reg[5][0]~q\ : std_logic;
SIGNAL \ALT_INV_reg[6][0]~q\ : std_logic;
SIGNAL \ALT_INV_reg[4][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux86~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux86~5_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_selnose\ : std_logic_vector(238 DOWNTO 0);
SIGNAL \ALT_INV_Mux86~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux86~3_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:solution[14]~q\ : std_logic;
SIGNAL \ALT_INV_Mux86~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux86~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux86~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux91~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux91~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux91~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_sel\ : std_logic_vector(13 DOWNTO 2);
SIGNAL \ALT_INV_Mux91~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux91~2_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:solution[9]~q\ : std_logic;
SIGNAL \ALT_INV_Mux91~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux91~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux94~11_combout\ : std_logic;
SIGNAL \ALT_INV_Mux94~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux94~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux94~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux94~7_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:solution[6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux94~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux94~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux87~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux87~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux87~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux87~3_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:solution[13]~q\ : std_logic;
SIGNAL \ALT_INV_Mux87~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux87~1_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftLeft0~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux87~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux92~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux92~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux92~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux92~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux92~2_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:solution[8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux92~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux92~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux96~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux96~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux96~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux96~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux96~2_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:solution[4]~q\ : std_logic;
SIGNAL \ALT_INV_Mux96~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux96~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux100~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux100~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux100~5_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:solution[0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux100~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux100~3_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftRight0~14_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftRight0~13_combout\ : std_logic;
SIGNAL \ALT_INV_Mux100~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux89~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux89~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux89~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux89~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux89~2_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:solution[11]~q\ : std_logic;
SIGNAL \ALT_INV_Mux89~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux89~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux90~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux90~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux90~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux90~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux90~5_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:solution[10]~q\ : std_logic;
SIGNAL \ALT_INV_Mux90~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux90~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux90~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux90~1_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftLeft0~13_combout\ : std_logic;
SIGNAL \ALT_INV_Mux90~0_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftLeft0~12_combout\ : std_logic;
SIGNAL \ALT_INV_Mux95~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux95~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux95~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux95~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux95~2_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:solution[5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux95~1_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftLeft0~11_combout\ : std_logic;
SIGNAL \ALT_INV_Mux95~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux94~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux94~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux94~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux94~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux99~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux99~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux99~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux99~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux99~3_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:solution[1]~q\ : std_logic;
SIGNAL \ALT_INV_Mux99~2_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftLeft0~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux99~1_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftRight0~12_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftRight0~11_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftRight0~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux99~0_combout\ : std_logic;
SIGNAL \ALT_INV_Maths~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux93~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux93~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux93~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux93~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux93~3_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:solution[7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux93~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux93~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux93~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux88~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux88~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux88~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux88~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux88~3_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:solution[12]~q\ : std_logic;
SIGNAL \ALT_INV_Mux88~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux88~1_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftLeft0~9_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftLeft0~8_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftLeft0~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux88~0_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftRight0~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux97~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux97~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux97~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux97~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux97~2_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:solution[3]~q\ : std_logic;
SIGNAL \ALT_INV_Mux97~1_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftRight0~8_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftRight0~7_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftRight0~6_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftRight0~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux98~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux98~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux98~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux98~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux97~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux98~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux100~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux100~0_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:solution[2]~q\ : std_logic;
SIGNAL \ALT_INV_Mux98~2_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftLeft0~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux98~1_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftRight0~4_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftRight0~3_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftRight0~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux98~0_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus_shift~5_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftRight0~1_combout\ : std_logic;
SIGNAL ALT_INV_counter : std_logic_vector(1 DOWNTO 0);
SIGNAL \ALT_INV_Maths~2_combout\ : std_logic;
SIGNAL \ALT_INV_Maths~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal9~0_combout\ : std_logic;
SIGNAL ALT_INV_addr2decA : std_logic_vector(4 DOWNTO 0);
SIGNAL \ALT_INV_Mux85~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux85~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_diff_signs~combout\ : std_logic;
SIGNAL \ALT_INV_Mux85~1_combout\ : std_logic;
SIGNAL \ALT_INV_Maths~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:solution[15]~q\ : std_logic;
SIGNAL \ALT_INV_ShiftLeft0~5_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftLeft0~4_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus_shift~4_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus_shift~3_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftLeft0~3_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftLeft0~2_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftLeft0~1_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftLeft0~0_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus_shift~2_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus_shift~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux94~0_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus_shift~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \ALT_INV_ShiftRight0~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan2~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan2~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux85~0_combout\ : std_logic;
SIGNAL \ALT_INV_Abus[0]~_Duplicate_3_q\ : std_logic;
SIGNAL \ALT_INV_Bbus[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_Bbus[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_Bbus[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_Bbus[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_Bbus[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_Bbus[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_Bbus[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_Mux85~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux100~11_combout\ : std_logic;
SIGNAL \ALT_INV_Maths~12_combout\ : std_logic;
SIGNAL \ALT_INV_Maths~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux70~26_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~26_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Mult2~23\ : std_logic;
SIGNAL \ALT_INV_Mult2~22\ : std_logic;
SIGNAL \ALT_INV_Mult2~21\ : std_logic;
SIGNAL \ALT_INV_Mult2~20\ : std_logic;
SIGNAL \ALT_INV_Mult2~19\ : std_logic;
SIGNAL \ALT_INV_Mult2~18\ : std_logic;
SIGNAL \ALT_INV_Mult2~17\ : std_logic;
SIGNAL \ALT_INV_Mult2~16\ : std_logic;
SIGNAL \ALT_INV_Mult2~15\ : std_logic;
SIGNAL \ALT_INV_Mult2~14\ : std_logic;
SIGNAL \ALT_INV_Mult2~13\ : std_logic;
SIGNAL \ALT_INV_Mult2~12\ : std_logic;
SIGNAL \ALT_INV_Mult2~11\ : std_logic;
SIGNAL \ALT_INV_Mult2~10\ : std_logic;
SIGNAL \ALT_INV_Mult2~9\ : std_logic;
SIGNAL \ALT_INV_Mult2~8_resulta\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[0]~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[1]~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Mux31~22_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~18_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~23_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~19_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~15_combout\ : std_logic;
SIGNAL \ALT_INV_Mux65~23_combout\ : std_logic;
SIGNAL \ALT_INV_Mux65~19_combout\ : std_logic;
SIGNAL \ALT_INV_Mux65~15_combout\ : std_logic;
SIGNAL \ALT_INV_Mux70~22_combout\ : std_logic;
SIGNAL \ALT_INV_Mux70~18_combout\ : std_logic;
SIGNAL \ALT_INV_Mux70~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[1]~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[2]~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[0]~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \ALT_INV_Mux31~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux65~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux65~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux65~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux70~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux70~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux70~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~61_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~57_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Mult1~22\ : std_logic;
SIGNAL \ALT_INV_Mult1~21\ : std_logic;
SIGNAL \ALT_INV_Mult1~20\ : std_logic;
SIGNAL \ALT_INV_Mult1~19\ : std_logic;
SIGNAL \ALT_INV_Mult1~18\ : std_logic;
SIGNAL \ALT_INV_Mult1~17\ : std_logic;
SIGNAL \ALT_INV_Mult1~16\ : std_logic;
SIGNAL \ALT_INV_Mult1~15\ : std_logic;
SIGNAL \ALT_INV_Mult1~14\ : std_logic;
SIGNAL \ALT_INV_Mult1~13\ : std_logic;
SIGNAL \ALT_INV_Mult1~12\ : std_logic;
SIGNAL \ALT_INV_Mult1~11\ : std_logic;
SIGNAL \ALT_INV_Mult1~10\ : std_logic;
SIGNAL \ALT_INV_Mult1~9\ : std_logic;
SIGNAL \ALT_INV_Mult1~8_resulta\ : std_logic;
SIGNAL \ALT_INV_clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_mmI[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_mmI[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_mmI[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_mmI[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_mmI[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_mmI[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_mmI[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_mmI[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_mmI[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_mmI[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_mmI[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_mmI[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_mmI[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_mmI[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_mmI[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_micro_inst[20]~input_o\ : std_logic;
SIGNAL \ALT_INV_mmI[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_micro_inst[31]~input_o\ : std_logic;
SIGNAL \ALT_INV_micro_inst[32]~input_o\ : std_logic;
SIGNAL \ALT_INV_micro_inst[28]~input_o\ : std_logic;
SIGNAL \ALT_INV_micro_inst[29]~input_o\ : std_logic;
SIGNAL \ALT_INV_micro_inst[30]~input_o\ : std_logic;
SIGNAL \ALT_INV_micro_inst[27]~input_o\ : std_logic;
SIGNAL \ALT_INV_micro_inst[25]~input_o\ : std_logic;
SIGNAL \ALT_INV_micro_inst[26]~input_o\ : std_logic;
SIGNAL \ALT_INV_micro_inst[22]~input_o\ : std_logic;
SIGNAL \ALT_INV_micro_inst[23]~input_o\ : std_logic;
SIGNAL \ALT_INV_micro_inst[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_micro_inst[21]~input_o\ : std_logic;
SIGNAL \ALT_INV_reset~input_o\ : std_logic;
SIGNAL \ALT_INV_statusD~input_o\ : std_logic;
SIGNAL \ALT_INV_micro_inst[19]~input_o\ : std_logic;
SIGNAL \ALT_INV_micro_inst[18]~input_o\ : std_logic;
SIGNAL \ALT_INV_micro_inst[16]~input_o\ : std_logic;
SIGNAL \ALT_INV_micro_inst[17]~input_o\ : std_logic;
SIGNAL \ALT_INV_micro_inst[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_micro_inst[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_Maths~7_combout\ : std_logic;
SIGNAL \ALT_INV_Maths~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux86~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux87~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux88~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux89~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux90~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux91~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux92~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux93~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux94~12_combout\ : std_logic;
SIGNAL \ALT_INV_Mux95~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux96~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux97~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux98~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux98~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux99~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[208]~111_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~110_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[192]~109_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[210]~108_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~107_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[176]~106_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~105_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[194]~104_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~103_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[160]~102_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[212]~101_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~100_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[178]~99_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[161]~98_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~97_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~96_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[196]~95_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[179]~94_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[162]~93_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[145]~92_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~91_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[214]~90_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[197]~89_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[180]~88_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[163]~87_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~86_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[129]~85_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~84_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[215]~83_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~82_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~81_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[164]~80_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[147]~79_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[130]~78_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~77_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[96]~76_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~75_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~74_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[182]~73_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[165]~72_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~71_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[131]~70_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[114]~69_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[97]~68_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[80]~67_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[217]~66_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~65_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~64_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~63_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[149]~62_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[132]~61_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~60_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[98]~59_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~58_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[64]~57_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~56_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~55_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[184]~54_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[167]~53_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[150]~52_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[133]~51_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[116]~50_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~49_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[82]~48_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~47_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[48]~46_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[219]~45_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~44_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[185]~43_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[168]~42_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[151]~41_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[134]~40_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~39_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[100]~38_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[83]~37_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~36_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~35_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~34_combout\ : std_logic;
SIGNAL \ALT_INV_Equal4~3_combout\ : std_logic;
SIGNAL \ALT_INV_Equal4~2_combout\ : std_logic;
SIGNAL \ALT_INV_Equal4~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~33_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[203]~32_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[186]~31_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[169]~30_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[152]~29_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~28_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[118]~27_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[101]~26_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[84]~25_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~24_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~23_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~22_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~21_combout\ : std_logic;
SIGNAL \ALT_INV_Mux85~4_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:random[15]~q\ : std_logic;
SIGNAL \ALT_INV_Mux102~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux102~0_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:random[14]~q\ : std_logic;
SIGNAL \ALT_INV_Mux71~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux103~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux103~0_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:random[13]~q\ : std_logic;
SIGNAL \ALT_INV_Mux72~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux104~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux104~0_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:random[12]~q\ : std_logic;
SIGNAL \ALT_INV_Mux73~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux105~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux105~0_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:random[11]~q\ : std_logic;
SIGNAL \ALT_INV_Mux74~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux106~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux106~0_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:random[10]~q\ : std_logic;
SIGNAL \ALT_INV_Mux75~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux107~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux107~0_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:random[9]~q\ : std_logic;
SIGNAL \ALT_INV_Mux76~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux108~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux108~0_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:random[8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux77~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux93~9_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:random[7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux93~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux110~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux110~0_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:random[6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux78~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux111~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux111~0_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:random[5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux79~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux112~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux112~0_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:random[4]~q\ : std_logic;
SIGNAL \ALT_INV_Mux80~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux113~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux113~0_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:random[3]~q\ : std_logic;
SIGNAL \ALT_INV_Mux81~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux114~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux114~0_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:random[2]~q\ : std_logic;
SIGNAL \ALT_INV_Mux82~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux115~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux115~0_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:random[1]~q\ : std_logic;
SIGNAL \ALT_INV_Mux83~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux100~10_combout\ : std_logic;
SIGNAL \ALT_INV_Maths:random[0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux84~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux100~9_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[221]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[221]~19_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~18_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[187]~17_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[170]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~15_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[136]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[119]~13_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~11_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[68]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~9_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[34]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~7_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[0]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~5_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~3_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[119]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[187]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Cbusi~15_combout\ : std_logic;
SIGNAL ALT_INV_ALUout : std_logic_vector(15 DOWNTO 0);
SIGNAL \ALT_INV_CMUX:Cbusi[15]~q\ : std_logic;
SIGNAL \ALT_INV_Cbusi~14_combout\ : std_logic;
SIGNAL \ALT_INV_CMUX:Cbusi[14]~q\ : std_logic;
SIGNAL \ALT_INV_Cbusi~13_combout\ : std_logic;
SIGNAL \ALT_INV_CMUX:Cbusi[13]~q\ : std_logic;
SIGNAL \ALT_INV_Cbusi~12_combout\ : std_logic;
SIGNAL \ALT_INV_CMUX:Cbusi[12]~q\ : std_logic;
SIGNAL \ALT_INV_Cbusi~11_combout\ : std_logic;
SIGNAL \ALT_INV_CMUX:Cbusi[11]~q\ : std_logic;
SIGNAL \ALT_INV_Cbusi~10_combout\ : std_logic;
SIGNAL \ALT_INV_CMUX:Cbusi[10]~q\ : std_logic;
SIGNAL \ALT_INV_Cbusi~9_combout\ : std_logic;
SIGNAL \ALT_INV_CMUX:Cbusi[9]~q\ : std_logic;
SIGNAL \ALT_INV_Cbusi~8_combout\ : std_logic;
SIGNAL \ALT_INV_CMUX:Cbusi[8]~q\ : std_logic;
SIGNAL \ALT_INV_Cbusi~7_combout\ : std_logic;
SIGNAL \ALT_INV_CMUX:Cbusi[7]~q\ : std_logic;
SIGNAL \ALT_INV_Cbusi~6_combout\ : std_logic;
SIGNAL \ALT_INV_CMUX:Cbusi[6]~q\ : std_logic;
SIGNAL \ALT_INV_Cbusi~5_combout\ : std_logic;
SIGNAL \ALT_INV_CMUX:Cbusi[5]~q\ : std_logic;
SIGNAL \ALT_INV_Cbusi~4_combout\ : std_logic;
SIGNAL \ALT_INV_CMUX:Cbusi[4]~q\ : std_logic;
SIGNAL \ALT_INV_Cbusi~3_combout\ : std_logic;
SIGNAL \ALT_INV_CMUX:Cbusi[3]~q\ : std_logic;
SIGNAL \ALT_INV_Cbusi~2_combout\ : std_logic;
SIGNAL \ALT_INV_CMUX:Cbusi[2]~q\ : std_logic;
SIGNAL \ALT_INV_Cbusi~1_combout\ : std_logic;
SIGNAL \ALT_INV_CMUX:Cbusi[1]~q\ : std_logic;
SIGNAL \ALT_INV_reg[31][0]~93_combout\ : std_logic;
SIGNAL \ALT_INV_reg[15][0]~91_combout\ : std_logic;
SIGNAL \ALT_INV_reg[30][0]~89_combout\ : std_logic;
SIGNAL \ALT_INV_reg[30][0]~88_combout\ : std_logic;
SIGNAL \ALT_INV_reg[14][0]~86_combout\ : std_logic;
SIGNAL \ALT_INV_reg[29][0]~84_combout\ : std_logic;
SIGNAL \ALT_INV_reg[29][0]~83_combout\ : std_logic;
SIGNAL \ALT_INV_reg[13][0]~81_combout\ : std_logic;
SIGNAL \ALT_INV_reg[28][0]~79_combout\ : std_logic;
SIGNAL \ALT_INV_reg[28][0]~78_combout\ : std_logic;
SIGNAL \ALT_INV_reg[12][0]~76_combout\ : std_logic;
SIGNAL \ALT_INV_reg[27][0]~74_combout\ : std_logic;
SIGNAL \ALT_INV_reg[11][0]~72_combout\ : std_logic;
SIGNAL \ALT_INV_reg[26][0]~70_combout\ : std_logic;
SIGNAL \ALT_INV_reg[26][0]~69_combout\ : std_logic;
SIGNAL \ALT_INV_reg[10][0]~67_combout\ : std_logic;
SIGNAL \ALT_INV_reg[25][0]~65_combout\ : std_logic;
SIGNAL \ALT_INV_reg[9][0]~63_combout\ : std_logic;
SIGNAL \ALT_INV_reg[24][0]~61_combout\ : std_logic;
SIGNAL \ALT_INV_reg[24][0]~60_combout\ : std_logic;
SIGNAL \ALT_INV_reg[24][0]~59_combout\ : std_logic;
SIGNAL \ALT_INV_reg[8][0]~57_combout\ : std_logic;
SIGNAL \ALT_INV_reg[8][0]~56_combout\ : std_logic;
SIGNAL \ALT_INV_Abus[6]~244_combout\ : std_logic;
SIGNAL \ALT_INV_reg[8][0]~55_combout\ : std_logic;
SIGNAL \ALT_INV_reg[23][0]~53_combout\ : std_logic;
SIGNAL \ALT_INV_reg[22][0]~51_combout\ : std_logic;
SIGNAL \ALT_INV_reg[21][0]~49_combout\ : std_logic;
SIGNAL \ALT_INV_reg[21][0]~48_combout\ : std_logic;
SIGNAL \ALT_INV_reg[20][0]~46_combout\ : std_logic;
SIGNAL \ALT_INV_reg[20][0]~45_combout\ : std_logic;
SIGNAL \ALT_INV_reg[20][0]~44_combout\ : std_logic;
SIGNAL \ALT_INV_reg[19][0]~42_combout\ : std_logic;
SIGNAL \ALT_INV_reg[19][0]~41_combout\ : std_logic;
SIGNAL \ALT_INV_reg[18][0]~39_combout\ : std_logic;
SIGNAL \ALT_INV_reg[18][0]~38_combout\ : std_logic;
SIGNAL \ALT_INV_reg[19][0]~37_combout\ : std_logic;
SIGNAL \ALT_INV_reg[17][0]~35_combout\ : std_logic;
SIGNAL \ALT_INV_reg[17][0]~34_combout\ : std_logic;
SIGNAL \ALT_INV_reg[17][0]~33_combout\ : std_logic;
SIGNAL \ALT_INV_reg[16][0]~31_combout\ : std_logic;
SIGNAL \ALT_INV_reg[16][0]~30_combout\ : std_logic;
SIGNAL \ALT_INV_reg[16][0]~29_combout\ : std_logic;
SIGNAL \ALT_INV_reg[16][0]~28_combout\ : std_logic;
SIGNAL \ALT_INV_reg[3][0]~26_combout\ : std_logic;
SIGNAL \ALT_INV_reg[3][0]~25_combout\ : std_logic;
SIGNAL \ALT_INV_reg[3][0]~24_combout\ : std_logic;
SIGNAL \ALT_INV_reg[2][0]~22_combout\ : std_logic;
SIGNAL \ALT_INV_reg[2][0]~21_combout\ : std_logic;
SIGNAL \ALT_INV_reg[2][0]~20_combout\ : std_logic;
SIGNAL \ALT_INV_reg[18][0]~19_combout\ : std_logic;
SIGNAL \ALT_INV_reg[7][0]~16_combout\ : std_logic;
SIGNAL \ALT_INV_reg[7][0]~15_combout\ : std_logic;
SIGNAL \ALT_INV_reg[7][0]~14_combout\ : std_logic;
SIGNAL \ALT_INV_reg[5][0]~12_combout\ : std_logic;
SIGNAL \ALT_INV_reg[5][0]~11_combout\ : std_logic;
SIGNAL \ALT_INV_reg[6][0]~9_combout\ : std_logic;
SIGNAL \ALT_INV_reg[6][0]~8_combout\ : std_logic;
SIGNAL \ALT_INV_reg[6][0]~7_combout\ : std_logic;
SIGNAL \ALT_INV_reg[6][0]~6_combout\ : std_logic;
SIGNAL \ALT_INV_reg[6][0]~5_combout\ : std_logic;
SIGNAL \ALT_INV_reg[16][0]~4_combout\ : std_logic;
SIGNAL \ALT_INV_reg[4][0]~2_combout\ : std_logic;
SIGNAL \ALT_INV_reg[4][0]~1_combout\ : std_logic;
SIGNAL \ALT_INV_reg[4][0]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Cbusi~0_combout\ : std_logic;
SIGNAL \ALT_INV_CMUX:Cbusi[0]~q\ : std_logic;
SIGNAL \ALT_INV_Abus~243_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~242_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~241_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~240_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~239_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~238_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~237_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~236_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~235_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~234_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~233_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~232_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~231_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~230_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~229_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~228_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~227_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~226_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~225_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~224_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~223_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~222_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~221_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~220_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~219_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~218_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~217_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~216_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~215_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~214_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~213_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~212_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~211_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~210_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~209_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~208_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~207_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~206_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~205_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~204_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~203_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~202_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~201_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~200_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~199_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~198_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~197_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~196_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~195_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~194_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~193_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~192_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~191_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~190_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~189_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~188_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~187_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~186_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~185_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~184_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~183_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~182_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~181_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~180_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~179_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~178_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~177_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~176_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~175_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~174_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~173_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~172_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~171_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~170_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~169_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~168_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~167_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~166_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~165_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~164_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~163_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~162_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~161_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~160_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~159_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~158_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~157_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~156_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~155_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~154_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~153_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~152_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~151_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~150_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~149_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~148_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~147_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~146_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~145_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~144_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~143_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~142_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~141_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~140_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~139_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~138_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~137_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~136_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~135_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~134_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~133_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~132_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~131_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~130_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~129_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~128_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~127_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~126_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~125_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~124_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~123_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~122_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~121_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~120_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~119_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~118_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~117_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~116_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~115_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~114_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~113_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~112_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~111_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~110_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~109_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~108_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~107_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~106_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~105_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~104_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~103_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~102_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~101_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~100_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~99_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~98_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~97_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~96_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~95_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~94_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~93_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~92_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~91_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~90_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~89_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~88_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~87_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~86_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~85_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~84_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~83_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~82_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~81_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~80_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~79_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~78_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~77_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~76_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~75_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~74_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~73_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~72_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~71_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~70_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~69_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~68_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~67_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~66_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~65_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~64_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~63_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~62_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~61_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~60_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~59_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~58_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~57_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~56_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~55_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~54_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~53_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~52_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~51_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~50_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~49_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~48_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~47_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~46_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~45_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~44_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~43_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~42_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~41_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~40_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~39_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~38_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~37_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~36_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~35_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~34_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~33_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~32_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~31_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~30_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~29_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~28_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~27_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~26_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~25_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~24_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~23_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~22_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~21_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~20_combout\ : std_logic;
SIGNAL \ALT_INV_Abus[6]~19_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~18_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~17_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~16_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~15_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~14_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~13_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~12_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~11_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~10_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~9_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~8_combout\ : std_logic;
SIGNAL \ALT_INV_Abus[6]~7_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~6_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~5_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~4_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~3_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~2_combout\ : std_logic;
SIGNAL \ALT_INV_Abus~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~13_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux15~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux15~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~224_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~223_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~222_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~15_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~13_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~12_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~221_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~11_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~8_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~220_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~4_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~219_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~218_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~217_combout\ : std_logic;
SIGNAL \ALT_INV_reg[15][15]~q\ : std_logic;
SIGNAL \ALT_INV_reg[14][15]~q\ : std_logic;
SIGNAL \ALT_INV_reg[13][15]~q\ : std_logic;
SIGNAL \ALT_INV_reg[12][15]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~216_combout\ : std_logic;
SIGNAL \ALT_INV_reg[11][15]~q\ : std_logic;
SIGNAL \ALT_INV_reg[10][15]~q\ : std_logic;
SIGNAL \ALT_INV_reg[9][15]~q\ : std_logic;
SIGNAL \ALT_INV_reg[8][15]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~215_combout\ : std_logic;
SIGNAL \ALT_INV_reg[2][15]~q\ : std_logic;
SIGNAL \ALT_INV_reg[3][15]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~214_combout\ : std_logic;
SIGNAL \ALT_INV_reg[7][15]~q\ : std_logic;
SIGNAL \ALT_INV_reg[6][15]~q\ : std_logic;
SIGNAL \ALT_INV_reg[5][15]~q\ : std_logic;
SIGNAL \ALT_INV_reg[4][15]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~213_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~212_combout\ : std_logic;
SIGNAL \ALT_INV_reg[31][15]~q\ : std_logic;
SIGNAL \ALT_INV_reg[23][15]~q\ : std_logic;
SIGNAL \ALT_INV_reg[29][15]~q\ : std_logic;
SIGNAL \ALT_INV_reg[21][15]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~211_combout\ : std_logic;
SIGNAL \ALT_INV_reg[30][15]~q\ : std_logic;
SIGNAL \ALT_INV_reg[22][15]~q\ : std_logic;
SIGNAL \ALT_INV_reg[28][15]~q\ : std_logic;
SIGNAL \ALT_INV_reg[20][15]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~210_combout\ : std_logic;
SIGNAL \ALT_INV_reg[27][15]~q\ : std_logic;
SIGNAL \ALT_INV_reg[19][15]~q\ : std_logic;
SIGNAL \ALT_INV_reg[25][15]~q\ : std_logic;
SIGNAL \ALT_INV_reg[17][15]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~209_combout\ : std_logic;
SIGNAL \ALT_INV_reg[26][15]~q\ : std_logic;
SIGNAL \ALT_INV_reg[18][15]~q\ : std_logic;
SIGNAL \ALT_INV_reg[24][15]~q\ : std_logic;
SIGNAL \ALT_INV_reg[16][15]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~208_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~207_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~206_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~15_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~13_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~12_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~205_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~11_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~8_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~204_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~4_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~203_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~202_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~201_combout\ : std_logic;
SIGNAL \ALT_INV_reg[15][14]~q\ : std_logic;
SIGNAL \ALT_INV_reg[14][14]~q\ : std_logic;
SIGNAL \ALT_INV_reg[13][14]~q\ : std_logic;
SIGNAL \ALT_INV_reg[12][14]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~200_combout\ : std_logic;
SIGNAL \ALT_INV_reg[11][14]~q\ : std_logic;
SIGNAL \ALT_INV_reg[10][14]~q\ : std_logic;
SIGNAL \ALT_INV_reg[9][14]~q\ : std_logic;
SIGNAL \ALT_INV_reg[8][14]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~199_combout\ : std_logic;
SIGNAL \ALT_INV_reg[2][14]~q\ : std_logic;
SIGNAL \ALT_INV_reg[3][14]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~198_combout\ : std_logic;
SIGNAL \ALT_INV_reg[7][14]~q\ : std_logic;
SIGNAL \ALT_INV_reg[6][14]~q\ : std_logic;
SIGNAL \ALT_INV_reg[5][14]~q\ : std_logic;
SIGNAL \ALT_INV_reg[4][14]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~197_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~196_combout\ : std_logic;
SIGNAL \ALT_INV_reg[31][14]~q\ : std_logic;
SIGNAL \ALT_INV_reg[23][14]~q\ : std_logic;
SIGNAL \ALT_INV_reg[27][14]~q\ : std_logic;
SIGNAL \ALT_INV_reg[19][14]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~195_combout\ : std_logic;
SIGNAL \ALT_INV_reg[30][14]~q\ : std_logic;
SIGNAL \ALT_INV_reg[22][14]~q\ : std_logic;
SIGNAL \ALT_INV_reg[26][14]~q\ : std_logic;
SIGNAL \ALT_INV_reg[18][14]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~194_combout\ : std_logic;
SIGNAL \ALT_INV_reg[29][14]~q\ : std_logic;
SIGNAL \ALT_INV_reg[21][14]~q\ : std_logic;
SIGNAL \ALT_INV_reg[25][14]~q\ : std_logic;
SIGNAL \ALT_INV_reg[17][14]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~193_combout\ : std_logic;
SIGNAL \ALT_INV_reg[28][14]~q\ : std_logic;
SIGNAL \ALT_INV_reg[20][14]~q\ : std_logic;
SIGNAL \ALT_INV_reg[24][14]~q\ : std_logic;
SIGNAL \ALT_INV_reg[16][14]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~192_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~191_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~190_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~15_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~13_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~12_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~189_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~11_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~8_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~188_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~4_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~187_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~0_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~186_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~185_combout\ : std_logic;
SIGNAL \ALT_INV_reg[15][13]~q\ : std_logic;
SIGNAL \ALT_INV_reg[14][13]~q\ : std_logic;
SIGNAL \ALT_INV_reg[13][13]~q\ : std_logic;
SIGNAL \ALT_INV_reg[12][13]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~184_combout\ : std_logic;
SIGNAL \ALT_INV_reg[11][13]~q\ : std_logic;
SIGNAL \ALT_INV_reg[10][13]~q\ : std_logic;
SIGNAL \ALT_INV_reg[9][13]~q\ : std_logic;
SIGNAL \ALT_INV_reg[8][13]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~183_combout\ : std_logic;
SIGNAL \ALT_INV_reg[2][13]~q\ : std_logic;
SIGNAL \ALT_INV_reg[3][13]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~182_combout\ : std_logic;
SIGNAL \ALT_INV_reg[7][13]~q\ : std_logic;
SIGNAL \ALT_INV_reg[6][13]~q\ : std_logic;
SIGNAL \ALT_INV_reg[5][13]~q\ : std_logic;
SIGNAL \ALT_INV_reg[4][13]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~181_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~180_combout\ : std_logic;
SIGNAL \ALT_INV_reg[31][13]~q\ : std_logic;
SIGNAL \ALT_INV_reg[23][13]~q\ : std_logic;
SIGNAL \ALT_INV_reg[27][13]~q\ : std_logic;
SIGNAL \ALT_INV_reg[19][13]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~179_combout\ : std_logic;
SIGNAL \ALT_INV_reg[30][13]~q\ : std_logic;
SIGNAL \ALT_INV_reg[22][13]~q\ : std_logic;
SIGNAL \ALT_INV_reg[26][13]~q\ : std_logic;
SIGNAL \ALT_INV_reg[18][13]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~178_combout\ : std_logic;
SIGNAL \ALT_INV_reg[29][13]~q\ : std_logic;
SIGNAL \ALT_INV_reg[21][13]~q\ : std_logic;
SIGNAL \ALT_INV_reg[25][13]~q\ : std_logic;
SIGNAL \ALT_INV_reg[17][13]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~177_combout\ : std_logic;
SIGNAL \ALT_INV_reg[28][13]~q\ : std_logic;
SIGNAL \ALT_INV_reg[20][13]~q\ : std_logic;
SIGNAL \ALT_INV_reg[24][13]~q\ : std_logic;
SIGNAL \ALT_INV_reg[16][13]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~176_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~175_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~174_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~15_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~13_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~12_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~173_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~11_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~8_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~172_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~4_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~171_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~170_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~169_combout\ : std_logic;
SIGNAL \ALT_INV_reg[15][12]~q\ : std_logic;
SIGNAL \ALT_INV_reg[14][12]~q\ : std_logic;
SIGNAL \ALT_INV_reg[13][12]~q\ : std_logic;
SIGNAL \ALT_INV_reg[12][12]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~168_combout\ : std_logic;
SIGNAL \ALT_INV_reg[11][12]~q\ : std_logic;
SIGNAL \ALT_INV_reg[10][12]~q\ : std_logic;
SIGNAL \ALT_INV_reg[9][12]~q\ : std_logic;
SIGNAL \ALT_INV_reg[8][12]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~167_combout\ : std_logic;
SIGNAL \ALT_INV_reg[2][12]~q\ : std_logic;
SIGNAL \ALT_INV_reg[3][12]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~166_combout\ : std_logic;
SIGNAL \ALT_INV_reg[7][12]~q\ : std_logic;
SIGNAL \ALT_INV_reg[6][12]~q\ : std_logic;
SIGNAL \ALT_INV_reg[5][12]~q\ : std_logic;
SIGNAL \ALT_INV_reg[4][12]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~165_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~164_combout\ : std_logic;
SIGNAL \ALT_INV_reg[31][12]~q\ : std_logic;
SIGNAL \ALT_INV_reg[23][12]~q\ : std_logic;
SIGNAL \ALT_INV_reg[27][12]~q\ : std_logic;
SIGNAL \ALT_INV_reg[19][12]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~163_combout\ : std_logic;
SIGNAL \ALT_INV_reg[30][12]~q\ : std_logic;
SIGNAL \ALT_INV_reg[22][12]~q\ : std_logic;
SIGNAL \ALT_INV_reg[26][12]~q\ : std_logic;
SIGNAL \ALT_INV_reg[18][12]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~162_combout\ : std_logic;
SIGNAL \ALT_INV_reg[29][12]~q\ : std_logic;
SIGNAL \ALT_INV_reg[21][12]~q\ : std_logic;
SIGNAL \ALT_INV_reg[25][12]~q\ : std_logic;
SIGNAL \ALT_INV_reg[17][12]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~161_combout\ : std_logic;
SIGNAL \ALT_INV_reg[28][12]~q\ : std_logic;
SIGNAL \ALT_INV_reg[20][12]~q\ : std_logic;
SIGNAL \ALT_INV_reg[24][12]~q\ : std_logic;
SIGNAL \ALT_INV_reg[16][12]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~160_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~159_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~158_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~157_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~15_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~13_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~12_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~156_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~11_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~8_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~155_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~4_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~154_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~0_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~153_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~152_combout\ : std_logic;
SIGNAL \ALT_INV_reg[15][11]~q\ : std_logic;
SIGNAL \ALT_INV_reg[14][11]~q\ : std_logic;
SIGNAL \ALT_INV_reg[13][11]~q\ : std_logic;
SIGNAL \ALT_INV_reg[12][11]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~151_combout\ : std_logic;
SIGNAL \ALT_INV_reg[11][11]~q\ : std_logic;
SIGNAL \ALT_INV_reg[10][11]~q\ : std_logic;
SIGNAL \ALT_INV_reg[9][11]~q\ : std_logic;
SIGNAL \ALT_INV_reg[8][11]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~150_combout\ : std_logic;
SIGNAL \ALT_INV_reg[2][11]~q\ : std_logic;
SIGNAL \ALT_INV_reg[3][11]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~149_combout\ : std_logic;
SIGNAL \ALT_INV_reg[7][11]~q\ : std_logic;
SIGNAL \ALT_INV_reg[6][11]~q\ : std_logic;
SIGNAL \ALT_INV_reg[5][11]~q\ : std_logic;
SIGNAL \ALT_INV_reg[4][11]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~148_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~147_combout\ : std_logic;
SIGNAL \ALT_INV_reg[31][11]~q\ : std_logic;
SIGNAL \ALT_INV_reg[23][11]~q\ : std_logic;
SIGNAL \ALT_INV_reg[27][11]~q\ : std_logic;
SIGNAL \ALT_INV_reg[19][11]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~146_combout\ : std_logic;
SIGNAL \ALT_INV_reg[30][11]~q\ : std_logic;
SIGNAL \ALT_INV_reg[22][11]~q\ : std_logic;
SIGNAL \ALT_INV_reg[26][11]~q\ : std_logic;
SIGNAL \ALT_INV_reg[18][11]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~145_combout\ : std_logic;
SIGNAL \ALT_INV_reg[29][11]~q\ : std_logic;
SIGNAL \ALT_INV_reg[21][11]~q\ : std_logic;
SIGNAL \ALT_INV_reg[25][11]~q\ : std_logic;
SIGNAL \ALT_INV_reg[17][11]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~144_combout\ : std_logic;
SIGNAL \ALT_INV_reg[28][11]~q\ : std_logic;
SIGNAL \ALT_INV_reg[20][11]~q\ : std_logic;
SIGNAL \ALT_INV_reg[24][11]~q\ : std_logic;
SIGNAL \ALT_INV_reg[16][11]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~142_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~141_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~140_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~15_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~13_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~12_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~139_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~11_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~8_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~138_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~4_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~137_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~136_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~135_combout\ : std_logic;
SIGNAL \ALT_INV_reg[15][10]~q\ : std_logic;
SIGNAL \ALT_INV_reg[14][10]~q\ : std_logic;
SIGNAL \ALT_INV_reg[13][10]~q\ : std_logic;
SIGNAL \ALT_INV_reg[12][10]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~134_combout\ : std_logic;
SIGNAL \ALT_INV_reg[11][10]~q\ : std_logic;
SIGNAL \ALT_INV_reg[10][10]~q\ : std_logic;
SIGNAL \ALT_INV_reg[9][10]~q\ : std_logic;
SIGNAL \ALT_INV_reg[8][10]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~133_combout\ : std_logic;
SIGNAL \ALT_INV_reg[2][10]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~132_combout\ : std_logic;
SIGNAL \ALT_INV_reg[7][10]~q\ : std_logic;
SIGNAL \ALT_INV_reg[6][10]~q\ : std_logic;
SIGNAL \ALT_INV_reg[5][10]~q\ : std_logic;
SIGNAL \ALT_INV_reg[4][10]~q\ : std_logic;
SIGNAL \ALT_INV_reg[3][10]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~131_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~130_combout\ : std_logic;
SIGNAL \ALT_INV_reg[31][10]~q\ : std_logic;
SIGNAL \ALT_INV_reg[23][10]~q\ : std_logic;
SIGNAL \ALT_INV_reg[27][10]~q\ : std_logic;
SIGNAL \ALT_INV_reg[19][10]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~129_combout\ : std_logic;
SIGNAL \ALT_INV_reg[30][10]~q\ : std_logic;
SIGNAL \ALT_INV_reg[22][10]~q\ : std_logic;
SIGNAL \ALT_INV_reg[26][10]~q\ : std_logic;
SIGNAL \ALT_INV_reg[18][10]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~128_combout\ : std_logic;
SIGNAL \ALT_INV_reg[29][10]~q\ : std_logic;
SIGNAL \ALT_INV_reg[21][10]~q\ : std_logic;
SIGNAL \ALT_INV_reg[25][10]~q\ : std_logic;
SIGNAL \ALT_INV_reg[17][10]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~127_combout\ : std_logic;
SIGNAL \ALT_INV_reg[28][10]~q\ : std_logic;
SIGNAL \ALT_INV_reg[20][10]~q\ : std_logic;
SIGNAL \ALT_INV_reg[24][10]~q\ : std_logic;
SIGNAL \ALT_INV_reg[16][10]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~125_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~124_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~123_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~15_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~13_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~12_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~122_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~11_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~8_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~121_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~4_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~120_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~0_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~119_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~118_combout\ : std_logic;
SIGNAL \ALT_INV_reg[15][9]~q\ : std_logic;
SIGNAL \ALT_INV_reg[14][9]~q\ : std_logic;
SIGNAL \ALT_INV_reg[13][9]~q\ : std_logic;
SIGNAL \ALT_INV_reg[12][9]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~117_combout\ : std_logic;
SIGNAL \ALT_INV_reg[11][9]~q\ : std_logic;
SIGNAL \ALT_INV_reg[10][9]~q\ : std_logic;
SIGNAL \ALT_INV_reg[9][9]~q\ : std_logic;
SIGNAL \ALT_INV_reg[8][9]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~116_combout\ : std_logic;
SIGNAL \ALT_INV_reg[2][9]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~115_combout\ : std_logic;
SIGNAL \ALT_INV_reg[7][9]~q\ : std_logic;
SIGNAL \ALT_INV_reg[6][9]~q\ : std_logic;
SIGNAL \ALT_INV_reg[5][9]~q\ : std_logic;
SIGNAL \ALT_INV_reg[4][9]~q\ : std_logic;
SIGNAL \ALT_INV_reg[3][9]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~114_combout\ : std_logic;
SIGNAL \ALT_INV_Bbus~113_combout\ : std_logic;
SIGNAL \ALT_INV_reg[31][9]~q\ : std_logic;
SIGNAL \ALT_INV_reg[23][9]~q\ : std_logic;
SIGNAL \ALT_INV_reg[27][9]~q\ : std_logic;
SIGNAL \ALT_INV_reg[19][9]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~112_combout\ : std_logic;
SIGNAL \ALT_INV_reg[30][9]~q\ : std_logic;
SIGNAL \ALT_INV_reg[22][9]~q\ : std_logic;
SIGNAL \ALT_INV_reg[26][9]~q\ : std_logic;
SIGNAL \ALT_INV_reg[18][9]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~111_combout\ : std_logic;
SIGNAL \ALT_INV_reg[29][9]~q\ : std_logic;
SIGNAL \ALT_INV_reg[21][9]~q\ : std_logic;
SIGNAL \ALT_INV_reg[25][9]~q\ : std_logic;
SIGNAL \ALT_INV_reg[17][9]~q\ : std_logic;
SIGNAL \ALT_INV_Bbus~110_combout\ : std_logic;
SIGNAL \ALT_INV_reg[28][9]~q\ : std_logic;
SIGNAL \ALT_INV_reg[20][9]~q\ : std_logic;
SIGNAL \ALT_INV_reg[24][9]~q\ : std_logic;

BEGIN

ww_clk <= clk;
ww_reset <= reset;
ww_micro_inst <= micro_inst;
statusN <= ww_statusN;
statusZ <= ww_statusZ;
ww_statusD <= statusD;
statusND <= ww_statusND;
statusZD <= ww_statusZD;
ww_mmI <= mmI;
mmAdress <= ww_mmAdress;
mmData <= ww_mmData;
ir <= ww_ir;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Mult0~8_ACLR_bus\ <= (gnd & gnd);

\Mult0~8_CLK_bus\ <= (gnd & gnd & \clk~inputCLKENA0_outclk\);

\Mult0~8_ENA_bus\ <= (vcc & vcc & \Bbus[0]~1_combout\);

\Mult0~8_AX_bus\ <= (\Bbus[15]~SCLR_LUT_combout\ & \Bbus[15]~SCLR_LUT_combout\ & \Bbus[15]~SCLR_LUT_combout\ & \Bbus[14]~SCLR_LUT_combout\ & \Bbus[13]~SCLR_LUT_combout\ & \Bbus[12]~SCLR_LUT_combout\ & \Bbus[11]~SCLR_LUT_combout\ & \Bbus~143_combout\ & 
\Bbus~126_combout\ & \Bbus~109_combout\ & \Bbus~107_combout\ & \Bbus~90_combout\ & \Bbus~70_combout\ & \Bbus[4]~SCLR_LUT_combout\ & \Bbus[3]~SCLR_LUT_combout\ & \Bbus[2]~SCLR_LUT_combout\ & \Bbus[1]~SCLR_LUT_combout\ & \Bbus~0_combout\);

\Mult0~8_AY_bus\ <= (\Abus[15]~SCLR_LUT_combout\ & \Abus[15]~SCLR_LUT_combout\ & \Abus[15]~SCLR_LUT_combout\ & \Abus[15]~SCLR_LUT_combout\ & \Abus[14]~SCLR_LUT_combout\ & \Abus[13]~SCLR_LUT_combout\ & \Abus[12]~SCLR_LUT_combout\ & 
\Abus[11]~SCLR_LUT_combout\ & \Abus[10]~SCLR_LUT_combout\ & \Abus[9]~SCLR_LUT_combout\ & \Abus[8]~SCLR_LUT_combout\ & \Abus[7]~SCLR_LUT_combout\ & \Abus[6]~SCLR_LUT_combout\ & \Abus[5]~SCLR_LUT_combout\ & \Abus[4]~SCLR_LUT_combout\ & 
\Abus[3]~SCLR_LUT_combout\ & \Abus[2]~SCLR_LUT_combout\ & \Abus[1]~SCLR_LUT_combout\ & \Abus~0_combout\);

\Mult0~8_resulta\ <= \Mult0~8_RESULTA_bus\(0);
\Mult0~9\ <= \Mult0~8_RESULTA_bus\(1);
\Mult0~10\ <= \Mult0~8_RESULTA_bus\(2);
\Mult0~11\ <= \Mult0~8_RESULTA_bus\(3);
\Mult0~12\ <= \Mult0~8_RESULTA_bus\(4);
\Mult0~13\ <= \Mult0~8_RESULTA_bus\(5);
\Mult0~14\ <= \Mult0~8_RESULTA_bus\(6);
\Mult0~15\ <= \Mult0~8_RESULTA_bus\(7);
\Mult0~16\ <= \Mult0~8_RESULTA_bus\(8);
\Mult0~17\ <= \Mult0~8_RESULTA_bus\(9);
\Mult0~18\ <= \Mult0~8_RESULTA_bus\(10);
\Mult0~19\ <= \Mult0~8_RESULTA_bus\(11);
\Mult0~20\ <= \Mult0~8_RESULTA_bus\(12);
\Mult0~21\ <= \Mult0~8_RESULTA_bus\(13);
\Mult0~22\ <= \Mult0~8_RESULTA_bus\(14);
\Mult0~23\ <= \Mult0~8_RESULTA_bus\(15);
\Mult0~24\ <= \Mult0~8_RESULTA_bus\(16);
\Mult0~25\ <= \Mult0~8_RESULTA_bus\(17);
\Mult0~26\ <= \Mult0~8_RESULTA_bus\(18);
\Mult0~27\ <= \Mult0~8_RESULTA_bus\(19);
\Mult0~28\ <= \Mult0~8_RESULTA_bus\(20);
\Mult0~29\ <= \Mult0~8_RESULTA_bus\(21);
\Mult0~30\ <= \Mult0~8_RESULTA_bus\(22);
\Mult0~31\ <= \Mult0~8_RESULTA_bus\(23);
\Mult0~32\ <= \Mult0~8_RESULTA_bus\(24);
\Mult0~33\ <= \Mult0~8_RESULTA_bus\(25);
\Mult0~34\ <= \Mult0~8_RESULTA_bus\(26);
\Mult0~35\ <= \Mult0~8_RESULTA_bus\(27);
\Mult0~36\ <= \Mult0~8_RESULTA_bus\(28);
\Mult0~37\ <= \Mult0~8_RESULTA_bus\(29);
\Mult0~38\ <= \Mult0~8_RESULTA_bus\(30);
\Mult0~39\ <= \Mult0~8_RESULTA_bus\(31);
\Mult0~40\ <= \Mult0~8_RESULTA_bus\(32);
\Mult0~41\ <= \Mult0~8_RESULTA_bus\(33);
\Mult0~42\ <= \Mult0~8_RESULTA_bus\(34);
\Mult0~43\ <= \Mult0~8_RESULTA_bus\(35);
\Mult0~44\ <= \Mult0~8_RESULTA_bus\(36);
\Mult0~45\ <= \Mult0~8_RESULTA_bus\(37);
\Mult0~46\ <= \Mult0~8_RESULTA_bus\(38);
\Mult0~47\ <= \Mult0~8_RESULTA_bus\(39);
\Mult0~48\ <= \Mult0~8_RESULTA_bus\(40);
\Mult0~49\ <= \Mult0~8_RESULTA_bus\(41);
\Mult0~50\ <= \Mult0~8_RESULTA_bus\(42);
\Mult0~51\ <= \Mult0~8_RESULTA_bus\(43);
\Mult0~52\ <= \Mult0~8_RESULTA_bus\(44);
\Mult0~53\ <= \Mult0~8_RESULTA_bus\(45);
\Mult0~54\ <= \Mult0~8_RESULTA_bus\(46);
\Mult0~55\ <= \Mult0~8_RESULTA_bus\(47);
\Mult0~56\ <= \Mult0~8_RESULTA_bus\(48);
\Mult0~57\ <= \Mult0~8_RESULTA_bus\(49);
\Mult0~58\ <= \Mult0~8_RESULTA_bus\(50);
\Mult0~59\ <= \Mult0~8_RESULTA_bus\(51);
\Mult0~60\ <= \Mult0~8_RESULTA_bus\(52);
\Mult0~61\ <= \Mult0~8_RESULTA_bus\(53);
\Mult0~62\ <= \Mult0~8_RESULTA_bus\(54);
\Mult0~63\ <= \Mult0~8_RESULTA_bus\(55);
\Mult0~64\ <= \Mult0~8_RESULTA_bus\(56);
\Mult0~65\ <= \Mult0~8_RESULTA_bus\(57);
\Mult0~66\ <= \Mult0~8_RESULTA_bus\(58);
\Mult0~67\ <= \Mult0~8_RESULTA_bus\(59);
\Mult0~68\ <= \Mult0~8_RESULTA_bus\(60);
\Mult0~69\ <= \Mult0~8_RESULTA_bus\(61);
\Mult0~70\ <= \Mult0~8_RESULTA_bus\(62);
\Mult0~71\ <= \Mult0~8_RESULTA_bus\(63);

\Mult1~8_ACLR_bus\ <= (gnd & gnd);

\Mult1~8_CLK_bus\ <= (gnd & gnd & \clk~inputCLKENA0_outclk\);

\Mult1~8_ENA_bus\ <= (vcc & vcc & \Bbus[0]~1_combout\);

\Mult1~8_AX_bus\ <= (\Abus[14]~SCLR_LUT_combout\ & \Abus[13]~SCLR_LUT_combout\ & \Abus[12]~SCLR_LUT_combout\ & \Abus[11]~SCLR_LUT_combout\ & \Abus[10]~SCLR_LUT_combout\ & \Abus[9]~SCLR_LUT_combout\ & \Abus[8]~SCLR_LUT_combout\ & \Abus[7]~SCLR_LUT_combout\
& \Abus[6]~SCLR_LUT_combout\ & \Abus[5]~SCLR_LUT_combout\ & \Abus[4]~SCLR_LUT_combout\ & \Abus[3]~SCLR_LUT_combout\ & \Abus[2]~SCLR_LUT_combout\ & \Abus[1]~SCLR_LUT_combout\ & \Abus~0_combout\);

\Mult1~8_AY_bus\ <= (\Abus[15]~SCLR_LUT_combout\ & \Abus[15]~SCLR_LUT_combout\ & \Abus[15]~SCLR_LUT_combout\ & \Abus[15]~SCLR_LUT_combout\ & \Abus[14]~SCLR_LUT_combout\ & \Abus[13]~SCLR_LUT_combout\ & \Abus[12]~SCLR_LUT_combout\ & 
\Abus[11]~SCLR_LUT_combout\ & \Abus[10]~SCLR_LUT_combout\ & \Abus[9]~SCLR_LUT_combout\ & \Abus[8]~SCLR_LUT_combout\ & \Abus[7]~SCLR_LUT_combout\ & \Abus[6]~SCLR_LUT_combout\ & \Abus[5]~SCLR_LUT_combout\ & \Abus[4]~SCLR_LUT_combout\ & 
\Abus[3]~SCLR_LUT_combout\ & \Abus[2]~SCLR_LUT_combout\ & \Abus[1]~SCLR_LUT_combout\ & \Abus~0_combout\);

\Mult1~8_resulta\ <= \Mult1~8_RESULTA_bus\(0);
\Mult1~9\ <= \Mult1~8_RESULTA_bus\(1);
\Mult1~10\ <= \Mult1~8_RESULTA_bus\(2);
\Mult1~11\ <= \Mult1~8_RESULTA_bus\(3);
\Mult1~12\ <= \Mult1~8_RESULTA_bus\(4);
\Mult1~13\ <= \Mult1~8_RESULTA_bus\(5);
\Mult1~14\ <= \Mult1~8_RESULTA_bus\(6);
\Mult1~15\ <= \Mult1~8_RESULTA_bus\(7);
\Mult1~16\ <= \Mult1~8_RESULTA_bus\(8);
\Mult1~17\ <= \Mult1~8_RESULTA_bus\(9);
\Mult1~18\ <= \Mult1~8_RESULTA_bus\(10);
\Mult1~19\ <= \Mult1~8_RESULTA_bus\(11);
\Mult1~20\ <= \Mult1~8_RESULTA_bus\(12);
\Mult1~21\ <= \Mult1~8_RESULTA_bus\(13);
\Mult1~22\ <= \Mult1~8_RESULTA_bus\(14);
\Mult1~23\ <= \Mult1~8_RESULTA_bus\(15);
\Mult1~24\ <= \Mult1~8_RESULTA_bus\(16);
\Mult1~25\ <= \Mult1~8_RESULTA_bus\(17);
\Mult1~26\ <= \Mult1~8_RESULTA_bus\(18);
\Mult1~27\ <= \Mult1~8_RESULTA_bus\(19);
\Mult1~28\ <= \Mult1~8_RESULTA_bus\(20);
\Mult1~29\ <= \Mult1~8_RESULTA_bus\(21);
\Mult1~30\ <= \Mult1~8_RESULTA_bus\(22);
\Mult1~31\ <= \Mult1~8_RESULTA_bus\(23);
\Mult1~32\ <= \Mult1~8_RESULTA_bus\(24);
\Mult1~33\ <= \Mult1~8_RESULTA_bus\(25);
\Mult1~34\ <= \Mult1~8_RESULTA_bus\(26);
\Mult1~35\ <= \Mult1~8_RESULTA_bus\(27);
\Mult1~36\ <= \Mult1~8_RESULTA_bus\(28);
\Mult1~37\ <= \Mult1~8_RESULTA_bus\(29);
\Mult1~38\ <= \Mult1~8_RESULTA_bus\(30);
\Mult1~39\ <= \Mult1~8_RESULTA_bus\(31);
\Mult1~40\ <= \Mult1~8_RESULTA_bus\(32);
\Mult1~41\ <= \Mult1~8_RESULTA_bus\(33);
\Mult1~42\ <= \Mult1~8_RESULTA_bus\(34);
\Mult1~43\ <= \Mult1~8_RESULTA_bus\(35);
\Mult1~44\ <= \Mult1~8_RESULTA_bus\(36);
\Mult1~45\ <= \Mult1~8_RESULTA_bus\(37);
\Mult1~46\ <= \Mult1~8_RESULTA_bus\(38);
\Mult1~47\ <= \Mult1~8_RESULTA_bus\(39);
\Mult1~48\ <= \Mult1~8_RESULTA_bus\(40);
\Mult1~49\ <= \Mult1~8_RESULTA_bus\(41);
\Mult1~50\ <= \Mult1~8_RESULTA_bus\(42);
\Mult1~51\ <= \Mult1~8_RESULTA_bus\(43);
\Mult1~52\ <= \Mult1~8_RESULTA_bus\(44);
\Mult1~53\ <= \Mult1~8_RESULTA_bus\(45);
\Mult1~54\ <= \Mult1~8_RESULTA_bus\(46);
\Mult1~55\ <= \Mult1~8_RESULTA_bus\(47);
\Mult1~56\ <= \Mult1~8_RESULTA_bus\(48);
\Mult1~57\ <= \Mult1~8_RESULTA_bus\(49);
\Mult1~58\ <= \Mult1~8_RESULTA_bus\(50);
\Mult1~59\ <= \Mult1~8_RESULTA_bus\(51);
\Mult1~60\ <= \Mult1~8_RESULTA_bus\(52);
\Mult1~61\ <= \Mult1~8_RESULTA_bus\(53);
\Mult1~62\ <= \Mult1~8_RESULTA_bus\(54);
\Mult1~63\ <= \Mult1~8_RESULTA_bus\(55);
\Mult1~64\ <= \Mult1~8_RESULTA_bus\(56);
\Mult1~65\ <= \Mult1~8_RESULTA_bus\(57);
\Mult1~66\ <= \Mult1~8_RESULTA_bus\(58);
\Mult1~67\ <= \Mult1~8_RESULTA_bus\(59);
\Mult1~68\ <= \Mult1~8_RESULTA_bus\(60);
\Mult1~69\ <= \Mult1~8_RESULTA_bus\(61);
\Mult1~70\ <= \Mult1~8_RESULTA_bus\(62);
\Mult1~71\ <= \Mult1~8_RESULTA_bus\(63);

\Mult2~8_AX_bus\ <= (vcc & gnd & vcc & gnd & vcc & gnd & vcc & vcc & vcc & vcc & gnd & gnd & vcc & vcc & gnd & vcc);

\Mult2~8_AY_bus\ <= (NOT \Maths:random[15]~q\ & \Maths:random[14]~q\ & NOT \Maths:random[13]~q\ & \Maths:random[12]~q\ & NOT \Maths:random[11]~q\ & \Maths:random[10]~q\ & NOT \Maths:random[9]~q\ & NOT \Maths:random[8]~q\ & NOT \Maths:random[7]~q\ & NOT 
\Maths:random[6]~q\ & \Maths:random[5]~q\ & \Maths:random[4]~q\ & NOT \Maths:random[3]~q\ & NOT \Maths:random[2]~q\ & \Maths:random[1]~q\ & NOT \Maths:random[0]~q\);

\Mult2~8_resulta\ <= \Mult2~8_RESULTA_bus\(0);
\Mult2~9\ <= \Mult2~8_RESULTA_bus\(1);
\Mult2~10\ <= \Mult2~8_RESULTA_bus\(2);
\Mult2~11\ <= \Mult2~8_RESULTA_bus\(3);
\Mult2~12\ <= \Mult2~8_RESULTA_bus\(4);
\Mult2~13\ <= \Mult2~8_RESULTA_bus\(5);
\Mult2~14\ <= \Mult2~8_RESULTA_bus\(6);
\Mult2~15\ <= \Mult2~8_RESULTA_bus\(7);
\Mult2~16\ <= \Mult2~8_RESULTA_bus\(8);
\Mult2~17\ <= \Mult2~8_RESULTA_bus\(9);
\Mult2~18\ <= \Mult2~8_RESULTA_bus\(10);
\Mult2~19\ <= \Mult2~8_RESULTA_bus\(11);
\Mult2~20\ <= \Mult2~8_RESULTA_bus\(12);
\Mult2~21\ <= \Mult2~8_RESULTA_bus\(13);
\Mult2~22\ <= \Mult2~8_RESULTA_bus\(14);
\Mult2~23\ <= \Mult2~8_RESULTA_bus\(15);
\Mult2~24\ <= \Mult2~8_RESULTA_bus\(16);
\Mult2~25\ <= \Mult2~8_RESULTA_bus\(17);
\Mult2~26\ <= \Mult2~8_RESULTA_bus\(18);
\Mult2~27\ <= \Mult2~8_RESULTA_bus\(19);
\Mult2~28\ <= \Mult2~8_RESULTA_bus\(20);
\Mult2~29\ <= \Mult2~8_RESULTA_bus\(21);
\Mult2~30\ <= \Mult2~8_RESULTA_bus\(22);
\Mult2~31\ <= \Mult2~8_RESULTA_bus\(23);
\Mult2~32\ <= \Mult2~8_RESULTA_bus\(24);
\Mult2~33\ <= \Mult2~8_RESULTA_bus\(25);
\Mult2~34\ <= \Mult2~8_RESULTA_bus\(26);
\Mult2~35\ <= \Mult2~8_RESULTA_bus\(27);
\Mult2~36\ <= \Mult2~8_RESULTA_bus\(28);
\Mult2~37\ <= \Mult2~8_RESULTA_bus\(29);
\Mult2~38\ <= \Mult2~8_RESULTA_bus\(30);
\Mult2~39\ <= \Mult2~8_RESULTA_bus\(31);
\Mult2~40\ <= \Mult2~8_RESULTA_bus\(32);
\Mult2~41\ <= \Mult2~8_RESULTA_bus\(33);
\Mult2~42\ <= \Mult2~8_RESULTA_bus\(34);
\Mult2~43\ <= \Mult2~8_RESULTA_bus\(35);
\Mult2~44\ <= \Mult2~8_RESULTA_bus\(36);
\Mult2~45\ <= \Mult2~8_RESULTA_bus\(37);
\Mult2~46\ <= \Mult2~8_RESULTA_bus\(38);
\Mult2~47\ <= \Mult2~8_RESULTA_bus\(39);
\Mult2~48\ <= \Mult2~8_RESULTA_bus\(40);
\Mult2~49\ <= \Mult2~8_RESULTA_bus\(41);
\Mult2~50\ <= \Mult2~8_RESULTA_bus\(42);
\Mult2~51\ <= \Mult2~8_RESULTA_bus\(43);
\Mult2~52\ <= \Mult2~8_RESULTA_bus\(44);
\Mult2~53\ <= \Mult2~8_RESULTA_bus\(45);
\Mult2~54\ <= \Mult2~8_RESULTA_bus\(46);
\Mult2~55\ <= \Mult2~8_RESULTA_bus\(47);
\Mult2~56\ <= \Mult2~8_RESULTA_bus\(48);
\Mult2~57\ <= \Mult2~8_RESULTA_bus\(49);
\Mult2~58\ <= \Mult2~8_RESULTA_bus\(50);
\Mult2~59\ <= \Mult2~8_RESULTA_bus\(51);
\Mult2~60\ <= \Mult2~8_RESULTA_bus\(52);
\Mult2~61\ <= \Mult2~8_RESULTA_bus\(53);
\Mult2~62\ <= \Mult2~8_RESULTA_bus\(54);
\Mult2~63\ <= \Mult2~8_RESULTA_bus\(55);
\Mult2~64\ <= \Mult2~8_RESULTA_bus\(56);
\Mult2~65\ <= \Mult2~8_RESULTA_bus\(57);
\Mult2~66\ <= \Mult2~8_RESULTA_bus\(58);
\Mult2~67\ <= \Mult2~8_RESULTA_bus\(59);
\Mult2~68\ <= \Mult2~8_RESULTA_bus\(60);
\Mult2~69\ <= \Mult2~8_RESULTA_bus\(61);
\Mult2~70\ <= \Mult2~8_RESULTA_bus\(62);
\Mult2~71\ <= \Mult2~8_RESULTA_bus\(63);
\ALT_INV_Add2~1_sumout\ <= NOT \Add2~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\ <= NOT \Div0|auto_generated|divider|op_1~1_sumout\;
\Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~57_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\;
\Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~53_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\;
\Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~49_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\;
\Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~45_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\;
\Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~41_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\;
\Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~37_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_den|op_1~37_sumout\;
\Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~33_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_den|op_1~33_sumout\;
\Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~29_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_den|op_1~29_sumout\;
\Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~25_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_den|op_1~25_sumout\;
\Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~21_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_den|op_1~21_sumout\;
\Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~17_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_den|op_1~17_sumout\;
\Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~13_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\;
\Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~9_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_den|op_1~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\;
\Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~5_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\;
\Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~1_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\;
\ALT_INV_Mult0~23\ <= NOT \Mult0~23\;
\ALT_INV_Mult0~22\ <= NOT \Mult0~22\;
\ALT_INV_Mult0~21\ <= NOT \Mult0~21\;
\ALT_INV_Mult0~20\ <= NOT \Mult0~20\;
\ALT_INV_Mult0~19\ <= NOT \Mult0~19\;
\ALT_INV_Mult0~18\ <= NOT \Mult0~18\;
\ALT_INV_Mult0~17\ <= NOT \Mult0~17\;
\ALT_INV_Mult0~16\ <= NOT \Mult0~16\;
\ALT_INV_Mult0~15\ <= NOT \Mult0~15\;
\ALT_INV_Mult0~14\ <= NOT \Mult0~14\;
\ALT_INV_Mult0~13\ <= NOT \Mult0~13\;
\ALT_INV_Mult0~12\ <= NOT \Mult0~12\;
\ALT_INV_Mult0~11\ <= NOT \Mult0~11\;
\ALT_INV_Mult0~10\ <= NOT \Mult0~10\;
\ALT_INV_Mult0~9\ <= NOT \Mult0~9\;
\ALT_INV_Mult0~8_resulta\ <= NOT \Mult0~8_resulta\;
\ALT_INV_Add1~1_sumout\ <= NOT \Add1~1_sumout\;
\ALT_INV_Abus[15]~_Duplicate_2_q\ <= NOT \Abus[15]~_Duplicate_2_q\;
\ALT_INV_Abus[14]~_Duplicate_3_q\ <= NOT \Abus[14]~_Duplicate_3_q\;
\ALT_INV_Abus[13]~_Duplicate_3_q\ <= NOT \Abus[13]~_Duplicate_3_q\;
\ALT_INV_Abus[12]~_Duplicate_3_q\ <= NOT \Abus[12]~_Duplicate_3_q\;
\ALT_INV_Abus[11]~_Duplicate_3_q\ <= NOT \Abus[11]~_Duplicate_3_q\;
\ALT_INV_Abus[10]~_Duplicate_3_q\ <= NOT \Abus[10]~_Duplicate_3_q\;
\ALT_INV_Abus[9]~_Duplicate_3_q\ <= NOT \Abus[9]~_Duplicate_3_q\;
\ALT_INV_Abus[8]~_Duplicate_3_q\ <= NOT \Abus[8]~_Duplicate_3_q\;
\ALT_INV_Abus[7]~_Duplicate_3_q\ <= NOT \Abus[7]~_Duplicate_3_q\;
\ALT_INV_Abus[6]~_Duplicate_3_q\ <= NOT \Abus[6]~_Duplicate_3_q\;
\ALT_INV_Abus[5]~_Duplicate_3_q\ <= NOT \Abus[5]~_Duplicate_3_q\;
\ALT_INV_Abus[4]~_Duplicate_3_q\ <= NOT \Abus[4]~_Duplicate_3_q\;
\ALT_INV_Abus[3]~_Duplicate_3_q\ <= NOT \Abus[3]~_Duplicate_3_q\;
\ALT_INV_Abus[2]~_Duplicate_3_q\ <= NOT \Abus[2]~_Duplicate_3_q\;
\ALT_INV_Abus[1]~_Duplicate_3_q\ <= NOT \Abus[1]~_Duplicate_3_q\;
\ALT_INV_Bbus[15]~_Duplicate_1_q\ <= NOT \Bbus[15]~_Duplicate_1_q\;
\ALT_INV_Bbus[14]~_Duplicate_1_q\ <= NOT \Bbus[14]~_Duplicate_1_q\;
\ALT_INV_Bbus[13]~_Duplicate_1_q\ <= NOT \Bbus[13]~_Duplicate_1_q\;
\ALT_INV_Bbus[12]~_Duplicate_1_q\ <= NOT \Bbus[12]~_Duplicate_1_q\;
\ALT_INV_Bbus[11]~_Duplicate_1_q\ <= NOT \Bbus[11]~_Duplicate_1_q\;
\ALT_INV_Bbus[4]~_Duplicate_1_q\ <= NOT \Bbus[4]~_Duplicate_1_q\;
\ALT_INV_Bbus[3]~_Duplicate_1_q\ <= NOT \Bbus[3]~_Duplicate_1_q\;
\ALT_INV_Bbus[2]~_Duplicate_1_q\ <= NOT \Bbus[2]~_Duplicate_1_q\;
\ALT_INV_Bbus[1]~_Duplicate_1_q\ <= NOT \Bbus[1]~_Duplicate_1_q\;
\ALT_INV_reg[16][9]~q\ <= NOT \reg[16][9]~q\;
\ALT_INV_Bbus~108_combout\ <= NOT \Bbus~108_combout\;
\ALT_INV_Mux39~20_combout\ <= NOT \Mux39~20_combout\;
\ALT_INV_Mux39~19_combout\ <= NOT \Mux39~19_combout\;
\ALT_INV_Mux39~18_combout\ <= NOT \Mux39~18_combout\;
\ALT_INV_reg[31][8]~q\ <= NOT \reg[31][8]~q\;
\ALT_INV_reg[15][8]~q\ <= NOT \reg[15][8]~q\;
\ALT_INV_Mux39~17_combout\ <= NOT \Mux39~17_combout\;
\ALT_INV_reg[30][8]~q\ <= NOT \reg[30][8]~q\;
\ALT_INV_reg[14][8]~q\ <= NOT \reg[14][8]~q\;
\ALT_INV_Mux39~16_combout\ <= NOT \Mux39~16_combout\;
\ALT_INV_reg[29][8]~q\ <= NOT \reg[29][8]~q\;
\ALT_INV_reg[13][8]~q\ <= NOT \reg[13][8]~q\;
\ALT_INV_Mux39~15_combout\ <= NOT \Mux39~15_combout\;
\ALT_INV_reg[28][8]~q\ <= NOT \reg[28][8]~q\;
\ALT_INV_reg[12][8]~q\ <= NOT \reg[12][8]~q\;
\ALT_INV_Mux39~14_combout\ <= NOT \Mux39~14_combout\;
\ALT_INV_Mux39~13_combout\ <= NOT \Mux39~13_combout\;
\ALT_INV_reg[27][8]~q\ <= NOT \reg[27][8]~q\;
\ALT_INV_reg[11][8]~q\ <= NOT \reg[11][8]~q\;
\ALT_INV_Mux39~12_combout\ <= NOT \Mux39~12_combout\;
\ALT_INV_reg[26][8]~q\ <= NOT \reg[26][8]~q\;
\ALT_INV_reg[10][8]~q\ <= NOT \reg[10][8]~q\;
\ALT_INV_Mux39~11_combout\ <= NOT \Mux39~11_combout\;
\ALT_INV_reg[25][8]~q\ <= NOT \reg[25][8]~q\;
\ALT_INV_reg[9][8]~q\ <= NOT \reg[9][8]~q\;
\ALT_INV_Mux39~10_combout\ <= NOT \Mux39~10_combout\;
\ALT_INV_reg[24][8]~q\ <= NOT \reg[24][8]~q\;
\ALT_INV_reg[8][8]~q\ <= NOT \reg[8][8]~q\;
\ALT_INV_Mux39~9_combout\ <= NOT \Mux39~9_combout\;
\ALT_INV_Mux39~8_combout\ <= NOT \Mux39~8_combout\;
\ALT_INV_reg[23][8]~q\ <= NOT \reg[23][8]~q\;
\ALT_INV_Mux39~7_combout\ <= NOT \Mux39~7_combout\;
\ALT_INV_reg[22][8]~q\ <= NOT \reg[22][8]~q\;
\ALT_INV_Mux39~6_combout\ <= NOT \Mux39~6_combout\;
\ALT_INV_reg[21][8]~q\ <= NOT \reg[21][8]~q\;
\ALT_INV_Mux39~5_combout\ <= NOT \Mux39~5_combout\;
\ALT_INV_reg[20][8]~q\ <= NOT \reg[20][8]~q\;
\ALT_INV_Mux39~4_combout\ <= NOT \Mux39~4_combout\;
\ALT_INV_Mux39~3_combout\ <= NOT \Mux39~3_combout\;
\ALT_INV_reg[19][8]~q\ <= NOT \reg[19][8]~q\;
\ALT_INV_Mux39~2_combout\ <= NOT \Mux39~2_combout\;
\ALT_INV_reg[18][8]~q\ <= NOT \reg[18][8]~q\;
\ALT_INV_Mux39~1_combout\ <= NOT \Mux39~1_combout\;
\ALT_INV_reg[17][8]~q\ <= NOT \reg[17][8]~q\;
\ALT_INV_Mux39~0_combout\ <= NOT \Mux39~0_combout\;
\ALT_INV_reg[16][8]~q\ <= NOT \reg[16][8]~q\;
\ALT_INV_Mux62~14_combout\ <= NOT \Mux62~14_combout\;
\ALT_INV_Mux62~1_combout\ <= NOT \Mux62~1_combout\;
\ALT_INV_reg[2][8]~q\ <= NOT \reg[2][8]~q\;
\ALT_INV_reg[3][8]~q\ <= NOT \reg[3][8]~q\;
\ALT_INV_Mux62~0_combout\ <= NOT \Mux62~0_combout\;
\ALT_INV_reg[7][8]~q\ <= NOT \reg[7][8]~q\;
\ALT_INV_reg[6][8]~q\ <= NOT \reg[6][8]~q\;
\ALT_INV_reg[5][8]~q\ <= NOT \reg[5][8]~q\;
\ALT_INV_reg[4][8]~q\ <= NOT \reg[4][8]~q\;
\ALT_INV_Bbus~106_combout\ <= NOT \Bbus~106_combout\;
\ALT_INV_Bbus~105_combout\ <= NOT \Bbus~105_combout\;
\ALT_INV_Bbus~104_combout\ <= NOT \Bbus~104_combout\;
\ALT_INV_Bbus~103_combout\ <= NOT \Bbus~103_combout\;
\ALT_INV_Bbus~102_combout\ <= NOT \Bbus~102_combout\;
\ALT_INV_Bbus~101_combout\ <= NOT \Bbus~101_combout\;
\ALT_INV_Bbus~100_combout\ <= NOT \Bbus~100_combout\;
\ALT_INV_Bbus~99_combout\ <= NOT \Bbus~99_combout\;
\ALT_INV_Bbus~98_combout\ <= NOT \Bbus~98_combout\;
\ALT_INV_Bbus~97_combout\ <= NOT \Bbus~97_combout\;
\ALT_INV_Bbus~96_combout\ <= NOT \Bbus~96_combout\;
ALT_INV_instr(7) <= NOT instr(7);
\ALT_INV_Bbus~95_combout\ <= NOT \Bbus~95_combout\;
\ALT_INV_Bbus~94_combout\ <= NOT \Bbus~94_combout\;
\ALT_INV_Mux40~15_combout\ <= NOT \Mux40~15_combout\;
\ALT_INV_reg[15][7]~q\ <= NOT \reg[15][7]~q\;
\ALT_INV_reg[31][7]~q\ <= NOT \reg[31][7]~q\;
\ALT_INV_Mux40~14_combout\ <= NOT \Mux40~14_combout\;
\ALT_INV_reg[11][7]~q\ <= NOT \reg[11][7]~q\;
\ALT_INV_reg[27][7]~q\ <= NOT \reg[27][7]~q\;
\ALT_INV_Mux40~13_combout\ <= NOT \Mux40~13_combout\;
\ALT_INV_reg[7][7]~q\ <= NOT \reg[7][7]~q\;
\ALT_INV_reg[23][7]~q\ <= NOT \reg[23][7]~q\;
\ALT_INV_Mux40~12_combout\ <= NOT \Mux40~12_combout\;
\ALT_INV_reg[3][7]~q\ <= NOT \reg[3][7]~q\;
\ALT_INV_reg[19][7]~q\ <= NOT \reg[19][7]~q\;
\ALT_INV_Bbus~93_combout\ <= NOT \Bbus~93_combout\;
\ALT_INV_Mux40~11_combout\ <= NOT \Mux40~11_combout\;
\ALT_INV_reg[14][7]~q\ <= NOT \reg[14][7]~q\;
\ALT_INV_reg[30][7]~q\ <= NOT \reg[30][7]~q\;
\ALT_INV_Mux40~10_combout\ <= NOT \Mux40~10_combout\;
\ALT_INV_reg[10][7]~q\ <= NOT \reg[10][7]~q\;
\ALT_INV_reg[26][7]~q\ <= NOT \reg[26][7]~q\;
\ALT_INV_Mux40~9_combout\ <= NOT \Mux40~9_combout\;
\ALT_INV_reg[6][7]~q\ <= NOT \reg[6][7]~q\;
\ALT_INV_reg[22][7]~q\ <= NOT \reg[22][7]~q\;
\ALT_INV_Mux40~8_combout\ <= NOT \Mux40~8_combout\;
\ALT_INV_reg[2][7]~q\ <= NOT \reg[2][7]~q\;
\ALT_INV_reg[18][7]~q\ <= NOT \reg[18][7]~q\;
\ALT_INV_Bbus~92_combout\ <= NOT \Bbus~92_combout\;
\ALT_INV_Mux40~7_combout\ <= NOT \Mux40~7_combout\;
\ALT_INV_reg[13][7]~q\ <= NOT \reg[13][7]~q\;
\ALT_INV_reg[29][7]~q\ <= NOT \reg[29][7]~q\;
\ALT_INV_Mux40~6_combout\ <= NOT \Mux40~6_combout\;
\ALT_INV_reg[9][7]~q\ <= NOT \reg[9][7]~q\;
\ALT_INV_reg[25][7]~q\ <= NOT \reg[25][7]~q\;
\ALT_INV_Mux40~5_combout\ <= NOT \Mux40~5_combout\;
\ALT_INV_reg[5][7]~q\ <= NOT \reg[5][7]~q\;
\ALT_INV_reg[21][7]~q\ <= NOT \reg[21][7]~q\;
\ALT_INV_Mux40~4_combout\ <= NOT \Mux40~4_combout\;
\ALT_INV_reg[17][7]~q\ <= NOT \reg[17][7]~q\;
\ALT_INV_Bbus~91_combout\ <= NOT \Bbus~91_combout\;
\ALT_INV_Mux40~3_combout\ <= NOT \Mux40~3_combout\;
\ALT_INV_reg[12][7]~q\ <= NOT \reg[12][7]~q\;
\ALT_INV_reg[28][7]~q\ <= NOT \reg[28][7]~q\;
\ALT_INV_Mux40~2_combout\ <= NOT \Mux40~2_combout\;
\ALT_INV_reg[8][7]~q\ <= NOT \reg[8][7]~q\;
\ALT_INV_reg[24][7]~q\ <= NOT \reg[24][7]~q\;
\ALT_INV_Mux40~1_combout\ <= NOT \Mux40~1_combout\;
\ALT_INV_reg[4][7]~q\ <= NOT \reg[4][7]~q\;
\ALT_INV_reg[20][7]~q\ <= NOT \reg[20][7]~q\;
\ALT_INV_Mux40~0_combout\ <= NOT \Mux40~0_combout\;
\ALT_INV_reg[16][7]~q\ <= NOT \reg[16][7]~q\;
\ALT_INV_Bbus~89_combout\ <= NOT \Bbus~89_combout\;
\ALT_INV_Bbus~88_combout\ <= NOT \Bbus~88_combout\;
\ALT_INV_Bbus~87_combout\ <= NOT \Bbus~87_combout\;
\ALT_INV_Bbus~86_combout\ <= NOT \Bbus~86_combout\;
\ALT_INV_Bbus~85_combout\ <= NOT \Bbus~85_combout\;
\ALT_INV_Bbus~84_combout\ <= NOT \Bbus~84_combout\;
\ALT_INV_Bbus~83_combout\ <= NOT \Bbus~83_combout\;
\ALT_INV_Bbus~82_combout\ <= NOT \Bbus~82_combout\;
\ALT_INV_Bbus~81_combout\ <= NOT \Bbus~81_combout\;
\ALT_INV_Bbus~80_combout\ <= NOT \Bbus~80_combout\;
\ALT_INV_Bbus[7]~79_combout\ <= NOT \Bbus[7]~79_combout\;
\ALT_INV_Bbus~78_combout\ <= NOT \Bbus~78_combout\;
\ALT_INV_Bbus[7]~77_combout\ <= NOT \Bbus[7]~77_combout\;
\ALT_INV_Bbus[7]~76_combout\ <= NOT \Bbus[7]~76_combout\;
ALT_INV_instr(6) <= NOT instr(6);
\ALT_INV_Bbus~75_combout\ <= NOT \Bbus~75_combout\;
\ALT_INV_Bbus~74_combout\ <= NOT \Bbus~74_combout\;
\ALT_INV_Mux41~15_combout\ <= NOT \Mux41~15_combout\;
\ALT_INV_reg[15][6]~q\ <= NOT \reg[15][6]~q\;
\ALT_INV_reg[31][6]~q\ <= NOT \reg[31][6]~q\;
\ALT_INV_Mux41~14_combout\ <= NOT \Mux41~14_combout\;
\ALT_INV_reg[14][6]~q\ <= NOT \reg[14][6]~q\;
\ALT_INV_reg[30][6]~q\ <= NOT \reg[30][6]~q\;
\ALT_INV_Mux41~13_combout\ <= NOT \Mux41~13_combout\;
\ALT_INV_reg[13][6]~q\ <= NOT \reg[13][6]~q\;
\ALT_INV_reg[29][6]~q\ <= NOT \reg[29][6]~q\;
\ALT_INV_Mux41~12_combout\ <= NOT \Mux41~12_combout\;
\ALT_INV_reg[12][6]~q\ <= NOT \reg[12][6]~q\;
\ALT_INV_reg[28][6]~q\ <= NOT \reg[28][6]~q\;
\ALT_INV_Bbus~73_combout\ <= NOT \Bbus~73_combout\;
\ALT_INV_Mux41~11_combout\ <= NOT \Mux41~11_combout\;
\ALT_INV_reg[11][6]~q\ <= NOT \reg[11][6]~q\;
\ALT_INV_reg[27][6]~q\ <= NOT \reg[27][6]~q\;
\ALT_INV_Mux41~10_combout\ <= NOT \Mux41~10_combout\;
\ALT_INV_reg[10][6]~q\ <= NOT \reg[10][6]~q\;
\ALT_INV_reg[26][6]~q\ <= NOT \reg[26][6]~q\;
\ALT_INV_Mux41~9_combout\ <= NOT \Mux41~9_combout\;
\ALT_INV_reg[9][6]~q\ <= NOT \reg[9][6]~q\;
\ALT_INV_reg[25][6]~q\ <= NOT \reg[25][6]~q\;
\ALT_INV_Mux41~8_combout\ <= NOT \Mux41~8_combout\;
\ALT_INV_reg[8][6]~q\ <= NOT \reg[8][6]~q\;
\ALT_INV_reg[24][6]~q\ <= NOT \reg[24][6]~q\;
\ALT_INV_Bbus~72_combout\ <= NOT \Bbus~72_combout\;
\ALT_INV_Mux41~7_combout\ <= NOT \Mux41~7_combout\;
\ALT_INV_reg[7][6]~q\ <= NOT \reg[7][6]~q\;
\ALT_INV_reg[23][6]~q\ <= NOT \reg[23][6]~q\;
\ALT_INV_Mux41~6_combout\ <= NOT \Mux41~6_combout\;
\ALT_INV_reg[6][6]~q\ <= NOT \reg[6][6]~q\;
\ALT_INV_reg[22][6]~q\ <= NOT \reg[22][6]~q\;
\ALT_INV_Mux41~5_combout\ <= NOT \Mux41~5_combout\;
\ALT_INV_reg[5][6]~q\ <= NOT \reg[5][6]~q\;
\ALT_INV_reg[21][6]~q\ <= NOT \reg[21][6]~q\;
\ALT_INV_Mux41~4_combout\ <= NOT \Mux41~4_combout\;
\ALT_INV_reg[4][6]~q\ <= NOT \reg[4][6]~q\;
\ALT_INV_reg[20][6]~q\ <= NOT \reg[20][6]~q\;
\ALT_INV_Bbus~71_combout\ <= NOT \Bbus~71_combout\;
\ALT_INV_Mux41~3_combout\ <= NOT \Mux41~3_combout\;
\ALT_INV_reg[3][6]~q\ <= NOT \reg[3][6]~q\;
\ALT_INV_reg[19][6]~q\ <= NOT \reg[19][6]~q\;
\ALT_INV_Mux41~2_combout\ <= NOT \Mux41~2_combout\;
\ALT_INV_reg[2][6]~q\ <= NOT \reg[2][6]~q\;
\ALT_INV_reg[18][6]~q\ <= NOT \reg[18][6]~q\;
\ALT_INV_Mux41~1_combout\ <= NOT \Mux41~1_combout\;
\ALT_INV_reg[17][6]~q\ <= NOT \reg[17][6]~q\;
\ALT_INV_Mux41~0_combout\ <= NOT \Mux41~0_combout\;
\ALT_INV_reg[16][6]~q\ <= NOT \reg[16][6]~q\;
\ALT_INV_Bbus~69_combout\ <= NOT \Bbus~69_combout\;
ALT_INV_instr(15) <= NOT instr(15);
ALT_INV_instr(5) <= NOT instr(5);
ALT_INV_instr(14) <= NOT instr(14);
\ALT_INV_Mux42~20_combout\ <= NOT \Mux42~20_combout\;
\ALT_INV_Mux42~19_combout\ <= NOT \Mux42~19_combout\;
\ALT_INV_Mux42~18_combout\ <= NOT \Mux42~18_combout\;
\ALT_INV_reg[31][5]~q\ <= NOT \reg[31][5]~q\;
\ALT_INV_reg[15][5]~q\ <= NOT \reg[15][5]~q\;
\ALT_INV_Mux42~17_combout\ <= NOT \Mux42~17_combout\;
\ALT_INV_reg[27][5]~q\ <= NOT \reg[27][5]~q\;
\ALT_INV_reg[11][5]~q\ <= NOT \reg[11][5]~q\;
\ALT_INV_Mux42~16_combout\ <= NOT \Mux42~16_combout\;
\ALT_INV_reg[23][5]~q\ <= NOT \reg[23][5]~q\;
\ALT_INV_Mux42~15_combout\ <= NOT \Mux42~15_combout\;
\ALT_INV_reg[19][5]~q\ <= NOT \reg[19][5]~q\;
\ALT_INV_Mux42~14_combout\ <= NOT \Mux42~14_combout\;
\ALT_INV_Mux42~13_combout\ <= NOT \Mux42~13_combout\;
\ALT_INV_reg[30][5]~q\ <= NOT \reg[30][5]~q\;
\ALT_INV_reg[14][5]~q\ <= NOT \reg[14][5]~q\;
\ALT_INV_Mux42~12_combout\ <= NOT \Mux42~12_combout\;
\ALT_INV_reg[26][5]~q\ <= NOT \reg[26][5]~q\;
\ALT_INV_reg[10][5]~q\ <= NOT \reg[10][5]~q\;
\ALT_INV_Mux42~11_combout\ <= NOT \Mux42~11_combout\;
\ALT_INV_reg[22][5]~q\ <= NOT \reg[22][5]~q\;
\ALT_INV_Mux42~10_combout\ <= NOT \Mux42~10_combout\;
\ALT_INV_reg[18][5]~q\ <= NOT \reg[18][5]~q\;
\ALT_INV_Mux42~9_combout\ <= NOT \Mux42~9_combout\;
\ALT_INV_Mux42~8_combout\ <= NOT \Mux42~8_combout\;
\ALT_INV_reg[29][5]~q\ <= NOT \reg[29][5]~q\;
\ALT_INV_reg[13][5]~q\ <= NOT \reg[13][5]~q\;
\ALT_INV_Mux42~7_combout\ <= NOT \Mux42~7_combout\;
\ALT_INV_reg[25][5]~q\ <= NOT \reg[25][5]~q\;
\ALT_INV_reg[9][5]~q\ <= NOT \reg[9][5]~q\;
\ALT_INV_Mux42~6_combout\ <= NOT \Mux42~6_combout\;
\ALT_INV_reg[21][5]~q\ <= NOT \reg[21][5]~q\;
\ALT_INV_Mux42~5_combout\ <= NOT \Mux42~5_combout\;
\ALT_INV_reg[17][5]~q\ <= NOT \reg[17][5]~q\;
\ALT_INV_Mux42~4_combout\ <= NOT \Mux42~4_combout\;
\ALT_INV_Mux42~3_combout\ <= NOT \Mux42~3_combout\;
\ALT_INV_reg[28][5]~q\ <= NOT \reg[28][5]~q\;
\ALT_INV_reg[12][5]~q\ <= NOT \reg[12][5]~q\;
\ALT_INV_Mux42~2_combout\ <= NOT \Mux42~2_combout\;
\ALT_INV_reg[24][5]~q\ <= NOT \reg[24][5]~q\;
\ALT_INV_reg[8][5]~q\ <= NOT \reg[8][5]~q\;
\ALT_INV_Mux42~1_combout\ <= NOT \Mux42~1_combout\;
\ALT_INV_reg[20][5]~q\ <= NOT \reg[20][5]~q\;
\ALT_INV_Mux42~0_combout\ <= NOT \Mux42~0_combout\;
\ALT_INV_reg[16][5]~q\ <= NOT \reg[16][5]~q\;
\ALT_INV_Mux65~14_combout\ <= NOT \Mux65~14_combout\;
\ALT_INV_Mux65~1_combout\ <= NOT \Mux65~1_combout\;
\ALT_INV_reg[2][5]~q\ <= NOT \reg[2][5]~q\;
\ALT_INV_reg[3][5]~q\ <= NOT \reg[3][5]~q\;
\ALT_INV_Mux65~0_combout\ <= NOT \Mux65~0_combout\;
\ALT_INV_reg[7][5]~q\ <= NOT \reg[7][5]~q\;
\ALT_INV_reg[6][5]~q\ <= NOT \reg[6][5]~q\;
\ALT_INV_reg[5][5]~q\ <= NOT \reg[5][5]~q\;
\ALT_INV_reg[4][5]~q\ <= NOT \reg[4][5]~q\;
\ALT_INV_Bbus~68_combout\ <= NOT \Bbus~68_combout\;
\ALT_INV_Bbus~67_combout\ <= NOT \Bbus~67_combout\;
\ALT_INV_Bbus~66_combout\ <= NOT \Bbus~66_combout\;
\ALT_INV_Mux43~15_combout\ <= NOT \Mux43~15_combout\;
\ALT_INV_Mux43~14_combout\ <= NOT \Mux43~14_combout\;
\ALT_INV_Mux43~13_combout\ <= NOT \Mux43~13_combout\;
\ALT_INV_Mux43~12_combout\ <= NOT \Mux43~12_combout\;
\ALT_INV_Bbus~65_combout\ <= NOT \Bbus~65_combout\;
\ALT_INV_Mux43~11_combout\ <= NOT \Mux43~11_combout\;
\ALT_INV_Mux43~10_combout\ <= NOT \Mux43~10_combout\;
\ALT_INV_Mux43~9_combout\ <= NOT \Mux43~9_combout\;
\ALT_INV_Mux43~8_combout\ <= NOT \Mux43~8_combout\;
\ALT_INV_Bbus~64_combout\ <= NOT \Bbus~64_combout\;
\ALT_INV_Mux43~7_combout\ <= NOT \Mux43~7_combout\;
\ALT_INV_Mux43~6_combout\ <= NOT \Mux43~6_combout\;
\ALT_INV_Mux43~5_combout\ <= NOT \Mux43~5_combout\;
\ALT_INV_Mux43~4_combout\ <= NOT \Mux43~4_combout\;
\ALT_INV_Bbus~63_combout\ <= NOT \Bbus~63_combout\;
\ALT_INV_Mux43~3_combout\ <= NOT \Mux43~3_combout\;
\ALT_INV_Mux43~2_combout\ <= NOT \Mux43~2_combout\;
\ALT_INV_Mux43~1_combout\ <= NOT \Mux43~1_combout\;
\ALT_INV_Mux43~0_combout\ <= NOT \Mux43~0_combout\;
ALT_INV_instr(4) <= NOT instr(4);
\ALT_INV_Bbus~62_combout\ <= NOT \Bbus~62_combout\;
\ALT_INV_Bbus~61_combout\ <= NOT \Bbus~61_combout\;
\ALT_INV_reg[15][4]~q\ <= NOT \reg[15][4]~q\;
\ALT_INV_reg[14][4]~q\ <= NOT \reg[14][4]~q\;
\ALT_INV_reg[13][4]~q\ <= NOT \reg[13][4]~q\;
\ALT_INV_reg[12][4]~q\ <= NOT \reg[12][4]~q\;
\ALT_INV_Bbus~60_combout\ <= NOT \Bbus~60_combout\;
\ALT_INV_reg[11][4]~q\ <= NOT \reg[11][4]~q\;
\ALT_INV_reg[10][4]~q\ <= NOT \reg[10][4]~q\;
\ALT_INV_reg[9][4]~q\ <= NOT \reg[9][4]~q\;
\ALT_INV_reg[8][4]~q\ <= NOT \reg[8][4]~q\;
\ALT_INV_Bbus~59_combout\ <= NOT \Bbus~59_combout\;
\ALT_INV_reg[2][4]~q\ <= NOT \reg[2][4]~q\;
\ALT_INV_reg[3][4]~q\ <= NOT \reg[3][4]~q\;
\ALT_INV_Bbus~58_combout\ <= NOT \Bbus~58_combout\;
\ALT_INV_reg[7][4]~q\ <= NOT \reg[7][4]~q\;
\ALT_INV_reg[6][4]~q\ <= NOT \reg[6][4]~q\;
\ALT_INV_reg[5][4]~q\ <= NOT \reg[5][4]~q\;
\ALT_INV_reg[4][4]~q\ <= NOT \reg[4][4]~q\;
\ALT_INV_Bbus~57_combout\ <= NOT \Bbus~57_combout\;
\ALT_INV_Bbus~56_combout\ <= NOT \Bbus~56_combout\;
\ALT_INV_reg[31][4]~q\ <= NOT \reg[31][4]~q\;
\ALT_INV_reg[23][4]~q\ <= NOT \reg[23][4]~q\;
\ALT_INV_reg[27][4]~q\ <= NOT \reg[27][4]~q\;
\ALT_INV_reg[19][4]~q\ <= NOT \reg[19][4]~q\;
\ALT_INV_Bbus~55_combout\ <= NOT \Bbus~55_combout\;
\ALT_INV_reg[30][4]~q\ <= NOT \reg[30][4]~q\;
\ALT_INV_reg[22][4]~q\ <= NOT \reg[22][4]~q\;
\ALT_INV_reg[26][4]~q\ <= NOT \reg[26][4]~q\;
\ALT_INV_reg[18][4]~q\ <= NOT \reg[18][4]~q\;
\ALT_INV_Bbus~54_combout\ <= NOT \Bbus~54_combout\;
\ALT_INV_reg[29][4]~q\ <= NOT \reg[29][4]~q\;
\ALT_INV_reg[21][4]~q\ <= NOT \reg[21][4]~q\;
\ALT_INV_reg[25][4]~q\ <= NOT \reg[25][4]~q\;
\ALT_INV_reg[17][4]~q\ <= NOT \reg[17][4]~q\;
\ALT_INV_Bbus~53_combout\ <= NOT \Bbus~53_combout\;
\ALT_INV_reg[28][4]~q\ <= NOT \reg[28][4]~q\;
\ALT_INV_reg[20][4]~q\ <= NOT \reg[20][4]~q\;
\ALT_INV_reg[24][4]~q\ <= NOT \reg[24][4]~q\;
\ALT_INV_reg[16][4]~q\ <= NOT \reg[16][4]~q\;
\ALT_INV_Bbus~52_combout\ <= NOT \Bbus~52_combout\;
\ALT_INV_Bbus~51_combout\ <= NOT \Bbus~51_combout\;
\ALT_INV_Bbus~50_combout\ <= NOT \Bbus~50_combout\;
\ALT_INV_Mux44~15_combout\ <= NOT \Mux44~15_combout\;
\ALT_INV_Mux44~14_combout\ <= NOT \Mux44~14_combout\;
\ALT_INV_Mux44~13_combout\ <= NOT \Mux44~13_combout\;
\ALT_INV_Mux44~12_combout\ <= NOT \Mux44~12_combout\;
\ALT_INV_Bbus~49_combout\ <= NOT \Bbus~49_combout\;
\ALT_INV_Mux44~11_combout\ <= NOT \Mux44~11_combout\;
\ALT_INV_Mux44~10_combout\ <= NOT \Mux44~10_combout\;
\ALT_INV_Mux44~9_combout\ <= NOT \Mux44~9_combout\;
\ALT_INV_Mux44~8_combout\ <= NOT \Mux44~8_combout\;
\ALT_INV_Bbus~48_combout\ <= NOT \Bbus~48_combout\;
\ALT_INV_Mux44~7_combout\ <= NOT \Mux44~7_combout\;
\ALT_INV_Mux44~6_combout\ <= NOT \Mux44~6_combout\;
\ALT_INV_Mux44~5_combout\ <= NOT \Mux44~5_combout\;
\ALT_INV_Mux44~4_combout\ <= NOT \Mux44~4_combout\;
\ALT_INV_Bbus~47_combout\ <= NOT \Bbus~47_combout\;
\ALT_INV_Mux44~3_combout\ <= NOT \Mux44~3_combout\;
\ALT_INV_Mux44~2_combout\ <= NOT \Mux44~2_combout\;
\ALT_INV_Mux44~1_combout\ <= NOT \Mux44~1_combout\;
\ALT_INV_Mux44~0_combout\ <= NOT \Mux44~0_combout\;
\ALT_INV_Bbus~46_combout\ <= NOT \Bbus~46_combout\;
\ALT_INV_Bbus~45_combout\ <= NOT \Bbus~45_combout\;
\ALT_INV_reg[15][3]~q\ <= NOT \reg[15][3]~q\;
\ALT_INV_reg[14][3]~q\ <= NOT \reg[14][3]~q\;
\ALT_INV_reg[13][3]~q\ <= NOT \reg[13][3]~q\;
\ALT_INV_reg[12][3]~q\ <= NOT \reg[12][3]~q\;
\ALT_INV_Bbus~44_combout\ <= NOT \Bbus~44_combout\;
\ALT_INV_reg[11][3]~q\ <= NOT \reg[11][3]~q\;
\ALT_INV_reg[10][3]~q\ <= NOT \reg[10][3]~q\;
\ALT_INV_reg[9][3]~q\ <= NOT \reg[9][3]~q\;
\ALT_INV_reg[8][3]~q\ <= NOT \reg[8][3]~q\;
\ALT_INV_Bbus~43_combout\ <= NOT \Bbus~43_combout\;
\ALT_INV_reg[2][3]~q\ <= NOT \reg[2][3]~q\;
\ALT_INV_reg[3][3]~q\ <= NOT \reg[3][3]~q\;
\ALT_INV_Bbus~42_combout\ <= NOT \Bbus~42_combout\;
\ALT_INV_reg[7][3]~q\ <= NOT \reg[7][3]~q\;
\ALT_INV_reg[6][3]~q\ <= NOT \reg[6][3]~q\;
\ALT_INV_reg[5][3]~q\ <= NOT \reg[5][3]~q\;
\ALT_INV_reg[4][3]~q\ <= NOT \reg[4][3]~q\;
\ALT_INV_Bbus~41_combout\ <= NOT \Bbus~41_combout\;
\ALT_INV_Bbus~40_combout\ <= NOT \Bbus~40_combout\;
\ALT_INV_reg[31][3]~q\ <= NOT \reg[31][3]~q\;
\ALT_INV_reg[23][3]~q\ <= NOT \reg[23][3]~q\;
\ALT_INV_reg[27][3]~q\ <= NOT \reg[27][3]~q\;
\ALT_INV_reg[19][3]~q\ <= NOT \reg[19][3]~q\;
\ALT_INV_Bbus~39_combout\ <= NOT \Bbus~39_combout\;
\ALT_INV_reg[30][3]~q\ <= NOT \reg[30][3]~q\;
\ALT_INV_reg[22][3]~q\ <= NOT \reg[22][3]~q\;
\ALT_INV_reg[26][3]~q\ <= NOT \reg[26][3]~q\;
\ALT_INV_reg[18][3]~q\ <= NOT \reg[18][3]~q\;
\ALT_INV_Bbus~38_combout\ <= NOT \Bbus~38_combout\;
\ALT_INV_reg[29][3]~q\ <= NOT \reg[29][3]~q\;
\ALT_INV_reg[21][3]~q\ <= NOT \reg[21][3]~q\;
\ALT_INV_reg[25][3]~q\ <= NOT \reg[25][3]~q\;
\ALT_INV_reg[17][3]~q\ <= NOT \reg[17][3]~q\;
\ALT_INV_Bbus~37_combout\ <= NOT \Bbus~37_combout\;
\ALT_INV_reg[28][3]~q\ <= NOT \reg[28][3]~q\;
\ALT_INV_reg[20][3]~q\ <= NOT \reg[20][3]~q\;
\ALT_INV_reg[24][3]~q\ <= NOT \reg[24][3]~q\;
\ALT_INV_reg[16][3]~q\ <= NOT \reg[16][3]~q\;
\ALT_INV_Bbus~36_combout\ <= NOT \Bbus~36_combout\;
\ALT_INV_Bbus~35_combout\ <= NOT \Bbus~35_combout\;
\ALT_INV_Bbus~34_combout\ <= NOT \Bbus~34_combout\;
\ALT_INV_Mux45~15_combout\ <= NOT \Mux45~15_combout\;
\ALT_INV_Mux45~14_combout\ <= NOT \Mux45~14_combout\;
\ALT_INV_Mux45~13_combout\ <= NOT \Mux45~13_combout\;
\ALT_INV_Mux45~12_combout\ <= NOT \Mux45~12_combout\;
\ALT_INV_Bbus~33_combout\ <= NOT \Bbus~33_combout\;
\ALT_INV_Mux45~11_combout\ <= NOT \Mux45~11_combout\;
\ALT_INV_Mux45~10_combout\ <= NOT \Mux45~10_combout\;
\ALT_INV_Mux45~9_combout\ <= NOT \Mux45~9_combout\;
\ALT_INV_Mux45~8_combout\ <= NOT \Mux45~8_combout\;
\ALT_INV_Bbus~32_combout\ <= NOT \Bbus~32_combout\;
\ALT_INV_Mux45~7_combout\ <= NOT \Mux45~7_combout\;
\ALT_INV_Mux45~6_combout\ <= NOT \Mux45~6_combout\;
\ALT_INV_Mux45~5_combout\ <= NOT \Mux45~5_combout\;
\ALT_INV_Mux45~4_combout\ <= NOT \Mux45~4_combout\;
\ALT_INV_Bbus~31_combout\ <= NOT \Bbus~31_combout\;
\ALT_INV_Mux45~3_combout\ <= NOT \Mux45~3_combout\;
\ALT_INV_Mux45~2_combout\ <= NOT \Mux45~2_combout\;
\ALT_INV_Mux45~1_combout\ <= NOT \Mux45~1_combout\;
\ALT_INV_Mux45~0_combout\ <= NOT \Mux45~0_combout\;
\ALT_INV_Bbus~30_combout\ <= NOT \Bbus~30_combout\;
\ALT_INV_Bbus~29_combout\ <= NOT \Bbus~29_combout\;
\ALT_INV_reg[15][2]~q\ <= NOT \reg[15][2]~q\;
\ALT_INV_reg[14][2]~q\ <= NOT \reg[14][2]~q\;
\ALT_INV_reg[13][2]~q\ <= NOT \reg[13][2]~q\;
\ALT_INV_reg[12][2]~q\ <= NOT \reg[12][2]~q\;
\ALT_INV_Bbus~28_combout\ <= NOT \Bbus~28_combout\;
\ALT_INV_reg[11][2]~q\ <= NOT \reg[11][2]~q\;
\ALT_INV_reg[10][2]~q\ <= NOT \reg[10][2]~q\;
\ALT_INV_reg[9][2]~q\ <= NOT \reg[9][2]~q\;
\ALT_INV_reg[8][2]~q\ <= NOT \reg[8][2]~q\;
\ALT_INV_Bbus~27_combout\ <= NOT \Bbus~27_combout\;
\ALT_INV_reg[2][2]~q\ <= NOT \reg[2][2]~q\;
\ALT_INV_reg[3][2]~q\ <= NOT \reg[3][2]~q\;
\ALT_INV_Bbus~26_combout\ <= NOT \Bbus~26_combout\;
\ALT_INV_reg[7][2]~q\ <= NOT \reg[7][2]~q\;
\ALT_INV_reg[6][2]~q\ <= NOT \reg[6][2]~q\;
\ALT_INV_reg[5][2]~q\ <= NOT \reg[5][2]~q\;
\ALT_INV_reg[4][2]~q\ <= NOT \reg[4][2]~q\;
\ALT_INV_Bbus~25_combout\ <= NOT \Bbus~25_combout\;
\ALT_INV_Bbus~24_combout\ <= NOT \Bbus~24_combout\;
\ALT_INV_reg[31][2]~q\ <= NOT \reg[31][2]~q\;
\ALT_INV_reg[23][2]~q\ <= NOT \reg[23][2]~q\;
\ALT_INV_reg[27][2]~q\ <= NOT \reg[27][2]~q\;
\ALT_INV_reg[19][2]~q\ <= NOT \reg[19][2]~q\;
\ALT_INV_Bbus~23_combout\ <= NOT \Bbus~23_combout\;
\ALT_INV_reg[30][2]~q\ <= NOT \reg[30][2]~q\;
\ALT_INV_reg[22][2]~q\ <= NOT \reg[22][2]~q\;
\ALT_INV_reg[26][2]~q\ <= NOT \reg[26][2]~q\;
\ALT_INV_reg[18][2]~q\ <= NOT \reg[18][2]~q\;
\ALT_INV_Bbus~22_combout\ <= NOT \Bbus~22_combout\;
\ALT_INV_reg[29][2]~q\ <= NOT \reg[29][2]~q\;
\ALT_INV_reg[21][2]~q\ <= NOT \reg[21][2]~q\;
\ALT_INV_reg[25][2]~q\ <= NOT \reg[25][2]~q\;
\ALT_INV_reg[17][2]~q\ <= NOT \reg[17][2]~q\;
\ALT_INV_Bbus~21_combout\ <= NOT \Bbus~21_combout\;
\ALT_INV_reg[28][2]~q\ <= NOT \reg[28][2]~q\;
\ALT_INV_reg[20][2]~q\ <= NOT \reg[20][2]~q\;
\ALT_INV_reg[24][2]~q\ <= NOT \reg[24][2]~q\;
\ALT_INV_reg[16][2]~q\ <= NOT \reg[16][2]~q\;
\ALT_INV_Bbus[12]~20_combout\ <= NOT \Bbus[12]~20_combout\;
\ALT_INV_Bbus~19_combout\ <= NOT \Bbus~19_combout\;
\ALT_INV_Bbus~18_combout\ <= NOT \Bbus~18_combout\;
\ALT_INV_Bbus~17_combout\ <= NOT \Bbus~17_combout\;
\ALT_INV_Mux46~15_combout\ <= NOT \Mux46~15_combout\;
\ALT_INV_Mux46~14_combout\ <= NOT \Mux46~14_combout\;
\ALT_INV_Mux46~13_combout\ <= NOT \Mux46~13_combout\;
\ALT_INV_Mux46~12_combout\ <= NOT \Mux46~12_combout\;
\ALT_INV_Bbus~16_combout\ <= NOT \Bbus~16_combout\;
\ALT_INV_Mux46~11_combout\ <= NOT \Mux46~11_combout\;
\ALT_INV_Mux46~10_combout\ <= NOT \Mux46~10_combout\;
\ALT_INV_Mux46~9_combout\ <= NOT \Mux46~9_combout\;
\ALT_INV_Mux46~8_combout\ <= NOT \Mux46~8_combout\;
\ALT_INV_Bbus~15_combout\ <= NOT \Bbus~15_combout\;
\ALT_INV_Mux46~7_combout\ <= NOT \Mux46~7_combout\;
\ALT_INV_Mux46~6_combout\ <= NOT \Mux46~6_combout\;
\ALT_INV_Mux46~5_combout\ <= NOT \Mux46~5_combout\;
\ALT_INV_Mux46~4_combout\ <= NOT \Mux46~4_combout\;
\ALT_INV_Bbus~14_combout\ <= NOT \Bbus~14_combout\;
\ALT_INV_Mux46~3_combout\ <= NOT \Mux46~3_combout\;
\ALT_INV_Mux46~2_combout\ <= NOT \Mux46~2_combout\;
\ALT_INV_Mux46~1_combout\ <= NOT \Mux46~1_combout\;
\ALT_INV_Mux46~0_combout\ <= NOT \Mux46~0_combout\;
\ALT_INV_Bbus~13_combout\ <= NOT \Bbus~13_combout\;
\ALT_INV_Bbus[12]~12_combout\ <= NOT \Bbus[12]~12_combout\;
\ALT_INV_Bbus[12]~11_combout\ <= NOT \Bbus[12]~11_combout\;
\ALT_INV_Bbus~10_combout\ <= NOT \Bbus~10_combout\;
\ALT_INV_reg[15][1]~q\ <= NOT \reg[15][1]~q\;
\ALT_INV_reg[14][1]~q\ <= NOT \reg[14][1]~q\;
\ALT_INV_reg[13][1]~q\ <= NOT \reg[13][1]~q\;
\ALT_INV_reg[12][1]~q\ <= NOT \reg[12][1]~q\;
\ALT_INV_Bbus~9_combout\ <= NOT \Bbus~9_combout\;
\ALT_INV_reg[11][1]~q\ <= NOT \reg[11][1]~q\;
\ALT_INV_reg[10][1]~q\ <= NOT \reg[10][1]~q\;
\ALT_INV_reg[9][1]~q\ <= NOT \reg[9][1]~q\;
\ALT_INV_reg[8][1]~q\ <= NOT \reg[8][1]~q\;
\ALT_INV_Bbus~8_combout\ <= NOT \Bbus~8_combout\;
\ALT_INV_reg[2][1]~q\ <= NOT \reg[2][1]~q\;
\ALT_INV_reg[3][1]~q\ <= NOT \reg[3][1]~q\;
\ALT_INV_Bbus~7_combout\ <= NOT \Bbus~7_combout\;
\ALT_INV_reg[7][1]~q\ <= NOT \reg[7][1]~q\;
\ALT_INV_reg[6][1]~q\ <= NOT \reg[6][1]~q\;
\ALT_INV_reg[5][1]~q\ <= NOT \reg[5][1]~q\;
\ALT_INV_reg[4][1]~q\ <= NOT \reg[4][1]~q\;
\ALT_INV_Bbus~6_combout\ <= NOT \Bbus~6_combout\;
\ALT_INV_Bbus~5_combout\ <= NOT \Bbus~5_combout\;
\ALT_INV_reg[31][1]~q\ <= NOT \reg[31][1]~q\;
\ALT_INV_reg[23][1]~q\ <= NOT \reg[23][1]~q\;
\ALT_INV_reg[27][1]~q\ <= NOT \reg[27][1]~q\;
\ALT_INV_reg[19][1]~q\ <= NOT \reg[19][1]~q\;
\ALT_INV_Bbus~4_combout\ <= NOT \Bbus~4_combout\;
\ALT_INV_reg[30][1]~q\ <= NOT \reg[30][1]~q\;
\ALT_INV_reg[22][1]~q\ <= NOT \reg[22][1]~q\;
\ALT_INV_reg[26][1]~q\ <= NOT \reg[26][1]~q\;
\ALT_INV_reg[18][1]~q\ <= NOT \reg[18][1]~q\;
\ALT_INV_Bbus~3_combout\ <= NOT \Bbus~3_combout\;
\ALT_INV_reg[29][1]~q\ <= NOT \reg[29][1]~q\;
\ALT_INV_reg[21][1]~q\ <= NOT \reg[21][1]~q\;
\ALT_INV_reg[25][1]~q\ <= NOT \reg[25][1]~q\;
\ALT_INV_reg[17][1]~q\ <= NOT \reg[17][1]~q\;
\ALT_INV_Bbus~2_combout\ <= NOT \Bbus~2_combout\;
\ALT_INV_reg[28][1]~q\ <= NOT \reg[28][1]~q\;
\ALT_INV_reg[20][1]~q\ <= NOT \reg[20][1]~q\;
\ALT_INV_reg[24][1]~q\ <= NOT \reg[24][1]~q\;
\ALT_INV_reg[16][1]~q\ <= NOT \reg[16][1]~q\;
\ALT_INV_Mux47~20_combout\ <= NOT \Mux47~20_combout\;
ALT_INV_instr(3) <= NOT instr(3);
ALT_INV_instr(2) <= NOT instr(2);
\ALT_INV_Mux47~19_combout\ <= NOT \Mux47~19_combout\;
\ALT_INV_Mux47~18_combout\ <= NOT \Mux47~18_combout\;
\ALT_INV_reg[31][0]~q\ <= NOT \reg[31][0]~q\;
\ALT_INV_reg[15][0]~q\ <= NOT \reg[15][0]~q\;
\ALT_INV_Mux47~17_combout\ <= NOT \Mux47~17_combout\;
\ALT_INV_reg[30][0]~q\ <= NOT \reg[30][0]~q\;
\ALT_INV_reg[14][0]~q\ <= NOT \reg[14][0]~q\;
\ALT_INV_Mux47~16_combout\ <= NOT \Mux47~16_combout\;
\ALT_INV_reg[29][0]~q\ <= NOT \reg[29][0]~q\;
\ALT_INV_reg[13][0]~q\ <= NOT \reg[13][0]~q\;
\ALT_INV_Mux47~15_combout\ <= NOT \Mux47~15_combout\;
\ALT_INV_reg[28][0]~q\ <= NOT \reg[28][0]~q\;
\ALT_INV_reg[12][0]~q\ <= NOT \reg[12][0]~q\;
\ALT_INV_Mux47~14_combout\ <= NOT \Mux47~14_combout\;
\ALT_INV_Mux47~13_combout\ <= NOT \Mux47~13_combout\;
\ALT_INV_reg[27][0]~q\ <= NOT \reg[27][0]~q\;
\ALT_INV_reg[11][0]~q\ <= NOT \reg[11][0]~q\;
\ALT_INV_Mux47~12_combout\ <= NOT \Mux47~12_combout\;
\ALT_INV_reg[26][0]~q\ <= NOT \reg[26][0]~q\;
\ALT_INV_reg[10][0]~q\ <= NOT \reg[10][0]~q\;
\ALT_INV_Mux47~11_combout\ <= NOT \Mux47~11_combout\;
\ALT_INV_reg[25][0]~q\ <= NOT \reg[25][0]~q\;
\ALT_INV_reg[9][0]~q\ <= NOT \reg[9][0]~q\;
\ALT_INV_Mux47~10_combout\ <= NOT \Mux47~10_combout\;
\ALT_INV_reg[24][0]~q\ <= NOT \reg[24][0]~q\;
\ALT_INV_reg[8][0]~q\ <= NOT \reg[8][0]~q\;
\ALT_INV_Mux47~9_combout\ <= NOT \Mux47~9_combout\;
\ALT_INV_Mux47~8_combout\ <= NOT \Mux47~8_combout\;
\ALT_INV_reg[23][0]~q\ <= NOT \reg[23][0]~q\;
\ALT_INV_Mux47~7_combout\ <= NOT \Mux47~7_combout\;
\ALT_INV_reg[22][0]~q\ <= NOT \reg[22][0]~q\;
\ALT_INV_Mux47~6_combout\ <= NOT \Mux47~6_combout\;
\ALT_INV_reg[21][0]~q\ <= NOT \reg[21][0]~q\;
\ALT_INV_Mux47~5_combout\ <= NOT \Mux47~5_combout\;
\ALT_INV_reg[20][0]~q\ <= NOT \reg[20][0]~q\;
\ALT_INV_Mux47~4_combout\ <= NOT \Mux47~4_combout\;
ALT_INV_instr(1) <= NOT instr(1);
\ALT_INV_Mux47~3_combout\ <= NOT \Mux47~3_combout\;
\ALT_INV_reg[19][0]~q\ <= NOT \reg[19][0]~q\;
\ALT_INV_Mux47~2_combout\ <= NOT \Mux47~2_combout\;
\ALT_INV_reg[18][0]~q\ <= NOT \reg[18][0]~q\;
\ALT_INV_Mux47~1_combout\ <= NOT \Mux47~1_combout\;
\ALT_INV_reg[17][0]~q\ <= NOT \reg[17][0]~q\;
\ALT_INV_Mux47~0_combout\ <= NOT \Mux47~0_combout\;
\ALT_INV_reg[16][0]~q\ <= NOT \reg[16][0]~q\;
ALT_INV_instr(0) <= NOT instr(0);
ALT_INV_instr(13) <= NOT instr(13);
\ALT_INV_Mux70~13_combout\ <= NOT \Mux70~13_combout\;
\ALT_INV_reg[3][0]~q\ <= NOT \reg[3][0]~q\;
\ALT_INV_reg[2][0]~q\ <= NOT \reg[2][0]~q\;
\ALT_INV_reg[1][0]~q\ <= NOT \reg[1][0]~q\;
\ALT_INV_Mux70~0_combout\ <= NOT \Mux70~0_combout\;
\ALT_INV_reg[7][0]~q\ <= NOT \reg[7][0]~q\;
\ALT_INV_reg[5][0]~q\ <= NOT \reg[5][0]~q\;
\ALT_INV_reg[6][0]~q\ <= NOT \reg[6][0]~q\;
\ALT_INV_reg[4][0]~q\ <= NOT \reg[4][0]~q\;
\ALT_INV_Mux86~6_combout\ <= NOT \Mux86~6_combout\;
\ALT_INV_Mux86~5_combout\ <= NOT \Mux86~5_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_selnose\(17) <= NOT \Div0|auto_generated|divider|divider|selnose\(17);
\ALT_INV_Mux86~4_combout\ <= NOT \Mux86~4_combout\;
\ALT_INV_Mux86~3_combout\ <= NOT \Mux86~3_combout\;
\ALT_INV_Maths:solution[14]~q\ <= NOT \Maths:solution[14]~q\;
\ALT_INV_Mux86~2_combout\ <= NOT \Mux86~2_combout\;
\ALT_INV_Mux86~1_combout\ <= NOT \Mux86~1_combout\;
\ALT_INV_Mux86~0_combout\ <= NOT \Mux86~0_combout\;
\ALT_INV_Mux91~6_combout\ <= NOT \Mux91~6_combout\;
\ALT_INV_Mux91~5_combout\ <= NOT \Mux91~5_combout\;
\ALT_INV_Mux91~4_combout\ <= NOT \Mux91~4_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_selnose\(102) <= NOT \Div0|auto_generated|divider|divider|selnose\(102);
\Div0|auto_generated|divider|divider|ALT_INV_sel\(6) <= NOT \Div0|auto_generated|divider|divider|sel\(6);
\ALT_INV_Mux91~3_combout\ <= NOT \Mux91~3_combout\;
\ALT_INV_Mux91~2_combout\ <= NOT \Mux91~2_combout\;
\ALT_INV_Maths:solution[9]~q\ <= NOT \Maths:solution[9]~q\;
\ALT_INV_Mux91~1_combout\ <= NOT \Mux91~1_combout\;
\ALT_INV_Mux91~0_combout\ <= NOT \Mux91~0_combout\;
\ALT_INV_Mux94~11_combout\ <= NOT \Mux94~11_combout\;
\ALT_INV_Mux94~10_combout\ <= NOT \Mux94~10_combout\;
\ALT_INV_Mux94~9_combout\ <= NOT \Mux94~9_combout\;
\ALT_INV_Mux94~8_combout\ <= NOT \Mux94~8_combout\;
\ALT_INV_Mux94~7_combout\ <= NOT \Mux94~7_combout\;
\ALT_INV_Maths:solution[6]~q\ <= NOT \Maths:solution[6]~q\;
\ALT_INV_Mux94~6_combout\ <= NOT \Mux94~6_combout\;
\ALT_INV_Mux94~5_combout\ <= NOT \Mux94~5_combout\;
\ALT_INV_Mux87~6_combout\ <= NOT \Mux87~6_combout\;
\ALT_INV_Mux87~5_combout\ <= NOT \Mux87~5_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_selnose\(34) <= NOT \Div0|auto_generated|divider|divider|selnose\(34);
\Div0|auto_generated|divider|divider|ALT_INV_sel\(2) <= NOT \Div0|auto_generated|divider|divider|sel\(2);
\ALT_INV_Mux87~4_combout\ <= NOT \Mux87~4_combout\;
\ALT_INV_Mux87~3_combout\ <= NOT \Mux87~3_combout\;
\ALT_INV_Maths:solution[13]~q\ <= NOT \Maths:solution[13]~q\;
\ALT_INV_Mux87~2_combout\ <= NOT \Mux87~2_combout\;
\ALT_INV_Mux87~1_combout\ <= NOT \Mux87~1_combout\;
\ALT_INV_ShiftLeft0~14_combout\ <= NOT \ShiftLeft0~14_combout\;
\ALT_INV_Mux87~0_combout\ <= NOT \Mux87~0_combout\;
\ALT_INV_Mux92~6_combout\ <= NOT \Mux92~6_combout\;
\ALT_INV_Mux92~5_combout\ <= NOT \Mux92~5_combout\;
\ALT_INV_Mux92~4_combout\ <= NOT \Mux92~4_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_sel\(7) <= NOT \Div0|auto_generated|divider|divider|sel\(7);
\ALT_INV_Mux92~3_combout\ <= NOT \Mux92~3_combout\;
\ALT_INV_Mux92~2_combout\ <= NOT \Mux92~2_combout\;
\ALT_INV_Maths:solution[8]~q\ <= NOT \Maths:solution[8]~q\;
\ALT_INV_Mux92~1_combout\ <= NOT \Mux92~1_combout\;
\ALT_INV_Mux92~0_combout\ <= NOT \Mux92~0_combout\;
\ALT_INV_Mux96~6_combout\ <= NOT \Mux96~6_combout\;
\ALT_INV_Mux96~5_combout\ <= NOT \Mux96~5_combout\;
\ALT_INV_Mux96~4_combout\ <= NOT \Mux96~4_combout\;
\ALT_INV_Mux96~3_combout\ <= NOT \Mux96~3_combout\;
\ALT_INV_Mux96~2_combout\ <= NOT \Mux96~2_combout\;
\ALT_INV_Maths:solution[4]~q\ <= NOT \Maths:solution[4]~q\;
\ALT_INV_Mux96~1_combout\ <= NOT \Mux96~1_combout\;
\ALT_INV_Mux96~0_combout\ <= NOT \Mux96~0_combout\;
\ALT_INV_Mux100~7_combout\ <= NOT \Mux100~7_combout\;
\ALT_INV_Mux100~6_combout\ <= NOT \Mux100~6_combout\;
\ALT_INV_Mux100~5_combout\ <= NOT \Mux100~5_combout\;
\ALT_INV_Maths:solution[0]~q\ <= NOT \Maths:solution[0]~q\;
\ALT_INV_Mux100~4_combout\ <= NOT \Mux100~4_combout\;
\ALT_INV_Mux100~3_combout\ <= NOT \Mux100~3_combout\;
\ALT_INV_ShiftRight0~14_combout\ <= NOT \ShiftRight0~14_combout\;
\ALT_INV_ShiftRight0~13_combout\ <= NOT \ShiftRight0~13_combout\;
\ALT_INV_Mux100~2_combout\ <= NOT \Mux100~2_combout\;
\ALT_INV_Mux89~6_combout\ <= NOT \Mux89~6_combout\;
\ALT_INV_Mux89~5_combout\ <= NOT \Mux89~5_combout\;
\ALT_INV_Mux89~4_combout\ <= NOT \Mux89~4_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_selnose\(68) <= NOT \Div0|auto_generated|divider|divider|selnose\(68);
\ALT_INV_Mux89~3_combout\ <= NOT \Mux89~3_combout\;
\ALT_INV_Mux89~2_combout\ <= NOT \Mux89~2_combout\;
\ALT_INV_Maths:solution[11]~q\ <= NOT \Maths:solution[11]~q\;
\ALT_INV_Mux89~1_combout\ <= NOT \Mux89~1_combout\;
\ALT_INV_Mux89~0_combout\ <= NOT \Mux89~0_combout\;
\ALT_INV_Mux90~9_combout\ <= NOT \Mux90~9_combout\;
\ALT_INV_Mux90~8_combout\ <= NOT \Mux90~8_combout\;
\ALT_INV_Mux90~7_combout\ <= NOT \Mux90~7_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_sel\(5) <= NOT \Div0|auto_generated|divider|divider|sel\(5);
\ALT_INV_Mux90~6_combout\ <= NOT \Mux90~6_combout\;
\ALT_INV_Mux90~5_combout\ <= NOT \Mux90~5_combout\;
\ALT_INV_Maths:solution[10]~q\ <= NOT \Maths:solution[10]~q\;
\ALT_INV_Mux90~4_combout\ <= NOT \Mux90~4_combout\;
\ALT_INV_Mux90~3_combout\ <= NOT \Mux90~3_combout\;
\ALT_INV_Mux90~2_combout\ <= NOT \Mux90~2_combout\;
\ALT_INV_Mux90~1_combout\ <= NOT \Mux90~1_combout\;
\ALT_INV_ShiftLeft0~13_combout\ <= NOT \ShiftLeft0~13_combout\;
\ALT_INV_Mux90~0_combout\ <= NOT \Mux90~0_combout\;
\ALT_INV_ShiftLeft0~12_combout\ <= NOT \ShiftLeft0~12_combout\;
\ALT_INV_Mux95~6_combout\ <= NOT \Mux95~6_combout\;
\ALT_INV_Mux95~5_combout\ <= NOT \Mux95~5_combout\;
\ALT_INV_Mux95~4_combout\ <= NOT \Mux95~4_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_selnose\(170) <= NOT \Div0|auto_generated|divider|divider|selnose\(170);
\Div0|auto_generated|divider|divider|ALT_INV_sel\(10) <= NOT \Div0|auto_generated|divider|divider|sel\(10);
\Div0|auto_generated|divider|divider|ALT_INV_sel\(11) <= NOT \Div0|auto_generated|divider|divider|sel\(11);
\ALT_INV_Mux95~3_combout\ <= NOT \Mux95~3_combout\;
\ALT_INV_Mux95~2_combout\ <= NOT \Mux95~2_combout\;
\ALT_INV_Maths:solution[5]~q\ <= NOT \Maths:solution[5]~q\;
\ALT_INV_Mux95~1_combout\ <= NOT \Mux95~1_combout\;
\ALT_INV_ShiftLeft0~11_combout\ <= NOT \ShiftLeft0~11_combout\;
\ALT_INV_Mux95~0_combout\ <= NOT \Mux95~0_combout\;
\ALT_INV_Mux94~4_combout\ <= NOT \Mux94~4_combout\;
\ALT_INV_Mux94~3_combout\ <= NOT \Mux94~3_combout\;
\ALT_INV_Mux94~2_combout\ <= NOT \Mux94~2_combout\;
\ALT_INV_Mux94~1_combout\ <= NOT \Mux94~1_combout\;
\ALT_INV_Mux99~7_combout\ <= NOT \Mux99~7_combout\;
\ALT_INV_Mux99~6_combout\ <= NOT \Mux99~6_combout\;
\ALT_INV_Mux99~5_combout\ <= NOT \Mux99~5_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_selnose\(238) <= NOT \Div0|auto_generated|divider|divider|selnose\(238);
\ALT_INV_Mux99~4_combout\ <= NOT \Mux99~4_combout\;
\ALT_INV_Mux99~3_combout\ <= NOT \Mux99~3_combout\;
\ALT_INV_Maths:solution[1]~q\ <= NOT \Maths:solution[1]~q\;
\ALT_INV_Mux99~2_combout\ <= NOT \Mux99~2_combout\;
\ALT_INV_ShiftLeft0~10_combout\ <= NOT \ShiftLeft0~10_combout\;
\ALT_INV_Mux99~1_combout\ <= NOT \Mux99~1_combout\;
\ALT_INV_ShiftRight0~12_combout\ <= NOT \ShiftRight0~12_combout\;
\ALT_INV_ShiftRight0~11_combout\ <= NOT \ShiftRight0~11_combout\;
\ALT_INV_ShiftRight0~10_combout\ <= NOT \ShiftRight0~10_combout\;
\ALT_INV_Mux99~0_combout\ <= NOT \Mux99~0_combout\;
\ALT_INV_Maths~4_combout\ <= NOT \Maths~4_combout\;
\ALT_INV_Mux93~7_combout\ <= NOT \Mux93~7_combout\;
\ALT_INV_Mux93~6_combout\ <= NOT \Mux93~6_combout\;
\ALT_INV_Mux93~5_combout\ <= NOT \Mux93~5_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_selnose\(136) <= NOT \Div0|auto_generated|divider|divider|selnose\(136);
\Div0|auto_generated|divider|divider|ALT_INV_sel\(8) <= NOT \Div0|auto_generated|divider|divider|sel\(8);
\ALT_INV_Mux93~4_combout\ <= NOT \Mux93~4_combout\;
\ALT_INV_Mux93~3_combout\ <= NOT \Mux93~3_combout\;
\ALT_INV_Maths:solution[7]~q\ <= NOT \Maths:solution[7]~q\;
\ALT_INV_Mux93~2_combout\ <= NOT \Mux93~2_combout\;
\ALT_INV_Mux93~1_combout\ <= NOT \Mux93~1_combout\;
\ALT_INV_Mux93~0_combout\ <= NOT \Mux93~0_combout\;
\ALT_INV_Mux88~7_combout\ <= NOT \Mux88~7_combout\;
\ALT_INV_Mux88~6_combout\ <= NOT \Mux88~6_combout\;
\ALT_INV_Mux88~5_combout\ <= NOT \Mux88~5_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_sel\(3) <= NOT \Div0|auto_generated|divider|divider|sel\(3);
\ALT_INV_Mux88~4_combout\ <= NOT \Mux88~4_combout\;
\ALT_INV_Mux88~3_combout\ <= NOT \Mux88~3_combout\;
\ALT_INV_Maths:solution[12]~q\ <= NOT \Maths:solution[12]~q\;
\ALT_INV_Mux88~2_combout\ <= NOT \Mux88~2_combout\;
\ALT_INV_Mux88~1_combout\ <= NOT \Mux88~1_combout\;
\ALT_INV_ShiftLeft0~9_combout\ <= NOT \ShiftLeft0~9_combout\;
\ALT_INV_ShiftLeft0~8_combout\ <= NOT \ShiftLeft0~8_combout\;
\ALT_INV_ShiftLeft0~7_combout\ <= NOT \ShiftLeft0~7_combout\;
\ALT_INV_Mux88~0_combout\ <= NOT \Mux88~0_combout\;
\ALT_INV_ShiftRight0~9_combout\ <= NOT \ShiftRight0~9_combout\;
\ALT_INV_Mux97~6_combout\ <= NOT \Mux97~6_combout\;
\ALT_INV_Mux97~5_combout\ <= NOT \Mux97~5_combout\;
\ALT_INV_Mux97~4_combout\ <= NOT \Mux97~4_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_selnose\(204) <= NOT \Div0|auto_generated|divider|divider|selnose\(204);
\Div0|auto_generated|divider|divider|ALT_INV_sel\(12) <= NOT \Div0|auto_generated|divider|divider|sel\(12);
\ALT_INV_Mux97~3_combout\ <= NOT \Mux97~3_combout\;
\ALT_INV_Mux97~2_combout\ <= NOT \Mux97~2_combout\;
\ALT_INV_Maths:solution[3]~q\ <= NOT \Maths:solution[3]~q\;
\ALT_INV_Mux97~1_combout\ <= NOT \Mux97~1_combout\;
\ALT_INV_ShiftRight0~8_combout\ <= NOT \ShiftRight0~8_combout\;
\ALT_INV_ShiftRight0~7_combout\ <= NOT \ShiftRight0~7_combout\;
\ALT_INV_ShiftRight0~6_combout\ <= NOT \ShiftRight0~6_combout\;
\ALT_INV_ShiftRight0~5_combout\ <= NOT \ShiftRight0~5_combout\;
\ALT_INV_Mux98~7_combout\ <= NOT \Mux98~7_combout\;
\ALT_INV_Mux98~6_combout\ <= NOT \Mux98~6_combout\;
\ALT_INV_Mux98~5_combout\ <= NOT \Mux98~5_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_sel\(13) <= NOT \Div0|auto_generated|divider|divider|sel\(13);
\ALT_INV_Mux98~4_combout\ <= NOT \Mux98~4_combout\;
\ALT_INV_Mux97~0_combout\ <= NOT \Mux97~0_combout\;
\ALT_INV_Mux98~3_combout\ <= NOT \Mux98~3_combout\;
\ALT_INV_Mux100~1_combout\ <= NOT \Mux100~1_combout\;
\ALT_INV_Mux100~0_combout\ <= NOT \Mux100~0_combout\;
\ALT_INV_Maths:solution[2]~q\ <= NOT \Maths:solution[2]~q\;
\ALT_INV_Mux98~2_combout\ <= NOT \Mux98~2_combout\;
\ALT_INV_ShiftLeft0~6_combout\ <= NOT \ShiftLeft0~6_combout\;
\ALT_INV_Mux98~1_combout\ <= NOT \Mux98~1_combout\;
\ALT_INV_ShiftRight0~4_combout\ <= NOT \ShiftRight0~4_combout\;
\ALT_INV_ShiftRight0~3_combout\ <= NOT \ShiftRight0~3_combout\;
\ALT_INV_ShiftRight0~2_combout\ <= NOT \ShiftRight0~2_combout\;
\ALT_INV_Mux98~0_combout\ <= NOT \Mux98~0_combout\;
\ALT_INV_Bbus_shift~5_combout\ <= NOT \Bbus_shift~5_combout\;
\ALT_INV_ShiftRight0~1_combout\ <= NOT \ShiftRight0~1_combout\;
ALT_INV_counter(1) <= NOT counter(1);
ALT_INV_counter(0) <= NOT counter(0);
\ALT_INV_Maths~2_combout\ <= NOT \Maths~2_combout\;
\ALT_INV_Maths~1_combout\ <= NOT \Maths~1_combout\;
\ALT_INV_Equal9~0_combout\ <= NOT \Equal9~0_combout\;
ALT_INV_addr2decA(3) <= NOT addr2decA(3);
ALT_INV_addr2decA(2) <= NOT addr2decA(2);
ALT_INV_addr2decA(1) <= NOT addr2decA(1);
ALT_INV_addr2decA(0) <= NOT addr2decA(0);
ALT_INV_addr2decA(4) <= NOT addr2decA(4);
\ALT_INV_Mux85~3_combout\ <= NOT \Mux85~3_combout\;
\ALT_INV_Mux85~2_combout\ <= NOT \Mux85~2_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_selnose\(0) <= NOT \Div0|auto_generated|divider|divider|selnose\(0);
\Div0|auto_generated|divider|divider|ALT_INV_sel\(4) <= NOT \Div0|auto_generated|divider|divider|sel\(4);
\Div0|auto_generated|divider|divider|ALT_INV_sel\(9) <= NOT \Div0|auto_generated|divider|divider|sel\(9);
\Div0|auto_generated|divider|ALT_INV_diff_signs~combout\ <= NOT \Div0|auto_generated|divider|diff_signs~combout\;
\ALT_INV_Mux85~1_combout\ <= NOT \Mux85~1_combout\;
\ALT_INV_Maths~0_combout\ <= NOT \Maths~0_combout\;
\ALT_INV_LessThan3~0_combout\ <= NOT \LessThan3~0_combout\;
\ALT_INV_Maths:solution[15]~q\ <= NOT \Maths:solution[15]~q\;
\ALT_INV_ShiftLeft0~5_combout\ <= NOT \ShiftLeft0~5_combout\;
\ALT_INV_ShiftLeft0~4_combout\ <= NOT \ShiftLeft0~4_combout\;
\ALT_INV_Bbus_shift~4_combout\ <= NOT \Bbus_shift~4_combout\;
\ALT_INV_Bbus_shift~3_combout\ <= NOT \Bbus_shift~3_combout\;
\ALT_INV_ShiftLeft0~3_combout\ <= NOT \ShiftLeft0~3_combout\;
\ALT_INV_ShiftLeft0~2_combout\ <= NOT \ShiftLeft0~2_combout\;
\ALT_INV_ShiftLeft0~1_combout\ <= NOT \ShiftLeft0~1_combout\;
\ALT_INV_ShiftLeft0~0_combout\ <= NOT \ShiftLeft0~0_combout\;
\ALT_INV_Bbus_shift~2_combout\ <= NOT \Bbus_shift~2_combout\;
\ALT_INV_Bbus_shift~1_combout\ <= NOT \Bbus_shift~1_combout\;
\ALT_INV_Mux94~0_combout\ <= NOT \Mux94~0_combout\;
\ALT_INV_Bbus_shift~0_combout\ <= NOT \Bbus_shift~0_combout\;
\ALT_INV_LessThan1~0_combout\ <= NOT \LessThan1~0_combout\;
\ALT_INV_ShiftRight0~0_combout\ <= NOT \ShiftRight0~0_combout\;
\ALT_INV_LessThan2~2_combout\ <= NOT \LessThan2~2_combout\;
\ALT_INV_LessThan2~1_combout\ <= NOT \LessThan2~1_combout\;
\ALT_INV_LessThan2~0_combout\ <= NOT \LessThan2~0_combout\;
\ALT_INV_Mux85~0_combout\ <= NOT \Mux85~0_combout\;
\ALT_INV_Abus[0]~_Duplicate_3_q\ <= NOT \Abus[0]~_Duplicate_3_q\;
\ALT_INV_Bbus[10]~_Duplicate_1_q\ <= NOT \Bbus[10]~_Duplicate_1_q\;
\ALT_INV_Bbus[9]~_Duplicate_1_q\ <= NOT \Bbus[9]~_Duplicate_1_q\;
\ALT_INV_Bbus[8]~_Duplicate_1_q\ <= NOT \Bbus[8]~_Duplicate_1_q\;
\ALT_INV_Bbus[7]~_Duplicate_1_q\ <= NOT \Bbus[7]~_Duplicate_1_q\;
\ALT_INV_Bbus[6]~_Duplicate_1_q\ <= NOT \Bbus[6]~_Duplicate_1_q\;
\ALT_INV_Bbus[5]~_Duplicate_1_q\ <= NOT \Bbus[5]~_Duplicate_1_q\;
\ALT_INV_Bbus[0]~_Duplicate_1_q\ <= NOT \Bbus[0]~_Duplicate_1_q\;
\ALT_INV_Mux85~5_combout\ <= NOT \Mux85~5_combout\;
\ALT_INV_Mux100~11_combout\ <= NOT \Mux100~11_combout\;
\ALT_INV_Maths~12_combout\ <= NOT \Maths~12_combout\;
\ALT_INV_Maths~8_combout\ <= NOT \Maths~8_combout\;
\ALT_INV_Mux70~26_combout\ <= NOT \Mux70~26_combout\;
\ALT_INV_Mux31~26_combout\ <= NOT \Mux31~26_combout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~61_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~61_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~57_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~57_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~57_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~57_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~53_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~53_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~53_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~53_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~53_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~49_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~49_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~49_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~49_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~49_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~45_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_3~45_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~45_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~45_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~45_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~41_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~41_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~41_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_3~41_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~41_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~41_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~41_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_3~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~37_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_3~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~33_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_13~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_3~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~29_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_13~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_3~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~25_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_13~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_3~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~21_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_13~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_3~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~17_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\;
\ALT_INV_Mult2~23\ <= NOT \Mult2~23\;
\ALT_INV_Mult2~22\ <= NOT \Mult2~22\;
\ALT_INV_Mult2~21\ <= NOT \Mult2~21\;
\ALT_INV_Mult2~20\ <= NOT \Mult2~20\;
\ALT_INV_Mult2~19\ <= NOT \Mult2~19\;
\ALT_INV_Mult2~18\ <= NOT \Mult2~18\;
\ALT_INV_Mult2~17\ <= NOT \Mult2~17\;
\ALT_INV_Mult2~16\ <= NOT \Mult2~16\;
\ALT_INV_Mult2~15\ <= NOT \Mult2~15\;
\ALT_INV_Mult2~14\ <= NOT \Mult2~14\;
\ALT_INV_Mult2~13\ <= NOT \Mult2~13\;
\ALT_INV_Mult2~12\ <= NOT \Mult2~12\;
\ALT_INV_Mult2~11\ <= NOT \Mult2~11\;
\ALT_INV_Mult2~10\ <= NOT \Mult2~10\;
\ALT_INV_Mult2~9\ <= NOT \Mult2~9\;
\ALT_INV_Mult2~8_resulta\ <= NOT \Mult2~8_resulta\;
\Div0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_13~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_3~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~13_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[0]~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_13~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[1]~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_3~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~9_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\;
\ALT_INV_Mux31~22_combout\ <= NOT \Mux31~22_combout\;
\ALT_INV_Mux31~18_combout\ <= NOT \Mux31~18_combout\;
\ALT_INV_Mux31~14_combout\ <= NOT \Mux31~14_combout\;
\ALT_INV_Mux62~23_combout\ <= NOT \Mux62~23_combout\;
\ALT_INV_Mux62~19_combout\ <= NOT \Mux62~19_combout\;
\ALT_INV_Mux62~15_combout\ <= NOT \Mux62~15_combout\;
\ALT_INV_Mux65~23_combout\ <= NOT \Mux65~23_combout\;
\ALT_INV_Mux65~19_combout\ <= NOT \Mux65~19_combout\;
\ALT_INV_Mux65~15_combout\ <= NOT \Mux65~15_combout\;
\ALT_INV_Mux70~22_combout\ <= NOT \Mux70~22_combout\;
\ALT_INV_Mux70~18_combout\ <= NOT \Mux70~18_combout\;
\ALT_INV_Mux70~14_combout\ <= NOT \Mux70~14_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[1]~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_13~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[2]~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_3~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[0]~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\;
\Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~61_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\;
\ALT_INV_Mux31~9_combout\ <= NOT \Mux31~9_combout\;
\ALT_INV_Mux31~5_combout\ <= NOT \Mux31~5_combout\;
\ALT_INV_Mux31~1_combout\ <= NOT \Mux31~1_combout\;
\ALT_INV_Mux62~10_combout\ <= NOT \Mux62~10_combout\;
\ALT_INV_Mux62~6_combout\ <= NOT \Mux62~6_combout\;
\ALT_INV_Mux62~2_combout\ <= NOT \Mux62~2_combout\;
\ALT_INV_Mux65~10_combout\ <= NOT \Mux65~10_combout\;
\ALT_INV_Mux65~6_combout\ <= NOT \Mux65~6_combout\;
\ALT_INV_Mux65~2_combout\ <= NOT \Mux65~2_combout\;
\ALT_INV_Mux70~9_combout\ <= NOT \Mux70~9_combout\;
\ALT_INV_Mux70~5_combout\ <= NOT \Mux70~5_combout\;
\ALT_INV_Mux70~1_combout\ <= NOT \Mux70~1_combout\;
\Div0|auto_generated|divider|ALT_INV_op_1~61_sumout\ <= NOT \Div0|auto_generated|divider|op_1~61_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\;
\ALT_INV_Add1~61_sumout\ <= NOT \Add1~61_sumout\;
\ALT_INV_Add2~61_sumout\ <= NOT \Add2~61_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~57_sumout\ <= NOT \Div0|auto_generated|divider|op_1~57_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_13~1_sumout\;
\ALT_INV_Add1~57_sumout\ <= NOT \Add1~57_sumout\;
\ALT_INV_Add2~57_sumout\ <= NOT \Add2~57_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~53_sumout\ <= NOT \Div0|auto_generated|divider|op_1~53_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~1_sumout\;
\ALT_INV_Add1~53_sumout\ <= NOT \Add1~53_sumout\;
\ALT_INV_Add2~53_sumout\ <= NOT \Add2~53_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~49_sumout\ <= NOT \Div0|auto_generated|divider|op_1~49_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\;
\ALT_INV_Add1~49_sumout\ <= NOT \Add1~49_sumout\;
\ALT_INV_Add2~49_sumout\ <= NOT \Add2~49_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~45_sumout\ <= NOT \Div0|auto_generated|divider|op_1~45_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~1_sumout\;
\ALT_INV_Add1~45_sumout\ <= NOT \Add1~45_sumout\;
\ALT_INV_Add2~45_sumout\ <= NOT \Add2~45_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~41_sumout\ <= NOT \Div0|auto_generated|divider|op_1~41_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~1_sumout\;
\ALT_INV_Add1~41_sumout\ <= NOT \Add1~41_sumout\;
\ALT_INV_Add2~41_sumout\ <= NOT \Add2~41_sumout\;
\ALT_INV_Add1~37_sumout\ <= NOT \Add1~37_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~37_sumout\ <= NOT \Div0|auto_generated|divider|op_1~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_8~1_sumout\;
\ALT_INV_Add2~37_sumout\ <= NOT \Add2~37_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~33_sumout\ <= NOT \Div0|auto_generated|divider|op_1~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~1_sumout\;
\ALT_INV_Add1~33_sumout\ <= NOT \Add1~33_sumout\;
\ALT_INV_Add2~33_sumout\ <= NOT \Add2~33_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~29_sumout\ <= NOT \Div0|auto_generated|divider|op_1~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~1_sumout\;
\ALT_INV_Add1~29_sumout\ <= NOT \Add1~29_sumout\;
\ALT_INV_Add2~29_sumout\ <= NOT \Add2~29_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~25_sumout\ <= NOT \Div0|auto_generated|divider|op_1~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_3~1_sumout\;
\ALT_INV_Add1~25_sumout\ <= NOT \Add1~25_sumout\;
\ALT_INV_Add2~25_sumout\ <= NOT \Add2~25_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~21_sumout\ <= NOT \Div0|auto_generated|divider|op_1~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~1_sumout\;
\ALT_INV_Add1~21_sumout\ <= NOT \Add1~21_sumout\;
\ALT_INV_Add2~21_sumout\ <= NOT \Add2~21_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~17_sumout\ <= NOT \Div0|auto_generated|divider|op_1~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~1_sumout\;
\ALT_INV_Add1~17_sumout\ <= NOT \Add1~17_sumout\;
\ALT_INV_Add2~17_sumout\ <= NOT \Add2~17_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\ <= NOT \Div0|auto_generated|divider|op_1~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~1_sumout\;
\ALT_INV_Add1~13_sumout\ <= NOT \Add1~13_sumout\;
\ALT_INV_Add2~13_sumout\ <= NOT \Add2~13_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\ <= NOT \Div0|auto_generated|divider|op_1~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~1_sumout\;
\ALT_INV_Add1~9_sumout\ <= NOT \Add1~9_sumout\;
\ALT_INV_Add2~9_sumout\ <= NOT \Add2~9_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\ <= NOT \Div0|auto_generated|divider|op_1~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~1_sumout\;
\ALT_INV_Add1~5_sumout\ <= NOT \Add1~5_sumout\;
\ALT_INV_Add2~5_sumout\ <= NOT \Add2~5_sumout\;
\ALT_INV_Mult1~22\ <= NOT \Mult1~22\;
\ALT_INV_Mult1~21\ <= NOT \Mult1~21\;
\ALT_INV_Mult1~20\ <= NOT \Mult1~20\;
\ALT_INV_Mult1~19\ <= NOT \Mult1~19\;
\ALT_INV_Mult1~18\ <= NOT \Mult1~18\;
\ALT_INV_Mult1~17\ <= NOT \Mult1~17\;
\ALT_INV_Mult1~16\ <= NOT \Mult1~16\;
\ALT_INV_Mult1~15\ <= NOT \Mult1~15\;
\ALT_INV_Mult1~14\ <= NOT \Mult1~14\;
\ALT_INV_Mult1~13\ <= NOT \Mult1~13\;
\ALT_INV_Mult1~12\ <= NOT \Mult1~12\;
\ALT_INV_Mult1~11\ <= NOT \Mult1~11\;
\ALT_INV_Mult1~10\ <= NOT \Mult1~10\;
\ALT_INV_Mult1~9\ <= NOT \Mult1~9\;
\ALT_INV_Mult1~8_resulta\ <= NOT \Mult1~8_resulta\;
\ALT_INV_clk~inputCLKENA0_outclk\ <= NOT \clk~inputCLKENA0_outclk\;
\ALT_INV_mmI[15]~input_o\ <= NOT \mmI[15]~input_o\;
\ALT_INV_mmI[14]~input_o\ <= NOT \mmI[14]~input_o\;
\ALT_INV_mmI[13]~input_o\ <= NOT \mmI[13]~input_o\;
\ALT_INV_mmI[12]~input_o\ <= NOT \mmI[12]~input_o\;
\ALT_INV_mmI[11]~input_o\ <= NOT \mmI[11]~input_o\;
\ALT_INV_mmI[10]~input_o\ <= NOT \mmI[10]~input_o\;
\ALT_INV_mmI[9]~input_o\ <= NOT \mmI[9]~input_o\;
\ALT_INV_mmI[8]~input_o\ <= NOT \mmI[8]~input_o\;
\ALT_INV_mmI[7]~input_o\ <= NOT \mmI[7]~input_o\;
\ALT_INV_mmI[6]~input_o\ <= NOT \mmI[6]~input_o\;
\ALT_INV_mmI[5]~input_o\ <= NOT \mmI[5]~input_o\;
\ALT_INV_mmI[4]~input_o\ <= NOT \mmI[4]~input_o\;
\ALT_INV_mmI[3]~input_o\ <= NOT \mmI[3]~input_o\;
\ALT_INV_mmI[2]~input_o\ <= NOT \mmI[2]~input_o\;
\ALT_INV_mmI[1]~input_o\ <= NOT \mmI[1]~input_o\;
\ALT_INV_micro_inst[20]~input_o\ <= NOT \micro_inst[20]~input_o\;
\ALT_INV_mmI[0]~input_o\ <= NOT \mmI[0]~input_o\;
\ALT_INV_micro_inst[31]~input_o\ <= NOT \micro_inst[31]~input_o\;
\ALT_INV_micro_inst[32]~input_o\ <= NOT \micro_inst[32]~input_o\;
\ALT_INV_micro_inst[28]~input_o\ <= NOT \micro_inst[28]~input_o\;
\ALT_INV_micro_inst[29]~input_o\ <= NOT \micro_inst[29]~input_o\;
\ALT_INV_micro_inst[30]~input_o\ <= NOT \micro_inst[30]~input_o\;
\ALT_INV_micro_inst[27]~input_o\ <= NOT \micro_inst[27]~input_o\;
\ALT_INV_micro_inst[25]~input_o\ <= NOT \micro_inst[25]~input_o\;
\ALT_INV_micro_inst[26]~input_o\ <= NOT \micro_inst[26]~input_o\;
\ALT_INV_micro_inst[22]~input_o\ <= NOT \micro_inst[22]~input_o\;
\ALT_INV_micro_inst[23]~input_o\ <= NOT \micro_inst[23]~input_o\;
\ALT_INV_micro_inst[24]~input_o\ <= NOT \micro_inst[24]~input_o\;
\ALT_INV_micro_inst[21]~input_o\ <= NOT \micro_inst[21]~input_o\;
\ALT_INV_reset~input_o\ <= NOT \reset~input_o\;
\ALT_INV_statusD~input_o\ <= NOT \statusD~input_o\;
\ALT_INV_micro_inst[19]~input_o\ <= NOT \micro_inst[19]~input_o\;
\ALT_INV_micro_inst[18]~input_o\ <= NOT \micro_inst[18]~input_o\;
\ALT_INV_micro_inst[16]~input_o\ <= NOT \micro_inst[16]~input_o\;
\ALT_INV_micro_inst[17]~input_o\ <= NOT \micro_inst[17]~input_o\;
\ALT_INV_micro_inst[14]~input_o\ <= NOT \micro_inst[14]~input_o\;
\ALT_INV_micro_inst[15]~input_o\ <= NOT \micro_inst[15]~input_o\;
\ALT_INV_Maths~7_combout\ <= NOT \Maths~7_combout\;
\ALT_INV_Maths~6_combout\ <= NOT \Maths~6_combout\;
\ALT_INV_Mux86~8_combout\ <= NOT \Mux86~8_combout\;
\ALT_INV_Mux87~8_combout\ <= NOT \Mux87~8_combout\;
\ALT_INV_Mux88~8_combout\ <= NOT \Mux88~8_combout\;
\ALT_INV_Mux89~7_combout\ <= NOT \Mux89~7_combout\;
\ALT_INV_Mux90~10_combout\ <= NOT \Mux90~10_combout\;
\ALT_INV_Mux91~7_combout\ <= NOT \Mux91~7_combout\;
\ALT_INV_Mux92~7_combout\ <= NOT \Mux92~7_combout\;
\ALT_INV_Mux93~10_combout\ <= NOT \Mux93~10_combout\;
\ALT_INV_Mux94~12_combout\ <= NOT \Mux94~12_combout\;
\ALT_INV_Mux95~7_combout\ <= NOT \Mux95~7_combout\;
\ALT_INV_Mux96~7_combout\ <= NOT \Mux96~7_combout\;
\ALT_INV_Mux97~7_combout\ <= NOT \Mux97~7_combout\;
\ALT_INV_Mux98~9_combout\ <= NOT \Mux98~9_combout\;
\ALT_INV_Mux98~8_combout\ <= NOT \Mux98~8_combout\;
\ALT_INV_Mux99~8_combout\ <= NOT \Mux99~8_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[208]~111_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[208]~111_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~110_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[209]~110_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[192]~109_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[192]~109_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[210]~108_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[210]~108_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~107_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[193]~107_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[176]~106_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[176]~106_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~105_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[211]~105_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[194]~104_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[194]~104_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~103_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[177]~103_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[160]~102_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[160]~102_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[212]~101_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[212]~101_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~100_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[195]~100_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[178]~99_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[178]~99_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[161]~98_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[161]~98_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~97_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[144]~97_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~96_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[213]~96_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[196]~95_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[196]~95_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[179]~94_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[179]~94_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[162]~93_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[162]~93_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[145]~92_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[145]~92_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~91_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[128]~91_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[214]~90_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[214]~90_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[197]~89_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[197]~89_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[180]~88_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[180]~88_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[163]~87_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[163]~87_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~86_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[146]~86_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[129]~85_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[129]~85_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~84_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[112]~84_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[215]~83_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[215]~83_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~82_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[198]~82_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~81_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[181]~81_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[164]~80_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[164]~80_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[147]~79_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[147]~79_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[130]~78_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[130]~78_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~77_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[113]~77_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[96]~76_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[96]~76_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~75_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[216]~75_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~74_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[199]~74_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[182]~73_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[182]~73_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[165]~72_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[165]~72_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~71_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[148]~71_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[131]~70_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[131]~70_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[114]~69_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[114]~69_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[97]~68_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[97]~68_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[80]~67_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[80]~67_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[217]~66_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[217]~66_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~65_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[200]~65_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~64_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[183]~64_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~63_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[166]~63_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[149]~62_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[149]~62_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[132]~61_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[132]~61_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~60_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[115]~60_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[98]~59_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[98]~59_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~58_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[81]~58_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[64]~57_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[64]~57_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~56_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[218]~56_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~55_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[201]~55_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[184]~54_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[184]~54_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[167]~53_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[167]~53_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[150]~52_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[150]~52_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[133]~51_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[133]~51_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[116]~50_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[116]~50_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~49_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[99]~49_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[82]~48_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[82]~48_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~47_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[65]~47_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[48]~46_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[48]~46_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[219]~45_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[219]~45_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~44_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[202]~44_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[185]~43_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[185]~43_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[168]~42_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[168]~42_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[151]~41_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[151]~41_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[134]~40_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[134]~40_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~39_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[117]~39_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[100]~38_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[100]~38_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[83]~37_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[83]~37_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~36_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[66]~36_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~35_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[49]~35_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~34_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[32]~34_combout\;
\ALT_INV_Equal4~3_combout\ <= NOT \Equal4~3_combout\;
\ALT_INV_Equal4~2_combout\ <= NOT \Equal4~2_combout\;
\ALT_INV_Equal4~1_combout\ <= NOT \Equal4~1_combout\;
\ALT_INV_Equal4~0_combout\ <= NOT \Equal4~0_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~33_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[220]~33_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[203]~32_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[203]~32_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[186]~31_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[186]~31_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[169]~30_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[169]~30_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[152]~29_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[152]~29_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~28_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[135]~28_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[118]~27_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[118]~27_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[101]~26_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[101]~26_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[84]~25_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[84]~25_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~24_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[67]~24_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~23_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[50]~23_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~22_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[33]~22_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~21_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[16]~21_combout\;
\ALT_INV_Mux85~4_combout\ <= NOT \Mux85~4_combout\;
\ALT_INV_Maths:random[15]~q\ <= NOT \Maths:random[15]~q\;
\ALT_INV_Mux102~1_combout\ <= NOT \Mux102~1_combout\;
\ALT_INV_Mux102~0_combout\ <= NOT \Mux102~0_combout\;
\ALT_INV_Maths:random[14]~q\ <= NOT \Maths:random[14]~q\;
\ALT_INV_Mux71~0_combout\ <= NOT \Mux71~0_combout\;
\ALT_INV_Mux103~1_combout\ <= NOT \Mux103~1_combout\;
\ALT_INV_Mux103~0_combout\ <= NOT \Mux103~0_combout\;
\ALT_INV_Maths:random[13]~q\ <= NOT \Maths:random[13]~q\;
\ALT_INV_Mux72~0_combout\ <= NOT \Mux72~0_combout\;
\ALT_INV_Mux104~1_combout\ <= NOT \Mux104~1_combout\;
\ALT_INV_Mux104~0_combout\ <= NOT \Mux104~0_combout\;
\ALT_INV_Maths:random[12]~q\ <= NOT \Maths:random[12]~q\;
\ALT_INV_Mux73~0_combout\ <= NOT \Mux73~0_combout\;
\ALT_INV_Mux105~1_combout\ <= NOT \Mux105~1_combout\;
\ALT_INV_Mux105~0_combout\ <= NOT \Mux105~0_combout\;
\ALT_INV_Maths:random[11]~q\ <= NOT \Maths:random[11]~q\;
\ALT_INV_Mux74~0_combout\ <= NOT \Mux74~0_combout\;
\ALT_INV_Mux106~1_combout\ <= NOT \Mux106~1_combout\;
\ALT_INV_Mux106~0_combout\ <= NOT \Mux106~0_combout\;
\ALT_INV_Maths:random[10]~q\ <= NOT \Maths:random[10]~q\;
\ALT_INV_Mux75~0_combout\ <= NOT \Mux75~0_combout\;
\ALT_INV_Mux107~1_combout\ <= NOT \Mux107~1_combout\;
\ALT_INV_Mux107~0_combout\ <= NOT \Mux107~0_combout\;
\ALT_INV_Maths:random[9]~q\ <= NOT \Maths:random[9]~q\;
\ALT_INV_Mux76~0_combout\ <= NOT \Mux76~0_combout\;
\ALT_INV_Mux108~1_combout\ <= NOT \Mux108~1_combout\;
\ALT_INV_Mux108~0_combout\ <= NOT \Mux108~0_combout\;
\ALT_INV_Maths:random[8]~q\ <= NOT \Maths:random[8]~q\;
\ALT_INV_Mux77~0_combout\ <= NOT \Mux77~0_combout\;
\ALT_INV_Mux93~9_combout\ <= NOT \Mux93~9_combout\;
\ALT_INV_Maths:random[7]~q\ <= NOT \Maths:random[7]~q\;
\ALT_INV_Mux93~8_combout\ <= NOT \Mux93~8_combout\;
\ALT_INV_Mux110~1_combout\ <= NOT \Mux110~1_combout\;
\ALT_INV_Mux110~0_combout\ <= NOT \Mux110~0_combout\;
\ALT_INV_Maths:random[6]~q\ <= NOT \Maths:random[6]~q\;
\ALT_INV_Mux78~0_combout\ <= NOT \Mux78~0_combout\;
\ALT_INV_Mux111~1_combout\ <= NOT \Mux111~1_combout\;
\ALT_INV_Mux111~0_combout\ <= NOT \Mux111~0_combout\;
\ALT_INV_Maths:random[5]~q\ <= NOT \Maths:random[5]~q\;
\ALT_INV_Mux79~0_combout\ <= NOT \Mux79~0_combout\;
\ALT_INV_Mux112~1_combout\ <= NOT \Mux112~1_combout\;
\ALT_INV_Mux112~0_combout\ <= NOT \Mux112~0_combout\;
\ALT_INV_Maths:random[4]~q\ <= NOT \Maths:random[4]~q\;
\ALT_INV_Mux80~0_combout\ <= NOT \Mux80~0_combout\;
\ALT_INV_Mux113~1_combout\ <= NOT \Mux113~1_combout\;
\ALT_INV_Mux113~0_combout\ <= NOT \Mux113~0_combout\;
\ALT_INV_Maths:random[3]~q\ <= NOT \Maths:random[3]~q\;
\ALT_INV_Mux81~0_combout\ <= NOT \Mux81~0_combout\;
\ALT_INV_Mux114~1_combout\ <= NOT \Mux114~1_combout\;
\ALT_INV_Mux114~0_combout\ <= NOT \Mux114~0_combout\;
\ALT_INV_Maths:random[2]~q\ <= NOT \Maths:random[2]~q\;
\ALT_INV_Mux82~0_combout\ <= NOT \Mux82~0_combout\;
\ALT_INV_Mux115~1_combout\ <= NOT \Mux115~1_combout\;
\ALT_INV_Mux115~0_combout\ <= NOT \Mux115~0_combout\;
\ALT_INV_Maths:random[1]~q\ <= NOT \Maths:random[1]~q\;
\ALT_INV_Mux83~0_combout\ <= NOT \Mux83~0_combout\;
\ALT_INV_Mux100~10_combout\ <= NOT \Mux100~10_combout\;
\ALT_INV_Maths:random[0]~q\ <= NOT \Maths:random[0]~q\;
\ALT_INV_Mux84~0_combout\ <= NOT \Mux84~0_combout\;
\ALT_INV_Mux100~9_combout\ <= NOT \Mux100~9_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[221]~20_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[221]~20_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[221]~19_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[221]~19_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~18_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[204]~18_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[187]~17_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[187]~17_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[170]~16_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[170]~16_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~15_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[153]~15_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[136]~14_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[136]~14_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[119]~13_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[119]~13_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~12_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[102]~12_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~11_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[85]~11_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[68]~10_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[68]~10_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~9_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[51]~9_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[34]~8_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[34]~8_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~7_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[17]~7_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[0]~6_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[0]~6_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~5_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[17]~5_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~4_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[51]~4_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~3_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[85]~3_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[119]~2_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[119]~2_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~1_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[153]~1_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[187]~0_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[187]~0_combout\;
\ALT_INV_Cbusi~15_combout\ <= NOT \Cbusi~15_combout\;
ALT_INV_ALUout(15) <= NOT ALUout(15);
\ALT_INV_CMUX:Cbusi[15]~q\ <= NOT \CMUX:Cbusi[15]~q\;
\ALT_INV_Cbusi~14_combout\ <= NOT \Cbusi~14_combout\;
ALT_INV_ALUout(14) <= NOT ALUout(14);
\ALT_INV_CMUX:Cbusi[14]~q\ <= NOT \CMUX:Cbusi[14]~q\;
\ALT_INV_Cbusi~13_combout\ <= NOT \Cbusi~13_combout\;
ALT_INV_ALUout(13) <= NOT ALUout(13);
\ALT_INV_CMUX:Cbusi[13]~q\ <= NOT \CMUX:Cbusi[13]~q\;
\ALT_INV_Cbusi~12_combout\ <= NOT \Cbusi~12_combout\;
ALT_INV_ALUout(12) <= NOT ALUout(12);
\ALT_INV_CMUX:Cbusi[12]~q\ <= NOT \CMUX:Cbusi[12]~q\;
\ALT_INV_Cbusi~11_combout\ <= NOT \Cbusi~11_combout\;
ALT_INV_ALUout(11) <= NOT ALUout(11);
\ALT_INV_CMUX:Cbusi[11]~q\ <= NOT \CMUX:Cbusi[11]~q\;
\ALT_INV_Cbusi~10_combout\ <= NOT \Cbusi~10_combout\;
ALT_INV_ALUout(10) <= NOT ALUout(10);
\ALT_INV_CMUX:Cbusi[10]~q\ <= NOT \CMUX:Cbusi[10]~q\;
\ALT_INV_Cbusi~9_combout\ <= NOT \Cbusi~9_combout\;
ALT_INV_ALUout(9) <= NOT ALUout(9);
\ALT_INV_CMUX:Cbusi[9]~q\ <= NOT \CMUX:Cbusi[9]~q\;
\ALT_INV_Cbusi~8_combout\ <= NOT \Cbusi~8_combout\;
ALT_INV_ALUout(8) <= NOT ALUout(8);
\ALT_INV_CMUX:Cbusi[8]~q\ <= NOT \CMUX:Cbusi[8]~q\;
\ALT_INV_Cbusi~7_combout\ <= NOT \Cbusi~7_combout\;
ALT_INV_ALUout(7) <= NOT ALUout(7);
\ALT_INV_CMUX:Cbusi[7]~q\ <= NOT \CMUX:Cbusi[7]~q\;
\ALT_INV_Cbusi~6_combout\ <= NOT \Cbusi~6_combout\;
ALT_INV_ALUout(6) <= NOT ALUout(6);
\ALT_INV_CMUX:Cbusi[6]~q\ <= NOT \CMUX:Cbusi[6]~q\;
\ALT_INV_Cbusi~5_combout\ <= NOT \Cbusi~5_combout\;
ALT_INV_ALUout(5) <= NOT ALUout(5);
\ALT_INV_CMUX:Cbusi[5]~q\ <= NOT \CMUX:Cbusi[5]~q\;
\ALT_INV_Cbusi~4_combout\ <= NOT \Cbusi~4_combout\;
ALT_INV_ALUout(4) <= NOT ALUout(4);
\ALT_INV_CMUX:Cbusi[4]~q\ <= NOT \CMUX:Cbusi[4]~q\;
\ALT_INV_Cbusi~3_combout\ <= NOT \Cbusi~3_combout\;
ALT_INV_ALUout(3) <= NOT ALUout(3);
\ALT_INV_CMUX:Cbusi[3]~q\ <= NOT \CMUX:Cbusi[3]~q\;
\ALT_INV_Cbusi~2_combout\ <= NOT \Cbusi~2_combout\;
ALT_INV_ALUout(2) <= NOT ALUout(2);
\ALT_INV_CMUX:Cbusi[2]~q\ <= NOT \CMUX:Cbusi[2]~q\;
\ALT_INV_Cbusi~1_combout\ <= NOT \Cbusi~1_combout\;
ALT_INV_ALUout(1) <= NOT ALUout(1);
\ALT_INV_CMUX:Cbusi[1]~q\ <= NOT \CMUX:Cbusi[1]~q\;
\ALT_INV_reg[31][0]~93_combout\ <= NOT \reg[31][0]~93_combout\;
\ALT_INV_reg[15][0]~91_combout\ <= NOT \reg[15][0]~91_combout\;
\ALT_INV_reg[30][0]~89_combout\ <= NOT \reg[30][0]~89_combout\;
\ALT_INV_reg[30][0]~88_combout\ <= NOT \reg[30][0]~88_combout\;
\ALT_INV_reg[14][0]~86_combout\ <= NOT \reg[14][0]~86_combout\;
\ALT_INV_reg[29][0]~84_combout\ <= NOT \reg[29][0]~84_combout\;
\ALT_INV_reg[29][0]~83_combout\ <= NOT \reg[29][0]~83_combout\;
\ALT_INV_reg[13][0]~81_combout\ <= NOT \reg[13][0]~81_combout\;
\ALT_INV_reg[28][0]~79_combout\ <= NOT \reg[28][0]~79_combout\;
\ALT_INV_reg[28][0]~78_combout\ <= NOT \reg[28][0]~78_combout\;
\ALT_INV_reg[12][0]~76_combout\ <= NOT \reg[12][0]~76_combout\;
\ALT_INV_reg[27][0]~74_combout\ <= NOT \reg[27][0]~74_combout\;
\ALT_INV_reg[11][0]~72_combout\ <= NOT \reg[11][0]~72_combout\;
\ALT_INV_reg[26][0]~70_combout\ <= NOT \reg[26][0]~70_combout\;
\ALT_INV_reg[26][0]~69_combout\ <= NOT \reg[26][0]~69_combout\;
\ALT_INV_reg[10][0]~67_combout\ <= NOT \reg[10][0]~67_combout\;
\ALT_INV_reg[25][0]~65_combout\ <= NOT \reg[25][0]~65_combout\;
\ALT_INV_reg[9][0]~63_combout\ <= NOT \reg[9][0]~63_combout\;
\ALT_INV_reg[24][0]~61_combout\ <= NOT \reg[24][0]~61_combout\;
\ALT_INV_reg[24][0]~60_combout\ <= NOT \reg[24][0]~60_combout\;
\ALT_INV_reg[24][0]~59_combout\ <= NOT \reg[24][0]~59_combout\;
\ALT_INV_reg[8][0]~57_combout\ <= NOT \reg[8][0]~57_combout\;
\ALT_INV_reg[8][0]~56_combout\ <= NOT \reg[8][0]~56_combout\;
\ALT_INV_Abus[6]~244_combout\ <= NOT \Abus[6]~244_combout\;
\ALT_INV_reg[8][0]~55_combout\ <= NOT \reg[8][0]~55_combout\;
\ALT_INV_reg[23][0]~53_combout\ <= NOT \reg[23][0]~53_combout\;
\ALT_INV_reg[22][0]~51_combout\ <= NOT \reg[22][0]~51_combout\;
\ALT_INV_reg[21][0]~49_combout\ <= NOT \reg[21][0]~49_combout\;
\ALT_INV_reg[21][0]~48_combout\ <= NOT \reg[21][0]~48_combout\;
\ALT_INV_reg[20][0]~46_combout\ <= NOT \reg[20][0]~46_combout\;
\ALT_INV_reg[20][0]~45_combout\ <= NOT \reg[20][0]~45_combout\;
\ALT_INV_reg[20][0]~44_combout\ <= NOT \reg[20][0]~44_combout\;
\ALT_INV_reg[19][0]~42_combout\ <= NOT \reg[19][0]~42_combout\;
\ALT_INV_reg[19][0]~41_combout\ <= NOT \reg[19][0]~41_combout\;
\ALT_INV_reg[18][0]~39_combout\ <= NOT \reg[18][0]~39_combout\;
\ALT_INV_reg[18][0]~38_combout\ <= NOT \reg[18][0]~38_combout\;
\ALT_INV_reg[19][0]~37_combout\ <= NOT \reg[19][0]~37_combout\;
\ALT_INV_reg[17][0]~35_combout\ <= NOT \reg[17][0]~35_combout\;
\ALT_INV_reg[17][0]~34_combout\ <= NOT \reg[17][0]~34_combout\;
\ALT_INV_reg[17][0]~33_combout\ <= NOT \reg[17][0]~33_combout\;
\ALT_INV_reg[16][0]~31_combout\ <= NOT \reg[16][0]~31_combout\;
\ALT_INV_reg[16][0]~30_combout\ <= NOT \reg[16][0]~30_combout\;
\ALT_INV_reg[16][0]~29_combout\ <= NOT \reg[16][0]~29_combout\;
\ALT_INV_reg[16][0]~28_combout\ <= NOT \reg[16][0]~28_combout\;
\ALT_INV_reg[3][0]~26_combout\ <= NOT \reg[3][0]~26_combout\;
\ALT_INV_reg[3][0]~25_combout\ <= NOT \reg[3][0]~25_combout\;
\ALT_INV_reg[3][0]~24_combout\ <= NOT \reg[3][0]~24_combout\;
\ALT_INV_reg[2][0]~22_combout\ <= NOT \reg[2][0]~22_combout\;
\ALT_INV_reg[2][0]~21_combout\ <= NOT \reg[2][0]~21_combout\;
\ALT_INV_reg[2][0]~20_combout\ <= NOT \reg[2][0]~20_combout\;
\ALT_INV_reg[18][0]~19_combout\ <= NOT \reg[18][0]~19_combout\;
\ALT_INV_reg[7][0]~16_combout\ <= NOT \reg[7][0]~16_combout\;
\ALT_INV_reg[7][0]~15_combout\ <= NOT \reg[7][0]~15_combout\;
\ALT_INV_reg[7][0]~14_combout\ <= NOT \reg[7][0]~14_combout\;
\ALT_INV_reg[5][0]~12_combout\ <= NOT \reg[5][0]~12_combout\;
\ALT_INV_reg[5][0]~11_combout\ <= NOT \reg[5][0]~11_combout\;
\ALT_INV_reg[6][0]~9_combout\ <= NOT \reg[6][0]~9_combout\;
\ALT_INV_reg[6][0]~8_combout\ <= NOT \reg[6][0]~8_combout\;
\ALT_INV_reg[6][0]~7_combout\ <= NOT \reg[6][0]~7_combout\;
\ALT_INV_reg[6][0]~6_combout\ <= NOT \reg[6][0]~6_combout\;
\ALT_INV_reg[6][0]~5_combout\ <= NOT \reg[6][0]~5_combout\;
\ALT_INV_reg[16][0]~4_combout\ <= NOT \reg[16][0]~4_combout\;
\ALT_INV_reg[4][0]~2_combout\ <= NOT \reg[4][0]~2_combout\;
\ALT_INV_reg[4][0]~1_combout\ <= NOT \reg[4][0]~1_combout\;
\ALT_INV_reg[4][0]~0_combout\ <= NOT \reg[4][0]~0_combout\;
\ALT_INV_Cbusi~0_combout\ <= NOT \Cbusi~0_combout\;
ALT_INV_ALUout(0) <= NOT ALUout(0);
\ALT_INV_CMUX:Cbusi[0]~q\ <= NOT \CMUX:Cbusi[0]~q\;
\ALT_INV_Abus~243_combout\ <= NOT \Abus~243_combout\;
\ALT_INV_Abus~242_combout\ <= NOT \Abus~242_combout\;
\ALT_INV_Abus~241_combout\ <= NOT \Abus~241_combout\;
\ALT_INV_Abus~240_combout\ <= NOT \Abus~240_combout\;
\ALT_INV_Abus~239_combout\ <= NOT \Abus~239_combout\;
\ALT_INV_Abus~238_combout\ <= NOT \Abus~238_combout\;
\ALT_INV_Abus~237_combout\ <= NOT \Abus~237_combout\;
\ALT_INV_Abus~236_combout\ <= NOT \Abus~236_combout\;
\ALT_INV_Abus~235_combout\ <= NOT \Abus~235_combout\;
\ALT_INV_Abus~234_combout\ <= NOT \Abus~234_combout\;
\ALT_INV_Abus~233_combout\ <= NOT \Abus~233_combout\;
\ALT_INV_Abus~232_combout\ <= NOT \Abus~232_combout\;
\ALT_INV_Abus~231_combout\ <= NOT \Abus~231_combout\;
\ALT_INV_Abus~230_combout\ <= NOT \Abus~230_combout\;
\ALT_INV_Abus~229_combout\ <= NOT \Abus~229_combout\;
\ALT_INV_Abus~228_combout\ <= NOT \Abus~228_combout\;
\ALT_INV_Abus~227_combout\ <= NOT \Abus~227_combout\;
\ALT_INV_Abus~226_combout\ <= NOT \Abus~226_combout\;
\ALT_INV_Abus~225_combout\ <= NOT \Abus~225_combout\;
\ALT_INV_Abus~224_combout\ <= NOT \Abus~224_combout\;
\ALT_INV_Abus~223_combout\ <= NOT \Abus~223_combout\;
\ALT_INV_Abus~222_combout\ <= NOT \Abus~222_combout\;
\ALT_INV_Abus~221_combout\ <= NOT \Abus~221_combout\;
\ALT_INV_Abus~220_combout\ <= NOT \Abus~220_combout\;
\ALT_INV_Abus~219_combout\ <= NOT \Abus~219_combout\;
\ALT_INV_Abus~218_combout\ <= NOT \Abus~218_combout\;
\ALT_INV_Abus~217_combout\ <= NOT \Abus~217_combout\;
\ALT_INV_Abus~216_combout\ <= NOT \Abus~216_combout\;
\ALT_INV_Abus~215_combout\ <= NOT \Abus~215_combout\;
\ALT_INV_Abus~214_combout\ <= NOT \Abus~214_combout\;
\ALT_INV_Abus~213_combout\ <= NOT \Abus~213_combout\;
\ALT_INV_Abus~212_combout\ <= NOT \Abus~212_combout\;
\ALT_INV_Abus~211_combout\ <= NOT \Abus~211_combout\;
\ALT_INV_Abus~210_combout\ <= NOT \Abus~210_combout\;
\ALT_INV_Abus~209_combout\ <= NOT \Abus~209_combout\;
\ALT_INV_Abus~208_combout\ <= NOT \Abus~208_combout\;
\ALT_INV_Abus~207_combout\ <= NOT \Abus~207_combout\;
\ALT_INV_Abus~206_combout\ <= NOT \Abus~206_combout\;
\ALT_INV_Abus~205_combout\ <= NOT \Abus~205_combout\;
\ALT_INV_Abus~204_combout\ <= NOT \Abus~204_combout\;
\ALT_INV_Abus~203_combout\ <= NOT \Abus~203_combout\;
\ALT_INV_Abus~202_combout\ <= NOT \Abus~202_combout\;
\ALT_INV_Abus~201_combout\ <= NOT \Abus~201_combout\;
\ALT_INV_Abus~200_combout\ <= NOT \Abus~200_combout\;
\ALT_INV_Abus~199_combout\ <= NOT \Abus~199_combout\;
\ALT_INV_Abus~198_combout\ <= NOT \Abus~198_combout\;
\ALT_INV_Abus~197_combout\ <= NOT \Abus~197_combout\;
\ALT_INV_Abus~196_combout\ <= NOT \Abus~196_combout\;
\ALT_INV_Abus~195_combout\ <= NOT \Abus~195_combout\;
\ALT_INV_Abus~194_combout\ <= NOT \Abus~194_combout\;
\ALT_INV_Abus~193_combout\ <= NOT \Abus~193_combout\;
\ALT_INV_Abus~192_combout\ <= NOT \Abus~192_combout\;
\ALT_INV_Abus~191_combout\ <= NOT \Abus~191_combout\;
\ALT_INV_Abus~190_combout\ <= NOT \Abus~190_combout\;
\ALT_INV_Abus~189_combout\ <= NOT \Abus~189_combout\;
\ALT_INV_Abus~188_combout\ <= NOT \Abus~188_combout\;
\ALT_INV_Abus~187_combout\ <= NOT \Abus~187_combout\;
\ALT_INV_Abus~186_combout\ <= NOT \Abus~186_combout\;
\ALT_INV_Abus~185_combout\ <= NOT \Abus~185_combout\;
\ALT_INV_Abus~184_combout\ <= NOT \Abus~184_combout\;
\ALT_INV_Abus~183_combout\ <= NOT \Abus~183_combout\;
\ALT_INV_Abus~182_combout\ <= NOT \Abus~182_combout\;
\ALT_INV_Abus~181_combout\ <= NOT \Abus~181_combout\;
\ALT_INV_Abus~180_combout\ <= NOT \Abus~180_combout\;
\ALT_INV_Abus~179_combout\ <= NOT \Abus~179_combout\;
\ALT_INV_Abus~178_combout\ <= NOT \Abus~178_combout\;
\ALT_INV_Abus~177_combout\ <= NOT \Abus~177_combout\;
\ALT_INV_Abus~176_combout\ <= NOT \Abus~176_combout\;
\ALT_INV_Abus~175_combout\ <= NOT \Abus~175_combout\;
\ALT_INV_Abus~174_combout\ <= NOT \Abus~174_combout\;
\ALT_INV_Abus~173_combout\ <= NOT \Abus~173_combout\;
\ALT_INV_Abus~172_combout\ <= NOT \Abus~172_combout\;
\ALT_INV_Abus~171_combout\ <= NOT \Abus~171_combout\;
\ALT_INV_Abus~170_combout\ <= NOT \Abus~170_combout\;
\ALT_INV_Abus~169_combout\ <= NOT \Abus~169_combout\;
\ALT_INV_Abus~168_combout\ <= NOT \Abus~168_combout\;
\ALT_INV_Abus~167_combout\ <= NOT \Abus~167_combout\;
\ALT_INV_Abus~166_combout\ <= NOT \Abus~166_combout\;
\ALT_INV_Abus~165_combout\ <= NOT \Abus~165_combout\;
\ALT_INV_Abus~164_combout\ <= NOT \Abus~164_combout\;
\ALT_INV_Abus~163_combout\ <= NOT \Abus~163_combout\;
\ALT_INV_Abus~162_combout\ <= NOT \Abus~162_combout\;
\ALT_INV_Abus~161_combout\ <= NOT \Abus~161_combout\;
\ALT_INV_Abus~160_combout\ <= NOT \Abus~160_combout\;
\ALT_INV_Abus~159_combout\ <= NOT \Abus~159_combout\;
\ALT_INV_Abus~158_combout\ <= NOT \Abus~158_combout\;
\ALT_INV_Abus~157_combout\ <= NOT \Abus~157_combout\;
\ALT_INV_Abus~156_combout\ <= NOT \Abus~156_combout\;
\ALT_INV_Abus~155_combout\ <= NOT \Abus~155_combout\;
\ALT_INV_Abus~154_combout\ <= NOT \Abus~154_combout\;
\ALT_INV_Abus~153_combout\ <= NOT \Abus~153_combout\;
\ALT_INV_Abus~152_combout\ <= NOT \Abus~152_combout\;
\ALT_INV_Abus~151_combout\ <= NOT \Abus~151_combout\;
\ALT_INV_Abus~150_combout\ <= NOT \Abus~150_combout\;
\ALT_INV_Abus~149_combout\ <= NOT \Abus~149_combout\;
\ALT_INV_Abus~148_combout\ <= NOT \Abus~148_combout\;
\ALT_INV_Abus~147_combout\ <= NOT \Abus~147_combout\;
\ALT_INV_Abus~146_combout\ <= NOT \Abus~146_combout\;
\ALT_INV_Abus~145_combout\ <= NOT \Abus~145_combout\;
\ALT_INV_Abus~144_combout\ <= NOT \Abus~144_combout\;
\ALT_INV_Abus~143_combout\ <= NOT \Abus~143_combout\;
\ALT_INV_Abus~142_combout\ <= NOT \Abus~142_combout\;
\ALT_INV_Abus~141_combout\ <= NOT \Abus~141_combout\;
\ALT_INV_Abus~140_combout\ <= NOT \Abus~140_combout\;
\ALT_INV_Abus~139_combout\ <= NOT \Abus~139_combout\;
\ALT_INV_Abus~138_combout\ <= NOT \Abus~138_combout\;
\ALT_INV_Abus~137_combout\ <= NOT \Abus~137_combout\;
\ALT_INV_Abus~136_combout\ <= NOT \Abus~136_combout\;
\ALT_INV_Abus~135_combout\ <= NOT \Abus~135_combout\;
\ALT_INV_Abus~134_combout\ <= NOT \Abus~134_combout\;
\ALT_INV_Abus~133_combout\ <= NOT \Abus~133_combout\;
\ALT_INV_Abus~132_combout\ <= NOT \Abus~132_combout\;
\ALT_INV_Abus~131_combout\ <= NOT \Abus~131_combout\;
\ALT_INV_Abus~130_combout\ <= NOT \Abus~130_combout\;
\ALT_INV_Abus~129_combout\ <= NOT \Abus~129_combout\;
\ALT_INV_Abus~128_combout\ <= NOT \Abus~128_combout\;
\ALT_INV_Abus~127_combout\ <= NOT \Abus~127_combout\;
\ALT_INV_Abus~126_combout\ <= NOT \Abus~126_combout\;
\ALT_INV_Abus~125_combout\ <= NOT \Abus~125_combout\;
\ALT_INV_Abus~124_combout\ <= NOT \Abus~124_combout\;
\ALT_INV_Abus~123_combout\ <= NOT \Abus~123_combout\;
\ALT_INV_Abus~122_combout\ <= NOT \Abus~122_combout\;
\ALT_INV_Abus~121_combout\ <= NOT \Abus~121_combout\;
\ALT_INV_Abus~120_combout\ <= NOT \Abus~120_combout\;
\ALT_INV_Abus~119_combout\ <= NOT \Abus~119_combout\;
\ALT_INV_Abus~118_combout\ <= NOT \Abus~118_combout\;
\ALT_INV_Abus~117_combout\ <= NOT \Abus~117_combout\;
\ALT_INV_Abus~116_combout\ <= NOT \Abus~116_combout\;
\ALT_INV_Abus~115_combout\ <= NOT \Abus~115_combout\;
\ALT_INV_Abus~114_combout\ <= NOT \Abus~114_combout\;
\ALT_INV_Abus~113_combout\ <= NOT \Abus~113_combout\;
\ALT_INV_Abus~112_combout\ <= NOT \Abus~112_combout\;
\ALT_INV_Abus~111_combout\ <= NOT \Abus~111_combout\;
\ALT_INV_Abus~110_combout\ <= NOT \Abus~110_combout\;
\ALT_INV_Abus~109_combout\ <= NOT \Abus~109_combout\;
\ALT_INV_Abus~108_combout\ <= NOT \Abus~108_combout\;
\ALT_INV_Abus~107_combout\ <= NOT \Abus~107_combout\;
\ALT_INV_Abus~106_combout\ <= NOT \Abus~106_combout\;
\ALT_INV_Abus~105_combout\ <= NOT \Abus~105_combout\;
\ALT_INV_Abus~104_combout\ <= NOT \Abus~104_combout\;
\ALT_INV_Abus~103_combout\ <= NOT \Abus~103_combout\;
\ALT_INV_Abus~102_combout\ <= NOT \Abus~102_combout\;
\ALT_INV_Abus~101_combout\ <= NOT \Abus~101_combout\;
\ALT_INV_Abus~100_combout\ <= NOT \Abus~100_combout\;
\ALT_INV_Abus~99_combout\ <= NOT \Abus~99_combout\;
\ALT_INV_Abus~98_combout\ <= NOT \Abus~98_combout\;
\ALT_INV_Abus~97_combout\ <= NOT \Abus~97_combout\;
\ALT_INV_Abus~96_combout\ <= NOT \Abus~96_combout\;
\ALT_INV_Abus~95_combout\ <= NOT \Abus~95_combout\;
\ALT_INV_Abus~94_combout\ <= NOT \Abus~94_combout\;
\ALT_INV_Abus~93_combout\ <= NOT \Abus~93_combout\;
\ALT_INV_Abus~92_combout\ <= NOT \Abus~92_combout\;
\ALT_INV_Abus~91_combout\ <= NOT \Abus~91_combout\;
\ALT_INV_Abus~90_combout\ <= NOT \Abus~90_combout\;
\ALT_INV_Abus~89_combout\ <= NOT \Abus~89_combout\;
\ALT_INV_Abus~88_combout\ <= NOT \Abus~88_combout\;
\ALT_INV_Abus~87_combout\ <= NOT \Abus~87_combout\;
\ALT_INV_Abus~86_combout\ <= NOT \Abus~86_combout\;
\ALT_INV_Abus~85_combout\ <= NOT \Abus~85_combout\;
\ALT_INV_Abus~84_combout\ <= NOT \Abus~84_combout\;
\ALT_INV_Abus~83_combout\ <= NOT \Abus~83_combout\;
\ALT_INV_Abus~82_combout\ <= NOT \Abus~82_combout\;
\ALT_INV_Abus~81_combout\ <= NOT \Abus~81_combout\;
\ALT_INV_Abus~80_combout\ <= NOT \Abus~80_combout\;
\ALT_INV_Abus~79_combout\ <= NOT \Abus~79_combout\;
\ALT_INV_Abus~78_combout\ <= NOT \Abus~78_combout\;
\ALT_INV_Abus~77_combout\ <= NOT \Abus~77_combout\;
\ALT_INV_Abus~76_combout\ <= NOT \Abus~76_combout\;
\ALT_INV_Abus~75_combout\ <= NOT \Abus~75_combout\;
\ALT_INV_Abus~74_combout\ <= NOT \Abus~74_combout\;
\ALT_INV_Abus~73_combout\ <= NOT \Abus~73_combout\;
\ALT_INV_Abus~72_combout\ <= NOT \Abus~72_combout\;
\ALT_INV_Abus~71_combout\ <= NOT \Abus~71_combout\;
\ALT_INV_Abus~70_combout\ <= NOT \Abus~70_combout\;
\ALT_INV_Abus~69_combout\ <= NOT \Abus~69_combout\;
\ALT_INV_Abus~68_combout\ <= NOT \Abus~68_combout\;
\ALT_INV_Abus~67_combout\ <= NOT \Abus~67_combout\;
\ALT_INV_Abus~66_combout\ <= NOT \Abus~66_combout\;
\ALT_INV_Abus~65_combout\ <= NOT \Abus~65_combout\;
\ALT_INV_Abus~64_combout\ <= NOT \Abus~64_combout\;
\ALT_INV_Abus~63_combout\ <= NOT \Abus~63_combout\;
\ALT_INV_Abus~62_combout\ <= NOT \Abus~62_combout\;
\ALT_INV_Abus~61_combout\ <= NOT \Abus~61_combout\;
\ALT_INV_Abus~60_combout\ <= NOT \Abus~60_combout\;
\ALT_INV_Abus~59_combout\ <= NOT \Abus~59_combout\;
\ALT_INV_Abus~58_combout\ <= NOT \Abus~58_combout\;
\ALT_INV_Abus~57_combout\ <= NOT \Abus~57_combout\;
\ALT_INV_Abus~56_combout\ <= NOT \Abus~56_combout\;
\ALT_INV_Abus~55_combout\ <= NOT \Abus~55_combout\;
\ALT_INV_Abus~54_combout\ <= NOT \Abus~54_combout\;
\ALT_INV_Abus~53_combout\ <= NOT \Abus~53_combout\;
\ALT_INV_Abus~52_combout\ <= NOT \Abus~52_combout\;
\ALT_INV_Abus~51_combout\ <= NOT \Abus~51_combout\;
\ALT_INV_Abus~50_combout\ <= NOT \Abus~50_combout\;
\ALT_INV_Abus~49_combout\ <= NOT \Abus~49_combout\;
\ALT_INV_Abus~48_combout\ <= NOT \Abus~48_combout\;
\ALT_INV_Abus~47_combout\ <= NOT \Abus~47_combout\;
\ALT_INV_Abus~46_combout\ <= NOT \Abus~46_combout\;
\ALT_INV_Abus~45_combout\ <= NOT \Abus~45_combout\;
\ALT_INV_Abus~44_combout\ <= NOT \Abus~44_combout\;
\ALT_INV_Abus~43_combout\ <= NOT \Abus~43_combout\;
\ALT_INV_Abus~42_combout\ <= NOT \Abus~42_combout\;
\ALT_INV_Abus~41_combout\ <= NOT \Abus~41_combout\;
\ALT_INV_Abus~40_combout\ <= NOT \Abus~40_combout\;
\ALT_INV_Abus~39_combout\ <= NOT \Abus~39_combout\;
\ALT_INV_Abus~38_combout\ <= NOT \Abus~38_combout\;
\ALT_INV_Abus~37_combout\ <= NOT \Abus~37_combout\;
\ALT_INV_Abus~36_combout\ <= NOT \Abus~36_combout\;
\ALT_INV_Abus~35_combout\ <= NOT \Abus~35_combout\;
\ALT_INV_Abus~34_combout\ <= NOT \Abus~34_combout\;
\ALT_INV_Abus~33_combout\ <= NOT \Abus~33_combout\;
\ALT_INV_Abus~32_combout\ <= NOT \Abus~32_combout\;
\ALT_INV_Abus~31_combout\ <= NOT \Abus~31_combout\;
\ALT_INV_Abus~30_combout\ <= NOT \Abus~30_combout\;
\ALT_INV_Abus~29_combout\ <= NOT \Abus~29_combout\;
\ALT_INV_Abus~28_combout\ <= NOT \Abus~28_combout\;
\ALT_INV_Abus~27_combout\ <= NOT \Abus~27_combout\;
\ALT_INV_Abus~26_combout\ <= NOT \Abus~26_combout\;
\ALT_INV_Abus~25_combout\ <= NOT \Abus~25_combout\;
\ALT_INV_Abus~24_combout\ <= NOT \Abus~24_combout\;
\ALT_INV_Abus~23_combout\ <= NOT \Abus~23_combout\;
\ALT_INV_Abus~22_combout\ <= NOT \Abus~22_combout\;
\ALT_INV_Abus~21_combout\ <= NOT \Abus~21_combout\;
\ALT_INV_Abus~20_combout\ <= NOT \Abus~20_combout\;
\ALT_INV_Abus[6]~19_combout\ <= NOT \Abus[6]~19_combout\;
\ALT_INV_Abus~18_combout\ <= NOT \Abus~18_combout\;
\ALT_INV_Abus~17_combout\ <= NOT \Abus~17_combout\;
\ALT_INV_Abus~16_combout\ <= NOT \Abus~16_combout\;
\ALT_INV_Abus~15_combout\ <= NOT \Abus~15_combout\;
\ALT_INV_Abus~14_combout\ <= NOT \Abus~14_combout\;
\ALT_INV_Abus~13_combout\ <= NOT \Abus~13_combout\;
\ALT_INV_Abus~12_combout\ <= NOT \Abus~12_combout\;
\ALT_INV_Abus~11_combout\ <= NOT \Abus~11_combout\;
\ALT_INV_Abus~10_combout\ <= NOT \Abus~10_combout\;
\ALT_INV_Abus~9_combout\ <= NOT \Abus~9_combout\;
\ALT_INV_Abus~8_combout\ <= NOT \Abus~8_combout\;
\ALT_INV_Abus[6]~7_combout\ <= NOT \Abus[6]~7_combout\;
\ALT_INV_Abus~6_combout\ <= NOT \Abus~6_combout\;
\ALT_INV_Abus~5_combout\ <= NOT \Abus~5_combout\;
\ALT_INV_Abus~4_combout\ <= NOT \Abus~4_combout\;
\ALT_INV_Abus~3_combout\ <= NOT \Abus~3_combout\;
\ALT_INV_Abus~2_combout\ <= NOT \Abus~2_combout\;
\ALT_INV_Abus~1_combout\ <= NOT \Abus~1_combout\;
\ALT_INV_Mux31~13_combout\ <= NOT \Mux31~13_combout\;
\ALT_INV_Mux31~0_combout\ <= NOT \Mux31~0_combout\;
\ALT_INV_Mux15~4_combout\ <= NOT \Mux15~4_combout\;
ALT_INV_instr(12) <= NOT instr(12);
ALT_INV_instr(11) <= NOT instr(11);
\ALT_INV_Mux15~3_combout\ <= NOT \Mux15~3_combout\;
\ALT_INV_Mux15~2_combout\ <= NOT \Mux15~2_combout\;
\ALT_INV_Mux15~1_combout\ <= NOT \Mux15~1_combout\;
\ALT_INV_Mux15~0_combout\ <= NOT \Mux15~0_combout\;
ALT_INV_instr(10) <= NOT instr(10);
\ALT_INV_Bbus~224_combout\ <= NOT \Bbus~224_combout\;
\ALT_INV_Bbus~223_combout\ <= NOT \Bbus~223_combout\;
\ALT_INV_Bbus~222_combout\ <= NOT \Bbus~222_combout\;
\ALT_INV_Mux32~15_combout\ <= NOT \Mux32~15_combout\;
\ALT_INV_Mux32~14_combout\ <= NOT \Mux32~14_combout\;
\ALT_INV_Mux32~13_combout\ <= NOT \Mux32~13_combout\;
\ALT_INV_Mux32~12_combout\ <= NOT \Mux32~12_combout\;
\ALT_INV_Bbus~221_combout\ <= NOT \Bbus~221_combout\;
\ALT_INV_Mux32~11_combout\ <= NOT \Mux32~11_combout\;
\ALT_INV_Mux32~10_combout\ <= NOT \Mux32~10_combout\;
\ALT_INV_Mux32~9_combout\ <= NOT \Mux32~9_combout\;
\ALT_INV_Mux32~8_combout\ <= NOT \Mux32~8_combout\;
\ALT_INV_Bbus~220_combout\ <= NOT \Bbus~220_combout\;
\ALT_INV_Mux32~7_combout\ <= NOT \Mux32~7_combout\;
\ALT_INV_Mux32~6_combout\ <= NOT \Mux32~6_combout\;
\ALT_INV_Mux32~5_combout\ <= NOT \Mux32~5_combout\;
\ALT_INV_Mux32~4_combout\ <= NOT \Mux32~4_combout\;
\ALT_INV_Bbus~219_combout\ <= NOT \Bbus~219_combout\;
\ALT_INV_Mux32~3_combout\ <= NOT \Mux32~3_combout\;
\ALT_INV_Mux32~2_combout\ <= NOT \Mux32~2_combout\;
\ALT_INV_Mux32~1_combout\ <= NOT \Mux32~1_combout\;
\ALT_INV_Mux32~0_combout\ <= NOT \Mux32~0_combout\;
\ALT_INV_Bbus~218_combout\ <= NOT \Bbus~218_combout\;
\ALT_INV_Bbus~217_combout\ <= NOT \Bbus~217_combout\;
\ALT_INV_reg[15][15]~q\ <= NOT \reg[15][15]~q\;
\ALT_INV_reg[14][15]~q\ <= NOT \reg[14][15]~q\;
\ALT_INV_reg[13][15]~q\ <= NOT \reg[13][15]~q\;
\ALT_INV_reg[12][15]~q\ <= NOT \reg[12][15]~q\;
\ALT_INV_Bbus~216_combout\ <= NOT \Bbus~216_combout\;
\ALT_INV_reg[11][15]~q\ <= NOT \reg[11][15]~q\;
\ALT_INV_reg[10][15]~q\ <= NOT \reg[10][15]~q\;
\ALT_INV_reg[9][15]~q\ <= NOT \reg[9][15]~q\;
\ALT_INV_reg[8][15]~q\ <= NOT \reg[8][15]~q\;
\ALT_INV_Bbus~215_combout\ <= NOT \Bbus~215_combout\;
\ALT_INV_reg[2][15]~q\ <= NOT \reg[2][15]~q\;
\ALT_INV_reg[3][15]~q\ <= NOT \reg[3][15]~q\;
\ALT_INV_Bbus~214_combout\ <= NOT \Bbus~214_combout\;
\ALT_INV_reg[7][15]~q\ <= NOT \reg[7][15]~q\;
\ALT_INV_reg[6][15]~q\ <= NOT \reg[6][15]~q\;
\ALT_INV_reg[5][15]~q\ <= NOT \reg[5][15]~q\;
\ALT_INV_reg[4][15]~q\ <= NOT \reg[4][15]~q\;
\ALT_INV_Bbus~213_combout\ <= NOT \Bbus~213_combout\;
\ALT_INV_Bbus~212_combout\ <= NOT \Bbus~212_combout\;
\ALT_INV_reg[31][15]~q\ <= NOT \reg[31][15]~q\;
\ALT_INV_reg[23][15]~q\ <= NOT \reg[23][15]~q\;
\ALT_INV_reg[29][15]~q\ <= NOT \reg[29][15]~q\;
\ALT_INV_reg[21][15]~q\ <= NOT \reg[21][15]~q\;
\ALT_INV_Bbus~211_combout\ <= NOT \Bbus~211_combout\;
\ALT_INV_reg[30][15]~q\ <= NOT \reg[30][15]~q\;
\ALT_INV_reg[22][15]~q\ <= NOT \reg[22][15]~q\;
\ALT_INV_reg[28][15]~q\ <= NOT \reg[28][15]~q\;
\ALT_INV_reg[20][15]~q\ <= NOT \reg[20][15]~q\;
\ALT_INV_Bbus~210_combout\ <= NOT \Bbus~210_combout\;
\ALT_INV_reg[27][15]~q\ <= NOT \reg[27][15]~q\;
\ALT_INV_reg[19][15]~q\ <= NOT \reg[19][15]~q\;
\ALT_INV_reg[25][15]~q\ <= NOT \reg[25][15]~q\;
\ALT_INV_reg[17][15]~q\ <= NOT \reg[17][15]~q\;
\ALT_INV_Bbus~209_combout\ <= NOT \Bbus~209_combout\;
\ALT_INV_reg[26][15]~q\ <= NOT \reg[26][15]~q\;
\ALT_INV_reg[18][15]~q\ <= NOT \reg[18][15]~q\;
\ALT_INV_reg[24][15]~q\ <= NOT \reg[24][15]~q\;
\ALT_INV_reg[16][15]~q\ <= NOT \reg[16][15]~q\;
\ALT_INV_Bbus~208_combout\ <= NOT \Bbus~208_combout\;
\ALT_INV_Bbus~207_combout\ <= NOT \Bbus~207_combout\;
\ALT_INV_Bbus~206_combout\ <= NOT \Bbus~206_combout\;
\ALT_INV_Mux33~15_combout\ <= NOT \Mux33~15_combout\;
\ALT_INV_Mux33~14_combout\ <= NOT \Mux33~14_combout\;
\ALT_INV_Mux33~13_combout\ <= NOT \Mux33~13_combout\;
\ALT_INV_Mux33~12_combout\ <= NOT \Mux33~12_combout\;
\ALT_INV_Bbus~205_combout\ <= NOT \Bbus~205_combout\;
\ALT_INV_Mux33~11_combout\ <= NOT \Mux33~11_combout\;
\ALT_INV_Mux33~10_combout\ <= NOT \Mux33~10_combout\;
\ALT_INV_Mux33~9_combout\ <= NOT \Mux33~9_combout\;
\ALT_INV_Mux33~8_combout\ <= NOT \Mux33~8_combout\;
\ALT_INV_Bbus~204_combout\ <= NOT \Bbus~204_combout\;
\ALT_INV_Mux33~7_combout\ <= NOT \Mux33~7_combout\;
\ALT_INV_Mux33~6_combout\ <= NOT \Mux33~6_combout\;
\ALT_INV_Mux33~5_combout\ <= NOT \Mux33~5_combout\;
\ALT_INV_Mux33~4_combout\ <= NOT \Mux33~4_combout\;
\ALT_INV_Bbus~203_combout\ <= NOT \Bbus~203_combout\;
\ALT_INV_Mux33~3_combout\ <= NOT \Mux33~3_combout\;
\ALT_INV_Mux33~2_combout\ <= NOT \Mux33~2_combout\;
\ALT_INV_Mux33~1_combout\ <= NOT \Mux33~1_combout\;
\ALT_INV_Mux33~0_combout\ <= NOT \Mux33~0_combout\;
\ALT_INV_Bbus~202_combout\ <= NOT \Bbus~202_combout\;
\ALT_INV_Bbus~201_combout\ <= NOT \Bbus~201_combout\;
\ALT_INV_reg[15][14]~q\ <= NOT \reg[15][14]~q\;
\ALT_INV_reg[14][14]~q\ <= NOT \reg[14][14]~q\;
\ALT_INV_reg[13][14]~q\ <= NOT \reg[13][14]~q\;
\ALT_INV_reg[12][14]~q\ <= NOT \reg[12][14]~q\;
\ALT_INV_Bbus~200_combout\ <= NOT \Bbus~200_combout\;
\ALT_INV_reg[11][14]~q\ <= NOT \reg[11][14]~q\;
\ALT_INV_reg[10][14]~q\ <= NOT \reg[10][14]~q\;
\ALT_INV_reg[9][14]~q\ <= NOT \reg[9][14]~q\;
\ALT_INV_reg[8][14]~q\ <= NOT \reg[8][14]~q\;
\ALT_INV_Bbus~199_combout\ <= NOT \Bbus~199_combout\;
\ALT_INV_reg[2][14]~q\ <= NOT \reg[2][14]~q\;
\ALT_INV_reg[3][14]~q\ <= NOT \reg[3][14]~q\;
\ALT_INV_Bbus~198_combout\ <= NOT \Bbus~198_combout\;
\ALT_INV_reg[7][14]~q\ <= NOT \reg[7][14]~q\;
\ALT_INV_reg[6][14]~q\ <= NOT \reg[6][14]~q\;
\ALT_INV_reg[5][14]~q\ <= NOT \reg[5][14]~q\;
\ALT_INV_reg[4][14]~q\ <= NOT \reg[4][14]~q\;
\ALT_INV_Bbus~197_combout\ <= NOT \Bbus~197_combout\;
\ALT_INV_Bbus~196_combout\ <= NOT \Bbus~196_combout\;
\ALT_INV_reg[31][14]~q\ <= NOT \reg[31][14]~q\;
\ALT_INV_reg[23][14]~q\ <= NOT \reg[23][14]~q\;
\ALT_INV_reg[27][14]~q\ <= NOT \reg[27][14]~q\;
\ALT_INV_reg[19][14]~q\ <= NOT \reg[19][14]~q\;
\ALT_INV_Bbus~195_combout\ <= NOT \Bbus~195_combout\;
\ALT_INV_reg[30][14]~q\ <= NOT \reg[30][14]~q\;
\ALT_INV_reg[22][14]~q\ <= NOT \reg[22][14]~q\;
\ALT_INV_reg[26][14]~q\ <= NOT \reg[26][14]~q\;
\ALT_INV_reg[18][14]~q\ <= NOT \reg[18][14]~q\;
\ALT_INV_Bbus~194_combout\ <= NOT \Bbus~194_combout\;
\ALT_INV_reg[29][14]~q\ <= NOT \reg[29][14]~q\;
\ALT_INV_reg[21][14]~q\ <= NOT \reg[21][14]~q\;
\ALT_INV_reg[25][14]~q\ <= NOT \reg[25][14]~q\;
\ALT_INV_reg[17][14]~q\ <= NOT \reg[17][14]~q\;
\ALT_INV_Bbus~193_combout\ <= NOT \Bbus~193_combout\;
\ALT_INV_reg[28][14]~q\ <= NOT \reg[28][14]~q\;
\ALT_INV_reg[20][14]~q\ <= NOT \reg[20][14]~q\;
\ALT_INV_reg[24][14]~q\ <= NOT \reg[24][14]~q\;
\ALT_INV_reg[16][14]~q\ <= NOT \reg[16][14]~q\;
\ALT_INV_Bbus~192_combout\ <= NOT \Bbus~192_combout\;
\ALT_INV_Bbus~191_combout\ <= NOT \Bbus~191_combout\;
\ALT_INV_Bbus~190_combout\ <= NOT \Bbus~190_combout\;
\ALT_INV_Mux34~15_combout\ <= NOT \Mux34~15_combout\;
\ALT_INV_Mux34~14_combout\ <= NOT \Mux34~14_combout\;
\ALT_INV_Mux34~13_combout\ <= NOT \Mux34~13_combout\;
\ALT_INV_Mux34~12_combout\ <= NOT \Mux34~12_combout\;
\ALT_INV_Bbus~189_combout\ <= NOT \Bbus~189_combout\;
\ALT_INV_Mux34~11_combout\ <= NOT \Mux34~11_combout\;
\ALT_INV_Mux34~10_combout\ <= NOT \Mux34~10_combout\;
\ALT_INV_Mux34~9_combout\ <= NOT \Mux34~9_combout\;
\ALT_INV_Mux34~8_combout\ <= NOT \Mux34~8_combout\;
\ALT_INV_Bbus~188_combout\ <= NOT \Bbus~188_combout\;
\ALT_INV_Mux34~7_combout\ <= NOT \Mux34~7_combout\;
\ALT_INV_Mux34~6_combout\ <= NOT \Mux34~6_combout\;
\ALT_INV_Mux34~5_combout\ <= NOT \Mux34~5_combout\;
\ALT_INV_Mux34~4_combout\ <= NOT \Mux34~4_combout\;
\ALT_INV_Bbus~187_combout\ <= NOT \Bbus~187_combout\;
\ALT_INV_Mux34~3_combout\ <= NOT \Mux34~3_combout\;
\ALT_INV_Mux34~2_combout\ <= NOT \Mux34~2_combout\;
\ALT_INV_Mux34~1_combout\ <= NOT \Mux34~1_combout\;
\ALT_INV_Mux34~0_combout\ <= NOT \Mux34~0_combout\;
\ALT_INV_Bbus~186_combout\ <= NOT \Bbus~186_combout\;
\ALT_INV_Bbus~185_combout\ <= NOT \Bbus~185_combout\;
\ALT_INV_reg[15][13]~q\ <= NOT \reg[15][13]~q\;
\ALT_INV_reg[14][13]~q\ <= NOT \reg[14][13]~q\;
\ALT_INV_reg[13][13]~q\ <= NOT \reg[13][13]~q\;
\ALT_INV_reg[12][13]~q\ <= NOT \reg[12][13]~q\;
\ALT_INV_Bbus~184_combout\ <= NOT \Bbus~184_combout\;
\ALT_INV_reg[11][13]~q\ <= NOT \reg[11][13]~q\;
\ALT_INV_reg[10][13]~q\ <= NOT \reg[10][13]~q\;
\ALT_INV_reg[9][13]~q\ <= NOT \reg[9][13]~q\;
\ALT_INV_reg[8][13]~q\ <= NOT \reg[8][13]~q\;
\ALT_INV_Bbus~183_combout\ <= NOT \Bbus~183_combout\;
\ALT_INV_reg[2][13]~q\ <= NOT \reg[2][13]~q\;
\ALT_INV_reg[3][13]~q\ <= NOT \reg[3][13]~q\;
\ALT_INV_Bbus~182_combout\ <= NOT \Bbus~182_combout\;
\ALT_INV_reg[7][13]~q\ <= NOT \reg[7][13]~q\;
\ALT_INV_reg[6][13]~q\ <= NOT \reg[6][13]~q\;
\ALT_INV_reg[5][13]~q\ <= NOT \reg[5][13]~q\;
\ALT_INV_reg[4][13]~q\ <= NOT \reg[4][13]~q\;
\ALT_INV_Bbus~181_combout\ <= NOT \Bbus~181_combout\;
\ALT_INV_Bbus~180_combout\ <= NOT \Bbus~180_combout\;
\ALT_INV_reg[31][13]~q\ <= NOT \reg[31][13]~q\;
\ALT_INV_reg[23][13]~q\ <= NOT \reg[23][13]~q\;
\ALT_INV_reg[27][13]~q\ <= NOT \reg[27][13]~q\;
\ALT_INV_reg[19][13]~q\ <= NOT \reg[19][13]~q\;
\ALT_INV_Bbus~179_combout\ <= NOT \Bbus~179_combout\;
\ALT_INV_reg[30][13]~q\ <= NOT \reg[30][13]~q\;
\ALT_INV_reg[22][13]~q\ <= NOT \reg[22][13]~q\;
\ALT_INV_reg[26][13]~q\ <= NOT \reg[26][13]~q\;
\ALT_INV_reg[18][13]~q\ <= NOT \reg[18][13]~q\;
\ALT_INV_Bbus~178_combout\ <= NOT \Bbus~178_combout\;
\ALT_INV_reg[29][13]~q\ <= NOT \reg[29][13]~q\;
\ALT_INV_reg[21][13]~q\ <= NOT \reg[21][13]~q\;
\ALT_INV_reg[25][13]~q\ <= NOT \reg[25][13]~q\;
\ALT_INV_reg[17][13]~q\ <= NOT \reg[17][13]~q\;
\ALT_INV_Bbus~177_combout\ <= NOT \Bbus~177_combout\;
\ALT_INV_reg[28][13]~q\ <= NOT \reg[28][13]~q\;
\ALT_INV_reg[20][13]~q\ <= NOT \reg[20][13]~q\;
\ALT_INV_reg[24][13]~q\ <= NOT \reg[24][13]~q\;
\ALT_INV_reg[16][13]~q\ <= NOT \reg[16][13]~q\;
\ALT_INV_Bbus~176_combout\ <= NOT \Bbus~176_combout\;
\ALT_INV_Bbus~175_combout\ <= NOT \Bbus~175_combout\;
\ALT_INV_Bbus~174_combout\ <= NOT \Bbus~174_combout\;
\ALT_INV_Mux35~15_combout\ <= NOT \Mux35~15_combout\;
\ALT_INV_Mux35~14_combout\ <= NOT \Mux35~14_combout\;
\ALT_INV_Mux35~13_combout\ <= NOT \Mux35~13_combout\;
\ALT_INV_Mux35~12_combout\ <= NOT \Mux35~12_combout\;
\ALT_INV_Bbus~173_combout\ <= NOT \Bbus~173_combout\;
\ALT_INV_Mux35~11_combout\ <= NOT \Mux35~11_combout\;
\ALT_INV_Mux35~10_combout\ <= NOT \Mux35~10_combout\;
\ALT_INV_Mux35~9_combout\ <= NOT \Mux35~9_combout\;
\ALT_INV_Mux35~8_combout\ <= NOT \Mux35~8_combout\;
\ALT_INV_Bbus~172_combout\ <= NOT \Bbus~172_combout\;
\ALT_INV_Mux35~7_combout\ <= NOT \Mux35~7_combout\;
\ALT_INV_Mux35~6_combout\ <= NOT \Mux35~6_combout\;
\ALT_INV_Mux35~5_combout\ <= NOT \Mux35~5_combout\;
\ALT_INV_Mux35~4_combout\ <= NOT \Mux35~4_combout\;
\ALT_INV_Bbus~171_combout\ <= NOT \Bbus~171_combout\;
\ALT_INV_Mux35~3_combout\ <= NOT \Mux35~3_combout\;
\ALT_INV_Mux35~2_combout\ <= NOT \Mux35~2_combout\;
\ALT_INV_Mux35~1_combout\ <= NOT \Mux35~1_combout\;
\ALT_INV_Mux35~0_combout\ <= NOT \Mux35~0_combout\;
\ALT_INV_Bbus~170_combout\ <= NOT \Bbus~170_combout\;
\ALT_INV_Bbus~169_combout\ <= NOT \Bbus~169_combout\;
\ALT_INV_reg[15][12]~q\ <= NOT \reg[15][12]~q\;
\ALT_INV_reg[14][12]~q\ <= NOT \reg[14][12]~q\;
\ALT_INV_reg[13][12]~q\ <= NOT \reg[13][12]~q\;
\ALT_INV_reg[12][12]~q\ <= NOT \reg[12][12]~q\;
\ALT_INV_Bbus~168_combout\ <= NOT \Bbus~168_combout\;
\ALT_INV_reg[11][12]~q\ <= NOT \reg[11][12]~q\;
\ALT_INV_reg[10][12]~q\ <= NOT \reg[10][12]~q\;
\ALT_INV_reg[9][12]~q\ <= NOT \reg[9][12]~q\;
\ALT_INV_reg[8][12]~q\ <= NOT \reg[8][12]~q\;
\ALT_INV_Bbus~167_combout\ <= NOT \Bbus~167_combout\;
\ALT_INV_reg[2][12]~q\ <= NOT \reg[2][12]~q\;
\ALT_INV_reg[3][12]~q\ <= NOT \reg[3][12]~q\;
\ALT_INV_Bbus~166_combout\ <= NOT \Bbus~166_combout\;
\ALT_INV_reg[7][12]~q\ <= NOT \reg[7][12]~q\;
\ALT_INV_reg[6][12]~q\ <= NOT \reg[6][12]~q\;
\ALT_INV_reg[5][12]~q\ <= NOT \reg[5][12]~q\;
\ALT_INV_reg[4][12]~q\ <= NOT \reg[4][12]~q\;
\ALT_INV_Bbus~165_combout\ <= NOT \Bbus~165_combout\;
\ALT_INV_Bbus~164_combout\ <= NOT \Bbus~164_combout\;
\ALT_INV_reg[31][12]~q\ <= NOT \reg[31][12]~q\;
\ALT_INV_reg[23][12]~q\ <= NOT \reg[23][12]~q\;
\ALT_INV_reg[27][12]~q\ <= NOT \reg[27][12]~q\;
\ALT_INV_reg[19][12]~q\ <= NOT \reg[19][12]~q\;
\ALT_INV_Bbus~163_combout\ <= NOT \Bbus~163_combout\;
\ALT_INV_reg[30][12]~q\ <= NOT \reg[30][12]~q\;
\ALT_INV_reg[22][12]~q\ <= NOT \reg[22][12]~q\;
\ALT_INV_reg[26][12]~q\ <= NOT \reg[26][12]~q\;
\ALT_INV_reg[18][12]~q\ <= NOT \reg[18][12]~q\;
\ALT_INV_Bbus~162_combout\ <= NOT \Bbus~162_combout\;
\ALT_INV_reg[29][12]~q\ <= NOT \reg[29][12]~q\;
\ALT_INV_reg[21][12]~q\ <= NOT \reg[21][12]~q\;
\ALT_INV_reg[25][12]~q\ <= NOT \reg[25][12]~q\;
\ALT_INV_reg[17][12]~q\ <= NOT \reg[17][12]~q\;
\ALT_INV_Bbus~161_combout\ <= NOT \Bbus~161_combout\;
\ALT_INV_reg[28][12]~q\ <= NOT \reg[28][12]~q\;
\ALT_INV_reg[20][12]~q\ <= NOT \reg[20][12]~q\;
\ALT_INV_reg[24][12]~q\ <= NOT \reg[24][12]~q\;
\ALT_INV_reg[16][12]~q\ <= NOT \reg[16][12]~q\;
\ALT_INV_Bbus~160_combout\ <= NOT \Bbus~160_combout\;
\ALT_INV_Bbus~159_combout\ <= NOT \Bbus~159_combout\;
\ALT_INV_Bbus~158_combout\ <= NOT \Bbus~158_combout\;
\ALT_INV_Bbus~157_combout\ <= NOT \Bbus~157_combout\;
\ALT_INV_Mux36~15_combout\ <= NOT \Mux36~15_combout\;
\ALT_INV_Mux36~14_combout\ <= NOT \Mux36~14_combout\;
\ALT_INV_Mux36~13_combout\ <= NOT \Mux36~13_combout\;
\ALT_INV_Mux36~12_combout\ <= NOT \Mux36~12_combout\;
\ALT_INV_Bbus~156_combout\ <= NOT \Bbus~156_combout\;
\ALT_INV_Mux36~11_combout\ <= NOT \Mux36~11_combout\;
\ALT_INV_Mux36~10_combout\ <= NOT \Mux36~10_combout\;
\ALT_INV_Mux36~9_combout\ <= NOT \Mux36~9_combout\;
\ALT_INV_Mux36~8_combout\ <= NOT \Mux36~8_combout\;
\ALT_INV_Bbus~155_combout\ <= NOT \Bbus~155_combout\;
\ALT_INV_Mux36~7_combout\ <= NOT \Mux36~7_combout\;
\ALT_INV_Mux36~6_combout\ <= NOT \Mux36~6_combout\;
\ALT_INV_Mux36~5_combout\ <= NOT \Mux36~5_combout\;
\ALT_INV_Mux36~4_combout\ <= NOT \Mux36~4_combout\;
\ALT_INV_Bbus~154_combout\ <= NOT \Bbus~154_combout\;
\ALT_INV_Mux36~3_combout\ <= NOT \Mux36~3_combout\;
\ALT_INV_Mux36~2_combout\ <= NOT \Mux36~2_combout\;
\ALT_INV_Mux36~1_combout\ <= NOT \Mux36~1_combout\;
\ALT_INV_Mux36~0_combout\ <= NOT \Mux36~0_combout\;
\ALT_INV_Bbus~153_combout\ <= NOT \Bbus~153_combout\;
\ALT_INV_Bbus~152_combout\ <= NOT \Bbus~152_combout\;
\ALT_INV_reg[15][11]~q\ <= NOT \reg[15][11]~q\;
\ALT_INV_reg[14][11]~q\ <= NOT \reg[14][11]~q\;
\ALT_INV_reg[13][11]~q\ <= NOT \reg[13][11]~q\;
\ALT_INV_reg[12][11]~q\ <= NOT \reg[12][11]~q\;
\ALT_INV_Bbus~151_combout\ <= NOT \Bbus~151_combout\;
\ALT_INV_reg[11][11]~q\ <= NOT \reg[11][11]~q\;
\ALT_INV_reg[10][11]~q\ <= NOT \reg[10][11]~q\;
\ALT_INV_reg[9][11]~q\ <= NOT \reg[9][11]~q\;
\ALT_INV_reg[8][11]~q\ <= NOT \reg[8][11]~q\;
\ALT_INV_Bbus~150_combout\ <= NOT \Bbus~150_combout\;
\ALT_INV_reg[2][11]~q\ <= NOT \reg[2][11]~q\;
\ALT_INV_reg[3][11]~q\ <= NOT \reg[3][11]~q\;
\ALT_INV_Bbus~149_combout\ <= NOT \Bbus~149_combout\;
\ALT_INV_reg[7][11]~q\ <= NOT \reg[7][11]~q\;
\ALT_INV_reg[6][11]~q\ <= NOT \reg[6][11]~q\;
\ALT_INV_reg[5][11]~q\ <= NOT \reg[5][11]~q\;
\ALT_INV_reg[4][11]~q\ <= NOT \reg[4][11]~q\;
\ALT_INV_Bbus~148_combout\ <= NOT \Bbus~148_combout\;
\ALT_INV_Bbus~147_combout\ <= NOT \Bbus~147_combout\;
\ALT_INV_reg[31][11]~q\ <= NOT \reg[31][11]~q\;
\ALT_INV_reg[23][11]~q\ <= NOT \reg[23][11]~q\;
\ALT_INV_reg[27][11]~q\ <= NOT \reg[27][11]~q\;
\ALT_INV_reg[19][11]~q\ <= NOT \reg[19][11]~q\;
\ALT_INV_Bbus~146_combout\ <= NOT \Bbus~146_combout\;
\ALT_INV_reg[30][11]~q\ <= NOT \reg[30][11]~q\;
\ALT_INV_reg[22][11]~q\ <= NOT \reg[22][11]~q\;
\ALT_INV_reg[26][11]~q\ <= NOT \reg[26][11]~q\;
\ALT_INV_reg[18][11]~q\ <= NOT \reg[18][11]~q\;
\ALT_INV_Bbus~145_combout\ <= NOT \Bbus~145_combout\;
\ALT_INV_reg[29][11]~q\ <= NOT \reg[29][11]~q\;
\ALT_INV_reg[21][11]~q\ <= NOT \reg[21][11]~q\;
\ALT_INV_reg[25][11]~q\ <= NOT \reg[25][11]~q\;
\ALT_INV_reg[17][11]~q\ <= NOT \reg[17][11]~q\;
\ALT_INV_Bbus~144_combout\ <= NOT \Bbus~144_combout\;
\ALT_INV_reg[28][11]~q\ <= NOT \reg[28][11]~q\;
\ALT_INV_reg[20][11]~q\ <= NOT \reg[20][11]~q\;
\ALT_INV_reg[24][11]~q\ <= NOT \reg[24][11]~q\;
\ALT_INV_reg[16][11]~q\ <= NOT \reg[16][11]~q\;
\ALT_INV_Bbus~142_combout\ <= NOT \Bbus~142_combout\;
ALT_INV_instr(9) <= NOT instr(9);
\ALT_INV_Bbus~141_combout\ <= NOT \Bbus~141_combout\;
\ALT_INV_Bbus~140_combout\ <= NOT \Bbus~140_combout\;
\ALT_INV_Mux37~15_combout\ <= NOT \Mux37~15_combout\;
\ALT_INV_Mux37~14_combout\ <= NOT \Mux37~14_combout\;
\ALT_INV_Mux37~13_combout\ <= NOT \Mux37~13_combout\;
\ALT_INV_Mux37~12_combout\ <= NOT \Mux37~12_combout\;
\ALT_INV_Bbus~139_combout\ <= NOT \Bbus~139_combout\;
\ALT_INV_Mux37~11_combout\ <= NOT \Mux37~11_combout\;
\ALT_INV_Mux37~10_combout\ <= NOT \Mux37~10_combout\;
\ALT_INV_Mux37~9_combout\ <= NOT \Mux37~9_combout\;
\ALT_INV_Mux37~8_combout\ <= NOT \Mux37~8_combout\;
\ALT_INV_Bbus~138_combout\ <= NOT \Bbus~138_combout\;
\ALT_INV_Mux37~7_combout\ <= NOT \Mux37~7_combout\;
\ALT_INV_Mux37~6_combout\ <= NOT \Mux37~6_combout\;
\ALT_INV_Mux37~5_combout\ <= NOT \Mux37~5_combout\;
\ALT_INV_Mux37~4_combout\ <= NOT \Mux37~4_combout\;
\ALT_INV_Bbus~137_combout\ <= NOT \Bbus~137_combout\;
\ALT_INV_Mux37~3_combout\ <= NOT \Mux37~3_combout\;
\ALT_INV_Mux37~2_combout\ <= NOT \Mux37~2_combout\;
\ALT_INV_Mux37~1_combout\ <= NOT \Mux37~1_combout\;
\ALT_INV_Mux37~0_combout\ <= NOT \Mux37~0_combout\;
\ALT_INV_Bbus~136_combout\ <= NOT \Bbus~136_combout\;
\ALT_INV_Bbus~135_combout\ <= NOT \Bbus~135_combout\;
\ALT_INV_reg[15][10]~q\ <= NOT \reg[15][10]~q\;
\ALT_INV_reg[14][10]~q\ <= NOT \reg[14][10]~q\;
\ALT_INV_reg[13][10]~q\ <= NOT \reg[13][10]~q\;
\ALT_INV_reg[12][10]~q\ <= NOT \reg[12][10]~q\;
\ALT_INV_Bbus~134_combout\ <= NOT \Bbus~134_combout\;
\ALT_INV_reg[11][10]~q\ <= NOT \reg[11][10]~q\;
\ALT_INV_reg[10][10]~q\ <= NOT \reg[10][10]~q\;
\ALT_INV_reg[9][10]~q\ <= NOT \reg[9][10]~q\;
\ALT_INV_reg[8][10]~q\ <= NOT \reg[8][10]~q\;
\ALT_INV_Bbus~133_combout\ <= NOT \Bbus~133_combout\;
\ALT_INV_reg[2][10]~q\ <= NOT \reg[2][10]~q\;
\ALT_INV_Bbus~132_combout\ <= NOT \Bbus~132_combout\;
\ALT_INV_reg[7][10]~q\ <= NOT \reg[7][10]~q\;
\ALT_INV_reg[6][10]~q\ <= NOT \reg[6][10]~q\;
\ALT_INV_reg[5][10]~q\ <= NOT \reg[5][10]~q\;
\ALT_INV_reg[4][10]~q\ <= NOT \reg[4][10]~q\;
\ALT_INV_reg[3][10]~q\ <= NOT \reg[3][10]~q\;
\ALT_INV_Bbus~131_combout\ <= NOT \Bbus~131_combout\;
\ALT_INV_Bbus~130_combout\ <= NOT \Bbus~130_combout\;
\ALT_INV_reg[31][10]~q\ <= NOT \reg[31][10]~q\;
\ALT_INV_reg[23][10]~q\ <= NOT \reg[23][10]~q\;
\ALT_INV_reg[27][10]~q\ <= NOT \reg[27][10]~q\;
\ALT_INV_reg[19][10]~q\ <= NOT \reg[19][10]~q\;
\ALT_INV_Bbus~129_combout\ <= NOT \Bbus~129_combout\;
\ALT_INV_reg[30][10]~q\ <= NOT \reg[30][10]~q\;
\ALT_INV_reg[22][10]~q\ <= NOT \reg[22][10]~q\;
\ALT_INV_reg[26][10]~q\ <= NOT \reg[26][10]~q\;
\ALT_INV_reg[18][10]~q\ <= NOT \reg[18][10]~q\;
\ALT_INV_Bbus~128_combout\ <= NOT \Bbus~128_combout\;
\ALT_INV_reg[29][10]~q\ <= NOT \reg[29][10]~q\;
\ALT_INV_reg[21][10]~q\ <= NOT \reg[21][10]~q\;
\ALT_INV_reg[25][10]~q\ <= NOT \reg[25][10]~q\;
\ALT_INV_reg[17][10]~q\ <= NOT \reg[17][10]~q\;
\ALT_INV_Bbus~127_combout\ <= NOT \Bbus~127_combout\;
\ALT_INV_reg[28][10]~q\ <= NOT \reg[28][10]~q\;
\ALT_INV_reg[20][10]~q\ <= NOT \reg[20][10]~q\;
\ALT_INV_reg[24][10]~q\ <= NOT \reg[24][10]~q\;
\ALT_INV_reg[16][10]~q\ <= NOT \reg[16][10]~q\;
\ALT_INV_Bbus~125_combout\ <= NOT \Bbus~125_combout\;
ALT_INV_instr(8) <= NOT instr(8);
\ALT_INV_Bbus~124_combout\ <= NOT \Bbus~124_combout\;
\ALT_INV_Bbus~123_combout\ <= NOT \Bbus~123_combout\;
\ALT_INV_Mux38~15_combout\ <= NOT \Mux38~15_combout\;
\ALT_INV_Mux38~14_combout\ <= NOT \Mux38~14_combout\;
\ALT_INV_Mux38~13_combout\ <= NOT \Mux38~13_combout\;
\ALT_INV_Mux38~12_combout\ <= NOT \Mux38~12_combout\;
\ALT_INV_Bbus~122_combout\ <= NOT \Bbus~122_combout\;
\ALT_INV_Mux38~11_combout\ <= NOT \Mux38~11_combout\;
\ALT_INV_Mux38~10_combout\ <= NOT \Mux38~10_combout\;
\ALT_INV_Mux38~9_combout\ <= NOT \Mux38~9_combout\;
\ALT_INV_Mux38~8_combout\ <= NOT \Mux38~8_combout\;
\ALT_INV_Bbus~121_combout\ <= NOT \Bbus~121_combout\;
\ALT_INV_Mux38~7_combout\ <= NOT \Mux38~7_combout\;
\ALT_INV_Mux38~6_combout\ <= NOT \Mux38~6_combout\;
\ALT_INV_Mux38~5_combout\ <= NOT \Mux38~5_combout\;
\ALT_INV_Mux38~4_combout\ <= NOT \Mux38~4_combout\;
\ALT_INV_Bbus~120_combout\ <= NOT \Bbus~120_combout\;
\ALT_INV_Mux38~3_combout\ <= NOT \Mux38~3_combout\;
\ALT_INV_Mux38~2_combout\ <= NOT \Mux38~2_combout\;
\ALT_INV_Mux38~1_combout\ <= NOT \Mux38~1_combout\;
\ALT_INV_Mux38~0_combout\ <= NOT \Mux38~0_combout\;
\ALT_INV_Bbus~119_combout\ <= NOT \Bbus~119_combout\;
\ALT_INV_Bbus~118_combout\ <= NOT \Bbus~118_combout\;
\ALT_INV_reg[15][9]~q\ <= NOT \reg[15][9]~q\;
\ALT_INV_reg[14][9]~q\ <= NOT \reg[14][9]~q\;
\ALT_INV_reg[13][9]~q\ <= NOT \reg[13][9]~q\;
\ALT_INV_reg[12][9]~q\ <= NOT \reg[12][9]~q\;
\ALT_INV_Bbus~117_combout\ <= NOT \Bbus~117_combout\;
\ALT_INV_reg[11][9]~q\ <= NOT \reg[11][9]~q\;
\ALT_INV_reg[10][9]~q\ <= NOT \reg[10][9]~q\;
\ALT_INV_reg[9][9]~q\ <= NOT \reg[9][9]~q\;
\ALT_INV_reg[8][9]~q\ <= NOT \reg[8][9]~q\;
\ALT_INV_Bbus~116_combout\ <= NOT \Bbus~116_combout\;
\ALT_INV_reg[2][9]~q\ <= NOT \reg[2][9]~q\;
\ALT_INV_Bbus~115_combout\ <= NOT \Bbus~115_combout\;
\ALT_INV_reg[7][9]~q\ <= NOT \reg[7][9]~q\;
\ALT_INV_reg[6][9]~q\ <= NOT \reg[6][9]~q\;
\ALT_INV_reg[5][9]~q\ <= NOT \reg[5][9]~q\;
\ALT_INV_reg[4][9]~q\ <= NOT \reg[4][9]~q\;
\ALT_INV_reg[3][9]~q\ <= NOT \reg[3][9]~q\;
\ALT_INV_Bbus~114_combout\ <= NOT \Bbus~114_combout\;
\ALT_INV_Bbus~113_combout\ <= NOT \Bbus~113_combout\;
\ALT_INV_reg[31][9]~q\ <= NOT \reg[31][9]~q\;
\ALT_INV_reg[23][9]~q\ <= NOT \reg[23][9]~q\;
\ALT_INV_reg[27][9]~q\ <= NOT \reg[27][9]~q\;
\ALT_INV_reg[19][9]~q\ <= NOT \reg[19][9]~q\;
\ALT_INV_Bbus~112_combout\ <= NOT \Bbus~112_combout\;
\ALT_INV_reg[30][9]~q\ <= NOT \reg[30][9]~q\;
\ALT_INV_reg[22][9]~q\ <= NOT \reg[22][9]~q\;
\ALT_INV_reg[26][9]~q\ <= NOT \reg[26][9]~q\;
\ALT_INV_reg[18][9]~q\ <= NOT \reg[18][9]~q\;
\ALT_INV_Bbus~111_combout\ <= NOT \Bbus~111_combout\;
\ALT_INV_reg[29][9]~q\ <= NOT \reg[29][9]~q\;
\ALT_INV_reg[21][9]~q\ <= NOT \reg[21][9]~q\;
\ALT_INV_reg[25][9]~q\ <= NOT \reg[25][9]~q\;
\ALT_INV_reg[17][9]~q\ <= NOT \reg[17][9]~q\;
\ALT_INV_Bbus~110_combout\ <= NOT \Bbus~110_combout\;
\ALT_INV_reg[28][9]~q\ <= NOT \reg[28][9]~q\;
\ALT_INV_reg[20][9]~q\ <= NOT \reg[20][9]~q\;
\ALT_INV_reg[24][9]~q\ <= NOT \reg[24][9]~q\;

-- Location: IOOBUF_X56_Y0_N53
\statusN~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \statusN~reg0_q\,
	devoe => ww_devoe,
	o => ww_statusN);

-- Location: IOOBUF_X18_Y0_N93
\statusZ~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \statusZ~reg0_q\,
	devoe => ww_devoe,
	o => ww_statusZ);

-- Location: IOOBUF_X36_Y0_N36
\statusND~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \statusND~reg0_q\,
	devoe => ww_devoe,
	o => ww_statusND);

-- Location: IOOBUF_X20_Y0_N19
\statusZD~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \statusZD~reg0_q\,
	devoe => ww_devoe,
	o => ww_statusZD);

-- Location: IOOBUF_X12_Y0_N19
\mmAdress[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Bbus[0]~_Duplicate_1_q\,
	devoe => ww_devoe,
	o => ww_mmAdress(0));

-- Location: IOOBUF_X16_Y0_N53
\mmAdress[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Bbus[1]~_Duplicate_1_q\,
	devoe => ww_devoe,
	o => ww_mmAdress(1));

-- Location: IOOBUF_X10_Y0_N93
\mmAdress[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Bbus[2]~_Duplicate_1_q\,
	devoe => ww_devoe,
	o => ww_mmAdress(2));

-- Location: IOOBUF_X14_Y0_N53
\mmAdress[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Bbus[3]~_Duplicate_1_q\,
	devoe => ww_devoe,
	o => ww_mmAdress(3));

-- Location: IOOBUF_X12_Y0_N2
\mmAdress[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Bbus[4]~_Duplicate_1_q\,
	devoe => ww_devoe,
	o => ww_mmAdress(4));

-- Location: IOOBUF_X18_Y0_N59
\mmAdress[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Bbus[5]~_Duplicate_1_q\,
	devoe => ww_devoe,
	o => ww_mmAdress(5));

-- Location: IOOBUF_X22_Y0_N2
\mmAdress[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Bbus[6]~_Duplicate_1_q\,
	devoe => ww_devoe,
	o => ww_mmAdress(6));

-- Location: IOOBUF_X20_Y0_N53
\mmAdress[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Bbus[7]~_Duplicate_1_q\,
	devoe => ww_devoe,
	o => ww_mmAdress(7));

-- Location: IOOBUF_X20_Y0_N2
\mmAdress[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Bbus[8]~_Duplicate_1_q\,
	devoe => ww_devoe,
	o => ww_mmAdress(8));

-- Location: IOOBUF_X6_Y0_N36
\mmAdress[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Bbus[9]~_Duplicate_1_q\,
	devoe => ww_devoe,
	o => ww_mmAdress(9));

-- Location: IOOBUF_X16_Y0_N19
\mmAdress[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Bbus[10]~_Duplicate_1_q\,
	devoe => ww_devoe,
	o => ww_mmAdress(10));

-- Location: IOOBUF_X8_Y0_N36
\mmAdress[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Bbus[11]~_Duplicate_1_q\,
	devoe => ww_devoe,
	o => ww_mmAdress(11));

-- Location: IOOBUF_X14_Y0_N2
\mmAdress[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Bbus[12]~_Duplicate_1_q\,
	devoe => ww_devoe,
	o => ww_mmAdress(12));

-- Location: IOOBUF_X8_Y0_N19
\mmAdress[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Bbus[13]~_Duplicate_1_q\,
	devoe => ww_devoe,
	o => ww_mmAdress(13));

-- Location: IOOBUF_X4_Y0_N36
\mmAdress[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Bbus[14]~_Duplicate_1_q\,
	devoe => ww_devoe,
	o => ww_mmAdress(14));

-- Location: IOOBUF_X26_Y0_N76
\mmAdress[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Bbus[15]~_Duplicate_1_q\,
	devoe => ww_devoe,
	o => ww_mmAdress(15));

-- Location: IOOBUF_X10_Y0_N42
\mmData[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Abus[0]~_Duplicate_3_q\,
	devoe => ww_devoe,
	o => ww_mmData(0));

-- Location: IOOBUF_X14_Y0_N36
\mmData[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Abus[1]~_Duplicate_3_q\,
	devoe => ww_devoe,
	o => ww_mmData(1));

-- Location: IOOBUF_X16_Y0_N36
\mmData[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Abus[2]~_Duplicate_3_q\,
	devoe => ww_devoe,
	o => ww_mmData(2));

-- Location: IOOBUF_X8_Y0_N53
\mmData[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Abus[3]~_Duplicate_3_q\,
	devoe => ww_devoe,
	o => ww_mmData(3));

-- Location: IOOBUF_X6_Y0_N53
\mmData[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Abus[4]~_Duplicate_3_q\,
	devoe => ww_devoe,
	o => ww_mmData(4));

-- Location: IOOBUF_X2_Y0_N93
\mmData[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Abus[5]~_Duplicate_3_q\,
	devoe => ww_devoe,
	o => ww_mmData(5));

-- Location: IOOBUF_X12_Y0_N36
\mmData[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Abus[6]~_Duplicate_3_q\,
	devoe => ww_devoe,
	o => ww_mmData(6));

-- Location: IOOBUF_X10_Y0_N76
\mmData[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Abus[7]~_Duplicate_3_q\,
	devoe => ww_devoe,
	o => ww_mmData(7));

-- Location: IOOBUF_X2_Y0_N76
\mmData[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Abus[8]~_Duplicate_3_q\,
	devoe => ww_devoe,
	o => ww_mmData(8));

-- Location: IOOBUF_X6_Y0_N19
\mmData[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Abus[9]~_Duplicate_3_q\,
	devoe => ww_devoe,
	o => ww_mmData(9));

-- Location: IOOBUF_X14_Y0_N19
\mmData[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Abus[10]~_Duplicate_3_q\,
	devoe => ww_devoe,
	o => ww_mmData(10));

-- Location: IOOBUF_X2_Y0_N42
\mmData[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Abus[11]~_Duplicate_3_q\,
	devoe => ww_devoe,
	o => ww_mmData(11));

-- Location: IOOBUF_X2_Y0_N59
\mmData[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Abus[12]~_Duplicate_3_q\,
	devoe => ww_devoe,
	o => ww_mmData(12));

-- Location: IOOBUF_X6_Y0_N2
\mmData[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Abus[13]~_Duplicate_3_q\,
	devoe => ww_devoe,
	o => ww_mmData(13));

-- Location: IOOBUF_X12_Y0_N53
\mmData[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Abus[14]~_Duplicate_3_q\,
	devoe => ww_devoe,
	o => ww_mmData(14));

-- Location: IOOBUF_X10_Y0_N59
\mmData[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Abus[15]~_Duplicate_2_q\,
	devoe => ww_devoe,
	o => ww_mmData(15));

-- Location: IOOBUF_X24_Y0_N36
\ir[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ir[0]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ir(0));

-- Location: IOOBUF_X38_Y0_N19
\ir[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ir[1]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ir(1));

-- Location: IOOBUF_X40_Y0_N19
\ir[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ir[2]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ir(2));

-- Location: IOOBUF_X40_Y0_N53
\ir[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ir[3]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ir(3));

-- Location: IOOBUF_X36_Y0_N53
\ir[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ir[4]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ir(4));

-- Location: IOOBUF_X34_Y0_N93
\ir[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ir[5]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ir(5));

-- Location: IOOBUF_X38_Y0_N53
\ir[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ir[6]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ir(6));

-- Location: IOOBUF_X36_Y0_N2
\ir[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ir[7]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ir(7));

-- Location: IOOBUF_X24_Y0_N53
\ir[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ir[8]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ir(8));

-- Location: IOOBUF_X38_Y0_N36
\ir[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ir[9]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ir(9));

-- Location: IOOBUF_X26_Y0_N93
\ir[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ir[10]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ir(10));

-- Location: IOOBUF_X38_Y0_N2
\ir[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ir[11]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ir(11));

-- Location: IOOBUF_X50_Y0_N42
\ir[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ir[12]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ir(12));

-- Location: IOOBUF_X22_Y0_N36
\ir[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ir[13]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ir(13));

-- Location: IOOBUF_X20_Y0_N36
\ir[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ir[14]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ir(14));

-- Location: IOOBUF_X40_Y0_N36
\ir[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ir[15]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ir(15));

-- Location: IOIBUF_X89_Y25_N21
\clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G10
\clk~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clk~input_o\,
	outclk => \clk~inputCLKENA0_outclk\);

-- Location: IOIBUF_X28_Y0_N18
\micro_inst[31]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(31),
	o => \micro_inst[31]~input_o\);

-- Location: IOIBUF_X24_Y0_N18
\micro_inst[27]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(27),
	o => \micro_inst[27]~input_o\);

-- Location: IOIBUF_X26_Y0_N58
\micro_inst[18]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(18),
	o => \micro_inst[18]~input_o\);

-- Location: IOIBUF_X22_Y0_N18
\micro_inst[19]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(19),
	o => \micro_inst[19]~input_o\);

-- Location: IOIBUF_X30_Y0_N1
\mmI[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mmI(12),
	o => \mmI[12]~input_o\);

-- Location: MLABCELL_X25_Y2_N24
\counter[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter[0]~1_combout\ = ( !counter(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => ALT_INV_counter(0),
	combout => \counter[0]~1_combout\);

-- Location: IOIBUF_X34_Y0_N41
\reset~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: FF_X25_Y2_N26
\counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \counter[0]~1_combout\,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(0));

-- Location: LABCELL_X22_Y3_N0
\counter[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter[1]~0_combout\ = !counter(1) $ (((!counter(0)) # (!\reset~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111101110000100011110111000010001111011100001000111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_counter(0),
	datab => \ALT_INV_reset~input_o\,
	datad => ALT_INV_counter(1),
	combout => \counter[1]~0_combout\);

-- Location: FF_X22_Y3_N2
\counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~inputCLKENA0_outclk\,
	d => \counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(1));

-- Location: MLABCELL_X25_Y2_N18
\reg[1][0]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[1][0]~18_combout\ = ( \reset~input_o\ & ( (counter(1) & !counter(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_counter(1),
	datac => ALT_INV_counter(0),
	dataf => \ALT_INV_reset~input_o\,
	combout => \reg[1][0]~18_combout\);

-- Location: FF_X27_Y6_N59
\CMUX:Cbusi[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Cbusi~12_combout\,
	ena => \reg[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CMUX:Cbusi[12]~q\);

-- Location: IOIBUF_X4_Y0_N18
\micro_inst[16]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(16),
	o => \micro_inst[16]~input_o\);

-- Location: IOIBUF_X4_Y0_N52
\micro_inst[17]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(17),
	o => \micro_inst[17]~input_o\);

-- Location: IOIBUF_X4_Y0_N1
\micro_inst[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(15),
	o => \micro_inst[15]~input_o\);

-- Location: IOIBUF_X8_Y0_N1
\micro_inst[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(14),
	o => \micro_inst[14]~input_o\);

-- Location: LABCELL_X7_Y10_N24
\Mux97~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux97~0_combout\ = ( !\micro_inst[15]~input_o\ & ( \micro_inst[14]~input_o\ & ( !\micro_inst[16]~input_o\ ) ) ) # ( !\micro_inst[15]~input_o\ & ( !\micro_inst[14]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_micro_inst[16]~input_o\,
	datae => \ALT_INV_micro_inst[15]~input_o\,
	dataf => \ALT_INV_micro_inst[14]~input_o\,
	combout => \Mux97~0_combout\);

-- Location: IOIBUF_X16_Y0_N1
\micro_inst[24]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(24),
	o => \micro_inst[24]~input_o\);

-- Location: IOIBUF_X30_Y0_N35
\micro_inst[25]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(25),
	o => \micro_inst[25]~input_o\);

-- Location: IOIBUF_X22_Y0_N52
\micro_inst[26]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(26),
	o => \micro_inst[26]~input_o\);

-- Location: IOIBUF_X34_Y0_N58
\micro_inst[23]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(23),
	o => \micro_inst[23]~input_o\);

-- Location: IOIBUF_X32_Y0_N52
\micro_inst[21]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(21),
	o => \micro_inst[21]~input_o\);

-- Location: LABCELL_X16_Y6_N18
\Bbus[12]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus[12]~20_combout\ = ( !\micro_inst[21]~input_o\ & ( (!\micro_inst[24]~input_o\ & (!\micro_inst[25]~input_o\ & (!\micro_inst[26]~input_o\ & !\micro_inst[23]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[24]~input_o\,
	datab => \ALT_INV_micro_inst[25]~input_o\,
	datac => \ALT_INV_micro_inst[26]~input_o\,
	datad => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_micro_inst[21]~input_o\,
	combout => \Bbus[12]~20_combout\);

-- Location: IOIBUF_X66_Y0_N75
\mmI[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mmI(15),
	o => \mmI[15]~input_o\);

-- Location: LABCELL_X18_Y6_N27
\Bbus[12]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus[12]~11_combout\ = (!\micro_inst[26]~input_o\ & ((!\micro_inst[25]~input_o\) # (\micro_inst[24]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010100010101000101010001010100010101000101010001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[26]~input_o\,
	datab => \ALT_INV_micro_inst[24]~input_o\,
	datac => \ALT_INV_micro_inst[25]~input_o\,
	combout => \Bbus[12]~11_combout\);

-- Location: IOIBUF_X26_Y0_N41
\micro_inst[29]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(29),
	o => \micro_inst[29]~input_o\);

-- Location: LABCELL_X11_Y5_N39
\reg[3][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[3][0]~feeder_combout\ = ( \Cbusi~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~0_combout\,
	combout => \reg[3][0]~feeder_combout\);

-- Location: IOIBUF_X36_Y0_N18
\micro_inst[30]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(30),
	o => \micro_inst[30]~input_o\);

-- Location: IOIBUF_X24_Y0_N1
\micro_inst[20]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(20),
	o => \micro_inst[20]~input_o\);

-- Location: LABCELL_X29_Y4_N6
\reg[2][0]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[2][0]~20_combout\ = ( \micro_inst[29]~input_o\ & ( (!\micro_inst[30]~input_o\ & !\micro_inst[20]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_micro_inst[30]~input_o\,
	datad => \ALT_INV_micro_inst[20]~input_o\,
	dataf => \ALT_INV_micro_inst[29]~input_o\,
	combout => \reg[2][0]~20_combout\);

-- Location: IOIBUF_X28_Y0_N35
\micro_inst[28]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(28),
	o => \micro_inst[28]~input_o\);

-- Location: LABCELL_X23_Y3_N48
\reg[3][0]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[3][0]~25_combout\ = (\reg[2][0]~20_combout\ & \micro_inst[28]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[2][0]~20_combout\,
	datad => \ALT_INV_micro_inst[28]~input_o\,
	combout => \reg[3][0]~25_combout\);

-- Location: IOIBUF_X18_Y0_N75
\micro_inst[32]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(32),
	o => \micro_inst[32]~input_o\);

-- Location: MLABCELL_X25_Y2_N42
\Abus~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~18_combout\ = ( !\micro_inst[32]~input_o\ & ( !\micro_inst[31]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_micro_inst[31]~input_o\,
	datae => \ALT_INV_micro_inst[32]~input_o\,
	combout => \Abus~18_combout\);

-- Location: LABCELL_X23_Y3_N6
\reg[3][0]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[3][0]~26_combout\ = ( \Abus~18_combout\ & ( \reg[3][0]~25_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[3][0]~25_combout\,
	dataf => \ALT_INV_Abus~18_combout\,
	combout => \reg[3][0]~26_combout\);

-- Location: IOIBUF_X28_Y0_N52
\mmI[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mmI(11),
	o => \mmI[11]~input_o\);

-- Location: FF_X27_Y6_N29
\CMUX:Cbusi[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Cbusi~11_combout\,
	ena => \reg[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CMUX:Cbusi[11]~q\);

-- Location: LABCELL_X17_Y7_N0
\Bbus[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus[12]~12_combout\ = ( \micro_inst[25]~input_o\ & ( !\micro_inst[26]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_micro_inst[26]~input_o\,
	dataf => \ALT_INV_micro_inst[25]~input_o\,
	combout => \Bbus[12]~12_combout\);

-- Location: LABCELL_X31_Y6_N30
\reg[12][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[12][11]~feeder_combout\ = ( \Cbusi~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~11_combout\,
	combout => \reg[12][11]~feeder_combout\);

-- Location: FF_X31_Y6_N32
\reg[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[12][11]~feeder_combout\,
	ena => \reg[12][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[12][11]~q\);

-- Location: LABCELL_X30_Y3_N33
\reg[29][0]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[29][0]~83_combout\ = ( instr(12) & ( instr(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \reg[29][0]~83_combout\);

-- Location: LABCELL_X23_Y7_N54
\Abus[6]~244\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus[6]~244_combout\ = ( \micro_inst[31]~input_o\ & ( !\micro_inst[32]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_micro_inst[32]~input_o\,
	dataf => \ALT_INV_micro_inst[31]~input_o\,
	combout => \Abus[6]~244_combout\);

-- Location: IOIBUF_X32_Y0_N35
\mmI[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mmI(10),
	o => \mmI[10]~input_o\);

-- Location: FF_X27_Y6_N53
\CMUX:Cbusi[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Cbusi~10_combout\,
	ena => \reg[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CMUX:Cbusi[10]~q\);

-- Location: LABCELL_X27_Y7_N30
\reg[8][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[8][10]~feeder_combout\ = ( \Cbusi~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~10_combout\,
	combout => \reg[8][10]~feeder_combout\);

-- Location: IOIBUF_X32_Y0_N18
\statusD~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_statusD,
	o => \statusD~input_o\);

-- Location: LABCELL_X22_Y5_N42
\reg[8][0]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[8][0]~55_combout\ = ( !instr(10) & ( (!\statusD~input_o\ & (instr(12) & (!instr(11) & \micro_inst[20]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datab => ALT_INV_instr(12),
	datac => ALT_INV_instr(11),
	datad => \ALT_INV_micro_inst[20]~input_o\,
	dataf => ALT_INV_instr(10),
	combout => \reg[8][0]~55_combout\);

-- Location: LABCELL_X29_Y7_N42
\reg[8][0]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[8][0]~56_combout\ = ( !\micro_inst[20]~input_o\ & ( (\Abus[6]~244_combout\ & !\micro_inst[28]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Abus[6]~244_combout\,
	datac => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_micro_inst[20]~input_o\,
	combout => \reg[8][0]~56_combout\);

-- Location: LABCELL_X29_Y7_N3
\reg[8][0]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[8][0]~57_combout\ = ( \micro_inst[29]~input_o\ & ( \micro_inst[30]~input_o\ & ( (\reg[8][0]~55_combout\ & !instr(9)) ) ) ) # ( !\micro_inst[29]~input_o\ & ( \micro_inst[30]~input_o\ & ( (\reg[8][0]~55_combout\ & !instr(9)) ) ) ) # ( 
-- \micro_inst[29]~input_o\ & ( !\micro_inst[30]~input_o\ & ( (\reg[8][0]~55_combout\ & !instr(9)) ) ) ) # ( !\micro_inst[29]~input_o\ & ( !\micro_inst[30]~input_o\ & ( ((\reg[8][0]~55_combout\ & !instr(9))) # (\reg[8][0]~56_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101110011010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[8][0]~55_combout\,
	datab => \ALT_INV_reg[8][0]~56_combout\,
	datac => ALT_INV_instr(9),
	datae => \ALT_INV_micro_inst[29]~input_o\,
	dataf => \ALT_INV_micro_inst[30]~input_o\,
	combout => \reg[8][0]~57_combout\);

-- Location: LABCELL_X24_Y3_N6
\reg[8][0]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[8][0]~58_combout\ = ( \reg[8][0]~57_combout\ & ( (counter(1) & (!\micro_inst[18]~input_o\ & (\reset~input_o\ & !counter(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_counter(1),
	datab => \ALT_INV_micro_inst[18]~input_o\,
	datac => \ALT_INV_reset~input_o\,
	datad => ALT_INV_counter(0),
	dataf => \ALT_INV_reg[8][0]~57_combout\,
	combout => \reg[8][0]~58_combout\);

-- Location: FF_X27_Y7_N32
\reg[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[8][10]~feeder_combout\,
	ena => \reg[8][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[8][10]~q\);

-- Location: LABCELL_X27_Y7_N12
\reg[10][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[10][10]~feeder_combout\ = ( \Cbusi~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~10_combout\,
	combout => \reg[10][10]~feeder_combout\);

-- Location: MLABCELL_X25_Y3_N27
\reg[24][0]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[24][0]~59_combout\ = (!instr(11) & instr(12))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(11),
	datab => ALT_INV_instr(12),
	combout => \reg[24][0]~59_combout\);

-- Location: LABCELL_X23_Y3_N57
\reg[2][0]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[2][0]~21_combout\ = ( !\micro_inst[28]~input_o\ & ( \reg[2][0]~20_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_reg[2][0]~20_combout\,
	dataf => \ALT_INV_micro_inst[28]~input_o\,
	combout => \reg[2][0]~21_combout\);

-- Location: LABCELL_X23_Y3_N54
\reg[10][0]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[10][0]~67_combout\ = ( \reg[6][0]~5_combout\ & ( (!\reg[24][0]~59_combout\ & (\Abus[6]~244_combout\ & ((\reg[2][0]~21_combout\)))) # (\reg[24][0]~59_combout\ & ((!instr(9)) # ((\Abus[6]~244_combout\ & \reg[2][0]~21_combout\)))) ) ) # ( 
-- !\reg[6][0]~5_combout\ & ( (\Abus[6]~244_combout\ & \reg[2][0]~21_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010000011100110101000001110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[24][0]~59_combout\,
	datab => \ALT_INV_Abus[6]~244_combout\,
	datac => ALT_INV_instr(9),
	datad => \ALT_INV_reg[2][0]~21_combout\,
	dataf => \ALT_INV_reg[6][0]~5_combout\,
	combout => \reg[10][0]~67_combout\);

-- Location: LABCELL_X24_Y3_N33
\reg[10][0]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[10][0]~68_combout\ = ( \reg[10][0]~67_combout\ & ( (\reset~input_o\ & (!\micro_inst[18]~input_o\ & (!counter(0) & counter(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset~input_o\,
	datab => \ALT_INV_micro_inst[18]~input_o\,
	datac => ALT_INV_counter(0),
	datad => ALT_INV_counter(1),
	dataf => \ALT_INV_reg[10][0]~67_combout\,
	combout => \reg[10][0]~68_combout\);

-- Location: FF_X27_Y7_N14
\reg[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[10][10]~feeder_combout\,
	ena => \reg[10][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[10][10]~q\);

-- Location: LABCELL_X23_Y7_N51
\Abus[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus[6]~7_combout\ = ( !\micro_inst[30]~input_o\ & ( (!\micro_inst[32]~input_o\ & \micro_inst[31]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000000000000000000001100000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_micro_inst[32]~input_o\,
	datac => \ALT_INV_micro_inst[31]~input_o\,
	datae => \ALT_INV_micro_inst[30]~input_o\,
	combout => \Abus[6]~7_combout\);

-- Location: LABCELL_X29_Y7_N21
\reg[9][0]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[9][0]~63_combout\ = ( \micro_inst[29]~input_o\ & ( \micro_inst[20]~input_o\ & ( (instr(9) & \reg[8][0]~55_combout\) ) ) ) # ( !\micro_inst[29]~input_o\ & ( \micro_inst[20]~input_o\ & ( (instr(9) & \reg[8][0]~55_combout\) ) ) ) # ( 
-- \micro_inst[29]~input_o\ & ( !\micro_inst[20]~input_o\ & ( (instr(9) & \reg[8][0]~55_combout\) ) ) ) # ( !\micro_inst[29]~input_o\ & ( !\micro_inst[20]~input_o\ & ( (!\micro_inst[28]~input_o\ & (instr(9) & ((\reg[8][0]~55_combout\)))) # 
-- (\micro_inst[28]~input_o\ & (((instr(9) & \reg[8][0]~55_combout\)) # (\Abus[6]~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[28]~input_o\,
	datab => ALT_INV_instr(9),
	datac => \ALT_INV_Abus[6]~7_combout\,
	datad => \ALT_INV_reg[8][0]~55_combout\,
	datae => \ALT_INV_micro_inst[29]~input_o\,
	dataf => \ALT_INV_micro_inst[20]~input_o\,
	combout => \reg[9][0]~63_combout\);

-- Location: LABCELL_X24_Y3_N9
\reg[9][0]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[9][0]~64_combout\ = ( \reset~input_o\ & ( (counter(1) & (!\micro_inst[18]~input_o\ & (\reg[9][0]~63_combout\ & !counter(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_counter(1),
	datab => \ALT_INV_micro_inst[18]~input_o\,
	datac => \ALT_INV_reg[9][0]~63_combout\,
	datad => ALT_INV_counter(0),
	dataf => \ALT_INV_reset~input_o\,
	combout => \reg[9][0]~64_combout\);

-- Location: FF_X24_Y7_N8
\reg[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~10_combout\,
	sload => VCC,
	ena => \reg[9][0]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[9][10]~q\);

-- Location: MLABCELL_X25_Y7_N6
\reg[11][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[11][10]~feeder_combout\ = ( \Cbusi~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~10_combout\,
	combout => \reg[11][10]~feeder_combout\);

-- Location: LABCELL_X23_Y3_N9
\reg[11][0]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[11][0]~72_combout\ = ( \reg[6][0]~5_combout\ & ( (!\reg[3][0]~25_combout\ & (((instr(9) & \reg[24][0]~59_combout\)))) # (\reg[3][0]~25_combout\ & (((instr(9) & \reg[24][0]~59_combout\)) # (\Abus[6]~244_combout\))) ) ) # ( !\reg[6][0]~5_combout\ & ( 
-- (\reg[3][0]~25_combout\ & \Abus[6]~244_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000111110001000100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[3][0]~25_combout\,
	datab => \ALT_INV_Abus[6]~244_combout\,
	datac => ALT_INV_instr(9),
	datad => \ALT_INV_reg[24][0]~59_combout\,
	dataf => \ALT_INV_reg[6][0]~5_combout\,
	combout => \reg[11][0]~72_combout\);

-- Location: LABCELL_X24_Y3_N24
\reg[11][0]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[11][0]~73_combout\ = ( \reg[11][0]~72_combout\ & ( (counter(1) & (!\micro_inst[18]~input_o\ & (\reset~input_o\ & !counter(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_counter(1),
	datab => \ALT_INV_micro_inst[18]~input_o\,
	datac => \ALT_INV_reset~input_o\,
	datad => ALT_INV_counter(0),
	dataf => \ALT_INV_reg[11][0]~72_combout\,
	combout => \reg[11][0]~73_combout\);

-- Location: FF_X25_Y7_N8
\reg[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[11][10]~feeder_combout\,
	ena => \reg[11][0]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[11][10]~q\);

-- Location: IOIBUF_X30_Y0_N52
\micro_inst[22]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(22),
	o => \micro_inst[22]~input_o\);

-- Location: LABCELL_X24_Y7_N3
\Bbus~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~134_combout\ = ( \micro_inst[23]~input_o\ & ( \micro_inst[22]~input_o\ & ( \reg[11][10]~q\ ) ) ) # ( !\micro_inst[23]~input_o\ & ( \micro_inst[22]~input_o\ & ( \reg[9][10]~q\ ) ) ) # ( \micro_inst[23]~input_o\ & ( !\micro_inst[22]~input_o\ & ( 
-- \reg[10][10]~q\ ) ) ) # ( !\micro_inst[23]~input_o\ & ( !\micro_inst[22]~input_o\ & ( \reg[8][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[8][10]~q\,
	datab => \ALT_INV_reg[10][10]~q\,
	datac => \ALT_INV_reg[9][10]~q\,
	datad => \ALT_INV_reg[11][10]~q\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_micro_inst[22]~input_o\,
	combout => \Bbus~134_combout\);

-- Location: LABCELL_X29_Y7_N24
\reg[5][0]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[5][0]~11_combout\ = ( !\micro_inst[29]~input_o\ & ( !\micro_inst[20]~input_o\ & ( (\micro_inst[30]~input_o\ & \micro_inst[28]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[30]~input_o\,
	datac => \ALT_INV_micro_inst[28]~input_o\,
	datae => \ALT_INV_micro_inst[29]~input_o\,
	dataf => \ALT_INV_micro_inst[20]~input_o\,
	combout => \reg[5][0]~11_combout\);

-- Location: LABCELL_X27_Y5_N51
\reg[4][0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[4][0]~0_combout\ = ( !\statusD~input_o\ & ( (\micro_inst[20]~input_o\ & (!instr(10) & instr(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000000000000000000000100000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[20]~input_o\,
	datab => ALT_INV_instr(10),
	datac => ALT_INV_instr(11),
	datae => \ALT_INV_statusD~input_o\,
	combout => \reg[4][0]~0_combout\);

-- Location: LABCELL_X22_Y3_N6
\reg[13][0]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[13][0]~81_combout\ = ( \reg[4][0]~0_combout\ & ( instr(12) & ( ((\reg[5][0]~11_combout\ & \Abus[6]~244_combout\)) # (instr(9)) ) ) ) # ( !\reg[4][0]~0_combout\ & ( instr(12) & ( (\reg[5][0]~11_combout\ & \Abus[6]~244_combout\) ) ) ) # ( 
-- \reg[4][0]~0_combout\ & ( !instr(12) & ( (\reg[5][0]~11_combout\ & \Abus[6]~244_combout\) ) ) ) # ( !\reg[4][0]~0_combout\ & ( !instr(12) & ( (\reg[5][0]~11_combout\ & \Abus[6]~244_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[5][0]~11_combout\,
	datab => \ALT_INV_Abus[6]~244_combout\,
	datac => ALT_INV_instr(9),
	datae => \ALT_INV_reg[4][0]~0_combout\,
	dataf => ALT_INV_instr(12),
	combout => \reg[13][0]~81_combout\);

-- Location: LABCELL_X22_Y3_N15
\reg[13][0]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[13][0]~82_combout\ = ( \reg[13][0]~81_combout\ & ( (!counter(0) & (!\micro_inst[18]~input_o\ & (\reset~input_o\ & counter(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_counter(0),
	datab => \ALT_INV_micro_inst[18]~input_o\,
	datac => \ALT_INV_reset~input_o\,
	datad => ALT_INV_counter(1),
	dataf => \ALT_INV_reg[13][0]~81_combout\,
	combout => \reg[13][0]~82_combout\);

-- Location: FF_X24_Y8_N26
\reg[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~10_combout\,
	sload => VCC,
	ena => \reg[13][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[13][10]~q\);

-- Location: FF_X21_Y7_N47
\reg[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~10_combout\,
	sload => VCC,
	ena => \reg[15][0]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[15][10]~q\);

-- Location: LABCELL_X29_Y4_N3
\reg[6][0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[6][0]~7_combout\ = ( \micro_inst[29]~input_o\ & ( (!\micro_inst[20]~input_o\ & \micro_inst[30]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_micro_inst[20]~input_o\,
	datac => \ALT_INV_micro_inst[30]~input_o\,
	dataf => \ALT_INV_micro_inst[29]~input_o\,
	combout => \reg[6][0]~7_combout\);

-- Location: LABCELL_X23_Y3_N36
\reg[6][0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[6][0]~8_combout\ = ( \reg[6][0]~7_combout\ & ( !\micro_inst[28]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_reg[6][0]~7_combout\,
	combout => \reg[6][0]~8_combout\);

-- Location: LABCELL_X23_Y3_N12
\reg[14][0]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[14][0]~86_combout\ = ( \Abus[6]~244_combout\ & ( ((!instr(9) & (\reg[6][0]~5_combout\ & \reg[29][0]~83_combout\))) # (\reg[6][0]~8_combout\) ) ) # ( !\Abus[6]~244_combout\ & ( (!instr(9) & (\reg[6][0]~5_combout\ & \reg[29][0]~83_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(9),
	datab => \ALT_INV_reg[6][0]~5_combout\,
	datac => \ALT_INV_reg[29][0]~83_combout\,
	datad => \ALT_INV_reg[6][0]~8_combout\,
	dataf => \ALT_INV_Abus[6]~244_combout\,
	combout => \reg[14][0]~86_combout\);

-- Location: LABCELL_X22_Y3_N36
\reg[14][0]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[14][0]~87_combout\ = ( \reg[14][0]~86_combout\ & ( (counter(1) & (\reset~input_o\ & (!counter(0) & !\micro_inst[18]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_counter(1),
	datab => \ALT_INV_reset~input_o\,
	datac => ALT_INV_counter(0),
	datad => \ALT_INV_micro_inst[18]~input_o\,
	dataf => \ALT_INV_reg[14][0]~86_combout\,
	combout => \reg[14][0]~87_combout\);

-- Location: FF_X22_Y7_N59
\reg[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~10_combout\,
	sload => VCC,
	ena => \reg[14][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[14][10]~q\);

-- Location: FF_X24_Y7_N20
\reg[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~10_combout\,
	sload => VCC,
	ena => \reg[12][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[12][10]~q\);

-- Location: LABCELL_X23_Y7_N36
\Bbus~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~135_combout\ = ( \micro_inst[23]~input_o\ & ( \reg[12][10]~q\ & ( (!\micro_inst[22]~input_o\ & ((\reg[14][10]~q\))) # (\micro_inst[22]~input_o\ & (\reg[15][10]~q\)) ) ) ) # ( !\micro_inst[23]~input_o\ & ( \reg[12][10]~q\ & ( 
-- (!\micro_inst[22]~input_o\) # (\reg[13][10]~q\) ) ) ) # ( \micro_inst[23]~input_o\ & ( !\reg[12][10]~q\ & ( (!\micro_inst[22]~input_o\ & ((\reg[14][10]~q\))) # (\micro_inst[22]~input_o\ & (\reg[15][10]~q\)) ) ) ) # ( !\micro_inst[23]~input_o\ & ( 
-- !\reg[12][10]~q\ & ( (\reg[13][10]~q\ & \micro_inst[22]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[13][10]~q\,
	datab => \ALT_INV_micro_inst[22]~input_o\,
	datac => \ALT_INV_reg[15][10]~q\,
	datad => \ALT_INV_reg[14][10]~q\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_reg[12][10]~q\,
	combout => \Bbus~135_combout\);

-- Location: LABCELL_X29_Y4_N9
\reg[26][0]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[26][0]~70_combout\ = ( \reg[2][0]~20_combout\ & ( (\micro_inst[32]~input_o\ & (!\micro_inst[28]~input_o\ & \micro_inst[31]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[32]~input_o\,
	datac => \ALT_INV_micro_inst[28]~input_o\,
	datad => \ALT_INV_micro_inst[31]~input_o\,
	dataf => \ALT_INV_reg[2][0]~20_combout\,
	combout => \reg[26][0]~70_combout\);

-- Location: LABCELL_X27_Y5_N33
\reg[16][0]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[16][0]~28_combout\ = ( \statusD~input_o\ & ( \micro_inst[20]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[20]~input_o\,
	datae => \ALT_INV_statusD~input_o\,
	combout => \reg[16][0]~28_combout\);

-- Location: MLABCELL_X25_Y3_N48
\reg[26][0]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[26][0]~69_combout\ = ( \reg[24][0]~59_combout\ & ( (\reg[16][0]~28_combout\ & (!instr(9) & instr(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[16][0]~28_combout\,
	datab => ALT_INV_instr(9),
	datad => ALT_INV_instr(10),
	dataf => \ALT_INV_reg[24][0]~59_combout\,
	combout => \reg[26][0]~69_combout\);

-- Location: LABCELL_X24_Y3_N15
\reg[26][0]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[26][0]~71_combout\ = ( \reg[26][0]~70_combout\ & ( \reg[26][0]~69_combout\ & ( (\reset~input_o\ & (!counter(0) & (!\micro_inst[18]~input_o\ & counter(1)))) ) ) ) # ( !\reg[26][0]~70_combout\ & ( \reg[26][0]~69_combout\ & ( (\reset~input_o\ & 
-- (!counter(0) & (!\micro_inst[18]~input_o\ & counter(1)))) ) ) ) # ( \reg[26][0]~70_combout\ & ( !\reg[26][0]~69_combout\ & ( (\reset~input_o\ & (!counter(0) & (!\micro_inst[18]~input_o\ & counter(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset~input_o\,
	datab => ALT_INV_counter(0),
	datac => \ALT_INV_micro_inst[18]~input_o\,
	datad => ALT_INV_counter(1),
	datae => \ALT_INV_reg[26][0]~70_combout\,
	dataf => \ALT_INV_reg[26][0]~69_combout\,
	combout => \reg[26][0]~71_combout\);

-- Location: FF_X25_Y7_N47
\reg[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~10_combout\,
	sload => VCC,
	ena => \reg[26][0]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[26][10]~q\);

-- Location: LABCELL_X16_Y3_N30
\reg[19][0]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[19][0]~37_combout\ = ( \micro_inst[32]~input_o\ & ( !\micro_inst[31]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_micro_inst[31]~input_o\,
	dataf => \ALT_INV_micro_inst[32]~input_o\,
	combout => \reg[19][0]~37_combout\);

-- Location: LABCELL_X16_Y3_N33
\reg[18][0]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[18][0]~38_combout\ = ( \reg[19][0]~37_combout\ & ( !\micro_inst[28]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_reg[19][0]~37_combout\,
	combout => \reg[18][0]~38_combout\);

-- Location: MLABCELL_X28_Y5_N24
\reg[6][0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[6][0]~6_combout\ = ( !instr(12) & ( (!instr(9) & instr(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_instr(9),
	datac => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \reg[6][0]~6_combout\);

-- Location: LABCELL_X23_Y3_N3
\reg[22][0]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[22][0]~51_combout\ = ( \reg[6][0]~6_combout\ & ( (!\reg[18][0]~38_combout\ & (\reg[16][0]~28_combout\ & ((instr(10))))) # (\reg[18][0]~38_combout\ & (((\reg[16][0]~28_combout\ & instr(10))) # (\reg[6][0]~7_combout\))) ) ) # ( !\reg[6][0]~6_combout\ & 
-- ( (\reg[18][0]~38_combout\ & \reg[6][0]~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[18][0]~38_combout\,
	datab => \ALT_INV_reg[16][0]~28_combout\,
	datac => \ALT_INV_reg[6][0]~7_combout\,
	datad => ALT_INV_instr(10),
	dataf => \ALT_INV_reg[6][0]~6_combout\,
	combout => \reg[22][0]~51_combout\);

-- Location: LABCELL_X24_Y3_N27
\reg[22][0]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[22][0]~52_combout\ = ( \reset~input_o\ & ( (counter(1) & (!\micro_inst[18]~input_o\ & (\reg[22][0]~51_combout\ & !counter(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_counter(1),
	datab => \ALT_INV_micro_inst[18]~input_o\,
	datac => \ALT_INV_reg[22][0]~51_combout\,
	datad => ALT_INV_counter(0),
	dataf => \ALT_INV_reset~input_o\,
	combout => \reg[22][0]~52_combout\);

-- Location: FF_X22_Y6_N44
\reg[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~10_combout\,
	sload => VCC,
	ena => \reg[22][0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[22][10]~q\);

-- Location: LABCELL_X22_Y3_N21
\reg[18][0]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[18][0]~19_combout\ = ( !instr(9) & ( (!instr(11) & !instr(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(11),
	datab => ALT_INV_instr(12),
	dataf => ALT_INV_instr(9),
	combout => \reg[18][0]~19_combout\);

-- Location: LABCELL_X23_Y3_N0
\reg[18][0]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[18][0]~39_combout\ = ( instr(10) & ( (!\reg[18][0]~38_combout\ & (\reg[16][0]~28_combout\ & ((\reg[18][0]~19_combout\)))) # (\reg[18][0]~38_combout\ & (((\reg[16][0]~28_combout\ & \reg[18][0]~19_combout\)) # (\reg[2][0]~20_combout\))) ) ) # ( 
-- !instr(10) & ( (\reg[18][0]~38_combout\ & \reg[2][0]~20_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[18][0]~38_combout\,
	datab => \ALT_INV_reg[16][0]~28_combout\,
	datac => \ALT_INV_reg[2][0]~20_combout\,
	datad => \ALT_INV_reg[18][0]~19_combout\,
	dataf => ALT_INV_instr(10),
	combout => \reg[18][0]~39_combout\);

-- Location: LABCELL_X24_Y3_N3
\reg[18][0]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[18][0]~40_combout\ = ( \reset~input_o\ & ( (counter(1) & (!\micro_inst[18]~input_o\ & (\reg[18][0]~39_combout\ & !counter(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_counter(1),
	datab => \ALT_INV_micro_inst[18]~input_o\,
	datac => \ALT_INV_reg[18][0]~39_combout\,
	datad => ALT_INV_counter(0),
	dataf => \ALT_INV_reset~input_o\,
	combout => \reg[18][0]~40_combout\);

-- Location: FF_X23_Y7_N2
\reg[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~10_combout\,
	sload => VCC,
	ena => \reg[18][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[18][10]~q\);

-- Location: MLABCELL_X25_Y3_N39
\reg[30][0]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[30][0]~88_combout\ = ( \reg[16][0]~28_combout\ & ( (instr(10) & (\reg[29][0]~83_combout\ & !instr(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(10),
	datab => \ALT_INV_reg[29][0]~83_combout\,
	datac => ALT_INV_instr(9),
	dataf => \ALT_INV_reg[16][0]~28_combout\,
	combout => \reg[30][0]~88_combout\);

-- Location: LABCELL_X29_Y4_N15
\reg[30][0]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[30][0]~89_combout\ = ( \micro_inst[32]~input_o\ & ( (\micro_inst[31]~input_o\ & (!\micro_inst[28]~input_o\ & \reg[6][0]~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[31]~input_o\,
	datab => \ALT_INV_micro_inst[28]~input_o\,
	datad => \ALT_INV_reg[6][0]~7_combout\,
	dataf => \ALT_INV_micro_inst[32]~input_o\,
	combout => \reg[30][0]~89_combout\);

-- Location: LABCELL_X24_Y3_N57
\reg[30][0]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[30][0]~90_combout\ = ( \reg[30][0]~88_combout\ & ( \reg[30][0]~89_combout\ & ( (\reset~input_o\ & (!counter(0) & (!\micro_inst[18]~input_o\ & counter(1)))) ) ) ) # ( !\reg[30][0]~88_combout\ & ( \reg[30][0]~89_combout\ & ( (\reset~input_o\ & 
-- (!counter(0) & (!\micro_inst[18]~input_o\ & counter(1)))) ) ) ) # ( \reg[30][0]~88_combout\ & ( !\reg[30][0]~89_combout\ & ( (\reset~input_o\ & (!counter(0) & (!\micro_inst[18]~input_o\ & counter(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset~input_o\,
	datab => ALT_INV_counter(0),
	datac => \ALT_INV_micro_inst[18]~input_o\,
	datad => ALT_INV_counter(1),
	datae => \ALT_INV_reg[30][0]~88_combout\,
	dataf => \ALT_INV_reg[30][0]~89_combout\,
	combout => \reg[30][0]~90_combout\);

-- Location: FF_X22_Y6_N41
\reg[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~10_combout\,
	sload => VCC,
	ena => \reg[30][0]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[30][10]~q\);

-- Location: LABCELL_X22_Y6_N6
\Bbus~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~129_combout\ = ( \reg[18][10]~q\ & ( \reg[30][10]~q\ & ( (!\micro_inst[25]~input_o\ & (((!\micro_inst[24]~input_o\) # (\reg[22][10]~q\)))) # (\micro_inst[25]~input_o\ & (((\micro_inst[24]~input_o\)) # (\reg[26][10]~q\))) ) ) ) # ( !\reg[18][10]~q\ & 
-- ( \reg[30][10]~q\ & ( (!\micro_inst[25]~input_o\ & (((\micro_inst[24]~input_o\ & \reg[22][10]~q\)))) # (\micro_inst[25]~input_o\ & (((\micro_inst[24]~input_o\)) # (\reg[26][10]~q\))) ) ) ) # ( \reg[18][10]~q\ & ( !\reg[30][10]~q\ & ( 
-- (!\micro_inst[25]~input_o\ & (((!\micro_inst[24]~input_o\) # (\reg[22][10]~q\)))) # (\micro_inst[25]~input_o\ & (\reg[26][10]~q\ & (!\micro_inst[24]~input_o\))) ) ) ) # ( !\reg[18][10]~q\ & ( !\reg[30][10]~q\ & ( (!\micro_inst[25]~input_o\ & 
-- (((\micro_inst[24]~input_o\ & \reg[22][10]~q\)))) # (\micro_inst[25]~input_o\ & (\reg[26][10]~q\ & (!\micro_inst[24]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[26][10]~q\,
	datab => \ALT_INV_micro_inst[25]~input_o\,
	datac => \ALT_INV_micro_inst[24]~input_o\,
	datad => \ALT_INV_reg[22][10]~q\,
	datae => \ALT_INV_reg[18][10]~q\,
	dataf => \ALT_INV_reg[30][10]~q\,
	combout => \Bbus~129_combout\);

-- Location: MLABCELL_X25_Y3_N9
\reg[24][0]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[24][0]~60_combout\ = ( \reg[16][0]~28_combout\ & ( (!instr(10) & (\reg[24][0]~59_combout\ & !instr(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(10),
	datab => \ALT_INV_reg[24][0]~59_combout\,
	datad => ALT_INV_instr(9),
	dataf => \ALT_INV_reg[16][0]~28_combout\,
	combout => \reg[24][0]~60_combout\);

-- Location: LABCELL_X29_Y6_N45
\reg[16][0]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[16][0]~30_combout\ = ( !\micro_inst[30]~input_o\ & ( (\micro_inst[32]~input_o\ & (!\micro_inst[20]~input_o\ & !\micro_inst[29]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_micro_inst[32]~input_o\,
	datac => \ALT_INV_micro_inst[20]~input_o\,
	datad => \ALT_INV_micro_inst[29]~input_o\,
	dataf => \ALT_INV_micro_inst[30]~input_o\,
	combout => \reg[16][0]~30_combout\);

-- Location: LABCELL_X24_Y5_N21
\reg[24][0]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[24][0]~61_combout\ = ( !\micro_inst[28]~input_o\ & ( (\reg[16][0]~30_combout\ & \micro_inst[31]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[16][0]~30_combout\,
	datad => \ALT_INV_micro_inst[31]~input_o\,
	dataf => \ALT_INV_micro_inst[28]~input_o\,
	combout => \reg[24][0]~61_combout\);

-- Location: LABCELL_X24_Y3_N12
\reg[24][0]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[24][0]~62_combout\ = ( \reg[24][0]~60_combout\ & ( \reg[24][0]~61_combout\ & ( (\reset~input_o\ & (!counter(0) & (counter(1) & !\micro_inst[18]~input_o\))) ) ) ) # ( !\reg[24][0]~60_combout\ & ( \reg[24][0]~61_combout\ & ( (\reset~input_o\ & 
-- (!counter(0) & (counter(1) & !\micro_inst[18]~input_o\))) ) ) ) # ( \reg[24][0]~60_combout\ & ( !\reg[24][0]~61_combout\ & ( (\reset~input_o\ & (!counter(0) & (counter(1) & !\micro_inst[18]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset~input_o\,
	datab => ALT_INV_counter(0),
	datac => ALT_INV_counter(1),
	datad => \ALT_INV_micro_inst[18]~input_o\,
	datae => \ALT_INV_reg[24][0]~60_combout\,
	dataf => \ALT_INV_reg[24][0]~61_combout\,
	combout => \reg[24][0]~62_combout\);

-- Location: FF_X24_Y8_N5
\reg[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~10_combout\,
	sload => VCC,
	ena => \reg[24][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[24][10]~q\);

-- Location: LABCELL_X29_Y4_N57
\reg[20][0]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[20][0]~44_combout\ = ( !\micro_inst[29]~input_o\ & ( (\micro_inst[32]~input_o\ & (!\micro_inst[20]~input_o\ & \micro_inst[30]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[32]~input_o\,
	datac => \ALT_INV_micro_inst[20]~input_o\,
	datad => \ALT_INV_micro_inst[30]~input_o\,
	dataf => \ALT_INV_micro_inst[29]~input_o\,
	combout => \reg[20][0]~44_combout\);

-- Location: LABCELL_X29_Y4_N12
\reg[28][0]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[28][0]~78_combout\ = (\micro_inst[31]~input_o\ & (!\micro_inst[28]~input_o\ & \reg[20][0]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[31]~input_o\,
	datab => \ALT_INV_micro_inst[28]~input_o\,
	datad => \ALT_INV_reg[20][0]~44_combout\,
	combout => \reg[28][0]~78_combout\);

-- Location: MLABCELL_X25_Y3_N24
\reg[28][0]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[28][0]~79_combout\ = ( \reg[16][0]~28_combout\ & ( (instr(11) & (instr(12) & (!instr(9) & !instr(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(11),
	datab => ALT_INV_instr(12),
	datac => ALT_INV_instr(9),
	datad => ALT_INV_instr(10),
	dataf => \ALT_INV_reg[16][0]~28_combout\,
	combout => \reg[28][0]~79_combout\);

-- Location: LABCELL_X24_Y3_N54
\reg[28][0]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[28][0]~80_combout\ = ( \reg[28][0]~78_combout\ & ( \reg[28][0]~79_combout\ & ( (\reset~input_o\ & (!counter(0) & (counter(1) & !\micro_inst[18]~input_o\))) ) ) ) # ( !\reg[28][0]~78_combout\ & ( \reg[28][0]~79_combout\ & ( (\reset~input_o\ & 
-- (!counter(0) & (counter(1) & !\micro_inst[18]~input_o\))) ) ) ) # ( \reg[28][0]~78_combout\ & ( !\reg[28][0]~79_combout\ & ( (\reset~input_o\ & (!counter(0) & (counter(1) & !\micro_inst[18]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset~input_o\,
	datab => ALT_INV_counter(0),
	datac => ALT_INV_counter(1),
	datad => \ALT_INV_micro_inst[18]~input_o\,
	datae => \ALT_INV_reg[28][0]~78_combout\,
	dataf => \ALT_INV_reg[28][0]~79_combout\,
	combout => \reg[28][0]~80_combout\);

-- Location: FF_X24_Y7_N32
\reg[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~10_combout\,
	sload => VCC,
	ena => \reg[28][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[28][10]~q\);

-- Location: LABCELL_X24_Y5_N9
\reg[16][0]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[16][0]~31_combout\ = ( \reg[16][0]~30_combout\ & ( (!\micro_inst[28]~input_o\ & !\micro_inst[31]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[28]~input_o\,
	datac => \ALT_INV_micro_inst[31]~input_o\,
	dataf => \ALT_INV_reg[16][0]~30_combout\,
	combout => \reg[16][0]~31_combout\);

-- Location: LABCELL_X27_Y5_N45
\reg[16][0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[16][0]~4_combout\ = ( !instr(11) & ( (!instr(10) & !instr(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_instr(10),
	datac => ALT_INV_instr(12),
	dataf => ALT_INV_instr(11),
	combout => \reg[16][0]~4_combout\);

-- Location: MLABCELL_X25_Y3_N30
\reg[16][0]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[16][0]~29_combout\ = ( \reg[16][0]~28_combout\ & ( (\reg[16][0]~4_combout\ & !instr(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[16][0]~4_combout\,
	datac => ALT_INV_instr(9),
	dataf => \ALT_INV_reg[16][0]~28_combout\,
	combout => \reg[16][0]~29_combout\);

-- Location: LABCELL_X24_Y3_N45
\reg[16][0]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[16][0]~32_combout\ = ( \reg[16][0]~31_combout\ & ( \reg[16][0]~29_combout\ & ( (\reset~input_o\ & (!counter(0) & (!\micro_inst[18]~input_o\ & counter(1)))) ) ) ) # ( !\reg[16][0]~31_combout\ & ( \reg[16][0]~29_combout\ & ( (\reset~input_o\ & 
-- (!counter(0) & (!\micro_inst[18]~input_o\ & counter(1)))) ) ) ) # ( \reg[16][0]~31_combout\ & ( !\reg[16][0]~29_combout\ & ( (\reset~input_o\ & (!counter(0) & (!\micro_inst[18]~input_o\ & counter(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset~input_o\,
	datab => ALT_INV_counter(0),
	datac => \ALT_INV_micro_inst[18]~input_o\,
	datad => ALT_INV_counter(1),
	datae => \ALT_INV_reg[16][0]~31_combout\,
	dataf => \ALT_INV_reg[16][0]~29_combout\,
	combout => \reg[16][0]~32_combout\);

-- Location: FF_X25_Y6_N32
\reg[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~10_combout\,
	sload => VCC,
	ena => \reg[16][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[16][10]~q\);

-- Location: MLABCELL_X25_Y7_N24
\reg[20][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[20][10]~feeder_combout\ = ( \Cbusi~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~10_combout\,
	combout => \reg[20][10]~feeder_combout\);

-- Location: MLABCELL_X25_Y3_N0
\reg[20][0]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[20][0]~46_combout\ = ( \reg[16][0]~28_combout\ & ( (!instr(10) & (!instr(12) & (!instr(9) & instr(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(10),
	datab => ALT_INV_instr(12),
	datac => ALT_INV_instr(9),
	datad => ALT_INV_instr(11),
	dataf => \ALT_INV_reg[16][0]~28_combout\,
	combout => \reg[20][0]~46_combout\);

-- Location: LABCELL_X29_Y4_N27
\reg[20][0]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[20][0]~45_combout\ = ( !\micro_inst[28]~input_o\ & ( (\reg[20][0]~44_combout\ & !\micro_inst[31]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[20][0]~44_combout\,
	datad => \ALT_INV_micro_inst[31]~input_o\,
	dataf => \ALT_INV_micro_inst[28]~input_o\,
	combout => \reg[20][0]~45_combout\);

-- Location: LABCELL_X24_Y3_N42
\reg[20][0]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[20][0]~47_combout\ = ( \reg[20][0]~46_combout\ & ( \reg[20][0]~45_combout\ & ( (\reset~input_o\ & (!counter(0) & (counter(1) & !\micro_inst[18]~input_o\))) ) ) ) # ( !\reg[20][0]~46_combout\ & ( \reg[20][0]~45_combout\ & ( (\reset~input_o\ & 
-- (!counter(0) & (counter(1) & !\micro_inst[18]~input_o\))) ) ) ) # ( \reg[20][0]~46_combout\ & ( !\reg[20][0]~45_combout\ & ( (\reset~input_o\ & (!counter(0) & (counter(1) & !\micro_inst[18]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset~input_o\,
	datab => ALT_INV_counter(0),
	datac => ALT_INV_counter(1),
	datad => \ALT_INV_micro_inst[18]~input_o\,
	datae => \ALT_INV_reg[20][0]~46_combout\,
	dataf => \ALT_INV_reg[20][0]~45_combout\,
	combout => \reg[20][0]~47_combout\);

-- Location: FF_X25_Y7_N26
\reg[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[20][10]~feeder_combout\,
	ena => \reg[20][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[20][10]~q\);

-- Location: LABCELL_X24_Y7_N33
\Bbus~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~127_combout\ = ( \reg[16][10]~q\ & ( \reg[20][10]~q\ & ( (!\micro_inst[25]~input_o\) # ((!\micro_inst[24]~input_o\ & (\reg[24][10]~q\)) # (\micro_inst[24]~input_o\ & ((\reg[28][10]~q\)))) ) ) ) # ( !\reg[16][10]~q\ & ( \reg[20][10]~q\ & ( 
-- (!\micro_inst[25]~input_o\ & (((\micro_inst[24]~input_o\)))) # (\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & (\reg[24][10]~q\)) # (\micro_inst[24]~input_o\ & ((\reg[28][10]~q\))))) ) ) ) # ( \reg[16][10]~q\ & ( !\reg[20][10]~q\ & ( 
-- (!\micro_inst[25]~input_o\ & (((!\micro_inst[24]~input_o\)))) # (\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & (\reg[24][10]~q\)) # (\micro_inst[24]~input_o\ & ((\reg[28][10]~q\))))) ) ) ) # ( !\reg[16][10]~q\ & ( !\reg[20][10]~q\ & ( 
-- (\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & (\reg[24][10]~q\)) # (\micro_inst[24]~input_o\ & ((\reg[28][10]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000101111100111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[24][10]~q\,
	datab => \ALT_INV_reg[28][10]~q\,
	datac => \ALT_INV_micro_inst[25]~input_o\,
	datad => \ALT_INV_micro_inst[24]~input_o\,
	datae => \ALT_INV_reg[16][10]~q\,
	dataf => \ALT_INV_reg[20][10]~q\,
	combout => \Bbus~127_combout\);

-- Location: LABCELL_X24_Y6_N27
\reg[27][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[27][10]~feeder_combout\ = ( \Cbusi~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~10_combout\,
	combout => \reg[27][10]~feeder_combout\);

-- Location: MLABCELL_X25_Y3_N51
\reg[17][0]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[17][0]~33_combout\ = (\reg[16][0]~28_combout\ & instr(9))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[16][0]~28_combout\,
	datab => ALT_INV_instr(9),
	combout => \reg[17][0]~33_combout\);

-- Location: MLABCELL_X25_Y3_N15
\reg[19][0]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[19][0]~41_combout\ = (instr(10) & \reg[17][0]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(10),
	datad => \ALT_INV_reg[17][0]~33_combout\,
	combout => \reg[19][0]~41_combout\);

-- Location: LABCELL_X23_Y3_N45
\reg[27][0]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[27][0]~74_combout\ = ( \reg[24][0]~59_combout\ & ( \micro_inst[31]~input_o\ & ( ((\reg[3][0]~25_combout\ & \micro_inst[32]~input_o\)) # (\reg[19][0]~41_combout\) ) ) ) # ( !\reg[24][0]~59_combout\ & ( \micro_inst[31]~input_o\ & ( 
-- (\reg[3][0]~25_combout\ & \micro_inst[32]~input_o\) ) ) ) # ( \reg[24][0]~59_combout\ & ( !\micro_inst[31]~input_o\ & ( \reg[19][0]~41_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000101000001010000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[3][0]~25_combout\,
	datac => \ALT_INV_micro_inst[32]~input_o\,
	datad => \ALT_INV_reg[19][0]~41_combout\,
	datae => \ALT_INV_reg[24][0]~59_combout\,
	dataf => \ALT_INV_micro_inst[31]~input_o\,
	combout => \reg[27][0]~74_combout\);

-- Location: LABCELL_X24_Y3_N36
\reg[27][0]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[27][0]~75_combout\ = ( \reg[27][0]~74_combout\ & ( (\reset~input_o\ & (!\micro_inst[18]~input_o\ & (counter(1) & !counter(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset~input_o\,
	datab => \ALT_INV_micro_inst[18]~input_o\,
	datac => ALT_INV_counter(1),
	datad => ALT_INV_counter(0),
	dataf => \ALT_INV_reg[27][0]~74_combout\,
	combout => \reg[27][0]~75_combout\);

-- Location: FF_X24_Y6_N29
\reg[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[27][10]~feeder_combout\,
	ena => \reg[27][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[27][10]~q\);

-- Location: LABCELL_X23_Y3_N30
\reg[19][0]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[19][0]~42_combout\ = ( \reg[19][0]~37_combout\ & ( ((!instr(12) & (\reg[19][0]~41_combout\ & !instr(11)))) # (\reg[3][0]~25_combout\) ) ) # ( !\reg[19][0]~37_combout\ & ( (!instr(12) & (\reg[19][0]~41_combout\ & !instr(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000010111010101010100001100000000000101110101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[3][0]~25_combout\,
	datab => ALT_INV_instr(12),
	datac => \ALT_INV_reg[19][0]~41_combout\,
	datad => ALT_INV_instr(11),
	datae => \ALT_INV_reg[19][0]~37_combout\,
	combout => \reg[19][0]~42_combout\);

-- Location: LABCELL_X24_Y3_N51
\reg[19][0]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[19][0]~43_combout\ = ( counter(1) & ( \reset~input_o\ & ( (\reg[19][0]~42_combout\ & (!\micro_inst[18]~input_o\ & !counter(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[19][0]~42_combout\,
	datab => \ALT_INV_micro_inst[18]~input_o\,
	datac => ALT_INV_counter(0),
	datae => ALT_INV_counter(1),
	dataf => \ALT_INV_reset~input_o\,
	combout => \reg[19][0]~43_combout\);

-- Location: FF_X19_Y6_N31
\reg[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~10_combout\,
	sload => VCC,
	ena => \reg[19][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[19][10]~q\);

-- Location: LABCELL_X23_Y3_N15
\reg[7][0]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[7][0]~15_combout\ = ( \reg[6][0]~7_combout\ & ( \micro_inst[28]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_reg[6][0]~7_combout\,
	combout => \reg[7][0]~15_combout\);

-- Location: LABCELL_X23_Y3_N27
\reg[23][0]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[23][0]~53_combout\ = ( instr(11) & ( (!\reg[19][0]~41_combout\ & (\reg[7][0]~15_combout\ & ((\reg[19][0]~37_combout\)))) # (\reg[19][0]~41_combout\ & ((!instr(12)) # ((\reg[7][0]~15_combout\ & \reg[19][0]~37_combout\)))) ) ) # ( !instr(11) & ( 
-- (\reg[7][0]~15_combout\ & \reg[19][0]~37_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010000011100110101000001110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[19][0]~41_combout\,
	datab => \ALT_INV_reg[7][0]~15_combout\,
	datac => ALT_INV_instr(12),
	datad => \ALT_INV_reg[19][0]~37_combout\,
	dataf => ALT_INV_instr(11),
	combout => \reg[23][0]~53_combout\);

-- Location: LABCELL_X22_Y3_N39
\reg[23][0]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[23][0]~54_combout\ = ( !counter(0) & ( (counter(1) & (\reset~input_o\ & (!\micro_inst[18]~input_o\ & \reg[23][0]~53_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_counter(1),
	datab => \ALT_INV_reset~input_o\,
	datac => \ALT_INV_micro_inst[18]~input_o\,
	datad => \ALT_INV_reg[23][0]~53_combout\,
	dataf => ALT_INV_counter(0),
	combout => \reg[23][0]~54_combout\);

-- Location: FF_X24_Y6_N20
\reg[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~10_combout\,
	sload => VCC,
	ena => \reg[23][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[23][10]~q\);

-- Location: LABCELL_X24_Y6_N33
\Bbus~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~130_combout\ = ( \reg[31][10]~q\ & ( \reg[23][10]~q\ & ( ((!\micro_inst[25]~input_o\ & ((\reg[19][10]~q\))) # (\micro_inst[25]~input_o\ & (\reg[27][10]~q\))) # (\micro_inst[24]~input_o\) ) ) ) # ( !\reg[31][10]~q\ & ( \reg[23][10]~q\ & ( 
-- (!\micro_inst[24]~input_o\ & ((!\micro_inst[25]~input_o\ & ((\reg[19][10]~q\))) # (\micro_inst[25]~input_o\ & (\reg[27][10]~q\)))) # (\micro_inst[24]~input_o\ & (((!\micro_inst[25]~input_o\)))) ) ) ) # ( \reg[31][10]~q\ & ( !\reg[23][10]~q\ & ( 
-- (!\micro_inst[24]~input_o\ & ((!\micro_inst[25]~input_o\ & ((\reg[19][10]~q\))) # (\micro_inst[25]~input_o\ & (\reg[27][10]~q\)))) # (\micro_inst[24]~input_o\ & (((\micro_inst[25]~input_o\)))) ) ) ) # ( !\reg[31][10]~q\ & ( !\reg[23][10]~q\ & ( 
-- (!\micro_inst[24]~input_o\ & ((!\micro_inst[25]~input_o\ & ((\reg[19][10]~q\))) # (\micro_inst[25]~input_o\ & (\reg[27][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[27][10]~q\,
	datab => \ALT_INV_micro_inst[24]~input_o\,
	datac => \ALT_INV_micro_inst[25]~input_o\,
	datad => \ALT_INV_reg[19][10]~q\,
	datae => \ALT_INV_reg[31][10]~q\,
	dataf => \ALT_INV_reg[23][10]~q\,
	combout => \Bbus~130_combout\);

-- Location: LABCELL_X29_Y4_N0
\reg[17][0]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[17][0]~34_combout\ = ( \micro_inst[28]~input_o\ & ( (!\micro_inst[29]~input_o\ & (!\micro_inst[20]~input_o\ & (\micro_inst[32]~input_o\ & !\micro_inst[30]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[29]~input_o\,
	datab => \ALT_INV_micro_inst[20]~input_o\,
	datac => \ALT_INV_micro_inst[32]~input_o\,
	datad => \ALT_INV_micro_inst[30]~input_o\,
	dataf => \ALT_INV_micro_inst[28]~input_o\,
	combout => \reg[17][0]~34_combout\);

-- Location: MLABCELL_X25_Y3_N6
\reg[25][0]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[25][0]~65_combout\ = ( \reg[17][0]~33_combout\ & ( (!instr(10) & (((\reg[17][0]~34_combout\ & \micro_inst[31]~input_o\)) # (\reg[24][0]~59_combout\))) # (instr(10) & (((\reg[17][0]~34_combout\ & \micro_inst[31]~input_o\)))) ) ) # ( 
-- !\reg[17][0]~33_combout\ & ( (\reg[17][0]~34_combout\ & \micro_inst[31]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100100010001011110010001000101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(10),
	datab => \ALT_INV_reg[24][0]~59_combout\,
	datac => \ALT_INV_reg[17][0]~34_combout\,
	datad => \ALT_INV_micro_inst[31]~input_o\,
	dataf => \ALT_INV_reg[17][0]~33_combout\,
	combout => \reg[25][0]~65_combout\);

-- Location: LABCELL_X24_Y3_N18
\reg[25][0]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[25][0]~66_combout\ = ( \reset~input_o\ & ( (counter(1) & (!\micro_inst[18]~input_o\ & (\reg[25][0]~65_combout\ & !counter(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_counter(1),
	datab => \ALT_INV_micro_inst[18]~input_o\,
	datac => \ALT_INV_reg[25][0]~65_combout\,
	datad => ALT_INV_counter(0),
	dataf => \ALT_INV_reset~input_o\,
	combout => \reg[25][0]~66_combout\);

-- Location: FF_X19_Y6_N5
\reg[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~10_combout\,
	sload => VCC,
	ena => \reg[25][0]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[25][10]~q\);

-- Location: LABCELL_X24_Y4_N6
\reg[21][0]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[21][0]~48_combout\ = ( \micro_inst[32]~input_o\ & ( \micro_inst[30]~input_o\ & ( (!\micro_inst[20]~input_o\ & (!\micro_inst[29]~input_o\ & \micro_inst[28]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[20]~input_o\,
	datab => \ALT_INV_micro_inst[29]~input_o\,
	datac => \ALT_INV_micro_inst[28]~input_o\,
	datae => \ALT_INV_micro_inst[32]~input_o\,
	dataf => \ALT_INV_micro_inst[30]~input_o\,
	combout => \reg[21][0]~48_combout\);

-- Location: MLABCELL_X25_Y3_N36
\reg[29][0]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[29][0]~84_combout\ = ( \reg[21][0]~48_combout\ & ( ((!instr(10) & (\reg[29][0]~83_combout\ & \reg[17][0]~33_combout\))) # (\micro_inst[31]~input_o\) ) ) # ( !\reg[21][0]~48_combout\ & ( (!instr(10) & (\reg[29][0]~83_combout\ & 
-- \reg[17][0]~33_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(10),
	datab => \ALT_INV_reg[29][0]~83_combout\,
	datac => \ALT_INV_reg[17][0]~33_combout\,
	datad => \ALT_INV_micro_inst[31]~input_o\,
	dataf => \ALT_INV_reg[21][0]~48_combout\,
	combout => \reg[29][0]~84_combout\);

-- Location: LABCELL_X24_Y3_N21
\reg[29][0]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[29][0]~85_combout\ = ( \reset~input_o\ & ( (counter(1) & (!\micro_inst[18]~input_o\ & (\reg[29][0]~84_combout\ & !counter(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_counter(1),
	datab => \ALT_INV_micro_inst[18]~input_o\,
	datac => \ALT_INV_reg[29][0]~84_combout\,
	datad => ALT_INV_counter(0),
	dataf => \ALT_INV_reset~input_o\,
	combout => \reg[29][0]~85_combout\);

-- Location: FF_X24_Y8_N8
\reg[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~10_combout\,
	sload => VCC,
	ena => \reg[29][0]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[29][10]~q\);

-- Location: MLABCELL_X25_Y3_N33
\reg[17][0]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[17][0]~35_combout\ = ( \reg[17][0]~34_combout\ & ( (!\micro_inst[31]~input_o\) # ((\reg[17][0]~33_combout\ & \reg[16][0]~4_combout\)) ) ) # ( !\reg[17][0]~34_combout\ & ( (\reg[17][0]~33_combout\ & \reg[16][0]~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111111111000100011111111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[17][0]~33_combout\,
	datab => \ALT_INV_reg[16][0]~4_combout\,
	datad => \ALT_INV_micro_inst[31]~input_o\,
	dataf => \ALT_INV_reg[17][0]~34_combout\,
	combout => \reg[17][0]~35_combout\);

-- Location: LABCELL_X24_Y3_N0
\reg[17][0]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[17][0]~36_combout\ = ( \reg[17][0]~35_combout\ & ( (counter(1) & (!\micro_inst[18]~input_o\ & (\reset~input_o\ & !counter(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_counter(1),
	datab => \ALT_INV_micro_inst[18]~input_o\,
	datac => \ALT_INV_reset~input_o\,
	datad => ALT_INV_counter(0),
	dataf => \ALT_INV_reg[17][0]~35_combout\,
	combout => \reg[17][0]~36_combout\);

-- Location: FF_X25_Y6_N56
\reg[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~10_combout\,
	sload => VCC,
	ena => \reg[17][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[17][10]~q\);

-- Location: MLABCELL_X25_Y3_N45
\reg[21][0]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[21][0]~49_combout\ = ( instr(10) & ( \reg[17][0]~33_combout\ & ( (\reg[21][0]~48_combout\ & !\micro_inst[31]~input_o\) ) ) ) # ( !instr(10) & ( \reg[17][0]~33_combout\ & ( (!instr(11) & (\reg[21][0]~48_combout\ & (!\micro_inst[31]~input_o\))) # 
-- (instr(11) & ((!instr(12)) # ((\reg[21][0]~48_combout\ & !\micro_inst[31]~input_o\)))) ) ) ) # ( instr(10) & ( !\reg[17][0]~33_combout\ & ( (\reg[21][0]~48_combout\ & !\micro_inst[31]~input_o\) ) ) ) # ( !instr(10) & ( !\reg[17][0]~33_combout\ & ( 
-- (\reg[21][0]~48_combout\ & !\micro_inst[31]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000001110101001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(11),
	datab => \ALT_INV_reg[21][0]~48_combout\,
	datac => \ALT_INV_micro_inst[31]~input_o\,
	datad => ALT_INV_instr(12),
	datae => ALT_INV_instr(10),
	dataf => \ALT_INV_reg[17][0]~33_combout\,
	combout => \reg[21][0]~49_combout\);

-- Location: LABCELL_X24_Y3_N30
\reg[21][0]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[21][0]~50_combout\ = ( \reg[21][0]~49_combout\ & ( (\reset~input_o\ & (!\micro_inst[18]~input_o\ & (counter(1) & !counter(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset~input_o\,
	datab => \ALT_INV_micro_inst[18]~input_o\,
	datac => ALT_INV_counter(1),
	datad => ALT_INV_counter(0),
	dataf => \ALT_INV_reg[21][0]~49_combout\,
	combout => \reg[21][0]~50_combout\);

-- Location: FF_X23_Y6_N26
\reg[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~10_combout\,
	sload => VCC,
	ena => \reg[21][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[21][10]~q\);

-- Location: LABCELL_X24_Y7_N39
\Bbus~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~128_combout\ = ( \reg[17][10]~q\ & ( \reg[21][10]~q\ & ( (!\micro_inst[25]~input_o\) # ((!\micro_inst[24]~input_o\ & (\reg[25][10]~q\)) # (\micro_inst[24]~input_o\ & ((\reg[29][10]~q\)))) ) ) ) # ( !\reg[17][10]~q\ & ( \reg[21][10]~q\ & ( 
-- (!\micro_inst[25]~input_o\ & (((\micro_inst[24]~input_o\)))) # (\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & (\reg[25][10]~q\)) # (\micro_inst[24]~input_o\ & ((\reg[29][10]~q\))))) ) ) ) # ( \reg[17][10]~q\ & ( !\reg[21][10]~q\ & ( 
-- (!\micro_inst[25]~input_o\ & (((!\micro_inst[24]~input_o\)))) # (\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & (\reg[25][10]~q\)) # (\micro_inst[24]~input_o\ & ((\reg[29][10]~q\))))) ) ) ) # ( !\reg[17][10]~q\ & ( !\reg[21][10]~q\ & ( 
-- (\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & (\reg[25][10]~q\)) # (\micro_inst[24]~input_o\ & ((\reg[29][10]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000101111100111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[25][10]~q\,
	datab => \ALT_INV_reg[29][10]~q\,
	datac => \ALT_INV_micro_inst[25]~input_o\,
	datad => \ALT_INV_micro_inst[24]~input_o\,
	datae => \ALT_INV_reg[17][10]~q\,
	dataf => \ALT_INV_reg[21][10]~q\,
	combout => \Bbus~128_combout\);

-- Location: MLABCELL_X25_Y7_N0
\Bbus~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~131_combout\ = ( \micro_inst[22]~input_o\ & ( \Bbus~128_combout\ & ( (!\micro_inst[23]~input_o\) # (\Bbus~130_combout\) ) ) ) # ( !\micro_inst[22]~input_o\ & ( \Bbus~128_combout\ & ( (!\micro_inst[23]~input_o\ & ((\Bbus~127_combout\))) # 
-- (\micro_inst[23]~input_o\ & (\Bbus~129_combout\)) ) ) ) # ( \micro_inst[22]~input_o\ & ( !\Bbus~128_combout\ & ( (\Bbus~130_combout\ & \micro_inst[23]~input_o\) ) ) ) # ( !\micro_inst[22]~input_o\ & ( !\Bbus~128_combout\ & ( (!\micro_inst[23]~input_o\ & 
-- ((\Bbus~127_combout\))) # (\micro_inst[23]~input_o\ & (\Bbus~129_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000000000000111100110011010101011111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~129_combout\,
	datab => \ALT_INV_Bbus~127_combout\,
	datac => \ALT_INV_Bbus~130_combout\,
	datad => \ALT_INV_micro_inst[23]~input_o\,
	datae => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_Bbus~128_combout\,
	combout => \Bbus~131_combout\);

-- Location: LABCELL_X23_Y3_N21
\reg[6][0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[6][0]~9_combout\ = ( \reg[6][0]~6_combout\ & ( ((\Abus~18_combout\ & \reg[6][0]~8_combout\)) # (\reg[6][0]~5_combout\) ) ) # ( !\reg[6][0]~6_combout\ & ( (\Abus~18_combout\ & \reg[6][0]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100110011011101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~18_combout\,
	datab => \ALT_INV_reg[6][0]~5_combout\,
	datad => \ALT_INV_reg[6][0]~8_combout\,
	dataf => \ALT_INV_reg[6][0]~6_combout\,
	combout => \reg[6][0]~9_combout\);

-- Location: LABCELL_X22_Y3_N12
\reg[6][0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[6][0]~10_combout\ = ( \reset~input_o\ & ( (!counter(0) & (!\micro_inst[18]~input_o\ & (\reg[6][0]~9_combout\ & counter(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_counter(0),
	datab => \ALT_INV_micro_inst[18]~input_o\,
	datac => \ALT_INV_reg[6][0]~9_combout\,
	datad => ALT_INV_counter(1),
	dataf => \ALT_INV_reset~input_o\,
	combout => \reg[6][0]~10_combout\);

-- Location: FF_X23_Y6_N50
\reg[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~10_combout\,
	sload => VCC,
	ena => \reg[6][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[6][10]~q\);

-- Location: LABCELL_X22_Y3_N33
\reg[5][0]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[5][0]~12_combout\ = ( \Abus~18_combout\ & ( ((instr(9) & (!instr(12) & \reg[4][0]~0_combout\))) # (\reg[5][0]~11_combout\) ) ) # ( !\Abus~18_combout\ & ( (instr(9) & (!instr(12) & \reg[4][0]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(9),
	datab => ALT_INV_instr(12),
	datac => \ALT_INV_reg[4][0]~0_combout\,
	datad => \ALT_INV_reg[5][0]~11_combout\,
	dataf => \ALT_INV_Abus~18_combout\,
	combout => \reg[5][0]~12_combout\);

-- Location: LABCELL_X22_Y3_N3
\reg[5][0]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[5][0]~13_combout\ = ( \reg[5][0]~12_combout\ & ( (!counter(0) & (\reset~input_o\ & (!\micro_inst[18]~input_o\ & counter(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_counter(0),
	datab => \ALT_INV_reset~input_o\,
	datac => \ALT_INV_micro_inst[18]~input_o\,
	datad => ALT_INV_counter(1),
	dataf => \ALT_INV_reg[5][0]~12_combout\,
	combout => \reg[5][0]~13_combout\);

-- Location: FF_X23_Y6_N32
\reg[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~10_combout\,
	sload => VCC,
	ena => \reg[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[5][10]~q\);

-- Location: LABCELL_X27_Y7_N36
\reg[7][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[7][10]~feeder_combout\ = ( \Cbusi~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~10_combout\,
	combout => \reg[7][10]~feeder_combout\);

-- Location: LABCELL_X23_Y3_N39
\reg[7][0]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[7][0]~16_combout\ = ( \reg[7][0]~15_combout\ & ( \Abus~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~18_combout\,
	dataf => \ALT_INV_reg[7][0]~15_combout\,
	combout => \reg[7][0]~16_combout\);

-- Location: LABCELL_X22_Y3_N30
\reg[7][0]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[7][0]~14_combout\ = ( \reg[6][0]~5_combout\ & ( (instr(9) & (!instr(12) & instr(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(9),
	datab => ALT_INV_instr(12),
	datac => ALT_INV_instr(11),
	dataf => \ALT_INV_reg[6][0]~5_combout\,
	combout => \reg[7][0]~14_combout\);

-- Location: LABCELL_X22_Y3_N48
\reg[7][0]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[7][0]~17_combout\ = ( \reg[7][0]~16_combout\ & ( \reg[7][0]~14_combout\ & ( (counter(1) & (\reset~input_o\ & (!counter(0) & !\micro_inst[18]~input_o\))) ) ) ) # ( !\reg[7][0]~16_combout\ & ( \reg[7][0]~14_combout\ & ( (counter(1) & (\reset~input_o\ & 
-- (!counter(0) & !\micro_inst[18]~input_o\))) ) ) ) # ( \reg[7][0]~16_combout\ & ( !\reg[7][0]~14_combout\ & ( (counter(1) & (\reset~input_o\ & (!counter(0) & !\micro_inst[18]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_counter(1),
	datab => \ALT_INV_reset~input_o\,
	datac => ALT_INV_counter(0),
	datad => \ALT_INV_micro_inst[18]~input_o\,
	datae => \ALT_INV_reg[7][0]~16_combout\,
	dataf => \ALT_INV_reg[7][0]~14_combout\,
	combout => \reg[7][0]~17_combout\);

-- Location: FF_X27_Y7_N38
\reg[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[7][10]~feeder_combout\,
	ena => \reg[7][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[7][10]~q\);

-- Location: MLABCELL_X28_Y3_N57
\reg[4][0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[4][0]~1_combout\ = ( \micro_inst[30]~input_o\ & ( !\micro_inst[29]~input_o\ & ( (!\micro_inst[20]~input_o\ & !\micro_inst[28]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[20]~input_o\,
	datac => \ALT_INV_micro_inst[28]~input_o\,
	datae => \ALT_INV_micro_inst[30]~input_o\,
	dataf => \ALT_INV_micro_inst[29]~input_o\,
	combout => \reg[4][0]~1_combout\);

-- Location: LABCELL_X22_Y3_N27
\reg[4][0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[4][0]~2_combout\ = ( \Abus~18_combout\ & ( ((!instr(9) & (\reg[4][0]~0_combout\ & !instr(12)))) # (\reg[4][0]~1_combout\) ) ) # ( !\Abus~18_combout\ & ( (!instr(9) & (\reg[4][0]~0_combout\ & !instr(12))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000111011001100110011101100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(9),
	datab => \ALT_INV_reg[4][0]~1_combout\,
	datac => \ALT_INV_reg[4][0]~0_combout\,
	datad => ALT_INV_instr(12),
	dataf => \ALT_INV_Abus~18_combout\,
	combout => \reg[4][0]~2_combout\);

-- Location: LABCELL_X22_Y3_N57
\reg[4][0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[4][0]~3_combout\ = ( !counter(0) & ( (counter(1) & (\reset~input_o\ & (!\micro_inst[18]~input_o\ & \reg[4][0]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_counter(1),
	datab => \ALT_INV_reset~input_o\,
	datac => \ALT_INV_micro_inst[18]~input_o\,
	datad => \ALT_INV_reg[4][0]~2_combout\,
	dataf => ALT_INV_counter(0),
	combout => \reg[4][0]~3_combout\);

-- Location: FF_X22_Y7_N20
\reg[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~10_combout\,
	sload => VCC,
	ena => \reg[4][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[4][10]~q\);

-- Location: LABCELL_X22_Y7_N27
\Bbus~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~132_combout\ = ( \reg[7][10]~q\ & ( \reg[4][10]~q\ & ( (!\micro_inst[23]~input_o\ & (((!\micro_inst[22]~input_o\) # (\reg[5][10]~q\)))) # (\micro_inst[23]~input_o\ & (((\micro_inst[22]~input_o\)) # (\reg[6][10]~q\))) ) ) ) # ( !\reg[7][10]~q\ & ( 
-- \reg[4][10]~q\ & ( (!\micro_inst[23]~input_o\ & (((!\micro_inst[22]~input_o\) # (\reg[5][10]~q\)))) # (\micro_inst[23]~input_o\ & (\reg[6][10]~q\ & ((!\micro_inst[22]~input_o\)))) ) ) ) # ( \reg[7][10]~q\ & ( !\reg[4][10]~q\ & ( (!\micro_inst[23]~input_o\ 
-- & (((\reg[5][10]~q\ & \micro_inst[22]~input_o\)))) # (\micro_inst[23]~input_o\ & (((\micro_inst[22]~input_o\)) # (\reg[6][10]~q\))) ) ) ) # ( !\reg[7][10]~q\ & ( !\reg[4][10]~q\ & ( (!\micro_inst[23]~input_o\ & (((\reg[5][10]~q\ & 
-- \micro_inst[22]~input_o\)))) # (\micro_inst[23]~input_o\ & (\reg[6][10]~q\ & ((!\micro_inst[22]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[6][10]~q\,
	datab => \ALT_INV_micro_inst[23]~input_o\,
	datac => \ALT_INV_reg[5][10]~q\,
	datad => \ALT_INV_micro_inst[22]~input_o\,
	datae => \ALT_INV_reg[7][10]~q\,
	dataf => \ALT_INV_reg[4][10]~q\,
	combout => \Bbus~132_combout\);

-- Location: LABCELL_X23_Y3_N18
\reg[2][0]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[2][0]~22_combout\ = (!\Abus~18_combout\ & (\reg[6][0]~5_combout\ & (\reg[18][0]~19_combout\))) # (\Abus~18_combout\ & (((\reg[6][0]~5_combout\ & \reg[18][0]~19_combout\)) # (\reg[2][0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000000110101011100000011010101110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~18_combout\,
	datab => \ALT_INV_reg[6][0]~5_combout\,
	datac => \ALT_INV_reg[18][0]~19_combout\,
	datad => \ALT_INV_reg[2][0]~21_combout\,
	combout => \reg[2][0]~22_combout\);

-- Location: LABCELL_X22_Y3_N54
\reg[2][0]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[2][0]~23_combout\ = ( \reg[2][0]~22_combout\ & ( (counter(1) & (\reset~input_o\ & (!counter(0) & !\micro_inst[18]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_counter(1),
	datab => \ALT_INV_reset~input_o\,
	datac => ALT_INV_counter(0),
	datad => \ALT_INV_micro_inst[18]~input_o\,
	dataf => \ALT_INV_reg[2][0]~22_combout\,
	combout => \reg[2][0]~23_combout\);

-- Location: FF_X23_Y7_N26
\reg[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~10_combout\,
	sload => VCC,
	ena => \reg[2][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[2][10]~q\);

-- Location: FF_X23_Y7_N11
\reg[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~10_combout\,
	sload => VCC,
	ena => \reg[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[3][10]~q\);

-- Location: LABCELL_X23_Y7_N30
\Bbus~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~133_combout\ = ( \micro_inst[23]~input_o\ & ( \reg[3][10]~q\ & ( (!\micro_inst[24]~input_o\ & (((\micro_inst[22]~input_o\) # (\reg[2][10]~q\)))) # (\micro_inst[24]~input_o\ & (\Bbus~132_combout\)) ) ) ) # ( !\micro_inst[23]~input_o\ & ( 
-- \reg[3][10]~q\ & ( (\micro_inst[24]~input_o\ & \Bbus~132_combout\) ) ) ) # ( \micro_inst[23]~input_o\ & ( !\reg[3][10]~q\ & ( (!\micro_inst[24]~input_o\ & (((\reg[2][10]~q\ & !\micro_inst[22]~input_o\)))) # (\micro_inst[24]~input_o\ & 
-- (\Bbus~132_combout\)) ) ) ) # ( !\micro_inst[23]~input_o\ & ( !\reg[3][10]~q\ & ( (\micro_inst[24]~input_o\ & \Bbus~132_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000110110001000100010001000100010001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[24]~input_o\,
	datab => \ALT_INV_Bbus~132_combout\,
	datac => \ALT_INV_reg[2][10]~q\,
	datad => \ALT_INV_micro_inst[22]~input_o\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_reg[3][10]~q\,
	combout => \Bbus~133_combout\);

-- Location: LABCELL_X24_Y7_N48
\Bbus~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~136_combout\ = ( \Bbus~131_combout\ & ( \Bbus~133_combout\ & ( (!\Bbus[12]~12_combout\) # ((!\Bbus[12]~11_combout\ & (\Bbus~134_combout\)) # (\Bbus[12]~11_combout\ & ((\Bbus~135_combout\)))) ) ) ) # ( !\Bbus~131_combout\ & ( \Bbus~133_combout\ & ( 
-- (!\Bbus[12]~11_combout\ & (\Bbus~134_combout\ & ((\Bbus[12]~12_combout\)))) # (\Bbus[12]~11_combout\ & (((!\Bbus[12]~12_combout\) # (\Bbus~135_combout\)))) ) ) ) # ( \Bbus~131_combout\ & ( !\Bbus~133_combout\ & ( (!\Bbus[12]~11_combout\ & 
-- (((!\Bbus[12]~12_combout\)) # (\Bbus~134_combout\))) # (\Bbus[12]~11_combout\ & (((\Bbus~135_combout\ & \Bbus[12]~12_combout\)))) ) ) ) # ( !\Bbus~131_combout\ & ( !\Bbus~133_combout\ & ( (\Bbus[12]~12_combout\ & ((!\Bbus[12]~11_combout\ & 
-- (\Bbus~134_combout\)) # (\Bbus[12]~11_combout\ & ((\Bbus~135_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~134_combout\,
	datab => \ALT_INV_Bbus[12]~11_combout\,
	datac => \ALT_INV_Bbus~135_combout\,
	datad => \ALT_INV_Bbus[12]~12_combout\,
	datae => \ALT_INV_Bbus~131_combout\,
	dataf => \ALT_INV_Bbus~133_combout\,
	combout => \Bbus~136_combout\);

-- Location: LABCELL_X24_Y7_N54
\Mux37~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~8_combout\ = ( \reg[24][10]~q\ & ( (\reg[8][10]~q\) # (\statusD~input_o\) ) ) # ( !\reg[24][10]~q\ & ( (!\statusD~input_o\ & \reg[8][10]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[8][10]~q\,
	datae => \ALT_INV_reg[24][10]~q\,
	combout => \Mux37~8_combout\);

-- Location: MLABCELL_X25_Y7_N30
\Mux37~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~11_combout\ = ( \reg[11][10]~q\ & ( (!\statusD~input_o\) # (\reg[27][10]~q\) ) ) # ( !\reg[11][10]~q\ & ( (\statusD~input_o\ & \reg[27][10]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[27][10]~q\,
	dataf => \ALT_INV_reg[11][10]~q\,
	combout => \Mux37~11_combout\);

-- Location: MLABCELL_X25_Y7_N54
\Mux37~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~10_combout\ = ( \statusD~input_o\ & ( \reg[26][10]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[10][10]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[10][10]~q\,
	datad => \ALT_INV_reg[26][10]~q\,
	dataf => \ALT_INV_statusD~input_o\,
	combout => \Mux37~10_combout\);

-- Location: LABCELL_X24_Y7_N12
\Mux37~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~9_combout\ = ( \reg[25][10]~q\ & ( \reg[9][10]~q\ ) ) # ( !\reg[25][10]~q\ & ( \reg[9][10]~q\ & ( !\statusD~input_o\ ) ) ) # ( \reg[25][10]~q\ & ( !\reg[9][10]~q\ & ( \statusD~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[25][10]~q\,
	dataf => \ALT_INV_reg[9][10]~q\,
	combout => \Mux37~9_combout\);

-- Location: LABCELL_X23_Y3_N24
\reg[31][0]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[31][0]~93_combout\ = ( \micro_inst[31]~input_o\ & ( (!\reg[19][0]~41_combout\ & (\reg[7][0]~15_combout\ & ((\micro_inst[32]~input_o\)))) # (\reg[19][0]~41_combout\ & (((\reg[7][0]~15_combout\ & \micro_inst[32]~input_o\)) # (\reg[29][0]~83_combout\))) 
-- ) ) # ( !\micro_inst[31]~input_o\ & ( (\reg[19][0]~41_combout\ & \reg[29][0]~83_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[19][0]~41_combout\,
	datab => \ALT_INV_reg[7][0]~15_combout\,
	datac => \ALT_INV_reg[29][0]~83_combout\,
	datad => \ALT_INV_micro_inst[32]~input_o\,
	dataf => \ALT_INV_micro_inst[31]~input_o\,
	combout => \reg[31][0]~93_combout\);

-- Location: LABCELL_X22_Y3_N42
\reg[31][0]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[31][0]~94_combout\ = ( \reg[31][0]~93_combout\ & ( (!counter(0) & (\reset~input_o\ & (counter(1) & !\micro_inst[18]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_counter(0),
	datab => \ALT_INV_reset~input_o\,
	datac => ALT_INV_counter(1),
	datad => \ALT_INV_micro_inst[18]~input_o\,
	dataf => \ALT_INV_reg[31][0]~93_combout\,
	combout => \reg[31][0]~94_combout\);

-- Location: FF_X15_Y6_N59
\reg[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~0_combout\,
	sload => VCC,
	ena => \reg[31][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[31][0]~q\);

-- Location: FF_X22_Y4_N50
\instr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \reg[31][0]~q\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => instr(0));

-- Location: LABCELL_X10_Y5_N15
\Abus[6]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus[6]~19_combout\ = ( !\micro_inst[27]~input_o\ & ( (!\micro_inst[29]~input_o\ & (\Abus~18_combout\ & !\micro_inst[30]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[29]~input_o\,
	datab => \ALT_INV_Abus~18_combout\,
	datac => \ALT_INV_micro_inst[30]~input_o\,
	dataf => \ALT_INV_micro_inst[27]~input_o\,
	combout => \Abus[6]~19_combout\);

-- Location: FF_X31_Y5_N50
\reg[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~3_combout\,
	sload => VCC,
	ena => \reg[4][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[4][3]~q\);

-- Location: FF_X30_Y3_N8
\reg[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~3_combout\,
	sload => VCC,
	ena => \reg[20][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[20][3]~q\);

-- Location: LABCELL_X30_Y3_N12
\Mux44~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~1_combout\ = ( \reg[20][3]~q\ & ( (\reg[4][3]~q\) # (\statusD~input_o\) ) ) # ( !\reg[20][3]~q\ & ( (!\statusD~input_o\ & \reg[4][3]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[4][3]~q\,
	dataf => \ALT_INV_reg[20][3]~q\,
	combout => \Mux44~1_combout\);

-- Location: FF_X30_Y3_N41
\reg[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~3_combout\,
	sload => VCC,
	ena => \reg[16][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[16][3]~q\);

-- Location: LABCELL_X30_Y3_N30
\Mux44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~0_combout\ = ( \reg[16][3]~q\ & ( \statusD~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[16][3]~q\,
	combout => \Mux44~0_combout\);

-- Location: FF_X31_Y4_N17
\reg[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~3_combout\,
	sload => VCC,
	ena => \reg[8][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[8][3]~q\);

-- Location: FF_X29_Y4_N50
\reg[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~3_combout\,
	sload => VCC,
	ena => \reg[24][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[24][3]~q\);

-- Location: LABCELL_X30_Y4_N30
\Mux44~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~2_combout\ = ( \reg[24][3]~q\ & ( (\reg[8][3]~q\) # (\statusD~input_o\) ) ) # ( !\reg[24][3]~q\ & ( (!\statusD~input_o\ & \reg[8][3]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[8][3]~q\,
	dataf => \ALT_INV_reg[24][3]~q\,
	combout => \Mux44~2_combout\);

-- Location: FF_X31_Y4_N50
\reg[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~3_combout\,
	sload => VCC,
	ena => \reg[28][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[28][3]~q\);

-- Location: FF_X30_Y3_N50
\reg[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~3_combout\,
	sload => VCC,
	ena => \reg[12][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[12][3]~q\);

-- Location: LABCELL_X31_Y3_N33
\Mux44~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~3_combout\ = ( \reg[12][3]~q\ & ( (!\statusD~input_o\) # (\reg[28][3]~q\) ) ) # ( !\reg[12][3]~q\ & ( (\statusD~input_o\ & \reg[28][3]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datab => \ALT_INV_reg[28][3]~q\,
	dataf => \ALT_INV_reg[12][3]~q\,
	combout => \Mux44~3_combout\);

-- Location: LABCELL_X31_Y3_N18
\Abus~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~36_combout\ = ( \Mux44~2_combout\ & ( \Mux44~3_combout\ & ( ((!instr(11) & ((\Mux44~0_combout\))) # (instr(11) & (\Mux44~1_combout\))) # (instr(12)) ) ) ) # ( !\Mux44~2_combout\ & ( \Mux44~3_combout\ & ( (!instr(12) & ((!instr(11) & 
-- ((\Mux44~0_combout\))) # (instr(11) & (\Mux44~1_combout\)))) # (instr(12) & (((instr(11))))) ) ) ) # ( \Mux44~2_combout\ & ( !\Mux44~3_combout\ & ( (!instr(12) & ((!instr(11) & ((\Mux44~0_combout\))) # (instr(11) & (\Mux44~1_combout\)))) # (instr(12) & 
-- (((!instr(11))))) ) ) ) # ( !\Mux44~2_combout\ & ( !\Mux44~3_combout\ & ( (!instr(12) & ((!instr(11) & ((\Mux44~0_combout\))) # (instr(11) & (\Mux44~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux44~1_combout\,
	datab => ALT_INV_instr(12),
	datac => \ALT_INV_Mux44~0_combout\,
	datad => ALT_INV_instr(11),
	datae => \ALT_INV_Mux44~2_combout\,
	dataf => \ALT_INV_Mux44~3_combout\,
	combout => \Abus~36_combout\);

-- Location: FF_X33_Y4_N44
\reg[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~3_combout\,
	sload => VCC,
	ena => \reg[15][0]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[15][3]~q\);

-- Location: LABCELL_X30_Y4_N33
\Mux44~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~15_combout\ = ( \reg[31][3]~q\ & ( (\reg[15][3]~q\) # (\statusD~input_o\) ) ) # ( !\reg[31][3]~q\ & ( (!\statusD~input_o\ & \reg[15][3]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[15][3]~q\,
	dataf => \ALT_INV_reg[31][3]~q\,
	combout => \Mux44~15_combout\);

-- Location: LABCELL_X33_Y4_N0
\reg[11][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[11][3]~feeder_combout\ = ( \Cbusi~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~3_combout\,
	combout => \reg[11][3]~feeder_combout\);

-- Location: FF_X33_Y4_N2
\reg[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[11][3]~feeder_combout\,
	ena => \reg[11][0]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[11][3]~q\);

-- Location: FF_X29_Y4_N44
\reg[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~3_combout\,
	sload => VCC,
	ena => \reg[27][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[27][3]~q\);

-- Location: LABCELL_X30_Y4_N27
\Mux44~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~14_combout\ = ( \reg[27][3]~q\ & ( (\reg[11][3]~q\) # (\statusD~input_o\) ) ) # ( !\reg[27][3]~q\ & ( (!\statusD~input_o\ & \reg[11][3]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[11][3]~q\,
	dataf => \ALT_INV_reg[27][3]~q\,
	combout => \Mux44~14_combout\);

-- Location: FF_X31_Y5_N14
\reg[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~3_combout\,
	sload => VCC,
	ena => \reg[7][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[7][3]~q\);

-- Location: FF_X29_Y4_N38
\reg[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~3_combout\,
	sload => VCC,
	ena => \reg[23][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[23][3]~q\);

-- Location: MLABCELL_X34_Y4_N12
\Mux44~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~13_combout\ = (!\statusD~input_o\ & (\reg[7][3]~q\)) # (\statusD~input_o\ & ((\reg[23][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[7][3]~q\,
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[23][3]~q\,
	combout => \Mux44~13_combout\);

-- Location: FF_X30_Y4_N50
\reg[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~3_combout\,
	sload => VCC,
	ena => \reg[19][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[19][3]~q\);

-- Location: FF_X30_Y4_N17
\reg[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~3_combout\,
	sload => VCC,
	ena => \reg[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[3][3]~q\);

-- Location: LABCELL_X30_Y4_N24
\Mux44~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~12_combout\ = ( \reg[3][3]~q\ & ( (!\statusD~input_o\) # (\reg[19][3]~q\) ) ) # ( !\reg[3][3]~q\ & ( (\statusD~input_o\ & \reg[19][3]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[19][3]~q\,
	dataf => \ALT_INV_reg[3][3]~q\,
	combout => \Mux44~12_combout\);

-- Location: LABCELL_X30_Y4_N18
\Abus~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~39_combout\ = ( \Mux44~13_combout\ & ( \Mux44~12_combout\ & ( (!instr(12)) # ((!instr(11) & ((\Mux44~14_combout\))) # (instr(11) & (\Mux44~15_combout\))) ) ) ) # ( !\Mux44~13_combout\ & ( \Mux44~12_combout\ & ( (!instr(11) & (((!instr(12)) # 
-- (\Mux44~14_combout\)))) # (instr(11) & (\Mux44~15_combout\ & ((instr(12))))) ) ) ) # ( \Mux44~13_combout\ & ( !\Mux44~12_combout\ & ( (!instr(11) & (((\Mux44~14_combout\ & instr(12))))) # (instr(11) & (((!instr(12))) # (\Mux44~15_combout\))) ) ) ) # ( 
-- !\Mux44~13_combout\ & ( !\Mux44~12_combout\ & ( (instr(12) & ((!instr(11) & ((\Mux44~14_combout\))) # (instr(11) & (\Mux44~15_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux44~15_combout\,
	datab => ALT_INV_instr(11),
	datac => \ALT_INV_Mux44~14_combout\,
	datad => ALT_INV_instr(12),
	datae => \ALT_INV_Mux44~13_combout\,
	dataf => \ALT_INV_Mux44~12_combout\,
	combout => \Abus~39_combout\);

-- Location: LABCELL_X33_Y6_N36
\reg[13][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[13][3]~feeder_combout\ = ( \Cbusi~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~3_combout\,
	combout => \reg[13][3]~feeder_combout\);

-- Location: FF_X33_Y6_N38
\reg[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[13][3]~feeder_combout\,
	ena => \reg[13][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[13][3]~q\);

-- Location: LABCELL_X33_Y6_N33
\reg[29][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[29][3]~feeder_combout\ = ( \Cbusi~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~3_combout\,
	combout => \reg[29][3]~feeder_combout\);

-- Location: FF_X33_Y6_N35
\reg[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[29][3]~feeder_combout\,
	ena => \reg[29][0]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[29][3]~q\);

-- Location: LABCELL_X33_Y6_N9
\Mux44~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~7_combout\ = ( \reg[13][3]~q\ & ( \reg[29][3]~q\ ) ) # ( !\reg[13][3]~q\ & ( \reg[29][3]~q\ & ( \statusD~input_o\ ) ) ) # ( \reg[13][3]~q\ & ( !\reg[29][3]~q\ & ( !\statusD~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[13][3]~q\,
	dataf => \ALT_INV_reg[29][3]~q\,
	combout => \Mux44~7_combout\);

-- Location: FF_X31_Y6_N2
\reg[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~3_combout\,
	sload => VCC,
	ena => \reg[17][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[17][3]~q\);

-- Location: LABCELL_X31_Y6_N42
\Mux44~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~4_combout\ = (\statusD~input_o\ & \reg[17][3]~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[17][3]~q\,
	combout => \Mux44~4_combout\);

-- Location: FF_X31_Y6_N20
\reg[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~3_combout\,
	sload => VCC,
	ena => \reg[25][0]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[25][3]~q\);

-- Location: FF_X33_Y4_N32
\reg[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~3_combout\,
	sload => VCC,
	ena => \reg[9][0]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[9][3]~q\);

-- Location: LABCELL_X31_Y6_N24
\Mux44~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~6_combout\ = ( \statusD~input_o\ & ( \reg[9][3]~q\ & ( \reg[25][3]~q\ ) ) ) # ( !\statusD~input_o\ & ( \reg[9][3]~q\ ) ) # ( \statusD~input_o\ & ( !\reg[9][3]~q\ & ( \reg[25][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[25][3]~q\,
	datae => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[9][3]~q\,
	combout => \Mux44~6_combout\);

-- Location: FF_X31_Y5_N35
\reg[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~3_combout\,
	sload => VCC,
	ena => \reg[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[5][3]~q\);

-- Location: FF_X33_Y5_N20
\reg[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~3_combout\,
	sload => VCC,
	ena => \reg[21][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[21][3]~q\);

-- Location: LABCELL_X31_Y6_N45
\Mux44~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~5_combout\ = ( \reg[21][3]~q\ & ( (\reg[5][3]~q\) # (\statusD~input_o\) ) ) # ( !\reg[21][3]~q\ & ( (!\statusD~input_o\ & \reg[5][3]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[5][3]~q\,
	dataf => \ALT_INV_reg[21][3]~q\,
	combout => \Mux44~5_combout\);

-- Location: LABCELL_X31_Y6_N6
\Abus~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~37_combout\ = ( instr(11) & ( instr(12) & ( \Mux44~7_combout\ ) ) ) # ( !instr(11) & ( instr(12) & ( \Mux44~6_combout\ ) ) ) # ( instr(11) & ( !instr(12) & ( \Mux44~5_combout\ ) ) ) # ( !instr(11) & ( !instr(12) & ( \Mux44~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux44~7_combout\,
	datab => \ALT_INV_Mux44~4_combout\,
	datac => \ALT_INV_Mux44~6_combout\,
	datad => \ALT_INV_Mux44~5_combout\,
	datae => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \Abus~37_combout\);

-- Location: FF_X27_Y3_N32
\reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~3_combout\,
	sload => VCC,
	ena => \reg[2][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[2][3]~q\);

-- Location: FF_X28_Y4_N17
\reg[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~3_combout\,
	sload => VCC,
	ena => \reg[18][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[18][3]~q\);

-- Location: LABCELL_X27_Y3_N45
\Mux44~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~8_combout\ = ( \reg[18][3]~q\ & ( (\reg[2][3]~q\) # (\statusD~input_o\) ) ) # ( !\reg[18][3]~q\ & ( (!\statusD~input_o\ & \reg[2][3]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[2][3]~q\,
	dataf => \ALT_INV_reg[18][3]~q\,
	combout => \Mux44~8_combout\);

-- Location: FF_X27_Y3_N2
\reg[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~3_combout\,
	sload => VCC,
	ena => \reg[10][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[10][3]~q\);

-- Location: FF_X27_Y3_N26
\reg[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~3_combout\,
	sload => VCC,
	ena => \reg[26][0]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[26][3]~q\);

-- Location: LABCELL_X27_Y3_N48
\Mux44~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~10_combout\ = ( \reg[26][3]~q\ & ( (\reg[10][3]~q\) # (\statusD~input_o\) ) ) # ( !\reg[26][3]~q\ & ( (!\statusD~input_o\ & \reg[10][3]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[10][3]~q\,
	dataf => \ALT_INV_reg[26][3]~q\,
	combout => \Mux44~10_combout\);

-- Location: FF_X28_Y4_N23
\reg[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~3_combout\,
	sload => VCC,
	ena => \reg[30][0]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[30][3]~q\);

-- Location: LABCELL_X33_Y3_N30
\reg[14][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[14][3]~feeder_combout\ = ( \Cbusi~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~3_combout\,
	combout => \reg[14][3]~feeder_combout\);

-- Location: FF_X33_Y3_N32
\reg[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[14][3]~feeder_combout\,
	ena => \reg[14][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[14][3]~q\);

-- Location: LABCELL_X27_Y3_N42
\Mux44~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~11_combout\ = ( \reg[14][3]~q\ & ( (!\statusD~input_o\) # (\reg[30][3]~q\) ) ) # ( !\reg[14][3]~q\ & ( (\statusD~input_o\ & \reg[30][3]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[30][3]~q\,
	dataf => \ALT_INV_reg[14][3]~q\,
	combout => \Mux44~11_combout\);

-- Location: FF_X28_Y4_N53
\reg[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~3_combout\,
	sload => VCC,
	ena => \reg[22][0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[22][3]~q\);

-- Location: LABCELL_X33_Y3_N24
\reg[6][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[6][3]~feeder_combout\ = ( \Cbusi~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~3_combout\,
	combout => \reg[6][3]~feeder_combout\);

-- Location: FF_X33_Y3_N26
\reg[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[6][3]~feeder_combout\,
	ena => \reg[6][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[6][3]~q\);

-- Location: LABCELL_X33_Y3_N12
\Mux44~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~9_combout\ = ( \reg[22][3]~q\ & ( \reg[6][3]~q\ ) ) # ( !\reg[22][3]~q\ & ( \reg[6][3]~q\ & ( !\statusD~input_o\ ) ) ) # ( \reg[22][3]~q\ & ( !\reg[6][3]~q\ & ( \statusD~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[22][3]~q\,
	dataf => \ALT_INV_reg[6][3]~q\,
	combout => \Mux44~9_combout\);

-- Location: LABCELL_X27_Y3_N18
\Abus~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~38_combout\ = ( instr(12) & ( \Mux44~9_combout\ & ( (!instr(11) & (\Mux44~10_combout\)) # (instr(11) & ((\Mux44~11_combout\))) ) ) ) # ( !instr(12) & ( \Mux44~9_combout\ & ( (\Mux44~8_combout\) # (instr(11)) ) ) ) # ( instr(12) & ( 
-- !\Mux44~9_combout\ & ( (!instr(11) & (\Mux44~10_combout\)) # (instr(11) & ((\Mux44~11_combout\))) ) ) ) # ( !instr(12) & ( !\Mux44~9_combout\ & ( (!instr(11) & \Mux44~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000010100101111101110111011101110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(11),
	datab => \ALT_INV_Mux44~8_combout\,
	datac => \ALT_INV_Mux44~10_combout\,
	datad => \ALT_INV_Mux44~11_combout\,
	datae => ALT_INV_instr(12),
	dataf => \ALT_INV_Mux44~9_combout\,
	combout => \Abus~38_combout\);

-- Location: LABCELL_X29_Y4_N51
\Abus~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~40_combout\ = ( \Abus~37_combout\ & ( \Abus~38_combout\ & ( (!instr(9) & (((\Abus~36_combout\)) # (instr(10)))) # (instr(9) & ((!instr(10)) # ((\Abus~39_combout\)))) ) ) ) # ( !\Abus~37_combout\ & ( \Abus~38_combout\ & ( (!instr(9) & 
-- (((\Abus~36_combout\)) # (instr(10)))) # (instr(9) & (instr(10) & ((\Abus~39_combout\)))) ) ) ) # ( \Abus~37_combout\ & ( !\Abus~38_combout\ & ( (!instr(9) & (!instr(10) & (\Abus~36_combout\))) # (instr(9) & ((!instr(10)) # ((\Abus~39_combout\)))) ) ) ) # 
-- ( !\Abus~37_combout\ & ( !\Abus~38_combout\ & ( (!instr(9) & (!instr(10) & (\Abus~36_combout\))) # (instr(9) & (instr(10) & ((\Abus~39_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(9),
	datab => ALT_INV_instr(10),
	datac => \ALT_INV_Abus~36_combout\,
	datad => \ALT_INV_Abus~39_combout\,
	datae => \ALT_INV_Abus~37_combout\,
	dataf => \ALT_INV_Abus~38_combout\,
	combout => \Abus~40_combout\);

-- Location: LABCELL_X31_Y6_N54
\Abus~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~45_combout\ = ( \reg[17][3]~q\ & ( \reg[29][3]~q\ & ( (!\micro_inst[31]~input_o\ & (((!\micro_inst[30]~input_o\) # (\reg[21][3]~q\)))) # (\micro_inst[31]~input_o\ & (((\micro_inst[30]~input_o\)) # (\reg[25][3]~q\))) ) ) ) # ( !\reg[17][3]~q\ & ( 
-- \reg[29][3]~q\ & ( (!\micro_inst[31]~input_o\ & (((\reg[21][3]~q\ & \micro_inst[30]~input_o\)))) # (\micro_inst[31]~input_o\ & (((\micro_inst[30]~input_o\)) # (\reg[25][3]~q\))) ) ) ) # ( \reg[17][3]~q\ & ( !\reg[29][3]~q\ & ( (!\micro_inst[31]~input_o\ & 
-- (((!\micro_inst[30]~input_o\) # (\reg[21][3]~q\)))) # (\micro_inst[31]~input_o\ & (\reg[25][3]~q\ & ((!\micro_inst[30]~input_o\)))) ) ) ) # ( !\reg[17][3]~q\ & ( !\reg[29][3]~q\ & ( (!\micro_inst[31]~input_o\ & (((\reg[21][3]~q\ & 
-- \micro_inst[30]~input_o\)))) # (\micro_inst[31]~input_o\ & (\reg[25][3]~q\ & ((!\micro_inst[30]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[25][3]~q\,
	datab => \ALT_INV_micro_inst[31]~input_o\,
	datac => \ALT_INV_reg[21][3]~q\,
	datad => \ALT_INV_micro_inst[30]~input_o\,
	datae => \ALT_INV_reg[17][3]~q\,
	dataf => \ALT_INV_reg[29][3]~q\,
	combout => \Abus~45_combout\);

-- Location: LABCELL_X29_Y4_N39
\Abus~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~46_combout\ = ( \reg[23][3]~q\ & ( \reg[31][3]~q\ & ( ((!\micro_inst[31]~input_o\ & (\reg[19][3]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[27][3]~q\)))) # (\micro_inst[30]~input_o\) ) ) ) # ( !\reg[23][3]~q\ & ( \reg[31][3]~q\ & ( 
-- (!\micro_inst[31]~input_o\ & (\reg[19][3]~q\ & ((!\micro_inst[30]~input_o\)))) # (\micro_inst[31]~input_o\ & (((\micro_inst[30]~input_o\) # (\reg[27][3]~q\)))) ) ) ) # ( \reg[23][3]~q\ & ( !\reg[31][3]~q\ & ( (!\micro_inst[31]~input_o\ & 
-- (((\micro_inst[30]~input_o\)) # (\reg[19][3]~q\))) # (\micro_inst[31]~input_o\ & (((\reg[27][3]~q\ & !\micro_inst[30]~input_o\)))) ) ) ) # ( !\reg[23][3]~q\ & ( !\reg[31][3]~q\ & ( (!\micro_inst[30]~input_o\ & ((!\micro_inst[31]~input_o\ & 
-- (\reg[19][3]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[27][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[31]~input_o\,
	datab => \ALT_INV_reg[19][3]~q\,
	datac => \ALT_INV_reg[27][3]~q\,
	datad => \ALT_INV_micro_inst[30]~input_o\,
	datae => \ALT_INV_reg[23][3]~q\,
	dataf => \ALT_INV_reg[31][3]~q\,
	combout => \Abus~46_combout\);

-- Location: MLABCELL_X28_Y4_N33
\Abus~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~44_combout\ = ( \reg[30][3]~q\ & ( \reg[22][3]~q\ & ( ((!\micro_inst[31]~input_o\ & ((\reg[18][3]~q\))) # (\micro_inst[31]~input_o\ & (\reg[26][3]~q\))) # (\micro_inst[30]~input_o\) ) ) ) # ( !\reg[30][3]~q\ & ( \reg[22][3]~q\ & ( 
-- (!\micro_inst[30]~input_o\ & ((!\micro_inst[31]~input_o\ & ((\reg[18][3]~q\))) # (\micro_inst[31]~input_o\ & (\reg[26][3]~q\)))) # (\micro_inst[30]~input_o\ & (((!\micro_inst[31]~input_o\)))) ) ) ) # ( \reg[30][3]~q\ & ( !\reg[22][3]~q\ & ( 
-- (!\micro_inst[30]~input_o\ & ((!\micro_inst[31]~input_o\ & ((\reg[18][3]~q\))) # (\micro_inst[31]~input_o\ & (\reg[26][3]~q\)))) # (\micro_inst[30]~input_o\ & (((\micro_inst[31]~input_o\)))) ) ) ) # ( !\reg[30][3]~q\ & ( !\reg[22][3]~q\ & ( 
-- (!\micro_inst[30]~input_o\ & ((!\micro_inst[31]~input_o\ & ((\reg[18][3]~q\))) # (\micro_inst[31]~input_o\ & (\reg[26][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[26][3]~q\,
	datab => \ALT_INV_micro_inst[30]~input_o\,
	datac => \ALT_INV_reg[18][3]~q\,
	datad => \ALT_INV_micro_inst[31]~input_o\,
	datae => \ALT_INV_reg[30][3]~q\,
	dataf => \ALT_INV_reg[22][3]~q\,
	combout => \Abus~44_combout\);

-- Location: LABCELL_X31_Y4_N51
\Abus~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~43_combout\ = ( \reg[24][3]~q\ & ( \reg[28][3]~q\ & ( ((!\micro_inst[30]~input_o\ & (\reg[16][3]~q\)) # (\micro_inst[30]~input_o\ & ((\reg[20][3]~q\)))) # (\micro_inst[31]~input_o\) ) ) ) # ( !\reg[24][3]~q\ & ( \reg[28][3]~q\ & ( 
-- (!\micro_inst[31]~input_o\ & ((!\micro_inst[30]~input_o\ & (\reg[16][3]~q\)) # (\micro_inst[30]~input_o\ & ((\reg[20][3]~q\))))) # (\micro_inst[31]~input_o\ & (((\micro_inst[30]~input_o\)))) ) ) ) # ( \reg[24][3]~q\ & ( !\reg[28][3]~q\ & ( 
-- (!\micro_inst[31]~input_o\ & ((!\micro_inst[30]~input_o\ & (\reg[16][3]~q\)) # (\micro_inst[30]~input_o\ & ((\reg[20][3]~q\))))) # (\micro_inst[31]~input_o\ & (((!\micro_inst[30]~input_o\)))) ) ) ) # ( !\reg[24][3]~q\ & ( !\reg[28][3]~q\ & ( 
-- (!\micro_inst[31]~input_o\ & ((!\micro_inst[30]~input_o\ & (\reg[16][3]~q\)) # (\micro_inst[30]~input_o\ & ((\reg[20][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[16][3]~q\,
	datab => \ALT_INV_micro_inst[31]~input_o\,
	datac => \ALT_INV_reg[20][3]~q\,
	datad => \ALT_INV_micro_inst[30]~input_o\,
	datae => \ALT_INV_reg[24][3]~q\,
	dataf => \ALT_INV_reg[28][3]~q\,
	combout => \Abus~43_combout\);

-- Location: LABCELL_X29_Y4_N45
\Abus~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~47_combout\ = ( \Abus~43_combout\ & ( \micro_inst[28]~input_o\ & ( (!\micro_inst[29]~input_o\ & (\Abus~45_combout\)) # (\micro_inst[29]~input_o\ & ((\Abus~46_combout\))) ) ) ) # ( !\Abus~43_combout\ & ( \micro_inst[28]~input_o\ & ( 
-- (!\micro_inst[29]~input_o\ & (\Abus~45_combout\)) # (\micro_inst[29]~input_o\ & ((\Abus~46_combout\))) ) ) ) # ( \Abus~43_combout\ & ( !\micro_inst[28]~input_o\ & ( (!\micro_inst[29]~input_o\) # (\Abus~44_combout\) ) ) ) # ( !\Abus~43_combout\ & ( 
-- !\micro_inst[28]~input_o\ & ( (\Abus~44_combout\ & \micro_inst[29]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~45_combout\,
	datab => \ALT_INV_Abus~46_combout\,
	datac => \ALT_INV_Abus~44_combout\,
	datad => \ALT_INV_micro_inst[29]~input_o\,
	datae => \ALT_INV_Abus~43_combout\,
	dataf => \ALT_INV_micro_inst[28]~input_o\,
	combout => \Abus~47_combout\);

-- Location: LABCELL_X30_Y4_N57
\Abus~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~42_combout\ = ( \micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[15][3]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[14][3]~q\ ) ) ) # ( \micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( 
-- \reg[13][3]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( \reg[12][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[14][3]~q\,
	datab => \ALT_INV_reg[13][3]~q\,
	datac => \ALT_INV_reg[15][3]~q\,
	datad => \ALT_INV_reg[12][3]~q\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_micro_inst[29]~input_o\,
	combout => \Abus~42_combout\);

-- Location: LABCELL_X31_Y5_N45
\Abus~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~48_combout\ = ( \micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[7][3]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[6][3]~q\ ) ) ) # ( \micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( 
-- \reg[5][3]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( \reg[4][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[4][3]~q\,
	datab => \ALT_INV_reg[7][3]~q\,
	datac => \ALT_INV_reg[6][3]~q\,
	datad => \ALT_INV_reg[5][3]~q\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_micro_inst[29]~input_o\,
	combout => \Abus~48_combout\);

-- Location: LABCELL_X30_Y4_N9
\Abus~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~49_combout\ = ( \micro_inst[30]~input_o\ & ( \Abus~48_combout\ ) ) # ( !\micro_inst[30]~input_o\ & ( (!\micro_inst[28]~input_o\ & (\reg[2][3]~q\)) # (\micro_inst[28]~input_o\ & ((\reg[3][3]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[2][3]~q\,
	datab => \ALT_INV_reg[3][3]~q\,
	datac => \ALT_INV_Abus~48_combout\,
	datad => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_micro_inst[30]~input_o\,
	combout => \Abus~49_combout\);

-- Location: LABCELL_X29_Y4_N54
\Abus~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~50_combout\ = ( \Abus~49_combout\ & ( (!\micro_inst[32]~input_o\ & (((!\micro_inst[31]~input_o\) # (\Abus~42_combout\)))) # (\micro_inst[32]~input_o\ & (\Abus~47_combout\)) ) ) # ( !\Abus~49_combout\ & ( (!\micro_inst[32]~input_o\ & 
-- (((\micro_inst[31]~input_o\ & \Abus~42_combout\)))) # (\micro_inst[32]~input_o\ & (\Abus~47_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011011000100010001101110110001101110111011000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[32]~input_o\,
	datab => \ALT_INV_Abus~47_combout\,
	datac => \ALT_INV_micro_inst[31]~input_o\,
	datad => \ALT_INV_Abus~42_combout\,
	dataf => \ALT_INV_Abus~49_combout\,
	combout => \Abus~50_combout\);

-- Location: LABCELL_X30_Y4_N3
\Abus~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~41_combout\ = ( \micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[11][3]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[10][3]~q\ ) ) ) # ( \micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( 
-- \reg[9][3]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( \reg[8][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[9][3]~q\,
	datab => \ALT_INV_reg[11][3]~q\,
	datac => \ALT_INV_reg[10][3]~q\,
	datad => \ALT_INV_reg[8][3]~q\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_micro_inst[29]~input_o\,
	combout => \Abus~41_combout\);

-- Location: LABCELL_X29_Y4_N24
\Abus~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~51_combout\ = ( \Abus[6]~7_combout\ & ( (!\micro_inst[27]~input_o\ & ((\Abus~41_combout\))) # (\micro_inst[27]~input_o\ & (\Abus~40_combout\)) ) ) # ( !\Abus[6]~7_combout\ & ( (!\micro_inst[27]~input_o\ & ((\Abus~50_combout\))) # 
-- (\micro_inst[27]~input_o\ & (\Abus~40_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~40_combout\,
	datab => \ALT_INV_micro_inst[27]~input_o\,
	datac => \ALT_INV_Abus~50_combout\,
	datad => \ALT_INV_Abus~41_combout\,
	dataf => \ALT_INV_Abus[6]~7_combout\,
	combout => \Abus~51_combout\);

-- Location: LABCELL_X19_Y8_N18
\Abus[3]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus[3]~SCLR_LUT_combout\ = ( !\Abus[6]~19_combout\ & ( \Abus~51_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Abus[6]~19_combout\,
	dataf => \ALT_INV_Abus~51_combout\,
	combout => \Abus[3]~SCLR_LUT_combout\);

-- Location: MLABCELL_X6_Y7_N33
\Bbus[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus[0]~1_combout\ = ( !counter(0) & ( (!counter(1) & \reset~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_counter(1),
	datac => \ALT_INV_reset~input_o\,
	dataf => ALT_INV_counter(0),
	combout => \Bbus[0]~1_combout\);

-- Location: FF_X2_Y7_N11
\Abus[3]~_Duplicate_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Abus[3]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Abus[3]~_Duplicate_3_q\);

-- Location: IOIBUF_X52_Y0_N52
\mmI[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mmI(2),
	o => \mmI[2]~input_o\);

-- Location: FF_X27_Y6_N50
\CMUX:Cbusi[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Cbusi~2_combout\,
	ena => \reg[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CMUX:Cbusi[2]~q\);

-- Location: MLABCELL_X28_Y3_N0
\reg[8][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[8][15]~feeder_combout\ = ( \Cbusi~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~15_combout\,
	combout => \reg[8][15]~feeder_combout\);

-- Location: FF_X28_Y3_N2
\reg[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[8][15]~feeder_combout\,
	ena => \reg[8][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[8][15]~q\);

-- Location: LABCELL_X27_Y3_N39
\reg[10][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[10][15]~feeder_combout\ = ( \Cbusi~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~15_combout\,
	combout => \reg[10][15]~feeder_combout\);

-- Location: FF_X27_Y3_N41
\reg[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[10][15]~feeder_combout\,
	ena => \reg[10][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[10][15]~q\);

-- Location: FF_X27_Y5_N11
\reg[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~15_combout\,
	sload => VCC,
	ena => \reg[9][0]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[9][15]~q\);

-- Location: LABCELL_X33_Y4_N9
\reg[11][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[11][15]~feeder_combout\ = ( \Cbusi~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~15_combout\,
	combout => \reg[11][15]~feeder_combout\);

-- Location: FF_X33_Y4_N11
\reg[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[11][15]~feeder_combout\,
	ena => \reg[11][0]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[11][15]~q\);

-- Location: LABCELL_X27_Y3_N57
\Abus~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~233_combout\ = ( \micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[11][15]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[10][15]~q\ ) ) ) # ( \micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( 
-- \reg[9][15]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( \reg[8][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[8][15]~q\,
	datab => \ALT_INV_reg[10][15]~q\,
	datac => \ALT_INV_reg[9][15]~q\,
	datad => \ALT_INV_reg[11][15]~q\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_micro_inst[29]~input_o\,
	combout => \Abus~233_combout\);

-- Location: FF_X30_Y3_N59
\reg[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~15_combout\,
	sload => VCC,
	ena => \reg[16][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[16][15]~q\);

-- Location: FF_X29_Y3_N8
\reg[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~15_combout\,
	sload => VCC,
	ena => \reg[28][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[28][15]~q\);

-- Location: FF_X29_Y3_N2
\reg[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~15_combout\,
	sload => VCC,
	ena => \reg[24][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[24][15]~q\);

-- Location: FF_X30_Y3_N14
\reg[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~15_combout\,
	sload => VCC,
	ena => \reg[20][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[20][15]~q\);

-- Location: LABCELL_X29_Y3_N33
\Abus~235\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~235_combout\ = ( \micro_inst[31]~input_o\ & ( \reg[20][15]~q\ & ( (!\micro_inst[30]~input_o\ & ((\reg[24][15]~q\))) # (\micro_inst[30]~input_o\ & (\reg[28][15]~q\)) ) ) ) # ( !\micro_inst[31]~input_o\ & ( \reg[20][15]~q\ & ( (\reg[16][15]~q\) # 
-- (\micro_inst[30]~input_o\) ) ) ) # ( \micro_inst[31]~input_o\ & ( !\reg[20][15]~q\ & ( (!\micro_inst[30]~input_o\ & ((\reg[24][15]~q\))) # (\micro_inst[30]~input_o\ & (\reg[28][15]~q\)) ) ) ) # ( !\micro_inst[31]~input_o\ & ( !\reg[20][15]~q\ & ( 
-- (!\micro_inst[30]~input_o\ & \reg[16][15]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000001011010111101110111011101110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[30]~input_o\,
	datab => \ALT_INV_reg[16][15]~q\,
	datac => \ALT_INV_reg[28][15]~q\,
	datad => \ALT_INV_reg[24][15]~q\,
	datae => \ALT_INV_micro_inst[31]~input_o\,
	dataf => \ALT_INV_reg[20][15]~q\,
	combout => \Abus~235_combout\);

-- Location: MLABCELL_X28_Y3_N48
\reg[30][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[30][15]~feeder_combout\ = ( \Cbusi~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~15_combout\,
	combout => \reg[30][15]~feeder_combout\);

-- Location: FF_X28_Y3_N50
\reg[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[30][15]~feeder_combout\,
	ena => \reg[30][0]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[30][15]~q\);

-- Location: FF_X27_Y3_N23
\reg[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~15_combout\,
	sload => VCC,
	ena => \reg[26][0]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[26][15]~q\);

-- Location: FF_X29_Y3_N38
\reg[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~15_combout\,
	sload => VCC,
	ena => \reg[22][0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[22][15]~q\);

-- Location: MLABCELL_X28_Y4_N24
\reg[18][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[18][15]~feeder_combout\ = ( \Cbusi~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~15_combout\,
	combout => \reg[18][15]~feeder_combout\);

-- Location: FF_X28_Y4_N26
\reg[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[18][15]~feeder_combout\,
	ena => \reg[18][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[18][15]~q\);

-- Location: LABCELL_X29_Y3_N15
\Abus~236\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~236_combout\ = ( \reg[22][15]~q\ & ( \reg[18][15]~q\ & ( (!\micro_inst[31]~input_o\) # ((!\micro_inst[30]~input_o\ & ((\reg[26][15]~q\))) # (\micro_inst[30]~input_o\ & (\reg[30][15]~q\))) ) ) ) # ( !\reg[22][15]~q\ & ( \reg[18][15]~q\ & ( 
-- (!\micro_inst[31]~input_o\ & (((!\micro_inst[30]~input_o\)))) # (\micro_inst[31]~input_o\ & ((!\micro_inst[30]~input_o\ & ((\reg[26][15]~q\))) # (\micro_inst[30]~input_o\ & (\reg[30][15]~q\)))) ) ) ) # ( \reg[22][15]~q\ & ( !\reg[18][15]~q\ & ( 
-- (!\micro_inst[31]~input_o\ & (((\micro_inst[30]~input_o\)))) # (\micro_inst[31]~input_o\ & ((!\micro_inst[30]~input_o\ & ((\reg[26][15]~q\))) # (\micro_inst[30]~input_o\ & (\reg[30][15]~q\)))) ) ) ) # ( !\reg[22][15]~q\ & ( !\reg[18][15]~q\ & ( 
-- (\micro_inst[31]~input_o\ & ((!\micro_inst[30]~input_o\ & ((\reg[26][15]~q\))) # (\micro_inst[30]~input_o\ & (\reg[30][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[30][15]~q\,
	datab => \ALT_INV_micro_inst[31]~input_o\,
	datac => \ALT_INV_reg[26][15]~q\,
	datad => \ALT_INV_micro_inst[30]~input_o\,
	datae => \ALT_INV_reg[22][15]~q\,
	dataf => \ALT_INV_reg[18][15]~q\,
	combout => \Abus~236_combout\);

-- Location: FF_X35_Y4_N35
\reg[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~15_combout\,
	sload => VCC,
	ena => \reg[21][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[21][15]~q\);

-- Location: FF_X35_Y5_N11
\reg[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~15_combout\,
	sload => VCC,
	ena => \reg[29][0]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[29][15]~q\);

-- Location: FF_X35_Y5_N41
\reg[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~15_combout\,
	sload => VCC,
	ena => \reg[17][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[17][15]~q\);

-- Location: FF_X35_Y5_N47
\reg[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~15_combout\,
	sload => VCC,
	ena => \reg[25][0]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[25][15]~q\);

-- Location: LABCELL_X35_Y5_N0
\Abus~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~237_combout\ = ( \reg[25][15]~q\ & ( \micro_inst[31]~input_o\ & ( (!\micro_inst[30]~input_o\) # (\reg[29][15]~q\) ) ) ) # ( !\reg[25][15]~q\ & ( \micro_inst[31]~input_o\ & ( (\reg[29][15]~q\ & \micro_inst[30]~input_o\) ) ) ) # ( \reg[25][15]~q\ & ( 
-- !\micro_inst[31]~input_o\ & ( (!\micro_inst[30]~input_o\ & ((\reg[17][15]~q\))) # (\micro_inst[30]~input_o\ & (\reg[21][15]~q\)) ) ) ) # ( !\reg[25][15]~q\ & ( !\micro_inst[31]~input_o\ & ( (!\micro_inst[30]~input_o\ & ((\reg[17][15]~q\))) # 
-- (\micro_inst[30]~input_o\ & (\reg[21][15]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[21][15]~q\,
	datab => \ALT_INV_reg[29][15]~q\,
	datac => \ALT_INV_micro_inst[30]~input_o\,
	datad => \ALT_INV_reg[17][15]~q\,
	datae => \ALT_INV_reg[25][15]~q\,
	dataf => \ALT_INV_micro_inst[31]~input_o\,
	combout => \Abus~237_combout\);

-- Location: MLABCELL_X28_Y6_N57
\reg[19][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[19][15]~feeder_combout\ = ( \Cbusi~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~15_combout\,
	combout => \reg[19][15]~feeder_combout\);

-- Location: FF_X28_Y6_N59
\reg[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[19][15]~feeder_combout\,
	ena => \reg[19][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[19][15]~q\);

-- Location: MLABCELL_X34_Y5_N36
\reg[27][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[27][15]~feeder_combout\ = ( \Cbusi~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~15_combout\,
	combout => \reg[27][15]~feeder_combout\);

-- Location: FF_X34_Y5_N37
\reg[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[27][15]~feeder_combout\,
	ena => \reg[27][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[27][15]~q\);

-- Location: FF_X34_Y4_N32
\reg[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~15_combout\,
	sload => VCC,
	ena => \reg[23][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[23][15]~q\);

-- Location: LABCELL_X33_Y4_N15
\Abus~238\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~238_combout\ = ( \reg[27][15]~q\ & ( \reg[23][15]~q\ & ( (!\micro_inst[31]~input_o\ & (((\micro_inst[30]~input_o\)) # (\reg[19][15]~q\))) # (\micro_inst[31]~input_o\ & (((!\micro_inst[30]~input_o\) # (\reg[31][15]~q\)))) ) ) ) # ( !\reg[27][15]~q\ & 
-- ( \reg[23][15]~q\ & ( (!\micro_inst[31]~input_o\ & (((\micro_inst[30]~input_o\)) # (\reg[19][15]~q\))) # (\micro_inst[31]~input_o\ & (((\micro_inst[30]~input_o\ & \reg[31][15]~q\)))) ) ) ) # ( \reg[27][15]~q\ & ( !\reg[23][15]~q\ & ( 
-- (!\micro_inst[31]~input_o\ & (\reg[19][15]~q\ & (!\micro_inst[30]~input_o\))) # (\micro_inst[31]~input_o\ & (((!\micro_inst[30]~input_o\) # (\reg[31][15]~q\)))) ) ) ) # ( !\reg[27][15]~q\ & ( !\reg[23][15]~q\ & ( (!\micro_inst[31]~input_o\ & 
-- (\reg[19][15]~q\ & (!\micro_inst[30]~input_o\))) # (\micro_inst[31]~input_o\ & (((\micro_inst[30]~input_o\ & \reg[31][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[19][15]~q\,
	datab => \ALT_INV_micro_inst[31]~input_o\,
	datac => \ALT_INV_micro_inst[30]~input_o\,
	datad => \ALT_INV_reg[31][15]~q\,
	datae => \ALT_INV_reg[27][15]~q\,
	dataf => \ALT_INV_reg[23][15]~q\,
	combout => \Abus~238_combout\);

-- Location: LABCELL_X29_Y3_N18
\Abus~239\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~239_combout\ = ( \Abus~238_combout\ & ( \micro_inst[29]~input_o\ & ( (\micro_inst[28]~input_o\) # (\Abus~236_combout\) ) ) ) # ( !\Abus~238_combout\ & ( \micro_inst[29]~input_o\ & ( (\Abus~236_combout\ & !\micro_inst[28]~input_o\) ) ) ) # ( 
-- \Abus~238_combout\ & ( !\micro_inst[29]~input_o\ & ( (!\micro_inst[28]~input_o\ & (\Abus~235_combout\)) # (\micro_inst[28]~input_o\ & ((\Abus~237_combout\))) ) ) ) # ( !\Abus~238_combout\ & ( !\micro_inst[29]~input_o\ & ( (!\micro_inst[28]~input_o\ & 
-- (\Abus~235_combout\)) # (\micro_inst[28]~input_o\ & ((\Abus~237_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~235_combout\,
	datab => \ALT_INV_Abus~236_combout\,
	datac => \ALT_INV_micro_inst[28]~input_o\,
	datad => \ALT_INV_Abus~237_combout\,
	datae => \ALT_INV_Abus~238_combout\,
	dataf => \ALT_INV_micro_inst[29]~input_o\,
	combout => \Abus~239_combout\);

-- Location: LABCELL_X27_Y3_N33
\reg[2][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[2][15]~feeder_combout\ = ( \Cbusi~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~15_combout\,
	combout => \reg[2][15]~feeder_combout\);

-- Location: FF_X27_Y3_N35
\reg[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[2][15]~feeder_combout\,
	ena => \reg[2][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[2][15]~q\);

-- Location: MLABCELL_X28_Y3_N12
\reg[3][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[3][15]~feeder_combout\ = ( \Cbusi~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~15_combout\,
	combout => \reg[3][15]~feeder_combout\);

-- Location: FF_X28_Y3_N14
\reg[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[3][15]~feeder_combout\,
	ena => \reg[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[3][15]~q\);

-- Location: LABCELL_X33_Y3_N42
\reg[6][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[6][15]~feeder_combout\ = ( \Cbusi~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~15_combout\,
	combout => \reg[6][15]~feeder_combout\);

-- Location: FF_X33_Y3_N44
\reg[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[6][15]~feeder_combout\,
	ena => \reg[6][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[6][15]~q\);

-- Location: FF_X31_Y5_N11
\reg[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~15_combout\,
	sload => VCC,
	ena => \reg[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[5][15]~q\);

-- Location: FF_X31_Y5_N5
\reg[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~15_combout\,
	sload => VCC,
	ena => \reg[7][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[7][15]~q\);

-- Location: FF_X31_Y5_N53
\reg[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~15_combout\,
	sload => VCC,
	ena => \reg[4][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[4][15]~q\);

-- Location: LABCELL_X31_Y5_N30
\Abus~240\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~240_combout\ = ( \reg[7][15]~q\ & ( \reg[4][15]~q\ & ( (!\micro_inst[28]~input_o\ & (((!\micro_inst[29]~input_o\)) # (\reg[6][15]~q\))) # (\micro_inst[28]~input_o\ & (((\reg[5][15]~q\) # (\micro_inst[29]~input_o\)))) ) ) ) # ( !\reg[7][15]~q\ & ( 
-- \reg[4][15]~q\ & ( (!\micro_inst[28]~input_o\ & (((!\micro_inst[29]~input_o\)) # (\reg[6][15]~q\))) # (\micro_inst[28]~input_o\ & (((!\micro_inst[29]~input_o\ & \reg[5][15]~q\)))) ) ) ) # ( \reg[7][15]~q\ & ( !\reg[4][15]~q\ & ( (!\micro_inst[28]~input_o\ 
-- & (\reg[6][15]~q\ & (\micro_inst[29]~input_o\))) # (\micro_inst[28]~input_o\ & (((\reg[5][15]~q\) # (\micro_inst[29]~input_o\)))) ) ) ) # ( !\reg[7][15]~q\ & ( !\reg[4][15]~q\ & ( (!\micro_inst[28]~input_o\ & (\reg[6][15]~q\ & (\micro_inst[29]~input_o\))) 
-- # (\micro_inst[28]~input_o\ & (((!\micro_inst[29]~input_o\ & \reg[5][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[6][15]~q\,
	datab => \ALT_INV_micro_inst[28]~input_o\,
	datac => \ALT_INV_micro_inst[29]~input_o\,
	datad => \ALT_INV_reg[5][15]~q\,
	datae => \ALT_INV_reg[7][15]~q\,
	dataf => \ALT_INV_reg[4][15]~q\,
	combout => \Abus~240_combout\);

-- Location: MLABCELL_X28_Y3_N6
\Abus~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~241_combout\ = ( \Abus~240_combout\ & ( \micro_inst[28]~input_o\ & ( (\micro_inst[30]~input_o\) # (\reg[3][15]~q\) ) ) ) # ( !\Abus~240_combout\ & ( \micro_inst[28]~input_o\ & ( (\reg[3][15]~q\ & !\micro_inst[30]~input_o\) ) ) ) # ( 
-- \Abus~240_combout\ & ( !\micro_inst[28]~input_o\ & ( (\micro_inst[30]~input_o\) # (\reg[2][15]~q\) ) ) ) # ( !\Abus~240_combout\ & ( !\micro_inst[28]~input_o\ & ( (\reg[2][15]~q\ & !\micro_inst[30]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[2][15]~q\,
	datab => \ALT_INV_reg[3][15]~q\,
	datac => \ALT_INV_micro_inst[30]~input_o\,
	datae => \ALT_INV_Abus~240_combout\,
	dataf => \ALT_INV_micro_inst[28]~input_o\,
	combout => \Abus~241_combout\);

-- Location: LABCELL_X33_Y3_N36
\reg[14][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[14][15]~feeder_combout\ = ( \Cbusi~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~15_combout\,
	combout => \reg[14][15]~feeder_combout\);

-- Location: FF_X33_Y3_N38
\reg[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[14][15]~feeder_combout\,
	ena => \reg[14][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[14][15]~q\);

-- Location: FF_X33_Y4_N38
\reg[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~15_combout\,
	sload => VCC,
	ena => \reg[15][0]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[15][15]~q\);

-- Location: FF_X33_Y6_N44
\reg[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~15_combout\,
	sload => VCC,
	ena => \reg[13][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[13][15]~q\);

-- Location: LABCELL_X29_Y3_N51
\Abus~234\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~234_combout\ = ( \micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[15][15]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[14][15]~q\ ) ) ) # ( \micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( 
-- \reg[13][15]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( \reg[12][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[12][15]~q\,
	datab => \ALT_INV_reg[14][15]~q\,
	datac => \ALT_INV_reg[15][15]~q\,
	datad => \ALT_INV_reg[13][15]~q\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_micro_inst[29]~input_o\,
	combout => \Abus~234_combout\);

-- Location: LABCELL_X29_Y3_N57
\Abus~242\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~242_combout\ = ( \Abus~234_combout\ & ( (!\micro_inst[32]~input_o\ & (((\Abus~241_combout\) # (\micro_inst[31]~input_o\)))) # (\micro_inst[32]~input_o\ & (\Abus~239_combout\)) ) ) # ( !\Abus~234_combout\ & ( (!\micro_inst[32]~input_o\ & 
-- (((!\micro_inst[31]~input_o\ & \Abus~241_combout\)))) # (\micro_inst[32]~input_o\ & (\Abus~239_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111010001000100011101000100011101110111010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~239_combout\,
	datab => \ALT_INV_micro_inst[32]~input_o\,
	datac => \ALT_INV_micro_inst[31]~input_o\,
	datad => \ALT_INV_Abus~241_combout\,
	dataf => \ALT_INV_Abus~234_combout\,
	combout => \Abus~242_combout\);

-- Location: LABCELL_X33_Y3_N3
\Mux32~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~9_combout\ = ( \reg[22][15]~q\ & ( (\reg[6][15]~q\) # (\statusD~input_o\) ) ) # ( !\reg[22][15]~q\ & ( (!\statusD~input_o\ & \reg[6][15]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[6][15]~q\,
	dataf => \ALT_INV_reg[22][15]~q\,
	combout => \Mux32~9_combout\);

-- Location: LABCELL_X29_Y3_N3
\Mux32~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~11_combout\ = ( \reg[14][15]~q\ & ( \reg[30][15]~q\ ) ) # ( !\reg[14][15]~q\ & ( \reg[30][15]~q\ & ( \statusD~input_o\ ) ) ) # ( \reg[14][15]~q\ & ( !\reg[30][15]~q\ & ( !\statusD~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[14][15]~q\,
	dataf => \ALT_INV_reg[30][15]~q\,
	combout => \Mux32~11_combout\);

-- Location: LABCELL_X29_Y3_N54
\Mux32~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~8_combout\ = ( \statusD~input_o\ & ( \reg[18][15]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[2][15]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[2][15]~q\,
	datad => \ALT_INV_reg[18][15]~q\,
	dataf => \ALT_INV_statusD~input_o\,
	combout => \Mux32~8_combout\);

-- Location: LABCELL_X27_Y3_N51
\Mux32~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~10_combout\ = ( \reg[10][15]~q\ & ( (!\statusD~input_o\) # (\reg[26][15]~q\) ) ) # ( !\reg[10][15]~q\ & ( (\statusD~input_o\ & \reg[26][15]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[26][15]~q\,
	dataf => \ALT_INV_reg[10][15]~q\,
	combout => \Mux32~10_combout\);

-- Location: LABCELL_X30_Y3_N0
\Abus~230\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~230_combout\ = ( instr(11) & ( instr(12) & ( \Mux32~11_combout\ ) ) ) # ( !instr(11) & ( instr(12) & ( \Mux32~10_combout\ ) ) ) # ( instr(11) & ( !instr(12) & ( \Mux32~9_combout\ ) ) ) # ( !instr(11) & ( !instr(12) & ( \Mux32~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux32~9_combout\,
	datab => \ALT_INV_Mux32~11_combout\,
	datac => \ALT_INV_Mux32~8_combout\,
	datad => \ALT_INV_Mux32~10_combout\,
	datae => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \Abus~230_combout\);

-- Location: LABCELL_X30_Y3_N48
\Mux32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~1_combout\ = ( \statusD~input_o\ & ( \reg[20][15]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[20][15]~q\ & ( \reg[4][15]~q\ ) ) ) # ( !\statusD~input_o\ & ( !\reg[20][15]~q\ & ( \reg[4][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[4][15]~q\,
	datae => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[20][15]~q\,
	combout => \Mux32~1_combout\);

-- Location: LABCELL_X30_Y3_N15
\Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~0_combout\ = (\statusD~input_o\ & \reg[16][15]~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[16][15]~q\,
	combout => \Mux32~0_combout\);

-- Location: MLABCELL_X28_Y3_N27
\Mux32~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~2_combout\ = ( \reg[24][15]~q\ & ( \statusD~input_o\ ) ) # ( \reg[24][15]~q\ & ( !\statusD~input_o\ & ( \reg[8][15]~q\ ) ) ) # ( !\reg[24][15]~q\ & ( !\statusD~input_o\ & ( \reg[8][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[8][15]~q\,
	datae => \ALT_INV_reg[24][15]~q\,
	dataf => \ALT_INV_statusD~input_o\,
	combout => \Mux32~2_combout\);

-- Location: LABCELL_X29_Y3_N39
\Mux32~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~3_combout\ = ( \reg[12][15]~q\ & ( (!\statusD~input_o\) # (\reg[28][15]~q\) ) ) # ( !\reg[12][15]~q\ & ( (\reg[28][15]~q\ & \statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[28][15]~q\,
	datac => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[12][15]~q\,
	combout => \Mux32~3_combout\);

-- Location: LABCELL_X30_Y3_N27
\Abus~228\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~228_combout\ = ( instr(11) & ( instr(12) & ( \Mux32~3_combout\ ) ) ) # ( !instr(11) & ( instr(12) & ( \Mux32~2_combout\ ) ) ) # ( instr(11) & ( !instr(12) & ( \Mux32~1_combout\ ) ) ) # ( !instr(11) & ( !instr(12) & ( \Mux32~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux32~1_combout\,
	datab => \ALT_INV_Mux32~0_combout\,
	datac => \ALT_INV_Mux32~2_combout\,
	datad => \ALT_INV_Mux32~3_combout\,
	datae => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \Abus~228_combout\);

-- Location: LABCELL_X33_Y3_N18
\Mux32~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~7_combout\ = ( \reg[13][15]~q\ & ( \reg[29][15]~q\ ) ) # ( !\reg[13][15]~q\ & ( \reg[29][15]~q\ & ( \statusD~input_o\ ) ) ) # ( \reg[13][15]~q\ & ( !\reg[29][15]~q\ & ( !\statusD~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[13][15]~q\,
	dataf => \ALT_INV_reg[29][15]~q\,
	combout => \Mux32~7_combout\);

-- Location: LABCELL_X33_Y5_N9
\Mux32~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~5_combout\ = ( \statusD~input_o\ & ( \reg[21][15]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[21][15]~q\ & ( \reg[5][15]~q\ ) ) ) # ( !\statusD~input_o\ & ( !\reg[21][15]~q\ & ( \reg[5][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[5][15]~q\,
	datae => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[21][15]~q\,
	combout => \Mux32~5_combout\);

-- Location: LABCELL_X27_Y5_N6
\Mux32~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~6_combout\ = ( \statusD~input_o\ & ( \reg[25][15]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[25][15]~q\ & ( \reg[9][15]~q\ ) ) ) # ( !\statusD~input_o\ & ( !\reg[25][15]~q\ & ( \reg[9][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[9][15]~q\,
	datae => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[25][15]~q\,
	combout => \Mux32~6_combout\);

-- Location: LABCELL_X35_Y5_N39
\Mux32~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~4_combout\ = (\statusD~input_o\ & \reg[17][15]~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[17][15]~q\,
	combout => \Mux32~4_combout\);

-- Location: LABCELL_X30_Y3_N21
\Abus~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~229_combout\ = ( instr(11) & ( instr(12) & ( \Mux32~7_combout\ ) ) ) # ( !instr(11) & ( instr(12) & ( \Mux32~6_combout\ ) ) ) # ( instr(11) & ( !instr(12) & ( \Mux32~5_combout\ ) ) ) # ( !instr(11) & ( !instr(12) & ( \Mux32~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux32~7_combout\,
	datab => \ALT_INV_Mux32~5_combout\,
	datac => \ALT_INV_Mux32~6_combout\,
	datad => \ALT_INV_Mux32~4_combout\,
	datae => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \Abus~229_combout\);

-- Location: LABCELL_X33_Y4_N27
\Mux32~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~13_combout\ = ( \reg[23][15]~q\ & ( (\statusD~input_o\) # (\reg[7][15]~q\) ) ) # ( !\reg[23][15]~q\ & ( (\reg[7][15]~q\ & !\statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[7][15]~q\,
	datac => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[23][15]~q\,
	combout => \Mux32~13_combout\);

-- Location: LABCELL_X29_Y3_N24
\Mux32~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~12_combout\ = ( \reg[3][15]~q\ & ( (!\statusD~input_o\) # (\reg[19][15]~q\) ) ) # ( !\reg[3][15]~q\ & ( (\reg[19][15]~q\ & \statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[19][15]~q\,
	datab => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[3][15]~q\,
	combout => \Mux32~12_combout\);

-- Location: LABCELL_X33_Y4_N21
\Mux32~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~15_combout\ = ( \reg[15][15]~q\ & ( (!\statusD~input_o\) # (\reg[31][15]~q\) ) ) # ( !\reg[15][15]~q\ & ( (\reg[31][15]~q\ & \statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[31][15]~q\,
	datac => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[15][15]~q\,
	combout => \Mux32~15_combout\);

-- Location: LABCELL_X33_Y4_N33
\Mux32~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~14_combout\ = ( \reg[27][15]~q\ & ( (\statusD~input_o\) # (\reg[11][15]~q\) ) ) # ( !\reg[27][15]~q\ & ( (\reg[11][15]~q\ & !\statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[11][15]~q\,
	datac => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[27][15]~q\,
	combout => \Mux32~14_combout\);

-- Location: LABCELL_X30_Y3_N42
\Abus~231\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~231_combout\ = ( instr(11) & ( instr(12) & ( \Mux32~15_combout\ ) ) ) # ( !instr(11) & ( instr(12) & ( \Mux32~14_combout\ ) ) ) # ( instr(11) & ( !instr(12) & ( \Mux32~13_combout\ ) ) ) # ( !instr(11) & ( !instr(12) & ( \Mux32~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux32~13_combout\,
	datab => \ALT_INV_Mux32~12_combout\,
	datac => \ALT_INV_Mux32~15_combout\,
	datad => \ALT_INV_Mux32~14_combout\,
	datae => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \Abus~231_combout\);

-- Location: LABCELL_X30_Y3_N54
\Abus~232\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~232_combout\ = ( \Abus~229_combout\ & ( \Abus~231_combout\ & ( ((!instr(10) & ((\Abus~228_combout\))) # (instr(10) & (\Abus~230_combout\))) # (instr(9)) ) ) ) # ( !\Abus~229_combout\ & ( \Abus~231_combout\ & ( (!instr(9) & ((!instr(10) & 
-- ((\Abus~228_combout\))) # (instr(10) & (\Abus~230_combout\)))) # (instr(9) & (((instr(10))))) ) ) ) # ( \Abus~229_combout\ & ( !\Abus~231_combout\ & ( (!instr(9) & ((!instr(10) & ((\Abus~228_combout\))) # (instr(10) & (\Abus~230_combout\)))) # (instr(9) & 
-- (((!instr(10))))) ) ) ) # ( !\Abus~229_combout\ & ( !\Abus~231_combout\ & ( (!instr(9) & ((!instr(10) & ((\Abus~228_combout\))) # (instr(10) & (\Abus~230_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~230_combout\,
	datab => ALT_INV_instr(9),
	datac => ALT_INV_instr(10),
	datad => \ALT_INV_Abus~228_combout\,
	datae => \ALT_INV_Abus~229_combout\,
	dataf => \ALT_INV_Abus~231_combout\,
	combout => \Abus~232_combout\);

-- Location: MLABCELL_X28_Y3_N39
\Abus~243\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~243_combout\ = ( \Abus[6]~7_combout\ & ( \Abus~232_combout\ & ( (\micro_inst[27]~input_o\) # (\Abus~233_combout\) ) ) ) # ( !\Abus[6]~7_combout\ & ( \Abus~232_combout\ & ( (\Abus~242_combout\) # (\micro_inst[27]~input_o\) ) ) ) # ( 
-- \Abus[6]~7_combout\ & ( !\Abus~232_combout\ & ( (\Abus~233_combout\ & !\micro_inst[27]~input_o\) ) ) ) # ( !\Abus[6]~7_combout\ & ( !\Abus~232_combout\ & ( (!\micro_inst[27]~input_o\ & \Abus~242_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000100010000111111001111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~233_combout\,
	datab => \ALT_INV_micro_inst[27]~input_o\,
	datac => \ALT_INV_Abus~242_combout\,
	datae => \ALT_INV_Abus[6]~7_combout\,
	dataf => \ALT_INV_Abus~232_combout\,
	combout => \Abus~243_combout\);

-- Location: MLABCELL_X21_Y5_N33
\Abus[15]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus[15]~SCLR_LUT_combout\ = ( \Abus~243_combout\ & ( !\Abus[6]~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Abus[6]~19_combout\,
	datae => \ALT_INV_Abus~243_combout\,
	combout => \Abus[15]~SCLR_LUT_combout\);

-- Location: FF_X2_Y7_N2
\Abus[15]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Abus[15]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Abus[15]~_Duplicate_2_q\);

-- Location: IOIBUF_X30_Y0_N18
\mmI[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mmI(7),
	o => \mmI[7]~input_o\);

-- Location: FF_X27_Y6_N23
\CMUX:Cbusi[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Cbusi~7_combout\,
	ena => \reg[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CMUX:Cbusi[7]~q\);

-- Location: FF_X29_Y2_N44
\reg[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~7_combout\,
	sload => VCC,
	ena => \reg[14][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[14][7]~q\);

-- Location: FF_X29_Y2_N29
\reg[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~7_combout\,
	sload => VCC,
	ena => \reg[12][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[12][7]~q\);

-- Location: FF_X27_Y5_N50
\reg[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~7_combout\,
	sload => VCC,
	ena => \reg[15][0]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[15][7]~q\);

-- Location: FF_X29_Y2_N8
\reg[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~7_combout\,
	sload => VCC,
	ena => \reg[13][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[13][7]~q\);

-- Location: LABCELL_X29_Y2_N30
\Bbus~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~98_combout\ = ( \reg[15][7]~q\ & ( \reg[13][7]~q\ & ( ((!\micro_inst[23]~input_o\ & ((\reg[12][7]~q\))) # (\micro_inst[23]~input_o\ & (\reg[14][7]~q\))) # (\micro_inst[22]~input_o\) ) ) ) # ( !\reg[15][7]~q\ & ( \reg[13][7]~q\ & ( 
-- (!\micro_inst[22]~input_o\ & ((!\micro_inst[23]~input_o\ & ((\reg[12][7]~q\))) # (\micro_inst[23]~input_o\ & (\reg[14][7]~q\)))) # (\micro_inst[22]~input_o\ & (((!\micro_inst[23]~input_o\)))) ) ) ) # ( \reg[15][7]~q\ & ( !\reg[13][7]~q\ & ( 
-- (!\micro_inst[22]~input_o\ & ((!\micro_inst[23]~input_o\ & ((\reg[12][7]~q\))) # (\micro_inst[23]~input_o\ & (\reg[14][7]~q\)))) # (\micro_inst[22]~input_o\ & (((\micro_inst[23]~input_o\)))) ) ) ) # ( !\reg[15][7]~q\ & ( !\reg[13][7]~q\ & ( 
-- (!\micro_inst[22]~input_o\ & ((!\micro_inst[23]~input_o\ & ((\reg[12][7]~q\))) # (\micro_inst[23]~input_o\ & (\reg[14][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[22]~input_o\,
	datab => \ALT_INV_reg[14][7]~q\,
	datac => \ALT_INV_reg[12][7]~q\,
	datad => \ALT_INV_micro_inst[23]~input_o\,
	datae => \ALT_INV_reg[15][7]~q\,
	dataf => \ALT_INV_reg[13][7]~q\,
	combout => \Bbus~98_combout\);

-- Location: FF_X35_Y5_N29
\reg[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~7_combout\,
	sload => VCC,
	ena => \reg[29][0]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[29][7]~q\);

-- Location: FF_X31_Y6_N50
\reg[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~7_combout\,
	sload => VCC,
	ena => \reg[25][0]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[25][7]~q\);

-- Location: FF_X35_Y5_N38
\reg[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~7_combout\,
	sload => VCC,
	ena => \reg[17][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[17][7]~q\);

-- Location: LABCELL_X33_Y5_N51
\reg[21][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[21][7]~feeder_combout\ = ( \Cbusi~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~7_combout\,
	combout => \reg[21][7]~feeder_combout\);

-- Location: FF_X33_Y5_N53
\reg[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[21][7]~feeder_combout\,
	ena => \reg[21][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[21][7]~q\);

-- Location: LABCELL_X35_Y5_N33
\Bbus~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~100_combout\ = ( \reg[17][7]~q\ & ( \reg[21][7]~q\ & ( (!\micro_inst[25]~input_o\) # ((!\micro_inst[24]~input_o\ & ((\reg[25][7]~q\))) # (\micro_inst[24]~input_o\ & (\reg[29][7]~q\))) ) ) ) # ( !\reg[17][7]~q\ & ( \reg[21][7]~q\ & ( 
-- (!\micro_inst[25]~input_o\ & (((\micro_inst[24]~input_o\)))) # (\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & ((\reg[25][7]~q\))) # (\micro_inst[24]~input_o\ & (\reg[29][7]~q\)))) ) ) ) # ( \reg[17][7]~q\ & ( !\reg[21][7]~q\ & ( 
-- (!\micro_inst[25]~input_o\ & (((!\micro_inst[24]~input_o\)))) # (\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & ((\reg[25][7]~q\))) # (\micro_inst[24]~input_o\ & (\reg[29][7]~q\)))) ) ) ) # ( !\reg[17][7]~q\ & ( !\reg[21][7]~q\ & ( 
-- (\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & ((\reg[25][7]~q\))) # (\micro_inst[24]~input_o\ & (\reg[29][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100110000010100000011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[29][7]~q\,
	datab => \ALT_INV_reg[25][7]~q\,
	datac => \ALT_INV_micro_inst[25]~input_o\,
	datad => \ALT_INV_micro_inst[24]~input_o\,
	datae => \ALT_INV_reg[17][7]~q\,
	dataf => \ALT_INV_reg[21][7]~q\,
	combout => \Bbus~100_combout\);

-- Location: FF_X24_Y5_N17
\reg[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~7_combout\,
	sload => VCC,
	ena => \reg[22][0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[22][7]~q\);

-- Location: MLABCELL_X28_Y4_N15
\reg[18][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[18][7]~feeder_combout\ = ( \Cbusi~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~7_combout\,
	combout => \reg[18][7]~feeder_combout\);

-- Location: FF_X28_Y4_N16
\reg[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[18][7]~feeder_combout\,
	ena => \reg[18][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[18][7]~q\);

-- Location: FF_X22_Y6_N23
\reg[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~7_combout\,
	sload => VCC,
	ena => \reg[26][0]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[26][7]~q\);

-- Location: FF_X24_Y5_N29
\reg[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~7_combout\,
	sload => VCC,
	ena => \reg[30][0]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[30][7]~q\);

-- Location: LABCELL_X24_Y5_N39
\Bbus~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~101_combout\ = ( \reg[30][7]~q\ & ( \micro_inst[25]~input_o\ & ( (\reg[26][7]~q\) # (\micro_inst[24]~input_o\) ) ) ) # ( !\reg[30][7]~q\ & ( \micro_inst[25]~input_o\ & ( (!\micro_inst[24]~input_o\ & \reg[26][7]~q\) ) ) ) # ( \reg[30][7]~q\ & ( 
-- !\micro_inst[25]~input_o\ & ( (!\micro_inst[24]~input_o\ & ((\reg[18][7]~q\))) # (\micro_inst[24]~input_o\ & (\reg[22][7]~q\)) ) ) ) # ( !\reg[30][7]~q\ & ( !\micro_inst[25]~input_o\ & ( (!\micro_inst[24]~input_o\ & ((\reg[18][7]~q\))) # 
-- (\micro_inst[24]~input_o\ & (\reg[22][7]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[24]~input_o\,
	datab => \ALT_INV_reg[22][7]~q\,
	datac => \ALT_INV_reg[18][7]~q\,
	datad => \ALT_INV_reg[26][7]~q\,
	datae => \ALT_INV_reg[30][7]~q\,
	dataf => \ALT_INV_micro_inst[25]~input_o\,
	combout => \Bbus~101_combout\);

-- Location: FF_X34_Y5_N29
\reg[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~7_combout\,
	sload => VCC,
	ena => \reg[27][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[27][7]~q\);

-- Location: FF_X22_Y5_N8
\reg[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~7_combout\,
	sload => VCC,
	ena => \reg[23][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[23][7]~q\);

-- Location: LABCELL_X19_Y6_N27
\reg[19][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[19][7]~feeder_combout\ = ( \Cbusi~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~7_combout\,
	combout => \reg[19][7]~feeder_combout\);

-- Location: FF_X19_Y6_N28
\reg[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[19][7]~feeder_combout\,
	ena => \reg[19][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[19][7]~q\);

-- Location: MLABCELL_X34_Y5_N45
\Bbus~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~102_combout\ = ( \micro_inst[25]~input_o\ & ( \micro_inst[24]~input_o\ & ( \reg[31][7]~q\ ) ) ) # ( !\micro_inst[25]~input_o\ & ( \micro_inst[24]~input_o\ & ( \reg[23][7]~q\ ) ) ) # ( \micro_inst[25]~input_o\ & ( !\micro_inst[24]~input_o\ & ( 
-- \reg[27][7]~q\ ) ) ) # ( !\micro_inst[25]~input_o\ & ( !\micro_inst[24]~input_o\ & ( \reg[19][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[27][7]~q\,
	datab => \ALT_INV_reg[31][7]~q\,
	datac => \ALT_INV_reg[23][7]~q\,
	datad => \ALT_INV_reg[19][7]~q\,
	datae => \ALT_INV_micro_inst[25]~input_o\,
	dataf => \ALT_INV_micro_inst[24]~input_o\,
	combout => \Bbus~102_combout\);

-- Location: FF_X25_Y3_N56
\reg[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~7_combout\,
	sload => VCC,
	ena => \reg[20][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[20][7]~q\);

-- Location: FF_X24_Y3_N50
\reg[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~7_combout\,
	sload => VCC,
	ena => \reg[16][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[16][7]~q\);

-- Location: FF_X25_Y3_N14
\reg[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~7_combout\,
	sload => VCC,
	ena => \reg[28][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[28][7]~q\);

-- Location: LABCELL_X29_Y5_N45
\reg[24][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[24][7]~feeder_combout\ = ( \Cbusi~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~7_combout\,
	combout => \reg[24][7]~feeder_combout\);

-- Location: FF_X29_Y5_N47
\reg[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[24][7]~feeder_combout\,
	ena => \reg[24][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[24][7]~q\);

-- Location: MLABCELL_X25_Y3_N21
\Bbus~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~99_combout\ = ( \micro_inst[25]~input_o\ & ( \micro_inst[24]~input_o\ & ( \reg[28][7]~q\ ) ) ) # ( !\micro_inst[25]~input_o\ & ( \micro_inst[24]~input_o\ & ( \reg[20][7]~q\ ) ) ) # ( \micro_inst[25]~input_o\ & ( !\micro_inst[24]~input_o\ & ( 
-- \reg[24][7]~q\ ) ) ) # ( !\micro_inst[25]~input_o\ & ( !\micro_inst[24]~input_o\ & ( \reg[16][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[20][7]~q\,
	datab => \ALT_INV_reg[16][7]~q\,
	datac => \ALT_INV_reg[28][7]~q\,
	datad => \ALT_INV_reg[24][7]~q\,
	datae => \ALT_INV_micro_inst[25]~input_o\,
	dataf => \ALT_INV_micro_inst[24]~input_o\,
	combout => \Bbus~99_combout\);

-- Location: LABCELL_X24_Y5_N30
\Bbus~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~103_combout\ = ( \Bbus~99_combout\ & ( \micro_inst[22]~input_o\ & ( (!\micro_inst[23]~input_o\ & (\Bbus~100_combout\)) # (\micro_inst[23]~input_o\ & ((\Bbus~102_combout\))) ) ) ) # ( !\Bbus~99_combout\ & ( \micro_inst[22]~input_o\ & ( 
-- (!\micro_inst[23]~input_o\ & (\Bbus~100_combout\)) # (\micro_inst[23]~input_o\ & ((\Bbus~102_combout\))) ) ) ) # ( \Bbus~99_combout\ & ( !\micro_inst[22]~input_o\ & ( (!\micro_inst[23]~input_o\) # (\Bbus~101_combout\) ) ) ) # ( !\Bbus~99_combout\ & ( 
-- !\micro_inst[22]~input_o\ & ( (\Bbus~101_combout\ & \micro_inst[23]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~100_combout\,
	datab => \ALT_INV_Bbus~101_combout\,
	datac => \ALT_INV_Bbus~102_combout\,
	datad => \ALT_INV_micro_inst[23]~input_o\,
	datae => \ALT_INV_Bbus~99_combout\,
	dataf => \ALT_INV_micro_inst[22]~input_o\,
	combout => \Bbus~103_combout\);

-- Location: FF_X31_Y5_N38
\reg[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~7_combout\,
	sload => VCC,
	ena => \reg[4][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[4][7]~q\);

-- Location: FF_X24_Y5_N59
\reg[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~7_combout\,
	sload => VCC,
	ena => \reg[6][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[6][7]~q\);

-- Location: MLABCELL_X21_Y5_N24
\reg[7][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[7][7]~feeder_combout\ = ( \Cbusi~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~7_combout\,
	combout => \reg[7][7]~feeder_combout\);

-- Location: FF_X21_Y5_N26
\reg[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[7][7]~feeder_combout\,
	ena => \reg[7][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[7][7]~q\);

-- Location: LABCELL_X35_Y4_N54
\reg[5][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[5][7]~feeder_combout\ = ( \Cbusi~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~7_combout\,
	combout => \reg[5][7]~feeder_combout\);

-- Location: FF_X35_Y4_N56
\reg[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[5][7]~feeder_combout\,
	ena => \reg[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[5][7]~q\);

-- Location: LABCELL_X24_Y5_N3
\Bbus~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~104_combout\ = ( \micro_inst[23]~input_o\ & ( \micro_inst[22]~input_o\ & ( \reg[7][7]~q\ ) ) ) # ( !\micro_inst[23]~input_o\ & ( \micro_inst[22]~input_o\ & ( \reg[5][7]~q\ ) ) ) # ( \micro_inst[23]~input_o\ & ( !\micro_inst[22]~input_o\ & ( 
-- \reg[6][7]~q\ ) ) ) # ( !\micro_inst[23]~input_o\ & ( !\micro_inst[22]~input_o\ & ( \reg[4][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[4][7]~q\,
	datab => \ALT_INV_reg[6][7]~q\,
	datac => \ALT_INV_reg[7][7]~q\,
	datad => \ALT_INV_reg[5][7]~q\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_micro_inst[22]~input_o\,
	combout => \Bbus~104_combout\);

-- Location: FF_X25_Y5_N17
\reg[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~7_combout\,
	sload => VCC,
	ena => \reg[2][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[2][7]~q\);

-- Location: FF_X25_Y5_N53
\reg[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~7_combout\,
	sload => VCC,
	ena => \reg[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[3][7]~q\);

-- Location: LABCELL_X24_Y5_N54
\Bbus~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~105_combout\ = ( \reg[2][7]~q\ & ( \reg[3][7]~q\ & ( (!\micro_inst[24]~input_o\ & ((\micro_inst[23]~input_o\))) # (\micro_inst[24]~input_o\ & (\Bbus~104_combout\)) ) ) ) # ( !\reg[2][7]~q\ & ( \reg[3][7]~q\ & ( (!\micro_inst[24]~input_o\ & 
-- (\micro_inst[22]~input_o\ & ((\micro_inst[23]~input_o\)))) # (\micro_inst[24]~input_o\ & (((\Bbus~104_combout\)))) ) ) ) # ( \reg[2][7]~q\ & ( !\reg[3][7]~q\ & ( (!\micro_inst[24]~input_o\ & (!\micro_inst[22]~input_o\ & ((\micro_inst[23]~input_o\)))) # 
-- (\micro_inst[24]~input_o\ & (((\Bbus~104_combout\)))) ) ) ) # ( !\reg[2][7]~q\ & ( !\reg[3][7]~q\ & ( (\micro_inst[24]~input_o\ & \Bbus~104_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001011000110100000101001001110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[24]~input_o\,
	datab => \ALT_INV_micro_inst[22]~input_o\,
	datac => \ALT_INV_Bbus~104_combout\,
	datad => \ALT_INV_micro_inst[23]~input_o\,
	datae => \ALT_INV_reg[2][7]~q\,
	dataf => \ALT_INV_reg[3][7]~q\,
	combout => \Bbus~105_combout\);

-- Location: LABCELL_X24_Y5_N18
\Bbus~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~106_combout\ = ( \micro_inst[25]~input_o\ & ( (!\micro_inst[26]~input_o\ & (\Bbus~98_combout\)) # (\micro_inst[26]~input_o\ & ((\Bbus~103_combout\))) ) ) # ( !\micro_inst[25]~input_o\ & ( (!\micro_inst[26]~input_o\ & ((\Bbus~105_combout\))) # 
-- (\micro_inst[26]~input_o\ & (\Bbus~103_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~98_combout\,
	datab => \ALT_INV_Bbus~103_combout\,
	datac => \ALT_INV_Bbus~105_combout\,
	datad => \ALT_INV_micro_inst[26]~input_o\,
	dataf => \ALT_INV_micro_inst[25]~input_o\,
	combout => \Bbus~106_combout\);

-- Location: LABCELL_X23_Y5_N48
\reg[8][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[8][7]~feeder_combout\ = ( \Cbusi~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~7_combout\,
	combout => \reg[8][7]~feeder_combout\);

-- Location: FF_X23_Y5_N50
\reg[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[8][7]~feeder_combout\,
	ena => \reg[8][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[8][7]~q\);

-- Location: FF_X27_Y5_N32
\reg[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~7_combout\,
	sload => VCC,
	ena => \reg[11][0]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[11][7]~q\);

-- Location: FF_X28_Y6_N44
\reg[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~7_combout\,
	sload => VCC,
	ena => \reg[10][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[10][7]~q\);

-- Location: FF_X23_Y5_N8
\reg[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~7_combout\,
	sload => VCC,
	ena => \reg[9][0]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[9][7]~q\);

-- Location: LABCELL_X23_Y5_N12
\Bbus~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~97_combout\ = ( \micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[11][7]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[10][7]~q\ ) ) ) # ( \micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( 
-- \reg[9][7]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( \reg[8][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[8][7]~q\,
	datab => \ALT_INV_reg[11][7]~q\,
	datac => \ALT_INV_reg[10][7]~q\,
	datad => \ALT_INV_reg[9][7]~q\,
	datae => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_micro_inst[23]~input_o\,
	combout => \Bbus~97_combout\);

-- Location: FF_X34_Y5_N44
\reg[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~1_combout\,
	sload => VCC,
	ena => \reg[23][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[23][1]~q\);

-- Location: FF_X30_Y5_N14
\reg[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~1_combout\,
	sload => VCC,
	ena => \reg[7][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[7][1]~q\);

-- Location: LABCELL_X33_Y5_N24
\Mux46~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~13_combout\ = ( \reg[23][1]~q\ & ( \reg[7][1]~q\ ) ) # ( !\reg[23][1]~q\ & ( \reg[7][1]~q\ & ( !\statusD~input_o\ ) ) ) # ( \reg[23][1]~q\ & ( !\reg[7][1]~q\ & ( \statusD~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[23][1]~q\,
	dataf => \ALT_INV_reg[7][1]~q\,
	combout => \Mux46~13_combout\);

-- Location: FF_X33_Y4_N59
\reg[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~1_combout\,
	sload => VCC,
	ena => \reg[15][0]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[15][1]~q\);

-- Location: LABCELL_X33_Y4_N39
\Mux46~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~15_combout\ = ( \reg[15][1]~q\ & ( (!\statusD~input_o\) # (\reg[31][1]~q\) ) ) # ( !\reg[15][1]~q\ & ( (\reg[31][1]~q\ & \statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[31][1]~q\,
	datac => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[15][1]~q\,
	combout => \Mux46~15_combout\);

-- Location: MLABCELL_X28_Y6_N48
\reg[19][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[19][1]~feeder_combout\ = ( \Cbusi~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~1_combout\,
	combout => \reg[19][1]~feeder_combout\);

-- Location: FF_X28_Y6_N50
\reg[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[19][1]~feeder_combout\,
	ena => \reg[19][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[19][1]~q\);

-- Location: FF_X30_Y5_N23
\reg[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~1_combout\,
	sload => VCC,
	ena => \reg[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[3][1]~q\);

-- Location: MLABCELL_X28_Y6_N24
\Mux46~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~12_combout\ = ( \reg[3][1]~q\ & ( (!\statusD~input_o\) # (\reg[19][1]~q\) ) ) # ( !\reg[3][1]~q\ & ( (\statusD~input_o\ & \reg[19][1]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[19][1]~q\,
	dataf => \ALT_INV_reg[3][1]~q\,
	combout => \Mux46~12_combout\);

-- Location: FF_X33_Y4_N53
\reg[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~1_combout\,
	sload => VCC,
	ena => \reg[11][0]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[11][1]~q\);

-- Location: MLABCELL_X34_Y5_N39
\reg[27][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[27][1]~feeder_combout\ = \Cbusi~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Cbusi~1_combout\,
	combout => \reg[27][1]~feeder_combout\);

-- Location: FF_X34_Y5_N41
\reg[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[27][1]~feeder_combout\,
	ena => \reg[27][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[27][1]~q\);

-- Location: LABCELL_X33_Y4_N54
\Mux46~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~14_combout\ = ( \reg[27][1]~q\ & ( (\reg[11][1]~q\) # (\statusD~input_o\) ) ) # ( !\reg[27][1]~q\ & ( (!\statusD~input_o\ & \reg[11][1]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[11][1]~q\,
	dataf => \ALT_INV_reg[27][1]~q\,
	combout => \Mux46~14_combout\);

-- Location: FF_X19_Y6_N38
\reg[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~2_combout\,
	sload => VCC,
	ena => \reg[31][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[31][2]~q\);

-- Location: FF_X25_Y5_N5
\instr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \reg[31][2]~q\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => instr(2));

-- Location: LABCELL_X31_Y4_N54
\Bbus~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~17_combout\ = ( instr(2) & ( instr(3) & ( \Mux46~15_combout\ ) ) ) # ( !instr(2) & ( instr(3) & ( \Mux46~14_combout\ ) ) ) # ( instr(2) & ( !instr(3) & ( \Mux46~13_combout\ ) ) ) # ( !instr(2) & ( !instr(3) & ( \Mux46~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux46~13_combout\,
	datab => \ALT_INV_Mux46~15_combout\,
	datac => \ALT_INV_Mux46~12_combout\,
	datad => \ALT_INV_Mux46~14_combout\,
	datae => ALT_INV_instr(2),
	dataf => ALT_INV_instr(3),
	combout => \Bbus~17_combout\);

-- Location: FF_X30_Y6_N59
\reg[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~1_combout\,
	sload => VCC,
	ena => \reg[4][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[4][1]~q\);

-- Location: FF_X30_Y6_N53
\reg[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~1_combout\,
	sload => VCC,
	ena => \reg[20][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[20][1]~q\);

-- Location: LABCELL_X30_Y7_N24
\Mux46~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~1_combout\ = ( \reg[4][1]~q\ & ( \reg[20][1]~q\ ) ) # ( !\reg[4][1]~q\ & ( \reg[20][1]~q\ & ( \statusD~input_o\ ) ) ) # ( \reg[4][1]~q\ & ( !\reg[20][1]~q\ & ( !\statusD~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[4][1]~q\,
	dataf => \ALT_INV_reg[20][1]~q\,
	combout => \Mux46~1_combout\);

-- Location: FF_X29_Y5_N14
\reg[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~1_combout\,
	sload => VCC,
	ena => \reg[28][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[28][1]~q\);

-- Location: FF_X33_Y3_N53
\reg[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~1_combout\,
	sload => VCC,
	ena => \reg[12][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[12][1]~q\);

-- Location: LABCELL_X30_Y5_N3
\Mux46~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~3_combout\ = ( \reg[12][1]~q\ & ( (!\statusD~input_o\) # (\reg[28][1]~q\) ) ) # ( !\reg[12][1]~q\ & ( (\statusD~input_o\ & \reg[28][1]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[28][1]~q\,
	dataf => \ALT_INV_reg[12][1]~q\,
	combout => \Mux46~3_combout\);

-- Location: FF_X29_Y5_N2
\reg[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~1_combout\,
	sload => VCC,
	ena => \reg[16][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[16][1]~q\);

-- Location: LABCELL_X31_Y4_N3
\Mux46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~0_combout\ = ( \reg[16][1]~q\ & ( \statusD~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[16][1]~q\,
	combout => \Mux46~0_combout\);

-- Location: FF_X31_Y4_N23
\reg[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~1_combout\,
	sload => VCC,
	ena => \reg[8][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[8][1]~q\);

-- Location: FF_X29_Y5_N8
\reg[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~1_combout\,
	sload => VCC,
	ena => \reg[24][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[24][1]~q\);

-- Location: LABCELL_X31_Y4_N30
\Mux46~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~2_combout\ = ( \reg[24][1]~q\ & ( (\reg[8][1]~q\) # (\statusD~input_o\) ) ) # ( !\reg[24][1]~q\ & ( (!\statusD~input_o\ & \reg[8][1]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[8][1]~q\,
	dataf => \ALT_INV_reg[24][1]~q\,
	combout => \Mux46~2_combout\);

-- Location: LABCELL_X31_Y4_N12
\Bbus~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~14_combout\ = ( \Mux46~0_combout\ & ( \Mux46~2_combout\ & ( (!instr(2)) # ((!instr(3) & (\Mux46~1_combout\)) # (instr(3) & ((\Mux46~3_combout\)))) ) ) ) # ( !\Mux46~0_combout\ & ( \Mux46~2_combout\ & ( (!instr(2) & (((instr(3))))) # (instr(2) & 
-- ((!instr(3) & (\Mux46~1_combout\)) # (instr(3) & ((\Mux46~3_combout\))))) ) ) ) # ( \Mux46~0_combout\ & ( !\Mux46~2_combout\ & ( (!instr(2) & (((!instr(3))))) # (instr(2) & ((!instr(3) & (\Mux46~1_combout\)) # (instr(3) & ((\Mux46~3_combout\))))) ) ) ) # 
-- ( !\Mux46~0_combout\ & ( !\Mux46~2_combout\ & ( (instr(2) & ((!instr(3) & (\Mux46~1_combout\)) # (instr(3) & ((\Mux46~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(2),
	datab => \ALT_INV_Mux46~1_combout\,
	datac => \ALT_INV_Mux46~3_combout\,
	datad => ALT_INV_instr(3),
	datae => \ALT_INV_Mux46~0_combout\,
	dataf => \ALT_INV_Mux46~2_combout\,
	combout => \Bbus~14_combout\);

-- Location: LABCELL_X27_Y3_N6
\reg[10][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[10][1]~feeder_combout\ = ( \Cbusi~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~1_combout\,
	combout => \reg[10][1]~feeder_combout\);

-- Location: FF_X27_Y3_N8
\reg[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[10][1]~feeder_combout\,
	ena => \reg[10][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[10][1]~q\);

-- Location: LABCELL_X27_Y3_N15
\reg[26][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[26][1]~feeder_combout\ = ( \Cbusi~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~1_combout\,
	combout => \reg[26][1]~feeder_combout\);

-- Location: FF_X27_Y3_N17
\reg[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[26][1]~feeder_combout\,
	ena => \reg[26][0]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[26][1]~q\);

-- Location: LABCELL_X31_Y4_N0
\Mux46~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~10_combout\ = ( \reg[26][1]~q\ & ( (\reg[10][1]~q\) # (\statusD~input_o\) ) ) # ( !\reg[26][1]~q\ & ( (!\statusD~input_o\ & \reg[10][1]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[10][1]~q\,
	dataf => \ALT_INV_reg[26][1]~q\,
	combout => \Mux46~10_combout\);

-- Location: FF_X28_Y4_N32
\reg[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~1_combout\,
	sload => VCC,
	ena => \reg[22][0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[22][1]~q\);

-- Location: FF_X31_Y4_N29
\reg[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~1_combout\,
	sload => VCC,
	ena => \reg[6][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[6][1]~q\);

-- Location: LABCELL_X31_Y4_N6
\Mux46~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~9_combout\ = (!\statusD~input_o\ & ((\reg[6][1]~q\))) # (\statusD~input_o\ & (\reg[22][1]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[22][1]~q\,
	datad => \ALT_INV_reg[6][1]~q\,
	combout => \Mux46~9_combout\);

-- Location: MLABCELL_X28_Y4_N12
\reg[18][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[18][1]~feeder_combout\ = ( \Cbusi~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~1_combout\,
	combout => \reg[18][1]~feeder_combout\);

-- Location: FF_X28_Y4_N14
\reg[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[18][1]~feeder_combout\,
	ena => \reg[18][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[18][1]~q\);

-- Location: MLABCELL_X28_Y6_N6
\reg[2][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[2][1]~feeder_combout\ = ( \Cbusi~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~1_combout\,
	combout => \reg[2][1]~feeder_combout\);

-- Location: FF_X28_Y6_N8
\reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[2][1]~feeder_combout\,
	ena => \reg[2][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[2][1]~q\);

-- Location: LABCELL_X31_Y4_N33
\Mux46~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~8_combout\ = ( \reg[2][1]~q\ & ( (!\statusD~input_o\) # (\reg[18][1]~q\) ) ) # ( !\reg[2][1]~q\ & ( (\statusD~input_o\ & \reg[18][1]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[18][1]~q\,
	dataf => \ALT_INV_reg[2][1]~q\,
	combout => \Mux46~8_combout\);

-- Location: FF_X33_Y3_N56
\reg[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~1_combout\,
	sload => VCC,
	ena => \reg[14][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[14][1]~q\);

-- Location: FF_X28_Y4_N38
\reg[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~1_combout\,
	sload => VCC,
	ena => \reg[30][0]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[30][1]~q\);

-- Location: LABCELL_X31_Y4_N9
\Mux46~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~11_combout\ = ( \reg[30][1]~q\ & ( (\reg[14][1]~q\) # (\statusD~input_o\) ) ) # ( !\reg[30][1]~q\ & ( (!\statusD~input_o\ & \reg[14][1]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[14][1]~q\,
	dataf => \ALT_INV_reg[30][1]~q\,
	combout => \Mux46~11_combout\);

-- Location: LABCELL_X31_Y4_N36
\Bbus~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~16_combout\ = ( instr(2) & ( instr(3) & ( \Mux46~11_combout\ ) ) ) # ( !instr(2) & ( instr(3) & ( \Mux46~10_combout\ ) ) ) # ( instr(2) & ( !instr(3) & ( \Mux46~9_combout\ ) ) ) # ( !instr(2) & ( !instr(3) & ( \Mux46~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux46~10_combout\,
	datab => \ALT_INV_Mux46~9_combout\,
	datac => \ALT_INV_Mux46~8_combout\,
	datad => \ALT_INV_Mux46~11_combout\,
	datae => ALT_INV_instr(2),
	dataf => ALT_INV_instr(3),
	combout => \Bbus~16_combout\);

-- Location: FF_X34_Y4_N5
\reg[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~1_combout\,
	sload => VCC,
	ena => \reg[9][0]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[9][1]~q\);

-- Location: FF_X35_Y5_N32
\reg[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~1_combout\,
	sload => VCC,
	ena => \reg[25][0]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[25][1]~q\);

-- Location: MLABCELL_X34_Y4_N9
\Mux46~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~6_combout\ = ( \reg[25][1]~q\ & ( (\statusD~input_o\) # (\reg[9][1]~q\) ) ) # ( !\reg[25][1]~q\ & ( (\reg[9][1]~q\ & !\statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[9][1]~q\,
	datac => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[25][1]~q\,
	combout => \Mux46~6_combout\);

-- Location: FF_X35_Y5_N14
\reg[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~1_combout\,
	sload => VCC,
	ena => \reg[29][0]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[29][1]~q\);

-- Location: LABCELL_X33_Y6_N12
\reg[13][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[13][1]~feeder_combout\ = ( \Cbusi~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~1_combout\,
	combout => \reg[13][1]~feeder_combout\);

-- Location: FF_X33_Y6_N14
\reg[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[13][1]~feeder_combout\,
	ena => \reg[13][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[13][1]~q\);

-- Location: MLABCELL_X34_Y4_N0
\Mux46~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~7_combout\ = (!\statusD~input_o\ & ((\reg[13][1]~q\))) # (\statusD~input_o\ & (\reg[29][1]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[29][1]~q\,
	datab => \ALT_INV_reg[13][1]~q\,
	datad => \ALT_INV_statusD~input_o\,
	combout => \Mux46~7_combout\);

-- Location: LABCELL_X35_Y4_N27
\reg[21][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[21][1]~feeder_combout\ = ( \Cbusi~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~1_combout\,
	combout => \reg[21][1]~feeder_combout\);

-- Location: FF_X35_Y4_N29
\reg[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[21][1]~feeder_combout\,
	ena => \reg[21][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[21][1]~q\);

-- Location: FF_X30_Y5_N32
\reg[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~1_combout\,
	sload => VCC,
	ena => \reg[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[5][1]~q\);

-- Location: LABCELL_X35_Y4_N0
\Mux46~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~5_combout\ = ( \reg[21][1]~q\ & ( \reg[5][1]~q\ ) ) # ( !\reg[21][1]~q\ & ( \reg[5][1]~q\ & ( !\statusD~input_o\ ) ) ) # ( \reg[21][1]~q\ & ( !\reg[5][1]~q\ & ( \statusD~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[21][1]~q\,
	dataf => \ALT_INV_reg[5][1]~q\,
	combout => \Mux46~5_combout\);

-- Location: LABCELL_X35_Y5_N51
\reg[17][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[17][1]~feeder_combout\ = ( \Cbusi~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~1_combout\,
	combout => \reg[17][1]~feeder_combout\);

-- Location: FF_X35_Y5_N53
\reg[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[17][1]~feeder_combout\,
	ena => \reg[17][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[17][1]~q\);

-- Location: LABCELL_X35_Y4_N45
\Mux46~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~4_combout\ = ( \reg[17][1]~q\ & ( \statusD~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[17][1]~q\,
	combout => \Mux46~4_combout\);

-- Location: MLABCELL_X34_Y4_N21
\Bbus~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~15_combout\ = ( \Mux46~5_combout\ & ( \Mux46~4_combout\ & ( (!instr(3)) # ((!instr(2) & (\Mux46~6_combout\)) # (instr(2) & ((\Mux46~7_combout\)))) ) ) ) # ( !\Mux46~5_combout\ & ( \Mux46~4_combout\ & ( (!instr(2) & ((!instr(3)) # 
-- ((\Mux46~6_combout\)))) # (instr(2) & (instr(3) & ((\Mux46~7_combout\)))) ) ) ) # ( \Mux46~5_combout\ & ( !\Mux46~4_combout\ & ( (!instr(2) & (instr(3) & (\Mux46~6_combout\))) # (instr(2) & ((!instr(3)) # ((\Mux46~7_combout\)))) ) ) ) # ( 
-- !\Mux46~5_combout\ & ( !\Mux46~4_combout\ & ( (instr(3) & ((!instr(2) & (\Mux46~6_combout\)) # (instr(2) & ((\Mux46~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(2),
	datab => ALT_INV_instr(3),
	datac => \ALT_INV_Mux46~6_combout\,
	datad => \ALT_INV_Mux46~7_combout\,
	datae => \ALT_INV_Mux46~5_combout\,
	dataf => \ALT_INV_Mux46~4_combout\,
	combout => \Bbus~15_combout\);

-- Location: LABCELL_X31_Y4_N18
\Bbus~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~18_combout\ = ( instr(0) & ( \Bbus~15_combout\ & ( (!instr(1)) # (\Bbus~17_combout\) ) ) ) # ( !instr(0) & ( \Bbus~15_combout\ & ( (!instr(1) & (\Bbus~14_combout\)) # (instr(1) & ((\Bbus~16_combout\))) ) ) ) # ( instr(0) & ( !\Bbus~15_combout\ & ( 
-- (\Bbus~17_combout\ & instr(1)) ) ) ) # ( !instr(0) & ( !\Bbus~15_combout\ & ( (!instr(1) & (\Bbus~14_combout\)) # (instr(1) & ((\Bbus~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111000000000101010100110011000011111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~17_combout\,
	datab => \ALT_INV_Bbus~14_combout\,
	datac => \ALT_INV_Bbus~16_combout\,
	datad => ALT_INV_instr(1),
	datae => ALT_INV_instr(0),
	dataf => \ALT_INV_Bbus~15_combout\,
	combout => \Bbus~18_combout\);

-- Location: MLABCELL_X34_Y5_N30
\Bbus~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~5_combout\ = ( \reg[19][1]~q\ & ( \reg[23][1]~q\ & ( (!\micro_inst[25]~input_o\) # ((!\micro_inst[24]~input_o\ & ((\reg[27][1]~q\))) # (\micro_inst[24]~input_o\ & (\reg[31][1]~q\))) ) ) ) # ( !\reg[19][1]~q\ & ( \reg[23][1]~q\ & ( 
-- (!\micro_inst[24]~input_o\ & (((\micro_inst[25]~input_o\ & \reg[27][1]~q\)))) # (\micro_inst[24]~input_o\ & (((!\micro_inst[25]~input_o\)) # (\reg[31][1]~q\))) ) ) ) # ( \reg[19][1]~q\ & ( !\reg[23][1]~q\ & ( (!\micro_inst[24]~input_o\ & 
-- (((!\micro_inst[25]~input_o\) # (\reg[27][1]~q\)))) # (\micro_inst[24]~input_o\ & (\reg[31][1]~q\ & (\micro_inst[25]~input_o\))) ) ) ) # ( !\reg[19][1]~q\ & ( !\reg[23][1]~q\ & ( (\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & 
-- ((\reg[27][1]~q\))) # (\micro_inst[24]~input_o\ & (\reg[31][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[24]~input_o\,
	datab => \ALT_INV_reg[31][1]~q\,
	datac => \ALT_INV_micro_inst[25]~input_o\,
	datad => \ALT_INV_reg[27][1]~q\,
	datae => \ALT_INV_reg[19][1]~q\,
	dataf => \ALT_INV_reg[23][1]~q\,
	combout => \Bbus~5_combout\);

-- Location: LABCELL_X29_Y5_N3
\Bbus~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~2_combout\ = ( \reg[16][1]~q\ & ( \micro_inst[25]~input_o\ & ( (!\micro_inst[24]~input_o\ & ((\reg[24][1]~q\))) # (\micro_inst[24]~input_o\ & (\reg[28][1]~q\)) ) ) ) # ( !\reg[16][1]~q\ & ( \micro_inst[25]~input_o\ & ( (!\micro_inst[24]~input_o\ & 
-- ((\reg[24][1]~q\))) # (\micro_inst[24]~input_o\ & (\reg[28][1]~q\)) ) ) ) # ( \reg[16][1]~q\ & ( !\micro_inst[25]~input_o\ & ( (!\micro_inst[24]~input_o\) # (\reg[20][1]~q\) ) ) ) # ( !\reg[16][1]~q\ & ( !\micro_inst[25]~input_o\ & ( (\reg[20][1]~q\ & 
-- \micro_inst[24]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[28][1]~q\,
	datab => \ALT_INV_reg[20][1]~q\,
	datac => \ALT_INV_reg[24][1]~q\,
	datad => \ALT_INV_micro_inst[24]~input_o\,
	datae => \ALT_INV_reg[16][1]~q\,
	dataf => \ALT_INV_micro_inst[25]~input_o\,
	combout => \Bbus~2_combout\);

-- Location: LABCELL_X35_Y5_N42
\Bbus~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~3_combout\ = ( \reg[21][1]~q\ & ( \micro_inst[25]~input_o\ & ( (!\micro_inst[24]~input_o\ & (\reg[25][1]~q\)) # (\micro_inst[24]~input_o\ & ((\reg[29][1]~q\))) ) ) ) # ( !\reg[21][1]~q\ & ( \micro_inst[25]~input_o\ & ( (!\micro_inst[24]~input_o\ & 
-- (\reg[25][1]~q\)) # (\micro_inst[24]~input_o\ & ((\reg[29][1]~q\))) ) ) ) # ( \reg[21][1]~q\ & ( !\micro_inst[25]~input_o\ & ( (\micro_inst[24]~input_o\) # (\reg[17][1]~q\) ) ) ) # ( !\reg[21][1]~q\ & ( !\micro_inst[25]~input_o\ & ( (\reg[17][1]~q\ & 
-- !\micro_inst[24]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[17][1]~q\,
	datab => \ALT_INV_reg[25][1]~q\,
	datac => \ALT_INV_micro_inst[24]~input_o\,
	datad => \ALT_INV_reg[29][1]~q\,
	datae => \ALT_INV_reg[21][1]~q\,
	dataf => \ALT_INV_micro_inst[25]~input_o\,
	combout => \Bbus~3_combout\);

-- Location: MLABCELL_X28_Y4_N42
\Bbus~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~4_combout\ = ( \reg[22][1]~q\ & ( \micro_inst[25]~input_o\ & ( (!\micro_inst[24]~input_o\ & ((\reg[26][1]~q\))) # (\micro_inst[24]~input_o\ & (\reg[30][1]~q\)) ) ) ) # ( !\reg[22][1]~q\ & ( \micro_inst[25]~input_o\ & ( (!\micro_inst[24]~input_o\ & 
-- ((\reg[26][1]~q\))) # (\micro_inst[24]~input_o\ & (\reg[30][1]~q\)) ) ) ) # ( \reg[22][1]~q\ & ( !\micro_inst[25]~input_o\ & ( (\reg[18][1]~q\) # (\micro_inst[24]~input_o\) ) ) ) # ( !\reg[22][1]~q\ & ( !\micro_inst[25]~input_o\ & ( 
-- (!\micro_inst[24]~input_o\ & \reg[18][1]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[30][1]~q\,
	datab => \ALT_INV_reg[26][1]~q\,
	datac => \ALT_INV_micro_inst[24]~input_o\,
	datad => \ALT_INV_reg[18][1]~q\,
	datae => \ALT_INV_reg[22][1]~q\,
	dataf => \ALT_INV_micro_inst[25]~input_o\,
	combout => \Bbus~4_combout\);

-- Location: LABCELL_X30_Y5_N24
\Bbus~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~6_combout\ = ( \Bbus~4_combout\ & ( \micro_inst[23]~input_o\ & ( (!\micro_inst[22]~input_o\) # (\Bbus~5_combout\) ) ) ) # ( !\Bbus~4_combout\ & ( \micro_inst[23]~input_o\ & ( (\Bbus~5_combout\ & \micro_inst[22]~input_o\) ) ) ) # ( \Bbus~4_combout\ & 
-- ( !\micro_inst[23]~input_o\ & ( (!\micro_inst[22]~input_o\ & (\Bbus~2_combout\)) # (\micro_inst[22]~input_o\ & ((\Bbus~3_combout\))) ) ) ) # ( !\Bbus~4_combout\ & ( !\micro_inst[23]~input_o\ & ( (!\micro_inst[22]~input_o\ & (\Bbus~2_combout\)) # 
-- (\micro_inst[22]~input_o\ & ((\Bbus~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~5_combout\,
	datab => \ALT_INV_Bbus~2_combout\,
	datac => \ALT_INV_Bbus~3_combout\,
	datad => \ALT_INV_micro_inst[22]~input_o\,
	datae => \ALT_INV_Bbus~4_combout\,
	dataf => \ALT_INV_micro_inst[23]~input_o\,
	combout => \Bbus~6_combout\);

-- Location: LABCELL_X30_Y5_N48
\Bbus~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~10_combout\ = ( \micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[15][1]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[14][1]~q\ ) ) ) # ( \micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( 
-- \reg[13][1]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( \reg[12][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[13][1]~q\,
	datab => \ALT_INV_reg[12][1]~q\,
	datac => \ALT_INV_reg[15][1]~q\,
	datad => \ALT_INV_reg[14][1]~q\,
	datae => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_micro_inst[23]~input_o\,
	combout => \Bbus~10_combout\);

-- Location: LABCELL_X30_Y5_N6
\Bbus~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~9_combout\ = ( \micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[11][1]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[10][1]~q\ ) ) ) # ( \micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( 
-- \reg[9][1]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( \reg[8][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[10][1]~q\,
	datab => \ALT_INV_reg[9][1]~q\,
	datac => \ALT_INV_reg[11][1]~q\,
	datad => \ALT_INV_reg[8][1]~q\,
	datae => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_micro_inst[23]~input_o\,
	combout => \Bbus~9_combout\);

-- Location: LABCELL_X30_Y5_N15
\Bbus~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~7_combout\ = ( \reg[6][1]~q\ & ( \reg[7][1]~q\ & ( ((!\micro_inst[22]~input_o\ & ((\reg[4][1]~q\))) # (\micro_inst[22]~input_o\ & (\reg[5][1]~q\))) # (\micro_inst[23]~input_o\) ) ) ) # ( !\reg[6][1]~q\ & ( \reg[7][1]~q\ & ( 
-- (!\micro_inst[23]~input_o\ & ((!\micro_inst[22]~input_o\ & ((\reg[4][1]~q\))) # (\micro_inst[22]~input_o\ & (\reg[5][1]~q\)))) # (\micro_inst[23]~input_o\ & (((\micro_inst[22]~input_o\)))) ) ) ) # ( \reg[6][1]~q\ & ( !\reg[7][1]~q\ & ( 
-- (!\micro_inst[23]~input_o\ & ((!\micro_inst[22]~input_o\ & ((\reg[4][1]~q\))) # (\micro_inst[22]~input_o\ & (\reg[5][1]~q\)))) # (\micro_inst[23]~input_o\ & (((!\micro_inst[22]~input_o\)))) ) ) ) # ( !\reg[6][1]~q\ & ( !\reg[7][1]~q\ & ( 
-- (!\micro_inst[23]~input_o\ & ((!\micro_inst[22]~input_o\ & ((\reg[4][1]~q\))) # (\micro_inst[22]~input_o\ & (\reg[5][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[23]~input_o\,
	datab => \ALT_INV_reg[5][1]~q\,
	datac => \ALT_INV_reg[4][1]~q\,
	datad => \ALT_INV_micro_inst[22]~input_o\,
	datae => \ALT_INV_reg[6][1]~q\,
	dataf => \ALT_INV_reg[7][1]~q\,
	combout => \Bbus~7_combout\);

-- Location: LABCELL_X30_Y5_N36
\Bbus~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~8_combout\ = ( \reg[3][1]~q\ & ( (!\micro_inst[24]~input_o\ & (((\reg[2][1]~q\)) # (\micro_inst[22]~input_o\))) # (\micro_inst[24]~input_o\ & (((\Bbus~7_combout\)))) ) ) # ( !\reg[3][1]~q\ & ( (!\micro_inst[24]~input_o\ & (!\micro_inst[22]~input_o\ 
-- & ((\reg[2][1]~q\)))) # (\micro_inst[24]~input_o\ & (((\Bbus~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110100011010100111111001100000011101000110101001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[22]~input_o\,
	datab => \ALT_INV_Bbus~7_combout\,
	datac => \ALT_INV_micro_inst[24]~input_o\,
	datad => \ALT_INV_reg[2][1]~q\,
	datae => \ALT_INV_reg[3][1]~q\,
	combout => \Bbus~8_combout\);

-- Location: LABCELL_X30_Y5_N54
\Bbus~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~13_combout\ = ( \Bbus~8_combout\ & ( \Bbus[12]~12_combout\ & ( (!\Bbus[12]~11_combout\ & ((\Bbus~9_combout\))) # (\Bbus[12]~11_combout\ & (\Bbus~10_combout\)) ) ) ) # ( !\Bbus~8_combout\ & ( \Bbus[12]~12_combout\ & ( (!\Bbus[12]~11_combout\ & 
-- ((\Bbus~9_combout\))) # (\Bbus[12]~11_combout\ & (\Bbus~10_combout\)) ) ) ) # ( \Bbus~8_combout\ & ( !\Bbus[12]~12_combout\ & ( (\Bbus[12]~11_combout\) # (\Bbus~6_combout\) ) ) ) # ( !\Bbus~8_combout\ & ( !\Bbus[12]~12_combout\ & ( (\Bbus~6_combout\ & 
-- !\Bbus[12]~11_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~6_combout\,
	datab => \ALT_INV_Bbus[12]~11_combout\,
	datac => \ALT_INV_Bbus~10_combout\,
	datad => \ALT_INV_Bbus~9_combout\,
	datae => \ALT_INV_Bbus~8_combout\,
	dataf => \ALT_INV_Bbus[12]~12_combout\,
	combout => \Bbus~13_combout\);

-- Location: LABCELL_X24_Y6_N48
\Bbus~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~19_combout\ = ( instr(1) & ( (!\micro_inst[21]~input_o\ & (((\Bbus~13_combout\)))) # (\micro_inst[21]~input_o\ & (((\Bbus~18_combout\)) # (instr(13)))) ) ) # ( !instr(1) & ( (!\micro_inst[21]~input_o\ & (((\Bbus~13_combout\)))) # 
-- (\micro_inst[21]~input_o\ & (!instr(13) & (\Bbus~18_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000000101100111000010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(13),
	datab => \ALT_INV_micro_inst[21]~input_o\,
	datac => \ALT_INV_Bbus~18_combout\,
	datad => \ALT_INV_Bbus~13_combout\,
	dataf => ALT_INV_instr(1),
	combout => \Bbus~19_combout\);

-- Location: MLABCELL_X21_Y8_N12
\Bbus[1]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus[1]~SCLR_LUT_combout\ = ( \Bbus~19_combout\ & ( !\Bbus[12]~20_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Bbus[12]~20_combout\,
	dataf => \ALT_INV_Bbus~19_combout\,
	combout => \Bbus[1]~SCLR_LUT_combout\);

-- Location: FF_X3_Y8_N11
\Bbus[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bbus[1]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bbus[1]~_Duplicate_1_q\);

-- Location: FF_X21_Y7_N59
\reg[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~14_combout\,
	sload => VCC,
	ena => \reg[17][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[17][14]~q\);

-- Location: FF_X19_Y6_N20
\reg[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~14_combout\,
	sload => VCC,
	ena => \reg[25][0]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[25][14]~q\);

-- Location: FF_X19_Y6_N53
\reg[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~14_combout\,
	sload => VCC,
	ena => \reg[19][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[19][14]~q\);

-- Location: LABCELL_X19_Y7_N6
\reg[27][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[27][14]~feeder_combout\ = ( \Cbusi~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~14_combout\,
	combout => \reg[27][14]~feeder_combout\);

-- Location: FF_X19_Y7_N8
\reg[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[27][14]~feeder_combout\,
	ena => \reg[27][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[27][14]~q\);

-- Location: LABCELL_X19_Y7_N39
\Abus~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~221_combout\ = ( \reg[19][14]~q\ & ( \reg[27][14]~q\ & ( ((!\micro_inst[31]~input_o\ & (\reg[17][14]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[25][14]~q\)))) # (\micro_inst[29]~input_o\) ) ) ) # ( !\reg[19][14]~q\ & ( \reg[27][14]~q\ & ( 
-- (!\micro_inst[31]~input_o\ & (\reg[17][14]~q\ & ((!\micro_inst[29]~input_o\)))) # (\micro_inst[31]~input_o\ & (((\micro_inst[29]~input_o\) # (\reg[25][14]~q\)))) ) ) ) # ( \reg[19][14]~q\ & ( !\reg[27][14]~q\ & ( (!\micro_inst[31]~input_o\ & 
-- (((\micro_inst[29]~input_o\)) # (\reg[17][14]~q\))) # (\micro_inst[31]~input_o\ & (((\reg[25][14]~q\ & !\micro_inst[29]~input_o\)))) ) ) ) # ( !\reg[19][14]~q\ & ( !\reg[27][14]~q\ & ( (!\micro_inst[29]~input_o\ & ((!\micro_inst[31]~input_o\ & 
-- (\reg[17][14]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[25][14]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[31]~input_o\,
	datab => \ALT_INV_reg[17][14]~q\,
	datac => \ALT_INV_reg[25][14]~q\,
	datad => \ALT_INV_micro_inst[29]~input_o\,
	datae => \ALT_INV_reg[19][14]~q\,
	dataf => \ALT_INV_reg[27][14]~q\,
	combout => \Abus~221_combout\);

-- Location: MLABCELL_X21_Y6_N30
\reg[23][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[23][14]~feeder_combout\ = ( \Cbusi~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~14_combout\,
	combout => \reg[23][14]~feeder_combout\);

-- Location: FF_X21_Y6_N32
\reg[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[23][14]~feeder_combout\,
	ena => \reg[23][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[23][14]~q\);

-- Location: FF_X16_Y7_N17
\reg[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~14_combout\,
	sload => VCC,
	ena => \reg[29][0]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[29][14]~q\);

-- Location: FF_X23_Y6_N14
\reg[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~14_combout\,
	sload => VCC,
	ena => \reg[21][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[21][14]~q\);

-- Location: LABCELL_X19_Y7_N42
\Abus~222\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~222_combout\ = ( \micro_inst[29]~input_o\ & ( \reg[21][14]~q\ & ( (!\micro_inst[31]~input_o\ & (\reg[23][14]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[31][14]~q\))) ) ) ) # ( !\micro_inst[29]~input_o\ & ( \reg[21][14]~q\ & ( 
-- (!\micro_inst[31]~input_o\) # (\reg[29][14]~q\) ) ) ) # ( \micro_inst[29]~input_o\ & ( !\reg[21][14]~q\ & ( (!\micro_inst[31]~input_o\ & (\reg[23][14]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[31][14]~q\))) ) ) ) # ( !\micro_inst[29]~input_o\ & ( 
-- !\reg[21][14]~q\ & ( (\reg[29][14]~q\ & \micro_inst[31]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100000101111111110011111100110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[23][14]~q\,
	datab => \ALT_INV_reg[29][14]~q\,
	datac => \ALT_INV_micro_inst[31]~input_o\,
	datad => \ALT_INV_reg[31][14]~q\,
	datae => \ALT_INV_micro_inst[29]~input_o\,
	dataf => \ALT_INV_reg[21][14]~q\,
	combout => \Abus~222_combout\);

-- Location: FF_X17_Y7_N29
\reg[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~14_combout\,
	sload => VCC,
	ena => \reg[30][0]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[30][14]~q\);

-- Location: FF_X18_Y6_N26
\reg[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~14_combout\,
	sload => VCC,
	ena => \reg[20][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[20][14]~q\);

-- Location: FF_X16_Y7_N8
\reg[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~14_combout\,
	sload => VCC,
	ena => \reg[22][0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[22][14]~q\);

-- Location: LABCELL_X18_Y5_N24
\reg[28][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[28][14]~feeder_combout\ = ( \Cbusi~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~14_combout\,
	combout => \reg[28][14]~feeder_combout\);

-- Location: FF_X18_Y5_N26
\reg[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[28][14]~feeder_combout\,
	ena => \reg[28][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[28][14]~q\);

-- Location: LABCELL_X17_Y7_N21
\Abus~220\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~220_combout\ = ( \reg[28][14]~q\ & ( \micro_inst[29]~input_o\ & ( (!\micro_inst[31]~input_o\ & ((\reg[22][14]~q\))) # (\micro_inst[31]~input_o\ & (\reg[30][14]~q\)) ) ) ) # ( !\reg[28][14]~q\ & ( \micro_inst[29]~input_o\ & ( 
-- (!\micro_inst[31]~input_o\ & ((\reg[22][14]~q\))) # (\micro_inst[31]~input_o\ & (\reg[30][14]~q\)) ) ) ) # ( \reg[28][14]~q\ & ( !\micro_inst[29]~input_o\ & ( (\micro_inst[31]~input_o\) # (\reg[20][14]~q\) ) ) ) # ( !\reg[28][14]~q\ & ( 
-- !\micro_inst[29]~input_o\ & ( (\reg[20][14]~q\ & !\micro_inst[31]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[30][14]~q\,
	datab => \ALT_INV_reg[20][14]~q\,
	datac => \ALT_INV_micro_inst[31]~input_o\,
	datad => \ALT_INV_reg[22][14]~q\,
	datae => \ALT_INV_reg[28][14]~q\,
	dataf => \ALT_INV_micro_inst[29]~input_o\,
	combout => \Abus~220_combout\);

-- Location: LABCELL_X19_Y7_N54
\reg[18][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[18][14]~feeder_combout\ = ( \Cbusi~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~14_combout\,
	combout => \reg[18][14]~feeder_combout\);

-- Location: FF_X19_Y7_N56
\reg[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[18][14]~feeder_combout\,
	ena => \reg[18][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[18][14]~q\);

-- Location: LABCELL_X18_Y5_N42
\reg[24][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[24][14]~feeder_combout\ = ( \Cbusi~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~14_combout\,
	combout => \reg[24][14]~feeder_combout\);

-- Location: FF_X18_Y5_N44
\reg[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[24][14]~feeder_combout\,
	ena => \reg[24][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[24][14]~q\);

-- Location: LABCELL_X19_Y7_N0
\reg[26][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[26][14]~feeder_combout\ = ( \Cbusi~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~14_combout\,
	combout => \reg[26][14]~feeder_combout\);

-- Location: FF_X19_Y7_N2
\reg[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[26][14]~feeder_combout\,
	ena => \reg[26][0]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[26][14]~q\);

-- Location: MLABCELL_X21_Y6_N48
\reg[16][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[16][14]~feeder_combout\ = ( \Cbusi~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~14_combout\,
	combout => \reg[16][14]~feeder_combout\);

-- Location: FF_X21_Y6_N50
\reg[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[16][14]~feeder_combout\,
	ena => \reg[16][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[16][14]~q\);

-- Location: LABCELL_X19_Y7_N18
\Abus~219\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~219_combout\ = ( \reg[16][14]~q\ & ( \micro_inst[31]~input_o\ & ( (!\micro_inst[29]~input_o\ & (\reg[24][14]~q\)) # (\micro_inst[29]~input_o\ & ((\reg[26][14]~q\))) ) ) ) # ( !\reg[16][14]~q\ & ( \micro_inst[31]~input_o\ & ( 
-- (!\micro_inst[29]~input_o\ & (\reg[24][14]~q\)) # (\micro_inst[29]~input_o\ & ((\reg[26][14]~q\))) ) ) ) # ( \reg[16][14]~q\ & ( !\micro_inst[31]~input_o\ & ( (!\micro_inst[29]~input_o\) # (\reg[18][14]~q\) ) ) ) # ( !\reg[16][14]~q\ & ( 
-- !\micro_inst[31]~input_o\ & ( (\reg[18][14]~q\ & \micro_inst[29]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[18][14]~q\,
	datab => \ALT_INV_reg[24][14]~q\,
	datac => \ALT_INV_reg[26][14]~q\,
	datad => \ALT_INV_micro_inst[29]~input_o\,
	datae => \ALT_INV_reg[16][14]~q\,
	dataf => \ALT_INV_micro_inst[31]~input_o\,
	combout => \Abus~219_combout\);

-- Location: LABCELL_X18_Y7_N42
\Abus~223\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~223_combout\ = ( \micro_inst[30]~input_o\ & ( \micro_inst[28]~input_o\ & ( \Abus~222_combout\ ) ) ) # ( !\micro_inst[30]~input_o\ & ( \micro_inst[28]~input_o\ & ( \Abus~221_combout\ ) ) ) # ( \micro_inst[30]~input_o\ & ( !\micro_inst[28]~input_o\ & 
-- ( \Abus~220_combout\ ) ) ) # ( !\micro_inst[30]~input_o\ & ( !\micro_inst[28]~input_o\ & ( \Abus~219_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~221_combout\,
	datab => \ALT_INV_Abus~222_combout\,
	datac => \ALT_INV_Abus~220_combout\,
	datad => \ALT_INV_Abus~219_combout\,
	datae => \ALT_INV_micro_inst[30]~input_o\,
	dataf => \ALT_INV_micro_inst[28]~input_o\,
	combout => \Abus~223_combout\);

-- Location: FF_X16_Y7_N41
\reg[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~14_combout\,
	sload => VCC,
	ena => \reg[12][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[12][14]~q\);

-- Location: FF_X17_Y7_N32
\reg[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~14_combout\,
	sload => VCC,
	ena => \reg[14][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[14][14]~q\);

-- Location: MLABCELL_X21_Y6_N36
\reg[13][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[13][14]~feeder_combout\ = ( \Cbusi~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~14_combout\,
	combout => \reg[13][14]~feeder_combout\);

-- Location: FF_X21_Y6_N38
\reg[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[13][14]~feeder_combout\,
	ena => \reg[13][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[13][14]~q\);

-- Location: FF_X21_Y7_N44
\reg[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~14_combout\,
	sload => VCC,
	ena => \reg[15][0]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[15][14]~q\);

-- Location: LABCELL_X17_Y7_N45
\Abus~218\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~218_combout\ = ( \micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[15][14]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[14][14]~q\ ) ) ) # ( \micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( 
-- \reg[13][14]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( \reg[12][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[12][14]~q\,
	datab => \ALT_INV_reg[14][14]~q\,
	datac => \ALT_INV_reg[13][14]~q\,
	datad => \ALT_INV_reg[15][14]~q\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_micro_inst[29]~input_o\,
	combout => \Abus~218_combout\);

-- Location: LABCELL_X23_Y6_N51
\reg[6][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[6][14]~feeder_combout\ = ( \Cbusi~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~14_combout\,
	combout => \reg[6][14]~feeder_combout\);

-- Location: FF_X23_Y6_N53
\reg[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[6][14]~feeder_combout\,
	ena => \reg[6][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[6][14]~q\);

-- Location: FF_X18_Y6_N44
\reg[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~14_combout\,
	sload => VCC,
	ena => \reg[7][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[7][14]~q\);

-- Location: FF_X18_Y6_N53
\reg[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~14_combout\,
	sload => VCC,
	ena => \reg[4][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[4][14]~q\);

-- Location: FF_X23_Y6_N56
\reg[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~14_combout\,
	sload => VCC,
	ena => \reg[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[5][14]~q\);

-- Location: LABCELL_X18_Y6_N9
\Abus~224\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~224_combout\ = ( \micro_inst[28]~input_o\ & ( \reg[5][14]~q\ & ( (!\micro_inst[29]~input_o\) # (\reg[7][14]~q\) ) ) ) # ( !\micro_inst[28]~input_o\ & ( \reg[5][14]~q\ & ( (!\micro_inst[29]~input_o\ & ((\reg[4][14]~q\))) # (\micro_inst[29]~input_o\ & 
-- (\reg[6][14]~q\)) ) ) ) # ( \micro_inst[28]~input_o\ & ( !\reg[5][14]~q\ & ( (\reg[7][14]~q\ & \micro_inst[29]~input_o\) ) ) ) # ( !\micro_inst[28]~input_o\ & ( !\reg[5][14]~q\ & ( (!\micro_inst[29]~input_o\ & ((\reg[4][14]~q\))) # 
-- (\micro_inst[29]~input_o\ & (\reg[6][14]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[6][14]~q\,
	datab => \ALT_INV_reg[7][14]~q\,
	datac => \ALT_INV_micro_inst[29]~input_o\,
	datad => \ALT_INV_reg[4][14]~q\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_reg[5][14]~q\,
	combout => \Abus~224_combout\);

-- Location: FF_X21_Y7_N5
\reg[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~14_combout\,
	sload => VCC,
	ena => \reg[2][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[2][14]~q\);

-- Location: FF_X23_Y7_N50
\reg[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~14_combout\,
	sload => VCC,
	ena => \reg[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[3][14]~q\);

-- Location: LABCELL_X18_Y7_N51
\Abus~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~225_combout\ = ( \reg[3][14]~q\ & ( (!\micro_inst[30]~input_o\ & (((\reg[2][14]~q\)) # (\micro_inst[28]~input_o\))) # (\micro_inst[30]~input_o\ & (((\Abus~224_combout\)))) ) ) # ( !\reg[3][14]~q\ & ( (!\micro_inst[30]~input_o\ & 
-- (!\micro_inst[28]~input_o\ & ((\reg[2][14]~q\)))) # (\micro_inst[30]~input_o\ & (((\Abus~224_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000110011000010100011001101011111001100110101111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[28]~input_o\,
	datab => \ALT_INV_Abus~224_combout\,
	datac => \ALT_INV_reg[2][14]~q\,
	datad => \ALT_INV_micro_inst[30]~input_o\,
	dataf => \ALT_INV_reg[3][14]~q\,
	combout => \Abus~225_combout\);

-- Location: LABCELL_X17_Y7_N57
\Abus~226\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~226_combout\ = ( \Abus~218_combout\ & ( \Abus~225_combout\ & ( (!\micro_inst[32]~input_o\) # (\Abus~223_combout\) ) ) ) # ( !\Abus~218_combout\ & ( \Abus~225_combout\ & ( (!\micro_inst[32]~input_o\ & ((!\micro_inst[31]~input_o\))) # 
-- (\micro_inst[32]~input_o\ & (\Abus~223_combout\)) ) ) ) # ( \Abus~218_combout\ & ( !\Abus~225_combout\ & ( (!\micro_inst[32]~input_o\ & ((\micro_inst[31]~input_o\))) # (\micro_inst[32]~input_o\ & (\Abus~223_combout\)) ) ) ) # ( !\Abus~218_combout\ & ( 
-- !\Abus~225_combout\ & ( (\micro_inst[32]~input_o\ & \Abus~223_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000110110001101110110001101100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[32]~input_o\,
	datab => \ALT_INV_Abus~223_combout\,
	datac => \ALT_INV_micro_inst[31]~input_o\,
	datae => \ALT_INV_Abus~218_combout\,
	dataf => \ALT_INV_Abus~225_combout\,
	combout => \Abus~226_combout\);

-- Location: MLABCELL_X21_Y7_N27
\Mux33~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~3_combout\ = ( \reg[3][14]~q\ & ( (!\statusD~input_o\) # (\reg[19][14]~q\) ) ) # ( !\reg[3][14]~q\ & ( (\statusD~input_o\ & \reg[19][14]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[19][14]~q\,
	dataf => \ALT_INV_reg[3][14]~q\,
	combout => \Mux33~3_combout\);

-- Location: MLABCELL_X21_Y7_N18
\Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~0_combout\ = ( \reg[16][14]~q\ & ( \statusD~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[16][14]~q\,
	combout => \Mux33~0_combout\);

-- Location: MLABCELL_X21_Y7_N39
\Mux33~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~2_combout\ = ( \statusD~input_o\ & ( \reg[18][14]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[2][14]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[18][14]~q\,
	datad => \ALT_INV_reg[2][14]~q\,
	dataf => \ALT_INV_statusD~input_o\,
	combout => \Mux33~2_combout\);

-- Location: MLABCELL_X21_Y7_N21
\Mux33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~1_combout\ = (\statusD~input_o\ & \reg[17][14]~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[17][14]~q\,
	combout => \Mux33~1_combout\);

-- Location: MLABCELL_X21_Y7_N33
\Abus~212\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~212_combout\ = ( instr(9) & ( instr(10) & ( \Mux33~3_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux33~2_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux33~1_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux33~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux33~3_combout\,
	datab => \ALT_INV_Mux33~0_combout\,
	datac => \ALT_INV_Mux33~2_combout\,
	datad => \ALT_INV_Mux33~1_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Abus~212_combout\);

-- Location: FF_X17_Y7_N41
\reg[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~14_combout\,
	sload => VCC,
	ena => \reg[10][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[10][14]~q\);

-- Location: LABCELL_X17_Y7_N15
\Mux33~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~10_combout\ = ( \statusD~input_o\ & ( \reg[26][14]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[26][14]~q\ & ( \reg[10][14]~q\ ) ) ) # ( !\statusD~input_o\ & ( !\reg[26][14]~q\ & ( \reg[10][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[10][14]~q\,
	datae => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[26][14]~q\,
	combout => \Mux33~10_combout\);

-- Location: FF_X18_Y7_N56
\reg[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~14_combout\,
	sload => VCC,
	ena => \reg[9][0]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[9][14]~q\);

-- Location: LABCELL_X19_Y7_N30
\Mux33~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~9_combout\ = ( \reg[25][14]~q\ & ( (\reg[9][14]~q\) # (\statusD~input_o\) ) ) # ( !\reg[25][14]~q\ & ( (!\statusD~input_o\ & \reg[9][14]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[9][14]~q\,
	dataf => \ALT_INV_reg[25][14]~q\,
	combout => \Mux33~9_combout\);

-- Location: FF_X18_Y7_N26
\reg[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~14_combout\,
	sload => VCC,
	ena => \reg[8][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[8][14]~q\);

-- Location: LABCELL_X19_Y7_N33
\Mux33~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~8_combout\ = ( \reg[8][14]~q\ & ( (!\statusD~input_o\) # (\reg[24][14]~q\) ) ) # ( !\reg[8][14]~q\ & ( (\statusD~input_o\ & \reg[24][14]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[24][14]~q\,
	dataf => \ALT_INV_reg[8][14]~q\,
	combout => \Mux33~8_combout\);

-- Location: FF_X18_Y7_N5
\reg[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~14_combout\,
	sload => VCC,
	ena => \reg[11][0]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[11][14]~q\);

-- Location: LABCELL_X19_Y7_N24
\Mux33~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~11_combout\ = ( \statusD~input_o\ & ( \reg[27][14]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[27][14]~q\ & ( \reg[11][14]~q\ ) ) ) # ( !\statusD~input_o\ & ( !\reg[27][14]~q\ & ( \reg[11][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[11][14]~q\,
	datae => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[27][14]~q\,
	combout => \Mux33~11_combout\);

-- Location: MLABCELL_X21_Y7_N6
\Abus~214\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~214_combout\ = ( instr(9) & ( instr(10) & ( \Mux33~11_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux33~10_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux33~9_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux33~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux33~10_combout\,
	datab => \ALT_INV_Mux33~9_combout\,
	datac => \ALT_INV_Mux33~8_combout\,
	datad => \ALT_INV_Mux33~11_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Abus~214_combout\);

-- Location: LABCELL_X17_Y7_N36
\Mux33~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~14_combout\ = ( \statusD~input_o\ & ( \reg[30][14]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[14][14]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[14][14]~q\,
	datac => \ALT_INV_reg[30][14]~q\,
	datae => \ALT_INV_statusD~input_o\,
	combout => \Mux33~14_combout\);

-- Location: MLABCELL_X21_Y7_N24
\Mux33~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~15_combout\ = ( \reg[15][14]~q\ & ( (!\statusD~input_o\) # (\reg[31][14]~q\) ) ) # ( !\reg[15][14]~q\ & ( (\statusD~input_o\ & \reg[31][14]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[31][14]~q\,
	dataf => \ALT_INV_reg[15][14]~q\,
	combout => \Mux33~15_combout\);

-- Location: LABCELL_X22_Y7_N36
\Mux33~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~12_combout\ = ( \reg[12][14]~q\ & ( (!\statusD~input_o\) # (\reg[28][14]~q\) ) ) # ( !\reg[12][14]~q\ & ( (\statusD~input_o\ & \reg[28][14]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[28][14]~q\,
	datae => \ALT_INV_reg[12][14]~q\,
	combout => \Mux33~12_combout\);

-- Location: LABCELL_X22_Y7_N21
\Mux33~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~13_combout\ = ( \reg[29][14]~q\ & ( (\statusD~input_o\) # (\reg[13][14]~q\) ) ) # ( !\reg[29][14]~q\ & ( (\reg[13][14]~q\ & !\statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[13][14]~q\,
	datac => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[29][14]~q\,
	combout => \Mux33~13_combout\);

-- Location: LABCELL_X22_Y7_N42
\Abus~215\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~215_combout\ = ( \Mux33~13_combout\ & ( instr(10) & ( (!instr(9) & (\Mux33~14_combout\)) # (instr(9) & ((\Mux33~15_combout\))) ) ) ) # ( !\Mux33~13_combout\ & ( instr(10) & ( (!instr(9) & (\Mux33~14_combout\)) # (instr(9) & ((\Mux33~15_combout\))) ) 
-- ) ) # ( \Mux33~13_combout\ & ( !instr(10) & ( (instr(9)) # (\Mux33~12_combout\) ) ) ) # ( !\Mux33~13_combout\ & ( !instr(10) & ( (\Mux33~12_combout\ & !instr(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux33~14_combout\,
	datab => \ALT_INV_Mux33~15_combout\,
	datac => \ALT_INV_Mux33~12_combout\,
	datad => ALT_INV_instr(9),
	datae => \ALT_INV_Mux33~13_combout\,
	dataf => ALT_INV_instr(10),
	combout => \Abus~215_combout\);

-- Location: MLABCELL_X21_Y6_N21
\Mux33~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~7_combout\ = ( \reg[7][14]~q\ & ( \reg[23][14]~q\ ) ) # ( !\reg[7][14]~q\ & ( \reg[23][14]~q\ & ( \statusD~input_o\ ) ) ) # ( \reg[7][14]~q\ & ( !\reg[23][14]~q\ & ( !\statusD~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[7][14]~q\,
	dataf => \ALT_INV_reg[23][14]~q\,
	combout => \Mux33~7_combout\);

-- Location: LABCELL_X23_Y6_N36
\Mux33~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~5_combout\ = (!\statusD~input_o\ & (\reg[5][14]~q\)) # (\statusD~input_o\ & ((\reg[21][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[5][14]~q\,
	datad => \ALT_INV_reg[21][14]~q\,
	combout => \Mux33~5_combout\);

-- Location: MLABCELL_X21_Y7_N42
\Mux33~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~6_combout\ = (!\statusD~input_o\ & ((\reg[6][14]~q\))) # (\statusD~input_o\ & (\reg[22][14]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[22][14]~q\,
	datac => \ALT_INV_reg[6][14]~q\,
	datad => \ALT_INV_statusD~input_o\,
	combout => \Mux33~6_combout\);

-- Location: LABCELL_X18_Y6_N18
\Mux33~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~4_combout\ = ( \reg[4][14]~q\ & ( (!\statusD~input_o\) # (\reg[20][14]~q\) ) ) # ( !\reg[4][14]~q\ & ( (\statusD~input_o\ & \reg[20][14]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[20][14]~q\,
	dataf => \ALT_INV_reg[4][14]~q\,
	combout => \Mux33~4_combout\);

-- Location: MLABCELL_X21_Y7_N15
\Abus~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~213_combout\ = ( instr(9) & ( instr(10) & ( \Mux33~7_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux33~6_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux33~5_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux33~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux33~7_combout\,
	datab => \ALT_INV_Mux33~5_combout\,
	datac => \ALT_INV_Mux33~6_combout\,
	datad => \ALT_INV_Mux33~4_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Abus~213_combout\);

-- Location: MLABCELL_X21_Y7_N54
\Abus~216\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~216_combout\ = ( instr(12) & ( \Abus~213_combout\ & ( (!instr(11) & (\Abus~214_combout\)) # (instr(11) & ((\Abus~215_combout\))) ) ) ) # ( !instr(12) & ( \Abus~213_combout\ & ( (instr(11)) # (\Abus~212_combout\) ) ) ) # ( instr(12) & ( 
-- !\Abus~213_combout\ & ( (!instr(11) & (\Abus~214_combout\)) # (instr(11) & ((\Abus~215_combout\))) ) ) ) # ( !instr(12) & ( !\Abus~213_combout\ & ( (\Abus~212_combout\ & !instr(11)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000001100110000111101010101111111110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~212_combout\,
	datab => \ALT_INV_Abus~214_combout\,
	datac => \ALT_INV_Abus~215_combout\,
	datad => ALT_INV_instr(11),
	datae => ALT_INV_instr(12),
	dataf => \ALT_INV_Abus~213_combout\,
	combout => \Abus~216_combout\);

-- Location: LABCELL_X18_Y7_N15
\Abus~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~217_combout\ = ( \reg[9][14]~q\ & ( \reg[8][14]~q\ & ( (!\micro_inst[29]~input_o\) # ((!\micro_inst[28]~input_o\ & ((\reg[10][14]~q\))) # (\micro_inst[28]~input_o\ & (\reg[11][14]~q\))) ) ) ) # ( !\reg[9][14]~q\ & ( \reg[8][14]~q\ & ( 
-- (!\micro_inst[28]~input_o\ & (((!\micro_inst[29]~input_o\) # (\reg[10][14]~q\)))) # (\micro_inst[28]~input_o\ & (\reg[11][14]~q\ & (\micro_inst[29]~input_o\))) ) ) ) # ( \reg[9][14]~q\ & ( !\reg[8][14]~q\ & ( (!\micro_inst[28]~input_o\ & 
-- (((\micro_inst[29]~input_o\ & \reg[10][14]~q\)))) # (\micro_inst[28]~input_o\ & (((!\micro_inst[29]~input_o\)) # (\reg[11][14]~q\))) ) ) ) # ( !\reg[9][14]~q\ & ( !\reg[8][14]~q\ & ( (\micro_inst[29]~input_o\ & ((!\micro_inst[28]~input_o\ & 
-- ((\reg[10][14]~q\))) # (\micro_inst[28]~input_o\ & (\reg[11][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[11][14]~q\,
	datab => \ALT_INV_micro_inst[28]~input_o\,
	datac => \ALT_INV_micro_inst[29]~input_o\,
	datad => \ALT_INV_reg[10][14]~q\,
	datae => \ALT_INV_reg[9][14]~q\,
	dataf => \ALT_INV_reg[8][14]~q\,
	combout => \Abus~217_combout\);

-- Location: LABCELL_X18_Y7_N9
\Abus~227\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~227_combout\ = ( \Abus~217_combout\ & ( (!\micro_inst[27]~input_o\ & (((\Abus~226_combout\)) # (\Abus[6]~7_combout\))) # (\micro_inst[27]~input_o\ & (((\Abus~216_combout\)))) ) ) # ( !\Abus~217_combout\ & ( (!\micro_inst[27]~input_o\ & 
-- (!\Abus[6]~7_combout\ & (\Abus~226_combout\))) # (\micro_inst[27]~input_o\ & (((\Abus~216_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[6]~7_combout\,
	datab => \ALT_INV_micro_inst[27]~input_o\,
	datac => \ALT_INV_Abus~226_combout\,
	datad => \ALT_INV_Abus~216_combout\,
	dataf => \ALT_INV_Abus~217_combout\,
	combout => \Abus~227_combout\);

-- Location: LABCELL_X18_Y7_N6
\Abus[14]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus[14]~SCLR_LUT_combout\ = ( \Abus~227_combout\ & ( !\Abus[6]~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Abus[6]~19_combout\,
	dataf => \ALT_INV_Abus~227_combout\,
	combout => \Abus[14]~SCLR_LUT_combout\);

-- Location: FF_X2_Y7_N44
\Abus[14]~_Duplicate_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Abus[14]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Abus[14]~_Duplicate_3_q\);

-- Location: MLABCELL_X21_Y7_N30
\Bbus~203\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~203_combout\ = ( instr(0) & ( instr(1) & ( \Mux33~3_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux33~2_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux33~1_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux33~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux33~3_combout\,
	datab => \ALT_INV_Mux33~0_combout\,
	datac => \ALT_INV_Mux33~1_combout\,
	datad => \ALT_INV_Mux33~2_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Bbus~203_combout\);

-- Location: LABCELL_X22_Y7_N51
\Bbus~206\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~206_combout\ = ( \Mux33~12_combout\ & ( \Mux33~14_combout\ & ( (!instr(0)) # ((!instr(1) & (\Mux33~13_combout\)) # (instr(1) & ((\Mux33~15_combout\)))) ) ) ) # ( !\Mux33~12_combout\ & ( \Mux33~14_combout\ & ( (!instr(0) & (((instr(1))))) # (instr(0) 
-- & ((!instr(1) & (\Mux33~13_combout\)) # (instr(1) & ((\Mux33~15_combout\))))) ) ) ) # ( \Mux33~12_combout\ & ( !\Mux33~14_combout\ & ( (!instr(0) & (((!instr(1))))) # (instr(0) & ((!instr(1) & (\Mux33~13_combout\)) # (instr(1) & ((\Mux33~15_combout\))))) 
-- ) ) ) # ( !\Mux33~12_combout\ & ( !\Mux33~14_combout\ & ( (instr(0) & ((!instr(1) & (\Mux33~13_combout\)) # (instr(1) & ((\Mux33~15_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000101111100111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux33~13_combout\,
	datab => \ALT_INV_Mux33~15_combout\,
	datac => ALT_INV_instr(0),
	datad => ALT_INV_instr(1),
	datae => \ALT_INV_Mux33~12_combout\,
	dataf => \ALT_INV_Mux33~14_combout\,
	combout => \Bbus~206_combout\);

-- Location: MLABCELL_X21_Y7_N9
\Bbus~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~205_combout\ = ( instr(0) & ( instr(1) & ( \Mux33~11_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux33~10_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux33~9_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux33~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux33~10_combout\,
	datab => \ALT_INV_Mux33~9_combout\,
	datac => \ALT_INV_Mux33~11_combout\,
	datad => \ALT_INV_Mux33~8_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Bbus~205_combout\);

-- Location: MLABCELL_X21_Y7_N12
\Bbus~204\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~204_combout\ = ( instr(0) & ( instr(1) & ( \Mux33~7_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux33~6_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux33~5_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux33~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux33~7_combout\,
	datab => \ALT_INV_Mux33~5_combout\,
	datac => \ALT_INV_Mux33~4_combout\,
	datad => \ALT_INV_Mux33~6_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Bbus~204_combout\);

-- Location: MLABCELL_X21_Y7_N48
\Bbus~207\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~207_combout\ = ( instr(2) & ( \Bbus~204_combout\ & ( (!instr(3)) # (\Bbus~206_combout\) ) ) ) # ( !instr(2) & ( \Bbus~204_combout\ & ( (!instr(3) & (\Bbus~203_combout\)) # (instr(3) & ((\Bbus~205_combout\))) ) ) ) # ( instr(2) & ( 
-- !\Bbus~204_combout\ & ( (instr(3) & \Bbus~206_combout\) ) ) ) # ( !instr(2) & ( !\Bbus~204_combout\ & ( (!instr(3) & (\Bbus~203_combout\)) # (instr(3) & ((\Bbus~205_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000001010000010100100010011101111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(3),
	datab => \ALT_INV_Bbus~203_combout\,
	datac => \ALT_INV_Bbus~206_combout\,
	datad => \ALT_INV_Bbus~205_combout\,
	datae => ALT_INV_instr(2),
	dataf => \ALT_INV_Bbus~204_combout\,
	combout => \Bbus~207_combout\);

-- Location: LABCELL_X18_Y7_N30
\Bbus~200\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~200_combout\ = ( \reg[11][14]~q\ & ( \reg[8][14]~q\ & ( (!\micro_inst[23]~input_o\ & (((!\micro_inst[22]~input_o\)) # (\reg[9][14]~q\))) # (\micro_inst[23]~input_o\ & (((\micro_inst[22]~input_o\) # (\reg[10][14]~q\)))) ) ) ) # ( !\reg[11][14]~q\ & ( 
-- \reg[8][14]~q\ & ( (!\micro_inst[23]~input_o\ & (((!\micro_inst[22]~input_o\)) # (\reg[9][14]~q\))) # (\micro_inst[23]~input_o\ & (((\reg[10][14]~q\ & !\micro_inst[22]~input_o\)))) ) ) ) # ( \reg[11][14]~q\ & ( !\reg[8][14]~q\ & ( 
-- (!\micro_inst[23]~input_o\ & (\reg[9][14]~q\ & ((\micro_inst[22]~input_o\)))) # (\micro_inst[23]~input_o\ & (((\micro_inst[22]~input_o\) # (\reg[10][14]~q\)))) ) ) ) # ( !\reg[11][14]~q\ & ( !\reg[8][14]~q\ & ( (!\micro_inst[23]~input_o\ & (\reg[9][14]~q\ 
-- & ((\micro_inst[22]~input_o\)))) # (\micro_inst[23]~input_o\ & (((\reg[10][14]~q\ & !\micro_inst[22]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[9][14]~q\,
	datab => \ALT_INV_micro_inst[23]~input_o\,
	datac => \ALT_INV_reg[10][14]~q\,
	datad => \ALT_INV_micro_inst[22]~input_o\,
	datae => \ALT_INV_reg[11][14]~q\,
	dataf => \ALT_INV_reg[8][14]~q\,
	combout => \Bbus~200_combout\);

-- Location: LABCELL_X17_Y7_N42
\Bbus~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~201_combout\ = ( \micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[15][14]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[14][14]~q\ ) ) ) # ( \micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( 
-- \reg[13][14]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( \reg[12][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[12][14]~q\,
	datab => \ALT_INV_reg[14][14]~q\,
	datac => \ALT_INV_reg[15][14]~q\,
	datad => \ALT_INV_reg[13][14]~q\,
	datae => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_micro_inst[23]~input_o\,
	combout => \Bbus~201_combout\);

-- Location: LABCELL_X18_Y6_N39
\Bbus~198\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~198_combout\ = ( \reg[6][14]~q\ & ( \reg[5][14]~q\ & ( (!\micro_inst[22]~input_o\ & (((\micro_inst[23]~input_o\)) # (\reg[4][14]~q\))) # (\micro_inst[22]~input_o\ & (((!\micro_inst[23]~input_o\) # (\reg[7][14]~q\)))) ) ) ) # ( !\reg[6][14]~q\ & ( 
-- \reg[5][14]~q\ & ( (!\micro_inst[22]~input_o\ & (\reg[4][14]~q\ & ((!\micro_inst[23]~input_o\)))) # (\micro_inst[22]~input_o\ & (((!\micro_inst[23]~input_o\) # (\reg[7][14]~q\)))) ) ) ) # ( \reg[6][14]~q\ & ( !\reg[5][14]~q\ & ( (!\micro_inst[22]~input_o\ 
-- & (((\micro_inst[23]~input_o\)) # (\reg[4][14]~q\))) # (\micro_inst[22]~input_o\ & (((\reg[7][14]~q\ & \micro_inst[23]~input_o\)))) ) ) ) # ( !\reg[6][14]~q\ & ( !\reg[5][14]~q\ & ( (!\micro_inst[22]~input_o\ & (\reg[4][14]~q\ & 
-- ((!\micro_inst[23]~input_o\)))) # (\micro_inst[22]~input_o\ & (((\reg[7][14]~q\ & \micro_inst[23]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[4][14]~q\,
	datab => \ALT_INV_micro_inst[22]~input_o\,
	datac => \ALT_INV_reg[7][14]~q\,
	datad => \ALT_INV_micro_inst[23]~input_o\,
	datae => \ALT_INV_reg[6][14]~q\,
	dataf => \ALT_INV_reg[5][14]~q\,
	combout => \Bbus~198_combout\);

-- Location: LABCELL_X18_Y7_N21
\Bbus~199\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~199_combout\ = ( \micro_inst[22]~input_o\ & ( \reg[3][14]~q\ & ( (!\micro_inst[24]~input_o\) # (\Bbus~198_combout\) ) ) ) # ( !\micro_inst[22]~input_o\ & ( \reg[3][14]~q\ & ( (!\micro_inst[24]~input_o\ & (\reg[2][14]~q\)) # (\micro_inst[24]~input_o\ 
-- & ((\Bbus~198_combout\))) ) ) ) # ( \micro_inst[22]~input_o\ & ( !\reg[3][14]~q\ & ( (\Bbus~198_combout\ & \micro_inst[24]~input_o\) ) ) ) # ( !\micro_inst[22]~input_o\ & ( !\reg[3][14]~q\ & ( (!\micro_inst[24]~input_o\ & (\reg[2][14]~q\)) # 
-- (\micro_inst[24]~input_o\ & ((\Bbus~198_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111000000000000111100110011000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[2][14]~q\,
	datac => \ALT_INV_Bbus~198_combout\,
	datad => \ALT_INV_micro_inst[24]~input_o\,
	datae => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_reg[3][14]~q\,
	combout => \Bbus~199_combout\);

-- Location: LABCELL_X19_Y7_N51
\Bbus~196\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~196_combout\ = ( \reg[19][14]~q\ & ( \reg[23][14]~q\ & ( (!\micro_inst[25]~input_o\) # ((!\micro_inst[24]~input_o\ & ((\reg[27][14]~q\))) # (\micro_inst[24]~input_o\ & (\reg[31][14]~q\))) ) ) ) # ( !\reg[19][14]~q\ & ( \reg[23][14]~q\ & ( 
-- (!\micro_inst[25]~input_o\ & (((\micro_inst[24]~input_o\)))) # (\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & ((\reg[27][14]~q\))) # (\micro_inst[24]~input_o\ & (\reg[31][14]~q\)))) ) ) ) # ( \reg[19][14]~q\ & ( !\reg[23][14]~q\ & ( 
-- (!\micro_inst[25]~input_o\ & (((!\micro_inst[24]~input_o\)))) # (\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & ((\reg[27][14]~q\))) # (\micro_inst[24]~input_o\ & (\reg[31][14]~q\)))) ) ) ) # ( !\reg[19][14]~q\ & ( !\reg[23][14]~q\ & ( 
-- (\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & ((\reg[27][14]~q\))) # (\micro_inst[24]~input_o\ & (\reg[31][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[25]~input_o\,
	datab => \ALT_INV_reg[31][14]~q\,
	datac => \ALT_INV_reg[27][14]~q\,
	datad => \ALT_INV_micro_inst[24]~input_o\,
	datae => \ALT_INV_reg[19][14]~q\,
	dataf => \ALT_INV_reg[23][14]~q\,
	combout => \Bbus~196_combout\);

-- Location: LABCELL_X19_Y7_N15
\Bbus~194\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~194_combout\ = ( \reg[17][14]~q\ & ( \reg[21][14]~q\ & ( (!\micro_inst[25]~input_o\) # ((!\micro_inst[24]~input_o\ & ((\reg[25][14]~q\))) # (\micro_inst[24]~input_o\ & (\reg[29][14]~q\))) ) ) ) # ( !\reg[17][14]~q\ & ( \reg[21][14]~q\ & ( 
-- (!\micro_inst[25]~input_o\ & (((\micro_inst[24]~input_o\)))) # (\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & ((\reg[25][14]~q\))) # (\micro_inst[24]~input_o\ & (\reg[29][14]~q\)))) ) ) ) # ( \reg[17][14]~q\ & ( !\reg[21][14]~q\ & ( 
-- (!\micro_inst[25]~input_o\ & (((!\micro_inst[24]~input_o\)))) # (\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & ((\reg[25][14]~q\))) # (\micro_inst[24]~input_o\ & (\reg[29][14]~q\)))) ) ) ) # ( !\reg[17][14]~q\ & ( !\reg[21][14]~q\ & ( 
-- (\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & ((\reg[25][14]~q\))) # (\micro_inst[24]~input_o\ & (\reg[29][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[25]~input_o\,
	datab => \ALT_INV_reg[29][14]~q\,
	datac => \ALT_INV_micro_inst[24]~input_o\,
	datad => \ALT_INV_reg[25][14]~q\,
	datae => \ALT_INV_reg[17][14]~q\,
	dataf => \ALT_INV_reg[21][14]~q\,
	combout => \Bbus~194_combout\);

-- Location: LABCELL_X17_Y7_N33
\Bbus~195\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~195_combout\ = ( \reg[22][14]~q\ & ( \reg[18][14]~q\ & ( (!\micro_inst[25]~input_o\) # ((!\micro_inst[24]~input_o\ & ((\reg[26][14]~q\))) # (\micro_inst[24]~input_o\ & (\reg[30][14]~q\))) ) ) ) # ( !\reg[22][14]~q\ & ( \reg[18][14]~q\ & ( 
-- (!\micro_inst[25]~input_o\ & (((!\micro_inst[24]~input_o\)))) # (\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & ((\reg[26][14]~q\))) # (\micro_inst[24]~input_o\ & (\reg[30][14]~q\)))) ) ) ) # ( \reg[22][14]~q\ & ( !\reg[18][14]~q\ & ( 
-- (!\micro_inst[25]~input_o\ & (((\micro_inst[24]~input_o\)))) # (\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & ((\reg[26][14]~q\))) # (\micro_inst[24]~input_o\ & (\reg[30][14]~q\)))) ) ) ) # ( !\reg[22][14]~q\ & ( !\reg[18][14]~q\ & ( 
-- (\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & ((\reg[26][14]~q\))) # (\micro_inst[24]~input_o\ & (\reg[30][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[30][14]~q\,
	datab => \ALT_INV_reg[26][14]~q\,
	datac => \ALT_INV_micro_inst[25]~input_o\,
	datad => \ALT_INV_micro_inst[24]~input_o\,
	datae => \ALT_INV_reg[22][14]~q\,
	dataf => \ALT_INV_reg[18][14]~q\,
	combout => \Bbus~195_combout\);

-- Location: LABCELL_X17_Y7_N9
\Bbus~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~193_combout\ = ( \reg[28][14]~q\ & ( \reg[16][14]~q\ & ( (!\micro_inst[24]~input_o\ & (((!\micro_inst[25]~input_o\) # (\reg[24][14]~q\)))) # (\micro_inst[24]~input_o\ & (((\micro_inst[25]~input_o\)) # (\reg[20][14]~q\))) ) ) ) # ( !\reg[28][14]~q\ & 
-- ( \reg[16][14]~q\ & ( (!\micro_inst[24]~input_o\ & (((!\micro_inst[25]~input_o\) # (\reg[24][14]~q\)))) # (\micro_inst[24]~input_o\ & (\reg[20][14]~q\ & (!\micro_inst[25]~input_o\))) ) ) ) # ( \reg[28][14]~q\ & ( !\reg[16][14]~q\ & ( 
-- (!\micro_inst[24]~input_o\ & (((\micro_inst[25]~input_o\ & \reg[24][14]~q\)))) # (\micro_inst[24]~input_o\ & (((\micro_inst[25]~input_o\)) # (\reg[20][14]~q\))) ) ) ) # ( !\reg[28][14]~q\ & ( !\reg[16][14]~q\ & ( (!\micro_inst[24]~input_o\ & 
-- (((\micro_inst[25]~input_o\ & \reg[24][14]~q\)))) # (\micro_inst[24]~input_o\ & (\reg[20][14]~q\ & (!\micro_inst[25]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[24]~input_o\,
	datab => \ALT_INV_reg[20][14]~q\,
	datac => \ALT_INV_micro_inst[25]~input_o\,
	datad => \ALT_INV_reg[24][14]~q\,
	datae => \ALT_INV_reg[28][14]~q\,
	dataf => \ALT_INV_reg[16][14]~q\,
	combout => \Bbus~193_combout\);

-- Location: LABCELL_X17_Y7_N24
\Bbus~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~197_combout\ = ( \micro_inst[22]~input_o\ & ( \Bbus~193_combout\ & ( (!\micro_inst[23]~input_o\ & ((\Bbus~194_combout\))) # (\micro_inst[23]~input_o\ & (\Bbus~196_combout\)) ) ) ) # ( !\micro_inst[22]~input_o\ & ( \Bbus~193_combout\ & ( 
-- (!\micro_inst[23]~input_o\) # (\Bbus~195_combout\) ) ) ) # ( \micro_inst[22]~input_o\ & ( !\Bbus~193_combout\ & ( (!\micro_inst[23]~input_o\ & ((\Bbus~194_combout\))) # (\micro_inst[23]~input_o\ & (\Bbus~196_combout\)) ) ) ) # ( !\micro_inst[22]~input_o\ 
-- & ( !\Bbus~193_combout\ & ( (\Bbus~195_combout\ & \micro_inst[23]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~196_combout\,
	datab => \ALT_INV_Bbus~194_combout\,
	datac => \ALT_INV_Bbus~195_combout\,
	datad => \ALT_INV_micro_inst[23]~input_o\,
	datae => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_Bbus~193_combout\,
	combout => \Bbus~197_combout\);

-- Location: LABCELL_X17_Y7_N48
\Bbus~202\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~202_combout\ = ( \Bbus~199_combout\ & ( \Bbus~197_combout\ & ( (!\Bbus[12]~12_combout\) # ((!\Bbus[12]~11_combout\ & (\Bbus~200_combout\)) # (\Bbus[12]~11_combout\ & ((\Bbus~201_combout\)))) ) ) ) # ( !\Bbus~199_combout\ & ( \Bbus~197_combout\ & ( 
-- (!\Bbus[12]~12_combout\ & (!\Bbus[12]~11_combout\)) # (\Bbus[12]~12_combout\ & ((!\Bbus[12]~11_combout\ & (\Bbus~200_combout\)) # (\Bbus[12]~11_combout\ & ((\Bbus~201_combout\))))) ) ) ) # ( \Bbus~199_combout\ & ( !\Bbus~197_combout\ & ( 
-- (!\Bbus[12]~12_combout\ & (\Bbus[12]~11_combout\)) # (\Bbus[12]~12_combout\ & ((!\Bbus[12]~11_combout\ & (\Bbus~200_combout\)) # (\Bbus[12]~11_combout\ & ((\Bbus~201_combout\))))) ) ) ) # ( !\Bbus~199_combout\ & ( !\Bbus~197_combout\ & ( 
-- (\Bbus[12]~12_combout\ & ((!\Bbus[12]~11_combout\ & (\Bbus~200_combout\)) # (\Bbus[12]~11_combout\ & ((\Bbus~201_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[12]~12_combout\,
	datab => \ALT_INV_Bbus[12]~11_combout\,
	datac => \ALT_INV_Bbus~200_combout\,
	datad => \ALT_INV_Bbus~201_combout\,
	datae => \ALT_INV_Bbus~199_combout\,
	dataf => \ALT_INV_Bbus~197_combout\,
	combout => \Bbus~202_combout\);

-- Location: MLABCELL_X21_Y7_N0
\Bbus~208\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~208_combout\ = ( \micro_inst[21]~input_o\ & ( \Bbus~159_combout\ ) ) # ( !\micro_inst[21]~input_o\ & ( \Bbus~159_combout\ & ( \Bbus~202_combout\ ) ) ) # ( \micro_inst[21]~input_o\ & ( !\Bbus~159_combout\ & ( (\Bbus~207_combout\ & !instr(13)) ) ) ) # 
-- ( !\micro_inst[21]~input_o\ & ( !\Bbus~159_combout\ & ( \Bbus~202_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010100000101000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~207_combout\,
	datab => \ALT_INV_Bbus~202_combout\,
	datac => ALT_INV_instr(13),
	datae => \ALT_INV_micro_inst[21]~input_o\,
	dataf => \ALT_INV_Bbus~159_combout\,
	combout => \Bbus~208_combout\);

-- Location: MLABCELL_X21_Y8_N0
\Bbus[14]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus[14]~SCLR_LUT_combout\ = ( \Bbus~208_combout\ & ( !\Bbus[12]~20_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Bbus[12]~20_combout\,
	dataf => \ALT_INV_Bbus~208_combout\,
	combout => \Bbus[14]~SCLR_LUT_combout\);

-- Location: FF_X3_Y8_N44
\Bbus[14]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bbus[14]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bbus[14]~_Duplicate_1_q\);

-- Location: MLABCELL_X6_Y6_N57
\Mux94~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux94~0_combout\ = ( !\Bbus[14]~_Duplicate_1_q\ & ( (\Bbus_shift~0_combout\ & \LessThan2~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus_shift~0_combout\,
	datac => \ALT_INV_LessThan2~2_combout\,
	dataf => \ALT_INV_Bbus[14]~_Duplicate_1_q\,
	combout => \Mux94~0_combout\);

-- Location: LABCELL_X9_Y8_N15
\ShiftRight0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftRight0~4_combout\ = ( \Mux94~0_combout\ & ( (!\Bbus[0]~_Duplicate_1_q\ & ((!\Bbus[1]~_Duplicate_1_q\ & (\Abus[14]~_Duplicate_3_q\)) # (\Bbus[1]~_Duplicate_1_q\ & ((\Abus[15]~_Duplicate_2_q\))))) # (\Bbus[0]~_Duplicate_1_q\ & 
-- (((\Abus[15]~_Duplicate_2_q\)))) ) ) # ( !\Mux94~0_combout\ & ( \Abus[14]~_Duplicate_3_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001000011111110000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[0]~_Duplicate_1_q\,
	datab => \ALT_INV_Bbus[1]~_Duplicate_1_q\,
	datac => \ALT_INV_Abus[14]~_Duplicate_3_q\,
	datad => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	dataf => \ALT_INV_Mux94~0_combout\,
	combout => \ShiftRight0~4_combout\);

-- Location: LABCELL_X27_Y5_N36
\reg[9][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[9][9]~feeder_combout\ = ( \Cbusi~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~9_combout\,
	combout => \reg[9][9]~feeder_combout\);

-- Location: FF_X27_Y5_N38
\reg[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[9][9]~feeder_combout\,
	ena => \reg[9][0]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[9][9]~q\);

-- Location: FF_X28_Y6_N5
\reg[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~9_combout\,
	sload => VCC,
	ena => \reg[10][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[10][9]~q\);

-- Location: FF_X27_Y5_N56
\reg[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~9_combout\,
	sload => VCC,
	ena => \reg[11][0]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[11][9]~q\);

-- Location: FF_X30_Y7_N32
\reg[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~9_combout\,
	sload => VCC,
	ena => \reg[8][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[8][9]~q\);

-- Location: LABCELL_X27_Y5_N27
\Abus~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~137_combout\ = ( \micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[11][9]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[10][9]~q\ ) ) ) # ( \micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( 
-- \reg[9][9]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( \reg[8][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[9][9]~q\,
	datab => \ALT_INV_reg[10][9]~q\,
	datac => \ALT_INV_reg[11][9]~q\,
	datad => \ALT_INV_reg[8][9]~q\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_micro_inst[29]~input_o\,
	combout => \Abus~137_combout\);

-- Location: FF_X28_Y6_N23
\reg[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~9_combout\,
	sload => VCC,
	ena => \reg[2][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[2][9]~q\);

-- Location: FF_X31_Y5_N26
\reg[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~9_combout\,
	sload => VCC,
	ena => \reg[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[5][9]~q\);

-- Location: FF_X31_Y5_N20
\reg[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~9_combout\,
	sload => VCC,
	ena => \reg[7][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[7][9]~q\);

-- Location: FF_X31_Y5_N56
\reg[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~9_combout\,
	sload => VCC,
	ena => \reg[4][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[4][9]~q\);

-- Location: FF_X28_Y5_N53
\reg[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~9_combout\,
	sload => VCC,
	ena => \reg[6][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[6][9]~q\);

-- Location: LABCELL_X31_Y5_N6
\Abus~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~144_combout\ = ( \reg[4][9]~q\ & ( \reg[6][9]~q\ & ( (!\micro_inst[28]~input_o\) # ((!\micro_inst[29]~input_o\ & (\reg[5][9]~q\)) # (\micro_inst[29]~input_o\ & ((\reg[7][9]~q\)))) ) ) ) # ( !\reg[4][9]~q\ & ( \reg[6][9]~q\ & ( 
-- (!\micro_inst[28]~input_o\ & (((\micro_inst[29]~input_o\)))) # (\micro_inst[28]~input_o\ & ((!\micro_inst[29]~input_o\ & (\reg[5][9]~q\)) # (\micro_inst[29]~input_o\ & ((\reg[7][9]~q\))))) ) ) ) # ( \reg[4][9]~q\ & ( !\reg[6][9]~q\ & ( 
-- (!\micro_inst[28]~input_o\ & (((!\micro_inst[29]~input_o\)))) # (\micro_inst[28]~input_o\ & ((!\micro_inst[29]~input_o\ & (\reg[5][9]~q\)) # (\micro_inst[29]~input_o\ & ((\reg[7][9]~q\))))) ) ) ) # ( !\reg[4][9]~q\ & ( !\reg[6][9]~q\ & ( 
-- (\micro_inst[28]~input_o\ & ((!\micro_inst[29]~input_o\ & (\reg[5][9]~q\)) # (\micro_inst[29]~input_o\ & ((\reg[7][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[5][9]~q\,
	datab => \ALT_INV_micro_inst[28]~input_o\,
	datac => \ALT_INV_reg[7][9]~q\,
	datad => \ALT_INV_micro_inst[29]~input_o\,
	datae => \ALT_INV_reg[4][9]~q\,
	dataf => \ALT_INV_reg[6][9]~q\,
	combout => \Abus~144_combout\);

-- Location: FF_X30_Y5_N41
\reg[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~9_combout\,
	sload => VCC,
	ena => \reg[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[3][9]~q\);

-- Location: LABCELL_X30_Y5_N0
\Abus~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~145_combout\ = ( \reg[3][9]~q\ & ( (!\micro_inst[30]~input_o\ & (((\micro_inst[28]~input_o\)) # (\reg[2][9]~q\))) # (\micro_inst[30]~input_o\ & (((\Abus~144_combout\)))) ) ) # ( !\reg[3][9]~q\ & ( (!\micro_inst[30]~input_o\ & (\reg[2][9]~q\ & 
-- ((!\micro_inst[28]~input_o\)))) # (\micro_inst[30]~input_o\ & (((\Abus~144_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000101001001110000010100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[30]~input_o\,
	datab => \ALT_INV_reg[2][9]~q\,
	datac => \ALT_INV_Abus~144_combout\,
	datad => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_reg[3][9]~q\,
	combout => \Abus~145_combout\);

-- Location: FF_X28_Y5_N59
\reg[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~9_combout\,
	sload => VCC,
	ena => \reg[12][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[12][9]~q\);

-- Location: FF_X28_Y5_N41
\reg[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~9_combout\,
	sload => VCC,
	ena => \reg[14][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[14][9]~q\);

-- Location: LABCELL_X33_Y6_N48
\reg[13][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[13][9]~feeder_combout\ = ( \Cbusi~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~9_combout\,
	combout => \reg[13][9]~feeder_combout\);

-- Location: FF_X33_Y6_N50
\reg[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[13][9]~feeder_combout\,
	ena => \reg[13][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[13][9]~q\);

-- Location: LABCELL_X27_Y5_N18
\reg[15][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[15][9]~feeder_combout\ = ( \Cbusi~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~9_combout\,
	combout => \reg[15][9]~feeder_combout\);

-- Location: FF_X27_Y5_N20
\reg[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[15][9]~feeder_combout\,
	ena => \reg[15][0]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[15][9]~q\);

-- Location: LABCELL_X29_Y5_N36
\Abus~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~138_combout\ = ( \micro_inst[29]~input_o\ & ( \micro_inst[28]~input_o\ & ( \reg[15][9]~q\ ) ) ) # ( !\micro_inst[29]~input_o\ & ( \micro_inst[28]~input_o\ & ( \reg[13][9]~q\ ) ) ) # ( \micro_inst[29]~input_o\ & ( !\micro_inst[28]~input_o\ & ( 
-- \reg[14][9]~q\ ) ) ) # ( !\micro_inst[29]~input_o\ & ( !\micro_inst[28]~input_o\ & ( \reg[12][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[12][9]~q\,
	datab => \ALT_INV_reg[14][9]~q\,
	datac => \ALT_INV_reg[13][9]~q\,
	datad => \ALT_INV_reg[15][9]~q\,
	datae => \ALT_INV_micro_inst[29]~input_o\,
	dataf => \ALT_INV_micro_inst[28]~input_o\,
	combout => \Abus~138_combout\);

-- Location: FF_X34_Y5_N23
\reg[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~9_combout\,
	sload => VCC,
	ena => \reg[23][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[23][9]~q\);

-- Location: FF_X28_Y6_N14
\reg[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~9_combout\,
	sload => VCC,
	ena => \reg[19][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[19][9]~q\);

-- Location: FF_X34_Y5_N2
\reg[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~9_combout\,
	sload => VCC,
	ena => \reg[27][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[27][9]~q\);

-- Location: MLABCELL_X34_Y5_N6
\Abus~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~142_combout\ = ( \reg[27][9]~q\ & ( \micro_inst[31]~input_o\ & ( (!\micro_inst[30]~input_o\) # (\reg[31][9]~q\) ) ) ) # ( !\reg[27][9]~q\ & ( \micro_inst[31]~input_o\ & ( (\reg[31][9]~q\ & \micro_inst[30]~input_o\) ) ) ) # ( \reg[27][9]~q\ & ( 
-- !\micro_inst[31]~input_o\ & ( (!\micro_inst[30]~input_o\ & ((\reg[19][9]~q\))) # (\micro_inst[30]~input_o\ & (\reg[23][9]~q\)) ) ) ) # ( !\reg[27][9]~q\ & ( !\micro_inst[31]~input_o\ & ( (!\micro_inst[30]~input_o\ & ((\reg[19][9]~q\))) # 
-- (\micro_inst[30]~input_o\ & (\reg[23][9]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[23][9]~q\,
	datab => \ALT_INV_reg[19][9]~q\,
	datac => \ALT_INV_reg[31][9]~q\,
	datad => \ALT_INV_micro_inst[30]~input_o\,
	datae => \ALT_INV_reg[27][9]~q\,
	dataf => \ALT_INV_micro_inst[31]~input_o\,
	combout => \Abus~142_combout\);

-- Location: LABCELL_X27_Y6_N12
\reg[26][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[26][9]~feeder_combout\ = ( \Cbusi~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~9_combout\,
	combout => \reg[26][9]~feeder_combout\);

-- Location: FF_X27_Y6_N14
\reg[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[26][9]~feeder_combout\,
	ena => \reg[26][0]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[26][9]~q\);

-- Location: FF_X28_Y4_N25
\reg[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~9_combout\,
	sload => VCC,
	ena => \reg[18][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[18][9]~q\);

-- Location: FF_X28_Y4_N5
\reg[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~9_combout\,
	sload => VCC,
	ena => \reg[30][0]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[30][9]~q\);

-- Location: FF_X28_Y4_N11
\reg[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~9_combout\,
	sload => VCC,
	ena => \reg[22][0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[22][9]~q\);

-- Location: MLABCELL_X28_Y4_N18
\Abus~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~140_combout\ = ( \reg[30][9]~q\ & ( \reg[22][9]~q\ & ( ((!\micro_inst[31]~input_o\ & ((\reg[18][9]~q\))) # (\micro_inst[31]~input_o\ & (\reg[26][9]~q\))) # (\micro_inst[30]~input_o\) ) ) ) # ( !\reg[30][9]~q\ & ( \reg[22][9]~q\ & ( 
-- (!\micro_inst[31]~input_o\ & (((\micro_inst[30]~input_o\) # (\reg[18][9]~q\)))) # (\micro_inst[31]~input_o\ & (\reg[26][9]~q\ & ((!\micro_inst[30]~input_o\)))) ) ) ) # ( \reg[30][9]~q\ & ( !\reg[22][9]~q\ & ( (!\micro_inst[31]~input_o\ & (((\reg[18][9]~q\ 
-- & !\micro_inst[30]~input_o\)))) # (\micro_inst[31]~input_o\ & (((\micro_inst[30]~input_o\)) # (\reg[26][9]~q\))) ) ) ) # ( !\reg[30][9]~q\ & ( !\reg[22][9]~q\ & ( (!\micro_inst[30]~input_o\ & ((!\micro_inst[31]~input_o\ & ((\reg[18][9]~q\))) # 
-- (\micro_inst[31]~input_o\ & (\reg[26][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[26][9]~q\,
	datab => \ALT_INV_reg[18][9]~q\,
	datac => \ALT_INV_micro_inst[31]~input_o\,
	datad => \ALT_INV_micro_inst[30]~input_o\,
	datae => \ALT_INV_reg[30][9]~q\,
	dataf => \ALT_INV_reg[22][9]~q\,
	combout => \Abus~140_combout\);

-- Location: FF_X33_Y5_N50
\reg[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~9_combout\,
	sload => VCC,
	ena => \reg[21][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[21][9]~q\);

-- Location: FF_X35_Y5_N59
\reg[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~9_combout\,
	sload => VCC,
	ena => \reg[25][0]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[25][9]~q\);

-- Location: FF_X35_Y5_N23
\reg[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~9_combout\,
	sload => VCC,
	ena => \reg[17][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[17][9]~q\);

-- Location: FF_X33_Y5_N2
\reg[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~9_combout\,
	sload => VCC,
	ena => \reg[29][0]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[29][9]~q\);

-- Location: LABCELL_X33_Y5_N42
\Abus~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~141_combout\ = ( \reg[29][9]~q\ & ( \micro_inst[31]~input_o\ & ( (\reg[25][9]~q\) # (\micro_inst[30]~input_o\) ) ) ) # ( !\reg[29][9]~q\ & ( \micro_inst[31]~input_o\ & ( (!\micro_inst[30]~input_o\ & \reg[25][9]~q\) ) ) ) # ( \reg[29][9]~q\ & ( 
-- !\micro_inst[31]~input_o\ & ( (!\micro_inst[30]~input_o\ & ((\reg[17][9]~q\))) # (\micro_inst[30]~input_o\ & (\reg[21][9]~q\)) ) ) ) # ( !\reg[29][9]~q\ & ( !\micro_inst[31]~input_o\ & ( (!\micro_inst[30]~input_o\ & ((\reg[17][9]~q\))) # 
-- (\micro_inst[30]~input_o\ & (\reg[21][9]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[21][9]~q\,
	datab => \ALT_INV_micro_inst[30]~input_o\,
	datac => \ALT_INV_reg[25][9]~q\,
	datad => \ALT_INV_reg[17][9]~q\,
	datae => \ALT_INV_reg[29][9]~q\,
	dataf => \ALT_INV_micro_inst[31]~input_o\,
	combout => \Abus~141_combout\);

-- Location: LABCELL_X29_Y5_N42
\reg[24][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[24][9]~feeder_combout\ = ( \Cbusi~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~9_combout\,
	combout => \reg[24][9]~feeder_combout\);

-- Location: FF_X29_Y5_N44
\reg[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[24][9]~feeder_combout\,
	ena => \reg[24][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[24][9]~q\);

-- Location: FF_X29_Y5_N29
\reg[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~9_combout\,
	sload => VCC,
	ena => \reg[16][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[16][9]~q\);

-- Location: FF_X33_Y5_N8
\reg[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~9_combout\,
	sload => VCC,
	ena => \reg[20][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[20][9]~q\);

-- Location: FF_X29_Y5_N35
\reg[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~9_combout\,
	sload => VCC,
	ena => \reg[28][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[28][9]~q\);

-- Location: LABCELL_X33_Y5_N12
\Abus~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~139_combout\ = ( \micro_inst[30]~input_o\ & ( \reg[28][9]~q\ & ( (\reg[20][9]~q\) # (\micro_inst[31]~input_o\) ) ) ) # ( !\micro_inst[30]~input_o\ & ( \reg[28][9]~q\ & ( (!\micro_inst[31]~input_o\ & ((\reg[16][9]~q\))) # (\micro_inst[31]~input_o\ & 
-- (\reg[24][9]~q\)) ) ) ) # ( \micro_inst[30]~input_o\ & ( !\reg[28][9]~q\ & ( (!\micro_inst[31]~input_o\ & \reg[20][9]~q\) ) ) ) # ( !\micro_inst[30]~input_o\ & ( !\reg[28][9]~q\ & ( (!\micro_inst[31]~input_o\ & ((\reg[16][9]~q\))) # 
-- (\micro_inst[31]~input_o\ & (\reg[24][9]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000001111000000110101001101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[24][9]~q\,
	datab => \ALT_INV_reg[16][9]~q\,
	datac => \ALT_INV_micro_inst[31]~input_o\,
	datad => \ALT_INV_reg[20][9]~q\,
	datae => \ALT_INV_micro_inst[30]~input_o\,
	dataf => \ALT_INV_reg[28][9]~q\,
	combout => \Abus~139_combout\);

-- Location: LABCELL_X29_Y5_N9
\Abus~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~143_combout\ = ( \Abus~141_combout\ & ( \Abus~139_combout\ & ( (!\micro_inst[29]~input_o\) # ((!\micro_inst[28]~input_o\ & ((\Abus~140_combout\))) # (\micro_inst[28]~input_o\ & (\Abus~142_combout\))) ) ) ) # ( !\Abus~141_combout\ & ( 
-- \Abus~139_combout\ & ( (!\micro_inst[28]~input_o\ & (((!\micro_inst[29]~input_o\) # (\Abus~140_combout\)))) # (\micro_inst[28]~input_o\ & (\Abus~142_combout\ & (\micro_inst[29]~input_o\))) ) ) ) # ( \Abus~141_combout\ & ( !\Abus~139_combout\ & ( 
-- (!\micro_inst[28]~input_o\ & (((\micro_inst[29]~input_o\ & \Abus~140_combout\)))) # (\micro_inst[28]~input_o\ & (((!\micro_inst[29]~input_o\)) # (\Abus~142_combout\))) ) ) ) # ( !\Abus~141_combout\ & ( !\Abus~139_combout\ & ( (\micro_inst[29]~input_o\ & 
-- ((!\micro_inst[28]~input_o\ & ((\Abus~140_combout\))) # (\micro_inst[28]~input_o\ & (\Abus~142_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~142_combout\,
	datab => \ALT_INV_micro_inst[28]~input_o\,
	datac => \ALT_INV_micro_inst[29]~input_o\,
	datad => \ALT_INV_Abus~140_combout\,
	datae => \ALT_INV_Abus~141_combout\,
	dataf => \ALT_INV_Abus~139_combout\,
	combout => \Abus~143_combout\);

-- Location: LABCELL_X29_Y5_N54
\Abus~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~146_combout\ = ( \Abus~143_combout\ & ( ((!\micro_inst[31]~input_o\ & (\Abus~145_combout\)) # (\micro_inst[31]~input_o\ & ((\Abus~138_combout\)))) # (\micro_inst[32]~input_o\) ) ) # ( !\Abus~143_combout\ & ( (!\micro_inst[32]~input_o\ & 
-- ((!\micro_inst[31]~input_o\ & (\Abus~145_combout\)) # (\micro_inst[31]~input_o\ & ((\Abus~138_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[32]~input_o\,
	datab => \ALT_INV_micro_inst[31]~input_o\,
	datac => \ALT_INV_Abus~145_combout\,
	datad => \ALT_INV_Abus~138_combout\,
	dataf => \ALT_INV_Abus~143_combout\,
	combout => \Abus~146_combout\);

-- Location: LABCELL_X29_Y5_N24
\Mux38~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~3_combout\ = (!\statusD~input_o\ & (\reg[12][9]~q\)) # (\statusD~input_o\ & ((\reg[28][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[12][9]~q\,
	datad => \ALT_INV_reg[28][9]~q\,
	combout => \Mux38~3_combout\);

-- Location: LABCELL_X33_Y5_N36
\Mux38~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~1_combout\ = ( \statusD~input_o\ & ( \reg[20][9]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[20][9]~q\ & ( \reg[4][9]~q\ ) ) ) # ( !\statusD~input_o\ & ( !\reg[20][9]~q\ & ( \reg[4][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[4][9]~q\,
	datae => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[20][9]~q\,
	combout => \Mux38~1_combout\);

-- Location: LABCELL_X27_Y5_N57
\Mux38~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~2_combout\ = ( \statusD~input_o\ & ( \reg[24][9]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[8][9]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[8][9]~q\,
	datad => \ALT_INV_reg[24][9]~q\,
	datae => \ALT_INV_statusD~input_o\,
	combout => \Mux38~2_combout\);

-- Location: MLABCELL_X28_Y5_N21
\Mux38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~0_combout\ = ( \statusD~input_o\ & ( \reg[16][9]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[16][9]~q\,
	dataf => \ALT_INV_statusD~input_o\,
	combout => \Mux38~0_combout\);

-- Location: MLABCELL_X28_Y5_N3
\Abus~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~132_combout\ = ( instr(11) & ( instr(12) & ( \Mux38~3_combout\ ) ) ) # ( !instr(11) & ( instr(12) & ( \Mux38~2_combout\ ) ) ) # ( instr(11) & ( !instr(12) & ( \Mux38~1_combout\ ) ) ) # ( !instr(11) & ( !instr(12) & ( \Mux38~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux38~3_combout\,
	datab => \ALT_INV_Mux38~1_combout\,
	datac => \ALT_INV_Mux38~2_combout\,
	datad => \ALT_INV_Mux38~0_combout\,
	datae => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \Abus~132_combout\);

-- Location: MLABCELL_X28_Y5_N33
\Mux38~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~11_combout\ = ( \reg[14][9]~q\ & ( (!\statusD~input_o\) # (\reg[30][9]~q\) ) ) # ( !\reg[14][9]~q\ & ( (\statusD~input_o\ & \reg[30][9]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[30][9]~q\,
	dataf => \ALT_INV_reg[14][9]~q\,
	combout => \Mux38~11_combout\);

-- Location: MLABCELL_X28_Y5_N30
\Mux38~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~9_combout\ = ( \reg[22][9]~q\ & ( (\reg[6][9]~q\) # (\statusD~input_o\) ) ) # ( !\reg[22][9]~q\ & ( (!\statusD~input_o\ & \reg[6][9]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[6][9]~q\,
	dataf => \ALT_INV_reg[22][9]~q\,
	combout => \Mux38~9_combout\);

-- Location: MLABCELL_X28_Y5_N15
\Mux38~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~10_combout\ = ( \statusD~input_o\ & ( \reg[26][9]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[10][9]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[26][9]~q\,
	datad => \ALT_INV_reg[10][9]~q\,
	dataf => \ALT_INV_statusD~input_o\,
	combout => \Mux38~10_combout\);

-- Location: LABCELL_X29_Y5_N27
\Mux38~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~8_combout\ = ( \reg[2][9]~q\ & ( (!\statusD~input_o\) # (\reg[18][9]~q\) ) ) # ( !\reg[2][9]~q\ & ( (\statusD~input_o\ & \reg[18][9]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[18][9]~q\,
	dataf => \ALT_INV_reg[2][9]~q\,
	combout => \Mux38~8_combout\);

-- Location: MLABCELL_X28_Y5_N45
\Abus~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~134_combout\ = ( instr(11) & ( instr(12) & ( \Mux38~11_combout\ ) ) ) # ( !instr(11) & ( instr(12) & ( \Mux38~10_combout\ ) ) ) # ( instr(11) & ( !instr(12) & ( \Mux38~9_combout\ ) ) ) # ( !instr(11) & ( !instr(12) & ( \Mux38~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux38~11_combout\,
	datab => \ALT_INV_Mux38~9_combout\,
	datac => \ALT_INV_Mux38~10_combout\,
	datad => \ALT_INV_Mux38~8_combout\,
	datae => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \Abus~134_combout\);

-- Location: LABCELL_X31_Y5_N27
\Mux38~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~6_combout\ = ( \reg[9][9]~q\ & ( (!\statusD~input_o\) # (\reg[25][9]~q\) ) ) # ( !\reg[9][9]~q\ & ( (\statusD~input_o\ & \reg[25][9]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[25][9]~q\,
	dataf => \ALT_INV_reg[9][9]~q\,
	combout => \Mux38~6_combout\);

-- Location: LABCELL_X33_Y5_N33
\Mux38~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~4_combout\ = ( \statusD~input_o\ & ( \reg[17][9]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[17][9]~q\,
	combout => \Mux38~4_combout\);

-- Location: LABCELL_X33_Y5_N3
\Mux38~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~7_combout\ = ( \reg[13][9]~q\ & ( (!\statusD~input_o\) # (\reg[29][9]~q\) ) ) # ( !\reg[13][9]~q\ & ( (\statusD~input_o\ & \reg[29][9]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[29][9]~q\,
	datae => \ALT_INV_reg[13][9]~q\,
	combout => \Mux38~7_combout\);

-- Location: LABCELL_X31_Y5_N24
\Mux38~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~5_combout\ = ( \reg[21][9]~q\ & ( (\reg[5][9]~q\) # (\statusD~input_o\) ) ) # ( !\reg[21][9]~q\ & ( (!\statusD~input_o\ & \reg[5][9]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[5][9]~q\,
	dataf => \ALT_INV_reg[21][9]~q\,
	combout => \Mux38~5_combout\);

-- Location: LABCELL_X31_Y5_N15
\Abus~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~133_combout\ = ( instr(11) & ( \Mux38~5_combout\ & ( (!instr(12)) # (\Mux38~7_combout\) ) ) ) # ( !instr(11) & ( \Mux38~5_combout\ & ( (!instr(12) & ((\Mux38~4_combout\))) # (instr(12) & (\Mux38~6_combout\)) ) ) ) # ( instr(11) & ( 
-- !\Mux38~5_combout\ & ( (instr(12) & \Mux38~7_combout\) ) ) ) # ( !instr(11) & ( !\Mux38~5_combout\ & ( (!instr(12) & ((\Mux38~4_combout\))) # (instr(12) & (\Mux38~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux38~6_combout\,
	datab => \ALT_INV_Mux38~4_combout\,
	datac => ALT_INV_instr(12),
	datad => \ALT_INV_Mux38~7_combout\,
	datae => ALT_INV_instr(11),
	dataf => \ALT_INV_Mux38~5_combout\,
	combout => \Abus~133_combout\);

-- Location: MLABCELL_X28_Y5_N54
\Mux38~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~14_combout\ = ( \reg[27][9]~q\ & ( \statusD~input_o\ ) ) # ( \reg[27][9]~q\ & ( !\statusD~input_o\ & ( \reg[11][9]~q\ ) ) ) # ( !\reg[27][9]~q\ & ( !\statusD~input_o\ & ( \reg[11][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[11][9]~q\,
	datae => \ALT_INV_reg[27][9]~q\,
	dataf => \ALT_INV_statusD~input_o\,
	combout => \Mux38~14_combout\);

-- Location: LABCELL_X27_Y5_N0
\Mux38~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~15_combout\ = ( \statusD~input_o\ & ( \reg[31][9]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[31][9]~q\ & ( \reg[15][9]~q\ ) ) ) # ( !\statusD~input_o\ & ( !\reg[31][9]~q\ & ( \reg[15][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[15][9]~q\,
	datae => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[31][9]~q\,
	combout => \Mux38~15_combout\);

-- Location: LABCELL_X31_Y5_N48
\Mux38~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~13_combout\ = ( \statusD~input_o\ & ( \reg[23][9]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[7][9]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[7][9]~q\,
	datac => \ALT_INV_reg[23][9]~q\,
	datae => \ALT_INV_statusD~input_o\,
	combout => \Mux38~13_combout\);

-- Location: MLABCELL_X28_Y5_N27
\Mux38~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~12_combout\ = ( \statusD~input_o\ & ( \reg[19][9]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[3][9]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[19][9]~q\,
	datac => \ALT_INV_reg[3][9]~q\,
	dataf => \ALT_INV_statusD~input_o\,
	combout => \Mux38~12_combout\);

-- Location: MLABCELL_X28_Y5_N9
\Abus~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~135_combout\ = ( instr(11) & ( instr(12) & ( \Mux38~15_combout\ ) ) ) # ( !instr(11) & ( instr(12) & ( \Mux38~14_combout\ ) ) ) # ( instr(11) & ( !instr(12) & ( \Mux38~13_combout\ ) ) ) # ( !instr(11) & ( !instr(12) & ( \Mux38~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux38~14_combout\,
	datab => \ALT_INV_Mux38~15_combout\,
	datac => \ALT_INV_Mux38~13_combout\,
	datad => \ALT_INV_Mux38~12_combout\,
	datae => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \Abus~135_combout\);

-- Location: MLABCELL_X28_Y5_N48
\Abus~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~136_combout\ = ( \Abus~133_combout\ & ( \Abus~135_combout\ & ( ((!instr(10) & (\Abus~132_combout\)) # (instr(10) & ((\Abus~134_combout\)))) # (instr(9)) ) ) ) # ( !\Abus~133_combout\ & ( \Abus~135_combout\ & ( (!instr(10) & (\Abus~132_combout\ & 
-- ((!instr(9))))) # (instr(10) & (((instr(9)) # (\Abus~134_combout\)))) ) ) ) # ( \Abus~133_combout\ & ( !\Abus~135_combout\ & ( (!instr(10) & (((instr(9))) # (\Abus~132_combout\))) # (instr(10) & (((\Abus~134_combout\ & !instr(9))))) ) ) ) # ( 
-- !\Abus~133_combout\ & ( !\Abus~135_combout\ & ( (!instr(9) & ((!instr(10) & (\Abus~132_combout\)) # (instr(10) & ((\Abus~134_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~132_combout\,
	datab => \ALT_INV_Abus~134_combout\,
	datac => ALT_INV_instr(10),
	datad => ALT_INV_instr(9),
	datae => \ALT_INV_Abus~133_combout\,
	dataf => \ALT_INV_Abus~135_combout\,
	combout => \Abus~136_combout\);

-- Location: MLABCELL_X28_Y5_N12
\Abus~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~147_combout\ = ( \Abus~136_combout\ & ( ((!\Abus[6]~7_combout\ & ((\Abus~146_combout\))) # (\Abus[6]~7_combout\ & (\Abus~137_combout\))) # (\micro_inst[27]~input_o\) ) ) # ( !\Abus~136_combout\ & ( (!\micro_inst[27]~input_o\ & ((!\Abus[6]~7_combout\ 
-- & ((\Abus~146_combout\))) # (\Abus[6]~7_combout\ & (\Abus~137_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[27]~input_o\,
	datab => \ALT_INV_Abus[6]~7_combout\,
	datac => \ALT_INV_Abus~137_combout\,
	datad => \ALT_INV_Abus~146_combout\,
	dataf => \ALT_INV_Abus~136_combout\,
	combout => \Abus~147_combout\);

-- Location: LABCELL_X19_Y8_N24
\Abus[9]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus[9]~SCLR_LUT_combout\ = ( !\Abus[6]~19_combout\ & ( \Abus~147_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Abus[6]~19_combout\,
	dataf => \ALT_INV_Abus~147_combout\,
	combout => \Abus[9]~SCLR_LUT_combout\);

-- Location: FF_X2_Y7_N29
\Abus[9]~_Duplicate_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Abus[9]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Abus[9]~_Duplicate_3_q\);

-- Location: MLABCELL_X25_Y3_N18
\Abus~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~107_combout\ = ( \micro_inst[31]~input_o\ & ( \micro_inst[30]~input_o\ & ( \reg[28][7]~q\ ) ) ) # ( !\micro_inst[31]~input_o\ & ( \micro_inst[30]~input_o\ & ( \reg[20][7]~q\ ) ) ) # ( \micro_inst[31]~input_o\ & ( !\micro_inst[30]~input_o\ & ( 
-- \reg[24][7]~q\ ) ) ) # ( !\micro_inst[31]~input_o\ & ( !\micro_inst[30]~input_o\ & ( \reg[16][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[20][7]~q\,
	datab => \ALT_INV_reg[16][7]~q\,
	datac => \ALT_INV_reg[24][7]~q\,
	datad => \ALT_INV_reg[28][7]~q\,
	datae => \ALT_INV_micro_inst[31]~input_o\,
	dataf => \ALT_INV_micro_inst[30]~input_o\,
	combout => \Abus~107_combout\);

-- Location: LABCELL_X35_Y5_N15
\Abus~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~109_combout\ = ( \reg[29][7]~q\ & ( \micro_inst[30]~input_o\ & ( (\reg[21][7]~q\) # (\micro_inst[31]~input_o\) ) ) ) # ( !\reg[29][7]~q\ & ( \micro_inst[30]~input_o\ & ( (!\micro_inst[31]~input_o\ & \reg[21][7]~q\) ) ) ) # ( \reg[29][7]~q\ & ( 
-- !\micro_inst[30]~input_o\ & ( (!\micro_inst[31]~input_o\ & (\reg[17][7]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[25][7]~q\))) ) ) ) # ( !\reg[29][7]~q\ & ( !\micro_inst[30]~input_o\ & ( (!\micro_inst[31]~input_o\ & (\reg[17][7]~q\)) # 
-- (\micro_inst[31]~input_o\ & ((\reg[25][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[17][7]~q\,
	datab => \ALT_INV_micro_inst[31]~input_o\,
	datac => \ALT_INV_reg[25][7]~q\,
	datad => \ALT_INV_reg[21][7]~q\,
	datae => \ALT_INV_reg[29][7]~q\,
	dataf => \ALT_INV_micro_inst[30]~input_o\,
	combout => \Abus~109_combout\);

-- Location: LABCELL_X24_Y5_N45
\Abus~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~108_combout\ = ( \micro_inst[30]~input_o\ & ( \reg[26][7]~q\ & ( (!\micro_inst[31]~input_o\ & ((\reg[22][7]~q\))) # (\micro_inst[31]~input_o\ & (\reg[30][7]~q\)) ) ) ) # ( !\micro_inst[30]~input_o\ & ( \reg[26][7]~q\ & ( (\micro_inst[31]~input_o\) # 
-- (\reg[18][7]~q\) ) ) ) # ( \micro_inst[30]~input_o\ & ( !\reg[26][7]~q\ & ( (!\micro_inst[31]~input_o\ & ((\reg[22][7]~q\))) # (\micro_inst[31]~input_o\ & (\reg[30][7]~q\)) ) ) ) # ( !\micro_inst[30]~input_o\ & ( !\reg[26][7]~q\ & ( (\reg[18][7]~q\ & 
-- !\micro_inst[31]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[30][7]~q\,
	datab => \ALT_INV_reg[22][7]~q\,
	datac => \ALT_INV_reg[18][7]~q\,
	datad => \ALT_INV_micro_inst[31]~input_o\,
	datae => \ALT_INV_micro_inst[30]~input_o\,
	dataf => \ALT_INV_reg[26][7]~q\,
	combout => \Abus~108_combout\);

-- Location: MLABCELL_X34_Y5_N15
\Abus~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~110_combout\ = ( \reg[19][7]~q\ & ( \micro_inst[31]~input_o\ & ( (!\micro_inst[30]~input_o\ & (\reg[27][7]~q\)) # (\micro_inst[30]~input_o\ & ((\reg[31][7]~q\))) ) ) ) # ( !\reg[19][7]~q\ & ( \micro_inst[31]~input_o\ & ( (!\micro_inst[30]~input_o\ & 
-- (\reg[27][7]~q\)) # (\micro_inst[30]~input_o\ & ((\reg[31][7]~q\))) ) ) ) # ( \reg[19][7]~q\ & ( !\micro_inst[31]~input_o\ & ( (!\micro_inst[30]~input_o\) # (\reg[23][7]~q\) ) ) ) # ( !\reg[19][7]~q\ & ( !\micro_inst[31]~input_o\ & ( 
-- (\micro_inst[30]~input_o\ & \reg[23][7]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[27][7]~q\,
	datab => \ALT_INV_micro_inst[30]~input_o\,
	datac => \ALT_INV_reg[31][7]~q\,
	datad => \ALT_INV_reg[23][7]~q\,
	datae => \ALT_INV_reg[19][7]~q\,
	dataf => \ALT_INV_micro_inst[31]~input_o\,
	combout => \Abus~110_combout\);

-- Location: LABCELL_X29_Y5_N15
\Abus~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~111_combout\ = ( \micro_inst[29]~input_o\ & ( \Abus~110_combout\ & ( (\Abus~108_combout\) # (\micro_inst[28]~input_o\) ) ) ) # ( !\micro_inst[29]~input_o\ & ( \Abus~110_combout\ & ( (!\micro_inst[28]~input_o\ & (\Abus~107_combout\)) # 
-- (\micro_inst[28]~input_o\ & ((\Abus~109_combout\))) ) ) ) # ( \micro_inst[29]~input_o\ & ( !\Abus~110_combout\ & ( (!\micro_inst[28]~input_o\ & \Abus~108_combout\) ) ) ) # ( !\micro_inst[29]~input_o\ & ( !\Abus~110_combout\ & ( (!\micro_inst[28]~input_o\ 
-- & (\Abus~107_combout\)) # (\micro_inst[28]~input_o\ & ((\Abus~109_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000001111000001010011010100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~107_combout\,
	datab => \ALT_INV_Abus~109_combout\,
	datac => \ALT_INV_micro_inst[28]~input_o\,
	datad => \ALT_INV_Abus~108_combout\,
	datae => \ALT_INV_micro_inst[29]~input_o\,
	dataf => \ALT_INV_Abus~110_combout\,
	combout => \Abus~111_combout\);

-- Location: LABCELL_X29_Y2_N51
\Abus~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~106_combout\ = ( \reg[12][7]~q\ & ( \reg[13][7]~q\ & ( (!\micro_inst[29]~input_o\) # ((!\micro_inst[28]~input_o\ & (\reg[14][7]~q\)) # (\micro_inst[28]~input_o\ & ((\reg[15][7]~q\)))) ) ) ) # ( !\reg[12][7]~q\ & ( \reg[13][7]~q\ & ( 
-- (!\micro_inst[29]~input_o\ & (((\micro_inst[28]~input_o\)))) # (\micro_inst[29]~input_o\ & ((!\micro_inst[28]~input_o\ & (\reg[14][7]~q\)) # (\micro_inst[28]~input_o\ & ((\reg[15][7]~q\))))) ) ) ) # ( \reg[12][7]~q\ & ( !\reg[13][7]~q\ & ( 
-- (!\micro_inst[29]~input_o\ & (((!\micro_inst[28]~input_o\)))) # (\micro_inst[29]~input_o\ & ((!\micro_inst[28]~input_o\ & (\reg[14][7]~q\)) # (\micro_inst[28]~input_o\ & ((\reg[15][7]~q\))))) ) ) ) # ( !\reg[12][7]~q\ & ( !\reg[13][7]~q\ & ( 
-- (\micro_inst[29]~input_o\ & ((!\micro_inst[28]~input_o\ & (\reg[14][7]~q\)) # (\micro_inst[28]~input_o\ & ((\reg[15][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[29]~input_o\,
	datab => \ALT_INV_reg[14][7]~q\,
	datac => \ALT_INV_reg[15][7]~q\,
	datad => \ALT_INV_micro_inst[28]~input_o\,
	datae => \ALT_INV_reg[12][7]~q\,
	dataf => \ALT_INV_reg[13][7]~q\,
	combout => \Abus~106_combout\);

-- Location: LABCELL_X24_Y5_N0
\Abus~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~112_combout\ = ( \micro_inst[29]~input_o\ & ( \micro_inst[28]~input_o\ & ( \reg[7][7]~q\ ) ) ) # ( !\micro_inst[29]~input_o\ & ( \micro_inst[28]~input_o\ & ( \reg[5][7]~q\ ) ) ) # ( \micro_inst[29]~input_o\ & ( !\micro_inst[28]~input_o\ & ( 
-- \reg[6][7]~q\ ) ) ) # ( !\micro_inst[29]~input_o\ & ( !\micro_inst[28]~input_o\ & ( \reg[4][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[4][7]~q\,
	datab => \ALT_INV_reg[6][7]~q\,
	datac => \ALT_INV_reg[5][7]~q\,
	datad => \ALT_INV_reg[7][7]~q\,
	datae => \ALT_INV_micro_inst[29]~input_o\,
	dataf => \ALT_INV_micro_inst[28]~input_o\,
	combout => \Abus~112_combout\);

-- Location: LABCELL_X24_Y5_N6
\Abus~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~113_combout\ = ( \reg[3][7]~q\ & ( (!\micro_inst[30]~input_o\ & (((\reg[2][7]~q\)) # (\micro_inst[28]~input_o\))) # (\micro_inst[30]~input_o\ & (((\Abus~112_combout\)))) ) ) # ( !\reg[3][7]~q\ & ( (!\micro_inst[30]~input_o\ & 
-- (!\micro_inst[28]~input_o\ & ((\reg[2][7]~q\)))) # (\micro_inst[30]~input_o\ & (((\Abus~112_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[28]~input_o\,
	datab => \ALT_INV_micro_inst[30]~input_o\,
	datac => \ALT_INV_Abus~112_combout\,
	datad => \ALT_INV_reg[2][7]~q\,
	dataf => \ALT_INV_reg[3][7]~q\,
	combout => \Abus~113_combout\);

-- Location: LABCELL_X29_Y5_N57
\Abus~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~114_combout\ = ( \Abus~113_combout\ & ( (!\micro_inst[32]~input_o\ & ((!\micro_inst[31]~input_o\) # ((\Abus~106_combout\)))) # (\micro_inst[32]~input_o\ & (((\Abus~111_combout\)))) ) ) # ( !\Abus~113_combout\ & ( (!\micro_inst[32]~input_o\ & 
-- (\micro_inst[31]~input_o\ & ((\Abus~106_combout\)))) # (\micro_inst[32]~input_o\ & (((\Abus~111_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[32]~input_o\,
	datab => \ALT_INV_micro_inst[31]~input_o\,
	datac => \ALT_INV_Abus~111_combout\,
	datad => \ALT_INV_Abus~106_combout\,
	dataf => \ALT_INV_Abus~113_combout\,
	combout => \Abus~114_combout\);

-- Location: LABCELL_X23_Y5_N15
\Abus~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~105_combout\ = ( \micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[11][7]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[10][7]~q\ ) ) ) # ( \micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( 
-- \reg[9][7]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( \reg[8][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[8][7]~q\,
	datab => \ALT_INV_reg[11][7]~q\,
	datac => \ALT_INV_reg[9][7]~q\,
	datad => \ALT_INV_reg[10][7]~q\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_micro_inst[29]~input_o\,
	combout => \Abus~105_combout\);

-- Location: LABCELL_X29_Y2_N39
\Mux40~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~11_combout\ = ( \reg[14][7]~q\ & ( (!\statusD~input_o\) # (\reg[30][7]~q\) ) ) # ( !\reg[14][7]~q\ & ( (\statusD~input_o\ & \reg[30][7]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[30][7]~q\,
	dataf => \ALT_INV_reg[14][7]~q\,
	combout => \Mux40~11_combout\);

-- Location: MLABCELL_X28_Y6_N15
\Mux40~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~10_combout\ = ( \reg[10][7]~q\ & ( (!\statusD~input_o\) # (\reg[26][7]~q\) ) ) # ( !\reg[10][7]~q\ & ( (\reg[26][7]~q\ & \statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[26][7]~q\,
	datac => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[10][7]~q\,
	combout => \Mux40~10_combout\);

-- Location: LABCELL_X24_Y5_N51
\Mux40~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~8_combout\ = (!\statusD~input_o\ & ((\reg[2][7]~q\))) # (\statusD~input_o\ & (\reg[18][7]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[18][7]~q\,
	datad => \ALT_INV_reg[2][7]~q\,
	combout => \Mux40~8_combout\);

-- Location: MLABCELL_X25_Y5_N12
\Mux40~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~9_combout\ = ( \reg[6][7]~q\ & ( \statusD~input_o\ & ( \reg[22][7]~q\ ) ) ) # ( !\reg[6][7]~q\ & ( \statusD~input_o\ & ( \reg[22][7]~q\ ) ) ) # ( \reg[6][7]~q\ & ( !\statusD~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[22][7]~q\,
	datae => \ALT_INV_reg[6][7]~q\,
	dataf => \ALT_INV_statusD~input_o\,
	combout => \Mux40~9_combout\);

-- Location: MLABCELL_X25_Y5_N42
\Abus~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~102_combout\ = ( instr(11) & ( instr(12) & ( \Mux40~11_combout\ ) ) ) # ( !instr(11) & ( instr(12) & ( \Mux40~10_combout\ ) ) ) # ( instr(11) & ( !instr(12) & ( \Mux40~9_combout\ ) ) ) # ( !instr(11) & ( !instr(12) & ( \Mux40~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux40~11_combout\,
	datab => \ALT_INV_Mux40~10_combout\,
	datac => \ALT_INV_Mux40~8_combout\,
	datad => \ALT_INV_Mux40~9_combout\,
	datae => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \Abus~102_combout\);

-- Location: LABCELL_X35_Y5_N21
\Mux40~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~5_combout\ = ( \reg[21][7]~q\ & ( (\statusD~input_o\) # (\reg[5][7]~q\) ) ) # ( !\reg[21][7]~q\ & ( (\reg[5][7]~q\ & !\statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[5][7]~q\,
	datab => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[21][7]~q\,
	combout => \Mux40~5_combout\);

-- Location: MLABCELL_X25_Y5_N57
\Mux40~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~6_combout\ = ( \reg[9][7]~q\ & ( (!\statusD~input_o\) # (\reg[25][7]~q\) ) ) # ( !\reg[9][7]~q\ & ( (\statusD~input_o\ & \reg[25][7]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[25][7]~q\,
	dataf => \ALT_INV_reg[9][7]~q\,
	combout => \Mux40~6_combout\);

-- Location: LABCELL_X29_Y2_N12
\Mux40~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~7_combout\ = ( \reg[29][7]~q\ & ( (\statusD~input_o\) # (\reg[13][7]~q\) ) ) # ( !\reg[29][7]~q\ & ( (\reg[13][7]~q\ & !\statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[13][7]~q\,
	datac => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[29][7]~q\,
	combout => \Mux40~7_combout\);

-- Location: LABCELL_X35_Y5_N36
\Mux40~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~4_combout\ = (\statusD~input_o\ & \reg[17][7]~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[17][7]~q\,
	combout => \Mux40~4_combout\);

-- Location: MLABCELL_X25_Y5_N33
\Abus~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~101_combout\ = ( instr(11) & ( instr(12) & ( \Mux40~7_combout\ ) ) ) # ( !instr(11) & ( instr(12) & ( \Mux40~6_combout\ ) ) ) # ( instr(11) & ( !instr(12) & ( \Mux40~5_combout\ ) ) ) # ( !instr(11) & ( !instr(12) & ( \Mux40~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux40~5_combout\,
	datab => \ALT_INV_Mux40~6_combout\,
	datac => \ALT_INV_Mux40~7_combout\,
	datad => \ALT_INV_Mux40~4_combout\,
	datae => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \Abus~101_combout\);

-- Location: MLABCELL_X25_Y5_N21
\Mux40~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~2_combout\ = ( \reg[8][7]~q\ & ( (!\statusD~input_o\) # (\reg[24][7]~q\) ) ) # ( !\reg[8][7]~q\ & ( (\reg[24][7]~q\ & \statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[24][7]~q\,
	datac => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[8][7]~q\,
	combout => \Mux40~2_combout\);

-- Location: MLABCELL_X25_Y5_N39
\Mux40~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~1_combout\ = ( \reg[20][7]~q\ & ( (\reg[4][7]~q\) # (\statusD~input_o\) ) ) # ( !\reg[20][7]~q\ & ( (!\statusD~input_o\ & \reg[4][7]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[4][7]~q\,
	dataf => \ALT_INV_reg[20][7]~q\,
	combout => \Mux40~1_combout\);

-- Location: MLABCELL_X25_Y3_N57
\Mux40~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~3_combout\ = ( \reg[12][7]~q\ & ( (!\statusD~input_o\) # (\reg[28][7]~q\) ) ) # ( !\reg[12][7]~q\ & ( (\reg[28][7]~q\ & \statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[28][7]~q\,
	datac => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[12][7]~q\,
	combout => \Mux40~3_combout\);

-- Location: MLABCELL_X25_Y5_N54
\Mux40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~0_combout\ = ( \reg[16][7]~q\ & ( \statusD~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[16][7]~q\,
	combout => \Mux40~0_combout\);

-- Location: MLABCELL_X25_Y5_N27
\Abus~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~100_combout\ = ( instr(11) & ( instr(12) & ( \Mux40~3_combout\ ) ) ) # ( !instr(11) & ( instr(12) & ( \Mux40~2_combout\ ) ) ) # ( instr(11) & ( !instr(12) & ( \Mux40~1_combout\ ) ) ) # ( !instr(11) & ( !instr(12) & ( \Mux40~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux40~2_combout\,
	datab => \ALT_INV_Mux40~1_combout\,
	datac => \ALT_INV_Mux40~3_combout\,
	datad => \ALT_INV_Mux40~0_combout\,
	datae => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \Abus~100_combout\);

-- Location: MLABCELL_X25_Y5_N36
\Mux40~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~12_combout\ = (!\statusD~input_o\ & (\reg[3][7]~q\)) # (\statusD~input_o\ & ((\reg[19][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[3][7]~q\,
	datad => \ALT_INV_reg[19][7]~q\,
	combout => \Mux40~12_combout\);

-- Location: LABCELL_X22_Y5_N48
\Mux40~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~13_combout\ = ( \statusD~input_o\ & ( \reg[23][7]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[23][7]~q\ & ( \reg[7][7]~q\ ) ) ) # ( !\statusD~input_o\ & ( !\reg[23][7]~q\ & ( \reg[7][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[7][7]~q\,
	datae => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[23][7]~q\,
	combout => \Mux40~13_combout\);

-- Location: LABCELL_X27_Y5_N12
\Mux40~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~14_combout\ = ( \statusD~input_o\ & ( \reg[11][7]~q\ & ( \reg[27][7]~q\ ) ) ) # ( !\statusD~input_o\ & ( \reg[11][7]~q\ ) ) # ( \statusD~input_o\ & ( !\reg[11][7]~q\ & ( \reg[27][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[27][7]~q\,
	datae => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[11][7]~q\,
	combout => \Mux40~14_combout\);

-- Location: LABCELL_X27_Y5_N42
\Mux40~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~15_combout\ = ( \reg[15][7]~q\ & ( (!\statusD~input_o\) # (\reg[31][7]~q\) ) ) # ( !\reg[15][7]~q\ & ( (\statusD~input_o\ & \reg[31][7]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[31][7]~q\,
	dataf => \ALT_INV_reg[15][7]~q\,
	combout => \Mux40~15_combout\);

-- Location: MLABCELL_X25_Y5_N6
\Abus~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~103_combout\ = ( instr(11) & ( instr(12) & ( \Mux40~15_combout\ ) ) ) # ( !instr(11) & ( instr(12) & ( \Mux40~14_combout\ ) ) ) # ( instr(11) & ( !instr(12) & ( \Mux40~13_combout\ ) ) ) # ( !instr(11) & ( !instr(12) & ( \Mux40~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux40~12_combout\,
	datab => \ALT_INV_Mux40~13_combout\,
	datac => \ALT_INV_Mux40~14_combout\,
	datad => \ALT_INV_Mux40~15_combout\,
	datae => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \Abus~103_combout\);

-- Location: MLABCELL_X25_Y5_N0
\Abus~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~104_combout\ = ( \Abus~100_combout\ & ( \Abus~103_combout\ & ( (!instr(10) & (((!instr(9)) # (\Abus~101_combout\)))) # (instr(10) & (((instr(9))) # (\Abus~102_combout\))) ) ) ) # ( !\Abus~100_combout\ & ( \Abus~103_combout\ & ( (!instr(10) & 
-- (((\Abus~101_combout\ & instr(9))))) # (instr(10) & (((instr(9))) # (\Abus~102_combout\))) ) ) ) # ( \Abus~100_combout\ & ( !\Abus~103_combout\ & ( (!instr(10) & (((!instr(9)) # (\Abus~101_combout\)))) # (instr(10) & (\Abus~102_combout\ & ((!instr(9))))) 
-- ) ) ) # ( !\Abus~100_combout\ & ( !\Abus~103_combout\ & ( (!instr(10) & (((\Abus~101_combout\ & instr(9))))) # (instr(10) & (\Abus~102_combout\ & ((!instr(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(10),
	datab => \ALT_INV_Abus~102_combout\,
	datac => \ALT_INV_Abus~101_combout\,
	datad => ALT_INV_instr(9),
	datae => \ALT_INV_Abus~100_combout\,
	dataf => \ALT_INV_Abus~103_combout\,
	combout => \Abus~104_combout\);

-- Location: LABCELL_X23_Y5_N18
\Abus~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~115_combout\ = ( \micro_inst[27]~input_o\ & ( \Abus~104_combout\ ) ) # ( !\micro_inst[27]~input_o\ & ( (!\Abus[6]~7_combout\ & (\Abus~114_combout\)) # (\Abus[6]~7_combout\ & ((\Abus~105_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~114_combout\,
	datab => \ALT_INV_Abus[6]~7_combout\,
	datac => \ALT_INV_Abus~105_combout\,
	datad => \ALT_INV_Abus~104_combout\,
	dataf => \ALT_INV_micro_inst[27]~input_o\,
	combout => \Abus~115_combout\);

-- Location: LABCELL_X23_Y5_N21
\Abus[7]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus[7]~SCLR_LUT_combout\ = ( \Abus~115_combout\ & ( !\Abus[6]~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Abus[6]~19_combout\,
	dataf => \ALT_INV_Abus~115_combout\,
	combout => \Abus[7]~SCLR_LUT_combout\);

-- Location: FF_X2_Y7_N23
\Abus[7]~_Duplicate_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Abus[7]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Abus[7]~_Duplicate_3_q\);

-- Location: LABCELL_X23_Y7_N27
\Abus~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~154_combout\ = ( \micro_inst[28]~input_o\ & ( \reg[12][10]~q\ & ( (!\micro_inst[29]~input_o\ & ((\reg[13][10]~q\))) # (\micro_inst[29]~input_o\ & (\reg[15][10]~q\)) ) ) ) # ( !\micro_inst[28]~input_o\ & ( \reg[12][10]~q\ & ( 
-- (!\micro_inst[29]~input_o\) # (\reg[14][10]~q\) ) ) ) # ( \micro_inst[28]~input_o\ & ( !\reg[12][10]~q\ & ( (!\micro_inst[29]~input_o\ & ((\reg[13][10]~q\))) # (\micro_inst[29]~input_o\ & (\reg[15][10]~q\)) ) ) ) # ( !\micro_inst[28]~input_o\ & ( 
-- !\reg[12][10]~q\ & ( (\reg[14][10]~q\ & \micro_inst[29]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[15][10]~q\,
	datab => \ALT_INV_reg[13][10]~q\,
	datac => \ALT_INV_reg[14][10]~q\,
	datad => \ALT_INV_micro_inst[29]~input_o\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_reg[12][10]~q\,
	combout => \Abus~154_combout\);

-- Location: LABCELL_X24_Y6_N54
\Abus~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~158_combout\ = ( \reg[27][10]~q\ & ( \reg[23][10]~q\ & ( (!\micro_inst[30]~input_o\ & (((\micro_inst[31]~input_o\) # (\reg[19][10]~q\)))) # (\micro_inst[30]~input_o\ & (((!\micro_inst[31]~input_o\)) # (\reg[31][10]~q\))) ) ) ) # ( !\reg[27][10]~q\ & 
-- ( \reg[23][10]~q\ & ( (!\micro_inst[30]~input_o\ & (((\reg[19][10]~q\ & !\micro_inst[31]~input_o\)))) # (\micro_inst[30]~input_o\ & (((!\micro_inst[31]~input_o\)) # (\reg[31][10]~q\))) ) ) ) # ( \reg[27][10]~q\ & ( !\reg[23][10]~q\ & ( 
-- (!\micro_inst[30]~input_o\ & (((\micro_inst[31]~input_o\) # (\reg[19][10]~q\)))) # (\micro_inst[30]~input_o\ & (\reg[31][10]~q\ & ((\micro_inst[31]~input_o\)))) ) ) ) # ( !\reg[27][10]~q\ & ( !\reg[23][10]~q\ & ( (!\micro_inst[30]~input_o\ & 
-- (((\reg[19][10]~q\ & !\micro_inst[31]~input_o\)))) # (\micro_inst[30]~input_o\ & (\reg[31][10]~q\ & ((\micro_inst[31]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[31][10]~q\,
	datab => \ALT_INV_micro_inst[30]~input_o\,
	datac => \ALT_INV_reg[19][10]~q\,
	datad => \ALT_INV_micro_inst[31]~input_o\,
	datae => \ALT_INV_reg[27][10]~q\,
	dataf => \ALT_INV_reg[23][10]~q\,
	combout => \Abus~158_combout\);

-- Location: LABCELL_X22_Y6_N33
\Abus~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~156_combout\ = ( \reg[18][10]~q\ & ( \micro_inst[31]~input_o\ & ( (!\micro_inst[30]~input_o\ & ((\reg[26][10]~q\))) # (\micro_inst[30]~input_o\ & (\reg[30][10]~q\)) ) ) ) # ( !\reg[18][10]~q\ & ( \micro_inst[31]~input_o\ & ( 
-- (!\micro_inst[30]~input_o\ & ((\reg[26][10]~q\))) # (\micro_inst[30]~input_o\ & (\reg[30][10]~q\)) ) ) ) # ( \reg[18][10]~q\ & ( !\micro_inst[31]~input_o\ & ( (!\micro_inst[30]~input_o\) # (\reg[22][10]~q\) ) ) ) # ( !\reg[18][10]~q\ & ( 
-- !\micro_inst[31]~input_o\ & ( (\micro_inst[30]~input_o\ & \reg[22][10]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[30]~input_o\,
	datab => \ALT_INV_reg[30][10]~q\,
	datac => \ALT_INV_reg[22][10]~q\,
	datad => \ALT_INV_reg[26][10]~q\,
	datae => \ALT_INV_reg[18][10]~q\,
	dataf => \ALT_INV_micro_inst[31]~input_o\,
	combout => \Abus~156_combout\);

-- Location: LABCELL_X24_Y7_N42
\Abus~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~155_combout\ = ( \reg[16][10]~q\ & ( \micro_inst[31]~input_o\ & ( (!\micro_inst[30]~input_o\ & ((\reg[24][10]~q\))) # (\micro_inst[30]~input_o\ & (\reg[28][10]~q\)) ) ) ) # ( !\reg[16][10]~q\ & ( \micro_inst[31]~input_o\ & ( 
-- (!\micro_inst[30]~input_o\ & ((\reg[24][10]~q\))) # (\micro_inst[30]~input_o\ & (\reg[28][10]~q\)) ) ) ) # ( \reg[16][10]~q\ & ( !\micro_inst[31]~input_o\ & ( (!\micro_inst[30]~input_o\) # (\reg[20][10]~q\) ) ) ) # ( !\reg[16][10]~q\ & ( 
-- !\micro_inst[31]~input_o\ & ( (\reg[20][10]~q\ & \micro_inst[30]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[20][10]~q\,
	datab => \ALT_INV_reg[28][10]~q\,
	datac => \ALT_INV_reg[24][10]~q\,
	datad => \ALT_INV_micro_inst[30]~input_o\,
	datae => \ALT_INV_reg[16][10]~q\,
	dataf => \ALT_INV_micro_inst[31]~input_o\,
	combout => \Abus~155_combout\);

-- Location: LABCELL_X24_Y7_N9
\Abus~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~157_combout\ = ( \reg[29][10]~q\ & ( \reg[21][10]~q\ & ( ((!\micro_inst[31]~input_o\ & (\reg[17][10]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[25][10]~q\)))) # (\micro_inst[30]~input_o\) ) ) ) # ( !\reg[29][10]~q\ & ( \reg[21][10]~q\ & ( 
-- (!\micro_inst[30]~input_o\ & ((!\micro_inst[31]~input_o\ & (\reg[17][10]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[25][10]~q\))))) # (\micro_inst[30]~input_o\ & (((!\micro_inst[31]~input_o\)))) ) ) ) # ( \reg[29][10]~q\ & ( !\reg[21][10]~q\ & ( 
-- (!\micro_inst[30]~input_o\ & ((!\micro_inst[31]~input_o\ & (\reg[17][10]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[25][10]~q\))))) # (\micro_inst[30]~input_o\ & (((\micro_inst[31]~input_o\)))) ) ) ) # ( !\reg[29][10]~q\ & ( !\reg[21][10]~q\ & ( 
-- (!\micro_inst[30]~input_o\ & ((!\micro_inst[31]~input_o\ & (\reg[17][10]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[25][10]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[17][10]~q\,
	datab => \ALT_INV_micro_inst[30]~input_o\,
	datac => \ALT_INV_micro_inst[31]~input_o\,
	datad => \ALT_INV_reg[25][10]~q\,
	datae => \ALT_INV_reg[29][10]~q\,
	dataf => \ALT_INV_reg[21][10]~q\,
	combout => \Abus~157_combout\);

-- Location: LABCELL_X24_Y7_N21
\Abus~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~159_combout\ = ( \Abus~155_combout\ & ( \Abus~157_combout\ & ( (!\micro_inst[29]~input_o\) # ((!\micro_inst[28]~input_o\ & ((\Abus~156_combout\))) # (\micro_inst[28]~input_o\ & (\Abus~158_combout\))) ) ) ) # ( !\Abus~155_combout\ & ( 
-- \Abus~157_combout\ & ( (!\micro_inst[28]~input_o\ & (((\micro_inst[29]~input_o\ & \Abus~156_combout\)))) # (\micro_inst[28]~input_o\ & (((!\micro_inst[29]~input_o\)) # (\Abus~158_combout\))) ) ) ) # ( \Abus~155_combout\ & ( !\Abus~157_combout\ & ( 
-- (!\micro_inst[28]~input_o\ & (((!\micro_inst[29]~input_o\) # (\Abus~156_combout\)))) # (\micro_inst[28]~input_o\ & (\Abus~158_combout\ & (\micro_inst[29]~input_o\))) ) ) ) # ( !\Abus~155_combout\ & ( !\Abus~157_combout\ & ( (\micro_inst[29]~input_o\ & 
-- ((!\micro_inst[28]~input_o\ & ((\Abus~156_combout\))) # (\micro_inst[28]~input_o\ & (\Abus~158_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[28]~input_o\,
	datab => \ALT_INV_Abus~158_combout\,
	datac => \ALT_INV_micro_inst[29]~input_o\,
	datad => \ALT_INV_Abus~156_combout\,
	datae => \ALT_INV_Abus~155_combout\,
	dataf => \ALT_INV_Abus~157_combout\,
	combout => \Abus~159_combout\);

-- Location: LABCELL_X22_Y7_N3
\Abus~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~160_combout\ = ( \reg[6][10]~q\ & ( \reg[4][10]~q\ & ( (!\micro_inst[28]~input_o\) # ((!\micro_inst[29]~input_o\ & ((\reg[5][10]~q\))) # (\micro_inst[29]~input_o\ & (\reg[7][10]~q\))) ) ) ) # ( !\reg[6][10]~q\ & ( \reg[4][10]~q\ & ( 
-- (!\micro_inst[28]~input_o\ & (((!\micro_inst[29]~input_o\)))) # (\micro_inst[28]~input_o\ & ((!\micro_inst[29]~input_o\ & ((\reg[5][10]~q\))) # (\micro_inst[29]~input_o\ & (\reg[7][10]~q\)))) ) ) ) # ( \reg[6][10]~q\ & ( !\reg[4][10]~q\ & ( 
-- (!\micro_inst[28]~input_o\ & (((\micro_inst[29]~input_o\)))) # (\micro_inst[28]~input_o\ & ((!\micro_inst[29]~input_o\ & ((\reg[5][10]~q\))) # (\micro_inst[29]~input_o\ & (\reg[7][10]~q\)))) ) ) ) # ( !\reg[6][10]~q\ & ( !\reg[4][10]~q\ & ( 
-- (\micro_inst[28]~input_o\ & ((!\micro_inst[29]~input_o\ & ((\reg[5][10]~q\))) # (\micro_inst[29]~input_o\ & (\reg[7][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[28]~input_o\,
	datab => \ALT_INV_reg[7][10]~q\,
	datac => \ALT_INV_reg[5][10]~q\,
	datad => \ALT_INV_micro_inst[29]~input_o\,
	datae => \ALT_INV_reg[6][10]~q\,
	dataf => \ALT_INV_reg[4][10]~q\,
	combout => \Abus~160_combout\);

-- Location: LABCELL_X23_Y7_N57
\Abus~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~161_combout\ = ( \Abus~160_combout\ & ( ((!\micro_inst[28]~input_o\ & (\reg[2][10]~q\)) # (\micro_inst[28]~input_o\ & ((\reg[3][10]~q\)))) # (\micro_inst[30]~input_o\) ) ) # ( !\Abus~160_combout\ & ( (!\micro_inst[30]~input_o\ & 
-- ((!\micro_inst[28]~input_o\ & (\reg[2][10]~q\)) # (\micro_inst[28]~input_o\ & ((\reg[3][10]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110000000001000111111111110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[2][10]~q\,
	datab => \ALT_INV_micro_inst[28]~input_o\,
	datac => \ALT_INV_reg[3][10]~q\,
	datad => \ALT_INV_micro_inst[30]~input_o\,
	dataf => \ALT_INV_Abus~160_combout\,
	combout => \Abus~161_combout\);

-- Location: LABCELL_X23_Y7_N18
\Abus~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~162_combout\ = ( \micro_inst[32]~input_o\ & ( \Abus~159_combout\ ) ) # ( !\micro_inst[32]~input_o\ & ( (!\micro_inst[31]~input_o\ & ((\Abus~161_combout\))) # (\micro_inst[31]~input_o\ & (\Abus~154_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~154_combout\,
	datab => \ALT_INV_micro_inst[31]~input_o\,
	datac => \ALT_INV_Abus~159_combout\,
	datad => \ALT_INV_Abus~161_combout\,
	dataf => \ALT_INV_micro_inst[32]~input_o\,
	combout => \Abus~162_combout\);

-- Location: LABCELL_X24_Y7_N0
\Abus~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~153_combout\ = ( \micro_inst[29]~input_o\ & ( \micro_inst[28]~input_o\ & ( \reg[11][10]~q\ ) ) ) # ( !\micro_inst[29]~input_o\ & ( \micro_inst[28]~input_o\ & ( \reg[9][10]~q\ ) ) ) # ( \micro_inst[29]~input_o\ & ( !\micro_inst[28]~input_o\ & ( 
-- \reg[10][10]~q\ ) ) ) # ( !\micro_inst[29]~input_o\ & ( !\micro_inst[28]~input_o\ & ( \reg[8][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[8][10]~q\,
	datab => \ALT_INV_reg[10][10]~q\,
	datac => \ALT_INV_reg[11][10]~q\,
	datad => \ALT_INV_reg[9][10]~q\,
	datae => \ALT_INV_micro_inst[29]~input_o\,
	dataf => \ALT_INV_micro_inst[28]~input_o\,
	combout => \Abus~153_combout\);

-- Location: MLABCELL_X25_Y6_N0
\Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~0_combout\ = ( \reg[16][10]~q\ & ( \statusD~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[16][10]~q\,
	combout => \Mux37~0_combout\);

-- Location: LABCELL_X23_Y6_N18
\Mux37~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~3_combout\ = (!\statusD~input_o\ & (\reg[3][10]~q\)) # (\statusD~input_o\ & ((\reg[19][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[3][10]~q\,
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[19][10]~q\,
	combout => \Mux37~3_combout\);

-- Location: MLABCELL_X25_Y6_N3
\Mux37~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~1_combout\ = (\statusD~input_o\ & \reg[17][10]~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[17][10]~q\,
	combout => \Mux37~1_combout\);

-- Location: LABCELL_X23_Y7_N42
\Mux37~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~2_combout\ = ( \reg[18][10]~q\ & ( \reg[2][10]~q\ ) ) # ( !\reg[18][10]~q\ & ( \reg[2][10]~q\ & ( !\statusD~input_o\ ) ) ) # ( \reg[18][10]~q\ & ( !\reg[2][10]~q\ & ( \statusD~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[18][10]~q\,
	dataf => \ALT_INV_reg[2][10]~q\,
	combout => \Mux37~2_combout\);

-- Location: MLABCELL_X25_Y6_N6
\Abus~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~148_combout\ = ( instr(9) & ( instr(10) & ( \Mux37~3_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux37~2_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux37~1_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux37~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux37~0_combout\,
	datab => \ALT_INV_Mux37~3_combout\,
	datac => \ALT_INV_Mux37~1_combout\,
	datad => \ALT_INV_Mux37~2_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Abus~148_combout\);

-- Location: LABCELL_X22_Y7_N54
\Mux37~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~14_combout\ = ( \reg[14][10]~q\ & ( (!\statusD~input_o\) # (\reg[30][10]~q\) ) ) # ( !\reg[14][10]~q\ & ( (\statusD~input_o\ & \reg[30][10]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[30][10]~q\,
	datae => \ALT_INV_reg[14][10]~q\,
	combout => \Mux37~14_combout\);

-- Location: LABCELL_X23_Y7_N15
\Mux37~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~12_combout\ = ( \reg[28][10]~q\ & ( (\statusD~input_o\) # (\reg[12][10]~q\) ) ) # ( !\reg[28][10]~q\ & ( (\reg[12][10]~q\ & !\statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[12][10]~q\,
	datac => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[28][10]~q\,
	combout => \Mux37~12_combout\);

-- Location: LABCELL_X23_Y7_N21
\Mux37~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~13_combout\ = ( \statusD~input_o\ & ( \reg[29][10]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[13][10]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[13][10]~q\,
	datad => \ALT_INV_reg[29][10]~q\,
	dataf => \ALT_INV_statusD~input_o\,
	combout => \Mux37~13_combout\);

-- Location: LABCELL_X22_Y7_N15
\Mux37~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~15_combout\ = ( \reg[31][10]~q\ & ( (\statusD~input_o\) # (\reg[15][10]~q\) ) ) # ( !\reg[31][10]~q\ & ( (\reg[15][10]~q\ & !\statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[15][10]~q\,
	datac => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[31][10]~q\,
	combout => \Mux37~15_combout\);

-- Location: LABCELL_X22_Y7_N30
\Abus~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~151_combout\ = ( \Mux37~13_combout\ & ( \Mux37~15_combout\ & ( ((!instr(10) & ((\Mux37~12_combout\))) # (instr(10) & (\Mux37~14_combout\))) # (instr(9)) ) ) ) # ( !\Mux37~13_combout\ & ( \Mux37~15_combout\ & ( (!instr(10) & (((\Mux37~12_combout\ & 
-- !instr(9))))) # (instr(10) & (((instr(9))) # (\Mux37~14_combout\))) ) ) ) # ( \Mux37~13_combout\ & ( !\Mux37~15_combout\ & ( (!instr(10) & (((instr(9)) # (\Mux37~12_combout\)))) # (instr(10) & (\Mux37~14_combout\ & ((!instr(9))))) ) ) ) # ( 
-- !\Mux37~13_combout\ & ( !\Mux37~15_combout\ & ( (!instr(9) & ((!instr(10) & ((\Mux37~12_combout\))) # (instr(10) & (\Mux37~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux37~14_combout\,
	datab => ALT_INV_instr(10),
	datac => \ALT_INV_Mux37~12_combout\,
	datad => ALT_INV_instr(9),
	datae => \ALT_INV_Mux37~13_combout\,
	dataf => \ALT_INV_Mux37~15_combout\,
	combout => \Abus~151_combout\);

-- Location: MLABCELL_X25_Y7_N39
\Abus~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~150_combout\ = ( instr(9) & ( instr(10) & ( \Mux37~11_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux37~10_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux37~9_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux37~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux37~8_combout\,
	datab => \ALT_INV_Mux37~11_combout\,
	datac => \ALT_INV_Mux37~9_combout\,
	datad => \ALT_INV_Mux37~10_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Abus~150_combout\);

-- Location: MLABCELL_X25_Y7_N33
\Mux37~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~5_combout\ = ( \reg[5][10]~q\ & ( (!\statusD~input_o\) # (\reg[21][10]~q\) ) ) # ( !\reg[5][10]~q\ & ( (\statusD~input_o\ & \reg[21][10]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[21][10]~q\,
	dataf => \ALT_INV_reg[5][10]~q\,
	combout => \Mux37~5_combout\);

-- Location: MLABCELL_X25_Y7_N12
\Mux37~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~7_combout\ = ( \reg[23][10]~q\ & ( (\reg[7][10]~q\) # (\statusD~input_o\) ) ) # ( !\reg[23][10]~q\ & ( (!\statusD~input_o\ & \reg[7][10]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[7][10]~q\,
	dataf => \ALT_INV_reg[23][10]~q\,
	combout => \Mux37~7_combout\);

-- Location: LABCELL_X23_Y6_N57
\Mux37~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~6_combout\ = ( \reg[22][10]~q\ & ( (\statusD~input_o\) # (\reg[6][10]~q\) ) ) # ( !\reg[22][10]~q\ & ( (\reg[6][10]~q\ & !\statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[6][10]~q\,
	datac => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[22][10]~q\,
	combout => \Mux37~6_combout\);

-- Location: MLABCELL_X25_Y7_N15
\Mux37~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~4_combout\ = ( \reg[20][10]~q\ & ( (\reg[4][10]~q\) # (\statusD~input_o\) ) ) # ( !\reg[20][10]~q\ & ( (!\statusD~input_o\ & \reg[4][10]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[4][10]~q\,
	dataf => \ALT_INV_reg[20][10]~q\,
	combout => \Mux37~4_combout\);

-- Location: MLABCELL_X25_Y7_N48
\Abus~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~149_combout\ = ( instr(9) & ( instr(10) & ( \Mux37~7_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux37~6_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux37~5_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux37~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux37~5_combout\,
	datab => \ALT_INV_Mux37~7_combout\,
	datac => \ALT_INV_Mux37~6_combout\,
	datad => \ALT_INV_Mux37~4_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Abus~149_combout\);

-- Location: MLABCELL_X25_Y7_N42
\Abus~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~152_combout\ = ( instr(12) & ( \Abus~149_combout\ & ( (!instr(11) & ((\Abus~150_combout\))) # (instr(11) & (\Abus~151_combout\)) ) ) ) # ( !instr(12) & ( \Abus~149_combout\ & ( (\Abus~148_combout\) # (instr(11)) ) ) ) # ( instr(12) & ( 
-- !\Abus~149_combout\ & ( (!instr(11) & ((\Abus~150_combout\))) # (instr(11) & (\Abus~151_combout\)) ) ) ) # ( !instr(12) & ( !\Abus~149_combout\ & ( (!instr(11) & \Abus~148_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000001011010111101110111011101110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(11),
	datab => \ALT_INV_Abus~148_combout\,
	datac => \ALT_INV_Abus~151_combout\,
	datad => \ALT_INV_Abus~150_combout\,
	datae => ALT_INV_instr(12),
	dataf => \ALT_INV_Abus~149_combout\,
	combout => \Abus~152_combout\);

-- Location: MLABCELL_X25_Y7_N57
\Abus~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~163_combout\ = ( \Abus~152_combout\ & ( ((!\Abus[6]~7_combout\ & (\Abus~162_combout\)) # (\Abus[6]~7_combout\ & ((\Abus~153_combout\)))) # (\micro_inst[27]~input_o\) ) ) # ( !\Abus~152_combout\ & ( (!\micro_inst[27]~input_o\ & ((!\Abus[6]~7_combout\ 
-- & (\Abus~162_combout\)) # (\Abus[6]~7_combout\ & ((\Abus~153_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110000000000100111111111110010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[6]~7_combout\,
	datab => \ALT_INV_Abus~162_combout\,
	datac => \ALT_INV_Abus~153_combout\,
	datad => \ALT_INV_micro_inst[27]~input_o\,
	dataf => \ALT_INV_Abus~152_combout\,
	combout => \Abus~163_combout\);

-- Location: LABCELL_X18_Y7_N3
\Abus[10]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus[10]~SCLR_LUT_combout\ = (!\Abus[6]~19_combout\ & \Abus~163_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[6]~19_combout\,
	datad => \ALT_INV_Abus~163_combout\,
	combout => \Abus[10]~SCLR_LUT_combout\);

-- Location: FF_X2_Y7_N32
\Abus[10]~_Duplicate_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Abus[10]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Abus[10]~_Duplicate_3_q\);

-- Location: LABCELL_X7_Y9_N48
\Mux92~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux92~5_combout\ = (!\micro_inst[15]~input_o\ & (!\micro_inst[14]~input_o\ $ (((\Bbus[8]~_Duplicate_1_q\ & \Abus[8]~_Duplicate_3_q\))))) # (\micro_inst[15]~input_o\ & (!\Abus[8]~_Duplicate_3_q\ & (!\micro_inst[14]~input_o\ $ (\Bbus[8]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100110000100101010011000010010101001100001001010100110000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[14]~input_o\,
	datab => \ALT_INV_micro_inst[15]~input_o\,
	datac => \ALT_INV_Bbus[8]~_Duplicate_1_q\,
	datad => \ALT_INV_Abus[8]~_Duplicate_3_q\,
	combout => \Mux92~5_combout\);

-- Location: MLABCELL_X6_Y6_N3
\Mux90~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux90~3_combout\ = ( \Bbus[3]~_Duplicate_1_q\ & ( \micro_inst[14]~input_o\ & ( ((\LessThan1~0_combout\ & !\Bbus[14]~_Duplicate_1_q\)) # (\Bbus[15]~_Duplicate_1_q\) ) ) ) # ( !\Bbus[3]~_Duplicate_1_q\ & ( \micro_inst[14]~input_o\ & ( 
-- ((!\Bbus[14]~_Duplicate_1_q\ & ((\LessThan2~2_combout\) # (\LessThan1~0_combout\)))) # (\Bbus[15]~_Duplicate_1_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001111111001100110111011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan1~0_combout\,
	datab => \ALT_INV_Bbus[15]~_Duplicate_1_q\,
	datac => \ALT_INV_LessThan2~2_combout\,
	datad => \ALT_INV_Bbus[14]~_Duplicate_1_q\,
	datae => \ALT_INV_Bbus[3]~_Duplicate_1_q\,
	dataf => \ALT_INV_micro_inst[14]~input_o\,
	combout => \Mux90~3_combout\);

-- Location: FF_X33_Y6_N20
\reg[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~11_combout\,
	sload => VCC,
	ena => \reg[13][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[13][11]~q\);

-- Location: FF_X33_Y6_N5
\reg[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~11_combout\,
	sload => VCC,
	ena => \reg[14][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[14][11]~q\);

-- Location: LABCELL_X29_Y6_N36
\Abus~170\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~170_combout\ = ( \micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[15][11]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[14][11]~q\ ) ) ) # ( \micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( 
-- \reg[13][11]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( \reg[12][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[12][11]~q\,
	datab => \ALT_INV_reg[15][11]~q\,
	datac => \ALT_INV_reg[13][11]~q\,
	datad => \ALT_INV_reg[14][11]~q\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_micro_inst[29]~input_o\,
	combout => \Abus~170_combout\);

-- Location: FF_X34_Y5_N38
\reg[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~11_combout\,
	sload => VCC,
	ena => \reg[27][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[27][11]~q\);

-- Location: FF_X30_Y4_N23
\reg[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~11_combout\,
	sload => VCC,
	ena => \reg[19][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[19][11]~q\);

-- Location: FF_X34_Y5_N59
\reg[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~11_combout\,
	sload => VCC,
	ena => \reg[23][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[23][11]~q\);

-- Location: MLABCELL_X34_Y5_N18
\Abus~174\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~174_combout\ = ( \reg[23][11]~q\ & ( \reg[31][11]~q\ & ( ((!\micro_inst[31]~input_o\ & ((\reg[19][11]~q\))) # (\micro_inst[31]~input_o\ & (\reg[27][11]~q\))) # (\micro_inst[30]~input_o\) ) ) ) # ( !\reg[23][11]~q\ & ( \reg[31][11]~q\ & ( 
-- (!\micro_inst[31]~input_o\ & (((\reg[19][11]~q\ & !\micro_inst[30]~input_o\)))) # (\micro_inst[31]~input_o\ & (((\micro_inst[30]~input_o\)) # (\reg[27][11]~q\))) ) ) ) # ( \reg[23][11]~q\ & ( !\reg[31][11]~q\ & ( (!\micro_inst[31]~input_o\ & 
-- (((\micro_inst[30]~input_o\) # (\reg[19][11]~q\)))) # (\micro_inst[31]~input_o\ & (\reg[27][11]~q\ & ((!\micro_inst[30]~input_o\)))) ) ) ) # ( !\reg[23][11]~q\ & ( !\reg[31][11]~q\ & ( (!\micro_inst[30]~input_o\ & ((!\micro_inst[31]~input_o\ & 
-- ((\reg[19][11]~q\))) # (\micro_inst[31]~input_o\ & (\reg[27][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[27][11]~q\,
	datab => \ALT_INV_micro_inst[31]~input_o\,
	datac => \ALT_INV_reg[19][11]~q\,
	datad => \ALT_INV_micro_inst[30]~input_o\,
	datae => \ALT_INV_reg[23][11]~q\,
	dataf => \ALT_INV_reg[31][11]~q\,
	combout => \Abus~174_combout\);

-- Location: FF_X29_Y6_N35
\reg[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~11_combout\,
	sload => VCC,
	ena => \reg[24][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[24][11]~q\);

-- Location: FF_X30_Y6_N29
\reg[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~11_combout\,
	sload => VCC,
	ena => \reg[20][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[20][11]~q\);

-- Location: FF_X29_Y6_N17
\reg[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~11_combout\,
	sload => VCC,
	ena => \reg[16][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[16][11]~q\);

-- Location: FF_X29_Y6_N50
\reg[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~11_combout\,
	sload => VCC,
	ena => \reg[28][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[28][11]~q\);

-- Location: LABCELL_X29_Y6_N51
\Abus~171\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~171_combout\ = ( \micro_inst[31]~input_o\ & ( \micro_inst[30]~input_o\ & ( \reg[28][11]~q\ ) ) ) # ( !\micro_inst[31]~input_o\ & ( \micro_inst[30]~input_o\ & ( \reg[20][11]~q\ ) ) ) # ( \micro_inst[31]~input_o\ & ( !\micro_inst[30]~input_o\ & ( 
-- \reg[24][11]~q\ ) ) ) # ( !\micro_inst[31]~input_o\ & ( !\micro_inst[30]~input_o\ & ( \reg[16][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[24][11]~q\,
	datab => \ALT_INV_reg[20][11]~q\,
	datac => \ALT_INV_reg[16][11]~q\,
	datad => \ALT_INV_reg[28][11]~q\,
	datae => \ALT_INV_micro_inst[31]~input_o\,
	dataf => \ALT_INV_micro_inst[30]~input_o\,
	combout => \Abus~171_combout\);

-- Location: FF_X35_Y5_N56
\reg[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~11_combout\,
	sload => VCC,
	ena => \reg[25][0]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[25][11]~q\);

-- Location: FF_X35_Y4_N44
\reg[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~11_combout\,
	sload => VCC,
	ena => \reg[21][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[21][11]~q\);

-- Location: LABCELL_X35_Y5_N48
\reg[17][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[17][11]~feeder_combout\ = ( \Cbusi~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~11_combout\,
	combout => \reg[17][11]~feeder_combout\);

-- Location: FF_X35_Y5_N50
\reg[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[17][11]~feeder_combout\,
	ena => \reg[17][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[17][11]~q\);

-- Location: FF_X35_Y5_N5
\reg[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~11_combout\,
	sload => VCC,
	ena => \reg[29][0]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[29][11]~q\);

-- Location: LABCELL_X35_Y5_N24
\Abus~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~173_combout\ = ( \reg[29][11]~q\ & ( \micro_inst[30]~input_o\ & ( (\micro_inst[31]~input_o\) # (\reg[21][11]~q\) ) ) ) # ( !\reg[29][11]~q\ & ( \micro_inst[30]~input_o\ & ( (\reg[21][11]~q\ & !\micro_inst[31]~input_o\) ) ) ) # ( \reg[29][11]~q\ & ( 
-- !\micro_inst[30]~input_o\ & ( (!\micro_inst[31]~input_o\ & ((\reg[17][11]~q\))) # (\micro_inst[31]~input_o\ & (\reg[25][11]~q\)) ) ) ) # ( !\reg[29][11]~q\ & ( !\micro_inst[30]~input_o\ & ( (!\micro_inst[31]~input_o\ & ((\reg[17][11]~q\))) # 
-- (\micro_inst[31]~input_o\ & (\reg[25][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[25][11]~q\,
	datab => \ALT_INV_reg[21][11]~q\,
	datac => \ALT_INV_reg[17][11]~q\,
	datad => \ALT_INV_micro_inst[31]~input_o\,
	datae => \ALT_INV_reg[29][11]~q\,
	dataf => \ALT_INV_micro_inst[30]~input_o\,
	combout => \Abus~173_combout\);

-- Location: MLABCELL_X28_Y4_N27
\reg[18][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[18][11]~feeder_combout\ = \Cbusi~11_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Cbusi~11_combout\,
	combout => \reg[18][11]~feeder_combout\);

-- Location: FF_X28_Y4_N29
\reg[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[18][11]~feeder_combout\,
	ena => \reg[18][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[18][11]~q\);

-- Location: FF_X28_Y4_N59
\reg[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~11_combout\,
	sload => VCC,
	ena => \reg[22][0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[22][11]~q\);

-- Location: FF_X28_Y4_N47
\reg[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~11_combout\,
	sload => VCC,
	ena => \reg[30][0]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[30][11]~q\);

-- Location: FF_X27_Y6_N11
\reg[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~11_combout\,
	sload => VCC,
	ena => \reg[26][0]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[26][11]~q\);

-- Location: MLABCELL_X28_Y4_N6
\Abus~172\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~172_combout\ = ( \micro_inst[30]~input_o\ & ( \reg[26][11]~q\ & ( (!\micro_inst[31]~input_o\ & (\reg[22][11]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[30][11]~q\))) ) ) ) # ( !\micro_inst[30]~input_o\ & ( \reg[26][11]~q\ & ( 
-- (\micro_inst[31]~input_o\) # (\reg[18][11]~q\) ) ) ) # ( \micro_inst[30]~input_o\ & ( !\reg[26][11]~q\ & ( (!\micro_inst[31]~input_o\ & (\reg[22][11]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[30][11]~q\))) ) ) ) # ( !\micro_inst[30]~input_o\ & ( 
-- !\reg[26][11]~q\ & ( (\reg[18][11]~q\ & !\micro_inst[31]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[18][11]~q\,
	datab => \ALT_INV_reg[22][11]~q\,
	datac => \ALT_INV_micro_inst[31]~input_o\,
	datad => \ALT_INV_reg[30][11]~q\,
	datae => \ALT_INV_micro_inst[30]~input_o\,
	dataf => \ALT_INV_reg[26][11]~q\,
	combout => \Abus~172_combout\);

-- Location: LABCELL_X29_Y4_N30
\Abus~175\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~175_combout\ = ( \Abus~172_combout\ & ( \micro_inst[29]~input_o\ & ( (!\micro_inst[28]~input_o\) # (\Abus~174_combout\) ) ) ) # ( !\Abus~172_combout\ & ( \micro_inst[29]~input_o\ & ( (\Abus~174_combout\ & \micro_inst[28]~input_o\) ) ) ) # ( 
-- \Abus~172_combout\ & ( !\micro_inst[29]~input_o\ & ( (!\micro_inst[28]~input_o\ & (\Abus~171_combout\)) # (\micro_inst[28]~input_o\ & ((\Abus~173_combout\))) ) ) ) # ( !\Abus~172_combout\ & ( !\micro_inst[29]~input_o\ & ( (!\micro_inst[28]~input_o\ & 
-- (\Abus~171_combout\)) # (\micro_inst[28]~input_o\ & ((\Abus~173_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~174_combout\,
	datab => \ALT_INV_Abus~171_combout\,
	datac => \ALT_INV_Abus~173_combout\,
	datad => \ALT_INV_micro_inst[28]~input_o\,
	datae => \ALT_INV_Abus~172_combout\,
	dataf => \ALT_INV_micro_inst[29]~input_o\,
	combout => \Abus~175_combout\);

-- Location: FF_X28_Y6_N35
\reg[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~11_combout\,
	sload => VCC,
	ena => \reg[2][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[2][11]~q\);

-- Location: FF_X30_Y4_N41
\reg[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~11_combout\,
	sload => VCC,
	ena => \reg[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[3][11]~q\);

-- Location: LABCELL_X35_Y4_N15
\reg[5][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[5][11]~feeder_combout\ = ( \Cbusi~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~11_combout\,
	combout => \reg[5][11]~feeder_combout\);

-- Location: FF_X35_Y4_N17
\reg[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[5][11]~feeder_combout\,
	ena => \reg[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[5][11]~q\);

-- Location: FF_X27_Y6_N38
\reg[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~11_combout\,
	sload => VCC,
	ena => \reg[6][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[6][11]~q\);

-- Location: FF_X30_Y6_N47
\reg[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~11_combout\,
	sload => VCC,
	ena => \reg[4][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[4][11]~q\);

-- Location: FF_X30_Y6_N14
\reg[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~11_combout\,
	sload => VCC,
	ena => \reg[7][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[7][11]~q\);

-- Location: LABCELL_X30_Y6_N54
\Abus~176\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~176_combout\ = ( \reg[4][11]~q\ & ( \reg[7][11]~q\ & ( (!\micro_inst[28]~input_o\ & (((!\micro_inst[29]~input_o\) # (\reg[6][11]~q\)))) # (\micro_inst[28]~input_o\ & (((\micro_inst[29]~input_o\)) # (\reg[5][11]~q\))) ) ) ) # ( !\reg[4][11]~q\ & ( 
-- \reg[7][11]~q\ & ( (!\micro_inst[28]~input_o\ & (((\reg[6][11]~q\ & \micro_inst[29]~input_o\)))) # (\micro_inst[28]~input_o\ & (((\micro_inst[29]~input_o\)) # (\reg[5][11]~q\))) ) ) ) # ( \reg[4][11]~q\ & ( !\reg[7][11]~q\ & ( (!\micro_inst[28]~input_o\ & 
-- (((!\micro_inst[29]~input_o\) # (\reg[6][11]~q\)))) # (\micro_inst[28]~input_o\ & (\reg[5][11]~q\ & ((!\micro_inst[29]~input_o\)))) ) ) ) # ( !\reg[4][11]~q\ & ( !\reg[7][11]~q\ & ( (!\micro_inst[28]~input_o\ & (((\reg[6][11]~q\ & 
-- \micro_inst[29]~input_o\)))) # (\micro_inst[28]~input_o\ & (\reg[5][11]~q\ & ((!\micro_inst[29]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[5][11]~q\,
	datab => \ALT_INV_reg[6][11]~q\,
	datac => \ALT_INV_micro_inst[28]~input_o\,
	datad => \ALT_INV_micro_inst[29]~input_o\,
	datae => \ALT_INV_reg[4][11]~q\,
	dataf => \ALT_INV_reg[7][11]~q\,
	combout => \Abus~176_combout\);

-- Location: LABCELL_X29_Y6_N27
\Abus~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~177_combout\ = ( \micro_inst[30]~input_o\ & ( \Abus~176_combout\ ) ) # ( !\micro_inst[30]~input_o\ & ( (!\micro_inst[28]~input_o\ & (\reg[2][11]~q\)) # (\micro_inst[28]~input_o\ & ((\reg[3][11]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[2][11]~q\,
	datab => \ALT_INV_micro_inst[28]~input_o\,
	datac => \ALT_INV_reg[3][11]~q\,
	datad => \ALT_INV_Abus~176_combout\,
	dataf => \ALT_INV_micro_inst[30]~input_o\,
	combout => \Abus~177_combout\);

-- Location: LABCELL_X29_Y6_N42
\Abus~178\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~178_combout\ = ( \Abus~177_combout\ & ( (!\micro_inst[32]~input_o\ & ((!\micro_inst[31]~input_o\) # ((\Abus~170_combout\)))) # (\micro_inst[32]~input_o\ & (((\Abus~175_combout\)))) ) ) # ( !\Abus~177_combout\ & ( (!\micro_inst[32]~input_o\ & 
-- (\micro_inst[31]~input_o\ & (\Abus~170_combout\))) # (\micro_inst[32]~input_o\ & (((\Abus~175_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[31]~input_o\,
	datab => \ALT_INV_micro_inst[32]~input_o\,
	datac => \ALT_INV_Abus~170_combout\,
	datad => \ALT_INV_Abus~175_combout\,
	dataf => \ALT_INV_Abus~177_combout\,
	combout => \Abus~178_combout\);

-- Location: FF_X33_Y4_N20
\reg[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~11_combout\,
	sload => VCC,
	ena => \reg[11][0]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[11][11]~q\);

-- Location: LABCELL_X30_Y7_N36
\reg[8][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[8][11]~feeder_combout\ = ( \Cbusi~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~11_combout\,
	combout => \reg[8][11]~feeder_combout\);

-- Location: FF_X30_Y7_N38
\reg[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[8][11]~feeder_combout\,
	ena => \reg[8][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[8][11]~q\);

-- Location: FF_X28_Y6_N41
\reg[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~11_combout\,
	sload => VCC,
	ena => \reg[10][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[10][11]~q\);

-- Location: FF_X33_Y4_N26
\reg[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~11_combout\,
	sload => VCC,
	ena => \reg[9][0]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[9][11]~q\);

-- Location: LABCELL_X29_Y6_N57
\Abus~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~169_combout\ = ( \micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[11][11]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[10][11]~q\ ) ) ) # ( \micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( 
-- \reg[9][11]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( \reg[8][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[11][11]~q\,
	datab => \ALT_INV_reg[8][11]~q\,
	datac => \ALT_INV_reg[10][11]~q\,
	datad => \ALT_INV_reg[9][11]~q\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_micro_inst[29]~input_o\,
	combout => \Abus~169_combout\);

-- Location: LABCELL_X30_Y6_N48
\Mux36~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~12_combout\ = ( \statusD~input_o\ & ( \reg[19][11]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[3][11]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[3][11]~q\,
	datac => \ALT_INV_reg[19][11]~q\,
	datae => \ALT_INV_statusD~input_o\,
	combout => \Mux36~12_combout\);

-- Location: LABCELL_X33_Y4_N45
\Mux36~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~15_combout\ = (!\statusD~input_o\ & ((\reg[15][11]~q\))) # (\statusD~input_o\ & (\reg[31][11]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[31][11]~q\,
	datab => \ALT_INV_reg[15][11]~q\,
	datac => \ALT_INV_statusD~input_o\,
	combout => \Mux36~15_combout\);

-- Location: LABCELL_X30_Y6_N9
\Mux36~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~13_combout\ = ( \reg[7][11]~q\ & ( (!\statusD~input_o\) # (\reg[23][11]~q\) ) ) # ( !\reg[7][11]~q\ & ( (\statusD~input_o\ & \reg[23][11]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[23][11]~q\,
	dataf => \ALT_INV_reg[7][11]~q\,
	combout => \Mux36~13_combout\);

-- Location: LABCELL_X33_Y6_N24
\Mux36~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~14_combout\ = ( \reg[11][11]~q\ & ( (!\statusD~input_o\) # (\reg[27][11]~q\) ) ) # ( !\reg[11][11]~q\ & ( (\statusD~input_o\ & \reg[27][11]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[27][11]~q\,
	dataf => \ALT_INV_reg[11][11]~q\,
	combout => \Mux36~14_combout\);

-- Location: LABCELL_X30_Y6_N33
\Abus~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~167_combout\ = ( instr(11) & ( instr(12) & ( \Mux36~15_combout\ ) ) ) # ( !instr(11) & ( instr(12) & ( \Mux36~14_combout\ ) ) ) # ( instr(11) & ( !instr(12) & ( \Mux36~13_combout\ ) ) ) # ( !instr(11) & ( !instr(12) & ( \Mux36~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux36~12_combout\,
	datab => \ALT_INV_Mux36~15_combout\,
	datac => \ALT_INV_Mux36~13_combout\,
	datad => \ALT_INV_Mux36~14_combout\,
	datae => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \Abus~167_combout\);

-- Location: MLABCELL_X28_Y6_N0
\Mux36~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~8_combout\ = ( \reg[2][11]~q\ & ( (!\statusD~input_o\) # (\reg[18][11]~q\) ) ) # ( !\reg[2][11]~q\ & ( (\statusD~input_o\ & \reg[18][11]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[18][11]~q\,
	dataf => \ALT_INV_reg[2][11]~q\,
	combout => \Mux36~8_combout\);

-- Location: MLABCELL_X28_Y6_N45
\Mux36~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~9_combout\ = ( \reg[6][11]~q\ & ( \reg[22][11]~q\ ) ) # ( !\reg[6][11]~q\ & ( \reg[22][11]~q\ & ( \statusD~input_o\ ) ) ) # ( \reg[6][11]~q\ & ( !\reg[22][11]~q\ & ( !\statusD~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[6][11]~q\,
	dataf => \ALT_INV_reg[22][11]~q\,
	combout => \Mux36~9_combout\);

-- Location: MLABCELL_X28_Y6_N18
\Mux36~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~10_combout\ = ( \reg[26][11]~q\ & ( \reg[10][11]~q\ ) ) # ( !\reg[26][11]~q\ & ( \reg[10][11]~q\ & ( !\statusD~input_o\ ) ) ) # ( \reg[26][11]~q\ & ( !\reg[10][11]~q\ & ( \statusD~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[26][11]~q\,
	dataf => \ALT_INV_reg[10][11]~q\,
	combout => \Mux36~10_combout\);

-- Location: LABCELL_X31_Y6_N39
\Mux36~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~11_combout\ = ( \statusD~input_o\ & ( \reg[30][11]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[30][11]~q\ & ( \reg[14][11]~q\ ) ) ) # ( !\statusD~input_o\ & ( !\reg[30][11]~q\ & ( \reg[14][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[14][11]~q\,
	datae => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[30][11]~q\,
	combout => \Mux36~11_combout\);

-- Location: LABCELL_X30_Y6_N39
\Abus~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~166_combout\ = ( instr(11) & ( instr(12) & ( \Mux36~11_combout\ ) ) ) # ( !instr(11) & ( instr(12) & ( \Mux36~10_combout\ ) ) ) # ( instr(11) & ( !instr(12) & ( \Mux36~9_combout\ ) ) ) # ( !instr(11) & ( !instr(12) & ( \Mux36~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux36~8_combout\,
	datab => \ALT_INV_Mux36~9_combout\,
	datac => \ALT_INV_Mux36~10_combout\,
	datad => \ALT_INV_Mux36~11_combout\,
	datae => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \Abus~166_combout\);

-- Location: LABCELL_X29_Y6_N24
\Mux36~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~2_combout\ = ( \statusD~input_o\ & ( \reg[24][11]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[8][11]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[24][11]~q\,
	datad => \ALT_INV_reg[8][11]~q\,
	dataf => \ALT_INV_statusD~input_o\,
	combout => \Mux36~2_combout\);

-- Location: LABCELL_X30_Y6_N6
\Mux36~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~1_combout\ = (!\statusD~input_o\ & ((\reg[4][11]~q\))) # (\statusD~input_o\ & (\reg[20][11]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[20][11]~q\,
	datad => \ALT_INV_reg[4][11]~q\,
	combout => \Mux36~1_combout\);

-- Location: LABCELL_X29_Y6_N3
\Mux36~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~3_combout\ = ( \reg[28][11]~q\ & ( (\reg[12][11]~q\) # (\statusD~input_o\) ) ) # ( !\reg[28][11]~q\ & ( (!\statusD~input_o\ & \reg[12][11]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[12][11]~q\,
	dataf => \ALT_INV_reg[28][11]~q\,
	combout => \Mux36~3_combout\);

-- Location: LABCELL_X29_Y6_N18
\Mux36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~0_combout\ = ( \reg[16][11]~q\ & ( \statusD~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[16][11]~q\,
	combout => \Mux36~0_combout\);

-- Location: LABCELL_X30_Y6_N3
\Abus~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~164_combout\ = ( instr(11) & ( instr(12) & ( \Mux36~3_combout\ ) ) ) # ( !instr(11) & ( instr(12) & ( \Mux36~2_combout\ ) ) ) # ( instr(11) & ( !instr(12) & ( \Mux36~1_combout\ ) ) ) # ( !instr(11) & ( !instr(12) & ( \Mux36~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux36~2_combout\,
	datab => \ALT_INV_Mux36~1_combout\,
	datac => \ALT_INV_Mux36~3_combout\,
	datad => \ALT_INV_Mux36~0_combout\,
	datae => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \Abus~164_combout\);

-- Location: LABCELL_X35_Y4_N21
\Mux36~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~5_combout\ = ( \reg[5][11]~q\ & ( (!\statusD~input_o\) # (\reg[21][11]~q\) ) ) # ( !\reg[5][11]~q\ & ( (\reg[21][11]~q\ & \statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[21][11]~q\,
	datac => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[5][11]~q\,
	combout => \Mux36~5_combout\);

-- Location: LABCELL_X33_Y6_N57
\Mux36~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~7_combout\ = ( \reg[29][11]~q\ & ( (\statusD~input_o\) # (\reg[13][11]~q\) ) ) # ( !\reg[29][11]~q\ & ( (\reg[13][11]~q\ & !\statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[13][11]~q\,
	datac => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[29][11]~q\,
	combout => \Mux36~7_combout\);

-- Location: LABCELL_X35_Y5_N18
\Mux36~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~4_combout\ = (\statusD~input_o\ & \reg[17][11]~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[17][11]~q\,
	combout => \Mux36~4_combout\);

-- Location: LABCELL_X35_Y4_N36
\Mux36~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~6_combout\ = ( \reg[9][11]~q\ & ( \reg[25][11]~q\ ) ) # ( !\reg[9][11]~q\ & ( \reg[25][11]~q\ & ( \statusD~input_o\ ) ) ) # ( \reg[9][11]~q\ & ( !\reg[25][11]~q\ & ( !\statusD~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[9][11]~q\,
	dataf => \ALT_INV_reg[25][11]~q\,
	combout => \Mux36~6_combout\);

-- Location: LABCELL_X30_Y6_N18
\Abus~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~165_combout\ = ( instr(11) & ( instr(12) & ( \Mux36~7_combout\ ) ) ) # ( !instr(11) & ( instr(12) & ( \Mux36~6_combout\ ) ) ) # ( instr(11) & ( !instr(12) & ( \Mux36~5_combout\ ) ) ) # ( !instr(11) & ( !instr(12) & ( \Mux36~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux36~5_combout\,
	datab => \ALT_INV_Mux36~7_combout\,
	datac => \ALT_INV_Mux36~4_combout\,
	datad => \ALT_INV_Mux36~6_combout\,
	datae => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \Abus~165_combout\);

-- Location: LABCELL_X30_Y6_N24
\Abus~168\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~168_combout\ = ( \Abus~164_combout\ & ( \Abus~165_combout\ & ( (!instr(10)) # ((!instr(9) & ((\Abus~166_combout\))) # (instr(9) & (\Abus~167_combout\))) ) ) ) # ( !\Abus~164_combout\ & ( \Abus~165_combout\ & ( (!instr(9) & (((\Abus~166_combout\ & 
-- instr(10))))) # (instr(9) & (((!instr(10))) # (\Abus~167_combout\))) ) ) ) # ( \Abus~164_combout\ & ( !\Abus~165_combout\ & ( (!instr(9) & (((!instr(10)) # (\Abus~166_combout\)))) # (instr(9) & (\Abus~167_combout\ & ((instr(10))))) ) ) ) # ( 
-- !\Abus~164_combout\ & ( !\Abus~165_combout\ & ( (instr(10) & ((!instr(9) & ((\Abus~166_combout\))) # (instr(9) & (\Abus~167_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~167_combout\,
	datab => \ALT_INV_Abus~166_combout\,
	datac => ALT_INV_instr(9),
	datad => ALT_INV_instr(10),
	datae => \ALT_INV_Abus~164_combout\,
	dataf => \ALT_INV_Abus~165_combout\,
	combout => \Abus~168_combout\);

-- Location: LABCELL_X29_Y8_N51
\Abus~179\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~179_combout\ = ( \Abus~168_combout\ & ( ((!\Abus[6]~7_combout\ & (\Abus~178_combout\)) # (\Abus[6]~7_combout\ & ((\Abus~169_combout\)))) # (\micro_inst[27]~input_o\) ) ) # ( !\Abus~168_combout\ & ( (!\micro_inst[27]~input_o\ & ((!\Abus[6]~7_combout\ 
-- & (\Abus~178_combout\)) # (\Abus[6]~7_combout\ & ((\Abus~169_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[27]~input_o\,
	datab => \ALT_INV_Abus[6]~7_combout\,
	datac => \ALT_INV_Abus~178_combout\,
	datad => \ALT_INV_Abus~169_combout\,
	dataf => \ALT_INV_Abus~168_combout\,
	combout => \Abus~179_combout\);

-- Location: LABCELL_X19_Y8_N6
\Abus[11]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus[11]~SCLR_LUT_combout\ = ( !\Abus[6]~19_combout\ & ( \Abus~179_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Abus[6]~19_combout\,
	dataf => \ALT_INV_Abus~179_combout\,
	combout => \Abus[11]~SCLR_LUT_combout\);

-- Location: FF_X2_Y7_N35
\Abus[11]~_Duplicate_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Abus[11]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Abus[11]~_Duplicate_3_q\);

-- Location: LABCELL_X9_Y7_N3
\Bbus_shift~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus_shift~1_combout\ = ( \Bbus[1]~_Duplicate_1_q\ & ( \Mux94~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mux94~0_combout\,
	dataf => \ALT_INV_Bbus[1]~_Duplicate_1_q\,
	combout => \Bbus_shift~1_combout\);

-- Location: LABCELL_X9_Y7_N9
\Bbus_shift~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus_shift~2_combout\ = ( \Bbus[0]~_Duplicate_1_q\ & ( \Mux94~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mux94~0_combout\,
	dataf => \ALT_INV_Bbus[0]~_Duplicate_1_q\,
	combout => \Bbus_shift~2_combout\);

-- Location: MLABCELL_X8_Y5_N42
\ShiftRight0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftRight0~13_combout\ = ( \Bbus_shift~1_combout\ & ( \Bbus_shift~2_combout\ & ( \Abus[11]~_Duplicate_3_q\ ) ) ) # ( !\Bbus_shift~1_combout\ & ( \Bbus_shift~2_combout\ & ( \Abus[9]~_Duplicate_3_q\ ) ) ) # ( \Bbus_shift~1_combout\ & ( 
-- !\Bbus_shift~2_combout\ & ( \Abus[10]~_Duplicate_3_q\ ) ) ) # ( !\Bbus_shift~1_combout\ & ( !\Bbus_shift~2_combout\ & ( \Abus[8]~_Duplicate_3_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[11]~_Duplicate_3_q\,
	datab => \ALT_INV_Abus[10]~_Duplicate_3_q\,
	datac => \ALT_INV_Abus[8]~_Duplicate_3_q\,
	datad => \ALT_INV_Abus[9]~_Duplicate_3_q\,
	datae => \ALT_INV_Bbus_shift~1_combout\,
	dataf => \ALT_INV_Bbus_shift~2_combout\,
	combout => \ShiftRight0~13_combout\);

-- Location: FF_X22_Y2_N2
\reg[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~12_combout\,
	sload => VCC,
	ena => \reg[22][0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[22][12]~q\);

-- Location: FF_X24_Y5_N35
\reg[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~12_combout\,
	sload => VCC,
	ena => \reg[6][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[6][12]~q\);

-- Location: LABCELL_X24_Y2_N27
\Mux35~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~6_combout\ = ( \reg[6][12]~q\ & ( (!\statusD~input_o\) # (\reg[22][12]~q\) ) ) # ( !\reg[6][12]~q\ & ( (\statusD~input_o\ & \reg[22][12]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[22][12]~q\,
	datae => \ALT_INV_reg[6][12]~q\,
	combout => \Mux35~6_combout\);

-- Location: FF_X23_Y6_N35
\reg[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~12_combout\,
	sload => VCC,
	ena => \reg[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[5][12]~q\);

-- Location: FF_X23_Y6_N29
\reg[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~12_combout\,
	sload => VCC,
	ena => \reg[21][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[21][12]~q\);

-- Location: LABCELL_X23_Y6_N15
\Mux35~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~5_combout\ = ( \reg[21][12]~q\ & ( (\statusD~input_o\) # (\reg[5][12]~q\) ) ) # ( !\reg[21][12]~q\ & ( (\reg[5][12]~q\ & !\statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[5][12]~q\,
	datac => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[21][12]~q\,
	combout => \Mux35~5_combout\);

-- Location: FF_X24_Y2_N14
\reg[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~12_combout\,
	sload => VCC,
	ena => \reg[20][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[20][12]~q\);

-- Location: FF_X24_Y2_N32
\reg[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~12_combout\,
	sload => VCC,
	ena => \reg[4][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[4][12]~q\);

-- Location: LABCELL_X24_Y2_N45
\Mux35~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~4_combout\ = (!\statusD~input_o\ & ((\reg[4][12]~q\))) # (\statusD~input_o\ & (\reg[20][12]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datab => \ALT_INV_reg[20][12]~q\,
	datac => \ALT_INV_reg[4][12]~q\,
	combout => \Mux35~4_combout\);

-- Location: FF_X24_Y2_N38
\reg[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~12_combout\,
	sload => VCC,
	ena => \reg[7][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[7][12]~q\);

-- Location: FF_X25_Y2_N14
\reg[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~12_combout\,
	sload => VCC,
	ena => \reg[23][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[23][12]~q\);

-- Location: LABCELL_X24_Y2_N39
\Mux35~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~7_combout\ = ( \reg[7][12]~q\ & ( \reg[23][12]~q\ ) ) # ( !\reg[7][12]~q\ & ( \reg[23][12]~q\ & ( \statusD~input_o\ ) ) ) # ( \reg[7][12]~q\ & ( !\reg[23][12]~q\ & ( !\statusD~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[7][12]~q\,
	dataf => \ALT_INV_reg[23][12]~q\,
	combout => \Mux35~7_combout\);

-- Location: LABCELL_X23_Y6_N9
\Abus~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~181_combout\ = ( instr(9) & ( instr(10) & ( \Mux35~7_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux35~6_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux35~5_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux35~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux35~6_combout\,
	datab => \ALT_INV_Mux35~5_combout\,
	datac => \ALT_INV_Mux35~4_combout\,
	datad => \ALT_INV_Mux35~7_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Abus~181_combout\);

-- Location: LABCELL_X23_Y2_N0
\reg[27][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[27][12]~feeder_combout\ = ( \Cbusi~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~12_combout\,
	combout => \reg[27][12]~feeder_combout\);

-- Location: FF_X23_Y2_N2
\reg[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[27][12]~feeder_combout\,
	ena => \reg[27][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[27][12]~q\);

-- Location: FF_X27_Y5_N59
\reg[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~12_combout\,
	sload => VCC,
	ena => \reg[11][0]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[11][12]~q\);

-- Location: LABCELL_X22_Y5_N21
\Mux35~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~11_combout\ = ( \statusD~input_o\ & ( \reg[11][12]~q\ & ( \reg[27][12]~q\ ) ) ) # ( !\statusD~input_o\ & ( \reg[11][12]~q\ ) ) # ( \statusD~input_o\ & ( !\reg[11][12]~q\ & ( \reg[27][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[27][12]~q\,
	datae => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[11][12]~q\,
	combout => \Mux35~11_combout\);

-- Location: FF_X19_Y3_N17
\reg[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~12_combout\,
	sload => VCC,
	ena => \reg[24][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[24][12]~q\);

-- Location: FF_X23_Y5_N41
\reg[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~12_combout\,
	sload => VCC,
	ena => \reg[8][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[8][12]~q\);

-- Location: LABCELL_X22_Y5_N45
\Mux35~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~8_combout\ = ( \reg[8][12]~q\ & ( (!\statusD~input_o\) # (\reg[24][12]~q\) ) ) # ( !\reg[8][12]~q\ & ( (\statusD~input_o\ & \reg[24][12]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[24][12]~q\,
	dataf => \ALT_INV_reg[8][12]~q\,
	combout => \Mux35~8_combout\);

-- Location: LABCELL_X23_Y2_N30
\reg[26][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[26][12]~feeder_combout\ = ( \Cbusi~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~12_combout\,
	combout => \reg[26][12]~feeder_combout\);

-- Location: FF_X23_Y2_N32
\reg[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[26][12]~feeder_combout\,
	ena => \reg[26][0]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[26][12]~q\);

-- Location: FF_X22_Y5_N20
\reg[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~12_combout\,
	sload => VCC,
	ena => \reg[10][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[10][12]~q\);

-- Location: LABCELL_X22_Y5_N9
\Mux35~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~10_combout\ = ( \reg[10][12]~q\ & ( (!\statusD~input_o\) # (\reg[26][12]~q\) ) ) # ( !\reg[10][12]~q\ & ( (\statusD~input_o\ & \reg[26][12]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[26][12]~q\,
	dataf => \ALT_INV_reg[10][12]~q\,
	combout => \Mux35~10_combout\);

-- Location: FF_X23_Y2_N56
\reg[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~12_combout\,
	sload => VCC,
	ena => \reg[25][0]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[25][12]~q\);

-- Location: FF_X22_Y5_N2
\reg[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~12_combout\,
	sload => VCC,
	ena => \reg[9][0]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[9][12]~q\);

-- Location: LABCELL_X23_Y5_N24
\Mux35~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~9_combout\ = ( \reg[9][12]~q\ & ( (!\statusD~input_o\) # (\reg[25][12]~q\) ) ) # ( !\reg[9][12]~q\ & ( (\statusD~input_o\ & \reg[25][12]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[25][12]~q\,
	datae => \ALT_INV_reg[9][12]~q\,
	combout => \Mux35~9_combout\);

-- Location: LABCELL_X22_Y5_N57
\Abus~182\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~182_combout\ = ( instr(9) & ( instr(10) & ( \Mux35~11_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux35~10_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux35~9_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux35~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux35~11_combout\,
	datab => \ALT_INV_Mux35~8_combout\,
	datac => \ALT_INV_Mux35~10_combout\,
	datad => \ALT_INV_Mux35~9_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Abus~182_combout\);

-- Location: FF_X25_Y6_N50
\reg[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~12_combout\,
	sload => VCC,
	ena => \reg[16][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[16][12]~q\);

-- Location: MLABCELL_X25_Y6_N48
\Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~0_combout\ = ( \reg[16][12]~q\ & ( \statusD~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[16][12]~q\,
	combout => \Mux35~0_combout\);

-- Location: FF_X25_Y6_N59
\reg[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~12_combout\,
	sload => VCC,
	ena => \reg[17][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[17][12]~q\);

-- Location: MLABCELL_X25_Y6_N57
\Mux35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~1_combout\ = ( \reg[17][12]~q\ & ( \statusD~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[17][12]~q\,
	combout => \Mux35~1_combout\);

-- Location: LABCELL_X19_Y6_N24
\reg[19][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[19][12]~feeder_combout\ = ( \Cbusi~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~12_combout\,
	combout => \reg[19][12]~feeder_combout\);

-- Location: FF_X19_Y6_N25
\reg[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[19][12]~feeder_combout\,
	ena => \reg[19][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[19][12]~q\);

-- Location: FF_X25_Y6_N41
\reg[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~12_combout\,
	sload => VCC,
	ena => \reg[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[3][12]~q\);

-- Location: MLABCELL_X25_Y6_N39
\Mux35~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~3_combout\ = ( \reg[3][12]~q\ & ( (!\statusD~input_o\) # (\reg[19][12]~q\) ) ) # ( !\reg[3][12]~q\ & ( (\reg[19][12]~q\ & \statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[19][12]~q\,
	datad => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[3][12]~q\,
	combout => \Mux35~3_combout\);

-- Location: FF_X27_Y2_N37
\reg[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~12_combout\,
	sload => VCC,
	ena => \reg[18][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[18][12]~q\);

-- Location: FF_X27_Y2_N8
\reg[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~12_combout\,
	sload => VCC,
	ena => \reg[2][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[2][12]~q\);

-- Location: LABCELL_X27_Y2_N12
\Mux35~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~2_combout\ = ( \reg[18][12]~q\ & ( \reg[2][12]~q\ ) ) # ( !\reg[18][12]~q\ & ( \reg[2][12]~q\ & ( !\statusD~input_o\ ) ) ) # ( \reg[18][12]~q\ & ( !\reg[2][12]~q\ & ( \statusD~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[18][12]~q\,
	dataf => \ALT_INV_reg[2][12]~q\,
	combout => \Mux35~2_combout\);

-- Location: MLABCELL_X25_Y6_N21
\Abus~180\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~180_combout\ = ( instr(9) & ( instr(10) & ( \Mux35~3_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux35~2_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux35~1_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux35~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux35~0_combout\,
	datab => \ALT_INV_Mux35~1_combout\,
	datac => \ALT_INV_Mux35~3_combout\,
	datad => \ALT_INV_Mux35~2_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Abus~180_combout\);

-- Location: LABCELL_X22_Y2_N51
\reg[13][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[13][12]~feeder_combout\ = ( \Cbusi~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~12_combout\,
	combout => \reg[13][12]~feeder_combout\);

-- Location: FF_X22_Y2_N53
\reg[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[13][12]~feeder_combout\,
	ena => \reg[13][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[13][12]~q\);

-- Location: LABCELL_X22_Y2_N42
\reg[29][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[29][12]~feeder_combout\ = ( \Cbusi~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~12_combout\,
	combout => \reg[29][12]~feeder_combout\);

-- Location: FF_X22_Y2_N44
\reg[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[29][12]~feeder_combout\,
	ena => \reg[29][0]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[29][12]~q\);

-- Location: LABCELL_X22_Y2_N12
\Mux35~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~13_combout\ = ( \reg[29][12]~q\ & ( (\reg[13][12]~q\) # (\statusD~input_o\) ) ) # ( !\reg[29][12]~q\ & ( (!\statusD~input_o\ & \reg[13][12]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[13][12]~q\,
	dataf => \ALT_INV_reg[29][12]~q\,
	combout => \Mux35~13_combout\);

-- Location: FF_X25_Y2_N35
\reg[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~12_combout\,
	sload => VCC,
	ena => \reg[30][0]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[30][12]~q\);

-- Location: FF_X27_Y2_N20
\reg[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~12_combout\,
	sload => VCC,
	ena => \reg[14][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[14][12]~q\);

-- Location: LABCELL_X22_Y2_N15
\Mux35~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~14_combout\ = ( \reg[14][12]~q\ & ( (!\statusD~input_o\) # (\reg[30][12]~q\) ) ) # ( !\reg[14][12]~q\ & ( (\reg[30][12]~q\ & \statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[30][12]~q\,
	datab => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[14][12]~q\,
	combout => \Mux35~14_combout\);

-- Location: FF_X22_Y4_N8
\reg[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~12_combout\,
	sload => VCC,
	ena => \reg[15][0]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[15][12]~q\);

-- Location: LABCELL_X22_Y4_N27
\Mux35~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~15_combout\ = ( \statusD~input_o\ & ( \reg[15][12]~q\ & ( \reg[31][12]~q\ ) ) ) # ( !\statusD~input_o\ & ( \reg[15][12]~q\ ) ) # ( \statusD~input_o\ & ( !\reg[15][12]~q\ & ( \reg[31][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[31][12]~q\,
	datae => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[15][12]~q\,
	combout => \Mux35~15_combout\);

-- Location: FF_X19_Y3_N47
\reg[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~12_combout\,
	sload => VCC,
	ena => \reg[28][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[28][12]~q\);

-- Location: MLABCELL_X21_Y2_N54
\reg[12][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[12][12]~feeder_combout\ = ( \Cbusi~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~12_combout\,
	combout => \reg[12][12]~feeder_combout\);

-- Location: FF_X21_Y2_N56
\reg[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[12][12]~feeder_combout\,
	ena => \reg[12][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[12][12]~q\);

-- Location: LABCELL_X22_Y2_N9
\Mux35~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~12_combout\ = ( \reg[12][12]~q\ & ( (!\statusD~input_o\) # (\reg[28][12]~q\) ) ) # ( !\reg[12][12]~q\ & ( (\statusD~input_o\ & \reg[28][12]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[28][12]~q\,
	dataf => \ALT_INV_reg[12][12]~q\,
	combout => \Mux35~12_combout\);

-- Location: LABCELL_X22_Y4_N30
\Abus~183\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~183_combout\ = ( instr(9) & ( instr(10) & ( \Mux35~15_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux35~14_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux35~13_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux35~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux35~13_combout\,
	datab => \ALT_INV_Mux35~14_combout\,
	datac => \ALT_INV_Mux35~15_combout\,
	datad => \ALT_INV_Mux35~12_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Abus~183_combout\);

-- Location: LABCELL_X22_Y5_N3
\Abus~184\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~184_combout\ = ( \Abus~180_combout\ & ( \Abus~183_combout\ & ( (!instr(12) & (((!instr(11))) # (\Abus~181_combout\))) # (instr(12) & (((instr(11)) # (\Abus~182_combout\)))) ) ) ) # ( !\Abus~180_combout\ & ( \Abus~183_combout\ & ( (!instr(12) & 
-- (\Abus~181_combout\ & ((instr(11))))) # (instr(12) & (((instr(11)) # (\Abus~182_combout\)))) ) ) ) # ( \Abus~180_combout\ & ( !\Abus~183_combout\ & ( (!instr(12) & (((!instr(11))) # (\Abus~181_combout\))) # (instr(12) & (((\Abus~182_combout\ & 
-- !instr(11))))) ) ) ) # ( !\Abus~180_combout\ & ( !\Abus~183_combout\ & ( (!instr(12) & (\Abus~181_combout\ & ((instr(11))))) # (instr(12) & (((\Abus~182_combout\ & !instr(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~181_combout\,
	datab => ALT_INV_instr(12),
	datac => \ALT_INV_Abus~182_combout\,
	datad => ALT_INV_instr(11),
	datae => \ALT_INV_Abus~180_combout\,
	dataf => \ALT_INV_Abus~183_combout\,
	combout => \Abus~184_combout\);

-- Location: LABCELL_X22_Y5_N27
\Abus~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~185_combout\ = ( \micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[11][12]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[10][12]~q\ ) ) ) # ( \micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( 
-- \reg[9][12]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( \reg[8][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[10][12]~q\,
	datab => \ALT_INV_reg[9][12]~q\,
	datac => \ALT_INV_reg[11][12]~q\,
	datad => \ALT_INV_reg[8][12]~q\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_micro_inst[29]~input_o\,
	combout => \Abus~185_combout\);

-- Location: LABCELL_X22_Y2_N54
\Abus~186\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~186_combout\ = ( \micro_inst[28]~input_o\ & ( \reg[14][12]~q\ & ( (!\micro_inst[29]~input_o\ & (\reg[13][12]~q\)) # (\micro_inst[29]~input_o\ & ((\reg[15][12]~q\))) ) ) ) # ( !\micro_inst[28]~input_o\ & ( \reg[14][12]~q\ & ( (\reg[12][12]~q\) # 
-- (\micro_inst[29]~input_o\) ) ) ) # ( \micro_inst[28]~input_o\ & ( !\reg[14][12]~q\ & ( (!\micro_inst[29]~input_o\ & (\reg[13][12]~q\)) # (\micro_inst[29]~input_o\ & ((\reg[15][12]~q\))) ) ) ) # ( !\micro_inst[28]~input_o\ & ( !\reg[14][12]~q\ & ( 
-- (!\micro_inst[29]~input_o\ & \reg[12][12]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000111011100111111001111110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[13][12]~q\,
	datab => \ALT_INV_micro_inst[29]~input_o\,
	datac => \ALT_INV_reg[12][12]~q\,
	datad => \ALT_INV_reg[15][12]~q\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_reg[14][12]~q\,
	combout => \Abus~186_combout\);

-- Location: LABCELL_X24_Y2_N15
\Abus~192\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~192_combout\ = ( \reg[6][12]~q\ & ( \reg[4][12]~q\ & ( (!\micro_inst[28]~input_o\) # ((!\micro_inst[29]~input_o\ & ((\reg[5][12]~q\))) # (\micro_inst[29]~input_o\ & (\reg[7][12]~q\))) ) ) ) # ( !\reg[6][12]~q\ & ( \reg[4][12]~q\ & ( 
-- (!\micro_inst[28]~input_o\ & (((!\micro_inst[29]~input_o\)))) # (\micro_inst[28]~input_o\ & ((!\micro_inst[29]~input_o\ & ((\reg[5][12]~q\))) # (\micro_inst[29]~input_o\ & (\reg[7][12]~q\)))) ) ) ) # ( \reg[6][12]~q\ & ( !\reg[4][12]~q\ & ( 
-- (!\micro_inst[28]~input_o\ & (((\micro_inst[29]~input_o\)))) # (\micro_inst[28]~input_o\ & ((!\micro_inst[29]~input_o\ & ((\reg[5][12]~q\))) # (\micro_inst[29]~input_o\ & (\reg[7][12]~q\)))) ) ) ) # ( !\reg[6][12]~q\ & ( !\reg[4][12]~q\ & ( 
-- (\micro_inst[28]~input_o\ & ((!\micro_inst[29]~input_o\ & ((\reg[5][12]~q\))) # (\micro_inst[29]~input_o\ & (\reg[7][12]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[7][12]~q\,
	datab => \ALT_INV_micro_inst[28]~input_o\,
	datac => \ALT_INV_micro_inst[29]~input_o\,
	datad => \ALT_INV_reg[5][12]~q\,
	datae => \ALT_INV_reg[6][12]~q\,
	dataf => \ALT_INV_reg[4][12]~q\,
	combout => \Abus~192_combout\);

-- Location: LABCELL_X27_Y2_N57
\Abus~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~193_combout\ = ( \reg[3][12]~q\ & ( \reg[2][12]~q\ & ( (!\micro_inst[30]~input_o\) # (\Abus~192_combout\) ) ) ) # ( !\reg[3][12]~q\ & ( \reg[2][12]~q\ & ( (!\micro_inst[30]~input_o\ & (!\micro_inst[28]~input_o\)) # (\micro_inst[30]~input_o\ & 
-- ((\Abus~192_combout\))) ) ) ) # ( \reg[3][12]~q\ & ( !\reg[2][12]~q\ & ( (!\micro_inst[30]~input_o\ & (\micro_inst[28]~input_o\)) # (\micro_inst[30]~input_o\ & ((\Abus~192_combout\))) ) ) ) # ( !\reg[3][12]~q\ & ( !\reg[2][12]~q\ & ( 
-- (\micro_inst[30]~input_o\ & \Abus~192_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001110100011110001011100010111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[28]~input_o\,
	datab => \ALT_INV_micro_inst[30]~input_o\,
	datac => \ALT_INV_Abus~192_combout\,
	datae => \ALT_INV_reg[3][12]~q\,
	dataf => \ALT_INV_reg[2][12]~q\,
	combout => \Abus~193_combout\);

-- Location: LABCELL_X23_Y2_N51
\Abus~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~189_combout\ = ( \reg[25][12]~q\ & ( \reg[19][12]~q\ & ( (!\micro_inst[29]~input_o\ & (((\micro_inst[31]~input_o\)) # (\reg[17][12]~q\))) # (\micro_inst[29]~input_o\ & (((!\micro_inst[31]~input_o\) # (\reg[27][12]~q\)))) ) ) ) # ( !\reg[25][12]~q\ & 
-- ( \reg[19][12]~q\ & ( (!\micro_inst[29]~input_o\ & (\reg[17][12]~q\ & (!\micro_inst[31]~input_o\))) # (\micro_inst[29]~input_o\ & (((!\micro_inst[31]~input_o\) # (\reg[27][12]~q\)))) ) ) ) # ( \reg[25][12]~q\ & ( !\reg[19][12]~q\ & ( 
-- (!\micro_inst[29]~input_o\ & (((\micro_inst[31]~input_o\)) # (\reg[17][12]~q\))) # (\micro_inst[29]~input_o\ & (((\micro_inst[31]~input_o\ & \reg[27][12]~q\)))) ) ) ) # ( !\reg[25][12]~q\ & ( !\reg[19][12]~q\ & ( (!\micro_inst[29]~input_o\ & 
-- (\reg[17][12]~q\ & (!\micro_inst[31]~input_o\))) # (\micro_inst[29]~input_o\ & (((\micro_inst[31]~input_o\ & \reg[27][12]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[17][12]~q\,
	datab => \ALT_INV_micro_inst[29]~input_o\,
	datac => \ALT_INV_micro_inst[31]~input_o\,
	datad => \ALT_INV_reg[27][12]~q\,
	datae => \ALT_INV_reg[25][12]~q\,
	dataf => \ALT_INV_reg[19][12]~q\,
	combout => \Abus~189_combout\);

-- Location: LABCELL_X22_Y2_N3
\Abus~188\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~188_combout\ = ( \reg[22][12]~q\ & ( \reg[30][12]~q\ & ( ((!\micro_inst[31]~input_o\ & (\reg[20][12]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[28][12]~q\)))) # (\micro_inst[29]~input_o\) ) ) ) # ( !\reg[22][12]~q\ & ( \reg[30][12]~q\ & ( 
-- (!\micro_inst[29]~input_o\ & ((!\micro_inst[31]~input_o\ & (\reg[20][12]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[28][12]~q\))))) # (\micro_inst[29]~input_o\ & (((\micro_inst[31]~input_o\)))) ) ) ) # ( \reg[22][12]~q\ & ( !\reg[30][12]~q\ & ( 
-- (!\micro_inst[29]~input_o\ & ((!\micro_inst[31]~input_o\ & (\reg[20][12]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[28][12]~q\))))) # (\micro_inst[29]~input_o\ & (((!\micro_inst[31]~input_o\)))) ) ) ) # ( !\reg[22][12]~q\ & ( !\reg[30][12]~q\ & ( 
-- (!\micro_inst[29]~input_o\ & ((!\micro_inst[31]~input_o\ & (\reg[20][12]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[28][12]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[20][12]~q\,
	datab => \ALT_INV_reg[28][12]~q\,
	datac => \ALT_INV_micro_inst[29]~input_o\,
	datad => \ALT_INV_micro_inst[31]~input_o\,
	datae => \ALT_INV_reg[22][12]~q\,
	dataf => \ALT_INV_reg[30][12]~q\,
	combout => \Abus~188_combout\);

-- Location: LABCELL_X23_Y2_N57
\Abus~190\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~190_combout\ = ( \reg[29][12]~q\ & ( \micro_inst[29]~input_o\ & ( (!\micro_inst[31]~input_o\ & ((\reg[23][12]~q\))) # (\micro_inst[31]~input_o\ & (\reg[31][12]~q\)) ) ) ) # ( !\reg[29][12]~q\ & ( \micro_inst[29]~input_o\ & ( 
-- (!\micro_inst[31]~input_o\ & ((\reg[23][12]~q\))) # (\micro_inst[31]~input_o\ & (\reg[31][12]~q\)) ) ) ) # ( \reg[29][12]~q\ & ( !\micro_inst[29]~input_o\ & ( (\reg[21][12]~q\) # (\micro_inst[31]~input_o\) ) ) ) # ( !\reg[29][12]~q\ & ( 
-- !\micro_inst[29]~input_o\ & ( (!\micro_inst[31]~input_o\ & \reg[21][12]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[31][12]~q\,
	datab => \ALT_INV_micro_inst[31]~input_o\,
	datac => \ALT_INV_reg[23][12]~q\,
	datad => \ALT_INV_reg[21][12]~q\,
	datae => \ALT_INV_reg[29][12]~q\,
	dataf => \ALT_INV_micro_inst[29]~input_o\,
	combout => \Abus~190_combout\);

-- Location: MLABCELL_X25_Y2_N0
\Abus~187\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~187_combout\ = ( \reg[24][12]~q\ & ( \reg[26][12]~q\ & ( ((!\micro_inst[29]~input_o\ & ((\reg[16][12]~q\))) # (\micro_inst[29]~input_o\ & (\reg[18][12]~q\))) # (\micro_inst[31]~input_o\) ) ) ) # ( !\reg[24][12]~q\ & ( \reg[26][12]~q\ & ( 
-- (!\micro_inst[29]~input_o\ & (((!\micro_inst[31]~input_o\ & \reg[16][12]~q\)))) # (\micro_inst[29]~input_o\ & (((\micro_inst[31]~input_o\)) # (\reg[18][12]~q\))) ) ) ) # ( \reg[24][12]~q\ & ( !\reg[26][12]~q\ & ( (!\micro_inst[29]~input_o\ & 
-- (((\reg[16][12]~q\) # (\micro_inst[31]~input_o\)))) # (\micro_inst[29]~input_o\ & (\reg[18][12]~q\ & (!\micro_inst[31]~input_o\))) ) ) ) # ( !\reg[24][12]~q\ & ( !\reg[26][12]~q\ & ( (!\micro_inst[31]~input_o\ & ((!\micro_inst[29]~input_o\ & 
-- ((\reg[16][12]~q\))) # (\micro_inst[29]~input_o\ & (\reg[18][12]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[18][12]~q\,
	datab => \ALT_INV_micro_inst[29]~input_o\,
	datac => \ALT_INV_micro_inst[31]~input_o\,
	datad => \ALT_INV_reg[16][12]~q\,
	datae => \ALT_INV_reg[24][12]~q\,
	dataf => \ALT_INV_reg[26][12]~q\,
	combout => \Abus~187_combout\);

-- Location: LABCELL_X23_Y2_N18
\Abus~191\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~191_combout\ = ( \Abus~190_combout\ & ( \Abus~187_combout\ & ( (!\micro_inst[30]~input_o\ & (((!\micro_inst[28]~input_o\)) # (\Abus~189_combout\))) # (\micro_inst[30]~input_o\ & (((\micro_inst[28]~input_o\) # (\Abus~188_combout\)))) ) ) ) # ( 
-- !\Abus~190_combout\ & ( \Abus~187_combout\ & ( (!\micro_inst[30]~input_o\ & (((!\micro_inst[28]~input_o\)) # (\Abus~189_combout\))) # (\micro_inst[30]~input_o\ & (((\Abus~188_combout\ & !\micro_inst[28]~input_o\)))) ) ) ) # ( \Abus~190_combout\ & ( 
-- !\Abus~187_combout\ & ( (!\micro_inst[30]~input_o\ & (\Abus~189_combout\ & ((\micro_inst[28]~input_o\)))) # (\micro_inst[30]~input_o\ & (((\micro_inst[28]~input_o\) # (\Abus~188_combout\)))) ) ) ) # ( !\Abus~190_combout\ & ( !\Abus~187_combout\ & ( 
-- (!\micro_inst[30]~input_o\ & (\Abus~189_combout\ & ((\micro_inst[28]~input_o\)))) # (\micro_inst[30]~input_o\ & (((\Abus~188_combout\ & !\micro_inst[28]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~189_combout\,
	datab => \ALT_INV_Abus~188_combout\,
	datac => \ALT_INV_micro_inst[30]~input_o\,
	datad => \ALT_INV_micro_inst[28]~input_o\,
	datae => \ALT_INV_Abus~190_combout\,
	dataf => \ALT_INV_Abus~187_combout\,
	combout => \Abus~191_combout\);

-- Location: LABCELL_X22_Y2_N6
\Abus~194\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~194_combout\ = ( \Abus~191_combout\ & ( ((!\micro_inst[31]~input_o\ & ((\Abus~193_combout\))) # (\micro_inst[31]~input_o\ & (\Abus~186_combout\))) # (\micro_inst[32]~input_o\) ) ) # ( !\Abus~191_combout\ & ( (!\micro_inst[32]~input_o\ & 
-- ((!\micro_inst[31]~input_o\ & ((\Abus~193_combout\))) # (\micro_inst[31]~input_o\ & (\Abus~186_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000100010000111111011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~186_combout\,
	datab => \ALT_INV_micro_inst[32]~input_o\,
	datac => \ALT_INV_Abus~193_combout\,
	datad => \ALT_INV_micro_inst[31]~input_o\,
	dataf => \ALT_INV_Abus~191_combout\,
	combout => \Abus~194_combout\);

-- Location: LABCELL_X17_Y4_N42
\Abus~195\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~195_combout\ = ( \Abus[6]~7_combout\ & ( (!\micro_inst[27]~input_o\ & ((\Abus~185_combout\))) # (\micro_inst[27]~input_o\ & (\Abus~184_combout\)) ) ) # ( !\Abus[6]~7_combout\ & ( (!\micro_inst[27]~input_o\ & ((\Abus~194_combout\))) # 
-- (\micro_inst[27]~input_o\ & (\Abus~184_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000111010001110100010001110111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~184_combout\,
	datab => \ALT_INV_micro_inst[27]~input_o\,
	datac => \ALT_INV_Abus~185_combout\,
	datad => \ALT_INV_Abus~194_combout\,
	datae => \ALT_INV_Abus[6]~7_combout\,
	combout => \Abus~195_combout\);

-- Location: LABCELL_X19_Y8_N15
\Abus[12]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus[12]~SCLR_LUT_combout\ = ( !\Abus[6]~19_combout\ & ( \Abus~195_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Abus[6]~19_combout\,
	dataf => \ALT_INV_Abus~195_combout\,
	combout => \Abus[12]~SCLR_LUT_combout\);

-- Location: FF_X2_Y7_N38
\Abus[12]~_Duplicate_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Abus[12]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Abus[12]~_Duplicate_3_q\);

-- Location: LABCELL_X17_Y3_N15
\reg[14][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[14][13]~feeder_combout\ = ( \Cbusi~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~13_combout\,
	combout => \reg[14][13]~feeder_combout\);

-- Location: FF_X17_Y3_N17
\reg[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[14][13]~feeder_combout\,
	ena => \reg[14][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[14][13]~q\);

-- Location: FF_X19_Y3_N41
\reg[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~13_combout\,
	sload => VCC,
	ena => \reg[12][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[12][13]~q\);

-- Location: LABCELL_X16_Y4_N21
\reg[15][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[15][13]~feeder_combout\ = ( \Cbusi~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~13_combout\,
	combout => \reg[15][13]~feeder_combout\);

-- Location: FF_X16_Y4_N23
\reg[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[15][13]~feeder_combout\,
	ena => \reg[15][0]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[15][13]~q\);

-- Location: FF_X12_Y3_N14
\reg[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~13_combout\,
	sload => VCC,
	ena => \reg[13][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[13][13]~q\);

-- Location: MLABCELL_X15_Y3_N21
\Abus~202\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~202_combout\ = ( \micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[15][13]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[14][13]~q\ ) ) ) # ( \micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( 
-- \reg[13][13]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( \reg[12][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[14][13]~q\,
	datab => \ALT_INV_reg[12][13]~q\,
	datac => \ALT_INV_reg[15][13]~q\,
	datad => \ALT_INV_reg[13][13]~q\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_micro_inst[29]~input_o\,
	combout => \Abus~202_combout\);

-- Location: FF_X19_Y3_N2
\reg[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~13_combout\,
	sload => VCC,
	ena => \reg[28][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[28][13]~q\);

-- Location: FF_X12_Y3_N50
\reg[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~13_combout\,
	sload => VCC,
	ena => \reg[16][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[16][13]~q\);

-- Location: FF_X15_Y3_N38
\reg[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~13_combout\,
	sload => VCC,
	ena => \reg[20][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[20][13]~q\);

-- Location: FF_X19_Y3_N56
\reg[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~13_combout\,
	sload => VCC,
	ena => \reg[24][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[24][13]~q\);

-- Location: LABCELL_X19_Y3_N57
\Abus~203\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~203_combout\ = ( \reg[24][13]~q\ & ( \micro_inst[30]~input_o\ & ( (!\micro_inst[31]~input_o\ & ((\reg[20][13]~q\))) # (\micro_inst[31]~input_o\ & (\reg[28][13]~q\)) ) ) ) # ( !\reg[24][13]~q\ & ( \micro_inst[30]~input_o\ & ( 
-- (!\micro_inst[31]~input_o\ & ((\reg[20][13]~q\))) # (\micro_inst[31]~input_o\ & (\reg[28][13]~q\)) ) ) ) # ( \reg[24][13]~q\ & ( !\micro_inst[30]~input_o\ & ( (\reg[16][13]~q\) # (\micro_inst[31]~input_o\) ) ) ) # ( !\reg[24][13]~q\ & ( 
-- !\micro_inst[30]~input_o\ & ( (!\micro_inst[31]~input_o\ & \reg[16][13]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[28][13]~q\,
	datab => \ALT_INV_micro_inst[31]~input_o\,
	datac => \ALT_INV_reg[16][13]~q\,
	datad => \ALT_INV_reg[20][13]~q\,
	datae => \ALT_INV_reg[24][13]~q\,
	dataf => \ALT_INV_micro_inst[30]~input_o\,
	combout => \Abus~203_combout\);

-- Location: FF_X15_Y4_N2
\reg[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~13_combout\,
	sload => VCC,
	ena => \reg[23][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[23][13]~q\);

-- Location: FF_X19_Y6_N17
\reg[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~13_combout\,
	sload => VCC,
	ena => \reg[19][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[19][13]~q\);

-- Location: LABCELL_X16_Y4_N45
\reg[27][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[27][13]~feeder_combout\ = ( \Cbusi~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~13_combout\,
	combout => \reg[27][13]~feeder_combout\);

-- Location: FF_X16_Y4_N47
\reg[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[27][13]~feeder_combout\,
	ena => \reg[27][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[27][13]~q\);

-- Location: MLABCELL_X15_Y4_N33
\Abus~206\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~206_combout\ = ( \reg[19][13]~q\ & ( \reg[27][13]~q\ & ( (!\micro_inst[30]~input_o\) # ((!\micro_inst[31]~input_o\ & (\reg[23][13]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[31][13]~q\)))) ) ) ) # ( !\reg[19][13]~q\ & ( \reg[27][13]~q\ & ( 
-- (!\micro_inst[31]~input_o\ & (\reg[23][13]~q\ & (\micro_inst[30]~input_o\))) # (\micro_inst[31]~input_o\ & (((!\micro_inst[30]~input_o\) # (\reg[31][13]~q\)))) ) ) ) # ( \reg[19][13]~q\ & ( !\reg[27][13]~q\ & ( (!\micro_inst[31]~input_o\ & 
-- (((!\micro_inst[30]~input_o\)) # (\reg[23][13]~q\))) # (\micro_inst[31]~input_o\ & (((\micro_inst[30]~input_o\ & \reg[31][13]~q\)))) ) ) ) # ( !\reg[19][13]~q\ & ( !\reg[27][13]~q\ & ( (\micro_inst[30]~input_o\ & ((!\micro_inst[31]~input_o\ & 
-- (\reg[23][13]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[31][13]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111110001001100011100110100001101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[23][13]~q\,
	datab => \ALT_INV_micro_inst[31]~input_o\,
	datac => \ALT_INV_micro_inst[30]~input_o\,
	datad => \ALT_INV_reg[31][13]~q\,
	datae => \ALT_INV_reg[19][13]~q\,
	dataf => \ALT_INV_reg[27][13]~q\,
	combout => \Abus~206_combout\);

-- Location: FF_X16_Y5_N59
\reg[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~13_combout\,
	sload => VCC,
	ena => \reg[26][0]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[26][13]~q\);

-- Location: FF_X18_Y3_N14
\reg[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~13_combout\,
	sload => VCC,
	ena => \reg[22][0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[22][13]~q\);

-- Location: FF_X18_Y3_N56
\reg[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~13_combout\,
	sload => VCC,
	ena => \reg[18][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[18][13]~q\);

-- Location: FF_X18_Y3_N20
\reg[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~13_combout\,
	sload => VCC,
	ena => \reg[30][0]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[30][13]~q\);

-- Location: LABCELL_X18_Y3_N45
\Abus~204\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~204_combout\ = ( \reg[18][13]~q\ & ( \reg[30][13]~q\ & ( (!\micro_inst[30]~input_o\ & (((!\micro_inst[31]~input_o\)) # (\reg[26][13]~q\))) # (\micro_inst[30]~input_o\ & (((\micro_inst[31]~input_o\) # (\reg[22][13]~q\)))) ) ) ) # ( !\reg[18][13]~q\ & 
-- ( \reg[30][13]~q\ & ( (!\micro_inst[30]~input_o\ & (\reg[26][13]~q\ & ((\micro_inst[31]~input_o\)))) # (\micro_inst[30]~input_o\ & (((\micro_inst[31]~input_o\) # (\reg[22][13]~q\)))) ) ) ) # ( \reg[18][13]~q\ & ( !\reg[30][13]~q\ & ( 
-- (!\micro_inst[30]~input_o\ & (((!\micro_inst[31]~input_o\)) # (\reg[26][13]~q\))) # (\micro_inst[30]~input_o\ & (((\reg[22][13]~q\ & !\micro_inst[31]~input_o\)))) ) ) ) # ( !\reg[18][13]~q\ & ( !\reg[30][13]~q\ & ( (!\micro_inst[30]~input_o\ & 
-- (\reg[26][13]~q\ & ((\micro_inst[31]~input_o\)))) # (\micro_inst[30]~input_o\ & (((\reg[22][13]~q\ & !\micro_inst[31]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[30]~input_o\,
	datab => \ALT_INV_reg[26][13]~q\,
	datac => \ALT_INV_reg[22][13]~q\,
	datad => \ALT_INV_micro_inst[31]~input_o\,
	datae => \ALT_INV_reg[18][13]~q\,
	dataf => \ALT_INV_reg[30][13]~q\,
	combout => \Abus~204_combout\);

-- Location: LABCELL_X13_Y3_N24
\reg[29][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[29][13]~feeder_combout\ = ( \Cbusi~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~13_combout\,
	combout => \reg[29][13]~feeder_combout\);

-- Location: FF_X13_Y3_N26
\reg[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[29][13]~feeder_combout\,
	ena => \reg[29][0]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[29][13]~q\);

-- Location: LABCELL_X13_Y3_N6
\reg[25][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[25][13]~feeder_combout\ = ( \Cbusi~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~13_combout\,
	combout => \reg[25][13]~feeder_combout\);

-- Location: FF_X13_Y3_N8
\reg[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[25][13]~feeder_combout\,
	ena => \reg[25][0]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[25][13]~q\);

-- Location: LABCELL_X13_Y3_N36
\reg[17][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[17][13]~feeder_combout\ = ( \Cbusi~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~13_combout\,
	combout => \reg[17][13]~feeder_combout\);

-- Location: FF_X13_Y3_N38
\reg[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[17][13]~feeder_combout\,
	ena => \reg[17][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[17][13]~q\);

-- Location: FF_X12_Y6_N29
\reg[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~13_combout\,
	sload => VCC,
	ena => \reg[21][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[21][13]~q\);

-- Location: LABCELL_X13_Y3_N42
\Abus~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~205_combout\ = ( \reg[17][13]~q\ & ( \reg[21][13]~q\ & ( (!\micro_inst[31]~input_o\) # ((!\micro_inst[30]~input_o\ & ((\reg[25][13]~q\))) # (\micro_inst[30]~input_o\ & (\reg[29][13]~q\))) ) ) ) # ( !\reg[17][13]~q\ & ( \reg[21][13]~q\ & ( 
-- (!\micro_inst[30]~input_o\ & (((\reg[25][13]~q\ & \micro_inst[31]~input_o\)))) # (\micro_inst[30]~input_o\ & (((!\micro_inst[31]~input_o\)) # (\reg[29][13]~q\))) ) ) ) # ( \reg[17][13]~q\ & ( !\reg[21][13]~q\ & ( (!\micro_inst[30]~input_o\ & 
-- (((!\micro_inst[31]~input_o\) # (\reg[25][13]~q\)))) # (\micro_inst[30]~input_o\ & (\reg[29][13]~q\ & ((\micro_inst[31]~input_o\)))) ) ) ) # ( !\reg[17][13]~q\ & ( !\reg[21][13]~q\ & ( (\micro_inst[31]~input_o\ & ((!\micro_inst[30]~input_o\ & 
-- ((\reg[25][13]~q\))) # (\micro_inst[30]~input_o\ & (\reg[29][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[29][13]~q\,
	datab => \ALT_INV_reg[25][13]~q\,
	datac => \ALT_INV_micro_inst[30]~input_o\,
	datad => \ALT_INV_micro_inst[31]~input_o\,
	datae => \ALT_INV_reg[17][13]~q\,
	dataf => \ALT_INV_reg[21][13]~q\,
	combout => \Abus~205_combout\);

-- Location: MLABCELL_X15_Y3_N3
\Abus~207\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~207_combout\ = ( \micro_inst[28]~input_o\ & ( \Abus~205_combout\ & ( (!\micro_inst[29]~input_o\) # (\Abus~206_combout\) ) ) ) # ( !\micro_inst[28]~input_o\ & ( \Abus~205_combout\ & ( (!\micro_inst[29]~input_o\ & (\Abus~203_combout\)) # 
-- (\micro_inst[29]~input_o\ & ((\Abus~204_combout\))) ) ) ) # ( \micro_inst[28]~input_o\ & ( !\Abus~205_combout\ & ( (\Abus~206_combout\ & \micro_inst[29]~input_o\) ) ) ) # ( !\micro_inst[28]~input_o\ & ( !\Abus~205_combout\ & ( (!\micro_inst[29]~input_o\ & 
-- (\Abus~203_combout\)) # (\micro_inst[29]~input_o\ & ((\Abus~204_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111000000000011001101010101000011111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~203_combout\,
	datab => \ALT_INV_Abus~206_combout\,
	datac => \ALT_INV_Abus~204_combout\,
	datad => \ALT_INV_micro_inst[29]~input_o\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_Abus~205_combout\,
	combout => \Abus~207_combout\);

-- Location: MLABCELL_X15_Y5_N57
\reg[2][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[2][13]~feeder_combout\ = ( \Cbusi~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~13_combout\,
	combout => \reg[2][13]~feeder_combout\);

-- Location: FF_X15_Y5_N59
\reg[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[2][13]~feeder_combout\,
	ena => \reg[2][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[2][13]~q\);

-- Location: FF_X12_Y3_N20
\reg[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~13_combout\,
	sload => VCC,
	ena => \reg[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[3][13]~q\);

-- Location: FF_X15_Y3_N2
\reg[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~13_combout\,
	sload => VCC,
	ena => \reg[7][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[7][13]~q\);

-- Location: FF_X12_Y6_N17
\reg[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~13_combout\,
	sload => VCC,
	ena => \reg[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[5][13]~q\);

-- Location: FF_X15_Y3_N44
\reg[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~13_combout\,
	sload => VCC,
	ena => \reg[4][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[4][13]~q\);

-- Location: LABCELL_X11_Y3_N36
\reg[6][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[6][13]~feeder_combout\ = ( \Cbusi~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~13_combout\,
	combout => \reg[6][13]~feeder_combout\);

-- Location: FF_X11_Y3_N38
\reg[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[6][13]~feeder_combout\,
	ena => \reg[6][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[6][13]~q\);

-- Location: MLABCELL_X15_Y3_N9
\Abus~208\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~208_combout\ = ( \micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[7][13]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[6][13]~q\ ) ) ) # ( \micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( 
-- \reg[5][13]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( \reg[4][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[7][13]~q\,
	datab => \ALT_INV_reg[5][13]~q\,
	datac => \ALT_INV_reg[4][13]~q\,
	datad => \ALT_INV_reg[6][13]~q\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_micro_inst[29]~input_o\,
	combout => \Abus~208_combout\);

-- Location: MLABCELL_X15_Y3_N30
\Abus~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~209_combout\ = ( \micro_inst[30]~input_o\ & ( \Abus~208_combout\ ) ) # ( !\micro_inst[30]~input_o\ & ( \Abus~208_combout\ & ( (!\micro_inst[28]~input_o\ & (\reg[2][13]~q\)) # (\micro_inst[28]~input_o\ & ((\reg[3][13]~q\))) ) ) ) # ( 
-- !\micro_inst[30]~input_o\ & ( !\Abus~208_combout\ & ( (!\micro_inst[28]~input_o\ & (\reg[2][13]~q\)) # (\micro_inst[28]~input_o\ & ((\reg[3][13]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000000000000000100111001001111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[28]~input_o\,
	datab => \ALT_INV_reg[2][13]~q\,
	datac => \ALT_INV_reg[3][13]~q\,
	datae => \ALT_INV_micro_inst[30]~input_o\,
	dataf => \ALT_INV_Abus~208_combout\,
	combout => \Abus~209_combout\);

-- Location: MLABCELL_X15_Y3_N51
\Abus~210\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~210_combout\ = ( \Abus~207_combout\ & ( \Abus~209_combout\ & ( (!\micro_inst[31]~input_o\) # ((\Abus~202_combout\) # (\micro_inst[32]~input_o\)) ) ) ) # ( !\Abus~207_combout\ & ( \Abus~209_combout\ & ( (!\micro_inst[32]~input_o\ & 
-- ((!\micro_inst[31]~input_o\) # (\Abus~202_combout\))) ) ) ) # ( \Abus~207_combout\ & ( !\Abus~209_combout\ & ( ((\micro_inst[31]~input_o\ & \Abus~202_combout\)) # (\micro_inst[32]~input_o\) ) ) ) # ( !\Abus~207_combout\ & ( !\Abus~209_combout\ & ( 
-- (\micro_inst[31]~input_o\ & (!\micro_inst[32]~input_o\ & \Abus~202_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000011110101111110100000111100001010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[31]~input_o\,
	datac => \ALT_INV_micro_inst[32]~input_o\,
	datad => \ALT_INV_Abus~202_combout\,
	datae => \ALT_INV_Abus~207_combout\,
	dataf => \ALT_INV_Abus~209_combout\,
	combout => \Abus~210_combout\);

-- Location: LABCELL_X13_Y3_N15
\Mux34~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~4_combout\ = ( \reg[17][13]~q\ & ( \statusD~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_reg[17][13]~q\,
	dataf => \ALT_INV_statusD~input_o\,
	combout => \Mux34~4_combout\);

-- Location: FF_X16_Y3_N23
\reg[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~13_combout\,
	sload => VCC,
	ena => \reg[9][0]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[9][13]~q\);

-- Location: LABCELL_X13_Y3_N48
\Mux34~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~6_combout\ = ( \reg[25][13]~q\ & ( (\reg[9][13]~q\) # (\statusD~input_o\) ) ) # ( !\reg[25][13]~q\ & ( (!\statusD~input_o\ & \reg[9][13]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[9][13]~q\,
	dataf => \ALT_INV_reg[25][13]~q\,
	combout => \Mux34~6_combout\);

-- Location: LABCELL_X12_Y3_N54
\Mux34~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~7_combout\ = ( \reg[29][13]~q\ & ( (\reg[13][13]~q\) # (\statusD~input_o\) ) ) # ( !\reg[29][13]~q\ & ( (!\statusD~input_o\ & \reg[13][13]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datab => \ALT_INV_reg[13][13]~q\,
	dataf => \ALT_INV_reg[29][13]~q\,
	combout => \Mux34~7_combout\);

-- Location: LABCELL_X13_Y3_N18
\Mux34~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~5_combout\ = ( \reg[21][13]~q\ & ( (\reg[5][13]~q\) # (\statusD~input_o\) ) ) # ( !\reg[21][13]~q\ & ( (!\statusD~input_o\ & \reg[5][13]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[5][13]~q\,
	dataf => \ALT_INV_reg[21][13]~q\,
	combout => \Mux34~5_combout\);

-- Location: LABCELL_X12_Y3_N0
\Abus~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~197_combout\ = ( instr(11) & ( instr(12) & ( \Mux34~7_combout\ ) ) ) # ( !instr(11) & ( instr(12) & ( \Mux34~6_combout\ ) ) ) # ( instr(11) & ( !instr(12) & ( \Mux34~5_combout\ ) ) ) # ( !instr(11) & ( !instr(12) & ( \Mux34~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux34~4_combout\,
	datab => \ALT_INV_Mux34~6_combout\,
	datac => \ALT_INV_Mux34~7_combout\,
	datad => \ALT_INV_Mux34~5_combout\,
	datae => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \Abus~197_combout\);

-- Location: LABCELL_X17_Y3_N36
\Mux34~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~11_combout\ = ( \reg[30][13]~q\ & ( (\statusD~input_o\) # (\reg[14][13]~q\) ) ) # ( !\reg[30][13]~q\ & ( (\reg[14][13]~q\ & !\statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[14][13]~q\,
	datac => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[30][13]~q\,
	combout => \Mux34~11_combout\);

-- Location: LABCELL_X12_Y3_N9
\Mux34~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~9_combout\ = ( \reg[6][13]~q\ & ( (!\statusD~input_o\) # (\reg[22][13]~q\) ) ) # ( !\reg[6][13]~q\ & ( (\statusD~input_o\ & \reg[22][13]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[22][13]~q\,
	dataf => \ALT_INV_reg[6][13]~q\,
	combout => \Mux34~9_combout\);

-- Location: MLABCELL_X15_Y3_N12
\Mux34~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~8_combout\ = ( \reg[2][13]~q\ & ( (!\statusD~input_o\) # (\reg[18][13]~q\) ) ) # ( !\reg[2][13]~q\ & ( (\statusD~input_o\ & \reg[18][13]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[18][13]~q\,
	dataf => \ALT_INV_reg[2][13]~q\,
	combout => \Mux34~8_combout\);

-- Location: FF_X16_Y3_N59
\reg[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~13_combout\,
	sload => VCC,
	ena => \reg[10][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[10][13]~q\);

-- Location: LABCELL_X16_Y3_N54
\Mux34~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~10_combout\ = ( \reg[10][13]~q\ & ( \reg[26][13]~q\ ) ) # ( !\reg[10][13]~q\ & ( \reg[26][13]~q\ & ( \statusD~input_o\ ) ) ) # ( \reg[10][13]~q\ & ( !\reg[26][13]~q\ & ( !\statusD~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[10][13]~q\,
	dataf => \ALT_INV_reg[26][13]~q\,
	combout => \Mux34~10_combout\);

-- Location: LABCELL_X12_Y3_N45
\Abus~198\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~198_combout\ = ( instr(11) & ( instr(12) & ( \Mux34~11_combout\ ) ) ) # ( !instr(11) & ( instr(12) & ( \Mux34~10_combout\ ) ) ) # ( instr(11) & ( !instr(12) & ( \Mux34~9_combout\ ) ) ) # ( !instr(11) & ( !instr(12) & ( \Mux34~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux34~11_combout\,
	datab => \ALT_INV_Mux34~9_combout\,
	datac => \ALT_INV_Mux34~8_combout\,
	datad => \ALT_INV_Mux34~10_combout\,
	datae => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \Abus~198_combout\);

-- Location: MLABCELL_X15_Y3_N15
\Mux34~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~1_combout\ = ( \reg[4][13]~q\ & ( (!\statusD~input_o\) # (\reg[20][13]~q\) ) ) # ( !\reg[4][13]~q\ & ( (\statusD~input_o\ & \reg[20][13]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[20][13]~q\,
	dataf => \ALT_INV_reg[4][13]~q\,
	combout => \Mux34~1_combout\);

-- Location: FF_X16_Y3_N14
\reg[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~13_combout\,
	sload => VCC,
	ena => \reg[8][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[8][13]~q\);

-- Location: LABCELL_X17_Y3_N54
\Mux34~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~2_combout\ = ( \reg[8][13]~q\ & ( (!\statusD~input_o\) # (\reg[24][13]~q\) ) ) # ( !\reg[8][13]~q\ & ( (\reg[24][13]~q\ & \statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[24][13]~q\,
	datac => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[8][13]~q\,
	combout => \Mux34~2_combout\);

-- Location: LABCELL_X12_Y3_N6
\Mux34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~0_combout\ = ( \reg[16][13]~q\ & ( \statusD~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[16][13]~q\,
	combout => \Mux34~0_combout\);

-- Location: LABCELL_X19_Y3_N36
\Mux34~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~3_combout\ = ( \reg[28][13]~q\ & ( \statusD~input_o\ ) ) # ( \reg[28][13]~q\ & ( !\statusD~input_o\ & ( \reg[12][13]~q\ ) ) ) # ( !\reg[28][13]~q\ & ( !\statusD~input_o\ & ( \reg[12][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[12][13]~q\,
	datae => \ALT_INV_reg[28][13]~q\,
	dataf => \ALT_INV_statusD~input_o\,
	combout => \Mux34~3_combout\);

-- Location: LABCELL_X12_Y3_N27
\Abus~196\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~196_combout\ = ( instr(11) & ( instr(12) & ( \Mux34~3_combout\ ) ) ) # ( !instr(11) & ( instr(12) & ( \Mux34~2_combout\ ) ) ) # ( instr(11) & ( !instr(12) & ( \Mux34~1_combout\ ) ) ) # ( !instr(11) & ( !instr(12) & ( \Mux34~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux34~1_combout\,
	datab => \ALT_INV_Mux34~2_combout\,
	datac => \ALT_INV_Mux34~0_combout\,
	datad => \ALT_INV_Mux34~3_combout\,
	datae => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \Abus~196_combout\);

-- Location: MLABCELL_X15_Y3_N39
\Mux34~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~13_combout\ = ( \reg[7][13]~q\ & ( \reg[23][13]~q\ ) ) # ( !\reg[7][13]~q\ & ( \reg[23][13]~q\ & ( \statusD~input_o\ ) ) ) # ( \reg[7][13]~q\ & ( !\reg[23][13]~q\ & ( !\statusD~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[7][13]~q\,
	dataf => \ALT_INV_reg[23][13]~q\,
	combout => \Mux34~13_combout\);

-- Location: LABCELL_X16_Y4_N12
\reg[11][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[11][13]~feeder_combout\ = ( \Cbusi~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~13_combout\,
	combout => \reg[11][13]~feeder_combout\);

-- Location: FF_X16_Y4_N14
\reg[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[11][13]~feeder_combout\,
	ena => \reg[11][0]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[11][13]~q\);

-- Location: LABCELL_X16_Y4_N48
\Mux34~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~14_combout\ = ( \reg[27][13]~q\ & ( \statusD~input_o\ ) ) # ( \reg[27][13]~q\ & ( !\statusD~input_o\ & ( \reg[11][13]~q\ ) ) ) # ( !\reg[27][13]~q\ & ( !\statusD~input_o\ & ( \reg[11][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[11][13]~q\,
	datae => \ALT_INV_reg[27][13]~q\,
	dataf => \ALT_INV_statusD~input_o\,
	combout => \Mux34~14_combout\);

-- Location: LABCELL_X16_Y4_N33
\Mux34~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~15_combout\ = ( \reg[15][13]~q\ & ( \statusD~input_o\ & ( \reg[31][13]~q\ ) ) ) # ( !\reg[15][13]~q\ & ( \statusD~input_o\ & ( \reg[31][13]~q\ ) ) ) # ( \reg[15][13]~q\ & ( !\statusD~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[31][13]~q\,
	datae => \ALT_INV_reg[15][13]~q\,
	dataf => \ALT_INV_statusD~input_o\,
	combout => \Mux34~15_combout\);

-- Location: LABCELL_X12_Y3_N57
\Mux34~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~12_combout\ = ( \reg[3][13]~q\ & ( (!\statusD~input_o\) # (\reg[19][13]~q\) ) ) # ( !\reg[3][13]~q\ & ( (\statusD~input_o\ & \reg[19][13]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[19][13]~q\,
	dataf => \ALT_INV_reg[3][13]~q\,
	combout => \Mux34~12_combout\);

-- Location: LABCELL_X12_Y3_N36
\Abus~199\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~199_combout\ = ( instr(11) & ( instr(12) & ( \Mux34~15_combout\ ) ) ) # ( !instr(11) & ( instr(12) & ( \Mux34~14_combout\ ) ) ) # ( instr(11) & ( !instr(12) & ( \Mux34~13_combout\ ) ) ) # ( !instr(11) & ( !instr(12) & ( \Mux34~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux34~13_combout\,
	datab => \ALT_INV_Mux34~14_combout\,
	datac => \ALT_INV_Mux34~15_combout\,
	datad => \ALT_INV_Mux34~12_combout\,
	datae => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \Abus~199_combout\);

-- Location: LABCELL_X12_Y3_N51
\Abus~200\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~200_combout\ = ( \Abus~199_combout\ & ( instr(9) & ( (instr(10)) # (\Abus~197_combout\) ) ) ) # ( !\Abus~199_combout\ & ( instr(9) & ( (\Abus~197_combout\ & !instr(10)) ) ) ) # ( \Abus~199_combout\ & ( !instr(9) & ( (!instr(10) & 
-- ((\Abus~196_combout\))) # (instr(10) & (\Abus~198_combout\)) ) ) ) # ( !\Abus~199_combout\ & ( !instr(9) & ( (!instr(10) & ((\Abus~196_combout\))) # (instr(10) & (\Abus~198_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~197_combout\,
	datab => ALT_INV_instr(10),
	datac => \ALT_INV_Abus~198_combout\,
	datad => \ALT_INV_Abus~196_combout\,
	datae => \ALT_INV_Abus~199_combout\,
	dataf => ALT_INV_instr(9),
	combout => \Abus~200_combout\);

-- Location: LABCELL_X16_Y3_N27
\Abus~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~201_combout\ = ( \micro_inst[29]~input_o\ & ( \micro_inst[28]~input_o\ & ( \reg[11][13]~q\ ) ) ) # ( !\micro_inst[29]~input_o\ & ( \micro_inst[28]~input_o\ & ( \reg[9][13]~q\ ) ) ) # ( \micro_inst[29]~input_o\ & ( !\micro_inst[28]~input_o\ & ( 
-- \reg[10][13]~q\ ) ) ) # ( !\micro_inst[29]~input_o\ & ( !\micro_inst[28]~input_o\ & ( \reg[8][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[11][13]~q\,
	datab => \ALT_INV_reg[10][13]~q\,
	datac => \ALT_INV_reg[8][13]~q\,
	datad => \ALT_INV_reg[9][13]~q\,
	datae => \ALT_INV_micro_inst[29]~input_o\,
	dataf => \ALT_INV_micro_inst[28]~input_o\,
	combout => \Abus~201_combout\);

-- Location: MLABCELL_X15_Y3_N54
\Abus~211\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~211_combout\ = ( \Abus~201_combout\ & ( \micro_inst[27]~input_o\ & ( \Abus~200_combout\ ) ) ) # ( !\Abus~201_combout\ & ( \micro_inst[27]~input_o\ & ( \Abus~200_combout\ ) ) ) # ( \Abus~201_combout\ & ( !\micro_inst[27]~input_o\ & ( 
-- (\Abus[6]~7_combout\) # (\Abus~210_combout\) ) ) ) # ( !\Abus~201_combout\ & ( !\micro_inst[27]~input_o\ & ( (\Abus~210_combout\ & !\Abus[6]~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~210_combout\,
	datab => \ALT_INV_Abus~200_combout\,
	datac => \ALT_INV_Abus[6]~7_combout\,
	datae => \ALT_INV_Abus~201_combout\,
	dataf => \ALT_INV_micro_inst[27]~input_o\,
	combout => \Abus~211_combout\);

-- Location: LABCELL_X10_Y5_N6
\Abus[13]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus[13]~SCLR_LUT_combout\ = ( \Abus~211_combout\ & ( !\Abus[6]~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Abus[6]~19_combout\,
	dataf => \ALT_INV_Abus~211_combout\,
	combout => \Abus[13]~SCLR_LUT_combout\);

-- Location: FF_X2_Y7_N41
\Abus[13]~_Duplicate_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Abus[13]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Abus[13]~_Duplicate_3_q\);

-- Location: MLABCELL_X8_Y5_N54
\ShiftRight0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftRight0~9_combout\ = ( \Bbus_shift~1_combout\ & ( \Abus[14]~_Duplicate_3_q\ & ( (!\Bbus_shift~2_combout\) # (\Abus[15]~_Duplicate_2_q\) ) ) ) # ( !\Bbus_shift~1_combout\ & ( \Abus[14]~_Duplicate_3_q\ & ( (!\Bbus_shift~2_combout\ & 
-- (\Abus[12]~_Duplicate_3_q\)) # (\Bbus_shift~2_combout\ & ((\Abus[13]~_Duplicate_3_q\))) ) ) ) # ( \Bbus_shift~1_combout\ & ( !\Abus[14]~_Duplicate_3_q\ & ( (\Abus[15]~_Duplicate_2_q\ & \Bbus_shift~2_combout\) ) ) ) # ( !\Bbus_shift~1_combout\ & ( 
-- !\Abus[14]~_Duplicate_3_q\ & ( (!\Bbus_shift~2_combout\ & (\Abus[12]~_Duplicate_3_q\)) # (\Bbus_shift~2_combout\ & ((\Abus[13]~_Duplicate_3_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000111101010101001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[12]~_Duplicate_3_q\,
	datab => \ALT_INV_Abus[13]~_Duplicate_3_q\,
	datac => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	datad => \ALT_INV_Bbus_shift~2_combout\,
	datae => \ALT_INV_Bbus_shift~1_combout\,
	dataf => \ALT_INV_Abus[14]~_Duplicate_3_q\,
	combout => \ShiftRight0~9_combout\);

-- Location: FF_X22_Y5_N53
\reg[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~2_combout\,
	sload => VCC,
	ena => \reg[9][0]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[9][2]~q\);

-- Location: FF_X19_Y6_N2
\reg[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~2_combout\,
	sload => VCC,
	ena => \reg[25][0]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[25][2]~q\);

-- Location: LABCELL_X22_Y5_N36
\Mux45~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~9_combout\ = ( \reg[25][2]~q\ & ( (\reg[9][2]~q\) # (\statusD~input_o\) ) ) # ( !\reg[25][2]~q\ & ( (!\statusD~input_o\ & \reg[9][2]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[9][2]~q\,
	dataf => \ALT_INV_reg[25][2]~q\,
	combout => \Mux45~9_combout\);

-- Location: FF_X22_Y5_N47
\reg[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~2_combout\,
	sload => VCC,
	ena => \reg[10][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[10][2]~q\);

-- Location: FF_X22_Y6_N20
\reg[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~2_combout\,
	sload => VCC,
	ena => \reg[26][0]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[26][2]~q\);

-- Location: LABCELL_X22_Y5_N39
\Mux45~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~10_combout\ = ( \reg[26][2]~q\ & ( (\reg[10][2]~q\) # (\statusD~input_o\) ) ) # ( !\reg[26][2]~q\ & ( (!\statusD~input_o\ & \reg[10][2]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[10][2]~q\,
	dataf => \ALT_INV_reg[26][2]~q\,
	combout => \Mux45~10_combout\);

-- Location: FF_X23_Y5_N29
\reg[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~2_combout\,
	sload => VCC,
	ena => \reg[8][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[8][2]~q\);

-- Location: FF_X19_Y3_N26
\reg[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~2_combout\,
	sload => VCC,
	ena => \reg[24][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[24][2]~q\);

-- Location: LABCELL_X22_Y5_N6
\Mux45~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~8_combout\ = ( \reg[24][2]~q\ & ( (\reg[8][2]~q\) # (\statusD~input_o\) ) ) # ( !\reg[24][2]~q\ & ( (!\statusD~input_o\ & \reg[8][2]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[8][2]~q\,
	dataf => \ALT_INV_reg[24][2]~q\,
	combout => \Mux45~8_combout\);

-- Location: LABCELL_X19_Y5_N9
\reg[11][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[11][2]~feeder_combout\ = ( \Cbusi~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~2_combout\,
	combout => \reg[11][2]~feeder_combout\);

-- Location: FF_X19_Y5_N11
\reg[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[11][2]~feeder_combout\,
	ena => \reg[11][0]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[11][2]~q\);

-- Location: LABCELL_X19_Y5_N36
\reg[27][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[27][2]~feeder_combout\ = ( \Cbusi~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~2_combout\,
	combout => \reg[27][2]~feeder_combout\);

-- Location: FF_X19_Y5_N38
\reg[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[27][2]~feeder_combout\,
	ena => \reg[27][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[27][2]~q\);

-- Location: LABCELL_X19_Y5_N30
\Mux45~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~11_combout\ = ( \statusD~input_o\ & ( \reg[27][2]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[11][2]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[11][2]~q\,
	datac => \ALT_INV_reg[27][2]~q\,
	datae => \ALT_INV_statusD~input_o\,
	combout => \Mux45~11_combout\);

-- Location: LABCELL_X22_Y5_N30
\Bbus~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~33_combout\ = ( instr(0) & ( instr(1) & ( \Mux45~11_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux45~10_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux45~9_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux45~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux45~9_combout\,
	datab => \ALT_INV_Mux45~10_combout\,
	datac => \ALT_INV_Mux45~8_combout\,
	datad => \ALT_INV_Mux45~11_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Bbus~33_combout\);

-- Location: FF_X18_Y6_N38
\reg[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~2_combout\,
	sload => VCC,
	ena => \reg[7][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[7][2]~q\);

-- Location: MLABCELL_X21_Y6_N12
\reg[23][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[23][2]~feeder_combout\ = ( \Cbusi~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~2_combout\,
	combout => \reg[23][2]~feeder_combout\);

-- Location: FF_X21_Y6_N14
\reg[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[23][2]~feeder_combout\,
	ena => \reg[23][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[23][2]~q\);

-- Location: MLABCELL_X21_Y6_N45
\Mux45~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~7_combout\ = ( \reg[23][2]~q\ & ( (\statusD~input_o\) # (\reg[7][2]~q\) ) ) # ( !\reg[23][2]~q\ & ( (\reg[7][2]~q\ & !\statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[7][2]~q\,
	datac => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[23][2]~q\,
	combout => \Mux45~7_combout\);

-- Location: FF_X22_Y6_N14
\reg[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~2_combout\,
	sload => VCC,
	ena => \reg[22][0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[22][2]~q\);

-- Location: FF_X23_Y6_N5
\reg[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~2_combout\,
	sload => VCC,
	ena => \reg[6][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[6][2]~q\);

-- Location: LABCELL_X23_Y6_N42
\Mux45~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~6_combout\ = ( \reg[6][2]~q\ & ( (!\statusD~input_o\) # (\reg[22][2]~q\) ) ) # ( !\reg[6][2]~q\ & ( (\statusD~input_o\ & \reg[22][2]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[22][2]~q\,
	datae => \ALT_INV_reg[6][2]~q\,
	combout => \Mux45~6_combout\);

-- Location: FF_X23_Y6_N41
\reg[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~2_combout\,
	sload => VCC,
	ena => \reg[21][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[21][2]~q\);

-- Location: FF_X23_Y6_N23
\reg[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~2_combout\,
	sload => VCC,
	ena => \reg[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[5][2]~q\);

-- Location: LABCELL_X23_Y6_N0
\Mux45~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~5_combout\ = ( \reg[5][2]~q\ & ( (!\statusD~input_o\) # (\reg[21][2]~q\) ) ) # ( !\reg[5][2]~q\ & ( (\statusD~input_o\ & \reg[21][2]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[21][2]~q\,
	datae => \ALT_INV_reg[5][2]~q\,
	combout => \Mux45~5_combout\);

-- Location: FF_X18_Y6_N59
\reg[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~2_combout\,
	sload => VCC,
	ena => \reg[20][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[20][2]~q\);

-- Location: FF_X18_Y6_N8
\reg[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~2_combout\,
	sload => VCC,
	ena => \reg[4][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[4][2]~q\);

-- Location: LABCELL_X18_Y6_N15
\Mux45~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~4_combout\ = ( \reg[4][2]~q\ & ( (!\statusD~input_o\) # (\reg[20][2]~q\) ) ) # ( !\reg[4][2]~q\ & ( (\reg[20][2]~q\ & \statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[20][2]~q\,
	datad => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[4][2]~q\,
	combout => \Mux45~4_combout\);

-- Location: LABCELL_X24_Y6_N42
\Bbus~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~32_combout\ = ( instr(0) & ( instr(1) & ( \Mux45~7_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux45~6_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux45~5_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux45~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux45~7_combout\,
	datab => \ALT_INV_Mux45~6_combout\,
	datac => \ALT_INV_Mux45~5_combout\,
	datad => \ALT_INV_Mux45~4_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Bbus~32_combout\);

-- Location: FF_X17_Y6_N47
\reg[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~2_combout\,
	sload => VCC,
	ena => \reg[14][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[14][2]~q\);

-- Location: FF_X22_Y6_N32
\reg[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~2_combout\,
	sload => VCC,
	ena => \reg[30][0]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[30][2]~q\);

-- Location: LABCELL_X22_Y6_N15
\Mux45~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~14_combout\ = ( \reg[30][2]~q\ & ( (\statusD~input_o\) # (\reg[14][2]~q\) ) ) # ( !\reg[30][2]~q\ & ( (\reg[14][2]~q\ & !\statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[14][2]~q\,
	datac => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[30][2]~q\,
	combout => \Mux45~14_combout\);

-- Location: FF_X19_Y3_N11
\reg[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~2_combout\,
	sload => VCC,
	ena => \reg[12][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[12][2]~q\);

-- Location: FF_X19_Y3_N44
\reg[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~2_combout\,
	sload => VCC,
	ena => \reg[28][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[28][2]~q\);

-- Location: LABCELL_X19_Y3_N45
\Mux45~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~12_combout\ = ( \reg[28][2]~q\ & ( (\reg[12][2]~q\) # (\statusD~input_o\) ) ) # ( !\reg[28][2]~q\ & ( (!\statusD~input_o\ & \reg[12][2]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[12][2]~q\,
	dataf => \ALT_INV_reg[28][2]~q\,
	combout => \Mux45~12_combout\);

-- Location: FF_X17_Y6_N41
\reg[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~2_combout\,
	sload => VCC,
	ena => \reg[29][0]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[29][2]~q\);

-- Location: LABCELL_X22_Y6_N51
\Mux45~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~13_combout\ = ( \reg[29][2]~q\ & ( (\statusD~input_o\) # (\reg[13][2]~q\) ) ) # ( !\reg[29][2]~q\ & ( (\reg[13][2]~q\ & !\statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[13][2]~q\,
	datac => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[29][2]~q\,
	combout => \Mux45~13_combout\);

-- Location: LABCELL_X19_Y5_N3
\reg[15][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[15][2]~feeder_combout\ = ( \Cbusi~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~2_combout\,
	combout => \reg[15][2]~feeder_combout\);

-- Location: FF_X19_Y5_N5
\reg[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[15][2]~feeder_combout\,
	ena => \reg[15][0]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[15][2]~q\);

-- Location: LABCELL_X19_Y5_N48
\Mux45~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~15_combout\ = ( \statusD~input_o\ & ( \reg[31][2]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[31][2]~q\ & ( \reg[15][2]~q\ ) ) ) # ( !\statusD~input_o\ & ( !\reg[31][2]~q\ & ( \reg[15][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[15][2]~q\,
	datae => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[31][2]~q\,
	combout => \Mux45~15_combout\);

-- Location: LABCELL_X24_Y6_N0
\Bbus~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~34_combout\ = ( instr(0) & ( \Mux45~15_combout\ & ( (\Mux45~13_combout\) # (instr(1)) ) ) ) # ( !instr(0) & ( \Mux45~15_combout\ & ( (!instr(1) & ((\Mux45~12_combout\))) # (instr(1) & (\Mux45~14_combout\)) ) ) ) # ( instr(0) & ( !\Mux45~15_combout\ 
-- & ( (!instr(1) & \Mux45~13_combout\) ) ) ) # ( !instr(0) & ( !\Mux45~15_combout\ & ( (!instr(1) & ((\Mux45~12_combout\))) # (instr(1) & (\Mux45~14_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000001010101000011011000110110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(1),
	datab => \ALT_INV_Mux45~14_combout\,
	datac => \ALT_INV_Mux45~12_combout\,
	datad => \ALT_INV_Mux45~13_combout\,
	datae => ALT_INV_instr(0),
	dataf => \ALT_INV_Mux45~15_combout\,
	combout => \Bbus~34_combout\);

-- Location: FF_X19_Y6_N59
\reg[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~2_combout\,
	sload => VCC,
	ena => \reg[19][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[19][2]~q\);

-- Location: FF_X25_Y6_N38
\reg[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~2_combout\,
	sload => VCC,
	ena => \reg[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[3][2]~q\);

-- Location: MLABCELL_X25_Y6_N24
\Mux45~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~3_combout\ = ( \statusD~input_o\ & ( \reg[19][2]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[3][2]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[19][2]~q\,
	datac => \ALT_INV_reg[3][2]~q\,
	datae => \ALT_INV_statusD~input_o\,
	combout => \Mux45~3_combout\);

-- Location: FF_X21_Y5_N1
\reg[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~2_combout\,
	sload => VCC,
	ena => \reg[18][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[18][2]~q\);

-- Location: FF_X21_Y7_N53
\reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~2_combout\,
	sload => VCC,
	ena => \reg[2][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[2][2]~q\);

-- Location: LABCELL_X22_Y6_N54
\Mux45~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~2_combout\ = ( \reg[2][2]~q\ & ( \statusD~input_o\ & ( \reg[18][2]~q\ ) ) ) # ( !\reg[2][2]~q\ & ( \statusD~input_o\ & ( \reg[18][2]~q\ ) ) ) # ( \reg[2][2]~q\ & ( !\statusD~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[18][2]~q\,
	datae => \ALT_INV_reg[2][2]~q\,
	dataf => \ALT_INV_statusD~input_o\,
	combout => \Mux45~2_combout\);

-- Location: FF_X25_Y6_N44
\reg[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~2_combout\,
	sload => VCC,
	ena => \reg[17][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[17][2]~q\);

-- Location: MLABCELL_X25_Y6_N33
\Mux45~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~1_combout\ = ( \statusD~input_o\ & ( \reg[17][2]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[17][2]~q\,
	combout => \Mux45~1_combout\);

-- Location: FF_X25_Y6_N29
\reg[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~2_combout\,
	sload => VCC,
	ena => \reg[16][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[16][2]~q\);

-- Location: MLABCELL_X25_Y6_N45
\Mux45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~0_combout\ = ( \statusD~input_o\ & ( \reg[16][2]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[16][2]~q\,
	datae => \ALT_INV_statusD~input_o\,
	combout => \Mux45~0_combout\);

-- Location: MLABCELL_X25_Y6_N12
\Bbus~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~31_combout\ = ( instr(0) & ( instr(1) & ( \Mux45~3_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux45~2_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux45~1_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux45~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux45~3_combout\,
	datab => \ALT_INV_Mux45~2_combout\,
	datac => \ALT_INV_Mux45~1_combout\,
	datad => \ALT_INV_Mux45~0_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Bbus~31_combout\);

-- Location: LABCELL_X24_Y6_N6
\Bbus~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~35_combout\ = ( \Bbus~34_combout\ & ( \Bbus~31_combout\ & ( (!instr(2) & (((!instr(3))) # (\Bbus~33_combout\))) # (instr(2) & (((instr(3)) # (\Bbus~32_combout\)))) ) ) ) # ( !\Bbus~34_combout\ & ( \Bbus~31_combout\ & ( (!instr(2) & (((!instr(3))) # 
-- (\Bbus~33_combout\))) # (instr(2) & (((\Bbus~32_combout\ & !instr(3))))) ) ) ) # ( \Bbus~34_combout\ & ( !\Bbus~31_combout\ & ( (!instr(2) & (\Bbus~33_combout\ & ((instr(3))))) # (instr(2) & (((instr(3)) # (\Bbus~32_combout\)))) ) ) ) # ( 
-- !\Bbus~34_combout\ & ( !\Bbus~31_combout\ & ( (!instr(2) & (\Bbus~33_combout\ & ((instr(3))))) # (instr(2) & (((\Bbus~32_combout\ & !instr(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~33_combout\,
	datab => \ALT_INV_Bbus~32_combout\,
	datac => ALT_INV_instr(2),
	datad => ALT_INV_instr(3),
	datae => \ALT_INV_Bbus~34_combout\,
	dataf => \ALT_INV_Bbus~31_combout\,
	combout => \Bbus~35_combout\);

-- Location: LABCELL_X18_Y6_N54
\Bbus~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~26_combout\ = ( \reg[7][2]~q\ & ( \micro_inst[23]~input_o\ & ( (\micro_inst[22]~input_o\) # (\reg[6][2]~q\) ) ) ) # ( !\reg[7][2]~q\ & ( \micro_inst[23]~input_o\ & ( (\reg[6][2]~q\ & !\micro_inst[22]~input_o\) ) ) ) # ( \reg[7][2]~q\ & ( 
-- !\micro_inst[23]~input_o\ & ( (!\micro_inst[22]~input_o\ & ((\reg[4][2]~q\))) # (\micro_inst[22]~input_o\ & (\reg[5][2]~q\)) ) ) ) # ( !\reg[7][2]~q\ & ( !\micro_inst[23]~input_o\ & ( (!\micro_inst[22]~input_o\ & ((\reg[4][2]~q\))) # 
-- (\micro_inst[22]~input_o\ & (\reg[5][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[6][2]~q\,
	datab => \ALT_INV_micro_inst[22]~input_o\,
	datac => \ALT_INV_reg[5][2]~q\,
	datad => \ALT_INV_reg[4][2]~q\,
	datae => \ALT_INV_reg[7][2]~q\,
	dataf => \ALT_INV_micro_inst[23]~input_o\,
	combout => \Bbus~26_combout\);

-- Location: LABCELL_X18_Y6_N21
\Bbus~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~27_combout\ = ( \micro_inst[22]~input_o\ & ( (!\micro_inst[24]~input_o\ & (\reg[3][2]~q\)) # (\micro_inst[24]~input_o\ & ((\Bbus~26_combout\))) ) ) # ( !\micro_inst[22]~input_o\ & ( (!\micro_inst[24]~input_o\ & (\reg[2][2]~q\)) # 
-- (\micro_inst[24]~input_o\ & ((\Bbus~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[3][2]~q\,
	datab => \ALT_INV_reg[2][2]~q\,
	datac => \ALT_INV_micro_inst[24]~input_o\,
	datad => \ALT_INV_Bbus~26_combout\,
	dataf => \ALT_INV_micro_inst[22]~input_o\,
	combout => \Bbus~27_combout\);

-- Location: LABCELL_X22_Y5_N12
\Bbus~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~28_combout\ = ( \micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[11][2]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[10][2]~q\ ) ) ) # ( \micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( 
-- \reg[9][2]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( \reg[8][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[8][2]~q\,
	datab => \ALT_INV_reg[10][2]~q\,
	datac => \ALT_INV_reg[9][2]~q\,
	datad => \ALT_INV_reg[11][2]~q\,
	datae => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_micro_inst[23]~input_o\,
	combout => \Bbus~28_combout\);

-- Location: LABCELL_X19_Y3_N51
\Bbus~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~21_combout\ = ( \micro_inst[24]~input_o\ & ( \reg[16][2]~q\ & ( (!\micro_inst[25]~input_o\ & (\reg[20][2]~q\)) # (\micro_inst[25]~input_o\ & ((\reg[28][2]~q\))) ) ) ) # ( !\micro_inst[24]~input_o\ & ( \reg[16][2]~q\ & ( (!\micro_inst[25]~input_o\) # 
-- (\reg[24][2]~q\) ) ) ) # ( \micro_inst[24]~input_o\ & ( !\reg[16][2]~q\ & ( (!\micro_inst[25]~input_o\ & (\reg[20][2]~q\)) # (\micro_inst[25]~input_o\ & ((\reg[28][2]~q\))) ) ) ) # ( !\micro_inst[24]~input_o\ & ( !\reg[16][2]~q\ & ( 
-- (\micro_inst[25]~input_o\ & \reg[24][2]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[25]~input_o\,
	datab => \ALT_INV_reg[20][2]~q\,
	datac => \ALT_INV_reg[28][2]~q\,
	datad => \ALT_INV_reg[24][2]~q\,
	datae => \ALT_INV_micro_inst[24]~input_o\,
	dataf => \ALT_INV_reg[16][2]~q\,
	combout => \Bbus~21_combout\);

-- Location: LABCELL_X19_Y6_N45
\Bbus~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~24_combout\ = ( \reg[27][2]~q\ & ( \reg[23][2]~q\ & ( (!\micro_inst[24]~input_o\ & (((\micro_inst[25]~input_o\)) # (\reg[19][2]~q\))) # (\micro_inst[24]~input_o\ & (((!\micro_inst[25]~input_o\) # (\reg[31][2]~q\)))) ) ) ) # ( !\reg[27][2]~q\ & ( 
-- \reg[23][2]~q\ & ( (!\micro_inst[24]~input_o\ & (\reg[19][2]~q\ & (!\micro_inst[25]~input_o\))) # (\micro_inst[24]~input_o\ & (((!\micro_inst[25]~input_o\) # (\reg[31][2]~q\)))) ) ) ) # ( \reg[27][2]~q\ & ( !\reg[23][2]~q\ & ( (!\micro_inst[24]~input_o\ & 
-- (((\micro_inst[25]~input_o\)) # (\reg[19][2]~q\))) # (\micro_inst[24]~input_o\ & (((\micro_inst[25]~input_o\ & \reg[31][2]~q\)))) ) ) ) # ( !\reg[27][2]~q\ & ( !\reg[23][2]~q\ & ( (!\micro_inst[24]~input_o\ & (\reg[19][2]~q\ & 
-- (!\micro_inst[25]~input_o\))) # (\micro_inst[24]~input_o\ & (((\micro_inst[25]~input_o\ & \reg[31][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[24]~input_o\,
	datab => \ALT_INV_reg[19][2]~q\,
	datac => \ALT_INV_micro_inst[25]~input_o\,
	datad => \ALT_INV_reg[31][2]~q\,
	datae => \ALT_INV_reg[27][2]~q\,
	dataf => \ALT_INV_reg[23][2]~q\,
	combout => \Bbus~24_combout\);

-- Location: LABCELL_X22_Y6_N0
\Bbus~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~22_combout\ = ( \reg[17][2]~q\ & ( \reg[21][2]~q\ & ( (!\micro_inst[25]~input_o\) # ((!\micro_inst[24]~input_o\ & ((\reg[25][2]~q\))) # (\micro_inst[24]~input_o\ & (\reg[29][2]~q\))) ) ) ) # ( !\reg[17][2]~q\ & ( \reg[21][2]~q\ & ( 
-- (!\micro_inst[24]~input_o\ & (((\reg[25][2]~q\ & \micro_inst[25]~input_o\)))) # (\micro_inst[24]~input_o\ & (((!\micro_inst[25]~input_o\)) # (\reg[29][2]~q\))) ) ) ) # ( \reg[17][2]~q\ & ( !\reg[21][2]~q\ & ( (!\micro_inst[24]~input_o\ & 
-- (((!\micro_inst[25]~input_o\) # (\reg[25][2]~q\)))) # (\micro_inst[24]~input_o\ & (\reg[29][2]~q\ & ((\micro_inst[25]~input_o\)))) ) ) ) # ( !\reg[17][2]~q\ & ( !\reg[21][2]~q\ & ( (\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & 
-- ((\reg[25][2]~q\))) # (\micro_inst[24]~input_o\ & (\reg[29][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[29][2]~q\,
	datab => \ALT_INV_reg[25][2]~q\,
	datac => \ALT_INV_micro_inst[24]~input_o\,
	datad => \ALT_INV_micro_inst[25]~input_o\,
	datae => \ALT_INV_reg[17][2]~q\,
	dataf => \ALT_INV_reg[21][2]~q\,
	combout => \Bbus~22_combout\);

-- Location: LABCELL_X22_Y6_N24
\Bbus~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~23_combout\ = ( \reg[18][2]~q\ & ( \reg[26][2]~q\ & ( (!\micro_inst[24]~input_o\) # ((!\micro_inst[25]~input_o\ & (\reg[22][2]~q\)) # (\micro_inst[25]~input_o\ & ((\reg[30][2]~q\)))) ) ) ) # ( !\reg[18][2]~q\ & ( \reg[26][2]~q\ & ( 
-- (!\micro_inst[24]~input_o\ & (\micro_inst[25]~input_o\)) # (\micro_inst[24]~input_o\ & ((!\micro_inst[25]~input_o\ & (\reg[22][2]~q\)) # (\micro_inst[25]~input_o\ & ((\reg[30][2]~q\))))) ) ) ) # ( \reg[18][2]~q\ & ( !\reg[26][2]~q\ & ( 
-- (!\micro_inst[24]~input_o\ & (!\micro_inst[25]~input_o\)) # (\micro_inst[24]~input_o\ & ((!\micro_inst[25]~input_o\ & (\reg[22][2]~q\)) # (\micro_inst[25]~input_o\ & ((\reg[30][2]~q\))))) ) ) ) # ( !\reg[18][2]~q\ & ( !\reg[26][2]~q\ & ( 
-- (\micro_inst[24]~input_o\ & ((!\micro_inst[25]~input_o\ & (\reg[22][2]~q\)) # (\micro_inst[25]~input_o\ & ((\reg[30][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[24]~input_o\,
	datab => \ALT_INV_micro_inst[25]~input_o\,
	datac => \ALT_INV_reg[22][2]~q\,
	datad => \ALT_INV_reg[30][2]~q\,
	datae => \ALT_INV_reg[18][2]~q\,
	dataf => \ALT_INV_reg[26][2]~q\,
	combout => \Bbus~23_combout\);

-- Location: LABCELL_X18_Y6_N48
\Bbus~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~25_combout\ = ( \Bbus~22_combout\ & ( \Bbus~23_combout\ & ( (!\micro_inst[23]~input_o\ & (((\micro_inst[22]~input_o\)) # (\Bbus~21_combout\))) # (\micro_inst[23]~input_o\ & (((!\micro_inst[22]~input_o\) # (\Bbus~24_combout\)))) ) ) ) # ( 
-- !\Bbus~22_combout\ & ( \Bbus~23_combout\ & ( (!\micro_inst[23]~input_o\ & (\Bbus~21_combout\ & (!\micro_inst[22]~input_o\))) # (\micro_inst[23]~input_o\ & (((!\micro_inst[22]~input_o\) # (\Bbus~24_combout\)))) ) ) ) # ( \Bbus~22_combout\ & ( 
-- !\Bbus~23_combout\ & ( (!\micro_inst[23]~input_o\ & (((\micro_inst[22]~input_o\)) # (\Bbus~21_combout\))) # (\micro_inst[23]~input_o\ & (((\micro_inst[22]~input_o\ & \Bbus~24_combout\)))) ) ) ) # ( !\Bbus~22_combout\ & ( !\Bbus~23_combout\ & ( 
-- (!\micro_inst[23]~input_o\ & (\Bbus~21_combout\ & (!\micro_inst[22]~input_o\))) # (\micro_inst[23]~input_o\ & (((\micro_inst[22]~input_o\ & \Bbus~24_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[23]~input_o\,
	datab => \ALT_INV_Bbus~21_combout\,
	datac => \ALT_INV_micro_inst[22]~input_o\,
	datad => \ALT_INV_Bbus~24_combout\,
	datae => \ALT_INV_Bbus~22_combout\,
	dataf => \ALT_INV_Bbus~23_combout\,
	combout => \Bbus~25_combout\);

-- Location: LABCELL_X18_Y6_N0
\Bbus~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~29_combout\ = ( \micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[15][2]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[14][2]~q\ ) ) ) # ( \micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( 
-- \reg[13][2]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( \reg[12][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[13][2]~q\,
	datab => \ALT_INV_reg[15][2]~q\,
	datac => \ALT_INV_reg[12][2]~q\,
	datad => \ALT_INV_reg[14][2]~q\,
	datae => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_micro_inst[23]~input_o\,
	combout => \Bbus~29_combout\);

-- Location: LABCELL_X18_Y6_N45
\Bbus~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~30_combout\ = ( \Bbus~29_combout\ & ( \Bbus[12]~11_combout\ & ( (\Bbus[12]~12_combout\) # (\Bbus~27_combout\) ) ) ) # ( !\Bbus~29_combout\ & ( \Bbus[12]~11_combout\ & ( (\Bbus~27_combout\ & !\Bbus[12]~12_combout\) ) ) ) # ( \Bbus~29_combout\ & ( 
-- !\Bbus[12]~11_combout\ & ( (!\Bbus[12]~12_combout\ & ((\Bbus~25_combout\))) # (\Bbus[12]~12_combout\ & (\Bbus~28_combout\)) ) ) ) # ( !\Bbus~29_combout\ & ( !\Bbus[12]~11_combout\ & ( (!\Bbus[12]~12_combout\ & ((\Bbus~25_combout\))) # 
-- (\Bbus[12]~12_combout\ & (\Bbus~28_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~27_combout\,
	datab => \ALT_INV_Bbus~28_combout\,
	datac => \ALT_INV_Bbus[12]~12_combout\,
	datad => \ALT_INV_Bbus~25_combout\,
	datae => \ALT_INV_Bbus~29_combout\,
	dataf => \ALT_INV_Bbus[12]~11_combout\,
	combout => \Bbus~30_combout\);

-- Location: LABCELL_X24_Y6_N51
\Bbus~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~36_combout\ = ( instr(2) & ( (!\micro_inst[21]~input_o\ & (((\Bbus~30_combout\)))) # (\micro_inst[21]~input_o\ & (((\Bbus~35_combout\)) # (instr(13)))) ) ) # ( !instr(2) & ( (!\micro_inst[21]~input_o\ & (((\Bbus~30_combout\)))) # 
-- (\micro_inst[21]~input_o\ & (!instr(13) & (\Bbus~35_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000000101100111000010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(13),
	datab => \ALT_INV_micro_inst[21]~input_o\,
	datac => \ALT_INV_Bbus~35_combout\,
	datad => \ALT_INV_Bbus~30_combout\,
	dataf => ALT_INV_instr(2),
	combout => \Bbus~36_combout\);

-- Location: MLABCELL_X21_Y8_N45
\Bbus[2]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus[2]~SCLR_LUT_combout\ = ( \Bbus~36_combout\ & ( !\Bbus[12]~20_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Bbus[12]~20_combout\,
	datae => \ALT_INV_Bbus~36_combout\,
	combout => \Bbus[2]~SCLR_LUT_combout\);

-- Location: FF_X3_Y8_N50
\Bbus[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bbus[2]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bbus[2]~_Duplicate_1_q\);

-- Location: MLABCELL_X6_Y6_N30
\Mux90~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux90~2_combout\ = ( \Bbus_shift~0_combout\ & ( \LessThan2~2_combout\ & ( (\micro_inst[14]~input_o\ & (((\Bbus[14]~_Duplicate_1_q\) # (\Bbus[3]~_Duplicate_1_q\)) # (\Bbus[2]~_Duplicate_1_q\))) ) ) ) # ( \Bbus_shift~0_combout\ & ( !\LessThan2~2_combout\ & 
-- ( \micro_inst[14]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[2]~_Duplicate_1_q\,
	datab => \ALT_INV_Bbus[3]~_Duplicate_1_q\,
	datac => \ALT_INV_Bbus[14]~_Duplicate_1_q\,
	datad => \ALT_INV_micro_inst[14]~input_o\,
	datae => \ALT_INV_Bbus_shift~0_combout\,
	dataf => \ALT_INV_LessThan2~2_combout\,
	combout => \Mux90~2_combout\);

-- Location: LABCELL_X7_Y6_N54
\Bbus_shift~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus_shift~4_combout\ = ( \Mux94~0_combout\ & ( \Bbus[2]~_Duplicate_1_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Mux94~0_combout\,
	dataf => \ALT_INV_Bbus[2]~_Duplicate_1_q\,
	combout => \Bbus_shift~4_combout\);

-- Location: LABCELL_X10_Y7_N57
\Mux94~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux94~2_combout\ = ( !\Bbus[3]~_Duplicate_1_q\ & ( \Bbus_shift~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Bbus[3]~_Duplicate_1_q\,
	dataf => \ALT_INV_Bbus_shift~4_combout\,
	combout => \Mux94~2_combout\);

-- Location: LABCELL_X9_Y8_N30
\ShiftLeft0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftLeft0~9_combout\ = (\Abus[0]~_Duplicate_3_q\ & ((!\Mux94~0_combout\) # ((!\Bbus[0]~_Duplicate_1_q\ & !\Bbus[1]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111000000000001111100000000000111110000000000011111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[0]~_Duplicate_1_q\,
	datab => \ALT_INV_Bbus[1]~_Duplicate_1_q\,
	datac => \ALT_INV_Mux94~0_combout\,
	datad => \ALT_INV_Abus[0]~_Duplicate_3_q\,
	combout => \ShiftLeft0~9_combout\);

-- Location: FF_X19_Y4_N56
\reg[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~4_combout\,
	sload => VCC,
	ena => \reg[12][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[12][4]~q\);

-- Location: FF_X16_Y4_N26
\reg[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~4_combout\,
	sload => VCC,
	ena => \reg[15][0]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[15][4]~q\);

-- Location: LABCELL_X17_Y3_N18
\reg[14][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[14][4]~feeder_combout\ = ( \Cbusi~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~4_combout\,
	combout => \reg[14][4]~feeder_combout\);

-- Location: FF_X17_Y3_N20
\reg[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[14][4]~feeder_combout\,
	ena => \reg[14][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[14][4]~q\);

-- Location: FF_X18_Y4_N32
\reg[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~4_combout\,
	sload => VCC,
	ena => \reg[13][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[13][4]~q\);

-- Location: LABCELL_X19_Y4_N15
\Bbus~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~61_combout\ = ( \micro_inst[23]~input_o\ & ( \micro_inst[22]~input_o\ & ( \reg[15][4]~q\ ) ) ) # ( !\micro_inst[23]~input_o\ & ( \micro_inst[22]~input_o\ & ( \reg[13][4]~q\ ) ) ) # ( \micro_inst[23]~input_o\ & ( !\micro_inst[22]~input_o\ & ( 
-- \reg[14][4]~q\ ) ) ) # ( !\micro_inst[23]~input_o\ & ( !\micro_inst[22]~input_o\ & ( \reg[12][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[12][4]~q\,
	datab => \ALT_INV_reg[15][4]~q\,
	datac => \ALT_INV_reg[14][4]~q\,
	datad => \ALT_INV_reg[13][4]~q\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_micro_inst[22]~input_o\,
	combout => \Bbus~61_combout\);

-- Location: FF_X16_Y4_N38
\reg[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~4_combout\,
	sload => VCC,
	ena => \reg[27][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[27][4]~q\);

-- Location: FF_X18_Y2_N8
\reg[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~4_combout\,
	sload => VCC,
	ena => \reg[23][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[23][4]~q\);

-- Location: FF_X18_Y2_N17
\reg[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~4_combout\,
	sload => VCC,
	ena => \reg[19][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[19][4]~q\);

-- Location: FF_X22_Y3_N11
\reg[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~4_combout\,
	sload => VCC,
	ena => \reg[31][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[31][4]~q\);

-- Location: LABCELL_X18_Y2_N51
\Bbus~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~56_combout\ = ( \micro_inst[25]~input_o\ & ( \reg[31][4]~q\ & ( (\micro_inst[24]~input_o\) # (\reg[27][4]~q\) ) ) ) # ( !\micro_inst[25]~input_o\ & ( \reg[31][4]~q\ & ( (!\micro_inst[24]~input_o\ & ((\reg[19][4]~q\))) # (\micro_inst[24]~input_o\ & 
-- (\reg[23][4]~q\)) ) ) ) # ( \micro_inst[25]~input_o\ & ( !\reg[31][4]~q\ & ( (\reg[27][4]~q\ & !\micro_inst[24]~input_o\) ) ) ) # ( !\micro_inst[25]~input_o\ & ( !\reg[31][4]~q\ & ( (!\micro_inst[24]~input_o\ & ((\reg[19][4]~q\))) # 
-- (\micro_inst[24]~input_o\ & (\reg[23][4]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011010101010000000000001111001100110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[27][4]~q\,
	datab => \ALT_INV_reg[23][4]~q\,
	datac => \ALT_INV_reg[19][4]~q\,
	datad => \ALT_INV_micro_inst[24]~input_o\,
	datae => \ALT_INV_micro_inst[25]~input_o\,
	dataf => \ALT_INV_reg[31][4]~q\,
	combout => \Bbus~56_combout\);

-- Location: LABCELL_X18_Y3_N24
\reg[18][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[18][4]~feeder_combout\ = ( \Cbusi~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~4_combout\,
	combout => \reg[18][4]~feeder_combout\);

-- Location: FF_X18_Y3_N26
\reg[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[18][4]~feeder_combout\,
	ena => \reg[18][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[18][4]~q\);

-- Location: FF_X16_Y5_N35
\reg[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~4_combout\,
	sload => VCC,
	ena => \reg[26][0]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[26][4]~q\);

-- Location: LABCELL_X18_Y3_N30
\reg[22][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[22][4]~feeder_combout\ = ( \Cbusi~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~4_combout\,
	combout => \reg[22][4]~feeder_combout\);

-- Location: FF_X18_Y3_N32
\reg[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[22][4]~feeder_combout\,
	ena => \reg[22][0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[22][4]~q\);

-- Location: LABCELL_X18_Y3_N36
\reg[30][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[30][4]~feeder_combout\ = ( \Cbusi~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~4_combout\,
	combout => \reg[30][4]~feeder_combout\);

-- Location: FF_X18_Y3_N38
\reg[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[30][4]~feeder_combout\,
	ena => \reg[30][0]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[30][4]~q\);

-- Location: LABCELL_X18_Y3_N9
\Bbus~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~55_combout\ = ( \reg[30][4]~q\ & ( \micro_inst[25]~input_o\ & ( (\micro_inst[24]~input_o\) # (\reg[26][4]~q\) ) ) ) # ( !\reg[30][4]~q\ & ( \micro_inst[25]~input_o\ & ( (\reg[26][4]~q\ & !\micro_inst[24]~input_o\) ) ) ) # ( \reg[30][4]~q\ & ( 
-- !\micro_inst[25]~input_o\ & ( (!\micro_inst[24]~input_o\ & (\reg[18][4]~q\)) # (\micro_inst[24]~input_o\ & ((\reg[22][4]~q\))) ) ) ) # ( !\reg[30][4]~q\ & ( !\micro_inst[25]~input_o\ & ( (!\micro_inst[24]~input_o\ & (\reg[18][4]~q\)) # 
-- (\micro_inst[24]~input_o\ & ((\reg[22][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[18][4]~q\,
	datab => \ALT_INV_reg[26][4]~q\,
	datac => \ALT_INV_reg[22][4]~q\,
	datad => \ALT_INV_micro_inst[24]~input_o\,
	datae => \ALT_INV_reg[30][4]~q\,
	dataf => \ALT_INV_micro_inst[25]~input_o\,
	combout => \Bbus~55_combout\);

-- Location: LABCELL_X18_Y4_N24
\reg[29][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[29][4]~feeder_combout\ = ( \Cbusi~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~4_combout\,
	combout => \reg[29][4]~feeder_combout\);

-- Location: FF_X18_Y4_N26
\reg[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[29][4]~feeder_combout\,
	ena => \reg[29][0]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[29][4]~q\);

-- Location: LABCELL_X18_Y4_N42
\reg[17][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[17][4]~feeder_combout\ = ( \Cbusi~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~4_combout\,
	combout => \reg[17][4]~feeder_combout\);

-- Location: FF_X18_Y4_N44
\reg[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[17][4]~feeder_combout\,
	ena => \reg[17][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[17][4]~q\);

-- Location: FF_X18_Y2_N2
\reg[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~4_combout\,
	sload => VCC,
	ena => \reg[25][0]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[25][4]~q\);

-- Location: LABCELL_X12_Y6_N27
\reg[21][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[21][4]~feeder_combout\ = ( \Cbusi~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~4_combout\,
	combout => \reg[21][4]~feeder_combout\);

-- Location: FF_X12_Y6_N28
\reg[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[21][4]~feeder_combout\,
	ena => \reg[21][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[21][4]~q\);

-- Location: LABCELL_X18_Y2_N57
\Bbus~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~54_combout\ = ( \reg[25][4]~q\ & ( \reg[21][4]~q\ & ( (!\micro_inst[24]~input_o\ & (((\reg[17][4]~q\) # (\micro_inst[25]~input_o\)))) # (\micro_inst[24]~input_o\ & (((!\micro_inst[25]~input_o\)) # (\reg[29][4]~q\))) ) ) ) # ( !\reg[25][4]~q\ & ( 
-- \reg[21][4]~q\ & ( (!\micro_inst[24]~input_o\ & (((!\micro_inst[25]~input_o\ & \reg[17][4]~q\)))) # (\micro_inst[24]~input_o\ & (((!\micro_inst[25]~input_o\)) # (\reg[29][4]~q\))) ) ) ) # ( \reg[25][4]~q\ & ( !\reg[21][4]~q\ & ( (!\micro_inst[24]~input_o\ 
-- & (((\reg[17][4]~q\) # (\micro_inst[25]~input_o\)))) # (\micro_inst[24]~input_o\ & (\reg[29][4]~q\ & (\micro_inst[25]~input_o\))) ) ) ) # ( !\reg[25][4]~q\ & ( !\reg[21][4]~q\ & ( (!\micro_inst[24]~input_o\ & (((!\micro_inst[25]~input_o\ & 
-- \reg[17][4]~q\)))) # (\micro_inst[24]~input_o\ & (\reg[29][4]~q\ & (\micro_inst[25]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[24]~input_o\,
	datab => \ALT_INV_reg[29][4]~q\,
	datac => \ALT_INV_micro_inst[25]~input_o\,
	datad => \ALT_INV_reg[17][4]~q\,
	datae => \ALT_INV_reg[25][4]~q\,
	dataf => \ALT_INV_reg[21][4]~q\,
	combout => \Bbus~54_combout\);

-- Location: FF_X19_Y4_N5
\reg[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~4_combout\,
	sload => VCC,
	ena => \reg[28][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[28][4]~q\);

-- Location: LABCELL_X17_Y4_N48
\reg[16][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[16][4]~feeder_combout\ = ( \Cbusi~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~4_combout\,
	combout => \reg[16][4]~feeder_combout\);

-- Location: FF_X17_Y4_N50
\reg[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[16][4]~feeder_combout\,
	ena => \reg[16][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[16][4]~q\);

-- Location: LABCELL_X17_Y4_N12
\reg[20][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[20][4]~feeder_combout\ = ( \Cbusi~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~4_combout\,
	combout => \reg[20][4]~feeder_combout\);

-- Location: FF_X17_Y4_N14
\reg[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[20][4]~feeder_combout\,
	ena => \reg[20][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[20][4]~q\);

-- Location: LABCELL_X18_Y4_N3
\Bbus~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~53_combout\ = ( \micro_inst[25]~input_o\ & ( \reg[24][4]~q\ & ( (!\micro_inst[24]~input_o\) # (\reg[28][4]~q\) ) ) ) # ( !\micro_inst[25]~input_o\ & ( \reg[24][4]~q\ & ( (!\micro_inst[24]~input_o\ & (\reg[16][4]~q\)) # (\micro_inst[24]~input_o\ & 
-- ((\reg[20][4]~q\))) ) ) ) # ( \micro_inst[25]~input_o\ & ( !\reg[24][4]~q\ & ( (\reg[28][4]~q\ & \micro_inst[24]~input_o\) ) ) ) # ( !\micro_inst[25]~input_o\ & ( !\reg[24][4]~q\ & ( (!\micro_inst[24]~input_o\ & (\reg[16][4]~q\)) # 
-- (\micro_inst[24]~input_o\ & ((\reg[20][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111000000000101010100110011000011111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[28][4]~q\,
	datab => \ALT_INV_reg[16][4]~q\,
	datac => \ALT_INV_reg[20][4]~q\,
	datad => \ALT_INV_micro_inst[24]~input_o\,
	datae => \ALT_INV_micro_inst[25]~input_o\,
	dataf => \ALT_INV_reg[24][4]~q\,
	combout => \Bbus~53_combout\);

-- Location: LABCELL_X18_Y2_N42
\Bbus~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~57_combout\ = ( \Bbus~54_combout\ & ( \Bbus~53_combout\ & ( (!\micro_inst[23]~input_o\) # ((!\micro_inst[22]~input_o\ & ((\Bbus~55_combout\))) # (\micro_inst[22]~input_o\ & (\Bbus~56_combout\))) ) ) ) # ( !\Bbus~54_combout\ & ( \Bbus~53_combout\ & ( 
-- (!\micro_inst[23]~input_o\ & (((!\micro_inst[22]~input_o\)))) # (\micro_inst[23]~input_o\ & ((!\micro_inst[22]~input_o\ & ((\Bbus~55_combout\))) # (\micro_inst[22]~input_o\ & (\Bbus~56_combout\)))) ) ) ) # ( \Bbus~54_combout\ & ( !\Bbus~53_combout\ & ( 
-- (!\micro_inst[23]~input_o\ & (((\micro_inst[22]~input_o\)))) # (\micro_inst[23]~input_o\ & ((!\micro_inst[22]~input_o\ & ((\Bbus~55_combout\))) # (\micro_inst[22]~input_o\ & (\Bbus~56_combout\)))) ) ) ) # ( !\Bbus~54_combout\ & ( !\Bbus~53_combout\ & ( 
-- (\micro_inst[23]~input_o\ & ((!\micro_inst[22]~input_o\ & ((\Bbus~55_combout\))) # (\micro_inst[22]~input_o\ & (\Bbus~56_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~56_combout\,
	datab => \ALT_INV_micro_inst[23]~input_o\,
	datac => \ALT_INV_Bbus~55_combout\,
	datad => \ALT_INV_micro_inst[22]~input_o\,
	datae => \ALT_INV_Bbus~54_combout\,
	dataf => \ALT_INV_Bbus~53_combout\,
	combout => \Bbus~57_combout\);

-- Location: FF_X16_Y3_N53
\reg[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~4_combout\,
	sload => VCC,
	ena => \reg[10][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[10][4]~q\);

-- Location: FF_X16_Y3_N17
\reg[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~4_combout\,
	sload => VCC,
	ena => \reg[8][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[8][4]~q\);

-- Location: FF_X16_Y4_N11
\reg[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~4_combout\,
	sload => VCC,
	ena => \reg[11][0]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[11][4]~q\);

-- Location: FF_X16_Y3_N20
\reg[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~4_combout\,
	sload => VCC,
	ena => \reg[9][0]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[9][4]~q\);

-- Location: LABCELL_X16_Y3_N9
\Bbus~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~60_combout\ = ( \micro_inst[23]~input_o\ & ( \micro_inst[22]~input_o\ & ( \reg[11][4]~q\ ) ) ) # ( !\micro_inst[23]~input_o\ & ( \micro_inst[22]~input_o\ & ( \reg[9][4]~q\ ) ) ) # ( \micro_inst[23]~input_o\ & ( !\micro_inst[22]~input_o\ & ( 
-- \reg[10][4]~q\ ) ) ) # ( !\micro_inst[23]~input_o\ & ( !\micro_inst[22]~input_o\ & ( \reg[8][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[10][4]~q\,
	datab => \ALT_INV_reg[8][4]~q\,
	datac => \ALT_INV_reg[11][4]~q\,
	datad => \ALT_INV_reg[9][4]~q\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_micro_inst[22]~input_o\,
	combout => \Bbus~60_combout\);

-- Location: FF_X12_Y4_N41
\reg[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~4_combout\,
	sload => VCC,
	ena => \reg[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[3][4]~q\);

-- Location: FF_X12_Y4_N20
\reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~4_combout\,
	sload => VCC,
	ena => \reg[2][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[2][4]~q\);

-- Location: MLABCELL_X15_Y2_N9
\reg[7][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[7][4]~feeder_combout\ = ( \Cbusi~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~4_combout\,
	combout => \reg[7][4]~feeder_combout\);

-- Location: FF_X15_Y2_N11
\reg[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[7][4]~feeder_combout\,
	ena => \reg[7][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[7][4]~q\);

-- Location: FF_X12_Y6_N35
\reg[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~4_combout\,
	sload => VCC,
	ena => \reg[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[5][4]~q\);

-- Location: LABCELL_X17_Y3_N48
\reg[6][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[6][4]~feeder_combout\ = ( \Cbusi~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~4_combout\,
	combout => \reg[6][4]~feeder_combout\);

-- Location: FF_X17_Y3_N50
\reg[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[6][4]~feeder_combout\,
	ena => \reg[6][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[6][4]~q\);

-- Location: MLABCELL_X15_Y2_N12
\reg[4][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[4][4]~feeder_combout\ = ( \Cbusi~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~4_combout\,
	combout => \reg[4][4]~feeder_combout\);

-- Location: FF_X15_Y2_N14
\reg[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[4][4]~feeder_combout\,
	ena => \reg[4][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[4][4]~q\);

-- Location: MLABCELL_X15_Y2_N51
\Bbus~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~58_combout\ = ( \reg[6][4]~q\ & ( \reg[4][4]~q\ & ( (!\micro_inst[22]~input_o\) # ((!\micro_inst[23]~input_o\ & ((\reg[5][4]~q\))) # (\micro_inst[23]~input_o\ & (\reg[7][4]~q\))) ) ) ) # ( !\reg[6][4]~q\ & ( \reg[4][4]~q\ & ( 
-- (!\micro_inst[22]~input_o\ & (((!\micro_inst[23]~input_o\)))) # (\micro_inst[22]~input_o\ & ((!\micro_inst[23]~input_o\ & ((\reg[5][4]~q\))) # (\micro_inst[23]~input_o\ & (\reg[7][4]~q\)))) ) ) ) # ( \reg[6][4]~q\ & ( !\reg[4][4]~q\ & ( 
-- (!\micro_inst[22]~input_o\ & (((\micro_inst[23]~input_o\)))) # (\micro_inst[22]~input_o\ & ((!\micro_inst[23]~input_o\ & ((\reg[5][4]~q\))) # (\micro_inst[23]~input_o\ & (\reg[7][4]~q\)))) ) ) ) # ( !\reg[6][4]~q\ & ( !\reg[4][4]~q\ & ( 
-- (\micro_inst[22]~input_o\ & ((!\micro_inst[23]~input_o\ & ((\reg[5][4]~q\))) # (\micro_inst[23]~input_o\ & (\reg[7][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[22]~input_o\,
	datab => \ALT_INV_reg[7][4]~q\,
	datac => \ALT_INV_reg[5][4]~q\,
	datad => \ALT_INV_micro_inst[23]~input_o\,
	datae => \ALT_INV_reg[6][4]~q\,
	dataf => \ALT_INV_reg[4][4]~q\,
	combout => \Bbus~58_combout\);

-- Location: LABCELL_X13_Y4_N42
\Bbus~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~59_combout\ = ( \Bbus~58_combout\ & ( \micro_inst[22]~input_o\ & ( (\micro_inst[24]~input_o\) # (\reg[3][4]~q\) ) ) ) # ( !\Bbus~58_combout\ & ( \micro_inst[22]~input_o\ & ( (\reg[3][4]~q\ & !\micro_inst[24]~input_o\) ) ) ) # ( \Bbus~58_combout\ & ( 
-- !\micro_inst[22]~input_o\ & ( (\reg[2][4]~q\) # (\micro_inst[24]~input_o\) ) ) ) # ( !\Bbus~58_combout\ & ( !\micro_inst[22]~input_o\ & ( (!\micro_inst[24]~input_o\ & \reg[2][4]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[3][4]~q\,
	datab => \ALT_INV_micro_inst[24]~input_o\,
	datac => \ALT_INV_reg[2][4]~q\,
	datae => \ALT_INV_Bbus~58_combout\,
	dataf => \ALT_INV_micro_inst[22]~input_o\,
	combout => \Bbus~59_combout\);

-- Location: LABCELL_X19_Y4_N18
\Bbus~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~62_combout\ = ( \Bbus~60_combout\ & ( \Bbus~59_combout\ & ( (!\Bbus[12]~12_combout\ & (((\Bbus[12]~11_combout\) # (\Bbus~57_combout\)))) # (\Bbus[12]~12_combout\ & (((!\Bbus[12]~11_combout\)) # (\Bbus~61_combout\))) ) ) ) # ( !\Bbus~60_combout\ & ( 
-- \Bbus~59_combout\ & ( (!\Bbus[12]~12_combout\ & (((\Bbus[12]~11_combout\) # (\Bbus~57_combout\)))) # (\Bbus[12]~12_combout\ & (\Bbus~61_combout\ & ((\Bbus[12]~11_combout\)))) ) ) ) # ( \Bbus~60_combout\ & ( !\Bbus~59_combout\ & ( (!\Bbus[12]~12_combout\ & 
-- (((\Bbus~57_combout\ & !\Bbus[12]~11_combout\)))) # (\Bbus[12]~12_combout\ & (((!\Bbus[12]~11_combout\)) # (\Bbus~61_combout\))) ) ) ) # ( !\Bbus~60_combout\ & ( !\Bbus~59_combout\ & ( (!\Bbus[12]~12_combout\ & (((\Bbus~57_combout\ & 
-- !\Bbus[12]~11_combout\)))) # (\Bbus[12]~12_combout\ & (\Bbus~61_combout\ & ((\Bbus[12]~11_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[12]~12_combout\,
	datab => \ALT_INV_Bbus~61_combout\,
	datac => \ALT_INV_Bbus~57_combout\,
	datad => \ALT_INV_Bbus[12]~11_combout\,
	datae => \ALT_INV_Bbus~60_combout\,
	dataf => \ALT_INV_Bbus~59_combout\,
	combout => \Bbus~62_combout\);

-- Location: FF_X21_Y4_N47
\instr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \reg[31][4]~q\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => instr(4));

-- Location: LABCELL_X18_Y2_N36
\Mux43~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~7_combout\ = ( \reg[7][4]~q\ & ( \reg[23][4]~q\ ) ) # ( !\reg[7][4]~q\ & ( \reg[23][4]~q\ & ( \statusD~input_o\ ) ) ) # ( \reg[7][4]~q\ & ( !\reg[23][4]~q\ & ( !\statusD~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[7][4]~q\,
	dataf => \ALT_INV_reg[23][4]~q\,
	combout => \Mux43~7_combout\);

-- Location: LABCELL_X17_Y4_N6
\Mux43~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~4_combout\ = (!\statusD~input_o\ & ((\reg[4][4]~q\))) # (\statusD~input_o\ & (\reg[20][4]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[20][4]~q\,
	datad => \ALT_INV_reg[4][4]~q\,
	combout => \Mux43~4_combout\);

-- Location: LABCELL_X17_Y3_N0
\Mux43~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~6_combout\ = ( \statusD~input_o\ & ( \reg[22][4]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[22][4]~q\ & ( \reg[6][4]~q\ ) ) ) # ( !\statusD~input_o\ & ( !\reg[22][4]~q\ & ( \reg[6][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[6][4]~q\,
	datae => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[22][4]~q\,
	combout => \Mux43~6_combout\);

-- Location: LABCELL_X12_Y6_N12
\Mux43~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~5_combout\ = ( \statusD~input_o\ & ( \reg[21][4]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[21][4]~q\ & ( \reg[5][4]~q\ ) ) ) # ( !\statusD~input_o\ & ( !\reg[21][4]~q\ & ( \reg[5][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[5][4]~q\,
	datae => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[21][4]~q\,
	combout => \Mux43~5_combout\);

-- Location: LABCELL_X17_Y4_N0
\Bbus~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~64_combout\ = ( instr(0) & ( instr(1) & ( \Mux43~7_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux43~6_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux43~5_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux43~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux43~7_combout\,
	datab => \ALT_INV_Mux43~4_combout\,
	datac => \ALT_INV_Mux43~6_combout\,
	datad => \ALT_INV_Mux43~5_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Bbus~64_combout\);

-- Location: LABCELL_X16_Y3_N45
\Mux43~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~9_combout\ = ( \reg[9][4]~q\ & ( (!\statusD~input_o\) # (\reg[25][4]~q\) ) ) # ( !\reg[9][4]~q\ & ( (\statusD~input_o\ & \reg[25][4]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[25][4]~q\,
	dataf => \ALT_INV_reg[9][4]~q\,
	combout => \Mux43~9_combout\);

-- Location: LABCELL_X16_Y3_N3
\Mux43~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~11_combout\ = ( \reg[11][4]~q\ & ( (!\statusD~input_o\) # (\reg[27][4]~q\) ) ) # ( !\reg[11][4]~q\ & ( (\statusD~input_o\ & \reg[27][4]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[27][4]~q\,
	dataf => \ALT_INV_reg[11][4]~q\,
	combout => \Mux43~11_combout\);

-- Location: LABCELL_X16_Y3_N42
\Mux43~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~10_combout\ = ( \reg[10][4]~q\ & ( (!\statusD~input_o\) # (\reg[26][4]~q\) ) ) # ( !\reg[10][4]~q\ & ( (\statusD~input_o\ & \reg[26][4]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[26][4]~q\,
	dataf => \ALT_INV_reg[10][4]~q\,
	combout => \Mux43~10_combout\);

-- Location: LABCELL_X16_Y3_N36
\Bbus~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~65_combout\ = ( instr(0) & ( instr(1) & ( \Mux43~11_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux43~10_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux43~9_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux43~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux43~8_combout\,
	datab => \ALT_INV_Mux43~9_combout\,
	datac => \ALT_INV_Mux43~11_combout\,
	datad => \ALT_INV_Mux43~10_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Bbus~65_combout\);

-- Location: LABCELL_X18_Y4_N21
\Mux43~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~12_combout\ = ( \reg[12][4]~q\ & ( (!\statusD~input_o\) # (\reg[28][4]~q\) ) ) # ( !\reg[12][4]~q\ & ( (\statusD~input_o\ & \reg[28][4]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[28][4]~q\,
	datae => \ALT_INV_reg[12][4]~q\,
	combout => \Mux43~12_combout\);

-- Location: LABCELL_X18_Y4_N51
\Mux43~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~15_combout\ = ( \reg[31][4]~q\ & ( (\reg[15][4]~q\) # (\statusD~input_o\) ) ) # ( !\reg[31][4]~q\ & ( (!\statusD~input_o\ & \reg[15][4]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[15][4]~q\,
	dataf => \ALT_INV_reg[31][4]~q\,
	combout => \Mux43~15_combout\);

-- Location: LABCELL_X17_Y3_N30
\Mux43~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~14_combout\ = ( \reg[30][4]~q\ & ( (\statusD~input_o\) # (\reg[14][4]~q\) ) ) # ( !\reg[30][4]~q\ & ( (\reg[14][4]~q\ & !\statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[14][4]~q\,
	datac => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[30][4]~q\,
	combout => \Mux43~14_combout\);

-- Location: LABCELL_X18_Y4_N12
\Mux43~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~13_combout\ = ( \reg[29][4]~q\ & ( (\statusD~input_o\) # (\reg[13][4]~q\) ) ) # ( !\reg[29][4]~q\ & ( (\reg[13][4]~q\ & !\statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[13][4]~q\,
	datac => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[29][4]~q\,
	combout => \Mux43~13_combout\);

-- Location: LABCELL_X17_Y4_N54
\Bbus~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~66_combout\ = ( instr(0) & ( instr(1) & ( \Mux43~15_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux43~14_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux43~13_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux43~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux43~12_combout\,
	datab => \ALT_INV_Mux43~15_combout\,
	datac => \ALT_INV_Mux43~14_combout\,
	datad => \ALT_INV_Mux43~13_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Bbus~66_combout\);

-- Location: LABCELL_X13_Y4_N24
\Mux43~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~3_combout\ = ( \reg[19][4]~q\ & ( \statusD~input_o\ ) ) # ( \reg[19][4]~q\ & ( !\statusD~input_o\ & ( \reg[3][4]~q\ ) ) ) # ( !\reg[19][4]~q\ & ( !\statusD~input_o\ & ( \reg[3][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[3][4]~q\,
	datae => \ALT_INV_reg[19][4]~q\,
	dataf => \ALT_INV_statusD~input_o\,
	combout => \Mux43~3_combout\);

-- Location: LABCELL_X17_Y4_N9
\Mux43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~0_combout\ = ( \reg[16][4]~q\ & ( \statusD~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[16][4]~q\,
	combout => \Mux43~0_combout\);

-- Location: LABCELL_X17_Y4_N27
\Mux43~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~2_combout\ = ( \reg[2][4]~q\ & ( (!\statusD~input_o\) # (\reg[18][4]~q\) ) ) # ( !\reg[2][4]~q\ & ( (\statusD~input_o\ & \reg[18][4]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[18][4]~q\,
	dataf => \ALT_INV_reg[2][4]~q\,
	combout => \Mux43~2_combout\);

-- Location: LABCELL_X18_Y4_N48
\Mux43~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~1_combout\ = ( \reg[17][4]~q\ & ( \statusD~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[17][4]~q\,
	combout => \Mux43~1_combout\);

-- Location: LABCELL_X17_Y4_N30
\Bbus~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~63_combout\ = ( instr(0) & ( instr(1) & ( \Mux43~3_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux43~2_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux43~1_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux43~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux43~3_combout\,
	datab => \ALT_INV_Mux43~0_combout\,
	datac => \ALT_INV_Mux43~2_combout\,
	datad => \ALT_INV_Mux43~1_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Bbus~63_combout\);

-- Location: LABCELL_X17_Y4_N36
\Bbus~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~67_combout\ = ( instr(3) & ( \Bbus~63_combout\ & ( (!instr(2) & (\Bbus~65_combout\)) # (instr(2) & ((\Bbus~66_combout\))) ) ) ) # ( !instr(3) & ( \Bbus~63_combout\ & ( (!instr(2)) # (\Bbus~64_combout\) ) ) ) # ( instr(3) & ( !\Bbus~63_combout\ & ( 
-- (!instr(2) & (\Bbus~65_combout\)) # (instr(2) & ((\Bbus~66_combout\))) ) ) ) # ( !instr(3) & ( !\Bbus~63_combout\ & ( (\Bbus~64_combout\ & instr(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~64_combout\,
	datab => \ALT_INV_Bbus~65_combout\,
	datac => \ALT_INV_Bbus~66_combout\,
	datad => ALT_INV_instr(2),
	datae => ALT_INV_instr(3),
	dataf => \ALT_INV_Bbus~63_combout\,
	combout => \Bbus~67_combout\);

-- Location: MLABCELL_X21_Y4_N12
\Bbus~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~68_combout\ = ( \Bbus~67_combout\ & ( instr(13) & ( (!\micro_inst[21]~input_o\ & (\Bbus~62_combout\)) # (\micro_inst[21]~input_o\ & ((instr(4)))) ) ) ) # ( !\Bbus~67_combout\ & ( instr(13) & ( (!\micro_inst[21]~input_o\ & (\Bbus~62_combout\)) # 
-- (\micro_inst[21]~input_o\ & ((instr(4)))) ) ) ) # ( \Bbus~67_combout\ & ( !instr(13) & ( (\micro_inst[21]~input_o\) # (\Bbus~62_combout\) ) ) ) # ( !\Bbus~67_combout\ & ( !instr(13) & ( (\Bbus~62_combout\ & !\micro_inst[21]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~62_combout\,
	datab => ALT_INV_instr(4),
	datac => \ALT_INV_micro_inst[21]~input_o\,
	datae => \ALT_INV_Bbus~67_combout\,
	dataf => ALT_INV_instr(13),
	combout => \Bbus~68_combout\);

-- Location: MLABCELL_X21_Y8_N54
\Bbus[4]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus[4]~SCLR_LUT_combout\ = ( \Bbus~68_combout\ & ( !\Bbus[12]~20_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Bbus[12]~20_combout\,
	datae => \ALT_INV_Bbus~68_combout\,
	combout => \Bbus[4]~SCLR_LUT_combout\);

-- Location: FF_X3_Y8_N5
\Bbus[4]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bbus[4]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bbus[4]~_Duplicate_1_q\);

-- Location: LABCELL_X9_Y8_N27
\Mux94~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux94~3_combout\ = ( \Mux94~0_combout\ & ( (!\Bbus[4]~_Duplicate_1_q\ & (!\Bbus[3]~_Duplicate_1_q\ $ (!\Bbus[2]~_Duplicate_1_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010101000000000101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[4]~_Duplicate_1_q\,
	datac => \ALT_INV_Bbus[3]~_Duplicate_1_q\,
	datad => \ALT_INV_Bbus[2]~_Duplicate_1_q\,
	dataf => \ALT_INV_Mux94~0_combout\,
	combout => \Mux94~3_combout\);

-- Location: MLABCELL_X8_Y7_N12
\Mux94~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux94~4_combout\ = ( !\Bbus_shift~4_combout\ & ( !\Bbus_shift~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Bbus_shift~4_combout\,
	dataf => \ALT_INV_Bbus_shift~5_combout\,
	combout => \Mux94~4_combout\);

-- Location: IOIBUF_X50_Y0_N58
\mmI[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mmI(6),
	o => \mmI[6]~input_o\);

-- Location: FF_X27_Y6_N56
\CMUX:Cbusi[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Cbusi~6_combout\,
	ena => \reg[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CMUX:Cbusi[6]~q\);

-- Location: DSP_X20_Y10_N0
\Mult2~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 16,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 16,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \Mult2~8_AX_bus\,
	ay => \Mult2~8_AY_bus\,
	resulta => \Mult2~8_RESULTA_bus\);

-- Location: LABCELL_X19_Y10_N36
\Equal4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal4~1_combout\ = ( \Maths:random[0]~q\ & ( (\Maths:random[2]~q\ & (\Maths:random[3]~q\ & (!\Maths:random[4]~q\ & !\Maths:random[1]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Maths:random[2]~q\,
	datab => \ALT_INV_Maths:random[3]~q\,
	datac => \ALT_INV_Maths:random[4]~q\,
	datad => \ALT_INV_Maths:random[1]~q\,
	dataf => \ALT_INV_Maths:random[0]~q\,
	combout => \Equal4~1_combout\);

-- Location: LABCELL_X19_Y10_N0
\Equal4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal4~2_combout\ = ( \Maths:random[7]~q\ & ( (!\Maths:random[10]~q\ & (\Maths:random[6]~q\ & (\Maths:random[8]~q\ & \Maths:random[9]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Maths:random[10]~q\,
	datab => \ALT_INV_Maths:random[6]~q\,
	datac => \ALT_INV_Maths:random[8]~q\,
	datad => \ALT_INV_Maths:random[9]~q\,
	dataf => \ALT_INV_Maths:random[7]~q\,
	combout => \Equal4~2_combout\);

-- Location: LABCELL_X19_Y10_N45
\Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal4~0_combout\ = ( \Maths:random[13]~q\ & ( (\Maths:random[15]~q\ & (!\Maths:random[12]~q\ & !\Maths:random[14]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Maths:random[15]~q\,
	datac => \ALT_INV_Maths:random[12]~q\,
	datad => \ALT_INV_Maths:random[14]~q\,
	dataf => \ALT_INV_Maths:random[13]~q\,
	combout => \Equal4~0_combout\);

-- Location: LABCELL_X19_Y10_N18
\Equal4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal4~3_combout\ = ( !\Maths:random[5]~q\ & ( (\Equal4~1_combout\ & (\Maths:random[11]~q\ & (\Equal4~2_combout\ & \Equal4~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal4~1_combout\,
	datab => \ALT_INV_Maths:random[11]~q\,
	datac => \ALT_INV_Equal4~2_combout\,
	datad => \ALT_INV_Equal4~0_combout\,
	dataf => \ALT_INV_Maths:random[5]~q\,
	combout => \Equal4~3_combout\);

-- Location: LABCELL_X19_Y10_N48
\random~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \random~15_combout\ = ( !\Equal4~3_combout\ & ( !\Mult2~23\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult2~23\,
	dataf => \ALT_INV_Equal4~3_combout\,
	combout => \random~15_combout\);

-- Location: MLABCELL_X6_Y7_N15
\Maths:solution[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Maths:solution[15]~0_combout\ = ( counter(0) & ( (!counter(1) & \reset~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_counter(1),
	datac => \ALT_INV_reset~input_o\,
	dataf => ALT_INV_counter(0),
	combout => \Maths:solution[15]~0_combout\);

-- Location: FF_X19_Y10_N50
\Maths:random[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \random~15_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:random[15]~q\);

-- Location: LABCELL_X19_Y10_N21
\random~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \random~14_combout\ = ( !\Equal4~3_combout\ & ( \Mult2~22\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult2~22\,
	dataf => \ALT_INV_Equal4~3_combout\,
	combout => \random~14_combout\);

-- Location: FF_X19_Y10_N23
\Maths:random[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \random~14_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:random[14]~q\);

-- Location: LABCELL_X19_Y10_N39
\random~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \random~13_combout\ = ( !\Equal4~3_combout\ & ( !\Mult2~21\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult2~21\,
	dataf => \ALT_INV_Equal4~3_combout\,
	combout => \random~13_combout\);

-- Location: FF_X19_Y10_N41
\Maths:random[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \random~13_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:random[13]~q\);

-- Location: LABCELL_X19_Y10_N57
\random~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \random~12_combout\ = ( !\Equal4~3_combout\ & ( \Mult2~20\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult2~20\,
	dataf => \ALT_INV_Equal4~3_combout\,
	combout => \random~12_combout\);

-- Location: FF_X19_Y10_N59
\Maths:random[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \random~12_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:random[12]~q\);

-- Location: LABCELL_X19_Y10_N42
\random~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \random~11_combout\ = ( !\Equal4~3_combout\ & ( !\Mult2~19\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult2~19\,
	dataf => \ALT_INV_Equal4~3_combout\,
	combout => \random~11_combout\);

-- Location: FF_X19_Y10_N44
\Maths:random[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \random~11_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:random[11]~q\);

-- Location: LABCELL_X19_Y10_N27
\random~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \random~10_combout\ = ( !\Equal4~3_combout\ & ( \Mult2~18\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult2~18\,
	dataf => \ALT_INV_Equal4~3_combout\,
	combout => \random~10_combout\);

-- Location: FF_X19_Y10_N29
\Maths:random[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \random~10_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:random[10]~q\);

-- Location: LABCELL_X19_Y10_N24
\random~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \random~9_combout\ = ( !\Equal4~3_combout\ & ( !\Mult2~17\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult2~17\,
	dataf => \ALT_INV_Equal4~3_combout\,
	combout => \random~9_combout\);

-- Location: FF_X19_Y10_N26
\Maths:random[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \random~9_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:random[9]~q\);

-- Location: LABCELL_X19_Y10_N9
\random~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \random~8_combout\ = ( !\Equal4~3_combout\ & ( !\Mult2~16\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult2~16\,
	dataf => \ALT_INV_Equal4~3_combout\,
	combout => \random~8_combout\);

-- Location: FF_X19_Y10_N11
\Maths:random[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \random~8_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:random[8]~q\);

-- Location: LABCELL_X19_Y10_N6
\random~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \random~7_combout\ = ( !\Equal4~3_combout\ & ( !\Mult2~15\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mult2~15\,
	dataf => \ALT_INV_Equal4~3_combout\,
	combout => \random~7_combout\);

-- Location: FF_X19_Y10_N8
\Maths:random[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \random~7_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:random[7]~q\);

-- Location: LABCELL_X19_Y10_N12
\random~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \random~5_combout\ = ( !\Equal4~3_combout\ & ( \Mult2~13\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mult2~13\,
	dataf => \ALT_INV_Equal4~3_combout\,
	combout => \random~5_combout\);

-- Location: FF_X19_Y10_N14
\Maths:random[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \random~5_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:random[5]~q\);

-- Location: LABCELL_X19_Y10_N33
\random~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \random~4_combout\ = ( !\Equal4~3_combout\ & ( \Mult2~12\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult2~12\,
	dataf => \ALT_INV_Equal4~3_combout\,
	combout => \random~4_combout\);

-- Location: FF_X19_Y10_N35
\Maths:random[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \random~4_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:random[4]~q\);

-- Location: LABCELL_X19_Y10_N30
\random~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \random~3_combout\ = ( !\Equal4~3_combout\ & ( !\Mult2~11\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult2~11\,
	dataf => \ALT_INV_Equal4~3_combout\,
	combout => \random~3_combout\);

-- Location: FF_X19_Y10_N32
\Maths:random[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \random~3_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:random[3]~q\);

-- Location: LABCELL_X19_Y10_N3
\random~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \random~2_combout\ = ( !\Equal4~3_combout\ & ( !\Mult2~10\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult2~10\,
	dataf => \ALT_INV_Equal4~3_combout\,
	combout => \random~2_combout\);

-- Location: FF_X19_Y10_N5
\Maths:random[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \random~2_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:random[2]~q\);

-- Location: LABCELL_X19_Y10_N54
\random~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \random~1_combout\ = ( !\Equal4~3_combout\ & ( \Mult2~9\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult2~9\,
	dataf => \ALT_INV_Equal4~3_combout\,
	combout => \random~1_combout\);

-- Location: FF_X19_Y10_N56
\Maths:random[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \random~1_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:random[1]~q\);

-- Location: LABCELL_X19_Y10_N51
\random~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \random~0_combout\ = ( !\Equal4~3_combout\ & ( !\Mult2~8_resulta\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult2~8_resulta\,
	dataf => \ALT_INV_Equal4~3_combout\,
	combout => \random~0_combout\);

-- Location: FF_X19_Y10_N53
\Maths:random[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \random~0_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:random[0]~q\);

-- Location: LABCELL_X19_Y10_N15
\random~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \random~6_combout\ = ( !\Equal4~3_combout\ & ( !\Mult2~14\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult2~14\,
	dataf => \ALT_INV_Equal4~3_combout\,
	combout => \random~6_combout\);

-- Location: FF_X19_Y10_N17
\Maths:random[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \random~6_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:random[6]~q\);

-- Location: LABCELL_X9_Y8_N24
\Mux78~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux78~0_combout\ = ( \Bbus[1]~_Duplicate_1_q\ & ( (!\Bbus[3]~_Duplicate_1_q\ & (((\Bbus[0]~_Duplicate_1_q\ & \Bbus[2]~_Duplicate_1_q\)))) # (\Bbus[3]~_Duplicate_1_q\ & (\Bbus[4]~_Duplicate_1_q\ & (!\Bbus[0]~_Duplicate_1_q\ $ (\Bbus[2]~_Duplicate_1_q\)))) 
-- ) ) # ( !\Bbus[1]~_Duplicate_1_q\ & ( (!\Bbus[3]~_Duplicate_1_q\ & (!\Bbus[2]~_Duplicate_1_q\ & ((!\Bbus[4]~_Duplicate_1_q\) # (\Bbus[0]~_Duplicate_1_q\)))) # (\Bbus[3]~_Duplicate_1_q\ & (((!\Bbus[0]~_Duplicate_1_q\ & \Bbus[2]~_Duplicate_1_q\)) # 
-- (\Bbus[4]~_Duplicate_1_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001110100110001100111010011000100010000000011010001000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[4]~_Duplicate_1_q\,
	datab => \ALT_INV_Bbus[3]~_Duplicate_1_q\,
	datac => \ALT_INV_Bbus[0]~_Duplicate_1_q\,
	datad => \ALT_INV_Bbus[2]~_Duplicate_1_q\,
	dataf => \ALT_INV_Bbus[1]~_Duplicate_1_q\,
	combout => \Mux78~0_combout\);

-- Location: FF_X23_Y2_N29
\reg[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~6_combout\,
	sload => VCC,
	ena => \reg[25][0]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[25][6]~q\);

-- Location: LABCELL_X23_Y4_N48
\reg[21][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[21][6]~feeder_combout\ = ( \Cbusi~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~6_combout\,
	combout => \reg[21][6]~feeder_combout\);

-- Location: FF_X23_Y4_N50
\reg[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[21][6]~feeder_combout\,
	ena => \reg[21][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[21][6]~q\);

-- Location: FF_X25_Y4_N56
\reg[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~6_combout\,
	sload => VCC,
	ena => \reg[29][0]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[29][6]~q\);

-- Location: FF_X25_Y4_N26
\reg[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~6_combout\,
	sload => VCC,
	ena => \reg[17][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[17][6]~q\);

-- Location: MLABCELL_X25_Y4_N15
\Bbus~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~83_combout\ = ( \reg[29][6]~q\ & ( \reg[17][6]~q\ & ( (!\micro_inst[25]~input_o\ & (((!\micro_inst[24]~input_o\) # (\reg[21][6]~q\)))) # (\micro_inst[25]~input_o\ & (((\micro_inst[24]~input_o\)) # (\reg[25][6]~q\))) ) ) ) # ( !\reg[29][6]~q\ & ( 
-- \reg[17][6]~q\ & ( (!\micro_inst[25]~input_o\ & (((!\micro_inst[24]~input_o\) # (\reg[21][6]~q\)))) # (\micro_inst[25]~input_o\ & (\reg[25][6]~q\ & ((!\micro_inst[24]~input_o\)))) ) ) ) # ( \reg[29][6]~q\ & ( !\reg[17][6]~q\ & ( (!\micro_inst[25]~input_o\ 
-- & (((\reg[21][6]~q\ & \micro_inst[24]~input_o\)))) # (\micro_inst[25]~input_o\ & (((\micro_inst[24]~input_o\)) # (\reg[25][6]~q\))) ) ) ) # ( !\reg[29][6]~q\ & ( !\reg[17][6]~q\ & ( (!\micro_inst[25]~input_o\ & (((\reg[21][6]~q\ & 
-- \micro_inst[24]~input_o\)))) # (\micro_inst[25]~input_o\ & (\reg[25][6]~q\ & ((!\micro_inst[24]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[25]~input_o\,
	datab => \ALT_INV_reg[25][6]~q\,
	datac => \ALT_INV_reg[21][6]~q\,
	datad => \ALT_INV_micro_inst[24]~input_o\,
	datae => \ALT_INV_reg[29][6]~q\,
	dataf => \ALT_INV_reg[17][6]~q\,
	combout => \Bbus~83_combout\);

-- Location: FF_X25_Y3_N40
\reg[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~6_combout\,
	sload => VCC,
	ena => \reg[18][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[18][6]~q\);

-- Location: FF_X24_Y5_N44
\reg[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~6_combout\,
	sload => VCC,
	ena => \reg[30][0]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[30][6]~q\);

-- Location: LABCELL_X23_Y2_N42
\reg[26][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[26][6]~feeder_combout\ = ( \Cbusi~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~6_combout\,
	combout => \reg[26][6]~feeder_combout\);

-- Location: FF_X23_Y2_N44
\reg[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[26][6]~feeder_combout\,
	ena => \reg[26][0]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[26][6]~q\);

-- Location: FF_X24_Y5_N38
\reg[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~6_combout\,
	sload => VCC,
	ena => \reg[22][0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[22][6]~q\);

-- Location: LABCELL_X24_Y5_N12
\Bbus~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~84_combout\ = ( \reg[22][6]~q\ & ( \micro_inst[25]~input_o\ & ( (!\micro_inst[24]~input_o\ & ((\reg[26][6]~q\))) # (\micro_inst[24]~input_o\ & (\reg[30][6]~q\)) ) ) ) # ( !\reg[22][6]~q\ & ( \micro_inst[25]~input_o\ & ( (!\micro_inst[24]~input_o\ & 
-- ((\reg[26][6]~q\))) # (\micro_inst[24]~input_o\ & (\reg[30][6]~q\)) ) ) ) # ( \reg[22][6]~q\ & ( !\micro_inst[25]~input_o\ & ( (\micro_inst[24]~input_o\) # (\reg[18][6]~q\) ) ) ) # ( !\reg[22][6]~q\ & ( !\micro_inst[25]~input_o\ & ( (\reg[18][6]~q\ & 
-- !\micro_inst[24]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[18][6]~q\,
	datab => \ALT_INV_reg[30][6]~q\,
	datac => \ALT_INV_micro_inst[24]~input_o\,
	datad => \ALT_INV_reg[26][6]~q\,
	datae => \ALT_INV_reg[22][6]~q\,
	dataf => \ALT_INV_micro_inst[25]~input_o\,
	combout => \Bbus~84_combout\);

-- Location: FF_X24_Y4_N20
\reg[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~6_combout\,
	sload => VCC,
	ena => \reg[31][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[31][6]~q\);

-- Location: LABCELL_X23_Y2_N15
\reg[27][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[27][6]~feeder_combout\ = ( \Cbusi~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~6_combout\,
	combout => \reg[27][6]~feeder_combout\);

-- Location: FF_X23_Y2_N17
\reg[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[27][6]~feeder_combout\,
	ena => \reg[27][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[27][6]~q\);

-- Location: FF_X21_Y5_N22
\reg[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~6_combout\,
	sload => VCC,
	ena => \reg[19][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[19][6]~q\);

-- Location: FF_X24_Y4_N2
\reg[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~6_combout\,
	sload => VCC,
	ena => \reg[23][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[23][6]~q\);

-- Location: LABCELL_X24_Y4_N51
\Bbus~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~85_combout\ = ( \micro_inst[25]~input_o\ & ( \micro_inst[24]~input_o\ & ( \reg[31][6]~q\ ) ) ) # ( !\micro_inst[25]~input_o\ & ( \micro_inst[24]~input_o\ & ( \reg[23][6]~q\ ) ) ) # ( \micro_inst[25]~input_o\ & ( !\micro_inst[24]~input_o\ & ( 
-- \reg[27][6]~q\ ) ) ) # ( !\micro_inst[25]~input_o\ & ( !\micro_inst[24]~input_o\ & ( \reg[19][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[31][6]~q\,
	datab => \ALT_INV_reg[27][6]~q\,
	datac => \ALT_INV_reg[19][6]~q\,
	datad => \ALT_INV_reg[23][6]~q\,
	datae => \ALT_INV_micro_inst[25]~input_o\,
	dataf => \ALT_INV_micro_inst[24]~input_o\,
	combout => \Bbus~85_combout\);

-- Location: FF_X23_Y5_N56
\reg[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~6_combout\,
	sload => VCC,
	ena => \reg[24][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[24][6]~q\);

-- Location: FF_X24_Y4_N41
\reg[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~6_combout\,
	sload => VCC,
	ena => \reg[28][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[28][6]~q\);

-- Location: FF_X24_Y2_N26
\reg[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~6_combout\,
	sload => VCC,
	ena => \reg[20][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[20][6]~q\);

-- Location: MLABCELL_X21_Y3_N39
\reg[16][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[16][6]~feeder_combout\ = ( \Cbusi~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~6_combout\,
	combout => \reg[16][6]~feeder_combout\);

-- Location: FF_X21_Y3_N41
\reg[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[16][6]~feeder_combout\,
	ena => \reg[16][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[16][6]~q\);

-- Location: LABCELL_X24_Y4_N42
\Bbus~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~82_combout\ = ( \reg[20][6]~q\ & ( \reg[16][6]~q\ & ( (!\micro_inst[25]~input_o\) # ((!\micro_inst[24]~input_o\ & (\reg[24][6]~q\)) # (\micro_inst[24]~input_o\ & ((\reg[28][6]~q\)))) ) ) ) # ( !\reg[20][6]~q\ & ( \reg[16][6]~q\ & ( 
-- (!\micro_inst[24]~input_o\ & (((!\micro_inst[25]~input_o\)) # (\reg[24][6]~q\))) # (\micro_inst[24]~input_o\ & (((\micro_inst[25]~input_o\ & \reg[28][6]~q\)))) ) ) ) # ( \reg[20][6]~q\ & ( !\reg[16][6]~q\ & ( (!\micro_inst[24]~input_o\ & (\reg[24][6]~q\ & 
-- (\micro_inst[25]~input_o\))) # (\micro_inst[24]~input_o\ & (((!\micro_inst[25]~input_o\) # (\reg[28][6]~q\)))) ) ) ) # ( !\reg[20][6]~q\ & ( !\reg[16][6]~q\ & ( (\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & (\reg[24][6]~q\)) # 
-- (\micro_inst[24]~input_o\ & ((\reg[28][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[24][6]~q\,
	datab => \ALT_INV_micro_inst[24]~input_o\,
	datac => \ALT_INV_micro_inst[25]~input_o\,
	datad => \ALT_INV_reg[28][6]~q\,
	datae => \ALT_INV_reg[20][6]~q\,
	dataf => \ALT_INV_reg[16][6]~q\,
	combout => \Bbus~82_combout\);

-- Location: LABCELL_X24_Y4_N36
\Bbus~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~86_combout\ = ( \micro_inst[23]~input_o\ & ( \Bbus~82_combout\ & ( (!\micro_inst[22]~input_o\ & (\Bbus~84_combout\)) # (\micro_inst[22]~input_o\ & ((\Bbus~85_combout\))) ) ) ) # ( !\micro_inst[23]~input_o\ & ( \Bbus~82_combout\ & ( 
-- (!\micro_inst[22]~input_o\) # (\Bbus~83_combout\) ) ) ) # ( \micro_inst[23]~input_o\ & ( !\Bbus~82_combout\ & ( (!\micro_inst[22]~input_o\ & (\Bbus~84_combout\)) # (\micro_inst[22]~input_o\ & ((\Bbus~85_combout\))) ) ) ) # ( !\micro_inst[23]~input_o\ & ( 
-- !\Bbus~82_combout\ & ( (\Bbus~83_combout\ & \micro_inst[22]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~83_combout\,
	datab => \ALT_INV_Bbus~84_combout\,
	datac => \ALT_INV_Bbus~85_combout\,
	datad => \ALT_INV_micro_inst[22]~input_o\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_Bbus~82_combout\,
	combout => \Bbus~86_combout\);

-- Location: FF_X22_Y4_N59
\reg[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~6_combout\,
	sload => VCC,
	ena => \reg[15][0]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[15][6]~q\);

-- Location: LABCELL_X23_Y4_N36
\reg[14][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[14][6]~feeder_combout\ = ( \Cbusi~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~6_combout\,
	combout => \reg[14][6]~feeder_combout\);

-- Location: FF_X23_Y4_N38
\reg[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[14][6]~feeder_combout\,
	ena => \reg[14][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[14][6]~q\);

-- Location: MLABCELL_X21_Y2_N12
\reg[12][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[12][6]~feeder_combout\ = ( \Cbusi~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~6_combout\,
	combout => \reg[12][6]~feeder_combout\);

-- Location: FF_X21_Y2_N14
\reg[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[12][6]~feeder_combout\,
	ena => \reg[12][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[12][6]~q\);

-- Location: FF_X25_Y4_N2
\reg[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~6_combout\,
	sload => VCC,
	ena => \reg[13][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[13][6]~q\);

-- Location: LABCELL_X24_Y4_N15
\Bbus~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~81_combout\ = ( \micro_inst[23]~input_o\ & ( \micro_inst[22]~input_o\ & ( \reg[15][6]~q\ ) ) ) # ( !\micro_inst[23]~input_o\ & ( \micro_inst[22]~input_o\ & ( \reg[13][6]~q\ ) ) ) # ( \micro_inst[23]~input_o\ & ( !\micro_inst[22]~input_o\ & ( 
-- \reg[14][6]~q\ ) ) ) # ( !\micro_inst[23]~input_o\ & ( !\micro_inst[22]~input_o\ & ( \reg[12][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[15][6]~q\,
	datab => \ALT_INV_reg[14][6]~q\,
	datac => \ALT_INV_reg[12][6]~q\,
	datad => \ALT_INV_reg[13][6]~q\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_micro_inst[22]~input_o\,
	combout => \Bbus~81_combout\);

-- Location: MLABCELL_X21_Y3_N48
\reg[3][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[3][6]~feeder_combout\ = ( \Cbusi~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~6_combout\,
	combout => \reg[3][6]~feeder_combout\);

-- Location: FF_X21_Y3_N50
\reg[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[3][6]~feeder_combout\,
	ena => \reg[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[3][6]~q\);

-- Location: MLABCELL_X21_Y3_N12
\reg[2][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[2][6]~feeder_combout\ = ( \Cbusi~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~6_combout\,
	combout => \reg[2][6]~feeder_combout\);

-- Location: FF_X21_Y3_N14
\reg[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[2][6]~feeder_combout\,
	ena => \reg[2][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[2][6]~q\);

-- Location: LABCELL_X24_Y2_N54
\reg[7][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[7][6]~feeder_combout\ = ( \Cbusi~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~6_combout\,
	combout => \reg[7][6]~feeder_combout\);

-- Location: FF_X24_Y2_N56
\reg[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[7][6]~feeder_combout\,
	ena => \reg[7][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[7][6]~q\);

-- Location: FF_X24_Y5_N11
\reg[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~6_combout\,
	sload => VCC,
	ena => \reg[6][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[6][6]~q\);

-- Location: FF_X24_Y2_N44
\reg[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~6_combout\,
	sload => VCC,
	ena => \reg[4][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[4][6]~q\);

-- Location: LABCELL_X23_Y4_N21
\reg[5][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[5][6]~feeder_combout\ = ( \Cbusi~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~6_combout\,
	combout => \reg[5][6]~feeder_combout\);

-- Location: FF_X23_Y4_N23
\reg[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[5][6]~feeder_combout\,
	ena => \reg[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[5][6]~q\);

-- Location: LABCELL_X24_Y2_N51
\Bbus~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~87_combout\ = ( \micro_inst[23]~input_o\ & ( \micro_inst[22]~input_o\ & ( \reg[7][6]~q\ ) ) ) # ( !\micro_inst[23]~input_o\ & ( \micro_inst[22]~input_o\ & ( \reg[5][6]~q\ ) ) ) # ( \micro_inst[23]~input_o\ & ( !\micro_inst[22]~input_o\ & ( 
-- \reg[6][6]~q\ ) ) ) # ( !\micro_inst[23]~input_o\ & ( !\micro_inst[22]~input_o\ & ( \reg[4][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[7][6]~q\,
	datab => \ALT_INV_reg[6][6]~q\,
	datac => \ALT_INV_reg[4][6]~q\,
	datad => \ALT_INV_reg[5][6]~q\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_micro_inst[22]~input_o\,
	combout => \Bbus~87_combout\);

-- Location: LABCELL_X24_Y2_N6
\Bbus~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~88_combout\ = ( \reg[2][6]~q\ & ( \Bbus~87_combout\ & ( ((\micro_inst[23]~input_o\ & ((!\micro_inst[22]~input_o\) # (\reg[3][6]~q\)))) # (\micro_inst[24]~input_o\) ) ) ) # ( !\reg[2][6]~q\ & ( \Bbus~87_combout\ & ( ((\micro_inst[22]~input_o\ & 
-- (\reg[3][6]~q\ & \micro_inst[23]~input_o\))) # (\micro_inst[24]~input_o\) ) ) ) # ( \reg[2][6]~q\ & ( !\Bbus~87_combout\ & ( (!\micro_inst[24]~input_o\ & (\micro_inst[23]~input_o\ & ((!\micro_inst[22]~input_o\) # (\reg[3][6]~q\)))) ) ) ) # ( 
-- !\reg[2][6]~q\ & ( !\Bbus~87_combout\ & ( (!\micro_inst[24]~input_o\ & (\micro_inst[22]~input_o\ & (\reg[3][6]~q\ & \micro_inst[23]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000001000101001010101010101110101010111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[24]~input_o\,
	datab => \ALT_INV_micro_inst[22]~input_o\,
	datac => \ALT_INV_reg[3][6]~q\,
	datad => \ALT_INV_micro_inst[23]~input_o\,
	datae => \ALT_INV_reg[2][6]~q\,
	dataf => \ALT_INV_Bbus~87_combout\,
	combout => \Bbus~88_combout\);

-- Location: LABCELL_X24_Y4_N57
\Bbus~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~89_combout\ = ( \Bbus~88_combout\ & ( (!\micro_inst[26]~input_o\ & (((!\micro_inst[25]~input_o\) # (\Bbus~81_combout\)))) # (\micro_inst[26]~input_o\ & (\Bbus~86_combout\)) ) ) # ( !\Bbus~88_combout\ & ( (!\micro_inst[26]~input_o\ & 
-- (((\Bbus~81_combout\ & \micro_inst[25]~input_o\)))) # (\micro_inst[26]~input_o\ & (\Bbus~86_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101110111010001110100010001000111011101110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~86_combout\,
	datab => \ALT_INV_micro_inst[26]~input_o\,
	datac => \ALT_INV_Bbus~81_combout\,
	datad => \ALT_INV_micro_inst[25]~input_o\,
	datae => \ALT_INV_Bbus~88_combout\,
	combout => \Bbus~89_combout\);

-- Location: LABCELL_X24_Y7_N24
\Bbus[7]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus[7]~79_combout\ = ( !\Bbus[12]~11_combout\ & ( \Bbus[12]~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Bbus[12]~12_combout\,
	dataf => \ALT_INV_Bbus[12]~11_combout\,
	combout => \Bbus[7]~79_combout\);

-- Location: FF_X27_Y5_N17
\reg[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~6_combout\,
	sload => VCC,
	ena => \reg[11][0]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[11][6]~q\);

-- Location: FF_X23_Y5_N44
\reg[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~6_combout\,
	sload => VCC,
	ena => \reg[9][0]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[9][6]~q\);

-- Location: FF_X22_Y4_N26
\reg[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~6_combout\,
	sload => VCC,
	ena => \reg[10][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[10][6]~q\);

-- Location: LABCELL_X23_Y5_N57
\Bbus~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~80_combout\ = ( \reg[8][6]~q\ & ( \micro_inst[23]~input_o\ & ( (!\micro_inst[22]~input_o\ & ((\reg[10][6]~q\))) # (\micro_inst[22]~input_o\ & (\reg[11][6]~q\)) ) ) ) # ( !\reg[8][6]~q\ & ( \micro_inst[23]~input_o\ & ( (!\micro_inst[22]~input_o\ & 
-- ((\reg[10][6]~q\))) # (\micro_inst[22]~input_o\ & (\reg[11][6]~q\)) ) ) ) # ( \reg[8][6]~q\ & ( !\micro_inst[23]~input_o\ & ( (!\micro_inst[22]~input_o\) # (\reg[9][6]~q\) ) ) ) # ( !\reg[8][6]~q\ & ( !\micro_inst[23]~input_o\ & ( 
-- (\micro_inst[22]~input_o\ & \reg[9][6]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[22]~input_o\,
	datab => \ALT_INV_reg[11][6]~q\,
	datac => \ALT_INV_reg[9][6]~q\,
	datad => \ALT_INV_reg[10][6]~q\,
	datae => \ALT_INV_reg[8][6]~q\,
	dataf => \ALT_INV_micro_inst[23]~input_o\,
	combout => \Bbus~80_combout\);

-- Location: MLABCELL_X21_Y4_N3
\Bbus[7]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus[7]~77_combout\ = ( instr(13) & ( !instr(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(14),
	dataf => ALT_INV_instr(13),
	combout => \Bbus[7]~77_combout\);

-- Location: FF_X21_Y4_N35
\instr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \reg[31][6]~q\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => instr(6));

-- Location: IOIBUF_X14_Y81_N1
\mmI[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mmI(5),
	o => \mmI[5]~input_o\);

-- Location: FF_X15_Y5_N53
\CMUX:Cbusi[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Cbusi~5_combout\,
	ena => \reg[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CMUX:Cbusi[5]~q\);

-- Location: FF_X18_Y3_N53
\reg[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~5_combout\,
	sload => VCC,
	ena => \reg[22][0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[22][5]~q\);

-- Location: FF_X12_Y4_N50
\reg[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~5_combout\,
	sload => VCC,
	ena => \reg[6][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[6][5]~q\);

-- Location: MLABCELL_X15_Y4_N21
\Mux42~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~11_combout\ = ( \reg[6][5]~q\ & ( (!\statusD~input_o\) # (\reg[22][5]~q\) ) ) # ( !\reg[6][5]~q\ & ( (\statusD~input_o\ & \reg[22][5]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[22][5]~q\,
	dataf => \ALT_INV_reg[6][5]~q\,
	combout => \Mux42~11_combout\);

-- Location: FF_X19_Y4_N38
\reg[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~5_combout\,
	sload => VCC,
	ena => \reg[30][0]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[30][5]~q\);

-- Location: FF_X17_Y5_N47
\reg[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~5_combout\,
	sload => VCC,
	ena => \reg[14][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[14][5]~q\);

-- Location: LABCELL_X17_Y5_N6
\Mux42~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~13_combout\ = ( \reg[14][5]~q\ & ( (!\statusD~input_o\) # (\reg[30][5]~q\) ) ) # ( !\reg[14][5]~q\ & ( (\statusD~input_o\ & \reg[30][5]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[30][5]~q\,
	datae => \ALT_INV_reg[14][5]~q\,
	combout => \Mux42~13_combout\);

-- Location: FF_X17_Y5_N5
\reg[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~5_combout\,
	sload => VCC,
	ena => \reg[18][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[18][5]~q\);

-- Location: MLABCELL_X15_Y5_N42
\reg[2][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[2][5]~feeder_combout\ = ( \Cbusi~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~5_combout\,
	combout => \reg[2][5]~feeder_combout\);

-- Location: FF_X15_Y5_N44
\reg[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[2][5]~feeder_combout\,
	ena => \reg[2][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[2][5]~q\);

-- Location: LABCELL_X17_Y5_N15
\Mux42~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~10_combout\ = ( \reg[2][5]~q\ & ( (!\statusD~input_o\) # (\reg[18][5]~q\) ) ) # ( !\reg[2][5]~q\ & ( (\statusD~input_o\ & \reg[18][5]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[18][5]~q\,
	dataf => \ALT_INV_reg[2][5]~q\,
	combout => \Mux42~10_combout\);

-- Location: FF_X16_Y5_N2
\reg[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~5_combout\,
	sload => VCC,
	ena => \reg[26][0]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[26][5]~q\);

-- Location: LABCELL_X10_Y5_N57
\reg[10][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[10][5]~feeder_combout\ = ( \Cbusi~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~5_combout\,
	combout => \reg[10][5]~feeder_combout\);

-- Location: FF_X10_Y5_N59
\reg[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[10][5]~feeder_combout\,
	ena => \reg[10][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[10][5]~q\);

-- Location: LABCELL_X16_Y5_N0
\Mux42~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~12_combout\ = ( \reg[10][5]~q\ & ( (!\statusD~input_o\) # (\reg[26][5]~q\) ) ) # ( !\reg[10][5]~q\ & ( (\statusD~input_o\ & \reg[26][5]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[26][5]~q\,
	dataf => \ALT_INV_reg[10][5]~q\,
	combout => \Mux42~12_combout\);

-- Location: LABCELL_X17_Y5_N33
\Abus~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~70_combout\ = ( instr(11) & ( instr(12) & ( \Mux42~13_combout\ ) ) ) # ( !instr(11) & ( instr(12) & ( \Mux42~12_combout\ ) ) ) # ( instr(11) & ( !instr(12) & ( \Mux42~11_combout\ ) ) ) # ( !instr(11) & ( !instr(12) & ( \Mux42~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux42~11_combout\,
	datab => \ALT_INV_Mux42~13_combout\,
	datac => \ALT_INV_Mux42~10_combout\,
	datad => \ALT_INV_Mux42~12_combout\,
	datae => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \Abus~70_combout\);

-- Location: FF_X16_Y4_N59
\reg[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~5_combout\,
	sload => VCC,
	ena => \reg[27][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[27][5]~q\);

-- Location: FF_X16_Y5_N17
\reg[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~5_combout\,
	sload => VCC,
	ena => \reg[11][0]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[11][5]~q\);

-- Location: LABCELL_X17_Y5_N24
\Mux42~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~17_combout\ = ( \reg[11][5]~q\ & ( (!\statusD~input_o\) # (\reg[27][5]~q\) ) ) # ( !\reg[11][5]~q\ & ( (\statusD~input_o\ & \reg[27][5]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[27][5]~q\,
	dataf => \ALT_INV_reg[11][5]~q\,
	combout => \Mux42~17_combout\);

-- Location: FF_X12_Y4_N35
\reg[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~5_combout\,
	sload => VCC,
	ena => \reg[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[3][5]~q\);

-- Location: LABCELL_X13_Y4_N54
\reg[19][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[19][5]~feeder_combout\ = ( \Cbusi~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~5_combout\,
	combout => \reg[19][5]~feeder_combout\);

-- Location: FF_X13_Y4_N56
\reg[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[19][5]~feeder_combout\,
	ena => \reg[19][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[19][5]~q\);

-- Location: MLABCELL_X15_Y4_N12
\Mux42~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~15_combout\ = ( \reg[19][5]~q\ & ( (\statusD~input_o\) # (\reg[3][5]~q\) ) ) # ( !\reg[19][5]~q\ & ( (\reg[3][5]~q\ & !\statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[3][5]~q\,
	datad => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[19][5]~q\,
	combout => \Mux42~15_combout\);

-- Location: FF_X12_Y6_N41
\reg[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~5_combout\,
	sload => VCC,
	ena => \reg[7][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[7][5]~q\);

-- Location: FF_X15_Y4_N32
\reg[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~5_combout\,
	sload => VCC,
	ena => \reg[23][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[23][5]~q\);

-- Location: MLABCELL_X15_Y4_N48
\Mux42~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~16_combout\ = ( \statusD~input_o\ & ( \reg[23][5]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[23][5]~q\ & ( \reg[7][5]~q\ ) ) ) # ( !\statusD~input_o\ & ( !\reg[23][5]~q\ & ( \reg[7][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[7][5]~q\,
	datae => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[23][5]~q\,
	combout => \Mux42~16_combout\);

-- Location: FF_X16_Y4_N2
\reg[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~5_combout\,
	sload => VCC,
	ena => \reg[15][0]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[15][5]~q\);

-- Location: LABCELL_X16_Y4_N54
\Mux42~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~18_combout\ = ( \statusD~input_o\ & ( \reg[31][5]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[15][5]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[15][5]~q\,
	datab => \ALT_INV_reg[31][5]~q\,
	dataf => \ALT_INV_statusD~input_o\,
	combout => \Mux42~18_combout\);

-- Location: LABCELL_X17_Y5_N39
\Abus~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~71_combout\ = ( instr(11) & ( instr(12) & ( \Mux42~18_combout\ ) ) ) # ( !instr(11) & ( instr(12) & ( \Mux42~17_combout\ ) ) ) # ( instr(11) & ( !instr(12) & ( \Mux42~16_combout\ ) ) ) # ( !instr(11) & ( !instr(12) & ( \Mux42~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux42~17_combout\,
	datab => \ALT_INV_Mux42~15_combout\,
	datac => \ALT_INV_Mux42~16_combout\,
	datad => \ALT_INV_Mux42~18_combout\,
	datae => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \Abus~71_combout\);

-- Location: FF_X18_Y4_N20
\reg[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~5_combout\,
	sload => VCC,
	ena => \reg[29][0]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[29][5]~q\);

-- Location: FF_X18_Y4_N2
\reg[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~5_combout\,
	sload => VCC,
	ena => \reg[13][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[13][5]~q\);

-- Location: LABCELL_X18_Y4_N33
\Mux42~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~8_combout\ = ( \reg[13][5]~q\ & ( (!\statusD~input_o\) # (\reg[29][5]~q\) ) ) # ( !\reg[13][5]~q\ & ( (\statusD~input_o\ & \reg[29][5]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[29][5]~q\,
	datae => \ALT_INV_reg[13][5]~q\,
	combout => \Mux42~8_combout\);

-- Location: FF_X12_Y6_N26
\reg[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~5_combout\,
	sload => VCC,
	ena => \reg[21][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[21][5]~q\);

-- Location: FF_X12_Y6_N11
\reg[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~5_combout\,
	sload => VCC,
	ena => \reg[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[5][5]~q\);

-- Location: LABCELL_X12_Y6_N24
\Mux42~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~6_combout\ = ( \reg[5][5]~q\ & ( (!\statusD~input_o\) # (\reg[21][5]~q\) ) ) # ( !\reg[5][5]~q\ & ( (\statusD~input_o\ & \reg[21][5]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[21][5]~q\,
	dataf => \ALT_INV_reg[5][5]~q\,
	combout => \Mux42~6_combout\);

-- Location: FF_X16_Y5_N20
\reg[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~5_combout\,
	sload => VCC,
	ena => \reg[9][0]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[9][5]~q\);

-- Location: FF_X17_Y5_N11
\reg[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~5_combout\,
	sload => VCC,
	ena => \reg[25][0]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[25][5]~q\);

-- Location: LABCELL_X17_Y5_N12
\Mux42~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~7_combout\ = ( \reg[25][5]~q\ & ( (\reg[9][5]~q\) # (\statusD~input_o\) ) ) # ( !\reg[25][5]~q\ & ( (!\statusD~input_o\ & \reg[9][5]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[9][5]~q\,
	dataf => \ALT_INV_reg[25][5]~q\,
	combout => \Mux42~7_combout\);

-- Location: FF_X18_Y4_N56
\reg[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~5_combout\,
	sload => VCC,
	ena => \reg[17][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[17][5]~q\);

-- Location: LABCELL_X18_Y4_N36
\Mux42~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~5_combout\ = ( \reg[17][5]~q\ & ( \statusD~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_reg[17][5]~q\,
	dataf => \ALT_INV_statusD~input_o\,
	combout => \Mux42~5_combout\);

-- Location: LABCELL_X17_Y5_N57
\Abus~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~69_combout\ = ( instr(11) & ( instr(12) & ( \Mux42~8_combout\ ) ) ) # ( !instr(11) & ( instr(12) & ( \Mux42~7_combout\ ) ) ) # ( instr(11) & ( !instr(12) & ( \Mux42~6_combout\ ) ) ) # ( !instr(11) & ( !instr(12) & ( \Mux42~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux42~8_combout\,
	datab => \ALT_INV_Mux42~6_combout\,
	datac => \ALT_INV_Mux42~7_combout\,
	datad => \ALT_INV_Mux42~5_combout\,
	datae => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \Abus~69_combout\);

-- Location: FF_X17_Y4_N38
\reg[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~5_combout\,
	sload => VCC,
	ena => \reg[24][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[24][5]~q\);

-- Location: LABCELL_X18_Y7_N36
\reg[8][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[8][5]~feeder_combout\ = ( \Cbusi~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~5_combout\,
	combout => \reg[8][5]~feeder_combout\);

-- Location: FF_X18_Y7_N38
\reg[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[8][5]~feeder_combout\,
	ena => \reg[8][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[8][5]~q\);

-- Location: LABCELL_X18_Y5_N0
\Mux42~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~2_combout\ = ( \reg[8][5]~q\ & ( (!\statusD~input_o\) # (\reg[24][5]~q\) ) ) # ( !\reg[8][5]~q\ & ( (\reg[24][5]~q\ & \statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[24][5]~q\,
	datac => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[8][5]~q\,
	combout => \Mux42~2_combout\);

-- Location: FF_X10_Y6_N32
\reg[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~5_combout\,
	sload => VCC,
	ena => \reg[16][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[16][5]~q\);

-- Location: LABCELL_X17_Y5_N27
\Mux42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~0_combout\ = ( \reg[16][5]~q\ & ( \statusD~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[16][5]~q\,
	combout => \Mux42~0_combout\);

-- Location: FF_X17_Y4_N11
\reg[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~5_combout\,
	sload => VCC,
	ena => \reg[20][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[20][5]~q\);

-- Location: FF_X18_Y6_N35
\reg[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~5_combout\,
	sload => VCC,
	ena => \reg[4][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[4][5]~q\);

-- Location: LABCELL_X17_Y5_N42
\Mux42~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~1_combout\ = ( \reg[4][5]~q\ & ( (!\statusD~input_o\) # (\reg[20][5]~q\) ) ) # ( !\reg[4][5]~q\ & ( (\statusD~input_o\ & \reg[20][5]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[20][5]~q\,
	datae => \ALT_INV_reg[4][5]~q\,
	combout => \Mux42~1_combout\);

-- Location: FF_X19_Y4_N23
\reg[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~5_combout\,
	sload => VCC,
	ena => \reg[28][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[28][5]~q\);

-- Location: LABCELL_X18_Y5_N33
\reg[12][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[12][5]~feeder_combout\ = ( \Cbusi~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~5_combout\,
	combout => \reg[12][5]~feeder_combout\);

-- Location: FF_X18_Y5_N35
\reg[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[12][5]~feeder_combout\,
	ena => \reg[12][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[12][5]~q\);

-- Location: LABCELL_X18_Y5_N12
\Mux42~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~3_combout\ = ( \statusD~input_o\ & ( \reg[28][5]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[12][5]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[28][5]~q\,
	datac => \ALT_INV_reg[12][5]~q\,
	datae => \ALT_INV_statusD~input_o\,
	combout => \Mux42~3_combout\);

-- Location: LABCELL_X17_Y5_N51
\Abus~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~68_combout\ = ( instr(11) & ( instr(12) & ( \Mux42~3_combout\ ) ) ) # ( !instr(11) & ( instr(12) & ( \Mux42~2_combout\ ) ) ) # ( instr(11) & ( !instr(12) & ( \Mux42~1_combout\ ) ) ) # ( !instr(11) & ( !instr(12) & ( \Mux42~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux42~2_combout\,
	datab => \ALT_INV_Mux42~0_combout\,
	datac => \ALT_INV_Mux42~1_combout\,
	datad => \ALT_INV_Mux42~3_combout\,
	datae => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \Abus~68_combout\);

-- Location: LABCELL_X17_Y5_N18
\Abus~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~72_combout\ = ( instr(10) & ( \Abus~68_combout\ & ( (!instr(9) & (\Abus~70_combout\)) # (instr(9) & ((\Abus~71_combout\))) ) ) ) # ( !instr(10) & ( \Abus~68_combout\ & ( (!instr(9)) # (\Abus~69_combout\) ) ) ) # ( instr(10) & ( !\Abus~68_combout\ & 
-- ( (!instr(9) & (\Abus~70_combout\)) # (instr(9) & ((\Abus~71_combout\))) ) ) ) # ( !instr(10) & ( !\Abus~68_combout\ & ( (instr(9) & \Abus~69_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~70_combout\,
	datab => \ALT_INV_Abus~71_combout\,
	datac => ALT_INV_instr(9),
	datad => \ALT_INV_Abus~69_combout\,
	datae => ALT_INV_instr(10),
	dataf => \ALT_INV_Abus~68_combout\,
	combout => \Abus~72_combout\);

-- Location: MLABCELL_X15_Y4_N9
\Abus~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~80_combout\ = ( \micro_inst[29]~input_o\ & ( \reg[4][5]~q\ & ( (!\micro_inst[28]~input_o\ & (\reg[6][5]~q\)) # (\micro_inst[28]~input_o\ & ((\reg[7][5]~q\))) ) ) ) # ( !\micro_inst[29]~input_o\ & ( \reg[4][5]~q\ & ( (!\micro_inst[28]~input_o\) # 
-- (\reg[5][5]~q\) ) ) ) # ( \micro_inst[29]~input_o\ & ( !\reg[4][5]~q\ & ( (!\micro_inst[28]~input_o\ & (\reg[6][5]~q\)) # (\micro_inst[28]~input_o\ & ((\reg[7][5]~q\))) ) ) ) # ( !\micro_inst[29]~input_o\ & ( !\reg[4][5]~q\ & ( (\reg[5][5]~q\ & 
-- \micro_inst[28]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[5][5]~q\,
	datab => \ALT_INV_reg[6][5]~q\,
	datac => \ALT_INV_reg[7][5]~q\,
	datad => \ALT_INV_micro_inst[28]~input_o\,
	datae => \ALT_INV_micro_inst[29]~input_o\,
	dataf => \ALT_INV_reg[4][5]~q\,
	combout => \Abus~80_combout\);

-- Location: MLABCELL_X15_Y4_N15
\Abus~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~81_combout\ = ( \micro_inst[28]~input_o\ & ( (!\micro_inst[30]~input_o\ & (\reg[3][5]~q\)) # (\micro_inst[30]~input_o\ & ((\Abus~80_combout\))) ) ) # ( !\micro_inst[28]~input_o\ & ( (!\micro_inst[30]~input_o\ & ((\reg[2][5]~q\))) # 
-- (\micro_inst[30]~input_o\ & (\Abus~80_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[3][5]~q\,
	datab => \ALT_INV_Abus~80_combout\,
	datac => \ALT_INV_micro_inst[30]~input_o\,
	datad => \ALT_INV_reg[2][5]~q\,
	dataf => \ALT_INV_micro_inst[28]~input_o\,
	combout => \Abus~81_combout\);

-- Location: LABCELL_X19_Y4_N30
\Abus~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~75_combout\ = ( \reg[28][5]~q\ & ( \micro_inst[31]~input_o\ & ( (\micro_inst[30]~input_o\) # (\reg[24][5]~q\) ) ) ) # ( !\reg[28][5]~q\ & ( \micro_inst[31]~input_o\ & ( (\reg[24][5]~q\ & !\micro_inst[30]~input_o\) ) ) ) # ( \reg[28][5]~q\ & ( 
-- !\micro_inst[31]~input_o\ & ( (!\micro_inst[30]~input_o\ & (\reg[16][5]~q\)) # (\micro_inst[30]~input_o\ & ((\reg[20][5]~q\))) ) ) ) # ( !\reg[28][5]~q\ & ( !\micro_inst[31]~input_o\ & ( (!\micro_inst[30]~input_o\ & (\reg[16][5]~q\)) # 
-- (\micro_inst[30]~input_o\ & ((\reg[20][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[16][5]~q\,
	datab => \ALT_INV_reg[24][5]~q\,
	datac => \ALT_INV_micro_inst[30]~input_o\,
	datad => \ALT_INV_reg[20][5]~q\,
	datae => \ALT_INV_reg[28][5]~q\,
	dataf => \ALT_INV_micro_inst[31]~input_o\,
	combout => \Abus~75_combout\);

-- Location: LABCELL_X19_Y4_N48
\Abus~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~78_combout\ = ( \micro_inst[30]~input_o\ & ( \micro_inst[31]~input_o\ & ( \reg[31][5]~q\ ) ) ) # ( !\micro_inst[30]~input_o\ & ( \micro_inst[31]~input_o\ & ( \reg[27][5]~q\ ) ) ) # ( \micro_inst[30]~input_o\ & ( !\micro_inst[31]~input_o\ & ( 
-- \reg[23][5]~q\ ) ) ) # ( !\micro_inst[30]~input_o\ & ( !\micro_inst[31]~input_o\ & ( \reg[19][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[23][5]~q\,
	datab => \ALT_INV_reg[31][5]~q\,
	datac => \ALT_INV_reg[27][5]~q\,
	datad => \ALT_INV_reg[19][5]~q\,
	datae => \ALT_INV_micro_inst[30]~input_o\,
	dataf => \ALT_INV_micro_inst[31]~input_o\,
	combout => \Abus~78_combout\);

-- Location: LABCELL_X18_Y4_N6
\Abus~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~77_combout\ = ( \reg[17][5]~q\ & ( \reg[29][5]~q\ & ( (!\micro_inst[31]~input_o\ & (((!\micro_inst[30]~input_o\) # (\reg[21][5]~q\)))) # (\micro_inst[31]~input_o\ & (((\micro_inst[30]~input_o\)) # (\reg[25][5]~q\))) ) ) ) # ( !\reg[17][5]~q\ & ( 
-- \reg[29][5]~q\ & ( (!\micro_inst[31]~input_o\ & (((\micro_inst[30]~input_o\ & \reg[21][5]~q\)))) # (\micro_inst[31]~input_o\ & (((\micro_inst[30]~input_o\)) # (\reg[25][5]~q\))) ) ) ) # ( \reg[17][5]~q\ & ( !\reg[29][5]~q\ & ( (!\micro_inst[31]~input_o\ & 
-- (((!\micro_inst[30]~input_o\) # (\reg[21][5]~q\)))) # (\micro_inst[31]~input_o\ & (\reg[25][5]~q\ & (!\micro_inst[30]~input_o\))) ) ) ) # ( !\reg[17][5]~q\ & ( !\reg[29][5]~q\ & ( (!\micro_inst[31]~input_o\ & (((\micro_inst[30]~input_o\ & 
-- \reg[21][5]~q\)))) # (\micro_inst[31]~input_o\ & (\reg[25][5]~q\ & (!\micro_inst[30]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[31]~input_o\,
	datab => \ALT_INV_reg[25][5]~q\,
	datac => \ALT_INV_micro_inst[30]~input_o\,
	datad => \ALT_INV_reg[21][5]~q\,
	datae => \ALT_INV_reg[17][5]~q\,
	dataf => \ALT_INV_reg[29][5]~q\,
	combout => \Abus~77_combout\);

-- Location: LABCELL_X19_Y4_N39
\Abus~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~76_combout\ = ( \reg[22][5]~q\ & ( \reg[26][5]~q\ & ( (!\micro_inst[31]~input_o\ & (((\micro_inst[30]~input_o\) # (\reg[18][5]~q\)))) # (\micro_inst[31]~input_o\ & (((!\micro_inst[30]~input_o\)) # (\reg[30][5]~q\))) ) ) ) # ( !\reg[22][5]~q\ & ( 
-- \reg[26][5]~q\ & ( (!\micro_inst[31]~input_o\ & (((\reg[18][5]~q\ & !\micro_inst[30]~input_o\)))) # (\micro_inst[31]~input_o\ & (((!\micro_inst[30]~input_o\)) # (\reg[30][5]~q\))) ) ) ) # ( \reg[22][5]~q\ & ( !\reg[26][5]~q\ & ( (!\micro_inst[31]~input_o\ 
-- & (((\micro_inst[30]~input_o\) # (\reg[18][5]~q\)))) # (\micro_inst[31]~input_o\ & (\reg[30][5]~q\ & ((\micro_inst[30]~input_o\)))) ) ) ) # ( !\reg[22][5]~q\ & ( !\reg[26][5]~q\ & ( (!\micro_inst[31]~input_o\ & (((\reg[18][5]~q\ & 
-- !\micro_inst[30]~input_o\)))) # (\micro_inst[31]~input_o\ & (\reg[30][5]~q\ & ((\micro_inst[30]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[30][5]~q\,
	datab => \ALT_INV_reg[18][5]~q\,
	datac => \ALT_INV_micro_inst[31]~input_o\,
	datad => \ALT_INV_micro_inst[30]~input_o\,
	datae => \ALT_INV_reg[22][5]~q\,
	dataf => \ALT_INV_reg[26][5]~q\,
	combout => \Abus~76_combout\);

-- Location: LABCELL_X19_Y4_N6
\Abus~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~79_combout\ = ( \Abus~77_combout\ & ( \Abus~76_combout\ & ( (!\micro_inst[28]~input_o\ & (((\micro_inst[29]~input_o\)) # (\Abus~75_combout\))) # (\micro_inst[28]~input_o\ & (((!\micro_inst[29]~input_o\) # (\Abus~78_combout\)))) ) ) ) # ( 
-- !\Abus~77_combout\ & ( \Abus~76_combout\ & ( (!\micro_inst[28]~input_o\ & (((\micro_inst[29]~input_o\)) # (\Abus~75_combout\))) # (\micro_inst[28]~input_o\ & (((\Abus~78_combout\ & \micro_inst[29]~input_o\)))) ) ) ) # ( \Abus~77_combout\ & ( 
-- !\Abus~76_combout\ & ( (!\micro_inst[28]~input_o\ & (\Abus~75_combout\ & ((!\micro_inst[29]~input_o\)))) # (\micro_inst[28]~input_o\ & (((!\micro_inst[29]~input_o\) # (\Abus~78_combout\)))) ) ) ) # ( !\Abus~77_combout\ & ( !\Abus~76_combout\ & ( 
-- (!\micro_inst[28]~input_o\ & (\Abus~75_combout\ & ((!\micro_inst[29]~input_o\)))) # (\micro_inst[28]~input_o\ & (((\Abus~78_combout\ & \micro_inst[29]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[28]~input_o\,
	datab => \ALT_INV_Abus~75_combout\,
	datac => \ALT_INV_Abus~78_combout\,
	datad => \ALT_INV_micro_inst[29]~input_o\,
	datae => \ALT_INV_Abus~77_combout\,
	dataf => \ALT_INV_Abus~76_combout\,
	combout => \Abus~79_combout\);

-- Location: LABCELL_X16_Y5_N54
\Abus~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~74_combout\ = ( \reg[12][5]~q\ & ( \reg[15][5]~q\ & ( (!\micro_inst[28]~input_o\ & ((!\micro_inst[29]~input_o\) # ((\reg[14][5]~q\)))) # (\micro_inst[28]~input_o\ & (((\reg[13][5]~q\)) # (\micro_inst[29]~input_o\))) ) ) ) # ( !\reg[12][5]~q\ & ( 
-- \reg[15][5]~q\ & ( (!\micro_inst[28]~input_o\ & (\micro_inst[29]~input_o\ & (\reg[14][5]~q\))) # (\micro_inst[28]~input_o\ & (((\reg[13][5]~q\)) # (\micro_inst[29]~input_o\))) ) ) ) # ( \reg[12][5]~q\ & ( !\reg[15][5]~q\ & ( (!\micro_inst[28]~input_o\ & 
-- ((!\micro_inst[29]~input_o\) # ((\reg[14][5]~q\)))) # (\micro_inst[28]~input_o\ & (!\micro_inst[29]~input_o\ & ((\reg[13][5]~q\)))) ) ) ) # ( !\reg[12][5]~q\ & ( !\reg[15][5]~q\ & ( (!\micro_inst[28]~input_o\ & (\micro_inst[29]~input_o\ & 
-- (\reg[14][5]~q\))) # (\micro_inst[28]~input_o\ & (!\micro_inst[29]~input_o\ & ((\reg[13][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[28]~input_o\,
	datab => \ALT_INV_micro_inst[29]~input_o\,
	datac => \ALT_INV_reg[14][5]~q\,
	datad => \ALT_INV_reg[13][5]~q\,
	datae => \ALT_INV_reg[12][5]~q\,
	dataf => \ALT_INV_reg[15][5]~q\,
	combout => \Abus~74_combout\);

-- Location: MLABCELL_X15_Y4_N57
\Abus~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~82_combout\ = ( \Abus~74_combout\ & ( (!\micro_inst[32]~input_o\ & (((\Abus~81_combout\)) # (\micro_inst[31]~input_o\))) # (\micro_inst[32]~input_o\ & (((\Abus~79_combout\)))) ) ) # ( !\Abus~74_combout\ & ( (!\micro_inst[32]~input_o\ & 
-- (!\micro_inst[31]~input_o\ & (\Abus~81_combout\))) # (\micro_inst[32]~input_o\ & (((\Abus~79_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101001010100111111100001000010111010010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[32]~input_o\,
	datab => \ALT_INV_micro_inst[31]~input_o\,
	datac => \ALT_INV_Abus~81_combout\,
	datad => \ALT_INV_Abus~79_combout\,
	datae => \ALT_INV_Abus~74_combout\,
	combout => \Abus~82_combout\);

-- Location: LABCELL_X16_Y5_N27
\Abus~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~73_combout\ = ( \reg[8][5]~q\ & ( \reg[9][5]~q\ & ( (!\micro_inst[29]~input_o\) # ((!\micro_inst[28]~input_o\ & (\reg[10][5]~q\)) # (\micro_inst[28]~input_o\ & ((\reg[11][5]~q\)))) ) ) ) # ( !\reg[8][5]~q\ & ( \reg[9][5]~q\ & ( 
-- (!\micro_inst[28]~input_o\ & (\reg[10][5]~q\ & ((\micro_inst[29]~input_o\)))) # (\micro_inst[28]~input_o\ & (((!\micro_inst[29]~input_o\) # (\reg[11][5]~q\)))) ) ) ) # ( \reg[8][5]~q\ & ( !\reg[9][5]~q\ & ( (!\micro_inst[28]~input_o\ & 
-- (((!\micro_inst[29]~input_o\)) # (\reg[10][5]~q\))) # (\micro_inst[28]~input_o\ & (((\reg[11][5]~q\ & \micro_inst[29]~input_o\)))) ) ) ) # ( !\reg[8][5]~q\ & ( !\reg[9][5]~q\ & ( (\micro_inst[29]~input_o\ & ((!\micro_inst[28]~input_o\ & (\reg[10][5]~q\)) 
-- # (\micro_inst[28]~input_o\ & ((\reg[11][5]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[28]~input_o\,
	datab => \ALT_INV_reg[10][5]~q\,
	datac => \ALT_INV_reg[11][5]~q\,
	datad => \ALT_INV_micro_inst[29]~input_o\,
	datae => \ALT_INV_reg[8][5]~q\,
	dataf => \ALT_INV_reg[9][5]~q\,
	combout => \Abus~73_combout\);

-- Location: LABCELL_X16_Y5_N3
\Abus~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~83_combout\ = ( \Abus[6]~7_combout\ & ( (!\micro_inst[27]~input_o\ & ((\Abus~73_combout\))) # (\micro_inst[27]~input_o\ & (\Abus~72_combout\)) ) ) # ( !\Abus[6]~7_combout\ & ( (!\micro_inst[27]~input_o\ & ((\Abus~82_combout\))) # 
-- (\micro_inst[27]~input_o\ & (\Abus~72_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[27]~input_o\,
	datab => \ALT_INV_Abus~72_combout\,
	datac => \ALT_INV_Abus~82_combout\,
	datad => \ALT_INV_Abus~73_combout\,
	dataf => \ALT_INV_Abus[6]~7_combout\,
	combout => \Abus~83_combout\);

-- Location: LABCELL_X19_Y8_N33
\Abus[5]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus[5]~SCLR_LUT_combout\ = ( !\Abus[6]~19_combout\ & ( \Abus~83_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Abus[6]~19_combout\,
	dataf => \ALT_INV_Abus~83_combout\,
	combout => \Abus[5]~SCLR_LUT_combout\);

-- Location: FF_X2_Y7_N17
\Abus[5]~_Duplicate_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Abus[5]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Abus[5]~_Duplicate_3_q\);

-- Location: LABCELL_X17_Y5_N36
\Mux42~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~19_combout\ = ( instr(2) & ( instr(3) & ( \Mux42~18_combout\ ) ) ) # ( !instr(2) & ( instr(3) & ( \Mux42~17_combout\ ) ) ) # ( instr(2) & ( !instr(3) & ( \Mux42~16_combout\ ) ) ) # ( !instr(2) & ( !instr(3) & ( \Mux42~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux42~17_combout\,
	datab => \ALT_INV_Mux42~15_combout\,
	datac => \ALT_INV_Mux42~18_combout\,
	datad => \ALT_INV_Mux42~16_combout\,
	datae => ALT_INV_instr(2),
	dataf => ALT_INV_instr(3),
	combout => \Mux42~19_combout\);

-- Location: LABCELL_X17_Y5_N30
\Mux42~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~14_combout\ = ( instr(2) & ( instr(3) & ( \Mux42~13_combout\ ) ) ) # ( !instr(2) & ( instr(3) & ( \Mux42~12_combout\ ) ) ) # ( instr(2) & ( !instr(3) & ( \Mux42~11_combout\ ) ) ) # ( !instr(2) & ( !instr(3) & ( \Mux42~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux42~11_combout\,
	datab => \ALT_INV_Mux42~13_combout\,
	datac => \ALT_INV_Mux42~12_combout\,
	datad => \ALT_INV_Mux42~10_combout\,
	datae => ALT_INV_instr(2),
	dataf => ALT_INV_instr(3),
	combout => \Mux42~14_combout\);

-- Location: LABCELL_X17_Y5_N54
\Mux42~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~9_combout\ = ( instr(2) & ( instr(3) & ( \Mux42~8_combout\ ) ) ) # ( !instr(2) & ( instr(3) & ( \Mux42~7_combout\ ) ) ) # ( instr(2) & ( !instr(3) & ( \Mux42~6_combout\ ) ) ) # ( !instr(2) & ( !instr(3) & ( \Mux42~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux42~8_combout\,
	datab => \ALT_INV_Mux42~6_combout\,
	datac => \ALT_INV_Mux42~5_combout\,
	datad => \ALT_INV_Mux42~7_combout\,
	datae => ALT_INV_instr(2),
	dataf => ALT_INV_instr(3),
	combout => \Mux42~9_combout\);

-- Location: LABCELL_X17_Y5_N48
\Mux42~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~4_combout\ = ( instr(2) & ( instr(3) & ( \Mux42~3_combout\ ) ) ) # ( !instr(2) & ( instr(3) & ( \Mux42~2_combout\ ) ) ) # ( instr(2) & ( !instr(3) & ( \Mux42~1_combout\ ) ) ) # ( !instr(2) & ( !instr(3) & ( \Mux42~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux42~2_combout\,
	datab => \ALT_INV_Mux42~0_combout\,
	datac => \ALT_INV_Mux42~3_combout\,
	datad => \ALT_INV_Mux42~1_combout\,
	datae => ALT_INV_instr(2),
	dataf => ALT_INV_instr(3),
	combout => \Mux42~4_combout\);

-- Location: LABCELL_X17_Y5_N0
\Mux42~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~20_combout\ = ( instr(1) & ( \Mux42~4_combout\ & ( (!instr(0) & ((\Mux42~14_combout\))) # (instr(0) & (\Mux42~19_combout\)) ) ) ) # ( !instr(1) & ( \Mux42~4_combout\ & ( (!instr(0)) # (\Mux42~9_combout\) ) ) ) # ( instr(1) & ( !\Mux42~4_combout\ & 
-- ( (!instr(0) & ((\Mux42~14_combout\))) # (instr(0) & (\Mux42~19_combout\)) ) ) ) # ( !instr(1) & ( !\Mux42~4_combout\ & ( (\Mux42~9_combout\ & instr(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux42~19_combout\,
	datab => \ALT_INV_Mux42~14_combout\,
	datac => \ALT_INV_Mux42~9_combout\,
	datad => ALT_INV_instr(0),
	datae => ALT_INV_instr(1),
	dataf => \ALT_INV_Mux42~4_combout\,
	combout => \Mux42~20_combout\);

-- Location: LABCELL_X12_Y6_N18
\Mux65~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux65~0_combout\ = ( \micro_inst[22]~input_o\ & ( \reg[4][5]~q\ & ( (!\micro_inst[23]~input_o\ & ((\reg[5][5]~q\))) # (\micro_inst[23]~input_o\ & (\reg[7][5]~q\)) ) ) ) # ( !\micro_inst[22]~input_o\ & ( \reg[4][5]~q\ & ( (!\micro_inst[23]~input_o\) # 
-- (\reg[6][5]~q\) ) ) ) # ( \micro_inst[22]~input_o\ & ( !\reg[4][5]~q\ & ( (!\micro_inst[23]~input_o\ & ((\reg[5][5]~q\))) # (\micro_inst[23]~input_o\ & (\reg[7][5]~q\)) ) ) ) # ( !\micro_inst[22]~input_o\ & ( !\reg[4][5]~q\ & ( (\micro_inst[23]~input_o\ & 
-- \reg[6][5]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[7][5]~q\,
	datab => \ALT_INV_reg[5][5]~q\,
	datac => \ALT_INV_micro_inst[23]~input_o\,
	datad => \ALT_INV_reg[6][5]~q\,
	datae => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_reg[4][5]~q\,
	combout => \Mux65~0_combout\);

-- Location: MLABCELL_X15_Y5_N39
\Mux65~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux65~1_combout\ = ( \micro_inst[23]~input_o\ & ( \Mux65~0_combout\ & ( ((!\micro_inst[22]~input_o\ & ((\reg[2][5]~q\))) # (\micro_inst[22]~input_o\ & (\reg[3][5]~q\))) # (\micro_inst[24]~input_o\) ) ) ) # ( !\micro_inst[23]~input_o\ & ( 
-- \Mux65~0_combout\ & ( \micro_inst[24]~input_o\ ) ) ) # ( \micro_inst[23]~input_o\ & ( !\Mux65~0_combout\ & ( (!\micro_inst[24]~input_o\ & ((!\micro_inst[22]~input_o\ & ((\reg[2][5]~q\))) # (\micro_inst[22]~input_o\ & (\reg[3][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000101000000001111000011110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[3][5]~q\,
	datab => \ALT_INV_reg[2][5]~q\,
	datac => \ALT_INV_micro_inst[24]~input_o\,
	datad => \ALT_INV_micro_inst[22]~input_o\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_Mux65~0_combout\,
	combout => \Mux65~1_combout\);

-- Location: LABCELL_X19_Y4_N42
\Mux65~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux65~23_combout\ = ( !\micro_inst[23]~input_o\ & ( ((!\micro_inst[24]~input_o\ & ((!\micro_inst[22]~input_o\ & (\reg[24][5]~q\)) # (\micro_inst[22]~input_o\ & ((\reg[25][5]~q\))))) # (\micro_inst[24]~input_o\ & (((\micro_inst[22]~input_o\))))) ) ) # ( 
-- \micro_inst[23]~input_o\ & ( (!\micro_inst[24]~input_o\ & (((!\micro_inst[22]~input_o\ & ((\reg[26][5]~q\))) # (\micro_inst[22]~input_o\ & (\reg[27][5]~q\))))) # (\micro_inst[24]~input_o\ & ((((\micro_inst[22]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000011000000110000110011111111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[27][5]~q\,
	datab => \ALT_INV_micro_inst[24]~input_o\,
	datac => \ALT_INV_reg[26][5]~q\,
	datad => \ALT_INV_reg[25][5]~q\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_micro_inst[22]~input_o\,
	datag => \ALT_INV_reg[24][5]~q\,
	combout => \Mux65~23_combout\);

-- Location: LABCELL_X19_Y4_N24
\Mux65~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux65~10_combout\ = ( !\micro_inst[23]~input_o\ & ( (!\Mux65~23_combout\ & (((\reg[28][5]~q\ & (\micro_inst[24]~input_o\))))) # (\Mux65~23_combout\ & ((((!\micro_inst[24]~input_o\))) # (\reg[29][5]~q\))) ) ) # ( \micro_inst[23]~input_o\ & ( 
-- ((!\Mux65~23_combout\ & (\reg[30][5]~q\ & (\micro_inst[24]~input_o\))) # (\Mux65~23_combout\ & (((!\micro_inst[24]~input_o\) # (\reg[31][5]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100011101001100110000110000110011000111010011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[29][5]~q\,
	datab => \ALT_INV_Mux65~23_combout\,
	datac => \ALT_INV_reg[30][5]~q\,
	datad => \ALT_INV_micro_inst[24]~input_o\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_reg[31][5]~q\,
	datag => \ALT_INV_reg[28][5]~q\,
	combout => \Mux65~10_combout\);

-- Location: LABCELL_X16_Y5_N48
\Mux65~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux65~19_combout\ = ( !\micro_inst[23]~input_o\ & ( ((!\micro_inst[24]~input_o\ & ((!\micro_inst[22]~input_o\ & ((\reg[8][5]~q\))) # (\micro_inst[22]~input_o\ & (\reg[9][5]~q\)))) # (\micro_inst[24]~input_o\ & (((\micro_inst[22]~input_o\))))) ) ) # ( 
-- \micro_inst[23]~input_o\ & ( ((!\micro_inst[24]~input_o\ & ((!\micro_inst[22]~input_o\ & ((\reg[10][5]~q\))) # (\micro_inst[22]~input_o\ & (\reg[11][5]~q\)))) # (\micro_inst[24]~input_o\ & (((\micro_inst[22]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[9][5]~q\,
	datab => \ALT_INV_reg[11][5]~q\,
	datac => \ALT_INV_reg[10][5]~q\,
	datad => \ALT_INV_micro_inst[24]~input_o\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_micro_inst[22]~input_o\,
	datag => \ALT_INV_reg[8][5]~q\,
	combout => \Mux65~19_combout\);

-- Location: LABCELL_X16_Y5_N36
\Mux65~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux65~6_combout\ = ( !\micro_inst[23]~input_o\ & ( (!\Mux65~19_combout\ & (\micro_inst[24]~input_o\ & (\reg[12][5]~q\))) # (\Mux65~19_combout\ & ((!\micro_inst[24]~input_o\) # (((\reg[13][5]~q\))))) ) ) # ( \micro_inst[23]~input_o\ & ( 
-- (!\Mux65~19_combout\ & (\micro_inst[24]~input_o\ & (\reg[14][5]~q\))) # (\Mux65~19_combout\ & ((!\micro_inst[24]~input_o\) # (((\reg[15][5]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011001010111010001100100011001000110010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux65~19_combout\,
	datab => \ALT_INV_micro_inst[24]~input_o\,
	datac => \ALT_INV_reg[14][5]~q\,
	datad => \ALT_INV_reg[13][5]~q\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_reg[15][5]~q\,
	datag => \ALT_INV_reg[12][5]~q\,
	combout => \Mux65~6_combout\);

-- Location: LABCELL_X13_Y4_N36
\Mux65~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux65~15_combout\ = ( !\micro_inst[23]~input_o\ & ( ((!\micro_inst[24]~input_o\ & ((!\micro_inst[22]~input_o\ & ((\reg[16][5]~q\))) # (\micro_inst[22]~input_o\ & (\reg[17][5]~q\)))) # (\micro_inst[24]~input_o\ & (((\micro_inst[22]~input_o\))))) ) ) # ( 
-- \micro_inst[23]~input_o\ & ( ((!\micro_inst[24]~input_o\ & ((!\micro_inst[22]~input_o\ & ((\reg[18][5]~q\))) # (\micro_inst[22]~input_o\ & (\reg[19][5]~q\)))) # (\micro_inst[24]~input_o\ & (((\micro_inst[22]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[19][5]~q\,
	datab => \ALT_INV_reg[17][5]~q\,
	datac => \ALT_INV_reg[18][5]~q\,
	datad => \ALT_INV_micro_inst[24]~input_o\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_micro_inst[22]~input_o\,
	datag => \ALT_INV_reg[16][5]~q\,
	combout => \Mux65~15_combout\);

-- Location: MLABCELL_X15_Y4_N36
\Mux65~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux65~2_combout\ = ( !\micro_inst[23]~input_o\ & ( (!\Mux65~15_combout\ & (((\reg[20][5]~q\ & (\micro_inst[24]~input_o\))))) # (\Mux65~15_combout\ & ((((!\micro_inst[24]~input_o\))) # (\reg[21][5]~q\))) ) ) # ( \micro_inst[23]~input_o\ & ( 
-- (!\Mux65~15_combout\ & (((\reg[22][5]~q\ & (\micro_inst[24]~input_o\))))) # (\Mux65~15_combout\ & ((((!\micro_inst[24]~input_o\) # (\reg[23][5]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100011011010101010000101001010101000110110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux65~15_combout\,
	datab => \ALT_INV_reg[21][5]~q\,
	datac => \ALT_INV_reg[22][5]~q\,
	datad => \ALT_INV_micro_inst[24]~input_o\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_reg[23][5]~q\,
	datag => \ALT_INV_reg[20][5]~q\,
	combout => \Mux65~2_combout\);

-- Location: LABCELL_X16_Y5_N30
\Mux65~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux65~14_combout\ = ( \Mux65~6_combout\ & ( \Mux65~2_combout\ & ( (!\micro_inst[26]~input_o\ & (((\micro_inst[25]~input_o\)) # (\Mux65~1_combout\))) # (\micro_inst[26]~input_o\ & (((!\micro_inst[25]~input_o\) # (\Mux65~10_combout\)))) ) ) ) # ( 
-- !\Mux65~6_combout\ & ( \Mux65~2_combout\ & ( (!\micro_inst[26]~input_o\ & (\Mux65~1_combout\ & ((!\micro_inst[25]~input_o\)))) # (\micro_inst[26]~input_o\ & (((!\micro_inst[25]~input_o\) # (\Mux65~10_combout\)))) ) ) ) # ( \Mux65~6_combout\ & ( 
-- !\Mux65~2_combout\ & ( (!\micro_inst[26]~input_o\ & (((\micro_inst[25]~input_o\)) # (\Mux65~1_combout\))) # (\micro_inst[26]~input_o\ & (((\Mux65~10_combout\ & \micro_inst[25]~input_o\)))) ) ) ) # ( !\Mux65~6_combout\ & ( !\Mux65~2_combout\ & ( 
-- (!\micro_inst[26]~input_o\ & (\Mux65~1_combout\ & ((!\micro_inst[25]~input_o\)))) # (\micro_inst[26]~input_o\ & (((\Mux65~10_combout\ & \micro_inst[25]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux65~1_combout\,
	datab => \ALT_INV_Mux65~10_combout\,
	datac => \ALT_INV_micro_inst[26]~input_o\,
	datad => \ALT_INV_micro_inst[25]~input_o\,
	datae => \ALT_INV_Mux65~6_combout\,
	dataf => \ALT_INV_Mux65~2_combout\,
	combout => \Mux65~14_combout\);

-- Location: MLABCELL_X21_Y4_N0
\Bbus~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~69_combout\ = (!instr(14) & (((!instr(15) & instr(4))))) # (instr(14) & (instr(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110110001000100011011000100010001101100010001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(14),
	datab => ALT_INV_instr(5),
	datac => ALT_INV_instr(15),
	datad => ALT_INV_instr(4),
	combout => \Bbus~69_combout\);

-- Location: LABCELL_X16_Y5_N18
\Bbus~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~70_combout\ = ( \Bbus~69_combout\ & ( (!\micro_inst[21]~input_o\ & (((\Mux65~14_combout\)))) # (\micro_inst[21]~input_o\ & (((instr(13))) # (\Mux42~20_combout\))) ) ) # ( !\Bbus~69_combout\ & ( (!\micro_inst[21]~input_o\ & (((\Mux65~14_combout\)))) 
-- # (\micro_inst[21]~input_o\ & (\Mux42~20_combout\ & ((!instr(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010000001100110101000000110011010111110011001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux42~20_combout\,
	datab => \ALT_INV_Mux65~14_combout\,
	datac => ALT_INV_instr(13),
	datad => \ALT_INV_micro_inst[21]~input_o\,
	dataf => \ALT_INV_Bbus~69_combout\,
	combout => \Bbus~70_combout\);

-- Location: FF_X3_Y8_N17
\Bbus[5]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bbus~70_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bbus[5]~_Duplicate_1_q\);

-- Location: MLABCELL_X3_Y7_N39
\Mux95~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux95~5_combout\ = ( \Abus[5]~_Duplicate_3_q\ & ( \Bbus[5]~_Duplicate_1_q\ & ( (!\micro_inst[15]~input_o\ & \micro_inst[14]~input_o\) ) ) ) # ( !\Abus[5]~_Duplicate_3_q\ & ( \Bbus[5]~_Duplicate_1_q\ & ( !\micro_inst[15]~input_o\ $ 
-- (\micro_inst[14]~input_o\) ) ) ) # ( \Abus[5]~_Duplicate_3_q\ & ( !\Bbus[5]~_Duplicate_1_q\ & ( (!\micro_inst[15]~input_o\ & !\micro_inst[14]~input_o\) ) ) ) # ( !\Abus[5]~_Duplicate_3_q\ & ( !\Bbus[5]~_Duplicate_1_q\ & ( !\micro_inst[14]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000101000001010000010100101101001010000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[15]~input_o\,
	datac => \ALT_INV_micro_inst[14]~input_o\,
	datae => \ALT_INV_Abus[5]~_Duplicate_3_q\,
	dataf => \ALT_INV_Bbus[5]~_Duplicate_1_q\,
	combout => \Mux95~5_combout\);

-- Location: LABCELL_X30_Y5_N9
\Abus~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~6_combout\ = ( \micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[11][1]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[10][1]~q\ ) ) ) # ( \micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( 
-- \reg[9][1]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( \reg[8][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[10][1]~q\,
	datab => \ALT_INV_reg[9][1]~q\,
	datac => \ALT_INV_reg[8][1]~q\,
	datad => \ALT_INV_reg[11][1]~q\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_micro_inst[29]~input_o\,
	combout => \Abus~6_combout\);

-- Location: MLABCELL_X34_Y4_N42
\Abus~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~2_combout\ = ( instr(12) & ( \Mux46~4_combout\ & ( (!instr(11) & (\Mux46~6_combout\)) # (instr(11) & ((\Mux46~7_combout\))) ) ) ) # ( !instr(12) & ( \Mux46~4_combout\ & ( (!instr(11)) # (\Mux46~5_combout\) ) ) ) # ( instr(12) & ( !\Mux46~4_combout\ 
-- & ( (!instr(11) & (\Mux46~6_combout\)) # (instr(11) & ((\Mux46~7_combout\))) ) ) ) # ( !instr(12) & ( !\Mux46~4_combout\ & ( (instr(11) & \Mux46~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001000100111011110101111101011110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(11),
	datab => \ALT_INV_Mux46~6_combout\,
	datac => \ALT_INV_Mux46~5_combout\,
	datad => \ALT_INV_Mux46~7_combout\,
	datae => ALT_INV_instr(12),
	dataf => \ALT_INV_Mux46~4_combout\,
	combout => \Abus~2_combout\);

-- Location: LABCELL_X31_Y4_N39
\Abus~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~3_combout\ = ( instr(11) & ( instr(12) & ( \Mux46~11_combout\ ) ) ) # ( !instr(11) & ( instr(12) & ( \Mux46~10_combout\ ) ) ) # ( instr(11) & ( !instr(12) & ( \Mux46~9_combout\ ) ) ) # ( !instr(11) & ( !instr(12) & ( \Mux46~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux46~10_combout\,
	datab => \ALT_INV_Mux46~9_combout\,
	datac => \ALT_INV_Mux46~11_combout\,
	datad => \ALT_INV_Mux46~8_combout\,
	datae => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \Abus~3_combout\);

-- Location: MLABCELL_X34_Y4_N39
\Abus~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~1_combout\ = ( \Mux46~2_combout\ & ( instr(11) & ( (!instr(12) & (\Mux46~1_combout\)) # (instr(12) & ((\Mux46~3_combout\))) ) ) ) # ( !\Mux46~2_combout\ & ( instr(11) & ( (!instr(12) & (\Mux46~1_combout\)) # (instr(12) & ((\Mux46~3_combout\))) ) ) ) 
-- # ( \Mux46~2_combout\ & ( !instr(11) & ( (\Mux46~0_combout\) # (instr(12)) ) ) ) # ( !\Mux46~2_combout\ & ( !instr(11) & ( (!instr(12) & \Mux46~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(12),
	datab => \ALT_INV_Mux46~1_combout\,
	datac => \ALT_INV_Mux46~3_combout\,
	datad => \ALT_INV_Mux46~0_combout\,
	datae => \ALT_INV_Mux46~2_combout\,
	dataf => ALT_INV_instr(11),
	combout => \Abus~1_combout\);

-- Location: LABCELL_X31_Y4_N57
\Abus~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~4_combout\ = ( instr(11) & ( instr(12) & ( \Mux46~15_combout\ ) ) ) # ( !instr(11) & ( instr(12) & ( \Mux46~14_combout\ ) ) ) # ( instr(11) & ( !instr(12) & ( \Mux46~13_combout\ ) ) ) # ( !instr(11) & ( !instr(12) & ( \Mux46~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux46~13_combout\,
	datab => \ALT_INV_Mux46~15_combout\,
	datac => \ALT_INV_Mux46~14_combout\,
	datad => \ALT_INV_Mux46~12_combout\,
	datae => ALT_INV_instr(11),
	dataf => ALT_INV_instr(12),
	combout => \Abus~4_combout\);

-- Location: LABCELL_X31_Y4_N24
\Abus~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~5_combout\ = ( \Abus~4_combout\ & ( instr(9) & ( (instr(10)) # (\Abus~2_combout\) ) ) ) # ( !\Abus~4_combout\ & ( instr(9) & ( (\Abus~2_combout\ & !instr(10)) ) ) ) # ( \Abus~4_combout\ & ( !instr(9) & ( (!instr(10) & ((\Abus~1_combout\))) # 
-- (instr(10) & (\Abus~3_combout\)) ) ) ) # ( !\Abus~4_combout\ & ( !instr(9) & ( (!instr(10) & ((\Abus~1_combout\))) # (instr(10) & (\Abus~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~2_combout\,
	datab => \ALT_INV_Abus~3_combout\,
	datac => \ALT_INV_Abus~1_combout\,
	datad => ALT_INV_instr(10),
	datae => \ALT_INV_Abus~4_combout\,
	dataf => ALT_INV_instr(9),
	combout => \Abus~5_combout\);

-- Location: LABCELL_X30_Y5_N33
\Abus~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~14_combout\ = ( \micro_inst[28]~input_o\ & ( \reg[7][1]~q\ & ( (\reg[5][1]~q\) # (\micro_inst[29]~input_o\) ) ) ) # ( !\micro_inst[28]~input_o\ & ( \reg[7][1]~q\ & ( (!\micro_inst[29]~input_o\ & (\reg[4][1]~q\)) # (\micro_inst[29]~input_o\ & 
-- ((\reg[6][1]~q\))) ) ) ) # ( \micro_inst[28]~input_o\ & ( !\reg[7][1]~q\ & ( (!\micro_inst[29]~input_o\ & \reg[5][1]~q\) ) ) ) # ( !\micro_inst[28]~input_o\ & ( !\reg[7][1]~q\ & ( (!\micro_inst[29]~input_o\ & (\reg[4][1]~q\)) # (\micro_inst[29]~input_o\ & 
-- ((\reg[6][1]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000010100000101000100010011101110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[29]~input_o\,
	datab => \ALT_INV_reg[4][1]~q\,
	datac => \ALT_INV_reg[5][1]~q\,
	datad => \ALT_INV_reg[6][1]~q\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_reg[7][1]~q\,
	combout => \Abus~14_combout\);

-- Location: MLABCELL_X28_Y6_N30
\Abus~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~15_combout\ = ( \Abus~14_combout\ & ( ((!\micro_inst[28]~input_o\ & ((\reg[2][1]~q\))) # (\micro_inst[28]~input_o\ & (\reg[3][1]~q\))) # (\micro_inst[30]~input_o\) ) ) # ( !\Abus~14_combout\ & ( (!\micro_inst[30]~input_o\ & 
-- ((!\micro_inst[28]~input_o\ & ((\reg[2][1]~q\))) # (\micro_inst[28]~input_o\ & (\reg[3][1]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000111111011111100010000101100000001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[28]~input_o\,
	datab => \ALT_INV_reg[3][1]~q\,
	datac => \ALT_INV_micro_inst[30]~input_o\,
	datad => \ALT_INV_reg[2][1]~q\,
	datae => \ALT_INV_Abus~14_combout\,
	combout => \Abus~15_combout\);

-- Location: MLABCELL_X28_Y4_N54
\Abus~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~10_combout\ = ( \reg[22][1]~q\ & ( \reg[18][1]~q\ & ( (!\micro_inst[31]~input_o\) # ((!\micro_inst[30]~input_o\ & (\reg[26][1]~q\)) # (\micro_inst[30]~input_o\ & ((\reg[30][1]~q\)))) ) ) ) # ( !\reg[22][1]~q\ & ( \reg[18][1]~q\ & ( 
-- (!\micro_inst[31]~input_o\ & (((!\micro_inst[30]~input_o\)))) # (\micro_inst[31]~input_o\ & ((!\micro_inst[30]~input_o\ & (\reg[26][1]~q\)) # (\micro_inst[30]~input_o\ & ((\reg[30][1]~q\))))) ) ) ) # ( \reg[22][1]~q\ & ( !\reg[18][1]~q\ & ( 
-- (!\micro_inst[31]~input_o\ & (((\micro_inst[30]~input_o\)))) # (\micro_inst[31]~input_o\ & ((!\micro_inst[30]~input_o\ & (\reg[26][1]~q\)) # (\micro_inst[30]~input_o\ & ((\reg[30][1]~q\))))) ) ) ) # ( !\reg[22][1]~q\ & ( !\reg[18][1]~q\ & ( 
-- (\micro_inst[31]~input_o\ & ((!\micro_inst[30]~input_o\ & (\reg[26][1]~q\)) # (\micro_inst[30]~input_o\ & ((\reg[30][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[31]~input_o\,
	datab => \ALT_INV_reg[26][1]~q\,
	datac => \ALT_INV_reg[30][1]~q\,
	datad => \ALT_INV_micro_inst[30]~input_o\,
	datae => \ALT_INV_reg[22][1]~q\,
	dataf => \ALT_INV_reg[18][1]~q\,
	combout => \Abus~10_combout\);

-- Location: LABCELL_X29_Y5_N30
\Abus~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~9_combout\ = ( \reg[16][1]~q\ & ( \micro_inst[31]~input_o\ & ( (!\micro_inst[30]~input_o\ & ((\reg[24][1]~q\))) # (\micro_inst[30]~input_o\ & (\reg[28][1]~q\)) ) ) ) # ( !\reg[16][1]~q\ & ( \micro_inst[31]~input_o\ & ( (!\micro_inst[30]~input_o\ & 
-- ((\reg[24][1]~q\))) # (\micro_inst[30]~input_o\ & (\reg[28][1]~q\)) ) ) ) # ( \reg[16][1]~q\ & ( !\micro_inst[31]~input_o\ & ( (!\micro_inst[30]~input_o\) # (\reg[20][1]~q\) ) ) ) # ( !\reg[16][1]~q\ & ( !\micro_inst[31]~input_o\ & ( 
-- (\micro_inst[30]~input_o\ & \reg[20][1]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[28][1]~q\,
	datab => \ALT_INV_reg[24][1]~q\,
	datac => \ALT_INV_micro_inst[30]~input_o\,
	datad => \ALT_INV_reg[20][1]~q\,
	datae => \ALT_INV_reg[16][1]~q\,
	dataf => \ALT_INV_micro_inst[31]~input_o\,
	combout => \Abus~9_combout\);

-- Location: LABCELL_X35_Y5_N6
\Abus~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~11_combout\ = ( \reg[21][1]~q\ & ( \reg[29][1]~q\ & ( ((!\micro_inst[31]~input_o\ & (\reg[17][1]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[25][1]~q\)))) # (\micro_inst[30]~input_o\) ) ) ) # ( !\reg[21][1]~q\ & ( \reg[29][1]~q\ & ( 
-- (!\micro_inst[30]~input_o\ & ((!\micro_inst[31]~input_o\ & (\reg[17][1]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[25][1]~q\))))) # (\micro_inst[30]~input_o\ & (((\micro_inst[31]~input_o\)))) ) ) ) # ( \reg[21][1]~q\ & ( !\reg[29][1]~q\ & ( 
-- (!\micro_inst[30]~input_o\ & ((!\micro_inst[31]~input_o\ & (\reg[17][1]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[25][1]~q\))))) # (\micro_inst[30]~input_o\ & (((!\micro_inst[31]~input_o\)))) ) ) ) # ( !\reg[21][1]~q\ & ( !\reg[29][1]~q\ & ( 
-- (!\micro_inst[30]~input_o\ & ((!\micro_inst[31]~input_o\ & (\reg[17][1]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[25][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[17][1]~q\,
	datab => \ALT_INV_reg[25][1]~q\,
	datac => \ALT_INV_micro_inst[30]~input_o\,
	datad => \ALT_INV_micro_inst[31]~input_o\,
	datae => \ALT_INV_reg[21][1]~q\,
	dataf => \ALT_INV_reg[29][1]~q\,
	combout => \Abus~11_combout\);

-- Location: MLABCELL_X34_Y5_N54
\Abus~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~12_combout\ = ( \reg[19][1]~q\ & ( \reg[23][1]~q\ & ( (!\micro_inst[31]~input_o\) # ((!\micro_inst[30]~input_o\ & ((\reg[27][1]~q\))) # (\micro_inst[30]~input_o\ & (\reg[31][1]~q\))) ) ) ) # ( !\reg[19][1]~q\ & ( \reg[23][1]~q\ & ( 
-- (!\micro_inst[30]~input_o\ & (((\micro_inst[31]~input_o\ & \reg[27][1]~q\)))) # (\micro_inst[30]~input_o\ & (((!\micro_inst[31]~input_o\)) # (\reg[31][1]~q\))) ) ) ) # ( \reg[19][1]~q\ & ( !\reg[23][1]~q\ & ( (!\micro_inst[30]~input_o\ & 
-- (((!\micro_inst[31]~input_o\) # (\reg[27][1]~q\)))) # (\micro_inst[30]~input_o\ & (\reg[31][1]~q\ & (\micro_inst[31]~input_o\))) ) ) ) # ( !\reg[19][1]~q\ & ( !\reg[23][1]~q\ & ( (\micro_inst[31]~input_o\ & ((!\micro_inst[30]~input_o\ & 
-- ((\reg[27][1]~q\))) # (\micro_inst[30]~input_o\ & (\reg[31][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[30]~input_o\,
	datab => \ALT_INV_reg[31][1]~q\,
	datac => \ALT_INV_micro_inst[31]~input_o\,
	datad => \ALT_INV_reg[27][1]~q\,
	datae => \ALT_INV_reg[19][1]~q\,
	dataf => \ALT_INV_reg[23][1]~q\,
	combout => \Abus~12_combout\);

-- Location: LABCELL_X29_Y5_N18
\Abus~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~13_combout\ = ( \micro_inst[29]~input_o\ & ( \Abus~12_combout\ & ( (\micro_inst[28]~input_o\) # (\Abus~10_combout\) ) ) ) # ( !\micro_inst[29]~input_o\ & ( \Abus~12_combout\ & ( (!\micro_inst[28]~input_o\ & (\Abus~9_combout\)) # 
-- (\micro_inst[28]~input_o\ & ((\Abus~11_combout\))) ) ) ) # ( \micro_inst[29]~input_o\ & ( !\Abus~12_combout\ & ( (\Abus~10_combout\ & !\micro_inst[28]~input_o\) ) ) ) # ( !\micro_inst[29]~input_o\ & ( !\Abus~12_combout\ & ( (!\micro_inst[28]~input_o\ & 
-- (\Abus~9_combout\)) # (\micro_inst[28]~input_o\ & ((\Abus~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111010101010000000000110011000011110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~10_combout\,
	datab => \ALT_INV_Abus~9_combout\,
	datac => \ALT_INV_Abus~11_combout\,
	datad => \ALT_INV_micro_inst[28]~input_o\,
	datae => \ALT_INV_micro_inst[29]~input_o\,
	dataf => \ALT_INV_Abus~12_combout\,
	combout => \Abus~13_combout\);

-- Location: LABCELL_X30_Y5_N51
\Abus~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~8_combout\ = ( \micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[15][1]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[14][1]~q\ ) ) ) # ( \micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( 
-- \reg[13][1]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( \reg[12][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[13][1]~q\,
	datab => \ALT_INV_reg[12][1]~q\,
	datac => \ALT_INV_reg[14][1]~q\,
	datad => \ALT_INV_reg[15][1]~q\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_micro_inst[29]~input_o\,
	combout => \Abus~8_combout\);

-- Location: LABCELL_X29_Y5_N48
\Abus~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~16_combout\ = ( \micro_inst[32]~input_o\ & ( \micro_inst[31]~input_o\ & ( \Abus~13_combout\ ) ) ) # ( !\micro_inst[32]~input_o\ & ( \micro_inst[31]~input_o\ & ( \Abus~8_combout\ ) ) ) # ( \micro_inst[32]~input_o\ & ( !\micro_inst[31]~input_o\ & ( 
-- \Abus~13_combout\ ) ) ) # ( !\micro_inst[32]~input_o\ & ( !\micro_inst[31]~input_o\ & ( \Abus~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Abus~15_combout\,
	datac => \ALT_INV_Abus~13_combout\,
	datad => \ALT_INV_Abus~8_combout\,
	datae => \ALT_INV_micro_inst[32]~input_o\,
	dataf => \ALT_INV_micro_inst[31]~input_o\,
	combout => \Abus~16_combout\);

-- Location: MLABCELL_X28_Y5_N18
\Abus~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~17_combout\ = ( \micro_inst[27]~input_o\ & ( \Abus~5_combout\ ) ) # ( !\micro_inst[27]~input_o\ & ( (!\Abus[6]~7_combout\ & ((\Abus~16_combout\))) # (\Abus[6]~7_combout\ & (\Abus~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~6_combout\,
	datab => \ALT_INV_Abus[6]~7_combout\,
	datac => \ALT_INV_Abus~5_combout\,
	datad => \ALT_INV_Abus~16_combout\,
	dataf => \ALT_INV_micro_inst[27]~input_o\,
	combout => \Abus~17_combout\);

-- Location: LABCELL_X22_Y7_N18
\Abus[1]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus[1]~SCLR_LUT_combout\ = ( !\Abus[6]~19_combout\ & ( \Abus~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Abus~17_combout\,
	dataf => \ALT_INV_Abus[6]~19_combout\,
	combout => \Abus[1]~SCLR_LUT_combout\);

-- Location: DSP_X20_Y6_N0
\Mult1~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "0",
	ax_width => 15,
	ay_scan_in_clock => "0",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "true",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	aclr => \Mult1~8_ACLR_bus\,
	clk => \Mult1~8_CLK_bus\,
	ena => \Mult1~8_ENA_bus\,
	ax => \Mult1~8_AX_bus\,
	ay => \Mult1~8_AY_bus\,
	resulta => \Mult1~8_RESULTA_bus\);

-- Location: FF_X2_Y7_N5
\Abus[1]~_Duplicate_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Abus[1]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Abus[1]~_Duplicate_3_q\);

-- Location: LABCELL_X7_Y8_N0
\Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~37_sumout\ = SUM(( !\Abus[0]~_Duplicate_3_q\ $ (!\Bbus[0]~_Duplicate_1_q\) ) + ( !VCC ) + ( !VCC ))
-- \Add2~38\ = CARRY(( !\Abus[0]~_Duplicate_3_q\ $ (!\Bbus[0]~_Duplicate_1_q\) ) + ( !VCC ) + ( !VCC ))
-- \Add2~39\ = SHARE((!\Bbus[0]~_Duplicate_1_q\) # (\Abus[0]~_Duplicate_3_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111111001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Abus[0]~_Duplicate_3_q\,
	datac => \ALT_INV_Bbus[0]~_Duplicate_1_q\,
	cin => GND,
	sharein => GND,
	sumout => \Add2~37_sumout\,
	cout => \Add2~38\,
	shareout => \Add2~39\);

-- Location: LABCELL_X7_Y8_N3
\Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~21_sumout\ = SUM(( !\Bbus[1]~_Duplicate_1_q\ $ (\Abus[1]~_Duplicate_3_q\) ) + ( \Add2~39\ ) + ( \Add2~38\ ))
-- \Add2~22\ = CARRY(( !\Bbus[1]~_Duplicate_1_q\ $ (\Abus[1]~_Duplicate_3_q\) ) + ( \Add2~39\ ) + ( \Add2~38\ ))
-- \Add2~23\ = SHARE((!\Bbus[1]~_Duplicate_1_q\ & \Abus[1]~_Duplicate_3_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[1]~_Duplicate_1_q\,
	datad => \ALT_INV_Abus[1]~_Duplicate_3_q\,
	cin => \Add2~38\,
	sharein => \Add2~39\,
	sumout => \Add2~21_sumout\,
	cout => \Add2~22\,
	shareout => \Add2~23\);

-- Location: LABCELL_X7_Y8_N6
\Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~5_sumout\ = SUM(( !\Abus[2]~_Duplicate_3_q\ $ (\Bbus[2]~_Duplicate_1_q\) ) + ( \Add2~23\ ) + ( \Add2~22\ ))
-- \Add2~6\ = CARRY(( !\Abus[2]~_Duplicate_3_q\ $ (\Bbus[2]~_Duplicate_1_q\) ) + ( \Add2~23\ ) + ( \Add2~22\ ))
-- \Add2~7\ = SHARE((\Abus[2]~_Duplicate_3_q\ & !\Bbus[2]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Abus[2]~_Duplicate_3_q\,
	datac => \ALT_INV_Bbus[2]~_Duplicate_1_q\,
	cin => \Add2~22\,
	sharein => \Add2~23\,
	sumout => \Add2~5_sumout\,
	cout => \Add2~6\,
	shareout => \Add2~7\);

-- Location: LABCELL_X7_Y8_N9
\Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~9_sumout\ = SUM(( !\Abus[3]~_Duplicate_3_q\ $ (\Bbus[3]~_Duplicate_1_q\) ) + ( \Add2~7\ ) + ( \Add2~6\ ))
-- \Add2~10\ = CARRY(( !\Abus[3]~_Duplicate_3_q\ $ (\Bbus[3]~_Duplicate_1_q\) ) + ( \Add2~7\ ) + ( \Add2~6\ ))
-- \Add2~11\ = SHARE((\Abus[3]~_Duplicate_3_q\ & !\Bbus[3]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[3]~_Duplicate_3_q\,
	datac => \ALT_INV_Bbus[3]~_Duplicate_1_q\,
	cin => \Add2~6\,
	sharein => \Add2~7\,
	sumout => \Add2~9_sumout\,
	cout => \Add2~10\,
	shareout => \Add2~11\);

-- Location: LABCELL_X7_Y8_N12
\Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~41_sumout\ = SUM(( !\Abus[4]~_Duplicate_3_q\ $ (\Bbus[4]~_Duplicate_1_q\) ) + ( \Add2~11\ ) + ( \Add2~10\ ))
-- \Add2~42\ = CARRY(( !\Abus[4]~_Duplicate_3_q\ $ (\Bbus[4]~_Duplicate_1_q\) ) + ( \Add2~11\ ) + ( \Add2~10\ ))
-- \Add2~43\ = SHARE((\Abus[4]~_Duplicate_3_q\ & !\Bbus[4]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Abus[4]~_Duplicate_3_q\,
	datac => \ALT_INV_Bbus[4]~_Duplicate_1_q\,
	cin => \Add2~10\,
	sharein => \Add2~11\,
	sumout => \Add2~41_sumout\,
	cout => \Add2~42\,
	shareout => \Add2~43\);

-- Location: LABCELL_X7_Y8_N15
\Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~25_sumout\ = SUM(( !\Abus[5]~_Duplicate_3_q\ $ (\Bbus[5]~_Duplicate_1_q\) ) + ( \Add2~43\ ) + ( \Add2~42\ ))
-- \Add2~26\ = CARRY(( !\Abus[5]~_Duplicate_3_q\ $ (\Bbus[5]~_Duplicate_1_q\) ) + ( \Add2~43\ ) + ( \Add2~42\ ))
-- \Add2~27\ = SHARE((\Abus[5]~_Duplicate_3_q\ & !\Bbus[5]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[5]~_Duplicate_3_q\,
	datad => \ALT_INV_Bbus[5]~_Duplicate_1_q\,
	cin => \Add2~42\,
	sharein => \Add2~43\,
	sumout => \Add2~25_sumout\,
	cout => \Add2~26\,
	shareout => \Add2~27\);

-- Location: LABCELL_X9_Y7_N6
\ShiftLeft0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftLeft0~10_combout\ = ( \Bbus_shift~2_combout\ & ( (\Abus[0]~_Duplicate_3_q\ & !\Bbus_shift~1_combout\) ) ) # ( !\Bbus_shift~2_combout\ & ( (\Abus[1]~_Duplicate_3_q\ & !\Bbus_shift~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[0]~_Duplicate_3_q\,
	datab => \ALT_INV_Abus[1]~_Duplicate_3_q\,
	datad => \ALT_INV_Bbus_shift~1_combout\,
	dataf => \ALT_INV_Bbus_shift~2_combout\,
	combout => \ShiftLeft0~10_combout\);

-- Location: MLABCELL_X8_Y5_N15
\ShiftRight0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftRight0~12_combout\ = ( \Bbus_shift~1_combout\ & ( \Bbus_shift~2_combout\ & ( \Abus[15]~_Duplicate_2_q\ ) ) ) # ( !\Bbus_shift~1_combout\ & ( \Bbus_shift~2_combout\ & ( \Abus[14]~_Duplicate_3_q\ ) ) ) # ( \Bbus_shift~1_combout\ & ( 
-- !\Bbus_shift~2_combout\ & ( \Abus[15]~_Duplicate_2_q\ ) ) ) # ( !\Bbus_shift~1_combout\ & ( !\Bbus_shift~2_combout\ & ( \Abus[13]~_Duplicate_3_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[14]~_Duplicate_3_q\,
	datac => \ALT_INV_Abus[13]~_Duplicate_3_q\,
	datad => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	datae => \ALT_INV_Bbus_shift~1_combout\,
	dataf => \ALT_INV_Bbus_shift~2_combout\,
	combout => \ShiftRight0~12_combout\);

-- Location: MLABCELL_X8_Y5_N18
\ShiftRight0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftRight0~10_combout\ = ( \Bbus_shift~1_combout\ & ( \Bbus_shift~2_combout\ & ( \Abus[12]~_Duplicate_3_q\ ) ) ) # ( !\Bbus_shift~1_combout\ & ( \Bbus_shift~2_combout\ & ( \Abus[10]~_Duplicate_3_q\ ) ) ) # ( \Bbus_shift~1_combout\ & ( 
-- !\Bbus_shift~2_combout\ & ( \Abus[11]~_Duplicate_3_q\ ) ) ) # ( !\Bbus_shift~1_combout\ & ( !\Bbus_shift~2_combout\ & ( \Abus[9]~_Duplicate_3_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[12]~_Duplicate_3_q\,
	datab => \ALT_INV_Abus[10]~_Duplicate_3_q\,
	datac => \ALT_INV_Abus[11]~_Duplicate_3_q\,
	datad => \ALT_INV_Abus[9]~_Duplicate_3_q\,
	datae => \ALT_INV_Bbus_shift~1_combout\,
	dataf => \ALT_INV_Bbus_shift~2_combout\,
	combout => \ShiftRight0~10_combout\);

-- Location: MLABCELL_X8_Y6_N12
\ShiftRight0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftRight0~11_combout\ = ( \Bbus_shift~2_combout\ & ( \Abus[5]~_Duplicate_3_q\ & ( (!\Bbus_shift~1_combout\ & (\Abus[6]~_Duplicate_3_q\)) # (\Bbus_shift~1_combout\ & ((\Abus[8]~_Duplicate_3_q\))) ) ) ) # ( !\Bbus_shift~2_combout\ & ( 
-- \Abus[5]~_Duplicate_3_q\ & ( (!\Bbus_shift~1_combout\) # (\Abus[7]~_Duplicate_3_q\) ) ) ) # ( \Bbus_shift~2_combout\ & ( !\Abus[5]~_Duplicate_3_q\ & ( (!\Bbus_shift~1_combout\ & (\Abus[6]~_Duplicate_3_q\)) # (\Bbus_shift~1_combout\ & 
-- ((\Abus[8]~_Duplicate_3_q\))) ) ) ) # ( !\Bbus_shift~2_combout\ & ( !\Abus[5]~_Duplicate_3_q\ & ( (\Abus[7]~_Duplicate_3_q\ & \Bbus_shift~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010000111111111111001100110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[6]~_Duplicate_3_q\,
	datab => \ALT_INV_Abus[7]~_Duplicate_3_q\,
	datac => \ALT_INV_Abus[8]~_Duplicate_3_q\,
	datad => \ALT_INV_Bbus_shift~1_combout\,
	datae => \ALT_INV_Bbus_shift~2_combout\,
	dataf => \ALT_INV_Abus[5]~_Duplicate_3_q\,
	combout => \ShiftRight0~11_combout\);

-- Location: MLABCELL_X8_Y7_N6
\Mux95~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux95~0_combout\ = ( \Abus[15]~_Duplicate_2_q\ & ( \ShiftRight0~11_combout\ & ( (!\Mux94~3_combout\) # ((!\Mux94~4_combout\ & ((\ShiftRight0~10_combout\))) # (\Mux94~4_combout\ & (\ShiftRight0~12_combout\))) ) ) ) # ( !\Abus[15]~_Duplicate_2_q\ & ( 
-- \ShiftRight0~11_combout\ & ( (!\Mux94~3_combout\ & (((\Mux94~4_combout\)))) # (\Mux94~3_combout\ & ((!\Mux94~4_combout\ & ((\ShiftRight0~10_combout\))) # (\Mux94~4_combout\ & (\ShiftRight0~12_combout\)))) ) ) ) # ( \Abus[15]~_Duplicate_2_q\ & ( 
-- !\ShiftRight0~11_combout\ & ( (!\Mux94~3_combout\ & (((!\Mux94~4_combout\)))) # (\Mux94~3_combout\ & ((!\Mux94~4_combout\ & ((\ShiftRight0~10_combout\))) # (\Mux94~4_combout\ & (\ShiftRight0~12_combout\)))) ) ) ) # ( !\Abus[15]~_Duplicate_2_q\ & ( 
-- !\ShiftRight0~11_combout\ & ( (\Mux94~3_combout\ & ((!\Mux94~4_combout\ & ((\ShiftRight0~10_combout\))) # (\Mux94~4_combout\ & (\ShiftRight0~12_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftRight0~12_combout\,
	datab => \ALT_INV_Mux94~3_combout\,
	datac => \ALT_INV_ShiftRight0~10_combout\,
	datad => \ALT_INV_Mux94~4_combout\,
	datae => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	dataf => \ALT_INV_ShiftRight0~11_combout\,
	combout => \Mux95~0_combout\);

-- Location: LABCELL_X9_Y7_N48
\ShiftLeft0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftLeft0~11_combout\ = ( \Bbus_shift~1_combout\ & ( \Bbus_shift~2_combout\ & ( \Abus[2]~_Duplicate_3_q\ ) ) ) # ( !\Bbus_shift~1_combout\ & ( \Bbus_shift~2_combout\ & ( \Abus[4]~_Duplicate_3_q\ ) ) ) # ( \Bbus_shift~1_combout\ & ( 
-- !\Bbus_shift~2_combout\ & ( \Abus[3]~_Duplicate_3_q\ ) ) ) # ( !\Bbus_shift~1_combout\ & ( !\Bbus_shift~2_combout\ & ( \Abus[5]~_Duplicate_3_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[5]~_Duplicate_3_q\,
	datab => \ALT_INV_Abus[2]~_Duplicate_3_q\,
	datac => \ALT_INV_Abus[4]~_Duplicate_3_q\,
	datad => \ALT_INV_Abus[3]~_Duplicate_3_q\,
	datae => \ALT_INV_Bbus_shift~1_combout\,
	dataf => \ALT_INV_Bbus_shift~2_combout\,
	combout => \ShiftLeft0~11_combout\);

-- Location: LABCELL_X7_Y6_N3
\Bbus_shift~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus_shift~3_combout\ = ( \Bbus[3]~_Duplicate_1_q\ & ( \Mux94~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mux94~0_combout\,
	dataf => \ALT_INV_Bbus[3]~_Duplicate_1_q\,
	combout => \Bbus_shift~3_combout\);

-- Location: LABCELL_X10_Y7_N12
\Mux94~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux94~1_combout\ = ( !\Bbus_shift~3_combout\ & ( (!\Bbus_shift~4_combout\ & !\Bbus_shift~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Bbus_shift~4_combout\,
	datac => \ALT_INV_Bbus_shift~5_combout\,
	dataf => \ALT_INV_Bbus_shift~3_combout\,
	combout => \Mux94~1_combout\);

-- Location: MLABCELL_X8_Y7_N0
\Mux95~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux95~1_combout\ = ( \ShiftLeft0~11_combout\ & ( \Mux94~1_combout\ & ( ((!\micro_inst[14]~input_o\ & !\Mux94~2_combout\)) # (\Mux95~0_combout\) ) ) ) # ( !\ShiftLeft0~11_combout\ & ( \Mux94~1_combout\ & ( (\Mux95~0_combout\ & ((\Mux94~2_combout\) # 
-- (\micro_inst[14]~input_o\))) ) ) ) # ( \ShiftLeft0~11_combout\ & ( !\Mux94~1_combout\ & ( (!\micro_inst[14]~input_o\ & (\ShiftLeft0~10_combout\ & ((\Mux94~2_combout\)))) # (\micro_inst[14]~input_o\ & (((\Mux95~0_combout\)))) ) ) ) # ( 
-- !\ShiftLeft0~11_combout\ & ( !\Mux94~1_combout\ & ( (!\micro_inst[14]~input_o\ & (\ShiftLeft0~10_combout\ & ((\Mux94~2_combout\)))) # (\micro_inst[14]~input_o\ & (((\Mux95~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010011000000110101001100000011001100111111001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftLeft0~10_combout\,
	datab => \ALT_INV_Mux95~0_combout\,
	datac => \ALT_INV_micro_inst[14]~input_o\,
	datad => \ALT_INV_Mux94~2_combout\,
	datae => \ALT_INV_ShiftLeft0~11_combout\,
	dataf => \ALT_INV_Mux94~1_combout\,
	combout => \Mux95~1_combout\);

-- Location: MLABCELL_X3_Y7_N45
\Mux95~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux95~3_combout\ = ( \Mux95~1_combout\ & ( \Mux95~2_combout\ & ( (!\micro_inst[16]~input_o\) # ((!\Mux97~0_combout\ & (\Maths:solution[5]~q\)) # (\Mux97~0_combout\ & ((\Add2~25_sumout\)))) ) ) ) # ( !\Mux95~1_combout\ & ( \Mux95~2_combout\ & ( 
-- (!\Mux97~0_combout\ & ((!\micro_inst[16]~input_o\) # ((\Maths:solution[5]~q\)))) # (\Mux97~0_combout\ & (\micro_inst[16]~input_o\ & ((\Add2~25_sumout\)))) ) ) ) # ( \Mux95~1_combout\ & ( !\Mux95~2_combout\ & ( (!\Mux97~0_combout\ & 
-- (\micro_inst[16]~input_o\ & (\Maths:solution[5]~q\))) # (\Mux97~0_combout\ & ((!\micro_inst[16]~input_o\) # ((\Add2~25_sumout\)))) ) ) ) # ( !\Mux95~1_combout\ & ( !\Mux95~2_combout\ & ( (\micro_inst[16]~input_o\ & ((!\Mux97~0_combout\ & 
-- (\Maths:solution[5]~q\)) # (\Mux97~0_combout\ & ((\Add2~25_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux97~0_combout\,
	datab => \ALT_INV_micro_inst[16]~input_o\,
	datac => \ALT_INV_Maths:solution[5]~q\,
	datad => \ALT_INV_Add2~25_sumout\,
	datae => \ALT_INV_Mux95~1_combout\,
	dataf => \ALT_INV_Mux95~2_combout\,
	combout => \Mux95~3_combout\);

-- Location: LABCELL_X7_Y7_N0
\Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~37_sumout\ = SUM(( \Abus[0]~_Duplicate_3_q\ ) + ( \Bbus[0]~_Duplicate_1_q\ ) + ( !VCC ))
-- \Add1~38\ = CARRY(( \Abus[0]~_Duplicate_3_q\ ) + ( \Bbus[0]~_Duplicate_1_q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Bbus[0]~_Duplicate_1_q\,
	datac => \ALT_INV_Abus[0]~_Duplicate_3_q\,
	cin => GND,
	sumout => \Add1~37_sumout\,
	cout => \Add1~38\);

-- Location: LABCELL_X7_Y7_N3
\Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~21_sumout\ = SUM(( \Bbus[1]~_Duplicate_1_q\ ) + ( \Abus[1]~_Duplicate_3_q\ ) + ( \Add1~38\ ))
-- \Add1~22\ = CARRY(( \Bbus[1]~_Duplicate_1_q\ ) + ( \Abus[1]~_Duplicate_3_q\ ) + ( \Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[1]~_Duplicate_1_q\,
	datac => \ALT_INV_Abus[1]~_Duplicate_3_q\,
	cin => \Add1~38\,
	sumout => \Add1~21_sumout\,
	cout => \Add1~22\);

-- Location: LABCELL_X7_Y7_N6
\Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~5_sumout\ = SUM(( \Bbus[2]~_Duplicate_1_q\ ) + ( \Abus[2]~_Duplicate_3_q\ ) + ( \Add1~22\ ))
-- \Add1~6\ = CARRY(( \Bbus[2]~_Duplicate_1_q\ ) + ( \Abus[2]~_Duplicate_3_q\ ) + ( \Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Abus[2]~_Duplicate_3_q\,
	datac => \ALT_INV_Bbus[2]~_Duplicate_1_q\,
	cin => \Add1~22\,
	sumout => \Add1~5_sumout\,
	cout => \Add1~6\);

-- Location: LABCELL_X7_Y7_N9
\Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~9_sumout\ = SUM(( \Bbus[3]~_Duplicate_1_q\ ) + ( \Abus[3]~_Duplicate_3_q\ ) + ( \Add1~6\ ))
-- \Add1~10\ = CARRY(( \Bbus[3]~_Duplicate_1_q\ ) + ( \Abus[3]~_Duplicate_3_q\ ) + ( \Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[3]~_Duplicate_3_q\,
	datac => \ALT_INV_Bbus[3]~_Duplicate_1_q\,
	cin => \Add1~6\,
	sumout => \Add1~9_sumout\,
	cout => \Add1~10\);

-- Location: LABCELL_X7_Y7_N12
\Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~41_sumout\ = SUM(( \Abus[4]~_Duplicate_3_q\ ) + ( \Bbus[4]~_Duplicate_1_q\ ) + ( \Add1~10\ ))
-- \Add1~42\ = CARRY(( \Abus[4]~_Duplicate_3_q\ ) + ( \Bbus[4]~_Duplicate_1_q\ ) + ( \Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Bbus[4]~_Duplicate_1_q\,
	datad => \ALT_INV_Abus[4]~_Duplicate_3_q\,
	cin => \Add1~10\,
	sumout => \Add1~41_sumout\,
	cout => \Add1~42\);

-- Location: LABCELL_X7_Y7_N15
\Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~25_sumout\ = SUM(( \Abus[5]~_Duplicate_3_q\ ) + ( \Bbus[5]~_Duplicate_1_q\ ) + ( \Add1~42\ ))
-- \Add1~26\ = CARRY(( \Abus[5]~_Duplicate_3_q\ ) + ( \Bbus[5]~_Duplicate_1_q\ ) + ( \Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[5]~_Duplicate_1_q\,
	datac => \ALT_INV_Abus[5]~_Duplicate_3_q\,
	cin => \Add1~42\,
	sumout => \Add1~25_sumout\,
	cout => \Add1~26\);

-- Location: FF_X15_Y6_N38
\reg[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~8_combout\,
	sload => VCC,
	ena => \reg[31][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[31][8]~q\);

-- Location: FF_X21_Y4_N38
\instr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \reg[31][8]~q\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => instr(8));

-- Location: MLABCELL_X21_Y4_N36
\Bbus~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~125_combout\ = ( instr(8) & ( instr(14) & ( (!instr(15) & (instr(13) & instr(7))) ) ) ) # ( !instr(8) & ( instr(14) & ( (!instr(15) & (instr(13) & instr(7))) ) ) ) # ( instr(8) & ( !instr(14) & ( (instr(13) & ((instr(4)) # (instr(15)))) ) ) ) # ( 
-- !instr(8) & ( !instr(14) & ( (!instr(15) & (instr(13) & instr(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000100010011001100000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(15),
	datab => ALT_INV_instr(13),
	datac => ALT_INV_instr(7),
	datad => ALT_INV_instr(4),
	datae => ALT_INV_instr(8),
	dataf => ALT_INV_instr(14),
	combout => \Bbus~125_combout\);

-- Location: LABCELL_X31_Y5_N0
\Bbus~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~115_combout\ = ( \reg[4][9]~q\ & ( \reg[6][9]~q\ & ( (!\micro_inst[22]~input_o\) # ((!\micro_inst[23]~input_o\ & ((\reg[5][9]~q\))) # (\micro_inst[23]~input_o\ & (\reg[7][9]~q\))) ) ) ) # ( !\reg[4][9]~q\ & ( \reg[6][9]~q\ & ( 
-- (!\micro_inst[22]~input_o\ & (((\micro_inst[23]~input_o\)))) # (\micro_inst[22]~input_o\ & ((!\micro_inst[23]~input_o\ & ((\reg[5][9]~q\))) # (\micro_inst[23]~input_o\ & (\reg[7][9]~q\)))) ) ) ) # ( \reg[4][9]~q\ & ( !\reg[6][9]~q\ & ( 
-- (!\micro_inst[22]~input_o\ & (((!\micro_inst[23]~input_o\)))) # (\micro_inst[22]~input_o\ & ((!\micro_inst[23]~input_o\ & ((\reg[5][9]~q\))) # (\micro_inst[23]~input_o\ & (\reg[7][9]~q\)))) ) ) ) # ( !\reg[4][9]~q\ & ( !\reg[6][9]~q\ & ( 
-- (\micro_inst[22]~input_o\ & ((!\micro_inst[23]~input_o\ & ((\reg[5][9]~q\))) # (\micro_inst[23]~input_o\ & (\reg[7][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[7][9]~q\,
	datab => \ALT_INV_micro_inst[22]~input_o\,
	datac => \ALT_INV_reg[5][9]~q\,
	datad => \ALT_INV_micro_inst[23]~input_o\,
	datae => \ALT_INV_reg[4][9]~q\,
	dataf => \ALT_INV_reg[6][9]~q\,
	combout => \Bbus~115_combout\);

-- Location: LABCELL_X30_Y5_N18
\Bbus~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~116_combout\ = ( \Bbus~115_combout\ & ( \micro_inst[23]~input_o\ & ( ((!\micro_inst[22]~input_o\ & (\reg[2][9]~q\)) # (\micro_inst[22]~input_o\ & ((\reg[3][9]~q\)))) # (\micro_inst[24]~input_o\) ) ) ) # ( !\Bbus~115_combout\ & ( 
-- \micro_inst[23]~input_o\ & ( (!\micro_inst[24]~input_o\ & ((!\micro_inst[22]~input_o\ & (\reg[2][9]~q\)) # (\micro_inst[22]~input_o\ & ((\reg[3][9]~q\))))) ) ) ) # ( \Bbus~115_combout\ & ( !\micro_inst[23]~input_o\ & ( \micro_inst[24]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100100000011100000010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[22]~input_o\,
	datab => \ALT_INV_reg[2][9]~q\,
	datac => \ALT_INV_micro_inst[24]~input_o\,
	datad => \ALT_INV_reg[3][9]~q\,
	datae => \ALT_INV_Bbus~115_combout\,
	dataf => \ALT_INV_micro_inst[23]~input_o\,
	combout => \Bbus~116_combout\);

-- Location: LABCELL_X33_Y5_N21
\Bbus~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~110_combout\ = ( \micro_inst[24]~input_o\ & ( \reg[28][9]~q\ & ( (\micro_inst[25]~input_o\) # (\reg[20][9]~q\) ) ) ) # ( !\micro_inst[24]~input_o\ & ( \reg[28][9]~q\ & ( (!\micro_inst[25]~input_o\ & ((\reg[16][9]~q\))) # (\micro_inst[25]~input_o\ & 
-- (\reg[24][9]~q\)) ) ) ) # ( \micro_inst[24]~input_o\ & ( !\reg[28][9]~q\ & ( (\reg[20][9]~q\ & !\micro_inst[25]~input_o\) ) ) ) # ( !\micro_inst[24]~input_o\ & ( !\reg[28][9]~q\ & ( (!\micro_inst[25]~input_o\ & ((\reg[16][9]~q\))) # 
-- (\micro_inst[25]~input_o\ & (\reg[24][9]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000001111010101010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[24][9]~q\,
	datab => \ALT_INV_reg[20][9]~q\,
	datac => \ALT_INV_reg[16][9]~q\,
	datad => \ALT_INV_micro_inst[25]~input_o\,
	datae => \ALT_INV_micro_inst[24]~input_o\,
	dataf => \ALT_INV_reg[28][9]~q\,
	combout => \Bbus~110_combout\);

-- Location: MLABCELL_X34_Y5_N24
\Bbus~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~113_combout\ = ( \reg[23][9]~q\ & ( \reg[31][9]~q\ & ( ((!\micro_inst[25]~input_o\ & ((\reg[19][9]~q\))) # (\micro_inst[25]~input_o\ & (\reg[27][9]~q\))) # (\micro_inst[24]~input_o\) ) ) ) # ( !\reg[23][9]~q\ & ( \reg[31][9]~q\ & ( 
-- (!\micro_inst[25]~input_o\ & (!\micro_inst[24]~input_o\ & ((\reg[19][9]~q\)))) # (\micro_inst[25]~input_o\ & (((\reg[27][9]~q\)) # (\micro_inst[24]~input_o\))) ) ) ) # ( \reg[23][9]~q\ & ( !\reg[31][9]~q\ & ( (!\micro_inst[25]~input_o\ & 
-- (((\reg[19][9]~q\)) # (\micro_inst[24]~input_o\))) # (\micro_inst[25]~input_o\ & (!\micro_inst[24]~input_o\ & (\reg[27][9]~q\))) ) ) ) # ( !\reg[23][9]~q\ & ( !\reg[31][9]~q\ & ( (!\micro_inst[24]~input_o\ & ((!\micro_inst[25]~input_o\ & 
-- ((\reg[19][9]~q\))) # (\micro_inst[25]~input_o\ & (\reg[27][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[25]~input_o\,
	datab => \ALT_INV_micro_inst[24]~input_o\,
	datac => \ALT_INV_reg[27][9]~q\,
	datad => \ALT_INV_reg[19][9]~q\,
	datae => \ALT_INV_reg[23][9]~q\,
	dataf => \ALT_INV_reg[31][9]~q\,
	combout => \Bbus~113_combout\);

-- Location: LABCELL_X33_Y5_N54
\Bbus~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~111_combout\ = ( \reg[25][9]~q\ & ( \reg[17][9]~q\ & ( (!\micro_inst[24]~input_o\) # ((!\micro_inst[25]~input_o\ & (\reg[21][9]~q\)) # (\micro_inst[25]~input_o\ & ((\reg[29][9]~q\)))) ) ) ) # ( !\reg[25][9]~q\ & ( \reg[17][9]~q\ & ( 
-- (!\micro_inst[25]~input_o\ & (((!\micro_inst[24]~input_o\)) # (\reg[21][9]~q\))) # (\micro_inst[25]~input_o\ & (((\reg[29][9]~q\ & \micro_inst[24]~input_o\)))) ) ) ) # ( \reg[25][9]~q\ & ( !\reg[17][9]~q\ & ( (!\micro_inst[25]~input_o\ & (\reg[21][9]~q\ & 
-- ((\micro_inst[24]~input_o\)))) # (\micro_inst[25]~input_o\ & (((!\micro_inst[24]~input_o\) # (\reg[29][9]~q\)))) ) ) ) # ( !\reg[25][9]~q\ & ( !\reg[17][9]~q\ & ( (\micro_inst[24]~input_o\ & ((!\micro_inst[25]~input_o\ & (\reg[21][9]~q\)) # 
-- (\micro_inst[25]~input_o\ & ((\reg[29][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[21][9]~q\,
	datab => \ALT_INV_micro_inst[25]~input_o\,
	datac => \ALT_INV_reg[29][9]~q\,
	datad => \ALT_INV_micro_inst[24]~input_o\,
	datae => \ALT_INV_reg[25][9]~q\,
	dataf => \ALT_INV_reg[17][9]~q\,
	combout => \Bbus~111_combout\);

-- Location: MLABCELL_X28_Y4_N48
\Bbus~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~112_combout\ = ( \micro_inst[24]~input_o\ & ( \reg[22][9]~q\ & ( (!\micro_inst[25]~input_o\) # (\reg[30][9]~q\) ) ) ) # ( !\micro_inst[24]~input_o\ & ( \reg[22][9]~q\ & ( (!\micro_inst[25]~input_o\ & (\reg[18][9]~q\)) # (\micro_inst[25]~input_o\ & 
-- ((\reg[26][9]~q\))) ) ) ) # ( \micro_inst[24]~input_o\ & ( !\reg[22][9]~q\ & ( (\reg[30][9]~q\ & \micro_inst[25]~input_o\) ) ) ) # ( !\micro_inst[24]~input_o\ & ( !\reg[22][9]~q\ & ( (!\micro_inst[25]~input_o\ & (\reg[18][9]~q\)) # 
-- (\micro_inst[25]~input_o\ & ((\reg[26][9]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111000000000101010100110011000011111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[30][9]~q\,
	datab => \ALT_INV_reg[18][9]~q\,
	datac => \ALT_INV_reg[26][9]~q\,
	datad => \ALT_INV_micro_inst[25]~input_o\,
	datae => \ALT_INV_micro_inst[24]~input_o\,
	dataf => \ALT_INV_reg[22][9]~q\,
	combout => \Bbus~112_combout\);

-- Location: LABCELL_X31_Y5_N57
\Bbus~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~114_combout\ = ( \Bbus~111_combout\ & ( \Bbus~112_combout\ & ( (!\micro_inst[23]~input_o\ & (((\micro_inst[22]~input_o\)) # (\Bbus~110_combout\))) # (\micro_inst[23]~input_o\ & (((!\micro_inst[22]~input_o\) # (\Bbus~113_combout\)))) ) ) ) # ( 
-- !\Bbus~111_combout\ & ( \Bbus~112_combout\ & ( (!\micro_inst[23]~input_o\ & (\Bbus~110_combout\ & ((!\micro_inst[22]~input_o\)))) # (\micro_inst[23]~input_o\ & (((!\micro_inst[22]~input_o\) # (\Bbus~113_combout\)))) ) ) ) # ( \Bbus~111_combout\ & ( 
-- !\Bbus~112_combout\ & ( (!\micro_inst[23]~input_o\ & (((\micro_inst[22]~input_o\)) # (\Bbus~110_combout\))) # (\micro_inst[23]~input_o\ & (((\Bbus~113_combout\ & \micro_inst[22]~input_o\)))) ) ) ) # ( !\Bbus~111_combout\ & ( !\Bbus~112_combout\ & ( 
-- (!\micro_inst[23]~input_o\ & (\Bbus~110_combout\ & ((!\micro_inst[22]~input_o\)))) # (\micro_inst[23]~input_o\ & (((\Bbus~113_combout\ & \micro_inst[22]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~110_combout\,
	datab => \ALT_INV_Bbus~113_combout\,
	datac => \ALT_INV_micro_inst[23]~input_o\,
	datad => \ALT_INV_micro_inst[22]~input_o\,
	datae => \ALT_INV_Bbus~111_combout\,
	dataf => \ALT_INV_Bbus~112_combout\,
	combout => \Bbus~114_combout\);

-- Location: LABCELL_X27_Y5_N24
\Bbus~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~117_combout\ = ( \micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[11][9]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[10][9]~q\ ) ) ) # ( \micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( 
-- \reg[9][9]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( \reg[8][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[9][9]~q\,
	datab => \ALT_INV_reg[10][9]~q\,
	datac => \ALT_INV_reg[8][9]~q\,
	datad => \ALT_INV_reg[11][9]~q\,
	datae => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_micro_inst[23]~input_o\,
	combout => \Bbus~117_combout\);

-- Location: LABCELL_X29_Y5_N39
\Bbus~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~118_combout\ = ( \micro_inst[23]~input_o\ & ( \micro_inst[22]~input_o\ & ( \reg[15][9]~q\ ) ) ) # ( !\micro_inst[23]~input_o\ & ( \micro_inst[22]~input_o\ & ( \reg[13][9]~q\ ) ) ) # ( \micro_inst[23]~input_o\ & ( !\micro_inst[22]~input_o\ & ( 
-- \reg[14][9]~q\ ) ) ) # ( !\micro_inst[23]~input_o\ & ( !\micro_inst[22]~input_o\ & ( \reg[12][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[12][9]~q\,
	datab => \ALT_INV_reg[14][9]~q\,
	datac => \ALT_INV_reg[15][9]~q\,
	datad => \ALT_INV_reg[13][9]~q\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_micro_inst[22]~input_o\,
	combout => \Bbus~118_combout\);

-- Location: LABCELL_X30_Y5_N42
\Bbus~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~119_combout\ = ( \Bbus~117_combout\ & ( \Bbus~118_combout\ & ( ((!\Bbus[12]~11_combout\ & ((\Bbus~114_combout\))) # (\Bbus[12]~11_combout\ & (\Bbus~116_combout\))) # (\Bbus[12]~12_combout\) ) ) ) # ( !\Bbus~117_combout\ & ( \Bbus~118_combout\ & ( 
-- (!\Bbus[12]~11_combout\ & (((!\Bbus[12]~12_combout\ & \Bbus~114_combout\)))) # (\Bbus[12]~11_combout\ & (((\Bbus[12]~12_combout\)) # (\Bbus~116_combout\))) ) ) ) # ( \Bbus~117_combout\ & ( !\Bbus~118_combout\ & ( (!\Bbus[12]~11_combout\ & 
-- (((\Bbus~114_combout\) # (\Bbus[12]~12_combout\)))) # (\Bbus[12]~11_combout\ & (\Bbus~116_combout\ & (!\Bbus[12]~12_combout\))) ) ) ) # ( !\Bbus~117_combout\ & ( !\Bbus~118_combout\ & ( (!\Bbus[12]~12_combout\ & ((!\Bbus[12]~11_combout\ & 
-- ((\Bbus~114_combout\))) # (\Bbus[12]~11_combout\ & (\Bbus~116_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~116_combout\,
	datab => \ALT_INV_Bbus[12]~11_combout\,
	datac => \ALT_INV_Bbus[12]~12_combout\,
	datad => \ALT_INV_Bbus~114_combout\,
	datae => \ALT_INV_Bbus~117_combout\,
	dataf => \ALT_INV_Bbus~118_combout\,
	combout => \Bbus~119_combout\);

-- Location: LABCELL_X31_Y5_N39
\Bbus~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~121_combout\ = ( \Mux38~7_combout\ & ( instr(3) & ( (\Mux38~6_combout\) # (instr(2)) ) ) ) # ( !\Mux38~7_combout\ & ( instr(3) & ( (!instr(2) & \Mux38~6_combout\) ) ) ) # ( \Mux38~7_combout\ & ( !instr(3) & ( (!instr(2) & ((\Mux38~4_combout\))) # 
-- (instr(2) & (\Mux38~5_combout\)) ) ) ) # ( !\Mux38~7_combout\ & ( !instr(3) & ( (!instr(2) & ((\Mux38~4_combout\))) # (instr(2) & (\Mux38~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(2),
	datab => \ALT_INV_Mux38~5_combout\,
	datac => \ALT_INV_Mux38~4_combout\,
	datad => \ALT_INV_Mux38~6_combout\,
	datae => \ALT_INV_Mux38~7_combout\,
	dataf => ALT_INV_instr(3),
	combout => \Bbus~121_combout\);

-- Location: MLABCELL_X28_Y5_N0
\Bbus~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~120_combout\ = ( instr(2) & ( instr(3) & ( \Mux38~3_combout\ ) ) ) # ( !instr(2) & ( instr(3) & ( \Mux38~2_combout\ ) ) ) # ( instr(2) & ( !instr(3) & ( \Mux38~1_combout\ ) ) ) # ( !instr(2) & ( !instr(3) & ( \Mux38~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux38~3_combout\,
	datab => \ALT_INV_Mux38~1_combout\,
	datac => \ALT_INV_Mux38~0_combout\,
	datad => \ALT_INV_Mux38~2_combout\,
	datae => ALT_INV_instr(2),
	dataf => ALT_INV_instr(3),
	combout => \Bbus~120_combout\);

-- Location: MLABCELL_X28_Y5_N6
\Bbus~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~123_combout\ = ( instr(2) & ( instr(3) & ( \Mux38~15_combout\ ) ) ) # ( !instr(2) & ( instr(3) & ( \Mux38~14_combout\ ) ) ) # ( instr(2) & ( !instr(3) & ( \Mux38~13_combout\ ) ) ) # ( !instr(2) & ( !instr(3) & ( \Mux38~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux38~14_combout\,
	datab => \ALT_INV_Mux38~15_combout\,
	datac => \ALT_INV_Mux38~12_combout\,
	datad => \ALT_INV_Mux38~13_combout\,
	datae => ALT_INV_instr(2),
	dataf => ALT_INV_instr(3),
	combout => \Bbus~123_combout\);

-- Location: MLABCELL_X28_Y5_N42
\Bbus~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~122_combout\ = ( instr(2) & ( instr(3) & ( \Mux38~11_combout\ ) ) ) # ( !instr(2) & ( instr(3) & ( \Mux38~10_combout\ ) ) ) # ( instr(2) & ( !instr(3) & ( \Mux38~9_combout\ ) ) ) # ( !instr(2) & ( !instr(3) & ( \Mux38~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux38~11_combout\,
	datab => \ALT_INV_Mux38~9_combout\,
	datac => \ALT_INV_Mux38~8_combout\,
	datad => \ALT_INV_Mux38~10_combout\,
	datae => ALT_INV_instr(2),
	dataf => ALT_INV_instr(3),
	combout => \Bbus~122_combout\);

-- Location: MLABCELL_X28_Y5_N36
\Bbus~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~124_combout\ = ( instr(0) & ( \Bbus~122_combout\ & ( (!instr(1) & (\Bbus~121_combout\)) # (instr(1) & ((\Bbus~123_combout\))) ) ) ) # ( !instr(0) & ( \Bbus~122_combout\ & ( (\Bbus~120_combout\) # (instr(1)) ) ) ) # ( instr(0) & ( !\Bbus~122_combout\ 
-- & ( (!instr(1) & (\Bbus~121_combout\)) # (instr(1) & ((\Bbus~123_combout\))) ) ) ) # ( !instr(0) & ( !\Bbus~122_combout\ & ( (!instr(1) & \Bbus~120_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000111011100111111001111110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~121_combout\,
	datab => ALT_INV_instr(1),
	datac => \ALT_INV_Bbus~120_combout\,
	datad => \ALT_INV_Bbus~123_combout\,
	datae => ALT_INV_instr(0),
	dataf => \ALT_INV_Bbus~122_combout\,
	combout => \Bbus~124_combout\);

-- Location: MLABCELL_X21_Y4_N30
\Bbus~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~126_combout\ = ( \micro_inst[21]~input_o\ & ( ((!instr(13) & \Bbus~124_combout\)) # (\Bbus~125_combout\) ) ) # ( !\micro_inst[21]~input_o\ & ( \Bbus~119_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101110111010101010111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~125_combout\,
	datab => ALT_INV_instr(13),
	datac => \ALT_INV_Bbus~119_combout\,
	datad => \ALT_INV_Bbus~124_combout\,
	dataf => \ALT_INV_micro_inst[21]~input_o\,
	combout => \Bbus~126_combout\);

-- Location: DSP_X20_Y8_N0
\Mult0~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "0",
	ax_width => 18,
	ay_scan_in_clock => "0",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	aclr => \Mult0~8_ACLR_bus\,
	clk => \Mult0~8_CLK_bus\,
	ena => \Mult0~8_ENA_bus\,
	ax => \Mult0~8_AX_bus\,
	ay => \Mult0~8_AY_bus\,
	resulta => \Mult0~8_RESULTA_bus\);

-- Location: MLABCELL_X3_Y7_N51
\Mux95~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux95~7_combout\ = ( \Bbus[5]~_Duplicate_1_q\ & ( (!\micro_inst[15]~input_o\ & (\micro_inst[14]~input_o\ & (\Mult0~13\))) # (\micro_inst[15]~input_o\ & ((!\micro_inst[14]~input_o\) # ((!\Abus[5]~_Duplicate_3_q\)))) ) ) # ( !\Bbus[5]~_Duplicate_1_q\ & ( 
-- (!\micro_inst[15]~input_o\ & (\micro_inst[14]~input_o\ & (\Mult0~13\))) # (\micro_inst[15]~input_o\ & ((!\micro_inst[14]~input_o\) # ((\Abus[5]~_Duplicate_3_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011001010111010001100101011101010111010001100101011101000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[15]~input_o\,
	datab => \ALT_INV_micro_inst[14]~input_o\,
	datac => \ALT_INV_Mult0~13\,
	datad => \ALT_INV_Abus[5]~_Duplicate_3_q\,
	dataf => \ALT_INV_Bbus[5]~_Duplicate_1_q\,
	combout => \Mux95~7_combout\);

-- Location: LABCELL_X4_Y8_N15
\Div0|auto_generated|divider|diff_signs\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|diff_signs~combout\ = ( \Bbus[15]~_Duplicate_1_q\ & ( !\Abus[15]~_Duplicate_2_q\ ) ) # ( !\Bbus[15]~_Duplicate_1_q\ & ( \Abus[15]~_Duplicate_2_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	dataf => \ALT_INV_Bbus[15]~_Duplicate_1_q\,
	combout => \Div0|auto_generated|divider|diff_signs~combout\);

-- Location: FF_X3_Y8_N29
\Bbus[9]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bbus~126_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bbus[9]~_Duplicate_1_q\);

-- Location: MLABCELL_X3_Y8_N0
\Div0|auto_generated|divider|my_abs_den|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ = SUM(( !\Bbus[15]~_Duplicate_1_q\ $ (!\Bbus[0]~_Duplicate_1_q\) ) + ( \Bbus[15]~_Duplicate_1_q\ ) + ( !VCC ))
-- \Div0|auto_generated|divider|my_abs_den|op_1~62\ = CARRY(( !\Bbus[15]~_Duplicate_1_q\ $ (!\Bbus[0]~_Duplicate_1_q\) ) + ( \Bbus[15]~_Duplicate_1_q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Bbus[15]~_Duplicate_1_q\,
	datad => \ALT_INV_Bbus[0]~_Duplicate_1_q\,
	cin => GND,
	sumout => \Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_den|op_1~62\);

-- Location: MLABCELL_X3_Y8_N3
\Div0|auto_generated|divider|my_abs_den|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ = SUM(( !\Bbus[15]~_Duplicate_1_q\ $ (!\Bbus[1]~_Duplicate_1_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~62\ ))
-- \Div0|auto_generated|divider|my_abs_den|op_1~6\ = CARRY(( !\Bbus[15]~_Duplicate_1_q\ $ (!\Bbus[1]~_Duplicate_1_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[15]~_Duplicate_1_q\,
	datac => \ALT_INV_Bbus[1]~_Duplicate_1_q\,
	cin => \Div0|auto_generated|divider|my_abs_den|op_1~62\,
	sumout => \Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_den|op_1~6\);

-- Location: MLABCELL_X3_Y8_N6
\Div0|auto_generated|divider|my_abs_den|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ = SUM(( !\Bbus[15]~_Duplicate_1_q\ $ (!\Bbus[2]~_Duplicate_1_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~6\ ))
-- \Div0|auto_generated|divider|my_abs_den|op_1~2\ = CARRY(( !\Bbus[15]~_Duplicate_1_q\ $ (!\Bbus[2]~_Duplicate_1_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[15]~_Duplicate_1_q\,
	datac => \ALT_INV_Bbus[2]~_Duplicate_1_q\,
	cin => \Div0|auto_generated|divider|my_abs_den|op_1~6\,
	sumout => \Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_den|op_1~2\);

-- Location: MLABCELL_X3_Y8_N9
\Div0|auto_generated|divider|my_abs_den|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\ = SUM(( GND ) + ( !\Bbus[15]~_Duplicate_1_q\ $ (!\Bbus[3]~_Duplicate_1_q\) ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~2\ ))
-- \Div0|auto_generated|divider|my_abs_den|op_1~58\ = CARRY(( GND ) + ( !\Bbus[15]~_Duplicate_1_q\ $ (!\Bbus[3]~_Duplicate_1_q\) ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[15]~_Duplicate_1_q\,
	dataf => \ALT_INV_Bbus[3]~_Duplicate_1_q\,
	cin => \Div0|auto_generated|divider|my_abs_den|op_1~2\,
	sumout => \Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_den|op_1~58\);

-- Location: MLABCELL_X3_Y8_N12
\Div0|auto_generated|divider|my_abs_den|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\ = SUM(( !\Bbus[15]~_Duplicate_1_q\ $ (!\Bbus[4]~_Duplicate_1_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~58\ ))
-- \Div0|auto_generated|divider|my_abs_den|op_1~54\ = CARRY(( !\Bbus[15]~_Duplicate_1_q\ $ (!\Bbus[4]~_Duplicate_1_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Bbus[15]~_Duplicate_1_q\,
	datad => \ALT_INV_Bbus[4]~_Duplicate_1_q\,
	cin => \Div0|auto_generated|divider|my_abs_den|op_1~58\,
	sumout => \Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_den|op_1~54\);

-- Location: MLABCELL_X3_Y8_N15
\Div0|auto_generated|divider|my_abs_den|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\ = SUM(( !\Bbus[15]~_Duplicate_1_q\ $ (!\Bbus[5]~_Duplicate_1_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~54\ ))
-- \Div0|auto_generated|divider|my_abs_den|op_1~50\ = CARRY(( !\Bbus[15]~_Duplicate_1_q\ $ (!\Bbus[5]~_Duplicate_1_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[15]~_Duplicate_1_q\,
	datac => \ALT_INV_Bbus[5]~_Duplicate_1_q\,
	cin => \Div0|auto_generated|divider|my_abs_den|op_1~54\,
	sumout => \Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_den|op_1~50\);

-- Location: MLABCELL_X3_Y8_N18
\Div0|auto_generated|divider|my_abs_den|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\ = SUM(( !\Bbus[15]~_Duplicate_1_q\ $ (!\Bbus[6]~_Duplicate_1_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~50\ ))
-- \Div0|auto_generated|divider|my_abs_den|op_1~46\ = CARRY(( !\Bbus[15]~_Duplicate_1_q\ $ (!\Bbus[6]~_Duplicate_1_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[15]~_Duplicate_1_q\,
	datac => \ALT_INV_Bbus[6]~_Duplicate_1_q\,
	cin => \Div0|auto_generated|divider|my_abs_den|op_1~50\,
	sumout => \Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_den|op_1~46\);

-- Location: MLABCELL_X3_Y8_N21
\Div0|auto_generated|divider|my_abs_den|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\ = SUM(( !\Bbus[15]~_Duplicate_1_q\ $ (!\Bbus[7]~_Duplicate_1_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~46\ ))
-- \Div0|auto_generated|divider|my_abs_den|op_1~42\ = CARRY(( !\Bbus[15]~_Duplicate_1_q\ $ (!\Bbus[7]~_Duplicate_1_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[15]~_Duplicate_1_q\,
	datad => \ALT_INV_Bbus[7]~_Duplicate_1_q\,
	cin => \Div0|auto_generated|divider|my_abs_den|op_1~46\,
	sumout => \Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_den|op_1~42\);

-- Location: MLABCELL_X3_Y8_N24
\Div0|auto_generated|divider|my_abs_den|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_den|op_1~37_sumout\ = SUM(( !\Bbus[15]~_Duplicate_1_q\ $ (!\Bbus[8]~_Duplicate_1_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~42\ ))
-- \Div0|auto_generated|divider|my_abs_den|op_1~38\ = CARRY(( !\Bbus[15]~_Duplicate_1_q\ $ (!\Bbus[8]~_Duplicate_1_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[15]~_Duplicate_1_q\,
	datac => \ALT_INV_Bbus[8]~_Duplicate_1_q\,
	cin => \Div0|auto_generated|divider|my_abs_den|op_1~42\,
	sumout => \Div0|auto_generated|divider|my_abs_den|op_1~37_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_den|op_1~38\);

-- Location: MLABCELL_X3_Y8_N27
\Div0|auto_generated|divider|my_abs_den|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_den|op_1~33_sumout\ = SUM(( !\Bbus[15]~_Duplicate_1_q\ $ (!\Bbus[9]~_Duplicate_1_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~38\ ))
-- \Div0|auto_generated|divider|my_abs_den|op_1~34\ = CARRY(( !\Bbus[15]~_Duplicate_1_q\ $ (!\Bbus[9]~_Duplicate_1_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[15]~_Duplicate_1_q\,
	datad => \ALT_INV_Bbus[9]~_Duplicate_1_q\,
	cin => \Div0|auto_generated|divider|my_abs_den|op_1~38\,
	sumout => \Div0|auto_generated|divider|my_abs_den|op_1~33_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_den|op_1~34\);

-- Location: MLABCELL_X3_Y8_N30
\Div0|auto_generated|divider|my_abs_den|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_den|op_1~29_sumout\ = SUM(( !\Bbus[10]~_Duplicate_1_q\ $ (!\Bbus[15]~_Duplicate_1_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~34\ ))
-- \Div0|auto_generated|divider|my_abs_den|op_1~30\ = CARRY(( !\Bbus[10]~_Duplicate_1_q\ $ (!\Bbus[15]~_Duplicate_1_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Bbus[10]~_Duplicate_1_q\,
	datac => \ALT_INV_Bbus[15]~_Duplicate_1_q\,
	cin => \Div0|auto_generated|divider|my_abs_den|op_1~34\,
	sumout => \Div0|auto_generated|divider|my_abs_den|op_1~29_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_den|op_1~30\);

-- Location: MLABCELL_X3_Y8_N33
\Div0|auto_generated|divider|my_abs_den|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_den|op_1~25_sumout\ = SUM(( !\Bbus[15]~_Duplicate_1_q\ $ (!\Bbus[11]~_Duplicate_1_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~30\ ))
-- \Div0|auto_generated|divider|my_abs_den|op_1~26\ = CARRY(( !\Bbus[15]~_Duplicate_1_q\ $ (!\Bbus[11]~_Duplicate_1_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[15]~_Duplicate_1_q\,
	datad => \ALT_INV_Bbus[11]~_Duplicate_1_q\,
	cin => \Div0|auto_generated|divider|my_abs_den|op_1~30\,
	sumout => \Div0|auto_generated|divider|my_abs_den|op_1~25_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_den|op_1~26\);

-- Location: MLABCELL_X3_Y8_N36
\Div0|auto_generated|divider|my_abs_den|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_den|op_1~21_sumout\ = SUM(( !\Bbus[15]~_Duplicate_1_q\ $ (!\Bbus[12]~_Duplicate_1_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~26\ ))
-- \Div0|auto_generated|divider|my_abs_den|op_1~22\ = CARRY(( !\Bbus[15]~_Duplicate_1_q\ $ (!\Bbus[12]~_Duplicate_1_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Bbus[15]~_Duplicate_1_q\,
	datad => \ALT_INV_Bbus[12]~_Duplicate_1_q\,
	cin => \Div0|auto_generated|divider|my_abs_den|op_1~26\,
	sumout => \Div0|auto_generated|divider|my_abs_den|op_1~21_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_den|op_1~22\);

-- Location: MLABCELL_X3_Y8_N39
\Div0|auto_generated|divider|my_abs_den|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_den|op_1~17_sumout\ = SUM(( !\Bbus[15]~_Duplicate_1_q\ $ (!\Bbus[13]~_Duplicate_1_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~22\ ))
-- \Div0|auto_generated|divider|my_abs_den|op_1~18\ = CARRY(( !\Bbus[15]~_Duplicate_1_q\ $ (!\Bbus[13]~_Duplicate_1_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[15]~_Duplicate_1_q\,
	datac => \ALT_INV_Bbus[13]~_Duplicate_1_q\,
	cin => \Div0|auto_generated|divider|my_abs_den|op_1~22\,
	sumout => \Div0|auto_generated|divider|my_abs_den|op_1~17_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_den|op_1~18\);

-- Location: MLABCELL_X3_Y8_N42
\Div0|auto_generated|divider|my_abs_den|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_den|op_1~9_sumout\ = SUM(( !\Bbus[14]~_Duplicate_1_q\ $ (!\Bbus[15]~_Duplicate_1_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~18\ ))
-- \Div0|auto_generated|divider|my_abs_den|op_1~10\ = CARRY(( !\Bbus[14]~_Duplicate_1_q\ $ (!\Bbus[15]~_Duplicate_1_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Bbus[14]~_Duplicate_1_q\,
	datac => \ALT_INV_Bbus[15]~_Duplicate_1_q\,
	cin => \Div0|auto_generated|divider|my_abs_den|op_1~18\,
	sumout => \Div0|auto_generated|divider|my_abs_den|op_1~9_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_den|op_1~10\);

-- Location: MLABCELL_X3_Y8_N45
\Div0|auto_generated|divider|my_abs_den|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ = SUM(( GND ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_den|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|my_abs_den|op_1~10\,
	sumout => \Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\);

-- Location: LABCELL_X2_Y9_N48
\Div0|auto_generated|divider|divider|sel[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|sel\(9) = ( \Div0|auto_generated|divider|my_abs_den|op_1~9_sumout\ & ( \Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ ) ) # ( !\Div0|auto_generated|divider|my_abs_den|op_1~9_sumout\ & ( 
-- \Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ ) ) # ( \Div0|auto_generated|divider|my_abs_den|op_1~9_sumout\ & ( !\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ ) ) # ( !\Div0|auto_generated|divider|my_abs_den|op_1~9_sumout\ & ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & ( (((\Div0|auto_generated|divider|my_abs_den|op_1~21_sumout\) # (\Div0|auto_generated|divider|my_abs_den|op_1~17_sumout\)) # (\Div0|auto_generated|divider|my_abs_den|op_1~29_sumout\)) # 
-- (\Div0|auto_generated|divider|my_abs_den|op_1~25_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~25_sumout\,
	datab => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~29_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~17_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~21_sumout\,
	datae => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~9_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|sel\(9));

-- Location: LABCELL_X2_Y9_N6
\Div0|auto_generated|divider|divider|sel[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|sel\(5) = ( \Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\ & ( \Div0|auto_generated|divider|my_abs_den|op_1~33_sumout\ ) ) # ( !\Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\ & ( 
-- \Div0|auto_generated|divider|my_abs_den|op_1~33_sumout\ ) ) # ( \Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\ & ( !\Div0|auto_generated|divider|my_abs_den|op_1~33_sumout\ ) ) # ( !\Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\ & ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~33_sumout\ & ( ((\Div0|auto_generated|divider|my_abs_den|op_1~37_sumout\) # (\Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\)) # (\Div0|auto_generated|divider|divider|sel\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(9),
	datac => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~41_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~37_sumout\,
	datae => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~45_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~33_sumout\,
	combout => \Div0|auto_generated|divider|divider|sel\(5));

-- Location: MLABCELL_X3_Y8_N51
\Div0|auto_generated|divider|divider|sel[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|sel\(4) = ( \Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\ & ( \Div0|auto_generated|divider|divider|sel\(9) ) ) # ( !\Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\ & ( 
-- \Div0|auto_generated|divider|divider|sel\(9) ) ) # ( \Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\ & ( !\Div0|auto_generated|divider|divider|sel\(9) ) ) # ( !\Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|sel\(9) & ( (((\Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\) # (\Div0|auto_generated|divider|my_abs_den|op_1~33_sumout\)) # (\Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\)) # 
-- (\Div0|auto_generated|divider|my_abs_den|op_1~37_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~37_sumout\,
	datab => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~49_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~33_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~45_sumout\,
	datae => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~41_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_sel\(9),
	combout => \Div0|auto_generated|divider|divider|sel\(4));

-- Location: LABCELL_X4_Y8_N21
\Div0|auto_generated|divider|divider|sel[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|sel\(3) = ( \Div0|auto_generated|divider|divider|sel\(4) ) # ( !\Div0|auto_generated|divider|divider|sel\(4) & ( \Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~53_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_sel\(4),
	combout => \Div0|auto_generated|divider|divider|sel\(3));

-- Location: MLABCELL_X3_Y8_N54
\Div0|auto_generated|divider|divider|sel[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|sel\(2) = ( \Div0|auto_generated|divider|divider|sel\(4) ) # ( !\Div0|auto_generated|divider|divider|sel\(4) & ( (\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\) # 
-- (\Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~53_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~57_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_sel\(4),
	combout => \Div0|auto_generated|divider|divider|sel\(2));

-- Location: LABCELL_X2_Y7_N0
\Div0|auto_generated|divider|my_abs_num|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ = SUM(( !\Abus[15]~_Duplicate_2_q\ $ (!\Abus[0]~_Duplicate_3_q\) ) + ( \Abus[15]~_Duplicate_2_q\ ) + ( !VCC ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~62\ = CARRY(( !\Abus[15]~_Duplicate_2_q\ $ (!\Abus[0]~_Duplicate_3_q\) ) + ( \Abus[15]~_Duplicate_2_q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	datad => \ALT_INV_Abus[0]~_Duplicate_3_q\,
	cin => GND,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~62\);

-- Location: LABCELL_X2_Y7_N3
\Div0|auto_generated|divider|my_abs_num|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ = SUM(( !\Abus[15]~_Duplicate_2_q\ $ (!\Abus[1]~_Duplicate_3_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~62\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~58\ = CARRY(( !\Abus[15]~_Duplicate_2_q\ $ (!\Abus[1]~_Duplicate_3_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	datad => \ALT_INV_Abus[1]~_Duplicate_3_q\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~62\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~58\);

-- Location: LABCELL_X2_Y7_N6
\Div0|auto_generated|divider|my_abs_num|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ = SUM(( !\Abus[2]~_Duplicate_3_q\ $ (!\Abus[15]~_Duplicate_2_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~58\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~54\ = CARRY(( !\Abus[2]~_Duplicate_3_q\ $ (!\Abus[15]~_Duplicate_2_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Abus[2]~_Duplicate_3_q\,
	datac => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~58\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~54\);

-- Location: LABCELL_X2_Y7_N9
\Div0|auto_generated|divider|my_abs_num|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ = SUM(( !\Abus[15]~_Duplicate_2_q\ $ (!\Abus[3]~_Duplicate_3_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~54\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~50\ = CARRY(( !\Abus[15]~_Duplicate_2_q\ $ (!\Abus[3]~_Duplicate_3_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	datac => \ALT_INV_Abus[3]~_Duplicate_3_q\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~54\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~50\);

-- Location: LABCELL_X2_Y7_N12
\Div0|auto_generated|divider|my_abs_num|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ = SUM(( !\Abus[4]~_Duplicate_3_q\ $ (!\Abus[15]~_Duplicate_2_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~50\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~46\ = CARRY(( !\Abus[4]~_Duplicate_3_q\ $ (!\Abus[15]~_Duplicate_2_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Abus[4]~_Duplicate_3_q\,
	datac => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~50\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~46\);

-- Location: LABCELL_X2_Y7_N15
\Div0|auto_generated|divider|my_abs_num|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ = SUM(( !\Abus[15]~_Duplicate_2_q\ $ (!\Abus[5]~_Duplicate_3_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~46\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~42\ = CARRY(( !\Abus[15]~_Duplicate_2_q\ $ (!\Abus[5]~_Duplicate_3_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	datac => \ALT_INV_Abus[5]~_Duplicate_3_q\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~46\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~42\);

-- Location: LABCELL_X2_Y7_N18
\Div0|auto_generated|divider|my_abs_num|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ = SUM(( !\Abus[15]~_Duplicate_2_q\ $ (!\Abus[6]~_Duplicate_3_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~42\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~38\ = CARRY(( !\Abus[15]~_Duplicate_2_q\ $ (!\Abus[6]~_Duplicate_3_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	datac => \ALT_INV_Abus[6]~_Duplicate_3_q\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~42\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~38\);

-- Location: LABCELL_X2_Y7_N21
\Div0|auto_generated|divider|my_abs_num|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ = SUM(( !\Abus[15]~_Duplicate_2_q\ $ (!\Abus[7]~_Duplicate_3_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~38\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~34\ = CARRY(( !\Abus[15]~_Duplicate_2_q\ $ (!\Abus[7]~_Duplicate_3_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	datad => \ALT_INV_Abus[7]~_Duplicate_3_q\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~38\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~34\);

-- Location: LABCELL_X2_Y7_N24
\Div0|auto_generated|divider|my_abs_num|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ = SUM(( !\Abus[15]~_Duplicate_2_q\ $ (!\Abus[8]~_Duplicate_3_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~34\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~30\ = CARRY(( !\Abus[15]~_Duplicate_2_q\ $ (!\Abus[8]~_Duplicate_3_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	datac => \ALT_INV_Abus[8]~_Duplicate_3_q\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~34\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~30\);

-- Location: LABCELL_X2_Y7_N27
\Div0|auto_generated|divider|my_abs_num|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ = SUM(( !\Abus[15]~_Duplicate_2_q\ $ (!\Abus[9]~_Duplicate_3_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~30\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~26\ = CARRY(( !\Abus[15]~_Duplicate_2_q\ $ (!\Abus[9]~_Duplicate_3_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	datad => \ALT_INV_Abus[9]~_Duplicate_3_q\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~30\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~26\);

-- Location: LABCELL_X2_Y7_N30
\Div0|auto_generated|divider|my_abs_num|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ = SUM(( !\Abus[10]~_Duplicate_3_q\ $ (!\Abus[15]~_Duplicate_2_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~26\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~22\ = CARRY(( !\Abus[10]~_Duplicate_3_q\ $ (!\Abus[15]~_Duplicate_2_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Abus[10]~_Duplicate_3_q\,
	datac => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~26\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~22\);

-- Location: LABCELL_X2_Y7_N33
\Div0|auto_generated|divider|my_abs_num|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ = SUM(( GND ) + ( !\Abus[15]~_Duplicate_2_q\ $ (!\Abus[11]~_Duplicate_3_q\) ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~22\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~18\ = CARRY(( GND ) + ( !\Abus[15]~_Duplicate_2_q\ $ (!\Abus[11]~_Duplicate_3_q\) ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	dataf => \ALT_INV_Abus[11]~_Duplicate_3_q\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~22\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~18\);

-- Location: LABCELL_X2_Y7_N36
\Div0|auto_generated|divider|my_abs_num|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ = SUM(( !\Abus[15]~_Duplicate_2_q\ $ (!\Abus[12]~_Duplicate_3_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~18\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~14\ = CARRY(( !\Abus[15]~_Duplicate_2_q\ $ (!\Abus[12]~_Duplicate_3_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	datad => \ALT_INV_Abus[12]~_Duplicate_3_q\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~18\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~14\);

-- Location: LABCELL_X2_Y7_N39
\Div0|auto_generated|divider|my_abs_num|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ = SUM(( !\Abus[15]~_Duplicate_2_q\ $ (!\Abus[13]~_Duplicate_3_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~14\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~10\ = CARRY(( !\Abus[15]~_Duplicate_2_q\ $ (!\Abus[13]~_Duplicate_3_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	datac => \ALT_INV_Abus[13]~_Duplicate_3_q\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~14\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~10\);

-- Location: LABCELL_X2_Y7_N42
\Div0|auto_generated|divider|my_abs_num|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ = SUM(( !\Abus[14]~_Duplicate_3_q\ $ (!\Abus[15]~_Duplicate_2_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~10\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~6\ = CARRY(( !\Abus[14]~_Duplicate_3_q\ $ (!\Abus[15]~_Duplicate_2_q\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Abus[14]~_Duplicate_3_q\,
	datac => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~10\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~6\);

-- Location: LABCELL_X2_Y7_N45
\Div0|auto_generated|divider|my_abs_num|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ = SUM(( GND ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~6\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\);

-- Location: LABCELL_X2_Y8_N0
\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ $ (!\Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\) ) + ( !VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ $ (!\Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\) ) + ( !VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7\ = SHARE((!\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\) # (\Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~61_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7\);

-- Location: LABCELL_X2_Y8_N3
\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\ = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7\ ) + ( \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\);

-- Location: LABCELL_X2_Y8_N6
\Div0|auto_generated|divider|divider|selnose[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|selnose\(0) = ( \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\ & ( \Div0|auto_generated|divider|divider|sel\(4) ) ) # ( !\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\ & 
-- ( \Div0|auto_generated|divider|divider|sel\(4) ) ) # ( \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\ & ( !\Div0|auto_generated|divider|divider|sel\(4) ) ) # ( !\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\ 
-- & ( !\Div0|auto_generated|divider|divider|sel\(4) & ( (((\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\) # (\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\)) # (\Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\)) # 
-- (\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~57_sumout\,
	datab => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~53_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~1_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~5_sumout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_sel\(4),
	combout => \Div0|auto_generated|divider|divider|selnose\(0));

-- Location: LABCELL_X2_Y8_N30
\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ $ (!\Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\) ) + ( !VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ $ (!\Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\) ) + ( !VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11\ = SHARE((!\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\) # (\Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~61_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11\);

-- Location: LABCELL_X2_Y8_N33
\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ $ (((!\Div0|auto_generated|divider|divider|selnose\(0) & 
-- ((\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\))) # (\Div0|auto_generated|divider|divider|selnose\(0) & (\Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\)))) ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11\ ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10\ ))
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ $ (((!\Div0|auto_generated|divider|divider|selnose\(0) & 
-- ((\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\))) # (\Div0|auto_generated|divider|divider|selnose\(0) & (\Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\)))) ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11\ ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10\ ))
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7\ = SHARE((!\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ & ((!\Div0|auto_generated|divider|divider|selnose\(0) & 
-- ((\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\))) # (\Div0|auto_generated|divider|divider|selnose\(0) & (\Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000101010001000000000000000001010100101011001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~5_sumout\,
	datab => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_selnose\(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[0]~5_sumout\,
	cin => \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7\);

-- Location: LABCELL_X2_Y8_N36
\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7\ ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\);

-- Location: LABCELL_X2_Y8_N18
\Div0|auto_generated|divider|divider|StageOut[17]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[17]~5_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(2) & (!\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(2),
	datac => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[1]~5_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[17]~5_combout\);

-- Location: LABCELL_X2_Y8_N54
\Div0|auto_generated|divider|divider|StageOut[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[0]~6_combout\ = ( \Div0|auto_generated|divider|divider|selnose\(0) & ( \Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) ) # ( !\Div0|auto_generated|divider|divider|selnose\(0) & ( 
-- \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[0]~5_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_selnose\(0),
	combout => \Div0|auto_generated|divider|divider|StageOut[0]~6_combout\);

-- Location: LABCELL_X2_Y8_N42
\Div0|auto_generated|divider|divider|selnose[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|selnose\(17) = ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ ) # ( !\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(2)) # 
-- (\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_sel\(2),
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|selnose\(17));

-- Location: LABCELL_X1_Y8_N0
\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ $ (!\Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\) ) + ( !VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ $ (!\Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\) ) + ( !VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15\ = SHARE((!\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\) # (\Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~61_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15\);

-- Location: LABCELL_X1_Y8_N3
\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ $ (((!\Div0|auto_generated|divider|divider|selnose\(17) & 
-- (\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\)) # (\Div0|auto_generated|divider|divider|selnose\(17) & ((\Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\))))) ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15\ ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14\ ))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ $ (((!\Div0|auto_generated|divider|divider|selnose\(17) & 
-- (\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\)) # (\Div0|auto_generated|divider|divider|selnose\(17) & ((\Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\))))) ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15\ ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14\ ))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11\ = SHARE((!\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ & ((!\Div0|auto_generated|divider|divider|selnose\(17) & 
-- (\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\)) # (\Div0|auto_generated|divider|divider|selnose\(17) & ((\Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001000000110000000000000000001001100111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[0]~9_sumout\,
	datab => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~5_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_selnose\(17),
	cin => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11\);

-- Location: LABCELL_X1_Y8_N6
\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ $ (((!\Div0|auto_generated|divider|divider|selnose\(17) & 
-- ((\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\))) # (\Div0|auto_generated|divider|divider|selnose\(17) & (\Div0|auto_generated|divider|divider|StageOut[0]~6_combout\)))) ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11\ ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10\ ))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ $ (((!\Div0|auto_generated|divider|divider|selnose\(17) & 
-- ((\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\))) # (\Div0|auto_generated|divider|divider|selnose\(17) & (\Div0|auto_generated|divider|divider|StageOut[0]~6_combout\)))) ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11\ ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10\ ))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7\ = SHARE((!\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ & ((!\Div0|auto_generated|divider|divider|selnose\(17) & 
-- ((\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\))) # (\Div0|auto_generated|divider|divider|selnose\(17) & (\Div0|auto_generated|divider|divider|StageOut[0]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100010001000000000000000001010010110011001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[0]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[1]~5_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_selnose\(17),
	cin => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7\);

-- Location: LABCELL_X1_Y8_N9
\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7\ ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\);

-- Location: LABCELL_X1_Y8_N36
\Div0|auto_generated|divider|divider|selnose[34]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|selnose\(34) = ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ ) # ( !\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ( \Div0|auto_generated|divider|divider|sel\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_sel\(2),
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|selnose\(34));

-- Location: LABCELL_X2_Y8_N15
\Div0|auto_generated|divider|divider|StageOut[17]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[17]~7_combout\ = ( \Div0|auto_generated|divider|divider|sel\(2) & ( \Div0|auto_generated|divider|divider|StageOut[0]~6_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|sel\(2) & ( 
-- (\Div0|auto_generated|divider|divider|StageOut[0]~6_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\) # (\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[0]~6_combout\,
	datac => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_sel\(2),
	combout => \Div0|auto_generated|divider|divider|StageOut[17]~7_combout\);

-- Location: LABCELL_X2_Y8_N24
\Div0|auto_generated|divider|divider|StageOut[16]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[16]~21_combout\ = ( \Div0|auto_generated|divider|divider|sel\(2) & ( \Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) ) # ( !\Div0|auto_generated|divider|divider|sel\(2) & ( 
-- (!\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ & ((!\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & (\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ((\Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\))))) # (\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ & 
-- (((\Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100110011010100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[0]~9_sumout\,
	datab => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_sel\(2),
	combout => \Div0|auto_generated|divider|divider|StageOut[16]~21_combout\);

-- Location: LABCELL_X1_Y8_N42
\Div0|auto_generated|divider|divider|op_10~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_10~22_cout\);

-- Location: LABCELL_X1_Y8_N45
\Div0|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_10~22_cout\ ))
-- \Div0|auto_generated|divider|divider|op_10~18\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_10~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~61_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_10~22_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~18\);

-- Location: LABCELL_X1_Y8_N48
\Div0|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(2) & ((!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\)) # (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ((\Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\))))) # 
-- (\Div0|auto_generated|divider|divider|sel\(2) & (((\Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\)))) ) + ( !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_10~18\ ))
-- \Div0|auto_generated|divider|divider|op_10~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(2) & ((!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\)) # (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ((\Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\))))) # 
-- (\Div0|auto_generated|divider|divider|sel\(2) & (((\Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\)))) ) + ( !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(2),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~13_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~5_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_10~18\,
	sumout => \Div0|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~14\);

-- Location: LABCELL_X1_Y8_N51
\Div0|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(2) & ((!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\)) # (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[16]~21_combout\))))) # 
-- (\Div0|auto_generated|divider|divider|sel\(2) & (((\Div0|auto_generated|divider|divider|StageOut[16]~21_combout\)))) ) + ( !\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_10~14\ ))
-- \Div0|auto_generated|divider|divider|op_10~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(2) & ((!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\)) 
-- # (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[16]~21_combout\))))) # (\Div0|auto_generated|divider|divider|sel\(2) & 
-- (((\Div0|auto_generated|divider|divider|StageOut[16]~21_combout\)))) ) + ( !\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(2),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[1]~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~21_combout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~1_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_10~14\,
	sumout => \Div0|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~10\);

-- Location: LABCELL_X1_Y8_N54
\Div0|auto_generated|divider|divider|op_10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~5_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|selnose\(34) & (((\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\)))) # (\Div0|auto_generated|divider|divider|selnose\(34) & 
-- (((\Div0|auto_generated|divider|divider|StageOut[17]~7_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[17]~5_combout\))) ) + ( !\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_10~10\ ))
-- \Div0|auto_generated|divider|divider|op_10~6\ = CARRY(( (!\Div0|auto_generated|divider|divider|selnose\(34) & (((\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\)))) # (\Div0|auto_generated|divider|divider|selnose\(34) & 
-- (((\Div0|auto_generated|divider|divider|StageOut[17]~7_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[17]~5_combout\))) ) + ( !\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~5_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[2]~5_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_selnose\(34),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~7_combout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~57_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_10~10\,
	sumout => \Div0|auto_generated|divider|divider|op_10~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~6\);

-- Location: LABCELL_X1_Y8_N57
\Div0|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_10~6\,
	sumout => \Div0|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X2_Y8_N57
\Div0|auto_generated|divider|divider|StageOut[34]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[34]~8_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[17]~7_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[17]~5_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(2) & 
-- (((\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\)))) # (\Div0|auto_generated|divider|divider|sel\(2) & (((\Div0|auto_generated|divider|divider|StageOut[17]~7_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[17]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001111011111000100111101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~5_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(2),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~7_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[2]~5_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[34]~8_combout\);

-- Location: LABCELL_X2_Y8_N48
\Div0|auto_generated|divider|divider|StageOut[33]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[33]~22_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[16]~21_combout\ ) ) # ( 
-- !\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(2) & (\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\)) # (\Div0|auto_generated|divider|divider|sel\(2) & 
-- ((\Div0|auto_generated|divider|divider|StageOut[16]~21_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[1]~9_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~21_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_sel\(2),
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[33]~22_combout\);

-- Location: LABCELL_X2_Y8_N21
\Div0|auto_generated|divider|divider|StageOut[32]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[32]~34_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) ) # ( 
-- !\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(2) & ((\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\))) # (\Div0|auto_generated|divider|divider|sel\(2) & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(2),
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[32]~34_combout\);

-- Location: LABCELL_X1_Y8_N12
\Div0|auto_generated|divider|divider|op_11~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_11~26_cout\);

-- Location: LABCELL_X1_Y8_N15
\Div0|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_11~26_cout\ ))
-- \Div0|auto_generated|divider|divider|op_11~22\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_11~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~61_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_11~26_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~22\);

-- Location: LABCELL_X1_Y8_N18
\Div0|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(3) & ((!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\Div0|auto_generated|divider|divider|op_10~17_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\))))) # (\Div0|auto_generated|divider|divider|sel\(3) & (((\Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_11~22\ ))
-- \Div0|auto_generated|divider|divider|op_11~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(3) & ((!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\Div0|auto_generated|divider|divider|op_10~17_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\))))) # (\Div0|auto_generated|divider|divider|sel\(3) & (((\Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(3),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~5_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_11~22\,
	sumout => \Div0|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~18\);

-- Location: LABCELL_X1_Y8_N21
\Div0|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(3) & ((!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\Div0|auto_generated|divider|divider|op_10~13_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[32]~34_combout\))))) # (\Div0|auto_generated|divider|divider|sel\(3) & (((\Div0|auto_generated|divider|divider|StageOut[32]~34_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_11~18\ ))
-- \Div0|auto_generated|divider|divider|op_11~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(3) & ((!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\Div0|auto_generated|divider|divider|op_10~13_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[32]~34_combout\))))) # (\Div0|auto_generated|divider|divider|sel\(3) & (((\Div0|auto_generated|divider|divider|StageOut[32]~34_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(3),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~34_combout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~1_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_11~18\,
	sumout => \Div0|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~14\);

-- Location: LABCELL_X1_Y8_N24
\Div0|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(3) & ((!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~9_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[33]~22_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(3) & (((\Div0|auto_generated|divider|divider|StageOut[33]~22_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_11~14\ ))
-- \Div0|auto_generated|divider|divider|op_11~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(3) & ((!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~9_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[33]~22_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(3) & (((\Div0|auto_generated|divider|divider|StageOut[33]~22_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(3),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~22_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~57_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_11~14\,
	sumout => \Div0|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~10\);

-- Location: LABCELL_X1_Y8_N27
\Div0|auto_generated|divider|divider|op_11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~5_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(3) & ((!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~5_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[34]~8_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(3) & (((\Div0|auto_generated|divider|divider|StageOut[34]~8_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_11~10\ ))
-- \Div0|auto_generated|divider|divider|op_11~6\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(3) & ((!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~5_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[34]~8_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(3) & (((\Div0|auto_generated|divider|divider|StageOut[34]~8_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(3),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[34]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_11~10\,
	sumout => \Div0|auto_generated|divider|divider|op_11~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~6\);

-- Location: LABCELL_X1_Y8_N39
\Div0|auto_generated|divider|divider|StageOut[51]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[51]~4_combout\ = ( !\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(3) & \Div0|auto_generated|divider|divider|op_10~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(3),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[51]~4_combout\);

-- Location: LABCELL_X1_Y8_N30
\Div0|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_11~6\,
	sumout => \Div0|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X1_Y9_N0
\Div0|auto_generated|divider|divider|selnose[68]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|selnose\(68) = ( \Div0|auto_generated|divider|divider|op_11~1_sumout\ ) # ( !\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div0|auto_generated|divider|divider|sel\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_sel\(4),
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|selnose\(68));

-- Location: LABCELL_X2_Y8_N27
\Div0|auto_generated|divider|divider|StageOut[51]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[51]~9_combout\ = ( \Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[34]~8_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- (\Div0|auto_generated|divider|divider|sel\(3) & \Div0|auto_generated|divider|divider|StageOut[34]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(3),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[34]~8_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[51]~9_combout\);

-- Location: LABCELL_X2_Y8_N51
\Div0|auto_generated|divider|divider|StageOut[50]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~23_combout\ = ( \Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[33]~22_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- (!\Div0|auto_generated|divider|divider|sel\(3) & ((\Div0|auto_generated|divider|divider|op_10~9_sumout\))) # (\Div0|auto_generated|divider|divider|sel\(3) & (\Div0|auto_generated|divider|divider|StageOut[33]~22_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~22_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(3),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~23_combout\);

-- Location: LABCELL_X2_Y8_N12
\Div0|auto_generated|divider|divider|StageOut[49]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[49]~35_combout\ = ( \Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[32]~34_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- (!\Div0|auto_generated|divider|divider|sel\(3) & ((\Div0|auto_generated|divider|divider|op_10~13_sumout\))) # (\Div0|auto_generated|divider|divider|sel\(3) & (\Div0|auto_generated|divider|divider|StageOut[32]~34_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(3),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~34_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[49]~35_combout\);

-- Location: LABCELL_X2_Y7_N54
\Div0|auto_generated|divider|divider|StageOut[48]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[48]~46_combout\ = ( \Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- (!\Div0|auto_generated|divider|divider|sel\(3) & ((\Div0|auto_generated|divider|divider|op_10~17_sumout\))) # (\Div0|auto_generated|divider|divider|sel\(3) & (\Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(3),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[48]~46_combout\);

-- Location: LABCELL_X1_Y9_N36
\Div0|auto_generated|divider|divider|op_12~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_12~30_cout\);

-- Location: LABCELL_X1_Y9_N39
\Div0|auto_generated|divider|divider|op_12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~25_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_12~30_cout\ ))
-- \Div0|auto_generated|divider|divider|op_12~26\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_12~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~61_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_12~30_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_12~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~26\);

-- Location: LABCELL_X1_Y9_N42
\Div0|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|sel\(4) & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|op_11~21_sumout\)) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\))))) # (\Div0|auto_generated|divider|divider|sel\(4) & 
-- (((\Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\)))) ) + ( \Div0|auto_generated|divider|divider|op_12~26\ ))
-- \Div0|auto_generated|divider|divider|op_12~22\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|sel\(4) & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|op_11~21_sumout\)) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\))))) # (\Div0|auto_generated|divider|divider|sel\(4) & 
-- (((\Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\)))) ) + ( \Div0|auto_generated|divider|divider|op_12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101111000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(4),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~5_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_12~26\,
	sumout => \Div0|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~22\);

-- Location: LABCELL_X1_Y9_N45
\Div0|auto_generated|divider|divider|op_12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(4) & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\Div0|auto_generated|divider|divider|op_11~17_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[48]~46_combout\))))) # (\Div0|auto_generated|divider|divider|sel\(4) & (((\Div0|auto_generated|divider|divider|StageOut[48]~46_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_12~22\ ))
-- \Div0|auto_generated|divider|divider|op_12~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(4) & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\Div0|auto_generated|divider|divider|op_11~17_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[48]~46_combout\))))) # (\Div0|auto_generated|divider|divider|sel\(4) & (((\Div0|auto_generated|divider|divider|StageOut[48]~46_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(4),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[48]~46_combout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~1_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_12~22\,
	sumout => \Div0|auto_generated|divider|divider|op_12~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~18\);

-- Location: LABCELL_X1_Y9_N48
\Div0|auto_generated|divider|divider|op_12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(4) & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~13_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[49]~35_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(4) & (((\Div0|auto_generated|divider|divider|StageOut[49]~35_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_12~18\ ))
-- \Div0|auto_generated|divider|divider|op_12~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(4) & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~13_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[49]~35_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(4) & (((\Div0|auto_generated|divider|divider|StageOut[49]~35_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(4),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~35_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~57_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_12~18\,
	sumout => \Div0|auto_generated|divider|divider|op_12~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~14\);

-- Location: LABCELL_X1_Y9_N51
\Div0|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(4) & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~9_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[50]~23_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(4) & (((\Div0|auto_generated|divider|divider|StageOut[50]~23_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_12~14\ ))
-- \Div0|auto_generated|divider|divider|op_12~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(4) & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~9_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[50]~23_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(4) & (((\Div0|auto_generated|divider|divider|StageOut[50]~23_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(4),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~23_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_12~14\,
	sumout => \Div0|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~10\);

-- Location: LABCELL_X1_Y9_N54
\Div0|auto_generated|divider|divider|op_12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~5_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|selnose\(68) & (\Div0|auto_generated|divider|divider|op_11~5_sumout\)) # (\Div0|auto_generated|divider|divider|selnose\(68) & 
-- (((\Div0|auto_generated|divider|divider|StageOut[51]~9_combout\) # (\Div0|auto_generated|divider|divider|StageOut[51]~4_combout\)))) ) + ( !\Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_12~10\ ))
-- \Div0|auto_generated|divider|divider|op_12~6\ = CARRY(( (!\Div0|auto_generated|divider|divider|selnose\(68) & (\Div0|auto_generated|divider|divider|op_11~5_sumout\)) # (\Div0|auto_generated|divider|divider|selnose\(68) & 
-- (((\Div0|auto_generated|divider|divider|StageOut[51]~9_combout\) # (\Div0|auto_generated|divider|divider|StageOut[51]~4_combout\)))) ) + ( !\Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_selnose\(68),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~9_combout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~49_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_12~10\,
	sumout => \Div0|auto_generated|divider|divider|op_12~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~6\);

-- Location: LABCELL_X1_Y9_N57
\Div0|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_12~6\,
	sumout => \Div0|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: LABCELL_X1_Y10_N57
\Div0|auto_generated|divider|divider|StageOut[85]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[85]~3_combout\ = ( !\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(5) & \Div0|auto_generated|divider|divider|op_12~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(5),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[85]~3_combout\);

-- Location: LABCELL_X1_Y9_N3
\Div0|auto_generated|divider|divider|StageOut[68]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[68]~10_combout\ = ( \Div0|auto_generated|divider|divider|op_11~5_sumout\ & ( (((!\Div0|auto_generated|divider|divider|sel\(4) & !\Div0|auto_generated|divider|divider|op_11~1_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[51]~9_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[51]~4_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_11~5_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(4) & 
-- (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[51]~9_combout\) # (\Div0|auto_generated|divider|divider|StageOut[51]~4_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(4) & 
-- (((\Div0|auto_generated|divider|divider|StageOut[51]~9_combout\) # (\Div0|auto_generated|divider|divider|StageOut[51]~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011101110111000001110111011110001111111111111000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(4),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~9_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[68]~10_combout\);

-- Location: LABCELL_X2_Y9_N54
\Div0|auto_generated|divider|divider|StageOut[67]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[67]~24_combout\ = ( \Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_11~9_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[50]~23_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_11~9_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(4)) # (\Div0|auto_generated|divider|divider|StageOut[50]~23_combout\) ) ) ) # ( 
-- \Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( !\Div0|auto_generated|divider|divider|op_11~9_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[50]~23_combout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_11~9_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(4) & \Div0|auto_generated|divider|divider|StageOut[50]~23_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000011110000111110101111101011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(4),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~23_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[67]~24_combout\);

-- Location: LABCELL_X2_Y8_N45
\Div0|auto_generated|divider|divider|StageOut[66]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[66]~36_combout\ = ( \Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[49]~35_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( 
-- (!\Div0|auto_generated|divider|divider|sel\(4) & ((\Div0|auto_generated|divider|divider|op_11~13_sumout\))) # (\Div0|auto_generated|divider|divider|sel\(4) & (\Div0|auto_generated|divider|divider|StageOut[49]~35_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(4),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~35_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[66]~36_combout\);

-- Location: LABCELL_X2_Y7_N57
\Div0|auto_generated|divider|divider|StageOut[65]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[65]~47_combout\ = ( \Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[48]~46_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( 
-- (!\Div0|auto_generated|divider|divider|sel\(4) & ((\Div0|auto_generated|divider|divider|op_11~17_sumout\))) # (\Div0|auto_generated|divider|divider|sel\(4) & (\Div0|auto_generated|divider|divider|StageOut[48]~46_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[48]~46_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(4),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[65]~47_combout\);

-- Location: LABCELL_X2_Y7_N51
\Div0|auto_generated|divider|divider|StageOut[64]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[64]~57_combout\ = ( \Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( 
-- (!\Div0|auto_generated|divider|divider|sel\(4) & ((\Div0|auto_generated|divider|divider|op_11~21_sumout\))) # (\Div0|auto_generated|divider|divider|sel\(4) & (\Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(4),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[64]~57_combout\);

-- Location: LABCELL_X1_Y9_N6
\Div0|auto_generated|divider|divider|op_13~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_13~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_13~34_cout\);

-- Location: LABCELL_X1_Y9_N9
\Div0|auto_generated|divider|divider|op_13~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_13~29_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_13~34_cout\ ))
-- \Div0|auto_generated|divider|divider|op_13~30\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_13~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~61_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_13~34_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_13~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_13~30\);

-- Location: LABCELL_X1_Y9_N12
\Div0|auto_generated|divider|divider|op_13~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_13~25_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|sel\(5) & ((!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|op_12~25_sumout\)) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\))))) # (\Div0|auto_generated|divider|divider|sel\(5) & 
-- (((\Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\)))) ) + ( \Div0|auto_generated|divider|divider|op_13~30\ ))
-- \Div0|auto_generated|divider|divider|op_13~26\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|sel\(5) & ((!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|op_12~25_sumout\)) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\))))) # (\Div0|auto_generated|divider|divider|sel\(5) & 
-- (((\Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\)))) ) + ( \Div0|auto_generated|divider|divider|op_13~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101111000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(5),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~5_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_13~30\,
	sumout => \Div0|auto_generated|divider|divider|op_13~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_13~26\);

-- Location: LABCELL_X1_Y9_N15
\Div0|auto_generated|divider|divider|op_13~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_13~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(5) & ((!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\Div0|auto_generated|divider|divider|op_12~21_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[64]~57_combout\))))) # (\Div0|auto_generated|divider|divider|sel\(5) & (((\Div0|auto_generated|divider|divider|StageOut[64]~57_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_13~26\ ))
-- \Div0|auto_generated|divider|divider|op_13~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(5) & ((!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\Div0|auto_generated|divider|divider|op_12~21_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[64]~57_combout\))))) # (\Div0|auto_generated|divider|divider|sel\(5) & (((\Div0|auto_generated|divider|divider|StageOut[64]~57_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_13~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(5),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[64]~57_combout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~1_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_13~26\,
	sumout => \Div0|auto_generated|divider|divider|op_13~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_13~22\);

-- Location: LABCELL_X1_Y9_N18
\Div0|auto_generated|divider|divider|op_13~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_13~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(5) & ((!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~17_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[65]~47_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(5) & (((\Div0|auto_generated|divider|divider|StageOut[65]~47_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_13~22\ ))
-- \Div0|auto_generated|divider|divider|op_13~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(5) & ((!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~17_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[65]~47_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(5) & (((\Div0|auto_generated|divider|divider|StageOut[65]~47_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_13~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(5),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~47_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~57_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_13~22\,
	sumout => \Div0|auto_generated|divider|divider|op_13~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_13~18\);

-- Location: LABCELL_X1_Y9_N21
\Div0|auto_generated|divider|divider|op_13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_13~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(5) & ((!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~13_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[66]~36_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(5) & (((\Div0|auto_generated|divider|divider|StageOut[66]~36_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_13~18\ ))
-- \Div0|auto_generated|divider|divider|op_13~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(5) & ((!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~13_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[66]~36_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(5) & (((\Div0|auto_generated|divider|divider|StageOut[66]~36_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_13~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(5),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~36_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_13~18\,
	sumout => \Div0|auto_generated|divider|divider|op_13~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_13~14\);

-- Location: LABCELL_X1_Y9_N24
\Div0|auto_generated|divider|divider|op_13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_13~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(5) & ((!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~9_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[67]~24_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(5) & (((\Div0|auto_generated|divider|divider|StageOut[67]~24_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_13~14\ ))
-- \Div0|auto_generated|divider|divider|op_13~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(5) & ((!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~9_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[67]~24_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(5) & (((\Div0|auto_generated|divider|divider|StageOut[67]~24_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(5),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~24_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~49_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_13~14\,
	sumout => \Div0|auto_generated|divider|divider|op_13~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_13~10\);

-- Location: LABCELL_X1_Y9_N27
\Div0|auto_generated|divider|divider|op_13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_13~5_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(5) & ((!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~5_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[68]~10_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(5) & (((\Div0|auto_generated|divider|divider|StageOut[68]~10_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_13~10\ ))
-- \Div0|auto_generated|divider|divider|op_13~6\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(5) & ((!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~5_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[68]~10_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(5) & (((\Div0|auto_generated|divider|divider|StageOut[68]~10_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(5),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[68]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~45_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_13~10\,
	sumout => \Div0|auto_generated|divider|divider|op_13~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_13~6\);

-- Location: LABCELL_X2_Y9_N15
\Div0|auto_generated|divider|divider|sel[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|sel\(8) = ( \Div0|auto_generated|divider|my_abs_den|op_1~33_sumout\ ) # ( !\Div0|auto_generated|divider|my_abs_den|op_1~33_sumout\ & ( \Div0|auto_generated|divider|divider|sel\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(9),
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~33_sumout\,
	combout => \Div0|auto_generated|divider|divider|sel\(8));

-- Location: LABCELL_X2_Y9_N24
\Div0|auto_generated|divider|divider|sel[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|sel\(7) = (\Div0|auto_generated|divider|my_abs_den|op_1~37_sumout\) # (\Div0|auto_generated|divider|divider|sel\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(8),
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~37_sumout\,
	combout => \Div0|auto_generated|divider|divider|sel\(7));

-- Location: LABCELL_X2_Y10_N48
\Div0|auto_generated|divider|divider|sel[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|sel\(6) = ( \Div0|auto_generated|divider|divider|sel\(7) ) # ( !\Div0|auto_generated|divider|divider|sel\(7) & ( \Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~41_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_sel\(7),
	combout => \Div0|auto_generated|divider|divider|sel\(6));

-- Location: LABCELL_X1_Y9_N30
\Div0|auto_generated|divider|divider|op_13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_13~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_13~6\,
	sumout => \Div0|auto_generated|divider|divider|op_13~1_sumout\);

-- Location: LABCELL_X1_Y10_N0
\Div0|auto_generated|divider|divider|selnose[102]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|selnose\(102) = ( \Div0|auto_generated|divider|divider|op_13~1_sumout\ ) # ( !\Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( \Div0|auto_generated|divider|divider|sel\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_sel\(6),
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|selnose\(102));

-- Location: LABCELL_X1_Y10_N9
\Div0|auto_generated|divider|divider|StageOut[85]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[85]~11_combout\ = ( \Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[68]~10_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( 
-- (\Div0|auto_generated|divider|divider|StageOut[68]~10_combout\ & \Div0|auto_generated|divider|divider|sel\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[68]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_sel\(5),
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[85]~11_combout\);

-- Location: LABCELL_X1_Y10_N45
\Div0|auto_generated|divider|divider|StageOut[84]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[84]~25_combout\ = ( \Div0|auto_generated|divider|divider|op_12~9_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & !\Div0|auto_generated|divider|divider|sel\(5))) # 
-- (\Div0|auto_generated|divider|divider|StageOut[67]~24_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_12~9_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[67]~24_combout\ & ((\Div0|auto_generated|divider|divider|sel\(5)) # 
-- (\Div0|auto_generated|divider|divider|op_12~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010111110101010101011111010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~24_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_sel\(5),
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[84]~25_combout\);

-- Location: LABCELL_X1_Y10_N51
\Div0|auto_generated|divider|divider|StageOut[83]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[83]~37_combout\ = ( \Div0|auto_generated|divider|divider|op_12~13_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & !\Div0|auto_generated|divider|divider|sel\(5))) # 
-- (\Div0|auto_generated|divider|divider|StageOut[66]~36_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_12~13_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[66]~36_combout\ & ((\Div0|auto_generated|divider|divider|sel\(5)) # 
-- (\Div0|auto_generated|divider|divider|op_12~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010111110101010101011111010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~36_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_sel\(5),
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[83]~37_combout\);

-- Location: LABCELL_X2_Y7_N48
\Div0|auto_generated|divider|divider|StageOut[82]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[82]~48_combout\ = ( \Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[65]~47_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( 
-- (!\Div0|auto_generated|divider|divider|sel\(5) & (\Div0|auto_generated|divider|divider|op_12~17_sumout\)) # (\Div0|auto_generated|divider|divider|sel\(5) & ((\Div0|auto_generated|divider|divider|StageOut[65]~47_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(5),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~47_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[82]~48_combout\);

-- Location: LABCELL_X2_Y9_N45
\Div0|auto_generated|divider|divider|StageOut[81]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[81]~58_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[64]~57_combout\ & ( ((\Div0|auto_generated|divider|divider|op_12~1_sumout\) # (\Div0|auto_generated|divider|divider|op_12~21_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|sel\(5)) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[64]~57_combout\ & ( (!\Div0|auto_generated|divider|divider|sel\(5) & (\Div0|auto_generated|divider|divider|op_12~21_sumout\ & 
-- !\Div0|auto_generated|divider|divider|op_12~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(5),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[64]~57_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[81]~58_combout\);

-- Location: LABCELL_X1_Y10_N3
\Div0|auto_generated|divider|divider|StageOut[80]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[80]~67_combout\ = ( \Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( 
-- (!\Div0|auto_generated|divider|divider|sel\(5) & (\Div0|auto_generated|divider|divider|op_12~25_sumout\)) # (\Div0|auto_generated|divider|divider|sel\(5) & ((\Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(5),
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[80]~67_combout\);

-- Location: LABCELL_X1_Y10_N12
\Div0|auto_generated|divider|divider|op_14~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_14~38_cout\);

-- Location: LABCELL_X1_Y10_N15
\Div0|auto_generated|divider|divider|op_14~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~33_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_14~38_cout\ ))
-- \Div0|auto_generated|divider|divider|op_14~34\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_14~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~61_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_14~38_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_14~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~34\);

-- Location: LABCELL_X1_Y10_N18
\Div0|auto_generated|divider|divider|op_14~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~29_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(6) & 
-- (\Div0|auto_generated|divider|divider|op_13~29_sumout\)) # (\Div0|auto_generated|divider|divider|sel\(6) & ((\Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\))))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (((\Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\)))) ) + ( \Div0|auto_generated|divider|divider|op_14~34\ ))
-- \Div0|auto_generated|divider|divider|op_14~30\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(6) & 
-- (\Div0|auto_generated|divider|divider|op_13~29_sumout\)) # (\Div0|auto_generated|divider|divider|sel\(6) & ((\Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\))))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (((\Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\)))) ) + ( \Div0|auto_generated|divider|divider|op_14~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101111000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(6),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~5_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_14~34\,
	sumout => \Div0|auto_generated|divider|divider|op_14~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~30\);

-- Location: LABCELL_X1_Y10_N21
\Div0|auto_generated|divider|divider|op_14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(6) & (\Div0|auto_generated|divider|divider|op_13~25_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|sel\(6) & ((\Div0|auto_generated|divider|divider|StageOut[80]~67_combout\))))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[80]~67_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_14~30\ ))
-- \Div0|auto_generated|divider|divider|op_14~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(6) & (\Div0|auto_generated|divider|divider|op_13~25_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|sel\(6) & ((\Div0|auto_generated|divider|divider|StageOut[80]~67_combout\))))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[80]~67_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_14~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(6),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[80]~67_combout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~1_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_14~30\,
	sumout => \Div0|auto_generated|divider|divider|op_14~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~26\);

-- Location: LABCELL_X1_Y10_N24
\Div0|auto_generated|divider|divider|op_14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(6) & ((\Div0|auto_generated|divider|divider|op_13~21_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(6) & (\Div0|auto_generated|divider|divider|StageOut[81]~58_combout\)))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[81]~58_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_14~26\ ))
-- \Div0|auto_generated|divider|divider|op_14~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(6) & ((\Div0|auto_generated|divider|divider|op_13~21_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(6) & (\Div0|auto_generated|divider|divider|StageOut[81]~58_combout\)))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[81]~58_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(6),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~58_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~57_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_14~26\,
	sumout => \Div0|auto_generated|divider|divider|op_14~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~22\);

-- Location: LABCELL_X1_Y10_N27
\Div0|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(6) & ((\Div0|auto_generated|divider|divider|op_13~17_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(6) & (\Div0|auto_generated|divider|divider|StageOut[82]~48_combout\)))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[82]~48_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_14~22\ ))
-- \Div0|auto_generated|divider|divider|op_14~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(6) & ((\Div0|auto_generated|divider|divider|op_13~17_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(6) & (\Div0|auto_generated|divider|divider|StageOut[82]~48_combout\)))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[82]~48_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(6),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[82]~48_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_14~22\,
	sumout => \Div0|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~18\);

-- Location: LABCELL_X1_Y10_N30
\Div0|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(6) & ((\Div0|auto_generated|divider|divider|op_13~13_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(6) & (\Div0|auto_generated|divider|divider|StageOut[83]~37_combout\)))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[83]~37_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_14~18\ ))
-- \Div0|auto_generated|divider|divider|op_14~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(6) & ((\Div0|auto_generated|divider|divider|op_13~13_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(6) & (\Div0|auto_generated|divider|divider|StageOut[83]~37_combout\)))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[83]~37_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(6),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[83]~37_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~49_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_14~18\,
	sumout => \Div0|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~14\);

-- Location: LABCELL_X1_Y10_N33
\Div0|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(6) & ((\Div0|auto_generated|divider|divider|op_13~9_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(6) & (\Div0|auto_generated|divider|divider|StageOut[84]~25_combout\)))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[84]~25_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_14~14\ ))
-- \Div0|auto_generated|divider|divider|op_14~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(6) & ((\Div0|auto_generated|divider|divider|op_13~9_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(6) & (\Div0|auto_generated|divider|divider|StageOut[84]~25_combout\)))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[84]~25_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(6),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[84]~25_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~45_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_14~14\,
	sumout => \Div0|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~10\);

-- Location: LABCELL_X1_Y10_N36
\Div0|auto_generated|divider|divider|op_14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~5_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|selnose\(102) & (((\Div0|auto_generated|divider|divider|op_13~5_sumout\)))) # (\Div0|auto_generated|divider|divider|selnose\(102) & 
-- (((\Div0|auto_generated|divider|divider|StageOut[85]~11_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[85]~3_combout\))) ) + ( !\Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_14~10\ ))
-- \Div0|auto_generated|divider|divider|op_14~6\ = CARRY(( (!\Div0|auto_generated|divider|divider|selnose\(102) & (((\Div0|auto_generated|divider|divider|op_13~5_sumout\)))) # (\Div0|auto_generated|divider|divider|selnose\(102) & 
-- (((\Div0|auto_generated|divider|divider|StageOut[85]~11_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[85]~3_combout\))) ) + ( !\Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~3_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_selnose\(102),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~11_combout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~41_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_14~10\,
	sumout => \Div0|auto_generated|divider|divider|op_14~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~6\);

-- Location: LABCELL_X1_Y10_N39
\Div0|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_14~6\,
	sumout => \Div0|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X2_Y10_N51
\Div0|auto_generated|divider|divider|StageOut[102]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[102]~12_combout\ = ( \Div0|auto_generated|divider|divider|op_13~5_sumout\ & ( (((!\Div0|auto_generated|divider|divider|sel\(6) & !\Div0|auto_generated|divider|divider|op_13~1_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[85]~11_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[85]~3_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_13~5_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(6) & 
-- (\Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[85]~11_combout\) # (\Div0|auto_generated|divider|divider|StageOut[85]~3_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(6) & 
-- (((\Div0|auto_generated|divider|divider|StageOut[85]~11_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[85]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100111111000101010011111110111111001111111011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(6),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~3_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~11_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[102]~12_combout\);

-- Location: LABCELL_X2_Y10_N54
\Div0|auto_generated|divider|divider|StageOut[101]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[101]~26_combout\ = ( \Div0|auto_generated|divider|divider|op_13~9_sumout\ & ( ((!\Div0|auto_generated|divider|divider|sel\(6) & !\Div0|auto_generated|divider|divider|op_13~1_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[84]~25_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_13~9_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[84]~25_combout\ & ((\Div0|auto_generated|divider|divider|op_13~1_sumout\) # 
-- (\Div0|auto_generated|divider|divider|sel\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111111001111000011111100111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(6),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[84]~25_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[101]~26_combout\);

-- Location: LABCELL_X2_Y10_N57
\Div0|auto_generated|divider|divider|StageOut[100]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[100]~38_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[83]~37_combout\ & ( ((\Div0|auto_generated|divider|divider|op_13~13_sumout\) # (\Div0|auto_generated|divider|divider|sel\(6))) # 
-- (\Div0|auto_generated|divider|divider|op_13~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[83]~37_combout\ & ( (!\Div0|auto_generated|divider|divider|op_13~1_sumout\ & (!\Div0|auto_generated|divider|divider|sel\(6) & 
-- \Div0|auto_generated|divider|divider|op_13~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100001110111111111110111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(6),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[83]~37_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[100]~38_combout\);

-- Location: LABCELL_X1_Y10_N6
\Div0|auto_generated|divider|divider|StageOut[99]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[99]~49_combout\ = ( \Div0|auto_generated|divider|divider|op_13~17_sumout\ & ( ((!\Div0|auto_generated|divider|divider|sel\(6) & !\Div0|auto_generated|divider|divider|op_13~1_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[82]~48_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_13~17_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[82]~48_combout\ & ((\Div0|auto_generated|divider|divider|op_13~1_sumout\) # 
-- (\Div0|auto_generated|divider|divider|sel\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111000000111111111100000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(6),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[82]~48_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[99]~49_combout\);

-- Location: LABCELL_X2_Y9_N18
\Div0|auto_generated|divider|divider|StageOut[98]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[98]~59_combout\ = ( \Div0|auto_generated|divider|divider|op_13~21_sumout\ & ( ((!\Div0|auto_generated|divider|divider|sel\(6) & !\Div0|auto_generated|divider|divider|op_13~1_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[81]~58_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_13~21_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[81]~58_combout\ & ((\Div0|auto_generated|divider|divider|op_13~1_sumout\) # 
-- (\Div0|auto_generated|divider|divider|sel\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111110100000111111111010000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(6),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~58_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[98]~59_combout\);

-- Location: LABCELL_X2_Y12_N33
\Div0|auto_generated|divider|divider|StageOut[97]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[97]~68_combout\ = ( \Div0|auto_generated|divider|divider|op_13~25_sumout\ & ( ((!\Div0|auto_generated|divider|divider|sel\(6) & !\Div0|auto_generated|divider|divider|op_13~1_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[80]~67_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_13~25_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[80]~67_combout\ & ((\Div0|auto_generated|divider|divider|op_13~1_sumout\) # 
-- (\Div0|auto_generated|divider|divider|sel\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111110100000111111111010000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(6),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[80]~67_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[97]~68_combout\);

-- Location: LABCELL_X2_Y9_N21
\Div0|auto_generated|divider|divider|StageOut[96]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[96]~76_combout\ = ( \Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( 
-- (!\Div0|auto_generated|divider|divider|sel\(6) & (\Div0|auto_generated|divider|divider|op_13~29_sumout\)) # (\Div0|auto_generated|divider|divider|sel\(6) & ((\Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(6),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[96]~76_combout\);

-- Location: LABCELL_X2_Y10_N6
\Div0|auto_generated|divider|divider|op_15~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_15~42_cout\);

-- Location: LABCELL_X2_Y10_N9
\Div0|auto_generated|divider|divider|op_15~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~37_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_15~42_cout\ ))
-- \Div0|auto_generated|divider|divider|op_15~38\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_15~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~61_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_15~42_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_15~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~38\);

-- Location: LABCELL_X2_Y10_N12
\Div0|auto_generated|divider|divider|op_15~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~33_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(7) & 
-- (\Div0|auto_generated|divider|divider|op_14~33_sumout\)) # (\Div0|auto_generated|divider|divider|sel\(7) & ((\Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\))))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\)))) ) + ( \Div0|auto_generated|divider|divider|op_15~38\ ))
-- \Div0|auto_generated|divider|divider|op_15~34\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(7) & 
-- (\Div0|auto_generated|divider|divider|op_14~33_sumout\)) # (\Div0|auto_generated|divider|divider|sel\(7) & ((\Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\))))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\)))) ) + ( \Div0|auto_generated|divider|divider|op_15~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101111000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(7),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~5_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_15~38\,
	sumout => \Div0|auto_generated|divider|divider|op_15~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~34\);

-- Location: LABCELL_X2_Y10_N15
\Div0|auto_generated|divider|divider|op_15~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(7) & (\Div0|auto_generated|divider|divider|op_14~29_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|sel\(7) & ((\Div0|auto_generated|divider|divider|StageOut[96]~76_combout\))))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[96]~76_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_15~34\ ))
-- \Div0|auto_generated|divider|divider|op_15~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(7) & (\Div0|auto_generated|divider|divider|op_14~29_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|sel\(7) & ((\Div0|auto_generated|divider|divider|StageOut[96]~76_combout\))))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[96]~76_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_15~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(7),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[96]~76_combout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~1_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_15~34\,
	sumout => \Div0|auto_generated|divider|divider|op_15~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~30\);

-- Location: LABCELL_X2_Y10_N18
\Div0|auto_generated|divider|divider|op_15~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(7) & ((\Div0|auto_generated|divider|divider|op_14~25_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(7) & (\Div0|auto_generated|divider|divider|StageOut[97]~68_combout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[97]~68_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_15~30\ ))
-- \Div0|auto_generated|divider|divider|op_15~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(7) & ((\Div0|auto_generated|divider|divider|op_14~25_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(7) & (\Div0|auto_generated|divider|divider|StageOut[97]~68_combout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[97]~68_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_15~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(7),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[97]~68_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~57_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_15~30\,
	sumout => \Div0|auto_generated|divider|divider|op_15~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~26\);

-- Location: LABCELL_X2_Y10_N21
\Div0|auto_generated|divider|divider|op_15~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(7) & ((\Div0|auto_generated|divider|divider|op_14~21_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(7) & (\Div0|auto_generated|divider|divider|StageOut[98]~59_combout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[98]~59_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_15~26\ ))
-- \Div0|auto_generated|divider|divider|op_15~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(7) & ((\Div0|auto_generated|divider|divider|op_14~21_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(7) & (\Div0|auto_generated|divider|divider|StageOut[98]~59_combout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[98]~59_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_15~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(7),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[98]~59_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_15~26\,
	sumout => \Div0|auto_generated|divider|divider|op_15~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~22\);

-- Location: LABCELL_X2_Y10_N24
\Div0|auto_generated|divider|divider|op_15~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(7) & ((\Div0|auto_generated|divider|divider|op_14~17_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(7) & (\Div0|auto_generated|divider|divider|StageOut[99]~49_combout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[99]~49_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_15~22\ ))
-- \Div0|auto_generated|divider|divider|op_15~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(7) & ((\Div0|auto_generated|divider|divider|op_14~17_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(7) & (\Div0|auto_generated|divider|divider|StageOut[99]~49_combout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[99]~49_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_15~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(7),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~49_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~49_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_15~22\,
	sumout => \Div0|auto_generated|divider|divider|op_15~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~18\);

-- Location: LABCELL_X2_Y10_N27
\Div0|auto_generated|divider|divider|op_15~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(7) & ((\Div0|auto_generated|divider|divider|op_14~13_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(7) & (\Div0|auto_generated|divider|divider|StageOut[100]~38_combout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[100]~38_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_15~18\ ))
-- \Div0|auto_generated|divider|divider|op_15~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(7) & ((\Div0|auto_generated|divider|divider|op_14~13_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(7) & (\Div0|auto_generated|divider|divider|StageOut[100]~38_combout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[100]~38_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_15~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(7),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[100]~38_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~45_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_15~18\,
	sumout => \Div0|auto_generated|divider|divider|op_15~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~14\);

-- Location: LABCELL_X2_Y10_N30
\Div0|auto_generated|divider|divider|op_15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(7) & ((\Div0|auto_generated|divider|divider|op_14~9_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(7) & (\Div0|auto_generated|divider|divider|StageOut[101]~26_combout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[101]~26_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_15~14\ ))
-- \Div0|auto_generated|divider|divider|op_15~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(7) & ((\Div0|auto_generated|divider|divider|op_14~9_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(7) & (\Div0|auto_generated|divider|divider|StageOut[101]~26_combout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[101]~26_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_15~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(7),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[101]~26_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~41_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_15~14\,
	sumout => \Div0|auto_generated|divider|divider|op_15~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~10\);

-- Location: LABCELL_X2_Y10_N33
\Div0|auto_generated|divider|divider|op_15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~5_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(7) & ((\Div0|auto_generated|divider|divider|op_14~5_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(7) & (\Div0|auto_generated|divider|divider|StageOut[102]~12_combout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[102]~12_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~37_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_15~10\ ))
-- \Div0|auto_generated|divider|divider|op_15~6\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(7) & ((\Div0|auto_generated|divider|divider|op_14~5_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(7) & (\Div0|auto_generated|divider|divider|StageOut[102]~12_combout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[102]~12_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~37_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_15~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(7),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_15~10\,
	sumout => \Div0|auto_generated|divider|divider|op_15~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~6\);

-- Location: LABCELL_X1_Y11_N45
\Div0|auto_generated|divider|divider|StageOut[119]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[119]~2_combout\ = ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(7) & \Div0|auto_generated|divider|divider|op_14~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(7),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[119]~2_combout\);

-- Location: LABCELL_X2_Y10_N36
\Div0|auto_generated|divider|divider|op_15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_15~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_15~6\,
	sumout => \Div0|auto_generated|divider|divider|op_15~1_sumout\);

-- Location: LABCELL_X1_Y11_N48
\Div0|auto_generated|divider|divider|selnose[136]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|selnose\(136) = ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ ) # ( !\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|sel\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(8),
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|selnose\(136));

-- Location: LABCELL_X1_Y11_N0
\Div0|auto_generated|divider|divider|StageOut[119]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[119]~13_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[102]~12_combout\ & ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ ) ) # ( 
-- \Div0|auto_generated|divider|divider|StageOut[102]~12_combout\ & ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|divider|sel\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(7),
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~12_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[119]~13_combout\);

-- Location: LABCELL_X1_Y10_N48
\Div0|auto_generated|divider|divider|StageOut[118]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[118]~27_combout\ = ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[101]~26_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( 
-- (!\Div0|auto_generated|divider|divider|sel\(7) & (\Div0|auto_generated|divider|divider|op_14~9_sumout\)) # (\Div0|auto_generated|divider|divider|sel\(7) & ((\Div0|auto_generated|divider|divider|StageOut[101]~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(7),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[101]~26_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[118]~27_combout\);

-- Location: LABCELL_X2_Y10_N42
\Div0|auto_generated|divider|divider|StageOut[117]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[117]~39_combout\ = ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[100]~38_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( 
-- (!\Div0|auto_generated|divider|divider|sel\(7) & ((\Div0|auto_generated|divider|divider|op_14~13_sumout\))) # (\Div0|auto_generated|divider|divider|sel\(7) & (\Div0|auto_generated|divider|divider|StageOut[100]~38_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[100]~38_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(7),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[117]~39_combout\);

-- Location: LABCELL_X1_Y10_N42
\Div0|auto_generated|divider|divider|StageOut[116]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[116]~50_combout\ = ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[99]~49_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( 
-- (!\Div0|auto_generated|divider|divider|sel\(7) & ((\Div0|auto_generated|divider|divider|op_14~17_sumout\))) # (\Div0|auto_generated|divider|divider|sel\(7) & (\Div0|auto_generated|divider|divider|StageOut[99]~49_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~49_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(7),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[116]~50_combout\);

-- Location: LABCELL_X1_Y10_N54
\Div0|auto_generated|divider|divider|StageOut[115]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[115]~60_combout\ = ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[98]~59_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( 
-- (!\Div0|auto_generated|divider|divider|sel\(7) & (\Div0|auto_generated|divider|divider|op_14~21_sumout\)) # (\Div0|auto_generated|divider|divider|sel\(7) & ((\Div0|auto_generated|divider|divider|StageOut[98]~59_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(7),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[98]~59_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[115]~60_combout\);

-- Location: LABCELL_X2_Y12_N48
\Div0|auto_generated|divider|divider|StageOut[114]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[114]~69_combout\ = ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[97]~68_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( 
-- (!\Div0|auto_generated|divider|divider|sel\(7) & ((\Div0|auto_generated|divider|divider|op_14~25_sumout\))) # (\Div0|auto_generated|divider|divider|sel\(7) & (\Div0|auto_generated|divider|divider|StageOut[97]~68_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(7),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[97]~68_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[114]~69_combout\);

-- Location: LABCELL_X2_Y9_N42
\Div0|auto_generated|divider|divider|StageOut[113]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[113]~77_combout\ = ( \Div0|auto_generated|divider|divider|op_14~29_sumout\ & ( ((!\Div0|auto_generated|divider|divider|sel\(7) & !\Div0|auto_generated|divider|divider|op_14~1_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[96]~76_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_14~29_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[96]~76_combout\ & ((\Div0|auto_generated|divider|divider|op_14~1_sumout\) # 
-- (\Div0|auto_generated|divider|divider|sel\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111110101111000011111010111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(7),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[96]~76_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[113]~77_combout\);

-- Location: LABCELL_X2_Y10_N3
\Div0|auto_generated|divider|divider|StageOut[112]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[112]~84_combout\ = ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( 
-- (!\Div0|auto_generated|divider|divider|sel\(7) & ((\Div0|auto_generated|divider|divider|op_14~33_sumout\))) # (\Div0|auto_generated|divider|divider|sel\(7) & (\Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(7),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[112]~84_combout\);

-- Location: LABCELL_X1_Y11_N6
\Div0|auto_generated|divider|divider|op_16~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~46_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_16~46_cout\);

-- Location: LABCELL_X1_Y11_N9
\Div0|auto_generated|divider|divider|op_16~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~41_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_16~46_cout\ ))
-- \Div0|auto_generated|divider|divider|op_16~42\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_16~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~61_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_16~46_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_16~41_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~42\);

-- Location: LABCELL_X1_Y11_N12
\Div0|auto_generated|divider|divider|op_16~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~37_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(8) & 
-- (\Div0|auto_generated|divider|divider|op_15~37_sumout\)) # (\Div0|auto_generated|divider|divider|sel\(8) & ((\Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\))))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\)))) ) + ( \Div0|auto_generated|divider|divider|op_16~42\ ))
-- \Div0|auto_generated|divider|divider|op_16~38\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(8) & 
-- (\Div0|auto_generated|divider|divider|op_15~37_sumout\)) # (\Div0|auto_generated|divider|divider|sel\(8) & ((\Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\))))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\)))) ) + ( \Div0|auto_generated|divider|divider|op_16~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101111000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(8),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~37_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~5_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_16~42\,
	sumout => \Div0|auto_generated|divider|divider|op_16~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~38\);

-- Location: LABCELL_X1_Y11_N15
\Div0|auto_generated|divider|divider|op_16~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(8) & (\Div0|auto_generated|divider|divider|op_15~33_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|sel\(8) & ((\Div0|auto_generated|divider|divider|StageOut[112]~84_combout\))))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[112]~84_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_16~38\ ))
-- \Div0|auto_generated|divider|divider|op_16~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(8) & (\Div0|auto_generated|divider|divider|op_15~33_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|sel\(8) & ((\Div0|auto_generated|divider|divider|StageOut[112]~84_combout\))))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[112]~84_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_16~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(8),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~84_combout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~1_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_16~38\,
	sumout => \Div0|auto_generated|divider|divider|op_16~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~34\);

-- Location: LABCELL_X1_Y11_N18
\Div0|auto_generated|divider|divider|op_16~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(8) & ((\Div0|auto_generated|divider|divider|op_15~29_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(8) & (\Div0|auto_generated|divider|divider|StageOut[113]~77_combout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[113]~77_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_16~34\ ))
-- \Div0|auto_generated|divider|divider|op_16~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(8) & ((\Div0|auto_generated|divider|divider|op_15~29_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(8) & (\Div0|auto_generated|divider|divider|StageOut[113]~77_combout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[113]~77_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_16~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(8),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~77_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~57_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_16~34\,
	sumout => \Div0|auto_generated|divider|divider|op_16~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~30\);

-- Location: LABCELL_X1_Y11_N21
\Div0|auto_generated|divider|divider|op_16~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(8) & ((\Div0|auto_generated|divider|divider|op_15~25_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(8) & (\Div0|auto_generated|divider|divider|StageOut[114]~69_combout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[114]~69_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_16~30\ ))
-- \Div0|auto_generated|divider|divider|op_16~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(8) & ((\Div0|auto_generated|divider|divider|op_15~25_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(8) & (\Div0|auto_generated|divider|divider|StageOut[114]~69_combout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[114]~69_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_16~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(8),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[114]~69_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_16~30\,
	sumout => \Div0|auto_generated|divider|divider|op_16~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~26\);

-- Location: LABCELL_X1_Y11_N24
\Div0|auto_generated|divider|divider|op_16~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(8) & ((!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~21_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[115]~60_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(8) & (((\Div0|auto_generated|divider|divider|StageOut[115]~60_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_16~26\ ))
-- \Div0|auto_generated|divider|divider|op_16~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(8) & ((!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~21_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[115]~60_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(8) & (((\Div0|auto_generated|divider|divider|StageOut[115]~60_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_16~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(8),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~60_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~49_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_16~26\,
	sumout => \Div0|auto_generated|divider|divider|op_16~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~22\);

-- Location: LABCELL_X1_Y11_N27
\Div0|auto_generated|divider|divider|op_16~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(8) & ((!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~17_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[116]~50_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(8) & (((\Div0|auto_generated|divider|divider|StageOut[116]~50_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_16~22\ ))
-- \Div0|auto_generated|divider|divider|op_16~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(8) & ((!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~17_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[116]~50_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(8) & (((\Div0|auto_generated|divider|divider|StageOut[116]~50_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_16~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(8),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[116]~50_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~45_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_16~22\,
	sumout => \Div0|auto_generated|divider|divider|op_16~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~18\);

-- Location: LABCELL_X1_Y11_N30
\Div0|auto_generated|divider|divider|op_16~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~13_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(8) & 
-- ((\Div0|auto_generated|divider|divider|op_15~13_sumout\))) # (\Div0|auto_generated|divider|divider|sel\(8) & (\Div0|auto_generated|divider|divider|StageOut[117]~39_combout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[117]~39_combout\)))) ) + ( \Div0|auto_generated|divider|divider|op_16~18\ ))
-- \Div0|auto_generated|divider|divider|op_16~14\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(8) & 
-- ((\Div0|auto_generated|divider|divider|op_15~13_sumout\))) # (\Div0|auto_generated|divider|divider|sel\(8) & (\Div0|auto_generated|divider|divider|StageOut[117]~39_combout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[117]~39_combout\)))) ) + ( \Div0|auto_generated|divider|divider|op_16~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110000111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(8),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~39_combout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~41_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_16~18\,
	sumout => \Div0|auto_generated|divider|divider|op_16~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~14\);

-- Location: LABCELL_X1_Y11_N33
\Div0|auto_generated|divider|divider|op_16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(8) & ((\Div0|auto_generated|divider|divider|op_15~9_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(8) & (\Div0|auto_generated|divider|divider|StageOut[118]~27_combout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[118]~27_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~37_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_16~14\ ))
-- \Div0|auto_generated|divider|divider|op_16~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(8) & ((\Div0|auto_generated|divider|divider|op_15~9_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(8) & (\Div0|auto_generated|divider|divider|StageOut[118]~27_combout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[118]~27_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~37_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_16~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(8),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[118]~27_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_16~14\,
	sumout => \Div0|auto_generated|divider|divider|op_16~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~10\);

-- Location: LABCELL_X1_Y11_N36
\Div0|auto_generated|divider|divider|op_16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~5_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|selnose\(136) & (\Div0|auto_generated|divider|divider|op_15~5_sumout\)) # (\Div0|auto_generated|divider|divider|selnose\(136) & 
-- (((\Div0|auto_generated|divider|divider|StageOut[119]~13_combout\) # (\Div0|auto_generated|divider|divider|StageOut[119]~2_combout\)))) ) + ( !\Div0|auto_generated|divider|my_abs_den|op_1~33_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_16~10\ ))
-- \Div0|auto_generated|divider|divider|op_16~6\ = CARRY(( (!\Div0|auto_generated|divider|divider|selnose\(136) & (\Div0|auto_generated|divider|divider|op_15~5_sumout\)) # (\Div0|auto_generated|divider|divider|selnose\(136) & 
-- (((\Div0|auto_generated|divider|divider|StageOut[119]~13_combout\) # (\Div0|auto_generated|divider|divider|StageOut[119]~2_combout\)))) ) + ( !\Div0|auto_generated|divider|my_abs_den|op_1~33_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_16~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[119]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_selnose\(136),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[119]~13_combout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~33_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_16~10\,
	sumout => \Div0|auto_generated|divider|divider|op_16~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~6\);

-- Location: LABCELL_X1_Y11_N39
\Div0|auto_generated|divider|divider|op_16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_16~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_16~6\,
	sumout => \Div0|auto_generated|divider|divider|op_16~1_sumout\);

-- Location: LABCELL_X1_Y11_N57
\Div0|auto_generated|divider|divider|StageOut[136]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[136]~14_combout\ = ( \Div0|auto_generated|divider|divider|op_15~5_sumout\ & ( (((!\Div0|auto_generated|divider|divider|sel\(8) & !\Div0|auto_generated|divider|divider|op_15~1_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[119]~13_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[119]~2_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_15~5_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(8) & 
-- (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[119]~13_combout\) # (\Div0|auto_generated|divider|divider|StageOut[119]~2_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(8) & 
-- (((\Div0|auto_generated|divider|divider|StageOut[119]~13_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[119]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001101011111000100110101111110110011111111111011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(8),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[119]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[119]~13_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[136]~14_combout\);

-- Location: LABCELL_X2_Y11_N57
\Div0|auto_generated|divider|divider|StageOut[135]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[135]~28_combout\ = ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_15~9_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[118]~27_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_15~9_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(8)) # (\Div0|auto_generated|divider|divider|StageOut[118]~27_combout\) ) ) ) # ( 
-- \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( !\Div0|auto_generated|divider|divider|op_15~9_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[118]~27_combout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_15~9_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(8) & \Div0|auto_generated|divider|divider|StageOut[118]~27_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000001111111110101010111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(8),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[118]~27_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[135]~28_combout\);

-- Location: LABCELL_X2_Y10_N0
\Div0|auto_generated|divider|divider|StageOut[134]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[134]~40_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[117]~39_combout\ & ( ((\Div0|auto_generated|divider|divider|op_15~13_sumout\) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|sel\(8)) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[117]~39_combout\ & ( (!\Div0|auto_generated|divider|divider|sel\(8) & (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- \Div0|auto_generated|divider|divider|op_15~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(8),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~39_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[134]~40_combout\);

-- Location: LABCELL_X2_Y10_N45
\Div0|auto_generated|divider|divider|StageOut[133]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[133]~51_combout\ = ( \Div0|auto_generated|divider|divider|op_15~17_sumout\ & ( ((!\Div0|auto_generated|divider|divider|sel\(8) & !\Div0|auto_generated|divider|divider|op_15~1_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[116]~50_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_15~17_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[116]~50_combout\ & ((\Div0|auto_generated|divider|divider|op_15~1_sumout\) # 
-- (\Div0|auto_generated|divider|divider|sel\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111110101111000011111010111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(8),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[116]~50_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[133]~51_combout\);

-- Location: LABCELL_X2_Y12_N9
\Div0|auto_generated|divider|divider|StageOut[132]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[132]~61_combout\ = ( \Div0|auto_generated|divider|divider|op_15~21_sumout\ & ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[115]~60_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_15~21_sumout\ & ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[115]~60_combout\ ) ) ) # ( \Div0|auto_generated|divider|divider|op_15~21_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(8)) # (\Div0|auto_generated|divider|divider|StageOut[115]~60_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_15~21_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(8) & \Div0|auto_generated|divider|divider|StageOut[115]~60_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(8),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~60_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[132]~61_combout\);

-- Location: LABCELL_X2_Y12_N3
\Div0|auto_generated|divider|divider|StageOut[131]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[131]~70_combout\ = ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[114]~69_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( 
-- (!\Div0|auto_generated|divider|divider|sel\(8) & ((\Div0|auto_generated|divider|divider|op_15~25_sumout\))) # (\Div0|auto_generated|divider|divider|sel\(8) & (\Div0|auto_generated|divider|divider|StageOut[114]~69_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[114]~69_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_sel\(8),
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[131]~70_combout\);

-- Location: LABCELL_X2_Y9_N27
\Div0|auto_generated|divider|divider|StageOut[130]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[130]~78_combout\ = ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[113]~77_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( 
-- (!\Div0|auto_generated|divider|divider|sel\(8) & ((\Div0|auto_generated|divider|divider|op_15~29_sumout\))) # (\Div0|auto_generated|divider|divider|sel\(8) & (\Div0|auto_generated|divider|divider|StageOut[113]~77_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(8),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~77_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[130]~78_combout\);

-- Location: MLABCELL_X3_Y10_N0
\Div0|auto_generated|divider|divider|StageOut[129]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[129]~85_combout\ = ( \Div0|auto_generated|divider|divider|op_15~33_sumout\ & ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[112]~84_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_15~33_sumout\ & ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[112]~84_combout\ ) ) ) # ( \Div0|auto_generated|divider|divider|op_15~33_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(8)) # (\Div0|auto_generated|divider|divider|StageOut[112]~84_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_15~33_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(8) & \Div0|auto_generated|divider|divider|StageOut[112]~84_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(8),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~84_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[129]~85_combout\);

-- Location: MLABCELL_X3_Y10_N27
\Div0|auto_generated|divider|divider|StageOut[128]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[128]~91_combout\ = ( \Div0|auto_generated|divider|divider|op_15~37_sumout\ & ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_15~37_sumout\ & ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) ) ) # ( \Div0|auto_generated|divider|divider|op_15~37_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(8)) # (\Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_15~37_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( (\Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ & \Div0|auto_generated|divider|divider|sel\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(8),
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_15~37_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[128]~91_combout\);

-- Location: LABCELL_X2_Y11_N12
\Div0|auto_generated|divider|divider|op_3~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_3~50_cout\);

-- Location: LABCELL_X2_Y11_N15
\Div0|auto_generated|divider|divider|op_3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~45_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_3~50_cout\ ))
-- \Div0|auto_generated|divider|divider|op_3~46\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_3~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~61_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_3~50_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_3~45_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_3~46\);

-- Location: LABCELL_X2_Y11_N18
\Div0|auto_generated|divider|divider|op_3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~41_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(9) & 
-- (\Div0|auto_generated|divider|divider|op_16~41_sumout\)) # (\Div0|auto_generated|divider|divider|sel\(9) & ((\Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\))))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\)))) ) + ( \Div0|auto_generated|divider|divider|op_3~46\ ))
-- \Div0|auto_generated|divider|divider|op_3~42\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(9) & 
-- (\Div0|auto_generated|divider|divider|op_16~41_sumout\)) # (\Div0|auto_generated|divider|divider|sel\(9) & ((\Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\))))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\)))) ) + ( \Div0|auto_generated|divider|divider|op_3~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101111000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(9),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_16~41_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~5_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_3~46\,
	sumout => \Div0|auto_generated|divider|divider|op_3~41_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_3~42\);

-- Location: LABCELL_X2_Y11_N21
\Div0|auto_generated|divider|divider|op_3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(9) & (\Div0|auto_generated|divider|divider|op_16~37_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|sel\(9) & ((\Div0|auto_generated|divider|divider|StageOut[128]~91_combout\))))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[128]~91_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_3~42\ ))
-- \Div0|auto_generated|divider|divider|op_3~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(9) & (\Div0|auto_generated|divider|divider|op_16~37_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|sel\(9) & ((\Div0|auto_generated|divider|divider|StageOut[128]~91_combout\))))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[128]~91_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(9),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~91_combout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~1_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_3~42\,
	sumout => \Div0|auto_generated|divider|divider|op_3~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_3~38\);

-- Location: LABCELL_X2_Y11_N24
\Div0|auto_generated|divider|divider|op_3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(9) & ((\Div0|auto_generated|divider|divider|op_16~33_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(9) & (\Div0|auto_generated|divider|divider|StageOut[129]~85_combout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[129]~85_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_3~38\ ))
-- \Div0|auto_generated|divider|divider|op_3~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(9) & ((\Div0|auto_generated|divider|divider|op_16~33_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(9) & (\Div0|auto_generated|divider|divider|StageOut[129]~85_combout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[129]~85_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(9),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[129]~85_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~57_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_3~38\,
	sumout => \Div0|auto_generated|divider|divider|op_3~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_3~34\);

-- Location: LABCELL_X2_Y11_N27
\Div0|auto_generated|divider|divider|op_3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(9) & ((\Div0|auto_generated|divider|divider|op_16~29_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(9) & (\Div0|auto_generated|divider|divider|StageOut[130]~78_combout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[130]~78_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_3~34\ ))
-- \Div0|auto_generated|divider|divider|op_3~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(9) & ((\Div0|auto_generated|divider|divider|op_16~29_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(9) & (\Div0|auto_generated|divider|divider|StageOut[130]~78_combout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[130]~78_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(9),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[130]~78_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_3~34\,
	sumout => \Div0|auto_generated|divider|divider|op_3~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_3~30\);

-- Location: LABCELL_X2_Y11_N30
\Div0|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(9) & ((\Div0|auto_generated|divider|divider|op_16~25_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(9) & (\Div0|auto_generated|divider|divider|StageOut[131]~70_combout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[131]~70_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_3~30\ ))
-- \Div0|auto_generated|divider|divider|op_3~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(9) & ((\Div0|auto_generated|divider|divider|op_16~25_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(9) & (\Div0|auto_generated|divider|divider|StageOut[131]~70_combout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[131]~70_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(9),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[131]~70_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~49_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_3~30\,
	sumout => \Div0|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_3~26\);

-- Location: LABCELL_X2_Y11_N33
\Div0|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(9) & ((\Div0|auto_generated|divider|divider|op_16~21_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(9) & (\Div0|auto_generated|divider|divider|StageOut[132]~61_combout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[132]~61_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_3~26\ ))
-- \Div0|auto_generated|divider|divider|op_3~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(9) & ((\Div0|auto_generated|divider|divider|op_16~21_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(9) & (\Div0|auto_generated|divider|divider|StageOut[132]~61_combout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[132]~61_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(9),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[132]~61_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~45_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_3~26\,
	sumout => \Div0|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_3~22\);

-- Location: LABCELL_X2_Y11_N36
\Div0|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(9) & ((\Div0|auto_generated|divider|divider|op_16~17_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(9) & (\Div0|auto_generated|divider|divider|StageOut[133]~51_combout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[133]~51_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_3~22\ ))
-- \Div0|auto_generated|divider|divider|op_3~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(9) & ((\Div0|auto_generated|divider|divider|op_16~17_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(9) & (\Div0|auto_generated|divider|divider|StageOut[133]~51_combout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[133]~51_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(9),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[133]~51_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~41_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_3~22\,
	sumout => \Div0|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_3~18\);

-- Location: LABCELL_X2_Y11_N39
\Div0|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(9) & ((\Div0|auto_generated|divider|divider|op_16~13_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(9) & (\Div0|auto_generated|divider|divider|StageOut[134]~40_combout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[134]~40_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~37_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_3~18\ ))
-- \Div0|auto_generated|divider|divider|op_3~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(9) & ((\Div0|auto_generated|divider|divider|op_16~13_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(9) & (\Div0|auto_generated|divider|divider|StageOut[134]~40_combout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[134]~40_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~37_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(9),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[134]~40_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_3~18\,
	sumout => \Div0|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X2_Y11_N42
\Div0|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(9) & ((\Div0|auto_generated|divider|divider|op_16~9_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(9) & (\Div0|auto_generated|divider|divider|StageOut[135]~28_combout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[135]~28_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~33_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_3~14\ ))
-- \Div0|auto_generated|divider|divider|op_3~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(9) & ((\Div0|auto_generated|divider|divider|op_16~9_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(9) & (\Div0|auto_generated|divider|divider|StageOut[135]~28_combout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[135]~28_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~33_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(9),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~28_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~33_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_3~14\,
	sumout => \Div0|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X2_Y11_N45
\Div0|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(9) & ((\Div0|auto_generated|divider|divider|op_16~5_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(9) & (\Div0|auto_generated|divider|divider|StageOut[136]~14_combout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[136]~14_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~29_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_3~10\ ))
-- \Div0|auto_generated|divider|divider|op_3~6\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(9) & ((\Div0|auto_generated|divider|divider|op_16~5_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(9) & (\Div0|auto_generated|divider|divider|StageOut[136]~14_combout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[136]~14_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~29_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(9),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[136]~14_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_3~10\,
	sumout => \Div0|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_3~6\);

-- Location: LABCELL_X2_Y11_N48
\Div0|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_3~6\,
	sumout => \Div0|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: LABCELL_X4_Y9_N27
\Div0|auto_generated|divider|divider|sel[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|sel\(13) = ( \Div0|auto_generated|divider|my_abs_den|op_1~9_sumout\ ) # ( !\Div0|auto_generated|divider|my_abs_den|op_1~9_sumout\ & ( \Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~13_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|sel\(13));

-- Location: LABCELL_X4_Y9_N12
\Div0|auto_generated|divider|divider|sel[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|sel\(12) = ( \Div0|auto_generated|divider|my_abs_den|op_1~17_sumout\ ) # ( !\Div0|auto_generated|divider|my_abs_den|op_1~17_sumout\ & ( \Div0|auto_generated|divider|divider|sel\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|sel\(12));

-- Location: LABCELL_X4_Y9_N3
\Div0|auto_generated|divider|divider|sel[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|sel\(11) = ( \Div0|auto_generated|divider|divider|sel\(12) ) # ( !\Div0|auto_generated|divider|divider|sel\(12) & ( \Div0|auto_generated|divider|my_abs_den|op_1~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~21_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	combout => \Div0|auto_generated|divider|divider|sel\(11));

-- Location: LABCELL_X4_Y10_N18
\Div0|auto_generated|divider|divider|sel[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|sel\(10) = ( \Div0|auto_generated|divider|divider|sel\(11) ) # ( !\Div0|auto_generated|divider|divider|sel\(11) & ( \Div0|auto_generated|divider|my_abs_den|op_1~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~25_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	combout => \Div0|auto_generated|divider|divider|sel\(10));

-- Location: MLABCELL_X3_Y11_N54
\Div0|auto_generated|divider|divider|selnose[170]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|selnose\(170) = ( \Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div0|auto_generated|divider|divider|sel\(10) ) ) # ( !\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- \Div0|auto_generated|divider|divider|sel\(10) ) ) # ( \Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( !\Div0|auto_generated|divider|divider|sel\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_sel\(10),
	combout => \Div0|auto_generated|divider|divider|selnose\(170));

-- Location: LABCELL_X2_Y11_N6
\Div0|auto_generated|divider|divider|StageOut[153]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[153]~1_combout\ = ( \Div0|auto_generated|divider|divider|op_16~5_sumout\ & ( !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( !\Div0|auto_generated|divider|divider|sel\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(9),
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[153]~1_combout\);

-- Location: LABCELL_X1_Y11_N54
\Div0|auto_generated|divider|divider|StageOut[153]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[153]~15_combout\ = ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[136]~14_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( 
-- (\Div0|auto_generated|divider|divider|sel\(9) & \Div0|auto_generated|divider|divider|StageOut[136]~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(9),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[136]~14_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[153]~15_combout\);

-- Location: LABCELL_X2_Y11_N0
\Div0|auto_generated|divider|divider|StageOut[152]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[152]~29_combout\ = ( \Div0|auto_generated|divider|divider|op_16~9_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[135]~28_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_16~9_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[135]~28_combout\ ) ) ) # ( \Div0|auto_generated|divider|divider|op_16~9_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(9)) # (\Div0|auto_generated|divider|divider|StageOut[135]~28_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_16~9_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(9) & \Div0|auto_generated|divider|divider|StageOut[135]~28_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(9),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~28_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[152]~29_combout\);

-- Location: LABCELL_X4_Y11_N15
\Div0|auto_generated|divider|divider|StageOut[151]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[151]~41_combout\ = ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[134]~40_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( 
-- (!\Div0|auto_generated|divider|divider|sel\(9) & (\Div0|auto_generated|divider|divider|op_16~13_sumout\)) # (\Div0|auto_generated|divider|divider|sel\(9) & ((\Div0|auto_generated|divider|divider|StageOut[134]~40_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(9),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[134]~40_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[151]~41_combout\);

-- Location: MLABCELL_X3_Y10_N18
\Div0|auto_generated|divider|divider|StageOut[150]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[150]~52_combout\ = ( \Div0|auto_generated|divider|divider|op_16~17_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[133]~51_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_16~17_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[133]~51_combout\ ) ) ) # ( \Div0|auto_generated|divider|divider|op_16~17_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(9)) # (\Div0|auto_generated|divider|divider|StageOut[133]~51_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_16~17_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(9) & \Div0|auto_generated|divider|divider|StageOut[133]~51_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(9),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[133]~51_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[150]~52_combout\);

-- Location: LABCELL_X2_Y12_N51
\Div0|auto_generated|divider|divider|StageOut[149]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[149]~62_combout\ = ( \Div0|auto_generated|divider|divider|op_16~21_sumout\ & ( ((!\Div0|auto_generated|divider|divider|sel\(9) & !\Div0|auto_generated|divider|divider|op_16~1_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[132]~61_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_16~21_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[132]~61_combout\ & ((\Div0|auto_generated|divider|divider|op_16~1_sumout\) # 
-- (\Div0|auto_generated|divider|divider|sel\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111110101111000011111010111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(9),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[132]~61_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[149]~62_combout\);

-- Location: LABCELL_X2_Y12_N18
\Div0|auto_generated|divider|divider|StageOut[148]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[148]~71_combout\ = ( \Div0|auto_generated|divider|divider|op_16~25_sumout\ & ( ((!\Div0|auto_generated|divider|divider|sel\(9) & !\Div0|auto_generated|divider|divider|op_16~1_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[131]~70_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_16~25_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[131]~70_combout\ & ((\Div0|auto_generated|divider|divider|op_16~1_sumout\) # 
-- (\Div0|auto_generated|divider|divider|sel\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111111001111000011111100111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(9),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[131]~70_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[148]~71_combout\);

-- Location: LABCELL_X2_Y9_N3
\Div0|auto_generated|divider|divider|StageOut[147]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[147]~79_combout\ = ( \Div0|auto_generated|divider|divider|op_16~29_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[130]~78_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_16~29_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[130]~78_combout\ ) ) ) # ( \Div0|auto_generated|divider|divider|op_16~29_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(9)) # (\Div0|auto_generated|divider|divider|StageOut[130]~78_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_16~29_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(9) & \Div0|auto_generated|divider|divider|StageOut[130]~78_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(9),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[130]~78_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[147]~79_combout\);

-- Location: MLABCELL_X3_Y10_N33
\Div0|auto_generated|divider|divider|StageOut[146]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[146]~86_combout\ = ( \Div0|auto_generated|divider|divider|op_16~33_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[129]~85_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_16~33_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[129]~85_combout\ ) ) ) # ( \Div0|auto_generated|divider|divider|op_16~33_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(9)) # (\Div0|auto_generated|divider|divider|StageOut[129]~85_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_16~33_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(9) & \Div0|auto_generated|divider|divider|StageOut[129]~85_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(9),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[129]~85_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[146]~86_combout\);

-- Location: MLABCELL_X3_Y10_N54
\Div0|auto_generated|divider|divider|StageOut[145]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[145]~92_combout\ = ( \Div0|auto_generated|divider|divider|op_16~37_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[128]~91_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_16~37_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[128]~91_combout\ ) ) ) # ( \Div0|auto_generated|divider|divider|op_16~37_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(9)) # (\Div0|auto_generated|divider|divider|StageOut[128]~91_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_16~37_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(9) & \Div0|auto_generated|divider|divider|StageOut[128]~91_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(9),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~91_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[145]~92_combout\);

-- Location: LABCELL_X1_Y11_N42
\Div0|auto_generated|divider|divider|StageOut[144]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[144]~97_combout\ = ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( 
-- (!\Div0|auto_generated|divider|divider|sel\(9) & (\Div0|auto_generated|divider|divider|op_16~41_sumout\)) # (\Div0|auto_generated|divider|divider|sel\(9) & ((\Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_16~41_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_sel\(9),
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[144]~97_combout\);

-- Location: MLABCELL_X3_Y11_N6
\Div0|auto_generated|divider|divider|op_4~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~54_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_4~54_cout\);

-- Location: MLABCELL_X3_Y11_N9
\Div0|auto_generated|divider|divider|op_4~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~49_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_4~54_cout\ ))
-- \Div0|auto_generated|divider|divider|op_4~50\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_4~54_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~61_sumout\,
	datab => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_4~54_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_4~49_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~50\);

-- Location: MLABCELL_X3_Y11_N12
\Div0|auto_generated|divider|divider|op_4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~45_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(10) & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Div0|auto_generated|divider|divider|op_3~45_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\))))) # (\Div0|auto_generated|divider|divider|sel\(10) & (((\Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_4~50\ ))
-- \Div0|auto_generated|divider|divider|op_4~46\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(10) & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Div0|auto_generated|divider|divider|op_3~45_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\))))) # (\Div0|auto_generated|divider|divider|sel\(10) & (((\Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_4~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(10),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~5_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_4~50\,
	sumout => \Div0|auto_generated|divider|divider|op_4~45_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~46\);

-- Location: MLABCELL_X3_Y11_N15
\Div0|auto_generated|divider|divider|op_4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~41_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(10) & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Div0|auto_generated|divider|divider|op_3~41_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[144]~97_combout\))))) # (\Div0|auto_generated|divider|divider|sel\(10) & (((\Div0|auto_generated|divider|divider|StageOut[144]~97_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_4~46\ ))
-- \Div0|auto_generated|divider|divider|op_4~42\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(10) & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Div0|auto_generated|divider|divider|op_3~41_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[144]~97_combout\))))) # (\Div0|auto_generated|divider|divider|sel\(10) & (((\Div0|auto_generated|divider|divider|StageOut[144]~97_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(10),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~97_combout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~1_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_4~46\,
	sumout => \Div0|auto_generated|divider|divider|op_4~41_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~42\);

-- Location: MLABCELL_X3_Y11_N18
\Div0|auto_generated|divider|divider|op_4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(10) & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~37_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[145]~92_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(10) & (((\Div0|auto_generated|divider|divider|StageOut[145]~92_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_4~42\ ))
-- \Div0|auto_generated|divider|divider|op_4~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(10) & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~37_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[145]~92_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(10) & (((\Div0|auto_generated|divider|divider|StageOut[145]~92_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(10),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[145]~92_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~57_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_4~42\,
	sumout => \Div0|auto_generated|divider|divider|op_4~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~38\);

-- Location: MLABCELL_X3_Y11_N21
\Div0|auto_generated|divider|divider|op_4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(10) & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~33_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[146]~86_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(10) & (((\Div0|auto_generated|divider|divider|StageOut[146]~86_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_4~38\ ))
-- \Div0|auto_generated|divider|divider|op_4~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(10) & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~33_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[146]~86_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(10) & (((\Div0|auto_generated|divider|divider|StageOut[146]~86_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(10),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~86_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_4~38\,
	sumout => \Div0|auto_generated|divider|divider|op_4~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~34\);

-- Location: MLABCELL_X3_Y11_N24
\Div0|auto_generated|divider|divider|op_4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(10) & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~29_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[147]~79_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(10) & (((\Div0|auto_generated|divider|divider|StageOut[147]~79_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_4~34\ ))
-- \Div0|auto_generated|divider|divider|op_4~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(10) & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~29_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[147]~79_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(10) & (((\Div0|auto_generated|divider|divider|StageOut[147]~79_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(10),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[147]~79_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~49_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_4~34\,
	sumout => \Div0|auto_generated|divider|divider|op_4~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~30\);

-- Location: MLABCELL_X3_Y11_N27
\Div0|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(10) & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~25_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[148]~71_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(10) & (((\Div0|auto_generated|divider|divider|StageOut[148]~71_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_4~30\ ))
-- \Div0|auto_generated|divider|divider|op_4~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(10) & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~25_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[148]~71_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(10) & (((\Div0|auto_generated|divider|divider|StageOut[148]~71_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(10),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~71_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~45_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_4~30\,
	sumout => \Div0|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~26\);

-- Location: MLABCELL_X3_Y11_N30
\Div0|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(10) & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~21_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[149]~62_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(10) & (((\Div0|auto_generated|divider|divider|StageOut[149]~62_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_4~26\ ))
-- \Div0|auto_generated|divider|divider|op_4~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(10) & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~21_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[149]~62_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(10) & (((\Div0|auto_generated|divider|divider|StageOut[149]~62_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(10),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[149]~62_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~41_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_4~26\,
	sumout => \Div0|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~22\);

-- Location: MLABCELL_X3_Y11_N33
\Div0|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(10) & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~17_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[150]~52_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(10) & (((\Div0|auto_generated|divider|divider|StageOut[150]~52_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~37_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_4~22\ ))
-- \Div0|auto_generated|divider|divider|op_4~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(10) & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~17_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[150]~52_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(10) & (((\Div0|auto_generated|divider|divider|StageOut[150]~52_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~37_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(10),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[150]~52_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_4~22\,
	sumout => \Div0|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~18\);

-- Location: MLABCELL_X3_Y11_N36
\Div0|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(10) & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~13_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[151]~41_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(10) & (((\Div0|auto_generated|divider|divider|StageOut[151]~41_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~33_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_4~18\ ))
-- \Div0|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(10) & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~13_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[151]~41_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(10) & (((\Div0|auto_generated|divider|divider|StageOut[151]~41_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~33_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(10),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[151]~41_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~33_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_4~18\,
	sumout => \Div0|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~14\);

-- Location: MLABCELL_X3_Y11_N39
\Div0|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(10) & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~9_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[152]~29_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(10) & (((\Div0|auto_generated|divider|divider|StageOut[152]~29_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~29_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_4~14\ ))
-- \Div0|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(10) & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~9_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[152]~29_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(10) & (((\Div0|auto_generated|divider|divider|StageOut[152]~29_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~29_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(10),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[152]~29_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_4~14\,
	sumout => \Div0|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~10\);

-- Location: MLABCELL_X3_Y11_N42
\Div0|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|selnose\(170) & (\Div0|auto_generated|divider|divider|op_3~5_sumout\)) # (\Div0|auto_generated|divider|divider|selnose\(170) & 
-- (((\Div0|auto_generated|divider|divider|StageOut[153]~15_combout\) # (\Div0|auto_generated|divider|divider|StageOut[153]~1_combout\)))) ) + ( !\Div0|auto_generated|divider|my_abs_den|op_1~25_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_4~10\ ))
-- \Div0|auto_generated|divider|divider|op_4~6\ = CARRY(( (!\Div0|auto_generated|divider|divider|selnose\(170) & (\Div0|auto_generated|divider|divider|op_3~5_sumout\)) # (\Div0|auto_generated|divider|divider|selnose\(170) & 
-- (((\Div0|auto_generated|divider|divider|StageOut[153]~15_combout\) # (\Div0|auto_generated|divider|divider|StageOut[153]~1_combout\)))) ) + ( !\Div0|auto_generated|divider|my_abs_den|op_1~25_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~1_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_selnose\(170),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~15_combout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_4~10\,
	sumout => \Div0|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~6\);

-- Location: MLABCELL_X3_Y11_N45
\Div0|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_4~6\,
	sumout => \Div0|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: MLABCELL_X3_Y11_N3
\Div0|auto_generated|divider|divider|StageOut[170]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[170]~16_combout\ = ( \Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[153]~1_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[153]~15_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(10)) # 
-- ((\Div0|auto_generated|divider|divider|StageOut[153]~1_combout\) # (\Div0|auto_generated|divider|divider|StageOut[153]~15_combout\)) ) ) ) # ( \Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( !\Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( 
-- (\Div0|auto_generated|divider|divider|StageOut[153]~1_combout\) # (\Div0|auto_generated|divider|divider|StageOut[153]~15_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( !\Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( 
-- (\Div0|auto_generated|divider|divider|sel\(10) & ((\Div0|auto_generated|divider|divider|StageOut[153]~1_combout\) # (\Div0|auto_generated|divider|divider|StageOut[153]~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000011111111111111001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(10),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~15_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~1_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[170]~16_combout\);

-- Location: LABCELL_X4_Y11_N57
\Div0|auto_generated|divider|divider|StageOut[169]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[169]~30_combout\ = ( \Div0|auto_generated|divider|divider|op_3~9_sumout\ & ( ((!\Div0|auto_generated|divider|divider|sel\(10) & !\Div0|auto_generated|divider|divider|op_3~1_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[152]~29_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_3~9_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[152]~29_combout\ & ((\Div0|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\Div0|auto_generated|divider|divider|sel\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111000000111111111100000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(10),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[152]~29_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[169]~30_combout\);

-- Location: LABCELL_X4_Y11_N54
\Div0|auto_generated|divider|divider|StageOut[168]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[168]~42_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[151]~41_combout\ & ( ((\Div0|auto_generated|divider|divider|op_3~1_sumout\) # (\Div0|auto_generated|divider|divider|op_3~13_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|sel\(10)) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[151]~41_combout\ & ( (!\Div0|auto_generated|divider|divider|sel\(10) & (\Div0|auto_generated|divider|divider|op_3~13_sumout\ & 
-- !\Div0|auto_generated|divider|divider|op_3~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(10),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[151]~41_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[168]~42_combout\);

-- Location: MLABCELL_X3_Y10_N51
\Div0|auto_generated|divider|divider|StageOut[167]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[167]~53_combout\ = ( \Div0|auto_generated|divider|divider|op_3~17_sumout\ & ( \Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[150]~52_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_3~17_sumout\ & ( \Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[150]~52_combout\ ) ) ) # ( \Div0|auto_generated|divider|divider|op_3~17_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(10)) # (\Div0|auto_generated|divider|divider|StageOut[150]~52_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_3~17_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(10) & \Div0|auto_generated|divider|divider|StageOut[150]~52_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(10),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[150]~52_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[167]~53_combout\);

-- Location: LABCELL_X2_Y12_N24
\Div0|auto_generated|divider|divider|StageOut[166]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[166]~63_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[149]~62_combout\ & ( ((\Div0|auto_generated|divider|divider|op_3~21_sumout\) # (\Div0|auto_generated|divider|divider|op_3~1_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|sel\(10)) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[149]~62_combout\ & ( (!\Div0|auto_generated|divider|divider|sel\(10) & (!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- \Div0|auto_generated|divider|divider|op_3~21_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100001110111111111110111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(10),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[149]~62_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[166]~63_combout\);

-- Location: LABCELL_X2_Y12_N21
\Div0|auto_generated|divider|divider|StageOut[165]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[165]~72_combout\ = ( \Div0|auto_generated|divider|divider|op_3~25_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & !\Div0|auto_generated|divider|divider|sel\(10))) # 
-- (\Div0|auto_generated|divider|divider|StageOut[148]~71_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_3~25_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[148]~71_combout\ & ((\Div0|auto_generated|divider|divider|sel\(10)) # 
-- (\Div0|auto_generated|divider|divider|op_3~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010111110101010101011111010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~71_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_sel\(10),
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[165]~72_combout\);

-- Location: LABCELL_X2_Y9_N36
\Div0|auto_generated|divider|divider|StageOut[164]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[164]~80_combout\ = ( \Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_3~29_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[147]~79_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_3~29_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(10)) # (\Div0|auto_generated|divider|divider|StageOut[147]~79_combout\) ) ) ) # ( 
-- \Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( !\Div0|auto_generated|divider|divider|op_3~29_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[147]~79_combout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_3~29_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(10) & \Div0|auto_generated|divider|divider|StageOut[147]~79_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000011110000111111001111110011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(10),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[147]~79_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[164]~80_combout\);

-- Location: MLABCELL_X3_Y13_N33
\Div0|auto_generated|divider|divider|StageOut[163]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[163]~87_combout\ = ( \Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_3~33_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[146]~86_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_3~33_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(10)) # (\Div0|auto_generated|divider|divider|StageOut[146]~86_combout\) ) ) ) # ( 
-- \Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( !\Div0|auto_generated|divider|divider|op_3~33_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[146]~86_combout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_3~33_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(10) & \Div0|auto_generated|divider|divider|StageOut[146]~86_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000011110000111110101111101011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(10),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~86_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[163]~87_combout\);

-- Location: LABCELL_X4_Y11_N36
\Div0|auto_generated|divider|divider|StageOut[162]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[162]~93_combout\ = ( \Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[145]~92_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- (!\Div0|auto_generated|divider|divider|sel\(10) & ((\Div0|auto_generated|divider|divider|op_3~37_sumout\))) # (\Div0|auto_generated|divider|divider|sel\(10) & (\Div0|auto_generated|divider|divider|StageOut[145]~92_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(10),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[145]~92_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[162]~93_combout\);

-- Location: LABCELL_X2_Y13_N57
\Div0|auto_generated|divider|divider|StageOut[161]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[161]~98_combout\ = ( \Div0|auto_generated|divider|divider|op_3~41_sumout\ & ( \Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[144]~97_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_3~41_sumout\ & ( \Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[144]~97_combout\ ) ) ) # ( \Div0|auto_generated|divider|divider|op_3~41_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(10)) # (\Div0|auto_generated|divider|divider|StageOut[144]~97_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_3~41_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(10) & \Div0|auto_generated|divider|divider|StageOut[144]~97_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(10),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~97_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[161]~98_combout\);

-- Location: LABCELL_X2_Y12_N27
\Div0|auto_generated|divider|divider|StageOut[160]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[160]~102_combout\ = ( \Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- (!\Div0|auto_generated|divider|divider|sel\(10) & (\Div0|auto_generated|divider|divider|op_3~45_sumout\)) # (\Div0|auto_generated|divider|divider|sel\(10) & ((\Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(10),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[160]~102_combout\);

-- Location: MLABCELL_X3_Y12_N0
\Div0|auto_generated|divider|divider|op_5~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~58_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_5~58_cout\);

-- Location: MLABCELL_X3_Y12_N3
\Div0|auto_generated|divider|divider|op_5~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~53_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_5~58_cout\ ))
-- \Div0|auto_generated|divider|divider|op_5~54\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_5~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~61_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_5~58_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_5~53_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~54\);

-- Location: MLABCELL_X3_Y12_N6
\Div0|auto_generated|divider|divider|op_5~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~49_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(11) & 
-- (\Div0|auto_generated|divider|divider|op_4~49_sumout\)) # (\Div0|auto_generated|divider|divider|sel\(11) & ((\Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\))))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\)))) ) + ( \Div0|auto_generated|divider|divider|op_5~54\ ))
-- \Div0|auto_generated|divider|divider|op_5~50\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(11) & 
-- (\Div0|auto_generated|divider|divider|op_4~49_sumout\)) # (\Div0|auto_generated|divider|divider|sel\(11) & ((\Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\))))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\)))) ) + ( \Div0|auto_generated|divider|divider|op_5~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101111000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~5_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_5~54\,
	sumout => \Div0|auto_generated|divider|divider|op_5~49_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~50\);

-- Location: MLABCELL_X3_Y12_N9
\Div0|auto_generated|divider|divider|op_5~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~45_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(11) & (\Div0|auto_generated|divider|divider|op_4~45_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|sel\(11) & ((\Div0|auto_generated|divider|divider|StageOut[160]~102_combout\))))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[160]~102_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_5~50\ ))
-- \Div0|auto_generated|divider|divider|op_5~46\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(11) & (\Div0|auto_generated|divider|divider|op_4~45_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|sel\(11) & ((\Div0|auto_generated|divider|divider|StageOut[160]~102_combout\))))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[160]~102_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_5~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[160]~102_combout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~1_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_5~50\,
	sumout => \Div0|auto_generated|divider|divider|op_5~45_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~46\);

-- Location: MLABCELL_X3_Y12_N12
\Div0|auto_generated|divider|divider|op_5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~41_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(11) & ((\Div0|auto_generated|divider|divider|op_4~41_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(11) & (\Div0|auto_generated|divider|divider|StageOut[161]~98_combout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[161]~98_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_5~46\ ))
-- \Div0|auto_generated|divider|divider|op_5~42\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(11) & ((\Div0|auto_generated|divider|divider|op_4~41_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(11) & (\Div0|auto_generated|divider|divider|StageOut[161]~98_combout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[161]~98_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_5~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[161]~98_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~57_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_5~46\,
	sumout => \Div0|auto_generated|divider|divider|op_5~41_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~42\);

-- Location: MLABCELL_X3_Y12_N15
\Div0|auto_generated|divider|divider|op_5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(11) & ((\Div0|auto_generated|divider|divider|op_4~37_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(11) & (\Div0|auto_generated|divider|divider|StageOut[162]~93_combout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[162]~93_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_5~42\ ))
-- \Div0|auto_generated|divider|divider|op_5~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(11) & ((\Div0|auto_generated|divider|divider|op_4~37_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(11) & (\Div0|auto_generated|divider|divider|StageOut[162]~93_combout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[162]~93_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_5~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[162]~93_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_5~42\,
	sumout => \Div0|auto_generated|divider|divider|op_5~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~38\);

-- Location: MLABCELL_X3_Y12_N18
\Div0|auto_generated|divider|divider|op_5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(11) & ((\Div0|auto_generated|divider|divider|op_4~33_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(11) & (\Div0|auto_generated|divider|divider|StageOut[163]~87_combout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[163]~87_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_5~38\ ))
-- \Div0|auto_generated|divider|divider|op_5~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(11) & ((\Div0|auto_generated|divider|divider|op_4~33_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(11) & (\Div0|auto_generated|divider|divider|StageOut[163]~87_combout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[163]~87_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[163]~87_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~49_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_5~38\,
	sumout => \Div0|auto_generated|divider|divider|op_5~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~34\);

-- Location: MLABCELL_X3_Y12_N21
\Div0|auto_generated|divider|divider|op_5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~29_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(11) & 
-- ((\Div0|auto_generated|divider|divider|op_4~29_sumout\))) # (\Div0|auto_generated|divider|divider|sel\(11) & (\Div0|auto_generated|divider|divider|StageOut[164]~80_combout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[164]~80_combout\)))) ) + ( \Div0|auto_generated|divider|divider|op_5~34\ ))
-- \Div0|auto_generated|divider|divider|op_5~30\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(11) & 
-- ((\Div0|auto_generated|divider|divider|op_4~29_sumout\))) # (\Div0|auto_generated|divider|divider|sel\(11) & (\Div0|auto_generated|divider|divider|StageOut[164]~80_combout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[164]~80_combout\)))) ) + ( \Div0|auto_generated|divider|divider|op_5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110000111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[164]~80_combout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~45_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_5~34\,
	sumout => \Div0|auto_generated|divider|divider|op_5~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~30\);

-- Location: MLABCELL_X3_Y12_N24
\Div0|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(11) & ((\Div0|auto_generated|divider|divider|op_4~25_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(11) & (\Div0|auto_generated|divider|divider|StageOut[165]~72_combout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[165]~72_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_5~30\ ))
-- \Div0|auto_generated|divider|divider|op_5~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(11) & ((\Div0|auto_generated|divider|divider|op_4~25_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(11) & (\Div0|auto_generated|divider|divider|StageOut[165]~72_combout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[165]~72_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[165]~72_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~41_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_5~30\,
	sumout => \Div0|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~26\);

-- Location: MLABCELL_X3_Y12_N27
\Div0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(11) & ((\Div0|auto_generated|divider|divider|op_4~21_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(11) & (\Div0|auto_generated|divider|divider|StageOut[166]~63_combout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[166]~63_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~37_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_5~26\ ))
-- \Div0|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(11) & ((\Div0|auto_generated|divider|divider|op_4~21_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(11) & (\Div0|auto_generated|divider|divider|StageOut[166]~63_combout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[166]~63_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~37_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~63_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_5~26\,
	sumout => \Div0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~22\);

-- Location: MLABCELL_X3_Y12_N30
\Div0|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(11) & ((\Div0|auto_generated|divider|divider|op_4~17_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(11) & (\Div0|auto_generated|divider|divider|StageOut[167]~53_combout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[167]~53_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~33_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_5~22\ ))
-- \Div0|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(11) & ((\Div0|auto_generated|divider|divider|op_4~17_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(11) & (\Div0|auto_generated|divider|divider|StageOut[167]~53_combout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[167]~53_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~33_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[167]~53_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~33_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_5~22\,
	sumout => \Div0|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~18\);

-- Location: MLABCELL_X3_Y12_N33
\Div0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(11) & ((\Div0|auto_generated|divider|divider|op_4~13_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(11) & (\Div0|auto_generated|divider|divider|StageOut[168]~42_combout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[168]~42_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~29_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_5~18\ ))
-- \Div0|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(11) & ((\Div0|auto_generated|divider|divider|op_4~13_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(11) & (\Div0|auto_generated|divider|divider|StageOut[168]~42_combout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[168]~42_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~29_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[168]~42_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_5~18\,
	sumout => \Div0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~14\);

-- Location: MLABCELL_X3_Y12_N36
\Div0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(11) & ((\Div0|auto_generated|divider|divider|op_4~9_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(11) & (\Div0|auto_generated|divider|divider|StageOut[169]~30_combout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[169]~30_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~25_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_5~14\ ))
-- \Div0|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(11) & ((\Div0|auto_generated|divider|divider|op_4~9_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(11) & (\Div0|auto_generated|divider|divider|StageOut[169]~30_combout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[169]~30_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~25_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[169]~30_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_5~14\,
	sumout => \Div0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~10\);

-- Location: MLABCELL_X3_Y12_N39
\Div0|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~21_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(11) & 
-- ((\Div0|auto_generated|divider|divider|op_4~5_sumout\))) # (\Div0|auto_generated|divider|divider|sel\(11) & (\Div0|auto_generated|divider|divider|StageOut[170]~16_combout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[170]~16_combout\)))) ) + ( \Div0|auto_generated|divider|divider|op_5~10\ ))
-- \Div0|auto_generated|divider|divider|op_5~6\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~21_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(11) & 
-- ((\Div0|auto_generated|divider|divider|op_4~5_sumout\))) # (\Div0|auto_generated|divider|divider|sel\(11) & (\Div0|auto_generated|divider|divider|StageOut[170]~16_combout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[170]~16_combout\)))) ) + ( \Div0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110000111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[170]~16_combout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~21_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_5~10\,
	sumout => \Div0|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~6\);

-- Location: MLABCELL_X3_Y12_N42
\Div0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_5~6\,
	sumout => \Div0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X4_Y11_N24
\Div0|auto_generated|divider|divider|StageOut[187]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[187]~0_combout\ = ( \Div0|auto_generated|divider|divider|op_4~5_sumout\ & ( !\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( !\Div0|auto_generated|divider|divider|sel\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[187]~0_combout\);

-- Location: LABCELL_X4_Y13_N24
\Div0|auto_generated|divider|divider|selnose[204]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|selnose\(204) = ( \Div0|auto_generated|divider|divider|op_5~1_sumout\ ) # ( !\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div0|auto_generated|divider|divider|sel\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|selnose\(204));

-- Location: LABCELL_X4_Y11_N39
\Div0|auto_generated|divider|divider|StageOut[187]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[187]~17_combout\ = ( \Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[170]~16_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- (\Div0|auto_generated|divider|divider|sel\(11) & \Div0|auto_generated|divider|divider|StageOut[170]~16_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[170]~16_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[187]~17_combout\);

-- Location: LABCELL_X4_Y11_N30
\Div0|auto_generated|divider|divider|StageOut[186]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[186]~31_combout\ = ( \Div0|auto_generated|divider|divider|op_4~9_sumout\ & ( ((!\Div0|auto_generated|divider|divider|sel\(11) & !\Div0|auto_generated|divider|divider|op_4~1_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[169]~30_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_4~9_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[169]~30_combout\ & ((\Div0|auto_generated|divider|divider|op_4~1_sumout\) # 
-- (\Div0|auto_generated|divider|divider|sel\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111000000111111111100000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[169]~30_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[186]~31_combout\);

-- Location: LABCELL_X4_Y11_N18
\Div0|auto_generated|divider|divider|StageOut[185]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[185]~43_combout\ = ( \Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[168]~42_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- (!\Div0|auto_generated|divider|divider|sel\(11) & ((\Div0|auto_generated|divider|divider|op_4~13_sumout\))) # (\Div0|auto_generated|divider|divider|sel\(11) & (\Div0|auto_generated|divider|divider|StageOut[168]~42_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[168]~42_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[185]~43_combout\);

-- Location: MLABCELL_X3_Y10_N42
\Div0|auto_generated|divider|divider|StageOut[184]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[184]~54_combout\ = ( \Div0|auto_generated|divider|divider|op_4~17_sumout\ & ( \Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[167]~53_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_4~17_sumout\ & ( \Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[167]~53_combout\ ) ) ) # ( \Div0|auto_generated|divider|divider|op_4~17_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(11)) # (\Div0|auto_generated|divider|divider|StageOut[167]~53_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_4~17_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(11) & \Div0|auto_generated|divider|divider|StageOut[167]~53_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[167]~53_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[184]~54_combout\);

-- Location: LABCELL_X2_Y12_N15
\Div0|auto_generated|divider|divider|StageOut[183]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[183]~64_combout\ = ( \Div0|auto_generated|divider|divider|op_4~21_sumout\ & ( \Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[166]~63_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_4~21_sumout\ & ( \Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[166]~63_combout\ ) ) ) # ( \Div0|auto_generated|divider|divider|op_4~21_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(11)) # (\Div0|auto_generated|divider|divider|StageOut[166]~63_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_4~21_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(11) & \Div0|auto_generated|divider|divider|StageOut[166]~63_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~63_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[183]~64_combout\);

-- Location: LABCELL_X2_Y12_N45
\Div0|auto_generated|divider|divider|StageOut[182]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[182]~73_combout\ = ( \Div0|auto_generated|divider|divider|op_4~25_sumout\ & ( \Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[165]~72_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_4~25_sumout\ & ( \Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[165]~72_combout\ ) ) ) # ( \Div0|auto_generated|divider|divider|op_4~25_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(11)) # (\Div0|auto_generated|divider|divider|StageOut[165]~72_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_4~25_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(11) & \Div0|auto_generated|divider|divider|StageOut[165]~72_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[165]~72_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[182]~73_combout\);

-- Location: LABCELL_X2_Y9_N33
\Div0|auto_generated|divider|divider|StageOut[181]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[181]~81_combout\ = ( \Div0|auto_generated|divider|divider|op_4~29_sumout\ & ( \Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[164]~80_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_4~29_sumout\ & ( \Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[164]~80_combout\ ) ) ) # ( \Div0|auto_generated|divider|divider|op_4~29_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(11)) # (\Div0|auto_generated|divider|divider|StageOut[164]~80_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_4~29_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(11) & \Div0|auto_generated|divider|divider|StageOut[164]~80_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[164]~80_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[181]~81_combout\);

-- Location: MLABCELL_X3_Y13_N54
\Div0|auto_generated|divider|divider|StageOut[180]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[180]~88_combout\ = ( \Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_4~33_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[163]~87_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_4~33_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(11)) # (\Div0|auto_generated|divider|divider|StageOut[163]~87_combout\) ) ) ) # ( 
-- \Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( !\Div0|auto_generated|divider|divider|op_4~33_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[163]~87_combout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_4~33_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(11) & \Div0|auto_generated|divider|divider|StageOut[163]~87_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000011110000111110101111101011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[163]~87_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[180]~88_combout\);

-- Location: LABCELL_X4_Y13_N51
\Div0|auto_generated|divider|divider|StageOut[179]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[179]~94_combout\ = ( \Div0|auto_generated|divider|divider|op_4~37_sumout\ & ( \Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[162]~93_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_4~37_sumout\ & ( \Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[162]~93_combout\ ) ) ) # ( \Div0|auto_generated|divider|divider|op_4~37_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(11)) # (\Div0|auto_generated|divider|divider|StageOut[162]~93_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_4~37_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(11) & \Div0|auto_generated|divider|divider|StageOut[162]~93_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[162]~93_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[179]~94_combout\);

-- Location: MLABCELL_X3_Y13_N21
\Div0|auto_generated|divider|divider|StageOut[178]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[178]~99_combout\ = ( \Div0|auto_generated|divider|divider|op_4~41_sumout\ & ( ((!\Div0|auto_generated|divider|divider|sel\(11) & !\Div0|auto_generated|divider|divider|op_4~1_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[161]~98_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_4~41_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[161]~98_combout\ & ((\Div0|auto_generated|divider|divider|op_4~1_sumout\) # 
-- (\Div0|auto_generated|divider|divider|sel\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111110101111000011111010111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[161]~98_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[178]~99_combout\);

-- Location: MLABCELL_X3_Y13_N18
\Div0|auto_generated|divider|divider|StageOut[177]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[177]~103_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[160]~102_combout\ & ( ((\Div0|auto_generated|divider|divider|op_4~45_sumout\) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|sel\(11)) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[160]~102_combout\ & ( (!\Div0|auto_generated|divider|divider|sel\(11) & (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- \Div0|auto_generated|divider|divider|op_4~45_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000001011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[160]~102_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[177]~103_combout\);

-- Location: LABCELL_X2_Y14_N27
\Div0|auto_generated|divider|divider|StageOut[176]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[176]~106_combout\ = ( \Div0|auto_generated|divider|divider|sel\(11) & ( \Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|sel\(11) & ( \Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) ) ) # ( \Div0|auto_generated|divider|divider|sel\(11) & ( 
-- !\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|sel\(11) & ( !\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- \Div0|auto_generated|divider|divider|op_4~49_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[176]~106_combout\);

-- Location: LABCELL_X4_Y14_N18
\Div0|auto_generated|divider|divider|op_6~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~62_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_6~62_cout\);

-- Location: LABCELL_X4_Y14_N21
\Div0|auto_generated|divider|divider|op_6~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~57_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_6~62_cout\ ))
-- \Div0|auto_generated|divider|divider|op_6~58\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_6~62_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~61_sumout\,
	datab => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_6~62_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_6~57_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~58\);

-- Location: LABCELL_X4_Y14_N24
\Div0|auto_generated|divider|divider|op_6~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~53_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(12) & 
-- (\Div0|auto_generated|divider|divider|op_5~53_sumout\)) # (\Div0|auto_generated|divider|divider|sel\(12) & ((\Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\))))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\)))) ) + ( \Div0|auto_generated|divider|divider|op_6~58\ ))
-- \Div0|auto_generated|divider|divider|op_6~54\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(12) & 
-- (\Div0|auto_generated|divider|divider|op_5~53_sumout\)) # (\Div0|auto_generated|divider|divider|sel\(12) & ((\Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\))))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\)))) ) + ( \Div0|auto_generated|divider|divider|op_6~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101111000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~5_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_6~58\,
	sumout => \Div0|auto_generated|divider|divider|op_6~53_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~54\);

-- Location: LABCELL_X4_Y14_N27
\Div0|auto_generated|divider|divider|op_6~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~49_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(12) & (\Div0|auto_generated|divider|divider|op_5~49_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|sel\(12) & ((\Div0|auto_generated|divider|divider|StageOut[176]~106_combout\))))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[176]~106_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_6~54\ ))
-- \Div0|auto_generated|divider|divider|op_6~50\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(12) & (\Div0|auto_generated|divider|divider|op_5~49_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|sel\(12) & ((\Div0|auto_generated|divider|divider|StageOut[176]~106_combout\))))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[176]~106_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_6~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[176]~106_combout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~1_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_6~54\,
	sumout => \Div0|auto_generated|divider|divider|op_6~49_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~50\);

-- Location: LABCELL_X4_Y14_N30
\Div0|auto_generated|divider|divider|op_6~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~45_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(12) & ((\Div0|auto_generated|divider|divider|op_5~45_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(12) & (\Div0|auto_generated|divider|divider|StageOut[177]~103_combout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[177]~103_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_6~50\ ))
-- \Div0|auto_generated|divider|divider|op_6~46\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(12) & ((\Div0|auto_generated|divider|divider|op_5~45_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(12) & (\Div0|auto_generated|divider|divider|StageOut[177]~103_combout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[177]~103_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_6~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~103_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~57_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_6~50\,
	sumout => \Div0|auto_generated|divider|divider|op_6~45_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~46\);

-- Location: LABCELL_X4_Y14_N33
\Div0|auto_generated|divider|divider|op_6~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~41_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(12) & ((\Div0|auto_generated|divider|divider|op_5~41_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(12) & (\Div0|auto_generated|divider|divider|StageOut[178]~99_combout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[178]~99_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_6~46\ ))
-- \Div0|auto_generated|divider|divider|op_6~42\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(12) & ((\Div0|auto_generated|divider|divider|op_5~41_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(12) & (\Div0|auto_generated|divider|divider|StageOut[178]~99_combout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[178]~99_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_6~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[178]~99_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_6~46\,
	sumout => \Div0|auto_generated|divider|divider|op_6~41_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~42\);

-- Location: LABCELL_X4_Y14_N36
\Div0|auto_generated|divider|divider|op_6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(12) & ((\Div0|auto_generated|divider|divider|op_5~37_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(12) & (\Div0|auto_generated|divider|divider|StageOut[179]~94_combout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[179]~94_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_6~42\ ))
-- \Div0|auto_generated|divider|divider|op_6~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(12) & ((\Div0|auto_generated|divider|divider|op_5~37_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(12) & (\Div0|auto_generated|divider|divider|StageOut[179]~94_combout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[179]~94_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_6~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[179]~94_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~49_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_6~42\,
	sumout => \Div0|auto_generated|divider|divider|op_6~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~38\);

-- Location: LABCELL_X4_Y14_N39
\Div0|auto_generated|divider|divider|op_6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(12) & ((\Div0|auto_generated|divider|divider|op_5~33_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(12) & (\Div0|auto_generated|divider|divider|StageOut[180]~88_combout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[180]~88_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_6~38\ ))
-- \Div0|auto_generated|divider|divider|op_6~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(12) & ((\Div0|auto_generated|divider|divider|op_5~33_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(12) & (\Div0|auto_generated|divider|divider|StageOut[180]~88_combout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[180]~88_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_6~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[180]~88_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~45_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_6~38\,
	sumout => \Div0|auto_generated|divider|divider|op_6~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~34\);

-- Location: LABCELL_X4_Y14_N42
\Div0|auto_generated|divider|divider|op_6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(12) & ((\Div0|auto_generated|divider|divider|op_5~29_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(12) & (\Div0|auto_generated|divider|divider|StageOut[181]~81_combout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[181]~81_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_6~34\ ))
-- \Div0|auto_generated|divider|divider|op_6~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(12) & ((\Div0|auto_generated|divider|divider|op_5~29_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(12) & (\Div0|auto_generated|divider|divider|StageOut[181]~81_combout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[181]~81_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~81_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~41_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_6~34\,
	sumout => \Div0|auto_generated|divider|divider|op_6~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~30\);

-- Location: LABCELL_X4_Y14_N45
\Div0|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(12) & ((\Div0|auto_generated|divider|divider|op_5~25_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(12) & (\Div0|auto_generated|divider|divider|StageOut[182]~73_combout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[182]~73_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~37_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_6~30\ ))
-- \Div0|auto_generated|divider|divider|op_6~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(12) & ((\Div0|auto_generated|divider|divider|op_5~25_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(12) & (\Div0|auto_generated|divider|divider|StageOut[182]~73_combout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[182]~73_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~37_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[182]~73_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_6~30\,
	sumout => \Div0|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X4_Y14_N48
\Div0|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~33_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(12) & 
-- ((\Div0|auto_generated|divider|divider|op_5~21_sumout\))) # (\Div0|auto_generated|divider|divider|sel\(12) & (\Div0|auto_generated|divider|divider|StageOut[183]~64_combout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[183]~64_combout\)))) ) + ( \Div0|auto_generated|divider|divider|op_6~26\ ))
-- \Div0|auto_generated|divider|divider|op_6~22\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~33_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(12) & 
-- ((\Div0|auto_generated|divider|divider|op_5~21_sumout\))) # (\Div0|auto_generated|divider|divider|sel\(12) & (\Div0|auto_generated|divider|divider|StageOut[183]~64_combout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[183]~64_combout\)))) ) + ( \Div0|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110000111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~64_combout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~33_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_6~26\,
	sumout => \Div0|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X4_Y14_N51
\Div0|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(12) & ((\Div0|auto_generated|divider|divider|op_5~17_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(12) & (\Div0|auto_generated|divider|divider|StageOut[184]~54_combout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[184]~54_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~29_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_6~22\ ))
-- \Div0|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(12) & ((\Div0|auto_generated|divider|divider|op_5~17_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(12) & (\Div0|auto_generated|divider|divider|StageOut[184]~54_combout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[184]~54_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~29_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[184]~54_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_6~22\,
	sumout => \Div0|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X4_Y14_N54
\Div0|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(12) & ((\Div0|auto_generated|divider|divider|op_5~13_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(12) & (\Div0|auto_generated|divider|divider|StageOut[185]~43_combout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[185]~43_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~25_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_6~18\ ))
-- \Div0|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(12) & ((\Div0|auto_generated|divider|divider|op_5~13_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(12) & (\Div0|auto_generated|divider|divider|StageOut[185]~43_combout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[185]~43_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~25_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[185]~43_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_6~18\,
	sumout => \Div0|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X4_Y14_N57
\Div0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(12) & ((\Div0|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(12) & (\Div0|auto_generated|divider|divider|StageOut[186]~31_combout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[186]~31_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~21_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_6~14\ ))
-- \Div0|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(12) & ((\Div0|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(12) & (\Div0|auto_generated|divider|divider|StageOut[186]~31_combout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[186]~31_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~21_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[186]~31_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_6~14\,
	sumout => \Div0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X4_Y13_N30
\Div0|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|selnose\(204) & (\Div0|auto_generated|divider|divider|op_5~5_sumout\)) # (\Div0|auto_generated|divider|divider|selnose\(204) & 
-- (((\Div0|auto_generated|divider|divider|StageOut[187]~17_combout\) # (\Div0|auto_generated|divider|divider|StageOut[187]~0_combout\)))) ) + ( !\Div0|auto_generated|divider|my_abs_den|op_1~17_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_6~10\ ))
-- \Div0|auto_generated|divider|divider|op_6~6\ = CARRY(( (!\Div0|auto_generated|divider|divider|selnose\(204) & (\Div0|auto_generated|divider|divider|op_5~5_sumout\)) # (\Div0|auto_generated|divider|divider|selnose\(204) & 
-- (((\Div0|auto_generated|divider|divider|StageOut[187]~17_combout\) # (\Div0|auto_generated|divider|divider|StageOut[187]~0_combout\)))) ) + ( !\Div0|auto_generated|divider|my_abs_den|op_1~17_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[187]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_selnose\(204),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[187]~17_combout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_6~10\,
	sumout => \Div0|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X4_Y13_N33
\Div0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_6~6\,
	sumout => \Div0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X4_Y11_N51
\Div0|auto_generated|divider|divider|StageOut[204]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[204]~18_combout\ = ( \Div0|auto_generated|divider|divider|op_5~5_sumout\ & ( (((!\Div0|auto_generated|divider|divider|sel\(12) & !\Div0|auto_generated|divider|divider|op_5~1_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[187]~17_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[187]~0_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~5_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(12) & 
-- (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[187]~17_combout\) # (\Div0|auto_generated|divider|divider|StageOut[187]~0_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(12) & 
-- (((\Div0|auto_generated|divider|divider|StageOut[187]~17_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[187]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100111111000101010011111110111111001111111011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[187]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[187]~17_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[204]~18_combout\);

-- Location: LABCELL_X4_Y11_N33
\Div0|auto_generated|divider|divider|StageOut[203]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[203]~32_combout\ = ( \Div0|auto_generated|divider|divider|op_5~9_sumout\ & ( ((!\Div0|auto_generated|divider|divider|sel\(12) & !\Div0|auto_generated|divider|divider|op_5~1_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[186]~31_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~9_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[186]~31_combout\ & ((\Div0|auto_generated|divider|divider|op_5~1_sumout\) # 
-- (\Div0|auto_generated|divider|divider|sel\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111110101111000011111010111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[186]~31_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[203]~32_combout\);

-- Location: LABCELL_X4_Y11_N48
\Div0|auto_generated|divider|divider|StageOut[202]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[202]~44_combout\ = ( \Div0|auto_generated|divider|divider|op_5~13_sumout\ & ( ((!\Div0|auto_generated|divider|divider|sel\(12) & !\Div0|auto_generated|divider|divider|op_5~1_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[185]~43_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~13_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[185]~43_combout\ & ((\Div0|auto_generated|divider|divider|op_5~1_sumout\) # 
-- (\Div0|auto_generated|divider|divider|sel\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111110101111000011111010111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[185]~43_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[202]~44_combout\);

-- Location: MLABCELL_X3_Y10_N39
\Div0|auto_generated|divider|divider|StageOut[201]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[201]~55_combout\ = ( \Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_5~17_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[184]~54_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_5~17_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(12)) # (\Div0|auto_generated|divider|divider|StageOut[184]~54_combout\) ) ) ) # ( 
-- \Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( !\Div0|auto_generated|divider|divider|op_5~17_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[184]~54_combout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_5~17_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(12) & \Div0|auto_generated|divider|divider|StageOut[184]~54_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000011110000111110101111101011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[184]~54_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[201]~55_combout\);

-- Location: LABCELL_X2_Y12_N0
\Div0|auto_generated|divider|divider|StageOut[200]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[200]~65_combout\ = ( \Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[183]~64_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- (!\Div0|auto_generated|divider|divider|sel\(12) & ((\Div0|auto_generated|divider|divider|op_5~21_sumout\))) # (\Div0|auto_generated|divider|divider|sel\(12) & (\Div0|auto_generated|divider|divider|StageOut[183]~64_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~64_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[200]~65_combout\);

-- Location: LABCELL_X2_Y12_N30
\Div0|auto_generated|divider|divider|StageOut[199]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[199]~74_combout\ = ( \Div0|auto_generated|divider|divider|op_5~25_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & !\Div0|auto_generated|divider|divider|sel\(12))) # 
-- (\Div0|auto_generated|divider|divider|StageOut[182]~73_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~25_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[182]~73_combout\ & ((\Div0|auto_generated|divider|divider|sel\(12)) # 
-- (\Div0|auto_generated|divider|divider|op_5~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111110011001100111111001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[182]~73_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[199]~74_combout\);

-- Location: LABCELL_X2_Y9_N12
\Div0|auto_generated|divider|divider|StageOut[198]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[198]~82_combout\ = ( \Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[181]~81_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- (!\Div0|auto_generated|divider|divider|sel\(12) & (\Div0|auto_generated|divider|divider|op_5~29_sumout\)) # (\Div0|auto_generated|divider|divider|sel\(12) & ((\Div0|auto_generated|divider|divider|StageOut[181]~81_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~81_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[198]~82_combout\);

-- Location: MLABCELL_X3_Y13_N36
\Div0|auto_generated|divider|divider|StageOut[197]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[197]~89_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[180]~88_combout\ & ( \Div0|auto_generated|divider|divider|op_5~1_sumout\ ) ) # ( 
-- \Div0|auto_generated|divider|divider|StageOut[180]~88_combout\ & ( !\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( (\Div0|auto_generated|divider|divider|op_5~33_sumout\) # (\Div0|auto_generated|divider|divider|sel\(12)) ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|StageOut[180]~88_combout\ & ( !\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(12) & \Div0|auto_generated|divider|divider|op_5~33_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[180]~88_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[197]~89_combout\);

-- Location: LABCELL_X4_Y13_N6
\Div0|auto_generated|divider|divider|StageOut[196]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[196]~95_combout\ = ( \Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_5~37_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[179]~94_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_5~37_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(12)) # (\Div0|auto_generated|divider|divider|StageOut[179]~94_combout\) ) ) ) # ( 
-- \Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( !\Div0|auto_generated|divider|divider|op_5~37_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[179]~94_combout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_5~37_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(12) & \Div0|auto_generated|divider|divider|StageOut[179]~94_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000011110000111110101111101011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[179]~94_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[196]~95_combout\);

-- Location: MLABCELL_X3_Y13_N51
\Div0|auto_generated|divider|divider|StageOut[195]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[195]~100_combout\ = ( \Div0|auto_generated|divider|divider|op_5~41_sumout\ & ( \Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[178]~99_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_5~41_sumout\ & ( \Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[178]~99_combout\ ) ) ) # ( \Div0|auto_generated|divider|divider|op_5~41_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(12)) # (\Div0|auto_generated|divider|divider|StageOut[178]~99_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~41_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(12) & \Div0|auto_generated|divider|divider|StageOut[178]~99_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[178]~99_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[195]~100_combout\);

-- Location: LABCELL_X4_Y13_N0
\Div0|auto_generated|divider|divider|StageOut[194]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[194]~104_combout\ = ( \Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_5~45_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[177]~103_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_5~45_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(12)) # (\Div0|auto_generated|divider|divider|StageOut[177]~103_combout\) ) ) ) # ( 
-- \Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( !\Div0|auto_generated|divider|divider|op_5~45_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[177]~103_combout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_5~45_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(12) & \Div0|auto_generated|divider|divider|StageOut[177]~103_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000001111111111110000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~103_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[194]~104_combout\);

-- Location: LABCELL_X2_Y14_N6
\Div0|auto_generated|divider|divider|StageOut[193]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[193]~107_combout\ = ( \Div0|auto_generated|divider|divider|op_5~49_sumout\ & ( \Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[176]~106_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_5~49_sumout\ & ( \Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[176]~106_combout\ ) ) ) # ( \Div0|auto_generated|divider|divider|op_5~49_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(12)) # (\Div0|auto_generated|divider|divider|StageOut[176]~106_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~49_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[176]~106_combout\ & \Div0|auto_generated|divider|divider|sel\(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[176]~106_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[193]~107_combout\);

-- Location: LABCELL_X4_Y13_N54
\Div0|auto_generated|divider|divider|StageOut[192]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[192]~109_combout\ = ( \Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_5~53_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_5~53_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(12)) # (\Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\) ) ) ) # ( 
-- \Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( !\Div0|auto_generated|divider|divider|op_5~53_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_5~53_sumout\ & ( (\Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ & \Div0|auto_generated|divider|divider|sel\(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101010101010101010111110101111101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[192]~109_combout\);

-- Location: MLABCELL_X3_Y14_N18
\Div0|auto_generated|divider|divider|op_7~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~66_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_7~66_cout\);

-- Location: MLABCELL_X3_Y14_N21
\Div0|auto_generated|divider|divider|op_7~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~61_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_7~66_cout\ ))
-- \Div0|auto_generated|divider|divider|op_7~62\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_7~66_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~61_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_7~66_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_7~61_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_7~62\);

-- Location: MLABCELL_X3_Y14_N24
\Div0|auto_generated|divider|divider|op_7~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~57_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|sel\(13) & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|op_6~57_sumout\)) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\))))) # (\Div0|auto_generated|divider|divider|sel\(13) & 
-- (((\Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\)))) ) + ( \Div0|auto_generated|divider|divider|op_7~62\ ))
-- \Div0|auto_generated|divider|divider|op_7~58\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|sel\(13) & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|op_6~57_sumout\)) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\))))) # (\Div0|auto_generated|divider|divider|sel\(13) & 
-- (((\Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\)))) ) + ( \Div0|auto_generated|divider|divider|op_7~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101111000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_6~57_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~5_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_7~62\,
	sumout => \Div0|auto_generated|divider|divider|op_7~57_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_7~58\);

-- Location: MLABCELL_X3_Y14_N27
\Div0|auto_generated|divider|divider|op_7~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~53_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|sel\(13) & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|op_6~53_sumout\)) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[192]~109_combout\))))) # (\Div0|auto_generated|divider|divider|sel\(13) & 
-- (((\Div0|auto_generated|divider|divider|StageOut[192]~109_combout\)))) ) + ( \Div0|auto_generated|divider|divider|op_7~58\ ))
-- \Div0|auto_generated|divider|divider|op_7~54\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|sel\(13) & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|op_6~53_sumout\)) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[192]~109_combout\))))) # (\Div0|auto_generated|divider|divider|sel\(13) & 
-- (((\Div0|auto_generated|divider|divider|StageOut[192]~109_combout\)))) ) + ( \Div0|auto_generated|divider|divider|op_7~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101111000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_6~53_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[192]~109_combout\,
	cin => \Div0|auto_generated|divider|divider|op_7~58\,
	sumout => \Div0|auto_generated|divider|divider|op_7~53_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_7~54\);

-- Location: MLABCELL_X3_Y14_N30
\Div0|auto_generated|divider|divider|op_7~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~49_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(13) & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~49_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[193]~107_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(13) & (((\Div0|auto_generated|divider|divider|StageOut[193]~107_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_7~54\ ))
-- \Div0|auto_generated|divider|divider|op_7~50\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(13) & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~49_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[193]~107_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(13) & (((\Div0|auto_generated|divider|divider|StageOut[193]~107_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_7~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~107_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~57_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_7~54\,
	sumout => \Div0|auto_generated|divider|divider|op_7~49_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_7~50\);

-- Location: MLABCELL_X3_Y14_N33
\Div0|auto_generated|divider|divider|op_7~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~45_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(13) & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~45_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[194]~104_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(13) & (((\Div0|auto_generated|divider|divider|StageOut[194]~104_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_7~50\ ))
-- \Div0|auto_generated|divider|divider|op_7~46\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(13) & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~45_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[194]~104_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(13) & (((\Div0|auto_generated|divider|divider|StageOut[194]~104_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_7~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[194]~104_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_7~50\,
	sumout => \Div0|auto_generated|divider|divider|op_7~45_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_7~46\);

-- Location: MLABCELL_X3_Y14_N36
\Div0|auto_generated|divider|divider|op_7~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~41_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(13) & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~41_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[195]~100_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(13) & (((\Div0|auto_generated|divider|divider|StageOut[195]~100_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_7~46\ ))
-- \Div0|auto_generated|divider|divider|op_7~42\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(13) & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~41_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[195]~100_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(13) & (((\Div0|auto_generated|divider|divider|StageOut[195]~100_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_7~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~100_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~49_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_7~46\,
	sumout => \Div0|auto_generated|divider|divider|op_7~41_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_7~42\);

-- Location: MLABCELL_X3_Y14_N39
\Div0|auto_generated|divider|divider|op_7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(13) & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~37_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[196]~95_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(13) & (((\Div0|auto_generated|divider|divider|StageOut[196]~95_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_7~42\ ))
-- \Div0|auto_generated|divider|divider|op_7~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(13) & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~37_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[196]~95_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(13) & (((\Div0|auto_generated|divider|divider|StageOut[196]~95_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_7~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[196]~95_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~45_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_7~42\,
	sumout => \Div0|auto_generated|divider|divider|op_7~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_7~38\);

-- Location: MLABCELL_X3_Y14_N42
\Div0|auto_generated|divider|divider|op_7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(13) & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~33_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[197]~89_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(13) & (((\Div0|auto_generated|divider|divider|StageOut[197]~89_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_7~38\ ))
-- \Div0|auto_generated|divider|divider|op_7~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(13) & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~33_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[197]~89_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(13) & (((\Div0|auto_generated|divider|divider|StageOut[197]~89_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[197]~89_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~41_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_7~38\,
	sumout => \Div0|auto_generated|divider|divider|op_7~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_7~34\);

-- Location: MLABCELL_X3_Y14_N45
\Div0|auto_generated|divider|divider|op_7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(13) & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~29_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[198]~82_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(13) & (((\Div0|auto_generated|divider|divider|StageOut[198]~82_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~37_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_7~34\ ))
-- \Div0|auto_generated|divider|divider|op_7~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(13) & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~29_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[198]~82_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(13) & (((\Div0|auto_generated|divider|divider|StageOut[198]~82_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~37_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~82_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_7~34\,
	sumout => \Div0|auto_generated|divider|divider|op_7~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_7~30\);

-- Location: MLABCELL_X3_Y14_N48
\Div0|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(13) & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[199]~74_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(13) & (((\Div0|auto_generated|divider|divider|StageOut[199]~74_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~33_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_7~30\ ))
-- \Div0|auto_generated|divider|divider|op_7~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(13) & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[199]~74_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(13) & (((\Div0|auto_generated|divider|divider|StageOut[199]~74_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~33_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~74_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~33_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_7~30\,
	sumout => \Div0|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_7~26\);

-- Location: MLABCELL_X3_Y14_N51
\Div0|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(13) & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~21_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[200]~65_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(13) & (((\Div0|auto_generated|divider|divider|StageOut[200]~65_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~29_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_7~26\ ))
-- \Div0|auto_generated|divider|divider|op_7~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(13) & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~21_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[200]~65_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(13) & (((\Div0|auto_generated|divider|divider|StageOut[200]~65_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~29_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~65_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_7~26\,
	sumout => \Div0|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_7~22\);

-- Location: MLABCELL_X3_Y14_N54
\Div0|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(13) & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~17_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[201]~55_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(13) & (((\Div0|auto_generated|divider|divider|StageOut[201]~55_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~25_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_7~22\ ))
-- \Div0|auto_generated|divider|divider|op_7~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(13) & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~17_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[201]~55_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(13) & (((\Div0|auto_generated|divider|divider|StageOut[201]~55_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~25_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~55_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_7~22\,
	sumout => \Div0|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_7~18\);

-- Location: MLABCELL_X3_Y14_N57
\Div0|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|sel\(13) & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~13_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[202]~44_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(13) & (((\Div0|auto_generated|divider|divider|StageOut[202]~44_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~21_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_7~18\ ))
-- \Div0|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|sel\(13) & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~13_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[202]~44_combout\)))) # (\Div0|auto_generated|divider|divider|sel\(13) & (((\Div0|auto_generated|divider|divider|StageOut[202]~44_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~21_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~44_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_7~18\,
	sumout => \Div0|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_7~14\);

-- Location: MLABCELL_X3_Y13_N0
\Div0|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(13) & ((\Div0|auto_generated|divider|divider|op_6~9_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(13) & (\Div0|auto_generated|divider|divider|StageOut[203]~32_combout\)))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[203]~32_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~17_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_7~14\ ))
-- \Div0|auto_generated|divider|divider|op_7~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(13) & ((\Div0|auto_generated|divider|divider|op_6~9_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(13) & (\Div0|auto_generated|divider|divider|StageOut[203]~32_combout\)))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[203]~32_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~17_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[203]~32_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_7~14\,
	sumout => \Div0|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_7~10\);

-- Location: MLABCELL_X3_Y13_N3
\Div0|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(13) & ((\Div0|auto_generated|divider|divider|op_6~5_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(13) & (\Div0|auto_generated|divider|divider|StageOut[204]~18_combout\)))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[204]~18_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~9_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_7~10\ ))
-- \Div0|auto_generated|divider|divider|op_7~6\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((!\Div0|auto_generated|divider|divider|sel\(13) & ((\Div0|auto_generated|divider|divider|op_6~5_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|sel\(13) & (\Div0|auto_generated|divider|divider|StageOut[204]~18_combout\)))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[204]~18_combout\)))) ) + ( 
-- !\Div0|auto_generated|divider|my_abs_den|op_1~9_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~18_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_7~10\,
	sumout => \Div0|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_7~6\);

-- Location: MLABCELL_X3_Y13_N6
\Div0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_7~6\,
	sumout => \Div0|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X4_Y11_N12
\Div0|auto_generated|divider|divider|StageOut[221]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[221]~19_combout\ = ( !\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(13) & \Div0|auto_generated|divider|divider|op_6~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[221]~19_combout\);

-- Location: LABCELL_X4_Y9_N15
\Div0|auto_generated|divider|divider|selnose[238]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|selnose\(238) = ( \Div0|auto_generated|divider|divider|op_7~1_sumout\ ) # ( !\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|selnose\(238));

-- Location: LABCELL_X4_Y11_N45
\Div0|auto_generated|divider|divider|StageOut[221]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[221]~20_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[204]~18_combout\ & ( (\Div0|auto_generated|divider|divider|op_6~1_sumout\) # (\Div0|auto_generated|divider|divider|sel\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~18_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[221]~20_combout\);

-- Location: LABCELL_X4_Y11_N42
\Div0|auto_generated|divider|divider|StageOut[220]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[220]~33_combout\ = ( \Div0|auto_generated|divider|divider|op_6~9_sumout\ & ( ((!\Div0|auto_generated|divider|divider|sel\(13) & !\Div0|auto_generated|divider|divider|op_6~1_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[203]~32_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~9_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[203]~32_combout\ & ((\Div0|auto_generated|divider|divider|op_6~1_sumout\) # 
-- (\Div0|auto_generated|divider|divider|sel\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111111001111000011111100111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[203]~32_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[220]~33_combout\);

-- Location: LABCELL_X4_Y11_N21
\Div0|auto_generated|divider|divider|StageOut[219]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[219]~45_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[202]~44_combout\ & ( ((\Div0|auto_generated|divider|divider|op_6~13_sumout\) # (\Div0|auto_generated|divider|divider|sel\(13))) # 
-- (\Div0|auto_generated|divider|divider|op_6~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[202]~44_combout\ & ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (!\Div0|auto_generated|divider|divider|sel\(13) & 
-- \Div0|auto_generated|divider|divider|op_6~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~44_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[219]~45_combout\);

-- Location: MLABCELL_X3_Y10_N12
\Div0|auto_generated|divider|divider|StageOut[218]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[218]~56_combout\ = ( \Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_6~17_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[201]~55_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_6~17_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(13)) # (\Div0|auto_generated|divider|divider|StageOut[201]~55_combout\) ) ) ) # ( 
-- \Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( !\Div0|auto_generated|divider|divider|op_6~17_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[201]~55_combout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_6~17_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(13) & \Div0|auto_generated|divider|divider|StageOut[201]~55_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000001111111111001100111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~55_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[218]~56_combout\);

-- Location: LABCELL_X2_Y12_N54
\Div0|auto_generated|divider|divider|StageOut[217]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[217]~66_combout\ = ( \Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_6~21_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[200]~65_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_6~21_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(13)) # (\Div0|auto_generated|divider|divider|StageOut[200]~65_combout\) ) ) ) # ( 
-- \Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( !\Div0|auto_generated|divider|divider|op_6~21_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[200]~65_combout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_6~21_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(13) & \Div0|auto_generated|divider|divider|StageOut[200]~65_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000011110000111111001111110011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~65_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[217]~66_combout\);

-- Location: LABCELL_X2_Y12_N39
\Div0|auto_generated|divider|divider|StageOut[216]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[216]~75_combout\ = ( \Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_6~25_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[199]~74_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_6~25_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(13)) # (\Div0|auto_generated|divider|divider|StageOut[199]~74_combout\) ) ) ) # ( 
-- \Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( !\Div0|auto_generated|divider|divider|op_6~25_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[199]~74_combout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_6~25_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(13) & \Div0|auto_generated|divider|divider|StageOut[199]~74_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000011110000111111001111110011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~74_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[216]~75_combout\);

-- Location: MLABCELL_X3_Y10_N9
\Div0|auto_generated|divider|divider|StageOut[215]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[215]~83_combout\ = ( \Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_6~29_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[198]~82_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_6~29_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(13)) # (\Div0|auto_generated|divider|divider|StageOut[198]~82_combout\) ) ) ) # ( 
-- \Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( !\Div0|auto_generated|divider|divider|op_6~29_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[198]~82_combout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_6~29_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(13) & \Div0|auto_generated|divider|divider|StageOut[198]~82_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000011110000111111001111110011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~82_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[215]~83_combout\);

-- Location: MLABCELL_X3_Y13_N45
\Div0|auto_generated|divider|divider|StageOut[214]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[214]~90_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[197]~89_combout\ & ( \Div0|auto_generated|divider|divider|op_6~1_sumout\ ) ) # ( 
-- \Div0|auto_generated|divider|divider|StageOut[197]~89_combout\ & ( !\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\Div0|auto_generated|divider|divider|op_6~33_sumout\) # (\Div0|auto_generated|divider|divider|sel\(13)) ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|StageOut[197]~89_combout\ & ( !\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(13) & \Div0|auto_generated|divider|divider|op_6~33_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[197]~89_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[214]~90_combout\);

-- Location: LABCELL_X4_Y13_N45
\Div0|auto_generated|divider|divider|StageOut[213]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[213]~96_combout\ = ( \Div0|auto_generated|divider|divider|op_6~37_sumout\ & ( ((!\Div0|auto_generated|divider|divider|sel\(13) & !\Div0|auto_generated|divider|divider|op_6~1_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[196]~95_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~37_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[196]~95_combout\ & ((\Div0|auto_generated|divider|divider|op_6~1_sumout\) # 
-- (\Div0|auto_generated|divider|divider|sel\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111110101111000011111010111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[196]~95_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[213]~96_combout\);

-- Location: MLABCELL_X3_Y13_N24
\Div0|auto_generated|divider|divider|StageOut[212]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[212]~101_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[195]~100_combout\ & ( \Div0|auto_generated|divider|divider|op_6~1_sumout\ ) ) # ( 
-- \Div0|auto_generated|divider|divider|StageOut[195]~100_combout\ & ( !\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\Div0|auto_generated|divider|divider|op_6~41_sumout\) # (\Div0|auto_generated|divider|divider|sel\(13)) ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|StageOut[195]~100_combout\ & ( !\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(13) & \Div0|auto_generated|divider|divider|op_6~41_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~100_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[212]~101_combout\);

-- Location: LABCELL_X4_Y13_N39
\Div0|auto_generated|divider|divider|StageOut[211]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[211]~105_combout\ = ( \Div0|auto_generated|divider|divider|op_6~45_sumout\ & ( \Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[194]~104_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_6~45_sumout\ & ( \Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[194]~104_combout\ ) ) ) # ( \Div0|auto_generated|divider|divider|op_6~45_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(13)) # (\Div0|auto_generated|divider|divider|StageOut[194]~104_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~45_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(13) & \Div0|auto_generated|divider|divider|StageOut[194]~104_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[194]~104_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[211]~105_combout\);

-- Location: MLABCELL_X3_Y13_N15
\Div0|auto_generated|divider|divider|StageOut[210]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[210]~108_combout\ = ( \Div0|auto_generated|divider|divider|op_6~49_sumout\ & ( \Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[193]~107_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_6~49_sumout\ & ( \Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[193]~107_combout\ ) ) ) # ( \Div0|auto_generated|divider|divider|op_6~49_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(13)) # (\Div0|auto_generated|divider|divider|StageOut[193]~107_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~49_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(13) & \Div0|auto_generated|divider|divider|StageOut[193]~107_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~107_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[210]~108_combout\);

-- Location: LABCELL_X4_Y13_N21
\Div0|auto_generated|divider|divider|StageOut[209]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[209]~110_combout\ = ( \Div0|auto_generated|divider|divider|op_6~53_sumout\ & ( \Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[192]~109_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_6~53_sumout\ & ( \Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[192]~109_combout\ ) ) ) # ( \Div0|auto_generated|divider|divider|op_6~53_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(13)) # (\Div0|auto_generated|divider|divider|StageOut[192]~109_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~53_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\Div0|auto_generated|divider|divider|sel\(13) & \Div0|auto_generated|divider|divider|StageOut[192]~109_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[192]~109_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_6~53_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[209]~110_combout\);

-- Location: LABCELL_X4_Y13_N12
\Div0|auto_generated|divider|divider|StageOut[208]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[208]~111_combout\ = ( \Div0|auto_generated|divider|divider|op_6~57_sumout\ & ( \Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_6~57_sumout\ & ( \Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) ) ) # ( \Div0|auto_generated|divider|divider|op_6~57_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|sel\(13)) # (\Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~57_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ & \Div0|auto_generated|divider|divider|sel\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_6~57_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[208]~111_combout\);

-- Location: LABCELL_X4_Y12_N18
\Div0|auto_generated|divider|divider|op_8~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~70_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_8~70_cout\);

-- Location: LABCELL_X4_Y12_N21
\Div0|auto_generated|divider|divider|op_8~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~66_cout\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ ) + ( !\Div0|auto_generated|divider|my_abs_den|op_1~61_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_8~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~61_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_8~70_cout\,
	cout => \Div0|auto_generated|divider|divider|op_8~66_cout\);

-- Location: LABCELL_X4_Y12_N24
\Div0|auto_generated|divider|divider|op_8~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~62_cout\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & 
-- (\Div0|auto_generated|divider|divider|op_7~61_sumout\)) # (\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & ((\Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\))))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\)))) ) + ( \Div0|auto_generated|divider|divider|op_8~66_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101111000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~13_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_7~61_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~5_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_8~66_cout\,
	cout => \Div0|auto_generated|divider|divider|op_8~62_cout\);

-- Location: LABCELL_X4_Y12_N27
\Div0|auto_generated|divider|divider|op_8~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~58_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & (\Div0|auto_generated|divider|divider|op_7~57_sumout\)) # 
-- (\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[208]~111_combout\))))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[208]~111_combout\)))) ) + ( !\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_8~62_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~13_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_7~57_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[208]~111_combout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~1_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_8~62_cout\,
	cout => \Div0|auto_generated|divider|divider|op_8~58_cout\);

-- Location: LABCELL_X4_Y12_N30
\Div0|auto_generated|divider|divider|op_8~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~54_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & ((\Div0|auto_generated|divider|divider|op_7~53_sumout\))) # 
-- (\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[209]~110_combout\)))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[209]~110_combout\)))) 
-- ) + ( !\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_8~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~13_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~110_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_7~53_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~57_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_8~58_cout\,
	cout => \Div0|auto_generated|divider|divider|op_8~54_cout\);

-- Location: LABCELL_X4_Y12_N33
\Div0|auto_generated|divider|divider|op_8~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~50_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & ((\Div0|auto_generated|divider|divider|op_7~49_sumout\))) # 
-- (\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[210]~108_combout\)))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[210]~108_combout\)))) 
-- ) + ( !\Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_8~54_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~13_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[210]~108_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_7~49_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_8~54_cout\,
	cout => \Div0|auto_generated|divider|divider|op_8~50_cout\);

-- Location: LABCELL_X4_Y12_N36
\Div0|auto_generated|divider|divider|op_8~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~46_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & ((\Div0|auto_generated|divider|divider|op_7~45_sumout\))) # 
-- (\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[211]~105_combout\)))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[211]~105_combout\)))) 
-- ) + ( !\Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_8~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~13_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~105_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~49_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_8~50_cout\,
	cout => \Div0|auto_generated|divider|divider|op_8~46_cout\);

-- Location: LABCELL_X4_Y12_N39
\Div0|auto_generated|divider|divider|op_8~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~42_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & ((\Div0|auto_generated|divider|divider|op_7~41_sumout\))) # 
-- (\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[212]~101_combout\)))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[212]~101_combout\)))) 
-- ) + ( !\Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_8~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~13_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[212]~101_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~45_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_8~46_cout\,
	cout => \Div0|auto_generated|divider|divider|op_8~42_cout\);

-- Location: LABCELL_X4_Y12_N42
\Div0|auto_generated|divider|divider|op_8~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~38_cout\ = CARRY(( !\Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\ ) + ( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & 
-- ((\Div0|auto_generated|divider|divider|op_7~37_sumout\))) # (\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[213]~96_combout\)))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[213]~96_combout\)))) ) + ( \Div0|auto_generated|divider|divider|op_8~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110000111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~13_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~96_combout\,
	datad => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~41_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_8~42_cout\,
	cout => \Div0|auto_generated|divider|divider|op_8~38_cout\);

-- Location: LABCELL_X4_Y12_N45
\Div0|auto_generated|divider|divider|op_8~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~34_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & ((\Div0|auto_generated|divider|divider|op_7~33_sumout\))) # 
-- (\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[214]~90_combout\)))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[214]~90_combout\)))) ) 
-- + ( !\Div0|auto_generated|divider|my_abs_den|op_1~37_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_8~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~13_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[214]~90_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_8~38_cout\,
	cout => \Div0|auto_generated|divider|divider|op_8~34_cout\);

-- Location: LABCELL_X4_Y12_N48
\Div0|auto_generated|divider|divider|op_8~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~30_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & ((\Div0|auto_generated|divider|divider|op_7~29_sumout\))) # 
-- (\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[215]~83_combout\)))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[215]~83_combout\)))) ) 
-- + ( !\Div0|auto_generated|divider|my_abs_den|op_1~33_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_8~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~13_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[215]~83_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~33_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_8~34_cout\,
	cout => \Div0|auto_generated|divider|divider|op_8~30_cout\);

-- Location: LABCELL_X4_Y12_N51
\Div0|auto_generated|divider|divider|op_8~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~26_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & ((\Div0|auto_generated|divider|divider|op_7~25_sumout\))) # 
-- (\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[216]~75_combout\)))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[216]~75_combout\)))) ) 
-- + ( !\Div0|auto_generated|divider|my_abs_den|op_1~29_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_8~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~13_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~75_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_8~30_cout\,
	cout => \Div0|auto_generated|divider|divider|op_8~26_cout\);

-- Location: LABCELL_X4_Y12_N54
\Div0|auto_generated|divider|divider|op_8~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~22_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & ((\Div0|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[217]~66_combout\)))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[217]~66_combout\)))) ) 
-- + ( !\Div0|auto_generated|divider|my_abs_den|op_1~25_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_8~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~13_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[217]~66_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_8~26_cout\,
	cout => \Div0|auto_generated|divider|divider|op_8~22_cout\);

-- Location: LABCELL_X4_Y12_N57
\Div0|auto_generated|divider|divider|op_8~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~18_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & ((\Div0|auto_generated|divider|divider|op_7~17_sumout\))) # 
-- (\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[218]~56_combout\)))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[218]~56_combout\)))) ) 
-- + ( !\Div0|auto_generated|divider|my_abs_den|op_1~21_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_8~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~13_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~56_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_8~22_cout\,
	cout => \Div0|auto_generated|divider|divider|op_8~18_cout\);

-- Location: LABCELL_X4_Y11_N0
\Div0|auto_generated|divider|divider|op_8~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~14_cout\ = CARRY(( (!\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_7~13_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[219]~45_combout\)))) # (\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[219]~45_combout\)))) ) 
-- + ( !\Div0|auto_generated|divider|my_abs_den|op_1~17_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_8~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~13_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[219]~45_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_8~18_cout\,
	cout => \Div0|auto_generated|divider|divider|op_8~14_cout\);

-- Location: LABCELL_X4_Y11_N3
\Div0|auto_generated|divider|divider|op_8~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~10_cout\ = CARRY(( (!\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_7~9_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[220]~33_combout\)))) # (\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[220]~33_combout\)))) ) 
-- + ( !\Div0|auto_generated|divider|my_abs_den|op_1~9_sumout\ ) + ( \Div0|auto_generated|divider|divider|op_8~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~13_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~33_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_8~14_cout\,
	cout => \Div0|auto_generated|divider|divider|op_8~10_cout\);

-- Location: LABCELL_X4_Y11_N6
\Div0|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|selnose\(238) & (\Div0|auto_generated|divider|divider|op_7~5_sumout\)) # (\Div0|auto_generated|divider|divider|selnose\(238) & 
-- (((\Div0|auto_generated|divider|divider|StageOut[221]~20_combout\) # (\Div0|auto_generated|divider|divider|StageOut[221]~19_combout\)))) ) + ( !\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\ ) + ( 
-- \Div0|auto_generated|divider|divider|op_8~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[221]~19_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_selnose\(238),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[221]~20_combout\,
	dataf => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_8~10_cout\,
	cout => \Div0|auto_generated|divider|divider|op_8~6_cout\);

-- Location: LABCELL_X4_Y11_N9
\Div0|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X4_Y9_N30
\Div0|auto_generated|divider|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~37_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_8~1_sumout\ ) + ( VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|op_1~38\ = CARRY(( \Div0|auto_generated|divider|divider|op_8~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	cin => GND,
	sumout => \Div0|auto_generated|divider|op_1~37_sumout\,
	cout => \Div0|auto_generated|divider|op_1~38\);

-- Location: LABCELL_X4_Y9_N33
\Div0|auto_generated|divider|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~21_sumout\ = SUM(( (\Div0|auto_generated|divider|divider|op_7~1_sumout\) # (\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~38\ ))
-- \Div0|auto_generated|divider|op_1~22\ = CARRY(( (\Div0|auto_generated|divider|divider|op_7~1_sumout\) # (\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~13_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~38\,
	sumout => \Div0|auto_generated|divider|op_1~21_sumout\,
	cout => \Div0|auto_generated|divider|op_1~22\);

-- Location: LABCELL_X4_Y9_N36
\Div0|auto_generated|divider|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~5_sumout\ = SUM(( ((\Div0|auto_generated|divider|divider|op_6~1_sumout\) # (\Div0|auto_generated|divider|my_abs_den|op_1~9_sumout\)) # (\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\) ) + ( GND ) + ( 
-- \Div0|auto_generated|divider|op_1~22\ ))
-- \Div0|auto_generated|divider|op_1~6\ = CARRY(( ((\Div0|auto_generated|divider|divider|op_6~1_sumout\) # (\Div0|auto_generated|divider|my_abs_den|op_1~9_sumout\)) # (\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\) ) + ( GND ) + ( 
-- \Div0|auto_generated|divider|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~13_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~22\,
	sumout => \Div0|auto_generated|divider|op_1~5_sumout\,
	cout => \Div0|auto_generated|divider|op_1~6\);

-- Location: LABCELL_X4_Y9_N39
\Div0|auto_generated|divider|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~9_sumout\ = SUM(( (((\Div0|auto_generated|divider|divider|op_5~1_sumout\) # (\Div0|auto_generated|divider|my_abs_den|op_1~17_sumout\)) # (\Div0|auto_generated|divider|my_abs_den|op_1~9_sumout\)) # 
-- (\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~6\ ))
-- \Div0|auto_generated|divider|op_1~10\ = CARRY(( (((\Div0|auto_generated|divider|divider|op_5~1_sumout\) # (\Div0|auto_generated|divider|my_abs_den|op_1~17_sumout\)) # (\Div0|auto_generated|divider|my_abs_den|op_1~9_sumout\)) # 
-- (\Div0|auto_generated|divider|my_abs_den|op_1~13_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~13_sumout\,
	datab => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~9_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~6\,
	sumout => \Div0|auto_generated|divider|op_1~9_sumout\,
	cout => \Div0|auto_generated|divider|op_1~10\);

-- Location: LABCELL_X4_Y9_N42
\Div0|auto_generated|divider|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~41_sumout\ = SUM(( GND ) + ( ((\Div0|auto_generated|divider|divider|sel\(12)) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\)) # (\Div0|auto_generated|divider|my_abs_den|op_1~21_sumout\) ) + ( 
-- \Div0|auto_generated|divider|op_1~10\ ))
-- \Div0|auto_generated|divider|op_1~42\ = CARRY(( GND ) + ( ((\Div0|auto_generated|divider|divider|sel\(12)) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\)) # (\Div0|auto_generated|divider|my_abs_den|op_1~21_sumout\) ) + ( 
-- \Div0|auto_generated|divider|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~21_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_sel\(12),
	cin => \Div0|auto_generated|divider|op_1~10\,
	sumout => \Div0|auto_generated|divider|op_1~41_sumout\,
	cout => \Div0|auto_generated|divider|op_1~42\);

-- Location: LABCELL_X4_Y9_N45
\Div0|auto_generated|divider|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~25_sumout\ = SUM(( ((\Div0|auto_generated|divider|divider|sel\(11)) # (\Div0|auto_generated|divider|divider|op_3~1_sumout\)) # (\Div0|auto_generated|divider|my_abs_den|op_1~25_sumout\) ) + ( GND ) + ( 
-- \Div0|auto_generated|divider|op_1~42\ ))
-- \Div0|auto_generated|divider|op_1~26\ = CARRY(( ((\Div0|auto_generated|divider|divider|sel\(11)) # (\Div0|auto_generated|divider|divider|op_3~1_sumout\)) # (\Div0|auto_generated|divider|my_abs_den|op_1~25_sumout\) ) + ( GND ) + ( 
-- \Div0|auto_generated|divider|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~25_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	cin => \Div0|auto_generated|divider|op_1~42\,
	sumout => \Div0|auto_generated|divider|op_1~25_sumout\,
	cout => \Div0|auto_generated|divider|op_1~26\);

-- Location: MLABCELL_X3_Y7_N30
\Mux95~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux95~4_combout\ = ( \Div0|auto_generated|divider|divider|selnose\(170) & ( \Div0|auto_generated|divider|op_1~25_sumout\ & ( (!\micro_inst[14]~input_o\ & ((!\Mux95~7_combout\ & (\Add1~25_sumout\)) # (\Mux95~7_combout\ & 
-- ((\Div0|auto_generated|divider|diff_signs~combout\))))) # (\micro_inst[14]~input_o\ & (((\Mux95~7_combout\)))) ) ) ) # ( !\Div0|auto_generated|divider|divider|selnose\(170) & ( \Div0|auto_generated|divider|op_1~25_sumout\ & ( ((\Add1~25_sumout\ & 
-- !\micro_inst[14]~input_o\)) # (\Mux95~7_combout\) ) ) ) # ( \Div0|auto_generated|divider|divider|selnose\(170) & ( !\Div0|auto_generated|divider|op_1~25_sumout\ & ( (!\micro_inst[14]~input_o\ & (\Add1~25_sumout\ & !\Mux95~7_combout\)) # 
-- (\micro_inst[14]~input_o\ & ((\Mux95~7_combout\))) ) ) ) # ( !\Div0|auto_generated|divider|divider|selnose\(170) & ( !\Div0|auto_generated|divider|op_1~25_sumout\ & ( (!\micro_inst[14]~input_o\ & ((!\Mux95~7_combout\ & (\Add1~25_sumout\)) # 
-- (\Mux95~7_combout\ & ((!\Div0|auto_generated|divider|diff_signs~combout\))))) # (\micro_inst[14]~input_o\ & (((\Mux95~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111101000011010000110100001101001111010011110100001101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~25_sumout\,
	datab => \ALT_INV_micro_inst[14]~input_o\,
	datac => \ALT_INV_Mux95~7_combout\,
	datad => \Div0|auto_generated|divider|ALT_INV_diff_signs~combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_selnose\(170),
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~25_sumout\,
	combout => \Mux95~4_combout\);

-- Location: MLABCELL_X3_Y7_N9
\Mux95~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux95~6_combout\ = ( \Mux95~4_combout\ & ( (!\micro_inst[17]~input_o\ & (((!\Mux95~5_combout\)) # (\micro_inst[16]~input_o\))) # (\micro_inst[17]~input_o\ & (((\Mux95~3_combout\)))) ) ) # ( !\Mux95~4_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- (!\micro_inst[16]~input_o\ & (!\Mux95~5_combout\))) # (\micro_inst[17]~input_o\ & (((\Mux95~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011010101100000001101010110100010111101111010001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[17]~input_o\,
	datab => \ALT_INV_micro_inst[16]~input_o\,
	datac => \ALT_INV_Mux95~5_combout\,
	datad => \ALT_INV_Mux95~3_combout\,
	dataf => \ALT_INV_Mux95~4_combout\,
	combout => \Mux95~6_combout\);

-- Location: FF_X3_Y7_N11
\Maths:solution[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux95~6_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:solution[5]~q\);

-- Location: MLABCELL_X6_Y6_N42
\Mux100~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux100~1_combout\ = ( \Bbus[1]~_Duplicate_1_q\ & ( \LessThan2~2_combout\ & ( (!\Bbus[15]~_Duplicate_1_q\ & \micro_inst[14]~input_o\) ) ) ) # ( !\Bbus[1]~_Duplicate_1_q\ & ( \LessThan2~2_combout\ & ( (!\Bbus[15]~_Duplicate_1_q\ & (\micro_inst[14]~input_o\ 
-- & ((!\ShiftRight0~0_combout\) # (\Bbus[14]~_Duplicate_1_q\)))) ) ) ) # ( \Bbus[1]~_Duplicate_1_q\ & ( !\LessThan2~2_combout\ & ( (!\Bbus[15]~_Duplicate_1_q\ & \micro_inst[14]~input_o\) ) ) ) # ( !\Bbus[1]~_Duplicate_1_q\ & ( !\LessThan2~2_combout\ & ( 
-- (!\Bbus[15]~_Duplicate_1_q\ & \micro_inst[14]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110001000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[14]~_Duplicate_1_q\,
	datab => \ALT_INV_Bbus[15]~_Duplicate_1_q\,
	datac => \ALT_INV_ShiftRight0~0_combout\,
	datad => \ALT_INV_micro_inst[14]~input_o\,
	datae => \ALT_INV_Bbus[1]~_Duplicate_1_q\,
	dataf => \ALT_INV_LessThan2~2_combout\,
	combout => \Mux100~1_combout\);

-- Location: MLABCELL_X3_Y7_N12
\Mux95~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux95~2_combout\ = ( \Mux100~1_combout\ & ( \Bbus[5]~_Duplicate_1_q\ & ( (!\Mux100~0_combout\ & (\Mult1~13\)) # (\Mux100~0_combout\ & ((\Maths:solution[5]~q\))) ) ) ) # ( !\Mux100~1_combout\ & ( \Bbus[5]~_Duplicate_1_q\ & ( (\Mux100~0_combout\ & 
-- \Abus[5]~_Duplicate_3_q\) ) ) ) # ( \Mux100~1_combout\ & ( !\Bbus[5]~_Duplicate_1_q\ & ( (!\Mux100~0_combout\ & (\Mult1~13\)) # (\Mux100~0_combout\ & ((\Maths:solution[5]~q\))) ) ) ) # ( !\Mux100~1_combout\ & ( !\Bbus[5]~_Duplicate_1_q\ & ( 
-- (!\Mux100~0_combout\) # (\Abus[5]~_Duplicate_3_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111010001000111011100000011000000110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult1~13\,
	datab => \ALT_INV_Mux100~0_combout\,
	datac => \ALT_INV_Abus[5]~_Duplicate_3_q\,
	datad => \ALT_INV_Maths:solution[5]~q\,
	datae => \ALT_INV_Mux100~1_combout\,
	dataf => \ALT_INV_Bbus[5]~_Duplicate_1_q\,
	combout => \Mux95~2_combout\);

-- Location: MLABCELL_X6_Y7_N9
\Mux79~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux79~0_combout\ = ( \Bbus[3]~_Duplicate_1_q\ & ( \Bbus[0]~_Duplicate_1_q\ & ( (!\Bbus[1]~_Duplicate_1_q\ & ((\Bbus[2]~_Duplicate_1_q\))) # (\Bbus[1]~_Duplicate_1_q\ & (\Bbus[4]~_Duplicate_1_q\)) ) ) ) # ( !\Bbus[3]~_Duplicate_1_q\ & ( 
-- \Bbus[0]~_Duplicate_1_q\ & ( ((!\Bbus[4]~_Duplicate_1_q\ & !\Bbus[2]~_Duplicate_1_q\)) # (\Bbus[1]~_Duplicate_1_q\) ) ) ) # ( \Bbus[3]~_Duplicate_1_q\ & ( !\Bbus[0]~_Duplicate_1_q\ & ( (\Bbus[4]~_Duplicate_1_q\ & ((\Bbus[1]~_Duplicate_1_q\) # 
-- (\Bbus[2]~_Duplicate_1_q\))) ) ) ) # ( !\Bbus[3]~_Duplicate_1_q\ & ( !\Bbus[0]~_Duplicate_1_q\ & ( (!\Bbus[4]~_Duplicate_1_q\ & (!\Bbus[2]~_Duplicate_1_q\ & \Bbus[1]~_Duplicate_1_q\)) # (\Bbus[4]~_Duplicate_1_q\ & (\Bbus[2]~_Duplicate_1_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110011001000100010101010110001000111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[4]~_Duplicate_1_q\,
	datab => \ALT_INV_Bbus[2]~_Duplicate_1_q\,
	datad => \ALT_INV_Bbus[1]~_Duplicate_1_q\,
	datae => \ALT_INV_Bbus[3]~_Duplicate_1_q\,
	dataf => \ALT_INV_Bbus[0]~_Duplicate_1_q\,
	combout => \Mux79~0_combout\);

-- Location: MLABCELL_X3_Y7_N18
\Mux111~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux111~0_combout\ = ( \Mux79~0_combout\ & ( \Maths:random[5]~q\ & ( ((!\micro_inst[15]~input_o\ & ((\Add2~25_sumout\))) # (\micro_inst[15]~input_o\ & (\Bbus[5]~_Duplicate_1_q\))) # (\micro_inst[14]~input_o\) ) ) ) # ( !\Mux79~0_combout\ & ( 
-- \Maths:random[5]~q\ & ( (!\micro_inst[15]~input_o\ & (!\micro_inst[14]~input_o\ & ((\Add2~25_sumout\)))) # (\micro_inst[15]~input_o\ & (((\Bbus[5]~_Duplicate_1_q\)) # (\micro_inst[14]~input_o\))) ) ) ) # ( \Mux79~0_combout\ & ( !\Maths:random[5]~q\ & ( 
-- (!\micro_inst[15]~input_o\ & (((\Add2~25_sumout\)) # (\micro_inst[14]~input_o\))) # (\micro_inst[15]~input_o\ & (!\micro_inst[14]~input_o\ & (\Bbus[5]~_Duplicate_1_q\))) ) ) ) # ( !\Mux79~0_combout\ & ( !\Maths:random[5]~q\ & ( (!\micro_inst[14]~input_o\ 
-- & ((!\micro_inst[15]~input_o\ & ((\Add2~25_sumout\))) # (\micro_inst[15]~input_o\ & (\Bbus[5]~_Duplicate_1_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[15]~input_o\,
	datab => \ALT_INV_micro_inst[14]~input_o\,
	datac => \ALT_INV_Bbus[5]~_Duplicate_1_q\,
	datad => \ALT_INV_Add2~25_sumout\,
	datae => \ALT_INV_Mux79~0_combout\,
	dataf => \ALT_INV_Maths:random[5]~q\,
	combout => \Mux111~0_combout\);

-- Location: MLABCELL_X3_Y7_N54
\Mux111~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux111~1_combout\ = ( \Mux95~1_combout\ & ( \micro_inst[16]~input_o\ & ( \Mux111~0_combout\ ) ) ) # ( !\Mux95~1_combout\ & ( \micro_inst[16]~input_o\ & ( \Mux111~0_combout\ ) ) ) # ( \Mux95~1_combout\ & ( !\micro_inst[16]~input_o\ & ( 
-- (!\micro_inst[15]~input_o\) # (\Mux95~2_combout\) ) ) ) # ( !\Mux95~1_combout\ & ( !\micro_inst[16]~input_o\ & ( (\micro_inst[15]~input_o\ & \Mux95~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[15]~input_o\,
	datab => \ALT_INV_Mux95~2_combout\,
	datac => \ALT_INV_Mux111~0_combout\,
	datae => \ALT_INV_Mux95~1_combout\,
	dataf => \ALT_INV_micro_inst[16]~input_o\,
	combout => \Mux111~1_combout\);

-- Location: MLABCELL_X3_Y7_N0
\Mux111~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux111~2_combout\ = ( \Mux95~4_combout\ & ( (!\micro_inst[17]~input_o\ & (((!\Mux95~5_combout\)) # (\micro_inst[16]~input_o\))) # (\micro_inst[17]~input_o\ & (((\Mux111~1_combout\)))) ) ) # ( !\Mux95~4_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- (!\micro_inst[16]~input_o\ & (!\Mux95~5_combout\))) # (\micro_inst[17]~input_o\ & (((\Mux111~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011010101100000001101010110100010111101111010001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[17]~input_o\,
	datab => \ALT_INV_micro_inst[16]~input_o\,
	datac => \ALT_INV_Mux95~5_combout\,
	datad => \ALT_INV_Mux111~1_combout\,
	dataf => \ALT_INV_Mux95~4_combout\,
	combout => \Mux111~2_combout\);

-- Location: FF_X3_Y7_N1
\ALUout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux111~2_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ALUout(5));

-- Location: MLABCELL_X15_Y5_N51
\Cbusi~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Cbusi~5_combout\ = ( ALUout(5) & ( (!\micro_inst[19]~input_o\ & ((!\micro_inst[18]~input_o\) # ((\CMUX:Cbusi[5]~q\)))) # (\micro_inst[19]~input_o\ & (((\mmI[5]~input_o\)))) ) ) # ( !ALUout(5) & ( (!\micro_inst[19]~input_o\ & (\micro_inst[18]~input_o\ & 
-- ((\CMUX:Cbusi[5]~q\)))) # (\micro_inst[19]~input_o\ & (((\mmI[5]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[18]~input_o\,
	datab => \ALT_INV_micro_inst[19]~input_o\,
	datac => \ALT_INV_mmI[5]~input_o\,
	datad => \ALT_INV_CMUX:Cbusi[5]~q\,
	dataf => ALT_INV_ALUout(5),
	combout => \Cbusi~5_combout\);

-- Location: FF_X15_Y4_N8
\reg[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~5_combout\,
	sload => VCC,
	ena => \reg[31][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[31][5]~q\);

-- Location: FF_X21_Y4_N8
\instr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \reg[31][5]~q\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => instr(5));

-- Location: MLABCELL_X25_Y4_N45
\Mux41~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~1_combout\ = ( \reg[17][6]~q\ & ( \statusD~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[17][6]~q\,
	combout => \Mux41~1_combout\);

-- Location: MLABCELL_X21_Y3_N45
\Mux41~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~2_combout\ = ( \statusD~input_o\ & ( \reg[18][6]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[18][6]~q\ & ( \reg[2][6]~q\ ) ) ) # ( !\statusD~input_o\ & ( !\reg[18][6]~q\ & ( \reg[2][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[2][6]~q\,
	datae => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[18][6]~q\,
	combout => \Mux41~2_combout\);

-- Location: MLABCELL_X21_Y3_N33
\Mux41~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~3_combout\ = ( \reg[3][6]~q\ & ( (!\statusD~input_o\) # (\reg[19][6]~q\) ) ) # ( !\reg[3][6]~q\ & ( (\statusD~input_o\ & \reg[19][6]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[19][6]~q\,
	dataf => \ALT_INV_reg[3][6]~q\,
	combout => \Mux41~3_combout\);

-- Location: MLABCELL_X21_Y3_N30
\Mux41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~0_combout\ = ( \reg[16][6]~q\ & ( \statusD~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[16][6]~q\,
	combout => \Mux41~0_combout\);

-- Location: MLABCELL_X21_Y3_N18
\Bbus~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~71_combout\ = ( instr(0) & ( instr(1) & ( \Mux41~3_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux41~2_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux41~1_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux41~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux41~1_combout\,
	datab => \ALT_INV_Mux41~2_combout\,
	datac => \ALT_INV_Mux41~3_combout\,
	datad => \ALT_INV_Mux41~0_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Bbus~71_combout\);

-- Location: LABCELL_X23_Y4_N57
\Mux41~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~14_combout\ = ( \reg[14][6]~q\ & ( \statusD~input_o\ & ( \reg[30][6]~q\ ) ) ) # ( !\reg[14][6]~q\ & ( \statusD~input_o\ & ( \reg[30][6]~q\ ) ) ) # ( \reg[14][6]~q\ & ( !\statusD~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[30][6]~q\,
	datae => \ALT_INV_reg[14][6]~q\,
	dataf => \ALT_INV_statusD~input_o\,
	combout => \Mux41~14_combout\);

-- Location: LABCELL_X24_Y4_N21
\Mux41~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~12_combout\ = (!\statusD~input_o\ & ((\reg[12][6]~q\))) # (\statusD~input_o\ & (\reg[28][6]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datab => \ALT_INV_reg[28][6]~q\,
	datac => \ALT_INV_reg[12][6]~q\,
	combout => \Mux41~12_combout\);

-- Location: MLABCELL_X25_Y4_N9
\Mux41~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~13_combout\ = ( \reg[29][6]~q\ & ( \statusD~input_o\ ) ) # ( \reg[29][6]~q\ & ( !\statusD~input_o\ & ( \reg[13][6]~q\ ) ) ) # ( !\reg[29][6]~q\ & ( !\statusD~input_o\ & ( \reg[13][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[13][6]~q\,
	datae => \ALT_INV_reg[29][6]~q\,
	dataf => \ALT_INV_statusD~input_o\,
	combout => \Mux41~13_combout\);

-- Location: LABCELL_X22_Y4_N9
\Mux41~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~15_combout\ = ( \statusD~input_o\ & ( \reg[31][6]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[15][6]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[15][6]~q\,
	datad => \ALT_INV_reg[31][6]~q\,
	datae => \ALT_INV_statusD~input_o\,
	combout => \Mux41~15_combout\);

-- Location: LABCELL_X22_Y4_N12
\Bbus~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~74_combout\ = ( instr(0) & ( instr(1) & ( \Mux41~15_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux41~14_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux41~13_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux41~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux41~14_combout\,
	datab => \ALT_INV_Mux41~12_combout\,
	datac => \ALT_INV_Mux41~13_combout\,
	datad => \ALT_INV_Mux41~15_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Bbus~74_combout\);

-- Location: LABCELL_X24_Y5_N48
\Mux41~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~6_combout\ = ( \reg[6][6]~q\ & ( (!\statusD~input_o\) # (\reg[22][6]~q\) ) ) # ( !\reg[6][6]~q\ & ( (\statusD~input_o\ & \reg[22][6]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[22][6]~q\,
	dataf => \ALT_INV_reg[6][6]~q\,
	combout => \Mux41~6_combout\);

-- Location: LABCELL_X23_Y4_N12
\Mux41~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~5_combout\ = ( \reg[5][6]~q\ & ( (!\statusD~input_o\) # (\reg[21][6]~q\) ) ) # ( !\reg[5][6]~q\ & ( (\statusD~input_o\ & \reg[21][6]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[21][6]~q\,
	datae => \ALT_INV_reg[5][6]~q\,
	combout => \Mux41~5_combout\);

-- Location: LABCELL_X24_Y4_N30
\Mux41~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~7_combout\ = (!\statusD~input_o\ & (\reg[7][6]~q\)) # (\statusD~input_o\ & ((\reg[23][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[7][6]~q\,
	datad => \ALT_INV_reg[23][6]~q\,
	combout => \Mux41~7_combout\);

-- Location: LABCELL_X24_Y2_N3
\Mux41~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~4_combout\ = ( \reg[20][6]~q\ & ( (\reg[4][6]~q\) # (\statusD~input_o\) ) ) # ( !\reg[20][6]~q\ & ( (!\statusD~input_o\ & \reg[4][6]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[4][6]~q\,
	dataf => \ALT_INV_reg[20][6]~q\,
	combout => \Mux41~4_combout\);

-- Location: LABCELL_X23_Y4_N42
\Bbus~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~72_combout\ = ( instr(0) & ( instr(1) & ( \Mux41~7_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux41~6_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux41~5_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux41~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux41~6_combout\,
	datab => \ALT_INV_Mux41~5_combout\,
	datac => \ALT_INV_Mux41~7_combout\,
	datad => \ALT_INV_Mux41~4_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Bbus~72_combout\);

-- Location: MLABCELL_X25_Y4_N48
\Mux41~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~9_combout\ = ( \reg[9][6]~q\ & ( \statusD~input_o\ & ( \reg[25][6]~q\ ) ) ) # ( !\reg[9][6]~q\ & ( \statusD~input_o\ & ( \reg[25][6]~q\ ) ) ) # ( \reg[9][6]~q\ & ( !\statusD~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[25][6]~q\,
	datae => \ALT_INV_reg[9][6]~q\,
	dataf => \ALT_INV_statusD~input_o\,
	combout => \Mux41~9_combout\);

-- Location: LABCELL_X23_Y5_N3
\Mux41~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~8_combout\ = ( \reg[8][6]~q\ & ( (!\statusD~input_o\) # (\reg[24][6]~q\) ) ) # ( !\reg[8][6]~q\ & ( (\reg[24][6]~q\ & \statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[24][6]~q\,
	datac => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[8][6]~q\,
	combout => \Mux41~8_combout\);

-- Location: LABCELL_X24_Y4_N33
\Mux41~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~11_combout\ = ( \reg[11][6]~q\ & ( (!\statusD~input_o\) # (\reg[27][6]~q\) ) ) # ( !\reg[11][6]~q\ & ( (\statusD~input_o\ & \reg[27][6]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[27][6]~q\,
	dataf => \ALT_INV_reg[11][6]~q\,
	combout => \Mux41~11_combout\);

-- Location: LABCELL_X22_Y4_N54
\Mux41~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~10_combout\ = ( \statusD~input_o\ & ( \reg[10][6]~q\ & ( \reg[26][6]~q\ ) ) ) # ( !\statusD~input_o\ & ( \reg[10][6]~q\ ) ) # ( \statusD~input_o\ & ( !\reg[10][6]~q\ & ( \reg[26][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[26][6]~q\,
	datae => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[10][6]~q\,
	combout => \Mux41~10_combout\);

-- Location: LABCELL_X22_Y4_N39
\Bbus~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~73_combout\ = ( instr(0) & ( instr(1) & ( \Mux41~11_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux41~10_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux41~9_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux41~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux41~9_combout\,
	datab => \ALT_INV_Mux41~8_combout\,
	datac => \ALT_INV_Mux41~11_combout\,
	datad => \ALT_INV_Mux41~10_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Bbus~73_combout\);

-- Location: LABCELL_X22_Y4_N0
\Bbus~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~75_combout\ = ( \Bbus~72_combout\ & ( \Bbus~73_combout\ & ( (!instr(2) & (((instr(3))) # (\Bbus~71_combout\))) # (instr(2) & (((!instr(3)) # (\Bbus~74_combout\)))) ) ) ) # ( !\Bbus~72_combout\ & ( \Bbus~73_combout\ & ( (!instr(2) & (((instr(3))) # 
-- (\Bbus~71_combout\))) # (instr(2) & (((\Bbus~74_combout\ & instr(3))))) ) ) ) # ( \Bbus~72_combout\ & ( !\Bbus~73_combout\ & ( (!instr(2) & (\Bbus~71_combout\ & ((!instr(3))))) # (instr(2) & (((!instr(3)) # (\Bbus~74_combout\)))) ) ) ) # ( 
-- !\Bbus~72_combout\ & ( !\Bbus~73_combout\ & ( (!instr(2) & (\Bbus~71_combout\ & ((!instr(3))))) # (instr(2) & (((\Bbus~74_combout\ & instr(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010111110000001101010000111100110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~71_combout\,
	datab => \ALT_INV_Bbus~74_combout\,
	datac => ALT_INV_instr(2),
	datad => ALT_INV_instr(3),
	datae => \ALT_INV_Bbus~72_combout\,
	dataf => \ALT_INV_Bbus~73_combout\,
	combout => \Bbus~75_combout\);

-- Location: MLABCELL_X21_Y4_N6
\Bbus~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~78_combout\ = ( instr(5) & ( \Bbus~75_combout\ & ( (!\Bbus[7]~77_combout\ & (((!\Bbus[7]~76_combout\) # (instr(6))))) # (\Bbus[7]~77_combout\ & (((\Bbus[7]~76_combout\)) # (instr(4)))) ) ) ) # ( !instr(5) & ( \Bbus~75_combout\ & ( 
-- (!\Bbus[7]~77_combout\ & (((!\Bbus[7]~76_combout\) # (instr(6))))) # (\Bbus[7]~77_combout\ & (instr(4) & (!\Bbus[7]~76_combout\))) ) ) ) # ( instr(5) & ( !\Bbus~75_combout\ & ( (!\Bbus[7]~77_combout\ & (((\Bbus[7]~76_combout\ & instr(6))))) # 
-- (\Bbus[7]~77_combout\ & (((\Bbus[7]~76_combout\)) # (instr(4)))) ) ) ) # ( !instr(5) & ( !\Bbus~75_combout\ & ( (!\Bbus[7]~77_combout\ & (((\Bbus[7]~76_combout\ & instr(6))))) # (\Bbus[7]~77_combout\ & (instr(4) & (!\Bbus[7]~76_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[7]~77_combout\,
	datab => ALT_INV_instr(4),
	datac => \ALT_INV_Bbus[7]~76_combout\,
	datad => ALT_INV_instr(6),
	datae => ALT_INV_instr(5),
	dataf => \ALT_INV_Bbus~75_combout\,
	combout => \Bbus~78_combout\);

-- Location: LABCELL_X23_Y5_N45
\Bbus~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~90_combout\ = ( \Bbus~80_combout\ & ( \Bbus~78_combout\ & ( ((\micro_inst[21]~input_o\) # (\Bbus[7]~79_combout\)) # (\Bbus~89_combout\) ) ) ) # ( !\Bbus~80_combout\ & ( \Bbus~78_combout\ & ( ((\Bbus~89_combout\ & !\Bbus[7]~79_combout\)) # 
-- (\micro_inst[21]~input_o\) ) ) ) # ( \Bbus~80_combout\ & ( !\Bbus~78_combout\ & ( (!\micro_inst[21]~input_o\ & ((\Bbus[7]~79_combout\) # (\Bbus~89_combout\))) ) ) ) # ( !\Bbus~80_combout\ & ( !\Bbus~78_combout\ & ( (\Bbus~89_combout\ & 
-- (!\Bbus[7]~79_combout\ & !\micro_inst[21]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000011100000111000001001111010011110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~89_combout\,
	datab => \ALT_INV_Bbus[7]~79_combout\,
	datac => \ALT_INV_micro_inst[21]~input_o\,
	datae => \ALT_INV_Bbus~80_combout\,
	dataf => \ALT_INV_Bbus~78_combout\,
	combout => \Bbus~90_combout\);

-- Location: FF_X3_Y8_N20
\Bbus[6]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bbus~90_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bbus[6]~_Duplicate_1_q\);

-- Location: LABCELL_X7_Y8_N18
\Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~53_sumout\ = SUM(( !\Bbus[6]~_Duplicate_1_q\ $ (\Abus[6]~_Duplicate_3_q\) ) + ( \Add2~27\ ) + ( \Add2~26\ ))
-- \Add2~54\ = CARRY(( !\Bbus[6]~_Duplicate_1_q\ $ (\Abus[6]~_Duplicate_3_q\) ) + ( \Add2~27\ ) + ( \Add2~26\ ))
-- \Add2~55\ = SHARE((!\Bbus[6]~_Duplicate_1_q\ & \Abus[6]~_Duplicate_3_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Bbus[6]~_Duplicate_1_q\,
	datad => \ALT_INV_Abus[6]~_Duplicate_3_q\,
	cin => \Add2~26\,
	sharein => \Add2~27\,
	sumout => \Add2~53_sumout\,
	cout => \Add2~54\,
	shareout => \Add2~55\);

-- Location: MLABCELL_X6_Y8_N6
\Mux110~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux110~0_combout\ = ( \micro_inst[15]~input_o\ & ( \Bbus[6]~_Duplicate_1_q\ & ( (!\Maths:random[6]~q\) # (!\micro_inst[14]~input_o\) ) ) ) # ( !\micro_inst[15]~input_o\ & ( \Bbus[6]~_Duplicate_1_q\ & ( (!\micro_inst[14]~input_o\ & ((\Add2~53_sumout\))) # 
-- (\micro_inst[14]~input_o\ & (\Mux78~0_combout\)) ) ) ) # ( \micro_inst[15]~input_o\ & ( !\Bbus[6]~_Duplicate_1_q\ & ( (!\Maths:random[6]~q\ & \micro_inst[14]~input_o\) ) ) ) # ( !\micro_inst[15]~input_o\ & ( !\Bbus[6]~_Duplicate_1_q\ & ( 
-- (!\micro_inst[14]~input_o\ & ((\Add2~53_sumout\))) # (\micro_inst[14]~input_o\ & (\Mux78~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000010100000101000000011111100111111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Maths:random[6]~q\,
	datab => \ALT_INV_Mux78~0_combout\,
	datac => \ALT_INV_micro_inst[14]~input_o\,
	datad => \ALT_INV_Add2~53_sumout\,
	datae => \ALT_INV_micro_inst[15]~input_o\,
	dataf => \ALT_INV_Bbus[6]~_Duplicate_1_q\,
	combout => \Mux110~0_combout\);

-- Location: LABCELL_X9_Y7_N45
\ShiftLeft0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftLeft0~12_combout\ = ( \Bbus_shift~1_combout\ & ( \Abus[3]~_Duplicate_3_q\ & ( (\Abus[4]~_Duplicate_3_q\) # (\Bbus_shift~2_combout\) ) ) ) # ( !\Bbus_shift~1_combout\ & ( \Abus[3]~_Duplicate_3_q\ & ( (!\Bbus_shift~2_combout\ & 
-- ((\Abus[6]~_Duplicate_3_q\))) # (\Bbus_shift~2_combout\ & (\Abus[5]~_Duplicate_3_q\)) ) ) ) # ( \Bbus_shift~1_combout\ & ( !\Abus[3]~_Duplicate_3_q\ & ( (!\Bbus_shift~2_combout\ & \Abus[4]~_Duplicate_3_q\) ) ) ) # ( !\Bbus_shift~1_combout\ & ( 
-- !\Abus[3]~_Duplicate_3_q\ & ( (!\Bbus_shift~2_combout\ & ((\Abus[6]~_Duplicate_3_q\))) # (\Bbus_shift~2_combout\ & (\Abus[5]~_Duplicate_3_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000011000000110000010001110111010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[5]~_Duplicate_3_q\,
	datab => \ALT_INV_Bbus_shift~2_combout\,
	datac => \ALT_INV_Abus[4]~_Duplicate_3_q\,
	datad => \ALT_INV_Abus[6]~_Duplicate_3_q\,
	datae => \ALT_INV_Bbus_shift~1_combout\,
	dataf => \ALT_INV_Abus[3]~_Duplicate_3_q\,
	combout => \ShiftLeft0~12_combout\);

-- Location: MLABCELL_X8_Y5_N6
\ShiftRight0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftRight0~2_combout\ = ( \Bbus_shift~1_combout\ & ( \Bbus_shift~2_combout\ & ( \Abus[13]~_Duplicate_3_q\ ) ) ) # ( !\Bbus_shift~1_combout\ & ( \Bbus_shift~2_combout\ & ( \Abus[11]~_Duplicate_3_q\ ) ) ) # ( \Bbus_shift~1_combout\ & ( 
-- !\Bbus_shift~2_combout\ & ( \Abus[12]~_Duplicate_3_q\ ) ) ) # ( !\Bbus_shift~1_combout\ & ( !\Bbus_shift~2_combout\ & ( \Abus[10]~_Duplicate_3_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[12]~_Duplicate_3_q\,
	datab => \ALT_INV_Abus[13]~_Duplicate_3_q\,
	datac => \ALT_INV_Abus[11]~_Duplicate_3_q\,
	datad => \ALT_INV_Abus[10]~_Duplicate_3_q\,
	datae => \ALT_INV_Bbus_shift~1_combout\,
	dataf => \ALT_INV_Bbus_shift~2_combout\,
	combout => \ShiftRight0~2_combout\);

-- Location: MLABCELL_X8_Y6_N36
\ShiftRight0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftRight0~3_combout\ = ( \Bbus_shift~2_combout\ & ( \Abus[9]~_Duplicate_3_q\ & ( (\Bbus_shift~1_combout\) # (\Abus[7]~_Duplicate_3_q\) ) ) ) # ( !\Bbus_shift~2_combout\ & ( \Abus[9]~_Duplicate_3_q\ & ( (!\Bbus_shift~1_combout\ & 
-- (\Abus[6]~_Duplicate_3_q\)) # (\Bbus_shift~1_combout\ & ((\Abus[8]~_Duplicate_3_q\))) ) ) ) # ( \Bbus_shift~2_combout\ & ( !\Abus[9]~_Duplicate_3_q\ & ( (\Abus[7]~_Duplicate_3_q\ & !\Bbus_shift~1_combout\) ) ) ) # ( !\Bbus_shift~2_combout\ & ( 
-- !\Abus[9]~_Duplicate_3_q\ & ( (!\Bbus_shift~1_combout\ & (\Abus[6]~_Duplicate_3_q\)) # (\Bbus_shift~1_combout\ & ((\Abus[8]~_Duplicate_3_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111001100110000000001010101000011110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[6]~_Duplicate_3_q\,
	datab => \ALT_INV_Abus[7]~_Duplicate_3_q\,
	datac => \ALT_INV_Abus[8]~_Duplicate_3_q\,
	datad => \ALT_INV_Bbus_shift~1_combout\,
	datae => \ALT_INV_Bbus_shift~2_combout\,
	dataf => \ALT_INV_Abus[9]~_Duplicate_3_q\,
	combout => \ShiftRight0~3_combout\);

-- Location: MLABCELL_X8_Y7_N42
\Mux94~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux94~5_combout\ = ( \ShiftRight0~3_combout\ & ( \ShiftRight0~4_combout\ & ( ((!\Mux94~3_combout\ & (\Abus[15]~_Duplicate_2_q\)) # (\Mux94~3_combout\ & ((\ShiftRight0~2_combout\)))) # (\Mux94~4_combout\) ) ) ) # ( !\ShiftRight0~3_combout\ & ( 
-- \ShiftRight0~4_combout\ & ( (!\Mux94~4_combout\ & ((!\Mux94~3_combout\ & (\Abus[15]~_Duplicate_2_q\)) # (\Mux94~3_combout\ & ((\ShiftRight0~2_combout\))))) # (\Mux94~4_combout\ & (((\Mux94~3_combout\)))) ) ) ) # ( \ShiftRight0~3_combout\ & ( 
-- !\ShiftRight0~4_combout\ & ( (!\Mux94~4_combout\ & ((!\Mux94~3_combout\ & (\Abus[15]~_Duplicate_2_q\)) # (\Mux94~3_combout\ & ((\ShiftRight0~2_combout\))))) # (\Mux94~4_combout\ & (((!\Mux94~3_combout\)))) ) ) ) # ( !\ShiftRight0~3_combout\ & ( 
-- !\ShiftRight0~4_combout\ & ( (!\Mux94~4_combout\ & ((!\Mux94~3_combout\ & (\Abus[15]~_Duplicate_2_q\)) # (\Mux94~3_combout\ & ((\ShiftRight0~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	datab => \ALT_INV_Mux94~4_combout\,
	datac => \ALT_INV_ShiftRight0~2_combout\,
	datad => \ALT_INV_Mux94~3_combout\,
	datae => \ALT_INV_ShiftRight0~3_combout\,
	dataf => \ALT_INV_ShiftRight0~4_combout\,
	combout => \Mux94~5_combout\);

-- Location: LABCELL_X9_Y7_N0
\ShiftLeft0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftLeft0~6_combout\ = ( \Abus[2]~_Duplicate_3_q\ & ( (!\Bbus_shift~2_combout\ & (((!\Bbus_shift~1_combout\)) # (\Abus[0]~_Duplicate_3_q\))) # (\Bbus_shift~2_combout\ & (((\Abus[1]~_Duplicate_3_q\ & !\Bbus_shift~1_combout\)))) ) ) # ( 
-- !\Abus[2]~_Duplicate_3_q\ & ( (!\Bbus_shift~2_combout\ & (\Abus[0]~_Duplicate_3_q\ & ((\Bbus_shift~1_combout\)))) # (\Bbus_shift~2_combout\ & (((\Abus[1]~_Duplicate_3_q\ & !\Bbus_shift~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101000011110011010100001111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[0]~_Duplicate_3_q\,
	datab => \ALT_INV_Abus[1]~_Duplicate_3_q\,
	datac => \ALT_INV_Bbus_shift~2_combout\,
	datad => \ALT_INV_Bbus_shift~1_combout\,
	dataf => \ALT_INV_Abus[2]~_Duplicate_3_q\,
	combout => \ShiftLeft0~6_combout\);

-- Location: MLABCELL_X8_Y7_N24
\Mux94~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux94~6_combout\ = ( \ShiftLeft0~6_combout\ & ( \Mux94~1_combout\ & ( (!\micro_inst[14]~input_o\ & ((!\Mux94~2_combout\ & (\ShiftLeft0~12_combout\)) # (\Mux94~2_combout\ & ((\Mux94~5_combout\))))) # (\micro_inst[14]~input_o\ & (((\Mux94~5_combout\)))) ) 
-- ) ) # ( !\ShiftLeft0~6_combout\ & ( \Mux94~1_combout\ & ( (!\micro_inst[14]~input_o\ & ((!\Mux94~2_combout\ & (\ShiftLeft0~12_combout\)) # (\Mux94~2_combout\ & ((\Mux94~5_combout\))))) # (\micro_inst[14]~input_o\ & (((\Mux94~5_combout\)))) ) ) ) # ( 
-- \ShiftLeft0~6_combout\ & ( !\Mux94~1_combout\ & ( (!\micro_inst[14]~input_o\ & ((\Mux94~2_combout\))) # (\micro_inst[14]~input_o\ & (\Mux94~5_combout\)) ) ) ) # ( !\ShiftLeft0~6_combout\ & ( !\Mux94~1_combout\ & ( (\Mux94~5_combout\ & 
-- \micro_inst[14]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000111111001101010011001100110101001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftLeft0~12_combout\,
	datab => \ALT_INV_Mux94~5_combout\,
	datac => \ALT_INV_micro_inst[14]~input_o\,
	datad => \ALT_INV_Mux94~2_combout\,
	datae => \ALT_INV_ShiftLeft0~6_combout\,
	dataf => \ALT_INV_Mux94~1_combout\,
	combout => \Mux94~6_combout\);

-- Location: MLABCELL_X6_Y8_N54
\Mux94~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux94~8_combout\ = ( \Mux94~6_combout\ & ( \Maths:solution[6]~q\ & ( (!\micro_inst[16]~input_o\ & (((\Mux94~7_combout\) # (\Mux97~0_combout\)))) # (\micro_inst[16]~input_o\ & (((!\Mux97~0_combout\)) # (\Add2~53_sumout\))) ) ) ) # ( !\Mux94~6_combout\ & ( 
-- \Maths:solution[6]~q\ & ( (!\micro_inst[16]~input_o\ & (((!\Mux97~0_combout\ & \Mux94~7_combout\)))) # (\micro_inst[16]~input_o\ & (((!\Mux97~0_combout\)) # (\Add2~53_sumout\))) ) ) ) # ( \Mux94~6_combout\ & ( !\Maths:solution[6]~q\ & ( 
-- (!\micro_inst[16]~input_o\ & (((\Mux94~7_combout\) # (\Mux97~0_combout\)))) # (\micro_inst[16]~input_o\ & (\Add2~53_sumout\ & (\Mux97~0_combout\))) ) ) ) # ( !\Mux94~6_combout\ & ( !\Maths:solution[6]~q\ & ( (!\micro_inst[16]~input_o\ & 
-- (((!\Mux97~0_combout\ & \Mux94~7_combout\)))) # (\micro_inst[16]~input_o\ & (\Add2~53_sumout\ & (\Mux97~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[16]~input_o\,
	datab => \ALT_INV_Add2~53_sumout\,
	datac => \ALT_INV_Mux97~0_combout\,
	datad => \ALT_INV_Mux94~7_combout\,
	datae => \ALT_INV_Mux94~6_combout\,
	dataf => \ALT_INV_Maths:solution[6]~q\,
	combout => \Mux94~8_combout\);

-- Location: MLABCELL_X6_Y8_N3
\Mux94~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux94~10_combout\ = ( \micro_inst[14]~input_o\ & ( (\Bbus[6]~_Duplicate_1_q\ & (!\micro_inst[15]~input_o\ $ (!\Abus[6]~_Duplicate_3_q\))) ) ) # ( !\micro_inst[14]~input_o\ & ( (!\micro_inst[15]~input_o\ & ((!\Bbus[6]~_Duplicate_1_q\) # 
-- (!\Abus[6]~_Duplicate_3_q\))) # (\micro_inst[15]~input_o\ & (!\Bbus[6]~_Duplicate_1_q\ & !\Abus[6]~_Duplicate_3_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011000000111111001100000000000011000011000000001100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_micro_inst[15]~input_o\,
	datac => \ALT_INV_Bbus[6]~_Duplicate_1_q\,
	datad => \ALT_INV_Abus[6]~_Duplicate_3_q\,
	dataf => \ALT_INV_micro_inst[14]~input_o\,
	combout => \Mux94~10_combout\);

-- Location: LABCELL_X4_Y8_N12
\Mux98~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux98~9_combout\ = ( !\micro_inst[14]~input_o\ & ( \micro_inst[15]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_micro_inst[15]~input_o\,
	dataf => \ALT_INV_micro_inst[14]~input_o\,
	combout => \Mux98~9_combout\);

-- Location: LABCELL_X7_Y7_N18
\Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~53_sumout\ = SUM(( \Bbus[6]~_Duplicate_1_q\ ) + ( \Abus[6]~_Duplicate_3_q\ ) + ( \Add1~26\ ))
-- \Add1~54\ = CARRY(( \Bbus[6]~_Duplicate_1_q\ ) + ( \Abus[6]~_Duplicate_3_q\ ) + ( \Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Bbus[6]~_Duplicate_1_q\,
	dataf => \ALT_INV_Abus[6]~_Duplicate_3_q\,
	cin => \Add1~26\,
	sumout => \Add1~53_sumout\,
	cout => \Add1~54\);

-- Location: MLABCELL_X6_Y8_N30
\Mux94~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux94~12_combout\ = ( \Add1~53_sumout\ & ( \Abus[6]~_Duplicate_3_q\ & ( (!\micro_inst[15]~input_o\ & (((!\micro_inst[14]~input_o\)) # (\Mult0~14\))) # (\micro_inst[15]~input_o\ & (((\micro_inst[14]~input_o\ & !\Bbus[6]~_Duplicate_1_q\)))) ) ) ) # ( 
-- !\Add1~53_sumout\ & ( \Abus[6]~_Duplicate_3_q\ & ( (\micro_inst[14]~input_o\ & ((!\micro_inst[15]~input_o\ & (\Mult0~14\)) # (\micro_inst[15]~input_o\ & ((!\Bbus[6]~_Duplicate_1_q\))))) ) ) ) # ( \Add1~53_sumout\ & ( !\Abus[6]~_Duplicate_3_q\ & ( 
-- (!\micro_inst[15]~input_o\ & (((!\micro_inst[14]~input_o\)) # (\Mult0~14\))) # (\micro_inst[15]~input_o\ & (((\micro_inst[14]~input_o\ & \Bbus[6]~_Duplicate_1_q\)))) ) ) ) # ( !\Add1~53_sumout\ & ( !\Abus[6]~_Duplicate_3_q\ & ( (\micro_inst[14]~input_o\ & 
-- ((!\micro_inst[15]~input_o\ & (\Mult0~14\)) # (\micro_inst[15]~input_o\ & ((\Bbus[6]~_Duplicate_1_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111110001001100011100000111000001001100011111000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult0~14\,
	datab => \ALT_INV_micro_inst[15]~input_o\,
	datac => \ALT_INV_micro_inst[14]~input_o\,
	datad => \ALT_INV_Bbus[6]~_Duplicate_1_q\,
	datae => \ALT_INV_Add1~53_sumout\,
	dataf => \ALT_INV_Abus[6]~_Duplicate_3_q\,
	combout => \Mux94~12_combout\);

-- Location: LABCELL_X4_Y9_N48
\Div0|auto_generated|divider|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~53_sumout\ = SUM(( ((\Div0|auto_generated|divider|divider|sel\(10)) # (\Div0|auto_generated|divider|my_abs_den|op_1~29_sumout\)) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\) ) + ( GND ) + ( 
-- \Div0|auto_generated|divider|op_1~26\ ))
-- \Div0|auto_generated|divider|op_1~54\ = CARRY(( ((\Div0|auto_generated|divider|divider|sel\(10)) # (\Div0|auto_generated|divider|my_abs_den|op_1~29_sumout\)) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\) ) + ( GND ) + ( 
-- \Div0|auto_generated|divider|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~29_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_sel\(10),
	cin => \Div0|auto_generated|divider|op_1~26\,
	sumout => \Div0|auto_generated|divider|op_1~53_sumout\,
	cout => \Div0|auto_generated|divider|op_1~54\);

-- Location: LABCELL_X4_Y7_N30
\Mux94~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux94~9_combout\ = ( \Div0|auto_generated|divider|diff_signs~combout\ & ( \Div0|auto_generated|divider|op_1~53_sumout\ & ( (!\Mux98~9_combout\ & !\Mux94~12_combout\) ) ) ) # ( !\Div0|auto_generated|divider|diff_signs~combout\ & ( 
-- \Div0|auto_generated|divider|op_1~53_sumout\ & ( (!\Mux94~12_combout\ & (((!\Mux98~9_combout\) # (\Div0|auto_generated|divider|divider|sel\(9))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\))) ) ) ) # ( 
-- \Div0|auto_generated|divider|diff_signs~combout\ & ( !\Div0|auto_generated|divider|op_1~53_sumout\ & ( !\Mux94~12_combout\ ) ) ) # ( !\Div0|auto_generated|divider|diff_signs~combout\ & ( !\Div0|auto_generated|divider|op_1~53_sumout\ & ( 
-- (!\Mux94~12_combout\ & (((!\Mux98~9_combout\) # (\Div0|auto_generated|divider|divider|sel\(9))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111100000000111111110000000011011111000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \ALT_INV_Mux98~9_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_sel\(9),
	datad => \ALT_INV_Mux94~12_combout\,
	datae => \Div0|auto_generated|divider|ALT_INV_diff_signs~combout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~53_sumout\,
	combout => \Mux94~9_combout\);

-- Location: LABCELL_X4_Y7_N15
\Mux94~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux94~11_combout\ = ( \Mux94~9_combout\ & ( (!\micro_inst[17]~input_o\ & (!\micro_inst[16]~input_o\ & ((!\Mux94~10_combout\)))) # (\micro_inst[17]~input_o\ & (((\Mux94~8_combout\)))) ) ) # ( !\Mux94~9_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- (((!\Mux94~10_combout\)) # (\micro_inst[16]~input_o\))) # (\micro_inst[17]~input_o\ & (((\Mux94~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111101000111110011110100011110001011000000111000101100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[16]~input_o\,
	datab => \ALT_INV_micro_inst[17]~input_o\,
	datac => \ALT_INV_Mux94~8_combout\,
	datad => \ALT_INV_Mux94~10_combout\,
	dataf => \ALT_INV_Mux94~9_combout\,
	combout => \Mux94~11_combout\);

-- Location: FF_X4_Y7_N17
\Maths:solution[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux94~11_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:solution[6]~q\);

-- Location: MLABCELL_X6_Y8_N12
\Mux94~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux94~7_combout\ = ( \Mux100~0_combout\ & ( \Abus[6]~_Duplicate_3_q\ & ( (!\Mux100~1_combout\) # (\Maths:solution[6]~q\) ) ) ) # ( !\Mux100~0_combout\ & ( \Abus[6]~_Duplicate_3_q\ & ( (!\Mux100~1_combout\ & ((!\Bbus[6]~_Duplicate_1_q\))) # 
-- (\Mux100~1_combout\ & (\Mult1~14\)) ) ) ) # ( \Mux100~0_combout\ & ( !\Abus[6]~_Duplicate_3_q\ & ( (\Maths:solution[6]~q\ & \Mux100~1_combout\) ) ) ) # ( !\Mux100~0_combout\ & ( !\Abus[6]~_Duplicate_3_q\ & ( (!\Mux100~1_combout\ & 
-- ((!\Bbus[6]~_Duplicate_1_q\))) # (\Mux100~1_combout\ & (\Mult1~14\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110001010101000000000000111111001100010101011111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult1~14\,
	datab => \ALT_INV_Bbus[6]~_Duplicate_1_q\,
	datac => \ALT_INV_Maths:solution[6]~q\,
	datad => \ALT_INV_Mux100~1_combout\,
	datae => \ALT_INV_Mux100~0_combout\,
	dataf => \ALT_INV_Abus[6]~_Duplicate_3_q\,
	combout => \Mux94~7_combout\);

-- Location: MLABCELL_X6_Y8_N0
\Mux110~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux110~1_combout\ = ( \Mux94~7_combout\ & ( (!\micro_inst[16]~input_o\ & (((\Mux94~6_combout\)) # (\micro_inst[15]~input_o\))) # (\micro_inst[16]~input_o\ & (((\Mux110~0_combout\)))) ) ) # ( !\Mux94~7_combout\ & ( (!\micro_inst[16]~input_o\ & 
-- (!\micro_inst[15]~input_o\ & ((\Mux94~6_combout\)))) # (\micro_inst[16]~input_o\ & (((\Mux110~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[16]~input_o\,
	datab => \ALT_INV_micro_inst[15]~input_o\,
	datac => \ALT_INV_Mux110~0_combout\,
	datad => \ALT_INV_Mux94~6_combout\,
	dataf => \ALT_INV_Mux94~7_combout\,
	combout => \Mux110~1_combout\);

-- Location: LABCELL_X4_Y7_N6
\Mux110~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux110~2_combout\ = ( \Mux94~9_combout\ & ( (!\micro_inst[17]~input_o\ & (!\micro_inst[16]~input_o\ & ((!\Mux94~10_combout\)))) # (\micro_inst[17]~input_o\ & (((\Mux110~1_combout\)))) ) ) # ( !\Mux94~9_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- (((!\Mux94~10_combout\)) # (\micro_inst[16]~input_o\))) # (\micro_inst[17]~input_o\ & (((\Mux110~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111101000111110011110100011110001011000000111000101100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[16]~input_o\,
	datab => \ALT_INV_micro_inst[17]~input_o\,
	datac => \ALT_INV_Mux110~1_combout\,
	datad => \ALT_INV_Mux94~10_combout\,
	dataf => \ALT_INV_Mux94~9_combout\,
	combout => \Mux110~2_combout\);

-- Location: FF_X4_Y7_N7
\ALUout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux110~2_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ALUout(6));

-- Location: LABCELL_X27_Y6_N54
\Cbusi~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Cbusi~6_combout\ = ( ALUout(6) & ( (!\micro_inst[19]~input_o\ & ((!\micro_inst[18]~input_o\) # ((\CMUX:Cbusi[6]~q\)))) # (\micro_inst[19]~input_o\ & (((\mmI[6]~input_o\)))) ) ) # ( !ALUout(6) & ( (!\micro_inst[19]~input_o\ & (\micro_inst[18]~input_o\ & 
-- ((\CMUX:Cbusi[6]~q\)))) # (\micro_inst[19]~input_o\ & (((\mmI[6]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[18]~input_o\,
	datab => \ALT_INV_micro_inst[19]~input_o\,
	datac => \ALT_INV_mmI[6]~input_o\,
	datad => \ALT_INV_CMUX:Cbusi[6]~q\,
	dataf => ALT_INV_ALUout(6),
	combout => \Cbusi~6_combout\);

-- Location: FF_X23_Y5_N2
\reg[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~6_combout\,
	sload => VCC,
	ena => \reg[8][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[8][6]~q\);

-- Location: LABCELL_X23_Y5_N36
\Abus~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~89_combout\ = ( \micro_inst[28]~input_o\ & ( \reg[11][6]~q\ & ( (\reg[9][6]~q\) # (\micro_inst[29]~input_o\) ) ) ) # ( !\micro_inst[28]~input_o\ & ( \reg[11][6]~q\ & ( (!\micro_inst[29]~input_o\ & (\reg[8][6]~q\)) # (\micro_inst[29]~input_o\ & 
-- ((\reg[10][6]~q\))) ) ) ) # ( \micro_inst[28]~input_o\ & ( !\reg[11][6]~q\ & ( (!\micro_inst[29]~input_o\ & \reg[9][6]~q\) ) ) ) # ( !\micro_inst[28]~input_o\ & ( !\reg[11][6]~q\ & ( (!\micro_inst[29]~input_o\ & (\reg[8][6]~q\)) # 
-- (\micro_inst[29]~input_o\ & ((\reg[10][6]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000001100110001000111010001110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[8][6]~q\,
	datab => \ALT_INV_micro_inst[29]~input_o\,
	datac => \ALT_INV_reg[10][6]~q\,
	datad => \ALT_INV_reg[9][6]~q\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_reg[11][6]~q\,
	combout => \Abus~89_combout\);

-- Location: LABCELL_X24_Y4_N48
\Abus~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~94_combout\ = ( \micro_inst[31]~input_o\ & ( \micro_inst[30]~input_o\ & ( \reg[31][6]~q\ ) ) ) # ( !\micro_inst[31]~input_o\ & ( \micro_inst[30]~input_o\ & ( \reg[23][6]~q\ ) ) ) # ( \micro_inst[31]~input_o\ & ( !\micro_inst[30]~input_o\ & ( 
-- \reg[27][6]~q\ ) ) ) # ( !\micro_inst[31]~input_o\ & ( !\micro_inst[30]~input_o\ & ( \reg[19][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[31][6]~q\,
	datab => \ALT_INV_reg[27][6]~q\,
	datac => \ALT_INV_reg[23][6]~q\,
	datad => \ALT_INV_reg[19][6]~q\,
	datae => \ALT_INV_micro_inst[31]~input_o\,
	dataf => \ALT_INV_micro_inst[30]~input_o\,
	combout => \Abus~94_combout\);

-- Location: MLABCELL_X25_Y4_N18
\Abus~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~93_combout\ = ( \reg[29][6]~q\ & ( \reg[17][6]~q\ & ( (!\micro_inst[31]~input_o\ & (((!\micro_inst[30]~input_o\) # (\reg[21][6]~q\)))) # (\micro_inst[31]~input_o\ & (((\micro_inst[30]~input_o\)) # (\reg[25][6]~q\))) ) ) ) # ( !\reg[29][6]~q\ & ( 
-- \reg[17][6]~q\ & ( (!\micro_inst[31]~input_o\ & (((!\micro_inst[30]~input_o\) # (\reg[21][6]~q\)))) # (\micro_inst[31]~input_o\ & (\reg[25][6]~q\ & (!\micro_inst[30]~input_o\))) ) ) ) # ( \reg[29][6]~q\ & ( !\reg[17][6]~q\ & ( (!\micro_inst[31]~input_o\ & 
-- (((\micro_inst[30]~input_o\ & \reg[21][6]~q\)))) # (\micro_inst[31]~input_o\ & (((\micro_inst[30]~input_o\)) # (\reg[25][6]~q\))) ) ) ) # ( !\reg[29][6]~q\ & ( !\reg[17][6]~q\ & ( (!\micro_inst[31]~input_o\ & (((\micro_inst[30]~input_o\ & 
-- \reg[21][6]~q\)))) # (\micro_inst[31]~input_o\ & (\reg[25][6]~q\ & (!\micro_inst[30]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[31]~input_o\,
	datab => \ALT_INV_reg[25][6]~q\,
	datac => \ALT_INV_micro_inst[30]~input_o\,
	datad => \ALT_INV_reg[21][6]~q\,
	datae => \ALT_INV_reg[29][6]~q\,
	dataf => \ALT_INV_reg[17][6]~q\,
	combout => \Abus~93_combout\);

-- Location: LABCELL_X24_Y5_N24
\Abus~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~92_combout\ = ( \micro_inst[31]~input_o\ & ( \reg[18][6]~q\ & ( (!\micro_inst[30]~input_o\ & (\reg[26][6]~q\)) # (\micro_inst[30]~input_o\ & ((\reg[30][6]~q\))) ) ) ) # ( !\micro_inst[31]~input_o\ & ( \reg[18][6]~q\ & ( (!\micro_inst[30]~input_o\) # 
-- (\reg[22][6]~q\) ) ) ) # ( \micro_inst[31]~input_o\ & ( !\reg[18][6]~q\ & ( (!\micro_inst[30]~input_o\ & (\reg[26][6]~q\)) # (\micro_inst[30]~input_o\ & ((\reg[30][6]~q\))) ) ) ) # ( !\micro_inst[31]~input_o\ & ( !\reg[18][6]~q\ & ( (\reg[22][6]~q\ & 
-- \micro_inst[30]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010011001111111111000011110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[26][6]~q\,
	datab => \ALT_INV_reg[30][6]~q\,
	datac => \ALT_INV_reg[22][6]~q\,
	datad => \ALT_INV_micro_inst[30]~input_o\,
	datae => \ALT_INV_micro_inst[31]~input_o\,
	dataf => \ALT_INV_reg[18][6]~q\,
	combout => \Abus~92_combout\);

-- Location: LABCELL_X24_Y4_N3
\Abus~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~91_combout\ = ( \micro_inst[31]~input_o\ & ( \reg[16][6]~q\ & ( (!\micro_inst[30]~input_o\ & ((\reg[24][6]~q\))) # (\micro_inst[30]~input_o\ & (\reg[28][6]~q\)) ) ) ) # ( !\micro_inst[31]~input_o\ & ( \reg[16][6]~q\ & ( (!\micro_inst[30]~input_o\) # 
-- (\reg[20][6]~q\) ) ) ) # ( \micro_inst[31]~input_o\ & ( !\reg[16][6]~q\ & ( (!\micro_inst[30]~input_o\ & ((\reg[24][6]~q\))) # (\micro_inst[30]~input_o\ & (\reg[28][6]~q\)) ) ) ) # ( !\micro_inst[31]~input_o\ & ( !\reg[16][6]~q\ & ( (\reg[20][6]~q\ & 
-- \micro_inst[30]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[20][6]~q\,
	datab => \ALT_INV_micro_inst[30]~input_o\,
	datac => \ALT_INV_reg[28][6]~q\,
	datad => \ALT_INV_reg[24][6]~q\,
	datae => \ALT_INV_micro_inst[31]~input_o\,
	dataf => \ALT_INV_reg[16][6]~q\,
	combout => \Abus~91_combout\);

-- Location: LABCELL_X24_Y4_N24
\Abus~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~95_combout\ = ( \Abus~91_combout\ & ( \micro_inst[28]~input_o\ & ( (!\micro_inst[29]~input_o\ & ((\Abus~93_combout\))) # (\micro_inst[29]~input_o\ & (\Abus~94_combout\)) ) ) ) # ( !\Abus~91_combout\ & ( \micro_inst[28]~input_o\ & ( 
-- (!\micro_inst[29]~input_o\ & ((\Abus~93_combout\))) # (\micro_inst[29]~input_o\ & (\Abus~94_combout\)) ) ) ) # ( \Abus~91_combout\ & ( !\micro_inst[28]~input_o\ & ( (!\micro_inst[29]~input_o\) # (\Abus~92_combout\) ) ) ) # ( !\Abus~91_combout\ & ( 
-- !\micro_inst[28]~input_o\ & ( (\Abus~92_combout\ & \micro_inst[29]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~94_combout\,
	datab => \ALT_INV_Abus~93_combout\,
	datac => \ALT_INV_Abus~92_combout\,
	datad => \ALT_INV_micro_inst[29]~input_o\,
	datae => \ALT_INV_Abus~91_combout\,
	dataf => \ALT_INV_micro_inst[28]~input_o\,
	combout => \Abus~95_combout\);

-- Location: LABCELL_X24_Y4_N12
\Abus~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~90_combout\ = ( \micro_inst[29]~input_o\ & ( \micro_inst[28]~input_o\ & ( \reg[15][6]~q\ ) ) ) # ( !\micro_inst[29]~input_o\ & ( \micro_inst[28]~input_o\ & ( \reg[13][6]~q\ ) ) ) # ( \micro_inst[29]~input_o\ & ( !\micro_inst[28]~input_o\ & ( 
-- \reg[14][6]~q\ ) ) ) # ( !\micro_inst[29]~input_o\ & ( !\micro_inst[28]~input_o\ & ( \reg[12][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[15][6]~q\,
	datab => \ALT_INV_reg[14][6]~q\,
	datac => \ALT_INV_reg[13][6]~q\,
	datad => \ALT_INV_reg[12][6]~q\,
	datae => \ALT_INV_micro_inst[29]~input_o\,
	dataf => \ALT_INV_micro_inst[28]~input_o\,
	combout => \Abus~90_combout\);

-- Location: LABCELL_X24_Y2_N48
\Abus~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~96_combout\ = ( \micro_inst[29]~input_o\ & ( \micro_inst[28]~input_o\ & ( \reg[7][6]~q\ ) ) ) # ( !\micro_inst[29]~input_o\ & ( \micro_inst[28]~input_o\ & ( \reg[5][6]~q\ ) ) ) # ( \micro_inst[29]~input_o\ & ( !\micro_inst[28]~input_o\ & ( 
-- \reg[6][6]~q\ ) ) ) # ( !\micro_inst[29]~input_o\ & ( !\micro_inst[28]~input_o\ & ( \reg[4][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[7][6]~q\,
	datab => \ALT_INV_reg[6][6]~q\,
	datac => \ALT_INV_reg[5][6]~q\,
	datad => \ALT_INV_reg[4][6]~q\,
	datae => \ALT_INV_micro_inst[29]~input_o\,
	dataf => \ALT_INV_micro_inst[28]~input_o\,
	combout => \Abus~96_combout\);

-- Location: LABCELL_X24_Y2_N18
\Abus~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~97_combout\ = ( \reg[2][6]~q\ & ( \Abus~96_combout\ & ( ((!\micro_inst[28]~input_o\) # (\micro_inst[30]~input_o\)) # (\reg[3][6]~q\) ) ) ) # ( !\reg[2][6]~q\ & ( \Abus~96_combout\ & ( ((\reg[3][6]~q\ & \micro_inst[28]~input_o\)) # 
-- (\micro_inst[30]~input_o\) ) ) ) # ( \reg[2][6]~q\ & ( !\Abus~96_combout\ & ( (!\micro_inst[30]~input_o\ & ((!\micro_inst[28]~input_o\) # (\reg[3][6]~q\))) ) ) ) # ( !\reg[2][6]~q\ & ( !\Abus~96_combout\ & ( (\reg[3][6]~q\ & (\micro_inst[28]~input_o\ & 
-- !\micro_inst[30]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000110100001101000000011111000111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[3][6]~q\,
	datab => \ALT_INV_micro_inst[28]~input_o\,
	datac => \ALT_INV_micro_inst[30]~input_o\,
	datae => \ALT_INV_reg[2][6]~q\,
	dataf => \ALT_INV_Abus~96_combout\,
	combout => \Abus~97_combout\);

-- Location: MLABCELL_X25_Y4_N36
\Abus~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~98_combout\ = ( \micro_inst[32]~input_o\ & ( \Abus~97_combout\ & ( \Abus~95_combout\ ) ) ) # ( !\micro_inst[32]~input_o\ & ( \Abus~97_combout\ & ( (!\micro_inst[31]~input_o\) # (\Abus~90_combout\) ) ) ) # ( \micro_inst[32]~input_o\ & ( 
-- !\Abus~97_combout\ & ( \Abus~95_combout\ ) ) ) # ( !\micro_inst[32]~input_o\ & ( !\Abus~97_combout\ & ( (\micro_inst[31]~input_o\ & \Abus~90_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100110011001110101111101011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[31]~input_o\,
	datab => \ALT_INV_Abus~95_combout\,
	datac => \ALT_INV_Abus~90_combout\,
	datae => \ALT_INV_micro_inst[32]~input_o\,
	dataf => \ALT_INV_Abus~97_combout\,
	combout => \Abus~98_combout\);

-- Location: MLABCELL_X21_Y3_N21
\Abus~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~84_combout\ = ( instr(9) & ( instr(10) & ( \Mux41~3_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux41~2_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux41~1_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux41~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux41~1_combout\,
	datab => \ALT_INV_Mux41~2_combout\,
	datac => \ALT_INV_Mux41~0_combout\,
	datad => \ALT_INV_Mux41~3_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Abus~84_combout\);

-- Location: LABCELL_X22_Y4_N15
\Abus~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~87_combout\ = ( instr(9) & ( instr(10) & ( \Mux41~15_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux41~14_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux41~13_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux41~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux41~14_combout\,
	datab => \ALT_INV_Mux41~12_combout\,
	datac => \ALT_INV_Mux41~15_combout\,
	datad => \ALT_INV_Mux41~13_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Abus~87_combout\);

-- Location: LABCELL_X22_Y4_N36
\Abus~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~86_combout\ = ( instr(9) & ( instr(10) & ( \Mux41~11_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux41~10_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux41~9_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux41~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux41~9_combout\,
	datab => \ALT_INV_Mux41~8_combout\,
	datac => \ALT_INV_Mux41~10_combout\,
	datad => \ALT_INV_Mux41~11_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Abus~86_combout\);

-- Location: LABCELL_X23_Y4_N45
\Abus~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~85_combout\ = ( instr(9) & ( instr(10) & ( \Mux41~7_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux41~6_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux41~5_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux41~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux41~6_combout\,
	datab => \ALT_INV_Mux41~5_combout\,
	datac => \ALT_INV_Mux41~4_combout\,
	datad => \ALT_INV_Mux41~7_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Abus~85_combout\);

-- Location: LABCELL_X22_Y4_N42
\Abus~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~88_combout\ = ( \Abus~86_combout\ & ( \Abus~85_combout\ & ( (!instr(11) & (((instr(12))) # (\Abus~84_combout\))) # (instr(11) & (((!instr(12)) # (\Abus~87_combout\)))) ) ) ) # ( !\Abus~86_combout\ & ( \Abus~85_combout\ & ( (!instr(11) & 
-- (\Abus~84_combout\ & ((!instr(12))))) # (instr(11) & (((!instr(12)) # (\Abus~87_combout\)))) ) ) ) # ( \Abus~86_combout\ & ( !\Abus~85_combout\ & ( (!instr(11) & (((instr(12))) # (\Abus~84_combout\))) # (instr(11) & (((\Abus~87_combout\ & instr(12))))) ) 
-- ) ) # ( !\Abus~86_combout\ & ( !\Abus~85_combout\ & ( (!instr(11) & (\Abus~84_combout\ & ((!instr(12))))) # (instr(11) & (((\Abus~87_combout\ & instr(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~84_combout\,
	datab => \ALT_INV_Abus~87_combout\,
	datac => ALT_INV_instr(11),
	datad => ALT_INV_instr(12),
	datae => \ALT_INV_Abus~86_combout\,
	dataf => \ALT_INV_Abus~85_combout\,
	combout => \Abus~88_combout\);

-- Location: LABCELL_X23_Y5_N9
\Abus~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~99_combout\ = ( \Abus[6]~7_combout\ & ( (!\micro_inst[27]~input_o\ & (\Abus~89_combout\)) # (\micro_inst[27]~input_o\ & ((\Abus~88_combout\))) ) ) # ( !\Abus[6]~7_combout\ & ( (!\micro_inst[27]~input_o\ & (\Abus~98_combout\)) # 
-- (\micro_inst[27]~input_o\ & ((\Abus~88_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111010101010000111100110011000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~89_combout\,
	datab => \ALT_INV_Abus~98_combout\,
	datac => \ALT_INV_Abus~88_combout\,
	datad => \ALT_INV_micro_inst[27]~input_o\,
	datae => \ALT_INV_Abus[6]~7_combout\,
	combout => \Abus~99_combout\);

-- Location: LABCELL_X23_Y5_N30
\Abus[6]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus[6]~SCLR_LUT_combout\ = ( \Abus~99_combout\ & ( !\Abus[6]~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Abus[6]~19_combout\,
	dataf => \ALT_INV_Abus~99_combout\,
	combout => \Abus[6]~SCLR_LUT_combout\);

-- Location: FF_X2_Y7_N20
\Abus[6]~_Duplicate_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Abus[6]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Abus[6]~_Duplicate_3_q\);

-- Location: LABCELL_X9_Y7_N54
\ShiftRight0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftRight0~14_combout\ = ( \Abus[5]~_Duplicate_3_q\ & ( \Bbus_shift~2_combout\ & ( (!\Bbus_shift~1_combout\) # (\Abus[7]~_Duplicate_3_q\) ) ) ) # ( !\Abus[5]~_Duplicate_3_q\ & ( \Bbus_shift~2_combout\ & ( (\Bbus_shift~1_combout\ & 
-- \Abus[7]~_Duplicate_3_q\) ) ) ) # ( \Abus[5]~_Duplicate_3_q\ & ( !\Bbus_shift~2_combout\ & ( (!\Bbus_shift~1_combout\ & (\Abus[4]~_Duplicate_3_q\)) # (\Bbus_shift~1_combout\ & ((\Abus[6]~_Duplicate_3_q\))) ) ) ) # ( !\Abus[5]~_Duplicate_3_q\ & ( 
-- !\Bbus_shift~2_combout\ & ( (!\Bbus_shift~1_combout\ & (\Abus[4]~_Duplicate_3_q\)) # (\Bbus_shift~1_combout\ & ((\Abus[6]~_Duplicate_3_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus_shift~1_combout\,
	datab => \ALT_INV_Abus[4]~_Duplicate_3_q\,
	datac => \ALT_INV_Abus[6]~_Duplicate_3_q\,
	datad => \ALT_INV_Abus[7]~_Duplicate_3_q\,
	datae => \ALT_INV_Abus[5]~_Duplicate_3_q\,
	dataf => \ALT_INV_Bbus_shift~2_combout\,
	combout => \ShiftRight0~14_combout\);

-- Location: LABCELL_X10_Y7_N0
\Mux96~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux96~0_combout\ = ( \Abus[15]~_Duplicate_2_q\ & ( \ShiftRight0~14_combout\ & ( (!\Mux94~3_combout\) # ((!\Mux94~4_combout\ & (\ShiftRight0~13_combout\)) # (\Mux94~4_combout\ & ((\ShiftRight0~9_combout\)))) ) ) ) # ( !\Abus[15]~_Duplicate_2_q\ & ( 
-- \ShiftRight0~14_combout\ & ( (!\Mux94~3_combout\ & (((\Mux94~4_combout\)))) # (\Mux94~3_combout\ & ((!\Mux94~4_combout\ & (\ShiftRight0~13_combout\)) # (\Mux94~4_combout\ & ((\ShiftRight0~9_combout\))))) ) ) ) # ( \Abus[15]~_Duplicate_2_q\ & ( 
-- !\ShiftRight0~14_combout\ & ( (!\Mux94~3_combout\ & (((!\Mux94~4_combout\)))) # (\Mux94~3_combout\ & ((!\Mux94~4_combout\ & (\ShiftRight0~13_combout\)) # (\Mux94~4_combout\ & ((\ShiftRight0~9_combout\))))) ) ) ) # ( !\Abus[15]~_Duplicate_2_q\ & ( 
-- !\ShiftRight0~14_combout\ & ( (\Mux94~3_combout\ & ((!\Mux94~4_combout\ & (\ShiftRight0~13_combout\)) # (\Mux94~4_combout\ & ((\ShiftRight0~9_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftRight0~13_combout\,
	datab => \ALT_INV_Mux94~3_combout\,
	datac => \ALT_INV_ShiftRight0~9_combout\,
	datad => \ALT_INV_Mux94~4_combout\,
	datae => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	dataf => \ALT_INV_ShiftRight0~14_combout\,
	combout => \Mux96~0_combout\);

-- Location: LABCELL_X10_Y7_N9
\Mux96~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux96~1_combout\ = ( \Mux96~0_combout\ & ( \Mux94~1_combout\ & ( ((\ShiftLeft0~7_combout\) # (\Mux94~2_combout\)) # (\micro_inst[14]~input_o\) ) ) ) # ( !\Mux96~0_combout\ & ( \Mux94~1_combout\ & ( (!\micro_inst[14]~input_o\ & (!\Mux94~2_combout\ & 
-- \ShiftLeft0~7_combout\)) ) ) ) # ( \Mux96~0_combout\ & ( !\Mux94~1_combout\ & ( ((\Mux94~2_combout\ & \ShiftLeft0~9_combout\)) # (\micro_inst[14]~input_o\) ) ) ) # ( !\Mux96~0_combout\ & ( !\Mux94~1_combout\ & ( (!\micro_inst[14]~input_o\ & 
-- (\Mux94~2_combout\ & \ShiftLeft0~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010010101110101011100000000100010000111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[14]~input_o\,
	datab => \ALT_INV_Mux94~2_combout\,
	datac => \ALT_INV_ShiftLeft0~9_combout\,
	datad => \ALT_INV_ShiftLeft0~7_combout\,
	datae => \ALT_INV_Mux96~0_combout\,
	dataf => \ALT_INV_Mux94~1_combout\,
	combout => \Mux96~1_combout\);

-- Location: LABCELL_X9_Y8_N33
\Mux80~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux80~0_combout\ = ( \Bbus[3]~_Duplicate_1_q\ & ( (!\Bbus[1]~_Duplicate_1_q\ & ((!\Bbus[2]~_Duplicate_1_q\ & (\Bbus[0]~_Duplicate_1_q\ & !\Bbus[4]~_Duplicate_1_q\)) # (\Bbus[2]~_Duplicate_1_q\ & ((\Bbus[4]~_Duplicate_1_q\))))) # (\Bbus[1]~_Duplicate_1_q\ 
-- & (((\Bbus[4]~_Duplicate_1_q\)))) ) ) # ( !\Bbus[3]~_Duplicate_1_q\ & ( (!\Bbus[4]~_Duplicate_1_q\ & (((!\Bbus[1]~_Duplicate_1_q\ & \Bbus[2]~_Duplicate_1_q\)) # (\Bbus[0]~_Duplicate_1_q\))) # (\Bbus[4]~_Duplicate_1_q\ & (((\Bbus[1]~_Duplicate_1_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110100110011010111010011001101000000001111110100000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[0]~_Duplicate_1_q\,
	datab => \ALT_INV_Bbus[1]~_Duplicate_1_q\,
	datac => \ALT_INV_Bbus[2]~_Duplicate_1_q\,
	datad => \ALT_INV_Bbus[4]~_Duplicate_1_q\,
	dataf => \ALT_INV_Bbus[3]~_Duplicate_1_q\,
	combout => \Mux80~0_combout\);

-- Location: LABCELL_X7_Y9_N57
\Mux112~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux112~0_combout\ = ( \Mux80~0_combout\ & ( \Maths:random[4]~q\ & ( ((!\micro_inst[15]~input_o\ & (\Add2~41_sumout\)) # (\micro_inst[15]~input_o\ & ((\Bbus[4]~_Duplicate_1_q\)))) # (\micro_inst[14]~input_o\) ) ) ) # ( !\Mux80~0_combout\ & ( 
-- \Maths:random[4]~q\ & ( (!\micro_inst[15]~input_o\ & (\Add2~41_sumout\ & ((!\micro_inst[14]~input_o\)))) # (\micro_inst[15]~input_o\ & (((\micro_inst[14]~input_o\) # (\Bbus[4]~_Duplicate_1_q\)))) ) ) ) # ( \Mux80~0_combout\ & ( !\Maths:random[4]~q\ & ( 
-- (!\micro_inst[15]~input_o\ & (((\micro_inst[14]~input_o\)) # (\Add2~41_sumout\))) # (\micro_inst[15]~input_o\ & (((\Bbus[4]~_Duplicate_1_q\ & !\micro_inst[14]~input_o\)))) ) ) ) # ( !\Mux80~0_combout\ & ( !\Maths:random[4]~q\ & ( 
-- (!\micro_inst[14]~input_o\ & ((!\micro_inst[15]~input_o\ & (\Add2~41_sumout\)) # (\micro_inst[15]~input_o\ & ((\Bbus[4]~_Duplicate_1_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[15]~input_o\,
	datab => \ALT_INV_Add2~41_sumout\,
	datac => \ALT_INV_Bbus[4]~_Duplicate_1_q\,
	datad => \ALT_INV_micro_inst[14]~input_o\,
	datae => \ALT_INV_Mux80~0_combout\,
	dataf => \ALT_INV_Maths:random[4]~q\,
	combout => \Mux112~0_combout\);

-- Location: LABCELL_X7_Y9_N51
\Mux96~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux96~5_combout\ = ( \Abus[4]~_Duplicate_3_q\ & ( (!\micro_inst[15]~input_o\ & (!\micro_inst[14]~input_o\ $ (\Bbus[4]~_Duplicate_1_q\))) ) ) # ( !\Abus[4]~_Duplicate_3_q\ & ( !\micro_inst[14]~input_o\ $ (((\Bbus[4]~_Duplicate_1_q\ & 
-- \micro_inst[15]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100101101010101010010110100101000000001010010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[14]~input_o\,
	datac => \ALT_INV_Bbus[4]~_Duplicate_1_q\,
	datad => \ALT_INV_micro_inst[15]~input_o\,
	dataf => \ALT_INV_Abus[4]~_Duplicate_3_q\,
	combout => \Mux96~5_combout\);

-- Location: LABCELL_X7_Y9_N30
\Mux96~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux96~3_combout\ = ( \micro_inst[16]~input_o\ & ( \Mux96~2_combout\ & ( (!\Mux97~0_combout\ & ((\Maths:solution[4]~q\))) # (\Mux97~0_combout\ & (\Add2~41_sumout\)) ) ) ) # ( !\micro_inst[16]~input_o\ & ( \Mux96~2_combout\ & ( (!\Mux97~0_combout\) # 
-- (\Mux96~1_combout\) ) ) ) # ( \micro_inst[16]~input_o\ & ( !\Mux96~2_combout\ & ( (!\Mux97~0_combout\ & ((\Maths:solution[4]~q\))) # (\Mux97~0_combout\ & (\Add2~41_sumout\)) ) ) ) # ( !\micro_inst[16]~input_o\ & ( !\Mux96~2_combout\ & ( (\Mux97~0_combout\ 
-- & \Mux96~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000110110001101110101010111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux97~0_combout\,
	datab => \ALT_INV_Add2~41_sumout\,
	datac => \ALT_INV_Maths:solution[4]~q\,
	datad => \ALT_INV_Mux96~1_combout\,
	datae => \ALT_INV_micro_inst[16]~input_o\,
	dataf => \ALT_INV_Mux96~2_combout\,
	combout => \Mux96~3_combout\);

-- Location: LABCELL_X10_Y7_N36
\Mux96~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux96~7_combout\ = ( \Mult0~12\ & ( \micro_inst[14]~input_o\ & ( (!\micro_inst[15]~input_o\) # (!\Abus[4]~_Duplicate_3_q\ $ (!\Bbus[4]~_Duplicate_1_q\)) ) ) ) # ( !\Mult0~12\ & ( \micro_inst[14]~input_o\ & ( (\micro_inst[15]~input_o\ & 
-- (!\Abus[4]~_Duplicate_3_q\ $ (!\Bbus[4]~_Duplicate_1_q\))) ) ) ) # ( \Mult0~12\ & ( !\micro_inst[14]~input_o\ & ( (\Add1~41_sumout\ & !\micro_inst[15]~input_o\) ) ) ) # ( !\Mult0~12\ & ( !\micro_inst[14]~input_o\ & ( (\Add1~41_sumout\ & 
-- !\micro_inst[15]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000000101000010101111010111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[4]~_Duplicate_3_q\,
	datab => \ALT_INV_Add1~41_sumout\,
	datac => \ALT_INV_micro_inst[15]~input_o\,
	datad => \ALT_INV_Bbus[4]~_Duplicate_1_q\,
	datae => \ALT_INV_Mult0~12\,
	dataf => \ALT_INV_micro_inst[14]~input_o\,
	combout => \Mux96~7_combout\);

-- Location: MLABCELL_X3_Y9_N6
\Mux96~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux96~4_combout\ = ( \Div0|auto_generated|divider|divider|sel\(11) & ( \Div0|auto_generated|divider|op_1~41_sumout\ & ( (!\Mux96~7_combout\ & ((!\Mux98~9_combout\) # (!\Div0|auto_generated|divider|diff_signs~combout\))) ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|sel\(11) & ( \Div0|auto_generated|divider|op_1~41_sumout\ & ( (!\Mux96~7_combout\ & ((!\Mux98~9_combout\) # ((!\Div0|auto_generated|divider|diff_signs~combout\ & \Div0|auto_generated|divider|divider|op_4~1_sumout\)))) 
-- ) ) ) # ( \Div0|auto_generated|divider|divider|sel\(11) & ( !\Div0|auto_generated|divider|op_1~41_sumout\ & ( !\Mux96~7_combout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|sel\(11) & ( !\Div0|auto_generated|divider|op_1~41_sumout\ & ( 
-- (!\Mux96~7_combout\ & ((!\Mux98~9_combout\) # ((\Div0|auto_generated|divider|divider|op_4~1_sumout\) # (\Div0|auto_generated|divider|diff_signs~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101010101010101010101010101010001000101010001010100010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux96~7_combout\,
	datab => \ALT_INV_Mux98~9_combout\,
	datac => \Div0|auto_generated|divider|ALT_INV_diff_signs~combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_sel\(11),
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~41_sumout\,
	combout => \Mux96~4_combout\);

-- Location: MLABCELL_X3_Y9_N18
\Mux96~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux96~6_combout\ = ( \Mux96~4_combout\ & ( (!\micro_inst[17]~input_o\ & (!\micro_inst[16]~input_o\ & (!\Mux96~5_combout\))) # (\micro_inst[17]~input_o\ & (((\Mux96~3_combout\)))) ) ) # ( !\Mux96~4_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- (((!\Mux96~5_combout\)) # (\micro_inst[16]~input_o\))) # (\micro_inst[17]~input_o\ & (((\Mux96~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011110111110001001111011110000000101100111000000010110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[16]~input_o\,
	datab => \ALT_INV_micro_inst[17]~input_o\,
	datac => \ALT_INV_Mux96~5_combout\,
	datad => \ALT_INV_Mux96~3_combout\,
	dataf => \ALT_INV_Mux96~4_combout\,
	combout => \Mux96~6_combout\);

-- Location: FF_X3_Y9_N20
\Maths:solution[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux96~6_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:solution[4]~q\);

-- Location: LABCELL_X7_Y9_N24
\Mux96~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux96~2_combout\ = ( \Mult1~12\ & ( \Abus[4]~_Duplicate_3_q\ & ( (!\Mux100~0_combout\ & ((!\Bbus[4]~_Duplicate_1_q\) # ((\Mux100~1_combout\)))) # (\Mux100~0_combout\ & (((!\Mux100~1_combout\) # (\Maths:solution[4]~q\)))) ) ) ) # ( !\Mult1~12\ & ( 
-- \Abus[4]~_Duplicate_3_q\ & ( (!\Mux100~0_combout\ & (!\Bbus[4]~_Duplicate_1_q\ & ((!\Mux100~1_combout\)))) # (\Mux100~0_combout\ & (((!\Mux100~1_combout\) # (\Maths:solution[4]~q\)))) ) ) ) # ( \Mult1~12\ & ( !\Abus[4]~_Duplicate_3_q\ & ( 
-- (!\Mux100~0_combout\ & ((!\Bbus[4]~_Duplicate_1_q\) # ((\Mux100~1_combout\)))) # (\Mux100~0_combout\ & (((\Maths:solution[4]~q\ & \Mux100~1_combout\)))) ) ) ) # ( !\Mult1~12\ & ( !\Abus[4]~_Duplicate_3_q\ & ( (!\Mux100~0_combout\ & 
-- (!\Bbus[4]~_Duplicate_1_q\ & ((!\Mux100~1_combout\)))) # (\Mux100~0_combout\ & (((\Maths:solution[4]~q\ & \Mux100~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000101100010001010111111011101000001011101110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux100~0_combout\,
	datab => \ALT_INV_Bbus[4]~_Duplicate_1_q\,
	datac => \ALT_INV_Maths:solution[4]~q\,
	datad => \ALT_INV_Mux100~1_combout\,
	datae => \ALT_INV_Mult1~12\,
	dataf => \ALT_INV_Abus[4]~_Duplicate_3_q\,
	combout => \Mux96~2_combout\);

-- Location: LABCELL_X7_Y9_N0
\Mux112~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux112~1_combout\ = ( \Mux112~0_combout\ & ( \Mux96~2_combout\ & ( ((\micro_inst[15]~input_o\) # (\Mux96~1_combout\)) # (\micro_inst[16]~input_o\) ) ) ) # ( !\Mux112~0_combout\ & ( \Mux96~2_combout\ & ( (!\micro_inst[16]~input_o\ & 
-- ((\micro_inst[15]~input_o\) # (\Mux96~1_combout\))) ) ) ) # ( \Mux112~0_combout\ & ( !\Mux96~2_combout\ & ( ((\Mux96~1_combout\ & !\micro_inst[15]~input_o\)) # (\micro_inst[16]~input_o\) ) ) ) # ( !\Mux112~0_combout\ & ( !\Mux96~2_combout\ & ( 
-- (!\micro_inst[16]~input_o\ & (\Mux96~1_combout\ & !\micro_inst[15]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000011101010111010100101010001010100111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[16]~input_o\,
	datab => \ALT_INV_Mux96~1_combout\,
	datac => \ALT_INV_micro_inst[15]~input_o\,
	datae => \ALT_INV_Mux112~0_combout\,
	dataf => \ALT_INV_Mux96~2_combout\,
	combout => \Mux112~1_combout\);

-- Location: MLABCELL_X6_Y9_N42
\Mux112~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux112~2_combout\ = ( \micro_inst[16]~input_o\ & ( \Mux96~4_combout\ & ( (\Mux112~1_combout\ & \micro_inst[17]~input_o\) ) ) ) # ( !\micro_inst[16]~input_o\ & ( \Mux96~4_combout\ & ( (!\micro_inst[17]~input_o\ & ((!\Mux96~5_combout\))) # 
-- (\micro_inst[17]~input_o\ & (\Mux112~1_combout\)) ) ) ) # ( \micro_inst[16]~input_o\ & ( !\Mux96~4_combout\ & ( (!\micro_inst[17]~input_o\) # (\Mux112~1_combout\) ) ) ) # ( !\micro_inst[16]~input_o\ & ( !\Mux96~4_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- ((!\Mux96~5_combout\))) # (\micro_inst[17]~input_o\ & (\Mux112~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000111010001110111011101110111010001110100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux112~1_combout\,
	datab => \ALT_INV_micro_inst[17]~input_o\,
	datac => \ALT_INV_Mux96~5_combout\,
	datae => \ALT_INV_micro_inst[16]~input_o\,
	dataf => \ALT_INV_Mux96~4_combout\,
	combout => \Mux112~2_combout\);

-- Location: FF_X6_Y9_N43
\ALUout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux112~2_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ALUout(4));

-- Location: FF_X27_Y6_N2
\CMUX:Cbusi[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Cbusi~4_combout\,
	ena => \reg[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CMUX:Cbusi[4]~q\);

-- Location: IOIBUF_X34_Y0_N75
\mmI[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mmI(4),
	o => \mmI[4]~input_o\);

-- Location: LABCELL_X27_Y6_N0
\Cbusi~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Cbusi~4_combout\ = ( \CMUX:Cbusi[4]~q\ & ( \mmI[4]~input_o\ & ( ((\micro_inst[18]~input_o\) # (\micro_inst[19]~input_o\)) # (ALUout(4)) ) ) ) # ( !\CMUX:Cbusi[4]~q\ & ( \mmI[4]~input_o\ & ( ((ALUout(4) & !\micro_inst[18]~input_o\)) # 
-- (\micro_inst[19]~input_o\) ) ) ) # ( \CMUX:Cbusi[4]~q\ & ( !\mmI[4]~input_o\ & ( (!\micro_inst[19]~input_o\ & ((\micro_inst[18]~input_o\) # (ALUout(4)))) ) ) ) # ( !\CMUX:Cbusi[4]~q\ & ( !\mmI[4]~input_o\ & ( (ALUout(4) & (!\micro_inst[19]~input_o\ & 
-- !\micro_inst[18]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010011000100110001110011011100110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ALUout(4),
	datab => \ALT_INV_micro_inst[19]~input_o\,
	datac => \ALT_INV_micro_inst[18]~input_o\,
	datae => \ALT_INV_CMUX:Cbusi[4]~q\,
	dataf => \ALT_INV_mmI[4]~input_o\,
	combout => \Cbusi~4_combout\);

-- Location: FF_X17_Y4_N47
\reg[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~4_combout\,
	sload => VCC,
	ena => \reg[24][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[24][4]~q\);

-- Location: LABCELL_X16_Y3_N0
\Mux43~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~8_combout\ = ( \reg[8][4]~q\ & ( (!\statusD~input_o\) # (\reg[24][4]~q\) ) ) # ( !\reg[8][4]~q\ & ( (\statusD~input_o\ & \reg[24][4]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[24][4]~q\,
	dataf => \ALT_INV_reg[8][4]~q\,
	combout => \Mux43~8_combout\);

-- Location: LABCELL_X16_Y3_N39
\Abus~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~54_combout\ = ( instr(9) & ( instr(10) & ( \Mux43~11_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux43~10_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux43~9_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux43~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux43~8_combout\,
	datab => \ALT_INV_Mux43~9_combout\,
	datac => \ALT_INV_Mux43~10_combout\,
	datad => \ALT_INV_Mux43~11_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Abus~54_combout\);

-- Location: LABCELL_X17_Y4_N57
\Abus~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~55_combout\ = ( instr(9) & ( instr(10) & ( \Mux43~15_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux43~14_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux43~13_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux43~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux43~12_combout\,
	datab => \ALT_INV_Mux43~15_combout\,
	datac => \ALT_INV_Mux43~13_combout\,
	datad => \ALT_INV_Mux43~14_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Abus~55_combout\);

-- Location: LABCELL_X17_Y4_N3
\Abus~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~53_combout\ = ( instr(9) & ( instr(10) & ( \Mux43~7_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux43~6_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux43~5_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux43~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux43~7_combout\,
	datab => \ALT_INV_Mux43~4_combout\,
	datac => \ALT_INV_Mux43~5_combout\,
	datad => \ALT_INV_Mux43~6_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Abus~53_combout\);

-- Location: LABCELL_X17_Y4_N33
\Abus~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~52_combout\ = ( instr(9) & ( instr(10) & ( \Mux43~3_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux43~2_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux43~1_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux43~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux43~3_combout\,
	datab => \ALT_INV_Mux43~0_combout\,
	datac => \ALT_INV_Mux43~1_combout\,
	datad => \ALT_INV_Mux43~2_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Abus~52_combout\);

-- Location: LABCELL_X17_Y4_N18
\Abus~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~56_combout\ = ( \Abus~53_combout\ & ( \Abus~52_combout\ & ( (!instr(12)) # ((!instr(11) & (\Abus~54_combout\)) # (instr(11) & ((\Abus~55_combout\)))) ) ) ) # ( !\Abus~53_combout\ & ( \Abus~52_combout\ & ( (!instr(11) & (((!instr(12))) # 
-- (\Abus~54_combout\))) # (instr(11) & (((\Abus~55_combout\ & instr(12))))) ) ) ) # ( \Abus~53_combout\ & ( !\Abus~52_combout\ & ( (!instr(11) & (\Abus~54_combout\ & ((instr(12))))) # (instr(11) & (((!instr(12)) # (\Abus~55_combout\)))) ) ) ) # ( 
-- !\Abus~53_combout\ & ( !\Abus~52_combout\ & ( (instr(12) & ((!instr(11) & (\Abus~54_combout\)) # (instr(11) & ((\Abus~55_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~54_combout\,
	datab => \ALT_INV_Abus~55_combout\,
	datac => ALT_INV_instr(11),
	datad => ALT_INV_instr(12),
	datae => \ALT_INV_Abus~53_combout\,
	dataf => \ALT_INV_Abus~52_combout\,
	combout => \Abus~56_combout\);

-- Location: LABCELL_X19_Y4_N12
\Abus~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~58_combout\ = ( \micro_inst[29]~input_o\ & ( \micro_inst[28]~input_o\ & ( \reg[15][4]~q\ ) ) ) # ( !\micro_inst[29]~input_o\ & ( \micro_inst[28]~input_o\ & ( \reg[13][4]~q\ ) ) ) # ( \micro_inst[29]~input_o\ & ( !\micro_inst[28]~input_o\ & ( 
-- \reg[14][4]~q\ ) ) ) # ( !\micro_inst[29]~input_o\ & ( !\micro_inst[28]~input_o\ & ( \reg[12][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[12][4]~q\,
	datab => \ALT_INV_reg[15][4]~q\,
	datac => \ALT_INV_reg[13][4]~q\,
	datad => \ALT_INV_reg[14][4]~q\,
	datae => \ALT_INV_micro_inst[29]~input_o\,
	dataf => \ALT_INV_micro_inst[28]~input_o\,
	combout => \Abus~58_combout\);

-- Location: LABCELL_X18_Y3_N0
\Abus~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~60_combout\ = ( \reg[30][4]~q\ & ( \reg[18][4]~q\ & ( (!\micro_inst[31]~input_o\ & (((!\micro_inst[30]~input_o\) # (\reg[22][4]~q\)))) # (\micro_inst[31]~input_o\ & (((\micro_inst[30]~input_o\)) # (\reg[26][4]~q\))) ) ) ) # ( !\reg[30][4]~q\ & ( 
-- \reg[18][4]~q\ & ( (!\micro_inst[31]~input_o\ & (((!\micro_inst[30]~input_o\) # (\reg[22][4]~q\)))) # (\micro_inst[31]~input_o\ & (\reg[26][4]~q\ & ((!\micro_inst[30]~input_o\)))) ) ) ) # ( \reg[30][4]~q\ & ( !\reg[18][4]~q\ & ( (!\micro_inst[31]~input_o\ 
-- & (((\reg[22][4]~q\ & \micro_inst[30]~input_o\)))) # (\micro_inst[31]~input_o\ & (((\micro_inst[30]~input_o\)) # (\reg[26][4]~q\))) ) ) ) # ( !\reg[30][4]~q\ & ( !\reg[18][4]~q\ & ( (!\micro_inst[31]~input_o\ & (((\reg[22][4]~q\ & 
-- \micro_inst[30]~input_o\)))) # (\micro_inst[31]~input_o\ & (\reg[26][4]~q\ & ((!\micro_inst[30]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[26][4]~q\,
	datab => \ALT_INV_reg[22][4]~q\,
	datac => \ALT_INV_micro_inst[31]~input_o\,
	datad => \ALT_INV_micro_inst[30]~input_o\,
	datae => \ALT_INV_reg[30][4]~q\,
	dataf => \ALT_INV_reg[18][4]~q\,
	combout => \Abus~60_combout\);

-- Location: LABCELL_X18_Y2_N24
\Abus~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~62_combout\ = ( \micro_inst[31]~input_o\ & ( \reg[31][4]~q\ & ( (\micro_inst[30]~input_o\) # (\reg[27][4]~q\) ) ) ) # ( !\micro_inst[31]~input_o\ & ( \reg[31][4]~q\ & ( (!\micro_inst[30]~input_o\ & (\reg[19][4]~q\)) # (\micro_inst[30]~input_o\ & 
-- ((\reg[23][4]~q\))) ) ) ) # ( \micro_inst[31]~input_o\ & ( !\reg[31][4]~q\ & ( (\reg[27][4]~q\ & !\micro_inst[30]~input_o\) ) ) ) # ( !\micro_inst[31]~input_o\ & ( !\reg[31][4]~q\ & ( (!\micro_inst[30]~input_o\ & (\reg[19][4]~q\)) # 
-- (\micro_inst[30]~input_o\ & ((\reg[23][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[27][4]~q\,
	datab => \ALT_INV_reg[19][4]~q\,
	datac => \ALT_INV_micro_inst[30]~input_o\,
	datad => \ALT_INV_reg[23][4]~q\,
	datae => \ALT_INV_micro_inst[31]~input_o\,
	dataf => \ALT_INV_reg[31][4]~q\,
	combout => \Abus~62_combout\);

-- Location: LABCELL_X18_Y4_N57
\Abus~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~59_combout\ = ( \micro_inst[31]~input_o\ & ( \reg[24][4]~q\ & ( (!\micro_inst[30]~input_o\) # (\reg[28][4]~q\) ) ) ) # ( !\micro_inst[31]~input_o\ & ( \reg[24][4]~q\ & ( (!\micro_inst[30]~input_o\ & (\reg[16][4]~q\)) # (\micro_inst[30]~input_o\ & 
-- ((\reg[20][4]~q\))) ) ) ) # ( \micro_inst[31]~input_o\ & ( !\reg[24][4]~q\ & ( (\micro_inst[30]~input_o\ & \reg[28][4]~q\) ) ) ) # ( !\micro_inst[31]~input_o\ & ( !\reg[24][4]~q\ & ( (!\micro_inst[30]~input_o\ & (\reg[16][4]~q\)) # 
-- (\micro_inst[30]~input_o\ & ((\reg[20][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000000101010100100111001001111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[30]~input_o\,
	datab => \ALT_INV_reg[16][4]~q\,
	datac => \ALT_INV_reg[20][4]~q\,
	datad => \ALT_INV_reg[28][4]~q\,
	datae => \ALT_INV_micro_inst[31]~input_o\,
	dataf => \ALT_INV_reg[24][4]~q\,
	combout => \Abus~59_combout\);

-- Location: LABCELL_X18_Y2_N18
\Abus~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~61_combout\ = ( \reg[25][4]~q\ & ( \reg[17][4]~q\ & ( (!\micro_inst[30]~input_o\) # ((!\micro_inst[31]~input_o\ & ((\reg[21][4]~q\))) # (\micro_inst[31]~input_o\ & (\reg[29][4]~q\))) ) ) ) # ( !\reg[25][4]~q\ & ( \reg[17][4]~q\ & ( 
-- (!\micro_inst[30]~input_o\ & (((!\micro_inst[31]~input_o\)))) # (\micro_inst[30]~input_o\ & ((!\micro_inst[31]~input_o\ & ((\reg[21][4]~q\))) # (\micro_inst[31]~input_o\ & (\reg[29][4]~q\)))) ) ) ) # ( \reg[25][4]~q\ & ( !\reg[17][4]~q\ & ( 
-- (!\micro_inst[30]~input_o\ & (((\micro_inst[31]~input_o\)))) # (\micro_inst[30]~input_o\ & ((!\micro_inst[31]~input_o\ & ((\reg[21][4]~q\))) # (\micro_inst[31]~input_o\ & (\reg[29][4]~q\)))) ) ) ) # ( !\reg[25][4]~q\ & ( !\reg[17][4]~q\ & ( 
-- (\micro_inst[30]~input_o\ & ((!\micro_inst[31]~input_o\ & ((\reg[21][4]~q\))) # (\micro_inst[31]~input_o\ & (\reg[29][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[30]~input_o\,
	datab => \ALT_INV_reg[29][4]~q\,
	datac => \ALT_INV_micro_inst[31]~input_o\,
	datad => \ALT_INV_reg[21][4]~q\,
	datae => \ALT_INV_reg[25][4]~q\,
	dataf => \ALT_INV_reg[17][4]~q\,
	combout => \Abus~61_combout\);

-- Location: LABCELL_X19_Y4_N0
\Abus~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~63_combout\ = ( \Abus~61_combout\ & ( \micro_inst[28]~input_o\ & ( (!\micro_inst[29]~input_o\) # (\Abus~62_combout\) ) ) ) # ( !\Abus~61_combout\ & ( \micro_inst[28]~input_o\ & ( (\Abus~62_combout\ & \micro_inst[29]~input_o\) ) ) ) # ( 
-- \Abus~61_combout\ & ( !\micro_inst[28]~input_o\ & ( (!\micro_inst[29]~input_o\ & ((\Abus~59_combout\))) # (\micro_inst[29]~input_o\ & (\Abus~60_combout\)) ) ) ) # ( !\Abus~61_combout\ & ( !\micro_inst[28]~input_o\ & ( (!\micro_inst[29]~input_o\ & 
-- ((\Abus~59_combout\))) # (\micro_inst[29]~input_o\ & (\Abus~60_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~60_combout\,
	datab => \ALT_INV_Abus~62_combout\,
	datac => \ALT_INV_micro_inst[29]~input_o\,
	datad => \ALT_INV_Abus~59_combout\,
	datae => \ALT_INV_Abus~61_combout\,
	dataf => \ALT_INV_micro_inst[28]~input_o\,
	combout => \Abus~63_combout\);

-- Location: MLABCELL_X15_Y2_N42
\Abus~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~64_combout\ = ( \reg[6][4]~q\ & ( \reg[4][4]~q\ & ( (!\micro_inst[28]~input_o\) # ((!\micro_inst[29]~input_o\ & (\reg[5][4]~q\)) # (\micro_inst[29]~input_o\ & ((\reg[7][4]~q\)))) ) ) ) # ( !\reg[6][4]~q\ & ( \reg[4][4]~q\ & ( 
-- (!\micro_inst[29]~input_o\ & (((!\micro_inst[28]~input_o\)) # (\reg[5][4]~q\))) # (\micro_inst[29]~input_o\ & (((\reg[7][4]~q\ & \micro_inst[28]~input_o\)))) ) ) ) # ( \reg[6][4]~q\ & ( !\reg[4][4]~q\ & ( (!\micro_inst[29]~input_o\ & (\reg[5][4]~q\ & 
-- ((\micro_inst[28]~input_o\)))) # (\micro_inst[29]~input_o\ & (((!\micro_inst[28]~input_o\) # (\reg[7][4]~q\)))) ) ) ) # ( !\reg[6][4]~q\ & ( !\reg[4][4]~q\ & ( (\micro_inst[28]~input_o\ & ((!\micro_inst[29]~input_o\ & (\reg[5][4]~q\)) # 
-- (\micro_inst[29]~input_o\ & ((\reg[7][4]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[5][4]~q\,
	datab => \ALT_INV_reg[7][4]~q\,
	datac => \ALT_INV_micro_inst[29]~input_o\,
	datad => \ALT_INV_micro_inst[28]~input_o\,
	datae => \ALT_INV_reg[6][4]~q\,
	dataf => \ALT_INV_reg[4][4]~q\,
	combout => \Abus~64_combout\);

-- Location: MLABCELL_X15_Y4_N18
\Abus~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~65_combout\ = ( \reg[2][4]~q\ & ( (!\micro_inst[30]~input_o\ & (((!\micro_inst[28]~input_o\)) # (\reg[3][4]~q\))) # (\micro_inst[30]~input_o\ & (((\Abus~64_combout\)))) ) ) # ( !\reg[2][4]~q\ & ( (!\micro_inst[30]~input_o\ & (\reg[3][4]~q\ & 
-- (\micro_inst[28]~input_o\))) # (\micro_inst[30]~input_o\ & (((\Abus~64_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011111000100111101111100010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[3][4]~q\,
	datab => \ALT_INV_micro_inst[30]~input_o\,
	datac => \ALT_INV_micro_inst[28]~input_o\,
	datad => \ALT_INV_Abus~64_combout\,
	dataf => \ALT_INV_reg[2][4]~q\,
	combout => \Abus~65_combout\);

-- Location: MLABCELL_X15_Y4_N24
\Abus~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~66_combout\ = ( \micro_inst[32]~input_o\ & ( \micro_inst[31]~input_o\ & ( \Abus~63_combout\ ) ) ) # ( !\micro_inst[32]~input_o\ & ( \micro_inst[31]~input_o\ & ( \Abus~58_combout\ ) ) ) # ( \micro_inst[32]~input_o\ & ( !\micro_inst[31]~input_o\ & ( 
-- \Abus~63_combout\ ) ) ) # ( !\micro_inst[32]~input_o\ & ( !\micro_inst[31]~input_o\ & ( \Abus~65_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~58_combout\,
	datab => \ALT_INV_Abus~63_combout\,
	datac => \ALT_INV_Abus~65_combout\,
	datae => \ALT_INV_micro_inst[32]~input_o\,
	dataf => \ALT_INV_micro_inst[31]~input_o\,
	combout => \Abus~66_combout\);

-- Location: LABCELL_X16_Y3_N6
\Abus~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~57_combout\ = ( \micro_inst[29]~input_o\ & ( \micro_inst[28]~input_o\ & ( \reg[11][4]~q\ ) ) ) # ( !\micro_inst[29]~input_o\ & ( \micro_inst[28]~input_o\ & ( \reg[9][4]~q\ ) ) ) # ( \micro_inst[29]~input_o\ & ( !\micro_inst[28]~input_o\ & ( 
-- \reg[10][4]~q\ ) ) ) # ( !\micro_inst[29]~input_o\ & ( !\micro_inst[28]~input_o\ & ( \reg[8][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[10][4]~q\,
	datab => \ALT_INV_reg[8][4]~q\,
	datac => \ALT_INV_reg[9][4]~q\,
	datad => \ALT_INV_reg[11][4]~q\,
	datae => \ALT_INV_micro_inst[29]~input_o\,
	dataf => \ALT_INV_micro_inst[28]~input_o\,
	combout => \Abus~57_combout\);

-- Location: LABCELL_X17_Y4_N24
\Abus~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~67_combout\ = ( \micro_inst[27]~input_o\ & ( \Abus~56_combout\ ) ) # ( !\micro_inst[27]~input_o\ & ( (!\Abus[6]~7_combout\ & (\Abus~66_combout\)) # (\Abus[6]~7_combout\ & ((\Abus~57_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~56_combout\,
	datab => \ALT_INV_Abus~66_combout\,
	datac => \ALT_INV_Abus[6]~7_combout\,
	datad => \ALT_INV_Abus~57_combout\,
	dataf => \ALT_INV_micro_inst[27]~input_o\,
	combout => \Abus~67_combout\);

-- Location: LABCELL_X19_Y8_N0
\Abus[4]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus[4]~SCLR_LUT_combout\ = ( !\Abus[6]~19_combout\ & ( \Abus~67_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Abus[6]~19_combout\,
	dataf => \ALT_INV_Abus~67_combout\,
	combout => \Abus[4]~SCLR_LUT_combout\);

-- Location: FF_X2_Y7_N14
\Abus[4]~_Duplicate_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Abus[4]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Abus[4]~_Duplicate_3_q\);

-- Location: LABCELL_X9_Y7_N12
\ShiftLeft0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftLeft0~7_combout\ = ( \Abus[1]~_Duplicate_3_q\ & ( \Bbus_shift~2_combout\ & ( (\Abus[3]~_Duplicate_3_q\) # (\Bbus_shift~1_combout\) ) ) ) # ( !\Abus[1]~_Duplicate_3_q\ & ( \Bbus_shift~2_combout\ & ( (!\Bbus_shift~1_combout\ & 
-- \Abus[3]~_Duplicate_3_q\) ) ) ) # ( \Abus[1]~_Duplicate_3_q\ & ( !\Bbus_shift~2_combout\ & ( (!\Bbus_shift~1_combout\ & (\Abus[4]~_Duplicate_3_q\)) # (\Bbus_shift~1_combout\ & ((\Abus[2]~_Duplicate_3_q\))) ) ) ) # ( !\Abus[1]~_Duplicate_3_q\ & ( 
-- !\Bbus_shift~2_combout\ & ( (!\Bbus_shift~1_combout\ & (\Abus[4]~_Duplicate_3_q\)) # (\Bbus_shift~1_combout\ & ((\Abus[2]~_Duplicate_3_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[4]~_Duplicate_3_q\,
	datab => \ALT_INV_Abus[2]~_Duplicate_3_q\,
	datac => \ALT_INV_Bbus_shift~1_combout\,
	datad => \ALT_INV_Abus[3]~_Duplicate_3_q\,
	datae => \ALT_INV_Abus[1]~_Duplicate_3_q\,
	dataf => \ALT_INV_Bbus_shift~2_combout\,
	combout => \ShiftLeft0~7_combout\);

-- Location: MLABCELL_X8_Y6_N54
\ShiftLeft0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftLeft0~8_combout\ = ( \Bbus_shift~2_combout\ & ( \Abus[5]~_Duplicate_3_q\ & ( (\Bbus_shift~1_combout\) # (\Abus[7]~_Duplicate_3_q\) ) ) ) # ( !\Bbus_shift~2_combout\ & ( \Abus[5]~_Duplicate_3_q\ & ( (!\Bbus_shift~1_combout\ & 
-- ((\Abus[8]~_Duplicate_3_q\))) # (\Bbus_shift~1_combout\ & (\Abus[6]~_Duplicate_3_q\)) ) ) ) # ( \Bbus_shift~2_combout\ & ( !\Abus[5]~_Duplicate_3_q\ & ( (\Abus[7]~_Duplicate_3_q\ & !\Bbus_shift~1_combout\) ) ) ) # ( !\Bbus_shift~2_combout\ & ( 
-- !\Abus[5]~_Duplicate_3_q\ & ( (!\Bbus_shift~1_combout\ & ((\Abus[8]~_Duplicate_3_q\))) # (\Bbus_shift~1_combout\ & (\Abus[6]~_Duplicate_3_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000001111010101010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[6]~_Duplicate_3_q\,
	datab => \ALT_INV_Abus[7]~_Duplicate_3_q\,
	datac => \ALT_INV_Abus[8]~_Duplicate_3_q\,
	datad => \ALT_INV_Bbus_shift~1_combout\,
	datae => \ALT_INV_Bbus_shift~2_combout\,
	dataf => \ALT_INV_Abus[5]~_Duplicate_3_q\,
	combout => \ShiftLeft0~8_combout\);

-- Location: MLABCELL_X6_Y6_N15
\Mux90~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux90~0_combout\ = ( \Bbus[4]~_Duplicate_1_q\ & ( \Bbus[14]~_Duplicate_1_q\ & ( \Bbus_shift~0_combout\ ) ) ) # ( !\Bbus[4]~_Duplicate_1_q\ & ( \Bbus[14]~_Duplicate_1_q\ & ( \Bbus_shift~0_combout\ ) ) ) # ( \Bbus[4]~_Duplicate_1_q\ & ( 
-- !\Bbus[14]~_Duplicate_1_q\ & ( \Bbus_shift~0_combout\ ) ) ) # ( !\Bbus[4]~_Duplicate_1_q\ & ( !\Bbus[14]~_Duplicate_1_q\ & ( (\Bbus_shift~0_combout\ & ((!\LessThan2~2_combout\) # (\Bbus[3]~_Duplicate_1_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101010001010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus_shift~0_combout\,
	datab => \ALT_INV_Bbus[3]~_Duplicate_1_q\,
	datac => \ALT_INV_LessThan2~2_combout\,
	datae => \ALT_INV_Bbus[4]~_Duplicate_1_q\,
	dataf => \ALT_INV_Bbus[14]~_Duplicate_1_q\,
	combout => \Mux90~0_combout\);

-- Location: LABCELL_X9_Y6_N24
\Mux92~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux92~0_combout\ = ( \Mux90~0_combout\ & ( \ShiftLeft0~9_combout\ & ( \Mux94~3_combout\ ) ) ) # ( !\Mux90~0_combout\ & ( \ShiftLeft0~9_combout\ & ( (!\Mux94~3_combout\ & ((\ShiftLeft0~8_combout\))) # (\Mux94~3_combout\ & (\ShiftLeft0~7_combout\)) ) ) ) # 
-- ( !\Mux90~0_combout\ & ( !\ShiftLeft0~9_combout\ & ( (!\Mux94~3_combout\ & ((\ShiftLeft0~8_combout\))) # (\Mux94~3_combout\ & (\ShiftLeft0~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000000000000000011101000111010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftLeft0~7_combout\,
	datab => \ALT_INV_Mux94~3_combout\,
	datac => \ALT_INV_ShiftLeft0~8_combout\,
	datae => \ALT_INV_Mux90~0_combout\,
	dataf => \ALT_INV_ShiftLeft0~9_combout\,
	combout => \Mux92~0_combout\);

-- Location: LABCELL_X9_Y6_N33
\Mux92~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux92~1_combout\ = ( \Mux90~2_combout\ & ( \Mux92~0_combout\ & ( (!\Mux90~3_combout\ & (\Abus[15]~_Duplicate_2_q\)) # (\Mux90~3_combout\ & ((\ShiftRight0~9_combout\))) ) ) ) # ( !\Mux90~2_combout\ & ( \Mux92~0_combout\ & ( (!\Mux90~3_combout\) # 
-- (\ShiftRight0~13_combout\) ) ) ) # ( \Mux90~2_combout\ & ( !\Mux92~0_combout\ & ( (!\Mux90~3_combout\ & (\Abus[15]~_Duplicate_2_q\)) # (\Mux90~3_combout\ & ((\ShiftRight0~9_combout\))) ) ) ) # ( !\Mux90~2_combout\ & ( !\Mux92~0_combout\ & ( 
-- (\Mux90~3_combout\ & \ShiftRight0~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001000100111011110101111101011110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux90~3_combout\,
	datab => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	datac => \ALT_INV_ShiftRight0~13_combout\,
	datad => \ALT_INV_ShiftRight0~9_combout\,
	datae => \ALT_INV_Mux90~2_combout\,
	dataf => \ALT_INV_Mux92~0_combout\,
	combout => \Mux92~1_combout\);

-- Location: LABCELL_X7_Y8_N21
\Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~17_sumout\ = SUM(( !\Abus[7]~_Duplicate_3_q\ $ (\Bbus[7]~_Duplicate_1_q\) ) + ( \Add2~55\ ) + ( \Add2~54\ ))
-- \Add2~18\ = CARRY(( !\Abus[7]~_Duplicate_3_q\ $ (\Bbus[7]~_Duplicate_1_q\) ) + ( \Add2~55\ ) + ( \Add2~54\ ))
-- \Add2~19\ = SHARE((\Abus[7]~_Duplicate_3_q\ & !\Bbus[7]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[7]~_Duplicate_3_q\,
	datac => \ALT_INV_Bbus[7]~_Duplicate_1_q\,
	cin => \Add2~54\,
	sharein => \Add2~55\,
	sumout => \Add2~17_sumout\,
	cout => \Add2~18\,
	shareout => \Add2~19\);

-- Location: LABCELL_X7_Y8_N24
\Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~45_sumout\ = SUM(( !\Bbus[8]~_Duplicate_1_q\ $ (\Abus[8]~_Duplicate_3_q\) ) + ( \Add2~19\ ) + ( \Add2~18\ ))
-- \Add2~46\ = CARRY(( !\Bbus[8]~_Duplicate_1_q\ $ (\Abus[8]~_Duplicate_3_q\) ) + ( \Add2~19\ ) + ( \Add2~18\ ))
-- \Add2~47\ = SHARE((!\Bbus[8]~_Duplicate_1_q\ & \Abus[8]~_Duplicate_3_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Bbus[8]~_Duplicate_1_q\,
	datac => \ALT_INV_Abus[8]~_Duplicate_3_q\,
	cin => \Add2~18\,
	sharein => \Add2~19\,
	sumout => \Add2~45_sumout\,
	cout => \Add2~46\,
	shareout => \Add2~47\);

-- Location: MLABCELL_X6_Y9_N12
\Mux92~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux92~3_combout\ = ( \micro_inst[16]~input_o\ & ( \Mux92~1_combout\ & ( (!\Mux97~0_combout\ & (\Maths:solution[8]~q\)) # (\Mux97~0_combout\ & ((\Add2~45_sumout\))) ) ) ) # ( !\micro_inst[16]~input_o\ & ( \Mux92~1_combout\ & ( (\Mux92~2_combout\) # 
-- (\Mux97~0_combout\) ) ) ) # ( \micro_inst[16]~input_o\ & ( !\Mux92~1_combout\ & ( (!\Mux97~0_combout\ & (\Maths:solution[8]~q\)) # (\Mux97~0_combout\ & ((\Add2~45_sumout\))) ) ) ) # ( !\micro_inst[16]~input_o\ & ( !\Mux92~1_combout\ & ( 
-- (!\Mux97~0_combout\ & \Mux92~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000111011100111111001111110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Maths:solution[8]~q\,
	datab => \ALT_INV_Mux97~0_combout\,
	datac => \ALT_INV_Mux92~2_combout\,
	datad => \ALT_INV_Add2~45_sumout\,
	datae => \ALT_INV_micro_inst[16]~input_o\,
	dataf => \ALT_INV_Mux92~1_combout\,
	combout => \Mux92~3_combout\);

-- Location: LABCELL_X7_Y7_N21
\Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~17_sumout\ = SUM(( \Abus[7]~_Duplicate_3_q\ ) + ( \Bbus[7]~_Duplicate_1_q\ ) + ( \Add1~54\ ))
-- \Add1~18\ = CARRY(( \Abus[7]~_Duplicate_3_q\ ) + ( \Bbus[7]~_Duplicate_1_q\ ) + ( \Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[7]~_Duplicate_1_q\,
	datad => \ALT_INV_Abus[7]~_Duplicate_3_q\,
	cin => \Add1~54\,
	sumout => \Add1~17_sumout\,
	cout => \Add1~18\);

-- Location: LABCELL_X7_Y7_N24
\Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~45_sumout\ = SUM(( \Abus[8]~_Duplicate_3_q\ ) + ( \Bbus[8]~_Duplicate_1_q\ ) + ( \Add1~18\ ))
-- \Add1~46\ = CARRY(( \Abus[8]~_Duplicate_3_q\ ) + ( \Bbus[8]~_Duplicate_1_q\ ) + ( \Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Abus[8]~_Duplicate_3_q\,
	datac => \ALT_INV_Bbus[8]~_Duplicate_1_q\,
	cin => \Add1~18\,
	sumout => \Add1~45_sumout\,
	cout => \Add1~46\);

-- Location: LABCELL_X7_Y9_N6
\Mux92~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux92~7_combout\ = ( \micro_inst[15]~input_o\ & ( \Add1~45_sumout\ & ( (\micro_inst[14]~input_o\ & (!\Bbus[8]~_Duplicate_1_q\ $ (!\Abus[8]~_Duplicate_3_q\))) ) ) ) # ( !\micro_inst[15]~input_o\ & ( \Add1~45_sumout\ & ( (!\micro_inst[14]~input_o\) # 
-- (\Mult0~16\) ) ) ) # ( \micro_inst[15]~input_o\ & ( !\Add1~45_sumout\ & ( (\micro_inst[14]~input_o\ & (!\Bbus[8]~_Duplicate_1_q\ $ (!\Abus[8]~_Duplicate_3_q\))) ) ) ) # ( !\micro_inst[15]~input_o\ & ( !\Add1~45_sumout\ & ( (\micro_inst[14]~input_o\ & 
-- \Mult0~16\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000001100000011011110000111111110000011000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[8]~_Duplicate_1_q\,
	datab => \ALT_INV_Abus[8]~_Duplicate_3_q\,
	datac => \ALT_INV_micro_inst[14]~input_o\,
	datad => \ALT_INV_Mult0~16\,
	datae => \ALT_INV_micro_inst[15]~input_o\,
	dataf => \ALT_INV_Add1~45_sumout\,
	combout => \Mux92~7_combout\);

-- Location: LABCELL_X4_Y9_N51
\Div0|auto_generated|divider|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~17_sumout\ = SUM(( GND ) + ( ((\Div0|auto_generated|divider|divider|sel\(9)) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\)) # (\Div0|auto_generated|divider|my_abs_den|op_1~33_sumout\) ) + ( 
-- \Div0|auto_generated|divider|op_1~54\ ))
-- \Div0|auto_generated|divider|op_1~18\ = CARRY(( GND ) + ( ((\Div0|auto_generated|divider|divider|sel\(9)) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\)) # (\Div0|auto_generated|divider|my_abs_den|op_1~33_sumout\) ) + ( 
-- \Div0|auto_generated|divider|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~33_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_sel\(9),
	cin => \Div0|auto_generated|divider|op_1~54\,
	sumout => \Div0|auto_generated|divider|op_1~17_sumout\,
	cout => \Div0|auto_generated|divider|op_1~18\);

-- Location: LABCELL_X4_Y9_N54
\Div0|auto_generated|divider|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~45_sumout\ = SUM(( GND ) + ( ((\Div0|auto_generated|divider|divider|sel\(8)) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\)) # (\Div0|auto_generated|divider|my_abs_den|op_1~37_sumout\) ) + ( 
-- \Div0|auto_generated|divider|op_1~18\ ))
-- \Div0|auto_generated|divider|op_1~46\ = CARRY(( GND ) + ( ((\Div0|auto_generated|divider|divider|sel\(8)) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\)) # (\Div0|auto_generated|divider|my_abs_den|op_1~37_sumout\) ) + ( 
-- \Div0|auto_generated|divider|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~37_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_sel\(8),
	cin => \Div0|auto_generated|divider|op_1~18\,
	sumout => \Div0|auto_generated|divider|op_1~45_sumout\,
	cout => \Div0|auto_generated|divider|op_1~46\);

-- Location: MLABCELL_X6_Y9_N6
\Mux92~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux92~4_combout\ = ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|op_1~45_sumout\ & ( (!\Mux92~7_combout\ & ((!\Div0|auto_generated|divider|diff_signs~combout\) # (!\Mux98~9_combout\))) ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|op_1~45_sumout\ & ( (!\Mux92~7_combout\ & ((!\Mux98~9_combout\) # ((!\Div0|auto_generated|divider|diff_signs~combout\ & \Div0|auto_generated|divider|divider|sel\(7))))) 
-- ) ) ) # ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( !\Div0|auto_generated|divider|op_1~45_sumout\ & ( !\Mux92~7_combout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( !\Div0|auto_generated|divider|op_1~45_sumout\ & ( 
-- (!\Mux92~7_combout\ & (((!\Mux98~9_combout\) # (\Div0|auto_generated|divider|divider|sel\(7))) # (\Div0|auto_generated|divider|diff_signs~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011110000111100001111000011000000111000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|ALT_INV_diff_signs~combout\,
	datab => \ALT_INV_Mux98~9_combout\,
	datac => \ALT_INV_Mux92~7_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_sel\(7),
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~45_sumout\,
	combout => \Mux92~4_combout\);

-- Location: MLABCELL_X6_Y9_N0
\Mux92~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux92~6_combout\ = ( \Mux92~5_combout\ & ( \Mux92~4_combout\ & ( (\micro_inst[17]~input_o\ & \Mux92~3_combout\) ) ) ) # ( !\Mux92~5_combout\ & ( \Mux92~4_combout\ & ( (!\micro_inst[17]~input_o\ & (!\micro_inst[16]~input_o\)) # (\micro_inst[17]~input_o\ & 
-- ((\Mux92~3_combout\))) ) ) ) # ( \Mux92~5_combout\ & ( !\Mux92~4_combout\ & ( (!\micro_inst[17]~input_o\ & (\micro_inst[16]~input_o\)) # (\micro_inst[17]~input_o\ & ((\Mux92~3_combout\))) ) ) ) # ( !\Mux92~5_combout\ & ( !\Mux92~4_combout\ & ( 
-- (!\micro_inst[17]~input_o\) # (\Mux92~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111000011000011111111000000111100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_micro_inst[17]~input_o\,
	datac => \ALT_INV_micro_inst[16]~input_o\,
	datad => \ALT_INV_Mux92~3_combout\,
	datae => \ALT_INV_Mux92~5_combout\,
	dataf => \ALT_INV_Mux92~4_combout\,
	combout => \Mux92~6_combout\);

-- Location: FF_X6_Y9_N2
\Maths:solution[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux92~6_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:solution[8]~q\);

-- Location: MLABCELL_X6_Y9_N36
\Mux92~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux92~2_combout\ = ( \Bbus[8]~_Duplicate_1_q\ & ( \Mux100~1_combout\ & ( (!\Mux100~0_combout\ & ((\Mult1~16\))) # (\Mux100~0_combout\ & (\Maths:solution[8]~q\)) ) ) ) # ( !\Bbus[8]~_Duplicate_1_q\ & ( \Mux100~1_combout\ & ( (!\Mux100~0_combout\ & 
-- ((\Mult1~16\))) # (\Mux100~0_combout\ & (\Maths:solution[8]~q\)) ) ) ) # ( \Bbus[8]~_Duplicate_1_q\ & ( !\Mux100~1_combout\ & ( (\Abus[8]~_Duplicate_3_q\ & \Mux100~0_combout\) ) ) ) # ( !\Bbus[8]~_Duplicate_1_q\ & ( !\Mux100~1_combout\ & ( 
-- (!\Mux100~0_combout\) # (\Abus[8]~_Duplicate_3_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011000000110000001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Maths:solution[8]~q\,
	datab => \ALT_INV_Abus[8]~_Duplicate_3_q\,
	datac => \ALT_INV_Mux100~0_combout\,
	datad => \ALT_INV_Mult1~16\,
	datae => \ALT_INV_Bbus[8]~_Duplicate_1_q\,
	dataf => \ALT_INV_Mux100~1_combout\,
	combout => \Mux92~2_combout\);

-- Location: LABCELL_X7_Y7_N57
\Mux77~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux77~0_combout\ = ( \Bbus[12]~_Duplicate_1_q\ & ( (!\Bbus[9]~_Duplicate_1_q\ & ((!\Bbus[8]~_Duplicate_1_q\) # (!\Bbus[11]~_Duplicate_1_q\ $ (\Bbus[10]~_Duplicate_1_q\)))) # (\Bbus[9]~_Duplicate_1_q\ & (!\Bbus[11]~_Duplicate_1_q\ $ 
-- (((\Bbus[10]~_Duplicate_1_q\) # (\Bbus[8]~_Duplicate_1_q\))))) ) ) # ( !\Bbus[12]~_Duplicate_1_q\ & ( (!\Bbus[11]~_Duplicate_1_q\ & (!\Bbus[9]~_Duplicate_1_q\ & (!\Bbus[8]~_Duplicate_1_q\ $ (!\Bbus[10]~_Duplicate_1_q\)))) # (\Bbus[11]~_Duplicate_1_q\ & 
-- (\Bbus[8]~_Duplicate_1_q\ & (!\Bbus[9]~_Duplicate_1_q\ $ (!\Bbus[10]~_Duplicate_1_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100110000010000010011000001011101001101100111110100110110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[9]~_Duplicate_1_q\,
	datab => \ALT_INV_Bbus[11]~_Duplicate_1_q\,
	datac => \ALT_INV_Bbus[8]~_Duplicate_1_q\,
	datad => \ALT_INV_Bbus[10]~_Duplicate_1_q\,
	dataf => \ALT_INV_Bbus[12]~_Duplicate_1_q\,
	combout => \Mux77~0_combout\);

-- Location: MLABCELL_X6_Y9_N24
\Mux108~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux108~0_combout\ = ( \Add2~45_sumout\ & ( \micro_inst[14]~input_o\ & ( (!\micro_inst[15]~input_o\ & (\Mux77~0_combout\)) # (\micro_inst[15]~input_o\ & ((!\Maths:random[8]~q\))) ) ) ) # ( !\Add2~45_sumout\ & ( \micro_inst[14]~input_o\ & ( 
-- (!\micro_inst[15]~input_o\ & (\Mux77~0_combout\)) # (\micro_inst[15]~input_o\ & ((!\Maths:random[8]~q\))) ) ) ) # ( \Add2~45_sumout\ & ( !\micro_inst[14]~input_o\ & ( (!\micro_inst[15]~input_o\) # (\Bbus[8]~_Duplicate_1_q\) ) ) ) # ( !\Add2~45_sumout\ & ( 
-- !\micro_inst[14]~input_o\ & ( (\Bbus[8]~_Duplicate_1_q\ & \micro_inst[15]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100110011111100000011001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[8]~_Duplicate_1_q\,
	datab => \ALT_INV_Mux77~0_combout\,
	datac => \ALT_INV_Maths:random[8]~q\,
	datad => \ALT_INV_micro_inst[15]~input_o\,
	datae => \ALT_INV_Add2~45_sumout\,
	dataf => \ALT_INV_micro_inst[14]~input_o\,
	combout => \Mux108~0_combout\);

-- Location: MLABCELL_X6_Y9_N54
\Mux108~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux108~1_combout\ = ( \micro_inst[16]~input_o\ & ( \Mux108~0_combout\ ) ) # ( !\micro_inst[16]~input_o\ & ( \Mux108~0_combout\ & ( (!\micro_inst[15]~input_o\ & (\Mux92~1_combout\)) # (\micro_inst[15]~input_o\ & ((\Mux92~2_combout\))) ) ) ) # ( 
-- !\micro_inst[16]~input_o\ & ( !\Mux108~0_combout\ & ( (!\micro_inst[15]~input_o\ & (\Mux92~1_combout\)) # (\micro_inst[15]~input_o\ & ((\Mux92~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000000000000001000111010001111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux92~1_combout\,
	datab => \ALT_INV_micro_inst[15]~input_o\,
	datac => \ALT_INV_Mux92~2_combout\,
	datae => \ALT_INV_micro_inst[16]~input_o\,
	dataf => \ALT_INV_Mux108~0_combout\,
	combout => \Mux108~1_combout\);

-- Location: MLABCELL_X6_Y9_N21
\Mux108~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux108~2_combout\ = ( \Mux108~1_combout\ & ( \Mux92~4_combout\ & ( ((!\micro_inst[16]~input_o\ & !\Mux92~5_combout\)) # (\micro_inst[17]~input_o\) ) ) ) # ( !\Mux108~1_combout\ & ( \Mux92~4_combout\ & ( (!\micro_inst[16]~input_o\ & (!\Mux92~5_combout\ & 
-- !\micro_inst[17]~input_o\)) ) ) ) # ( \Mux108~1_combout\ & ( !\Mux92~4_combout\ & ( ((!\Mux92~5_combout\) # (\micro_inst[17]~input_o\)) # (\micro_inst[16]~input_o\) ) ) ) # ( !\Mux108~1_combout\ & ( !\Mux92~4_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- ((!\Mux92~5_combout\) # (\micro_inst[16]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011010000110111111101111110000000100000001000111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[16]~input_o\,
	datab => \ALT_INV_Mux92~5_combout\,
	datac => \ALT_INV_micro_inst[17]~input_o\,
	datae => \ALT_INV_Mux108~1_combout\,
	dataf => \ALT_INV_Mux92~4_combout\,
	combout => \Mux108~2_combout\);

-- Location: FF_X6_Y9_N22
\ALUout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux108~2_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ALUout(8));

-- Location: IOIBUF_X14_Y81_N52
\mmI[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mmI(8),
	o => \mmI[8]~input_o\);

-- Location: FF_X15_Y5_N35
\CMUX:Cbusi[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Cbusi~8_combout\,
	ena => \reg[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CMUX:Cbusi[8]~q\);

-- Location: MLABCELL_X15_Y5_N33
\Cbusi~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Cbusi~8_combout\ = ( \micro_inst[18]~input_o\ & ( (!\micro_inst[19]~input_o\ & ((\CMUX:Cbusi[8]~q\))) # (\micro_inst[19]~input_o\ & (\mmI[8]~input_o\)) ) ) # ( !\micro_inst[18]~input_o\ & ( (!\micro_inst[19]~input_o\ & (ALUout(8))) # 
-- (\micro_inst[19]~input_o\ & ((\mmI[8]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ALUout(8),
	datab => \ALT_INV_mmI[8]~input_o\,
	datac => \ALT_INV_micro_inst[19]~input_o\,
	datad => \ALT_INV_CMUX:Cbusi[8]~q\,
	dataf => \ALT_INV_micro_inst[18]~input_o\,
	combout => \Cbusi~8_combout\);

-- Location: LABCELL_X13_Y6_N18
\reg[9][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[9][8]~feeder_combout\ = ( \Cbusi~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~8_combout\,
	combout => \reg[9][8]~feeder_combout\);

-- Location: FF_X13_Y6_N20
\reg[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[9][8]~feeder_combout\,
	ena => \reg[9][0]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[9][8]~q\);

-- Location: FF_X4_Y6_N5
\reg[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~8_combout\,
	sload => VCC,
	ena => \reg[10][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[10][8]~q\);

-- Location: LABCELL_X13_Y7_N0
\reg[8][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[8][8]~feeder_combout\ = ( \Cbusi~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~8_combout\,
	combout => \reg[8][8]~feeder_combout\);

-- Location: FF_X13_Y7_N2
\reg[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[8][8]~feeder_combout\,
	ena => \reg[8][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[8][8]~q\);

-- Location: LABCELL_X13_Y7_N33
\reg[11][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[11][8]~feeder_combout\ = ( \Cbusi~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~8_combout\,
	combout => \reg[11][8]~feeder_combout\);

-- Location: FF_X13_Y7_N35
\reg[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[11][8]~feeder_combout\,
	ena => \reg[11][0]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[11][8]~q\);

-- Location: LABCELL_X13_Y7_N6
\Abus~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~121_combout\ = ( \reg[8][8]~q\ & ( \reg[11][8]~q\ & ( (!\micro_inst[29]~input_o\ & (((!\micro_inst[28]~input_o\)) # (\reg[9][8]~q\))) # (\micro_inst[29]~input_o\ & (((\micro_inst[28]~input_o\) # (\reg[10][8]~q\)))) ) ) ) # ( !\reg[8][8]~q\ & ( 
-- \reg[11][8]~q\ & ( (!\micro_inst[29]~input_o\ & (\reg[9][8]~q\ & ((\micro_inst[28]~input_o\)))) # (\micro_inst[29]~input_o\ & (((\micro_inst[28]~input_o\) # (\reg[10][8]~q\)))) ) ) ) # ( \reg[8][8]~q\ & ( !\reg[11][8]~q\ & ( (!\micro_inst[29]~input_o\ & 
-- (((!\micro_inst[28]~input_o\)) # (\reg[9][8]~q\))) # (\micro_inst[29]~input_o\ & (((\reg[10][8]~q\ & !\micro_inst[28]~input_o\)))) ) ) ) # ( !\reg[8][8]~q\ & ( !\reg[11][8]~q\ & ( (!\micro_inst[29]~input_o\ & (\reg[9][8]~q\ & 
-- ((\micro_inst[28]~input_o\)))) # (\micro_inst[29]~input_o\ & (((\reg[10][8]~q\ & !\micro_inst[28]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[29]~input_o\,
	datab => \ALT_INV_reg[9][8]~q\,
	datac => \ALT_INV_reg[10][8]~q\,
	datad => \ALT_INV_micro_inst[28]~input_o\,
	datae => \ALT_INV_reg[8][8]~q\,
	dataf => \ALT_INV_reg[11][8]~q\,
	combout => \Abus~121_combout\);

-- Location: LABCELL_X13_Y6_N12
\reg[19][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[19][8]~feeder_combout\ = ( \Cbusi~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~8_combout\,
	combout => \reg[19][8]~feeder_combout\);

-- Location: FF_X13_Y6_N14
\reg[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[19][8]~feeder_combout\,
	ena => \reg[19][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[19][8]~q\);

-- Location: FF_X15_Y6_N44
\reg[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~8_combout\,
	sload => VCC,
	ena => \reg[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[3][8]~q\);

-- Location: MLABCELL_X15_Y6_N3
\Mux39~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~3_combout\ = ( \statusD~input_o\ & ( \reg[3][8]~q\ & ( \reg[19][8]~q\ ) ) ) # ( !\statusD~input_o\ & ( \reg[3][8]~q\ ) ) # ( \statusD~input_o\ & ( !\reg[3][8]~q\ & ( \reg[19][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[19][8]~q\,
	datae => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[3][8]~q\,
	combout => \Mux39~3_combout\);

-- Location: FF_X10_Y6_N41
\reg[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~8_combout\,
	sload => VCC,
	ena => \reg[17][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[17][8]~q\);

-- Location: LABCELL_X10_Y6_N18
\Mux39~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~1_combout\ = ( \reg[17][8]~q\ & ( \statusD~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[17][8]~q\,
	combout => \Mux39~1_combout\);

-- Location: MLABCELL_X15_Y5_N6
\reg[2][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[2][8]~feeder_combout\ = ( \Cbusi~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~8_combout\,
	combout => \reg[2][8]~feeder_combout\);

-- Location: FF_X15_Y5_N8
\reg[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[2][8]~feeder_combout\,
	ena => \reg[2][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[2][8]~q\);

-- Location: LABCELL_X12_Y7_N12
\reg[18][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[18][8]~feeder_combout\ = ( \Cbusi~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~8_combout\,
	combout => \reg[18][8]~feeder_combout\);

-- Location: FF_X12_Y7_N14
\reg[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[18][8]~feeder_combout\,
	ena => \reg[18][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[18][8]~q\);

-- Location: LABCELL_X11_Y6_N0
\Mux39~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~2_combout\ = ( \reg[18][8]~q\ & ( (\reg[2][8]~q\) # (\statusD~input_o\) ) ) # ( !\reg[18][8]~q\ & ( (!\statusD~input_o\ & \reg[2][8]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[2][8]~q\,
	dataf => \ALT_INV_reg[18][8]~q\,
	combout => \Mux39~2_combout\);

-- Location: FF_X10_Y6_N26
\reg[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~8_combout\,
	sload => VCC,
	ena => \reg[16][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[16][8]~q\);

-- Location: LABCELL_X10_Y6_N21
\Mux39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~0_combout\ = ( \reg[16][8]~q\ & ( \statusD~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[16][8]~q\,
	combout => \Mux39~0_combout\);

-- Location: LABCELL_X10_Y6_N45
\Abus~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~116_combout\ = ( instr(9) & ( instr(10) & ( \Mux39~3_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux39~2_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux39~1_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux39~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux39~3_combout\,
	datab => \ALT_INV_Mux39~1_combout\,
	datac => \ALT_INV_Mux39~2_combout\,
	datad => \ALT_INV_Mux39~0_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Abus~116_combout\);

-- Location: FF_X16_Y6_N56
\reg[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~8_combout\,
	sload => VCC,
	ena => \reg[30][0]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[30][8]~q\);

-- Location: LABCELL_X17_Y6_N3
\reg[14][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[14][8]~feeder_combout\ = ( \Cbusi~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~8_combout\,
	combout => \reg[14][8]~feeder_combout\);

-- Location: FF_X17_Y6_N5
\reg[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[14][8]~feeder_combout\,
	ena => \reg[14][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[14][8]~q\);

-- Location: LABCELL_X16_Y6_N21
\Mux39~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~17_combout\ = ( \reg[14][8]~q\ & ( (!\statusD~input_o\) # (\reg[30][8]~q\) ) ) # ( !\reg[14][8]~q\ & ( (\reg[30][8]~q\ & \statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[30][8]~q\,
	datad => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[14][8]~q\,
	combout => \Mux39~17_combout\);

-- Location: FF_X13_Y5_N38
\reg[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~8_combout\,
	sload => VCC,
	ena => \reg[29][0]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[29][8]~q\);

-- Location: FF_X13_Y5_N20
\reg[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~8_combout\,
	sload => VCC,
	ena => \reg[13][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[13][8]~q\);

-- Location: LABCELL_X13_Y5_N33
\Mux39~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~16_combout\ = ( \reg[29][8]~q\ & ( \reg[13][8]~q\ ) ) # ( !\reg[29][8]~q\ & ( \reg[13][8]~q\ & ( !\statusD~input_o\ ) ) ) # ( \reg[29][8]~q\ & ( !\reg[13][8]~q\ & ( \statusD~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[29][8]~q\,
	dataf => \ALT_INV_reg[13][8]~q\,
	combout => \Mux39~16_combout\);

-- Location: FF_X15_Y6_N32
\reg[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~8_combout\,
	sload => VCC,
	ena => \reg[28][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[28][8]~q\);

-- Location: FF_X13_Y5_N53
\reg[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~8_combout\,
	sload => VCC,
	ena => \reg[12][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[12][8]~q\);

-- Location: LABCELL_X10_Y6_N48
\Mux39~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~15_combout\ = ( \statusD~input_o\ & ( \reg[12][8]~q\ & ( \reg[28][8]~q\ ) ) ) # ( !\statusD~input_o\ & ( \reg[12][8]~q\ ) ) # ( \statusD~input_o\ & ( !\reg[12][8]~q\ & ( \reg[28][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[28][8]~q\,
	datae => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[12][8]~q\,
	combout => \Mux39~15_combout\);

-- Location: LABCELL_X13_Y6_N39
\reg[15][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[15][8]~feeder_combout\ = ( \Cbusi~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~8_combout\,
	combout => \reg[15][8]~feeder_combout\);

-- Location: FF_X13_Y6_N41
\reg[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[15][8]~feeder_combout\,
	ena => \reg[15][0]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[15][8]~q\);

-- Location: LABCELL_X16_Y6_N51
\Mux39~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~18_combout\ = ( \reg[31][8]~q\ & ( (\statusD~input_o\) # (\reg[15][8]~q\) ) ) # ( !\reg[31][8]~q\ & ( (\reg[15][8]~q\ & !\statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[15][8]~q\,
	datad => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[31][8]~q\,
	combout => \Mux39~18_combout\);

-- Location: LABCELL_X10_Y6_N54
\Abus~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~119_combout\ = ( instr(9) & ( instr(10) & ( \Mux39~18_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux39~17_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux39~16_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux39~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux39~17_combout\,
	datab => \ALT_INV_Mux39~16_combout\,
	datac => \ALT_INV_Mux39~15_combout\,
	datad => \ALT_INV_Mux39~18_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Abus~119_combout\);

-- Location: FF_X16_Y6_N50
\reg[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~8_combout\,
	sload => VCC,
	ena => \reg[26][0]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[26][8]~q\);

-- Location: LABCELL_X13_Y7_N24
\Mux39~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~12_combout\ = ( \reg[10][8]~q\ & ( \statusD~input_o\ & ( \reg[26][8]~q\ ) ) ) # ( !\reg[10][8]~q\ & ( \statusD~input_o\ & ( \reg[26][8]~q\ ) ) ) # ( \reg[10][8]~q\ & ( !\statusD~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[26][8]~q\,
	datae => \ALT_INV_reg[10][8]~q\,
	dataf => \ALT_INV_statusD~input_o\,
	combout => \Mux39~12_combout\);

-- Location: LABCELL_X13_Y7_N12
\reg[25][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[25][8]~feeder_combout\ = ( \Cbusi~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~8_combout\,
	combout => \reg[25][8]~feeder_combout\);

-- Location: FF_X13_Y7_N14
\reg[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[25][8]~feeder_combout\,
	ena => \reg[25][0]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[25][8]~q\);

-- Location: LABCELL_X13_Y7_N57
\Mux39~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~11_combout\ = (!\statusD~input_o\ & ((\reg[9][8]~q\))) # (\statusD~input_o\ & (\reg[25][8]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[25][8]~q\,
	datad => \ALT_INV_reg[9][8]~q\,
	combout => \Mux39~11_combout\);

-- Location: FF_X15_Y7_N35
\reg[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~8_combout\,
	sload => VCC,
	ena => \reg[24][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[24][8]~q\);

-- Location: LABCELL_X13_Y7_N45
\Mux39~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~10_combout\ = ( \reg[24][8]~q\ & ( \statusD~input_o\ ) ) # ( \reg[24][8]~q\ & ( !\statusD~input_o\ & ( \reg[8][8]~q\ ) ) ) # ( !\reg[24][8]~q\ & ( !\statusD~input_o\ & ( \reg[8][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[8][8]~q\,
	datae => \ALT_INV_reg[24][8]~q\,
	dataf => \ALT_INV_statusD~input_o\,
	combout => \Mux39~10_combout\);

-- Location: MLABCELL_X15_Y5_N12
\reg[27][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[27][8]~feeder_combout\ = ( \Cbusi~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~8_combout\,
	combout => \reg[27][8]~feeder_combout\);

-- Location: FF_X15_Y5_N14
\reg[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[27][8]~feeder_combout\,
	ena => \reg[27][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[27][8]~q\);

-- Location: LABCELL_X13_Y7_N54
\Mux39~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~13_combout\ = ( \reg[11][8]~q\ & ( (!\statusD~input_o\) # (\reg[27][8]~q\) ) ) # ( !\reg[11][8]~q\ & ( (\statusD~input_o\ & \reg[27][8]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[27][8]~q\,
	dataf => \ALT_INV_reg[11][8]~q\,
	combout => \Mux39~13_combout\);

-- Location: LABCELL_X13_Y7_N51
\Abus~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~118_combout\ = ( instr(9) & ( instr(10) & ( \Mux39~13_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux39~12_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux39~11_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux39~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux39~12_combout\,
	datab => \ALT_INV_Mux39~11_combout\,
	datac => \ALT_INV_Mux39~10_combout\,
	datad => \ALT_INV_Mux39~13_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Abus~118_combout\);

-- Location: FF_X11_Y6_N29
\reg[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~8_combout\,
	sload => VCC,
	ena => \reg[23][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[23][8]~q\);

-- Location: FF_X12_Y6_N53
\reg[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~8_combout\,
	sload => VCC,
	ena => \reg[7][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[7][8]~q\);

-- Location: LABCELL_X11_Y6_N30
\Mux39~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~8_combout\ = ( \reg[7][8]~q\ & ( (!\statusD~input_o\) # (\reg[23][8]~q\) ) ) # ( !\reg[7][8]~q\ & ( (\statusD~input_o\ & \reg[23][8]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[23][8]~q\,
	dataf => \ALT_INV_reg[7][8]~q\,
	combout => \Mux39~8_combout\);

-- Location: FF_X11_Y6_N41
\reg[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~8_combout\,
	sload => VCC,
	ena => \reg[22][0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[22][8]~q\);

-- Location: FF_X10_Y6_N8
\reg[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~8_combout\,
	sload => VCC,
	ena => \reg[6][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[6][8]~q\);

-- Location: LABCELL_X11_Y6_N33
\Mux39~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~7_combout\ = ( \reg[6][8]~q\ & ( (!\statusD~input_o\) # (\reg[22][8]~q\) ) ) # ( !\reg[6][8]~q\ & ( (\statusD~input_o\ & \reg[22][8]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[22][8]~q\,
	dataf => \ALT_INV_reg[6][8]~q\,
	combout => \Mux39~7_combout\);

-- Location: FF_X12_Y6_N23
\reg[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~8_combout\,
	sload => VCC,
	ena => \reg[21][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[21][8]~q\);

-- Location: FF_X12_Y6_N32
\reg[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~8_combout\,
	sload => VCC,
	ena => \reg[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[5][8]~q\);

-- Location: LABCELL_X12_Y6_N54
\Mux39~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~6_combout\ = ( \statusD~input_o\ & ( \reg[5][8]~q\ & ( \reg[21][8]~q\ ) ) ) # ( !\statusD~input_o\ & ( \reg[5][8]~q\ ) ) # ( \statusD~input_o\ & ( !\reg[5][8]~q\ & ( \reg[21][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[21][8]~q\,
	datae => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[5][8]~q\,
	combout => \Mux39~6_combout\);

-- Location: LABCELL_X16_Y6_N6
\reg[20][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[20][8]~feeder_combout\ = ( \Cbusi~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~8_combout\,
	combout => \reg[20][8]~feeder_combout\);

-- Location: FF_X16_Y6_N8
\reg[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[20][8]~feeder_combout\,
	ena => \reg[20][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[20][8]~q\);

-- Location: FF_X11_Y6_N23
\reg[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~8_combout\,
	sload => VCC,
	ena => \reg[4][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[4][8]~q\);

-- Location: LABCELL_X12_Y6_N45
\Mux39~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~5_combout\ = ( \statusD~input_o\ & ( \reg[4][8]~q\ & ( \reg[20][8]~q\ ) ) ) # ( !\statusD~input_o\ & ( \reg[4][8]~q\ ) ) # ( \statusD~input_o\ & ( !\reg[4][8]~q\ & ( \reg[20][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_reg[20][8]~q\,
	datae => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[4][8]~q\,
	combout => \Mux39~5_combout\);

-- Location: LABCELL_X11_Y6_N51
\Abus~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~117_combout\ = ( \Mux39~6_combout\ & ( \Mux39~5_combout\ & ( (!instr(10)) # ((!instr(9) & ((\Mux39~7_combout\))) # (instr(9) & (\Mux39~8_combout\))) ) ) ) # ( !\Mux39~6_combout\ & ( \Mux39~5_combout\ & ( (!instr(9) & ((!instr(10)) # 
-- ((\Mux39~7_combout\)))) # (instr(9) & (instr(10) & (\Mux39~8_combout\))) ) ) ) # ( \Mux39~6_combout\ & ( !\Mux39~5_combout\ & ( (!instr(9) & (instr(10) & ((\Mux39~7_combout\)))) # (instr(9) & ((!instr(10)) # ((\Mux39~8_combout\)))) ) ) ) # ( 
-- !\Mux39~6_combout\ & ( !\Mux39~5_combout\ & ( (instr(10) & ((!instr(9) & ((\Mux39~7_combout\))) # (instr(9) & (\Mux39~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(9),
	datab => ALT_INV_instr(10),
	datac => \ALT_INV_Mux39~8_combout\,
	datad => \ALT_INV_Mux39~7_combout\,
	datae => \ALT_INV_Mux39~6_combout\,
	dataf => \ALT_INV_Mux39~5_combout\,
	combout => \Abus~117_combout\);

-- Location: LABCELL_X11_Y6_N36
\Abus~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~120_combout\ = ( \Abus~118_combout\ & ( \Abus~117_combout\ & ( (!instr(11) & (((instr(12))) # (\Abus~116_combout\))) # (instr(11) & (((!instr(12)) # (\Abus~119_combout\)))) ) ) ) # ( !\Abus~118_combout\ & ( \Abus~117_combout\ & ( (!instr(11) & 
-- (\Abus~116_combout\ & ((!instr(12))))) # (instr(11) & (((!instr(12)) # (\Abus~119_combout\)))) ) ) ) # ( \Abus~118_combout\ & ( !\Abus~117_combout\ & ( (!instr(11) & (((instr(12))) # (\Abus~116_combout\))) # (instr(11) & (((\Abus~119_combout\ & 
-- instr(12))))) ) ) ) # ( !\Abus~118_combout\ & ( !\Abus~117_combout\ & ( (!instr(11) & (\Abus~116_combout\ & ((!instr(12))))) # (instr(11) & (((\Abus~119_combout\ & instr(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~116_combout\,
	datab => ALT_INV_instr(11),
	datac => \ALT_INV_Abus~119_combout\,
	datad => ALT_INV_instr(12),
	datae => \ALT_INV_Abus~118_combout\,
	dataf => \ALT_INV_Abus~117_combout\,
	combout => \Abus~120_combout\);

-- Location: LABCELL_X12_Y5_N54
\Abus~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~122_combout\ = ( \micro_inst[28]~input_o\ & ( \reg[13][8]~q\ & ( (!\micro_inst[29]~input_o\) # (\reg[15][8]~q\) ) ) ) # ( !\micro_inst[28]~input_o\ & ( \reg[13][8]~q\ & ( (!\micro_inst[29]~input_o\ & ((\reg[12][8]~q\))) # (\micro_inst[29]~input_o\ & 
-- (\reg[14][8]~q\)) ) ) ) # ( \micro_inst[28]~input_o\ & ( !\reg[13][8]~q\ & ( (\reg[15][8]~q\ & \micro_inst[29]~input_o\) ) ) ) # ( !\micro_inst[28]~input_o\ & ( !\reg[13][8]~q\ & ( (!\micro_inst[29]~input_o\ & ((\reg[12][8]~q\))) # 
-- (\micro_inst[29]~input_o\ & (\reg[14][8]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[14][8]~q\,
	datab => \ALT_INV_reg[15][8]~q\,
	datac => \ALT_INV_micro_inst[29]~input_o\,
	datad => \ALT_INV_reg[12][8]~q\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_reg[13][8]~q\,
	combout => \Abus~122_combout\);

-- Location: LABCELL_X12_Y6_N30
\Abus~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~128_combout\ = ( \reg[5][8]~q\ & ( \reg[4][8]~q\ & ( (!\micro_inst[29]~input_o\) # ((!\micro_inst[28]~input_o\ & (\reg[6][8]~q\)) # (\micro_inst[28]~input_o\ & ((\reg[7][8]~q\)))) ) ) ) # ( !\reg[5][8]~q\ & ( \reg[4][8]~q\ & ( 
-- (!\micro_inst[29]~input_o\ & (((!\micro_inst[28]~input_o\)))) # (\micro_inst[29]~input_o\ & ((!\micro_inst[28]~input_o\ & (\reg[6][8]~q\)) # (\micro_inst[28]~input_o\ & ((\reg[7][8]~q\))))) ) ) ) # ( \reg[5][8]~q\ & ( !\reg[4][8]~q\ & ( 
-- (!\micro_inst[29]~input_o\ & (((\micro_inst[28]~input_o\)))) # (\micro_inst[29]~input_o\ & ((!\micro_inst[28]~input_o\ & (\reg[6][8]~q\)) # (\micro_inst[28]~input_o\ & ((\reg[7][8]~q\))))) ) ) ) # ( !\reg[5][8]~q\ & ( !\reg[4][8]~q\ & ( 
-- (\micro_inst[29]~input_o\ & ((!\micro_inst[28]~input_o\ & (\reg[6][8]~q\)) # (\micro_inst[28]~input_o\ & ((\reg[7][8]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[29]~input_o\,
	datab => \ALT_INV_reg[6][8]~q\,
	datac => \ALT_INV_micro_inst[28]~input_o\,
	datad => \ALT_INV_reg[7][8]~q\,
	datae => \ALT_INV_reg[5][8]~q\,
	dataf => \ALT_INV_reg[4][8]~q\,
	combout => \Abus~128_combout\);

-- Location: MLABCELL_X15_Y6_N51
\Abus~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~129_combout\ = ( \Abus~128_combout\ & ( ((!\micro_inst[28]~input_o\ & (\reg[2][8]~q\)) # (\micro_inst[28]~input_o\ & ((\reg[3][8]~q\)))) # (\micro_inst[30]~input_o\) ) ) # ( !\Abus~128_combout\ & ( (!\micro_inst[30]~input_o\ & 
-- ((!\micro_inst[28]~input_o\ & (\reg[2][8]~q\)) # (\micro_inst[28]~input_o\ & ((\reg[3][8]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011000001011111001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[2][8]~q\,
	datab => \ALT_INV_reg[3][8]~q\,
	datac => \ALT_INV_micro_inst[30]~input_o\,
	datad => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_Abus~128_combout\,
	combout => \Abus~129_combout\);

-- Location: MLABCELL_X15_Y6_N33
\Abus~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~126_combout\ = ( \reg[23][8]~q\ & ( \micro_inst[30]~input_o\ & ( (!\micro_inst[31]~input_o\) # (\reg[31][8]~q\) ) ) ) # ( !\reg[23][8]~q\ & ( \micro_inst[30]~input_o\ & ( (\reg[31][8]~q\ & \micro_inst[31]~input_o\) ) ) ) # ( \reg[23][8]~q\ & ( 
-- !\micro_inst[30]~input_o\ & ( (!\micro_inst[31]~input_o\ & (\reg[19][8]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[27][8]~q\))) ) ) ) # ( !\reg[23][8]~q\ & ( !\micro_inst[30]~input_o\ & ( (!\micro_inst[31]~input_o\ & (\reg[19][8]~q\)) # 
-- (\micro_inst[31]~input_o\ & ((\reg[27][8]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[31][8]~q\,
	datab => \ALT_INV_micro_inst[31]~input_o\,
	datac => \ALT_INV_reg[19][8]~q\,
	datad => \ALT_INV_reg[27][8]~q\,
	datae => \ALT_INV_reg[23][8]~q\,
	dataf => \ALT_INV_micro_inst[30]~input_o\,
	combout => \Abus~126_combout\);

-- Location: LABCELL_X16_Y6_N57
\Abus~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~125_combout\ = ( \reg[17][8]~q\ & ( \reg[25][8]~q\ & ( (!\micro_inst[30]~input_o\) # ((!\micro_inst[31]~input_o\ & (\reg[21][8]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[29][8]~q\)))) ) ) ) # ( !\reg[17][8]~q\ & ( \reg[25][8]~q\ & ( 
-- (!\micro_inst[31]~input_o\ & (\reg[21][8]~q\ & ((\micro_inst[30]~input_o\)))) # (\micro_inst[31]~input_o\ & (((!\micro_inst[30]~input_o\) # (\reg[29][8]~q\)))) ) ) ) # ( \reg[17][8]~q\ & ( !\reg[25][8]~q\ & ( (!\micro_inst[31]~input_o\ & 
-- (((!\micro_inst[30]~input_o\)) # (\reg[21][8]~q\))) # (\micro_inst[31]~input_o\ & (((\reg[29][8]~q\ & \micro_inst[30]~input_o\)))) ) ) ) # ( !\reg[17][8]~q\ & ( !\reg[25][8]~q\ & ( (\micro_inst[30]~input_o\ & ((!\micro_inst[31]~input_o\ & 
-- (\reg[21][8]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[29][8]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[21][8]~q\,
	datab => \ALT_INV_micro_inst[31]~input_o\,
	datac => \ALT_INV_reg[29][8]~q\,
	datad => \ALT_INV_micro_inst[30]~input_o\,
	datae => \ALT_INV_reg[17][8]~q\,
	dataf => \ALT_INV_reg[25][8]~q\,
	combout => \Abus~125_combout\);

-- Location: MLABCELL_X15_Y6_N45
\Abus~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~123_combout\ = ( \reg[20][8]~q\ & ( \micro_inst[30]~input_o\ & ( (!\micro_inst[31]~input_o\) # (\reg[28][8]~q\) ) ) ) # ( !\reg[20][8]~q\ & ( \micro_inst[30]~input_o\ & ( (\reg[28][8]~q\ & \micro_inst[31]~input_o\) ) ) ) # ( \reg[20][8]~q\ & ( 
-- !\micro_inst[30]~input_o\ & ( (!\micro_inst[31]~input_o\ & ((\reg[16][8]~q\))) # (\micro_inst[31]~input_o\ & (\reg[24][8]~q\)) ) ) ) # ( !\reg[20][8]~q\ & ( !\micro_inst[30]~input_o\ & ( (!\micro_inst[31]~input_o\ & ((\reg[16][8]~q\))) # 
-- (\micro_inst[31]~input_o\ & (\reg[24][8]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[24][8]~q\,
	datab => \ALT_INV_reg[28][8]~q\,
	datac => \ALT_INV_micro_inst[31]~input_o\,
	datad => \ALT_INV_reg[16][8]~q\,
	datae => \ALT_INV_reg[20][8]~q\,
	dataf => \ALT_INV_micro_inst[30]~input_o\,
	combout => \Abus~123_combout\);

-- Location: LABCELL_X16_Y6_N45
\Abus~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~124_combout\ = ( \micro_inst[30]~input_o\ & ( \reg[22][8]~q\ & ( (!\micro_inst[31]~input_o\) # (\reg[30][8]~q\) ) ) ) # ( !\micro_inst[30]~input_o\ & ( \reg[22][8]~q\ & ( (!\micro_inst[31]~input_o\ & (\reg[18][8]~q\)) # (\micro_inst[31]~input_o\ & 
-- ((\reg[26][8]~q\))) ) ) ) # ( \micro_inst[30]~input_o\ & ( !\reg[22][8]~q\ & ( (\reg[30][8]~q\ & \micro_inst[31]~input_o\) ) ) ) # ( !\micro_inst[30]~input_o\ & ( !\reg[22][8]~q\ & ( (!\micro_inst[31]~input_o\ & (\reg[18][8]~q\)) # 
-- (\micro_inst[31]~input_o\ & ((\reg[26][8]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[30][8]~q\,
	datab => \ALT_INV_reg[18][8]~q\,
	datac => \ALT_INV_micro_inst[31]~input_o\,
	datad => \ALT_INV_reg[26][8]~q\,
	datae => \ALT_INV_micro_inst[30]~input_o\,
	dataf => \ALT_INV_reg[22][8]~q\,
	combout => \Abus~124_combout\);

-- Location: MLABCELL_X15_Y6_N24
\Abus~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~127_combout\ = ( \micro_inst[28]~input_o\ & ( \Abus~124_combout\ & ( (!\micro_inst[29]~input_o\ & ((\Abus~125_combout\))) # (\micro_inst[29]~input_o\ & (\Abus~126_combout\)) ) ) ) # ( !\micro_inst[28]~input_o\ & ( \Abus~124_combout\ & ( 
-- (\Abus~123_combout\) # (\micro_inst[29]~input_o\) ) ) ) # ( \micro_inst[28]~input_o\ & ( !\Abus~124_combout\ & ( (!\micro_inst[29]~input_o\ & ((\Abus~125_combout\))) # (\micro_inst[29]~input_o\ & (\Abus~126_combout\)) ) ) ) # ( !\micro_inst[28]~input_o\ & 
-- ( !\Abus~124_combout\ & ( (!\micro_inst[29]~input_o\ & \Abus~123_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001101010011010100001111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~126_combout\,
	datab => \ALT_INV_Abus~125_combout\,
	datac => \ALT_INV_micro_inst[29]~input_o\,
	datad => \ALT_INV_Abus~123_combout\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_Abus~124_combout\,
	combout => \Abus~127_combout\);

-- Location: MLABCELL_X15_Y6_N18
\Abus~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~130_combout\ = ( \micro_inst[32]~input_o\ & ( \Abus~127_combout\ ) ) # ( !\micro_inst[32]~input_o\ & ( \Abus~127_combout\ & ( (!\micro_inst[31]~input_o\ & ((\Abus~129_combout\))) # (\micro_inst[31]~input_o\ & (\Abus~122_combout\)) ) ) ) # ( 
-- !\micro_inst[32]~input_o\ & ( !\Abus~127_combout\ & ( (!\micro_inst[31]~input_o\ & ((\Abus~129_combout\))) # (\micro_inst[31]~input_o\ & (\Abus~122_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000000000000000011101000111011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~122_combout\,
	datab => \ALT_INV_micro_inst[31]~input_o\,
	datac => \ALT_INV_Abus~129_combout\,
	datae => \ALT_INV_micro_inst[32]~input_o\,
	dataf => \ALT_INV_Abus~127_combout\,
	combout => \Abus~130_combout\);

-- Location: LABCELL_X13_Y6_N6
\Abus~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~131_combout\ = ( \Abus[6]~7_combout\ & ( (!\micro_inst[27]~input_o\ & (\Abus~121_combout\)) # (\micro_inst[27]~input_o\ & ((\Abus~120_combout\))) ) ) # ( !\Abus[6]~7_combout\ & ( (!\micro_inst[27]~input_o\ & ((\Abus~130_combout\))) # 
-- (\micro_inst[27]~input_o\ & (\Abus~120_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~121_combout\,
	datab => \ALT_INV_Abus~120_combout\,
	datac => \ALT_INV_Abus~130_combout\,
	datad => \ALT_INV_micro_inst[27]~input_o\,
	dataf => \ALT_INV_Abus[6]~7_combout\,
	combout => \Abus~131_combout\);

-- Location: LABCELL_X13_Y6_N48
\Abus[8]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus[8]~SCLR_LUT_combout\ = ( \Abus~131_combout\ & ( !\Abus[6]~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Abus[6]~19_combout\,
	dataf => \ALT_INV_Abus~131_combout\,
	combout => \Abus[8]~SCLR_LUT_combout\);

-- Location: FF_X2_Y7_N26
\Abus[8]~_Duplicate_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Abus[8]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Abus[8]~_Duplicate_3_q\);

-- Location: MLABCELL_X8_Y6_N6
\ShiftLeft0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftLeft0~13_combout\ = ( \Bbus_shift~2_combout\ & ( \Bbus_shift~1_combout\ & ( \Abus[7]~_Duplicate_3_q\ ) ) ) # ( !\Bbus_shift~2_combout\ & ( \Bbus_shift~1_combout\ & ( \Abus[8]~_Duplicate_3_q\ ) ) ) # ( \Bbus_shift~2_combout\ & ( 
-- !\Bbus_shift~1_combout\ & ( \Abus[9]~_Duplicate_3_q\ ) ) ) # ( !\Bbus_shift~2_combout\ & ( !\Bbus_shift~1_combout\ & ( \Abus[10]~_Duplicate_3_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[9]~_Duplicate_3_q\,
	datab => \ALT_INV_Abus[7]~_Duplicate_3_q\,
	datac => \ALT_INV_Abus[10]~_Duplicate_3_q\,
	datad => \ALT_INV_Abus[8]~_Duplicate_3_q\,
	datae => \ALT_INV_Bbus_shift~2_combout\,
	dataf => \ALT_INV_Bbus_shift~1_combout\,
	combout => \ShiftLeft0~13_combout\);

-- Location: MLABCELL_X8_Y5_N30
\Mux86~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux86~0_combout\ = ( \Bbus_shift~1_combout\ & ( \Abus[12]~_Duplicate_3_q\ & ( (!\Bbus_shift~2_combout\) # (\Abus[11]~_Duplicate_3_q\) ) ) ) # ( !\Bbus_shift~1_combout\ & ( \Abus[12]~_Duplicate_3_q\ & ( (!\Bbus_shift~2_combout\ & 
-- (\Abus[14]~_Duplicate_3_q\)) # (\Bbus_shift~2_combout\ & ((\Abus[13]~_Duplicate_3_q\))) ) ) ) # ( \Bbus_shift~1_combout\ & ( !\Abus[12]~_Duplicate_3_q\ & ( (\Abus[11]~_Duplicate_3_q\ & \Bbus_shift~2_combout\) ) ) ) # ( !\Bbus_shift~1_combout\ & ( 
-- !\Abus[12]~_Duplicate_3_q\ & ( (!\Bbus_shift~2_combout\ & (\Abus[14]~_Duplicate_3_q\)) # (\Bbus_shift~2_combout\ & ((\Abus[13]~_Duplicate_3_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000111101010101001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[14]~_Duplicate_3_q\,
	datab => \ALT_INV_Abus[13]~_Duplicate_3_q\,
	datac => \ALT_INV_Abus[11]~_Duplicate_3_q\,
	datad => \ALT_INV_Bbus_shift~2_combout\,
	datae => \ALT_INV_Bbus_shift~1_combout\,
	dataf => \ALT_INV_Abus[12]~_Duplicate_3_q\,
	combout => \Mux86~0_combout\);

-- Location: LABCELL_X9_Y6_N0
\Mux86~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux86~1_combout\ = ( \ShiftLeft0~12_combout\ & ( \ShiftLeft0~6_combout\ & ( ((!\Bbus_shift~4_combout\ & ((\Mux86~0_combout\))) # (\Bbus_shift~4_combout\ & (\ShiftLeft0~13_combout\))) # (\Bbus_shift~3_combout\) ) ) ) # ( !\ShiftLeft0~12_combout\ & ( 
-- \ShiftLeft0~6_combout\ & ( (!\Bbus_shift~3_combout\ & ((!\Bbus_shift~4_combout\ & ((\Mux86~0_combout\))) # (\Bbus_shift~4_combout\ & (\ShiftLeft0~13_combout\)))) # (\Bbus_shift~3_combout\ & (((\Bbus_shift~4_combout\)))) ) ) ) # ( \ShiftLeft0~12_combout\ & 
-- ( !\ShiftLeft0~6_combout\ & ( (!\Bbus_shift~3_combout\ & ((!\Bbus_shift~4_combout\ & ((\Mux86~0_combout\))) # (\Bbus_shift~4_combout\ & (\ShiftLeft0~13_combout\)))) # (\Bbus_shift~3_combout\ & (((!\Bbus_shift~4_combout\)))) ) ) ) # ( 
-- !\ShiftLeft0~12_combout\ & ( !\ShiftLeft0~6_combout\ & ( (!\Bbus_shift~3_combout\ & ((!\Bbus_shift~4_combout\ & ((\Mux86~0_combout\))) # (\Bbus_shift~4_combout\ & (\ShiftLeft0~13_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftLeft0~13_combout\,
	datab => \ALT_INV_Bbus_shift~3_combout\,
	datac => \ALT_INV_Mux86~0_combout\,
	datad => \ALT_INV_Bbus_shift~4_combout\,
	datae => \ALT_INV_ShiftLeft0~12_combout\,
	dataf => \ALT_INV_ShiftLeft0~6_combout\,
	combout => \Mux86~1_combout\);

-- Location: LABCELL_X7_Y6_N21
\Mux86~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux86~2_combout\ = ( \Bbus_shift~5_combout\ & ( \Mux86~1_combout\ & ( (\Abus[15]~_Duplicate_2_q\ & \micro_inst[14]~input_o\) ) ) ) # ( !\Bbus_shift~5_combout\ & ( \Mux86~1_combout\ & ( (!\micro_inst[14]~input_o\) # ((!\ShiftRight0~1_combout\ & 
-- (\ShiftRight0~4_combout\)) # (\ShiftRight0~1_combout\ & ((\Abus[15]~_Duplicate_2_q\)))) ) ) ) # ( \Bbus_shift~5_combout\ & ( !\Mux86~1_combout\ & ( (\Abus[15]~_Duplicate_2_q\ & \micro_inst[14]~input_o\) ) ) ) # ( !\Bbus_shift~5_combout\ & ( 
-- !\Mux86~1_combout\ & ( (\micro_inst[14]~input_o\ & ((!\ShiftRight0~1_combout\ & (\ShiftRight0~4_combout\)) # (\ShiftRight0~1_combout\ & ((\Abus[15]~_Duplicate_2_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000000110000001111110101111100110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftRight0~4_combout\,
	datab => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	datac => \ALT_INV_micro_inst[14]~input_o\,
	datad => \ALT_INV_ShiftRight0~1_combout\,
	datae => \ALT_INV_Bbus_shift~5_combout\,
	dataf => \ALT_INV_Mux86~1_combout\,
	combout => \Mux86~2_combout\);

-- Location: LABCELL_X7_Y8_N27
\Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~57_sumout\ = SUM(( !\Abus[9]~_Duplicate_3_q\ $ (\Bbus[9]~_Duplicate_1_q\) ) + ( \Add2~47\ ) + ( \Add2~46\ ))
-- \Add2~58\ = CARRY(( !\Abus[9]~_Duplicate_3_q\ $ (\Bbus[9]~_Duplicate_1_q\) ) + ( \Add2~47\ ) + ( \Add2~46\ ))
-- \Add2~59\ = SHARE((\Abus[9]~_Duplicate_3_q\ & !\Bbus[9]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[9]~_Duplicate_3_q\,
	datac => \ALT_INV_Bbus[9]~_Duplicate_1_q\,
	cin => \Add2~46\,
	sharein => \Add2~47\,
	sumout => \Add2~57_sumout\,
	cout => \Add2~58\,
	shareout => \Add2~59\);

-- Location: LABCELL_X7_Y8_N30
\Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~29_sumout\ = SUM(( !\Abus[10]~_Duplicate_3_q\ $ (\Bbus[10]~_Duplicate_1_q\) ) + ( \Add2~59\ ) + ( \Add2~58\ ))
-- \Add2~30\ = CARRY(( !\Abus[10]~_Duplicate_3_q\ $ (\Bbus[10]~_Duplicate_1_q\) ) + ( \Add2~59\ ) + ( \Add2~58\ ))
-- \Add2~31\ = SHARE((\Abus[10]~_Duplicate_3_q\ & !\Bbus[10]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Abus[10]~_Duplicate_3_q\,
	datac => \ALT_INV_Bbus[10]~_Duplicate_1_q\,
	cin => \Add2~58\,
	sharein => \Add2~59\,
	sumout => \Add2~29_sumout\,
	cout => \Add2~30\,
	shareout => \Add2~31\);

-- Location: LABCELL_X7_Y8_N33
\Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~33_sumout\ = SUM(( !\Bbus[11]~_Duplicate_1_q\ $ (\Abus[11]~_Duplicate_3_q\) ) + ( \Add2~31\ ) + ( \Add2~30\ ))
-- \Add2~34\ = CARRY(( !\Bbus[11]~_Duplicate_1_q\ $ (\Abus[11]~_Duplicate_3_q\) ) + ( \Add2~31\ ) + ( \Add2~30\ ))
-- \Add2~35\ = SHARE((!\Bbus[11]~_Duplicate_1_q\ & \Abus[11]~_Duplicate_3_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[11]~_Duplicate_1_q\,
	datad => \ALT_INV_Abus[11]~_Duplicate_3_q\,
	cin => \Add2~30\,
	sharein => \Add2~31\,
	sumout => \Add2~33_sumout\,
	cout => \Add2~34\,
	shareout => \Add2~35\);

-- Location: LABCELL_X7_Y8_N36
\Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~13_sumout\ = SUM(( !\Bbus[12]~_Duplicate_1_q\ $ (\Abus[12]~_Duplicate_3_q\) ) + ( \Add2~35\ ) + ( \Add2~34\ ))
-- \Add2~14\ = CARRY(( !\Bbus[12]~_Duplicate_1_q\ $ (\Abus[12]~_Duplicate_3_q\) ) + ( \Add2~35\ ) + ( \Add2~34\ ))
-- \Add2~15\ = SHARE((!\Bbus[12]~_Duplicate_1_q\ & \Abus[12]~_Duplicate_3_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Bbus[12]~_Duplicate_1_q\,
	datad => \ALT_INV_Abus[12]~_Duplicate_3_q\,
	cin => \Add2~34\,
	sharein => \Add2~35\,
	sumout => \Add2~13_sumout\,
	cout => \Add2~14\,
	shareout => \Add2~15\);

-- Location: LABCELL_X7_Y8_N39
\Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~49_sumout\ = SUM(( !\Bbus[13]~_Duplicate_1_q\ $ (\Abus[13]~_Duplicate_3_q\) ) + ( \Add2~15\ ) + ( \Add2~14\ ))
-- \Add2~50\ = CARRY(( !\Bbus[13]~_Duplicate_1_q\ $ (\Abus[13]~_Duplicate_3_q\) ) + ( \Add2~15\ ) + ( \Add2~14\ ))
-- \Add2~51\ = SHARE((!\Bbus[13]~_Duplicate_1_q\ & \Abus[13]~_Duplicate_3_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[13]~_Duplicate_1_q\,
	datac => \ALT_INV_Abus[13]~_Duplicate_3_q\,
	cin => \Add2~14\,
	sharein => \Add2~15\,
	sumout => \Add2~49_sumout\,
	cout => \Add2~50\,
	shareout => \Add2~51\);

-- Location: LABCELL_X7_Y8_N42
\Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~61_sumout\ = SUM(( !\Bbus[14]~_Duplicate_1_q\ $ (\Abus[14]~_Duplicate_3_q\) ) + ( \Add2~51\ ) + ( \Add2~50\ ))
-- \Add2~62\ = CARRY(( !\Bbus[14]~_Duplicate_1_q\ $ (\Abus[14]~_Duplicate_3_q\) ) + ( \Add2~51\ ) + ( \Add2~50\ ))
-- \Add2~63\ = SHARE((!\Bbus[14]~_Duplicate_1_q\ & \Abus[14]~_Duplicate_3_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Bbus[14]~_Duplicate_1_q\,
	datac => \ALT_INV_Abus[14]~_Duplicate_3_q\,
	cin => \Add2~50\,
	sharein => \Add2~51\,
	sumout => \Add2~61_sumout\,
	cout => \Add2~62\,
	shareout => \Add2~63\);

-- Location: LABCELL_X4_Y7_N24
\Mux86~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux86~4_combout\ = ( \Mux86~3_combout\ & ( \Mux97~0_combout\ & ( (!\micro_inst[16]~input_o\ & (\Mux86~2_combout\)) # (\micro_inst[16]~input_o\ & ((\Add2~61_sumout\))) ) ) ) # ( !\Mux86~3_combout\ & ( \Mux97~0_combout\ & ( (!\micro_inst[16]~input_o\ & 
-- (\Mux86~2_combout\)) # (\micro_inst[16]~input_o\ & ((\Add2~61_sumout\))) ) ) ) # ( \Mux86~3_combout\ & ( !\Mux97~0_combout\ & ( (!\micro_inst[16]~input_o\) # (\Maths:solution[14]~q\) ) ) ) # ( !\Mux86~3_combout\ & ( !\Mux97~0_combout\ & ( 
-- (\micro_inst[16]~input_o\ & \Maths:solution[14]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[16]~input_o\,
	datab => \ALT_INV_Mux86~2_combout\,
	datac => \ALT_INV_Add2~61_sumout\,
	datad => \ALT_INV_Maths:solution[14]~q\,
	datae => \ALT_INV_Mux86~3_combout\,
	dataf => \ALT_INV_Mux97~0_combout\,
	combout => \Mux86~4_combout\);

-- Location: LABCELL_X4_Y7_N39
\Mux86~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux86~6_combout\ = ( \Abus[14]~_Duplicate_3_q\ & ( (!\micro_inst[14]~input_o\ $ (!\Bbus[14]~_Duplicate_1_q\)) # (\micro_inst[15]~input_o\) ) ) # ( !\Abus[14]~_Duplicate_3_q\ & ( !\micro_inst[14]~input_o\ $ (((!\micro_inst[15]~input_o\) # 
-- (!\Bbus[14]~_Duplicate_1_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011010000011110101101001011111111101010101111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[15]~input_o\,
	datac => \ALT_INV_micro_inst[14]~input_o\,
	datad => \ALT_INV_Bbus[14]~_Duplicate_1_q\,
	dataf => \ALT_INV_Abus[14]~_Duplicate_3_q\,
	combout => \Mux86~6_combout\);

-- Location: LABCELL_X7_Y7_N27
\Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~57_sumout\ = SUM(( \Abus[9]~_Duplicate_3_q\ ) + ( \Bbus[9]~_Duplicate_1_q\ ) + ( \Add1~46\ ))
-- \Add1~58\ = CARRY(( \Abus[9]~_Duplicate_3_q\ ) + ( \Bbus[9]~_Duplicate_1_q\ ) + ( \Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[9]~_Duplicate_1_q\,
	datad => \ALT_INV_Abus[9]~_Duplicate_3_q\,
	cin => \Add1~46\,
	sumout => \Add1~57_sumout\,
	cout => \Add1~58\);

-- Location: LABCELL_X7_Y7_N30
\Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~29_sumout\ = SUM(( \Abus[10]~_Duplicate_3_q\ ) + ( \Bbus[10]~_Duplicate_1_q\ ) + ( \Add1~58\ ))
-- \Add1~30\ = CARRY(( \Abus[10]~_Duplicate_3_q\ ) + ( \Bbus[10]~_Duplicate_1_q\ ) + ( \Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[10]~_Duplicate_3_q\,
	datac => \ALT_INV_Bbus[10]~_Duplicate_1_q\,
	cin => \Add1~58\,
	sumout => \Add1~29_sumout\,
	cout => \Add1~30\);

-- Location: LABCELL_X7_Y7_N33
\Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~33_sumout\ = SUM(( \Bbus[11]~_Duplicate_1_q\ ) + ( \Abus[11]~_Duplicate_3_q\ ) + ( \Add1~30\ ))
-- \Add1~34\ = CARRY(( \Bbus[11]~_Duplicate_1_q\ ) + ( \Abus[11]~_Duplicate_3_q\ ) + ( \Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Bbus[11]~_Duplicate_1_q\,
	datac => \ALT_INV_Abus[11]~_Duplicate_3_q\,
	cin => \Add1~30\,
	sumout => \Add1~33_sumout\,
	cout => \Add1~34\);

-- Location: LABCELL_X7_Y7_N36
\Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~13_sumout\ = SUM(( \Bbus[12]~_Duplicate_1_q\ ) + ( \Abus[12]~_Duplicate_3_q\ ) + ( \Add1~34\ ))
-- \Add1~14\ = CARRY(( \Bbus[12]~_Duplicate_1_q\ ) + ( \Abus[12]~_Duplicate_3_q\ ) + ( \Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Abus[12]~_Duplicate_3_q\,
	datac => \ALT_INV_Bbus[12]~_Duplicate_1_q\,
	cin => \Add1~34\,
	sumout => \Add1~13_sumout\,
	cout => \Add1~14\);

-- Location: LABCELL_X7_Y7_N39
\Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~49_sumout\ = SUM(( \Bbus[13]~_Duplicate_1_q\ ) + ( \Abus[13]~_Duplicate_3_q\ ) + ( \Add1~14\ ))
-- \Add1~50\ = CARRY(( \Bbus[13]~_Duplicate_1_q\ ) + ( \Abus[13]~_Duplicate_3_q\ ) + ( \Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[13]~_Duplicate_1_q\,
	dataf => \ALT_INV_Abus[13]~_Duplicate_3_q\,
	cin => \Add1~14\,
	sumout => \Add1~49_sumout\,
	cout => \Add1~50\);

-- Location: LABCELL_X7_Y7_N42
\Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~61_sumout\ = SUM(( \Bbus[14]~_Duplicate_1_q\ ) + ( \Abus[14]~_Duplicate_3_q\ ) + ( \Add1~50\ ))
-- \Add1~62\ = CARRY(( \Bbus[14]~_Duplicate_1_q\ ) + ( \Abus[14]~_Duplicate_3_q\ ) + ( \Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Bbus[14]~_Duplicate_1_q\,
	datac => \ALT_INV_Abus[14]~_Duplicate_3_q\,
	cin => \Add1~50\,
	sumout => \Add1~61_sumout\,
	cout => \Add1~62\);

-- Location: LABCELL_X9_Y8_N48
\Mux86~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux86~8_combout\ = ( \Mult0~22\ & ( (!\micro_inst[15]~input_o\ & (\micro_inst[14]~input_o\)) # (\micro_inst[15]~input_o\ & ((!\micro_inst[14]~input_o\) # (!\Abus[14]~_Duplicate_3_q\ $ (!\Bbus[14]~_Duplicate_1_q\)))) ) ) # ( !\Mult0~22\ & ( 
-- (\micro_inst[15]~input_o\ & ((!\micro_inst[14]~input_o\) # (!\Abus[14]~_Duplicate_3_q\ $ (!\Bbus[14]~_Duplicate_1_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101010100010001010101010001100111011101100110011101110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[15]~input_o\,
	datab => \ALT_INV_micro_inst[14]~input_o\,
	datac => \ALT_INV_Abus[14]~_Duplicate_3_q\,
	datad => \ALT_INV_Bbus[14]~_Duplicate_1_q\,
	dataf => \ALT_INV_Mult0~22\,
	combout => \Mux86~8_combout\);

-- Location: LABCELL_X4_Y9_N57
\Div0|auto_generated|divider|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~57_sumout\ = SUM(( ((\Div0|auto_generated|divider|divider|sel\(7)) # (\Div0|auto_generated|divider|divider|op_13~1_sumout\)) # (\Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\) ) + ( GND ) + ( 
-- \Div0|auto_generated|divider|op_1~46\ ))
-- \Div0|auto_generated|divider|op_1~58\ = CARRY(( ((\Div0|auto_generated|divider|divider|sel\(7)) # (\Div0|auto_generated|divider|divider|op_13~1_sumout\)) # (\Div0|auto_generated|divider|my_abs_den|op_1~41_sumout\) ) + ( GND ) + ( 
-- \Div0|auto_generated|divider|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~41_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_sel\(7),
	cin => \Div0|auto_generated|divider|op_1~46\,
	sumout => \Div0|auto_generated|divider|op_1~57_sumout\,
	cout => \Div0|auto_generated|divider|op_1~58\);

-- Location: LABCELL_X4_Y8_N30
\Div0|auto_generated|divider|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~29_sumout\ = SUM(( GND ) + ( ((\Div0|auto_generated|divider|divider|sel\(6)) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\)) # (\Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\) ) + ( 
-- \Div0|auto_generated|divider|op_1~58\ ))
-- \Div0|auto_generated|divider|op_1~30\ = CARRY(( GND ) + ( ((\Div0|auto_generated|divider|divider|sel\(6)) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\)) # (\Div0|auto_generated|divider|my_abs_den|op_1~45_sumout\) ) + ( 
-- \Div0|auto_generated|divider|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~45_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_sel\(6),
	cin => \Div0|auto_generated|divider|op_1~58\,
	sumout => \Div0|auto_generated|divider|op_1~29_sumout\,
	cout => \Div0|auto_generated|divider|op_1~30\);

-- Location: LABCELL_X4_Y8_N33
\Div0|auto_generated|divider|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~33_sumout\ = SUM(( ((\Div0|auto_generated|divider|divider|sel\(5)) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\)) # (\Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\) ) + ( GND ) + ( 
-- \Div0|auto_generated|divider|op_1~30\ ))
-- \Div0|auto_generated|divider|op_1~34\ = CARRY(( ((\Div0|auto_generated|divider|divider|sel\(5)) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\)) # (\Div0|auto_generated|divider|my_abs_den|op_1~49_sumout\) ) + ( GND ) + ( 
-- \Div0|auto_generated|divider|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~49_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_sel\(5),
	cin => \Div0|auto_generated|divider|op_1~30\,
	sumout => \Div0|auto_generated|divider|op_1~33_sumout\,
	cout => \Div0|auto_generated|divider|op_1~34\);

-- Location: LABCELL_X4_Y8_N36
\Div0|auto_generated|divider|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~13_sumout\ = SUM(( GND ) + ( ((\Div0|auto_generated|divider|divider|sel\(4)) # (\Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\)) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\) ) + ( 
-- \Div0|auto_generated|divider|op_1~34\ ))
-- \Div0|auto_generated|divider|op_1~14\ = CARRY(( GND ) + ( ((\Div0|auto_generated|divider|divider|sel\(4)) # (\Div0|auto_generated|divider|my_abs_den|op_1~53_sumout\)) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\) ) + ( 
-- \Div0|auto_generated|divider|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~53_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_sel\(4),
	cin => \Div0|auto_generated|divider|op_1~34\,
	sumout => \Div0|auto_generated|divider|op_1~13_sumout\,
	cout => \Div0|auto_generated|divider|op_1~14\);

-- Location: LABCELL_X4_Y8_N39
\Div0|auto_generated|divider|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~49_sumout\ = SUM(( ((\Div0|auto_generated|divider|divider|sel\(3)) # (\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\)) # (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\) ) + ( GND ) + ( 
-- \Div0|auto_generated|divider|op_1~14\ ))
-- \Div0|auto_generated|divider|op_1~50\ = CARRY(( ((\Div0|auto_generated|divider|divider|sel\(3)) # (\Div0|auto_generated|divider|my_abs_den|op_1~57_sumout\)) # (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\) ) + ( GND ) + ( 
-- \Div0|auto_generated|divider|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~57_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_sel\(3),
	cin => \Div0|auto_generated|divider|op_1~14\,
	sumout => \Div0|auto_generated|divider|op_1~49_sumout\,
	cout => \Div0|auto_generated|divider|op_1~50\);

-- Location: LABCELL_X4_Y8_N42
\Div0|auto_generated|divider|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~61_sumout\ = SUM(( ((\Div0|auto_generated|divider|divider|sel\(2)) # (\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\)) # (\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\) ) + ( GND ) + ( 
-- \Div0|auto_generated|divider|op_1~50\ ))
-- \Div0|auto_generated|divider|op_1~62\ = CARRY(( ((\Div0|auto_generated|divider|divider|sel\(2)) # (\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\)) # (\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\) ) + ( GND ) + ( 
-- \Div0|auto_generated|divider|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_sel\(2),
	cin => \Div0|auto_generated|divider|op_1~50\,
	sumout => \Div0|auto_generated|divider|op_1~61_sumout\,
	cout => \Div0|auto_generated|divider|op_1~62\);

-- Location: LABCELL_X4_Y7_N48
\Mux86~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux86~5_combout\ = ( \Div0|auto_generated|divider|diff_signs~combout\ & ( \Div0|auto_generated|divider|op_1~61_sumout\ & ( ((\Add1~61_sumout\ & !\micro_inst[14]~input_o\)) # (\Mux86~8_combout\) ) ) ) # ( !\Div0|auto_generated|divider|diff_signs~combout\ 
-- & ( \Div0|auto_generated|divider|op_1~61_sumout\ & ( (!\micro_inst[14]~input_o\ & ((!\Mux86~8_combout\ & (\Add1~61_sumout\)) # (\Mux86~8_combout\ & ((!\Div0|auto_generated|divider|divider|selnose\(17)))))) # (\micro_inst[14]~input_o\ & 
-- (((\Mux86~8_combout\)))) ) ) ) # ( \Div0|auto_generated|divider|diff_signs~combout\ & ( !\Div0|auto_generated|divider|op_1~61_sumout\ & ( (!\micro_inst[14]~input_o\ & (\Add1~61_sumout\ & !\Mux86~8_combout\)) # (\micro_inst[14]~input_o\ & 
-- ((\Mux86~8_combout\))) ) ) ) # ( !\Div0|auto_generated|divider|diff_signs~combout\ & ( !\Div0|auto_generated|divider|op_1~61_sumout\ & ( (!\micro_inst[14]~input_o\ & ((!\Mux86~8_combout\ & (\Add1~61_sumout\)) # (\Mux86~8_combout\ & 
-- ((!\Div0|auto_generated|divider|divider|selnose\(17)))))) # (\micro_inst[14]~input_o\ & (((\Mux86~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011110011010001000011001101000100111100110100010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~61_sumout\,
	datab => \ALT_INV_micro_inst[14]~input_o\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_selnose\(17),
	datad => \ALT_INV_Mux86~8_combout\,
	datae => \Div0|auto_generated|divider|ALT_INV_diff_signs~combout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~61_sumout\,
	combout => \Mux86~5_combout\);

-- Location: LABCELL_X4_Y7_N12
\Mux86~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux86~7_combout\ = ( \Mux86~5_combout\ & ( (!\micro_inst[17]~input_o\ & (((\Mux86~6_combout\)) # (\micro_inst[16]~input_o\))) # (\micro_inst[17]~input_o\ & (((\Mux86~4_combout\)))) ) ) # ( !\Mux86~5_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- (!\micro_inst[16]~input_o\ & ((\Mux86~6_combout\)))) # (\micro_inst[17]~input_o\ & (((\Mux86~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[16]~input_o\,
	datab => \ALT_INV_micro_inst[17]~input_o\,
	datac => \ALT_INV_Mux86~4_combout\,
	datad => \ALT_INV_Mux86~6_combout\,
	dataf => \ALT_INV_Mux86~5_combout\,
	combout => \Mux86~7_combout\);

-- Location: FF_X4_Y7_N14
\Maths:solution[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux86~7_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:solution[14]~q\);

-- Location: LABCELL_X4_Y7_N54
\Mux86~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux86~3_combout\ = ( \Bbus[14]~_Duplicate_1_q\ & ( \Mult1~22\ & ( (!\Mux100~0_combout\ & (((\Mux100~1_combout\)))) # (\Mux100~0_combout\ & ((!\Mux100~1_combout\ & ((\Abus[14]~_Duplicate_3_q\))) # (\Mux100~1_combout\ & (\Maths:solution[14]~q\)))) ) ) ) # 
-- ( !\Bbus[14]~_Duplicate_1_q\ & ( \Mult1~22\ & ( (!\Mux100~0_combout\) # ((!\Mux100~1_combout\ & ((\Abus[14]~_Duplicate_3_q\))) # (\Mux100~1_combout\ & (\Maths:solution[14]~q\))) ) ) ) # ( \Bbus[14]~_Duplicate_1_q\ & ( !\Mult1~22\ & ( (\Mux100~0_combout\ & 
-- ((!\Mux100~1_combout\ & ((\Abus[14]~_Duplicate_3_q\))) # (\Mux100~1_combout\ & (\Maths:solution[14]~q\)))) ) ) ) # ( !\Bbus[14]~_Duplicate_1_q\ & ( !\Mult1~22\ & ( (!\Mux100~0_combout\ & (((!\Mux100~1_combout\)))) # (\Mux100~0_combout\ & 
-- ((!\Mux100~1_combout\ & ((\Abus[14]~_Duplicate_3_q\))) # (\Mux100~1_combout\ & (\Maths:solution[14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100010001000001010001000110101111101110110000010110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux100~0_combout\,
	datab => \ALT_INV_Maths:solution[14]~q\,
	datac => \ALT_INV_Abus[14]~_Duplicate_3_q\,
	datad => \ALT_INV_Mux100~1_combout\,
	datae => \ALT_INV_Bbus[14]~_Duplicate_1_q\,
	dataf => \ALT_INV_Mult1~22\,
	combout => \Mux86~3_combout\);

-- Location: LABCELL_X7_Y8_N54
\Mux71~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux71~0_combout\ = ( \Bbus[11]~_Duplicate_1_q\ & ( (!\Bbus[12]~_Duplicate_1_q\ & (!\Bbus[8]~_Duplicate_1_q\ & (\Bbus[10]~_Duplicate_1_q\ & !\Bbus[9]~_Duplicate_1_q\))) # (\Bbus[12]~_Duplicate_1_q\ & ((!\Bbus[9]~_Duplicate_1_q\) # 
-- (!\Bbus[8]~_Duplicate_1_q\ $ (\Bbus[10]~_Duplicate_1_q\)))) ) ) # ( !\Bbus[11]~_Duplicate_1_q\ & ( (!\Bbus[8]~_Duplicate_1_q\ & (!\Bbus[12]~_Duplicate_1_q\ & (!\Bbus[10]~_Duplicate_1_q\ & !\Bbus[9]~_Duplicate_1_q\))) # (\Bbus[8]~_Duplicate_1_q\ & 
-- ((!\Bbus[10]~_Duplicate_1_q\ $ (\Bbus[9]~_Duplicate_1_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000011101100000000001101011101010000010101110101000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[12]~_Duplicate_1_q\,
	datab => \ALT_INV_Bbus[8]~_Duplicate_1_q\,
	datac => \ALT_INV_Bbus[10]~_Duplicate_1_q\,
	datad => \ALT_INV_Bbus[9]~_Duplicate_1_q\,
	dataf => \ALT_INV_Bbus[11]~_Duplicate_1_q\,
	combout => \Mux71~0_combout\);

-- Location: LABCELL_X9_Y8_N6
\Mux102~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux102~0_combout\ = ( \Mux71~0_combout\ & ( \Add2~61_sumout\ & ( (!\micro_inst[15]~input_o\) # ((!\micro_inst[14]~input_o\ & ((\Bbus[14]~_Duplicate_1_q\))) # (\micro_inst[14]~input_o\ & (\Maths:random[14]~q\))) ) ) ) # ( !\Mux71~0_combout\ & ( 
-- \Add2~61_sumout\ & ( (!\micro_inst[15]~input_o\ & (((!\micro_inst[14]~input_o\)))) # (\micro_inst[15]~input_o\ & ((!\micro_inst[14]~input_o\ & ((\Bbus[14]~_Duplicate_1_q\))) # (\micro_inst[14]~input_o\ & (\Maths:random[14]~q\)))) ) ) ) # ( 
-- \Mux71~0_combout\ & ( !\Add2~61_sumout\ & ( (!\micro_inst[15]~input_o\ & (((\micro_inst[14]~input_o\)))) # (\micro_inst[15]~input_o\ & ((!\micro_inst[14]~input_o\ & ((\Bbus[14]~_Duplicate_1_q\))) # (\micro_inst[14]~input_o\ & (\Maths:random[14]~q\)))) ) ) 
-- ) # ( !\Mux71~0_combout\ & ( !\Add2~61_sumout\ & ( (\micro_inst[15]~input_o\ & ((!\micro_inst[14]~input_o\ & ((\Bbus[14]~_Duplicate_1_q\))) # (\micro_inst[14]~input_o\ & (\Maths:random[14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Maths:random[14]~q\,
	datab => \ALT_INV_Bbus[14]~_Duplicate_1_q\,
	datac => \ALT_INV_micro_inst[15]~input_o\,
	datad => \ALT_INV_micro_inst[14]~input_o\,
	datae => \ALT_INV_Mux71~0_combout\,
	dataf => \ALT_INV_Add2~61_sumout\,
	combout => \Mux102~0_combout\);

-- Location: LABCELL_X4_Y7_N36
\Mux102~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux102~1_combout\ = ( \Mux102~0_combout\ & ( ((!\micro_inst[15]~input_o\ & (\Mux86~2_combout\)) # (\micro_inst[15]~input_o\ & ((\Mux86~3_combout\)))) # (\micro_inst[16]~input_o\) ) ) # ( !\Mux102~0_combout\ & ( (!\micro_inst[16]~input_o\ & 
-- ((!\micro_inst[15]~input_o\ & (\Mux86~2_combout\)) # (\micro_inst[15]~input_o\ & ((\Mux86~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110000000000100111111111110010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[15]~input_o\,
	datab => \ALT_INV_Mux86~2_combout\,
	datac => \ALT_INV_Mux86~3_combout\,
	datad => \ALT_INV_micro_inst[16]~input_o\,
	dataf => \ALT_INV_Mux102~0_combout\,
	combout => \Mux102~1_combout\);

-- Location: LABCELL_X4_Y7_N0
\Mux102~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux102~2_combout\ = ( \Mux86~5_combout\ & ( (!\micro_inst[17]~input_o\ & (((\Mux86~6_combout\)) # (\micro_inst[16]~input_o\))) # (\micro_inst[17]~input_o\ & (((\Mux102~1_combout\)))) ) ) # ( !\Mux86~5_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- (!\micro_inst[16]~input_o\ & ((\Mux86~6_combout\)))) # (\micro_inst[17]~input_o\ & (((\Mux102~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[16]~input_o\,
	datab => \ALT_INV_micro_inst[17]~input_o\,
	datac => \ALT_INV_Mux102~1_combout\,
	datad => \ALT_INV_Mux86~6_combout\,
	dataf => \ALT_INV_Mux86~5_combout\,
	combout => \Mux102~2_combout\);

-- Location: FF_X4_Y7_N1
\ALUout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux102~2_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ALUout(14));

-- Location: IOIBUF_X18_Y0_N41
\mmI[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mmI(14),
	o => \mmI[14]~input_o\);

-- Location: FF_X15_Y5_N20
\CMUX:Cbusi[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Cbusi~14_combout\,
	ena => \reg[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CMUX:Cbusi[14]~q\);

-- Location: MLABCELL_X15_Y5_N18
\Cbusi~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Cbusi~14_combout\ = ( \CMUX:Cbusi[14]~q\ & ( \micro_inst[18]~input_o\ & ( (!\micro_inst[19]~input_o\) # (\mmI[14]~input_o\) ) ) ) # ( !\CMUX:Cbusi[14]~q\ & ( \micro_inst[18]~input_o\ & ( (\mmI[14]~input_o\ & \micro_inst[19]~input_o\) ) ) ) # ( 
-- \CMUX:Cbusi[14]~q\ & ( !\micro_inst[18]~input_o\ & ( (!\micro_inst[19]~input_o\ & (ALUout(14))) # (\micro_inst[19]~input_o\ & ((\mmI[14]~input_o\))) ) ) ) # ( !\CMUX:Cbusi[14]~q\ & ( !\micro_inst[18]~input_o\ & ( (!\micro_inst[19]~input_o\ & (ALUout(14))) 
-- # (\micro_inst[19]~input_o\ & ((\mmI[14]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_ALUout(14),
	datac => \ALT_INV_mmI[14]~input_o\,
	datad => \ALT_INV_micro_inst[19]~input_o\,
	datae => \ALT_INV_CMUX:Cbusi[14]~q\,
	dataf => \ALT_INV_micro_inst[18]~input_o\,
	combout => \Cbusi~14_combout\);

-- Location: FF_X19_Y6_N8
\reg[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~14_combout\,
	sload => VCC,
	ena => \reg[31][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[31][14]~q\);

-- Location: FF_X21_Y4_N50
\instr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \reg[31][14]~q\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => instr(14));

-- Location: MLABCELL_X21_Y4_N33
\Bbus[7]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus[7]~76_combout\ = ( instr(14) & ( instr(13) ) ) # ( !instr(14) & ( (instr(13) & instr(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_instr(13),
	datac => ALT_INV_instr(15),
	dataf => ALT_INV_instr(14),
	combout => \Bbus[7]~76_combout\);

-- Location: MLABCELL_X25_Y5_N30
\Bbus~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~92_combout\ = ( instr(2) & ( instr(3) & ( \Mux40~7_combout\ ) ) ) # ( !instr(2) & ( instr(3) & ( \Mux40~6_combout\ ) ) ) # ( instr(2) & ( !instr(3) & ( \Mux40~5_combout\ ) ) ) # ( !instr(2) & ( !instr(3) & ( \Mux40~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux40~5_combout\,
	datab => \ALT_INV_Mux40~6_combout\,
	datac => \ALT_INV_Mux40~4_combout\,
	datad => \ALT_INV_Mux40~7_combout\,
	datae => ALT_INV_instr(2),
	dataf => ALT_INV_instr(3),
	combout => \Bbus~92_combout\);

-- Location: MLABCELL_X25_Y5_N24
\Bbus~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~91_combout\ = ( instr(2) & ( instr(3) & ( \Mux40~3_combout\ ) ) ) # ( !instr(2) & ( instr(3) & ( \Mux40~2_combout\ ) ) ) # ( instr(2) & ( !instr(3) & ( \Mux40~1_combout\ ) ) ) # ( !instr(2) & ( !instr(3) & ( \Mux40~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux40~2_combout\,
	datab => \ALT_INV_Mux40~1_combout\,
	datac => \ALT_INV_Mux40~0_combout\,
	datad => \ALT_INV_Mux40~3_combout\,
	datae => ALT_INV_instr(2),
	dataf => ALT_INV_instr(3),
	combout => \Bbus~91_combout\);

-- Location: MLABCELL_X25_Y5_N45
\Bbus~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~93_combout\ = ( instr(2) & ( instr(3) & ( \Mux40~11_combout\ ) ) ) # ( !instr(2) & ( instr(3) & ( \Mux40~10_combout\ ) ) ) # ( instr(2) & ( !instr(3) & ( \Mux40~9_combout\ ) ) ) # ( !instr(2) & ( !instr(3) & ( \Mux40~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux40~11_combout\,
	datab => \ALT_INV_Mux40~10_combout\,
	datac => \ALT_INV_Mux40~9_combout\,
	datad => \ALT_INV_Mux40~8_combout\,
	datae => ALT_INV_instr(2),
	dataf => ALT_INV_instr(3),
	combout => \Bbus~93_combout\);

-- Location: MLABCELL_X25_Y5_N9
\Bbus~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~94_combout\ = ( instr(2) & ( instr(3) & ( \Mux40~15_combout\ ) ) ) # ( !instr(2) & ( instr(3) & ( \Mux40~14_combout\ ) ) ) # ( instr(2) & ( !instr(3) & ( \Mux40~13_combout\ ) ) ) # ( !instr(2) & ( !instr(3) & ( \Mux40~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux40~12_combout\,
	datab => \ALT_INV_Mux40~13_combout\,
	datac => \ALT_INV_Mux40~15_combout\,
	datad => \ALT_INV_Mux40~14_combout\,
	datae => ALT_INV_instr(2),
	dataf => ALT_INV_instr(3),
	combout => \Bbus~94_combout\);

-- Location: MLABCELL_X25_Y5_N48
\Bbus~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~95_combout\ = ( \Bbus~93_combout\ & ( \Bbus~94_combout\ & ( ((!instr(0) & ((\Bbus~91_combout\))) # (instr(0) & (\Bbus~92_combout\))) # (instr(1)) ) ) ) # ( !\Bbus~93_combout\ & ( \Bbus~94_combout\ & ( (!instr(1) & ((!instr(0) & 
-- ((\Bbus~91_combout\))) # (instr(0) & (\Bbus~92_combout\)))) # (instr(1) & (((instr(0))))) ) ) ) # ( \Bbus~93_combout\ & ( !\Bbus~94_combout\ & ( (!instr(1) & ((!instr(0) & ((\Bbus~91_combout\))) # (instr(0) & (\Bbus~92_combout\)))) # (instr(1) & 
-- (((!instr(0))))) ) ) ) # ( !\Bbus~93_combout\ & ( !\Bbus~94_combout\ & ( (!instr(1) & ((!instr(0) & ((\Bbus~91_combout\))) # (instr(0) & (\Bbus~92_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(1),
	datab => \ALT_INV_Bbus~92_combout\,
	datac => \ALT_INV_Bbus~91_combout\,
	datad => ALT_INV_instr(0),
	datae => \ALT_INV_Bbus~93_combout\,
	dataf => \ALT_INV_Bbus~94_combout\,
	combout => \Bbus~95_combout\);

-- Location: MLABCELL_X21_Y4_N57
\Bbus~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~96_combout\ = ( instr(7) & ( \Bbus~95_combout\ & ( (!\Bbus[7]~77_combout\) # ((!\Bbus[7]~76_combout\ & ((instr(4)))) # (\Bbus[7]~76_combout\ & (instr(6)))) ) ) ) # ( !instr(7) & ( \Bbus~95_combout\ & ( (!\Bbus[7]~76_combout\ & 
-- (((!\Bbus[7]~77_combout\) # (instr(4))))) # (\Bbus[7]~76_combout\ & (instr(6) & ((\Bbus[7]~77_combout\)))) ) ) ) # ( instr(7) & ( !\Bbus~95_combout\ & ( (!\Bbus[7]~76_combout\ & (((instr(4) & \Bbus[7]~77_combout\)))) # (\Bbus[7]~76_combout\ & 
-- (((!\Bbus[7]~77_combout\)) # (instr(6)))) ) ) ) # ( !instr(7) & ( !\Bbus~95_combout\ & ( (\Bbus[7]~77_combout\ & ((!\Bbus[7]~76_combout\ & ((instr(4)))) # (\Bbus[7]~76_combout\ & (instr(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[7]~76_combout\,
	datab => ALT_INV_instr(6),
	datac => ALT_INV_instr(4),
	datad => \ALT_INV_Bbus[7]~77_combout\,
	datae => ALT_INV_instr(7),
	dataf => \ALT_INV_Bbus~95_combout\,
	combout => \Bbus~96_combout\);

-- Location: LABCELL_X23_Y5_N33
\Bbus~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~107_combout\ = ( \micro_inst[21]~input_o\ & ( \Bbus~96_combout\ ) ) # ( !\micro_inst[21]~input_o\ & ( (!\Bbus[7]~79_combout\ & (\Bbus~106_combout\)) # (\Bbus[7]~79_combout\ & ((\Bbus~97_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~106_combout\,
	datab => \ALT_INV_Bbus~97_combout\,
	datac => \ALT_INV_Bbus~96_combout\,
	datad => \ALT_INV_Bbus[7]~79_combout\,
	dataf => \ALT_INV_micro_inst[21]~input_o\,
	combout => \Bbus~107_combout\);

-- Location: FF_X3_Y8_N23
\Bbus[7]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bbus~107_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bbus[7]~_Duplicate_1_q\);

-- Location: MLABCELL_X3_Y6_N15
\Mux93~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux93~9_combout\ = ( \Maths:random[7]~q\ & ( (!\micro_inst[14]~input_o\ & ((!\micro_inst[15]~input_o\ & ((\Add2~17_sumout\))) # (\micro_inst[15]~input_o\ & (\Bbus[7]~_Duplicate_1_q\)))) ) ) # ( !\Maths:random[7]~q\ & ( (!\micro_inst[14]~input_o\ & 
-- ((!\micro_inst[15]~input_o\ & ((\Add2~17_sumout\))) # (\micro_inst[15]~input_o\ & (\Bbus[7]~_Duplicate_1_q\)))) # (\micro_inst[14]~input_o\ & (\micro_inst[15]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001110011011000100111001101100000010100010100000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[14]~input_o\,
	datab => \ALT_INV_micro_inst[15]~input_o\,
	datac => \ALT_INV_Bbus[7]~_Duplicate_1_q\,
	datad => \ALT_INV_Add2~17_sumout\,
	dataf => \ALT_INV_Maths:random[7]~q\,
	combout => \Mux93~9_combout\);

-- Location: MLABCELL_X3_Y6_N12
\Mux93~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux93~6_combout\ = ( \Bbus[7]~_Duplicate_1_q\ & ( (!\micro_inst[14]~input_o\ & (!\micro_inst[15]~input_o\ & !\Abus[7]~_Duplicate_3_q\)) # (\micro_inst[14]~input_o\ & (!\micro_inst[15]~input_o\ $ (!\Abus[7]~_Duplicate_3_q\))) ) ) # ( 
-- !\Bbus[7]~_Duplicate_1_q\ & ( (!\micro_inst[14]~input_o\ & ((!\micro_inst[15]~input_o\) # (!\Abus[7]~_Duplicate_3_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101000101010001010100010010100100101001001010010010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[14]~input_o\,
	datab => \ALT_INV_micro_inst[15]~input_o\,
	datac => \ALT_INV_Abus[7]~_Duplicate_3_q\,
	dataf => \ALT_INV_Bbus[7]~_Duplicate_1_q\,
	combout => \Mux93~6_combout\);

-- Location: MLABCELL_X8_Y5_N48
\ShiftRight0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftRight0~6_combout\ = ( \Bbus_shift~1_combout\ & ( \Abus[12]~_Duplicate_3_q\ & ( (!\Bbus_shift~2_combout\ & ((\Abus[13]~_Duplicate_3_q\))) # (\Bbus_shift~2_combout\ & (\Abus[14]~_Duplicate_3_q\)) ) ) ) # ( !\Bbus_shift~1_combout\ & ( 
-- \Abus[12]~_Duplicate_3_q\ & ( (\Bbus_shift~2_combout\) # (\Abus[11]~_Duplicate_3_q\) ) ) ) # ( \Bbus_shift~1_combout\ & ( !\Abus[12]~_Duplicate_3_q\ & ( (!\Bbus_shift~2_combout\ & ((\Abus[13]~_Duplicate_3_q\))) # (\Bbus_shift~2_combout\ & 
-- (\Abus[14]~_Duplicate_3_q\)) ) ) ) # ( !\Bbus_shift~1_combout\ & ( !\Abus[12]~_Duplicate_3_q\ & ( (\Abus[11]~_Duplicate_3_q\ & !\Bbus_shift~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[14]~_Duplicate_3_q\,
	datab => \ALT_INV_Abus[13]~_Duplicate_3_q\,
	datac => \ALT_INV_Abus[11]~_Duplicate_3_q\,
	datad => \ALT_INV_Bbus_shift~2_combout\,
	datae => \ALT_INV_Bbus_shift~1_combout\,
	dataf => \ALT_INV_Abus[12]~_Duplicate_3_q\,
	combout => \ShiftRight0~6_combout\);

-- Location: MLABCELL_X8_Y6_N24
\ShiftRight0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftRight0~7_combout\ = ( \Abus[10]~_Duplicate_3_q\ & ( \Bbus_shift~1_combout\ & ( (\Abus[9]~_Duplicate_3_q\) # (\Bbus_shift~2_combout\) ) ) ) # ( !\Abus[10]~_Duplicate_3_q\ & ( \Bbus_shift~1_combout\ & ( (!\Bbus_shift~2_combout\ & 
-- \Abus[9]~_Duplicate_3_q\) ) ) ) # ( \Abus[10]~_Duplicate_3_q\ & ( !\Bbus_shift~1_combout\ & ( (!\Bbus_shift~2_combout\ & (\Abus[7]~_Duplicate_3_q\)) # (\Bbus_shift~2_combout\ & ((\Abus[8]~_Duplicate_3_q\))) ) ) ) # ( !\Abus[10]~_Duplicate_3_q\ & ( 
-- !\Bbus_shift~1_combout\ & ( (!\Bbus_shift~2_combout\ & (\Abus[7]~_Duplicate_3_q\)) # (\Bbus_shift~2_combout\ & ((\Abus[8]~_Duplicate_3_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[7]~_Duplicate_3_q\,
	datab => \ALT_INV_Bbus_shift~2_combout\,
	datac => \ALT_INV_Abus[8]~_Duplicate_3_q\,
	datad => \ALT_INV_Abus[9]~_Duplicate_3_q\,
	datae => \ALT_INV_Abus[10]~_Duplicate_3_q\,
	dataf => \ALT_INV_Bbus_shift~1_combout\,
	combout => \ShiftRight0~7_combout\);

-- Location: LABCELL_X7_Y6_N48
\Mux93~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux93~1_combout\ = ( \ShiftRight0~7_combout\ & ( (!\Bbus_shift~4_combout\) # (\ShiftRight0~6_combout\) ) ) # ( !\ShiftRight0~7_combout\ & ( (\Bbus_shift~4_combout\ & \ShiftRight0~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus_shift~4_combout\,
	datac => \ALT_INV_ShiftRight0~6_combout\,
	dataf => \ALT_INV_ShiftRight0~7_combout\,
	combout => \Mux93~1_combout\);

-- Location: MLABCELL_X8_Y6_N48
\ShiftLeft0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftLeft0~1_combout\ = ( \Bbus_shift~2_combout\ & ( \Bbus_shift~1_combout\ & ( \Abus[4]~_Duplicate_3_q\ ) ) ) # ( !\Bbus_shift~2_combout\ & ( \Bbus_shift~1_combout\ & ( \Abus[5]~_Duplicate_3_q\ ) ) ) # ( \Bbus_shift~2_combout\ & ( 
-- !\Bbus_shift~1_combout\ & ( \Abus[6]~_Duplicate_3_q\ ) ) ) # ( !\Bbus_shift~2_combout\ & ( !\Bbus_shift~1_combout\ & ( \Abus[7]~_Duplicate_3_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[6]~_Duplicate_3_q\,
	datab => \ALT_INV_Abus[5]~_Duplicate_3_q\,
	datac => \ALT_INV_Abus[7]~_Duplicate_3_q\,
	datad => \ALT_INV_Abus[4]~_Duplicate_3_q\,
	datae => \ALT_INV_Bbus_shift~2_combout\,
	dataf => \ALT_INV_Bbus_shift~1_combout\,
	combout => \ShiftLeft0~1_combout\);

-- Location: LABCELL_X9_Y7_N24
\ShiftLeft0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftLeft0~3_combout\ = ( \Abus[0]~_Duplicate_3_q\ & ( \Bbus_shift~2_combout\ & ( (\Abus[2]~_Duplicate_3_q\) # (\Bbus_shift~1_combout\) ) ) ) # ( !\Abus[0]~_Duplicate_3_q\ & ( \Bbus_shift~2_combout\ & ( (!\Bbus_shift~1_combout\ & 
-- \Abus[2]~_Duplicate_3_q\) ) ) ) # ( \Abus[0]~_Duplicate_3_q\ & ( !\Bbus_shift~2_combout\ & ( (!\Bbus_shift~1_combout\ & ((\Abus[3]~_Duplicate_3_q\))) # (\Bbus_shift~1_combout\ & (\Abus[1]~_Duplicate_3_q\)) ) ) ) # ( !\Abus[0]~_Duplicate_3_q\ & ( 
-- !\Bbus_shift~2_combout\ & ( (!\Bbus_shift~1_combout\ & ((\Abus[3]~_Duplicate_3_q\))) # (\Bbus_shift~1_combout\ & (\Abus[1]~_Duplicate_3_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[1]~_Duplicate_3_q\,
	datab => \ALT_INV_Abus[3]~_Duplicate_3_q\,
	datac => \ALT_INV_Bbus_shift~1_combout\,
	datad => \ALT_INV_Abus[2]~_Duplicate_3_q\,
	datae => \ALT_INV_Abus[0]~_Duplicate_3_q\,
	dataf => \ALT_INV_Bbus_shift~2_combout\,
	combout => \ShiftLeft0~3_combout\);

-- Location: LABCELL_X7_Y6_N51
\Mux93~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux93~0_combout\ = (!\Bbus_shift~4_combout\ & (\ShiftLeft0~1_combout\)) # (\Bbus_shift~4_combout\ & ((\ShiftLeft0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus_shift~4_combout\,
	datac => \ALT_INV_ShiftLeft0~1_combout\,
	datad => \ALT_INV_ShiftLeft0~3_combout\,
	combout => \Mux93~0_combout\);

-- Location: LABCELL_X7_Y6_N30
\Mux93~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux93~2_combout\ = ( \micro_inst[14]~input_o\ & ( \Mux93~0_combout\ & ( (!\Bbus_shift~3_combout\ & ((!\Bbus_shift~5_combout\ & (\Mux93~1_combout\)) # (\Bbus_shift~5_combout\ & ((\Abus[15]~_Duplicate_2_q\))))) # (\Bbus_shift~3_combout\ & 
-- (((\Abus[15]~_Duplicate_2_q\)))) ) ) ) # ( !\micro_inst[14]~input_o\ & ( \Mux93~0_combout\ & ( (!\Bbus_shift~3_combout\ & !\Bbus_shift~5_combout\) ) ) ) # ( \micro_inst[14]~input_o\ & ( !\Mux93~0_combout\ & ( (!\Bbus_shift~3_combout\ & 
-- ((!\Bbus_shift~5_combout\ & (\Mux93~1_combout\)) # (\Bbus_shift~5_combout\ & ((\Abus[15]~_Duplicate_2_q\))))) # (\Bbus_shift~3_combout\ & (((\Abus[15]~_Duplicate_2_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000111111110001000100010000000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus_shift~3_combout\,
	datab => \ALT_INV_Bbus_shift~5_combout\,
	datac => \ALT_INV_Mux93~1_combout\,
	datad => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	datae => \ALT_INV_micro_inst[14]~input_o\,
	dataf => \ALT_INV_Mux93~0_combout\,
	combout => \Mux93~2_combout\);

-- Location: MLABCELL_X3_Y6_N0
\Mux93~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux93~4_combout\ = ( \Mux97~0_combout\ & ( \Mux93~2_combout\ & ( (!\micro_inst[16]~input_o\) # (\Add2~17_sumout\) ) ) ) # ( !\Mux97~0_combout\ & ( \Mux93~2_combout\ & ( (!\micro_inst[16]~input_o\ & ((\Mux93~3_combout\))) # (\micro_inst[16]~input_o\ & 
-- (\Maths:solution[7]~q\)) ) ) ) # ( \Mux97~0_combout\ & ( !\Mux93~2_combout\ & ( (\micro_inst[16]~input_o\ & \Add2~17_sumout\) ) ) ) # ( !\Mux97~0_combout\ & ( !\Mux93~2_combout\ & ( (!\micro_inst[16]~input_o\ & ((\Mux93~3_combout\))) # 
-- (\micro_inst[16]~input_o\ & (\Maths:solution[7]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000000110000001100010001110111011100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Maths:solution[7]~q\,
	datab => \ALT_INV_micro_inst[16]~input_o\,
	datac => \ALT_INV_Add2~17_sumout\,
	datad => \ALT_INV_Mux93~3_combout\,
	datae => \ALT_INV_Mux97~0_combout\,
	dataf => \ALT_INV_Mux93~2_combout\,
	combout => \Mux93~4_combout\);

-- Location: MLABCELL_X8_Y6_N30
\Mux93~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux93~10_combout\ = ( \micro_inst[15]~input_o\ & ( \Bbus[7]~_Duplicate_1_q\ & ( (!\micro_inst[14]~input_o\) # (!\Abus[7]~_Duplicate_3_q\) ) ) ) # ( !\micro_inst[15]~input_o\ & ( \Bbus[7]~_Duplicate_1_q\ & ( (\micro_inst[14]~input_o\ & \Mult0~15\) ) ) ) # 
-- ( \micro_inst[15]~input_o\ & ( !\Bbus[7]~_Duplicate_1_q\ & ( (!\micro_inst[14]~input_o\) # (\Abus[7]~_Duplicate_3_q\) ) ) ) # ( !\micro_inst[15]~input_o\ & ( !\Bbus[7]~_Duplicate_1_q\ & ( (\micro_inst[14]~input_o\ & \Mult0~15\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101011111010111100010001000100011111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[14]~input_o\,
	datab => \ALT_INV_Mult0~15\,
	datac => \ALT_INV_Abus[7]~_Duplicate_3_q\,
	datae => \ALT_INV_micro_inst[15]~input_o\,
	dataf => \ALT_INV_Bbus[7]~_Duplicate_1_q\,
	combout => \Mux93~10_combout\);

-- Location: MLABCELL_X3_Y6_N48
\Mux93~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux93~5_combout\ = ( \Add1~17_sumout\ & ( \Div0|auto_generated|divider|op_1~17_sumout\ & ( (!\Mux93~10_combout\ & (((!\micro_inst[14]~input_o\)))) # (\Mux93~10_combout\ & (((!\Div0|auto_generated|divider|divider|selnose\(136)) # 
-- (\micro_inst[14]~input_o\)) # (\Div0|auto_generated|divider|diff_signs~combout\))) ) ) ) # ( !\Add1~17_sumout\ & ( \Div0|auto_generated|divider|op_1~17_sumout\ & ( (\Mux93~10_combout\ & (((!\Div0|auto_generated|divider|divider|selnose\(136)) # 
-- (\micro_inst[14]~input_o\)) # (\Div0|auto_generated|divider|diff_signs~combout\))) ) ) ) # ( \Add1~17_sumout\ & ( !\Div0|auto_generated|divider|op_1~17_sumout\ & ( (!\Mux93~10_combout\ & (((!\micro_inst[14]~input_o\)))) # (\Mux93~10_combout\ & 
-- (((!\Div0|auto_generated|divider|diff_signs~combout\ & !\Div0|auto_generated|divider|divider|selnose\(136))) # (\micro_inst[14]~input_o\))) ) ) ) # ( !\Add1~17_sumout\ & ( !\Div0|auto_generated|divider|op_1~17_sumout\ & ( (\Mux93~10_combout\ & 
-- (((!\Div0|auto_generated|divider|diff_signs~combout\ & !\Div0|auto_generated|divider|divider|selnose\(136))) # (\micro_inst[14]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010100000101111001011010010101010101000101011111010110110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux93~10_combout\,
	datab => \Div0|auto_generated|divider|ALT_INV_diff_signs~combout\,
	datac => \ALT_INV_micro_inst[14]~input_o\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_selnose\(136),
	datae => \ALT_INV_Add1~17_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~17_sumout\,
	combout => \Mux93~5_combout\);

-- Location: MLABCELL_X3_Y6_N54
\Mux93~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux93~7_combout\ = ( \Mux93~5_combout\ & ( (!\micro_inst[17]~input_o\ & (((!\Mux93~6_combout\)) # (\micro_inst[16]~input_o\))) # (\micro_inst[17]~input_o\ & (((\Mux93~4_combout\)))) ) ) # ( !\Mux93~5_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- (!\micro_inst[16]~input_o\ & (!\Mux93~6_combout\))) # (\micro_inst[17]~input_o\ & (((\Mux93~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010001111100000001000111111010000110111111101000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[16]~input_o\,
	datab => \ALT_INV_Mux93~6_combout\,
	datac => \ALT_INV_micro_inst[17]~input_o\,
	datad => \ALT_INV_Mux93~4_combout\,
	dataf => \ALT_INV_Mux93~5_combout\,
	combout => \Mux93~7_combout\);

-- Location: FF_X3_Y6_N56
\Maths:solution[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux93~7_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:solution[7]~q\);

-- Location: MLABCELL_X3_Y6_N6
\Mux93~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux93~3_combout\ = ( \Abus[7]~_Duplicate_3_q\ & ( \Mux100~1_combout\ & ( (!\Mux100~0_combout\ & ((\Mult1~15\))) # (\Mux100~0_combout\ & (\Maths:solution[7]~q\)) ) ) ) # ( !\Abus[7]~_Duplicate_3_q\ & ( \Mux100~1_combout\ & ( (!\Mux100~0_combout\ & 
-- ((\Mult1~15\))) # (\Mux100~0_combout\ & (\Maths:solution[7]~q\)) ) ) ) # ( \Abus[7]~_Duplicate_3_q\ & ( !\Mux100~1_combout\ & ( (!\Bbus[7]~_Duplicate_1_q\) # (\Mux100~0_combout\) ) ) ) # ( !\Abus[7]~_Duplicate_3_q\ & ( !\Mux100~1_combout\ & ( 
-- (!\Mux100~0_combout\ & !\Bbus[7]~_Duplicate_1_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111111110000111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Maths:solution[7]~q\,
	datab => \ALT_INV_Mult1~15\,
	datac => \ALT_INV_Mux100~0_combout\,
	datad => \ALT_INV_Bbus[7]~_Duplicate_1_q\,
	datae => \ALT_INV_Abus[7]~_Duplicate_3_q\,
	dataf => \ALT_INV_Mux100~1_combout\,
	combout => \Mux93~3_combout\);

-- Location: MLABCELL_X3_Y6_N57
\Mux93~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux93~8_combout\ = ( \Mux93~2_combout\ & ( (!\micro_inst[15]~input_o\) # (\Mux93~3_combout\) ) ) # ( !\Mux93~2_combout\ & ( (\Mux93~3_combout\ & \micro_inst[15]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mux93~3_combout\,
	datad => \ALT_INV_micro_inst[15]~input_o\,
	dataf => \ALT_INV_Mux93~2_combout\,
	combout => \Mux93~8_combout\);

-- Location: MLABCELL_X3_Y6_N24
\Mux109~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux109~0_combout\ = ( \Mux93~8_combout\ & ( \Mux93~5_combout\ & ( (!\micro_inst[17]~input_o\ & (((!\Mux93~6_combout\) # (\micro_inst[16]~input_o\)))) # (\micro_inst[17]~input_o\ & (((!\micro_inst[16]~input_o\)) # (\Mux93~9_combout\))) ) ) ) # ( 
-- !\Mux93~8_combout\ & ( \Mux93~5_combout\ & ( (!\micro_inst[17]~input_o\ & (((!\Mux93~6_combout\) # (\micro_inst[16]~input_o\)))) # (\micro_inst[17]~input_o\ & (\Mux93~9_combout\ & (\micro_inst[16]~input_o\))) ) ) ) # ( \Mux93~8_combout\ & ( 
-- !\Mux93~5_combout\ & ( (!\micro_inst[17]~input_o\ & (((!\micro_inst[16]~input_o\ & !\Mux93~6_combout\)))) # (\micro_inst[17]~input_o\ & (((!\micro_inst[16]~input_o\)) # (\Mux93~9_combout\))) ) ) ) # ( !\Mux93~8_combout\ & ( !\Mux93~5_combout\ & ( 
-- (!\micro_inst[17]~input_o\ & (((!\micro_inst[16]~input_o\ & !\Mux93~6_combout\)))) # (\micro_inst[17]~input_o\ & (\Mux93~9_combout\ & (\micro_inst[16]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000100000001111100010011000111001101000011011111110100111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux93~9_combout\,
	datab => \ALT_INV_micro_inst[17]~input_o\,
	datac => \ALT_INV_micro_inst[16]~input_o\,
	datad => \ALT_INV_Mux93~6_combout\,
	datae => \ALT_INV_Mux93~8_combout\,
	dataf => \ALT_INV_Mux93~5_combout\,
	combout => \Mux109~0_combout\);

-- Location: FF_X3_Y6_N25
\ALUout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux109~0_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ALUout(7));

-- Location: LABCELL_X27_Y6_N21
\Cbusi~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Cbusi~7_combout\ = ( ALUout(7) & ( (!\micro_inst[19]~input_o\ & ((!\micro_inst[18]~input_o\) # ((\CMUX:Cbusi[7]~q\)))) # (\micro_inst[19]~input_o\ & (((\mmI[7]~input_o\)))) ) ) # ( !ALUout(7) & ( (!\micro_inst[19]~input_o\ & (\micro_inst[18]~input_o\ & 
-- ((\CMUX:Cbusi[7]~q\)))) # (\micro_inst[19]~input_o\ & (((\mmI[7]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[18]~input_o\,
	datab => \ALT_INV_micro_inst[19]~input_o\,
	datac => \ALT_INV_mmI[7]~input_o\,
	datad => \ALT_INV_CMUX:Cbusi[7]~q\,
	dataf => ALT_INV_ALUout(7),
	combout => \Cbusi~7_combout\);

-- Location: FF_X34_Y5_N11
\reg[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~7_combout\,
	sload => VCC,
	ena => \reg[31][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[31][7]~q\);

-- Location: FF_X22_Y4_N2
\instr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \reg[31][7]~q\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => instr(7));

-- Location: MLABCELL_X21_Y4_N51
\Bbus~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~108_combout\ = ( !instr(15) & ( instr(14) & ( instr(7) ) ) ) # ( instr(15) & ( !instr(14) & ( instr(7) ) ) ) # ( !instr(15) & ( !instr(14) & ( instr(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010101010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(7),
	datac => ALT_INV_instr(4),
	datae => ALT_INV_instr(15),
	dataf => ALT_INV_instr(14),
	combout => \Bbus~108_combout\);

-- Location: LABCELL_X13_Y7_N36
\Mux62~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~19_combout\ = ( !\micro_inst[23]~input_o\ & ( (!\micro_inst[22]~input_o\ & (((\reg[8][8]~q\ & (!\micro_inst[24]~input_o\))))) # (\micro_inst[22]~input_o\ & ((((\micro_inst[24]~input_o\))) # (\reg[9][8]~q\))) ) ) # ( \micro_inst[23]~input_o\ & ( 
-- (!\micro_inst[22]~input_o\ & (((\reg[10][8]~q\ & (!\micro_inst[24]~input_o\))))) # (\micro_inst[22]~input_o\ & ((((\reg[11][8]~q\) # (\micro_inst[24]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101010101000010100101010100011011010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[22]~input_o\,
	datab => \ALT_INV_reg[9][8]~q\,
	datac => \ALT_INV_reg[10][8]~q\,
	datad => \ALT_INV_micro_inst[24]~input_o\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_reg[11][8]~q\,
	datag => \ALT_INV_reg[8][8]~q\,
	combout => \Mux62~19_combout\);

-- Location: LABCELL_X12_Y5_N6
\Mux62~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~6_combout\ = ( !\micro_inst[23]~input_o\ & ( (!\micro_inst[24]~input_o\ & ((((\Mux62~19_combout\))))) # (\micro_inst[24]~input_o\ & (((!\Mux62~19_combout\ & (\reg[12][8]~q\)) # (\Mux62~19_combout\ & ((\reg[13][8]~q\)))))) ) ) # ( 
-- \micro_inst[23]~input_o\ & ( (!\micro_inst[24]~input_o\ & ((((\Mux62~19_combout\))))) # (\micro_inst[24]~input_o\ & (((!\Mux62~19_combout\ & ((\reg[14][8]~q\))) # (\Mux62~19_combout\ & (\reg[15][8]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[24]~input_o\,
	datab => \ALT_INV_reg[15][8]~q\,
	datac => \ALT_INV_reg[14][8]~q\,
	datad => \ALT_INV_reg[13][8]~q\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_Mux62~19_combout\,
	datag => \ALT_INV_reg[12][8]~q\,
	combout => \Mux62~6_combout\);

-- Location: LABCELL_X12_Y6_N36
\Mux62~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~0_combout\ = ( \micro_inst[22]~input_o\ & ( \reg[7][8]~q\ & ( (\micro_inst[23]~input_o\) # (\reg[5][8]~q\) ) ) ) # ( !\micro_inst[22]~input_o\ & ( \reg[7][8]~q\ & ( (!\micro_inst[23]~input_o\ & (\reg[4][8]~q\)) # (\micro_inst[23]~input_o\ & 
-- ((\reg[6][8]~q\))) ) ) ) # ( \micro_inst[22]~input_o\ & ( !\reg[7][8]~q\ & ( (\reg[5][8]~q\ & !\micro_inst[23]~input_o\) ) ) ) # ( !\micro_inst[22]~input_o\ & ( !\reg[7][8]~q\ & ( (!\micro_inst[23]~input_o\ & (\reg[4][8]~q\)) # (\micro_inst[23]~input_o\ & 
-- ((\reg[6][8]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111001100000011000001010000010111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[4][8]~q\,
	datab => \ALT_INV_reg[5][8]~q\,
	datac => \ALT_INV_micro_inst[23]~input_o\,
	datad => \ALT_INV_reg[6][8]~q\,
	datae => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_reg[7][8]~q\,
	combout => \Mux62~0_combout\);

-- Location: MLABCELL_X15_Y6_N39
\Mux62~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~1_combout\ = ( \micro_inst[22]~input_o\ & ( \reg[3][8]~q\ & ( (!\micro_inst[24]~input_o\ & (\micro_inst[23]~input_o\)) # (\micro_inst[24]~input_o\ & ((\Mux62~0_combout\))) ) ) ) # ( !\micro_inst[22]~input_o\ & ( \reg[3][8]~q\ & ( 
-- (!\micro_inst[24]~input_o\ & (\reg[2][8]~q\ & (\micro_inst[23]~input_o\))) # (\micro_inst[24]~input_o\ & (((\Mux62~0_combout\)))) ) ) ) # ( \micro_inst[22]~input_o\ & ( !\reg[3][8]~q\ & ( (\micro_inst[24]~input_o\ & \Mux62~0_combout\) ) ) ) # ( 
-- !\micro_inst[22]~input_o\ & ( !\reg[3][8]~q\ & ( (!\micro_inst[24]~input_o\ & (\reg[2][8]~q\ & (\micro_inst[23]~input_o\))) # (\micro_inst[24]~input_o\ & (((\Mux62~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011111000000000000111100010000000111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[2][8]~q\,
	datab => \ALT_INV_micro_inst[23]~input_o\,
	datac => \ALT_INV_micro_inst[24]~input_o\,
	datad => \ALT_INV_Mux62~0_combout\,
	datae => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_reg[3][8]~q\,
	combout => \Mux62~1_combout\);

-- Location: LABCELL_X16_Y6_N24
\Mux62~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~15_combout\ = ( !\micro_inst[23]~input_o\ & ( ((!\micro_inst[22]~input_o\ & (((\reg[16][8]~q\ & !\micro_inst[24]~input_o\)))) # (\micro_inst[22]~input_o\ & (((\micro_inst[24]~input_o\)) # (\reg[17][8]~q\)))) ) ) # ( \micro_inst[23]~input_o\ & ( 
-- ((!\micro_inst[22]~input_o\ & (((\reg[18][8]~q\ & !\micro_inst[24]~input_o\)))) # (\micro_inst[22]~input_o\ & (((\micro_inst[24]~input_o\)) # (\reg[19][8]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[19][8]~q\,
	datab => \ALT_INV_reg[17][8]~q\,
	datac => \ALT_INV_reg[18][8]~q\,
	datad => \ALT_INV_micro_inst[22]~input_o\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_micro_inst[24]~input_o\,
	datag => \ALT_INV_reg[16][8]~q\,
	combout => \Mux62~15_combout\);

-- Location: LABCELL_X16_Y6_N12
\Mux62~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~2_combout\ = ( !\micro_inst[23]~input_o\ & ( (!\Mux62~15_combout\ & (((\reg[20][8]~q\ & ((\micro_inst[24]~input_o\)))))) # (\Mux62~15_combout\ & ((((!\micro_inst[24]~input_o\))) # (\reg[21][8]~q\))) ) ) # ( \micro_inst[23]~input_o\ & ( 
-- ((!\Mux62~15_combout\ & (\reg[22][8]~q\ & ((\micro_inst[24]~input_o\)))) # (\Mux62~15_combout\ & (((!\micro_inst[24]~input_o\) # (\reg[23][8]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100110011001100110011001100011101000111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[21][8]~q\,
	datab => \ALT_INV_Mux62~15_combout\,
	datac => \ALT_INV_reg[22][8]~q\,
	datad => \ALT_INV_reg[23][8]~q\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_micro_inst[24]~input_o\,
	datag => \ALT_INV_reg[20][8]~q\,
	combout => \Mux62~2_combout\);

-- Location: LABCELL_X13_Y7_N18
\Mux62~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~23_combout\ = ( !\micro_inst[23]~input_o\ & ( (!\micro_inst[22]~input_o\ & (((\reg[24][8]~q\ & (!\micro_inst[24]~input_o\))))) # (\micro_inst[22]~input_o\ & ((((\micro_inst[24]~input_o\))) # (\reg[25][8]~q\))) ) ) # ( \micro_inst[23]~input_o\ & ( 
-- (!\micro_inst[22]~input_o\ & (((\reg[26][8]~q\ & (!\micro_inst[24]~input_o\))))) # (\micro_inst[22]~input_o\ & ((((\reg[27][8]~q\) # (\micro_inst[24]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101010101000010100101010100011011010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[22]~input_o\,
	datab => \ALT_INV_reg[25][8]~q\,
	datac => \ALT_INV_reg[26][8]~q\,
	datad => \ALT_INV_micro_inst[24]~input_o\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_reg[27][8]~q\,
	datag => \ALT_INV_reg[24][8]~q\,
	combout => \Mux62~23_combout\);

-- Location: LABCELL_X16_Y6_N33
\Mux62~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~10_combout\ = ( !\micro_inst[23]~input_o\ & ( (!\micro_inst[24]~input_o\ & ((((\Mux62~23_combout\))))) # (\micro_inst[24]~input_o\ & (((!\Mux62~23_combout\ & ((\reg[28][8]~q\))) # (\Mux62~23_combout\ & (\reg[29][8]~q\))))) ) ) # ( 
-- \micro_inst[23]~input_o\ & ( (!\micro_inst[24]~input_o\ & ((((\Mux62~23_combout\))))) # (\micro_inst[24]~input_o\ & (((!\Mux62~23_combout\ & (\reg[30][8]~q\)) # (\Mux62~23_combout\ & ((\reg[31][8]~q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[24]~input_o\,
	datab => \ALT_INV_reg[29][8]~q\,
	datac => \ALT_INV_reg[30][8]~q\,
	datad => \ALT_INV_reg[31][8]~q\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_Mux62~23_combout\,
	datag => \ALT_INV_reg[28][8]~q\,
	combout => \Mux62~10_combout\);

-- Location: LABCELL_X16_Y6_N0
\Mux62~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~14_combout\ = ( \micro_inst[25]~input_o\ & ( \Mux62~10_combout\ & ( (\Mux62~6_combout\) # (\micro_inst[26]~input_o\) ) ) ) # ( !\micro_inst[25]~input_o\ & ( \Mux62~10_combout\ & ( (!\micro_inst[26]~input_o\ & (\Mux62~1_combout\)) # 
-- (\micro_inst[26]~input_o\ & ((\Mux62~2_combout\))) ) ) ) # ( \micro_inst[25]~input_o\ & ( !\Mux62~10_combout\ & ( (!\micro_inst[26]~input_o\ & \Mux62~6_combout\) ) ) ) # ( !\micro_inst[25]~input_o\ & ( !\Mux62~10_combout\ & ( (!\micro_inst[26]~input_o\ & 
-- (\Mux62~1_combout\)) # (\micro_inst[26]~input_o\ & ((\Mux62~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111001000100010001000001010010111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[26]~input_o\,
	datab => \ALT_INV_Mux62~6_combout\,
	datac => \ALT_INV_Mux62~1_combout\,
	datad => \ALT_INV_Mux62~2_combout\,
	datae => \ALT_INV_micro_inst[25]~input_o\,
	dataf => \ALT_INV_Mux62~10_combout\,
	combout => \Mux62~14_combout\);

-- Location: LABCELL_X13_Y7_N48
\Mux39~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~14_combout\ = ( instr(0) & ( instr(1) & ( \Mux39~13_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux39~12_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux39~11_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux39~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux39~12_combout\,
	datab => \ALT_INV_Mux39~11_combout\,
	datac => \ALT_INV_Mux39~13_combout\,
	datad => \ALT_INV_Mux39~10_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Mux39~14_combout\);

-- Location: LABCELL_X10_Y6_N57
\Mux39~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~19_combout\ = ( instr(0) & ( instr(1) & ( \Mux39~18_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux39~17_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux39~16_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux39~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux39~17_combout\,
	datab => \ALT_INV_Mux39~16_combout\,
	datac => \ALT_INV_Mux39~18_combout\,
	datad => \ALT_INV_Mux39~15_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Mux39~19_combout\);

-- Location: LABCELL_X11_Y6_N24
\Mux39~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~9_combout\ = ( instr(0) & ( \Mux39~5_combout\ & ( (!instr(1) & ((\Mux39~6_combout\))) # (instr(1) & (\Mux39~8_combout\)) ) ) ) # ( !instr(0) & ( \Mux39~5_combout\ & ( (!instr(1)) # (\Mux39~7_combout\) ) ) ) # ( instr(0) & ( !\Mux39~5_combout\ & ( 
-- (!instr(1) & ((\Mux39~6_combout\))) # (instr(1) & (\Mux39~8_combout\)) ) ) ) # ( !instr(0) & ( !\Mux39~5_combout\ & ( (\Mux39~7_combout\ & instr(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux39~7_combout\,
	datab => \ALT_INV_Mux39~8_combout\,
	datac => ALT_INV_instr(1),
	datad => \ALT_INV_Mux39~6_combout\,
	datae => ALT_INV_instr(0),
	dataf => \ALT_INV_Mux39~5_combout\,
	combout => \Mux39~9_combout\);

-- Location: LABCELL_X10_Y6_N42
\Mux39~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~4_combout\ = ( instr(0) & ( instr(1) & ( \Mux39~3_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux39~2_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux39~1_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux39~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux39~3_combout\,
	datab => \ALT_INV_Mux39~1_combout\,
	datac => \ALT_INV_Mux39~0_combout\,
	datad => \ALT_INV_Mux39~2_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Mux39~4_combout\);

-- Location: LABCELL_X11_Y6_N42
\Mux39~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~20_combout\ = ( instr(2) & ( instr(3) & ( \Mux39~19_combout\ ) ) ) # ( !instr(2) & ( instr(3) & ( \Mux39~14_combout\ ) ) ) # ( instr(2) & ( !instr(3) & ( \Mux39~9_combout\ ) ) ) # ( !instr(2) & ( !instr(3) & ( \Mux39~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux39~14_combout\,
	datab => \ALT_INV_Mux39~19_combout\,
	datac => \ALT_INV_Mux39~9_combout\,
	datad => \ALT_INV_Mux39~4_combout\,
	datae => ALT_INV_instr(2),
	dataf => ALT_INV_instr(3),
	combout => \Mux39~20_combout\);

-- Location: LABCELL_X16_Y6_N36
\Bbus~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~109_combout\ = ( \Mux62~14_combout\ & ( \Mux39~20_combout\ & ( (!\micro_inst[21]~input_o\) # ((!instr(13)) # (\Bbus~108_combout\)) ) ) ) # ( !\Mux62~14_combout\ & ( \Mux39~20_combout\ & ( (\micro_inst[21]~input_o\ & ((!instr(13)) # 
-- (\Bbus~108_combout\))) ) ) ) # ( \Mux62~14_combout\ & ( !\Mux39~20_combout\ & ( (!\micro_inst[21]~input_o\) # ((\Bbus~108_combout\ & instr(13))) ) ) ) # ( !\Mux62~14_combout\ & ( !\Mux39~20_combout\ & ( (\micro_inst[21]~input_o\ & (\Bbus~108_combout\ & 
-- instr(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001101010111010101101010001010100011111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[21]~input_o\,
	datab => \ALT_INV_Bbus~108_combout\,
	datac => ALT_INV_instr(13),
	datae => \ALT_INV_Mux62~14_combout\,
	dataf => \ALT_INV_Mux39~20_combout\,
	combout => \Bbus~109_combout\);

-- Location: FF_X3_Y8_N26
\Bbus[8]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bbus~109_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bbus[8]~_Duplicate_1_q\);

-- Location: LABCELL_X7_Y7_N48
\LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan2~0_combout\ = ( !\Bbus[6]~_Duplicate_1_q\ & ( (!\Bbus[8]~_Duplicate_1_q\ & (!\Bbus[5]~_Duplicate_1_q\ & !\Bbus[7]~_Duplicate_1_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[8]~_Duplicate_1_q\,
	datac => \ALT_INV_Bbus[5]~_Duplicate_1_q\,
	datad => \ALT_INV_Bbus[7]~_Duplicate_1_q\,
	dataf => \ALT_INV_Bbus[6]~_Duplicate_1_q\,
	combout => \LessThan2~0_combout\);

-- Location: MLABCELL_X6_Y6_N36
\LessThan2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan2~1_combout\ = ( !\Bbus[9]~_Duplicate_1_q\ & ( (!\Bbus[10]~_Duplicate_1_q\ & (!\Bbus[11]~_Duplicate_1_q\ & !\Bbus[4]~_Duplicate_1_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Bbus[10]~_Duplicate_1_q\,
	datac => \ALT_INV_Bbus[11]~_Duplicate_1_q\,
	datad => \ALT_INV_Bbus[4]~_Duplicate_1_q\,
	dataf => \ALT_INV_Bbus[9]~_Duplicate_1_q\,
	combout => \LessThan2~1_combout\);

-- Location: MLABCELL_X6_Y6_N39
\LessThan2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan2~2_combout\ = ( !\Bbus[12]~_Duplicate_1_q\ & ( (!\Bbus[13]~_Duplicate_1_q\ & (\LessThan2~0_combout\ & \LessThan2~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[13]~_Duplicate_1_q\,
	datac => \ALT_INV_LessThan2~0_combout\,
	datad => \ALT_INV_LessThan2~1_combout\,
	dataf => \ALT_INV_Bbus[12]~_Duplicate_1_q\,
	combout => \LessThan2~2_combout\);

-- Location: MLABCELL_X6_Y6_N24
\LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~0_combout\ = ( !\Bbus[0]~_Duplicate_1_q\ & ( (\LessThan2~2_combout\ & (!\Bbus[1]~_Duplicate_1_q\ & \ShiftRight0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_LessThan2~2_combout\,
	datac => \ALT_INV_Bbus[1]~_Duplicate_1_q\,
	datad => \ALT_INV_ShiftRight0~0_combout\,
	dataf => \ALT_INV_Bbus[0]~_Duplicate_1_q\,
	combout => \LessThan1~0_combout\);

-- Location: MLABCELL_X6_Y6_N27
\Bbus_shift~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus_shift~0_combout\ = ( \Bbus[14]~_Duplicate_1_q\ & ( !\Bbus[15]~_Duplicate_1_q\ ) ) # ( !\Bbus[14]~_Duplicate_1_q\ & ( (!\LessThan1~0_combout\ & !\Bbus[15]~_Duplicate_1_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan1~0_combout\,
	datac => \ALT_INV_Bbus[15]~_Duplicate_1_q\,
	dataf => \ALT_INV_Bbus[14]~_Duplicate_1_q\,
	combout => \Bbus_shift~0_combout\);

-- Location: LABCELL_X7_Y6_N45
\Bbus_shift~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus_shift~5_combout\ = ( !\Mux94~0_combout\ & ( \Bbus_shift~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus_shift~0_combout\,
	datae => \ALT_INV_Mux94~0_combout\,
	combout => \Bbus_shift~5_combout\);

-- Location: LABCELL_X9_Y7_N30
\Mux98~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux98~0_combout\ = ( \Bbus_shift~1_combout\ & ( \Bbus_shift~2_combout\ & ( \Abus[5]~_Duplicate_3_q\ ) ) ) # ( !\Bbus_shift~1_combout\ & ( \Bbus_shift~2_combout\ & ( \Abus[3]~_Duplicate_3_q\ ) ) ) # ( \Bbus_shift~1_combout\ & ( !\Bbus_shift~2_combout\ & ( 
-- \Abus[4]~_Duplicate_3_q\ ) ) ) # ( !\Bbus_shift~1_combout\ & ( !\Bbus_shift~2_combout\ & ( \Abus[2]~_Duplicate_3_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[5]~_Duplicate_3_q\,
	datab => \ALT_INV_Abus[2]~_Duplicate_3_q\,
	datac => \ALT_INV_Abus[4]~_Duplicate_3_q\,
	datad => \ALT_INV_Abus[3]~_Duplicate_3_q\,
	datae => \ALT_INV_Bbus_shift~1_combout\,
	dataf => \ALT_INV_Bbus_shift~2_combout\,
	combout => \Mux98~0_combout\);

-- Location: MLABCELL_X8_Y7_N48
\Mux98~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux98~1_combout\ = ( \Bbus_shift~4_combout\ & ( \ShiftRight0~4_combout\ & ( (\ShiftRight0~3_combout\) # (\Bbus_shift~3_combout\) ) ) ) # ( !\Bbus_shift~4_combout\ & ( \ShiftRight0~4_combout\ & ( (!\Bbus_shift~3_combout\ & (\Mux98~0_combout\)) # 
-- (\Bbus_shift~3_combout\ & ((\ShiftRight0~2_combout\))) ) ) ) # ( \Bbus_shift~4_combout\ & ( !\ShiftRight0~4_combout\ & ( (!\Bbus_shift~3_combout\ & \ShiftRight0~3_combout\) ) ) ) # ( !\Bbus_shift~4_combout\ & ( !\ShiftRight0~4_combout\ & ( 
-- (!\Bbus_shift~3_combout\ & (\Mux98~0_combout\)) # (\Bbus_shift~3_combout\ & ((\ShiftRight0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000001100110001000111010001110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux98~0_combout\,
	datab => \ALT_INV_Bbus_shift~3_combout\,
	datac => \ALT_INV_ShiftRight0~2_combout\,
	datad => \ALT_INV_ShiftRight0~3_combout\,
	datae => \ALT_INV_Bbus_shift~4_combout\,
	dataf => \ALT_INV_ShiftRight0~4_combout\,
	combout => \Mux98~1_combout\);

-- Location: MLABCELL_X8_Y7_N30
\Mux98~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux98~2_combout\ = ( \ShiftLeft0~6_combout\ & ( \Mux98~1_combout\ & ( (!\micro_inst[14]~input_o\ & (!\ShiftRight0~1_combout\ & ((!\Bbus_shift~5_combout\)))) # (\micro_inst[14]~input_o\ & (((!\Bbus_shift~5_combout\) # (\Abus[15]~_Duplicate_2_q\)))) ) ) ) 
-- # ( !\ShiftLeft0~6_combout\ & ( \Mux98~1_combout\ & ( (\micro_inst[14]~input_o\ & ((!\Bbus_shift~5_combout\) # (\Abus[15]~_Duplicate_2_q\))) ) ) ) # ( \ShiftLeft0~6_combout\ & ( !\Mux98~1_combout\ & ( (!\micro_inst[14]~input_o\ & (!\ShiftRight0~1_combout\ 
-- & ((!\Bbus_shift~5_combout\)))) # (\micro_inst[14]~input_o\ & (((\Abus[15]~_Duplicate_2_q\ & \Bbus_shift~5_combout\)))) ) ) ) # ( !\ShiftLeft0~6_combout\ & ( !\Mux98~1_combout\ & ( (\micro_inst[14]~input_o\ & (\Abus[15]~_Duplicate_2_q\ & 
-- \Bbus_shift~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101100010000000010101010101000001011101110100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[14]~input_o\,
	datab => \ALT_INV_ShiftRight0~1_combout\,
	datac => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	datad => \ALT_INV_Bbus_shift~5_combout\,
	datae => \ALT_INV_ShiftLeft0~6_combout\,
	dataf => \ALT_INV_Mux98~1_combout\,
	combout => \Mux98~2_combout\);

-- Location: LABCELL_X9_Y8_N36
\Mux82~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux82~0_combout\ = ( \Bbus[1]~_Duplicate_1_q\ & ( (!\Bbus[3]~_Duplicate_1_q\ & (!\Bbus[4]~_Duplicate_1_q\ $ (((\Bbus[2]~_Duplicate_1_q\) # (\Bbus[0]~_Duplicate_1_q\))))) # (\Bbus[3]~_Duplicate_1_q\ & (((\Bbus[2]~_Duplicate_1_q\) # 
-- (\Bbus[4]~_Duplicate_1_q\)))) ) ) # ( !\Bbus[1]~_Duplicate_1_q\ & ( (!\Bbus[0]~_Duplicate_1_q\ & (\Bbus[3]~_Duplicate_1_q\ & ((\Bbus[2]~_Duplicate_1_q\)))) # (\Bbus[0]~_Duplicate_1_q\ & (!\Bbus[3]~_Duplicate_1_q\ & (\Bbus[4]~_Duplicate_1_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010000111001111111000011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[0]~_Duplicate_1_q\,
	datab => \ALT_INV_Bbus[3]~_Duplicate_1_q\,
	datac => \ALT_INV_Bbus[4]~_Duplicate_1_q\,
	datad => \ALT_INV_Bbus[2]~_Duplicate_1_q\,
	dataf => \ALT_INV_Bbus[1]~_Duplicate_1_q\,
	combout => \Mux82~0_combout\);

-- Location: LABCELL_X9_Y8_N18
\Mux114~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux114~0_combout\ = ( \Add2~5_sumout\ & ( \Maths:random[2]~q\ & ( (!\micro_inst[15]~input_o\ & ((!\micro_inst[14]~input_o\) # ((\Mux82~0_combout\)))) # (\micro_inst[15]~input_o\ & (!\micro_inst[14]~input_o\ & ((\Bbus[2]~_Duplicate_1_q\)))) ) ) ) # ( 
-- !\Add2~5_sumout\ & ( \Maths:random[2]~q\ & ( (!\micro_inst[15]~input_o\ & (\micro_inst[14]~input_o\ & (\Mux82~0_combout\))) # (\micro_inst[15]~input_o\ & (!\micro_inst[14]~input_o\ & ((\Bbus[2]~_Duplicate_1_q\)))) ) ) ) # ( \Add2~5_sumout\ & ( 
-- !\Maths:random[2]~q\ & ( (!\micro_inst[15]~input_o\ & ((!\micro_inst[14]~input_o\) # ((\Mux82~0_combout\)))) # (\micro_inst[15]~input_o\ & (((\Bbus[2]~_Duplicate_1_q\)) # (\micro_inst[14]~input_o\))) ) ) ) # ( !\Add2~5_sumout\ & ( !\Maths:random[2]~q\ & ( 
-- (!\micro_inst[15]~input_o\ & (\micro_inst[14]~input_o\ & (\Mux82~0_combout\))) # (\micro_inst[15]~input_o\ & (((\Bbus[2]~_Duplicate_1_q\)) # (\micro_inst[14]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001101010111100110111101111100000010010001101000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[15]~input_o\,
	datab => \ALT_INV_micro_inst[14]~input_o\,
	datac => \ALT_INV_Mux82~0_combout\,
	datad => \ALT_INV_Bbus[2]~_Duplicate_1_q\,
	datae => \ALT_INV_Add2~5_sumout\,
	dataf => \ALT_INV_Maths:random[2]~q\,
	combout => \Mux114~0_combout\);

-- Location: MLABCELL_X8_Y8_N15
\Mux98~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux98~6_combout\ = (!\micro_inst[15]~input_o\ & (!\micro_inst[14]~input_o\ $ (((\Bbus[2]~_Duplicate_1_q\ & \Abus[2]~_Duplicate_3_q\))))) # (\micro_inst[15]~input_o\ & (!\Abus[2]~_Duplicate_3_q\ & (!\micro_inst[14]~input_o\ $ (\Bbus[2]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100110000100101010011000010010101001100001001010100110000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[14]~input_o\,
	datab => \ALT_INV_micro_inst[15]~input_o\,
	datac => \ALT_INV_Bbus[2]~_Duplicate_1_q\,
	datad => \ALT_INV_Abus[2]~_Duplicate_3_q\,
	combout => \Mux98~6_combout\);

-- Location: MLABCELL_X8_Y8_N18
\Mux98~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux98~4_combout\ = ( \Add2~5_sumout\ & ( \Mux98~3_combout\ & ( (!\micro_inst[16]~input_o\ & ((!\Mux97~0_combout\) # ((\Mux98~2_combout\)))) # (\micro_inst[16]~input_o\ & (((\Maths:solution[2]~q\)) # (\Mux97~0_combout\))) ) ) ) # ( !\Add2~5_sumout\ & ( 
-- \Mux98~3_combout\ & ( (!\micro_inst[16]~input_o\ & ((!\Mux97~0_combout\) # ((\Mux98~2_combout\)))) # (\micro_inst[16]~input_o\ & (!\Mux97~0_combout\ & ((\Maths:solution[2]~q\)))) ) ) ) # ( \Add2~5_sumout\ & ( !\Mux98~3_combout\ & ( 
-- (!\micro_inst[16]~input_o\ & (\Mux97~0_combout\ & (\Mux98~2_combout\))) # (\micro_inst[16]~input_o\ & (((\Maths:solution[2]~q\)) # (\Mux97~0_combout\))) ) ) ) # ( !\Add2~5_sumout\ & ( !\Mux98~3_combout\ & ( (!\micro_inst[16]~input_o\ & (\Mux97~0_combout\ 
-- & (\Mux98~2_combout\))) # (\micro_inst[16]~input_o\ & (!\Mux97~0_combout\ & ((\Maths:solution[2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[16]~input_o\,
	datab => \ALT_INV_Mux97~0_combout\,
	datac => \ALT_INV_Mux98~2_combout\,
	datad => \ALT_INV_Maths:solution[2]~q\,
	datae => \ALT_INV_Add2~5_sumout\,
	dataf => \ALT_INV_Mux98~3_combout\,
	combout => \Mux98~4_combout\);

-- Location: MLABCELL_X8_Y8_N48
\Mux98~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux98~8_combout\ = ( \Bbus[2]~_Duplicate_1_q\ & ( \micro_inst[14]~input_o\ & ( (!\micro_inst[15]~input_o\ & (\Mult0~10\)) # (\micro_inst[15]~input_o\ & ((!\Abus[2]~_Duplicate_3_q\))) ) ) ) # ( !\Bbus[2]~_Duplicate_1_q\ & ( \micro_inst[14]~input_o\ & ( 
-- (!\micro_inst[15]~input_o\ & (\Mult0~10\)) # (\micro_inst[15]~input_o\ & ((\Abus[2]~_Duplicate_3_q\))) ) ) ) # ( \Bbus[2]~_Duplicate_1_q\ & ( !\micro_inst[14]~input_o\ & ( (!\micro_inst[15]~input_o\ & \Add1~5_sumout\) ) ) ) # ( !\Bbus[2]~_Duplicate_1_q\ & 
-- ( !\micro_inst[14]~input_o\ & ( (!\micro_inst[15]~input_o\ & \Add1~5_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110001000111010001110111010001110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult0~10\,
	datab => \ALT_INV_micro_inst[15]~input_o\,
	datac => \ALT_INV_Abus[2]~_Duplicate_3_q\,
	datad => \ALT_INV_Add1~5_sumout\,
	datae => \ALT_INV_Bbus[2]~_Duplicate_1_q\,
	dataf => \ALT_INV_micro_inst[14]~input_o\,
	combout => \Mux98~8_combout\);

-- Location: MLABCELL_X3_Y9_N12
\Mux98~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux98~5_combout\ = ( \Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div0|auto_generated|divider|op_1~5_sumout\ & ( (!\Mux98~8_combout\ & ((!\Div0|auto_generated|divider|diff_signs~combout\) # (!\Mux98~9_combout\))) ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div0|auto_generated|divider|op_1~5_sumout\ & ( (!\Mux98~8_combout\ & ((!\Mux98~9_combout\) # ((\Div0|auto_generated|divider|divider|sel\(13) & !\Div0|auto_generated|divider|diff_signs~combout\)))) 
-- ) ) ) # ( \Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( !\Div0|auto_generated|divider|op_1~5_sumout\ & ( !\Mux98~8_combout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( !\Div0|auto_generated|divider|op_1~5_sumout\ & ( 
-- (!\Mux98~8_combout\ & (((!\Mux98~9_combout\) # (\Div0|auto_generated|divider|diff_signs~combout\)) # (\Div0|auto_generated|divider|divider|sel\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110001001100110011001100110011001100010000001100110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(13),
	datab => \ALT_INV_Mux98~8_combout\,
	datac => \Div0|auto_generated|divider|ALT_INV_diff_signs~combout\,
	datad => \ALT_INV_Mux98~9_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	combout => \Mux98~5_combout\);

-- Location: MLABCELL_X3_Y9_N51
\Mux98~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux98~7_combout\ = ( \Mux98~5_combout\ & ( (!\micro_inst[17]~input_o\ & (!\micro_inst[16]~input_o\ & (!\Mux98~6_combout\))) # (\micro_inst[17]~input_o\ & (((\Mux98~4_combout\)))) ) ) # ( !\Mux98~5_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- (((!\Mux98~6_combout\)) # (\micro_inst[16]~input_o\))) # (\micro_inst[17]~input_o\ & (((\Mux98~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011110111110001001111011110000000101100111000000010110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[16]~input_o\,
	datab => \ALT_INV_micro_inst[17]~input_o\,
	datac => \ALT_INV_Mux98~6_combout\,
	datad => \ALT_INV_Mux98~4_combout\,
	dataf => \ALT_INV_Mux98~5_combout\,
	combout => \Mux98~7_combout\);

-- Location: FF_X3_Y9_N53
\Maths:solution[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux98~7_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:solution[2]~q\);

-- Location: MLABCELL_X8_Y8_N24
\Mux98~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux98~3_combout\ = ( \Bbus[2]~_Duplicate_1_q\ & ( \Abus[2]~_Duplicate_3_q\ & ( (!\Mux100~0_combout\ & (\Mux100~1_combout\ & (\Mult1~10\))) # (\Mux100~0_combout\ & ((!\Mux100~1_combout\) # ((\Maths:solution[2]~q\)))) ) ) ) # ( !\Bbus[2]~_Duplicate_1_q\ & 
-- ( \Abus[2]~_Duplicate_3_q\ & ( (!\Mux100~1_combout\) # ((!\Mux100~0_combout\ & (\Mult1~10\)) # (\Mux100~0_combout\ & ((\Maths:solution[2]~q\)))) ) ) ) # ( \Bbus[2]~_Duplicate_1_q\ & ( !\Abus[2]~_Duplicate_3_q\ & ( (\Mux100~1_combout\ & 
-- ((!\Mux100~0_combout\ & (\Mult1~10\)) # (\Mux100~0_combout\ & ((\Maths:solution[2]~q\))))) ) ) ) # ( !\Bbus[2]~_Duplicate_1_q\ & ( !\Abus[2]~_Duplicate_3_q\ & ( (!\Mux100~0_combout\ & ((!\Mux100~1_combout\) # ((\Mult1~10\)))) # (\Mux100~0_combout\ & 
-- (\Mux100~1_combout\ & ((\Maths:solution[2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101010011011000000100001001111001110110111110100011001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux100~0_combout\,
	datab => \ALT_INV_Mux100~1_combout\,
	datac => \ALT_INV_Mult1~10\,
	datad => \ALT_INV_Maths:solution[2]~q\,
	datae => \ALT_INV_Bbus[2]~_Duplicate_1_q\,
	dataf => \ALT_INV_Abus[2]~_Duplicate_3_q\,
	combout => \Mux98~3_combout\);

-- Location: MLABCELL_X8_Y8_N42
\Mux114~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux114~1_combout\ = ( \micro_inst[15]~input_o\ & ( \Mux98~3_combout\ & ( (!\micro_inst[16]~input_o\) # (\Mux114~0_combout\) ) ) ) # ( !\micro_inst[15]~input_o\ & ( \Mux98~3_combout\ & ( (!\micro_inst[16]~input_o\ & (\Mux98~2_combout\)) # 
-- (\micro_inst[16]~input_o\ & ((\Mux114~0_combout\))) ) ) ) # ( \micro_inst[15]~input_o\ & ( !\Mux98~3_combout\ & ( (\Mux114~0_combout\ & \micro_inst[16]~input_o\) ) ) ) # ( !\micro_inst[15]~input_o\ & ( !\Mux98~3_combout\ & ( (!\micro_inst[16]~input_o\ & 
-- (\Mux98~2_combout\)) # (\micro_inst[16]~input_o\ & ((\Mux114~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000110000001101010011010100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux98~2_combout\,
	datab => \ALT_INV_Mux114~0_combout\,
	datac => \ALT_INV_micro_inst[16]~input_o\,
	datae => \ALT_INV_micro_inst[15]~input_o\,
	dataf => \ALT_INV_Mux98~3_combout\,
	combout => \Mux114~1_combout\);

-- Location: MLABCELL_X3_Y9_N0
\Mux114~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux114~2_combout\ = ( \Mux98~5_combout\ & ( (!\micro_inst[17]~input_o\ & (!\micro_inst[16]~input_o\ & ((!\Mux98~6_combout\)))) # (\micro_inst[17]~input_o\ & (((\Mux114~1_combout\)))) ) ) # ( !\Mux98~5_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- (((!\Mux98~6_combout\)) # (\micro_inst[16]~input_o\))) # (\micro_inst[17]~input_o\ & (((\Mux114~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111101000111110011110100011110001011000000111000101100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[16]~input_o\,
	datab => \ALT_INV_micro_inst[17]~input_o\,
	datac => \ALT_INV_Mux114~1_combout\,
	datad => \ALT_INV_Mux98~6_combout\,
	dataf => \ALT_INV_Mux98~5_combout\,
	combout => \Mux114~2_combout\);

-- Location: FF_X3_Y9_N1
\ALUout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux114~2_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ALUout(2));

-- Location: LABCELL_X27_Y6_N48
\Cbusi~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Cbusi~2_combout\ = ( ALUout(2) & ( (!\micro_inst[19]~input_o\ & ((!\micro_inst[18]~input_o\) # ((\CMUX:Cbusi[2]~q\)))) # (\micro_inst[19]~input_o\ & (((\mmI[2]~input_o\)))) ) ) # ( !ALUout(2) & ( (!\micro_inst[19]~input_o\ & (\micro_inst[18]~input_o\ & 
-- ((\CMUX:Cbusi[2]~q\)))) # (\micro_inst[19]~input_o\ & (((\mmI[2]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[18]~input_o\,
	datab => \ALT_INV_micro_inst[19]~input_o\,
	datac => \ALT_INV_mmI[2]~input_o\,
	datad => \ALT_INV_CMUX:Cbusi[2]~q\,
	dataf => ALT_INV_ALUout(2),
	combout => \Cbusi~2_combout\);

-- Location: FF_X25_Y4_N38
\reg[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~2_combout\,
	sload => VCC,
	ena => \reg[13][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[13][2]~q\);

-- Location: LABCELL_X18_Y6_N3
\Abus~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~26_combout\ = ( \micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[15][2]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[14][2]~q\ ) ) ) # ( \micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( 
-- \reg[13][2]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( \reg[12][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[13][2]~q\,
	datab => \ALT_INV_reg[15][2]~q\,
	datac => \ALT_INV_reg[14][2]~q\,
	datad => \ALT_INV_reg[12][2]~q\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_micro_inst[29]~input_o\,
	combout => \Abus~26_combout\);

-- Location: LABCELL_X18_Y6_N30
\Abus~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~32_combout\ = ( \reg[7][2]~q\ & ( \reg[4][2]~q\ & ( (!\micro_inst[28]~input_o\ & (((!\micro_inst[29]~input_o\)) # (\reg[6][2]~q\))) # (\micro_inst[28]~input_o\ & (((\micro_inst[29]~input_o\) # (\reg[5][2]~q\)))) ) ) ) # ( !\reg[7][2]~q\ & ( 
-- \reg[4][2]~q\ & ( (!\micro_inst[28]~input_o\ & (((!\micro_inst[29]~input_o\)) # (\reg[6][2]~q\))) # (\micro_inst[28]~input_o\ & (((\reg[5][2]~q\ & !\micro_inst[29]~input_o\)))) ) ) ) # ( \reg[7][2]~q\ & ( !\reg[4][2]~q\ & ( (!\micro_inst[28]~input_o\ & 
-- (\reg[6][2]~q\ & ((\micro_inst[29]~input_o\)))) # (\micro_inst[28]~input_o\ & (((\micro_inst[29]~input_o\) # (\reg[5][2]~q\)))) ) ) ) # ( !\reg[7][2]~q\ & ( !\reg[4][2]~q\ & ( (!\micro_inst[28]~input_o\ & (\reg[6][2]~q\ & ((\micro_inst[29]~input_o\)))) # 
-- (\micro_inst[28]~input_o\ & (((\reg[5][2]~q\ & !\micro_inst[29]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[6][2]~q\,
	datab => \ALT_INV_micro_inst[28]~input_o\,
	datac => \ALT_INV_reg[5][2]~q\,
	datad => \ALT_INV_micro_inst[29]~input_o\,
	datae => \ALT_INV_reg[7][2]~q\,
	dataf => \ALT_INV_reg[4][2]~q\,
	combout => \Abus~32_combout\);

-- Location: LABCELL_X18_Y6_N12
\Abus~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~33_combout\ = ( \Abus~32_combout\ & ( ((!\micro_inst[28]~input_o\ & (\reg[2][2]~q\)) # (\micro_inst[28]~input_o\ & ((\reg[3][2]~q\)))) # (\micro_inst[30]~input_o\) ) ) # ( !\Abus~32_combout\ & ( (!\micro_inst[30]~input_o\ & 
-- ((!\micro_inst[28]~input_o\ & (\reg[2][2]~q\)) # (\micro_inst[28]~input_o\ & ((\reg[3][2]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100000101001110111010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[30]~input_o\,
	datab => \ALT_INV_reg[2][2]~q\,
	datac => \ALT_INV_reg[3][2]~q\,
	datad => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_Abus~32_combout\,
	combout => \Abus~33_combout\);

-- Location: LABCELL_X22_Y6_N45
\Abus~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~29_combout\ = ( \reg[17][2]~q\ & ( \reg[21][2]~q\ & ( (!\micro_inst[31]~input_o\) # ((!\micro_inst[30]~input_o\ & (\reg[25][2]~q\)) # (\micro_inst[30]~input_o\ & ((\reg[29][2]~q\)))) ) ) ) # ( !\reg[17][2]~q\ & ( \reg[21][2]~q\ & ( 
-- (!\micro_inst[30]~input_o\ & (\reg[25][2]~q\ & (\micro_inst[31]~input_o\))) # (\micro_inst[30]~input_o\ & (((!\micro_inst[31]~input_o\) # (\reg[29][2]~q\)))) ) ) ) # ( \reg[17][2]~q\ & ( !\reg[21][2]~q\ & ( (!\micro_inst[30]~input_o\ & 
-- (((!\micro_inst[31]~input_o\)) # (\reg[25][2]~q\))) # (\micro_inst[30]~input_o\ & (((\micro_inst[31]~input_o\ & \reg[29][2]~q\)))) ) ) ) # ( !\reg[17][2]~q\ & ( !\reg[21][2]~q\ & ( (\micro_inst[31]~input_o\ & ((!\micro_inst[30]~input_o\ & 
-- (\reg[25][2]~q\)) # (\micro_inst[30]~input_o\ & ((\reg[29][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[30]~input_o\,
	datab => \ALT_INV_reg[25][2]~q\,
	datac => \ALT_INV_micro_inst[31]~input_o\,
	datad => \ALT_INV_reg[29][2]~q\,
	datae => \ALT_INV_reg[17][2]~q\,
	dataf => \ALT_INV_reg[21][2]~q\,
	combout => \Abus~29_combout\);

-- Location: LABCELL_X22_Y6_N36
\Abus~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~28_combout\ = ( \reg[18][2]~q\ & ( \reg[26][2]~q\ & ( (!\micro_inst[30]~input_o\) # ((!\micro_inst[31]~input_o\ & (\reg[22][2]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[30][2]~q\)))) ) ) ) # ( !\reg[18][2]~q\ & ( \reg[26][2]~q\ & ( 
-- (!\micro_inst[31]~input_o\ & (\reg[22][2]~q\ & (\micro_inst[30]~input_o\))) # (\micro_inst[31]~input_o\ & (((!\micro_inst[30]~input_o\) # (\reg[30][2]~q\)))) ) ) ) # ( \reg[18][2]~q\ & ( !\reg[26][2]~q\ & ( (!\micro_inst[31]~input_o\ & 
-- (((!\micro_inst[30]~input_o\)) # (\reg[22][2]~q\))) # (\micro_inst[31]~input_o\ & (((\micro_inst[30]~input_o\ & \reg[30][2]~q\)))) ) ) ) # ( !\reg[18][2]~q\ & ( !\reg[26][2]~q\ & ( (\micro_inst[30]~input_o\ & ((!\micro_inst[31]~input_o\ & 
-- (\reg[22][2]~q\)) # (\micro_inst[31]~input_o\ & ((\reg[30][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111110001001100011100110100001101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[22][2]~q\,
	datab => \ALT_INV_micro_inst[31]~input_o\,
	datac => \ALT_INV_micro_inst[30]~input_o\,
	datad => \ALT_INV_reg[30][2]~q\,
	datae => \ALT_INV_reg[18][2]~q\,
	dataf => \ALT_INV_reg[26][2]~q\,
	combout => \Abus~28_combout\);

-- Location: LABCELL_X19_Y3_N12
\Abus~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~27_combout\ = ( \micro_inst[31]~input_o\ & ( \reg[24][2]~q\ & ( (!\micro_inst[30]~input_o\) # (\reg[28][2]~q\) ) ) ) # ( !\micro_inst[31]~input_o\ & ( \reg[24][2]~q\ & ( (!\micro_inst[30]~input_o\ & (\reg[16][2]~q\)) # (\micro_inst[30]~input_o\ & 
-- ((\reg[20][2]~q\))) ) ) ) # ( \micro_inst[31]~input_o\ & ( !\reg[24][2]~q\ & ( (\micro_inst[30]~input_o\ & \reg[28][2]~q\) ) ) ) # ( !\micro_inst[31]~input_o\ & ( !\reg[24][2]~q\ & ( (!\micro_inst[30]~input_o\ & (\reg[16][2]~q\)) # 
-- (\micro_inst[30]~input_o\ & ((\reg[20][2]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000100010001000100001010010111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[30]~input_o\,
	datab => \ALT_INV_reg[28][2]~q\,
	datac => \ALT_INV_reg[16][2]~q\,
	datad => \ALT_INV_reg[20][2]~q\,
	datae => \ALT_INV_micro_inst[31]~input_o\,
	dataf => \ALT_INV_reg[24][2]~q\,
	combout => \Abus~27_combout\);

-- Location: LABCELL_X19_Y6_N12
\Abus~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~30_combout\ = ( \reg[31][2]~q\ & ( \reg[23][2]~q\ & ( ((!\micro_inst[31]~input_o\ & ((\reg[19][2]~q\))) # (\micro_inst[31]~input_o\ & (\reg[27][2]~q\))) # (\micro_inst[30]~input_o\) ) ) ) # ( !\reg[31][2]~q\ & ( \reg[23][2]~q\ & ( 
-- (!\micro_inst[30]~input_o\ & ((!\micro_inst[31]~input_o\ & ((\reg[19][2]~q\))) # (\micro_inst[31]~input_o\ & (\reg[27][2]~q\)))) # (\micro_inst[30]~input_o\ & (((!\micro_inst[31]~input_o\)))) ) ) ) # ( \reg[31][2]~q\ & ( !\reg[23][2]~q\ & ( 
-- (!\micro_inst[30]~input_o\ & ((!\micro_inst[31]~input_o\ & ((\reg[19][2]~q\))) # (\micro_inst[31]~input_o\ & (\reg[27][2]~q\)))) # (\micro_inst[30]~input_o\ & (((\micro_inst[31]~input_o\)))) ) ) ) # ( !\reg[31][2]~q\ & ( !\reg[23][2]~q\ & ( 
-- (!\micro_inst[30]~input_o\ & ((!\micro_inst[31]~input_o\ & ((\reg[19][2]~q\))) # (\micro_inst[31]~input_o\ & (\reg[27][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[30]~input_o\,
	datab => \ALT_INV_reg[27][2]~q\,
	datac => \ALT_INV_micro_inst[31]~input_o\,
	datad => \ALT_INV_reg[19][2]~q\,
	datae => \ALT_INV_reg[31][2]~q\,
	dataf => \ALT_INV_reg[23][2]~q\,
	combout => \Abus~30_combout\);

-- Location: LABCELL_X19_Y6_N9
\Abus~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~31_combout\ = ( \micro_inst[28]~input_o\ & ( \Abus~30_combout\ & ( (\micro_inst[29]~input_o\) # (\Abus~29_combout\) ) ) ) # ( !\micro_inst[28]~input_o\ & ( \Abus~30_combout\ & ( (!\micro_inst[29]~input_o\ & ((\Abus~27_combout\))) # 
-- (\micro_inst[29]~input_o\ & (\Abus~28_combout\)) ) ) ) # ( \micro_inst[28]~input_o\ & ( !\Abus~30_combout\ & ( (\Abus~29_combout\ & !\micro_inst[29]~input_o\) ) ) ) # ( !\micro_inst[28]~input_o\ & ( !\Abus~30_combout\ & ( (!\micro_inst[29]~input_o\ & 
-- ((\Abus~27_combout\))) # (\micro_inst[29]~input_o\ & (\Abus~28_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus~29_combout\,
	datab => \ALT_INV_Abus~28_combout\,
	datac => \ALT_INV_micro_inst[29]~input_o\,
	datad => \ALT_INV_Abus~27_combout\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_Abus~30_combout\,
	combout => \Abus~31_combout\);

-- Location: LABCELL_X19_Y6_N48
\Abus~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~34_combout\ = ( \Abus~33_combout\ & ( \Abus~31_combout\ & ( ((!\micro_inst[31]~input_o\) # (\micro_inst[32]~input_o\)) # (\Abus~26_combout\) ) ) ) # ( !\Abus~33_combout\ & ( \Abus~31_combout\ & ( ((\Abus~26_combout\ & \micro_inst[31]~input_o\)) # 
-- (\micro_inst[32]~input_o\) ) ) ) # ( \Abus~33_combout\ & ( !\Abus~31_combout\ & ( (!\micro_inst[32]~input_o\ & ((!\micro_inst[31]~input_o\) # (\Abus~26_combout\))) ) ) ) # ( !\Abus~33_combout\ & ( !\Abus~31_combout\ & ( (\Abus~26_combout\ & 
-- (\micro_inst[31]~input_o\ & !\micro_inst[32]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000111100110000000000000011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Abus~26_combout\,
	datac => \ALT_INV_micro_inst[31]~input_o\,
	datad => \ALT_INV_micro_inst[32]~input_o\,
	datae => \ALT_INV_Abus~33_combout\,
	dataf => \ALT_INV_Abus~31_combout\,
	combout => \Abus~34_combout\);

-- Location: LABCELL_X24_Y6_N15
\Abus~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~23_combout\ = ( \Mux45~13_combout\ & ( \Mux45~14_combout\ & ( (!instr(9) & (((instr(10))) # (\Mux45~12_combout\))) # (instr(9) & (((!instr(10)) # (\Mux45~15_combout\)))) ) ) ) # ( !\Mux45~13_combout\ & ( \Mux45~14_combout\ & ( (!instr(9) & 
-- (((instr(10))) # (\Mux45~12_combout\))) # (instr(9) & (((instr(10) & \Mux45~15_combout\)))) ) ) ) # ( \Mux45~13_combout\ & ( !\Mux45~14_combout\ & ( (!instr(9) & (\Mux45~12_combout\ & (!instr(10)))) # (instr(9) & (((!instr(10)) # (\Mux45~15_combout\)))) ) 
-- ) ) # ( !\Mux45~13_combout\ & ( !\Mux45~14_combout\ & ( (!instr(9) & (\Mux45~12_combout\ & (!instr(10)))) # (instr(9) & (((instr(10) & \Mux45~15_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux45~12_combout\,
	datab => ALT_INV_instr(9),
	datac => ALT_INV_instr(10),
	datad => \ALT_INV_Mux45~15_combout\,
	datae => \ALT_INV_Mux45~13_combout\,
	dataf => \ALT_INV_Mux45~14_combout\,
	combout => \Abus~23_combout\);

-- Location: LABCELL_X24_Y6_N45
\Abus~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~21_combout\ = ( instr(9) & ( instr(10) & ( \Mux45~7_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux45~6_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux45~5_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux45~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux45~7_combout\,
	datab => \ALT_INV_Mux45~6_combout\,
	datac => \ALT_INV_Mux45~4_combout\,
	datad => \ALT_INV_Mux45~5_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Abus~21_combout\);

-- Location: MLABCELL_X25_Y6_N15
\Abus~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~20_combout\ = ( instr(9) & ( instr(10) & ( \Mux45~3_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux45~2_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux45~1_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux45~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux45~3_combout\,
	datab => \ALT_INV_Mux45~2_combout\,
	datac => \ALT_INV_Mux45~0_combout\,
	datad => \ALT_INV_Mux45~1_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Abus~20_combout\);

-- Location: LABCELL_X22_Y5_N33
\Abus~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~22_combout\ = ( instr(9) & ( instr(10) & ( \Mux45~11_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux45~10_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux45~9_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux45~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux45~9_combout\,
	datab => \ALT_INV_Mux45~10_combout\,
	datac => \ALT_INV_Mux45~11_combout\,
	datad => \ALT_INV_Mux45~8_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Abus~22_combout\);

-- Location: LABCELL_X24_Y6_N39
\Abus~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~24_combout\ = ( \Abus~20_combout\ & ( \Abus~22_combout\ & ( (!instr(11)) # ((!instr(12) & ((\Abus~21_combout\))) # (instr(12) & (\Abus~23_combout\))) ) ) ) # ( !\Abus~20_combout\ & ( \Abus~22_combout\ & ( (!instr(11) & (((instr(12))))) # (instr(11) 
-- & ((!instr(12) & ((\Abus~21_combout\))) # (instr(12) & (\Abus~23_combout\)))) ) ) ) # ( \Abus~20_combout\ & ( !\Abus~22_combout\ & ( (!instr(11) & (((!instr(12))))) # (instr(11) & ((!instr(12) & ((\Abus~21_combout\))) # (instr(12) & (\Abus~23_combout\)))) 
-- ) ) ) # ( !\Abus~20_combout\ & ( !\Abus~22_combout\ & ( (instr(11) & ((!instr(12) & ((\Abus~21_combout\))) # (instr(12) & (\Abus~23_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(11),
	datab => \ALT_INV_Abus~23_combout\,
	datac => \ALT_INV_Abus~21_combout\,
	datad => ALT_INV_instr(12),
	datae => \ALT_INV_Abus~20_combout\,
	dataf => \ALT_INV_Abus~22_combout\,
	combout => \Abus~24_combout\);

-- Location: LABCELL_X22_Y5_N15
\Abus~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~25_combout\ = ( \micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[11][2]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( \micro_inst[29]~input_o\ & ( \reg[10][2]~q\ ) ) ) # ( \micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( 
-- \reg[9][2]~q\ ) ) ) # ( !\micro_inst[28]~input_o\ & ( !\micro_inst[29]~input_o\ & ( \reg[8][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[8][2]~q\,
	datab => \ALT_INV_reg[10][2]~q\,
	datac => \ALT_INV_reg[11][2]~q\,
	datad => \ALT_INV_reg[9][2]~q\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_micro_inst[29]~input_o\,
	combout => \Abus~25_combout\);

-- Location: LABCELL_X19_Y8_N48
\Abus~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~35_combout\ = ( \Abus~25_combout\ & ( (!\micro_inst[27]~input_o\ & (((\Abus[6]~7_combout\)) # (\Abus~34_combout\))) # (\micro_inst[27]~input_o\ & (((\Abus~24_combout\)))) ) ) # ( !\Abus~25_combout\ & ( (!\micro_inst[27]~input_o\ & (\Abus~34_combout\ 
-- & (!\Abus[6]~7_combout\))) # (\micro_inst[27]~input_o\ & (((\Abus~24_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110101001000000111010100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[27]~input_o\,
	datab => \ALT_INV_Abus~34_combout\,
	datac => \ALT_INV_Abus[6]~7_combout\,
	datad => \ALT_INV_Abus~24_combout\,
	dataf => \ALT_INV_Abus~25_combout\,
	combout => \Abus~35_combout\);

-- Location: LABCELL_X19_Y8_N51
\Abus[2]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus[2]~SCLR_LUT_combout\ = ( \Abus~35_combout\ & ( !\Abus[6]~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Abus[6]~19_combout\,
	dataf => \ALT_INV_Abus~35_combout\,
	combout => \Abus[2]~SCLR_LUT_combout\);

-- Location: FF_X2_Y7_N8
\Abus[2]~_Duplicate_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Abus[2]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Abus[2]~_Duplicate_3_q\);

-- Location: LABCELL_X9_Y8_N39
\Mux81~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux81~0_combout\ = ( \Bbus[1]~_Duplicate_1_q\ & ( (!\Bbus[2]~_Duplicate_1_q\ & (\Bbus[3]~_Duplicate_1_q\ & ((!\Bbus[0]~_Duplicate_1_q\) # (\Bbus[4]~_Duplicate_1_q\)))) # (\Bbus[2]~_Duplicate_1_q\ & (!\Bbus[0]~_Duplicate_1_q\ $ 
-- (((!\Bbus[4]~_Duplicate_1_q\) # (\Bbus[3]~_Duplicate_1_q\))))) ) ) # ( !\Bbus[1]~_Duplicate_1_q\ & ( (!\Bbus[2]~_Duplicate_1_q\ & (!\Bbus[3]~_Duplicate_1_q\ & (!\Bbus[0]~_Duplicate_1_q\ $ (!\Bbus[4]~_Duplicate_1_q\)))) # (\Bbus[2]~_Duplicate_1_q\ & 
-- ((!\Bbus[0]~_Duplicate_1_q\ & (!\Bbus[3]~_Duplicate_1_q\)) # (\Bbus[0]~_Duplicate_1_q\ & ((\Bbus[4]~_Duplicate_1_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010001101010010001000110100100101001110010010010100111001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[0]~_Duplicate_1_q\,
	datab => \ALT_INV_Bbus[3]~_Duplicate_1_q\,
	datac => \ALT_INV_Bbus[2]~_Duplicate_1_q\,
	datad => \ALT_INV_Bbus[4]~_Duplicate_1_q\,
	dataf => \ALT_INV_Bbus[1]~_Duplicate_1_q\,
	combout => \Mux81~0_combout\);

-- Location: LABCELL_X4_Y6_N18
\Mux113~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux113~0_combout\ = ( \Maths:random[3]~q\ & ( \Mux81~0_combout\ & ( (!\micro_inst[14]~input_o\ & ((!\micro_inst[15]~input_o\ & (\Add2~9_sumout\)) # (\micro_inst[15]~input_o\ & ((\Bbus[3]~_Duplicate_1_q\))))) # (\micro_inst[14]~input_o\ & 
-- (((!\micro_inst[15]~input_o\)))) ) ) ) # ( !\Maths:random[3]~q\ & ( \Mux81~0_combout\ & ( ((!\micro_inst[15]~input_o\ & (\Add2~9_sumout\)) # (\micro_inst[15]~input_o\ & ((\Bbus[3]~_Duplicate_1_q\)))) # (\micro_inst[14]~input_o\) ) ) ) # ( 
-- \Maths:random[3]~q\ & ( !\Mux81~0_combout\ & ( (!\micro_inst[14]~input_o\ & ((!\micro_inst[15]~input_o\ & (\Add2~9_sumout\)) # (\micro_inst[15]~input_o\ & ((\Bbus[3]~_Duplicate_1_q\))))) ) ) ) # ( !\Maths:random[3]~q\ & ( !\Mux81~0_combout\ & ( 
-- (!\micro_inst[14]~input_o\ & ((!\micro_inst[15]~input_o\ & (\Add2~9_sumout\)) # (\micro_inst[15]~input_o\ & ((\Bbus[3]~_Duplicate_1_q\))))) # (\micro_inst[14]~input_o\ & (((\micro_inst[15]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001011111001000100000101001110111010111110111011100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[14]~input_o\,
	datab => \ALT_INV_Add2~9_sumout\,
	datac => \ALT_INV_Bbus[3]~_Duplicate_1_q\,
	datad => \ALT_INV_micro_inst[15]~input_o\,
	datae => \ALT_INV_Maths:random[3]~q\,
	dataf => \ALT_INV_Mux81~0_combout\,
	combout => \Mux113~0_combout\);

-- Location: MLABCELL_X8_Y6_N18
\ShiftRight0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftRight0~5_combout\ = ( \Bbus_shift~2_combout\ & ( \Bbus_shift~1_combout\ & ( \Abus[6]~_Duplicate_3_q\ ) ) ) # ( !\Bbus_shift~2_combout\ & ( \Bbus_shift~1_combout\ & ( \Abus[5]~_Duplicate_3_q\ ) ) ) # ( \Bbus_shift~2_combout\ & ( 
-- !\Bbus_shift~1_combout\ & ( \Abus[4]~_Duplicate_3_q\ ) ) ) # ( !\Bbus_shift~2_combout\ & ( !\Bbus_shift~1_combout\ & ( \Abus[3]~_Duplicate_3_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[5]~_Duplicate_3_q\,
	datab => \ALT_INV_Abus[4]~_Duplicate_3_q\,
	datac => \ALT_INV_Abus[6]~_Duplicate_3_q\,
	datad => \ALT_INV_Abus[3]~_Duplicate_3_q\,
	datae => \ALT_INV_Bbus_shift~2_combout\,
	dataf => \ALT_INV_Bbus_shift~1_combout\,
	combout => \ShiftRight0~5_combout\);

-- Location: LABCELL_X7_Y6_N12
\ShiftRight0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftRight0~8_combout\ = ( \Bbus_shift~3_combout\ & ( \ShiftRight0~5_combout\ & ( (!\Bbus_shift~4_combout\ & (\ShiftRight0~6_combout\)) # (\Bbus_shift~4_combout\ & ((\Abus[15]~_Duplicate_2_q\))) ) ) ) # ( !\Bbus_shift~3_combout\ & ( 
-- \ShiftRight0~5_combout\ & ( (!\Bbus_shift~4_combout\) # (\ShiftRight0~7_combout\) ) ) ) # ( \Bbus_shift~3_combout\ & ( !\ShiftRight0~5_combout\ & ( (!\Bbus_shift~4_combout\ & (\ShiftRight0~6_combout\)) # (\Bbus_shift~4_combout\ & 
-- ((\Abus[15]~_Duplicate_2_q\))) ) ) ) # ( !\Bbus_shift~3_combout\ & ( !\ShiftRight0~5_combout\ & ( (\Bbus_shift~4_combout\ & \ShiftRight0~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftRight0~6_combout\,
	datab => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	datac => \ALT_INV_Bbus_shift~4_combout\,
	datad => \ALT_INV_ShiftRight0~7_combout\,
	datae => \ALT_INV_Bbus_shift~3_combout\,
	dataf => \ALT_INV_ShiftRight0~5_combout\,
	combout => \ShiftRight0~8_combout\);

-- Location: LABCELL_X7_Y6_N9
\Mux97~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux97~1_combout\ = ( \micro_inst[14]~input_o\ & ( \ShiftRight0~8_combout\ & ( (!\Bbus_shift~5_combout\) # (\Abus[15]~_Duplicate_2_q\) ) ) ) # ( !\micro_inst[14]~input_o\ & ( \ShiftRight0~8_combout\ & ( (!\ShiftRight0~1_combout\ & (!\Bbus_shift~5_combout\ 
-- & \ShiftLeft0~3_combout\)) ) ) ) # ( \micro_inst[14]~input_o\ & ( !\ShiftRight0~8_combout\ & ( (\Bbus_shift~5_combout\ & \Abus[15]~_Duplicate_2_q\) ) ) ) # ( !\micro_inst[14]~input_o\ & ( !\ShiftRight0~8_combout\ & ( (!\ShiftRight0~1_combout\ & 
-- (!\Bbus_shift~5_combout\ & \ShiftLeft0~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000110000001100000000100010001100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftRight0~1_combout\,
	datab => \ALT_INV_Bbus_shift~5_combout\,
	datac => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	datad => \ALT_INV_ShiftLeft0~3_combout\,
	datae => \ALT_INV_micro_inst[14]~input_o\,
	dataf => \ALT_INV_ShiftRight0~8_combout\,
	combout => \Mux97~1_combout\);

-- Location: LABCELL_X4_Y6_N12
\Mux97~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux97~3_combout\ = ( \Mux97~2_combout\ & ( \Mux97~1_combout\ & ( (!\micro_inst[16]~input_o\) # ((!\Mux97~0_combout\ & ((\Maths:solution[3]~q\))) # (\Mux97~0_combout\ & (\Add2~9_sumout\))) ) ) ) # ( !\Mux97~2_combout\ & ( \Mux97~1_combout\ & ( 
-- (!\micro_inst[16]~input_o\ & (((\Mux97~0_combout\)))) # (\micro_inst[16]~input_o\ & ((!\Mux97~0_combout\ & ((\Maths:solution[3]~q\))) # (\Mux97~0_combout\ & (\Add2~9_sumout\)))) ) ) ) # ( \Mux97~2_combout\ & ( !\Mux97~1_combout\ & ( 
-- (!\micro_inst[16]~input_o\ & (((!\Mux97~0_combout\)))) # (\micro_inst[16]~input_o\ & ((!\Mux97~0_combout\ & ((\Maths:solution[3]~q\))) # (\Mux97~0_combout\ & (\Add2~9_sumout\)))) ) ) ) # ( !\Mux97~2_combout\ & ( !\Mux97~1_combout\ & ( 
-- (\micro_inst[16]~input_o\ & ((!\Mux97~0_combout\ & ((\Maths:solution[3]~q\))) # (\Mux97~0_combout\ & (\Add2~9_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[16]~input_o\,
	datab => \ALT_INV_Add2~9_sumout\,
	datac => \ALT_INV_Maths:solution[3]~q\,
	datad => \ALT_INV_Mux97~0_combout\,
	datae => \ALT_INV_Mux97~2_combout\,
	dataf => \ALT_INV_Mux97~1_combout\,
	combout => \Mux97~3_combout\);

-- Location: LABCELL_X4_Y6_N39
\Mux97~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux97~5_combout\ = ( \micro_inst[14]~input_o\ & ( (\Bbus[3]~_Duplicate_1_q\ & (!\Abus[3]~_Duplicate_3_q\ $ (!\micro_inst[15]~input_o\))) ) ) # ( !\micro_inst[14]~input_o\ & ( (!\Bbus[3]~_Duplicate_1_q\ & ((!\Abus[3]~_Duplicate_3_q\) # 
-- (!\micro_inst[15]~input_o\))) # (\Bbus[3]~_Duplicate_1_q\ & (!\Abus[3]~_Duplicate_3_q\ & !\micro_inst[15]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110100011101000111010001110100000010100000101000001010000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[3]~_Duplicate_1_q\,
	datab => \ALT_INV_Abus[3]~_Duplicate_3_q\,
	datac => \ALT_INV_micro_inst[15]~input_o\,
	dataf => \ALT_INV_micro_inst[14]~input_o\,
	combout => \Mux97~5_combout\);

-- Location: MLABCELL_X8_Y8_N30
\Mux97~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux97~7_combout\ = ( \Mult0~11\ & ( (!\micro_inst[14]~input_o\ & (\micro_inst[15]~input_o\)) # (\micro_inst[14]~input_o\ & ((!\micro_inst[15]~input_o\) # (!\Abus[3]~_Duplicate_3_q\ $ (!\Bbus[3]~_Duplicate_1_q\)))) ) ) # ( !\Mult0~11\ & ( 
-- (\micro_inst[15]~input_o\ & ((!\micro_inst[14]~input_o\) # (!\Abus[3]~_Duplicate_3_q\ $ (!\Bbus[3]~_Duplicate_1_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100110010001000110011001001100111011101100110011101110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[14]~input_o\,
	datab => \ALT_INV_micro_inst[15]~input_o\,
	datac => \ALT_INV_Abus[3]~_Duplicate_3_q\,
	datad => \ALT_INV_Bbus[3]~_Duplicate_1_q\,
	dataf => \ALT_INV_Mult0~11\,
	combout => \Mux97~7_combout\);

-- Location: LABCELL_X4_Y10_N33
\Mux97~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux97~4_combout\ = ( \Div0|auto_generated|divider|divider|selnose\(204) & ( \Div0|auto_generated|divider|op_1~9_sumout\ & ( (!\micro_inst[14]~input_o\ & ((!\Mux97~7_combout\ & ((\Add1~9_sumout\))) # (\Mux97~7_combout\ & 
-- (\Div0|auto_generated|divider|diff_signs~combout\)))) # (\micro_inst[14]~input_o\ & (((\Mux97~7_combout\)))) ) ) ) # ( !\Div0|auto_generated|divider|divider|selnose\(204) & ( \Div0|auto_generated|divider|op_1~9_sumout\ & ( ((!\micro_inst[14]~input_o\ & 
-- \Add1~9_sumout\)) # (\Mux97~7_combout\) ) ) ) # ( \Div0|auto_generated|divider|divider|selnose\(204) & ( !\Div0|auto_generated|divider|op_1~9_sumout\ & ( (!\micro_inst[14]~input_o\ & (\Add1~9_sumout\ & !\Mux97~7_combout\)) # (\micro_inst[14]~input_o\ & 
-- ((\Mux97~7_combout\))) ) ) ) # ( !\Div0|auto_generated|divider|divider|selnose\(204) & ( !\Div0|auto_generated|divider|op_1~9_sumout\ & ( (!\micro_inst[14]~input_o\ & ((!\Mux97~7_combout\ & ((\Add1~9_sumout\))) # (\Mux97~7_combout\ & 
-- (!\Div0|auto_generated|divider|diff_signs~combout\)))) # (\micro_inst[14]~input_o\ & (((\Mux97~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011011101000010100101010100001010111111110000101001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[14]~input_o\,
	datab => \Div0|auto_generated|divider|ALT_INV_diff_signs~combout\,
	datac => \ALT_INV_Add1~9_sumout\,
	datad => \ALT_INV_Mux97~7_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_selnose\(204),
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\,
	combout => \Mux97~4_combout\);

-- Location: MLABCELL_X3_Y9_N3
\Mux97~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux97~6_combout\ = ( \Mux97~4_combout\ & ( (!\micro_inst[17]~input_o\ & (((!\Mux97~5_combout\)) # (\micro_inst[16]~input_o\))) # (\micro_inst[17]~input_o\ & (((\Mux97~3_combout\)))) ) ) # ( !\Mux97~4_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- (!\micro_inst[16]~input_o\ & ((!\Mux97~5_combout\)))) # (\micro_inst[17]~input_o\ & (((\Mux97~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101100000011100010110000001111001111010001111100111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[16]~input_o\,
	datab => \ALT_INV_micro_inst[17]~input_o\,
	datac => \ALT_INV_Mux97~3_combout\,
	datad => \ALT_INV_Mux97~5_combout\,
	dataf => \ALT_INV_Mux97~4_combout\,
	combout => \Mux97~6_combout\);

-- Location: FF_X3_Y9_N5
\Maths:solution[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux97~6_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:solution[3]~q\);

-- Location: LABCELL_X4_Y6_N48
\Mux97~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux97~2_combout\ = ( \Bbus[3]~_Duplicate_1_q\ & ( \Mux100~1_combout\ & ( (!\Mux100~0_combout\ & ((\Mult1~11\))) # (\Mux100~0_combout\ & (\Maths:solution[3]~q\)) ) ) ) # ( !\Bbus[3]~_Duplicate_1_q\ & ( \Mux100~1_combout\ & ( (!\Mux100~0_combout\ & 
-- ((\Mult1~11\))) # (\Mux100~0_combout\ & (\Maths:solution[3]~q\)) ) ) ) # ( \Bbus[3]~_Duplicate_1_q\ & ( !\Mux100~1_combout\ & ( (\Abus[3]~_Duplicate_3_q\ & \Mux100~0_combout\) ) ) ) # ( !\Bbus[3]~_Duplicate_1_q\ & ( !\Mux100~1_combout\ & ( 
-- (!\Mux100~0_combout\) # (\Abus[3]~_Duplicate_3_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011000000000011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Maths:solution[3]~q\,
	datab => \ALT_INV_Abus[3]~_Duplicate_3_q\,
	datac => \ALT_INV_Mult1~11\,
	datad => \ALT_INV_Mux100~0_combout\,
	datae => \ALT_INV_Bbus[3]~_Duplicate_1_q\,
	dataf => \ALT_INV_Mux100~1_combout\,
	combout => \Mux97~2_combout\);

-- Location: LABCELL_X4_Y6_N42
\Mux113~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux113~1_combout\ = ( \Mux97~2_combout\ & ( \micro_inst[15]~input_o\ & ( (!\micro_inst[16]~input_o\) # (\Mux113~0_combout\) ) ) ) # ( !\Mux97~2_combout\ & ( \micro_inst[15]~input_o\ & ( (\Mux113~0_combout\ & \micro_inst[16]~input_o\) ) ) ) # ( 
-- \Mux97~2_combout\ & ( !\micro_inst[15]~input_o\ & ( (!\micro_inst[16]~input_o\ & ((\Mux97~1_combout\))) # (\micro_inst[16]~input_o\ & (\Mux113~0_combout\)) ) ) ) # ( !\Mux97~2_combout\ & ( !\micro_inst[15]~input_o\ & ( (!\micro_inst[16]~input_o\ & 
-- ((\Mux97~1_combout\))) # (\micro_inst[16]~input_o\ & (\Mux113~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux113~0_combout\,
	datab => \ALT_INV_Mux97~1_combout\,
	datac => \ALT_INV_micro_inst[16]~input_o\,
	datae => \ALT_INV_Mux97~2_combout\,
	dataf => \ALT_INV_micro_inst[15]~input_o\,
	combout => \Mux113~1_combout\);

-- Location: LABCELL_X4_Y10_N24
\Mux113~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux113~2_combout\ = ( \Mux97~5_combout\ & ( \Mux97~4_combout\ & ( (!\micro_inst[17]~input_o\ & (\micro_inst[16]~input_o\)) # (\micro_inst[17]~input_o\ & ((\Mux113~1_combout\))) ) ) ) # ( !\Mux97~5_combout\ & ( \Mux97~4_combout\ & ( 
-- (!\micro_inst[17]~input_o\) # (\Mux113~1_combout\) ) ) ) # ( \Mux97~5_combout\ & ( !\Mux97~4_combout\ & ( (\Mux113~1_combout\ & \micro_inst[17]~input_o\) ) ) ) # ( !\Mux97~5_combout\ & ( !\Mux97~4_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- (!\micro_inst[16]~input_o\)) # (\micro_inst[17]~input_o\ & ((\Mux113~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000001111000000000000111111111111000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_micro_inst[16]~input_o\,
	datac => \ALT_INV_Mux113~1_combout\,
	datad => \ALT_INV_micro_inst[17]~input_o\,
	datae => \ALT_INV_Mux97~5_combout\,
	dataf => \ALT_INV_Mux97~4_combout\,
	combout => \Mux113~2_combout\);

-- Location: FF_X4_Y10_N25
\ALUout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux113~2_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ALUout(3));

-- Location: FF_X27_Y6_N20
\CMUX:Cbusi[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Cbusi~3_combout\,
	ena => \reg[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CMUX:Cbusi[3]~q\);

-- Location: IOIBUF_X28_Y0_N1
\mmI[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mmI(3),
	o => \mmI[3]~input_o\);

-- Location: LABCELL_X27_Y6_N18
\Cbusi~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Cbusi~3_combout\ = ( \mmI[3]~input_o\ & ( ((!\micro_inst[18]~input_o\ & (ALUout(3))) # (\micro_inst[18]~input_o\ & ((\CMUX:Cbusi[3]~q\)))) # (\micro_inst[19]~input_o\) ) ) # ( !\mmI[3]~input_o\ & ( (!\micro_inst[19]~input_o\ & ((!\micro_inst[18]~input_o\ 
-- & (ALUout(3))) # (\micro_inst[18]~input_o\ & ((\CMUX:Cbusi[3]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[18]~input_o\,
	datab => \ALT_INV_micro_inst[19]~input_o\,
	datac => ALT_INV_ALUout(3),
	datad => \ALT_INV_CMUX:Cbusi[3]~q\,
	dataf => \ALT_INV_mmI[3]~input_o\,
	combout => \Cbusi~3_combout\);

-- Location: FF_X30_Y4_N44
\reg[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~3_combout\,
	sload => VCC,
	ena => \reg[31][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[31][3]~q\);

-- Location: LABCELL_X31_Y3_N36
\instr[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \instr[3]~feeder_combout\ = ( \reg[31][3]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_reg[31][3]~q\,
	combout => \instr[3]~feeder_combout\);

-- Location: FF_X31_Y3_N38
\instr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instr[3]~feeder_combout\,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => instr(3));

-- Location: LABCELL_X31_Y6_N9
\Bbus~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~48_combout\ = ( instr(2) & ( instr(3) & ( \Mux44~7_combout\ ) ) ) # ( !instr(2) & ( instr(3) & ( \Mux44~6_combout\ ) ) ) # ( instr(2) & ( !instr(3) & ( \Mux44~5_combout\ ) ) ) # ( !instr(2) & ( !instr(3) & ( \Mux44~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux44~7_combout\,
	datab => \ALT_INV_Mux44~4_combout\,
	datac => \ALT_INV_Mux44~5_combout\,
	datad => \ALT_INV_Mux44~6_combout\,
	datae => ALT_INV_instr(2),
	dataf => ALT_INV_instr(3),
	combout => \Bbus~48_combout\);

-- Location: LABCELL_X27_Y3_N3
\Bbus~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~49_combout\ = ( instr(3) & ( \Mux44~9_combout\ & ( (!instr(2) & (\Mux44~10_combout\)) # (instr(2) & ((\Mux44~11_combout\))) ) ) ) # ( !instr(3) & ( \Mux44~9_combout\ & ( (instr(2)) # (\Mux44~8_combout\) ) ) ) # ( instr(3) & ( !\Mux44~9_combout\ & ( 
-- (!instr(2) & (\Mux44~10_combout\)) # (instr(2) & ((\Mux44~11_combout\))) ) ) ) # ( !instr(3) & ( !\Mux44~9_combout\ & ( (\Mux44~8_combout\ & !instr(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000111100110011111111110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux44~10_combout\,
	datab => \ALT_INV_Mux44~8_combout\,
	datac => \ALT_INV_Mux44~11_combout\,
	datad => ALT_INV_instr(2),
	datae => ALT_INV_instr(3),
	dataf => \ALT_INV_Mux44~9_combout\,
	combout => \Bbus~49_combout\);

-- Location: LABCELL_X31_Y3_N15
\Bbus~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~47_combout\ = ( \Mux44~2_combout\ & ( \Mux44~3_combout\ & ( ((!instr(2) & (\Mux44~0_combout\)) # (instr(2) & ((\Mux44~1_combout\)))) # (instr(3)) ) ) ) # ( !\Mux44~2_combout\ & ( \Mux44~3_combout\ & ( (!instr(3) & ((!instr(2) & (\Mux44~0_combout\)) 
-- # (instr(2) & ((\Mux44~1_combout\))))) # (instr(3) & (((instr(2))))) ) ) ) # ( \Mux44~2_combout\ & ( !\Mux44~3_combout\ & ( (!instr(3) & ((!instr(2) & (\Mux44~0_combout\)) # (instr(2) & ((\Mux44~1_combout\))))) # (instr(3) & (((!instr(2))))) ) ) ) # ( 
-- !\Mux44~2_combout\ & ( !\Mux44~3_combout\ & ( (!instr(3) & ((!instr(2) & (\Mux44~0_combout\)) # (instr(2) & ((\Mux44~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux44~0_combout\,
	datab => ALT_INV_instr(3),
	datac => ALT_INV_instr(2),
	datad => \ALT_INV_Mux44~1_combout\,
	datae => \ALT_INV_Mux44~2_combout\,
	dataf => \ALT_INV_Mux44~3_combout\,
	combout => \Bbus~47_combout\);

-- Location: LABCELL_X30_Y4_N51
\Bbus~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~50_combout\ = ( \Mux44~13_combout\ & ( \Mux44~15_combout\ & ( ((!instr(3) & ((\Mux44~12_combout\))) # (instr(3) & (\Mux44~14_combout\))) # (instr(2)) ) ) ) # ( !\Mux44~13_combout\ & ( \Mux44~15_combout\ & ( (!instr(3) & (((!instr(2) & 
-- \Mux44~12_combout\)))) # (instr(3) & (((instr(2))) # (\Mux44~14_combout\))) ) ) ) # ( \Mux44~13_combout\ & ( !\Mux44~15_combout\ & ( (!instr(3) & (((\Mux44~12_combout\) # (instr(2))))) # (instr(3) & (\Mux44~14_combout\ & (!instr(2)))) ) ) ) # ( 
-- !\Mux44~13_combout\ & ( !\Mux44~15_combout\ & ( (!instr(2) & ((!instr(3) & ((\Mux44~12_combout\))) # (instr(3) & (\Mux44~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux44~14_combout\,
	datab => ALT_INV_instr(3),
	datac => ALT_INV_instr(2),
	datad => \ALT_INV_Mux44~12_combout\,
	datae => \ALT_INV_Mux44~13_combout\,
	dataf => \ALT_INV_Mux44~15_combout\,
	combout => \Bbus~50_combout\);

-- Location: LABCELL_X30_Y3_N9
\Bbus~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~51_combout\ = ( \Bbus~47_combout\ & ( \Bbus~50_combout\ & ( (!instr(0) & ((!instr(1)) # ((\Bbus~49_combout\)))) # (instr(0) & (((\Bbus~48_combout\)) # (instr(1)))) ) ) ) # ( !\Bbus~47_combout\ & ( \Bbus~50_combout\ & ( (!instr(0) & (instr(1) & 
-- ((\Bbus~49_combout\)))) # (instr(0) & (((\Bbus~48_combout\)) # (instr(1)))) ) ) ) # ( \Bbus~47_combout\ & ( !\Bbus~50_combout\ & ( (!instr(0) & ((!instr(1)) # ((\Bbus~49_combout\)))) # (instr(0) & (!instr(1) & (\Bbus~48_combout\))) ) ) ) # ( 
-- !\Bbus~47_combout\ & ( !\Bbus~50_combout\ & ( (!instr(0) & (instr(1) & ((\Bbus~49_combout\)))) # (instr(0) & (!instr(1) & (\Bbus~48_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(0),
	datab => ALT_INV_instr(1),
	datac => \ALT_INV_Bbus~48_combout\,
	datad => \ALT_INV_Bbus~49_combout\,
	datae => \ALT_INV_Bbus~47_combout\,
	dataf => \ALT_INV_Bbus~50_combout\,
	combout => \Bbus~51_combout\);

-- Location: LABCELL_X30_Y4_N0
\Bbus~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~44_combout\ = ( \micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[11][3]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[10][3]~q\ ) ) ) # ( \micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( 
-- \reg[9][3]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( \reg[8][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[9][3]~q\,
	datab => \ALT_INV_reg[11][3]~q\,
	datac => \ALT_INV_reg[8][3]~q\,
	datad => \ALT_INV_reg[10][3]~q\,
	datae => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_micro_inst[23]~input_o\,
	combout => \Bbus~44_combout\);

-- Location: LABCELL_X31_Y5_N42
\Bbus~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~42_combout\ = ( \micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[7][3]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[6][3]~q\ ) ) ) # ( \micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( 
-- \reg[5][3]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( \reg[4][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[4][3]~q\,
	datab => \ALT_INV_reg[7][3]~q\,
	datac => \ALT_INV_reg[5][3]~q\,
	datad => \ALT_INV_reg[6][3]~q\,
	datae => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_micro_inst[23]~input_o\,
	combout => \Bbus~42_combout\);

-- Location: LABCELL_X30_Y4_N6
\Bbus~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~43_combout\ = ( \Bbus~42_combout\ & ( ((!\micro_inst[22]~input_o\ & (\reg[2][3]~q\)) # (\micro_inst[22]~input_o\ & ((\reg[3][3]~q\)))) # (\micro_inst[24]~input_o\) ) ) # ( !\Bbus~42_combout\ & ( (!\micro_inst[24]~input_o\ & 
-- ((!\micro_inst[22]~input_o\ & (\reg[2][3]~q\)) # (\micro_inst[22]~input_o\ & ((\reg[3][3]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011000001011111001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[2][3]~q\,
	datab => \ALT_INV_reg[3][3]~q\,
	datac => \ALT_INV_micro_inst[24]~input_o\,
	datad => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_Bbus~42_combout\,
	combout => \Bbus~43_combout\);

-- Location: LABCELL_X30_Y4_N54
\Bbus~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~45_combout\ = ( \micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[15][3]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[14][3]~q\ ) ) ) # ( \micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( 
-- \reg[13][3]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( \reg[12][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[14][3]~q\,
	datab => \ALT_INV_reg[13][3]~q\,
	datac => \ALT_INV_reg[12][3]~q\,
	datad => \ALT_INV_reg[15][3]~q\,
	datae => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_micro_inst[23]~input_o\,
	combout => \Bbus~45_combout\);

-- Location: MLABCELL_X28_Y4_N39
\Bbus~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~39_combout\ = ( \reg[30][3]~q\ & ( \reg[26][3]~q\ & ( ((!\micro_inst[24]~input_o\ & (\reg[18][3]~q\)) # (\micro_inst[24]~input_o\ & ((\reg[22][3]~q\)))) # (\micro_inst[25]~input_o\) ) ) ) # ( !\reg[30][3]~q\ & ( \reg[26][3]~q\ & ( 
-- (!\micro_inst[24]~input_o\ & (((\micro_inst[25]~input_o\)) # (\reg[18][3]~q\))) # (\micro_inst[24]~input_o\ & (((!\micro_inst[25]~input_o\ & \reg[22][3]~q\)))) ) ) ) # ( \reg[30][3]~q\ & ( !\reg[26][3]~q\ & ( (!\micro_inst[24]~input_o\ & (\reg[18][3]~q\ & 
-- (!\micro_inst[25]~input_o\))) # (\micro_inst[24]~input_o\ & (((\reg[22][3]~q\) # (\micro_inst[25]~input_o\)))) ) ) ) # ( !\reg[30][3]~q\ & ( !\reg[26][3]~q\ & ( (!\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & (\reg[18][3]~q\)) # 
-- (\micro_inst[24]~input_o\ & ((\reg[22][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[24]~input_o\,
	datab => \ALT_INV_reg[18][3]~q\,
	datac => \ALT_INV_micro_inst[25]~input_o\,
	datad => \ALT_INV_reg[22][3]~q\,
	datae => \ALT_INV_reg[30][3]~q\,
	dataf => \ALT_INV_reg[26][3]~q\,
	combout => \Bbus~39_combout\);

-- Location: LABCELL_X30_Y4_N45
\Bbus~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~40_combout\ = ( \micro_inst[25]~input_o\ & ( \reg[23][3]~q\ & ( (!\micro_inst[24]~input_o\ & ((\reg[27][3]~q\))) # (\micro_inst[24]~input_o\ & (\reg[31][3]~q\)) ) ) ) # ( !\micro_inst[25]~input_o\ & ( \reg[23][3]~q\ & ( (\micro_inst[24]~input_o\) # 
-- (\reg[19][3]~q\) ) ) ) # ( \micro_inst[25]~input_o\ & ( !\reg[23][3]~q\ & ( (!\micro_inst[24]~input_o\ & ((\reg[27][3]~q\))) # (\micro_inst[24]~input_o\ & (\reg[31][3]~q\)) ) ) ) # ( !\micro_inst[25]~input_o\ & ( !\reg[23][3]~q\ & ( (\reg[19][3]~q\ & 
-- !\micro_inst[24]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[19][3]~q\,
	datab => \ALT_INV_reg[31][3]~q\,
	datac => \ALT_INV_micro_inst[24]~input_o\,
	datad => \ALT_INV_reg[27][3]~q\,
	datae => \ALT_INV_micro_inst[25]~input_o\,
	dataf => \ALT_INV_reg[23][3]~q\,
	combout => \Bbus~40_combout\);

-- Location: LABCELL_X31_Y6_N12
\Bbus~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~38_combout\ = ( \reg[17][3]~q\ & ( \reg[29][3]~q\ & ( (!\micro_inst[25]~input_o\ & (((!\micro_inst[24]~input_o\) # (\reg[21][3]~q\)))) # (\micro_inst[25]~input_o\ & (((\micro_inst[24]~input_o\)) # (\reg[25][3]~q\))) ) ) ) # ( !\reg[17][3]~q\ & ( 
-- \reg[29][3]~q\ & ( (!\micro_inst[25]~input_o\ & (((\micro_inst[24]~input_o\ & \reg[21][3]~q\)))) # (\micro_inst[25]~input_o\ & (((\micro_inst[24]~input_o\)) # (\reg[25][3]~q\))) ) ) ) # ( \reg[17][3]~q\ & ( !\reg[29][3]~q\ & ( (!\micro_inst[25]~input_o\ & 
-- (((!\micro_inst[24]~input_o\) # (\reg[21][3]~q\)))) # (\micro_inst[25]~input_o\ & (\reg[25][3]~q\ & (!\micro_inst[24]~input_o\))) ) ) ) # ( !\reg[17][3]~q\ & ( !\reg[29][3]~q\ & ( (!\micro_inst[25]~input_o\ & (((\micro_inst[24]~input_o\ & 
-- \reg[21][3]~q\)))) # (\micro_inst[25]~input_o\ & (\reg[25][3]~q\ & (!\micro_inst[24]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[25][3]~q\,
	datab => \ALT_INV_micro_inst[25]~input_o\,
	datac => \ALT_INV_micro_inst[24]~input_o\,
	datad => \ALT_INV_reg[21][3]~q\,
	datae => \ALT_INV_reg[17][3]~q\,
	dataf => \ALT_INV_reg[29][3]~q\,
	combout => \Bbus~38_combout\);

-- Location: LABCELL_X31_Y4_N45
\Bbus~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~37_combout\ = ( \reg[24][3]~q\ & ( \reg[28][3]~q\ & ( ((!\micro_inst[24]~input_o\ & (\reg[16][3]~q\)) # (\micro_inst[24]~input_o\ & ((\reg[20][3]~q\)))) # (\micro_inst[25]~input_o\) ) ) ) # ( !\reg[24][3]~q\ & ( \reg[28][3]~q\ & ( 
-- (!\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & (\reg[16][3]~q\)) # (\micro_inst[24]~input_o\ & ((\reg[20][3]~q\))))) # (\micro_inst[25]~input_o\ & (((\micro_inst[24]~input_o\)))) ) ) ) # ( \reg[24][3]~q\ & ( !\reg[28][3]~q\ & ( 
-- (!\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & (\reg[16][3]~q\)) # (\micro_inst[24]~input_o\ & ((\reg[20][3]~q\))))) # (\micro_inst[25]~input_o\ & (((!\micro_inst[24]~input_o\)))) ) ) ) # ( !\reg[24][3]~q\ & ( !\reg[28][3]~q\ & ( 
-- (!\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & (\reg[16][3]~q\)) # (\micro_inst[24]~input_o\ & ((\reg[20][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[16][3]~q\,
	datab => \ALT_INV_reg[20][3]~q\,
	datac => \ALT_INV_micro_inst[25]~input_o\,
	datad => \ALT_INV_micro_inst[24]~input_o\,
	datae => \ALT_INV_reg[24][3]~q\,
	dataf => \ALT_INV_reg[28][3]~q\,
	combout => \Bbus~37_combout\);

-- Location: LABCELL_X30_Y4_N12
\Bbus~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~41_combout\ = ( \micro_inst[22]~input_o\ & ( \Bbus~37_combout\ & ( (!\micro_inst[23]~input_o\ & ((\Bbus~38_combout\))) # (\micro_inst[23]~input_o\ & (\Bbus~40_combout\)) ) ) ) # ( !\micro_inst[22]~input_o\ & ( \Bbus~37_combout\ & ( 
-- (!\micro_inst[23]~input_o\) # (\Bbus~39_combout\) ) ) ) # ( \micro_inst[22]~input_o\ & ( !\Bbus~37_combout\ & ( (!\micro_inst[23]~input_o\ & ((\Bbus~38_combout\))) # (\micro_inst[23]~input_o\ & (\Bbus~40_combout\)) ) ) ) # ( !\micro_inst[22]~input_o\ & ( 
-- !\Bbus~37_combout\ & ( (\Bbus~39_combout\ & \micro_inst[23]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~39_combout\,
	datab => \ALT_INV_Bbus~40_combout\,
	datac => \ALT_INV_micro_inst[23]~input_o\,
	datad => \ALT_INV_Bbus~38_combout\,
	datae => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_Bbus~37_combout\,
	combout => \Bbus~41_combout\);

-- Location: LABCELL_X30_Y4_N36
\Bbus~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~46_combout\ = ( \Bbus[12]~11_combout\ & ( \Bbus[12]~12_combout\ & ( \Bbus~45_combout\ ) ) ) # ( !\Bbus[12]~11_combout\ & ( \Bbus[12]~12_combout\ & ( \Bbus~44_combout\ ) ) ) # ( \Bbus[12]~11_combout\ & ( !\Bbus[12]~12_combout\ & ( \Bbus~43_combout\ ) 
-- ) ) # ( !\Bbus[12]~11_combout\ & ( !\Bbus[12]~12_combout\ & ( \Bbus~41_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~44_combout\,
	datab => \ALT_INV_Bbus~43_combout\,
	datac => \ALT_INV_Bbus~45_combout\,
	datad => \ALT_INV_Bbus~41_combout\,
	datae => \ALT_INV_Bbus[12]~11_combout\,
	dataf => \ALT_INV_Bbus[12]~12_combout\,
	combout => \Bbus~46_combout\);

-- Location: MLABCELL_X25_Y4_N33
\Bbus~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~52_combout\ = ( \Bbus~51_combout\ & ( \Bbus~46_combout\ & ( (!instr(13)) # ((!\micro_inst[21]~input_o\) # (instr(3))) ) ) ) # ( !\Bbus~51_combout\ & ( \Bbus~46_combout\ & ( (!\micro_inst[21]~input_o\) # ((instr(13) & instr(3))) ) ) ) # ( 
-- \Bbus~51_combout\ & ( !\Bbus~46_combout\ & ( (\micro_inst[21]~input_o\ & ((!instr(13)) # (instr(3)))) ) ) ) # ( !\Bbus~51_combout\ & ( !\Bbus~46_combout\ & ( (instr(13) & (\micro_inst[21]~input_o\ & instr(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001001000100011001111001100110111011110111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(13),
	datab => \ALT_INV_micro_inst[21]~input_o\,
	datad => ALT_INV_instr(3),
	datae => \ALT_INV_Bbus~51_combout\,
	dataf => \ALT_INV_Bbus~46_combout\,
	combout => \Bbus~52_combout\);

-- Location: MLABCELL_X21_Y8_N27
\Bbus[3]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus[3]~SCLR_LUT_combout\ = ( \Bbus~52_combout\ & ( !\Bbus[12]~20_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Bbus[12]~20_combout\,
	dataf => \ALT_INV_Bbus~52_combout\,
	combout => \Bbus[3]~SCLR_LUT_combout\);

-- Location: FF_X3_Y8_N53
\Bbus[3]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bbus[3]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bbus[3]~_Duplicate_1_q\);

-- Location: MLABCELL_X6_Y6_N21
\ShiftRight0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftRight0~0_combout\ = ( !\Bbus[2]~_Duplicate_1_q\ & ( !\Bbus[3]~_Duplicate_1_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Bbus[3]~_Duplicate_1_q\,
	dataf => \ALT_INV_Bbus[2]~_Duplicate_1_q\,
	combout => \ShiftRight0~0_combout\);

-- Location: MLABCELL_X6_Y7_N42
\ShiftRight0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftRight0~1_combout\ = ( \Mux94~0_combout\ & ( !\ShiftRight0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ShiftRight0~0_combout\,
	datae => \ALT_INV_Mux94~0_combout\,
	combout => \ShiftRight0~1_combout\);

-- Location: LABCELL_X9_Y7_N18
\Mux99~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux99~0_combout\ = ( \Abus[1]~_Duplicate_3_q\ & ( \Bbus_shift~2_combout\ & ( (!\Bbus_shift~1_combout\ & ((\Abus[2]~_Duplicate_3_q\))) # (\Bbus_shift~1_combout\ & (\Abus[4]~_Duplicate_3_q\)) ) ) ) # ( !\Abus[1]~_Duplicate_3_q\ & ( \Bbus_shift~2_combout\ & 
-- ( (!\Bbus_shift~1_combout\ & ((\Abus[2]~_Duplicate_3_q\))) # (\Bbus_shift~1_combout\ & (\Abus[4]~_Duplicate_3_q\)) ) ) ) # ( \Abus[1]~_Duplicate_3_q\ & ( !\Bbus_shift~2_combout\ & ( (!\Bbus_shift~1_combout\) # (\Abus[3]~_Duplicate_3_q\) ) ) ) # ( 
-- !\Abus[1]~_Duplicate_3_q\ & ( !\Bbus_shift~2_combout\ & ( (\Bbus_shift~1_combout\ & \Abus[3]~_Duplicate_3_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[4]~_Duplicate_3_q\,
	datab => \ALT_INV_Abus[2]~_Duplicate_3_q\,
	datac => \ALT_INV_Bbus_shift~1_combout\,
	datad => \ALT_INV_Abus[3]~_Duplicate_3_q\,
	datae => \ALT_INV_Abus[1]~_Duplicate_3_q\,
	dataf => \ALT_INV_Bbus_shift~2_combout\,
	combout => \Mux99~0_combout\);

-- Location: LABCELL_X10_Y6_N0
\Mux99~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux99~1_combout\ = ( \ShiftRight0~12_combout\ & ( \ShiftRight0~11_combout\ & ( ((!\Bbus_shift~3_combout\ & (\Mux99~0_combout\)) # (\Bbus_shift~3_combout\ & ((\ShiftRight0~10_combout\)))) # (\Bbus_shift~4_combout\) ) ) ) # ( !\ShiftRight0~12_combout\ & ( 
-- \ShiftRight0~11_combout\ & ( (!\Bbus_shift~3_combout\ & (((\Bbus_shift~4_combout\)) # (\Mux99~0_combout\))) # (\Bbus_shift~3_combout\ & (((!\Bbus_shift~4_combout\ & \ShiftRight0~10_combout\)))) ) ) ) # ( \ShiftRight0~12_combout\ & ( 
-- !\ShiftRight0~11_combout\ & ( (!\Bbus_shift~3_combout\ & (\Mux99~0_combout\ & (!\Bbus_shift~4_combout\))) # (\Bbus_shift~3_combout\ & (((\ShiftRight0~10_combout\) # (\Bbus_shift~4_combout\)))) ) ) ) # ( !\ShiftRight0~12_combout\ & ( 
-- !\ShiftRight0~11_combout\ & ( (!\Bbus_shift~4_combout\ & ((!\Bbus_shift~3_combout\ & (\Mux99~0_combout\)) # (\Bbus_shift~3_combout\ & ((\ShiftRight0~10_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux99~0_combout\,
	datab => \ALT_INV_Bbus_shift~3_combout\,
	datac => \ALT_INV_Bbus_shift~4_combout\,
	datad => \ALT_INV_ShiftRight0~10_combout\,
	datae => \ALT_INV_ShiftRight0~12_combout\,
	dataf => \ALT_INV_ShiftRight0~11_combout\,
	combout => \Mux99~1_combout\);

-- Location: LABCELL_X9_Y6_N36
\Mux99~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux99~2_combout\ = ( \Mux99~1_combout\ & ( \ShiftLeft0~10_combout\ & ( (!\micro_inst[14]~input_o\ & (!\ShiftRight0~1_combout\ & (!\Bbus_shift~5_combout\))) # (\micro_inst[14]~input_o\ & (((!\Bbus_shift~5_combout\) # (\Abus[15]~_Duplicate_2_q\)))) ) ) ) # 
-- ( !\Mux99~1_combout\ & ( \ShiftLeft0~10_combout\ & ( (!\micro_inst[14]~input_o\ & (!\ShiftRight0~1_combout\ & (!\Bbus_shift~5_combout\))) # (\micro_inst[14]~input_o\ & (((\Bbus_shift~5_combout\ & \Abus[15]~_Duplicate_2_q\)))) ) ) ) # ( \Mux99~1_combout\ & 
-- ( !\ShiftLeft0~10_combout\ & ( (\micro_inst[14]~input_o\ & ((!\Bbus_shift~5_combout\) # (\Abus[15]~_Duplicate_2_q\))) ) ) ) # ( !\Mux99~1_combout\ & ( !\ShiftLeft0~10_combout\ & ( (\micro_inst[14]~input_o\ & (\Bbus_shift~5_combout\ & 
-- \Abus[15]~_Duplicate_2_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101010100000101010110000000100001011101000011010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[14]~input_o\,
	datab => \ALT_INV_ShiftRight0~1_combout\,
	datac => \ALT_INV_Bbus_shift~5_combout\,
	datad => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	datae => \ALT_INV_Mux99~1_combout\,
	dataf => \ALT_INV_ShiftLeft0~10_combout\,
	combout => \Mux99~2_combout\);

-- Location: LABCELL_X4_Y10_N3
\Mux99~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux99~6_combout\ = ( \micro_inst[14]~input_o\ & ( (\Bbus[1]~_Duplicate_1_q\ & (!\micro_inst[15]~input_o\ $ (!\Abus[1]~_Duplicate_3_q\))) ) ) # ( !\micro_inst[14]~input_o\ & ( (!\Bbus[1]~_Duplicate_1_q\ & ((!\micro_inst[15]~input_o\) # 
-- (!\Abus[1]~_Duplicate_3_q\))) # (\Bbus[1]~_Duplicate_1_q\ & (!\micro_inst[15]~input_o\ & !\Abus[1]~_Duplicate_3_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110100011101000111010001110100000010100000101000001010000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[1]~_Duplicate_1_q\,
	datab => \ALT_INV_micro_inst[15]~input_o\,
	datac => \ALT_INV_Abus[1]~_Duplicate_3_q\,
	dataf => \ALT_INV_micro_inst[14]~input_o\,
	combout => \Mux99~6_combout\);

-- Location: LABCELL_X7_Y10_N18
\Mux99~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux99~4_combout\ = ( \Mux99~3_combout\ & ( \micro_inst[16]~input_o\ & ( (!\Mux97~0_combout\ & (\Maths:solution[1]~q\)) # (\Mux97~0_combout\ & ((\Add2~21_sumout\))) ) ) ) # ( !\Mux99~3_combout\ & ( \micro_inst[16]~input_o\ & ( (!\Mux97~0_combout\ & 
-- (\Maths:solution[1]~q\)) # (\Mux97~0_combout\ & ((\Add2~21_sumout\))) ) ) ) # ( \Mux99~3_combout\ & ( !\micro_inst[16]~input_o\ & ( (!\Mux97~0_combout\) # (\Mux99~2_combout\) ) ) ) # ( !\Mux99~3_combout\ & ( !\micro_inst[16]~input_o\ & ( 
-- (\Mux97~0_combout\ & \Mux99~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Maths:solution[1]~q\,
	datab => \ALT_INV_Add2~21_sumout\,
	datac => \ALT_INV_Mux97~0_combout\,
	datad => \ALT_INV_Mux99~2_combout\,
	datae => \ALT_INV_Mux99~3_combout\,
	dataf => \ALT_INV_micro_inst[16]~input_o\,
	combout => \Mux99~4_combout\);

-- Location: LABCELL_X9_Y8_N51
\Mux99~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux99~8_combout\ = ( \Mult0~9\ & ( (!\micro_inst[15]~input_o\ & (\micro_inst[14]~input_o\)) # (\micro_inst[15]~input_o\ & ((!\micro_inst[14]~input_o\) # (!\Bbus[1]~_Duplicate_1_q\ $ (!\Abus[1]~_Duplicate_3_q\)))) ) ) # ( !\Mult0~9\ & ( 
-- (\micro_inst[15]~input_o\ & ((!\micro_inst[14]~input_o\) # (!\Bbus[1]~_Duplicate_1_q\ $ (!\Abus[1]~_Duplicate_3_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101010100010001010101010001100111011101100110011101110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[15]~input_o\,
	datab => \ALT_INV_micro_inst[14]~input_o\,
	datac => \ALT_INV_Bbus[1]~_Duplicate_1_q\,
	datad => \ALT_INV_Abus[1]~_Duplicate_3_q\,
	dataf => \ALT_INV_Mult0~9\,
	combout => \Mux99~8_combout\);

-- Location: LABCELL_X4_Y9_N18
\Mux99~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux99~5_combout\ = ( \Div0|auto_generated|divider|diff_signs~combout\ & ( \Div0|auto_generated|divider|op_1~21_sumout\ & ( ((!\micro_inst[14]~input_o\ & \Add1~21_sumout\)) # (\Mux99~8_combout\) ) ) ) # ( !\Div0|auto_generated|divider|diff_signs~combout\ 
-- & ( \Div0|auto_generated|divider|op_1~21_sumout\ & ( (!\micro_inst[14]~input_o\ & ((!\Mux99~8_combout\ & (\Add1~21_sumout\)) # (\Mux99~8_combout\ & ((!\Div0|auto_generated|divider|divider|selnose\(238)))))) # (\micro_inst[14]~input_o\ & 
-- (\Mux99~8_combout\)) ) ) ) # ( \Div0|auto_generated|divider|diff_signs~combout\ & ( !\Div0|auto_generated|divider|op_1~21_sumout\ & ( (!\micro_inst[14]~input_o\ & (!\Mux99~8_combout\ & \Add1~21_sumout\)) # (\micro_inst[14]~input_o\ & (\Mux99~8_combout\)) 
-- ) ) ) # ( !\Div0|auto_generated|divider|diff_signs~combout\ & ( !\Div0|auto_generated|divider|op_1~21_sumout\ & ( (!\micro_inst[14]~input_o\ & ((!\Mux99~8_combout\ & (\Add1~21_sumout\)) # (\Mux99~8_combout\ & 
-- ((!\Div0|auto_generated|divider|divider|selnose\(238)))))) # (\micro_inst[14]~input_o\ & (\Mux99~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101100011001000110010001100100111011000110010011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[14]~input_o\,
	datab => \ALT_INV_Mux99~8_combout\,
	datac => \ALT_INV_Add1~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_selnose\(238),
	datae => \Div0|auto_generated|divider|ALT_INV_diff_signs~combout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~21_sumout\,
	combout => \Mux99~5_combout\);

-- Location: LABCELL_X4_Y9_N24
\Mux99~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux99~7_combout\ = ( \Mux99~5_combout\ & ( (!\micro_inst[17]~input_o\ & (((!\Mux99~6_combout\)) # (\micro_inst[16]~input_o\))) # (\micro_inst[17]~input_o\ & (((\Mux99~4_combout\)))) ) ) # ( !\Mux99~5_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- (!\micro_inst[16]~input_o\ & (!\Mux99~6_combout\))) # (\micro_inst[17]~input_o\ & (((\Mux99~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010110011100000001011001111000100111101111100010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[16]~input_o\,
	datab => \ALT_INV_micro_inst[17]~input_o\,
	datac => \ALT_INV_Mux99~6_combout\,
	datad => \ALT_INV_Mux99~4_combout\,
	dataf => \ALT_INV_Mux99~5_combout\,
	combout => \Mux99~7_combout\);

-- Location: FF_X4_Y9_N26
\Maths:solution[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux99~7_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:solution[1]~q\);

-- Location: LABCELL_X4_Y10_N42
\Mux99~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux99~3_combout\ = ( \Maths:solution[1]~q\ & ( \Mux100~0_combout\ & ( (\Mux100~1_combout\) # (\Abus[1]~_Duplicate_3_q\) ) ) ) # ( !\Maths:solution[1]~q\ & ( \Mux100~0_combout\ & ( (\Abus[1]~_Duplicate_3_q\ & !\Mux100~1_combout\) ) ) ) # ( 
-- \Maths:solution[1]~q\ & ( !\Mux100~0_combout\ & ( (!\Mux100~1_combout\ & (!\Bbus[1]~_Duplicate_1_q\)) # (\Mux100~1_combout\ & ((\Mult1~9\))) ) ) ) # ( !\Maths:solution[1]~q\ & ( !\Mux100~0_combout\ & ( (!\Mux100~1_combout\ & (!\Bbus[1]~_Duplicate_1_q\)) # 
-- (\Mux100~1_combout\ & ((\Mult1~9\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000001111101010100000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[1]~_Duplicate_1_q\,
	datab => \ALT_INV_Abus[1]~_Duplicate_3_q\,
	datac => \ALT_INV_Mult1~9\,
	datad => \ALT_INV_Mux100~1_combout\,
	datae => \ALT_INV_Maths:solution[1]~q\,
	dataf => \ALT_INV_Mux100~0_combout\,
	combout => \Mux99~3_combout\);

-- Location: LABCELL_X9_Y8_N12
\Mux83~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux83~0_combout\ = ( \Bbus[2]~_Duplicate_1_q\ & ( (!\Bbus[0]~_Duplicate_1_q\ & (!\Bbus[1]~_Duplicate_1_q\ & (!\Bbus[4]~_Duplicate_1_q\ & !\Bbus[3]~_Duplicate_1_q\))) # (\Bbus[0]~_Duplicate_1_q\ & (!\Bbus[1]~_Duplicate_1_q\ $ (((!\Bbus[4]~_Duplicate_1_q\ 
-- & !\Bbus[3]~_Duplicate_1_q\))))) ) ) # ( !\Bbus[2]~_Duplicate_1_q\ & ( (!\Bbus[0]~_Duplicate_1_q\ & ((!\Bbus[1]~_Duplicate_1_q\) # ((!\Bbus[4]~_Duplicate_1_q\) # (!\Bbus[3]~_Duplicate_1_q\)))) # (\Bbus[0]~_Duplicate_1_q\ & (!\Bbus[4]~_Duplicate_1_q\ & 
-- ((!\Bbus[1]~_Duplicate_1_q\) # (!\Bbus[3]~_Duplicate_1_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011101000111110101110100010010100010001001001010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[0]~_Duplicate_1_q\,
	datab => \ALT_INV_Bbus[1]~_Duplicate_1_q\,
	datac => \ALT_INV_Bbus[4]~_Duplicate_1_q\,
	datad => \ALT_INV_Bbus[3]~_Duplicate_1_q\,
	dataf => \ALT_INV_Bbus[2]~_Duplicate_1_q\,
	combout => \Mux83~0_combout\);

-- Location: LABCELL_X7_Y10_N15
\Mux115~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux115~0_combout\ = ( \micro_inst[15]~input_o\ & ( \Mux83~0_combout\ & ( (!\micro_inst[14]~input_o\ & ((\Bbus[1]~_Duplicate_1_q\))) # (\micro_inst[14]~input_o\ & (\Maths:random[1]~q\)) ) ) ) # ( !\micro_inst[15]~input_o\ & ( \Mux83~0_combout\ & ( 
-- (!\micro_inst[14]~input_o\ & \Add2~21_sumout\) ) ) ) # ( \micro_inst[15]~input_o\ & ( !\Mux83~0_combout\ & ( (!\micro_inst[14]~input_o\ & ((\Bbus[1]~_Duplicate_1_q\))) # (\micro_inst[14]~input_o\ & (\Maths:random[1]~q\)) ) ) ) # ( 
-- !\micro_inst[15]~input_o\ & ( !\Mux83~0_combout\ & ( (\Add2~21_sumout\) # (\micro_inst[14]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111000001011010111100100010001000100000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[14]~input_o\,
	datab => \ALT_INV_Add2~21_sumout\,
	datac => \ALT_INV_Maths:random[1]~q\,
	datad => \ALT_INV_Bbus[1]~_Duplicate_1_q\,
	datae => \ALT_INV_micro_inst[15]~input_o\,
	dataf => \ALT_INV_Mux83~0_combout\,
	combout => \Mux115~0_combout\);

-- Location: LABCELL_X4_Y10_N12
\Mux115~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux115~1_combout\ = ( \micro_inst[15]~input_o\ & ( (!\micro_inst[16]~input_o\ & (\Mux99~3_combout\)) # (\micro_inst[16]~input_o\ & ((\Mux115~0_combout\))) ) ) # ( !\micro_inst[15]~input_o\ & ( (!\micro_inst[16]~input_o\ & (\Mux99~2_combout\)) # 
-- (\micro_inst[16]~input_o\ & ((\Mux115~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111001100110000111101010101000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux99~2_combout\,
	datab => \ALT_INV_Mux99~3_combout\,
	datac => \ALT_INV_Mux115~0_combout\,
	datad => \ALT_INV_micro_inst[16]~input_o\,
	datae => \ALT_INV_micro_inst[15]~input_o\,
	combout => \Mux115~1_combout\);

-- Location: LABCELL_X4_Y9_N0
\Mux115~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux115~2_combout\ = ( \Mux99~5_combout\ & ( (!\micro_inst[17]~input_o\ & (((!\Mux99~6_combout\) # (\micro_inst[16]~input_o\)))) # (\micro_inst[17]~input_o\ & (\Mux115~1_combout\)) ) ) # ( !\Mux99~5_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- (((!\Mux99~6_combout\ & !\micro_inst[16]~input_o\)))) # (\micro_inst[17]~input_o\ & (\Mux115~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000100010001110100010001000111010001110111011101000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux115~1_combout\,
	datab => \ALT_INV_micro_inst[17]~input_o\,
	datac => \ALT_INV_Mux99~6_combout\,
	datad => \ALT_INV_micro_inst[16]~input_o\,
	dataf => \ALT_INV_Mux99~5_combout\,
	combout => \Mux115~2_combout\);

-- Location: FF_X4_Y9_N1
\ALUout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux115~2_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ALUout(1));

-- Location: IOIBUF_X32_Y0_N1
\mmI[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mmI(1),
	o => \mmI[1]~input_o\);

-- Location: FF_X27_Y6_N47
\CMUX:Cbusi[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Cbusi~1_combout\,
	ena => \reg[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CMUX:Cbusi[1]~q\);

-- Location: LABCELL_X27_Y6_N45
\Cbusi~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Cbusi~1_combout\ = ( \CMUX:Cbusi[1]~q\ & ( \micro_inst[18]~input_o\ & ( (!\micro_inst[19]~input_o\) # (\mmI[1]~input_o\) ) ) ) # ( !\CMUX:Cbusi[1]~q\ & ( \micro_inst[18]~input_o\ & ( (\mmI[1]~input_o\ & \micro_inst[19]~input_o\) ) ) ) # ( 
-- \CMUX:Cbusi[1]~q\ & ( !\micro_inst[18]~input_o\ & ( (!\micro_inst[19]~input_o\ & (ALUout(1))) # (\micro_inst[19]~input_o\ & ((\mmI[1]~input_o\))) ) ) ) # ( !\CMUX:Cbusi[1]~q\ & ( !\micro_inst[18]~input_o\ & ( (!\micro_inst[19]~input_o\ & (ALUout(1))) # 
-- (\micro_inst[19]~input_o\ & ((\mmI[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ALUout(1),
	datab => \ALT_INV_mmI[1]~input_o\,
	datac => \ALT_INV_micro_inst[19]~input_o\,
	datae => \ALT_INV_CMUX:Cbusi[1]~q\,
	dataf => \ALT_INV_micro_inst[18]~input_o\,
	combout => \Cbusi~1_combout\);

-- Location: FF_X34_Y5_N14
\reg[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~1_combout\,
	sload => VCC,
	ena => \reg[31][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[31][1]~q\);

-- Location: FF_X22_Y4_N47
\instr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \reg[31][1]~q\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => instr(1));

-- Location: MLABCELL_X25_Y7_N36
\Bbus~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~139_combout\ = ( instr(0) & ( instr(1) & ( \Mux37~11_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux37~10_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux37~9_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux37~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux37~8_combout\,
	datab => \ALT_INV_Mux37~11_combout\,
	datac => \ALT_INV_Mux37~10_combout\,
	datad => \ALT_INV_Mux37~9_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Bbus~139_combout\);

-- Location: MLABCELL_X25_Y6_N9
\Bbus~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~137_combout\ = ( instr(0) & ( instr(1) & ( \Mux37~3_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux37~2_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux37~1_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux37~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux37~0_combout\,
	datab => \ALT_INV_Mux37~3_combout\,
	datac => \ALT_INV_Mux37~2_combout\,
	datad => \ALT_INV_Mux37~1_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Bbus~137_combout\);

-- Location: LABCELL_X22_Y7_N9
\Bbus~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~140_combout\ = ( \Mux37~13_combout\ & ( instr(1) & ( (!instr(0) & ((\Mux37~14_combout\))) # (instr(0) & (\Mux37~15_combout\)) ) ) ) # ( !\Mux37~13_combout\ & ( instr(1) & ( (!instr(0) & ((\Mux37~14_combout\))) # (instr(0) & (\Mux37~15_combout\)) ) ) 
-- ) # ( \Mux37~13_combout\ & ( !instr(1) & ( (instr(0)) # (\Mux37~12_combout\) ) ) ) # ( !\Mux37~13_combout\ & ( !instr(1) & ( (\Mux37~12_combout\ & !instr(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux37~12_combout\,
	datab => \ALT_INV_Mux37~15_combout\,
	datac => ALT_INV_instr(0),
	datad => \ALT_INV_Mux37~14_combout\,
	datae => \ALT_INV_Mux37~13_combout\,
	dataf => ALT_INV_instr(1),
	combout => \Bbus~140_combout\);

-- Location: MLABCELL_X25_Y7_N51
\Bbus~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~138_combout\ = ( instr(0) & ( instr(1) & ( \Mux37~7_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux37~6_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux37~5_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux37~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux37~5_combout\,
	datab => \ALT_INV_Mux37~7_combout\,
	datac => \ALT_INV_Mux37~4_combout\,
	datad => \ALT_INV_Mux37~6_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Bbus~138_combout\);

-- Location: MLABCELL_X25_Y7_N21
\Bbus~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~141_combout\ = ( \Bbus~140_combout\ & ( \Bbus~138_combout\ & ( ((!instr(3) & ((\Bbus~137_combout\))) # (instr(3) & (\Bbus~139_combout\))) # (instr(2)) ) ) ) # ( !\Bbus~140_combout\ & ( \Bbus~138_combout\ & ( (!instr(2) & ((!instr(3) & 
-- ((\Bbus~137_combout\))) # (instr(3) & (\Bbus~139_combout\)))) # (instr(2) & (((!instr(3))))) ) ) ) # ( \Bbus~140_combout\ & ( !\Bbus~138_combout\ & ( (!instr(2) & ((!instr(3) & ((\Bbus~137_combout\))) # (instr(3) & (\Bbus~139_combout\)))) # (instr(2) & 
-- (((instr(3))))) ) ) ) # ( !\Bbus~140_combout\ & ( !\Bbus~138_combout\ & ( (!instr(2) & ((!instr(3) & ((\Bbus~137_combout\))) # (instr(3) & (\Bbus~139_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~139_combout\,
	datab => ALT_INV_instr(2),
	datac => ALT_INV_instr(3),
	datad => \ALT_INV_Bbus~137_combout\,
	datae => \ALT_INV_Bbus~140_combout\,
	dataf => \ALT_INV_Bbus~138_combout\,
	combout => \Bbus~141_combout\);

-- Location: MLABCELL_X21_Y4_N42
\Bbus~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~142_combout\ = ( instr(7) & ( instr(9) & ( (instr(13) & ((!instr(14) & ((instr(15)) # (instr(4)))) # (instr(14) & ((!instr(15)))))) ) ) ) # ( !instr(7) & ( instr(9) & ( (!instr(14) & (instr(13) & ((instr(15)) # (instr(4))))) ) ) ) # ( instr(7) & ( 
-- !instr(9) & ( (!instr(15) & (instr(13) & ((instr(4)) # (instr(14))))) ) ) ) # ( !instr(7) & ( !instr(9) & ( (!instr(14) & (instr(4) & (!instr(15) & instr(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000111000000000000001010100000000001111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(14),
	datab => ALT_INV_instr(4),
	datac => ALT_INV_instr(15),
	datad => ALT_INV_instr(13),
	datae => ALT_INV_instr(7),
	dataf => ALT_INV_instr(9),
	combout => \Bbus~142_combout\);

-- Location: MLABCELL_X21_Y8_N48
\Bbus~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~143_combout\ = ( \Bbus~142_combout\ & ( instr(13) & ( (\micro_inst[21]~input_o\) # (\Bbus~136_combout\) ) ) ) # ( !\Bbus~142_combout\ & ( instr(13) & ( (\Bbus~136_combout\ & !\micro_inst[21]~input_o\) ) ) ) # ( \Bbus~142_combout\ & ( !instr(13) & ( 
-- (\micro_inst[21]~input_o\) # (\Bbus~136_combout\) ) ) ) # ( !\Bbus~142_combout\ & ( !instr(13) & ( (!\micro_inst[21]~input_o\ & (\Bbus~136_combout\)) # (\micro_inst[21]~input_o\ & ((\Bbus~141_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010111110101111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~136_combout\,
	datab => \ALT_INV_Bbus~141_combout\,
	datac => \ALT_INV_micro_inst[21]~input_o\,
	datae => \ALT_INV_Bbus~142_combout\,
	dataf => ALT_INV_instr(13),
	combout => \Bbus~143_combout\);

-- Location: FF_X3_Y8_N32
\Bbus[10]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bbus~143_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bbus[10]~_Duplicate_1_q\);

-- Location: LABCELL_X4_Y6_N57
\Mux90~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux90~8_combout\ = ( \micro_inst[14]~input_o\ & ( (\Bbus[10]~_Duplicate_1_q\ & (!\micro_inst[15]~input_o\ $ (!\Abus[10]~_Duplicate_3_q\))) ) ) # ( !\micro_inst[14]~input_o\ & ( (!\micro_inst[15]~input_o\ & ((!\Bbus[10]~_Duplicate_1_q\) # 
-- (!\Abus[10]~_Duplicate_3_q\))) # (\micro_inst[15]~input_o\ & (!\Bbus[10]~_Duplicate_1_q\ & !\Abus[10]~_Duplicate_3_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011000000111111001100000000000011000011000000001100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_micro_inst[15]~input_o\,
	datac => \ALT_INV_Bbus[10]~_Duplicate_1_q\,
	datad => \ALT_INV_Abus[10]~_Duplicate_3_q\,
	dataf => \ALT_INV_micro_inst[14]~input_o\,
	combout => \Mux90~8_combout\);

-- Location: LABCELL_X9_Y6_N42
\Mux90~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux90~1_combout\ = ( \Mux90~0_combout\ & ( \ShiftLeft0~6_combout\ & ( \Mux94~3_combout\ ) ) ) # ( !\Mux90~0_combout\ & ( \ShiftLeft0~6_combout\ & ( (!\Mux94~3_combout\ & ((\ShiftLeft0~13_combout\))) # (\Mux94~3_combout\ & (\ShiftLeft0~12_combout\)) ) ) ) 
-- # ( !\Mux90~0_combout\ & ( !\ShiftLeft0~6_combout\ & ( (!\Mux94~3_combout\ & ((\ShiftLeft0~13_combout\))) # (\Mux94~3_combout\ & (\ShiftLeft0~12_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000000000000000000001111001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ShiftLeft0~12_combout\,
	datac => \ALT_INV_ShiftLeft0~13_combout\,
	datad => \ALT_INV_Mux94~3_combout\,
	datae => \ALT_INV_Mux90~0_combout\,
	dataf => \ALT_INV_ShiftLeft0~6_combout\,
	combout => \Mux90~1_combout\);

-- Location: MLABCELL_X8_Y7_N18
\Mux90~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux90~4_combout\ = ( \Mux90~1_combout\ & ( \ShiftRight0~4_combout\ & ( (!\Mux90~2_combout\ & (((!\Mux90~3_combout\)) # (\ShiftRight0~2_combout\))) # (\Mux90~2_combout\ & (((\Mux90~3_combout\) # (\Abus[15]~_Duplicate_2_q\)))) ) ) ) # ( !\Mux90~1_combout\ 
-- & ( \ShiftRight0~4_combout\ & ( (!\Mux90~2_combout\ & (\ShiftRight0~2_combout\ & ((\Mux90~3_combout\)))) # (\Mux90~2_combout\ & (((\Mux90~3_combout\) # (\Abus[15]~_Duplicate_2_q\)))) ) ) ) # ( \Mux90~1_combout\ & ( !\ShiftRight0~4_combout\ & ( 
-- (!\Mux90~2_combout\ & (((!\Mux90~3_combout\)) # (\ShiftRight0~2_combout\))) # (\Mux90~2_combout\ & (((\Abus[15]~_Duplicate_2_q\ & !\Mux90~3_combout\)))) ) ) ) # ( !\Mux90~1_combout\ & ( !\ShiftRight0~4_combout\ & ( (!\Mux90~2_combout\ & 
-- (\ShiftRight0~2_combout\ & ((\Mux90~3_combout\)))) # (\Mux90~2_combout\ & (((\Abus[15]~_Duplicate_2_q\ & !\Mux90~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftRight0~2_combout\,
	datab => \ALT_INV_Mux90~2_combout\,
	datac => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	datad => \ALT_INV_Mux90~3_combout\,
	datae => \ALT_INV_Mux90~1_combout\,
	dataf => \ALT_INV_ShiftRight0~4_combout\,
	combout => \Mux90~4_combout\);

-- Location: LABCELL_X4_Y6_N0
\Mux90~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux90~6_combout\ = ( \Mux90~4_combout\ & ( \Maths:solution[10]~q\ & ( (!\Mux97~0_combout\ & (((\micro_inst[16]~input_o\) # (\Mux90~5_combout\)))) # (\Mux97~0_combout\ & (((!\micro_inst[16]~input_o\)) # (\Add2~29_sumout\))) ) ) ) # ( !\Mux90~4_combout\ & 
-- ( \Maths:solution[10]~q\ & ( (!\Mux97~0_combout\ & (((\micro_inst[16]~input_o\) # (\Mux90~5_combout\)))) # (\Mux97~0_combout\ & (\Add2~29_sumout\ & ((\micro_inst[16]~input_o\)))) ) ) ) # ( \Mux90~4_combout\ & ( !\Maths:solution[10]~q\ & ( 
-- (!\Mux97~0_combout\ & (((\Mux90~5_combout\ & !\micro_inst[16]~input_o\)))) # (\Mux97~0_combout\ & (((!\micro_inst[16]~input_o\)) # (\Add2~29_sumout\))) ) ) ) # ( !\Mux90~4_combout\ & ( !\Maths:solution[10]~q\ & ( (!\Mux97~0_combout\ & (((\Mux90~5_combout\ 
-- & !\micro_inst[16]~input_o\)))) # (\Mux97~0_combout\ & (\Add2~29_sumout\ & ((\micro_inst[16]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add2~29_sumout\,
	datab => \ALT_INV_Mux97~0_combout\,
	datac => \ALT_INV_Mux90~5_combout\,
	datad => \ALT_INV_micro_inst[16]~input_o\,
	datae => \ALT_INV_Mux90~4_combout\,
	dataf => \ALT_INV_Maths:solution[10]~q\,
	combout => \Mux90~6_combout\);

-- Location: LABCELL_X10_Y8_N48
\Mux90~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux90~10_combout\ = ( \Mult0~18\ & ( \micro_inst[14]~input_o\ & ( (!\micro_inst[15]~input_o\) # (!\Abus[10]~_Duplicate_3_q\ $ (!\Bbus[10]~_Duplicate_1_q\)) ) ) ) # ( !\Mult0~18\ & ( \micro_inst[14]~input_o\ & ( (\micro_inst[15]~input_o\ & 
-- (!\Abus[10]~_Duplicate_3_q\ $ (!\Bbus[10]~_Duplicate_1_q\))) ) ) ) # ( \Mult0~18\ & ( !\micro_inst[14]~input_o\ & ( (!\micro_inst[15]~input_o\ & \Add1~29_sumout\) ) ) ) # ( !\Mult0~18\ & ( !\micro_inst[14]~input_o\ & ( (!\micro_inst[15]~input_o\ & 
-- \Add1~29_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000010001001000101101110111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[10]~_Duplicate_3_q\,
	datab => \ALT_INV_micro_inst[15]~input_o\,
	datac => \ALT_INV_Add1~29_sumout\,
	datad => \ALT_INV_Bbus[10]~_Duplicate_1_q\,
	datae => \ALT_INV_Mult0~18\,
	dataf => \ALT_INV_micro_inst[14]~input_o\,
	combout => \Mux90~10_combout\);

-- Location: LABCELL_X4_Y8_N48
\Mux90~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux90~7_combout\ = ( !\Mux90~10_combout\ & ( \Div0|auto_generated|divider|op_1~29_sumout\ & ( (!\Mux98~9_combout\) # ((!\Div0|auto_generated|divider|diff_signs~combout\ & ((\Div0|auto_generated|divider|divider|op_12~1_sumout\) # 
-- (\Div0|auto_generated|divider|divider|sel\(5))))) ) ) ) # ( !\Mux90~10_combout\ & ( !\Div0|auto_generated|divider|op_1~29_sumout\ & ( ((!\Mux98~9_combout\) # ((\Div0|auto_generated|divider|divider|op_12~1_sumout\) # 
-- (\Div0|auto_generated|divider|diff_signs~combout\))) # (\Div0|auto_generated|divider|divider|sel\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111111111111000000000000000011011100111111000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(5),
	datab => \ALT_INV_Mux98~9_combout\,
	datac => \Div0|auto_generated|divider|ALT_INV_diff_signs~combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datae => \ALT_INV_Mux90~10_combout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~29_sumout\,
	combout => \Mux90~7_combout\);

-- Location: LABCELL_X4_Y6_N30
\Mux90~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux90~9_combout\ = ( \Mux90~7_combout\ & ( (!\micro_inst[17]~input_o\ & (!\Mux90~8_combout\ & (!\micro_inst[16]~input_o\))) # (\micro_inst[17]~input_o\ & (((\Mux90~6_combout\)))) ) ) # ( !\Mux90~7_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- ((!\Mux90~8_combout\) # ((\micro_inst[16]~input_o\)))) # (\micro_inst[17]~input_o\ & (((\Mux90~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011011111100010101101111110000000110101011000000011010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[17]~input_o\,
	datab => \ALT_INV_Mux90~8_combout\,
	datac => \ALT_INV_micro_inst[16]~input_o\,
	datad => \ALT_INV_Mux90~6_combout\,
	dataf => \ALT_INV_Mux90~7_combout\,
	combout => \Mux90~9_combout\);

-- Location: FF_X4_Y6_N32
\Maths:solution[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux90~9_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:solution[10]~q\);

-- Location: LABCELL_X4_Y6_N24
\Mux90~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux90~5_combout\ = ( \Mult1~18\ & ( \Maths:solution[10]~q\ & ( ((!\Mux100~0_combout\ & ((!\Bbus[10]~_Duplicate_1_q\))) # (\Mux100~0_combout\ & (\Abus[10]~_Duplicate_3_q\))) # (\Mux100~1_combout\) ) ) ) # ( !\Mult1~18\ & ( \Maths:solution[10]~q\ & ( 
-- (!\Mux100~1_combout\ & ((!\Mux100~0_combout\ & ((!\Bbus[10]~_Duplicate_1_q\))) # (\Mux100~0_combout\ & (\Abus[10]~_Duplicate_3_q\)))) # (\Mux100~1_combout\ & (\Mux100~0_combout\)) ) ) ) # ( \Mult1~18\ & ( !\Maths:solution[10]~q\ & ( (!\Mux100~1_combout\ & 
-- ((!\Mux100~0_combout\ & ((!\Bbus[10]~_Duplicate_1_q\))) # (\Mux100~0_combout\ & (\Abus[10]~_Duplicate_3_q\)))) # (\Mux100~1_combout\ & (!\Mux100~0_combout\)) ) ) ) # ( !\Mult1~18\ & ( !\Maths:solution[10]~q\ & ( (!\Mux100~1_combout\ & 
-- ((!\Mux100~0_combout\ & ((!\Bbus[10]~_Duplicate_1_q\))) # (\Mux100~0_combout\ & (\Abus[10]~_Duplicate_3_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101000000010110011100100011010011011000100111101111101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux100~1_combout\,
	datab => \ALT_INV_Mux100~0_combout\,
	datac => \ALT_INV_Abus[10]~_Duplicate_3_q\,
	datad => \ALT_INV_Bbus[10]~_Duplicate_1_q\,
	datae => \ALT_INV_Mult1~18\,
	dataf => \ALT_INV_Maths:solution[10]~q\,
	combout => \Mux90~5_combout\);

-- Location: LABCELL_X7_Y7_N54
\Mux75~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux75~0_combout\ = ( \Bbus[8]~_Duplicate_1_q\ & ( (!\Bbus[11]~_Duplicate_1_q\ & (((\Bbus[12]~_Duplicate_1_q\)))) # (\Bbus[11]~_Duplicate_1_q\ & (\Bbus[9]~_Duplicate_1_q\ & ((\Bbus[10]~_Duplicate_1_q\) # (\Bbus[12]~_Duplicate_1_q\)))) ) ) # ( 
-- !\Bbus[8]~_Duplicate_1_q\ & ( (!\Bbus[11]~_Duplicate_1_q\ & (\Bbus[9]~_Duplicate_1_q\ & (!\Bbus[12]~_Duplicate_1_q\ $ (\Bbus[10]~_Duplicate_1_q\)))) # (\Bbus[11]~_Duplicate_1_q\ & (((\Bbus[9]~_Duplicate_1_q\ & \Bbus[12]~_Duplicate_1_q\)) # 
-- (\Bbus[10]~_Duplicate_1_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100110111010000010011011100001101000111010000110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[9]~_Duplicate_1_q\,
	datab => \ALT_INV_Bbus[11]~_Duplicate_1_q\,
	datac => \ALT_INV_Bbus[12]~_Duplicate_1_q\,
	datad => \ALT_INV_Bbus[10]~_Duplicate_1_q\,
	dataf => \ALT_INV_Bbus[8]~_Duplicate_1_q\,
	combout => \Mux75~0_combout\);

-- Location: LABCELL_X4_Y6_N6
\Mux106~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux106~0_combout\ = ( \Mux75~0_combout\ & ( \micro_inst[15]~input_o\ & ( (!\micro_inst[14]~input_o\ & ((\Bbus[10]~_Duplicate_1_q\))) # (\micro_inst[14]~input_o\ & (\Maths:random[10]~q\)) ) ) ) # ( !\Mux75~0_combout\ & ( \micro_inst[15]~input_o\ & ( 
-- (!\micro_inst[14]~input_o\ & ((\Bbus[10]~_Duplicate_1_q\))) # (\micro_inst[14]~input_o\ & (\Maths:random[10]~q\)) ) ) ) # ( \Mux75~0_combout\ & ( !\micro_inst[15]~input_o\ & ( (\Add2~29_sumout\) # (\micro_inst[14]~input_o\) ) ) ) # ( !\Mux75~0_combout\ & 
-- ( !\micro_inst[15]~input_o\ & ( (!\micro_inst[14]~input_o\ & \Add2~29_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Maths:random[10]~q\,
	datab => \ALT_INV_Bbus[10]~_Duplicate_1_q\,
	datac => \ALT_INV_micro_inst[14]~input_o\,
	datad => \ALT_INV_Add2~29_sumout\,
	datae => \ALT_INV_Mux75~0_combout\,
	dataf => \ALT_INV_micro_inst[15]~input_o\,
	combout => \Mux106~0_combout\);

-- Location: LABCELL_X4_Y6_N54
\Mux106~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux106~1_combout\ = ( \Mux106~0_combout\ & ( ((!\micro_inst[15]~input_o\ & ((\Mux90~4_combout\))) # (\micro_inst[15]~input_o\ & (\Mux90~5_combout\))) # (\micro_inst[16]~input_o\) ) ) # ( !\Mux106~0_combout\ & ( (!\micro_inst[16]~input_o\ & 
-- ((!\micro_inst[15]~input_o\ & ((\Mux90~4_combout\))) # (\micro_inst[15]~input_o\ & (\Mux90~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[16]~input_o\,
	datab => \ALT_INV_micro_inst[15]~input_o\,
	datac => \ALT_INV_Mux90~5_combout\,
	datad => \ALT_INV_Mux90~4_combout\,
	dataf => \ALT_INV_Mux106~0_combout\,
	combout => \Mux106~1_combout\);

-- Location: LABCELL_X4_Y6_N33
\Mux106~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux106~2_combout\ = ( \Mux90~7_combout\ & ( (!\micro_inst[17]~input_o\ & (!\Mux90~8_combout\ & (!\micro_inst[16]~input_o\))) # (\micro_inst[17]~input_o\ & (((\Mux106~1_combout\)))) ) ) # ( !\Mux90~7_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- ((!\Mux90~8_combout\) # ((\micro_inst[16]~input_o\)))) # (\micro_inst[17]~input_o\ & (((\Mux106~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011011111100010101101111110000000110101011000000011010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[17]~input_o\,
	datab => \ALT_INV_Mux90~8_combout\,
	datac => \ALT_INV_micro_inst[16]~input_o\,
	datad => \ALT_INV_Mux106~1_combout\,
	dataf => \ALT_INV_Mux90~7_combout\,
	combout => \Mux106~2_combout\);

-- Location: FF_X4_Y6_N34
\ALUout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux106~2_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ALUout(10));

-- Location: LABCELL_X27_Y6_N51
\Cbusi~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Cbusi~10_combout\ = ( ALUout(10) & ( (!\micro_inst[19]~input_o\ & ((!\micro_inst[18]~input_o\) # ((\CMUX:Cbusi[10]~q\)))) # (\micro_inst[19]~input_o\ & (((\mmI[10]~input_o\)))) ) ) # ( !ALUout(10) & ( (!\micro_inst[19]~input_o\ & 
-- (\micro_inst[18]~input_o\ & ((\CMUX:Cbusi[10]~q\)))) # (\micro_inst[19]~input_o\ & (((\mmI[10]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[18]~input_o\,
	datab => \ALT_INV_micro_inst[19]~input_o\,
	datac => \ALT_INV_mmI[10]~input_o\,
	datad => \ALT_INV_CMUX:Cbusi[10]~q\,
	dataf => ALT_INV_ALUout(10),
	combout => \Cbusi~10_combout\);

-- Location: FF_X24_Y6_N38
\reg[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~10_combout\,
	sload => VCC,
	ena => \reg[31][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[31][10]~q\);

-- Location: FF_X22_Y7_N14
\instr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \reg[31][10]~q\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => instr(10));

-- Location: MLABCELL_X25_Y3_N3
\reg[6][0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[6][0]~5_combout\ = ( \micro_inst[20]~input_o\ & ( (instr(10) & (!\statusD~input_o\ & !\reg[16][0]~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(10),
	datac => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[16][0]~4_combout\,
	dataf => \ALT_INV_micro_inst[20]~input_o\,
	combout => \reg[6][0]~5_combout\);

-- Location: LABCELL_X23_Y3_N51
\reg[15][0]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[15][0]~91_combout\ = ( \reg[7][0]~15_combout\ & ( ((\reg[29][0]~83_combout\ & (\reg[6][0]~5_combout\ & instr(9)))) # (\Abus[6]~244_combout\) ) ) # ( !\reg[7][0]~15_combout\ & ( (\reg[29][0]~83_combout\ & (\reg[6][0]~5_combout\ & instr(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100110011001101110011001100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[29][0]~83_combout\,
	datab => \ALT_INV_Abus[6]~244_combout\,
	datac => \ALT_INV_reg[6][0]~5_combout\,
	datad => ALT_INV_instr(9),
	dataf => \ALT_INV_reg[7][0]~15_combout\,
	combout => \reg[15][0]~91_combout\);

-- Location: LABCELL_X24_Y3_N39
\reg[15][0]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[15][0]~92_combout\ = ( \reg[15][0]~91_combout\ & ( (\reset~input_o\ & (!\micro_inst[18]~input_o\ & (!counter(0) & counter(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset~input_o\,
	datab => \ALT_INV_micro_inst[18]~input_o\,
	datac => ALT_INV_counter(0),
	datad => ALT_INV_counter(1),
	dataf => \ALT_INV_reg[15][0]~91_combout\,
	combout => \reg[15][0]~92_combout\);

-- Location: FF_X33_Y4_N14
\reg[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~11_combout\,
	sload => VCC,
	ena => \reg[15][0]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[15][11]~q\);

-- Location: LABCELL_X29_Y6_N39
\Bbus~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~152_combout\ = ( \micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[15][11]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[14][11]~q\ ) ) ) # ( \micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( 
-- \reg[13][11]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( \reg[12][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[12][11]~q\,
	datab => \ALT_INV_reg[15][11]~q\,
	datac => \ALT_INV_reg[14][11]~q\,
	datad => \ALT_INV_reg[13][11]~q\,
	datae => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_micro_inst[23]~input_o\,
	combout => \Bbus~152_combout\);

-- Location: LABCELL_X29_Y6_N54
\Bbus~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~151_combout\ = ( \micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[11][11]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[10][11]~q\ ) ) ) # ( \micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( 
-- \reg[9][11]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( \reg[8][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[11][11]~q\,
	datab => \ALT_INV_reg[8][11]~q\,
	datac => \ALT_INV_reg[9][11]~q\,
	datad => \ALT_INV_reg[10][11]~q\,
	datae => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_micro_inst[23]~input_o\,
	combout => \Bbus~151_combout\);

-- Location: MLABCELL_X28_Y4_N0
\Bbus~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~146_combout\ = ( \reg[22][11]~q\ & ( \reg[26][11]~q\ & ( (!\micro_inst[24]~input_o\ & (((\micro_inst[25]~input_o\) # (\reg[18][11]~q\)))) # (\micro_inst[24]~input_o\ & (((!\micro_inst[25]~input_o\)) # (\reg[30][11]~q\))) ) ) ) # ( !\reg[22][11]~q\ & 
-- ( \reg[26][11]~q\ & ( (!\micro_inst[24]~input_o\ & (((\micro_inst[25]~input_o\) # (\reg[18][11]~q\)))) # (\micro_inst[24]~input_o\ & (\reg[30][11]~q\ & ((\micro_inst[25]~input_o\)))) ) ) ) # ( \reg[22][11]~q\ & ( !\reg[26][11]~q\ & ( 
-- (!\micro_inst[24]~input_o\ & (((\reg[18][11]~q\ & !\micro_inst[25]~input_o\)))) # (\micro_inst[24]~input_o\ & (((!\micro_inst[25]~input_o\)) # (\reg[30][11]~q\))) ) ) ) # ( !\reg[22][11]~q\ & ( !\reg[26][11]~q\ & ( (!\micro_inst[24]~input_o\ & 
-- (((\reg[18][11]~q\ & !\micro_inst[25]~input_o\)))) # (\micro_inst[24]~input_o\ & (\reg[30][11]~q\ & ((\micro_inst[25]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[24]~input_o\,
	datab => \ALT_INV_reg[30][11]~q\,
	datac => \ALT_INV_reg[18][11]~q\,
	datad => \ALT_INV_micro_inst[25]~input_o\,
	datae => \ALT_INV_reg[22][11]~q\,
	dataf => \ALT_INV_reg[26][11]~q\,
	combout => \Bbus~146_combout\);

-- Location: LABCELL_X35_Y5_N54
\Bbus~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~145_combout\ = ( \reg[25][11]~q\ & ( \reg[17][11]~q\ & ( (!\micro_inst[24]~input_o\) # ((!\micro_inst[25]~input_o\ & ((\reg[21][11]~q\))) # (\micro_inst[25]~input_o\ & (\reg[29][11]~q\))) ) ) ) # ( !\reg[25][11]~q\ & ( \reg[17][11]~q\ & ( 
-- (!\micro_inst[25]~input_o\ & (((!\micro_inst[24]~input_o\) # (\reg[21][11]~q\)))) # (\micro_inst[25]~input_o\ & (\reg[29][11]~q\ & (\micro_inst[24]~input_o\))) ) ) ) # ( \reg[25][11]~q\ & ( !\reg[17][11]~q\ & ( (!\micro_inst[25]~input_o\ & 
-- (((\micro_inst[24]~input_o\ & \reg[21][11]~q\)))) # (\micro_inst[25]~input_o\ & (((!\micro_inst[24]~input_o\)) # (\reg[29][11]~q\))) ) ) ) # ( !\reg[25][11]~q\ & ( !\reg[17][11]~q\ & ( (\micro_inst[24]~input_o\ & ((!\micro_inst[25]~input_o\ & 
-- ((\reg[21][11]~q\))) # (\micro_inst[25]~input_o\ & (\reg[29][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[29][11]~q\,
	datab => \ALT_INV_micro_inst[25]~input_o\,
	datac => \ALT_INV_micro_inst[24]~input_o\,
	datad => \ALT_INV_reg[21][11]~q\,
	datae => \ALT_INV_reg[25][11]~q\,
	dataf => \ALT_INV_reg[17][11]~q\,
	combout => \Bbus~145_combout\);

-- Location: MLABCELL_X34_Y5_N48
\Bbus~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~147_combout\ = ( \reg[27][11]~q\ & ( \reg[31][11]~q\ & ( ((!\micro_inst[24]~input_o\ & (\reg[19][11]~q\)) # (\micro_inst[24]~input_o\ & ((\reg[23][11]~q\)))) # (\micro_inst[25]~input_o\) ) ) ) # ( !\reg[27][11]~q\ & ( \reg[31][11]~q\ & ( 
-- (!\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & (\reg[19][11]~q\)) # (\micro_inst[24]~input_o\ & ((\reg[23][11]~q\))))) # (\micro_inst[25]~input_o\ & (((\micro_inst[24]~input_o\)))) ) ) ) # ( \reg[27][11]~q\ & ( !\reg[31][11]~q\ & ( 
-- (!\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & (\reg[19][11]~q\)) # (\micro_inst[24]~input_o\ & ((\reg[23][11]~q\))))) # (\micro_inst[25]~input_o\ & (((!\micro_inst[24]~input_o\)))) ) ) ) # ( !\reg[27][11]~q\ & ( !\reg[31][11]~q\ & ( 
-- (!\micro_inst[25]~input_o\ & ((!\micro_inst[24]~input_o\ & (\reg[19][11]~q\)) # (\micro_inst[24]~input_o\ & ((\reg[23][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[19][11]~q\,
	datab => \ALT_INV_reg[23][11]~q\,
	datac => \ALT_INV_micro_inst[25]~input_o\,
	datad => \ALT_INV_micro_inst[24]~input_o\,
	datae => \ALT_INV_reg[27][11]~q\,
	dataf => \ALT_INV_reg[31][11]~q\,
	combout => \Bbus~147_combout\);

-- Location: LABCELL_X29_Y6_N6
\Bbus~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~144_combout\ = ( \micro_inst[25]~input_o\ & ( \reg[24][11]~q\ & ( (!\micro_inst[24]~input_o\) # (\reg[28][11]~q\) ) ) ) # ( !\micro_inst[25]~input_o\ & ( \reg[24][11]~q\ & ( (!\micro_inst[24]~input_o\ & ((\reg[16][11]~q\))) # 
-- (\micro_inst[24]~input_o\ & (\reg[20][11]~q\)) ) ) ) # ( \micro_inst[25]~input_o\ & ( !\reg[24][11]~q\ & ( (\reg[28][11]~q\ & \micro_inst[24]~input_o\) ) ) ) # ( !\micro_inst[25]~input_o\ & ( !\reg[24][11]~q\ & ( (!\micro_inst[24]~input_o\ & 
-- ((\reg[16][11]~q\))) # (\micro_inst[24]~input_o\ & (\reg[20][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000000000000111100110011010101011111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[20][11]~q\,
	datab => \ALT_INV_reg[16][11]~q\,
	datac => \ALT_INV_reg[28][11]~q\,
	datad => \ALT_INV_micro_inst[24]~input_o\,
	datae => \ALT_INV_micro_inst[25]~input_o\,
	dataf => \ALT_INV_reg[24][11]~q\,
	combout => \Bbus~144_combout\);

-- Location: LABCELL_X29_Y6_N30
\Bbus~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~148_combout\ = ( \Bbus~147_combout\ & ( \Bbus~144_combout\ & ( (!\micro_inst[22]~input_o\ & (((!\micro_inst[23]~input_o\)) # (\Bbus~146_combout\))) # (\micro_inst[22]~input_o\ & (((\micro_inst[23]~input_o\) # (\Bbus~145_combout\)))) ) ) ) # ( 
-- !\Bbus~147_combout\ & ( \Bbus~144_combout\ & ( (!\micro_inst[22]~input_o\ & (((!\micro_inst[23]~input_o\)) # (\Bbus~146_combout\))) # (\micro_inst[22]~input_o\ & (((\Bbus~145_combout\ & !\micro_inst[23]~input_o\)))) ) ) ) # ( \Bbus~147_combout\ & ( 
-- !\Bbus~144_combout\ & ( (!\micro_inst[22]~input_o\ & (\Bbus~146_combout\ & ((\micro_inst[23]~input_o\)))) # (\micro_inst[22]~input_o\ & (((\micro_inst[23]~input_o\) # (\Bbus~145_combout\)))) ) ) ) # ( !\Bbus~147_combout\ & ( !\Bbus~144_combout\ & ( 
-- (!\micro_inst[22]~input_o\ & (\Bbus~146_combout\ & ((\micro_inst[23]~input_o\)))) # (\micro_inst[22]~input_o\ & (((\Bbus~145_combout\ & !\micro_inst[23]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[22]~input_o\,
	datab => \ALT_INV_Bbus~146_combout\,
	datac => \ALT_INV_Bbus~145_combout\,
	datad => \ALT_INV_micro_inst[23]~input_o\,
	datae => \ALT_INV_Bbus~147_combout\,
	dataf => \ALT_INV_Bbus~144_combout\,
	combout => \Bbus~148_combout\);

-- Location: LABCELL_X30_Y6_N15
\Bbus~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~149_combout\ = ( \reg[4][11]~q\ & ( \reg[7][11]~q\ & ( (!\micro_inst[23]~input_o\ & (((!\micro_inst[22]~input_o\)) # (\reg[5][11]~q\))) # (\micro_inst[23]~input_o\ & (((\micro_inst[22]~input_o\) # (\reg[6][11]~q\)))) ) ) ) # ( !\reg[4][11]~q\ & ( 
-- \reg[7][11]~q\ & ( (!\micro_inst[23]~input_o\ & (\reg[5][11]~q\ & ((\micro_inst[22]~input_o\)))) # (\micro_inst[23]~input_o\ & (((\micro_inst[22]~input_o\) # (\reg[6][11]~q\)))) ) ) ) # ( \reg[4][11]~q\ & ( !\reg[7][11]~q\ & ( (!\micro_inst[23]~input_o\ & 
-- (((!\micro_inst[22]~input_o\)) # (\reg[5][11]~q\))) # (\micro_inst[23]~input_o\ & (((\reg[6][11]~q\ & !\micro_inst[22]~input_o\)))) ) ) ) # ( !\reg[4][11]~q\ & ( !\reg[7][11]~q\ & ( (!\micro_inst[23]~input_o\ & (\reg[5][11]~q\ & 
-- ((\micro_inst[22]~input_o\)))) # (\micro_inst[23]~input_o\ & (((\reg[6][11]~q\ & !\micro_inst[22]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[5][11]~q\,
	datab => \ALT_INV_reg[6][11]~q\,
	datac => \ALT_INV_micro_inst[23]~input_o\,
	datad => \ALT_INV_micro_inst[22]~input_o\,
	datae => \ALT_INV_reg[4][11]~q\,
	dataf => \ALT_INV_reg[7][11]~q\,
	combout => \Bbus~149_combout\);

-- Location: LABCELL_X29_Y6_N0
\Bbus~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~150_combout\ = ( \reg[3][11]~q\ & ( (!\micro_inst[24]~input_o\ & (((\micro_inst[22]~input_o\)) # (\reg[2][11]~q\))) # (\micro_inst[24]~input_o\ & (((\Bbus~149_combout\)))) ) ) # ( !\reg[3][11]~q\ & ( (!\micro_inst[24]~input_o\ & (\reg[2][11]~q\ & 
-- ((!\micro_inst[22]~input_o\)))) # (\micro_inst[24]~input_o\ & (((\Bbus~149_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000011010001110000001101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[2][11]~q\,
	datab => \ALT_INV_micro_inst[24]~input_o\,
	datac => \ALT_INV_Bbus~149_combout\,
	datad => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_reg[3][11]~q\,
	combout => \Bbus~150_combout\);

-- Location: LABCELL_X29_Y6_N12
\Bbus~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~153_combout\ = ( \Bbus~150_combout\ & ( \Bbus[12]~11_combout\ & ( (!\Bbus[12]~12_combout\) # (\Bbus~152_combout\) ) ) ) # ( !\Bbus~150_combout\ & ( \Bbus[12]~11_combout\ & ( (\Bbus[12]~12_combout\ & \Bbus~152_combout\) ) ) ) # ( \Bbus~150_combout\ & 
-- ( !\Bbus[12]~11_combout\ & ( (!\Bbus[12]~12_combout\ & ((\Bbus~148_combout\))) # (\Bbus[12]~12_combout\ & (\Bbus~151_combout\)) ) ) ) # ( !\Bbus~150_combout\ & ( !\Bbus[12]~11_combout\ & ( (!\Bbus[12]~12_combout\ & ((\Bbus~148_combout\))) # 
-- (\Bbus[12]~12_combout\ & (\Bbus~151_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[12]~12_combout\,
	datab => \ALT_INV_Bbus~152_combout\,
	datac => \ALT_INV_Bbus~151_combout\,
	datad => \ALT_INV_Bbus~148_combout\,
	datae => \ALT_INV_Bbus~150_combout\,
	dataf => \ALT_INV_Bbus[12]~11_combout\,
	combout => \Bbus~153_combout\);

-- Location: LABCELL_X30_Y6_N30
\Bbus~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~157_combout\ = ( instr(2) & ( instr(3) & ( \Mux36~15_combout\ ) ) ) # ( !instr(2) & ( instr(3) & ( \Mux36~14_combout\ ) ) ) # ( instr(2) & ( !instr(3) & ( \Mux36~13_combout\ ) ) ) # ( !instr(2) & ( !instr(3) & ( \Mux36~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux36~12_combout\,
	datab => \ALT_INV_Mux36~15_combout\,
	datac => \ALT_INV_Mux36~14_combout\,
	datad => \ALT_INV_Mux36~13_combout\,
	datae => ALT_INV_instr(2),
	dataf => ALT_INV_instr(3),
	combout => \Bbus~157_combout\);

-- Location: LABCELL_X30_Y6_N21
\Bbus~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~155_combout\ = ( instr(2) & ( instr(3) & ( \Mux36~7_combout\ ) ) ) # ( !instr(2) & ( instr(3) & ( \Mux36~6_combout\ ) ) ) # ( instr(2) & ( !instr(3) & ( \Mux36~5_combout\ ) ) ) # ( !instr(2) & ( !instr(3) & ( \Mux36~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux36~5_combout\,
	datab => \ALT_INV_Mux36~7_combout\,
	datac => \ALT_INV_Mux36~6_combout\,
	datad => \ALT_INV_Mux36~4_combout\,
	datae => ALT_INV_instr(2),
	dataf => ALT_INV_instr(3),
	combout => \Bbus~155_combout\);

-- Location: LABCELL_X30_Y6_N36
\Bbus~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~156_combout\ = ( instr(2) & ( instr(3) & ( \Mux36~11_combout\ ) ) ) # ( !instr(2) & ( instr(3) & ( \Mux36~10_combout\ ) ) ) # ( instr(2) & ( !instr(3) & ( \Mux36~9_combout\ ) ) ) # ( !instr(2) & ( !instr(3) & ( \Mux36~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux36~8_combout\,
	datab => \ALT_INV_Mux36~9_combout\,
	datac => \ALT_INV_Mux36~11_combout\,
	datad => \ALT_INV_Mux36~10_combout\,
	datae => ALT_INV_instr(2),
	dataf => ALT_INV_instr(3),
	combout => \Bbus~156_combout\);

-- Location: LABCELL_X30_Y6_N0
\Bbus~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~154_combout\ = ( instr(2) & ( instr(3) & ( \Mux36~3_combout\ ) ) ) # ( !instr(2) & ( instr(3) & ( \Mux36~2_combout\ ) ) ) # ( instr(2) & ( !instr(3) & ( \Mux36~1_combout\ ) ) ) # ( !instr(2) & ( !instr(3) & ( \Mux36~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux36~2_combout\,
	datab => \ALT_INV_Mux36~1_combout\,
	datac => \ALT_INV_Mux36~0_combout\,
	datad => \ALT_INV_Mux36~3_combout\,
	datae => ALT_INV_instr(2),
	dataf => ALT_INV_instr(3),
	combout => \Bbus~154_combout\);

-- Location: LABCELL_X30_Y6_N42
\Bbus~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~158_combout\ = ( \Bbus~154_combout\ & ( instr(0) & ( (!instr(1) & ((\Bbus~155_combout\))) # (instr(1) & (\Bbus~157_combout\)) ) ) ) # ( !\Bbus~154_combout\ & ( instr(0) & ( (!instr(1) & ((\Bbus~155_combout\))) # (instr(1) & (\Bbus~157_combout\)) ) ) 
-- ) # ( \Bbus~154_combout\ & ( !instr(0) & ( (!instr(1)) # (\Bbus~156_combout\) ) ) ) # ( !\Bbus~154_combout\ & ( !instr(0) & ( (instr(1) & \Bbus~156_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(1),
	datab => \ALT_INV_Bbus~157_combout\,
	datac => \ALT_INV_Bbus~155_combout\,
	datad => \ALT_INV_Bbus~156_combout\,
	datae => \ALT_INV_Bbus~154_combout\,
	dataf => ALT_INV_instr(0),
	combout => \Bbus~158_combout\);

-- Location: MLABCELL_X21_Y8_N33
\Bbus~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~160_combout\ = ( \Bbus~158_combout\ & ( (!\micro_inst[21]~input_o\ & (((\Bbus~153_combout\)))) # (\micro_inst[21]~input_o\ & (((!instr(13))) # (\Bbus~159_combout\))) ) ) # ( !\Bbus~158_combout\ & ( (!\micro_inst[21]~input_o\ & 
-- ((\Bbus~153_combout\))) # (\micro_inst[21]~input_o\ & (\Bbus~159_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101101010001111110110101000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[21]~input_o\,
	datab => \ALT_INV_Bbus~159_combout\,
	datac => ALT_INV_instr(13),
	datad => \ALT_INV_Bbus~153_combout\,
	dataf => \ALT_INV_Bbus~158_combout\,
	combout => \Bbus~160_combout\);

-- Location: MLABCELL_X21_Y8_N30
\Bbus[11]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus[11]~SCLR_LUT_combout\ = ( !\Bbus[12]~20_combout\ & ( \Bbus~160_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Bbus~160_combout\,
	dataf => \ALT_INV_Bbus[12]~20_combout\,
	combout => \Bbus[11]~SCLR_LUT_combout\);

-- Location: FF_X3_Y8_N35
\Bbus[11]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bbus[11]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bbus[11]~_Duplicate_1_q\);

-- Location: MLABCELL_X6_Y8_N45
\Mux89~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux89~5_combout\ = ( \micro_inst[14]~input_o\ & ( (\Bbus[11]~_Duplicate_1_q\ & (!\micro_inst[15]~input_o\ $ (!\Abus[11]~_Duplicate_3_q\))) ) ) # ( !\micro_inst[14]~input_o\ & ( (!\micro_inst[15]~input_o\ & ((!\Bbus[11]~_Duplicate_1_q\) # 
-- (!\Abus[11]~_Duplicate_3_q\))) # (\micro_inst[15]~input_o\ & (!\Bbus[11]~_Duplicate_1_q\ & !\Abus[11]~_Duplicate_3_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011000000111111001100000000000011000011000000001100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_micro_inst[15]~input_o\,
	datac => \ALT_INV_Bbus[11]~_Duplicate_1_q\,
	datad => \ALT_INV_Abus[11]~_Duplicate_3_q\,
	dataf => \ALT_INV_micro_inst[14]~input_o\,
	combout => \Mux89~5_combout\);

-- Location: LABCELL_X7_Y7_N51
\Mux74~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux74~0_combout\ = ( \Bbus[12]~_Duplicate_1_q\ & ( (!\Bbus[8]~_Duplicate_1_q\ & (!\Bbus[11]~_Duplicate_1_q\ $ (((!\Bbus[10]~_Duplicate_1_q\ & \Bbus[9]~_Duplicate_1_q\))))) # (\Bbus[8]~_Duplicate_1_q\ & ((!\Bbus[9]~_Duplicate_1_q\ & 
-- (\Bbus[10]~_Duplicate_1_q\)) # (\Bbus[9]~_Duplicate_1_q\ & ((\Bbus[11]~_Duplicate_1_q\))))) ) ) # ( !\Bbus[12]~_Duplicate_1_q\ & ( (!\Bbus[9]~_Duplicate_1_q\ & (!\Bbus[11]~_Duplicate_1_q\ & (!\Bbus[8]~_Duplicate_1_q\ $ (!\Bbus[10]~_Duplicate_1_q\)))) # 
-- (\Bbus[9]~_Duplicate_1_q\ & ((!\Bbus[8]~_Duplicate_1_q\ & (!\Bbus[10]~_Duplicate_1_q\ & \Bbus[11]~_Duplicate_1_q\)) # (\Bbus[8]~_Duplicate_1_q\ & (\Bbus[10]~_Duplicate_1_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000000011001011000000001100110110001001011011011000100101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[8]~_Duplicate_1_q\,
	datab => \ALT_INV_Bbus[10]~_Duplicate_1_q\,
	datac => \ALT_INV_Bbus[11]~_Duplicate_1_q\,
	datad => \ALT_INV_Bbus[9]~_Duplicate_1_q\,
	dataf => \ALT_INV_Bbus[12]~_Duplicate_1_q\,
	combout => \Mux74~0_combout\);

-- Location: MLABCELL_X6_Y8_N18
\Mux105~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux105~0_combout\ = ( \Mux74~0_combout\ & ( \Add2~33_sumout\ & ( (!\micro_inst[15]~input_o\) # ((!\micro_inst[14]~input_o\ & (\Bbus[11]~_Duplicate_1_q\)) # (\micro_inst[14]~input_o\ & ((!\Maths:random[11]~q\)))) ) ) ) # ( !\Mux74~0_combout\ & ( 
-- \Add2~33_sumout\ & ( (!\micro_inst[14]~input_o\ & (((!\micro_inst[15]~input_o\)) # (\Bbus[11]~_Duplicate_1_q\))) # (\micro_inst[14]~input_o\ & (((!\Maths:random[11]~q\ & \micro_inst[15]~input_o\)))) ) ) ) # ( \Mux74~0_combout\ & ( !\Add2~33_sumout\ & ( 
-- (!\micro_inst[14]~input_o\ & (\Bbus[11]~_Duplicate_1_q\ & ((\micro_inst[15]~input_o\)))) # (\micro_inst[14]~input_o\ & (((!\Maths:random[11]~q\) # (!\micro_inst[15]~input_o\)))) ) ) ) # ( !\Mux74~0_combout\ & ( !\Add2~33_sumout\ & ( 
-- (\micro_inst[15]~input_o\ & ((!\micro_inst[14]~input_o\ & (\Bbus[11]~_Duplicate_1_q\)) # (\micro_inst[14]~input_o\ & ((!\Maths:random[11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110010010101010111001010101010011100101111111101110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[14]~input_o\,
	datab => \ALT_INV_Bbus[11]~_Duplicate_1_q\,
	datac => \ALT_INV_Maths:random[11]~q\,
	datad => \ALT_INV_micro_inst[15]~input_o\,
	datae => \ALT_INV_Mux74~0_combout\,
	dataf => \ALT_INV_Add2~33_sumout\,
	combout => \Mux105~0_combout\);

-- Location: MLABCELL_X8_Y6_N42
\ShiftLeft0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftLeft0~2_combout\ = ( \Abus[10]~_Duplicate_3_q\ & ( \Bbus_shift~1_combout\ & ( (!\Bbus_shift~2_combout\ & ((\Abus[9]~_Duplicate_3_q\))) # (\Bbus_shift~2_combout\ & (\Abus[8]~_Duplicate_3_q\)) ) ) ) # ( !\Abus[10]~_Duplicate_3_q\ & ( 
-- \Bbus_shift~1_combout\ & ( (!\Bbus_shift~2_combout\ & ((\Abus[9]~_Duplicate_3_q\))) # (\Bbus_shift~2_combout\ & (\Abus[8]~_Duplicate_3_q\)) ) ) ) # ( \Abus[10]~_Duplicate_3_q\ & ( !\Bbus_shift~1_combout\ & ( (\Abus[11]~_Duplicate_3_q\) # 
-- (\Bbus_shift~2_combout\) ) ) ) # ( !\Abus[10]~_Duplicate_3_q\ & ( !\Bbus_shift~1_combout\ & ( (!\Bbus_shift~2_combout\ & \Abus[11]~_Duplicate_3_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[8]~_Duplicate_3_q\,
	datab => \ALT_INV_Bbus_shift~2_combout\,
	datac => \ALT_INV_Abus[9]~_Duplicate_3_q\,
	datad => \ALT_INV_Abus[11]~_Duplicate_3_q\,
	datae => \ALT_INV_Abus[10]~_Duplicate_3_q\,
	dataf => \ALT_INV_Bbus_shift~1_combout\,
	combout => \ShiftLeft0~2_combout\);

-- Location: LABCELL_X7_Y6_N0
\Mux89~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux89~0_combout\ = ( \Bbus_shift~4_combout\ & ( (!\Bbus_shift~3_combout\ & \ShiftLeft0~1_combout\) ) ) # ( !\Bbus_shift~4_combout\ & ( (!\Bbus_shift~3_combout\ & ((\ShiftLeft0~2_combout\))) # (\Bbus_shift~3_combout\ & (\ShiftLeft0~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus_shift~3_combout\,
	datab => \ALT_INV_ShiftLeft0~1_combout\,
	datac => \ALT_INV_ShiftLeft0~3_combout\,
	datad => \ALT_INV_ShiftLeft0~2_combout\,
	dataf => \ALT_INV_Bbus_shift~4_combout\,
	combout => \Mux89~0_combout\);

-- Location: LABCELL_X7_Y6_N36
\Mux89~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux89~1_combout\ = ( \Bbus_shift~5_combout\ & ( \Abus[15]~_Duplicate_2_q\ & ( \micro_inst[14]~input_o\ ) ) ) # ( !\Bbus_shift~5_combout\ & ( \Abus[15]~_Duplicate_2_q\ & ( (!\micro_inst[14]~input_o\ & (\Mux89~0_combout\)) # (\micro_inst[14]~input_o\ & 
-- (((\ShiftRight0~1_combout\) # (\ShiftRight0~6_combout\)))) ) ) ) # ( !\Bbus_shift~5_combout\ & ( !\Abus[15]~_Duplicate_2_q\ & ( (!\micro_inst[14]~input_o\ & (\Mux89~0_combout\)) # (\micro_inst[14]~input_o\ & (((\ShiftRight0~6_combout\ & 
-- !\ShiftRight0~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000100000000000000000001000111011101110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux89~0_combout\,
	datab => \ALT_INV_micro_inst[14]~input_o\,
	datac => \ALT_INV_ShiftRight0~6_combout\,
	datad => \ALT_INV_ShiftRight0~1_combout\,
	datae => \ALT_INV_Bbus_shift~5_combout\,
	dataf => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	combout => \Mux89~1_combout\);

-- Location: MLABCELL_X6_Y8_N36
\Mux89~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux89~3_combout\ = ( \Mux97~0_combout\ & ( \Maths:solution[11]~q\ & ( (!\micro_inst[16]~input_o\ & ((\Mux89~1_combout\))) # (\micro_inst[16]~input_o\ & (\Add2~33_sumout\)) ) ) ) # ( !\Mux97~0_combout\ & ( \Maths:solution[11]~q\ & ( (\Mux89~2_combout\) # 
-- (\micro_inst[16]~input_o\) ) ) ) # ( \Mux97~0_combout\ & ( !\Maths:solution[11]~q\ & ( (!\micro_inst[16]~input_o\ & ((\Mux89~1_combout\))) # (\micro_inst[16]~input_o\ & (\Add2~33_sumout\)) ) ) ) # ( !\Mux97~0_combout\ & ( !\Maths:solution[11]~q\ & ( 
-- (!\micro_inst[16]~input_o\ & \Mux89~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000100011011101101011111010111110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[16]~input_o\,
	datab => \ALT_INV_Add2~33_sumout\,
	datac => \ALT_INV_Mux89~2_combout\,
	datad => \ALT_INV_Mux89~1_combout\,
	datae => \ALT_INV_Mux97~0_combout\,
	dataf => \ALT_INV_Maths:solution[11]~q\,
	combout => \Mux89~3_combout\);

-- Location: MLABCELL_X8_Y8_N33
\Mux89~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux89~7_combout\ = ( \Mult0~19\ & ( (!\micro_inst[14]~input_o\ & (\micro_inst[15]~input_o\)) # (\micro_inst[14]~input_o\ & ((!\micro_inst[15]~input_o\) # (!\Bbus[11]~_Duplicate_1_q\ $ (!\Abus[11]~_Duplicate_3_q\)))) ) ) # ( !\Mult0~19\ & ( 
-- (\micro_inst[15]~input_o\ & ((!\micro_inst[14]~input_o\) # (!\Bbus[11]~_Duplicate_1_q\ $ (!\Abus[11]~_Duplicate_3_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100110010001000110011001001100111011101100110011101110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[14]~input_o\,
	datab => \ALT_INV_micro_inst[15]~input_o\,
	datac => \ALT_INV_Bbus[11]~_Duplicate_1_q\,
	datad => \ALT_INV_Abus[11]~_Duplicate_3_q\,
	dataf => \ALT_INV_Mult0~19\,
	combout => \Mux89~7_combout\);

-- Location: LABCELL_X4_Y8_N24
\Mux89~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux89~4_combout\ = ( \Add1~33_sumout\ & ( \Div0|auto_generated|divider|op_1~33_sumout\ & ( (!\micro_inst[14]~input_o\ & ((!\Div0|auto_generated|divider|divider|selnose\(68)) # ((!\Mux89~7_combout\) # (\Div0|auto_generated|divider|diff_signs~combout\)))) 
-- # (\micro_inst[14]~input_o\ & (((\Mux89~7_combout\)))) ) ) ) # ( !\Add1~33_sumout\ & ( \Div0|auto_generated|divider|op_1~33_sumout\ & ( (\Mux89~7_combout\ & (((!\Div0|auto_generated|divider|divider|selnose\(68)) # 
-- (\Div0|auto_generated|divider|diff_signs~combout\)) # (\micro_inst[14]~input_o\))) ) ) ) # ( \Add1~33_sumout\ & ( !\Div0|auto_generated|divider|op_1~33_sumout\ & ( (!\micro_inst[14]~input_o\ & ((!\Mux89~7_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|selnose\(68) & !\Div0|auto_generated|divider|diff_signs~combout\)))) # (\micro_inst[14]~input_o\ & (((\Mux89~7_combout\)))) ) ) ) # ( !\Add1~33_sumout\ & ( !\Div0|auto_generated|divider|op_1~33_sumout\ & ( 
-- (\Mux89~7_combout\ & (((!\Div0|auto_generated|divider|divider|selnose\(68) & !\Div0|auto_generated|divider|diff_signs~combout\)) # (\micro_inst[14]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100000101101011011010010100001101000011111010110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[14]~input_o\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_selnose\(68),
	datac => \ALT_INV_Mux89~7_combout\,
	datad => \Div0|auto_generated|divider|ALT_INV_diff_signs~combout\,
	datae => \ALT_INV_Add1~33_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~33_sumout\,
	combout => \Mux89~4_combout\);

-- Location: MLABCELL_X6_Y8_N48
\Mux89~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux89~6_combout\ = ( \Mux89~4_combout\ & ( (!\micro_inst[17]~input_o\ & ((!\Mux89~5_combout\) # ((\micro_inst[16]~input_o\)))) # (\micro_inst[17]~input_o\ & (((\Mux89~3_combout\)))) ) ) # ( !\Mux89~4_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- (!\Mux89~5_combout\ & (!\micro_inst[16]~input_o\))) # (\micro_inst[17]~input_o\ & (((\Mux89~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011010101100000001101010110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[17]~input_o\,
	datab => \ALT_INV_Mux89~5_combout\,
	datac => \ALT_INV_micro_inst[16]~input_o\,
	datad => \ALT_INV_Mux89~3_combout\,
	dataf => \ALT_INV_Mux89~4_combout\,
	combout => \Mux89~6_combout\);

-- Location: FF_X6_Y8_N50
\Maths:solution[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux89~6_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:solution[11]~q\);

-- Location: MLABCELL_X6_Y8_N24
\Mux89~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux89~2_combout\ = ( \Abus[11]~_Duplicate_3_q\ & ( \Maths:solution[11]~q\ & ( ((!\Mux100~1_combout\ & ((!\Bbus[11]~_Duplicate_1_q\))) # (\Mux100~1_combout\ & (\Mult1~19\))) # (\Mux100~0_combout\) ) ) ) # ( !\Abus[11]~_Duplicate_3_q\ & ( 
-- \Maths:solution[11]~q\ & ( (!\Mux100~0_combout\ & ((!\Mux100~1_combout\ & ((!\Bbus[11]~_Duplicate_1_q\))) # (\Mux100~1_combout\ & (\Mult1~19\)))) # (\Mux100~0_combout\ & (\Mux100~1_combout\)) ) ) ) # ( \Abus[11]~_Duplicate_3_q\ & ( !\Maths:solution[11]~q\ 
-- & ( (!\Mux100~0_combout\ & ((!\Mux100~1_combout\ & ((!\Bbus[11]~_Duplicate_1_q\))) # (\Mux100~1_combout\ & (\Mult1~19\)))) # (\Mux100~0_combout\ & (!\Mux100~1_combout\)) ) ) ) # ( !\Abus[11]~_Duplicate_3_q\ & ( !\Maths:solution[11]~q\ & ( 
-- (!\Mux100~0_combout\ & ((!\Mux100~1_combout\ & ((!\Bbus[11]~_Duplicate_1_q\))) # (\Mux100~1_combout\ & (\Mult1~19\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101000000010110011100100011010011011000100111101111101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux100~0_combout\,
	datab => \ALT_INV_Mux100~1_combout\,
	datac => \ALT_INV_Mult1~19\,
	datad => \ALT_INV_Bbus[11]~_Duplicate_1_q\,
	datae => \ALT_INV_Abus[11]~_Duplicate_3_q\,
	dataf => \ALT_INV_Maths:solution[11]~q\,
	combout => \Mux89~2_combout\);

-- Location: MLABCELL_X6_Y8_N42
\Mux105~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux105~1_combout\ = ( \Mux89~2_combout\ & ( (!\micro_inst[16]~input_o\ & (((\Mux89~1_combout\)) # (\micro_inst[15]~input_o\))) # (\micro_inst[16]~input_o\ & (((\Mux105~0_combout\)))) ) ) # ( !\Mux89~2_combout\ & ( (!\micro_inst[16]~input_o\ & 
-- (!\micro_inst[15]~input_o\ & ((\Mux89~1_combout\)))) # (\micro_inst[16]~input_o\ & (((\Mux105~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[16]~input_o\,
	datab => \ALT_INV_micro_inst[15]~input_o\,
	datac => \ALT_INV_Mux105~0_combout\,
	datad => \ALT_INV_Mux89~1_combout\,
	dataf => \ALT_INV_Mux89~2_combout\,
	combout => \Mux105~1_combout\);

-- Location: MLABCELL_X6_Y8_N51
\Mux105~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux105~2_combout\ = ( \Mux89~4_combout\ & ( (!\micro_inst[17]~input_o\ & ((!\Mux89~5_combout\) # ((\micro_inst[16]~input_o\)))) # (\micro_inst[17]~input_o\ & (((\Mux105~1_combout\)))) ) ) # ( !\Mux89~4_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- (!\Mux89~5_combout\ & ((!\micro_inst[16]~input_o\)))) # (\micro_inst[17]~input_o\ & (((\Mux105~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110100000101100011010000010110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[17]~input_o\,
	datab => \ALT_INV_Mux89~5_combout\,
	datac => \ALT_INV_Mux105~1_combout\,
	datad => \ALT_INV_micro_inst[16]~input_o\,
	dataf => \ALT_INV_Mux89~4_combout\,
	combout => \Mux105~2_combout\);

-- Location: FF_X6_Y8_N52
\ALUout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux105~2_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ALUout(11));

-- Location: LABCELL_X27_Y6_N27
\Cbusi~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Cbusi~11_combout\ = ( ALUout(11) & ( (!\micro_inst[19]~input_o\ & ((!\micro_inst[18]~input_o\) # ((\CMUX:Cbusi[11]~q\)))) # (\micro_inst[19]~input_o\ & (((\mmI[11]~input_o\)))) ) ) # ( !ALUout(11) & ( (!\micro_inst[19]~input_o\ & 
-- (\micro_inst[18]~input_o\ & ((\CMUX:Cbusi[11]~q\)))) # (\micro_inst[19]~input_o\ & (((\mmI[11]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[18]~input_o\,
	datab => \ALT_INV_micro_inst[19]~input_o\,
	datac => \ALT_INV_mmI[11]~input_o\,
	datad => \ALT_INV_CMUX:Cbusi[11]~q\,
	dataf => ALT_INV_ALUout(11),
	combout => \Cbusi~11_combout\);

-- Location: FF_X34_Y5_N35
\reg[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~11_combout\,
	sload => VCC,
	ena => \reg[31][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[31][11]~q\);

-- Location: MLABCELL_X34_Y4_N48
\instr[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \instr[11]~feeder_combout\ = ( \reg[31][11]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_reg[31][11]~q\,
	combout => \instr[11]~feeder_combout\);

-- Location: FF_X34_Y4_N50
\instr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instr[11]~feeder_combout\,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => instr(11));

-- Location: LABCELL_X22_Y3_N18
\reg[3][0]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[3][0]~24_combout\ = ( \reg[6][0]~5_combout\ & ( (!instr(11) & (!instr(12) & instr(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(11),
	datab => ALT_INV_instr(12),
	datac => ALT_INV_instr(9),
	dataf => \ALT_INV_reg[6][0]~5_combout\,
	combout => \reg[3][0]~24_combout\);

-- Location: LABCELL_X22_Y3_N51
\reg[3][0]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[3][0]~27_combout\ = ( \reg[3][0]~26_combout\ & ( \reg[3][0]~24_combout\ & ( (counter(1) & (\reset~input_o\ & (!\micro_inst[18]~input_o\ & !counter(0)))) ) ) ) # ( !\reg[3][0]~26_combout\ & ( \reg[3][0]~24_combout\ & ( (counter(1) & (\reset~input_o\ & 
-- (!\micro_inst[18]~input_o\ & !counter(0)))) ) ) ) # ( \reg[3][0]~26_combout\ & ( !\reg[3][0]~24_combout\ & ( (counter(1) & (\reset~input_o\ & (!\micro_inst[18]~input_o\ & !counter(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_counter(1),
	datab => \ALT_INV_reset~input_o\,
	datac => \ALT_INV_micro_inst[18]~input_o\,
	datad => ALT_INV_counter(0),
	datae => \ALT_INV_reg[3][0]~26_combout\,
	dataf => \ALT_INV_reg[3][0]~24_combout\,
	combout => \reg[3][0]~27_combout\);

-- Location: FF_X11_Y5_N41
\reg[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[3][0]~feeder_combout\,
	ena => \reg[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[3][0]~q\);

-- Location: MLABCELL_X15_Y5_N30
\reg[1][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[1][0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \reg[1][0]~feeder_combout\);

-- Location: FF_X15_Y5_N32
\reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[1][0]~feeder_combout\,
	ena => \reg[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[1][0]~q\);

-- Location: FF_X11_Y6_N50
\reg[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~0_combout\,
	sload => VCC,
	ena => \reg[4][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[4][0]~q\);

-- Location: FF_X12_Y6_N2
\reg[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~0_combout\,
	sload => VCC,
	ena => \reg[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[5][0]~q\);

-- Location: FF_X12_Y6_N44
\reg[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~0_combout\,
	sload => VCC,
	ena => \reg[7][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[7][0]~q\);

-- Location: FF_X10_Y6_N17
\reg[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~0_combout\,
	sload => VCC,
	ena => \reg[6][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[6][0]~q\);

-- Location: LABCELL_X12_Y6_N6
\Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~0_combout\ = ( \micro_inst[28]~input_o\ & ( \reg[6][0]~q\ & ( (!\micro_inst[29]~input_o\ & (\reg[5][0]~q\)) # (\micro_inst[29]~input_o\ & ((\reg[7][0]~q\))) ) ) ) # ( !\micro_inst[28]~input_o\ & ( \reg[6][0]~q\ & ( (\reg[4][0]~q\) # 
-- (\micro_inst[29]~input_o\) ) ) ) # ( \micro_inst[28]~input_o\ & ( !\reg[6][0]~q\ & ( (!\micro_inst[29]~input_o\ & (\reg[5][0]~q\)) # (\micro_inst[29]~input_o\ & ((\reg[7][0]~q\))) ) ) ) # ( !\micro_inst[28]~input_o\ & ( !\reg[6][0]~q\ & ( 
-- (!\micro_inst[29]~input_o\ & \reg[4][0]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000010100101111101110111011101110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[29]~input_o\,
	datab => \ALT_INV_reg[4][0]~q\,
	datac => \ALT_INV_reg[5][0]~q\,
	datad => \ALT_INV_reg[7][0]~q\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_reg[6][0]~q\,
	combout => \Mux31~0_combout\);

-- Location: MLABCELL_X15_Y5_N0
\reg[2][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[2][0]~feeder_combout\ = ( \Cbusi~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~0_combout\,
	combout => \reg[2][0]~feeder_combout\);

-- Location: FF_X15_Y5_N2
\reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[2][0]~feeder_combout\,
	ena => \reg[2][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[2][0]~q\);

-- Location: LABCELL_X12_Y5_N18
\Mux31~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~26_combout\ = ( !\micro_inst[28]~input_o\ & ( ((!\micro_inst[30]~input_o\ & (\micro_inst[29]~input_o\ & (\reg[2][0]~q\))) # (\micro_inst[30]~input_o\ & (((\Mux31~0_combout\))))) ) ) # ( \micro_inst[28]~input_o\ & ( (!\micro_inst[30]~input_o\ & 
-- ((!\micro_inst[29]~input_o\ & (((\reg[1][0]~q\)))) # (\micro_inst[29]~input_o\ & (\reg[3][0]~q\)))) # (\micro_inst[30]~input_o\ & ((((\Mux31~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000110110000000000000101111111110001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[29]~input_o\,
	datab => \ALT_INV_reg[3][0]~q\,
	datac => \ALT_INV_reg[1][0]~q\,
	datad => \ALT_INV_micro_inst[30]~input_o\,
	datae => \ALT_INV_micro_inst[28]~input_o\,
	dataf => \ALT_INV_Mux31~0_combout\,
	datag => \ALT_INV_reg[2][0]~q\,
	combout => \Mux31~26_combout\);

-- Location: FF_X12_Y6_N59
\reg[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~0_combout\,
	sload => VCC,
	ena => \reg[21][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[21][0]~q\);

-- Location: FF_X11_Y6_N59
\reg[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~0_combout\,
	sload => VCC,
	ena => \reg[23][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[23][0]~q\);

-- Location: FF_X11_Y6_N5
\reg[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~0_combout\,
	sload => VCC,
	ena => \reg[22][0]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[22][0]~q\);

-- Location: FF_X12_Y5_N26
\reg[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~0_combout\,
	sload => VCC,
	ena => \reg[19][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[19][0]~q\);

-- Location: LABCELL_X11_Y5_N54
\reg[17][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[17][0]~feeder_combout\ = ( \Cbusi~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~0_combout\,
	combout => \reg[17][0]~feeder_combout\);

-- Location: FF_X11_Y5_N56
\reg[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[17][0]~feeder_combout\,
	ena => \reg[17][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[17][0]~q\);

-- Location: FF_X12_Y5_N59
\reg[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~0_combout\,
	sload => VCC,
	ena => \reg[18][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[18][0]~q\);

-- Location: LABCELL_X11_Y5_N6
\reg[16][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[16][0]~feeder_combout\ = ( \Cbusi~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~0_combout\,
	combout => \reg[16][0]~feeder_combout\);

-- Location: FF_X11_Y5_N8
\reg[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[16][0]~feeder_combout\,
	ena => \reg[16][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[16][0]~q\);

-- Location: LABCELL_X12_Y5_N12
\Mux31~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~14_combout\ = ( !\micro_inst[29]~input_o\ & ( ((!\micro_inst[28]~input_o\ & (((\reg[16][0]~q\ & !\micro_inst[30]~input_o\)))) # (\micro_inst[28]~input_o\ & (((\micro_inst[30]~input_o\)) # (\reg[17][0]~q\)))) ) ) # ( \micro_inst[29]~input_o\ & ( 
-- ((!\micro_inst[28]~input_o\ & (((\reg[18][0]~q\ & !\micro_inst[30]~input_o\)))) # (\micro_inst[28]~input_o\ & (((\micro_inst[30]~input_o\)) # (\reg[19][0]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[19][0]~q\,
	datab => \ALT_INV_reg[17][0]~q\,
	datac => \ALT_INV_reg[18][0]~q\,
	datad => \ALT_INV_micro_inst[28]~input_o\,
	datae => \ALT_INV_micro_inst[29]~input_o\,
	dataf => \ALT_INV_micro_inst[30]~input_o\,
	datag => \ALT_INV_reg[16][0]~q\,
	combout => \Mux31~14_combout\);

-- Location: FF_X12_Y5_N32
\reg[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~0_combout\,
	sload => VCC,
	ena => \reg[20][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[20][0]~q\);

-- Location: LABCELL_X12_Y5_N0
\Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~1_combout\ = ( !\micro_inst[29]~input_o\ & ( ((!\Mux31~14_combout\ & (((\reg[20][0]~q\ & \micro_inst[30]~input_o\)))) # (\Mux31~14_combout\ & (((!\micro_inst[30]~input_o\)) # (\reg[21][0]~q\)))) ) ) # ( \micro_inst[29]~input_o\ & ( 
-- ((!\Mux31~14_combout\ & (((\reg[22][0]~q\ & \micro_inst[30]~input_o\)))) # (\Mux31~14_combout\ & (((!\micro_inst[30]~input_o\)) # (\reg[23][0]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100001111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[21][0]~q\,
	datab => \ALT_INV_reg[23][0]~q\,
	datac => \ALT_INV_reg[22][0]~q\,
	datad => \ALT_INV_Mux31~14_combout\,
	datae => \ALT_INV_micro_inst[29]~input_o\,
	dataf => \ALT_INV_micro_inst[30]~input_o\,
	datag => \ALT_INV_reg[20][0]~q\,
	combout => \Mux31~1_combout\);

-- Location: LABCELL_X13_Y4_N12
\reg[15][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[15][0]~feeder_combout\ = ( \Cbusi~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~0_combout\,
	combout => \reg[15][0]~feeder_combout\);

-- Location: FF_X13_Y4_N14
\reg[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[15][0]~feeder_combout\,
	ena => \reg[15][0]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[15][0]~q\);

-- Location: FF_X13_Y5_N59
\reg[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~0_combout\,
	sload => VCC,
	ena => \reg[13][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[13][0]~q\);

-- Location: FF_X17_Y7_N14
\reg[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~0_combout\,
	sload => VCC,
	ena => \reg[14][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[14][0]~q\);

-- Location: FF_X16_Y5_N23
\reg[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~0_combout\,
	sload => VCC,
	ena => \reg[9][0]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[9][0]~q\);

-- Location: FF_X16_Y5_N14
\reg[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~0_combout\,
	sload => VCC,
	ena => \reg[11][0]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[11][0]~q\);

-- Location: LABCELL_X10_Y5_N3
\reg[10][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[10][0]~feeder_combout\ = ( \Cbusi~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~0_combout\,
	combout => \reg[10][0]~feeder_combout\);

-- Location: FF_X10_Y5_N5
\reg[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[10][0]~feeder_combout\,
	ena => \reg[10][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[10][0]~q\);

-- Location: LABCELL_X13_Y4_N9
\reg[8][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[8][0]~feeder_combout\ = ( \Cbusi~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~0_combout\,
	combout => \reg[8][0]~feeder_combout\);

-- Location: FF_X13_Y4_N11
\reg[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[8][0]~feeder_combout\,
	ena => \reg[8][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[8][0]~q\);

-- Location: LABCELL_X16_Y5_N42
\Mux31~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~18_combout\ = ( !\micro_inst[29]~input_o\ & ( ((!\micro_inst[30]~input_o\ & ((!\micro_inst[28]~input_o\ & ((\reg[8][0]~q\))) # (\micro_inst[28]~input_o\ & (\reg[9][0]~q\)))) # (\micro_inst[30]~input_o\ & (((\micro_inst[28]~input_o\))))) ) ) # ( 
-- \micro_inst[29]~input_o\ & ( ((!\micro_inst[30]~input_o\ & ((!\micro_inst[28]~input_o\ & ((\reg[10][0]~q\))) # (\micro_inst[28]~input_o\ & (\reg[11][0]~q\)))) # (\micro_inst[30]~input_o\ & (((\micro_inst[28]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[9][0]~q\,
	datab => \ALT_INV_reg[11][0]~q\,
	datac => \ALT_INV_reg[10][0]~q\,
	datad => \ALT_INV_micro_inst[30]~input_o\,
	datae => \ALT_INV_micro_inst[29]~input_o\,
	dataf => \ALT_INV_micro_inst[28]~input_o\,
	datag => \ALT_INV_reg[8][0]~q\,
	combout => \Mux31~18_combout\);

-- Location: FF_X13_Y5_N5
\reg[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~0_combout\,
	sload => VCC,
	ena => \reg[12][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[12][0]~q\);

-- Location: LABCELL_X13_Y5_N6
\Mux31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~5_combout\ = ( !\micro_inst[29]~input_o\ & ( ((!\micro_inst[30]~input_o\ & (((\Mux31~18_combout\)))) # (\micro_inst[30]~input_o\ & ((!\Mux31~18_combout\ & ((\reg[12][0]~q\))) # (\Mux31~18_combout\ & (\reg[13][0]~q\))))) ) ) # ( 
-- \micro_inst[29]~input_o\ & ( ((!\micro_inst[30]~input_o\ & (((\Mux31~18_combout\)))) # (\micro_inst[30]~input_o\ & ((!\Mux31~18_combout\ & ((\reg[14][0]~q\))) # (\Mux31~18_combout\ & (\reg[15][0]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[15][0]~q\,
	datab => \ALT_INV_reg[13][0]~q\,
	datac => \ALT_INV_reg[14][0]~q\,
	datad => \ALT_INV_micro_inst[30]~input_o\,
	datae => \ALT_INV_micro_inst[29]~input_o\,
	dataf => \ALT_INV_Mux31~18_combout\,
	datag => \ALT_INV_reg[12][0]~q\,
	combout => \Mux31~5_combout\);

-- Location: LABCELL_X16_Y7_N0
\reg[29][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[29][0]~feeder_combout\ = ( \Cbusi~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~0_combout\,
	combout => \reg[29][0]~feeder_combout\);

-- Location: FF_X16_Y7_N2
\reg[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[29][0]~feeder_combout\,
	ena => \reg[29][0]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[29][0]~q\);

-- Location: FF_X17_Y7_N20
\reg[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~0_combout\,
	sload => VCC,
	ena => \reg[30][0]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[30][0]~q\);

-- Location: FF_X15_Y7_N53
\reg[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~0_combout\,
	sload => VCC,
	ena => \reg[27][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[27][0]~q\);

-- Location: FF_X16_Y5_N26
\reg[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~0_combout\,
	sload => VCC,
	ena => \reg[26][0]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[26][0]~q\);

-- Location: MLABCELL_X15_Y7_N12
\reg[25][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[25][0]~feeder_combout\ = ( \Cbusi~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~0_combout\,
	combout => \reg[25][0]~feeder_combout\);

-- Location: FF_X15_Y7_N14
\reg[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[25][0]~feeder_combout\,
	ena => \reg[25][0]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[25][0]~q\);

-- Location: MLABCELL_X15_Y7_N0
\reg[24][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[24][0]~feeder_combout\ = ( \Cbusi~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~0_combout\,
	combout => \reg[24][0]~feeder_combout\);

-- Location: FF_X15_Y7_N2
\reg[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[24][0]~feeder_combout\,
	ena => \reg[24][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[24][0]~q\);

-- Location: MLABCELL_X15_Y7_N54
\Mux31~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~22_combout\ = ( !\micro_inst[29]~input_o\ & ( ((!\micro_inst[28]~input_o\ & (\reg[24][0]~q\ & (!\micro_inst[30]~input_o\))) # (\micro_inst[28]~input_o\ & (((\reg[25][0]~q\) # (\micro_inst[30]~input_o\))))) ) ) # ( \micro_inst[29]~input_o\ & ( 
-- (!\micro_inst[28]~input_o\ & (((\reg[26][0]~q\ & (!\micro_inst[30]~input_o\))))) # (\micro_inst[28]~input_o\ & ((((\micro_inst[30]~input_o\))) # (\reg[27][0]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000111010011001100111111001100110001110100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[27][0]~q\,
	datab => \ALT_INV_micro_inst[28]~input_o\,
	datac => \ALT_INV_reg[26][0]~q\,
	datad => \ALT_INV_micro_inst[30]~input_o\,
	datae => \ALT_INV_micro_inst[29]~input_o\,
	dataf => \ALT_INV_reg[25][0]~q\,
	datag => \ALT_INV_reg[24][0]~q\,
	combout => \Mux31~22_combout\);

-- Location: MLABCELL_X15_Y6_N6
\Mux31~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~9_combout\ = ( !\micro_inst[29]~input_o\ & ( (!\micro_inst[30]~input_o\ & ((((\Mux31~22_combout\))))) # (\micro_inst[30]~input_o\ & (((!\Mux31~22_combout\ & ((\reg[28][0]~q\))) # (\Mux31~22_combout\ & (\reg[29][0]~q\))))) ) ) # ( 
-- \micro_inst[29]~input_o\ & ( ((!\micro_inst[30]~input_o\ & (((\Mux31~22_combout\)))) # (\micro_inst[30]~input_o\ & ((!\Mux31~22_combout\ & (\reg[30][0]~q\)) # (\Mux31~22_combout\ & ((\reg[31][0]~q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[29][0]~q\,
	datab => \ALT_INV_micro_inst[30]~input_o\,
	datac => \ALT_INV_reg[30][0]~q\,
	datad => \ALT_INV_reg[31][0]~q\,
	datae => \ALT_INV_micro_inst[29]~input_o\,
	dataf => \ALT_INV_Mux31~22_combout\,
	datag => \ALT_INV_reg[28][0]~q\,
	combout => \Mux31~9_combout\);

-- Location: LABCELL_X12_Y5_N27
\Mux31~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~13_combout\ = ( \Mux31~5_combout\ & ( \Mux31~9_combout\ & ( ((!\micro_inst[32]~input_o\ & (\Mux31~26_combout\)) # (\micro_inst[32]~input_o\ & ((\Mux31~1_combout\)))) # (\micro_inst[31]~input_o\) ) ) ) # ( !\Mux31~5_combout\ & ( \Mux31~9_combout\ & 
-- ( (!\micro_inst[31]~input_o\ & ((!\micro_inst[32]~input_o\ & (\Mux31~26_combout\)) # (\micro_inst[32]~input_o\ & ((\Mux31~1_combout\))))) # (\micro_inst[31]~input_o\ & (((\micro_inst[32]~input_o\)))) ) ) ) # ( \Mux31~5_combout\ & ( !\Mux31~9_combout\ & ( 
-- (!\micro_inst[31]~input_o\ & ((!\micro_inst[32]~input_o\ & (\Mux31~26_combout\)) # (\micro_inst[32]~input_o\ & ((\Mux31~1_combout\))))) # (\micro_inst[31]~input_o\ & (((!\micro_inst[32]~input_o\)))) ) ) ) # ( !\Mux31~5_combout\ & ( !\Mux31~9_combout\ & ( 
-- (!\micro_inst[31]~input_o\ & ((!\micro_inst[32]~input_o\ & (\Mux31~26_combout\)) # (\micro_inst[32]~input_o\ & ((\Mux31~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux31~26_combout\,
	datab => \ALT_INV_micro_inst[31]~input_o\,
	datac => \ALT_INV_micro_inst[32]~input_o\,
	datad => \ALT_INV_Mux31~1_combout\,
	datae => \ALT_INV_Mux31~5_combout\,
	dataf => \ALT_INV_Mux31~9_combout\,
	combout => \Mux31~13_combout\);

-- Location: MLABCELL_X15_Y6_N48
\Mux47~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~18_combout\ = ( \reg[15][0]~q\ & ( (!\statusD~input_o\) # (\reg[31][0]~q\) ) ) # ( !\reg[15][0]~q\ & ( (\statusD~input_o\ & \reg[31][0]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_statusD~input_o\,
	datad => \ALT_INV_reg[31][0]~q\,
	dataf => \ALT_INV_reg[15][0]~q\,
	combout => \Mux47~18_combout\);

-- Location: LABCELL_X16_Y7_N54
\Mux47~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~16_combout\ = ( \reg[29][0]~q\ & ( (\statusD~input_o\) # (\reg[13][0]~q\) ) ) # ( !\reg[29][0]~q\ & ( (\reg[13][0]~q\ & !\statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[13][0]~q\,
	datac => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[29][0]~q\,
	combout => \Mux47~16_combout\);

-- Location: LABCELL_X17_Y7_N3
\Mux47~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~17_combout\ = ( \reg[30][0]~q\ & ( (\reg[14][0]~q\) # (\statusD~input_o\) ) ) # ( !\reg[30][0]~q\ & ( (!\statusD~input_o\ & \reg[14][0]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statusD~input_o\,
	datab => \ALT_INV_reg[14][0]~q\,
	dataf => \ALT_INV_reg[30][0]~q\,
	combout => \Mux47~17_combout\);

-- Location: MLABCELL_X15_Y7_N27
\Mux15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~3_combout\ = ( instr(9) & ( instr(10) & ( \Mux47~18_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux47~17_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux47~16_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux47~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux47~15_combout\,
	datab => \ALT_INV_Mux47~18_combout\,
	datac => \ALT_INV_Mux47~16_combout\,
	datad => \ALT_INV_Mux47~17_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Mux15~3_combout\);

-- Location: LABCELL_X12_Y5_N51
\Mux47~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~2_combout\ = (!\statusD~input_o\ & (\reg[2][0]~q\)) # (\statusD~input_o\ & ((\reg[18][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[2][0]~q\,
	datad => \ALT_INV_reg[18][0]~q\,
	combout => \Mux47~2_combout\);

-- Location: LABCELL_X11_Y5_N15
\Mux47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~0_combout\ = ( \reg[16][0]~q\ & ( \statusD~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_statusD~input_o\,
	dataf => \ALT_INV_reg[16][0]~q\,
	combout => \Mux47~0_combout\);

-- Location: LABCELL_X12_Y5_N48
\Mux47~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~1_combout\ = ( \reg[17][0]~q\ & ( (\reg[1][0]~q\) # (\statusD~input_o\) ) ) # ( !\reg[17][0]~q\ & ( (!\statusD~input_o\ & \reg[1][0]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[1][0]~q\,
	dataf => \ALT_INV_reg[17][0]~q\,
	combout => \Mux47~1_combout\);

-- Location: LABCELL_X11_Y5_N27
\Mux47~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~3_combout\ = ( \reg[19][0]~q\ & ( (\reg[3][0]~q\) # (\statusD~input_o\) ) ) # ( !\reg[19][0]~q\ & ( (!\statusD~input_o\ & \reg[3][0]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[3][0]~q\,
	dataf => \ALT_INV_reg[19][0]~q\,
	combout => \Mux47~3_combout\);

-- Location: LABCELL_X11_Y5_N33
\Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~0_combout\ = ( instr(9) & ( instr(10) & ( \Mux47~3_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux47~2_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux47~1_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux47~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux47~2_combout\,
	datab => \ALT_INV_Mux47~0_combout\,
	datac => \ALT_INV_Mux47~1_combout\,
	datad => \ALT_INV_Mux47~3_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Mux15~0_combout\);

-- Location: MLABCELL_X15_Y7_N21
\Mux47~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~11_combout\ = ( \reg[9][0]~q\ & ( (!\statusD~input_o\) # (\reg[25][0]~q\) ) ) # ( !\reg[9][0]~q\ & ( (\statusD~input_o\ & \reg[25][0]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[25][0]~q\,
	dataf => \ALT_INV_reg[9][0]~q\,
	combout => \Mux47~11_combout\);

-- Location: MLABCELL_X15_Y7_N45
\Mux47~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~10_combout\ = (!\statusD~input_o\ & (\reg[8][0]~q\)) # (\statusD~input_o\ & ((\reg[24][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[8][0]~q\,
	datad => \ALT_INV_reg[24][0]~q\,
	combout => \Mux47~10_combout\);

-- Location: MLABCELL_X15_Y7_N42
\Mux47~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~12_combout\ = ( \reg[26][0]~q\ & ( (\reg[10][0]~q\) # (\statusD~input_o\) ) ) # ( !\reg[26][0]~q\ & ( (!\statusD~input_o\ & \reg[10][0]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[10][0]~q\,
	dataf => \ALT_INV_reg[26][0]~q\,
	combout => \Mux47~12_combout\);

-- Location: MLABCELL_X15_Y7_N18
\Mux47~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~13_combout\ = ( \reg[11][0]~q\ & ( (!\statusD~input_o\) # (\reg[27][0]~q\) ) ) # ( !\reg[11][0]~q\ & ( (\statusD~input_o\ & \reg[27][0]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[27][0]~q\,
	dataf => \ALT_INV_reg[11][0]~q\,
	combout => \Mux47~13_combout\);

-- Location: MLABCELL_X15_Y7_N9
\Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~2_combout\ = ( instr(9) & ( instr(10) & ( \Mux47~13_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux47~12_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux47~11_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux47~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux47~11_combout\,
	datab => \ALT_INV_Mux47~10_combout\,
	datac => \ALT_INV_Mux47~12_combout\,
	datad => \ALT_INV_Mux47~13_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Mux15~2_combout\);

-- Location: LABCELL_X12_Y6_N3
\Mux47~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~6_combout\ = ( \statusD~input_o\ & ( \reg[21][0]~q\ ) ) # ( !\statusD~input_o\ & ( \reg[5][0]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[5][0]~q\,
	datac => \ALT_INV_reg[21][0]~q\,
	datae => \ALT_INV_statusD~input_o\,
	combout => \Mux47~6_combout\);

-- Location: LABCELL_X11_Y6_N6
\Mux47~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~5_combout\ = ( \reg[4][0]~q\ & ( (!\statusD~input_o\) # (\reg[20][0]~q\) ) ) # ( !\reg[4][0]~q\ & ( (\statusD~input_o\ & \reg[20][0]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[20][0]~q\,
	dataf => \ALT_INV_reg[4][0]~q\,
	combout => \Mux47~5_combout\);

-- Location: LABCELL_X11_Y6_N9
\Mux47~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~7_combout\ = (!\statusD~input_o\ & (\reg[6][0]~q\)) # (\statusD~input_o\ & ((\reg[22][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reg[6][0]~q\,
	datad => \ALT_INV_reg[22][0]~q\,
	combout => \Mux47~7_combout\);

-- Location: LABCELL_X11_Y6_N54
\Mux47~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~8_combout\ = ( \reg[7][0]~q\ & ( (!\statusD~input_o\) # (\reg[23][0]~q\) ) ) # ( !\reg[7][0]~q\ & ( (\reg[23][0]~q\ & \statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[23][0]~q\,
	datad => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[7][0]~q\,
	combout => \Mux47~8_combout\);

-- Location: LABCELL_X11_Y6_N15
\Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~1_combout\ = ( instr(9) & ( instr(10) & ( \Mux47~8_combout\ ) ) ) # ( !instr(9) & ( instr(10) & ( \Mux47~7_combout\ ) ) ) # ( instr(9) & ( !instr(10) & ( \Mux47~6_combout\ ) ) ) # ( !instr(9) & ( !instr(10) & ( \Mux47~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux47~6_combout\,
	datab => \ALT_INV_Mux47~5_combout\,
	datac => \ALT_INV_Mux47~7_combout\,
	datad => \ALT_INV_Mux47~8_combout\,
	datae => ALT_INV_instr(9),
	dataf => ALT_INV_instr(10),
	combout => \Mux15~1_combout\);

-- Location: MLABCELL_X15_Y7_N48
\Mux15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~4_combout\ = ( \Mux15~1_combout\ & ( instr(11) & ( (!instr(12)) # (\Mux15~3_combout\) ) ) ) # ( !\Mux15~1_combout\ & ( instr(11) & ( (\Mux15~3_combout\ & instr(12)) ) ) ) # ( \Mux15~1_combout\ & ( !instr(11) & ( (!instr(12) & (\Mux15~0_combout\)) # 
-- (instr(12) & ((\Mux15~2_combout\))) ) ) ) # ( !\Mux15~1_combout\ & ( !instr(11) & ( (!instr(12) & (\Mux15~0_combout\)) # (instr(12) & ((\Mux15~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux15~3_combout\,
	datab => \ALT_INV_Mux15~0_combout\,
	datac => ALT_INV_instr(12),
	datad => \ALT_INV_Mux15~2_combout\,
	datae => \ALT_INV_Mux15~1_combout\,
	dataf => ALT_INV_instr(11),
	combout => \Mux15~4_combout\);

-- Location: MLABCELL_X15_Y7_N30
\Abus~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Abus~0_combout\ = ( \micro_inst[27]~input_o\ & ( \Mux15~4_combout\ ) ) # ( !\micro_inst[27]~input_o\ & ( \Mux31~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mux31~13_combout\,
	datac => \ALT_INV_Mux15~4_combout\,
	dataf => \ALT_INV_micro_inst[27]~input_o\,
	combout => \Abus~0_combout\);

-- Location: FF_X3_Y7_N17
\Abus[0]~_Duplicate_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Abus~0_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Abus[0]~_Duplicate_3_q\);

-- Location: MLABCELL_X6_Y9_N30
\Mux100~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux100~7_combout\ = ( \Bbus[0]~_Duplicate_1_q\ & ( (!\Abus[0]~_Duplicate_3_q\ & (!\micro_inst[15]~input_o\ $ (\micro_inst[14]~input_o\))) # (\Abus[0]~_Duplicate_3_q\ & (!\micro_inst[15]~input_o\ & \micro_inst[14]~input_o\)) ) ) # ( 
-- !\Bbus[0]~_Duplicate_1_q\ & ( (!\micro_inst[14]~input_o\ & ((!\Abus[0]~_Duplicate_3_q\) # (!\micro_inst[15]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000100001101000011011100000111000001000011010000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[0]~_Duplicate_3_q\,
	datab => \ALT_INV_micro_inst[15]~input_o\,
	datac => \ALT_INV_micro_inst[14]~input_o\,
	datae => \ALT_INV_Bbus[0]~_Duplicate_1_q\,
	combout => \Mux100~7_combout\);

-- Location: LABCELL_X9_Y7_N36
\Mux100~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux100~2_combout\ = ( \Abus[0]~_Duplicate_3_q\ & ( \Bbus_shift~2_combout\ & ( (!\Bbus_shift~1_combout\ & (\Abus[1]~_Duplicate_3_q\)) # (\Bbus_shift~1_combout\ & ((\Abus[3]~_Duplicate_3_q\))) ) ) ) # ( !\Abus[0]~_Duplicate_3_q\ & ( \Bbus_shift~2_combout\ 
-- & ( (!\Bbus_shift~1_combout\ & (\Abus[1]~_Duplicate_3_q\)) # (\Bbus_shift~1_combout\ & ((\Abus[3]~_Duplicate_3_q\))) ) ) ) # ( \Abus[0]~_Duplicate_3_q\ & ( !\Bbus_shift~2_combout\ & ( (!\Bbus_shift~1_combout\) # (\Abus[2]~_Duplicate_3_q\) ) ) ) # ( 
-- !\Abus[0]~_Duplicate_3_q\ & ( !\Bbus_shift~2_combout\ & ( (\Bbus_shift~1_combout\ & \Abus[2]~_Duplicate_3_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[1]~_Duplicate_3_q\,
	datab => \ALT_INV_Abus[3]~_Duplicate_3_q\,
	datac => \ALT_INV_Bbus_shift~1_combout\,
	datad => \ALT_INV_Abus[2]~_Duplicate_3_q\,
	datae => \ALT_INV_Abus[0]~_Duplicate_3_q\,
	dataf => \ALT_INV_Bbus_shift~2_combout\,
	combout => \Mux100~2_combout\);

-- Location: LABCELL_X10_Y7_N48
\Mux100~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux100~3_combout\ = ( \ShiftRight0~9_combout\ & ( \ShiftRight0~13_combout\ & ( ((!\Bbus_shift~4_combout\ & ((\Mux100~2_combout\))) # (\Bbus_shift~4_combout\ & (\ShiftRight0~14_combout\))) # (\Bbus_shift~3_combout\) ) ) ) # ( !\ShiftRight0~9_combout\ & ( 
-- \ShiftRight0~13_combout\ & ( (!\Bbus_shift~3_combout\ & ((!\Bbus_shift~4_combout\ & ((\Mux100~2_combout\))) # (\Bbus_shift~4_combout\ & (\ShiftRight0~14_combout\)))) # (\Bbus_shift~3_combout\ & (((!\Bbus_shift~4_combout\)))) ) ) ) # ( 
-- \ShiftRight0~9_combout\ & ( !\ShiftRight0~13_combout\ & ( (!\Bbus_shift~3_combout\ & ((!\Bbus_shift~4_combout\ & ((\Mux100~2_combout\))) # (\Bbus_shift~4_combout\ & (\ShiftRight0~14_combout\)))) # (\Bbus_shift~3_combout\ & (((\Bbus_shift~4_combout\)))) ) 
-- ) ) # ( !\ShiftRight0~9_combout\ & ( !\ShiftRight0~13_combout\ & ( (!\Bbus_shift~3_combout\ & ((!\Bbus_shift~4_combout\ & ((\Mux100~2_combout\))) # (\Bbus_shift~4_combout\ & (\ShiftRight0~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftRight0~14_combout\,
	datab => \ALT_INV_Bbus_shift~3_combout\,
	datac => \ALT_INV_Mux100~2_combout\,
	datad => \ALT_INV_Bbus_shift~4_combout\,
	datae => \ALT_INV_ShiftRight0~9_combout\,
	dataf => \ALT_INV_ShiftRight0~13_combout\,
	combout => \Mux100~3_combout\);

-- Location: LABCELL_X10_Y7_N42
\Mux100~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux100~4_combout\ = ( \Abus[15]~_Duplicate_2_q\ & ( \Mux100~3_combout\ & ( ((!\Bbus_shift~5_combout\ & (!\ShiftRight0~1_combout\ & \ShiftLeft0~9_combout\))) # (\micro_inst[14]~input_o\) ) ) ) # ( !\Abus[15]~_Duplicate_2_q\ & ( \Mux100~3_combout\ & ( 
-- (!\Bbus_shift~5_combout\ & (((!\ShiftRight0~1_combout\ & \ShiftLeft0~9_combout\)) # (\micro_inst[14]~input_o\))) ) ) ) # ( \Abus[15]~_Duplicate_2_q\ & ( !\Mux100~3_combout\ & ( (!\Bbus_shift~5_combout\ & (!\ShiftRight0~1_combout\ & 
-- (!\micro_inst[14]~input_o\ & \ShiftLeft0~9_combout\))) # (\Bbus_shift~5_combout\ & (((\micro_inst[14]~input_o\)))) ) ) ) # ( !\Abus[15]~_Duplicate_2_q\ & ( !\Mux100~3_combout\ & ( (!\Bbus_shift~5_combout\ & (!\ShiftRight0~1_combout\ & 
-- (!\micro_inst[14]~input_o\ & \ShiftLeft0~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000001011000010100001010100010100000111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus_shift~5_combout\,
	datab => \ALT_INV_ShiftRight0~1_combout\,
	datac => \ALT_INV_micro_inst[14]~input_o\,
	datad => \ALT_INV_ShiftLeft0~9_combout\,
	datae => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	dataf => \ALT_INV_Mux100~3_combout\,
	combout => \Mux100~4_combout\);

-- Location: LABCELL_X4_Y10_N54
\Mux100~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux100~6_combout\ = ( \Add2~37_sumout\ & ( \Mux100~5_combout\ & ( (!\Mux97~0_combout\ & ((!\micro_inst[16]~input_o\) # ((!\Maths:solution[0]~q\)))) # (\Mux97~0_combout\ & (((\Mux100~4_combout\)) # (\micro_inst[16]~input_o\))) ) ) ) # ( !\Add2~37_sumout\ 
-- & ( \Mux100~5_combout\ & ( (!\Mux97~0_combout\ & ((!\micro_inst[16]~input_o\) # ((!\Maths:solution[0]~q\)))) # (\Mux97~0_combout\ & (!\micro_inst[16]~input_o\ & ((\Mux100~4_combout\)))) ) ) ) # ( \Add2~37_sumout\ & ( !\Mux100~5_combout\ & ( 
-- (!\Mux97~0_combout\ & (\micro_inst[16]~input_o\ & (!\Maths:solution[0]~q\))) # (\Mux97~0_combout\ & (((\Mux100~4_combout\)) # (\micro_inst[16]~input_o\))) ) ) ) # ( !\Add2~37_sumout\ & ( !\Mux100~5_combout\ & ( (!\Mux97~0_combout\ & 
-- (\micro_inst[16]~input_o\ & (!\Maths:solution[0]~q\))) # (\Mux97~0_combout\ & (!\micro_inst[16]~input_o\ & ((\Mux100~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001100100001100010111010110101000111011001011100111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux97~0_combout\,
	datab => \ALT_INV_micro_inst[16]~input_o\,
	datac => \ALT_INV_Maths:solution[0]~q\,
	datad => \ALT_INV_Mux100~4_combout\,
	datae => \ALT_INV_Add2~37_sumout\,
	dataf => \ALT_INV_Mux100~5_combout\,
	combout => \Mux100~6_combout\);

-- Location: LABCELL_X4_Y9_N6
\Mux100~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux100~11_combout\ = ( !\Div0|auto_generated|divider|diff_signs~combout\ & ( (!\micro_inst[15]~input_o\ & (((!\micro_inst[14]~input_o\ & (\Add1~37_sumout\)) # (\micro_inst[14]~input_o\ & ((\Mult0~8_resulta\)))))) # (\micro_inst[15]~input_o\ & 
-- (((!\micro_inst[14]~input_o\ & ((!\Div0|auto_generated|divider|divider|op_8~1_sumout\))) # (\micro_inst[14]~input_o\ & (\Add1~37_sumout\))))) ) ) # ( \Div0|auto_generated|divider|diff_signs~combout\ & ( (!\micro_inst[15]~input_o\ & 
-- (((!\micro_inst[14]~input_o\ & (\Add1~37_sumout\)) # (\micro_inst[14]~input_o\ & ((\Mult0~8_resulta\)))))) # (\micro_inst[15]~input_o\ & (((!\micro_inst[14]~input_o\ & ((\Div0|auto_generated|divider|op_1~37_sumout\))) # (\micro_inst[14]~input_o\ & 
-- (\Add1~37_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0111010001110100010001110100011100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~37_sumout\,
	datab => \ALT_INV_micro_inst[15]~input_o\,
	datac => \Div0|auto_generated|divider|ALT_INV_op_1~37_sumout\,
	datad => \ALT_INV_Mult0~8_resulta\,
	datae => \Div0|auto_generated|divider|ALT_INV_diff_signs~combout\,
	dataf => \ALT_INV_micro_inst[14]~input_o\,
	datag => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Mux100~11_combout\);

-- Location: MLABCELL_X3_Y9_N48
\Mux100~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux100~8_combout\ = ( \Mux100~7_combout\ & ( (!\micro_inst[17]~input_o\ & ((!\micro_inst[16]~input_o\) # ((!\Mux100~11_combout\)))) # (\micro_inst[17]~input_o\ & (((!\Mux100~6_combout\)))) ) ) # ( !\Mux100~7_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- (\micro_inst[16]~input_o\ & ((!\Mux100~11_combout\)))) # (\micro_inst[17]~input_o\ & (((!\Mux100~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010000110000011101000011000011111100101110001111110010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[16]~input_o\,
	datab => \ALT_INV_micro_inst[17]~input_o\,
	datac => \ALT_INV_Mux100~6_combout\,
	datad => \ALT_INV_Mux100~11_combout\,
	dataf => \ALT_INV_Mux100~7_combout\,
	combout => \Mux100~8_combout\);

-- Location: FF_X3_Y9_N50
\Maths:solution[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux100~8_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:solution[0]~q\);

-- Location: LABCELL_X4_Y10_N6
\Mux100~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux100~5_combout\ = ( \Mux100~1_combout\ & ( \Mux100~0_combout\ & ( !\Maths:solution[0]~q\ ) ) ) # ( !\Mux100~1_combout\ & ( \Mux100~0_combout\ & ( \Abus[0]~_Duplicate_3_q\ ) ) ) # ( \Mux100~1_combout\ & ( !\Mux100~0_combout\ & ( \Mult1~8_resulta\ ) ) ) 
-- # ( !\Mux100~1_combout\ & ( !\Mux100~0_combout\ & ( !\Bbus[0]~_Duplicate_1_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000001111111100110011001100111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Maths:solution[0]~q\,
	datab => \ALT_INV_Abus[0]~_Duplicate_3_q\,
	datac => \ALT_INV_Bbus[0]~_Duplicate_1_q\,
	datad => \ALT_INV_Mult1~8_resulta\,
	datae => \ALT_INV_Mux100~1_combout\,
	dataf => \ALT_INV_Mux100~0_combout\,
	combout => \Mux100~5_combout\);

-- Location: LABCELL_X4_Y10_N39
\Mux100~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux100~9_combout\ = ( \micro_inst[15]~input_o\ & ( \Mux100~5_combout\ ) ) # ( !\micro_inst[15]~input_o\ & ( \Mux100~5_combout\ & ( \Mux100~4_combout\ ) ) ) # ( !\micro_inst[15]~input_o\ & ( !\Mux100~5_combout\ & ( \Mux100~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mux100~4_combout\,
	datae => \ALT_INV_micro_inst[15]~input_o\,
	dataf => \ALT_INV_Mux100~5_combout\,
	combout => \Mux100~9_combout\);

-- Location: LABCELL_X9_Y8_N45
\Mux84~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux84~0_combout\ = ( \Bbus[3]~_Duplicate_1_q\ & ( \Bbus[1]~_Duplicate_1_q\ & ( (!\Bbus[2]~_Duplicate_1_q\ & ((\Bbus[0]~_Duplicate_1_q\))) # (\Bbus[2]~_Duplicate_1_q\ & (\Bbus[4]~_Duplicate_1_q\)) ) ) ) # ( !\Bbus[3]~_Duplicate_1_q\ & ( 
-- \Bbus[1]~_Duplicate_1_q\ & ( (\Bbus[4]~_Duplicate_1_q\ & (!\Bbus[2]~_Duplicate_1_q\ & !\Bbus[0]~_Duplicate_1_q\)) ) ) ) # ( \Bbus[3]~_Duplicate_1_q\ & ( !\Bbus[1]~_Duplicate_1_q\ & ( (!\Bbus[0]~_Duplicate_1_q\ & (\Bbus[4]~_Duplicate_1_q\)) # 
-- (\Bbus[0]~_Duplicate_1_q\ & ((\Bbus[2]~_Duplicate_1_q\))) ) ) ) # ( !\Bbus[3]~_Duplicate_1_q\ & ( !\Bbus[1]~_Duplicate_1_q\ & ( (!\Bbus[2]~_Duplicate_1_q\ & ((\Bbus[0]~_Duplicate_1_q\) # (\Bbus[4]~_Duplicate_1_q\))) # (\Bbus[2]~_Duplicate_1_q\ & 
-- ((!\Bbus[0]~_Duplicate_1_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011111001100010101010011001101000100000000000001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[4]~_Duplicate_1_q\,
	datab => \ALT_INV_Bbus[2]~_Duplicate_1_q\,
	datad => \ALT_INV_Bbus[0]~_Duplicate_1_q\,
	datae => \ALT_INV_Bbus[3]~_Duplicate_1_q\,
	dataf => \ALT_INV_Bbus[1]~_Duplicate_1_q\,
	combout => \Mux84~0_combout\);

-- Location: LABCELL_X10_Y8_N0
\Mux100~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux100~10_combout\ = ( \Maths:random[0]~q\ & ( \micro_inst[14]~input_o\ & ( (!\micro_inst[15]~input_o\ & \Mux84~0_combout\) ) ) ) # ( !\Maths:random[0]~q\ & ( \micro_inst[14]~input_o\ & ( (\Mux84~0_combout\) # (\micro_inst[15]~input_o\) ) ) ) # ( 
-- \Maths:random[0]~q\ & ( !\micro_inst[14]~input_o\ & ( (!\micro_inst[15]~input_o\ & (\Add2~37_sumout\)) # (\micro_inst[15]~input_o\ & ((\Bbus[0]~_Duplicate_1_q\))) ) ) ) # ( !\Maths:random[0]~q\ & ( !\micro_inst[14]~input_o\ & ( (!\micro_inst[15]~input_o\ 
-- & (\Add2~37_sumout\)) # (\micro_inst[15]~input_o\ & ((\Bbus[0]~_Duplicate_1_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100110011111111110000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add2~37_sumout\,
	datab => \ALT_INV_micro_inst[15]~input_o\,
	datac => \ALT_INV_Bbus[0]~_Duplicate_1_q\,
	datad => \ALT_INV_Mux84~0_combout\,
	datae => \ALT_INV_Maths:random[0]~q\,
	dataf => \ALT_INV_micro_inst[14]~input_o\,
	combout => \Mux100~10_combout\);

-- Location: MLABCELL_X6_Y9_N51
\Mux116~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux116~0_combout\ = ( \Mux100~10_combout\ & ( \Mux100~11_combout\ & ( (!\micro_inst[16]~input_o\ & ((!\micro_inst[17]~input_o\ & (\Mux100~7_combout\)) # (\micro_inst[17]~input_o\ & ((!\Mux100~9_combout\))))) ) ) ) # ( !\Mux100~10_combout\ & ( 
-- \Mux100~11_combout\ & ( (!\micro_inst[16]~input_o\ & ((!\micro_inst[17]~input_o\ & (\Mux100~7_combout\)) # (\micro_inst[17]~input_o\ & ((!\Mux100~9_combout\))))) # (\micro_inst[16]~input_o\ & (((\micro_inst[17]~input_o\)))) ) ) ) # ( \Mux100~10_combout\ & 
-- ( !\Mux100~11_combout\ & ( (!\micro_inst[16]~input_o\ & ((!\micro_inst[17]~input_o\ & (\Mux100~7_combout\)) # (\micro_inst[17]~input_o\ & ((!\Mux100~9_combout\))))) # (\micro_inst[16]~input_o\ & (((!\micro_inst[17]~input_o\)))) ) ) ) # ( 
-- !\Mux100~10_combout\ & ( !\Mux100~11_combout\ & ( ((!\micro_inst[17]~input_o\ & (\Mux100~7_combout\)) # (\micro_inst[17]~input_o\ & ((!\Mux100~9_combout\)))) # (\micro_inst[16]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101110101011110100111000000101111001001010010101000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[16]~input_o\,
	datab => \ALT_INV_Mux100~7_combout\,
	datac => \ALT_INV_micro_inst[17]~input_o\,
	datad => \ALT_INV_Mux100~9_combout\,
	datae => \ALT_INV_Mux100~10_combout\,
	dataf => \ALT_INV_Mux100~11_combout\,
	combout => \Mux116~0_combout\);

-- Location: FF_X6_Y9_N52
\ALUout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux116~0_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ALUout(0));

-- Location: FF_X15_Y5_N50
\CMUX:Cbusi[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Cbusi~0_combout\,
	ena => \reg[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CMUX:Cbusi[0]~q\);

-- Location: IOIBUF_X50_Y0_N75
\mmI[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mmI(0),
	o => \mmI[0]~input_o\);

-- Location: MLABCELL_X15_Y5_N48
\Cbusi~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Cbusi~0_combout\ = ( \mmI[0]~input_o\ & ( ((!\micro_inst[18]~input_o\ & (!ALUout(0))) # (\micro_inst[18]~input_o\ & ((\CMUX:Cbusi[0]~q\)))) # (\micro_inst[19]~input_o\) ) ) # ( !\mmI[0]~input_o\ & ( (!\micro_inst[19]~input_o\ & 
-- ((!\micro_inst[18]~input_o\ & (!ALUout(0))) # (\micro_inst[18]~input_o\ & ((\CMUX:Cbusi[0]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000100100000001100010010110011111101111011001111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[18]~input_o\,
	datab => \ALT_INV_micro_inst[19]~input_o\,
	datac => ALT_INV_ALUout(0),
	datad => \ALT_INV_CMUX:Cbusi[0]~q\,
	dataf => \ALT_INV_mmI[0]~input_o\,
	combout => \Cbusi~0_combout\);

-- Location: FF_X15_Y6_N2
\reg[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~0_combout\,
	sload => VCC,
	ena => \reg[28][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[28][0]~q\);

-- Location: MLABCELL_X15_Y6_N54
\Mux47~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~15_combout\ = ( \reg[12][0]~q\ & ( (!\statusD~input_o\) # (\reg[28][0]~q\) ) ) # ( !\reg[12][0]~q\ & ( (\reg[28][0]~q\ & \statusD~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[28][0]~q\,
	datac => \ALT_INV_statusD~input_o\,
	datae => \ALT_INV_reg[12][0]~q\,
	combout => \Mux47~15_combout\);

-- Location: MLABCELL_X15_Y7_N24
\Mux47~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~19_combout\ = ( instr(0) & ( instr(1) & ( \Mux47~18_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux47~17_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux47~16_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux47~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux47~15_combout\,
	datab => \ALT_INV_Mux47~18_combout\,
	datac => \ALT_INV_Mux47~17_combout\,
	datad => \ALT_INV_Mux47~16_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Mux47~19_combout\);

-- Location: MLABCELL_X15_Y7_N6
\Mux47~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~14_combout\ = ( instr(0) & ( instr(1) & ( \Mux47~13_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux47~12_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux47~11_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux47~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux47~11_combout\,
	datab => \ALT_INV_Mux47~10_combout\,
	datac => \ALT_INV_Mux47~13_combout\,
	datad => \ALT_INV_Mux47~12_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Mux47~14_combout\);

-- Location: LABCELL_X11_Y5_N30
\Mux47~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~4_combout\ = ( instr(0) & ( instr(1) & ( \Mux47~3_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux47~2_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux47~1_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux47~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux47~2_combout\,
	datab => \ALT_INV_Mux47~0_combout\,
	datac => \ALT_INV_Mux47~3_combout\,
	datad => \ALT_INV_Mux47~1_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Mux47~4_combout\);

-- Location: LABCELL_X11_Y6_N12
\Mux47~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~9_combout\ = ( instr(0) & ( instr(1) & ( \Mux47~8_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux47~7_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux47~6_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux47~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux47~6_combout\,
	datab => \ALT_INV_Mux47~5_combout\,
	datac => \ALT_INV_Mux47~8_combout\,
	datad => \ALT_INV_Mux47~7_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Mux47~9_combout\);

-- Location: LABCELL_X11_Y6_N18
\Mux47~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~20_combout\ = ( instr(2) & ( \Mux47~9_combout\ & ( (!instr(3)) # (\Mux47~19_combout\) ) ) ) # ( !instr(2) & ( \Mux47~9_combout\ & ( (!instr(3) & ((\Mux47~4_combout\))) # (instr(3) & (\Mux47~14_combout\)) ) ) ) # ( instr(2) & ( !\Mux47~9_combout\ & 
-- ( (\Mux47~19_combout\ & instr(3)) ) ) ) # ( !instr(2) & ( !\Mux47~9_combout\ & ( (!instr(3) & ((\Mux47~4_combout\))) # (instr(3) & (\Mux47~14_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000100010001000100000011110011111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux47~19_combout\,
	datab => ALT_INV_instr(3),
	datac => \ALT_INV_Mux47~14_combout\,
	datad => \ALT_INV_Mux47~4_combout\,
	datae => ALT_INV_instr(2),
	dataf => \ALT_INV_Mux47~9_combout\,
	combout => \Mux47~20_combout\);

-- Location: LABCELL_X12_Y5_N42
\Mux70~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux70~14_combout\ = ( !\micro_inst[23]~input_o\ & ( (!\micro_inst[22]~input_o\ & (((\reg[16][0]~q\ & (!\micro_inst[24]~input_o\))))) # (\micro_inst[22]~input_o\ & ((((\micro_inst[24]~input_o\))) # (\reg[17][0]~q\))) ) ) # ( \micro_inst[23]~input_o\ & ( 
-- (!\micro_inst[22]~input_o\ & (((\reg[18][0]~q\ & (!\micro_inst[24]~input_o\))))) # (\micro_inst[22]~input_o\ & ((((\reg[19][0]~q\) # (\micro_inst[24]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101010101000010100101010100011011010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[22]~input_o\,
	datab => \ALT_INV_reg[17][0]~q\,
	datac => \ALT_INV_reg[18][0]~q\,
	datad => \ALT_INV_micro_inst[24]~input_o\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_reg[19][0]~q\,
	datag => \ALT_INV_reg[16][0]~q\,
	combout => \Mux70~14_combout\);

-- Location: LABCELL_X12_Y5_N36
\Mux70~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux70~1_combout\ = ( !\micro_inst[23]~input_o\ & ( (!\Mux70~14_combout\ & (((\reg[20][0]~q\ & ((\micro_inst[24]~input_o\)))))) # (\Mux70~14_combout\ & ((((!\micro_inst[24]~input_o\))) # (\reg[21][0]~q\))) ) ) # ( \micro_inst[23]~input_o\ & ( 
-- ((!\Mux70~14_combout\ & (\reg[22][0]~q\ & ((\micro_inst[24]~input_o\)))) # (\Mux70~14_combout\ & (((!\micro_inst[24]~input_o\) # (\reg[23][0]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100110011001100110011001100011101000111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[21][0]~q\,
	datab => \ALT_INV_Mux70~14_combout\,
	datac => \ALT_INV_reg[22][0]~q\,
	datad => \ALT_INV_reg[23][0]~q\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_micro_inst[24]~input_o\,
	datag => \ALT_INV_reg[20][0]~q\,
	combout => \Mux70~1_combout\);

-- Location: LABCELL_X16_Y5_N6
\Mux70~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux70~18_combout\ = ( !\micro_inst[23]~input_o\ & ( (!\micro_inst[24]~input_o\ & ((!\micro_inst[22]~input_o\ & (((\reg[8][0]~q\)))) # (\micro_inst[22]~input_o\ & (\reg[9][0]~q\)))) # (\micro_inst[24]~input_o\ & ((((\micro_inst[22]~input_o\))))) ) ) # ( 
-- \micro_inst[23]~input_o\ & ( ((!\micro_inst[24]~input_o\ & ((!\micro_inst[22]~input_o\ & (\reg[10][0]~q\)) # (\micro_inst[22]~input_o\ & ((\reg[11][0]~q\))))) # (\micro_inst[24]~input_o\ & (((\micro_inst[22]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110001110111000011000011001100001100011101110000110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[9][0]~q\,
	datab => \ALT_INV_micro_inst[24]~input_o\,
	datac => \ALT_INV_reg[10][0]~q\,
	datad => \ALT_INV_micro_inst[22]~input_o\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_reg[11][0]~q\,
	datag => \ALT_INV_reg[8][0]~q\,
	combout => \Mux70~18_combout\);

-- Location: LABCELL_X13_Y5_N12
\Mux70~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux70~5_combout\ = ( !\micro_inst[23]~input_o\ & ( ((!\micro_inst[24]~input_o\ & (((\Mux70~18_combout\)))) # (\micro_inst[24]~input_o\ & ((!\Mux70~18_combout\ & ((\reg[12][0]~q\))) # (\Mux70~18_combout\ & (\reg[13][0]~q\))))) ) ) # ( 
-- \micro_inst[23]~input_o\ & ( ((!\micro_inst[24]~input_o\ & (((\Mux70~18_combout\)))) # (\micro_inst[24]~input_o\ & ((!\Mux70~18_combout\ & ((\reg[14][0]~q\))) # (\Mux70~18_combout\ & (\reg[15][0]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[15][0]~q\,
	datab => \ALT_INV_reg[13][0]~q\,
	datac => \ALT_INV_reg[14][0]~q\,
	datad => \ALT_INV_micro_inst[24]~input_o\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_Mux70~18_combout\,
	datag => \ALT_INV_reg[12][0]~q\,
	combout => \Mux70~5_combout\);

-- Location: MLABCELL_X15_Y7_N36
\Mux70~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux70~22_combout\ = ( !\micro_inst[23]~input_o\ & ( (!\micro_inst[22]~input_o\ & (!\micro_inst[24]~input_o\ & (\reg[24][0]~q\))) # (\micro_inst[22]~input_o\ & ((((\reg[25][0]~q\))) # (\micro_inst[24]~input_o\))) ) ) # ( \micro_inst[23]~input_o\ & ( 
-- (!\micro_inst[22]~input_o\ & (!\micro_inst[24]~input_o\ & (\reg[26][0]~q\))) # (\micro_inst[22]~input_o\ & ((((\reg[27][0]~q\))) # (\micro_inst[24]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100101011101000110010001100100011001010111010101110101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[22]~input_o\,
	datab => \ALT_INV_micro_inst[24]~input_o\,
	datac => \ALT_INV_reg[26][0]~q\,
	datad => \ALT_INV_reg[25][0]~q\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_reg[27][0]~q\,
	datag => \ALT_INV_reg[24][0]~q\,
	combout => \Mux70~22_combout\);

-- Location: MLABCELL_X15_Y6_N12
\Mux70~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux70~9_combout\ = ( !\micro_inst[23]~input_o\ & ( ((!\micro_inst[24]~input_o\ & (((\Mux70~22_combout\)))) # (\micro_inst[24]~input_o\ & ((!\Mux70~22_combout\ & ((\reg[28][0]~q\))) # (\Mux70~22_combout\ & (\reg[29][0]~q\))))) ) ) # ( 
-- \micro_inst[23]~input_o\ & ( ((!\micro_inst[24]~input_o\ & (((\Mux70~22_combout\)))) # (\micro_inst[24]~input_o\ & ((!\Mux70~22_combout\ & ((\reg[30][0]~q\))) # (\Mux70~22_combout\ & (\reg[31][0]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[29][0]~q\,
	datab => \ALT_INV_reg[31][0]~q\,
	datac => \ALT_INV_reg[30][0]~q\,
	datad => \ALT_INV_micro_inst[24]~input_o\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_Mux70~22_combout\,
	datag => \ALT_INV_reg[28][0]~q\,
	combout => \Mux70~9_combout\);

-- Location: LABCELL_X12_Y6_N48
\Mux70~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux70~0_combout\ = ( \reg[5][0]~q\ & ( \reg[6][0]~q\ & ( (!\micro_inst[22]~input_o\ & (((\reg[4][0]~q\) # (\micro_inst[23]~input_o\)))) # (\micro_inst[22]~input_o\ & (((!\micro_inst[23]~input_o\)) # (\reg[7][0]~q\))) ) ) ) # ( !\reg[5][0]~q\ & ( 
-- \reg[6][0]~q\ & ( (!\micro_inst[22]~input_o\ & (((\reg[4][0]~q\) # (\micro_inst[23]~input_o\)))) # (\micro_inst[22]~input_o\ & (\reg[7][0]~q\ & (\micro_inst[23]~input_o\))) ) ) ) # ( \reg[5][0]~q\ & ( !\reg[6][0]~q\ & ( (!\micro_inst[22]~input_o\ & 
-- (((!\micro_inst[23]~input_o\ & \reg[4][0]~q\)))) # (\micro_inst[22]~input_o\ & (((!\micro_inst[23]~input_o\)) # (\reg[7][0]~q\))) ) ) ) # ( !\reg[5][0]~q\ & ( !\reg[6][0]~q\ & ( (!\micro_inst[22]~input_o\ & (((!\micro_inst[23]~input_o\ & \reg[4][0]~q\)))) 
-- # (\micro_inst[22]~input_o\ & (\reg[7][0]~q\ & (\micro_inst[23]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[22]~input_o\,
	datab => \ALT_INV_reg[7][0]~q\,
	datac => \ALT_INV_micro_inst[23]~input_o\,
	datad => \ALT_INV_reg[4][0]~q\,
	datae => \ALT_INV_reg[5][0]~q\,
	dataf => \ALT_INV_reg[6][0]~q\,
	combout => \Mux70~0_combout\);

-- Location: MLABCELL_X15_Y5_N24
\Mux70~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux70~26_combout\ = ( !\micro_inst[22]~input_o\ & ( ((!\micro_inst[24]~input_o\ & (\micro_inst[23]~input_o\ & (\reg[2][0]~q\))) # (\micro_inst[24]~input_o\ & (((\Mux70~0_combout\))))) ) ) # ( \micro_inst[22]~input_o\ & ( (!\micro_inst[24]~input_o\ & 
-- ((!\micro_inst[23]~input_o\ & (((\reg[1][0]~q\)))) # (\micro_inst[23]~input_o\ & (\reg[3][0]~q\)))) # (\micro_inst[24]~input_o\ & ((((\Mux70~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000000000110110000000000000101111111110001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[23]~input_o\,
	datab => \ALT_INV_reg[3][0]~q\,
	datac => \ALT_INV_reg[1][0]~q\,
	datad => \ALT_INV_micro_inst[24]~input_o\,
	datae => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_Mux70~0_combout\,
	datag => \ALT_INV_reg[2][0]~q\,
	combout => \Mux70~26_combout\);

-- Location: LABCELL_X16_Y5_N15
\Mux70~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux70~13_combout\ = ( \micro_inst[26]~input_o\ & ( \Mux70~26_combout\ & ( (!\micro_inst[25]~input_o\ & (\Mux70~1_combout\)) # (\micro_inst[25]~input_o\ & ((\Mux70~9_combout\))) ) ) ) # ( !\micro_inst[26]~input_o\ & ( \Mux70~26_combout\ & ( 
-- (!\micro_inst[25]~input_o\) # (\Mux70~5_combout\) ) ) ) # ( \micro_inst[26]~input_o\ & ( !\Mux70~26_combout\ & ( (!\micro_inst[25]~input_o\ & (\Mux70~1_combout\)) # (\micro_inst[25]~input_o\ & ((\Mux70~9_combout\))) ) ) ) # ( !\micro_inst[26]~input_o\ & ( 
-- !\Mux70~26_combout\ & ( (\Mux70~5_combout\ & \micro_inst[25]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100000101111111110011111100110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux70~1_combout\,
	datab => \ALT_INV_Mux70~5_combout\,
	datac => \ALT_INV_micro_inst[25]~input_o\,
	datad => \ALT_INV_Mux70~9_combout\,
	datae => \ALT_INV_micro_inst[26]~input_o\,
	dataf => \ALT_INV_Mux70~26_combout\,
	combout => \Mux70~13_combout\);

-- Location: LABCELL_X10_Y8_N30
\Bbus~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~0_combout\ = ( \Mux70~13_combout\ & ( instr(0) & ( (!\micro_inst[21]~input_o\) # ((\Mux47~20_combout\) # (instr(13))) ) ) ) # ( !\Mux70~13_combout\ & ( instr(0) & ( (\micro_inst[21]~input_o\ & ((\Mux47~20_combout\) # (instr(13)))) ) ) ) # ( 
-- \Mux70~13_combout\ & ( !instr(0) & ( (!\micro_inst[21]~input_o\) # ((!instr(13) & \Mux47~20_combout\)) ) ) ) # ( !\Mux70~13_combout\ & ( !instr(0) & ( (\micro_inst[21]~input_o\ & (!instr(13) & \Mux47~20_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000101010101111101000000101010101011010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[21]~input_o\,
	datac => ALT_INV_instr(13),
	datad => \ALT_INV_Mux47~20_combout\,
	datae => \ALT_INV_Mux70~13_combout\,
	dataf => ALT_INV_instr(0),
	combout => \Bbus~0_combout\);

-- Location: FF_X3_Y8_N59
\Bbus[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bbus~0_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bbus[0]~_Duplicate_1_q\);

-- Location: MLABCELL_X6_Y6_N6
\LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan3~0_combout\ = ( \LessThan2~2_combout\ & ( (!\Bbus[14]~_Duplicate_1_q\ & \ShiftRight0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Bbus[14]~_Duplicate_1_q\,
	datad => \ALT_INV_ShiftRight0~0_combout\,
	dataf => \ALT_INV_LessThan2~2_combout\,
	combout => \LessThan3~0_combout\);

-- Location: MLABCELL_X6_Y6_N9
\Mux100~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux100~0_combout\ = ( \Bbus[15]~_Duplicate_1_q\ & ( \micro_inst[14]~input_o\ ) ) # ( !\Bbus[15]~_Duplicate_1_q\ & ( (\micro_inst[14]~input_o\ & (((!\LessThan3~0_combout\) # (!\Bbus[1]~_Duplicate_1_q\)) # (\Bbus[0]~_Duplicate_1_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110001001100110011000100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[0]~_Duplicate_1_q\,
	datab => \ALT_INV_micro_inst[14]~input_o\,
	datac => \ALT_INV_LessThan3~0_combout\,
	datad => \ALT_INV_Bbus[1]~_Duplicate_1_q\,
	dataf => \ALT_INV_Bbus[15]~_Duplicate_1_q\,
	combout => \Mux100~0_combout\);

-- Location: MLABCELL_X3_Y8_N57
\Mux91~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux91~5_combout\ = ( \micro_inst[14]~input_o\ & ( (\Bbus[9]~_Duplicate_1_q\ & (!\Abus[9]~_Duplicate_3_q\ $ (!\micro_inst[15]~input_o\))) ) ) # ( !\micro_inst[14]~input_o\ & ( (!\Abus[9]~_Duplicate_3_q\ & ((!\Bbus[9]~_Duplicate_1_q\) # 
-- (!\micro_inst[15]~input_o\))) # (\Abus[9]~_Duplicate_3_q\ & (!\Bbus[9]~_Duplicate_1_q\ & !\micro_inst[15]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110100011101000111010001110100000010010000100100001001000010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[9]~_Duplicate_3_q\,
	datab => \ALT_INV_Bbus[9]~_Duplicate_1_q\,
	datac => \ALT_INV_micro_inst[15]~input_o\,
	dataf => \ALT_INV_micro_inst[14]~input_o\,
	combout => \Mux91~5_combout\);

-- Location: MLABCELL_X8_Y6_N3
\ShiftLeft0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftLeft0~14_combout\ = ( \Abus[7]~_Duplicate_3_q\ & ( \Bbus_shift~1_combout\ & ( (!\Bbus_shift~2_combout\) # (\Abus[6]~_Duplicate_3_q\) ) ) ) # ( !\Abus[7]~_Duplicate_3_q\ & ( \Bbus_shift~1_combout\ & ( (\Bbus_shift~2_combout\ & 
-- \Abus[6]~_Duplicate_3_q\) ) ) ) # ( \Abus[7]~_Duplicate_3_q\ & ( !\Bbus_shift~1_combout\ & ( (!\Bbus_shift~2_combout\ & ((\Abus[9]~_Duplicate_3_q\))) # (\Bbus_shift~2_combout\ & (\Abus[8]~_Duplicate_3_q\)) ) ) ) # ( !\Abus[7]~_Duplicate_3_q\ & ( 
-- !\Bbus_shift~1_combout\ & ( (!\Bbus_shift~2_combout\ & ((\Abus[9]~_Duplicate_3_q\))) # (\Bbus_shift~2_combout\ & (\Abus[8]~_Duplicate_3_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[8]~_Duplicate_3_q\,
	datab => \ALT_INV_Bbus_shift~2_combout\,
	datac => \ALT_INV_Abus[9]~_Duplicate_3_q\,
	datad => \ALT_INV_Abus[6]~_Duplicate_3_q\,
	datae => \ALT_INV_Abus[7]~_Duplicate_3_q\,
	dataf => \ALT_INV_Bbus_shift~1_combout\,
	combout => \ShiftLeft0~14_combout\);

-- Location: LABCELL_X9_Y6_N21
\Mux91~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux91~0_combout\ = ( \Mux90~0_combout\ & ( \ShiftLeft0~10_combout\ & ( \Mux94~3_combout\ ) ) ) # ( !\Mux90~0_combout\ & ( \ShiftLeft0~10_combout\ & ( (!\Mux94~3_combout\ & ((\ShiftLeft0~14_combout\))) # (\Mux94~3_combout\ & (\ShiftLeft0~11_combout\)) ) ) 
-- ) # ( !\Mux90~0_combout\ & ( !\ShiftLeft0~10_combout\ & ( (!\Mux94~3_combout\ & ((\ShiftLeft0~14_combout\))) # (\Mux94~3_combout\ & (\ShiftLeft0~11_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000000000000000011101000111010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftLeft0~11_combout\,
	datab => \ALT_INV_Mux94~3_combout\,
	datac => \ALT_INV_ShiftLeft0~14_combout\,
	datae => \ALT_INV_Mux90~0_combout\,
	dataf => \ALT_INV_ShiftLeft0~10_combout\,
	combout => \Mux91~0_combout\);

-- Location: MLABCELL_X8_Y7_N54
\Mux91~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux91~1_combout\ = ( \Abus[15]~_Duplicate_2_q\ & ( \Mux91~0_combout\ & ( (!\Mux90~3_combout\) # ((!\Mux90~2_combout\ & ((\ShiftRight0~10_combout\))) # (\Mux90~2_combout\ & (\ShiftRight0~12_combout\))) ) ) ) # ( !\Abus[15]~_Duplicate_2_q\ & ( 
-- \Mux91~0_combout\ & ( (!\Mux90~3_combout\ & (((!\Mux90~2_combout\)))) # (\Mux90~3_combout\ & ((!\Mux90~2_combout\ & ((\ShiftRight0~10_combout\))) # (\Mux90~2_combout\ & (\ShiftRight0~12_combout\)))) ) ) ) # ( \Abus[15]~_Duplicate_2_q\ & ( 
-- !\Mux91~0_combout\ & ( (!\Mux90~3_combout\ & (((\Mux90~2_combout\)))) # (\Mux90~3_combout\ & ((!\Mux90~2_combout\ & ((\ShiftRight0~10_combout\))) # (\Mux90~2_combout\ & (\ShiftRight0~12_combout\)))) ) ) ) # ( !\Abus[15]~_Duplicate_2_q\ & ( 
-- !\Mux91~0_combout\ & ( (\Mux90~3_combout\ & ((!\Mux90~2_combout\ & ((\ShiftRight0~10_combout\))) # (\Mux90~2_combout\ & (\ShiftRight0~12_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftRight0~12_combout\,
	datab => \ALT_INV_Mux90~3_combout\,
	datac => \ALT_INV_ShiftRight0~10_combout\,
	datad => \ALT_INV_Mux90~2_combout\,
	datae => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	dataf => \ALT_INV_Mux91~0_combout\,
	combout => \Mux91~1_combout\);

-- Location: LABCELL_X7_Y9_N36
\Mux91~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux91~3_combout\ = ( \Mux97~0_combout\ & ( \Mux91~1_combout\ & ( (!\micro_inst[16]~input_o\) # (\Add2~57_sumout\) ) ) ) # ( !\Mux97~0_combout\ & ( \Mux91~1_combout\ & ( (!\micro_inst[16]~input_o\ & (\Mux91~2_combout\)) # (\micro_inst[16]~input_o\ & 
-- ((\Maths:solution[9]~q\))) ) ) ) # ( \Mux97~0_combout\ & ( !\Mux91~1_combout\ & ( (\Add2~57_sumout\ & \micro_inst[16]~input_o\) ) ) ) # ( !\Mux97~0_combout\ & ( !\Mux91~1_combout\ & ( (!\micro_inst[16]~input_o\ & (\Mux91~2_combout\)) # 
-- (\micro_inst[16]~input_o\ & ((\Maths:solution[9]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add2~57_sumout\,
	datab => \ALT_INV_Mux91~2_combout\,
	datac => \ALT_INV_micro_inst[16]~input_o\,
	datad => \ALT_INV_Maths:solution[9]~q\,
	datae => \ALT_INV_Mux97~0_combout\,
	dataf => \ALT_INV_Mux91~1_combout\,
	combout => \Mux91~3_combout\);

-- Location: MLABCELL_X8_Y8_N12
\Mux91~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux91~7_combout\ = ( \Abus[9]~_Duplicate_3_q\ & ( (!\micro_inst[14]~input_o\ & (\micro_inst[15]~input_o\)) # (\micro_inst[14]~input_o\ & ((!\micro_inst[15]~input_o\ & (\Mult0~17\)) # (\micro_inst[15]~input_o\ & ((!\Bbus[9]~_Duplicate_1_q\))))) ) ) # ( 
-- !\Abus[9]~_Duplicate_3_q\ & ( (!\micro_inst[14]~input_o\ & (\micro_inst[15]~input_o\)) # (\micro_inst[14]~input_o\ & ((!\micro_inst[15]~input_o\ & (\Mult0~17\)) # (\micro_inst[15]~input_o\ & ((\Bbus[9]~_Duplicate_1_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011000110111001001100011011100110111001001100011011100100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[14]~input_o\,
	datab => \ALT_INV_micro_inst[15]~input_o\,
	datac => \ALT_INV_Mult0~17\,
	datad => \ALT_INV_Bbus[9]~_Duplicate_1_q\,
	dataf => \ALT_INV_Abus[9]~_Duplicate_3_q\,
	combout => \Mux91~7_combout\);

-- Location: LABCELL_X4_Y7_N42
\Mux91~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux91~4_combout\ = ( \Mux91~7_combout\ & ( \Div0|auto_generated|divider|op_1~57_sumout\ & ( ((!\Div0|auto_generated|divider|divider|selnose\(102)) # (\micro_inst[14]~input_o\)) # (\Div0|auto_generated|divider|diff_signs~combout\) ) ) ) # ( 
-- !\Mux91~7_combout\ & ( \Div0|auto_generated|divider|op_1~57_sumout\ & ( (\Add1~57_sumout\ & !\micro_inst[14]~input_o\) ) ) ) # ( \Mux91~7_combout\ & ( !\Div0|auto_generated|divider|op_1~57_sumout\ & ( ((!\Div0|auto_generated|divider|diff_signs~combout\ & 
-- !\Div0|auto_generated|divider|divider|selnose\(102))) # (\micro_inst[14]~input_o\) ) ) ) # ( !\Mux91~7_combout\ & ( !\Div0|auto_generated|divider|op_1~57_sumout\ & ( (\Add1~57_sumout\ & !\micro_inst[14]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000110000001111111101010101000000001111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~57_sumout\,
	datab => \Div0|auto_generated|divider|ALT_INV_diff_signs~combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_selnose\(102),
	datad => \ALT_INV_micro_inst[14]~input_o\,
	datae => \ALT_INV_Mux91~7_combout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~57_sumout\,
	combout => \Mux91~4_combout\);

-- Location: LABCELL_X4_Y7_N9
\Mux91~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux91~6_combout\ = ( \Mux91~4_combout\ & ( (!\micro_inst[17]~input_o\ & (((!\Mux91~5_combout\)) # (\micro_inst[16]~input_o\))) # (\micro_inst[17]~input_o\ & (((\Mux91~3_combout\)))) ) ) # ( !\Mux91~4_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- (!\micro_inst[16]~input_o\ & (!\Mux91~5_combout\))) # (\micro_inst[17]~input_o\ & (((\Mux91~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010110011100000001011001111000100111101111100010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[16]~input_o\,
	datab => \ALT_INV_micro_inst[17]~input_o\,
	datac => \ALT_INV_Mux91~5_combout\,
	datad => \ALT_INV_Mux91~3_combout\,
	dataf => \ALT_INV_Mux91~4_combout\,
	combout => \Mux91~6_combout\);

-- Location: FF_X4_Y7_N11
\Maths:solution[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux91~6_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:solution[9]~q\);

-- Location: LABCELL_X7_Y9_N42
\Mux91~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux91~2_combout\ = ( \Mult1~17\ & ( \Mux100~1_combout\ & ( (!\Mux100~0_combout\) # (\Maths:solution[9]~q\) ) ) ) # ( !\Mult1~17\ & ( \Mux100~1_combout\ & ( (\Mux100~0_combout\ & \Maths:solution[9]~q\) ) ) ) # ( \Mult1~17\ & ( !\Mux100~1_combout\ & ( 
-- (!\Mux100~0_combout\ & (!\Bbus[9]~_Duplicate_1_q\)) # (\Mux100~0_combout\ & ((\Abus[9]~_Duplicate_3_q\))) ) ) ) # ( !\Mult1~17\ & ( !\Mux100~1_combout\ & ( (!\Mux100~0_combout\ & (!\Bbus[9]~_Duplicate_1_q\)) # (\Mux100~0_combout\ & 
-- ((\Abus[9]~_Duplicate_3_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011110101101000001111010100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux100~0_combout\,
	datab => \ALT_INV_Maths:solution[9]~q\,
	datac => \ALT_INV_Bbus[9]~_Duplicate_1_q\,
	datad => \ALT_INV_Abus[9]~_Duplicate_3_q\,
	datae => \ALT_INV_Mult1~17\,
	dataf => \ALT_INV_Mux100~1_combout\,
	combout => \Mux91~2_combout\);

-- Location: LABCELL_X7_Y8_N51
\Mux76~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux76~0_combout\ = ( \Bbus[12]~_Duplicate_1_q\ & ( (!\Bbus[10]~_Duplicate_1_q\ & (!\Bbus[8]~_Duplicate_1_q\ & ((!\Bbus[11]~_Duplicate_1_q\) # (!\Bbus[9]~_Duplicate_1_q\)))) # (\Bbus[10]~_Duplicate_1_q\ & (((\Bbus[8]~_Duplicate_1_q\ & 
-- !\Bbus[9]~_Duplicate_1_q\)))) ) ) # ( !\Bbus[12]~_Duplicate_1_q\ & ( (!\Bbus[11]~_Duplicate_1_q\ & ((!\Bbus[10]~_Duplicate_1_q\) # (!\Bbus[8]~_Duplicate_1_q\ $ (\Bbus[9]~_Duplicate_1_q\)))) # (\Bbus[11]~_Duplicate_1_q\ & ((!\Bbus[8]~_Duplicate_1_q\ & 
-- (!\Bbus[10]~_Duplicate_1_q\)) # (\Bbus[8]~_Duplicate_1_q\ & ((!\Bbus[9]~_Duplicate_1_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101110101100111010111010110010100101100000001010010110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[10]~_Duplicate_1_q\,
	datab => \ALT_INV_Bbus[11]~_Duplicate_1_q\,
	datac => \ALT_INV_Bbus[8]~_Duplicate_1_q\,
	datad => \ALT_INV_Bbus[9]~_Duplicate_1_q\,
	dataf => \ALT_INV_Bbus[12]~_Duplicate_1_q\,
	combout => \Mux76~0_combout\);

-- Location: LABCELL_X7_Y9_N18
\Mux107~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux107~0_combout\ = ( \micro_inst[15]~input_o\ & ( \Add2~57_sumout\ & ( (!\micro_inst[14]~input_o\ & ((\Bbus[9]~_Duplicate_1_q\))) # (\micro_inst[14]~input_o\ & (!\Maths:random[9]~q\)) ) ) ) # ( !\micro_inst[15]~input_o\ & ( \Add2~57_sumout\ & ( 
-- (!\micro_inst[14]~input_o\) # (!\Mux76~0_combout\) ) ) ) # ( \micro_inst[15]~input_o\ & ( !\Add2~57_sumout\ & ( (!\micro_inst[14]~input_o\ & ((\Bbus[9]~_Duplicate_1_q\))) # (\micro_inst[14]~input_o\ & (!\Maths:random[9]~q\)) ) ) ) # ( 
-- !\micro_inst[15]~input_o\ & ( !\Add2~57_sumout\ & ( (\micro_inst[14]~input_o\ & !\Mux76~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010011100100111011111111101010100100111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[14]~input_o\,
	datab => \ALT_INV_Maths:random[9]~q\,
	datac => \ALT_INV_Bbus[9]~_Duplicate_1_q\,
	datad => \ALT_INV_Mux76~0_combout\,
	datae => \ALT_INV_micro_inst[15]~input_o\,
	dataf => \ALT_INV_Add2~57_sumout\,
	combout => \Mux107~0_combout\);

-- Location: LABCELL_X7_Y9_N12
\Mux107~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux107~1_combout\ = ( \micro_inst[16]~input_o\ & ( \Mux91~1_combout\ & ( \Mux107~0_combout\ ) ) ) # ( !\micro_inst[16]~input_o\ & ( \Mux91~1_combout\ & ( (!\micro_inst[15]~input_o\) # (\Mux91~2_combout\) ) ) ) # ( \micro_inst[16]~input_o\ & ( 
-- !\Mux91~1_combout\ & ( \Mux107~0_combout\ ) ) ) # ( !\micro_inst[16]~input_o\ & ( !\Mux91~1_combout\ & ( (\micro_inst[15]~input_o\ & \Mux91~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011110000111110111011101110110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[15]~input_o\,
	datab => \ALT_INV_Mux91~2_combout\,
	datac => \ALT_INV_Mux107~0_combout\,
	datae => \ALT_INV_micro_inst[16]~input_o\,
	dataf => \ALT_INV_Mux91~1_combout\,
	combout => \Mux107~1_combout\);

-- Location: LABCELL_X4_Y7_N3
\Mux107~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux107~2_combout\ = ( \Mux91~4_combout\ & ( (!\micro_inst[17]~input_o\ & (((!\Mux91~5_combout\)) # (\micro_inst[16]~input_o\))) # (\micro_inst[17]~input_o\ & (((\Mux107~1_combout\)))) ) ) # ( !\Mux91~4_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- (!\micro_inst[16]~input_o\ & ((!\Mux91~5_combout\)))) # (\micro_inst[17]~input_o\ & (((\Mux107~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101100000011100010110000001111001111010001111100111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[16]~input_o\,
	datab => \ALT_INV_micro_inst[17]~input_o\,
	datac => \ALT_INV_Mux107~1_combout\,
	datad => \ALT_INV_Mux91~5_combout\,
	dataf => \ALT_INV_Mux91~4_combout\,
	combout => \Mux107~2_combout\);

-- Location: FF_X4_Y7_N4
\ALUout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux107~2_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ALUout(9));

-- Location: FF_X27_Y6_N26
\CMUX:Cbusi[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Cbusi~9_combout\,
	ena => \reg[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CMUX:Cbusi[9]~q\);

-- Location: IOIBUF_X50_Y0_N92
\mmI[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mmI(9),
	o => \mmI[9]~input_o\);

-- Location: LABCELL_X27_Y6_N24
\Cbusi~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Cbusi~9_combout\ = ( \mmI[9]~input_o\ & ( ((!\micro_inst[18]~input_o\ & (ALUout(9))) # (\micro_inst[18]~input_o\ & ((\CMUX:Cbusi[9]~q\)))) # (\micro_inst[19]~input_o\) ) ) # ( !\mmI[9]~input_o\ & ( (!\micro_inst[19]~input_o\ & ((!\micro_inst[18]~input_o\ 
-- & (ALUout(9))) # (\micro_inst[18]~input_o\ & ((\CMUX:Cbusi[9]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[18]~input_o\,
	datab => \ALT_INV_micro_inst[19]~input_o\,
	datac => ALT_INV_ALUout(9),
	datad => \ALT_INV_CMUX:Cbusi[9]~q\,
	dataf => \ALT_INV_mmI[9]~input_o\,
	combout => \Cbusi~9_combout\);

-- Location: FF_X34_Y5_N53
\reg[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~9_combout\,
	sload => VCC,
	ena => \reg[31][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[31][9]~q\);

-- Location: LABCELL_X27_Y4_N48
\instr[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \instr[9]~feeder_combout\ = ( \reg[31][9]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_reg[31][9]~q\,
	combout => \instr[9]~feeder_combout\);

-- Location: FF_X27_Y4_N50
\instr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \instr[9]~feeder_combout\,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => instr(9));

-- Location: LABCELL_X22_Y3_N24
\reg[12][0]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[12][0]~76_combout\ = ( \Abus[6]~244_combout\ & ( ((!instr(9) & (instr(12) & \reg[4][0]~0_combout\))) # (\reg[4][0]~1_combout\) ) ) # ( !\Abus[6]~244_combout\ & ( (!instr(9) & (instr(12) & \reg[4][0]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(9),
	datab => \ALT_INV_reg[4][0]~1_combout\,
	datac => ALT_INV_instr(12),
	datad => \ALT_INV_reg[4][0]~0_combout\,
	dataf => \ALT_INV_Abus[6]~244_combout\,
	combout => \reg[12][0]~76_combout\);

-- Location: LABCELL_X22_Y3_N45
\reg[12][0]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[12][0]~77_combout\ = ( \reg[12][0]~76_combout\ & ( (!counter(0) & (\reset~input_o\ & (!\micro_inst[18]~input_o\ & counter(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_counter(0),
	datab => \ALT_INV_reset~input_o\,
	datac => \ALT_INV_micro_inst[18]~input_o\,
	datad => ALT_INV_counter(1),
	dataf => \ALT_INV_reg[12][0]~76_combout\,
	combout => \reg[12][0]~77_combout\);

-- Location: FF_X30_Y3_N53
\reg[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~15_combout\,
	sload => VCC,
	ena => \reg[12][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[12][15]~q\);

-- Location: LABCELL_X29_Y3_N48
\Bbus~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~217_combout\ = ( \micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[15][15]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[14][15]~q\ ) ) ) # ( \micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( 
-- \reg[13][15]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( \reg[12][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[12][15]~q\,
	datab => \ALT_INV_reg[14][15]~q\,
	datac => \ALT_INV_reg[13][15]~q\,
	datad => \ALT_INV_reg[15][15]~q\,
	datae => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_micro_inst[23]~input_o\,
	combout => \Bbus~217_combout\);

-- Location: LABCELL_X27_Y3_N54
\Bbus~216\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~216_combout\ = ( \micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[11][15]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[10][15]~q\ ) ) ) # ( \micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( 
-- \reg[9][15]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( \reg[8][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[8][15]~q\,
	datab => \ALT_INV_reg[10][15]~q\,
	datac => \ALT_INV_reg[11][15]~q\,
	datad => \ALT_INV_reg[9][15]~q\,
	datae => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_micro_inst[23]~input_o\,
	combout => \Bbus~216_combout\);

-- Location: MLABCELL_X34_Y5_N3
\Bbus~210\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~210_combout\ = ( \micro_inst[25]~input_o\ & ( \reg[17][15]~q\ & ( (!\micro_inst[23]~input_o\ & (\reg[25][15]~q\)) # (\micro_inst[23]~input_o\ & ((\reg[27][15]~q\))) ) ) ) # ( !\micro_inst[25]~input_o\ & ( \reg[17][15]~q\ & ( 
-- (!\micro_inst[23]~input_o\) # (\reg[19][15]~q\) ) ) ) # ( \micro_inst[25]~input_o\ & ( !\reg[17][15]~q\ & ( (!\micro_inst[23]~input_o\ & (\reg[25][15]~q\)) # (\micro_inst[23]~input_o\ & ((\reg[27][15]~q\))) ) ) ) # ( !\micro_inst[25]~input_o\ & ( 
-- !\reg[17][15]~q\ & ( (\micro_inst[23]~input_o\ & \reg[19][15]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010001110100011111001100111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[25][15]~q\,
	datab => \ALT_INV_micro_inst[23]~input_o\,
	datac => \ALT_INV_reg[27][15]~q\,
	datad => \ALT_INV_reg[19][15]~q\,
	datae => \ALT_INV_micro_inst[25]~input_o\,
	dataf => \ALT_INV_reg[17][15]~q\,
	combout => \Bbus~210_combout\);

-- Location: LABCELL_X29_Y3_N45
\Bbus~211\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~211_combout\ = ( \reg[22][15]~q\ & ( \reg[20][15]~q\ & ( (!\micro_inst[25]~input_o\) # ((!\micro_inst[23]~input_o\ & ((\reg[28][15]~q\))) # (\micro_inst[23]~input_o\ & (\reg[30][15]~q\))) ) ) ) # ( !\reg[22][15]~q\ & ( \reg[20][15]~q\ & ( 
-- (!\micro_inst[23]~input_o\ & (((!\micro_inst[25]~input_o\) # (\reg[28][15]~q\)))) # (\micro_inst[23]~input_o\ & (\reg[30][15]~q\ & ((\micro_inst[25]~input_o\)))) ) ) ) # ( \reg[22][15]~q\ & ( !\reg[20][15]~q\ & ( (!\micro_inst[23]~input_o\ & 
-- (((\reg[28][15]~q\ & \micro_inst[25]~input_o\)))) # (\micro_inst[23]~input_o\ & (((!\micro_inst[25]~input_o\)) # (\reg[30][15]~q\))) ) ) ) # ( !\reg[22][15]~q\ & ( !\reg[20][15]~q\ & ( (\micro_inst[25]~input_o\ & ((!\micro_inst[23]~input_o\ & 
-- ((\reg[28][15]~q\))) # (\micro_inst[23]~input_o\ & (\reg[30][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[30][15]~q\,
	datab => \ALT_INV_micro_inst[23]~input_o\,
	datac => \ALT_INV_reg[28][15]~q\,
	datad => \ALT_INV_micro_inst[25]~input_o\,
	datae => \ALT_INV_reg[22][15]~q\,
	dataf => \ALT_INV_reg[20][15]~q\,
	combout => \Bbus~211_combout\);

-- Location: LABCELL_X29_Y3_N9
\Bbus~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~209_combout\ = ( \reg[18][15]~q\ & ( \micro_inst[23]~input_o\ & ( (!\micro_inst[25]~input_o\) # (\reg[26][15]~q\) ) ) ) # ( !\reg[18][15]~q\ & ( \micro_inst[23]~input_o\ & ( (\micro_inst[25]~input_o\ & \reg[26][15]~q\) ) ) ) # ( \reg[18][15]~q\ & ( 
-- !\micro_inst[23]~input_o\ & ( (!\micro_inst[25]~input_o\ & (\reg[16][15]~q\)) # (\micro_inst[25]~input_o\ & ((\reg[24][15]~q\))) ) ) ) # ( !\reg[18][15]~q\ & ( !\micro_inst[23]~input_o\ & ( (!\micro_inst[25]~input_o\ & (\reg[16][15]~q\)) # 
-- (\micro_inst[25]~input_o\ & ((\reg[24][15]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[25]~input_o\,
	datab => \ALT_INV_reg[26][15]~q\,
	datac => \ALT_INV_reg[16][15]~q\,
	datad => \ALT_INV_reg[24][15]~q\,
	datae => \ALT_INV_reg[18][15]~q\,
	dataf => \ALT_INV_micro_inst[23]~input_o\,
	combout => \Bbus~209_combout\);

-- Location: MLABCELL_X34_Y4_N33
\Bbus~212\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~212_combout\ = ( \reg[31][15]~q\ & ( \reg[23][15]~q\ & ( ((!\micro_inst[25]~input_o\ & ((\reg[21][15]~q\))) # (\micro_inst[25]~input_o\ & (\reg[29][15]~q\))) # (\micro_inst[23]~input_o\) ) ) ) # ( !\reg[31][15]~q\ & ( \reg[23][15]~q\ & ( 
-- (!\micro_inst[23]~input_o\ & ((!\micro_inst[25]~input_o\ & ((\reg[21][15]~q\))) # (\micro_inst[25]~input_o\ & (\reg[29][15]~q\)))) # (\micro_inst[23]~input_o\ & (((!\micro_inst[25]~input_o\)))) ) ) ) # ( \reg[31][15]~q\ & ( !\reg[23][15]~q\ & ( 
-- (!\micro_inst[23]~input_o\ & ((!\micro_inst[25]~input_o\ & ((\reg[21][15]~q\))) # (\micro_inst[25]~input_o\ & (\reg[29][15]~q\)))) # (\micro_inst[23]~input_o\ & (((\micro_inst[25]~input_o\)))) ) ) ) # ( !\reg[31][15]~q\ & ( !\reg[23][15]~q\ & ( 
-- (!\micro_inst[23]~input_o\ & ((!\micro_inst[25]~input_o\ & ((\reg[21][15]~q\))) # (\micro_inst[25]~input_o\ & (\reg[29][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[23]~input_o\,
	datab => \ALT_INV_reg[29][15]~q\,
	datac => \ALT_INV_micro_inst[25]~input_o\,
	datad => \ALT_INV_reg[21][15]~q\,
	datae => \ALT_INV_reg[31][15]~q\,
	dataf => \ALT_INV_reg[23][15]~q\,
	combout => \Bbus~212_combout\);

-- Location: MLABCELL_X28_Y3_N21
\Bbus~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~213_combout\ = ( \Bbus~209_combout\ & ( \Bbus~212_combout\ & ( (!\micro_inst[24]~input_o\ & (((!\micro_inst[22]~input_o\)) # (\Bbus~210_combout\))) # (\micro_inst[24]~input_o\ & (((\Bbus~211_combout\) # (\micro_inst[22]~input_o\)))) ) ) ) # ( 
-- !\Bbus~209_combout\ & ( \Bbus~212_combout\ & ( (!\micro_inst[24]~input_o\ & (\Bbus~210_combout\ & (\micro_inst[22]~input_o\))) # (\micro_inst[24]~input_o\ & (((\Bbus~211_combout\) # (\micro_inst[22]~input_o\)))) ) ) ) # ( \Bbus~209_combout\ & ( 
-- !\Bbus~212_combout\ & ( (!\micro_inst[24]~input_o\ & (((!\micro_inst[22]~input_o\)) # (\Bbus~210_combout\))) # (\micro_inst[24]~input_o\ & (((!\micro_inst[22]~input_o\ & \Bbus~211_combout\)))) ) ) ) # ( !\Bbus~209_combout\ & ( !\Bbus~212_combout\ & ( 
-- (!\micro_inst[24]~input_o\ & (\Bbus~210_combout\ & (\micro_inst[22]~input_o\))) # (\micro_inst[24]~input_o\ & (((!\micro_inst[22]~input_o\ & \Bbus~211_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~210_combout\,
	datab => \ALT_INV_micro_inst[24]~input_o\,
	datac => \ALT_INV_micro_inst[22]~input_o\,
	datad => \ALT_INV_Bbus~211_combout\,
	datae => \ALT_INV_Bbus~209_combout\,
	dataf => \ALT_INV_Bbus~212_combout\,
	combout => \Bbus~213_combout\);

-- Location: LABCELL_X31_Y5_N21
\Bbus~214\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~214_combout\ = ( \reg[7][15]~q\ & ( \micro_inst[23]~input_o\ & ( (\reg[6][15]~q\) # (\micro_inst[22]~input_o\) ) ) ) # ( !\reg[7][15]~q\ & ( \micro_inst[23]~input_o\ & ( (!\micro_inst[22]~input_o\ & \reg[6][15]~q\) ) ) ) # ( \reg[7][15]~q\ & ( 
-- !\micro_inst[23]~input_o\ & ( (!\micro_inst[22]~input_o\ & (\reg[4][15]~q\)) # (\micro_inst[22]~input_o\ & ((\reg[5][15]~q\))) ) ) ) # ( !\reg[7][15]~q\ & ( !\micro_inst[23]~input_o\ & ( (!\micro_inst[22]~input_o\ & (\reg[4][15]~q\)) # 
-- (\micro_inst[22]~input_o\ & ((\reg[5][15]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[4][15]~q\,
	datab => \ALT_INV_reg[5][15]~q\,
	datac => \ALT_INV_micro_inst[22]~input_o\,
	datad => \ALT_INV_reg[6][15]~q\,
	datae => \ALT_INV_reg[7][15]~q\,
	dataf => \ALT_INV_micro_inst[23]~input_o\,
	combout => \Bbus~214_combout\);

-- Location: MLABCELL_X28_Y3_N42
\Bbus~215\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~215_combout\ = ( \micro_inst[24]~input_o\ & ( \reg[3][15]~q\ & ( \Bbus~214_combout\ ) ) ) # ( !\micro_inst[24]~input_o\ & ( \reg[3][15]~q\ & ( (\reg[2][15]~q\) # (\micro_inst[22]~input_o\) ) ) ) # ( \micro_inst[24]~input_o\ & ( !\reg[3][15]~q\ & ( 
-- \Bbus~214_combout\ ) ) ) # ( !\micro_inst[24]~input_o\ & ( !\reg[3][15]~q\ & ( (!\micro_inst[22]~input_o\ & \reg[2][15]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010101010101010100111111001111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~214_combout\,
	datab => \ALT_INV_micro_inst[22]~input_o\,
	datac => \ALT_INV_reg[2][15]~q\,
	datae => \ALT_INV_micro_inst[24]~input_o\,
	dataf => \ALT_INV_reg[3][15]~q\,
	combout => \Bbus~215_combout\);

-- Location: MLABCELL_X28_Y3_N30
\Bbus~218\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~218_combout\ = ( \Bbus~213_combout\ & ( \Bbus~215_combout\ & ( (!\Bbus[12]~12_combout\) # ((!\Bbus[12]~11_combout\ & ((\Bbus~216_combout\))) # (\Bbus[12]~11_combout\ & (\Bbus~217_combout\))) ) ) ) # ( !\Bbus~213_combout\ & ( \Bbus~215_combout\ & ( 
-- (!\Bbus[12]~11_combout\ & (((\Bbus~216_combout\ & \Bbus[12]~12_combout\)))) # (\Bbus[12]~11_combout\ & (((!\Bbus[12]~12_combout\)) # (\Bbus~217_combout\))) ) ) ) # ( \Bbus~213_combout\ & ( !\Bbus~215_combout\ & ( (!\Bbus[12]~11_combout\ & 
-- (((!\Bbus[12]~12_combout\) # (\Bbus~216_combout\)))) # (\Bbus[12]~11_combout\ & (\Bbus~217_combout\ & ((\Bbus[12]~12_combout\)))) ) ) ) # ( !\Bbus~213_combout\ & ( !\Bbus~215_combout\ & ( (\Bbus[12]~12_combout\ & ((!\Bbus[12]~11_combout\ & 
-- ((\Bbus~216_combout\))) # (\Bbus[12]~11_combout\ & (\Bbus~217_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[12]~11_combout\,
	datab => \ALT_INV_Bbus~217_combout\,
	datac => \ALT_INV_Bbus~216_combout\,
	datad => \ALT_INV_Bbus[12]~12_combout\,
	datae => \ALT_INV_Bbus~213_combout\,
	dataf => \ALT_INV_Bbus~215_combout\,
	combout => \Bbus~218_combout\);

-- Location: LABCELL_X30_Y3_N18
\Bbus~220\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~220_combout\ = ( instr(2) & ( instr(3) & ( \Mux32~7_combout\ ) ) ) # ( !instr(2) & ( instr(3) & ( \Mux32~6_combout\ ) ) ) # ( instr(2) & ( !instr(3) & ( \Mux32~5_combout\ ) ) ) # ( !instr(2) & ( !instr(3) & ( \Mux32~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux32~7_combout\,
	datab => \ALT_INV_Mux32~5_combout\,
	datac => \ALT_INV_Mux32~4_combout\,
	datad => \ALT_INV_Mux32~6_combout\,
	datae => ALT_INV_instr(2),
	dataf => ALT_INV_instr(3),
	combout => \Bbus~220_combout\);

-- Location: LABCELL_X30_Y3_N45
\Bbus~222\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~222_combout\ = ( instr(2) & ( instr(3) & ( \Mux32~15_combout\ ) ) ) # ( !instr(2) & ( instr(3) & ( \Mux32~14_combout\ ) ) ) # ( instr(2) & ( !instr(3) & ( \Mux32~13_combout\ ) ) ) # ( !instr(2) & ( !instr(3) & ( \Mux32~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux32~13_combout\,
	datab => \ALT_INV_Mux32~12_combout\,
	datac => \ALT_INV_Mux32~14_combout\,
	datad => \ALT_INV_Mux32~15_combout\,
	datae => ALT_INV_instr(2),
	dataf => ALT_INV_instr(3),
	combout => \Bbus~222_combout\);

-- Location: LABCELL_X30_Y3_N3
\Bbus~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~221_combout\ = ( instr(2) & ( instr(3) & ( \Mux32~11_combout\ ) ) ) # ( !instr(2) & ( instr(3) & ( \Mux32~10_combout\ ) ) ) # ( instr(2) & ( !instr(3) & ( \Mux32~9_combout\ ) ) ) # ( !instr(2) & ( !instr(3) & ( \Mux32~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux32~9_combout\,
	datab => \ALT_INV_Mux32~11_combout\,
	datac => \ALT_INV_Mux32~10_combout\,
	datad => \ALT_INV_Mux32~8_combout\,
	datae => ALT_INV_instr(2),
	dataf => ALT_INV_instr(3),
	combout => \Bbus~221_combout\);

-- Location: LABCELL_X30_Y3_N24
\Bbus~219\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~219_combout\ = ( instr(2) & ( instr(3) & ( \Mux32~3_combout\ ) ) ) # ( !instr(2) & ( instr(3) & ( \Mux32~2_combout\ ) ) ) # ( instr(2) & ( !instr(3) & ( \Mux32~1_combout\ ) ) ) # ( !instr(2) & ( !instr(3) & ( \Mux32~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux32~1_combout\,
	datab => \ALT_INV_Mux32~0_combout\,
	datac => \ALT_INV_Mux32~3_combout\,
	datad => \ALT_INV_Mux32~2_combout\,
	datae => ALT_INV_instr(2),
	dataf => ALT_INV_instr(3),
	combout => \Bbus~219_combout\);

-- Location: LABCELL_X30_Y3_N36
\Bbus~223\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~223_combout\ = ( \Bbus~221_combout\ & ( \Bbus~219_combout\ & ( (!instr(0)) # ((!instr(1) & (\Bbus~220_combout\)) # (instr(1) & ((\Bbus~222_combout\)))) ) ) ) # ( !\Bbus~221_combout\ & ( \Bbus~219_combout\ & ( (!instr(0) & (((!instr(1))))) # 
-- (instr(0) & ((!instr(1) & (\Bbus~220_combout\)) # (instr(1) & ((\Bbus~222_combout\))))) ) ) ) # ( \Bbus~221_combout\ & ( !\Bbus~219_combout\ & ( (!instr(0) & (((instr(1))))) # (instr(0) & ((!instr(1) & (\Bbus~220_combout\)) # (instr(1) & 
-- ((\Bbus~222_combout\))))) ) ) ) # ( !\Bbus~221_combout\ & ( !\Bbus~219_combout\ & ( (instr(0) & ((!instr(1) & (\Bbus~220_combout\)) # (instr(1) & ((\Bbus~222_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~220_combout\,
	datab => \ALT_INV_Bbus~222_combout\,
	datac => ALT_INV_instr(0),
	datad => ALT_INV_instr(1),
	datae => \ALT_INV_Bbus~221_combout\,
	dataf => \ALT_INV_Bbus~219_combout\,
	combout => \Bbus~223_combout\);

-- Location: LABCELL_X24_Y6_N21
\Bbus~224\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~224_combout\ = ( instr(13) & ( (!\micro_inst[21]~input_o\ & (\Bbus~218_combout\)) # (\micro_inst[21]~input_o\ & ((\Bbus~159_combout\))) ) ) # ( !instr(13) & ( (!\micro_inst[21]~input_o\ & (\Bbus~218_combout\)) # (\micro_inst[21]~input_o\ & 
-- (((\Bbus~223_combout\) # (\Bbus~159_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101110111010001110100011101000111011101110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~218_combout\,
	datab => \ALT_INV_micro_inst[21]~input_o\,
	datac => \ALT_INV_Bbus~159_combout\,
	datad => \ALT_INV_Bbus~223_combout\,
	datae => ALT_INV_instr(13),
	combout => \Bbus~224_combout\);

-- Location: MLABCELL_X21_Y8_N18
\Bbus[15]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus[15]~SCLR_LUT_combout\ = ( \Bbus~224_combout\ & ( !\Bbus[12]~20_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Bbus[12]~20_combout\,
	dataf => \ALT_INV_Bbus~224_combout\,
	combout => \Bbus[15]~SCLR_LUT_combout\);

-- Location: FF_X3_Y8_N2
\Bbus[15]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bbus[15]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bbus[15]~_Duplicate_1_q\);

-- Location: LABCELL_X10_Y8_N39
\Mux85~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux85~0_combout\ = ( \Abus[15]~_Duplicate_2_q\ & ( \micro_inst[14]~input_o\ & ( (\Bbus[15]~_Duplicate_1_q\ & !\micro_inst[15]~input_o\) ) ) ) # ( !\Abus[15]~_Duplicate_2_q\ & ( \micro_inst[14]~input_o\ & ( (\Bbus[15]~_Duplicate_1_q\ & 
-- \micro_inst[15]~input_o\) ) ) ) # ( \Abus[15]~_Duplicate_2_q\ & ( !\micro_inst[14]~input_o\ & ( (!\Bbus[15]~_Duplicate_1_q\ & !\micro_inst[15]~input_o\) ) ) ) # ( !\Abus[15]~_Duplicate_2_q\ & ( !\micro_inst[14]~input_o\ & ( (!\Bbus[15]~_Duplicate_1_q\) # 
-- (!\micro_inst[15]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100110000001100000000000011000000110011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Bbus[15]~_Duplicate_1_q\,
	datac => \ALT_INV_micro_inst[15]~input_o\,
	datae => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	dataf => \ALT_INV_micro_inst[14]~input_o\,
	combout => \Mux85~0_combout\);

-- Location: MLABCELL_X8_Y5_N36
\ShiftLeft0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftLeft0~0_combout\ = ( \Bbus_shift~1_combout\ & ( \Abus[14]~_Duplicate_3_q\ & ( (!\Bbus_shift~2_combout\ & ((\Abus[13]~_Duplicate_3_q\))) # (\Bbus_shift~2_combout\ & (\Abus[12]~_Duplicate_3_q\)) ) ) ) # ( !\Bbus_shift~1_combout\ & ( 
-- \Abus[14]~_Duplicate_3_q\ & ( (\Bbus_shift~2_combout\) # (\Abus[15]~_Duplicate_2_q\) ) ) ) # ( \Bbus_shift~1_combout\ & ( !\Abus[14]~_Duplicate_3_q\ & ( (!\Bbus_shift~2_combout\ & ((\Abus[13]~_Duplicate_3_q\))) # (\Bbus_shift~2_combout\ & 
-- (\Abus[12]~_Duplicate_3_q\)) ) ) ) # ( !\Bbus_shift~1_combout\ & ( !\Abus[14]~_Duplicate_3_q\ & ( (\Abus[15]~_Duplicate_2_q\ & !\Bbus_shift~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[12]~_Duplicate_3_q\,
	datab => \ALT_INV_Abus[13]~_Duplicate_3_q\,
	datac => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	datad => \ALT_INV_Bbus_shift~2_combout\,
	datae => \ALT_INV_Bbus_shift~1_combout\,
	dataf => \ALT_INV_Abus[14]~_Duplicate_3_q\,
	combout => \ShiftLeft0~0_combout\);

-- Location: LABCELL_X7_Y6_N24
\ShiftLeft0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftLeft0~4_combout\ = ( \Bbus_shift~4_combout\ & ( \ShiftLeft0~0_combout\ & ( (!\Bbus_shift~3_combout\ & ((\ShiftLeft0~2_combout\))) # (\Bbus_shift~3_combout\ & (\ShiftLeft0~3_combout\)) ) ) ) # ( !\Bbus_shift~4_combout\ & ( \ShiftLeft0~0_combout\ & ( 
-- (!\Bbus_shift~3_combout\) # (\ShiftLeft0~1_combout\) ) ) ) # ( \Bbus_shift~4_combout\ & ( !\ShiftLeft0~0_combout\ & ( (!\Bbus_shift~3_combout\ & ((\ShiftLeft0~2_combout\))) # (\Bbus_shift~3_combout\ & (\ShiftLeft0~3_combout\)) ) ) ) # ( 
-- !\Bbus_shift~4_combout\ & ( !\ShiftLeft0~0_combout\ & ( (\ShiftLeft0~1_combout\ & \Bbus_shift~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftLeft0~3_combout\,
	datab => \ALT_INV_ShiftLeft0~1_combout\,
	datac => \ALT_INV_Bbus_shift~3_combout\,
	datad => \ALT_INV_ShiftLeft0~2_combout\,
	datae => \ALT_INV_Bbus_shift~4_combout\,
	dataf => \ALT_INV_ShiftLeft0~0_combout\,
	combout => \ShiftLeft0~4_combout\);

-- Location: MLABCELL_X6_Y6_N0
\ShiftLeft0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ShiftLeft0~5_combout\ = ( \Bbus[4]~_Duplicate_1_q\ & ( \ShiftLeft0~4_combout\ & ( ((\LessThan1~0_combout\ & !\Bbus[14]~_Duplicate_1_q\)) # (\Bbus[15]~_Duplicate_1_q\) ) ) ) # ( !\Bbus[4]~_Duplicate_1_q\ & ( \ShiftLeft0~4_combout\ & ( 
-- ((!\Bbus[14]~_Duplicate_1_q\ & ((\LessThan2~2_combout\) # (\LessThan1~0_combout\)))) # (\Bbus[15]~_Duplicate_1_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110011111100110111001101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan1~0_combout\,
	datab => \ALT_INV_Bbus[15]~_Duplicate_1_q\,
	datac => \ALT_INV_Bbus[14]~_Duplicate_1_q\,
	datad => \ALT_INV_LessThan2~2_combout\,
	datae => \ALT_INV_Bbus[4]~_Duplicate_1_q\,
	dataf => \ALT_INV_ShiftLeft0~4_combout\,
	combout => \ShiftLeft0~5_combout\);

-- Location: LABCELL_X4_Y8_N45
\Div0|auto_generated|divider|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~1_sumout\ = SUM(( (((\Div0|auto_generated|divider|divider|sel\(2)) # (\Div0|auto_generated|divider|my_abs_den|op_1~5_sumout\)) # (\Div0|auto_generated|divider|my_abs_den|op_1~1_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~1_sumout\,
	datab => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_den|ALT_INV_op_1~5_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_sel\(2),
	cin => \Div0|auto_generated|divider|op_1~62\,
	sumout => \Div0|auto_generated|divider|op_1~1_sumout\);

-- Location: LABCELL_X7_Y7_N45
\Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~1_sumout\ = SUM(( \Bbus[15]~_Duplicate_1_q\ ) + ( \Abus[15]~_Duplicate_2_q\ ) + ( \Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[15]~_Duplicate_1_q\,
	datac => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	cin => \Add1~62\,
	sumout => \Add1~1_sumout\);

-- Location: LABCELL_X4_Y8_N54
\Mux85~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux85~5_combout\ = ( !\Div0|auto_generated|divider|diff_signs~combout\ & ( (!\micro_inst[14]~input_o\ & (((!\micro_inst[15]~input_o\ & ((\Add1~1_sumout\))) # (\micro_inst[15]~input_o\ & (!\Div0|auto_generated|divider|divider|selnose\(0)))))) # 
-- (\micro_inst[14]~input_o\ & (\Mult0~23\ & (((!\micro_inst[15]~input_o\))))) ) ) # ( \Div0|auto_generated|divider|diff_signs~combout\ & ( (!\micro_inst[14]~input_o\ & (((!\micro_inst[15]~input_o\ & ((\Add1~1_sumout\))) # (\micro_inst[15]~input_o\ & 
-- (\Div0|auto_generated|divider|op_1~1_sumout\))))) # (\micro_inst[14]~input_o\ & ((((\micro_inst[15]~input_o\))) # (\Mult0~23\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000110100000000100010101111110111011101000001011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[14]~input_o\,
	datab => \ALT_INV_Mult0~23\,
	datac => \Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\,
	datad => \ALT_INV_micro_inst[15]~input_o\,
	datae => \Div0|auto_generated|divider|ALT_INV_diff_signs~combout\,
	dataf => \ALT_INV_Add1~1_sumout\,
	datag => \Div0|auto_generated|divider|divider|ALT_INV_selnose\(0),
	combout => \Mux85~5_combout\);

-- Location: LABCELL_X7_Y8_N45
\Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~1_sumout\ = SUM(( !\Bbus[15]~_Duplicate_1_q\ $ (\Abus[15]~_Duplicate_2_q\) ) + ( \Add2~63\ ) + ( \Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[15]~_Duplicate_1_q\,
	datac => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	cin => \Add2~62\,
	sharein => \Add2~63\,
	sumout => \Add2~1_sumout\);

-- Location: LABCELL_X4_Y8_N18
\Mux85~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux85~2_combout\ = ( \micro_inst[14]~input_o\ & ( \Maths:solution[15]~q\ ) ) # ( !\micro_inst[14]~input_o\ & ( (!\micro_inst[15]~input_o\ & ((\Add2~1_sumout\))) # (\micro_inst[15]~input_o\ & (\Maths:solution[15]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Maths:solution[15]~q\,
	datac => \ALT_INV_micro_inst[15]~input_o\,
	datad => \ALT_INV_Add2~1_sumout\,
	dataf => \ALT_INV_micro_inst[14]~input_o\,
	combout => \Mux85~2_combout\);

-- Location: LABCELL_X4_Y8_N0
\Mux85~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux85~3_combout\ = ( \micro_inst[16]~input_o\ & ( \Mux85~2_combout\ & ( (\Mux85~5_combout\) # (\micro_inst[17]~input_o\) ) ) ) # ( !\micro_inst[16]~input_o\ & ( \Mux85~2_combout\ & ( (!\micro_inst[17]~input_o\ & (!\Mux85~0_combout\)) # 
-- (\micro_inst[17]~input_o\ & ((\Mux85~1_combout\))) ) ) ) # ( \micro_inst[16]~input_o\ & ( !\Mux85~2_combout\ & ( (!\micro_inst[17]~input_o\ & \Mux85~5_combout\) ) ) ) # ( !\micro_inst[16]~input_o\ & ( !\Mux85~2_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- (!\Mux85~0_combout\)) # (\micro_inst[17]~input_o\ & ((\Mux85~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011011101000010100000101010001000110111010101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[17]~input_o\,
	datab => \ALT_INV_Mux85~0_combout\,
	datac => \ALT_INV_Mux85~5_combout\,
	datad => \ALT_INV_Mux85~1_combout\,
	datae => \ALT_INV_micro_inst[16]~input_o\,
	dataf => \ALT_INV_Mux85~2_combout\,
	combout => \Mux85~3_combout\);

-- Location: FF_X4_Y8_N2
\Maths:solution[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux85~3_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:solution[15]~q\);

-- Location: MLABCELL_X6_Y6_N18
\Maths~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Maths~0_combout\ = ( !\Bbus[15]~_Duplicate_1_q\ & ( (\Maths:solution[15]~q\ & ((!\LessThan3~0_combout\) # ((\Bbus[0]~_Duplicate_1_q\ & \Bbus[1]~_Duplicate_1_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001101000011000000110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[0]~_Duplicate_1_q\,
	datab => \ALT_INV_LessThan3~0_combout\,
	datac => \ALT_INV_Maths:solution[15]~q\,
	datad => \ALT_INV_Bbus[1]~_Duplicate_1_q\,
	dataf => \ALT_INV_Bbus[15]~_Duplicate_1_q\,
	combout => \Maths~0_combout\);

-- Location: MLABCELL_X6_Y6_N48
\Mux85~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux85~1_combout\ = ( \ShiftLeft0~5_combout\ & ( \Maths~0_combout\ & ( (!\micro_inst[15]~input_o\ & ((!\micro_inst[14]~input_o\) # ((\Abus[15]~_Duplicate_2_q\)))) # (\micro_inst[15]~input_o\ & (((!\Bbus[15]~_Duplicate_1_q\)) # (\micro_inst[14]~input_o\))) 
-- ) ) ) # ( !\ShiftLeft0~5_combout\ & ( \Maths~0_combout\ & ( (!\micro_inst[15]~input_o\ & (\micro_inst[14]~input_o\ & (\Abus[15]~_Duplicate_2_q\))) # (\micro_inst[15]~input_o\ & (((!\Bbus[15]~_Duplicate_1_q\)) # (\micro_inst[14]~input_o\))) ) ) ) # ( 
-- \ShiftLeft0~5_combout\ & ( !\Maths~0_combout\ & ( (!\micro_inst[15]~input_o\ & ((!\micro_inst[14]~input_o\) # ((\Abus[15]~_Duplicate_2_q\)))) # (\micro_inst[15]~input_o\ & (!\micro_inst[14]~input_o\ & ((!\Bbus[15]~_Duplicate_1_q\)))) ) ) ) # ( 
-- !\ShiftLeft0~5_combout\ & ( !\Maths~0_combout\ & ( (!\micro_inst[15]~input_o\ & (\micro_inst[14]~input_o\ & (\Abus[15]~_Duplicate_2_q\))) # (\micro_inst[15]~input_o\ & (!\micro_inst[14]~input_o\ & ((!\Bbus[15]~_Duplicate_1_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011000000010110011101000101001010111000100111101111110011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[15]~input_o\,
	datab => \ALT_INV_micro_inst[14]~input_o\,
	datac => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	datad => \ALT_INV_Bbus[15]~_Duplicate_1_q\,
	datae => \ALT_INV_ShiftLeft0~5_combout\,
	dataf => \ALT_INV_Maths~0_combout\,
	combout => \Mux85~1_combout\);

-- Location: LABCELL_X10_Y8_N57
\Mux85~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux85~4_combout\ = ( \micro_inst[15]~input_o\ & ( \micro_inst[14]~input_o\ & ( !\Maths:random[15]~q\ ) ) ) # ( \micro_inst[15]~input_o\ & ( !\micro_inst[14]~input_o\ & ( \Bbus[15]~_Duplicate_1_q\ ) ) ) # ( !\micro_inst[15]~input_o\ & ( 
-- !\micro_inst[14]~input_o\ & ( \Add2~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add2~1_sumout\,
	datab => \ALT_INV_Maths:random[15]~q\,
	datac => \ALT_INV_Bbus[15]~_Duplicate_1_q\,
	datae => \ALT_INV_micro_inst[15]~input_o\,
	dataf => \ALT_INV_micro_inst[14]~input_o\,
	combout => \Mux85~4_combout\);

-- Location: LABCELL_X4_Y8_N3
\Mux101~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux101~0_combout\ = ( \micro_inst[16]~input_o\ & ( \Mux85~4_combout\ & ( (\Mux85~5_combout\) # (\micro_inst[17]~input_o\) ) ) ) # ( !\micro_inst[16]~input_o\ & ( \Mux85~4_combout\ & ( (!\micro_inst[17]~input_o\ & (!\Mux85~0_combout\)) # 
-- (\micro_inst[17]~input_o\ & ((\Mux85~1_combout\))) ) ) ) # ( \micro_inst[16]~input_o\ & ( !\Mux85~4_combout\ & ( (!\micro_inst[17]~input_o\ & \Mux85~5_combout\) ) ) ) # ( !\micro_inst[16]~input_o\ & ( !\Mux85~4_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- (!\Mux85~0_combout\)) # (\micro_inst[17]~input_o\ & ((\Mux85~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110110001101000000001010101010001101100011010101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[17]~input_o\,
	datab => \ALT_INV_Mux85~0_combout\,
	datac => \ALT_INV_Mux85~1_combout\,
	datad => \ALT_INV_Mux85~5_combout\,
	datae => \ALT_INV_micro_inst[16]~input_o\,
	dataf => \ALT_INV_Mux85~4_combout\,
	combout => \Mux101~0_combout\);

-- Location: FF_X4_Y8_N4
\ALUout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux101~0_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ALUout(15));

-- Location: FF_X27_Y6_N32
\CMUX:Cbusi[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Cbusi~15_combout\,
	ena => \reg[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CMUX:Cbusi[15]~q\);

-- Location: LABCELL_X27_Y6_N30
\Cbusi~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Cbusi~15_combout\ = ( \CMUX:Cbusi[15]~q\ & ( \micro_inst[19]~input_o\ & ( \mmI[15]~input_o\ ) ) ) # ( !\CMUX:Cbusi[15]~q\ & ( \micro_inst[19]~input_o\ & ( \mmI[15]~input_o\ ) ) ) # ( \CMUX:Cbusi[15]~q\ & ( !\micro_inst[19]~input_o\ & ( 
-- (\micro_inst[18]~input_o\) # (ALUout(15)) ) ) ) # ( !\CMUX:Cbusi[15]~q\ & ( !\micro_inst[19]~input_o\ & ( (ALUout(15) & !\micro_inst[18]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_mmI[15]~input_o\,
	datab => ALT_INV_ALUout(15),
	datac => \ALT_INV_micro_inst[18]~input_o\,
	datae => \ALT_INV_CMUX:Cbusi[15]~q\,
	dataf => \ALT_INV_micro_inst[19]~input_o\,
	combout => \Cbusi~15_combout\);

-- Location: FF_X35_Y4_N50
\reg[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~15_combout\,
	sload => VCC,
	ena => \reg[31][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[31][15]~q\);

-- Location: FF_X21_Y4_N23
\instr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \reg[31][15]~q\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => instr(15));

-- Location: MLABCELL_X21_Y4_N27
\Bbus~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~159_combout\ = ( instr(7) & ( instr(14) & ( (!instr(15) & instr(13)) ) ) ) # ( instr(7) & ( !instr(14) & ( (!instr(15) & (instr(4) & instr(13))) ) ) ) # ( !instr(7) & ( !instr(14) & ( (!instr(15) & (instr(4) & instr(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(15),
	datab => ALT_INV_instr(4),
	datac => ALT_INV_instr(13),
	datae => ALT_INV_instr(7),
	dataf => ALT_INV_instr(14),
	combout => \Bbus~159_combout\);

-- Location: LABCELL_X16_Y3_N24
\Bbus~184\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~184_combout\ = ( \micro_inst[23]~input_o\ & ( \micro_inst[22]~input_o\ & ( \reg[11][13]~q\ ) ) ) # ( !\micro_inst[23]~input_o\ & ( \micro_inst[22]~input_o\ & ( \reg[9][13]~q\ ) ) ) # ( \micro_inst[23]~input_o\ & ( !\micro_inst[22]~input_o\ & ( 
-- \reg[10][13]~q\ ) ) ) # ( !\micro_inst[23]~input_o\ & ( !\micro_inst[22]~input_o\ & ( \reg[8][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[11][13]~q\,
	datab => \ALT_INV_reg[10][13]~q\,
	datac => \ALT_INV_reg[9][13]~q\,
	datad => \ALT_INV_reg[8][13]~q\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_micro_inst[22]~input_o\,
	combout => \Bbus~184_combout\);

-- Location: MLABCELL_X15_Y3_N18
\Bbus~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~185_combout\ = ( \micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[15][13]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[14][13]~q\ ) ) ) # ( \micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( 
-- \reg[13][13]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( \reg[12][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[14][13]~q\,
	datab => \ALT_INV_reg[12][13]~q\,
	datac => \ALT_INV_reg[13][13]~q\,
	datad => \ALT_INV_reg[15][13]~q\,
	datae => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_micro_inst[23]~input_o\,
	combout => \Bbus~185_combout\);

-- Location: LABCELL_X18_Y3_N15
\Bbus~179\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~179_combout\ = ( \reg[18][13]~q\ & ( \micro_inst[25]~input_o\ & ( (!\micro_inst[24]~input_o\ & (\reg[26][13]~q\)) # (\micro_inst[24]~input_o\ & ((\reg[30][13]~q\))) ) ) ) # ( !\reg[18][13]~q\ & ( \micro_inst[25]~input_o\ & ( 
-- (!\micro_inst[24]~input_o\ & (\reg[26][13]~q\)) # (\micro_inst[24]~input_o\ & ((\reg[30][13]~q\))) ) ) ) # ( \reg[18][13]~q\ & ( !\micro_inst[25]~input_o\ & ( (!\micro_inst[24]~input_o\) # (\reg[22][13]~q\) ) ) ) # ( !\reg[18][13]~q\ & ( 
-- !\micro_inst[25]~input_o\ & ( (\micro_inst[24]~input_o\ & \reg[22][13]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[24]~input_o\,
	datab => \ALT_INV_reg[26][13]~q\,
	datac => \ALT_INV_reg[22][13]~q\,
	datad => \ALT_INV_reg[30][13]~q\,
	datae => \ALT_INV_reg[18][13]~q\,
	dataf => \ALT_INV_micro_inst[25]~input_o\,
	combout => \Bbus~179_combout\);

-- Location: LABCELL_X19_Y3_N30
\Bbus~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~177_combout\ = ( \reg[28][13]~q\ & ( \reg[20][13]~q\ & ( ((!\micro_inst[25]~input_o\ & ((\reg[16][13]~q\))) # (\micro_inst[25]~input_o\ & (\reg[24][13]~q\))) # (\micro_inst[24]~input_o\) ) ) ) # ( !\reg[28][13]~q\ & ( \reg[20][13]~q\ & ( 
-- (!\micro_inst[25]~input_o\ & (((\reg[16][13]~q\)) # (\micro_inst[24]~input_o\))) # (\micro_inst[25]~input_o\ & (!\micro_inst[24]~input_o\ & (\reg[24][13]~q\))) ) ) ) # ( \reg[28][13]~q\ & ( !\reg[20][13]~q\ & ( (!\micro_inst[25]~input_o\ & 
-- (!\micro_inst[24]~input_o\ & ((\reg[16][13]~q\)))) # (\micro_inst[25]~input_o\ & (((\reg[24][13]~q\)) # (\micro_inst[24]~input_o\))) ) ) ) # ( !\reg[28][13]~q\ & ( !\reg[20][13]~q\ & ( (!\micro_inst[24]~input_o\ & ((!\micro_inst[25]~input_o\ & 
-- ((\reg[16][13]~q\))) # (\micro_inst[25]~input_o\ & (\reg[24][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[25]~input_o\,
	datab => \ALT_INV_micro_inst[24]~input_o\,
	datac => \ALT_INV_reg[24][13]~q\,
	datad => \ALT_INV_reg[16][13]~q\,
	datae => \ALT_INV_reg[28][13]~q\,
	dataf => \ALT_INV_reg[20][13]~q\,
	combout => \Bbus~177_combout\);

-- Location: MLABCELL_X15_Y4_N3
\Bbus~180\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~180_combout\ = ( \reg[31][13]~q\ & ( \micro_inst[25]~input_o\ & ( (\reg[27][13]~q\) # (\micro_inst[24]~input_o\) ) ) ) # ( !\reg[31][13]~q\ & ( \micro_inst[25]~input_o\ & ( (!\micro_inst[24]~input_o\ & \reg[27][13]~q\) ) ) ) # ( \reg[31][13]~q\ & ( 
-- !\micro_inst[25]~input_o\ & ( (!\micro_inst[24]~input_o\ & ((\reg[19][13]~q\))) # (\micro_inst[24]~input_o\ & (\reg[23][13]~q\)) ) ) ) # ( !\reg[31][13]~q\ & ( !\micro_inst[25]~input_o\ & ( (!\micro_inst[24]~input_o\ & ((\reg[19][13]~q\))) # 
-- (\micro_inst[24]~input_o\ & (\reg[23][13]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[23][13]~q\,
	datab => \ALT_INV_micro_inst[24]~input_o\,
	datac => \ALT_INV_reg[19][13]~q\,
	datad => \ALT_INV_reg[27][13]~q\,
	datae => \ALT_INV_reg[31][13]~q\,
	dataf => \ALT_INV_micro_inst[25]~input_o\,
	combout => \Bbus~180_combout\);

-- Location: LABCELL_X13_Y3_N33
\Bbus~178\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~178_combout\ = ( \micro_inst[24]~input_o\ & ( \reg[21][13]~q\ & ( (!\micro_inst[25]~input_o\) # (\reg[29][13]~q\) ) ) ) # ( !\micro_inst[24]~input_o\ & ( \reg[21][13]~q\ & ( (!\micro_inst[25]~input_o\ & (\reg[17][13]~q\)) # (\micro_inst[25]~input_o\ 
-- & ((\reg[25][13]~q\))) ) ) ) # ( \micro_inst[24]~input_o\ & ( !\reg[21][13]~q\ & ( (\micro_inst[25]~input_o\ & \reg[29][13]~q\) ) ) ) # ( !\micro_inst[24]~input_o\ & ( !\reg[21][13]~q\ & ( (!\micro_inst[25]~input_o\ & (\reg[17][13]~q\)) # 
-- (\micro_inst[25]~input_o\ & ((\reg[25][13]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000111101010011010100111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[17][13]~q\,
	datab => \ALT_INV_reg[25][13]~q\,
	datac => \ALT_INV_micro_inst[25]~input_o\,
	datad => \ALT_INV_reg[29][13]~q\,
	datae => \ALT_INV_micro_inst[24]~input_o\,
	dataf => \ALT_INV_reg[21][13]~q\,
	combout => \Bbus~178_combout\);

-- Location: LABCELL_X16_Y3_N18
\Bbus~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~181_combout\ = ( \Bbus~180_combout\ & ( \Bbus~178_combout\ & ( ((!\micro_inst[23]~input_o\ & ((\Bbus~177_combout\))) # (\micro_inst[23]~input_o\ & (\Bbus~179_combout\))) # (\micro_inst[22]~input_o\) ) ) ) # ( !\Bbus~180_combout\ & ( 
-- \Bbus~178_combout\ & ( (!\micro_inst[22]~input_o\ & ((!\micro_inst[23]~input_o\ & ((\Bbus~177_combout\))) # (\micro_inst[23]~input_o\ & (\Bbus~179_combout\)))) # (\micro_inst[22]~input_o\ & (((!\micro_inst[23]~input_o\)))) ) ) ) # ( \Bbus~180_combout\ & ( 
-- !\Bbus~178_combout\ & ( (!\micro_inst[22]~input_o\ & ((!\micro_inst[23]~input_o\ & ((\Bbus~177_combout\))) # (\micro_inst[23]~input_o\ & (\Bbus~179_combout\)))) # (\micro_inst[22]~input_o\ & (((\micro_inst[23]~input_o\)))) ) ) ) # ( !\Bbus~180_combout\ & 
-- ( !\Bbus~178_combout\ & ( (!\micro_inst[22]~input_o\ & ((!\micro_inst[23]~input_o\ & ((\Bbus~177_combout\))) # (\micro_inst[23]~input_o\ & (\Bbus~179_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~179_combout\,
	datab => \ALT_INV_micro_inst[22]~input_o\,
	datac => \ALT_INV_Bbus~177_combout\,
	datad => \ALT_INV_micro_inst[23]~input_o\,
	datae => \ALT_INV_Bbus~180_combout\,
	dataf => \ALT_INV_Bbus~178_combout\,
	combout => \Bbus~181_combout\);

-- Location: MLABCELL_X15_Y3_N6
\Bbus~182\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~182_combout\ = ( \micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[7][13]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[6][13]~q\ ) ) ) # ( \micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( 
-- \reg[5][13]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( \reg[4][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[7][13]~q\,
	datab => \ALT_INV_reg[5][13]~q\,
	datac => \ALT_INV_reg[6][13]~q\,
	datad => \ALT_INV_reg[4][13]~q\,
	datae => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_micro_inst[23]~input_o\,
	combout => \Bbus~182_combout\);

-- Location: MLABCELL_X15_Y3_N24
\Bbus~183\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~183_combout\ = ( \micro_inst[22]~input_o\ & ( \Bbus~182_combout\ & ( (\micro_inst[24]~input_o\) # (\reg[3][13]~q\) ) ) ) # ( !\micro_inst[22]~input_o\ & ( \Bbus~182_combout\ & ( (\micro_inst[24]~input_o\) # (\reg[2][13]~q\) ) ) ) # ( 
-- \micro_inst[22]~input_o\ & ( !\Bbus~182_combout\ & ( (\reg[3][13]~q\ & !\micro_inst[24]~input_o\) ) ) ) # ( !\micro_inst[22]~input_o\ & ( !\Bbus~182_combout\ & ( (\reg[2][13]~q\ & !\micro_inst[24]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000011110000000000110011111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[2][13]~q\,
	datac => \ALT_INV_reg[3][13]~q\,
	datad => \ALT_INV_micro_inst[24]~input_o\,
	datae => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_Bbus~182_combout\,
	combout => \Bbus~183_combout\);

-- Location: LABCELL_X16_Y3_N48
\Bbus~186\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~186_combout\ = ( \Bbus~181_combout\ & ( \Bbus~183_combout\ & ( (!\Bbus[12]~12_combout\) # ((!\Bbus[12]~11_combout\ & (\Bbus~184_combout\)) # (\Bbus[12]~11_combout\ & ((\Bbus~185_combout\)))) ) ) ) # ( !\Bbus~181_combout\ & ( \Bbus~183_combout\ & ( 
-- (!\Bbus[12]~12_combout\ & (((\Bbus[12]~11_combout\)))) # (\Bbus[12]~12_combout\ & ((!\Bbus[12]~11_combout\ & (\Bbus~184_combout\)) # (\Bbus[12]~11_combout\ & ((\Bbus~185_combout\))))) ) ) ) # ( \Bbus~181_combout\ & ( !\Bbus~183_combout\ & ( 
-- (!\Bbus[12]~12_combout\ & (((!\Bbus[12]~11_combout\)))) # (\Bbus[12]~12_combout\ & ((!\Bbus[12]~11_combout\ & (\Bbus~184_combout\)) # (\Bbus[12]~11_combout\ & ((\Bbus~185_combout\))))) ) ) ) # ( !\Bbus~181_combout\ & ( !\Bbus~183_combout\ & ( 
-- (\Bbus[12]~12_combout\ & ((!\Bbus[12]~11_combout\ & (\Bbus~184_combout\)) # (\Bbus[12]~11_combout\ & ((\Bbus~185_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~184_combout\,
	datab => \ALT_INV_Bbus[12]~12_combout\,
	datac => \ALT_INV_Bbus[12]~11_combout\,
	datad => \ALT_INV_Bbus~185_combout\,
	datae => \ALT_INV_Bbus~181_combout\,
	dataf => \ALT_INV_Bbus~183_combout\,
	combout => \Bbus~186_combout\);

-- Location: LABCELL_X12_Y3_N42
\Bbus~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~189_combout\ = ( instr(2) & ( instr(3) & ( \Mux34~11_combout\ ) ) ) # ( !instr(2) & ( instr(3) & ( \Mux34~10_combout\ ) ) ) # ( instr(2) & ( !instr(3) & ( \Mux34~9_combout\ ) ) ) # ( !instr(2) & ( !instr(3) & ( \Mux34~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux34~11_combout\,
	datab => \ALT_INV_Mux34~9_combout\,
	datac => \ALT_INV_Mux34~10_combout\,
	datad => \ALT_INV_Mux34~8_combout\,
	datae => ALT_INV_instr(2),
	dataf => ALT_INV_instr(3),
	combout => \Bbus~189_combout\);

-- Location: LABCELL_X12_Y3_N24
\Bbus~187\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~187_combout\ = ( instr(2) & ( instr(3) & ( \Mux34~3_combout\ ) ) ) # ( !instr(2) & ( instr(3) & ( \Mux34~2_combout\ ) ) ) # ( instr(2) & ( !instr(3) & ( \Mux34~1_combout\ ) ) ) # ( !instr(2) & ( !instr(3) & ( \Mux34~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux34~1_combout\,
	datab => \ALT_INV_Mux34~2_combout\,
	datac => \ALT_INV_Mux34~3_combout\,
	datad => \ALT_INV_Mux34~0_combout\,
	datae => ALT_INV_instr(2),
	dataf => ALT_INV_instr(3),
	combout => \Bbus~187_combout\);

-- Location: LABCELL_X12_Y3_N39
\Bbus~190\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~190_combout\ = ( instr(2) & ( instr(3) & ( \Mux34~15_combout\ ) ) ) # ( !instr(2) & ( instr(3) & ( \Mux34~14_combout\ ) ) ) # ( instr(2) & ( !instr(3) & ( \Mux34~13_combout\ ) ) ) # ( !instr(2) & ( !instr(3) & ( \Mux34~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux34~13_combout\,
	datab => \ALT_INV_Mux34~14_combout\,
	datac => \ALT_INV_Mux34~12_combout\,
	datad => \ALT_INV_Mux34~15_combout\,
	datae => ALT_INV_instr(2),
	dataf => ALT_INV_instr(3),
	combout => \Bbus~190_combout\);

-- Location: LABCELL_X12_Y3_N3
\Bbus~188\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~188_combout\ = ( instr(2) & ( instr(3) & ( \Mux34~7_combout\ ) ) ) # ( !instr(2) & ( instr(3) & ( \Mux34~6_combout\ ) ) ) # ( instr(2) & ( !instr(3) & ( \Mux34~5_combout\ ) ) ) # ( !instr(2) & ( !instr(3) & ( \Mux34~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux34~4_combout\,
	datab => \ALT_INV_Mux34~6_combout\,
	datac => \ALT_INV_Mux34~5_combout\,
	datad => \ALT_INV_Mux34~7_combout\,
	datae => ALT_INV_instr(2),
	dataf => ALT_INV_instr(3),
	combout => \Bbus~188_combout\);

-- Location: LABCELL_X12_Y3_N30
\Bbus~191\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~191_combout\ = ( \Bbus~188_combout\ & ( instr(1) & ( (!instr(0) & (\Bbus~189_combout\)) # (instr(0) & ((\Bbus~190_combout\))) ) ) ) # ( !\Bbus~188_combout\ & ( instr(1) & ( (!instr(0) & (\Bbus~189_combout\)) # (instr(0) & ((\Bbus~190_combout\))) ) ) 
-- ) # ( \Bbus~188_combout\ & ( !instr(1) & ( (\Bbus~187_combout\) # (instr(0)) ) ) ) # ( !\Bbus~188_combout\ & ( !instr(1) & ( (!instr(0) & \Bbus~187_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(0),
	datab => \ALT_INV_Bbus~189_combout\,
	datac => \ALT_INV_Bbus~187_combout\,
	datad => \ALT_INV_Bbus~190_combout\,
	datae => \ALT_INV_Bbus~188_combout\,
	dataf => ALT_INV_instr(1),
	combout => \Bbus~191_combout\);

-- Location: MLABCELL_X21_Y7_N36
\Bbus~192\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~192_combout\ = ( instr(13) & ( (!\micro_inst[21]~input_o\ & ((\Bbus~186_combout\))) # (\micro_inst[21]~input_o\ & (\Bbus~159_combout\)) ) ) # ( !instr(13) & ( (!\micro_inst[21]~input_o\ & (((\Bbus~186_combout\)))) # (\micro_inst[21]~input_o\ & 
-- (((\Bbus~191_combout\)) # (\Bbus~159_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101011111001100110101111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~159_combout\,
	datab => \ALT_INV_Bbus~186_combout\,
	datac => \ALT_INV_Bbus~191_combout\,
	datad => \ALT_INV_micro_inst[21]~input_o\,
	dataf => ALT_INV_instr(13),
	combout => \Bbus~192_combout\);

-- Location: MLABCELL_X21_Y8_N6
\Bbus[13]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus[13]~SCLR_LUT_combout\ = ( \Bbus~192_combout\ & ( !\Bbus[12]~20_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Bbus[12]~20_combout\,
	datae => \ALT_INV_Bbus~192_combout\,
	combout => \Bbus[13]~SCLR_LUT_combout\);

-- Location: FF_X3_Y8_N41
\Bbus[13]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bbus[13]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bbus[13]~_Duplicate_1_q\);

-- Location: MLABCELL_X8_Y7_N36
\Mux87~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux87~6_combout\ = ( \micro_inst[15]~input_o\ & ( \micro_inst[14]~input_o\ & ( (!\Bbus[13]~_Duplicate_1_q\) # (\Abus[13]~_Duplicate_3_q\) ) ) ) # ( !\micro_inst[15]~input_o\ & ( \micro_inst[14]~input_o\ & ( (!\Bbus[13]~_Duplicate_1_q\) # 
-- (!\Abus[13]~_Duplicate_3_q\) ) ) ) # ( \micro_inst[15]~input_o\ & ( !\micro_inst[14]~input_o\ & ( (\Abus[13]~_Duplicate_3_q\) # (\Bbus[13]~_Duplicate_1_q\) ) ) ) # ( !\micro_inst[15]~input_o\ & ( !\micro_inst[14]~input_o\ & ( (\Bbus[13]~_Duplicate_1_q\ & 
-- \Abus[13]~_Duplicate_3_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011001111110011111111111100111111001100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Bbus[13]~_Duplicate_1_q\,
	datac => \ALT_INV_Abus[13]~_Duplicate_3_q\,
	datae => \ALT_INV_micro_inst[15]~input_o\,
	dataf => \ALT_INV_micro_inst[14]~input_o\,
	combout => \Mux87~6_combout\);

-- Location: LABCELL_X7_Y8_N48
\Mux72~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux72~0_combout\ = ( \Bbus[8]~_Duplicate_1_q\ & ( (!\Bbus[11]~_Duplicate_1_q\ & (((!\Bbus[10]~_Duplicate_1_q\ & !\Bbus[12]~_Duplicate_1_q\)) # (\Bbus[9]~_Duplicate_1_q\))) # (\Bbus[11]~_Duplicate_1_q\ & ((!\Bbus[9]~_Duplicate_1_q\ & 
-- (\Bbus[10]~_Duplicate_1_q\)) # (\Bbus[9]~_Duplicate_1_q\ & ((\Bbus[12]~_Duplicate_1_q\))))) ) ) # ( !\Bbus[8]~_Duplicate_1_q\ & ( (!\Bbus[10]~_Duplicate_1_q\ & (\Bbus[9]~_Duplicate_1_q\ & (!\Bbus[11]~_Duplicate_1_q\ $ (\Bbus[12]~_Duplicate_1_q\)))) # 
-- (\Bbus[10]~_Duplicate_1_q\ & (((\Bbus[12]~_Duplicate_1_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110000111000001011000011110010001110011111001000111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[10]~_Duplicate_1_q\,
	datab => \ALT_INV_Bbus[11]~_Duplicate_1_q\,
	datac => \ALT_INV_Bbus[12]~_Duplicate_1_q\,
	datad => \ALT_INV_Bbus[9]~_Duplicate_1_q\,
	dataf => \ALT_INV_Bbus[8]~_Duplicate_1_q\,
	combout => \Mux72~0_combout\);

-- Location: MLABCELL_X8_Y8_N0
\Mux103~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux103~0_combout\ = ( \Mux72~0_combout\ & ( \Add2~49_sumout\ & ( (!\micro_inst[15]~input_o\) # ((!\micro_inst[14]~input_o\ & (\Bbus[13]~_Duplicate_1_q\)) # (\micro_inst[14]~input_o\ & ((!\Maths:random[13]~q\)))) ) ) ) # ( !\Mux72~0_combout\ & ( 
-- \Add2~49_sumout\ & ( (!\micro_inst[14]~input_o\ & (((!\micro_inst[15]~input_o\)) # (\Bbus[13]~_Duplicate_1_q\))) # (\micro_inst[14]~input_o\ & (((!\Maths:random[13]~q\ & \micro_inst[15]~input_o\)))) ) ) ) # ( \Mux72~0_combout\ & ( !\Add2~49_sumout\ & ( 
-- (!\micro_inst[14]~input_o\ & (\Bbus[13]~_Duplicate_1_q\ & ((\micro_inst[15]~input_o\)))) # (\micro_inst[14]~input_o\ & (((!\Maths:random[13]~q\) # (!\micro_inst[15]~input_o\)))) ) ) ) # ( !\Mux72~0_combout\ & ( !\Add2~49_sumout\ & ( 
-- (\micro_inst[15]~input_o\ & ((!\micro_inst[14]~input_o\ & (\Bbus[13]~_Duplicate_1_q\)) # (\micro_inst[14]~input_o\ & ((!\Maths:random[13]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011100000011110101110011110000010111001111111101011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[13]~_Duplicate_1_q\,
	datab => \ALT_INV_Maths:random[13]~q\,
	datac => \ALT_INV_micro_inst[14]~input_o\,
	datad => \ALT_INV_micro_inst[15]~input_o\,
	datae => \ALT_INV_Mux72~0_combout\,
	dataf => \ALT_INV_Add2~49_sumout\,
	combout => \Mux103~0_combout\);

-- Location: MLABCELL_X8_Y5_N0
\Mux87~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux87~0_combout\ = ( \Bbus_shift~1_combout\ & ( \Bbus_shift~2_combout\ & ( \Abus[10]~_Duplicate_3_q\ ) ) ) # ( !\Bbus_shift~1_combout\ & ( \Bbus_shift~2_combout\ & ( \Abus[12]~_Duplicate_3_q\ ) ) ) # ( \Bbus_shift~1_combout\ & ( !\Bbus_shift~2_combout\ & 
-- ( \Abus[11]~_Duplicate_3_q\ ) ) ) # ( !\Bbus_shift~1_combout\ & ( !\Bbus_shift~2_combout\ & ( \Abus[13]~_Duplicate_3_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[12]~_Duplicate_3_q\,
	datab => \ALT_INV_Abus[13]~_Duplicate_3_q\,
	datac => \ALT_INV_Abus[11]~_Duplicate_3_q\,
	datad => \ALT_INV_Abus[10]~_Duplicate_3_q\,
	datae => \ALT_INV_Bbus_shift~1_combout\,
	dataf => \ALT_INV_Bbus_shift~2_combout\,
	combout => \Mux87~0_combout\);

-- Location: LABCELL_X9_Y6_N48
\Mux87~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux87~1_combout\ = ( \Mux87~0_combout\ & ( \ShiftLeft0~10_combout\ & ( (!\Bbus_shift~4_combout\ & (((!\Bbus_shift~3_combout\) # (\ShiftLeft0~11_combout\)))) # (\Bbus_shift~4_combout\ & (((\Bbus_shift~3_combout\)) # (\ShiftLeft0~14_combout\))) ) ) ) # ( 
-- !\Mux87~0_combout\ & ( \ShiftLeft0~10_combout\ & ( (!\Bbus_shift~4_combout\ & (((\ShiftLeft0~11_combout\ & \Bbus_shift~3_combout\)))) # (\Bbus_shift~4_combout\ & (((\Bbus_shift~3_combout\)) # (\ShiftLeft0~14_combout\))) ) ) ) # ( \Mux87~0_combout\ & ( 
-- !\ShiftLeft0~10_combout\ & ( (!\Bbus_shift~4_combout\ & (((!\Bbus_shift~3_combout\) # (\ShiftLeft0~11_combout\)))) # (\Bbus_shift~4_combout\ & (\ShiftLeft0~14_combout\ & ((!\Bbus_shift~3_combout\)))) ) ) ) # ( !\Mux87~0_combout\ & ( 
-- !\ShiftLeft0~10_combout\ & ( (!\Bbus_shift~4_combout\ & (((\ShiftLeft0~11_combout\ & \Bbus_shift~3_combout\)))) # (\Bbus_shift~4_combout\ & (\ShiftLeft0~14_combout\ & ((!\Bbus_shift~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus_shift~4_combout\,
	datab => \ALT_INV_ShiftLeft0~14_combout\,
	datac => \ALT_INV_ShiftLeft0~11_combout\,
	datad => \ALT_INV_Bbus_shift~3_combout\,
	datae => \ALT_INV_Mux87~0_combout\,
	dataf => \ALT_INV_ShiftLeft0~10_combout\,
	combout => \Mux87~1_combout\);

-- Location: LABCELL_X10_Y6_N30
\Mux87~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux87~2_combout\ = ( \Abus[15]~_Duplicate_2_q\ & ( \Mux87~1_combout\ & ( (!\micro_inst[14]~input_o\ & (((!\Bbus_shift~5_combout\)))) # (\micro_inst[14]~input_o\ & (((\ShiftRight0~1_combout\) # (\Bbus_shift~5_combout\)) # (\ShiftRight0~12_combout\))) ) ) 
-- ) # ( !\Abus[15]~_Duplicate_2_q\ & ( \Mux87~1_combout\ & ( (!\Bbus_shift~5_combout\ & ((!\micro_inst[14]~input_o\) # ((\ShiftRight0~12_combout\ & !\ShiftRight0~1_combout\)))) ) ) ) # ( \Abus[15]~_Duplicate_2_q\ & ( !\Mux87~1_combout\ & ( 
-- (\micro_inst[14]~input_o\ & (((\ShiftRight0~1_combout\) # (\Bbus_shift~5_combout\)) # (\ShiftRight0~12_combout\))) ) ) ) # ( !\Abus[15]~_Duplicate_2_q\ & ( !\Mux87~1_combout\ & ( (\micro_inst[14]~input_o\ & (\ShiftRight0~12_combout\ & 
-- (!\Bbus_shift~5_combout\ & !\ShiftRight0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000101010101010110110000101000001011010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[14]~input_o\,
	datab => \ALT_INV_ShiftRight0~12_combout\,
	datac => \ALT_INV_Bbus_shift~5_combout\,
	datad => \ALT_INV_ShiftRight0~1_combout\,
	datae => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	dataf => \ALT_INV_Mux87~1_combout\,
	combout => \Mux87~2_combout\);

-- Location: MLABCELL_X8_Y8_N36
\Mux87~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux87~4_combout\ = ( \Mux87~3_combout\ & ( \Maths:solution[13]~q\ & ( (!\Mux97~0_combout\) # ((!\micro_inst[16]~input_o\ & ((\Mux87~2_combout\))) # (\micro_inst[16]~input_o\ & (\Add2~49_sumout\))) ) ) ) # ( !\Mux87~3_combout\ & ( \Maths:solution[13]~q\ & 
-- ( (!\micro_inst[16]~input_o\ & (((\Mux87~2_combout\ & \Mux97~0_combout\)))) # (\micro_inst[16]~input_o\ & (((!\Mux97~0_combout\)) # (\Add2~49_sumout\))) ) ) ) # ( \Mux87~3_combout\ & ( !\Maths:solution[13]~q\ & ( (!\micro_inst[16]~input_o\ & 
-- (((!\Mux97~0_combout\) # (\Mux87~2_combout\)))) # (\micro_inst[16]~input_o\ & (\Add2~49_sumout\ & ((\Mux97~0_combout\)))) ) ) ) # ( !\Mux87~3_combout\ & ( !\Maths:solution[13]~q\ & ( (\Mux97~0_combout\ & ((!\micro_inst[16]~input_o\ & 
-- ((\Mux87~2_combout\))) # (\micro_inst[16]~input_o\ & (\Add2~49_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add2~49_sumout\,
	datab => \ALT_INV_Mux87~2_combout\,
	datac => \ALT_INV_micro_inst[16]~input_o\,
	datad => \ALT_INV_Mux97~0_combout\,
	datae => \ALT_INV_Mux87~3_combout\,
	dataf => \ALT_INV_Maths:solution[13]~q\,
	combout => \Mux87~4_combout\);

-- Location: MLABCELL_X3_Y7_N48
\Mux87~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux87~8_combout\ = ( \Bbus[13]~_Duplicate_1_q\ & ( (!\micro_inst[15]~input_o\ & (\micro_inst[14]~input_o\ & ((\Mult0~21\)))) # (\micro_inst[15]~input_o\ & ((!\micro_inst[14]~input_o\) # ((!\Abus[13]~_Duplicate_3_q\)))) ) ) # ( !\Bbus[13]~_Duplicate_1_q\ 
-- & ( (!\micro_inst[15]~input_o\ & (\micro_inst[14]~input_o\ & ((\Mult0~21\)))) # (\micro_inst[15]~input_o\ & ((!\micro_inst[14]~input_o\) # ((\Abus[13]~_Duplicate_3_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101100111010001010110011101010100011101100101010001110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[15]~input_o\,
	datab => \ALT_INV_micro_inst[14]~input_o\,
	datac => \ALT_INV_Abus[13]~_Duplicate_3_q\,
	datad => \ALT_INV_Mult0~21\,
	dataf => \ALT_INV_Bbus[13]~_Duplicate_1_q\,
	combout => \Mux87~8_combout\);

-- Location: MLABCELL_X3_Y7_N24
\Mux87~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux87~5_combout\ = ( \Div0|auto_generated|divider|diff_signs~combout\ & ( \Div0|auto_generated|divider|op_1~49_sumout\ & ( ((!\micro_inst[14]~input_o\ & \Add1~49_sumout\)) # (\Mux87~8_combout\) ) ) ) # ( !\Div0|auto_generated|divider|diff_signs~combout\ 
-- & ( \Div0|auto_generated|divider|op_1~49_sumout\ & ( (!\Mux87~8_combout\ & (!\micro_inst[14]~input_o\ & ((\Add1~49_sumout\)))) # (\Mux87~8_combout\ & (((!\Div0|auto_generated|divider|divider|selnose\(34))) # (\micro_inst[14]~input_o\))) ) ) ) # ( 
-- \Div0|auto_generated|divider|diff_signs~combout\ & ( !\Div0|auto_generated|divider|op_1~49_sumout\ & ( (!\Mux87~8_combout\ & (!\micro_inst[14]~input_o\ & \Add1~49_sumout\)) # (\Mux87~8_combout\ & (\micro_inst[14]~input_o\)) ) ) ) # ( 
-- !\Div0|auto_generated|divider|diff_signs~combout\ & ( !\Div0|auto_generated|divider|op_1~49_sumout\ & ( (!\Mux87~8_combout\ & (!\micro_inst[14]~input_o\ & ((\Add1~49_sumout\)))) # (\Mux87~8_combout\ & 
-- (((!\Div0|auto_generated|divider|divider|selnose\(34))) # (\micro_inst[14]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000111011001000100011001100101010001110110010101010111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux87~8_combout\,
	datab => \ALT_INV_micro_inst[14]~input_o\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_selnose\(34),
	datad => \ALT_INV_Add1~49_sumout\,
	datae => \Div0|auto_generated|divider|ALT_INV_diff_signs~combout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~49_sumout\,
	combout => \Mux87~5_combout\);

-- Location: MLABCELL_X3_Y9_N21
\Mux87~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux87~7_combout\ = ( \Mux87~5_combout\ & ( (!\micro_inst[17]~input_o\ & (((\Mux87~6_combout\)) # (\micro_inst[16]~input_o\))) # (\micro_inst[17]~input_o\ & (((\Mux87~4_combout\)))) ) ) # ( !\Mux87~5_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- (!\micro_inst[16]~input_o\ & ((\Mux87~6_combout\)))) # (\micro_inst[17]~input_o\ & (((\Mux87~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[16]~input_o\,
	datab => \ALT_INV_micro_inst[17]~input_o\,
	datac => \ALT_INV_Mux87~4_combout\,
	datad => \ALT_INV_Mux87~6_combout\,
	dataf => \ALT_INV_Mux87~5_combout\,
	combout => \Mux87~7_combout\);

-- Location: FF_X3_Y9_N23
\Maths:solution[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux87~7_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:solution[13]~q\);

-- Location: MLABCELL_X8_Y8_N54
\Mux87~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux87~3_combout\ = ( \Mux100~0_combout\ & ( \Mult1~21\ & ( (!\Mux100~1_combout\ & (\Abus[13]~_Duplicate_3_q\)) # (\Mux100~1_combout\ & ((\Maths:solution[13]~q\))) ) ) ) # ( !\Mux100~0_combout\ & ( \Mult1~21\ & ( (!\Bbus[13]~_Duplicate_1_q\) # 
-- (\Mux100~1_combout\) ) ) ) # ( \Mux100~0_combout\ & ( !\Mult1~21\ & ( (!\Mux100~1_combout\ & (\Abus[13]~_Duplicate_3_q\)) # (\Mux100~1_combout\ & ((\Maths:solution[13]~q\))) ) ) ) # ( !\Mux100~0_combout\ & ( !\Mult1~21\ & ( (!\Bbus[13]~_Duplicate_1_q\ & 
-- !\Mux100~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000001100110000111110101010111111110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[13]~_Duplicate_1_q\,
	datab => \ALT_INV_Abus[13]~_Duplicate_3_q\,
	datac => \ALT_INV_Maths:solution[13]~q\,
	datad => \ALT_INV_Mux100~1_combout\,
	datae => \ALT_INV_Mux100~0_combout\,
	dataf => \ALT_INV_Mult1~21\,
	combout => \Mux87~3_combout\);

-- Location: MLABCELL_X8_Y8_N6
\Mux103~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux103~1_combout\ = ( \Mux87~3_combout\ & ( (!\micro_inst[16]~input_o\ & (((\Mux87~2_combout\) # (\micro_inst[15]~input_o\)))) # (\micro_inst[16]~input_o\ & (\Mux103~0_combout\)) ) ) # ( !\Mux87~3_combout\ & ( (!\micro_inst[16]~input_o\ & 
-- (((!\micro_inst[15]~input_o\ & \Mux87~2_combout\)))) # (\micro_inst[16]~input_o\ & (\Mux103~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111000101001101011111010100000101110001010011010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux103~0_combout\,
	datab => \ALT_INV_micro_inst[15]~input_o\,
	datac => \ALT_INV_micro_inst[16]~input_o\,
	datad => \ALT_INV_Mux87~2_combout\,
	datae => \ALT_INV_Mux87~3_combout\,
	combout => \Mux103~1_combout\);

-- Location: MLABCELL_X3_Y7_N6
\Mux103~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux103~2_combout\ = ( \Mux87~5_combout\ & ( (!\micro_inst[17]~input_o\ & (((\Mux87~6_combout\)) # (\micro_inst[16]~input_o\))) # (\micro_inst[17]~input_o\ & (((\Mux103~1_combout\)))) ) ) # ( !\Mux87~5_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- (!\micro_inst[16]~input_o\ & (\Mux87~6_combout\))) # (\micro_inst[17]~input_o\ & (((\Mux103~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[17]~input_o\,
	datab => \ALT_INV_micro_inst[16]~input_o\,
	datac => \ALT_INV_Mux87~6_combout\,
	datad => \ALT_INV_Mux103~1_combout\,
	dataf => \ALT_INV_Mux87~5_combout\,
	combout => \Mux103~2_combout\);

-- Location: FF_X3_Y7_N7
\ALUout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux103~2_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ALUout(13));

-- Location: IOIBUF_X56_Y0_N1
\mmI[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mmI(13),
	o => \mmI[13]~input_o\);

-- Location: FF_X11_Y3_N8
\CMUX:Cbusi[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Cbusi~13_combout\,
	ena => \reg[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CMUX:Cbusi[13]~q\);

-- Location: LABCELL_X11_Y3_N6
\Cbusi~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Cbusi~13_combout\ = ( \CMUX:Cbusi[13]~q\ & ( \micro_inst[18]~input_o\ & ( (!\micro_inst[19]~input_o\) # (\mmI[13]~input_o\) ) ) ) # ( !\CMUX:Cbusi[13]~q\ & ( \micro_inst[18]~input_o\ & ( (\mmI[13]~input_o\ & \micro_inst[19]~input_o\) ) ) ) # ( 
-- \CMUX:Cbusi[13]~q\ & ( !\micro_inst[18]~input_o\ & ( (!\micro_inst[19]~input_o\ & (ALUout(13))) # (\micro_inst[19]~input_o\ & ((\mmI[13]~input_o\))) ) ) ) # ( !\CMUX:Cbusi[13]~q\ & ( !\micro_inst[18]~input_o\ & ( (!\micro_inst[19]~input_o\ & (ALUout(13))) 
-- # (\micro_inst[19]~input_o\ & ((\mmI[13]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ALUout(13),
	datab => \ALT_INV_mmI[13]~input_o\,
	datac => \ALT_INV_micro_inst[19]~input_o\,
	datae => \ALT_INV_CMUX:Cbusi[13]~q\,
	dataf => \ALT_INV_micro_inst[18]~input_o\,
	combout => \Cbusi~13_combout\);

-- Location: FF_X15_Y4_N56
\reg[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Cbusi~13_combout\,
	sload => VCC,
	ena => \reg[31][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[31][13]~q\);

-- Location: FF_X21_Y4_N17
\instr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \reg[31][13]~q\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => instr(13));

-- Location: LABCELL_X22_Y2_N39
\Bbus~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~161_combout\ = ( \reg[28][12]~q\ & ( \micro_inst[25]~input_o\ & ( (\reg[24][12]~q\) # (\micro_inst[24]~input_o\) ) ) ) # ( !\reg[28][12]~q\ & ( \micro_inst[25]~input_o\ & ( (!\micro_inst[24]~input_o\ & \reg[24][12]~q\) ) ) ) # ( \reg[28][12]~q\ & ( 
-- !\micro_inst[25]~input_o\ & ( (!\micro_inst[24]~input_o\ & (\reg[16][12]~q\)) # (\micro_inst[24]~input_o\ & ((\reg[20][12]~q\))) ) ) ) # ( !\reg[28][12]~q\ & ( !\micro_inst[25]~input_o\ & ( (!\micro_inst[24]~input_o\ & (\reg[16][12]~q\)) # 
-- (\micro_inst[24]~input_o\ & ((\reg[20][12]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[16][12]~q\,
	datab => \ALT_INV_micro_inst[24]~input_o\,
	datac => \ALT_INV_reg[24][12]~q\,
	datad => \ALT_INV_reg[20][12]~q\,
	datae => \ALT_INV_reg[28][12]~q\,
	dataf => \ALT_INV_micro_inst[25]~input_o\,
	combout => \Bbus~161_combout\);

-- Location: LABCELL_X23_Y2_N39
\Bbus~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~162_combout\ = ( \reg[29][12]~q\ & ( \reg[17][12]~q\ & ( (!\micro_inst[24]~input_o\ & (((!\micro_inst[25]~input_o\) # (\reg[25][12]~q\)))) # (\micro_inst[24]~input_o\ & (((\micro_inst[25]~input_o\)) # (\reg[21][12]~q\))) ) ) ) # ( !\reg[29][12]~q\ & 
-- ( \reg[17][12]~q\ & ( (!\micro_inst[24]~input_o\ & (((!\micro_inst[25]~input_o\) # (\reg[25][12]~q\)))) # (\micro_inst[24]~input_o\ & (\reg[21][12]~q\ & (!\micro_inst[25]~input_o\))) ) ) ) # ( \reg[29][12]~q\ & ( !\reg[17][12]~q\ & ( 
-- (!\micro_inst[24]~input_o\ & (((\micro_inst[25]~input_o\ & \reg[25][12]~q\)))) # (\micro_inst[24]~input_o\ & (((\micro_inst[25]~input_o\)) # (\reg[21][12]~q\))) ) ) ) # ( !\reg[29][12]~q\ & ( !\reg[17][12]~q\ & ( (!\micro_inst[24]~input_o\ & 
-- (((\micro_inst[25]~input_o\ & \reg[25][12]~q\)))) # (\micro_inst[24]~input_o\ & (\reg[21][12]~q\ & (!\micro_inst[25]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[24]~input_o\,
	datab => \ALT_INV_reg[21][12]~q\,
	datac => \ALT_INV_micro_inst[25]~input_o\,
	datad => \ALT_INV_reg[25][12]~q\,
	datae => \ALT_INV_reg[29][12]~q\,
	dataf => \ALT_INV_reg[17][12]~q\,
	combout => \Bbus~162_combout\);

-- Location: LABCELL_X23_Y2_N6
\Bbus~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~164_combout\ = ( \reg[27][12]~q\ & ( \micro_inst[24]~input_o\ & ( (!\micro_inst[25]~input_o\ & ((\reg[23][12]~q\))) # (\micro_inst[25]~input_o\ & (\reg[31][12]~q\)) ) ) ) # ( !\reg[27][12]~q\ & ( \micro_inst[24]~input_o\ & ( 
-- (!\micro_inst[25]~input_o\ & ((\reg[23][12]~q\))) # (\micro_inst[25]~input_o\ & (\reg[31][12]~q\)) ) ) ) # ( \reg[27][12]~q\ & ( !\micro_inst[24]~input_o\ & ( (\reg[19][12]~q\) # (\micro_inst[25]~input_o\) ) ) ) # ( !\reg[27][12]~q\ & ( 
-- !\micro_inst[24]~input_o\ & ( (!\micro_inst[25]~input_o\ & \reg[19][12]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[31][12]~q\,
	datab => \ALT_INV_micro_inst[25]~input_o\,
	datac => \ALT_INV_reg[19][12]~q\,
	datad => \ALT_INV_reg[23][12]~q\,
	datae => \ALT_INV_reg[27][12]~q\,
	dataf => \ALT_INV_micro_inst[24]~input_o\,
	combout => \Bbus~164_combout\);

-- Location: LABCELL_X23_Y2_N24
\Bbus~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~163_combout\ = ( \micro_inst[25]~input_o\ & ( \micro_inst[24]~input_o\ & ( \reg[30][12]~q\ ) ) ) # ( !\micro_inst[25]~input_o\ & ( \micro_inst[24]~input_o\ & ( \reg[22][12]~q\ ) ) ) # ( \micro_inst[25]~input_o\ & ( !\micro_inst[24]~input_o\ & ( 
-- \reg[26][12]~q\ ) ) ) # ( !\micro_inst[25]~input_o\ & ( !\micro_inst[24]~input_o\ & ( \reg[18][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[30][12]~q\,
	datab => \ALT_INV_reg[18][12]~q\,
	datac => \ALT_INV_reg[22][12]~q\,
	datad => \ALT_INV_reg[26][12]~q\,
	datae => \ALT_INV_micro_inst[25]~input_o\,
	dataf => \ALT_INV_micro_inst[24]~input_o\,
	combout => \Bbus~163_combout\);

-- Location: LABCELL_X22_Y2_N18
\Bbus~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~165_combout\ = ( \micro_inst[23]~input_o\ & ( \Bbus~163_combout\ & ( (!\micro_inst[22]~input_o\) # (\Bbus~164_combout\) ) ) ) # ( !\micro_inst[23]~input_o\ & ( \Bbus~163_combout\ & ( (!\micro_inst[22]~input_o\ & (\Bbus~161_combout\)) # 
-- (\micro_inst[22]~input_o\ & ((\Bbus~162_combout\))) ) ) ) # ( \micro_inst[23]~input_o\ & ( !\Bbus~163_combout\ & ( (\micro_inst[22]~input_o\ & \Bbus~164_combout\) ) ) ) # ( !\micro_inst[23]~input_o\ & ( !\Bbus~163_combout\ & ( (!\micro_inst[22]~input_o\ & 
-- (\Bbus~161_combout\)) # (\micro_inst[22]~input_o\ & ((\Bbus~162_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000000101010100100111001001111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[22]~input_o\,
	datab => \ALT_INV_Bbus~161_combout\,
	datac => \ALT_INV_Bbus~162_combout\,
	datad => \ALT_INV_Bbus~164_combout\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_Bbus~163_combout\,
	combout => \Bbus~165_combout\);

-- Location: LABCELL_X22_Y2_N33
\Bbus~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~169_combout\ = ( \micro_inst[23]~input_o\ & ( \micro_inst[22]~input_o\ & ( \reg[15][12]~q\ ) ) ) # ( !\micro_inst[23]~input_o\ & ( \micro_inst[22]~input_o\ & ( \reg[13][12]~q\ ) ) ) # ( \micro_inst[23]~input_o\ & ( !\micro_inst[22]~input_o\ & ( 
-- \reg[14][12]~q\ ) ) ) # ( !\micro_inst[23]~input_o\ & ( !\micro_inst[22]~input_o\ & ( \reg[12][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[14][12]~q\,
	datab => \ALT_INV_reg[15][12]~q\,
	datac => \ALT_INV_reg[12][12]~q\,
	datad => \ALT_INV_reg[13][12]~q\,
	datae => \ALT_INV_micro_inst[23]~input_o\,
	dataf => \ALT_INV_micro_inst[22]~input_o\,
	combout => \Bbus~169_combout\);

-- Location: LABCELL_X22_Y5_N24
\Bbus~168\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~168_combout\ = ( \micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[11][12]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( \micro_inst[23]~input_o\ & ( \reg[10][12]~q\ ) ) ) # ( \micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( 
-- \reg[9][12]~q\ ) ) ) # ( !\micro_inst[22]~input_o\ & ( !\micro_inst[23]~input_o\ & ( \reg[8][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[10][12]~q\,
	datab => \ALT_INV_reg[9][12]~q\,
	datac => \ALT_INV_reg[8][12]~q\,
	datad => \ALT_INV_reg[11][12]~q\,
	datae => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_micro_inst[23]~input_o\,
	combout => \Bbus~168_combout\);

-- Location: LABCELL_X24_Y2_N33
\Bbus~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~166_combout\ = ( \reg[6][12]~q\ & ( \reg[5][12]~q\ & ( (!\micro_inst[23]~input_o\ & (((\micro_inst[22]~input_o\) # (\reg[4][12]~q\)))) # (\micro_inst[23]~input_o\ & (((!\micro_inst[22]~input_o\)) # (\reg[7][12]~q\))) ) ) ) # ( !\reg[6][12]~q\ & ( 
-- \reg[5][12]~q\ & ( (!\micro_inst[23]~input_o\ & (((\micro_inst[22]~input_o\) # (\reg[4][12]~q\)))) # (\micro_inst[23]~input_o\ & (\reg[7][12]~q\ & ((\micro_inst[22]~input_o\)))) ) ) ) # ( \reg[6][12]~q\ & ( !\reg[5][12]~q\ & ( (!\micro_inst[23]~input_o\ & 
-- (((\reg[4][12]~q\ & !\micro_inst[22]~input_o\)))) # (\micro_inst[23]~input_o\ & (((!\micro_inst[22]~input_o\)) # (\reg[7][12]~q\))) ) ) ) # ( !\reg[6][12]~q\ & ( !\reg[5][12]~q\ & ( (!\micro_inst[23]~input_o\ & (((\reg[4][12]~q\ & 
-- !\micro_inst[22]~input_o\)))) # (\micro_inst[23]~input_o\ & (\reg[7][12]~q\ & ((\micro_inst[22]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reg[7][12]~q\,
	datab => \ALT_INV_micro_inst[23]~input_o\,
	datac => \ALT_INV_reg[4][12]~q\,
	datad => \ALT_INV_micro_inst[22]~input_o\,
	datae => \ALT_INV_reg[6][12]~q\,
	dataf => \ALT_INV_reg[5][12]~q\,
	combout => \Bbus~166_combout\);

-- Location: LABCELL_X27_Y2_N24
\Bbus~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~167_combout\ = ( \micro_inst[22]~input_o\ & ( \reg[2][12]~q\ & ( (!\micro_inst[24]~input_o\ & (\reg[3][12]~q\)) # (\micro_inst[24]~input_o\ & ((\Bbus~166_combout\))) ) ) ) # ( !\micro_inst[22]~input_o\ & ( \reg[2][12]~q\ & ( 
-- (!\micro_inst[24]~input_o\) # (\Bbus~166_combout\) ) ) ) # ( \micro_inst[22]~input_o\ & ( !\reg[2][12]~q\ & ( (!\micro_inst[24]~input_o\ & (\reg[3][12]~q\)) # (\micro_inst[24]~input_o\ & ((\Bbus~166_combout\))) ) ) ) # ( !\micro_inst[22]~input_o\ & ( 
-- !\reg[2][12]~q\ & ( (\Bbus~166_combout\ & \micro_inst[24]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110000111111111111000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reg[3][12]~q\,
	datac => \ALT_INV_Bbus~166_combout\,
	datad => \ALT_INV_micro_inst[24]~input_o\,
	datae => \ALT_INV_micro_inst[22]~input_o\,
	dataf => \ALT_INV_reg[2][12]~q\,
	combout => \Bbus~167_combout\);

-- Location: LABCELL_X22_Y2_N24
\Bbus~170\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~170_combout\ = ( \Bbus~168_combout\ & ( \Bbus~167_combout\ & ( (!\Bbus[12]~11_combout\ & (((\Bbus[12]~12_combout\)) # (\Bbus~165_combout\))) # (\Bbus[12]~11_combout\ & (((!\Bbus[12]~12_combout\) # (\Bbus~169_combout\)))) ) ) ) # ( 
-- !\Bbus~168_combout\ & ( \Bbus~167_combout\ & ( (!\Bbus[12]~11_combout\ & (\Bbus~165_combout\ & ((!\Bbus[12]~12_combout\)))) # (\Bbus[12]~11_combout\ & (((!\Bbus[12]~12_combout\) # (\Bbus~169_combout\)))) ) ) ) # ( \Bbus~168_combout\ & ( 
-- !\Bbus~167_combout\ & ( (!\Bbus[12]~11_combout\ & (((\Bbus[12]~12_combout\)) # (\Bbus~165_combout\))) # (\Bbus[12]~11_combout\ & (((\Bbus~169_combout\ & \Bbus[12]~12_combout\)))) ) ) ) # ( !\Bbus~168_combout\ & ( !\Bbus~167_combout\ & ( 
-- (!\Bbus[12]~11_combout\ & (\Bbus~165_combout\ & ((!\Bbus[12]~12_combout\)))) # (\Bbus[12]~11_combout\ & (((\Bbus~169_combout\ & \Bbus[12]~12_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~165_combout\,
	datab => \ALT_INV_Bbus[12]~11_combout\,
	datac => \ALT_INV_Bbus~169_combout\,
	datad => \ALT_INV_Bbus[12]~12_combout\,
	datae => \ALT_INV_Bbus~168_combout\,
	dataf => \ALT_INV_Bbus~167_combout\,
	combout => \Bbus~170_combout\);

-- Location: LABCELL_X22_Y5_N54
\Bbus~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~173_combout\ = ( instr(0) & ( instr(1) & ( \Mux35~11_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux35~10_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux35~9_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux35~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux35~11_combout\,
	datab => \ALT_INV_Mux35~8_combout\,
	datac => \ALT_INV_Mux35~9_combout\,
	datad => \ALT_INV_Mux35~10_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Bbus~173_combout\);

-- Location: LABCELL_X23_Y6_N6
\Bbus~172\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~172_combout\ = ( instr(0) & ( instr(1) & ( \Mux35~7_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux35~6_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux35~5_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux35~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux35~6_combout\,
	datab => \ALT_INV_Mux35~5_combout\,
	datac => \ALT_INV_Mux35~7_combout\,
	datad => \ALT_INV_Mux35~4_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Bbus~172_combout\);

-- Location: MLABCELL_X25_Y6_N18
\Bbus~171\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~171_combout\ = ( instr(0) & ( instr(1) & ( \Mux35~3_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux35~2_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux35~1_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux35~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux35~0_combout\,
	datab => \ALT_INV_Mux35~1_combout\,
	datac => \ALT_INV_Mux35~2_combout\,
	datad => \ALT_INV_Mux35~3_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Bbus~171_combout\);

-- Location: LABCELL_X22_Y4_N33
\Bbus~174\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~174_combout\ = ( instr(0) & ( instr(1) & ( \Mux35~15_combout\ ) ) ) # ( !instr(0) & ( instr(1) & ( \Mux35~14_combout\ ) ) ) # ( instr(0) & ( !instr(1) & ( \Mux35~13_combout\ ) ) ) # ( !instr(0) & ( !instr(1) & ( \Mux35~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux35~13_combout\,
	datab => \ALT_INV_Mux35~14_combout\,
	datac => \ALT_INV_Mux35~12_combout\,
	datad => \ALT_INV_Mux35~15_combout\,
	datae => ALT_INV_instr(0),
	dataf => ALT_INV_instr(1),
	combout => \Bbus~174_combout\);

-- Location: LABCELL_X22_Y4_N18
\Bbus~175\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~175_combout\ = ( \Bbus~171_combout\ & ( \Bbus~174_combout\ & ( (!instr(3) & (((!instr(2)) # (\Bbus~172_combout\)))) # (instr(3) & (((instr(2))) # (\Bbus~173_combout\))) ) ) ) # ( !\Bbus~171_combout\ & ( \Bbus~174_combout\ & ( (!instr(3) & 
-- (((instr(2) & \Bbus~172_combout\)))) # (instr(3) & (((instr(2))) # (\Bbus~173_combout\))) ) ) ) # ( \Bbus~171_combout\ & ( !\Bbus~174_combout\ & ( (!instr(3) & (((!instr(2)) # (\Bbus~172_combout\)))) # (instr(3) & (\Bbus~173_combout\ & (!instr(2)))) ) ) ) 
-- # ( !\Bbus~171_combout\ & ( !\Bbus~174_combout\ & ( (!instr(3) & (((instr(2) & \Bbus~172_combout\)))) # (instr(3) & (\Bbus~173_combout\ & (!instr(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus~173_combout\,
	datab => ALT_INV_instr(3),
	datac => ALT_INV_instr(2),
	datad => \ALT_INV_Bbus~172_combout\,
	datae => \ALT_INV_Bbus~171_combout\,
	dataf => \ALT_INV_Bbus~174_combout\,
	combout => \Bbus~175_combout\);

-- Location: MLABCELL_X21_Y4_N18
\Bbus~176\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus~176_combout\ = ( \Bbus~170_combout\ & ( \Bbus~175_combout\ & ( (!\micro_inst[21]~input_o\) # ((!instr(13)) # (\Bbus~159_combout\)) ) ) ) # ( !\Bbus~170_combout\ & ( \Bbus~175_combout\ & ( (\micro_inst[21]~input_o\ & ((!instr(13)) # 
-- (\Bbus~159_combout\))) ) ) ) # ( \Bbus~170_combout\ & ( !\Bbus~175_combout\ & ( (!\micro_inst[21]~input_o\) # (\Bbus~159_combout\) ) ) ) # ( !\Bbus~170_combout\ & ( !\Bbus~175_combout\ & ( (\micro_inst[21]~input_o\ & \Bbus~159_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111101000101010001011110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[21]~input_o\,
	datab => ALT_INV_instr(13),
	datac => \ALT_INV_Bbus~159_combout\,
	datae => \ALT_INV_Bbus~170_combout\,
	dataf => \ALT_INV_Bbus~175_combout\,
	combout => \Bbus~176_combout\);

-- Location: MLABCELL_X21_Y8_N39
\Bbus[12]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \Bbus[12]~SCLR_LUT_combout\ = ( \Bbus~176_combout\ & ( !\Bbus[12]~20_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Bbus[12]~20_combout\,
	dataf => \ALT_INV_Bbus~176_combout\,
	combout => \Bbus[12]~SCLR_LUT_combout\);

-- Location: FF_X3_Y8_N38
\Bbus[12]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bbus[12]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bbus[12]~_Duplicate_1_q\);

-- Location: MLABCELL_X8_Y5_N24
\Mux88~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux88~0_combout\ = ( \Bbus_shift~1_combout\ & ( \Bbus_shift~2_combout\ & ( \Abus[9]~_Duplicate_3_q\ ) ) ) # ( !\Bbus_shift~1_combout\ & ( \Bbus_shift~2_combout\ & ( \Abus[11]~_Duplicate_3_q\ ) ) ) # ( \Bbus_shift~1_combout\ & ( !\Bbus_shift~2_combout\ & 
-- ( \Abus[10]~_Duplicate_3_q\ ) ) ) # ( !\Bbus_shift~1_combout\ & ( !\Bbus_shift~2_combout\ & ( \Abus[12]~_Duplicate_3_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Abus[12]~_Duplicate_3_q\,
	datab => \ALT_INV_Abus[10]~_Duplicate_3_q\,
	datac => \ALT_INV_Abus[11]~_Duplicate_3_q\,
	datad => \ALT_INV_Abus[9]~_Duplicate_3_q\,
	datae => \ALT_INV_Bbus_shift~1_combout\,
	dataf => \ALT_INV_Bbus_shift~2_combout\,
	combout => \Mux88~0_combout\);

-- Location: LABCELL_X9_Y6_N12
\Mux88~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux88~1_combout\ = ( \ShiftLeft0~8_combout\ & ( \ShiftLeft0~9_combout\ & ( ((!\Bbus_shift~3_combout\ & ((\Mux88~0_combout\))) # (\Bbus_shift~3_combout\ & (\ShiftLeft0~7_combout\))) # (\Bbus_shift~4_combout\) ) ) ) # ( !\ShiftLeft0~8_combout\ & ( 
-- \ShiftLeft0~9_combout\ & ( (!\Bbus_shift~3_combout\ & (((\Mux88~0_combout\ & !\Bbus_shift~4_combout\)))) # (\Bbus_shift~3_combout\ & (((\Bbus_shift~4_combout\)) # (\ShiftLeft0~7_combout\))) ) ) ) # ( \ShiftLeft0~8_combout\ & ( !\ShiftLeft0~9_combout\ & ( 
-- (!\Bbus_shift~3_combout\ & (((\Bbus_shift~4_combout\) # (\Mux88~0_combout\)))) # (\Bbus_shift~3_combout\ & (\ShiftLeft0~7_combout\ & ((!\Bbus_shift~4_combout\)))) ) ) ) # ( !\ShiftLeft0~8_combout\ & ( !\ShiftLeft0~9_combout\ & ( (!\Bbus_shift~4_combout\ & 
-- ((!\Bbus_shift~3_combout\ & ((\Mux88~0_combout\))) # (\Bbus_shift~3_combout\ & (\ShiftLeft0~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftLeft0~7_combout\,
	datab => \ALT_INV_Bbus_shift~3_combout\,
	datac => \ALT_INV_Mux88~0_combout\,
	datad => \ALT_INV_Bbus_shift~4_combout\,
	datae => \ALT_INV_ShiftLeft0~8_combout\,
	dataf => \ALT_INV_ShiftLeft0~9_combout\,
	combout => \Mux88~1_combout\);

-- Location: LABCELL_X9_Y6_N54
\Mux88~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux88~2_combout\ = ( \ShiftRight0~9_combout\ & ( \Mux88~1_combout\ & ( (!\micro_inst[14]~input_o\ & (((!\Bbus_shift~5_combout\)))) # (\micro_inst[14]~input_o\ & (((!\ShiftRight0~1_combout\ & !\Bbus_shift~5_combout\)) # (\Abus[15]~_Duplicate_2_q\))) ) ) ) 
-- # ( !\ShiftRight0~9_combout\ & ( \Mux88~1_combout\ & ( (!\micro_inst[14]~input_o\ & (((!\Bbus_shift~5_combout\)))) # (\micro_inst[14]~input_o\ & (\Abus[15]~_Duplicate_2_q\ & ((\Bbus_shift~5_combout\) # (\ShiftRight0~1_combout\)))) ) ) ) # ( 
-- \ShiftRight0~9_combout\ & ( !\Mux88~1_combout\ & ( (\micro_inst[14]~input_o\ & (((!\ShiftRight0~1_combout\ & !\Bbus_shift~5_combout\)) # (\Abus[15]~_Duplicate_2_q\))) ) ) ) # ( !\ShiftRight0~9_combout\ & ( !\Mux88~1_combout\ & ( (\micro_inst[14]~input_o\ 
-- & (\Abus[15]~_Duplicate_2_q\ & ((\Bbus_shift~5_combout\) # (\ShiftRight0~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010101010000000101010110100000101101011110000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[14]~input_o\,
	datab => \ALT_INV_ShiftRight0~1_combout\,
	datac => \ALT_INV_Bbus_shift~5_combout\,
	datad => \ALT_INV_Abus[15]~_Duplicate_2_q\,
	datae => \ALT_INV_ShiftRight0~9_combout\,
	dataf => \ALT_INV_Mux88~1_combout\,
	combout => \Mux88~2_combout\);

-- Location: MLABCELL_X3_Y6_N36
\Mux88~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux88~4_combout\ = ( \micro_inst[16]~input_o\ & ( \Mux88~2_combout\ & ( (!\Mux97~0_combout\ & (\Maths:solution[12]~q\)) # (\Mux97~0_combout\ & ((\Add2~13_sumout\))) ) ) ) # ( !\micro_inst[16]~input_o\ & ( \Mux88~2_combout\ & ( (\Mux88~3_combout\) # 
-- (\Mux97~0_combout\) ) ) ) # ( \micro_inst[16]~input_o\ & ( !\Mux88~2_combout\ & ( (!\Mux97~0_combout\ & (\Maths:solution[12]~q\)) # (\Mux97~0_combout\ & ((\Add2~13_sumout\))) ) ) ) # ( !\micro_inst[16]~input_o\ & ( !\Mux88~2_combout\ & ( 
-- (!\Mux97~0_combout\ & \Mux88~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000010100101111101110111011101110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux97~0_combout\,
	datab => \ALT_INV_Mux88~3_combout\,
	datac => \ALT_INV_Maths:solution[12]~q\,
	datad => \ALT_INV_Add2~13_sumout\,
	datae => \ALT_INV_micro_inst[16]~input_o\,
	dataf => \ALT_INV_Mux88~2_combout\,
	combout => \Mux88~4_combout\);

-- Location: MLABCELL_X3_Y6_N33
\Mux88~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux88~6_combout\ = ( \micro_inst[14]~input_o\ & ( (\Bbus[12]~_Duplicate_1_q\ & (!\micro_inst[15]~input_o\ $ (!\Abus[12]~_Duplicate_3_q\))) ) ) # ( !\micro_inst[14]~input_o\ & ( (!\micro_inst[15]~input_o\ & ((!\Bbus[12]~_Duplicate_1_q\) # 
-- (!\Abus[12]~_Duplicate_3_q\))) # (\micro_inst[15]~input_o\ & (!\Bbus[12]~_Duplicate_1_q\ & !\Abus[12]~_Duplicate_3_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011000000111111001100000000000011000011000000001100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_micro_inst[15]~input_o\,
	datac => \ALT_INV_Bbus[12]~_Duplicate_1_q\,
	datad => \ALT_INV_Abus[12]~_Duplicate_3_q\,
	dataf => \ALT_INV_micro_inst[14]~input_o\,
	combout => \Mux88~6_combout\);

-- Location: LABCELL_X9_Y8_N54
\Mux88~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux88~8_combout\ = ( \Abus[12]~_Duplicate_3_q\ & ( \Bbus[12]~_Duplicate_1_q\ & ( (!\micro_inst[15]~input_o\ & ((!\micro_inst[14]~input_o\ & ((\Add1~13_sumout\))) # (\micro_inst[14]~input_o\ & (\Mult0~20\)))) ) ) ) # ( !\Abus[12]~_Duplicate_3_q\ & ( 
-- \Bbus[12]~_Duplicate_1_q\ & ( (!\micro_inst[15]~input_o\ & ((!\micro_inst[14]~input_o\ & ((\Add1~13_sumout\))) # (\micro_inst[14]~input_o\ & (\Mult0~20\)))) # (\micro_inst[15]~input_o\ & (((\micro_inst[14]~input_o\)))) ) ) ) # ( \Abus[12]~_Duplicate_3_q\ 
-- & ( !\Bbus[12]~_Duplicate_1_q\ & ( (!\micro_inst[15]~input_o\ & ((!\micro_inst[14]~input_o\ & ((\Add1~13_sumout\))) # (\micro_inst[14]~input_o\ & (\Mult0~20\)))) # (\micro_inst[15]~input_o\ & (((\micro_inst[14]~input_o\)))) ) ) ) # ( 
-- !\Abus[12]~_Duplicate_3_q\ & ( !\Bbus[12]~_Duplicate_1_q\ & ( (!\micro_inst[15]~input_o\ & ((!\micro_inst[14]~input_o\ & ((\Add1~13_sumout\))) # (\micro_inst[14]~input_o\ & (\Mult0~20\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011100001010011101110000101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[15]~input_o\,
	datab => \ALT_INV_Mult0~20\,
	datac => \ALT_INV_Add1~13_sumout\,
	datad => \ALT_INV_micro_inst[14]~input_o\,
	datae => \ALT_INV_Abus[12]~_Duplicate_3_q\,
	dataf => \ALT_INV_Bbus[12]~_Duplicate_1_q\,
	combout => \Mux88~8_combout\);

-- Location: LABCELL_X4_Y8_N6
\Mux88~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux88~5_combout\ = ( \Div0|auto_generated|divider|op_1~13_sumout\ & ( \Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\Mux88~8_combout\ & ((!\Div0|auto_generated|divider|diff_signs~combout\) # (!\Mux98~9_combout\))) ) ) ) # ( 
-- !\Div0|auto_generated|divider|op_1~13_sumout\ & ( \Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( !\Mux88~8_combout\ ) ) ) # ( \Div0|auto_generated|divider|op_1~13_sumout\ & ( !\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- (!\Mux88~8_combout\ & ((!\Mux98~9_combout\) # ((\Div0|auto_generated|divider|divider|sel\(3) & !\Div0|auto_generated|divider|diff_signs~combout\)))) ) ) ) # ( !\Div0|auto_generated|divider|op_1~13_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\Mux88~8_combout\ & (((!\Mux98~9_combout\) # (\Div0|auto_generated|divider|diff_signs~combout\)) # (\Div0|auto_generated|divider|divider|sel\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001110000111100000100000011110000111100001111000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_sel\(3),
	datab => \Div0|auto_generated|divider|ALT_INV_diff_signs~combout\,
	datac => \ALT_INV_Mux88~8_combout\,
	datad => \ALT_INV_Mux98~9_combout\,
	datae => \Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Mux88~5_combout\);

-- Location: MLABCELL_X3_Y7_N3
\Mux88~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux88~7_combout\ = ( \Mux88~5_combout\ & ( (!\micro_inst[17]~input_o\ & (!\micro_inst[16]~input_o\ & ((!\Mux88~6_combout\)))) # (\micro_inst[17]~input_o\ & (((\Mux88~4_combout\)))) ) ) # ( !\Mux88~5_combout\ & ( (!\micro_inst[17]~input_o\ & 
-- (((!\Mux88~6_combout\)) # (\micro_inst[16]~input_o\))) # (\micro_inst[17]~input_o\ & (((\Mux88~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100100111101011110010011110001101000001011000110100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[17]~input_o\,
	datab => \ALT_INV_micro_inst[16]~input_o\,
	datac => \ALT_INV_Mux88~4_combout\,
	datad => \ALT_INV_Mux88~6_combout\,
	dataf => \ALT_INV_Mux88~5_combout\,
	combout => \Mux88~7_combout\);

-- Location: FF_X3_Y7_N44
\Maths:solution[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Mux88~7_combout\,
	sload => VCC,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Maths:solution[12]~q\);

-- Location: MLABCELL_X3_Y6_N18
\Mux88~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux88~3_combout\ = ( \Mult1~20\ & ( \Mux100~1_combout\ & ( (!\Mux100~0_combout\) # (\Maths:solution[12]~q\) ) ) ) # ( !\Mult1~20\ & ( \Mux100~1_combout\ & ( (\Maths:solution[12]~q\ & \Mux100~0_combout\) ) ) ) # ( \Mult1~20\ & ( !\Mux100~1_combout\ & ( 
-- (!\Mux100~0_combout\ & (!\Bbus[12]~_Duplicate_1_q\)) # (\Mux100~0_combout\ & ((\Abus[12]~_Duplicate_3_q\))) ) ) ) # ( !\Mult1~20\ & ( !\Mux100~1_combout\ & ( (!\Mux100~0_combout\ & (!\Bbus[12]~_Duplicate_1_q\)) # (\Mux100~0_combout\ & 
-- ((\Abus[12]~_Duplicate_3_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000001111110011000000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Maths:solution[12]~q\,
	datab => \ALT_INV_Bbus[12]~_Duplicate_1_q\,
	datac => \ALT_INV_Abus[12]~_Duplicate_3_q\,
	datad => \ALT_INV_Mux100~0_combout\,
	datae => \ALT_INV_Mult1~20\,
	dataf => \ALT_INV_Mux100~1_combout\,
	combout => \Mux88~3_combout\);

-- Location: LABCELL_X7_Y8_N57
\Mux73~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux73~0_combout\ = ( \Bbus[10]~_Duplicate_1_q\ & ( (!\Bbus[12]~_Duplicate_1_q\ & (!\Bbus[11]~_Duplicate_1_q\ & ((!\Bbus[9]~_Duplicate_1_q\) # (\Bbus[8]~_Duplicate_1_q\)))) # (\Bbus[12]~_Duplicate_1_q\ & (((\Bbus[9]~_Duplicate_1_q\) # 
-- (\Bbus[11]~_Duplicate_1_q\)))) ) ) # ( !\Bbus[10]~_Duplicate_1_q\ & ( (!\Bbus[12]~_Duplicate_1_q\ & (\Bbus[8]~_Duplicate_1_q\ & ((!\Bbus[11]~_Duplicate_1_q\) # (!\Bbus[9]~_Duplicate_1_q\)))) # (\Bbus[12]~_Duplicate_1_q\ & (((\Bbus[9]~_Duplicate_1_q\)))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110101001000100111010110100101011101011010010101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Bbus[12]~_Duplicate_1_q\,
	datab => \ALT_INV_Bbus[8]~_Duplicate_1_q\,
	datac => \ALT_INV_Bbus[11]~_Duplicate_1_q\,
	datad => \ALT_INV_Bbus[9]~_Duplicate_1_q\,
	dataf => \ALT_INV_Bbus[10]~_Duplicate_1_q\,
	combout => \Mux73~0_combout\);

-- Location: LABCELL_X9_Y8_N0
\Mux104~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux104~0_combout\ = ( \Mux73~0_combout\ & ( \Bbus[12]~_Duplicate_1_q\ & ( (!\micro_inst[14]~input_o\ & (((\Add2~13_sumout\) # (\micro_inst[15]~input_o\)))) # (\micro_inst[14]~input_o\ & (((!\micro_inst[15]~input_o\)) # (\Maths:random[12]~q\))) ) ) ) # ( 
-- !\Mux73~0_combout\ & ( \Bbus[12]~_Duplicate_1_q\ & ( (!\micro_inst[14]~input_o\ & (((\Add2~13_sumout\) # (\micro_inst[15]~input_o\)))) # (\micro_inst[14]~input_o\ & (\Maths:random[12]~q\ & (\micro_inst[15]~input_o\))) ) ) ) # ( \Mux73~0_combout\ & ( 
-- !\Bbus[12]~_Duplicate_1_q\ & ( (!\micro_inst[14]~input_o\ & (((!\micro_inst[15]~input_o\ & \Add2~13_sumout\)))) # (\micro_inst[14]~input_o\ & (((!\micro_inst[15]~input_o\)) # (\Maths:random[12]~q\))) ) ) ) # ( !\Mux73~0_combout\ & ( 
-- !\Bbus[12]~_Duplicate_1_q\ & ( (!\micro_inst[14]~input_o\ & (((!\micro_inst[15]~input_o\ & \Add2~13_sumout\)))) # (\micro_inst[14]~input_o\ & (\Maths:random[12]~q\ & (\micro_inst[15]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Maths:random[12]~q\,
	datab => \ALT_INV_micro_inst[14]~input_o\,
	datac => \ALT_INV_micro_inst[15]~input_o\,
	datad => \ALT_INV_Add2~13_sumout\,
	datae => \ALT_INV_Mux73~0_combout\,
	dataf => \ALT_INV_Bbus[12]~_Duplicate_1_q\,
	combout => \Mux104~0_combout\);

-- Location: MLABCELL_X3_Y6_N30
\Mux104~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux104~1_combout\ = ( \Mux88~2_combout\ & ( (!\micro_inst[16]~input_o\ & (((!\micro_inst[15]~input_o\)) # (\Mux88~3_combout\))) # (\micro_inst[16]~input_o\ & (((\Mux104~0_combout\)))) ) ) # ( !\Mux88~2_combout\ & ( (!\micro_inst[16]~input_o\ & 
-- (\Mux88~3_combout\ & (\micro_inst[15]~input_o\))) # (\micro_inst[16]~input_o\ & (((\Mux104~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001111000100010000111111011101000011111101110100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux88~3_combout\,
	datab => \ALT_INV_micro_inst[15]~input_o\,
	datac => \ALT_INV_Mux104~0_combout\,
	datad => \ALT_INV_micro_inst[16]~input_o\,
	dataf => \ALT_INV_Mux88~2_combout\,
	combout => \Mux104~1_combout\);

-- Location: MLABCELL_X3_Y6_N45
\Mux104~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux104~2_combout\ = ( \micro_inst[17]~input_o\ & ( \Mux88~5_combout\ & ( \Mux104~1_combout\ ) ) ) # ( !\micro_inst[17]~input_o\ & ( \Mux88~5_combout\ & ( (!\micro_inst[16]~input_o\ & !\Mux88~6_combout\) ) ) ) # ( \micro_inst[17]~input_o\ & ( 
-- !\Mux88~5_combout\ & ( \Mux104~1_combout\ ) ) ) # ( !\micro_inst[17]~input_o\ & ( !\Mux88~5_combout\ & ( (!\Mux88~6_combout\) # (\micro_inst[16]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011000011110000111111001100000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_micro_inst[16]~input_o\,
	datac => \ALT_INV_Mux104~1_combout\,
	datad => \ALT_INV_Mux88~6_combout\,
	datae => \ALT_INV_micro_inst[17]~input_o\,
	dataf => \ALT_INV_Mux88~5_combout\,
	combout => \Mux104~2_combout\);

-- Location: FF_X3_Y6_N46
\ALUout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Mux104~2_combout\,
	ena => \Maths:solution[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ALUout(12));

-- Location: LABCELL_X27_Y6_N57
\Cbusi~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Cbusi~12_combout\ = ( ALUout(12) & ( (!\micro_inst[19]~input_o\ & ((!\micro_inst[18]~input_o\) # ((\CMUX:Cbusi[12]~q\)))) # (\micro_inst[19]~input_o\ & (((\mmI[12]~input_o\)))) ) ) # ( !ALUout(12) & ( (!\micro_inst[19]~input_o\ & 
-- (\micro_inst[18]~input_o\ & ((\CMUX:Cbusi[12]~q\)))) # (\micro_inst[19]~input_o\ & (((\mmI[12]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[18]~input_o\,
	datab => \ALT_INV_micro_inst[19]~input_o\,
	datac => \ALT_INV_mmI[12]~input_o\,
	datad => \ALT_INV_CMUX:Cbusi[12]~q\,
	dataf => ALT_INV_ALUout(12),
	combout => \Cbusi~12_combout\);

-- Location: LABCELL_X27_Y4_N30
\reg[31][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg[31][12]~feeder_combout\ = ( \Cbusi~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Cbusi~12_combout\,
	combout => \reg[31][12]~feeder_combout\);

-- Location: FF_X27_Y4_N32
\reg[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \reg[31][12]~feeder_combout\,
	ena => \reg[31][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg[31][12]~q\);

-- Location: FF_X34_Y4_N38
\instr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \reg[31][12]~q\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => instr(12));

-- Location: LABCELL_X11_Y7_N33
\addr2decA~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \addr2decA~4_combout\ = ( instr(12) & ( (\micro_inst[27]~input_o\) # (\micro_inst[31]~input_o\) ) ) # ( !instr(12) & ( (\micro_inst[31]~input_o\ & !\micro_inst[27]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_micro_inst[31]~input_o\,
	datac => \ALT_INV_micro_inst[27]~input_o\,
	datae => ALT_INV_instr(12),
	combout => \addr2decA~4_combout\);

-- Location: FF_X11_Y7_N34
\addr2decA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \addr2decA~4_combout\,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => addr2decA(3));

-- Location: LABCELL_X10_Y7_N24
\addr2decA~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \addr2decA~2_combout\ = ( instr(10) & ( \micro_inst[29]~input_o\ ) ) # ( !instr(10) & ( \micro_inst[29]~input_o\ & ( !\micro_inst[27]~input_o\ ) ) ) # ( instr(10) & ( !\micro_inst[29]~input_o\ & ( \micro_inst[27]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_micro_inst[27]~input_o\,
	datae => ALT_INV_instr(10),
	dataf => \ALT_INV_micro_inst[29]~input_o\,
	combout => \addr2decA~2_combout\);

-- Location: FF_X10_Y7_N26
\addr2decA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \addr2decA~2_combout\,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => addr2decA(1));

-- Location: LABCELL_X11_Y7_N15
\addr2decA~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \addr2decA~1_combout\ = ( \micro_inst[27]~input_o\ & ( \micro_inst[28]~input_o\ & ( instr(9) ) ) ) # ( !\micro_inst[27]~input_o\ & ( \micro_inst[28]~input_o\ ) ) # ( \micro_inst[27]~input_o\ & ( !\micro_inst[28]~input_o\ & ( instr(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(9),
	datae => \ALT_INV_micro_inst[27]~input_o\,
	dataf => \ALT_INV_micro_inst[28]~input_o\,
	combout => \addr2decA~1_combout\);

-- Location: FF_X11_Y7_N17
\addr2decA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \addr2decA~1_combout\,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => addr2decA(0));

-- Location: LABCELL_X10_Y7_N33
\addr2decA~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \addr2decA~3_combout\ = ( \micro_inst[27]~input_o\ & ( instr(11) ) ) # ( !\micro_inst[27]~input_o\ & ( \micro_inst[30]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_instr(11),
	datac => \ALT_INV_micro_inst[30]~input_o\,
	dataf => \ALT_INV_micro_inst[27]~input_o\,
	combout => \addr2decA~3_combout\);

-- Location: FF_X10_Y7_N35
\addr2decA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \addr2decA~3_combout\,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => addr2decA(2));

-- Location: LABCELL_X10_Y7_N30
\Equal9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal9~0_combout\ = ( addr2decA(2) & ( (addr2decA(3) & (addr2decA(1) & addr2decA(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_addr2decA(3),
	datac => ALT_INV_addr2decA(1),
	datad => ALT_INV_addr2decA(0),
	dataf => ALT_INV_addr2decA(2),
	combout => \Equal9~0_combout\);

-- Location: LABCELL_X4_Y10_N51
\Maths~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Maths~1_combout\ = ( \micro_inst[15]~input_o\ & ( \micro_inst[14]~input_o\ & ( (\micro_inst[17]~input_o\ & \micro_inst[16]~input_o\) ) ) ) # ( !\micro_inst[15]~input_o\ & ( \micro_inst[14]~input_o\ & ( (\micro_inst[17]~input_o\ & 
-- \micro_inst[16]~input_o\) ) ) ) # ( \micro_inst[15]~input_o\ & ( !\micro_inst[14]~input_o\ & ( (\micro_inst[17]~input_o\ & \micro_inst[16]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_micro_inst[17]~input_o\,
	datac => \ALT_INV_micro_inst[16]~input_o\,
	datae => \ALT_INV_micro_inst[15]~input_o\,
	dataf => \ALT_INV_micro_inst[14]~input_o\,
	combout => \Maths~1_combout\);

-- Location: MLABCELL_X6_Y7_N24
\addr2decA~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \addr2decA~0_combout\ = ( \statusD~input_o\ & ( (\micro_inst[32]~input_o\) # (\micro_inst[27]~input_o\) ) ) # ( !\statusD~input_o\ & ( (!\micro_inst[27]~input_o\ & \micro_inst[32]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_micro_inst[27]~input_o\,
	datad => \ALT_INV_micro_inst[32]~input_o\,
	dataf => \ALT_INV_statusD~input_o\,
	combout => \addr2decA~0_combout\);

-- Location: FF_X6_Y7_N26
\addr2decA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \addr2decA~0_combout\,
	ena => \Bbus[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => addr2decA(4));

-- Location: MLABCELL_X6_Y7_N27
\Maths~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Maths~2_combout\ = ( addr2decA(4) & ( (!\Equal9~0_combout\ & (!\micro_inst[18]~input_o\ & (!\Maths~1_combout\ & !\micro_inst[19]~input_o\))) ) ) # ( !addr2decA(4) & ( (!\micro_inst[18]~input_o\ & (!\Maths~1_combout\ & !\micro_inst[19]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal9~0_combout\,
	datab => \ALT_INV_micro_inst[18]~input_o\,
	datac => \ALT_INV_Maths~1_combout\,
	datad => \ALT_INV_micro_inst[19]~input_o\,
	dataf => ALT_INV_addr2decA(4),
	combout => \Maths~2_combout\);

-- Location: MLABCELL_X3_Y9_N45
\Maths~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Maths~3_combout\ = ( \Mux85~3_combout\ & ( \Maths~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Maths~2_combout\,
	dataf => \ALT_INV_Mux85~3_combout\,
	combout => \Maths~3_combout\);

-- Location: LABCELL_X11_Y7_N0
\statusN~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \statusN~0_combout\ = ( counter(0) & ( \reset~input_o\ & ( (\Maths~2_combout\ & (!\statusD~input_o\ & !counter(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Maths~2_combout\,
	datab => \ALT_INV_statusD~input_o\,
	datac => ALT_INV_counter(1),
	datae => ALT_INV_counter(0),
	dataf => \ALT_INV_reset~input_o\,
	combout => \statusN~0_combout\);

-- Location: FF_X3_Y9_N58
\statusN~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Maths~3_combout\,
	sload => VCC,
	ena => \statusN~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \statusN~reg0_q\);

-- Location: MLABCELL_X3_Y9_N42
\Maths~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Maths~4_combout\ = ( !\Mux88~7_combout\ & ( (!\Mux98~7_combout\ & (!\Mux93~7_combout\ & !\Mux97~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux98~7_combout\,
	datac => \ALT_INV_Mux93~7_combout\,
	datad => \ALT_INV_Mux97~6_combout\,
	dataf => \ALT_INV_Mux88~7_combout\,
	combout => \Maths~4_combout\);

-- Location: MLABCELL_X3_Y9_N54
\Maths~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Maths~6_combout\ = ( !\Mux90~9_combout\ & ( !\Mux89~6_combout\ & ( (!\Mux99~7_combout\ & (!\Mux95~6_combout\ & ((!\Mux100~6_combout\) # (!\micro_inst[17]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux100~6_combout\,
	datab => \ALT_INV_micro_inst[17]~input_o\,
	datac => \ALT_INV_Mux99~7_combout\,
	datad => \ALT_INV_Mux95~6_combout\,
	datae => \ALT_INV_Mux90~9_combout\,
	dataf => \ALT_INV_Mux89~6_combout\,
	combout => \Maths~6_combout\);

-- Location: MLABCELL_X3_Y9_N24
\Maths~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Maths~12_combout\ = ( !\micro_inst[16]~input_o\ & ( (!\Mux96~6_combout\ & (!\Mux92~6_combout\ & ((!\micro_inst[17]~input_o\ & (!\Mux87~6_combout\)) # (\micro_inst[17]~input_o\ & ((!\Mux87~4_combout\)))))) ) ) # ( \micro_inst[16]~input_o\ & ( 
-- (!\Mux96~6_combout\ & (!\Mux92~6_combout\ & ((!\micro_inst[17]~input_o\ & (!\Mux87~5_combout\)) # (\micro_inst[17]~input_o\ & ((!\Mux87~4_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1010001010000000101000101000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux96~6_combout\,
	datab => \ALT_INV_micro_inst[17]~input_o\,
	datac => \ALT_INV_Mux87~5_combout\,
	datad => \ALT_INV_Mux87~4_combout\,
	datae => \ALT_INV_micro_inst[16]~input_o\,
	dataf => \ALT_INV_Mux92~6_combout\,
	datag => \ALT_INV_Mux87~6_combout\,
	combout => \Maths~12_combout\);

-- Location: LABCELL_X4_Y7_N18
\Maths~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Maths~8_combout\ = ( !\micro_inst[16]~input_o\ & ( (!\Mux94~11_combout\ & (!\Mux91~6_combout\ & ((!\micro_inst[17]~input_o\ & ((!\Mux86~6_combout\))) # (\micro_inst[17]~input_o\ & (!\Mux86~4_combout\))))) ) ) # ( \micro_inst[16]~input_o\ & ( 
-- (!\Mux94~11_combout\ & (!\Mux91~6_combout\ & ((!\micro_inst[17]~input_o\ & ((!\Mux86~5_combout\))) # (\micro_inst[17]~input_o\ & (!\Mux86~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1110010000000000111001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_micro_inst[17]~input_o\,
	datab => \ALT_INV_Mux86~4_combout\,
	datac => \ALT_INV_Mux86~5_combout\,
	datad => \ALT_INV_Mux94~11_combout\,
	datae => \ALT_INV_micro_inst[16]~input_o\,
	dataf => \ALT_INV_Mux91~6_combout\,
	datag => \ALT_INV_Mux86~6_combout\,
	combout => \Maths~8_combout\);

-- Location: MLABCELL_X3_Y9_N30
\Maths~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Maths~7_combout\ = ( \Maths~8_combout\ & ( !\Mux85~3_combout\ & ( (\Maths~6_combout\ & (\Maths~2_combout\ & \Maths~12_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Maths~6_combout\,
	datab => \ALT_INV_Maths~2_combout\,
	datac => \ALT_INV_Maths~12_combout\,
	datae => \ALT_INV_Maths~8_combout\,
	dataf => \ALT_INV_Mux85~3_combout\,
	combout => \Maths~7_combout\);

-- Location: MLABCELL_X3_Y9_N36
\Maths~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Maths~5_combout\ = ( \Maths~4_combout\ & ( \Maths~7_combout\ & ( ((!\micro_inst[16]~input_o\ & (\Mux100~7_combout\)) # (\micro_inst[16]~input_o\ & ((!\Mux100~11_combout\)))) # (\micro_inst[17]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000111010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux100~7_combout\,
	datab => \ALT_INV_micro_inst[16]~input_o\,
	datac => \ALT_INV_Mux100~11_combout\,
	datad => \ALT_INV_micro_inst[17]~input_o\,
	datae => \ALT_INV_Maths~4_combout\,
	dataf => \ALT_INV_Maths~7_combout\,
	combout => \Maths~5_combout\);

-- Location: FF_X3_Y9_N34
\statusZ~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Maths~5_combout\,
	sload => VCC,
	ena => \statusN~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \statusZ~reg0_q\);

-- Location: MLABCELL_X6_Y7_N51
\statusND~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \statusND~0_combout\ = ( \Maths~2_combout\ & ( counter(0) & ( (!counter(1) & (\statusD~input_o\ & \reset~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_counter(1),
	datab => \ALT_INV_statusD~input_o\,
	datac => \ALT_INV_reset~input_o\,
	datae => \ALT_INV_Maths~2_combout\,
	dataf => ALT_INV_counter(0),
	combout => \statusND~0_combout\);

-- Location: FF_X3_Y9_N46
\statusND~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Maths~3_combout\,
	ena => \statusND~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \statusND~reg0_q\);

-- Location: FF_X3_Y9_N37
\statusZD~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Maths~5_combout\,
	ena => \statusND~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \statusZD~reg0_q\);

-- Location: FF_X22_Y4_N4
\ir[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \reg[31][0]~q\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir[0]~reg0_q\);

-- Location: MLABCELL_X34_Y4_N27
\ir[1]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ir[1]~reg0feeder_combout\ = ( \reg[31][1]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_reg[31][1]~q\,
	combout => \ir[1]~reg0feeder_combout\);

-- Location: FF_X34_Y4_N28
\ir[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ir[1]~reg0feeder_combout\,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir[1]~reg0_q\);

-- Location: FF_X34_Y4_N7
\ir[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \reg[31][2]~q\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir[2]~reg0_q\);

-- Location: MLABCELL_X34_Y3_N24
\ir[3]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ir[3]~reg0feeder_combout\ = ( \reg[31][3]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_reg[31][3]~q\,
	combout => \ir[3]~reg0feeder_combout\);

-- Location: FF_X34_Y3_N25
\ir[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ir[3]~reg0feeder_combout\,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir[3]~reg0_q\);

-- Location: FF_X22_Y4_N22
\ir[4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \reg[31][4]~q\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir[4]~reg0_q\);

-- Location: FF_X21_Y4_N25
\ir[5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \reg[31][5]~q\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir[5]~reg0_q\);

-- Location: LABCELL_X22_Y4_N51
\ir[6]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ir[6]~reg0feeder_combout\ = ( \reg[31][6]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_reg[31][6]~q\,
	combout => \ir[6]~reg0feeder_combout\);

-- Location: FF_X22_Y4_N52
\ir[6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ir[6]~reg0feeder_combout\,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir[6]~reg0_q\);

-- Location: FF_X34_Y4_N17
\ir[7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \reg[31][7]~q\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir[7]~reg0_q\);

-- Location: FF_X21_Y4_N55
\ir[8]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \reg[31][8]~q\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir[8]~reg0_q\);

-- Location: FF_X34_Y4_N55
\ir[9]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \reg[31][9]~q\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir[9]~reg0_q\);

-- Location: FF_X22_Y7_N40
\ir[10]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \reg[31][10]~q\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir[10]~reg0_q\);

-- Location: MLABCELL_X34_Y4_N24
\ir[11]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ir[11]~reg0feeder_combout\ = ( \reg[31][11]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_reg[31][11]~q\,
	combout => \ir[11]~reg0feeder_combout\);

-- Location: FF_X34_Y4_N25
\ir[11]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ir[11]~reg0feeder_combout\,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir[11]~reg0_q\);

-- Location: FF_X34_Y4_N52
\ir[12]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \reg[31][12]~q\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir[12]~reg0_q\);

-- Location: FF_X21_Y4_N40
\ir[13]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \reg[31][13]~q\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir[13]~reg0_q\);

-- Location: FF_X21_Y4_N11
\ir[14]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \reg[31][14]~q\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir[14]~reg0_q\);

-- Location: FF_X34_Y4_N19
\ir[15]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \reg[31][15]~q\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir[15]~reg0_q\);

-- Location: IOIBUF_X14_Y81_N18
\micro_inst[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(0),
	o => \micro_inst[0]~input_o\);

-- Location: IOIBUF_X86_Y0_N52
\micro_inst[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(1),
	o => \micro_inst[1]~input_o\);

-- Location: IOIBUF_X88_Y0_N2
\micro_inst[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(2),
	o => \micro_inst[2]~input_o\);

-- Location: IOIBUF_X4_Y81_N1
\micro_inst[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(3),
	o => \micro_inst[3]~input_o\);

-- Location: IOIBUF_X89_Y23_N55
\micro_inst[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(4),
	o => \micro_inst[4]~input_o\);

-- Location: IOIBUF_X32_Y81_N18
\micro_inst[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(5),
	o => \micro_inst[5]~input_o\);

-- Location: IOIBUF_X89_Y15_N4
\micro_inst[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(6),
	o => \micro_inst[6]~input_o\);

-- Location: IOIBUF_X10_Y81_N41
\micro_inst[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(7),
	o => \micro_inst[7]~input_o\);

-- Location: IOIBUF_X89_Y21_N38
\micro_inst[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(8),
	o => \micro_inst[8]~input_o\);

-- Location: IOIBUF_X40_Y0_N1
\micro_inst[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(9),
	o => \micro_inst[9]~input_o\);

-- Location: IOIBUF_X10_Y81_N75
\micro_inst[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(10),
	o => \micro_inst[10]~input_o\);

-- Location: IOIBUF_X20_Y81_N35
\micro_inst[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(11),
	o => \micro_inst[11]~input_o\);

-- Location: IOIBUF_X86_Y0_N1
\micro_inst[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(12),
	o => \micro_inst[12]~input_o\);

-- Location: IOIBUF_X16_Y81_N18
\micro_inst[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_micro_inst(13),
	o => \micro_inst[13]~input_o\);

-- Location: MLABCELL_X59_Y16_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


