FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 58;
0"NC";
%"XC7A200TFFG1156"
"9","(-5850,4150)","0","kvm_matrix_lib","I1";
;
VALUE"XC7A200TFFG1156"
CDS_LIB"kvm_matrix_lib"
CDS_LMAN_SYM_OUTLINE"-125,1250,850,-100";
"AF10"0;
"AE10"0;
"AD10"0;
"AH11"0;
"AG11"0;
"AE11"0;
"AD11"0;
"AG9"0;
"AG10"0;
"AG12"0;
"AF12"0;
"AH8"0;
"AH9"0;
"AF8"0;
"AF9"0;
"AH6"0;
"AH7"0;
"AE7"0;
"AE8"0;
"AD8"0;
"AD9"0;
"AG7"0;
"AF7"0;
"AE6"0;
"AD6"0;
"AF5"0;
"AE5"0;
"AG5"0;
"AG6"0;
"AE3"0;
"AD3"0;
"AJ4"0;
"AH4"0;
"AD4"0;
"AD5"0;
"AG4"0;
"AF4"0;
"AJ3"0;
"AH3"0;
"AG2"0;
"AF3"0;
"AF2"0;
"AE2"0;
"AJ1"0;
"AH2"0;
"AE1"0;
"AD1"0;
"AH1"0;
"AG1"0;
"AC11"0;
END.
