<?xml version="1.0" encoding="utf-8"?>
<xd:acceleratorMap xmlns:xd="http://www.xilinx.com/xidane" xd:functionName="matmul" xd:componentRef="matmul" xd:initiationInterval="163996" xd:clockPeriod="10" xd:sequential="true" xd:hostMachine="64" xd:reset="control">
  <xd:controlReg xd:name="control" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:type="generic_axi_lite" xd:offset="0x0"/>
  <xd:arg xd:name="*(in1)" xd:originalName="in1" xd:direction="inout" xd:interfaceRef="m_axi_gmem0" xd:busTypeRef="aximm" xd:dataWidth="128" xd:bufferDirection="inout"/>
  <xd:arg xd:name="in1" xd:originalName="in1" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x10" xd:dataWidth="32" xd:aximmInterfaceRef="m_axi_gmem0"/>
  <xd:arg xd:name="*(in2)" xd:originalName="in2" xd:direction="inout" xd:interfaceRef="m_axi_gmem1" xd:busTypeRef="aximm" xd:dataWidth="128" xd:bufferDirection="in"/>
  <xd:arg xd:name="in2" xd:originalName="in2" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x18" xd:dataWidth="32" xd:aximmInterfaceRef="m_axi_gmem1"/>
  <xd:arg xd:name="*(out_r)" xd:originalName="out_r" xd:direction="inout" xd:interfaceRef="m_axi_gmem0" xd:busTypeRef="aximm" xd:dataWidth="128" xd:bufferDirection="inout"/>
  <xd:arg xd:name="out_r" xd:originalName="out_r" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x20" xd:dataWidth="32" xd:aximmInterfaceRef="m_axi_gmem0"/>
  <xd:latencyEstimates xd:best-case="163995" xd:worst-case="163995" xd:average-case="163995"/>
  <xd:resourceEstimates xd:LUT="8260" xd:FF="6892" xd:BRAM="0" xd:DSP="64"/>
</xd:acceleratorMap>
