
PID.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cbbc  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000448  0800cda8  0800cda8  0001cda8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d1f0  0800d1f0  00020a10  2**0
                  CONTENTS
  4 .ARM          00000008  0800d1f0  0800d1f0  0001d1f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d1f8  0800d1f8  00020a10  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800d1f8  0800d1f8  0001d1f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d200  0800d200  0001d200  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000a10  20000000  0800d204  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005a90  20000a10  0800dc14  00020a10  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200064a0  0800dc14  000264a0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020a10  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fb6d  00000000  00000000  00020a39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dff  00000000  00000000  000305a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001040  00000000  00000000  000333a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f10  00000000  00000000  000343e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c315  00000000  00000000  000352f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014035  00000000  00000000  0005160d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b0b0  00000000  00000000  00065642  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001006f2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005674  00000000  00000000  00100744  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000a10 	.word	0x20000a10
 8000204:	00000000 	.word	0x00000000
 8000208:	0800cd8c 	.word	0x0800cd8c

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000a14 	.word	0x20000a14
 8000224:	0800cd8c 	.word	0x0800cd8c

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2f>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b68:	bf24      	itt	cs
 8000b6a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b6e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b72:	d90d      	bls.n	8000b90 <__aeabi_d2f+0x30>
 8000b74:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b78:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b7c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b80:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b84:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b88:	bf08      	it	eq
 8000b8a:	f020 0001 	biceq.w	r0, r0, #1
 8000b8e:	4770      	bx	lr
 8000b90:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b94:	d121      	bne.n	8000bda <__aeabi_d2f+0x7a>
 8000b96:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b9a:	bfbc      	itt	lt
 8000b9c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ba0:	4770      	bxlt	lr
 8000ba2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ba6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000baa:	f1c2 0218 	rsb	r2, r2, #24
 8000bae:	f1c2 0c20 	rsb	ip, r2, #32
 8000bb2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bb6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bba:	bf18      	it	ne
 8000bbc:	f040 0001 	orrne.w	r0, r0, #1
 8000bc0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bcc:	ea40 000c 	orr.w	r0, r0, ip
 8000bd0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bd4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd8:	e7cc      	b.n	8000b74 <__aeabi_d2f+0x14>
 8000bda:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bde:	d107      	bne.n	8000bf0 <__aeabi_d2f+0x90>
 8000be0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000be4:	bf1e      	ittt	ne
 8000be6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bea:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bee:	4770      	bxne	lr
 8000bf0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bf4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop

08000c00 <__aeabi_frsub>:
 8000c00:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c04:	e002      	b.n	8000c0c <__addsf3>
 8000c06:	bf00      	nop

08000c08 <__aeabi_fsub>:
 8000c08:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c0c <__addsf3>:
 8000c0c:	0042      	lsls	r2, r0, #1
 8000c0e:	bf1f      	itttt	ne
 8000c10:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c14:	ea92 0f03 	teqne	r2, r3
 8000c18:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c1c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c20:	d06a      	beq.n	8000cf8 <__addsf3+0xec>
 8000c22:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c26:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c2a:	bfc1      	itttt	gt
 8000c2c:	18d2      	addgt	r2, r2, r3
 8000c2e:	4041      	eorgt	r1, r0
 8000c30:	4048      	eorgt	r0, r1
 8000c32:	4041      	eorgt	r1, r0
 8000c34:	bfb8      	it	lt
 8000c36:	425b      	neglt	r3, r3
 8000c38:	2b19      	cmp	r3, #25
 8000c3a:	bf88      	it	hi
 8000c3c:	4770      	bxhi	lr
 8000c3e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c42:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c46:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c4a:	bf18      	it	ne
 8000c4c:	4240      	negne	r0, r0
 8000c4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c52:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c56:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c5a:	bf18      	it	ne
 8000c5c:	4249      	negne	r1, r1
 8000c5e:	ea92 0f03 	teq	r2, r3
 8000c62:	d03f      	beq.n	8000ce4 <__addsf3+0xd8>
 8000c64:	f1a2 0201 	sub.w	r2, r2, #1
 8000c68:	fa41 fc03 	asr.w	ip, r1, r3
 8000c6c:	eb10 000c 	adds.w	r0, r0, ip
 8000c70:	f1c3 0320 	rsb	r3, r3, #32
 8000c74:	fa01 f103 	lsl.w	r1, r1, r3
 8000c78:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c7c:	d502      	bpl.n	8000c84 <__addsf3+0x78>
 8000c7e:	4249      	negs	r1, r1
 8000c80:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c84:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c88:	d313      	bcc.n	8000cb2 <__addsf3+0xa6>
 8000c8a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c8e:	d306      	bcc.n	8000c9e <__addsf3+0x92>
 8000c90:	0840      	lsrs	r0, r0, #1
 8000c92:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c96:	f102 0201 	add.w	r2, r2, #1
 8000c9a:	2afe      	cmp	r2, #254	; 0xfe
 8000c9c:	d251      	bcs.n	8000d42 <__addsf3+0x136>
 8000c9e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000ca2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ca6:	bf08      	it	eq
 8000ca8:	f020 0001 	biceq.w	r0, r0, #1
 8000cac:	ea40 0003 	orr.w	r0, r0, r3
 8000cb0:	4770      	bx	lr
 8000cb2:	0049      	lsls	r1, r1, #1
 8000cb4:	eb40 0000 	adc.w	r0, r0, r0
 8000cb8:	3a01      	subs	r2, #1
 8000cba:	bf28      	it	cs
 8000cbc:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000cc0:	d2ed      	bcs.n	8000c9e <__addsf3+0x92>
 8000cc2:	fab0 fc80 	clz	ip, r0
 8000cc6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cca:	ebb2 020c 	subs.w	r2, r2, ip
 8000cce:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cd2:	bfaa      	itet	ge
 8000cd4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cd8:	4252      	neglt	r2, r2
 8000cda:	4318      	orrge	r0, r3
 8000cdc:	bfbc      	itt	lt
 8000cde:	40d0      	lsrlt	r0, r2
 8000ce0:	4318      	orrlt	r0, r3
 8000ce2:	4770      	bx	lr
 8000ce4:	f092 0f00 	teq	r2, #0
 8000ce8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000cec:	bf06      	itte	eq
 8000cee:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000cf2:	3201      	addeq	r2, #1
 8000cf4:	3b01      	subne	r3, #1
 8000cf6:	e7b5      	b.n	8000c64 <__addsf3+0x58>
 8000cf8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cfc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d00:	bf18      	it	ne
 8000d02:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d06:	d021      	beq.n	8000d4c <__addsf3+0x140>
 8000d08:	ea92 0f03 	teq	r2, r3
 8000d0c:	d004      	beq.n	8000d18 <__addsf3+0x10c>
 8000d0e:	f092 0f00 	teq	r2, #0
 8000d12:	bf08      	it	eq
 8000d14:	4608      	moveq	r0, r1
 8000d16:	4770      	bx	lr
 8000d18:	ea90 0f01 	teq	r0, r1
 8000d1c:	bf1c      	itt	ne
 8000d1e:	2000      	movne	r0, #0
 8000d20:	4770      	bxne	lr
 8000d22:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d26:	d104      	bne.n	8000d32 <__addsf3+0x126>
 8000d28:	0040      	lsls	r0, r0, #1
 8000d2a:	bf28      	it	cs
 8000d2c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d30:	4770      	bx	lr
 8000d32:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d36:	bf3c      	itt	cc
 8000d38:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d3c:	4770      	bxcc	lr
 8000d3e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d42:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d46:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d4a:	4770      	bx	lr
 8000d4c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d50:	bf16      	itet	ne
 8000d52:	4608      	movne	r0, r1
 8000d54:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d58:	4601      	movne	r1, r0
 8000d5a:	0242      	lsls	r2, r0, #9
 8000d5c:	bf06      	itte	eq
 8000d5e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d62:	ea90 0f01 	teqeq	r0, r1
 8000d66:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d6a:	4770      	bx	lr

08000d6c <__aeabi_ui2f>:
 8000d6c:	f04f 0300 	mov.w	r3, #0
 8000d70:	e004      	b.n	8000d7c <__aeabi_i2f+0x8>
 8000d72:	bf00      	nop

08000d74 <__aeabi_i2f>:
 8000d74:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d78:	bf48      	it	mi
 8000d7a:	4240      	negmi	r0, r0
 8000d7c:	ea5f 0c00 	movs.w	ip, r0
 8000d80:	bf08      	it	eq
 8000d82:	4770      	bxeq	lr
 8000d84:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d88:	4601      	mov	r1, r0
 8000d8a:	f04f 0000 	mov.w	r0, #0
 8000d8e:	e01c      	b.n	8000dca <__aeabi_l2f+0x2a>

08000d90 <__aeabi_ul2f>:
 8000d90:	ea50 0201 	orrs.w	r2, r0, r1
 8000d94:	bf08      	it	eq
 8000d96:	4770      	bxeq	lr
 8000d98:	f04f 0300 	mov.w	r3, #0
 8000d9c:	e00a      	b.n	8000db4 <__aeabi_l2f+0x14>
 8000d9e:	bf00      	nop

08000da0 <__aeabi_l2f>:
 8000da0:	ea50 0201 	orrs.w	r2, r0, r1
 8000da4:	bf08      	it	eq
 8000da6:	4770      	bxeq	lr
 8000da8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000dac:	d502      	bpl.n	8000db4 <__aeabi_l2f+0x14>
 8000dae:	4240      	negs	r0, r0
 8000db0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000db4:	ea5f 0c01 	movs.w	ip, r1
 8000db8:	bf02      	ittt	eq
 8000dba:	4684      	moveq	ip, r0
 8000dbc:	4601      	moveq	r1, r0
 8000dbe:	2000      	moveq	r0, #0
 8000dc0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000dc4:	bf08      	it	eq
 8000dc6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000dca:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000dce:	fabc f28c 	clz	r2, ip
 8000dd2:	3a08      	subs	r2, #8
 8000dd4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000dd8:	db10      	blt.n	8000dfc <__aeabi_l2f+0x5c>
 8000dda:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dde:	4463      	add	r3, ip
 8000de0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000de4:	f1c2 0220 	rsb	r2, r2, #32
 8000de8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000dec:	fa20 f202 	lsr.w	r2, r0, r2
 8000df0:	eb43 0002 	adc.w	r0, r3, r2
 8000df4:	bf08      	it	eq
 8000df6:	f020 0001 	biceq.w	r0, r0, #1
 8000dfa:	4770      	bx	lr
 8000dfc:	f102 0220 	add.w	r2, r2, #32
 8000e00:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e04:	f1c2 0220 	rsb	r2, r2, #32
 8000e08:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e0c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e10:	eb43 0002 	adc.w	r0, r3, r2
 8000e14:	bf08      	it	eq
 8000e16:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e1a:	4770      	bx	lr

08000e1c <__aeabi_fmul>:
 8000e1c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e20:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e24:	bf1e      	ittt	ne
 8000e26:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e2a:	ea92 0f0c 	teqne	r2, ip
 8000e2e:	ea93 0f0c 	teqne	r3, ip
 8000e32:	d06f      	beq.n	8000f14 <__aeabi_fmul+0xf8>
 8000e34:	441a      	add	r2, r3
 8000e36:	ea80 0c01 	eor.w	ip, r0, r1
 8000e3a:	0240      	lsls	r0, r0, #9
 8000e3c:	bf18      	it	ne
 8000e3e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e42:	d01e      	beq.n	8000e82 <__aeabi_fmul+0x66>
 8000e44:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e48:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e4c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e50:	fba0 3101 	umull	r3, r1, r0, r1
 8000e54:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e58:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e5c:	bf3e      	ittt	cc
 8000e5e:	0049      	lslcc	r1, r1, #1
 8000e60:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e64:	005b      	lslcc	r3, r3, #1
 8000e66:	ea40 0001 	orr.w	r0, r0, r1
 8000e6a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e6e:	2afd      	cmp	r2, #253	; 0xfd
 8000e70:	d81d      	bhi.n	8000eae <__aeabi_fmul+0x92>
 8000e72:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e76:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e7a:	bf08      	it	eq
 8000e7c:	f020 0001 	biceq.w	r0, r0, #1
 8000e80:	4770      	bx	lr
 8000e82:	f090 0f00 	teq	r0, #0
 8000e86:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e8a:	bf08      	it	eq
 8000e8c:	0249      	lsleq	r1, r1, #9
 8000e8e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e92:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e96:	3a7f      	subs	r2, #127	; 0x7f
 8000e98:	bfc2      	ittt	gt
 8000e9a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e9e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ea2:	4770      	bxgt	lr
 8000ea4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea8:	f04f 0300 	mov.w	r3, #0
 8000eac:	3a01      	subs	r2, #1
 8000eae:	dc5d      	bgt.n	8000f6c <__aeabi_fmul+0x150>
 8000eb0:	f112 0f19 	cmn.w	r2, #25
 8000eb4:	bfdc      	itt	le
 8000eb6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000eba:	4770      	bxle	lr
 8000ebc:	f1c2 0200 	rsb	r2, r2, #0
 8000ec0:	0041      	lsls	r1, r0, #1
 8000ec2:	fa21 f102 	lsr.w	r1, r1, r2
 8000ec6:	f1c2 0220 	rsb	r2, r2, #32
 8000eca:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ece:	ea5f 0031 	movs.w	r0, r1, rrx
 8000ed2:	f140 0000 	adc.w	r0, r0, #0
 8000ed6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000eda:	bf08      	it	eq
 8000edc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ee0:	4770      	bx	lr
 8000ee2:	f092 0f00 	teq	r2, #0
 8000ee6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000eea:	bf02      	ittt	eq
 8000eec:	0040      	lsleq	r0, r0, #1
 8000eee:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ef2:	3a01      	subeq	r2, #1
 8000ef4:	d0f9      	beq.n	8000eea <__aeabi_fmul+0xce>
 8000ef6:	ea40 000c 	orr.w	r0, r0, ip
 8000efa:	f093 0f00 	teq	r3, #0
 8000efe:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f02:	bf02      	ittt	eq
 8000f04:	0049      	lsleq	r1, r1, #1
 8000f06:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f0a:	3b01      	subeq	r3, #1
 8000f0c:	d0f9      	beq.n	8000f02 <__aeabi_fmul+0xe6>
 8000f0e:	ea41 010c 	orr.w	r1, r1, ip
 8000f12:	e78f      	b.n	8000e34 <__aeabi_fmul+0x18>
 8000f14:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f18:	ea92 0f0c 	teq	r2, ip
 8000f1c:	bf18      	it	ne
 8000f1e:	ea93 0f0c 	teqne	r3, ip
 8000f22:	d00a      	beq.n	8000f3a <__aeabi_fmul+0x11e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1d8      	bne.n	8000ee2 <__aeabi_fmul+0xc6>
 8000f30:	ea80 0001 	eor.w	r0, r0, r1
 8000f34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f38:	4770      	bx	lr
 8000f3a:	f090 0f00 	teq	r0, #0
 8000f3e:	bf17      	itett	ne
 8000f40:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f44:	4608      	moveq	r0, r1
 8000f46:	f091 0f00 	teqne	r1, #0
 8000f4a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f4e:	d014      	beq.n	8000f7a <__aeabi_fmul+0x15e>
 8000f50:	ea92 0f0c 	teq	r2, ip
 8000f54:	d101      	bne.n	8000f5a <__aeabi_fmul+0x13e>
 8000f56:	0242      	lsls	r2, r0, #9
 8000f58:	d10f      	bne.n	8000f7a <__aeabi_fmul+0x15e>
 8000f5a:	ea93 0f0c 	teq	r3, ip
 8000f5e:	d103      	bne.n	8000f68 <__aeabi_fmul+0x14c>
 8000f60:	024b      	lsls	r3, r1, #9
 8000f62:	bf18      	it	ne
 8000f64:	4608      	movne	r0, r1
 8000f66:	d108      	bne.n	8000f7a <__aeabi_fmul+0x15e>
 8000f68:	ea80 0001 	eor.w	r0, r0, r1
 8000f6c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f70:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f74:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f78:	4770      	bx	lr
 8000f7a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f7e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f82:	4770      	bx	lr

08000f84 <__aeabi_fdiv>:
 8000f84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f8c:	bf1e      	ittt	ne
 8000f8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f92:	ea92 0f0c 	teqne	r2, ip
 8000f96:	ea93 0f0c 	teqne	r3, ip
 8000f9a:	d069      	beq.n	8001070 <__aeabi_fdiv+0xec>
 8000f9c:	eba2 0203 	sub.w	r2, r2, r3
 8000fa0:	ea80 0c01 	eor.w	ip, r0, r1
 8000fa4:	0249      	lsls	r1, r1, #9
 8000fa6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000faa:	d037      	beq.n	800101c <__aeabi_fdiv+0x98>
 8000fac:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000fb0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000fb4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000fb8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000fbc:	428b      	cmp	r3, r1
 8000fbe:	bf38      	it	cc
 8000fc0:	005b      	lslcc	r3, r3, #1
 8000fc2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000fc6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000fca:	428b      	cmp	r3, r1
 8000fcc:	bf24      	itt	cs
 8000fce:	1a5b      	subcs	r3, r3, r1
 8000fd0:	ea40 000c 	orrcs.w	r0, r0, ip
 8000fd4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000fd8:	bf24      	itt	cs
 8000fda:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000fde:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000fe2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000fe6:	bf24      	itt	cs
 8000fe8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000fec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000ff0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ff4:	bf24      	itt	cs
 8000ff6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ffa:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ffe:	011b      	lsls	r3, r3, #4
 8001000:	bf18      	it	ne
 8001002:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001006:	d1e0      	bne.n	8000fca <__aeabi_fdiv+0x46>
 8001008:	2afd      	cmp	r2, #253	; 0xfd
 800100a:	f63f af50 	bhi.w	8000eae <__aeabi_fmul+0x92>
 800100e:	428b      	cmp	r3, r1
 8001010:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001014:	bf08      	it	eq
 8001016:	f020 0001 	biceq.w	r0, r0, #1
 800101a:	4770      	bx	lr
 800101c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001020:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001024:	327f      	adds	r2, #127	; 0x7f
 8001026:	bfc2      	ittt	gt
 8001028:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800102c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001030:	4770      	bxgt	lr
 8001032:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001036:	f04f 0300 	mov.w	r3, #0
 800103a:	3a01      	subs	r2, #1
 800103c:	e737      	b.n	8000eae <__aeabi_fmul+0x92>
 800103e:	f092 0f00 	teq	r2, #0
 8001042:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8001046:	bf02      	ittt	eq
 8001048:	0040      	lsleq	r0, r0, #1
 800104a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800104e:	3a01      	subeq	r2, #1
 8001050:	d0f9      	beq.n	8001046 <__aeabi_fdiv+0xc2>
 8001052:	ea40 000c 	orr.w	r0, r0, ip
 8001056:	f093 0f00 	teq	r3, #0
 800105a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800105e:	bf02      	ittt	eq
 8001060:	0049      	lsleq	r1, r1, #1
 8001062:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001066:	3b01      	subeq	r3, #1
 8001068:	d0f9      	beq.n	800105e <__aeabi_fdiv+0xda>
 800106a:	ea41 010c 	orr.w	r1, r1, ip
 800106e:	e795      	b.n	8000f9c <__aeabi_fdiv+0x18>
 8001070:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001074:	ea92 0f0c 	teq	r2, ip
 8001078:	d108      	bne.n	800108c <__aeabi_fdiv+0x108>
 800107a:	0242      	lsls	r2, r0, #9
 800107c:	f47f af7d 	bne.w	8000f7a <__aeabi_fmul+0x15e>
 8001080:	ea93 0f0c 	teq	r3, ip
 8001084:	f47f af70 	bne.w	8000f68 <__aeabi_fmul+0x14c>
 8001088:	4608      	mov	r0, r1
 800108a:	e776      	b.n	8000f7a <__aeabi_fmul+0x15e>
 800108c:	ea93 0f0c 	teq	r3, ip
 8001090:	d104      	bne.n	800109c <__aeabi_fdiv+0x118>
 8001092:	024b      	lsls	r3, r1, #9
 8001094:	f43f af4c 	beq.w	8000f30 <__aeabi_fmul+0x114>
 8001098:	4608      	mov	r0, r1
 800109a:	e76e      	b.n	8000f7a <__aeabi_fmul+0x15e>
 800109c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80010a0:	bf18      	it	ne
 80010a2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80010a6:	d1ca      	bne.n	800103e <__aeabi_fdiv+0xba>
 80010a8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80010ac:	f47f af5c 	bne.w	8000f68 <__aeabi_fmul+0x14c>
 80010b0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80010b4:	f47f af3c 	bne.w	8000f30 <__aeabi_fmul+0x114>
 80010b8:	e75f      	b.n	8000f7a <__aeabi_fmul+0x15e>
 80010ba:	bf00      	nop

080010bc <__gesf2>:
 80010bc:	f04f 3cff 	mov.w	ip, #4294967295
 80010c0:	e006      	b.n	80010d0 <__cmpsf2+0x4>
 80010c2:	bf00      	nop

080010c4 <__lesf2>:
 80010c4:	f04f 0c01 	mov.w	ip, #1
 80010c8:	e002      	b.n	80010d0 <__cmpsf2+0x4>
 80010ca:	bf00      	nop

080010cc <__cmpsf2>:
 80010cc:	f04f 0c01 	mov.w	ip, #1
 80010d0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80010d4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010d8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010dc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010e0:	bf18      	it	ne
 80010e2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80010e6:	d011      	beq.n	800110c <__cmpsf2+0x40>
 80010e8:	b001      	add	sp, #4
 80010ea:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80010ee:	bf18      	it	ne
 80010f0:	ea90 0f01 	teqne	r0, r1
 80010f4:	bf58      	it	pl
 80010f6:	ebb2 0003 	subspl.w	r0, r2, r3
 80010fa:	bf88      	it	hi
 80010fc:	17c8      	asrhi	r0, r1, #31
 80010fe:	bf38      	it	cc
 8001100:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001104:	bf18      	it	ne
 8001106:	f040 0001 	orrne.w	r0, r0, #1
 800110a:	4770      	bx	lr
 800110c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001110:	d102      	bne.n	8001118 <__cmpsf2+0x4c>
 8001112:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001116:	d105      	bne.n	8001124 <__cmpsf2+0x58>
 8001118:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800111c:	d1e4      	bne.n	80010e8 <__cmpsf2+0x1c>
 800111e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001122:	d0e1      	beq.n	80010e8 <__cmpsf2+0x1c>
 8001124:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop

0800112c <__aeabi_cfrcmple>:
 800112c:	4684      	mov	ip, r0
 800112e:	4608      	mov	r0, r1
 8001130:	4661      	mov	r1, ip
 8001132:	e7ff      	b.n	8001134 <__aeabi_cfcmpeq>

08001134 <__aeabi_cfcmpeq>:
 8001134:	b50f      	push	{r0, r1, r2, r3, lr}
 8001136:	f7ff ffc9 	bl	80010cc <__cmpsf2>
 800113a:	2800      	cmp	r0, #0
 800113c:	bf48      	it	mi
 800113e:	f110 0f00 	cmnmi.w	r0, #0
 8001142:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001144 <__aeabi_fcmpeq>:
 8001144:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001148:	f7ff fff4 	bl	8001134 <__aeabi_cfcmpeq>
 800114c:	bf0c      	ite	eq
 800114e:	2001      	moveq	r0, #1
 8001150:	2000      	movne	r0, #0
 8001152:	f85d fb08 	ldr.w	pc, [sp], #8
 8001156:	bf00      	nop

08001158 <__aeabi_fcmplt>:
 8001158:	f84d ed08 	str.w	lr, [sp, #-8]!
 800115c:	f7ff ffea 	bl	8001134 <__aeabi_cfcmpeq>
 8001160:	bf34      	ite	cc
 8001162:	2001      	movcc	r0, #1
 8001164:	2000      	movcs	r0, #0
 8001166:	f85d fb08 	ldr.w	pc, [sp], #8
 800116a:	bf00      	nop

0800116c <__aeabi_fcmple>:
 800116c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001170:	f7ff ffe0 	bl	8001134 <__aeabi_cfcmpeq>
 8001174:	bf94      	ite	ls
 8001176:	2001      	movls	r0, #1
 8001178:	2000      	movhi	r0, #0
 800117a:	f85d fb08 	ldr.w	pc, [sp], #8
 800117e:	bf00      	nop

08001180 <__aeabi_fcmpge>:
 8001180:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001184:	f7ff ffd2 	bl	800112c <__aeabi_cfrcmple>
 8001188:	bf94      	ite	ls
 800118a:	2001      	movls	r0, #1
 800118c:	2000      	movhi	r0, #0
 800118e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001192:	bf00      	nop

08001194 <__aeabi_fcmpgt>:
 8001194:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001198:	f7ff ffc8 	bl	800112c <__aeabi_cfrcmple>
 800119c:	bf34      	ite	cc
 800119e:	2001      	movcc	r0, #1
 80011a0:	2000      	movcs	r0, #0
 80011a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011a6:	bf00      	nop

080011a8 <__aeabi_f2iz>:
 80011a8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011ac:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80011b0:	d30f      	bcc.n	80011d2 <__aeabi_f2iz+0x2a>
 80011b2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80011b6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80011ba:	d90d      	bls.n	80011d8 <__aeabi_f2iz+0x30>
 80011bc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80011c0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80011c4:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80011c8:	fa23 f002 	lsr.w	r0, r3, r2
 80011cc:	bf18      	it	ne
 80011ce:	4240      	negne	r0, r0
 80011d0:	4770      	bx	lr
 80011d2:	f04f 0000 	mov.w	r0, #0
 80011d6:	4770      	bx	lr
 80011d8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80011dc:	d101      	bne.n	80011e2 <__aeabi_f2iz+0x3a>
 80011de:	0242      	lsls	r2, r0, #9
 80011e0:	d105      	bne.n	80011ee <__aeabi_f2iz+0x46>
 80011e2:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80011e6:	bf08      	it	eq
 80011e8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80011ec:	4770      	bx	lr
 80011ee:	f04f 0000 	mov.w	r0, #0
 80011f2:	4770      	bx	lr

080011f4 <__aeabi_uldivmod>:
 80011f4:	b953      	cbnz	r3, 800120c <__aeabi_uldivmod+0x18>
 80011f6:	b94a      	cbnz	r2, 800120c <__aeabi_uldivmod+0x18>
 80011f8:	2900      	cmp	r1, #0
 80011fa:	bf08      	it	eq
 80011fc:	2800      	cmpeq	r0, #0
 80011fe:	bf1c      	itt	ne
 8001200:	f04f 31ff 	movne.w	r1, #4294967295
 8001204:	f04f 30ff 	movne.w	r0, #4294967295
 8001208:	f000 b976 	b.w	80014f8 <__aeabi_idiv0>
 800120c:	f1ad 0c08 	sub.w	ip, sp, #8
 8001210:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001214:	f000 f806 	bl	8001224 <__udivmoddi4>
 8001218:	f8dd e004 	ldr.w	lr, [sp, #4]
 800121c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001220:	b004      	add	sp, #16
 8001222:	4770      	bx	lr

08001224 <__udivmoddi4>:
 8001224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001228:	9e08      	ldr	r6, [sp, #32]
 800122a:	460d      	mov	r5, r1
 800122c:	4604      	mov	r4, r0
 800122e:	4688      	mov	r8, r1
 8001230:	2b00      	cmp	r3, #0
 8001232:	d14d      	bne.n	80012d0 <__udivmoddi4+0xac>
 8001234:	428a      	cmp	r2, r1
 8001236:	4694      	mov	ip, r2
 8001238:	d968      	bls.n	800130c <__udivmoddi4+0xe8>
 800123a:	fab2 f282 	clz	r2, r2
 800123e:	b152      	cbz	r2, 8001256 <__udivmoddi4+0x32>
 8001240:	fa01 f302 	lsl.w	r3, r1, r2
 8001244:	f1c2 0120 	rsb	r1, r2, #32
 8001248:	fa20 f101 	lsr.w	r1, r0, r1
 800124c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001250:	ea41 0803 	orr.w	r8, r1, r3
 8001254:	4094      	lsls	r4, r2
 8001256:	ea4f 411c 	mov.w	r1, ip, lsr #16
 800125a:	fbb8 f7f1 	udiv	r7, r8, r1
 800125e:	fa1f fe8c 	uxth.w	lr, ip
 8001262:	fb01 8817 	mls	r8, r1, r7, r8
 8001266:	fb07 f00e 	mul.w	r0, r7, lr
 800126a:	0c23      	lsrs	r3, r4, #16
 800126c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001270:	4298      	cmp	r0, r3
 8001272:	d90a      	bls.n	800128a <__udivmoddi4+0x66>
 8001274:	eb1c 0303 	adds.w	r3, ip, r3
 8001278:	f107 35ff 	add.w	r5, r7, #4294967295
 800127c:	f080 811e 	bcs.w	80014bc <__udivmoddi4+0x298>
 8001280:	4298      	cmp	r0, r3
 8001282:	f240 811b 	bls.w	80014bc <__udivmoddi4+0x298>
 8001286:	3f02      	subs	r7, #2
 8001288:	4463      	add	r3, ip
 800128a:	1a1b      	subs	r3, r3, r0
 800128c:	fbb3 f0f1 	udiv	r0, r3, r1
 8001290:	fb01 3310 	mls	r3, r1, r0, r3
 8001294:	fb00 fe0e 	mul.w	lr, r0, lr
 8001298:	b2a4      	uxth	r4, r4
 800129a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800129e:	45a6      	cmp	lr, r4
 80012a0:	d90a      	bls.n	80012b8 <__udivmoddi4+0x94>
 80012a2:	eb1c 0404 	adds.w	r4, ip, r4
 80012a6:	f100 33ff 	add.w	r3, r0, #4294967295
 80012aa:	f080 8109 	bcs.w	80014c0 <__udivmoddi4+0x29c>
 80012ae:	45a6      	cmp	lr, r4
 80012b0:	f240 8106 	bls.w	80014c0 <__udivmoddi4+0x29c>
 80012b4:	4464      	add	r4, ip
 80012b6:	3802      	subs	r0, #2
 80012b8:	2100      	movs	r1, #0
 80012ba:	eba4 040e 	sub.w	r4, r4, lr
 80012be:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80012c2:	b11e      	cbz	r6, 80012cc <__udivmoddi4+0xa8>
 80012c4:	2300      	movs	r3, #0
 80012c6:	40d4      	lsrs	r4, r2
 80012c8:	e9c6 4300 	strd	r4, r3, [r6]
 80012cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012d0:	428b      	cmp	r3, r1
 80012d2:	d908      	bls.n	80012e6 <__udivmoddi4+0xc2>
 80012d4:	2e00      	cmp	r6, #0
 80012d6:	f000 80ee 	beq.w	80014b6 <__udivmoddi4+0x292>
 80012da:	2100      	movs	r1, #0
 80012dc:	e9c6 0500 	strd	r0, r5, [r6]
 80012e0:	4608      	mov	r0, r1
 80012e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012e6:	fab3 f183 	clz	r1, r3
 80012ea:	2900      	cmp	r1, #0
 80012ec:	d14a      	bne.n	8001384 <__udivmoddi4+0x160>
 80012ee:	42ab      	cmp	r3, r5
 80012f0:	d302      	bcc.n	80012f8 <__udivmoddi4+0xd4>
 80012f2:	4282      	cmp	r2, r0
 80012f4:	f200 80fc 	bhi.w	80014f0 <__udivmoddi4+0x2cc>
 80012f8:	1a84      	subs	r4, r0, r2
 80012fa:	eb65 0303 	sbc.w	r3, r5, r3
 80012fe:	2001      	movs	r0, #1
 8001300:	4698      	mov	r8, r3
 8001302:	2e00      	cmp	r6, #0
 8001304:	d0e2      	beq.n	80012cc <__udivmoddi4+0xa8>
 8001306:	e9c6 4800 	strd	r4, r8, [r6]
 800130a:	e7df      	b.n	80012cc <__udivmoddi4+0xa8>
 800130c:	b902      	cbnz	r2, 8001310 <__udivmoddi4+0xec>
 800130e:	deff      	udf	#255	; 0xff
 8001310:	fab2 f282 	clz	r2, r2
 8001314:	2a00      	cmp	r2, #0
 8001316:	f040 8091 	bne.w	800143c <__udivmoddi4+0x218>
 800131a:	eba1 000c 	sub.w	r0, r1, ip
 800131e:	2101      	movs	r1, #1
 8001320:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001324:	fa1f fe8c 	uxth.w	lr, ip
 8001328:	fbb0 f3f7 	udiv	r3, r0, r7
 800132c:	fb07 0013 	mls	r0, r7, r3, r0
 8001330:	0c25      	lsrs	r5, r4, #16
 8001332:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001336:	fb0e f003 	mul.w	r0, lr, r3
 800133a:	42a8      	cmp	r0, r5
 800133c:	d908      	bls.n	8001350 <__udivmoddi4+0x12c>
 800133e:	eb1c 0505 	adds.w	r5, ip, r5
 8001342:	f103 38ff 	add.w	r8, r3, #4294967295
 8001346:	d202      	bcs.n	800134e <__udivmoddi4+0x12a>
 8001348:	42a8      	cmp	r0, r5
 800134a:	f200 80ce 	bhi.w	80014ea <__udivmoddi4+0x2c6>
 800134e:	4643      	mov	r3, r8
 8001350:	1a2d      	subs	r5, r5, r0
 8001352:	fbb5 f0f7 	udiv	r0, r5, r7
 8001356:	fb07 5510 	mls	r5, r7, r0, r5
 800135a:	fb0e fe00 	mul.w	lr, lr, r0
 800135e:	b2a4      	uxth	r4, r4
 8001360:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8001364:	45a6      	cmp	lr, r4
 8001366:	d908      	bls.n	800137a <__udivmoddi4+0x156>
 8001368:	eb1c 0404 	adds.w	r4, ip, r4
 800136c:	f100 35ff 	add.w	r5, r0, #4294967295
 8001370:	d202      	bcs.n	8001378 <__udivmoddi4+0x154>
 8001372:	45a6      	cmp	lr, r4
 8001374:	f200 80b6 	bhi.w	80014e4 <__udivmoddi4+0x2c0>
 8001378:	4628      	mov	r0, r5
 800137a:	eba4 040e 	sub.w	r4, r4, lr
 800137e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001382:	e79e      	b.n	80012c2 <__udivmoddi4+0x9e>
 8001384:	f1c1 0720 	rsb	r7, r1, #32
 8001388:	408b      	lsls	r3, r1
 800138a:	fa22 fc07 	lsr.w	ip, r2, r7
 800138e:	ea4c 0c03 	orr.w	ip, ip, r3
 8001392:	fa25 fa07 	lsr.w	sl, r5, r7
 8001396:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800139a:	fbba f8f9 	udiv	r8, sl, r9
 800139e:	fa20 f307 	lsr.w	r3, r0, r7
 80013a2:	fb09 aa18 	mls	sl, r9, r8, sl
 80013a6:	408d      	lsls	r5, r1
 80013a8:	fa1f fe8c 	uxth.w	lr, ip
 80013ac:	431d      	orrs	r5, r3
 80013ae:	fa00 f301 	lsl.w	r3, r0, r1
 80013b2:	fb08 f00e 	mul.w	r0, r8, lr
 80013b6:	0c2c      	lsrs	r4, r5, #16
 80013b8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80013bc:	42a0      	cmp	r0, r4
 80013be:	fa02 f201 	lsl.w	r2, r2, r1
 80013c2:	d90b      	bls.n	80013dc <__udivmoddi4+0x1b8>
 80013c4:	eb1c 0404 	adds.w	r4, ip, r4
 80013c8:	f108 3aff 	add.w	sl, r8, #4294967295
 80013cc:	f080 8088 	bcs.w	80014e0 <__udivmoddi4+0x2bc>
 80013d0:	42a0      	cmp	r0, r4
 80013d2:	f240 8085 	bls.w	80014e0 <__udivmoddi4+0x2bc>
 80013d6:	f1a8 0802 	sub.w	r8, r8, #2
 80013da:	4464      	add	r4, ip
 80013dc:	1a24      	subs	r4, r4, r0
 80013de:	fbb4 f0f9 	udiv	r0, r4, r9
 80013e2:	fb09 4410 	mls	r4, r9, r0, r4
 80013e6:	fb00 fe0e 	mul.w	lr, r0, lr
 80013ea:	b2ad      	uxth	r5, r5
 80013ec:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80013f0:	45a6      	cmp	lr, r4
 80013f2:	d908      	bls.n	8001406 <__udivmoddi4+0x1e2>
 80013f4:	eb1c 0404 	adds.w	r4, ip, r4
 80013f8:	f100 35ff 	add.w	r5, r0, #4294967295
 80013fc:	d26c      	bcs.n	80014d8 <__udivmoddi4+0x2b4>
 80013fe:	45a6      	cmp	lr, r4
 8001400:	d96a      	bls.n	80014d8 <__udivmoddi4+0x2b4>
 8001402:	3802      	subs	r0, #2
 8001404:	4464      	add	r4, ip
 8001406:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800140a:	fba0 9502 	umull	r9, r5, r0, r2
 800140e:	eba4 040e 	sub.w	r4, r4, lr
 8001412:	42ac      	cmp	r4, r5
 8001414:	46c8      	mov	r8, r9
 8001416:	46ae      	mov	lr, r5
 8001418:	d356      	bcc.n	80014c8 <__udivmoddi4+0x2a4>
 800141a:	d053      	beq.n	80014c4 <__udivmoddi4+0x2a0>
 800141c:	2e00      	cmp	r6, #0
 800141e:	d069      	beq.n	80014f4 <__udivmoddi4+0x2d0>
 8001420:	ebb3 0208 	subs.w	r2, r3, r8
 8001424:	eb64 040e 	sbc.w	r4, r4, lr
 8001428:	fa22 f301 	lsr.w	r3, r2, r1
 800142c:	fa04 f707 	lsl.w	r7, r4, r7
 8001430:	431f      	orrs	r7, r3
 8001432:	40cc      	lsrs	r4, r1
 8001434:	e9c6 7400 	strd	r7, r4, [r6]
 8001438:	2100      	movs	r1, #0
 800143a:	e747      	b.n	80012cc <__udivmoddi4+0xa8>
 800143c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001440:	f1c2 0120 	rsb	r1, r2, #32
 8001444:	fa25 f301 	lsr.w	r3, r5, r1
 8001448:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800144c:	fa20 f101 	lsr.w	r1, r0, r1
 8001450:	4095      	lsls	r5, r2
 8001452:	430d      	orrs	r5, r1
 8001454:	fbb3 f1f7 	udiv	r1, r3, r7
 8001458:	fb07 3311 	mls	r3, r7, r1, r3
 800145c:	fa1f fe8c 	uxth.w	lr, ip
 8001460:	0c28      	lsrs	r0, r5, #16
 8001462:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001466:	fb01 f30e 	mul.w	r3, r1, lr
 800146a:	4283      	cmp	r3, r0
 800146c:	fa04 f402 	lsl.w	r4, r4, r2
 8001470:	d908      	bls.n	8001484 <__udivmoddi4+0x260>
 8001472:	eb1c 0000 	adds.w	r0, ip, r0
 8001476:	f101 38ff 	add.w	r8, r1, #4294967295
 800147a:	d22f      	bcs.n	80014dc <__udivmoddi4+0x2b8>
 800147c:	4283      	cmp	r3, r0
 800147e:	d92d      	bls.n	80014dc <__udivmoddi4+0x2b8>
 8001480:	3902      	subs	r1, #2
 8001482:	4460      	add	r0, ip
 8001484:	1ac0      	subs	r0, r0, r3
 8001486:	fbb0 f3f7 	udiv	r3, r0, r7
 800148a:	fb07 0013 	mls	r0, r7, r3, r0
 800148e:	b2ad      	uxth	r5, r5
 8001490:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001494:	fb03 f00e 	mul.w	r0, r3, lr
 8001498:	42a8      	cmp	r0, r5
 800149a:	d908      	bls.n	80014ae <__udivmoddi4+0x28a>
 800149c:	eb1c 0505 	adds.w	r5, ip, r5
 80014a0:	f103 38ff 	add.w	r8, r3, #4294967295
 80014a4:	d216      	bcs.n	80014d4 <__udivmoddi4+0x2b0>
 80014a6:	42a8      	cmp	r0, r5
 80014a8:	d914      	bls.n	80014d4 <__udivmoddi4+0x2b0>
 80014aa:	3b02      	subs	r3, #2
 80014ac:	4465      	add	r5, ip
 80014ae:	1a28      	subs	r0, r5, r0
 80014b0:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80014b4:	e738      	b.n	8001328 <__udivmoddi4+0x104>
 80014b6:	4631      	mov	r1, r6
 80014b8:	4630      	mov	r0, r6
 80014ba:	e707      	b.n	80012cc <__udivmoddi4+0xa8>
 80014bc:	462f      	mov	r7, r5
 80014be:	e6e4      	b.n	800128a <__udivmoddi4+0x66>
 80014c0:	4618      	mov	r0, r3
 80014c2:	e6f9      	b.n	80012b8 <__udivmoddi4+0x94>
 80014c4:	454b      	cmp	r3, r9
 80014c6:	d2a9      	bcs.n	800141c <__udivmoddi4+0x1f8>
 80014c8:	ebb9 0802 	subs.w	r8, r9, r2
 80014cc:	eb65 0e0c 	sbc.w	lr, r5, ip
 80014d0:	3801      	subs	r0, #1
 80014d2:	e7a3      	b.n	800141c <__udivmoddi4+0x1f8>
 80014d4:	4643      	mov	r3, r8
 80014d6:	e7ea      	b.n	80014ae <__udivmoddi4+0x28a>
 80014d8:	4628      	mov	r0, r5
 80014da:	e794      	b.n	8001406 <__udivmoddi4+0x1e2>
 80014dc:	4641      	mov	r1, r8
 80014de:	e7d1      	b.n	8001484 <__udivmoddi4+0x260>
 80014e0:	46d0      	mov	r8, sl
 80014e2:	e77b      	b.n	80013dc <__udivmoddi4+0x1b8>
 80014e4:	4464      	add	r4, ip
 80014e6:	3802      	subs	r0, #2
 80014e8:	e747      	b.n	800137a <__udivmoddi4+0x156>
 80014ea:	3b02      	subs	r3, #2
 80014ec:	4465      	add	r5, ip
 80014ee:	e72f      	b.n	8001350 <__udivmoddi4+0x12c>
 80014f0:	4608      	mov	r0, r1
 80014f2:	e706      	b.n	8001302 <__udivmoddi4+0xde>
 80014f4:	4631      	mov	r1, r6
 80014f6:	e6e9      	b.n	80012cc <__udivmoddi4+0xa8>

080014f8 <__aeabi_idiv0>:
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop

080014fc <pos_pair>:

bool charge;
bool pile[3];

Position_edc24 pos_pair(int16_t x,int16_t y)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b085      	sub	sp, #20
 8001500:	af00      	add	r7, sp, #0
 8001502:	4603      	mov	r3, r0
 8001504:	460a      	mov	r2, r1
 8001506:	80fb      	strh	r3, [r7, #6]
 8001508:	4613      	mov	r3, r2
 800150a:	80bb      	strh	r3, [r7, #4]
//x,yposition_edc24
	Position_edc24 tmp;
	tmp.x=x;
 800150c:	88fb      	ldrh	r3, [r7, #6]
 800150e:	813b      	strh	r3, [r7, #8]
	tmp.y=y;
 8001510:	88bb      	ldrh	r3, [r7, #4]
 8001512:	817b      	strh	r3, [r7, #10]
	return tmp;
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	60fb      	str	r3, [r7, #12]
 8001518:	2300      	movs	r3, #0
 800151a:	89ba      	ldrh	r2, [r7, #12]
 800151c:	f362 030f 	bfi	r3, r2, #0, #16
 8001520:	89fa      	ldrh	r2, [r7, #14]
 8001522:	f362 431f 	bfi	r3, r2, #16, #16
}
 8001526:	4618      	mov	r0, r3
 8001528:	3714      	adds	r7, #20
 800152a:	46bd      	mov	sp, r7
 800152c:	bc80      	pop	{r7}
 800152e:	4770      	bx	lr

08001530 <dis>:

uint16_t dis(Position_edc24 a,Position_edc24 b)
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
 8001538:	6039      	str	r1, [r7, #0]
//
	return abs(a.x-b.x)+abs(a.y-b.y);
 800153a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800153e:	461a      	mov	r2, r3
 8001540:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001544:	1ad3      	subs	r3, r2, r3
 8001546:	2b00      	cmp	r3, #0
 8001548:	bfb8      	it	lt
 800154a:	425b      	neglt	r3, r3
 800154c:	b29a      	uxth	r2, r3
 800154e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001552:	4619      	mov	r1, r3
 8001554:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001558:	1acb      	subs	r3, r1, r3
 800155a:	2b00      	cmp	r3, #0
 800155c:	bfb8      	it	lt
 800155e:	425b      	neglt	r3, r3
 8001560:	b29b      	uxth	r3, r3
 8001562:	4413      	add	r3, r2
 8001564:	b29b      	uxth	r3, r3
}
 8001566:	4618      	mov	r0, r3
 8001568:	370c      	adds	r7, #12
 800156a:	46bd      	mov	sp, r7
 800156c:	bc80      	pop	{r7}
 800156e:	4770      	bx	lr

08001570 <check_cross_wall>:

bool check_cross_wall(Position_edc24 a,Position_edc24 b)
{
 8001570:	b5b0      	push	{r4, r5, r7, lr}
 8001572:	b08c      	sub	sp, #48	; 0x30
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	6039      	str	r1, [r7, #0]
//
//01
	if(a.x==b.x&&a.y==b.y)
 800157a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800157e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001582:	429a      	cmp	r2, r3
 8001584:	d107      	bne.n	8001596 <check_cross_wall+0x26>
 8001586:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800158a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800158e:	429a      	cmp	r2, r3
 8001590:	d101      	bne.n	8001596 <check_cross_wall+0x26>
		return 0;
 8001592:	2300      	movs	r3, #0
 8001594:	e2b3      	b.n	8001afe <check_cross_wall+0x58e>
	if(a.x==b.x)
 8001596:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800159a:	f9b7 3000 	ldrsh.w	r3, [r7]
 800159e:	429a      	cmp	r2, r3
 80015a0:	d133      	bne.n	800160a <check_cross_wall+0x9a>
	{
		if((a.x>=38&&a.x<=107)||(a.x>=147&&a.x<=216))
 80015a2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015a6:	2b25      	cmp	r3, #37	; 0x25
 80015a8:	dd03      	ble.n	80015b2 <check_cross_wall+0x42>
 80015aa:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015ae:	2b6b      	cmp	r3, #107	; 0x6b
 80015b0:	dd07      	ble.n	80015c2 <check_cross_wall+0x52>
 80015b2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015b6:	2b92      	cmp	r3, #146	; 0x92
 80015b8:	dd25      	ble.n	8001606 <check_cross_wall+0x96>
 80015ba:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015be:	2bd8      	cmp	r3, #216	; 0xd8
 80015c0:	dc21      	bgt.n	8001606 <check_cross_wall+0x96>
			if((a.y>=39&&b.y<=39)||(a.y<=39&&b.y>=39)||(a.y>=215&&b.y<=215)||(a.y<=215&&b.y>=215))
 80015c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015c6:	2b26      	cmp	r3, #38	; 0x26
 80015c8:	dd03      	ble.n	80015d2 <check_cross_wall+0x62>
 80015ca:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80015ce:	2b27      	cmp	r3, #39	; 0x27
 80015d0:	dd17      	ble.n	8001602 <check_cross_wall+0x92>
 80015d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015d6:	2b27      	cmp	r3, #39	; 0x27
 80015d8:	dc03      	bgt.n	80015e2 <check_cross_wall+0x72>
 80015da:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80015de:	2b26      	cmp	r3, #38	; 0x26
 80015e0:	dc0f      	bgt.n	8001602 <check_cross_wall+0x92>
 80015e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015e6:	2bd6      	cmp	r3, #214	; 0xd6
 80015e8:	dd03      	ble.n	80015f2 <check_cross_wall+0x82>
 80015ea:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80015ee:	2bd7      	cmp	r3, #215	; 0xd7
 80015f0:	dd07      	ble.n	8001602 <check_cross_wall+0x92>
 80015f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015f6:	2bd7      	cmp	r3, #215	; 0xd7
 80015f8:	dc05      	bgt.n	8001606 <check_cross_wall+0x96>
 80015fa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80015fe:	2bd6      	cmp	r3, #214	; 0xd6
 8001600:	dd01      	ble.n	8001606 <check_cross_wall+0x96>
				return 1;
 8001602:	2301      	movs	r3, #1
 8001604:	e27b      	b.n	8001afe <check_cross_wall+0x58e>
		return 0;
 8001606:	2300      	movs	r3, #0
 8001608:	e279      	b.n	8001afe <check_cross_wall+0x58e>
	}
	if(a.y==b.y)
 800160a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800160e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001612:	429a      	cmp	r2, r3
 8001614:	d133      	bne.n	800167e <check_cross_wall+0x10e>
	{
		if((a.y>=38&&a.y<=107)||(a.y>=147&&a.y<=216))
 8001616:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800161a:	2b25      	cmp	r3, #37	; 0x25
 800161c:	dd03      	ble.n	8001626 <check_cross_wall+0xb6>
 800161e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001622:	2b6b      	cmp	r3, #107	; 0x6b
 8001624:	dd07      	ble.n	8001636 <check_cross_wall+0xc6>
 8001626:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800162a:	2b92      	cmp	r3, #146	; 0x92
 800162c:	dd25      	ble.n	800167a <check_cross_wall+0x10a>
 800162e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001632:	2bd8      	cmp	r3, #216	; 0xd8
 8001634:	dc21      	bgt.n	800167a <check_cross_wall+0x10a>
			if((a.x>=39&&b.x<=39)||(a.x<=39&&b.x>=39)||(a.x>=215&&b.x<=215)||(a.x<=215&&b.x>=215))
 8001636:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800163a:	2b26      	cmp	r3, #38	; 0x26
 800163c:	dd03      	ble.n	8001646 <check_cross_wall+0xd6>
 800163e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001642:	2b27      	cmp	r3, #39	; 0x27
 8001644:	dd17      	ble.n	8001676 <check_cross_wall+0x106>
 8001646:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800164a:	2b27      	cmp	r3, #39	; 0x27
 800164c:	dc03      	bgt.n	8001656 <check_cross_wall+0xe6>
 800164e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001652:	2b26      	cmp	r3, #38	; 0x26
 8001654:	dc0f      	bgt.n	8001676 <check_cross_wall+0x106>
 8001656:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800165a:	2bd6      	cmp	r3, #214	; 0xd6
 800165c:	dd03      	ble.n	8001666 <check_cross_wall+0xf6>
 800165e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001662:	2bd7      	cmp	r3, #215	; 0xd7
 8001664:	dd07      	ble.n	8001676 <check_cross_wall+0x106>
 8001666:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800166a:	2bd7      	cmp	r3, #215	; 0xd7
 800166c:	dc05      	bgt.n	800167a <check_cross_wall+0x10a>
 800166e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001672:	2bd6      	cmp	r3, #214	; 0xd6
 8001674:	dd01      	ble.n	800167a <check_cross_wall+0x10a>
				return 1;
 8001676:	2301      	movs	r3, #1
 8001678:	e241      	b.n	8001afe <check_cross_wall+0x58e>
		return 0;
 800167a:	2300      	movs	r3, #0
 800167c:	e23f      	b.n	8001afe <check_cross_wall+0x58e>
	}

	int8_t ex=6;
 800167e:	2306      	movs	r3, #6
 8001680:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if((a.y<=39&&b.y>=39)||(a.y>=39&&b.y<=39))
 8001684:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001688:	2b27      	cmp	r3, #39	; 0x27
 800168a:	dc03      	bgt.n	8001694 <check_cross_wall+0x124>
 800168c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001690:	2b26      	cmp	r3, #38	; 0x26
 8001692:	dc08      	bgt.n	80016a6 <check_cross_wall+0x136>
 8001694:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001698:	2b26      	cmp	r3, #38	; 0x26
 800169a:	f340 8082 	ble.w	80017a2 <check_cross_wall+0x232>
 800169e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80016a2:	2b27      	cmp	r3, #39	; 0x27
 80016a4:	dc7d      	bgt.n	80017a2 <check_cross_wall+0x232>
	{
		double x1=1.0*(39-b.y)*(a.x-b.x)/(a.y-b.y)+b.x;
 80016a6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80016aa:	f1c3 0327 	rsb	r3, r3, #39	; 0x27
 80016ae:	4618      	mov	r0, r3
 80016b0:	f7fe ff14 	bl	80004dc <__aeabi_i2d>
 80016b4:	4604      	mov	r4, r0
 80016b6:	460d      	mov	r5, r1
 80016b8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80016bc:	461a      	mov	r2, r3
 80016be:	f9b7 3000 	ldrsh.w	r3, [r7]
 80016c2:	1ad3      	subs	r3, r2, r3
 80016c4:	4618      	mov	r0, r3
 80016c6:	f7fe ff09 	bl	80004dc <__aeabi_i2d>
 80016ca:	4602      	mov	r2, r0
 80016cc:	460b      	mov	r3, r1
 80016ce:	4620      	mov	r0, r4
 80016d0:	4629      	mov	r1, r5
 80016d2:	f7fe ff6d 	bl	80005b0 <__aeabi_dmul>
 80016d6:	4602      	mov	r2, r0
 80016d8:	460b      	mov	r3, r1
 80016da:	4614      	mov	r4, r2
 80016dc:	461d      	mov	r5, r3
 80016de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016e2:	461a      	mov	r2, r3
 80016e4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	4618      	mov	r0, r3
 80016ec:	f7fe fef6 	bl	80004dc <__aeabi_i2d>
 80016f0:	4602      	mov	r2, r0
 80016f2:	460b      	mov	r3, r1
 80016f4:	4620      	mov	r0, r4
 80016f6:	4629      	mov	r1, r5
 80016f8:	f7ff f884 	bl	8000804 <__aeabi_ddiv>
 80016fc:	4602      	mov	r2, r0
 80016fe:	460b      	mov	r3, r1
 8001700:	4614      	mov	r4, r2
 8001702:	461d      	mov	r5, r3
 8001704:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001708:	4618      	mov	r0, r3
 800170a:	f7fe fee7 	bl	80004dc <__aeabi_i2d>
 800170e:	4602      	mov	r2, r0
 8001710:	460b      	mov	r3, r1
 8001712:	4620      	mov	r0, r4
 8001714:	4629      	mov	r1, r5
 8001716:	f7fe fd95 	bl	8000244 <__adddf3>
 800171a:	4602      	mov	r2, r0
 800171c:	460b      	mov	r3, r1
 800171e:	e9c7 2308 	strd	r2, r3, [r7, #32]
		if((x1>=38-ex&&x1<=107+ex)||(x1>=147-ex&&x1<=216+ex))
 8001722:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001726:	f1c3 0326 	rsb	r3, r3, #38	; 0x26
 800172a:	4618      	mov	r0, r3
 800172c:	f7fe fed6 	bl	80004dc <__aeabi_i2d>
 8001730:	4602      	mov	r2, r0
 8001732:	460b      	mov	r3, r1
 8001734:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001738:	f7ff f9c0 	bl	8000abc <__aeabi_dcmpge>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d00e      	beq.n	8001760 <check_cross_wall+0x1f0>
 8001742:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001746:	336b      	adds	r3, #107	; 0x6b
 8001748:	4618      	mov	r0, r3
 800174a:	f7fe fec7 	bl	80004dc <__aeabi_i2d>
 800174e:	4602      	mov	r2, r0
 8001750:	460b      	mov	r3, r1
 8001752:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001756:	f7ff f9a7 	bl	8000aa8 <__aeabi_dcmple>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d11e      	bne.n	800179e <check_cross_wall+0x22e>
 8001760:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001764:	f1c3 0393 	rsb	r3, r3, #147	; 0x93
 8001768:	4618      	mov	r0, r3
 800176a:	f7fe feb7 	bl	80004dc <__aeabi_i2d>
 800176e:	4602      	mov	r2, r0
 8001770:	460b      	mov	r3, r1
 8001772:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001776:	f7ff f9a1 	bl	8000abc <__aeabi_dcmpge>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d010      	beq.n	80017a2 <check_cross_wall+0x232>
 8001780:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001784:	33d8      	adds	r3, #216	; 0xd8
 8001786:	4618      	mov	r0, r3
 8001788:	f7fe fea8 	bl	80004dc <__aeabi_i2d>
 800178c:	4602      	mov	r2, r0
 800178e:	460b      	mov	r3, r1
 8001790:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001794:	f7ff f988 	bl	8000aa8 <__aeabi_dcmple>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d001      	beq.n	80017a2 <check_cross_wall+0x232>
			return 1;
 800179e:	2301      	movs	r3, #1
 80017a0:	e1ad      	b.n	8001afe <check_cross_wall+0x58e>
	}
	if((a.y<=215&&b.y>=215)||(a.y>=215&&b.y<=215))
 80017a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017a6:	2bd7      	cmp	r3, #215	; 0xd7
 80017a8:	dc03      	bgt.n	80017b2 <check_cross_wall+0x242>
 80017aa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80017ae:	2bd6      	cmp	r3, #214	; 0xd6
 80017b0:	dc08      	bgt.n	80017c4 <check_cross_wall+0x254>
 80017b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017b6:	2bd6      	cmp	r3, #214	; 0xd6
 80017b8:	f340 8082 	ble.w	80018c0 <check_cross_wall+0x350>
 80017bc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80017c0:	2bd7      	cmp	r3, #215	; 0xd7
 80017c2:	dc7d      	bgt.n	80018c0 <check_cross_wall+0x350>
	{
		double x2=1.0*(215-b.y)*(a.x-b.x)/(a.y-b.y)+b.x;
 80017c4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80017c8:	f1c3 03d7 	rsb	r3, r3, #215	; 0xd7
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7fe fe85 	bl	80004dc <__aeabi_i2d>
 80017d2:	4604      	mov	r4, r0
 80017d4:	460d      	mov	r5, r1
 80017d6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80017da:	461a      	mov	r2, r3
 80017dc:	f9b7 3000 	ldrsh.w	r3, [r7]
 80017e0:	1ad3      	subs	r3, r2, r3
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7fe fe7a 	bl	80004dc <__aeabi_i2d>
 80017e8:	4602      	mov	r2, r0
 80017ea:	460b      	mov	r3, r1
 80017ec:	4620      	mov	r0, r4
 80017ee:	4629      	mov	r1, r5
 80017f0:	f7fe fede 	bl	80005b0 <__aeabi_dmul>
 80017f4:	4602      	mov	r2, r0
 80017f6:	460b      	mov	r3, r1
 80017f8:	4614      	mov	r4, r2
 80017fa:	461d      	mov	r5, r3
 80017fc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001800:	461a      	mov	r2, r3
 8001802:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001806:	1ad3      	subs	r3, r2, r3
 8001808:	4618      	mov	r0, r3
 800180a:	f7fe fe67 	bl	80004dc <__aeabi_i2d>
 800180e:	4602      	mov	r2, r0
 8001810:	460b      	mov	r3, r1
 8001812:	4620      	mov	r0, r4
 8001814:	4629      	mov	r1, r5
 8001816:	f7fe fff5 	bl	8000804 <__aeabi_ddiv>
 800181a:	4602      	mov	r2, r0
 800181c:	460b      	mov	r3, r1
 800181e:	4614      	mov	r4, r2
 8001820:	461d      	mov	r5, r3
 8001822:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001826:	4618      	mov	r0, r3
 8001828:	f7fe fe58 	bl	80004dc <__aeabi_i2d>
 800182c:	4602      	mov	r2, r0
 800182e:	460b      	mov	r3, r1
 8001830:	4620      	mov	r0, r4
 8001832:	4629      	mov	r1, r5
 8001834:	f7fe fd06 	bl	8000244 <__adddf3>
 8001838:	4602      	mov	r2, r0
 800183a:	460b      	mov	r3, r1
 800183c:	e9c7 2306 	strd	r2, r3, [r7, #24]
		if((x2>=38-ex&&x2<=107+ex)||(x2>=147-ex&&x2<=216+ex))
 8001840:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001844:	f1c3 0326 	rsb	r3, r3, #38	; 0x26
 8001848:	4618      	mov	r0, r3
 800184a:	f7fe fe47 	bl	80004dc <__aeabi_i2d>
 800184e:	4602      	mov	r2, r0
 8001850:	460b      	mov	r3, r1
 8001852:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001856:	f7ff f931 	bl	8000abc <__aeabi_dcmpge>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d00e      	beq.n	800187e <check_cross_wall+0x30e>
 8001860:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001864:	336b      	adds	r3, #107	; 0x6b
 8001866:	4618      	mov	r0, r3
 8001868:	f7fe fe38 	bl	80004dc <__aeabi_i2d>
 800186c:	4602      	mov	r2, r0
 800186e:	460b      	mov	r3, r1
 8001870:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001874:	f7ff f918 	bl	8000aa8 <__aeabi_dcmple>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d11e      	bne.n	80018bc <check_cross_wall+0x34c>
 800187e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001882:	f1c3 0393 	rsb	r3, r3, #147	; 0x93
 8001886:	4618      	mov	r0, r3
 8001888:	f7fe fe28 	bl	80004dc <__aeabi_i2d>
 800188c:	4602      	mov	r2, r0
 800188e:	460b      	mov	r3, r1
 8001890:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001894:	f7ff f912 	bl	8000abc <__aeabi_dcmpge>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d010      	beq.n	80018c0 <check_cross_wall+0x350>
 800189e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80018a2:	33d8      	adds	r3, #216	; 0xd8
 80018a4:	4618      	mov	r0, r3
 80018a6:	f7fe fe19 	bl	80004dc <__aeabi_i2d>
 80018aa:	4602      	mov	r2, r0
 80018ac:	460b      	mov	r3, r1
 80018ae:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80018b2:	f7ff f8f9 	bl	8000aa8 <__aeabi_dcmple>
 80018b6:	4603      	mov	r3, r0
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d001      	beq.n	80018c0 <check_cross_wall+0x350>
			return 1;
 80018bc:	2301      	movs	r3, #1
 80018be:	e11e      	b.n	8001afe <check_cross_wall+0x58e>
	}
	if((a.x<=39&&b.x>=39)||(a.x>=39&&b.x<=39))
 80018c0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80018c4:	2b27      	cmp	r3, #39	; 0x27
 80018c6:	dc03      	bgt.n	80018d0 <check_cross_wall+0x360>
 80018c8:	f9b7 3000 	ldrsh.w	r3, [r7]
 80018cc:	2b26      	cmp	r3, #38	; 0x26
 80018ce:	dc08      	bgt.n	80018e2 <check_cross_wall+0x372>
 80018d0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80018d4:	2b26      	cmp	r3, #38	; 0x26
 80018d6:	f340 8082 	ble.w	80019de <check_cross_wall+0x46e>
 80018da:	f9b7 3000 	ldrsh.w	r3, [r7]
 80018de:	2b27      	cmp	r3, #39	; 0x27
 80018e0:	dc7d      	bgt.n	80019de <check_cross_wall+0x46e>
	{
		double y1=1.0*(39-b.x)*(a.y-b.y)/(a.x-b.x)+b.y;
 80018e2:	f9b7 3000 	ldrsh.w	r3, [r7]
 80018e6:	f1c3 0327 	rsb	r3, r3, #39	; 0x27
 80018ea:	4618      	mov	r0, r3
 80018ec:	f7fe fdf6 	bl	80004dc <__aeabi_i2d>
 80018f0:	4604      	mov	r4, r0
 80018f2:	460d      	mov	r5, r1
 80018f4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018f8:	461a      	mov	r2, r3
 80018fa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80018fe:	1ad3      	subs	r3, r2, r3
 8001900:	4618      	mov	r0, r3
 8001902:	f7fe fdeb 	bl	80004dc <__aeabi_i2d>
 8001906:	4602      	mov	r2, r0
 8001908:	460b      	mov	r3, r1
 800190a:	4620      	mov	r0, r4
 800190c:	4629      	mov	r1, r5
 800190e:	f7fe fe4f 	bl	80005b0 <__aeabi_dmul>
 8001912:	4602      	mov	r2, r0
 8001914:	460b      	mov	r3, r1
 8001916:	4614      	mov	r4, r2
 8001918:	461d      	mov	r5, r3
 800191a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800191e:	461a      	mov	r2, r3
 8001920:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	4618      	mov	r0, r3
 8001928:	f7fe fdd8 	bl	80004dc <__aeabi_i2d>
 800192c:	4602      	mov	r2, r0
 800192e:	460b      	mov	r3, r1
 8001930:	4620      	mov	r0, r4
 8001932:	4629      	mov	r1, r5
 8001934:	f7fe ff66 	bl	8000804 <__aeabi_ddiv>
 8001938:	4602      	mov	r2, r0
 800193a:	460b      	mov	r3, r1
 800193c:	4614      	mov	r4, r2
 800193e:	461d      	mov	r5, r3
 8001940:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001944:	4618      	mov	r0, r3
 8001946:	f7fe fdc9 	bl	80004dc <__aeabi_i2d>
 800194a:	4602      	mov	r2, r0
 800194c:	460b      	mov	r3, r1
 800194e:	4620      	mov	r0, r4
 8001950:	4629      	mov	r1, r5
 8001952:	f7fe fc77 	bl	8000244 <__adddf3>
 8001956:	4602      	mov	r2, r0
 8001958:	460b      	mov	r3, r1
 800195a:	e9c7 2304 	strd	r2, r3, [r7, #16]
		if((y1>=38-ex&&y1<=107+ex)||(y1>=147-ex&&y1<=216+ex))
 800195e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001962:	f1c3 0326 	rsb	r3, r3, #38	; 0x26
 8001966:	4618      	mov	r0, r3
 8001968:	f7fe fdb8 	bl	80004dc <__aeabi_i2d>
 800196c:	4602      	mov	r2, r0
 800196e:	460b      	mov	r3, r1
 8001970:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001974:	f7ff f8a2 	bl	8000abc <__aeabi_dcmpge>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d00e      	beq.n	800199c <check_cross_wall+0x42c>
 800197e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001982:	336b      	adds	r3, #107	; 0x6b
 8001984:	4618      	mov	r0, r3
 8001986:	f7fe fda9 	bl	80004dc <__aeabi_i2d>
 800198a:	4602      	mov	r2, r0
 800198c:	460b      	mov	r3, r1
 800198e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001992:	f7ff f889 	bl	8000aa8 <__aeabi_dcmple>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d11e      	bne.n	80019da <check_cross_wall+0x46a>
 800199c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80019a0:	f1c3 0393 	rsb	r3, r3, #147	; 0x93
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7fe fd99 	bl	80004dc <__aeabi_i2d>
 80019aa:	4602      	mov	r2, r0
 80019ac:	460b      	mov	r3, r1
 80019ae:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80019b2:	f7ff f883 	bl	8000abc <__aeabi_dcmpge>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d010      	beq.n	80019de <check_cross_wall+0x46e>
 80019bc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80019c0:	33d8      	adds	r3, #216	; 0xd8
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7fe fd8a 	bl	80004dc <__aeabi_i2d>
 80019c8:	4602      	mov	r2, r0
 80019ca:	460b      	mov	r3, r1
 80019cc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80019d0:	f7ff f86a 	bl	8000aa8 <__aeabi_dcmple>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <check_cross_wall+0x46e>
			return 1;
 80019da:	2301      	movs	r3, #1
 80019dc:	e08f      	b.n	8001afe <check_cross_wall+0x58e>
	}
	if((a.x<=215&&b.x>=215)||(a.x>=215&&b.x<=215))
 80019de:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80019e2:	2bd7      	cmp	r3, #215	; 0xd7
 80019e4:	dc03      	bgt.n	80019ee <check_cross_wall+0x47e>
 80019e6:	f9b7 3000 	ldrsh.w	r3, [r7]
 80019ea:	2bd6      	cmp	r3, #214	; 0xd6
 80019ec:	dc08      	bgt.n	8001a00 <check_cross_wall+0x490>
 80019ee:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80019f2:	2bd6      	cmp	r3, #214	; 0xd6
 80019f4:	f340 8082 	ble.w	8001afc <check_cross_wall+0x58c>
 80019f8:	f9b7 3000 	ldrsh.w	r3, [r7]
 80019fc:	2bd7      	cmp	r3, #215	; 0xd7
 80019fe:	dc7d      	bgt.n	8001afc <check_cross_wall+0x58c>
	{
		double y2=1.0*(215-b.x)*(a.y-b.y)/(a.x-b.x)+b.y;
 8001a00:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001a04:	f1c3 03d7 	rsb	r3, r3, #215	; 0xd7
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7fe fd67 	bl	80004dc <__aeabi_i2d>
 8001a0e:	4604      	mov	r4, r0
 8001a10:	460d      	mov	r5, r1
 8001a12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a16:	461a      	mov	r2, r3
 8001a18:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f7fe fd5c 	bl	80004dc <__aeabi_i2d>
 8001a24:	4602      	mov	r2, r0
 8001a26:	460b      	mov	r3, r1
 8001a28:	4620      	mov	r0, r4
 8001a2a:	4629      	mov	r1, r5
 8001a2c:	f7fe fdc0 	bl	80005b0 <__aeabi_dmul>
 8001a30:	4602      	mov	r2, r0
 8001a32:	460b      	mov	r3, r1
 8001a34:	4614      	mov	r4, r2
 8001a36:	461d      	mov	r5, r3
 8001a38:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001a42:	1ad3      	subs	r3, r2, r3
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7fe fd49 	bl	80004dc <__aeabi_i2d>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	460b      	mov	r3, r1
 8001a4e:	4620      	mov	r0, r4
 8001a50:	4629      	mov	r1, r5
 8001a52:	f7fe fed7 	bl	8000804 <__aeabi_ddiv>
 8001a56:	4602      	mov	r2, r0
 8001a58:	460b      	mov	r3, r1
 8001a5a:	4614      	mov	r4, r2
 8001a5c:	461d      	mov	r5, r3
 8001a5e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001a62:	4618      	mov	r0, r3
 8001a64:	f7fe fd3a 	bl	80004dc <__aeabi_i2d>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	460b      	mov	r3, r1
 8001a6c:	4620      	mov	r0, r4
 8001a6e:	4629      	mov	r1, r5
 8001a70:	f7fe fbe8 	bl	8000244 <__adddf3>
 8001a74:	4602      	mov	r2, r0
 8001a76:	460b      	mov	r3, r1
 8001a78:	e9c7 2302 	strd	r2, r3, [r7, #8]
		if((y2>=38-ex&&y2<=107+ex)||(y2>=147-ex&&y2<=216+ex))
 8001a7c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001a80:	f1c3 0326 	rsb	r3, r3, #38	; 0x26
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7fe fd29 	bl	80004dc <__aeabi_i2d>
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	460b      	mov	r3, r1
 8001a8e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001a92:	f7ff f813 	bl	8000abc <__aeabi_dcmpge>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d00e      	beq.n	8001aba <check_cross_wall+0x54a>
 8001a9c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001aa0:	336b      	adds	r3, #107	; 0x6b
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f7fe fd1a 	bl	80004dc <__aeabi_i2d>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	460b      	mov	r3, r1
 8001aac:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001ab0:	f7fe fffa 	bl	8000aa8 <__aeabi_dcmple>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d11e      	bne.n	8001af8 <check_cross_wall+0x588>
 8001aba:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001abe:	f1c3 0393 	rsb	r3, r3, #147	; 0x93
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7fe fd0a 	bl	80004dc <__aeabi_i2d>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	460b      	mov	r3, r1
 8001acc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001ad0:	f7fe fff4 	bl	8000abc <__aeabi_dcmpge>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d010      	beq.n	8001afc <check_cross_wall+0x58c>
 8001ada:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001ade:	33d8      	adds	r3, #216	; 0xd8
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7fe fcfb 	bl	80004dc <__aeabi_i2d>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	460b      	mov	r3, r1
 8001aea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001aee:	f7fe ffdb 	bl	8000aa8 <__aeabi_dcmple>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <check_cross_wall+0x58c>
			return 1;
 8001af8:	2301      	movs	r3, #1
 8001afa:	e000      	b.n	8001afe <check_cross_wall+0x58e>
	}

	return 0;
 8001afc:	2300      	movs	r3, #0
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3730      	adds	r7, #48	; 0x30
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001b08 <get_nearest_transpoint>:

Position_edc24 get_nearest_transpoint(Position_edc24 a)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b086      	sub	sp, #24
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
//
//
	uint16_t min_dis=1000;
 8001b10:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b14:	82fb      	strh	r3, [r7, #22]
	Position_edc24 tmp;
	for(int8_t i=1;i<=4;++i)
 8001b16:	2301      	movs	r3, #1
 8001b18:	757b      	strb	r3, [r7, #21]
 8001b1a:	e02f      	b.n	8001b7c <get_nearest_transpoint+0x74>
	{
		if(a.x==transpoint[i].x&&a.y==transpoint[i].y)
 8001b1c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001b20:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001b24:	491e      	ldr	r1, [pc, #120]	; (8001ba0 <get_nearest_transpoint+0x98>)
 8001b26:	f931 3023 	ldrsh.w	r3, [r1, r3, lsl #2]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d10a      	bne.n	8001b44 <get_nearest_transpoint+0x3c>
 8001b2e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001b32:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001b36:	491a      	ldr	r1, [pc, #104]	; (8001ba0 <get_nearest_transpoint+0x98>)
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	440b      	add	r3, r1
 8001b3c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d016      	beq.n	8001b72 <get_nearest_transpoint+0x6a>
			continue;
		uint16_t d=dis(transpoint[i],a);
 8001b44:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001b48:	4a15      	ldr	r2, [pc, #84]	; (8001ba0 <get_nearest_transpoint+0x98>)
 8001b4a:	6879      	ldr	r1, [r7, #4]
 8001b4c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001b50:	f7ff fcee 	bl	8001530 <dis>
 8001b54:	4603      	mov	r3, r0
 8001b56:	827b      	strh	r3, [r7, #18]
		if(min_dis>d)
 8001b58:	8afa      	ldrh	r2, [r7, #22]
 8001b5a:	8a7b      	ldrh	r3, [r7, #18]
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d909      	bls.n	8001b74 <get_nearest_transpoint+0x6c>
		{
			min_dis=d;
 8001b60:	8a7b      	ldrh	r3, [r7, #18]
 8001b62:	82fb      	strh	r3, [r7, #22]
			tmp=transpoint[i];
 8001b64:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001b68:	4a0d      	ldr	r2, [pc, #52]	; (8001ba0 <get_nearest_transpoint+0x98>)
 8001b6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b6e:	60bb      	str	r3, [r7, #8]
 8001b70:	e000      	b.n	8001b74 <get_nearest_transpoint+0x6c>
			continue;
 8001b72:	bf00      	nop
	for(int8_t i=1;i<=4;++i)
 8001b74:	7d7b      	ldrb	r3, [r7, #21]
 8001b76:	3301      	adds	r3, #1
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	757b      	strb	r3, [r7, #21]
 8001b7c:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001b80:	2b04      	cmp	r3, #4
 8001b82:	ddcb      	ble.n	8001b1c <get_nearest_transpoint+0x14>
		}
	}
	return tmp;
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	60fb      	str	r3, [r7, #12]
 8001b88:	2300      	movs	r3, #0
 8001b8a:	89ba      	ldrh	r2, [r7, #12]
 8001b8c:	f362 030f 	bfi	r3, r2, #0, #16
 8001b90:	89fa      	ldrh	r2, [r7, #14]
 8001b92:	f362 431f 	bfi	r3, r2, #16, #16
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3718      	adds	r7, #24
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	20000000 	.word	0x20000000

08001ba4 <get_extension_transpoint>:

Position_edc24 get_extension_transpoint(Position_edc24 a,Position_edc24 b)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b086      	sub	sp, #24
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	6039      	str	r1, [r7, #0]
	if(!check_cross_wall(pos_pair(a.x,b.y),a)&&!check_cross_wall(pos_pair(a.x,b.y),b))
 8001bae:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001bb2:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001bb6:	4611      	mov	r1, r2
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7ff fc9f 	bl	80014fc <pos_pair>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	60fb      	str	r3, [r7, #12]
 8001bc2:	6879      	ldr	r1, [r7, #4]
 8001bc4:	68f8      	ldr	r0, [r7, #12]
 8001bc6:	f7ff fcd3 	bl	8001570 <check_cross_wall>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	f083 0301 	eor.w	r3, r3, #1
 8001bd0:	b2db      	uxtb	r3, r3
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d01e      	beq.n	8001c14 <get_extension_transpoint+0x70>
 8001bd6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001bda:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001bde:	4611      	mov	r1, r2
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff fc8b 	bl	80014fc <pos_pair>
 8001be6:	4603      	mov	r3, r0
 8001be8:	613b      	str	r3, [r7, #16]
 8001bea:	6839      	ldr	r1, [r7, #0]
 8001bec:	6938      	ldr	r0, [r7, #16]
 8001bee:	f7ff fcbf 	bl	8001570 <check_cross_wall>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	f083 0301 	eor.w	r3, r3, #1
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d00a      	beq.n	8001c14 <get_extension_transpoint+0x70>
		return pos_pair(a.x,b.y);
 8001bfe:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001c02:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001c06:	4611      	mov	r1, r2
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f7ff fc77 	bl	80014fc <pos_pair>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	617b      	str	r3, [r7, #20]
 8001c12:	e009      	b.n	8001c28 <get_extension_transpoint+0x84>
	else
		return pos_pair(b.x,a.y);
 8001c14:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001c18:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001c1c:	4611      	mov	r1, r2
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f7ff fc6c 	bl	80014fc <pos_pair>
 8001c24:	4603      	mov	r3, r0
 8001c26:	617b      	str	r3, [r7, #20]
}
 8001c28:	2300      	movs	r3, #0
 8001c2a:	8aba      	ldrh	r2, [r7, #20]
 8001c2c:	f362 030f 	bfi	r3, r2, #0, #16
 8001c30:	8afa      	ldrh	r2, [r7, #22]
 8001c32:	f362 431f 	bfi	r3, r2, #16, #16
 8001c36:	4618      	mov	r0, r3
 8001c38:	3718      	adds	r7, #24
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
	...

08001c40 <extend_path>:

void extend_path(Position_edc24 a,Position_edc24 b)
{
 8001c40:	b5b0      	push	{r4, r5, r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	6039      	str	r1, [r7, #0]
//
//
//extension_transpoint
	if(a.x!=b.x&&a.y!=b.y)
 8001c4a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001c4e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001c52:	429a      	cmp	r2, r3
 8001c54:	d01a      	beq.n	8001c8c <extend_path+0x4c>
 8001c56:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001c5a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001c5e:	429a      	cmp	r2, r3
 8001c60:	d014      	beq.n	8001c8c <extend_path+0x4c>
		path[++cnt]=get_extension_transpoint(a,b);
 8001c62:	4b15      	ldr	r3, [pc, #84]	; (8001cb8 <extend_path+0x78>)
 8001c64:	f993 3000 	ldrsb.w	r3, [r3]
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	b25a      	sxtb	r2, r3
 8001c70:	4b11      	ldr	r3, [pc, #68]	; (8001cb8 <extend_path+0x78>)
 8001c72:	701a      	strb	r2, [r3, #0]
 8001c74:	4b10      	ldr	r3, [pc, #64]	; (8001cb8 <extend_path+0x78>)
 8001c76:	f993 3000 	ldrsb.w	r3, [r3]
 8001c7a:	461d      	mov	r5, r3
 8001c7c:	4c0f      	ldr	r4, [pc, #60]	; (8001cbc <extend_path+0x7c>)
 8001c7e:	6839      	ldr	r1, [r7, #0]
 8001c80:	6878      	ldr	r0, [r7, #4]
 8001c82:	f7ff ff8f 	bl	8001ba4 <get_extension_transpoint>
 8001c86:	4603      	mov	r3, r0
 8001c88:	f844 3025 	str.w	r3, [r4, r5, lsl #2]
	path[++cnt]=b;
 8001c8c:	4b0a      	ldr	r3, [pc, #40]	; (8001cb8 <extend_path+0x78>)
 8001c8e:	f993 3000 	ldrsb.w	r3, [r3]
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	3301      	adds	r3, #1
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	b25a      	sxtb	r2, r3
 8001c9a:	4b07      	ldr	r3, [pc, #28]	; (8001cb8 <extend_path+0x78>)
 8001c9c:	701a      	strb	r2, [r3, #0]
 8001c9e:	4b06      	ldr	r3, [pc, #24]	; (8001cb8 <extend_path+0x78>)
 8001ca0:	f993 3000 	ldrsb.w	r3, [r3]
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	4a05      	ldr	r2, [pc, #20]	; (8001cbc <extend_path+0x7c>)
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
 8001cae:	bf00      	nop
 8001cb0:	3708      	adds	r7, #8
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bdb0      	pop	{r4, r5, r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	20000a58 	.word	0x20000a58
 8001cbc:	20000a30 	.word	0x20000a30

08001cc0 <get_path>:

void get_path(Position_edc24 destination)
{
 8001cc0:	b590      	push	{r4, r7, lr}
 8001cc2:	b089      	sub	sp, #36	; 0x24
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
	cnt=0;
 8001cc8:	4b41      	ldr	r3, [pc, #260]	; (8001dd0 <get_path+0x110>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	701a      	strb	r2, [r3, #0]
	path[cnt]=now;
 8001cce:	4b40      	ldr	r3, [pc, #256]	; (8001dd0 <get_path+0x110>)
 8001cd0:	f993 3000 	ldrsb.w	r3, [r3]
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	4a3f      	ldr	r2, [pc, #252]	; (8001dd4 <get_path+0x114>)
 8001cd8:	4b3f      	ldr	r3, [pc, #252]	; (8001dd8 <get_path+0x118>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	if(check_cross_wall(now,destination))
 8001ce0:	4b3d      	ldr	r3, [pc, #244]	; (8001dd8 <get_path+0x118>)
 8001ce2:	6879      	ldr	r1, [r7, #4]
 8001ce4:	6818      	ldr	r0, [r3, #0]
 8001ce6:	f7ff fc43 	bl	8001570 <check_cross_wall>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d026      	beq.n	8001d3e <get_path+0x7e>
	{
		if(check_cross_wall(now,get_nearest_transpoint(destination)))
 8001cf0:	6878      	ldr	r0, [r7, #4]
 8001cf2:	f7ff ff09 	bl	8001b08 <get_nearest_transpoint>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	60fb      	str	r3, [r7, #12]
 8001cfa:	4b37      	ldr	r3, [pc, #220]	; (8001dd8 <get_path+0x118>)
 8001cfc:	68f9      	ldr	r1, [r7, #12]
 8001cfe:	6818      	ldr	r0, [r3, #0]
 8001d00:	f7ff fc36 	bl	8001570 <check_cross_wall>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d00a      	beq.n	8001d20 <get_path+0x60>
			extend_path(now,get_nearest_transpoint(now));
 8001d0a:	4b33      	ldr	r3, [pc, #204]	; (8001dd8 <get_path+0x118>)
 8001d0c:	6818      	ldr	r0, [r3, #0]
 8001d0e:	f7ff fefb 	bl	8001b08 <get_nearest_transpoint>
 8001d12:	4603      	mov	r3, r0
 8001d14:	613b      	str	r3, [r7, #16]
 8001d16:	4b30      	ldr	r3, [pc, #192]	; (8001dd8 <get_path+0x118>)
 8001d18:	6939      	ldr	r1, [r7, #16]
 8001d1a:	6818      	ldr	r0, [r3, #0]
 8001d1c:	f7ff ff90 	bl	8001c40 <extend_path>
		extend_path(path[cnt],get_nearest_transpoint(destination));
 8001d20:	4b2b      	ldr	r3, [pc, #172]	; (8001dd0 <get_path+0x110>)
 8001d22:	f993 3000 	ldrsb.w	r3, [r3]
 8001d26:	461c      	mov	r4, r3
 8001d28:	6878      	ldr	r0, [r7, #4]
 8001d2a:	f7ff feed 	bl	8001b08 <get_nearest_transpoint>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	617b      	str	r3, [r7, #20]
 8001d32:	4b28      	ldr	r3, [pc, #160]	; (8001dd4 <get_path+0x114>)
 8001d34:	6979      	ldr	r1, [r7, #20]
 8001d36:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8001d3a:	f7ff ff81 	bl	8001c40 <extend_path>
	}
	extend_path(path[cnt],destination);
 8001d3e:	4b24      	ldr	r3, [pc, #144]	; (8001dd0 <get_path+0x110>)
 8001d40:	f993 3000 	ldrsb.w	r3, [r3]
 8001d44:	461a      	mov	r2, r3
 8001d46:	4b23      	ldr	r3, [pc, #140]	; (8001dd4 <get_path+0x114>)
 8001d48:	6879      	ldr	r1, [r7, #4]
 8001d4a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8001d4e:	f7ff ff77 	bl	8001c40 <extend_path>

	uint16_t sum_dis=0;
 8001d52:	2300      	movs	r3, #0
 8001d54:	83fb      	strh	r3, [r7, #30]
	for(int i=1;i<=cnt;++i)
 8001d56:	2301      	movs	r3, #1
 8001d58:	61bb      	str	r3, [r7, #24]
 8001d5a:	e012      	b.n	8001d82 <get_path+0xc2>
		sum_dis+=dis(path[i],path[i-1]);
 8001d5c:	69bb      	ldr	r3, [r7, #24]
 8001d5e:	1e5a      	subs	r2, r3, #1
 8001d60:	491c      	ldr	r1, [pc, #112]	; (8001dd4 <get_path+0x114>)
 8001d62:	481c      	ldr	r0, [pc, #112]	; (8001dd4 <get_path+0x114>)
 8001d64:	69bb      	ldr	r3, [r7, #24]
 8001d66:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8001d6a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8001d6e:	f7ff fbdf 	bl	8001530 <dis>
 8001d72:	4603      	mov	r3, r0
 8001d74:	461a      	mov	r2, r3
 8001d76:	8bfb      	ldrh	r3, [r7, #30]
 8001d78:	4413      	add	r3, r2
 8001d7a:	83fb      	strh	r3, [r7, #30]
	for(int i=1;i<=cnt;++i)
 8001d7c:	69bb      	ldr	r3, [r7, #24]
 8001d7e:	3301      	adds	r3, #1
 8001d80:	61bb      	str	r3, [r7, #24]
 8001d82:	4b13      	ldr	r3, [pc, #76]	; (8001dd0 <get_path+0x110>)
 8001d84:	f993 3000 	ldrsb.w	r3, [r3]
 8001d88:	461a      	mov	r2, r3
 8001d8a:	69bb      	ldr	r3, [r7, #24]
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	dde5      	ble.n	8001d5c <get_path+0x9c>
	if(sum_dis>2*dis(now,destination))
 8001d90:	8bfc      	ldrh	r4, [r7, #30]
 8001d92:	4b11      	ldr	r3, [pc, #68]	; (8001dd8 <get_path+0x118>)
 8001d94:	6879      	ldr	r1, [r7, #4]
 8001d96:	6818      	ldr	r0, [r3, #0]
 8001d98:	f7ff fbca 	bl	8001530 <dis>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	005b      	lsls	r3, r3, #1
 8001da0:	429c      	cmp	r4, r3
 8001da2:	dd10      	ble.n	8001dc6 <get_path+0x106>
	{
		cnt=0;
 8001da4:	4b0a      	ldr	r3, [pc, #40]	; (8001dd0 <get_path+0x110>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	701a      	strb	r2, [r3, #0]
		path[cnt]=now;
 8001daa:	4b09      	ldr	r3, [pc, #36]	; (8001dd0 <get_path+0x110>)
 8001dac:	f993 3000 	ldrsb.w	r3, [r3]
 8001db0:	4619      	mov	r1, r3
 8001db2:	4a08      	ldr	r2, [pc, #32]	; (8001dd4 <get_path+0x114>)
 8001db4:	4b08      	ldr	r3, [pc, #32]	; (8001dd8 <get_path+0x118>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		extend_path(now,destination);
 8001dbc:	4b06      	ldr	r3, [pc, #24]	; (8001dd8 <get_path+0x118>)
 8001dbe:	6879      	ldr	r1, [r7, #4]
 8001dc0:	6818      	ldr	r0, [r3, #0]
 8001dc2:	f7ff ff3d 	bl	8001c40 <extend_path>
	}
}
 8001dc6:	bf00      	nop
 8001dc8:	3724      	adds	r7, #36	; 0x24
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd90      	pop	{r4, r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	20000a58 	.word	0x20000a58
 8001dd4:	20000a30 	.word	0x20000a30
 8001dd8:	20000a2c 	.word	0x20000a2c

08001ddc <get_nearest_point>:
		printf("%d %d\n",path[i].x,path[i].y);
	memset(path, 0, sizeof(path));
}

Position_edc24 get_nearest_point()
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
	uint16_t min_dis=1000;
 8001de2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001de6:	81fb      	strh	r3, [r7, #14]
	uint16_t d;
	Position_edc24 tmp_pos=pos_pair(0,0);
 8001de8:	2100      	movs	r1, #0
 8001dea:	2000      	movs	r0, #0
 8001dec:	f7ff fb86 	bl	80014fc <pos_pair>
 8001df0:	4603      	mov	r3, r0
 8001df2:	603b      	str	r3, [r7, #0]
	if(getOrderNum()<orderMax)
 8001df4:	f002 fde0 	bl	80049b8 <getOrderNum>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b04      	cmp	r3, #4
 8001dfc:	d842      	bhi.n	8001e84 <get_nearest_point+0xa8>
		for(uint16_t i=1;i<=order_cnt;++i)
 8001dfe:	2301      	movs	r3, #1
 8001e00:	81bb      	strh	r3, [r7, #12]
 8001e02:	e03a      	b.n	8001e7a <get_nearest_point+0x9e>
		{
			d=dis(now,order[i].depPos);
 8001e04:	89ba      	ldrh	r2, [r7, #12]
 8001e06:	4948      	ldr	r1, [pc, #288]	; (8001f28 <get_nearest_point+0x14c>)
 8001e08:	4613      	mov	r3, r2
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	4413      	add	r3, r2
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	440b      	add	r3, r1
 8001e12:	4a46      	ldr	r2, [pc, #280]	; (8001f2c <get_nearest_point+0x150>)
 8001e14:	6819      	ldr	r1, [r3, #0]
 8001e16:	6810      	ldr	r0, [r2, #0]
 8001e18:	f7ff fb8a 	bl	8001530 <dis>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	813b      	strh	r3, [r7, #8]
			if(order_status[order[i].orderId]==waiting&&d<min_dis)
 8001e20:	89ba      	ldrh	r2, [r7, #12]
 8001e22:	4941      	ldr	r1, [pc, #260]	; (8001f28 <get_nearest_point+0x14c>)
 8001e24:	4613      	mov	r3, r2
 8001e26:	009b      	lsls	r3, r3, #2
 8001e28:	4413      	add	r3, r2
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	440b      	add	r3, r1
 8001e2e:	330c      	adds	r3, #12
 8001e30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e34:	461a      	mov	r2, r3
 8001e36:	4b3e      	ldr	r3, [pc, #248]	; (8001f30 <get_nearest_point+0x154>)
 8001e38:	5c9b      	ldrb	r3, [r3, r2]
 8001e3a:	2b01      	cmp	r3, #1
 8001e3c:	d11a      	bne.n	8001e74 <get_nearest_point+0x98>
 8001e3e:	893a      	ldrh	r2, [r7, #8]
 8001e40:	89fb      	ldrh	r3, [r7, #14]
 8001e42:	429a      	cmp	r2, r3
 8001e44:	d216      	bcs.n	8001e74 <get_nearest_point+0x98>
			{
				min_dis=d;
 8001e46:	893b      	ldrh	r3, [r7, #8]
 8001e48:	81fb      	strh	r3, [r7, #14]
				tmp_pos=order[i].depPos;
 8001e4a:	89ba      	ldrh	r2, [r7, #12]
 8001e4c:	4936      	ldr	r1, [pc, #216]	; (8001f28 <get_nearest_point+0x14c>)
 8001e4e:	4613      	mov	r3, r2
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	4413      	add	r3, r2
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	440b      	add	r3, r1
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	603b      	str	r3, [r7, #0]
				order_id=order[i].orderId;
 8001e5c:	89ba      	ldrh	r2, [r7, #12]
 8001e5e:	4932      	ldr	r1, [pc, #200]	; (8001f28 <get_nearest_point+0x14c>)
 8001e60:	4613      	mov	r3, r2
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	4413      	add	r3, r2
 8001e66:	009b      	lsls	r3, r3, #2
 8001e68:	440b      	add	r3, r1
 8001e6a:	330c      	adds	r3, #12
 8001e6c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001e70:	4b30      	ldr	r3, [pc, #192]	; (8001f34 <get_nearest_point+0x158>)
 8001e72:	801a      	strh	r2, [r3, #0]
		for(uint16_t i=1;i<=order_cnt;++i)
 8001e74:	89bb      	ldrh	r3, [r7, #12]
 8001e76:	3301      	adds	r3, #1
 8001e78:	81bb      	strh	r3, [r7, #12]
 8001e7a:	4b2f      	ldr	r3, [pc, #188]	; (8001f38 <get_nearest_point+0x15c>)
 8001e7c:	881b      	ldrh	r3, [r3, #0]
 8001e7e:	89ba      	ldrh	r2, [r7, #12]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d9bf      	bls.n	8001e04 <get_nearest_point+0x28>
			}
		}
	for(uint16_t i=1;i<=order_cnt;++i)
 8001e84:	2301      	movs	r3, #1
 8001e86:	817b      	strh	r3, [r7, #10]
 8001e88:	e03c      	b.n	8001f04 <get_nearest_point+0x128>
	{
		d=dis(now,order[i].desPos);
 8001e8a:	897a      	ldrh	r2, [r7, #10]
 8001e8c:	4926      	ldr	r1, [pc, #152]	; (8001f28 <get_nearest_point+0x14c>)
 8001e8e:	4613      	mov	r3, r2
 8001e90:	009b      	lsls	r3, r3, #2
 8001e92:	4413      	add	r3, r2
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	440b      	add	r3, r1
 8001e98:	3304      	adds	r3, #4
 8001e9a:	4a24      	ldr	r2, [pc, #144]	; (8001f2c <get_nearest_point+0x150>)
 8001e9c:	6819      	ldr	r1, [r3, #0]
 8001e9e:	6810      	ldr	r0, [r2, #0]
 8001ea0:	f7ff fb46 	bl	8001530 <dis>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	813b      	strh	r3, [r7, #8]
		if(order_status[order[i].orderId]==loading&&d<min_dis)
 8001ea8:	897a      	ldrh	r2, [r7, #10]
 8001eaa:	491f      	ldr	r1, [pc, #124]	; (8001f28 <get_nearest_point+0x14c>)
 8001eac:	4613      	mov	r3, r2
 8001eae:	009b      	lsls	r3, r3, #2
 8001eb0:	4413      	add	r3, r2
 8001eb2:	009b      	lsls	r3, r3, #2
 8001eb4:	440b      	add	r3, r1
 8001eb6:	330c      	adds	r3, #12
 8001eb8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ebc:	461a      	mov	r2, r3
 8001ebe:	4b1c      	ldr	r3, [pc, #112]	; (8001f30 <get_nearest_point+0x154>)
 8001ec0:	5c9b      	ldrb	r3, [r3, r2]
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d11b      	bne.n	8001efe <get_nearest_point+0x122>
 8001ec6:	893a      	ldrh	r2, [r7, #8]
 8001ec8:	89fb      	ldrh	r3, [r7, #14]
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	d217      	bcs.n	8001efe <get_nearest_point+0x122>
		{
			min_dis=d;
 8001ece:	893b      	ldrh	r3, [r7, #8]
 8001ed0:	81fb      	strh	r3, [r7, #14]
			tmp_pos=order[i].desPos;
 8001ed2:	897a      	ldrh	r2, [r7, #10]
 8001ed4:	4914      	ldr	r1, [pc, #80]	; (8001f28 <get_nearest_point+0x14c>)
 8001ed6:	4613      	mov	r3, r2
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	4413      	add	r3, r2
 8001edc:	009b      	lsls	r3, r3, #2
 8001ede:	440b      	add	r3, r1
 8001ee0:	3304      	adds	r3, #4
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	603b      	str	r3, [r7, #0]
			order_id=order[i].orderId;
 8001ee6:	897a      	ldrh	r2, [r7, #10]
 8001ee8:	490f      	ldr	r1, [pc, #60]	; (8001f28 <get_nearest_point+0x14c>)
 8001eea:	4613      	mov	r3, r2
 8001eec:	009b      	lsls	r3, r3, #2
 8001eee:	4413      	add	r3, r2
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	440b      	add	r3, r1
 8001ef4:	330c      	adds	r3, #12
 8001ef6:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001efa:	4b0e      	ldr	r3, [pc, #56]	; (8001f34 <get_nearest_point+0x158>)
 8001efc:	801a      	strh	r2, [r3, #0]
	for(uint16_t i=1;i<=order_cnt;++i)
 8001efe:	897b      	ldrh	r3, [r7, #10]
 8001f00:	3301      	adds	r3, #1
 8001f02:	817b      	strh	r3, [r7, #10]
 8001f04:	4b0c      	ldr	r3, [pc, #48]	; (8001f38 <get_nearest_point+0x15c>)
 8001f06:	881b      	ldrh	r3, [r3, #0]
 8001f08:	897a      	ldrh	r2, [r7, #10]
 8001f0a:	429a      	cmp	r2, r3
 8001f0c:	d9bd      	bls.n	8001e8a <get_nearest_point+0xae>
		}
	}
	return tmp_pos;
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	607b      	str	r3, [r7, #4]
 8001f12:	2300      	movs	r3, #0
 8001f14:	88ba      	ldrh	r2, [r7, #4]
 8001f16:	f362 030f 	bfi	r3, r2, #0, #16
 8001f1a:	88fa      	ldrh	r2, [r7, #6]
 8001f1c:	f362 431f 	bfi	r3, r2, #16, #16
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3710      	adds	r7, #16
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	20000a64 	.word	0x20000a64
 8001f2c:	20000a2c 	.word	0x20000a2c
 8001f30:	200058e8 	.word	0x200058e8
 8001f34:	20000a62 	.word	0x20000a62
 8001f38:	20000a60 	.word	0x20000a60

08001f3c <store_order>:

void store_order()
{
 8001f3c:	b5b0      	push	{r4, r5, r7, lr}
 8001f3e:	b08c      	sub	sp, #48	; 0x30
 8001f40:	af00      	add	r7, sp, #0
	Order_edc24 tmp_order=getLatestPendingOrder();
 8001f42:	1d3b      	adds	r3, r7, #4
 8001f44:	4618      	mov	r0, r3
 8001f46:	f002 fda5 	bl	8004a94 <getLatestPendingOrder>
	if(tmp_order.orderId!=0&&(order_status[tmp_order.orderId]==unknown||order_status[tmp_order.orderId]==finishing))
 8001f4a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d028      	beq.n	8001fa4 <store_order+0x68>
 8001f52:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001f56:	461a      	mov	r2, r3
 8001f58:	4b26      	ldr	r3, [pc, #152]	; (8001ff4 <store_order+0xb8>)
 8001f5a:	5c9b      	ldrb	r3, [r3, r2]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d006      	beq.n	8001f6e <store_order+0x32>
 8001f60:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001f64:	461a      	mov	r2, r3
 8001f66:	4b23      	ldr	r3, [pc, #140]	; (8001ff4 <store_order+0xb8>)
 8001f68:	5c9b      	ldrb	r3, [r3, r2]
 8001f6a:	2b03      	cmp	r3, #3
 8001f6c:	d11a      	bne.n	8001fa4 <store_order+0x68>
	{
		order_status[tmp_order.orderId]=waiting;
 8001f6e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001f72:	461a      	mov	r2, r3
 8001f74:	4b1f      	ldr	r3, [pc, #124]	; (8001ff4 <store_order+0xb8>)
 8001f76:	2101      	movs	r1, #1
 8001f78:	5499      	strb	r1, [r3, r2]
		order[++order_cnt]=tmp_order;
 8001f7a:	4b1f      	ldr	r3, [pc, #124]	; (8001ff8 <store_order+0xbc>)
 8001f7c:	881b      	ldrh	r3, [r3, #0]
 8001f7e:	3301      	adds	r3, #1
 8001f80:	b29a      	uxth	r2, r3
 8001f82:	4b1d      	ldr	r3, [pc, #116]	; (8001ff8 <store_order+0xbc>)
 8001f84:	801a      	strh	r2, [r3, #0]
 8001f86:	4b1c      	ldr	r3, [pc, #112]	; (8001ff8 <store_order+0xbc>)
 8001f88:	881b      	ldrh	r3, [r3, #0]
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	4a1b      	ldr	r2, [pc, #108]	; (8001ffc <store_order+0xc0>)
 8001f8e:	460b      	mov	r3, r1
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	440b      	add	r3, r1
 8001f94:	009b      	lsls	r3, r3, #2
 8001f96:	4413      	add	r3, r2
 8001f98:	461d      	mov	r5, r3
 8001f9a:	1d3c      	adds	r4, r7, #4
 8001f9c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f9e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001fa0:	6823      	ldr	r3, [r4, #0]
 8001fa2:	602b      	str	r3, [r5, #0]
	}
	uint8_t tmp_num=getOrderNum();
 8001fa4:	f002 fd08 	bl	80049b8 <getOrderNum>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	for(uint8_t i=1;i<=tmp_num;++i)
 8001fae:	2301      	movs	r3, #1
 8001fb0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001fb4:	e012      	b.n	8001fdc <store_order+0xa0>
		order_status[getOneOrder(i).orderId]=loading;
 8001fb6:	f107 0318 	add.w	r3, r7, #24
 8001fba:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001fbe:	4611      	mov	r1, r2
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f002 fd03 	bl	80049cc <getOneOrder>
 8001fc6:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001fca:	461a      	mov	r2, r3
 8001fcc:	4b09      	ldr	r3, [pc, #36]	; (8001ff4 <store_order+0xb8>)
 8001fce:	2102      	movs	r1, #2
 8001fd0:	5499      	strb	r1, [r3, r2]
	for(uint8_t i=1;i<=tmp_num;++i)
 8001fd2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001fd6:	3301      	adds	r3, #1
 8001fd8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001fdc:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001fe0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001fe4:	429a      	cmp	r2, r3
 8001fe6:	d9e6      	bls.n	8001fb6 <store_order+0x7a>
//	u1_printf("\torder_cnt:%d orderId:%d\n",order_cnt,tmp_order.orderId);
}
 8001fe8:	bf00      	nop
 8001fea:	bf00      	nop
 8001fec:	3730      	adds	r7, #48	; 0x30
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bdb0      	pop	{r4, r5, r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	200058e8 	.word	0x200058e8
 8001ff8:	20000a60 	.word	0x20000a60
 8001ffc:	20000a64 	.word	0x20000a64

08002000 <check_power>:

Position_edc24 check_power()
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b088      	sub	sp, #32
 8002004:	af00      	add	r7, sp, #0
	uint16_t min_dis=1000;
 8002006:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800200a:	83fb      	strh	r3, [r7, #30]
	uint8_t ex_dis=20;
 800200c:	2314      	movs	r3, #20
 800200e:	75fb      	strb	r3, [r7, #23]
	int32_t remain_dis=getRemainDist();
 8002010:	f002 fcc4 	bl	800499c <getRemainDist>
 8002014:	6138      	str	r0, [r7, #16]
	Position_edc24 tmp;
	for(int i=1;i<=3;++i)
 8002016:	2301      	movs	r3, #1
 8002018:	61bb      	str	r3, [r7, #24]
 800201a:	e01c      	b.n	8002056 <check_power+0x56>
	{
		Position_edc24 tmp_pile=getOneOwnPile(i);
 800201c:	69bb      	ldr	r3, [r7, #24]
 800201e:	b2db      	uxtb	r3, r3
 8002020:	4618      	mov	r0, r3
 8002022:	f002 fda9 	bl	8004b78 <getOneOwnPile>
 8002026:	4603      	mov	r3, r0
 8002028:	607b      	str	r3, [r7, #4]
		if(min_dis>dis(now,tmp_pile))
 800202a:	4b19      	ldr	r3, [pc, #100]	; (8002090 <check_power+0x90>)
 800202c:	6879      	ldr	r1, [r7, #4]
 800202e:	6818      	ldr	r0, [r3, #0]
 8002030:	f7ff fa7e 	bl	8001530 <dis>
 8002034:	4603      	mov	r3, r0
 8002036:	461a      	mov	r2, r3
 8002038:	8bfb      	ldrh	r3, [r7, #30]
 800203a:	4293      	cmp	r3, r2
 800203c:	d908      	bls.n	8002050 <check_power+0x50>
		{
			min_dis=dis(now,tmp_pile);
 800203e:	4b14      	ldr	r3, [pc, #80]	; (8002090 <check_power+0x90>)
 8002040:	6879      	ldr	r1, [r7, #4]
 8002042:	6818      	ldr	r0, [r3, #0]
 8002044:	f7ff fa74 	bl	8001530 <dis>
 8002048:	4603      	mov	r3, r0
 800204a:	83fb      	strh	r3, [r7, #30]
			tmp=tmp_pile;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	60bb      	str	r3, [r7, #8]
	for(int i=1;i<=3;++i)
 8002050:	69bb      	ldr	r3, [r7, #24]
 8002052:	3301      	adds	r3, #1
 8002054:	61bb      	str	r3, [r7, #24]
 8002056:	69bb      	ldr	r3, [r7, #24]
 8002058:	2b03      	cmp	r3, #3
 800205a:	dddf      	ble.n	800201c <check_power+0x1c>
		}
	}
	if(min_dis+ex_dis>remain_dis)
 800205c:	8bfa      	ldrh	r2, [r7, #30]
 800205e:	7dfb      	ldrb	r3, [r7, #23]
 8002060:	4413      	add	r3, r2
 8002062:	693a      	ldr	r2, [r7, #16]
 8002064:	429a      	cmp	r2, r3
 8002066:	da02      	bge.n	800206e <check_power+0x6e>
		return tmp;
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	60fb      	str	r3, [r7, #12]
 800206c:	e005      	b.n	800207a <check_power+0x7a>
	return pos_pair(0,0);
 800206e:	2100      	movs	r1, #0
 8002070:	2000      	movs	r0, #0
 8002072:	f7ff fa43 	bl	80014fc <pos_pair>
 8002076:	4603      	mov	r3, r0
 8002078:	60fb      	str	r3, [r7, #12]
}
 800207a:	2300      	movs	r3, #0
 800207c:	89ba      	ldrh	r2, [r7, #12]
 800207e:	f362 030f 	bfi	r3, r2, #0, #16
 8002082:	89fa      	ldrh	r2, [r7, #14]
 8002084:	f362 431f 	bfi	r3, r2, #16, #16
 8002088:	4618      	mov	r0, r3
 800208a:	3720      	adds	r7, #32
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	20000a2c 	.word	0x20000a2c

08002094 <set_pile>:

void set_pile()
{
 8002094:	b580      	push	{r7, lr}
 8002096:	af00      	add	r7, sp, #0
	now=getVehiclePos();
 8002098:	f002 fc62 	bl	8004960 <getVehiclePos>
 800209c:	4603      	mov	r3, r0
 800209e:	4a3d      	ldr	r2, [pc, #244]	; (8002194 <set_pile+0x100>)
 80020a0:	6013      	str	r3, [r2, #0]
	if((now.x-39)*(now.x-39)+(now.y-130)*(now.y-130)<=100&&!pile[0])
 80020a2:	4b3c      	ldr	r3, [pc, #240]	; (8002194 <set_pile+0x100>)
 80020a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020a8:	3b27      	subs	r3, #39	; 0x27
 80020aa:	4a3a      	ldr	r2, [pc, #232]	; (8002194 <set_pile+0x100>)
 80020ac:	f9b2 2000 	ldrsh.w	r2, [r2]
 80020b0:	3a27      	subs	r2, #39	; 0x27
 80020b2:	fb03 f202 	mul.w	r2, r3, r2
 80020b6:	4b37      	ldr	r3, [pc, #220]	; (8002194 <set_pile+0x100>)
 80020b8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80020bc:	3b82      	subs	r3, #130	; 0x82
 80020be:	4935      	ldr	r1, [pc, #212]	; (8002194 <set_pile+0x100>)
 80020c0:	f9b1 1002 	ldrsh.w	r1, [r1, #2]
 80020c4:	3982      	subs	r1, #130	; 0x82
 80020c6:	fb01 f303 	mul.w	r3, r1, r3
 80020ca:	4413      	add	r3, r2
 80020cc:	2b64      	cmp	r3, #100	; 0x64
 80020ce:	dc0b      	bgt.n	80020e8 <set_pile+0x54>
 80020d0:	4b31      	ldr	r3, [pc, #196]	; (8002198 <set_pile+0x104>)
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	f083 0301 	eor.w	r3, r3, #1
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d004      	beq.n	80020e8 <set_pile+0x54>
	{
		setChargingPile();
 80020de:	f002 fd81 	bl	8004be4 <setChargingPile>
		pile[0]=true;
 80020e2:	4b2d      	ldr	r3, [pc, #180]	; (8002198 <set_pile+0x104>)
 80020e4:	2201      	movs	r2, #1
 80020e6:	701a      	strb	r2, [r3, #0]
	}
	if((now.x-127)*(now.x-127)+(now.y-130)*(now.y-130)<=100&&!pile[1])
 80020e8:	4b2a      	ldr	r3, [pc, #168]	; (8002194 <set_pile+0x100>)
 80020ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020ee:	3b7f      	subs	r3, #127	; 0x7f
 80020f0:	4a28      	ldr	r2, [pc, #160]	; (8002194 <set_pile+0x100>)
 80020f2:	f9b2 2000 	ldrsh.w	r2, [r2]
 80020f6:	3a7f      	subs	r2, #127	; 0x7f
 80020f8:	fb03 f202 	mul.w	r2, r3, r2
 80020fc:	4b25      	ldr	r3, [pc, #148]	; (8002194 <set_pile+0x100>)
 80020fe:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002102:	3b82      	subs	r3, #130	; 0x82
 8002104:	4923      	ldr	r1, [pc, #140]	; (8002194 <set_pile+0x100>)
 8002106:	f9b1 1002 	ldrsh.w	r1, [r1, #2]
 800210a:	3982      	subs	r1, #130	; 0x82
 800210c:	fb01 f303 	mul.w	r3, r1, r3
 8002110:	4413      	add	r3, r2
 8002112:	2b64      	cmp	r3, #100	; 0x64
 8002114:	dc0b      	bgt.n	800212e <set_pile+0x9a>
 8002116:	4b20      	ldr	r3, [pc, #128]	; (8002198 <set_pile+0x104>)
 8002118:	785b      	ldrb	r3, [r3, #1]
 800211a:	f083 0301 	eor.w	r3, r3, #1
 800211e:	b2db      	uxtb	r3, r3
 8002120:	2b00      	cmp	r3, #0
 8002122:	d004      	beq.n	800212e <set_pile+0x9a>
	{
			setChargingPile();
 8002124:	f002 fd5e 	bl	8004be4 <setChargingPile>
			pile[1]=true;
 8002128:	4b1b      	ldr	r3, [pc, #108]	; (8002198 <set_pile+0x104>)
 800212a:	2201      	movs	r2, #1
 800212c:	705a      	strb	r2, [r3, #1]
	}
	if((now.x-215)*(now.x-215)+(now.y-130)*(now.y-130)<=100&&!pile[2])
 800212e:	4b19      	ldr	r3, [pc, #100]	; (8002194 <set_pile+0x100>)
 8002130:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002134:	3bd7      	subs	r3, #215	; 0xd7
 8002136:	4a17      	ldr	r2, [pc, #92]	; (8002194 <set_pile+0x100>)
 8002138:	f9b2 2000 	ldrsh.w	r2, [r2]
 800213c:	3ad7      	subs	r2, #215	; 0xd7
 800213e:	fb03 f202 	mul.w	r2, r3, r2
 8002142:	4b14      	ldr	r3, [pc, #80]	; (8002194 <set_pile+0x100>)
 8002144:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002148:	3b82      	subs	r3, #130	; 0x82
 800214a:	4912      	ldr	r1, [pc, #72]	; (8002194 <set_pile+0x100>)
 800214c:	f9b1 1002 	ldrsh.w	r1, [r1, #2]
 8002150:	3982      	subs	r1, #130	; 0x82
 8002152:	fb01 f303 	mul.w	r3, r1, r3
 8002156:	4413      	add	r3, r2
 8002158:	2b64      	cmp	r3, #100	; 0x64
 800215a:	dc0b      	bgt.n	8002174 <set_pile+0xe0>
 800215c:	4b0e      	ldr	r3, [pc, #56]	; (8002198 <set_pile+0x104>)
 800215e:	789b      	ldrb	r3, [r3, #2]
 8002160:	f083 0301 	eor.w	r3, r3, #1
 8002164:	b2db      	uxtb	r3, r3
 8002166:	2b00      	cmp	r3, #0
 8002168:	d004      	beq.n	8002174 <set_pile+0xe0>
	{
			setChargingPile();
 800216a:	f002 fd3b 	bl	8004be4 <setChargingPile>
			pile[2]=true;
 800216e:	4b0a      	ldr	r3, [pc, #40]	; (8002198 <set_pile+0x104>)
 8002170:	2201      	movs	r2, #1
 8002172:	709a      	strb	r2, [r3, #2]
	}
//	if(!pile[0])
//		next_point=pos_pair(39,130);
	if(!pile[1])
 8002174:	4b08      	ldr	r3, [pc, #32]	; (8002198 <set_pile+0x104>)
 8002176:	785b      	ldrb	r3, [r3, #1]
 8002178:	f083 0301 	eor.w	r3, r3, #1
 800217c:	b2db      	uxtb	r3, r3
 800217e:	2b00      	cmp	r3, #0
 8002180:	d006      	beq.n	8002190 <set_pile+0xfc>
		next_point=pos_pair(127,130);
 8002182:	2182      	movs	r1, #130	; 0x82
 8002184:	207f      	movs	r0, #127	; 0x7f
 8002186:	f7ff f9b9 	bl	80014fc <pos_pair>
 800218a:	4603      	mov	r3, r0
 800218c:	4a03      	ldr	r2, [pc, #12]	; (800219c <set_pile+0x108>)
 800218e:	6013      	str	r3, [r2, #0]
//	else if(!pile[2])
//		next_point=pos_pair(215,130);
}
 8002190:	bf00      	nop
 8002192:	bd80      	pop	{r7, pc}
 8002194:	20000a2c 	.word	0x20000a2c
 8002198:	20005cd8 	.word	0x20005cd8
 800219c:	20000a5c 	.word	0x20000a5c

080021a0 <orderInit>:

void orderInit()
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	af00      	add	r7, sp, #0
		order_sending.depPos.x = 0;
 80021a4:	4b1c      	ldr	r3, [pc, #112]	; (8002218 <orderInit+0x78>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	801a      	strh	r2, [r3, #0]
		order_sending.depPos.y = 0;
 80021aa:	4b1b      	ldr	r3, [pc, #108]	; (8002218 <orderInit+0x78>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	805a      	strh	r2, [r3, #2]
		order_sending.desPos.x = 0;
 80021b0:	4b19      	ldr	r3, [pc, #100]	; (8002218 <orderInit+0x78>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	809a      	strh	r2, [r3, #4]
		order_sending.desPos.y = 0;
 80021b6:	4b18      	ldr	r3, [pc, #96]	; (8002218 <orderInit+0x78>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	80da      	strh	r2, [r3, #6]
		memset(path, 0, sizeof(path));
 80021bc:	2228      	movs	r2, #40	; 0x28
 80021be:	2100      	movs	r1, #0
 80021c0:	4816      	ldr	r0, [pc, #88]	; (800221c <orderInit+0x7c>)
 80021c2:	f006 f8fb 	bl	80083bc <memset>
		memset(order, 0, sizeof(order));
 80021c6:	f644 6284 	movw	r2, #20100	; 0x4e84
 80021ca:	2100      	movs	r1, #0
 80021cc:	4814      	ldr	r0, [pc, #80]	; (8002220 <orderInit+0x80>)
 80021ce:	f006 f8f5 	bl	80083bc <memset>
		memset(order_status, 0, sizeof(order_status));
 80021d2:	f240 32ed 	movw	r2, #1005	; 0x3ed
 80021d6:	2100      	movs	r1, #0
 80021d8:	4812      	ldr	r0, [pc, #72]	; (8002224 <orderInit+0x84>)
 80021da:	f006 f8ef 	bl	80083bc <memset>
		memset(pile, 0, sizeof(pile));
 80021de:	2203      	movs	r2, #3
 80021e0:	2100      	movs	r1, #0
 80021e2:	4811      	ldr	r0, [pc, #68]	; (8002228 <orderInit+0x88>)
 80021e4:	f006 f8ea 	bl	80083bc <memset>
		cnt = 0;
 80021e8:	4b10      	ldr	r3, [pc, #64]	; (800222c <orderInit+0x8c>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	701a      	strb	r2, [r3, #0]
		next_point=pos_pair(0,0);
 80021ee:	2100      	movs	r1, #0
 80021f0:	2000      	movs	r0, #0
 80021f2:	f7ff f983 	bl	80014fc <pos_pair>
 80021f6:	4603      	mov	r3, r0
 80021f8:	4a0d      	ldr	r2, [pc, #52]	; (8002230 <orderInit+0x90>)
 80021fa:	6013      	str	r3, [r2, #0]
		order_cnt = 0;
 80021fc:	4b0d      	ldr	r3, [pc, #52]	; (8002234 <orderInit+0x94>)
 80021fe:	2200      	movs	r2, #0
 8002200:	801a      	strh	r2, [r3, #0]
		charge=false;
 8002202:	4b0d      	ldr	r3, [pc, #52]	; (8002238 <orderInit+0x98>)
 8002204:	2200      	movs	r2, #0
 8002206:	701a      	strb	r2, [r3, #0]
		PID_Clear_S(&pid_x);
 8002208:	480c      	ldr	r0, [pc, #48]	; (800223c <orderInit+0x9c>)
 800220a:	f001 f991 	bl	8003530 <PID_Clear_S>
		PID_Clear_S(&pid_y);
 800220e:	480c      	ldr	r0, [pc, #48]	; (8002240 <orderInit+0xa0>)
 8002210:	f001 f98e 	bl	8003530 <PID_Clear_S>
}
 8002214:	bf00      	nop
 8002216:	bd80      	pop	{r7, pc}
 8002218:	2000644c 	.word	0x2000644c
 800221c:	20000a30 	.word	0x20000a30
 8002220:	20000a64 	.word	0x20000a64
 8002224:	200058e8 	.word	0x200058e8
 8002228:	20005cd8 	.word	0x20005cd8
 800222c:	20000a58 	.word	0x20000a58
 8002230:	20000a5c 	.word	0x20000a5c
 8002234:	20000a60 	.word	0x20000a60
 8002238:	20005cd5 	.word	0x20005cd5
 800223c:	20005ec8 	.word	0x20005ec8
 8002240:	20005f04 	.word	0x20005f04

08002244 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b082      	sub	sp, #8
 8002248:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800224a:	4b14      	ldr	r3, [pc, #80]	; (800229c <MX_DMA_Init+0x58>)
 800224c:	695b      	ldr	r3, [r3, #20]
 800224e:	4a13      	ldr	r2, [pc, #76]	; (800229c <MX_DMA_Init+0x58>)
 8002250:	f043 0301 	orr.w	r3, r3, #1
 8002254:	6153      	str	r3, [r2, #20]
 8002256:	4b11      	ldr	r3, [pc, #68]	; (800229c <MX_DMA_Init+0x58>)
 8002258:	695b      	ldr	r3, [r3, #20]
 800225a:	f003 0301 	and.w	r3, r3, #1
 800225e:	607b      	str	r3, [r7, #4]
 8002260:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8002262:	2200      	movs	r2, #0
 8002264:	2100      	movs	r1, #0
 8002266:	200d      	movs	r0, #13
 8002268:	f002 fe2b 	bl	8004ec2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800226c:	200d      	movs	r0, #13
 800226e:	f002 fe44 	bl	8004efa <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 1, 0);
 8002272:	2200      	movs	r2, #0
 8002274:	2101      	movs	r1, #1
 8002276:	200f      	movs	r0, #15
 8002278:	f002 fe23 	bl	8004ec2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800227c:	200f      	movs	r0, #15
 800227e:	f002 fe3c 	bl	8004efa <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8002282:	2200      	movs	r2, #0
 8002284:	2100      	movs	r1, #0
 8002286:	2010      	movs	r0, #16
 8002288:	f002 fe1b 	bl	8004ec2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800228c:	2010      	movs	r0, #16
 800228e:	f002 fe34 	bl	8004efa <HAL_NVIC_EnableIRQ>

}
 8002292:	bf00      	nop
 8002294:	3708      	adds	r7, #8
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	40021000 	.word	0x40021000

080022a0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b088      	sub	sp, #32
 80022a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a6:	f107 0310 	add.w	r3, r7, #16
 80022aa:	2200      	movs	r2, #0
 80022ac:	601a      	str	r2, [r3, #0]
 80022ae:	605a      	str	r2, [r3, #4]
 80022b0:	609a      	str	r2, [r3, #8]
 80022b2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022b4:	4b34      	ldr	r3, [pc, #208]	; (8002388 <MX_GPIO_Init+0xe8>)
 80022b6:	699b      	ldr	r3, [r3, #24]
 80022b8:	4a33      	ldr	r2, [pc, #204]	; (8002388 <MX_GPIO_Init+0xe8>)
 80022ba:	f043 0320 	orr.w	r3, r3, #32
 80022be:	6193      	str	r3, [r2, #24]
 80022c0:	4b31      	ldr	r3, [pc, #196]	; (8002388 <MX_GPIO_Init+0xe8>)
 80022c2:	699b      	ldr	r3, [r3, #24]
 80022c4:	f003 0320 	and.w	r3, r3, #32
 80022c8:	60fb      	str	r3, [r7, #12]
 80022ca:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022cc:	4b2e      	ldr	r3, [pc, #184]	; (8002388 <MX_GPIO_Init+0xe8>)
 80022ce:	699b      	ldr	r3, [r3, #24]
 80022d0:	4a2d      	ldr	r2, [pc, #180]	; (8002388 <MX_GPIO_Init+0xe8>)
 80022d2:	f043 0310 	orr.w	r3, r3, #16
 80022d6:	6193      	str	r3, [r2, #24]
 80022d8:	4b2b      	ldr	r3, [pc, #172]	; (8002388 <MX_GPIO_Init+0xe8>)
 80022da:	699b      	ldr	r3, [r3, #24]
 80022dc:	f003 0310 	and.w	r3, r3, #16
 80022e0:	60bb      	str	r3, [r7, #8]
 80022e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022e4:	4b28      	ldr	r3, [pc, #160]	; (8002388 <MX_GPIO_Init+0xe8>)
 80022e6:	699b      	ldr	r3, [r3, #24]
 80022e8:	4a27      	ldr	r2, [pc, #156]	; (8002388 <MX_GPIO_Init+0xe8>)
 80022ea:	f043 0304 	orr.w	r3, r3, #4
 80022ee:	6193      	str	r3, [r2, #24]
 80022f0:	4b25      	ldr	r3, [pc, #148]	; (8002388 <MX_GPIO_Init+0xe8>)
 80022f2:	699b      	ldr	r3, [r3, #24]
 80022f4:	f003 0304 	and.w	r3, r3, #4
 80022f8:	607b      	str	r3, [r7, #4]
 80022fa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022fc:	4b22      	ldr	r3, [pc, #136]	; (8002388 <MX_GPIO_Init+0xe8>)
 80022fe:	699b      	ldr	r3, [r3, #24]
 8002300:	4a21      	ldr	r2, [pc, #132]	; (8002388 <MX_GPIO_Init+0xe8>)
 8002302:	f043 0308 	orr.w	r3, r3, #8
 8002306:	6193      	str	r3, [r2, #24]
 8002308:	4b1f      	ldr	r3, [pc, #124]	; (8002388 <MX_GPIO_Init+0xe8>)
 800230a:	699b      	ldr	r3, [r3, #24]
 800230c:	f003 0308 	and.w	r3, r3, #8
 8002310:	603b      	str	r3, [r7, #0]
 8002312:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, in2_1_Pin|in2_2_Pin, GPIO_PIN_RESET);
 8002314:	2200      	movs	r2, #0
 8002316:	210c      	movs	r1, #12
 8002318:	481c      	ldr	r0, [pc, #112]	; (800238c <MX_GPIO_Init+0xec>)
 800231a:	f003 fc36 	bl	8005b8a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, in1_2_Pin|in1_1_Pin|in3_1_Pin|in3_2_Pin
 800231e:	2200      	movs	r2, #0
 8002320:	f24f 0103 	movw	r1, #61443	; 0xf003
 8002324:	481a      	ldr	r0, [pc, #104]	; (8002390 <MX_GPIO_Init+0xf0>)
 8002326:	f003 fc30 	bl	8005b8a <HAL_GPIO_WritePin>
                          |in4_1_Pin|in4_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = in2_1_Pin|in2_2_Pin;
 800232a:	230c      	movs	r3, #12
 800232c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800232e:	2301      	movs	r3, #1
 8002330:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002332:	2302      	movs	r3, #2
 8002334:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002336:	2302      	movs	r3, #2
 8002338:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800233a:	f107 0310 	add.w	r3, r7, #16
 800233e:	4619      	mov	r1, r3
 8002340:	4812      	ldr	r0, [pc, #72]	; (800238c <MX_GPIO_Init+0xec>)
 8002342:	f003 fa77 	bl	8005834 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = in1_2_Pin|in1_1_Pin|in3_1_Pin|in3_2_Pin
 8002346:	f24f 0303 	movw	r3, #61443	; 0xf003
 800234a:	613b      	str	r3, [r7, #16]
                          |in4_1_Pin|in4_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800234c:	2301      	movs	r3, #1
 800234e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002350:	2302      	movs	r3, #2
 8002352:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002354:	2302      	movs	r3, #2
 8002356:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002358:	f107 0310 	add.w	r3, r7, #16
 800235c:	4619      	mov	r1, r3
 800235e:	480c      	ldr	r0, [pc, #48]	; (8002390 <MX_GPIO_Init+0xf0>)
 8002360:	f003 fa68 	bl	8005834 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = reset_Pin;
 8002364:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002368:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800236a:	2300      	movs	r3, #0
 800236c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800236e:	2301      	movs	r3, #1
 8002370:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(reset_GPIO_Port, &GPIO_InitStruct);
 8002372:	f107 0310 	add.w	r3, r7, #16
 8002376:	4619      	mov	r1, r3
 8002378:	4806      	ldr	r0, [pc, #24]	; (8002394 <MX_GPIO_Init+0xf4>)
 800237a:	f003 fa5b 	bl	8005834 <HAL_GPIO_Init>

}
 800237e:	bf00      	nop
 8002380:	3720      	adds	r7, #32
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	40021000 	.word	0x40021000
 800238c:	40011000 	.word	0x40011000
 8002390:	40010c00 	.word	0x40010c00
 8002394:	40010800 	.word	0x40010800

08002398 <jy62_Init>:
struct Angl Angle;                  //
struct Temp Temperature;                //
/***************************************************/

void jy62_Init(UART_HandleTypeDef *huart)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  jy62_huart = huart;
 80023a0:	4a06      	ldr	r2, [pc, #24]	; (80023bc <jy62_Init+0x24>)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6013      	str	r3, [r2, #0]
  HAL_UART_Receive_DMA(jy62_huart, jy62Receive, JY62_MESSAGE_LENGTH);
 80023a6:	4b05      	ldr	r3, [pc, #20]	; (80023bc <jy62_Init+0x24>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	22c8      	movs	r2, #200	; 0xc8
 80023ac:	4904      	ldr	r1, [pc, #16]	; (80023c0 <jy62_Init+0x28>)
 80023ae:	4618      	mov	r0, r3
 80023b0:	f005 fa4c 	bl	800784c <HAL_UART_Receive_DMA>
}
 80023b4:	bf00      	nop
 80023b6:	3708      	adds	r7, #8
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	20005e6c 	.word	0x20005e6c
 80023c0:	20005cdc 	.word	0x20005cdc

080023c4 <jy62MessageRecord>:

void jy62MessageRecord(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af00      	add	r7, sp, #0
  int idx = 0;                              //
 80023ca:	2300      	movs	r3, #0
 80023cc:	60fb      	str	r3, [r7, #12]
  int i = 0;
 80023ce:	2300      	movs	r3, #0
 80023d0:	60bb      	str	r3, [r7, #8]
  while(idx < JY62_MESSAGE_LENGTH){                    //JY62_MESSAGE_LENGTH(200)
 80023d2:	e042      	b.n	800245a <jy62MessageRecord+0x96>
    while(jy62Receive[idx] != 0x55) idx++;                //0x55
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	3301      	adds	r3, #1
 80023d8:	60fb      	str	r3, [r7, #12]
 80023da:	4a27      	ldr	r2, [pc, #156]	; (8002478 <jy62MessageRecord+0xb4>)
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	4413      	add	r3, r2
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	b2db      	uxtb	r3, r3
 80023e4:	2b55      	cmp	r3, #85	; 0x55
 80023e6:	d1f5      	bne.n	80023d4 <jy62MessageRecord+0x10>
    uint8_t sum = 0;                          //
 80023e8:	2300      	movs	r3, #0
 80023ea:	71fb      	strb	r3, [r7, #7]
    for(i = 0; i < 10; i++) sum += jy62Receive[idx + i];        //
 80023ec:	2300      	movs	r3, #0
 80023ee:	60bb      	str	r3, [r7, #8]
 80023f0:	e00b      	b.n	800240a <jy62MessageRecord+0x46>
 80023f2:	68fa      	ldr	r2, [r7, #12]
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	4413      	add	r3, r2
 80023f8:	4a1f      	ldr	r2, [pc, #124]	; (8002478 <jy62MessageRecord+0xb4>)
 80023fa:	5cd3      	ldrb	r3, [r2, r3]
 80023fc:	b2da      	uxtb	r2, r3
 80023fe:	79fb      	ldrb	r3, [r7, #7]
 8002400:	4413      	add	r3, r2
 8002402:	71fb      	strb	r3, [r7, #7]
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	3301      	adds	r3, #1
 8002408:	60bb      	str	r3, [r7, #8]
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	2b09      	cmp	r3, #9
 800240e:	ddf0      	ble.n	80023f2 <jy62MessageRecord+0x2e>
    if(sum == jy62Receive[idx + 10]){                  //
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	330a      	adds	r3, #10
 8002414:	4a18      	ldr	r2, [pc, #96]	; (8002478 <jy62MessageRecord+0xb4>)
 8002416:	5cd3      	ldrb	r3, [r2, r3]
 8002418:	b2db      	uxtb	r3, r3
 800241a:	79fa      	ldrb	r2, [r7, #7]
 800241c:	429a      	cmp	r2, r3
 800241e:	d119      	bne.n	8002454 <jy62MessageRecord+0x90>
      for(i = 0; i < 11; i++) jy62Message[i] = jy62Receive[idx + i];  //jy62Message
 8002420:	2300      	movs	r3, #0
 8002422:	60bb      	str	r3, [r7, #8]
 8002424:	e00d      	b.n	8002442 <jy62MessageRecord+0x7e>
 8002426:	68fa      	ldr	r2, [r7, #12]
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	4413      	add	r3, r2
 800242c:	4a12      	ldr	r2, [pc, #72]	; (8002478 <jy62MessageRecord+0xb4>)
 800242e:	5cd3      	ldrb	r3, [r2, r3]
 8002430:	b2d9      	uxtb	r1, r3
 8002432:	4a12      	ldr	r2, [pc, #72]	; (800247c <jy62MessageRecord+0xb8>)
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	4413      	add	r3, r2
 8002438:	460a      	mov	r2, r1
 800243a:	701a      	strb	r2, [r3, #0]
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	3301      	adds	r3, #1
 8002440:	60bb      	str	r3, [r7, #8]
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	2b0a      	cmp	r3, #10
 8002446:	ddee      	ble.n	8002426 <jy62MessageRecord+0x62>
      Decode();                           //
 8002448:	f000 f9f4 	bl	8002834 <Decode>
      idx += 11;                            //
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	330b      	adds	r3, #11
 8002450:	60fb      	str	r3, [r7, #12]
 8002452:	e002      	b.n	800245a <jy62MessageRecord+0x96>
    }else{
      idx++;                              //
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	3301      	adds	r3, #1
 8002458:	60fb      	str	r3, [r7, #12]
  while(idx < JY62_MESSAGE_LENGTH){                    //JY62_MESSAGE_LENGTH(200)
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2bc7      	cmp	r3, #199	; 0xc7
 800245e:	ddbc      	ble.n	80023da <jy62MessageRecord+0x16>
    }
  }
  HAL_UART_Receive_DMA(jy62_huart, jy62Receive, JY62_MESSAGE_LENGTH);    //jy62Receive
 8002460:	4b07      	ldr	r3, [pc, #28]	; (8002480 <jy62MessageRecord+0xbc>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	22c8      	movs	r2, #200	; 0xc8
 8002466:	4904      	ldr	r1, [pc, #16]	; (8002478 <jy62MessageRecord+0xb4>)
 8002468:	4618      	mov	r0, r3
 800246a:	f005 f9ef 	bl	800784c <HAL_UART_Receive_DMA>
}
 800246e:	bf00      	nop
 8002470:	3710      	adds	r7, #16
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	20005cdc 	.word	0x20005cdc
 800247c:	20005da4 	.word	0x20005da4
 8002480:	20005e6c 	.word	0x20005e6c

08002484 <SetBaud>:

void SetBaud(int Baud)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  if(Baud == 115200)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
 8002492:	d108      	bne.n	80024a6 <SetBaud+0x22>
  {
    HAL_UART_Transmit(jy62_huart,setBaud115200, 3, HAL_MAX_DELAY);
 8002494:	4b0c      	ldr	r3, [pc, #48]	; (80024c8 <SetBaud+0x44>)
 8002496:	6818      	ldr	r0, [r3, #0]
 8002498:	f04f 33ff 	mov.w	r3, #4294967295
 800249c:	2203      	movs	r2, #3
 800249e:	490b      	ldr	r1, [pc, #44]	; (80024cc <SetBaud+0x48>)
 80024a0:	f005 f942 	bl	8007728 <HAL_UART_Transmit>
  }
  else if(Baud == 9600)
  {
    HAL_UART_Transmit(jy62_huart, setBaud9600, 3, HAL_MAX_DELAY);
  }
}
 80024a4:	e00b      	b.n	80024be <SetBaud+0x3a>
  else if(Baud == 9600)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
 80024ac:	d107      	bne.n	80024be <SetBaud+0x3a>
    HAL_UART_Transmit(jy62_huart, setBaud9600, 3, HAL_MAX_DELAY);
 80024ae:	4b06      	ldr	r3, [pc, #24]	; (80024c8 <SetBaud+0x44>)
 80024b0:	6818      	ldr	r0, [r3, #0]
 80024b2:	f04f 33ff 	mov.w	r3, #4294967295
 80024b6:	2203      	movs	r2, #3
 80024b8:	4905      	ldr	r1, [pc, #20]	; (80024d0 <SetBaud+0x4c>)
 80024ba:	f005 f935 	bl	8007728 <HAL_UART_Transmit>
}
 80024be:	bf00      	nop
 80024c0:	3708      	adds	r7, #8
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	20005e6c 	.word	0x20005e6c
 80024cc:	2000001c 	.word	0x2000001c
 80024d0:	20000020 	.word	0x20000020

080024d4 <SetHorizontal>:

void SetHorizontal()
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
  HAL_UART_Transmit(jy62_huart, setHorizontal, 3, HAL_MAX_DELAY);
 80024d8:	4b04      	ldr	r3, [pc, #16]	; (80024ec <SetHorizontal+0x18>)
 80024da:	6818      	ldr	r0, [r3, #0]
 80024dc:	f04f 33ff 	mov.w	r3, #4294967295
 80024e0:	2203      	movs	r2, #3
 80024e2:	4903      	ldr	r1, [pc, #12]	; (80024f0 <SetHorizontal+0x1c>)
 80024e4:	f005 f920 	bl	8007728 <HAL_UART_Transmit>
}
 80024e8:	bf00      	nop
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	20005e6c 	.word	0x20005e6c
 80024f0:	20000024 	.word	0x20000024

080024f4 <InitAngle>:
{
  HAL_UART_Transmit(jy62_huart, setVertical, 3, HAL_MAX_DELAY);
}

void InitAngle()
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	af00      	add	r7, sp, #0
  HAL_UART_Transmit(jy62_huart, initAngle, 3, HAL_MAX_DELAY);
 80024f8:	4b04      	ldr	r3, [pc, #16]	; (800250c <InitAngle+0x18>)
 80024fa:	6818      	ldr	r0, [r3, #0]
 80024fc:	f04f 33ff 	mov.w	r3, #4294967295
 8002500:	2203      	movs	r2, #3
 8002502:	4903      	ldr	r1, [pc, #12]	; (8002510 <InitAngle+0x1c>)
 8002504:	f005 f910 	bl	8007728 <HAL_UART_Transmit>
}
 8002508:	bf00      	nop
 800250a:	bd80      	pop	{r7, pc}
 800250c:	20005e6c 	.word	0x20005e6c
 8002510:	20000014 	.word	0x20000014

08002514 <Calibrate>:

void Calibrate()
{
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0
  HAL_UART_Transmit(jy62_huart, calibrateAcce, 3, HAL_MAX_DELAY);
 8002518:	4b04      	ldr	r3, [pc, #16]	; (800252c <Calibrate+0x18>)
 800251a:	6818      	ldr	r0, [r3, #0]
 800251c:	f04f 33ff 	mov.w	r3, #4294967295
 8002520:	2203      	movs	r2, #3
 8002522:	4903      	ldr	r1, [pc, #12]	; (8002530 <Calibrate+0x1c>)
 8002524:	f005 f900 	bl	8007728 <HAL_UART_Transmit>
}
 8002528:	bf00      	nop
 800252a:	bd80      	pop	{r7, pc}
 800252c:	20005e6c 	.word	0x20005e6c
 8002530:	20000018 	.word	0x20000018

08002534 <SleepOrAwake>:

void SleepOrAwake()
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
  HAL_UART_Transmit(jy62_huart, sleepAndAwake, 3, HAL_MAX_DELAY);
 8002538:	4b04      	ldr	r3, [pc, #16]	; (800254c <SleepOrAwake+0x18>)
 800253a:	6818      	ldr	r0, [r3, #0]
 800253c:	f04f 33ff 	mov.w	r3, #4294967295
 8002540:	2203      	movs	r2, #3
 8002542:	4903      	ldr	r1, [pc, #12]	; (8002550 <SleepOrAwake+0x1c>)
 8002544:	f005 f8f0 	bl	8007728 <HAL_UART_Transmit>
}
 8002548:	bf00      	nop
 800254a:	bd80      	pop	{r7, pc}
 800254c:	20005e6c 	.word	0x20005e6c
 8002550:	20000028 	.word	0x20000028

08002554 <GetYaw>:
float GetPitch()
{
  return Angle.pitch;
}
float GetYaw()
{
 8002554:	b480      	push	{r7}
 8002556:	af00      	add	r7, sp, #0
  return Angle.yaw;
 8002558:	4b02      	ldr	r3, [pc, #8]	; (8002564 <GetYaw+0x10>)
 800255a:	689b      	ldr	r3, [r3, #8]
}
 800255c:	4618      	mov	r0, r3
 800255e:	46bd      	mov	sp, r7
 8002560:	bc80      	pop	{r7}
 8002562:	4770      	bx	lr
 8002564:	20005e88 	.word	0x20005e88

08002568 <DecodeAngle>:


/***************************************************/

void DecodeAngle()
{
 8002568:	b580      	push	{r7, lr}
 800256a:	af00      	add	r7, sp, #0

  Angle.roll = (float)((jy62Message[3] << 8) | jy62Message[2]) / 32768 * 180;
 800256c:	4b27      	ldr	r3, [pc, #156]	; (800260c <DecodeAngle+0xa4>)
 800256e:	78db      	ldrb	r3, [r3, #3]
 8002570:	b2db      	uxtb	r3, r3
 8002572:	021b      	lsls	r3, r3, #8
 8002574:	4a25      	ldr	r2, [pc, #148]	; (800260c <DecodeAngle+0xa4>)
 8002576:	7892      	ldrb	r2, [r2, #2]
 8002578:	b2d2      	uxtb	r2, r2
 800257a:	4313      	orrs	r3, r2
 800257c:	4618      	mov	r0, r3
 800257e:	f7fe fbf9 	bl	8000d74 <__aeabi_i2f>
 8002582:	4603      	mov	r3, r0
 8002584:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 8002588:	4618      	mov	r0, r3
 800258a:	f7fe fcfb 	bl	8000f84 <__aeabi_fdiv>
 800258e:	4603      	mov	r3, r0
 8002590:	491f      	ldr	r1, [pc, #124]	; (8002610 <DecodeAngle+0xa8>)
 8002592:	4618      	mov	r0, r3
 8002594:	f7fe fc42 	bl	8000e1c <__aeabi_fmul>
 8002598:	4603      	mov	r3, r0
 800259a:	461a      	mov	r2, r3
 800259c:	4b1d      	ldr	r3, [pc, #116]	; (8002614 <DecodeAngle+0xac>)
 800259e:	601a      	str	r2, [r3, #0]
  Angle.pitch = (float)((jy62Message[5] << 8) | jy62Message[4]) / 32768 * 180;
 80025a0:	4b1a      	ldr	r3, [pc, #104]	; (800260c <DecodeAngle+0xa4>)
 80025a2:	795b      	ldrb	r3, [r3, #5]
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	021b      	lsls	r3, r3, #8
 80025a8:	4a18      	ldr	r2, [pc, #96]	; (800260c <DecodeAngle+0xa4>)
 80025aa:	7912      	ldrb	r2, [r2, #4]
 80025ac:	b2d2      	uxtb	r2, r2
 80025ae:	4313      	orrs	r3, r2
 80025b0:	4618      	mov	r0, r3
 80025b2:	f7fe fbdf 	bl	8000d74 <__aeabi_i2f>
 80025b6:	4603      	mov	r3, r0
 80025b8:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 80025bc:	4618      	mov	r0, r3
 80025be:	f7fe fce1 	bl	8000f84 <__aeabi_fdiv>
 80025c2:	4603      	mov	r3, r0
 80025c4:	4912      	ldr	r1, [pc, #72]	; (8002610 <DecodeAngle+0xa8>)
 80025c6:	4618      	mov	r0, r3
 80025c8:	f7fe fc28 	bl	8000e1c <__aeabi_fmul>
 80025cc:	4603      	mov	r3, r0
 80025ce:	461a      	mov	r2, r3
 80025d0:	4b10      	ldr	r3, [pc, #64]	; (8002614 <DecodeAngle+0xac>)
 80025d2:	605a      	str	r2, [r3, #4]
  Angle.yaw = (float)((jy62Message[7] << 8) | jy62Message[6]) / 32768 * 180;
 80025d4:	4b0d      	ldr	r3, [pc, #52]	; (800260c <DecodeAngle+0xa4>)
 80025d6:	79db      	ldrb	r3, [r3, #7]
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	021b      	lsls	r3, r3, #8
 80025dc:	4a0b      	ldr	r2, [pc, #44]	; (800260c <DecodeAngle+0xa4>)
 80025de:	7992      	ldrb	r2, [r2, #6]
 80025e0:	b2d2      	uxtb	r2, r2
 80025e2:	4313      	orrs	r3, r2
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7fe fbc5 	bl	8000d74 <__aeabi_i2f>
 80025ea:	4603      	mov	r3, r0
 80025ec:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 80025f0:	4618      	mov	r0, r3
 80025f2:	f7fe fcc7 	bl	8000f84 <__aeabi_fdiv>
 80025f6:	4603      	mov	r3, r0
 80025f8:	4905      	ldr	r1, [pc, #20]	; (8002610 <DecodeAngle+0xa8>)
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7fe fc0e 	bl	8000e1c <__aeabi_fmul>
 8002600:	4603      	mov	r3, r0
 8002602:	461a      	mov	r2, r3
 8002604:	4b03      	ldr	r3, [pc, #12]	; (8002614 <DecodeAngle+0xac>)
 8002606:	609a      	str	r2, [r3, #8]
}
 8002608:	bf00      	nop
 800260a:	bd80      	pop	{r7, pc}
 800260c:	20005da4 	.word	0x20005da4
 8002610:	43340000 	.word	0x43340000
 8002614:	20005e88 	.word	0x20005e88

08002618 <DecodeAccelerate>:

void DecodeAccelerate()
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0
  Accelerate.accelerate_x = (float)((jy62Message[3] << 8) | jy62Message[2]) / 32768 * 16 * g ;
 800261c:	4b40      	ldr	r3, [pc, #256]	; (8002720 <DecodeAccelerate+0x108>)
 800261e:	78db      	ldrb	r3, [r3, #3]
 8002620:	b2db      	uxtb	r3, r3
 8002622:	021b      	lsls	r3, r3, #8
 8002624:	4a3e      	ldr	r2, [pc, #248]	; (8002720 <DecodeAccelerate+0x108>)
 8002626:	7892      	ldrb	r2, [r2, #2]
 8002628:	b2d2      	uxtb	r2, r2
 800262a:	4313      	orrs	r3, r2
 800262c:	4618      	mov	r0, r3
 800262e:	f7fe fba1 	bl	8000d74 <__aeabi_i2f>
 8002632:	4603      	mov	r3, r0
 8002634:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 8002638:	4618      	mov	r0, r3
 800263a:	f7fe fca3 	bl	8000f84 <__aeabi_fdiv>
 800263e:	4603      	mov	r3, r0
 8002640:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 8002644:	4618      	mov	r0, r3
 8002646:	f7fe fbe9 	bl	8000e1c <__aeabi_fmul>
 800264a:	4603      	mov	r3, r0
 800264c:	4618      	mov	r0, r3
 800264e:	f7fd ff57 	bl	8000500 <__aeabi_f2d>
 8002652:	a331      	add	r3, pc, #196	; (adr r3, 8002718 <DecodeAccelerate+0x100>)
 8002654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002658:	f7fd ffaa 	bl	80005b0 <__aeabi_dmul>
 800265c:	4602      	mov	r2, r0
 800265e:	460b      	mov	r3, r1
 8002660:	4610      	mov	r0, r2
 8002662:	4619      	mov	r1, r3
 8002664:	f7fe fa7c 	bl	8000b60 <__aeabi_d2f>
 8002668:	4603      	mov	r3, r0
 800266a:	4a2e      	ldr	r2, [pc, #184]	; (8002724 <DecodeAccelerate+0x10c>)
 800266c:	6013      	str	r3, [r2, #0]
  Accelerate.accelerate_y = (float)((jy62Message[5] << 8) | jy62Message[4]) / 32768 * 16 * g ;
 800266e:	4b2c      	ldr	r3, [pc, #176]	; (8002720 <DecodeAccelerate+0x108>)
 8002670:	795b      	ldrb	r3, [r3, #5]
 8002672:	b2db      	uxtb	r3, r3
 8002674:	021b      	lsls	r3, r3, #8
 8002676:	4a2a      	ldr	r2, [pc, #168]	; (8002720 <DecodeAccelerate+0x108>)
 8002678:	7912      	ldrb	r2, [r2, #4]
 800267a:	b2d2      	uxtb	r2, r2
 800267c:	4313      	orrs	r3, r2
 800267e:	4618      	mov	r0, r3
 8002680:	f7fe fb78 	bl	8000d74 <__aeabi_i2f>
 8002684:	4603      	mov	r3, r0
 8002686:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 800268a:	4618      	mov	r0, r3
 800268c:	f7fe fc7a 	bl	8000f84 <__aeabi_fdiv>
 8002690:	4603      	mov	r3, r0
 8002692:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 8002696:	4618      	mov	r0, r3
 8002698:	f7fe fbc0 	bl	8000e1c <__aeabi_fmul>
 800269c:	4603      	mov	r3, r0
 800269e:	4618      	mov	r0, r3
 80026a0:	f7fd ff2e 	bl	8000500 <__aeabi_f2d>
 80026a4:	a31c      	add	r3, pc, #112	; (adr r3, 8002718 <DecodeAccelerate+0x100>)
 80026a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026aa:	f7fd ff81 	bl	80005b0 <__aeabi_dmul>
 80026ae:	4602      	mov	r2, r0
 80026b0:	460b      	mov	r3, r1
 80026b2:	4610      	mov	r0, r2
 80026b4:	4619      	mov	r1, r3
 80026b6:	f7fe fa53 	bl	8000b60 <__aeabi_d2f>
 80026ba:	4603      	mov	r3, r0
 80026bc:	4a19      	ldr	r2, [pc, #100]	; (8002724 <DecodeAccelerate+0x10c>)
 80026be:	6053      	str	r3, [r2, #4]
  Accelerate.accelerate_z = (float)((jy62Message[7] << 8) | jy62Message[6]) / 32768 * 16 * g ;
 80026c0:	4b17      	ldr	r3, [pc, #92]	; (8002720 <DecodeAccelerate+0x108>)
 80026c2:	79db      	ldrb	r3, [r3, #7]
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	021b      	lsls	r3, r3, #8
 80026c8:	4a15      	ldr	r2, [pc, #84]	; (8002720 <DecodeAccelerate+0x108>)
 80026ca:	7992      	ldrb	r2, [r2, #6]
 80026cc:	b2d2      	uxtb	r2, r2
 80026ce:	4313      	orrs	r3, r2
 80026d0:	4618      	mov	r0, r3
 80026d2:	f7fe fb4f 	bl	8000d74 <__aeabi_i2f>
 80026d6:	4603      	mov	r3, r0
 80026d8:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 80026dc:	4618      	mov	r0, r3
 80026de:	f7fe fc51 	bl	8000f84 <__aeabi_fdiv>
 80026e2:	4603      	mov	r3, r0
 80026e4:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 80026e8:	4618      	mov	r0, r3
 80026ea:	f7fe fb97 	bl	8000e1c <__aeabi_fmul>
 80026ee:	4603      	mov	r3, r0
 80026f0:	4618      	mov	r0, r3
 80026f2:	f7fd ff05 	bl	8000500 <__aeabi_f2d>
 80026f6:	a308      	add	r3, pc, #32	; (adr r3, 8002718 <DecodeAccelerate+0x100>)
 80026f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026fc:	f7fd ff58 	bl	80005b0 <__aeabi_dmul>
 8002700:	4602      	mov	r2, r0
 8002702:	460b      	mov	r3, r1
 8002704:	4610      	mov	r0, r2
 8002706:	4619      	mov	r1, r3
 8002708:	f7fe fa2a 	bl	8000b60 <__aeabi_d2f>
 800270c:	4603      	mov	r3, r0
 800270e:	4a05      	ldr	r2, [pc, #20]	; (8002724 <DecodeAccelerate+0x10c>)
 8002710:	6093      	str	r3, [r2, #8]
}
 8002712:	bf00      	nop
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	9999999a 	.word	0x9999999a
 800271c:	40239999 	.word	0x40239999
 8002720:	20005da4 	.word	0x20005da4
 8002724:	20005e70 	.word	0x20005e70

08002728 <DecodeVelocity>:

void DecodeVelocity()
{
 8002728:	b580      	push	{r7, lr}
 800272a:	af00      	add	r7, sp, #0
  Velocity.velocity_x = (float)((jy62Message[3] << 8) | jy62Message[2]) / 32768 * 2000 ;
 800272c:	4b27      	ldr	r3, [pc, #156]	; (80027cc <DecodeVelocity+0xa4>)
 800272e:	78db      	ldrb	r3, [r3, #3]
 8002730:	b2db      	uxtb	r3, r3
 8002732:	021b      	lsls	r3, r3, #8
 8002734:	4a25      	ldr	r2, [pc, #148]	; (80027cc <DecodeVelocity+0xa4>)
 8002736:	7892      	ldrb	r2, [r2, #2]
 8002738:	b2d2      	uxtb	r2, r2
 800273a:	4313      	orrs	r3, r2
 800273c:	4618      	mov	r0, r3
 800273e:	f7fe fb19 	bl	8000d74 <__aeabi_i2f>
 8002742:	4603      	mov	r3, r0
 8002744:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 8002748:	4618      	mov	r0, r3
 800274a:	f7fe fc1b 	bl	8000f84 <__aeabi_fdiv>
 800274e:	4603      	mov	r3, r0
 8002750:	491f      	ldr	r1, [pc, #124]	; (80027d0 <DecodeVelocity+0xa8>)
 8002752:	4618      	mov	r0, r3
 8002754:	f7fe fb62 	bl	8000e1c <__aeabi_fmul>
 8002758:	4603      	mov	r3, r0
 800275a:	461a      	mov	r2, r3
 800275c:	4b1d      	ldr	r3, [pc, #116]	; (80027d4 <DecodeVelocity+0xac>)
 800275e:	601a      	str	r2, [r3, #0]
  Velocity.velocity_y = (float)((jy62Message[5] << 8) | jy62Message[4]) / 32768 * 2000 ;
 8002760:	4b1a      	ldr	r3, [pc, #104]	; (80027cc <DecodeVelocity+0xa4>)
 8002762:	795b      	ldrb	r3, [r3, #5]
 8002764:	b2db      	uxtb	r3, r3
 8002766:	021b      	lsls	r3, r3, #8
 8002768:	4a18      	ldr	r2, [pc, #96]	; (80027cc <DecodeVelocity+0xa4>)
 800276a:	7912      	ldrb	r2, [r2, #4]
 800276c:	b2d2      	uxtb	r2, r2
 800276e:	4313      	orrs	r3, r2
 8002770:	4618      	mov	r0, r3
 8002772:	f7fe faff 	bl	8000d74 <__aeabi_i2f>
 8002776:	4603      	mov	r3, r0
 8002778:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 800277c:	4618      	mov	r0, r3
 800277e:	f7fe fc01 	bl	8000f84 <__aeabi_fdiv>
 8002782:	4603      	mov	r3, r0
 8002784:	4912      	ldr	r1, [pc, #72]	; (80027d0 <DecodeVelocity+0xa8>)
 8002786:	4618      	mov	r0, r3
 8002788:	f7fe fb48 	bl	8000e1c <__aeabi_fmul>
 800278c:	4603      	mov	r3, r0
 800278e:	461a      	mov	r2, r3
 8002790:	4b10      	ldr	r3, [pc, #64]	; (80027d4 <DecodeVelocity+0xac>)
 8002792:	605a      	str	r2, [r3, #4]
  Velocity.velocity_z = (float)((jy62Message[7] << 8) | jy62Message[6]) / 32768 * 2000 ;
 8002794:	4b0d      	ldr	r3, [pc, #52]	; (80027cc <DecodeVelocity+0xa4>)
 8002796:	79db      	ldrb	r3, [r3, #7]
 8002798:	b2db      	uxtb	r3, r3
 800279a:	021b      	lsls	r3, r3, #8
 800279c:	4a0b      	ldr	r2, [pc, #44]	; (80027cc <DecodeVelocity+0xa4>)
 800279e:	7992      	ldrb	r2, [r2, #6]
 80027a0:	b2d2      	uxtb	r2, r2
 80027a2:	4313      	orrs	r3, r2
 80027a4:	4618      	mov	r0, r3
 80027a6:	f7fe fae5 	bl	8000d74 <__aeabi_i2f>
 80027aa:	4603      	mov	r3, r0
 80027ac:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 80027b0:	4618      	mov	r0, r3
 80027b2:	f7fe fbe7 	bl	8000f84 <__aeabi_fdiv>
 80027b6:	4603      	mov	r3, r0
 80027b8:	4905      	ldr	r1, [pc, #20]	; (80027d0 <DecodeVelocity+0xa8>)
 80027ba:	4618      	mov	r0, r3
 80027bc:	f7fe fb2e 	bl	8000e1c <__aeabi_fmul>
 80027c0:	4603      	mov	r3, r0
 80027c2:	461a      	mov	r2, r3
 80027c4:	4b03      	ldr	r3, [pc, #12]	; (80027d4 <DecodeVelocity+0xac>)
 80027c6:	609a      	str	r2, [r3, #8]
}
 80027c8:	bf00      	nop
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	20005da4 	.word	0x20005da4
 80027d0:	44fa0000 	.word	0x44fa0000
 80027d4:	20005e7c 	.word	0x20005e7c

080027d8 <DecodeTemperature>:

void DecodeTemperature()
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	af00      	add	r7, sp, #0
  Temperature.temperature = ((short)(jy62Message[9]) << 8 | jy62Message[8]) / 340 + 36.53;
 80027dc:	4b12      	ldr	r3, [pc, #72]	; (8002828 <DecodeTemperature+0x50>)
 80027de:	7a5b      	ldrb	r3, [r3, #9]
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	021b      	lsls	r3, r3, #8
 80027e4:	4a10      	ldr	r2, [pc, #64]	; (8002828 <DecodeTemperature+0x50>)
 80027e6:	7a12      	ldrb	r2, [r2, #8]
 80027e8:	b2d2      	uxtb	r2, r2
 80027ea:	4313      	orrs	r3, r2
 80027ec:	4a0f      	ldr	r2, [pc, #60]	; (800282c <DecodeTemperature+0x54>)
 80027ee:	fb82 1203 	smull	r1, r2, r2, r3
 80027f2:	11d2      	asrs	r2, r2, #7
 80027f4:	17db      	asrs	r3, r3, #31
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	4618      	mov	r0, r3
 80027fa:	f7fd fe6f 	bl	80004dc <__aeabi_i2d>
 80027fe:	a308      	add	r3, pc, #32	; (adr r3, 8002820 <DecodeTemperature+0x48>)
 8002800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002804:	f7fd fd1e 	bl	8000244 <__adddf3>
 8002808:	4602      	mov	r2, r0
 800280a:	460b      	mov	r3, r1
 800280c:	4610      	mov	r0, r2
 800280e:	4619      	mov	r1, r3
 8002810:	f7fe f9a6 	bl	8000b60 <__aeabi_d2f>
 8002814:	4603      	mov	r3, r0
 8002816:	4a06      	ldr	r2, [pc, #24]	; (8002830 <DecodeTemperature+0x58>)
 8002818:	6013      	str	r3, [r2, #0]
}
 800281a:	bf00      	nop
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	0a3d70a4 	.word	0x0a3d70a4
 8002824:	404243d7 	.word	0x404243d7
 8002828:	20005da4 	.word	0x20005da4
 800282c:	60606061 	.word	0x60606061
 8002830:	20005e94 	.word	0x20005e94

08002834 <Decode>:


void Decode()
{
 8002834:	b580      	push	{r7, lr}
 8002836:	af00      	add	r7, sp, #0
  switch (jy62Message[1])
 8002838:	4b0c      	ldr	r3, [pc, #48]	; (800286c <Decode+0x38>)
 800283a:	785b      	ldrb	r3, [r3, #1]
 800283c:	b2db      	uxtb	r3, r3
 800283e:	2b53      	cmp	r3, #83	; 0x53
 8002840:	d00c      	beq.n	800285c <Decode+0x28>
 8002842:	2b53      	cmp	r3, #83	; 0x53
 8002844:	dc0d      	bgt.n	8002862 <Decode+0x2e>
 8002846:	2b51      	cmp	r3, #81	; 0x51
 8002848:	d002      	beq.n	8002850 <Decode+0x1c>
 800284a:	2b52      	cmp	r3, #82	; 0x52
 800284c:	d003      	beq.n	8002856 <Decode+0x22>
 800284e:	e008      	b.n	8002862 <Decode+0x2e>
  {
      case 0x51: DecodeAccelerate(); break;
 8002850:	f7ff fee2 	bl	8002618 <DecodeAccelerate>
 8002854:	e005      	b.n	8002862 <Decode+0x2e>
    case 0x52: DecodeVelocity(); break;
 8002856:	f7ff ff67 	bl	8002728 <DecodeVelocity>
 800285a:	e002      	b.n	8002862 <Decode+0x2e>
    case 0x53: DecodeAngle(); break;
 800285c:	f7ff fe84 	bl	8002568 <DecodeAngle>
 8002860:	bf00      	nop
  }
  DecodeTemperature();
 8002862:	f7ff ffb9 	bl	80027d8 <DecodeTemperature>
}
 8002866:	bf00      	nop
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	20005da4 	.word	0x20005da4

08002870 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM1)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a42      	ldr	r2, [pc, #264]	; (8002988 <HAL_TIM_PeriodElapsedCallback+0x118>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d177      	bne.n	8002972 <HAL_TIM_PeriodElapsedCallback+0x102>
	{
		int32_t cnt_x  = __HAL_TIM_GET_COUNTER(&htim3);
 8002882:	4b42      	ldr	r3, [pc, #264]	; (800298c <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002888:	60fb      	str	r3, [r7, #12]
		cnt_x = (int16_t)cnt_x;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	b21b      	sxth	r3, r3
 800288e:	60fb      	str	r3, [r7, #12]
		__HAL_TIM_SET_COUNTER(&htim3, 0);
 8002890:	4b3e      	ldr	r3, [pc, #248]	; (800298c <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	2200      	movs	r2, #0
 8002896:	625a      	str	r2, [r3, #36]	; 0x24
		motor_speed_x = (float)cnt_x * 1000 / circle * 2 * PI * radius;
 8002898:	68f8      	ldr	r0, [r7, #12]
 800289a:	f7fe fa6b 	bl	8000d74 <__aeabi_i2f>
 800289e:	4603      	mov	r3, r0
 80028a0:	493b      	ldr	r1, [pc, #236]	; (8002990 <HAL_TIM_PeriodElapsedCallback+0x120>)
 80028a2:	4618      	mov	r0, r3
 80028a4:	f7fe faba 	bl	8000e1c <__aeabi_fmul>
 80028a8:	4603      	mov	r3, r0
 80028aa:	493a      	ldr	r1, [pc, #232]	; (8002994 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80028ac:	4618      	mov	r0, r3
 80028ae:	f7fe fb69 	bl	8000f84 <__aeabi_fdiv>
 80028b2:	4603      	mov	r3, r0
 80028b4:	4619      	mov	r1, r3
 80028b6:	4618      	mov	r0, r3
 80028b8:	f7fe f9a8 	bl	8000c0c <__addsf3>
 80028bc:	4603      	mov	r3, r0
 80028be:	4618      	mov	r0, r3
 80028c0:	f7fd fe1e 	bl	8000500 <__aeabi_f2d>
 80028c4:	a32e      	add	r3, pc, #184	; (adr r3, 8002980 <HAL_TIM_PeriodElapsedCallback+0x110>)
 80028c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ca:	f7fd fe71 	bl	80005b0 <__aeabi_dmul>
 80028ce:	4602      	mov	r2, r0
 80028d0:	460b      	mov	r3, r1
 80028d2:	4610      	mov	r0, r2
 80028d4:	4619      	mov	r1, r3
 80028d6:	f04f 0200 	mov.w	r2, #0
 80028da:	4b2f      	ldr	r3, [pc, #188]	; (8002998 <HAL_TIM_PeriodElapsedCallback+0x128>)
 80028dc:	f7fd fe68 	bl	80005b0 <__aeabi_dmul>
 80028e0:	4602      	mov	r2, r0
 80028e2:	460b      	mov	r3, r1
 80028e4:	4610      	mov	r0, r2
 80028e6:	4619      	mov	r1, r3
 80028e8:	f7fe f93a 	bl	8000b60 <__aeabi_d2f>
 80028ec:	4603      	mov	r3, r0
 80028ee:	4a2b      	ldr	r2, [pc, #172]	; (800299c <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80028f0:	6013      	str	r3, [r2, #0]

		int32_t cnt_y  = __HAL_TIM_GET_COUNTER(&htim2);
 80028f2:	4b2b      	ldr	r3, [pc, #172]	; (80029a0 <HAL_TIM_PeriodElapsedCallback+0x130>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028f8:	60bb      	str	r3, [r7, #8]
		cnt_y = (int16_t)cnt_y;
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	b21b      	sxth	r3, r3
 80028fe:	60bb      	str	r3, [r7, #8]
		__HAL_TIM_SET_COUNTER(&htim2, 0);
 8002900:	4b27      	ldr	r3, [pc, #156]	; (80029a0 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	2200      	movs	r2, #0
 8002906:	625a      	str	r2, [r3, #36]	; 0x24
		motor_speed_y = (float)cnt_y * 1000 / circle * 2 * PI * radius;
 8002908:	68b8      	ldr	r0, [r7, #8]
 800290a:	f7fe fa33 	bl	8000d74 <__aeabi_i2f>
 800290e:	4603      	mov	r3, r0
 8002910:	491f      	ldr	r1, [pc, #124]	; (8002990 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002912:	4618      	mov	r0, r3
 8002914:	f7fe fa82 	bl	8000e1c <__aeabi_fmul>
 8002918:	4603      	mov	r3, r0
 800291a:	491e      	ldr	r1, [pc, #120]	; (8002994 <HAL_TIM_PeriodElapsedCallback+0x124>)
 800291c:	4618      	mov	r0, r3
 800291e:	f7fe fb31 	bl	8000f84 <__aeabi_fdiv>
 8002922:	4603      	mov	r3, r0
 8002924:	4619      	mov	r1, r3
 8002926:	4618      	mov	r0, r3
 8002928:	f7fe f970 	bl	8000c0c <__addsf3>
 800292c:	4603      	mov	r3, r0
 800292e:	4618      	mov	r0, r3
 8002930:	f7fd fde6 	bl	8000500 <__aeabi_f2d>
 8002934:	a312      	add	r3, pc, #72	; (adr r3, 8002980 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8002936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800293a:	f7fd fe39 	bl	80005b0 <__aeabi_dmul>
 800293e:	4602      	mov	r2, r0
 8002940:	460b      	mov	r3, r1
 8002942:	4610      	mov	r0, r2
 8002944:	4619      	mov	r1, r3
 8002946:	f04f 0200 	mov.w	r2, #0
 800294a:	4b13      	ldr	r3, [pc, #76]	; (8002998 <HAL_TIM_PeriodElapsedCallback+0x128>)
 800294c:	f7fd fe30 	bl	80005b0 <__aeabi_dmul>
 8002950:	4602      	mov	r2, r0
 8002952:	460b      	mov	r3, r1
 8002954:	4610      	mov	r0, r2
 8002956:	4619      	mov	r1, r3
 8002958:	f7fe f902 	bl	8000b60 <__aeabi_d2f>
 800295c:	4603      	mov	r3, r0
 800295e:	4a11      	ldr	r2, [pc, #68]	; (80029a4 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8002960:	6013      	str	r3, [r2, #0]

		if(receive_flag)
 8002962:	4b11      	ldr	r3, [pc, #68]	; (80029a8 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8002964:	781b      	ldrb	r3, [r3, #0]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d003      	beq.n	8002972 <HAL_TIM_PeriodElapsedCallback+0x102>
		{
			reqGameInfo();
 800296a:	f002 f92b 	bl	8004bc4 <reqGameInfo>
			zigbeeMessageRecord();
 800296e:	f001 ff39 	bl	80047e4 <zigbeeMessageRecord>

		}

	}
}
 8002972:	bf00      	nop
 8002974:	3710      	adds	r7, #16
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	f3af 8000 	nop.w
 8002980:	f01b866e 	.word	0xf01b866e
 8002984:	400921f9 	.word	0x400921f9
 8002988:	40012c00 	.word	0x40012c00
 800298c:	20006014 	.word	0x20006014
 8002990:	447a0000 	.word	0x447a0000
 8002994:	44848000 	.word	0x44848000
 8002998:	40080000 	.word	0x40080000
 800299c:	20005ec0 	.word	0x20005ec0
 80029a0:	20005fcc 	.word	0x20005fcc
 80029a4:	20005ec4 	.word	0x20005ec4
 80029a8:	20006446 	.word	0x20006446

080029ac <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
	if(huart==&huart3)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	4a04      	ldr	r2, [pc, #16]	; (80029c8 <HAL_UART_RxCpltCallback+0x1c>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d101      	bne.n	80029c0 <HAL_UART_RxCpltCallback+0x14>
	{

	  jy62MessageRecord();
 80029bc:	f7ff fd02 	bl	80023c4 <jy62MessageRecord>
//	  u1_printf("ROW: %f, PITCH:%f, YAW:%f	\n", GetRoll(), GetPitch(), GetYaw());

	}
}
 80029c0:	bf00      	nop
 80029c2:	3708      	adds	r7, #8
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	20006174 	.word	0x20006174

080029cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80029cc:	b590      	push	{r4, r7, lr}
 80029ce:	b087      	sub	sp, #28
 80029d0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80029d2:	f002 f93d 	bl	8004c50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80029d6:	f000 fa53 	bl	8002e80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80029da:	f7ff fc61 	bl	80022a0 <MX_GPIO_Init>
  MX_DMA_Init();
 80029de:	f7ff fc31 	bl	8002244 <MX_DMA_Init>
  MX_TIM2_Init();
 80029e2:	f001 f98f 	bl	8003d04 <MX_TIM2_Init>
  MX_TIM1_Init();
 80029e6:	f001 f8c9 	bl	8003b7c <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80029ea:	f001 fc43 	bl	8004274 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80029ee:	f001 fc6b 	bl	80042c8 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80029f2:	f001 f9db 	bl	8003dac <MX_TIM3_Init>
  MX_TIM5_Init();
 80029f6:	f001 fa2d 	bl	8003e54 <MX_TIM5_Init>
  MX_TIM8_Init();
 80029fa:	f001 fa7f 	bl	8003efc <MX_TIM8_Init>
  MX_USART3_UART_Init();
 80029fe:	f001 fc8d 	bl	800431c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 8002a02:	48b1      	ldr	r0, [pc, #708]	; (8002cc8 <main+0x2fc>)
 8002a04:	f003 fd44 	bl	8006490 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002a08:	2100      	movs	r1, #0
 8002a0a:	48af      	ldr	r0, [pc, #700]	; (8002cc8 <main+0x2fc>)
 8002a0c:	f003 fdf8 	bl	8006600 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8002a10:	2104      	movs	r1, #4
 8002a12:	48ad      	ldr	r0, [pc, #692]	; (8002cc8 <main+0x2fc>)
 8002a14:	f003 fdf4 	bl	8006600 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8002a18:	2108      	movs	r1, #8
 8002a1a:	48ab      	ldr	r0, [pc, #684]	; (8002cc8 <main+0x2fc>)
 8002a1c:	f003 fdf0 	bl	8006600 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8002a20:	210c      	movs	r1, #12
 8002a22:	48a9      	ldr	r0, [pc, #676]	; (8002cc8 <main+0x2fc>)
 8002a24:	f003 fdec 	bl	8006600 <HAL_TIM_PWM_Start>

  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8002a28:	213c      	movs	r1, #60	; 0x3c
 8002a2a:	48a8      	ldr	r0, [pc, #672]	; (8002ccc <main+0x300>)
 8002a2c:	f003 ff44 	bl	80068b8 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8002a30:	213c      	movs	r1, #60	; 0x3c
 8002a32:	48a7      	ldr	r0, [pc, #668]	; (8002cd0 <main+0x304>)
 8002a34:	f003 ff40 	bl	80068b8 <HAL_TIM_Encoder_Start>
  HAL_GPIO_WritePin(reset_GPIO_Port, reset_Pin, GPIO_PIN_SET);
 8002a38:	2201      	movs	r2, #1
 8002a3a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a3e:	48a5      	ldr	r0, [pc, #660]	; (8002cd4 <main+0x308>)
 8002a40:	f003 f8a3 	bl	8005b8a <HAL_GPIO_WritePin>
  zigbee_Init(&huart2);
 8002a44:	48a4      	ldr	r0, [pc, #656]	; (8002cd8 <main+0x30c>)
 8002a46:	f001 fe9f 	bl	8004788 <zigbee_Init>
  jy62_Init(&huart3);
 8002a4a:	48a4      	ldr	r0, [pc, #656]	; (8002cdc <main+0x310>)
 8002a4c:	f7ff fca4 	bl	8002398 <jy62_Init>
  u1_printf("hello\n");
 8002a50:	48a3      	ldr	r0, [pc, #652]	; (8002ce0 <main+0x314>)
 8002a52:	f001 fe0b 	bl	800466c <u1_printf>
  PID_Init_S(&pid_x, p_ex_set, p_set, i_set, d_set, straight_x);
 8002a56:	4ba3      	ldr	r3, [pc, #652]	; (8002ce4 <main+0x318>)
 8002a58:	6819      	ldr	r1, [r3, #0]
 8002a5a:	4ba3      	ldr	r3, [pc, #652]	; (8002ce8 <main+0x31c>)
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	4ba3      	ldr	r3, [pc, #652]	; (8002cec <main+0x320>)
 8002a60:	6818      	ldr	r0, [r3, #0]
 8002a62:	4ba3      	ldr	r3, [pc, #652]	; (8002cf0 <main+0x324>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	2400      	movs	r4, #0
 8002a68:	9401      	str	r4, [sp, #4]
 8002a6a:	9300      	str	r3, [sp, #0]
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	48a1      	ldr	r0, [pc, #644]	; (8002cf4 <main+0x328>)
 8002a70:	f000 fd1e 	bl	80034b0 <PID_Init_S>
  PID_Init_S(&pid_y, p_ex_set, p_set, i_set, d_set, straight_y);
 8002a74:	4b9b      	ldr	r3, [pc, #620]	; (8002ce4 <main+0x318>)
 8002a76:	6819      	ldr	r1, [r3, #0]
 8002a78:	4b9b      	ldr	r3, [pc, #620]	; (8002ce8 <main+0x31c>)
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	4b9b      	ldr	r3, [pc, #620]	; (8002cec <main+0x320>)
 8002a7e:	6818      	ldr	r0, [r3, #0]
 8002a80:	4b9b      	ldr	r3, [pc, #620]	; (8002cf0 <main+0x324>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	2401      	movs	r4, #1
 8002a86:	9401      	str	r4, [sp, #4]
 8002a88:	9300      	str	r3, [sp, #0]
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	489a      	ldr	r0, [pc, #616]	; (8002cf8 <main+0x32c>)
 8002a8e:	f000 fd0f 	bl	80034b0 <PID_Init_S>
  PID_Init_S(&pid_rotate, rp_ex_set, rp_set, ri_set, rd_set, rotate);
 8002a92:	4b9a      	ldr	r3, [pc, #616]	; (8002cfc <main+0x330>)
 8002a94:	6819      	ldr	r1, [r3, #0]
 8002a96:	4b9a      	ldr	r3, [pc, #616]	; (8002d00 <main+0x334>)
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	4b9a      	ldr	r3, [pc, #616]	; (8002d04 <main+0x338>)
 8002a9c:	6818      	ldr	r0, [r3, #0]
 8002a9e:	4b9a      	ldr	r3, [pc, #616]	; (8002d08 <main+0x33c>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	2402      	movs	r4, #2
 8002aa4:	9401      	str	r4, [sp, #4]
 8002aa6:	9300      	str	r3, [sp, #0]
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	4898      	ldr	r0, [pc, #608]	; (8002d0c <main+0x340>)
 8002aac:	f000 fd00 	bl	80034b0 <PID_Init_S>
  MOTOR_Standby();
 8002ab0:	f000 fc51 	bl	8003356 <MOTOR_Standby>
  SetBaud(115200);
 8002ab4:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8002ab8:	f7ff fce4 	bl	8002484 <SetBaud>
  SetHorizontal();
 8002abc:	f7ff fd0a 	bl	80024d4 <SetHorizontal>
  InitAngle();
 8002ac0:	f7ff fd18 	bl	80024f4 <InitAngle>
  Calibrate();
 8002ac4:	f7ff fd26 	bl	8002514 <Calibrate>
  SleepOrAwake();
 8002ac8:	f7ff fd34 	bl	8002534 <SleepOrAwake>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	u1_printf("YAW:%f	", GetYaw());
 8002acc:	f7ff fd42 	bl	8002554 <GetYaw>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f7fd fd14 	bl	8000500 <__aeabi_f2d>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	460b      	mov	r3, r1
 8002adc:	488c      	ldr	r0, [pc, #560]	; (8002d10 <main+0x344>)
 8002ade:	f001 fdc5 	bl	800466c <u1_printf>
	if(getGameStage()==Prematch){
 8002ae2:	f002 f83b 	bl	8004b5c <getGameStage>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d103      	bne.n	8002af4 <main+0x128>
		orderInit();
 8002aec:	f7ff fb58 	bl	80021a0 <orderInit>
		MOTOR_Standby();
 8002af0:	f000 fc31 	bl	8003356 <MOTOR_Standby>
	}

	if (HAL_GPIO_ReadPin(reset_GPIO_Port, reset_Pin) == GPIO_PIN_RESET){
 8002af4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002af8:	4876      	ldr	r0, [pc, #472]	; (8002cd4 <main+0x308>)
 8002afa:	f003 f82f 	bl	8005b5c <HAL_GPIO_ReadPin>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d106      	bne.n	8002b12 <main+0x146>
		orderInit();
 8002b04:	f7ff fb4c 	bl	80021a0 <orderInit>
		InitAngle();
 8002b08:	f7ff fcf4 	bl	80024f4 <InitAngle>
		MOTOR_Standby();
 8002b0c:	f000 fc23 	bl	8003356 <MOTOR_Standby>
 8002b10:	e7dc      	b.n	8002acc <main+0x100>
	}
	else{
		if(getGameStatus() == GameStandby)
 8002b12:	f001 ff11 	bl	8004938 <getGameStatus>
 8002b16:	4603      	mov	r3, r0
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d102      	bne.n	8002b22 <main+0x156>
		{
			MOTOR_Standby();
 8002b1c:	f000 fc1b 	bl	8003356 <MOTOR_Standby>
 8002b20:	e7d4      	b.n	8002acc <main+0x100>
		}
		else if (GetYaw() > 5 && GetYaw() < 180){
 8002b22:	f7ff fd17 	bl	8002554 <GetYaw>
 8002b26:	4603      	mov	r3, r0
 8002b28:	497a      	ldr	r1, [pc, #488]	; (8002d14 <main+0x348>)
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f7fe fb32 	bl	8001194 <__aeabi_fcmpgt>
 8002b30:	4603      	mov	r3, r0
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d00d      	beq.n	8002b52 <main+0x186>
 8002b36:	f7ff fd0d 	bl	8002554 <GetYaw>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	4976      	ldr	r1, [pc, #472]	; (8002d18 <main+0x34c>)
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f7fe fb0a 	bl	8001158 <__aeabi_fcmplt>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d003      	beq.n	8002b52 <main+0x186>
			MOTOR_Rotate(negative);
 8002b4a:	2001      	movs	r0, #1
 8002b4c:	f000 faa0 	bl	8003090 <MOTOR_Rotate>
 8002b50:	e185      	b.n	8002e5e <main+0x492>
		}
		else if (GetYaw() < 355 && GetYaw() > 180){
 8002b52:	f7ff fcff 	bl	8002554 <GetYaw>
 8002b56:	4603      	mov	r3, r0
 8002b58:	4970      	ldr	r1, [pc, #448]	; (8002d1c <main+0x350>)
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7fe fafc 	bl	8001158 <__aeabi_fcmplt>
 8002b60:	4603      	mov	r3, r0
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d00d      	beq.n	8002b82 <main+0x1b6>
 8002b66:	f7ff fcf5 	bl	8002554 <GetYaw>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	496a      	ldr	r1, [pc, #424]	; (8002d18 <main+0x34c>)
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f7fe fb10 	bl	8001194 <__aeabi_fcmpgt>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d003      	beq.n	8002b82 <main+0x1b6>
			MOTOR_Rotate(positive);
 8002b7a:	2000      	movs	r0, #0
 8002b7c:	f000 fa88 	bl	8003090 <MOTOR_Rotate>
 8002b80:	e16d      	b.n	8002e5e <main+0x492>
		}
		else
		{
			if(getGameStage()==FirstHalf&&!pile[1])
 8002b82:	f001 ffeb 	bl	8004b5c <getGameStage>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d108      	bne.n	8002b9e <main+0x1d2>
 8002b8c:	4b64      	ldr	r3, [pc, #400]	; (8002d20 <main+0x354>)
 8002b8e:	785b      	ldrb	r3, [r3, #1]
 8002b90:	f083 0301 	eor.w	r3, r3, #1
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d001      	beq.n	8002b9e <main+0x1d2>
				set_pile();
 8002b9a:	f7ff fa7b 	bl	8002094 <set_pile>
			store_order();
 8002b9e:	f7ff f9cd 	bl	8001f3c <store_order>
//			u1_printf("\t%d", (int)getOwnChargingPileNum());
//			printf("ROW: %f, PITCH:%f, YAW:%f	", GetRoll(), GetPitch(), GetYaw());
			if(next_point.x == 0 && next_point.y == 0)
 8002ba2:	4b60      	ldr	r3, [pc, #384]	; (8002d24 <main+0x358>)
 8002ba4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d10d      	bne.n	8002bc8 <main+0x1fc>
 8002bac:	4b5d      	ldr	r3, [pc, #372]	; (8002d24 <main+0x358>)
 8002bae:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d108      	bne.n	8002bc8 <main+0x1fc>
				next_point=get_nearest_point();
 8002bb6:	f7ff f911 	bl	8001ddc <get_nearest_point>
 8002bba:	4602      	mov	r2, r0
 8002bbc:	4b59      	ldr	r3, [pc, #356]	; (8002d24 <main+0x358>)
 8002bbe:	4611      	mov	r1, r2
 8002bc0:	8019      	strh	r1, [r3, #0]
 8002bc2:	f3c2 420f 	ubfx	r2, r2, #16, #16
 8002bc6:	805a      	strh	r2, [r3, #2]
			u1_printf("\tnext_point:(%d,%d)",next_point.x,next_point.y);
 8002bc8:	4b56      	ldr	r3, [pc, #344]	; (8002d24 <main+0x358>)
 8002bca:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bce:	4619      	mov	r1, r3
 8002bd0:	4b54      	ldr	r3, [pc, #336]	; (8002d24 <main+0x358>)
 8002bd2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002bd6:	461a      	mov	r2, r3
 8002bd8:	4853      	ldr	r0, [pc, #332]	; (8002d28 <main+0x35c>)
 8002bda:	f001 fd47 	bl	800466c <u1_printf>
			if(next_point.x!=0||next_point.y!=0)
 8002bde:	4b51      	ldr	r3, [pc, #324]	; (8002d24 <main+0x358>)
 8002be0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d104      	bne.n	8002bf2 <main+0x226>
 8002be8:	4b4e      	ldr	r3, [pc, #312]	; (8002d24 <main+0x358>)
 8002bea:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d005      	beq.n	8002bfe <main+0x232>
				get_path(next_point);
 8002bf2:	4b4c      	ldr	r3, [pc, #304]	; (8002d24 <main+0x358>)
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	4613      	mov	r3, r2
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f7ff f861 	bl	8001cc0 <get_path>
//			for(int trans = 1; trans <= cnt; trans++)
//			{
//				u1_printf("(%d,%d)--", path[trans].x, path[trans].y);
//			}
			if (getGameStage() == SecondHalf){
 8002bfe:	f001 ffad 	bl	8004b5c <getGameStage>
 8002c02:	4603      	mov	r3, r0
 8002c04:	2b02      	cmp	r3, #2
 8002c06:	d119      	bne.n	8002c3c <main+0x270>
				Position_edc24 tmp=check_power();
 8002c08:	f7ff f9fa 	bl	8002000 <check_power>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	603b      	str	r3, [r7, #0]
				if(tmp.x!= 0||tmp.y!= 0)
 8002c10:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d103      	bne.n	8002c20 <main+0x254>
 8002c18:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d00d      	beq.n	8002c3c <main+0x270>
				{
					next_point=tmp;
 8002c20:	4b40      	ldr	r3, [pc, #256]	; (8002d24 <main+0x358>)
 8002c22:	461a      	mov	r2, r3
 8002c24:	463b      	mov	r3, r7
 8002c26:	6818      	ldr	r0, [r3, #0]
 8002c28:	6010      	str	r0, [r2, #0]
					get_path(next_point);
 8002c2a:	4b3e      	ldr	r3, [pc, #248]	; (8002d24 <main+0x358>)
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	4613      	mov	r3, r2
 8002c30:	4618      	mov	r0, r3
 8002c32:	f7ff f845 	bl	8001cc0 <get_path>
					charge=true;
 8002c36:	4b3d      	ldr	r3, [pc, #244]	; (8002d2c <main+0x360>)
 8002c38:	2201      	movs	r2, #1
 8002c3a:	701a      	strb	r2, [r3, #0]
				}
			}

			now=getVehiclePos();
 8002c3c:	f001 fe90 	bl	8004960 <getVehiclePos>
 8002c40:	4602      	mov	r2, r0
 8002c42:	4b3b      	ldr	r3, [pc, #236]	; (8002d30 <main+0x364>)
 8002c44:	4611      	mov	r1, r2
 8002c46:	8019      	strh	r1, [r3, #0]
 8002c48:	f3c2 420f 	ubfx	r2, r2, #16, #16
 8002c4c:	805a      	strh	r2, [r3, #2]
			int trans;
			for(trans=1;trans<=cnt;++trans)
 8002c4e:	2301      	movs	r3, #1
 8002c50:	60fb      	str	r3, [r7, #12]
 8002c52:	e031      	b.n	8002cb8 <main+0x2ec>
				if((now.x-path[trans].x)*(now.x-path[trans].x)+(now.y-path[trans].y)*(now.y-path[trans].y)>64)
 8002c54:	4b36      	ldr	r3, [pc, #216]	; (8002d30 <main+0x364>)
 8002c56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	4a35      	ldr	r2, [pc, #212]	; (8002d34 <main+0x368>)
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	f932 3023 	ldrsh.w	r3, [r2, r3, lsl #2]
 8002c64:	1acb      	subs	r3, r1, r3
 8002c66:	4a32      	ldr	r2, [pc, #200]	; (8002d30 <main+0x364>)
 8002c68:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002c6c:	4610      	mov	r0, r2
 8002c6e:	4931      	ldr	r1, [pc, #196]	; (8002d34 <main+0x368>)
 8002c70:	68fa      	ldr	r2, [r7, #12]
 8002c72:	f931 2022 	ldrsh.w	r2, [r1, r2, lsl #2]
 8002c76:	1a82      	subs	r2, r0, r2
 8002c78:	fb03 f202 	mul.w	r2, r3, r2
 8002c7c:	4b2c      	ldr	r3, [pc, #176]	; (8002d30 <main+0x364>)
 8002c7e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002c82:	4618      	mov	r0, r3
 8002c84:	492b      	ldr	r1, [pc, #172]	; (8002d34 <main+0x368>)
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	009b      	lsls	r3, r3, #2
 8002c8a:	440b      	add	r3, r1
 8002c8c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002c90:	1ac1      	subs	r1, r0, r3
 8002c92:	4b27      	ldr	r3, [pc, #156]	; (8002d30 <main+0x364>)
 8002c94:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002c98:	461c      	mov	r4, r3
 8002c9a:	4826      	ldr	r0, [pc, #152]	; (8002d34 <main+0x368>)
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	009b      	lsls	r3, r3, #2
 8002ca0:	4403      	add	r3, r0
 8002ca2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002ca6:	1ae3      	subs	r3, r4, r3
 8002ca8:	fb01 f303 	mul.w	r3, r1, r3
 8002cac:	4413      	add	r3, r2
 8002cae:	2b40      	cmp	r3, #64	; 0x40
 8002cb0:	dc44      	bgt.n	8002d3c <main+0x370>
			for(trans=1;trans<=cnt;++trans)
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	3301      	adds	r3, #1
 8002cb6:	60fb      	str	r3, [r7, #12]
 8002cb8:	4b1f      	ldr	r3, [pc, #124]	; (8002d38 <main+0x36c>)
 8002cba:	f993 3000 	ldrsb.w	r3, [r3]
 8002cbe:	461a      	mov	r2, r3
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	ddc6      	ble.n	8002c54 <main+0x288>
 8002cc6:	e03a      	b.n	8002d3e <main+0x372>
 8002cc8:	20005f84 	.word	0x20005f84
 8002ccc:	20005fcc 	.word	0x20005fcc
 8002cd0:	20006014 	.word	0x20006014
 8002cd4:	40010800 	.word	0x40010800
 8002cd8:	20006130 	.word	0x20006130
 8002cdc:	20006174 	.word	0x20006174
 8002ce0:	0800cda8 	.word	0x0800cda8
 8002ce4:	2000002c 	.word	0x2000002c
 8002ce8:	20000030 	.word	0x20000030
 8002cec:	20000034 	.word	0x20000034
 8002cf0:	20000038 	.word	0x20000038
 8002cf4:	20005ec8 	.word	0x20005ec8
 8002cf8:	20005f04 	.word	0x20005f04
 8002cfc:	2000003c 	.word	0x2000003c
 8002d00:	20000040 	.word	0x20000040
 8002d04:	20000044 	.word	0x20000044
 8002d08:	20000048 	.word	0x20000048
 8002d0c:	20005f40 	.word	0x20005f40
 8002d10:	0800cdb0 	.word	0x0800cdb0
 8002d14:	40a00000 	.word	0x40a00000
 8002d18:	43340000 	.word	0x43340000
 8002d1c:	43b18000 	.word	0x43b18000
 8002d20:	20005cd8 	.word	0x20005cd8
 8002d24:	20000a5c 	.word	0x20000a5c
 8002d28:	0800cdb8 	.word	0x0800cdb8
 8002d2c:	20005cd5 	.word	0x20005cd5
 8002d30:	20000a2c 	.word	0x20000a2c
 8002d34:	20000a30 	.word	0x20000a30
 8002d38:	20000a58 	.word	0x20000a58
					break;
 8002d3c:	bf00      	nop
			MOTOR_Move(path[trans]);
 8002d3e:	4a48      	ldr	r2, [pc, #288]	; (8002e60 <main+0x494>)
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002d46:	4613      	mov	r3, r2
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f000 fb1d 	bl	8003388 <MOTOR_Move>
			u1_printf("path:(%d, %d)  ", path[trans].x, path[trans].y);
 8002d4e:	4a44      	ldr	r2, [pc, #272]	; (8002e60 <main+0x494>)
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	f932 3023 	ldrsh.w	r3, [r2, r3, lsl #2]
 8002d56:	4619      	mov	r1, r3
 8002d58:	4a41      	ldr	r2, [pc, #260]	; (8002e60 <main+0x494>)
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	009b      	lsls	r3, r3, #2
 8002d5e:	4413      	add	r3, r2
 8002d60:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002d64:	461a      	mov	r2, r3
 8002d66:	483f      	ldr	r0, [pc, #252]	; (8002e64 <main+0x498>)
 8002d68:	f001 fc80 	bl	800466c <u1_printf>
//			u1_printf("No.%d:(%d,%d)\n", cnt_run + 1,  next_point.x, next_point.y);
//			u1_printf("cnt_run:%d cnt:%d", cnt_run, cnt);
			u1_printf("\tnow:(%d,%d)\n", getVehiclePos().x, getVehiclePos().y);
 8002d6c:	f001 fdf8 	bl	8004960 <getVehiclePos>
 8002d70:	4603      	mov	r3, r0
 8002d72:	607b      	str	r3, [r7, #4]
 8002d74:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002d78:	461c      	mov	r4, r3
 8002d7a:	f001 fdf1 	bl	8004960 <getVehiclePos>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	60bb      	str	r3, [r7, #8]
 8002d82:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002d86:	461a      	mov	r2, r3
 8002d88:	4621      	mov	r1, r4
 8002d8a:	4837      	ldr	r0, [pc, #220]	; (8002e68 <main+0x49c>)
 8002d8c:	f001 fc6e 	bl	800466c <u1_printf>
			now=getVehiclePos();
 8002d90:	f001 fde6 	bl	8004960 <getVehiclePos>
 8002d94:	4602      	mov	r2, r0
 8002d96:	4b35      	ldr	r3, [pc, #212]	; (8002e6c <main+0x4a0>)
 8002d98:	4611      	mov	r1, r2
 8002d9a:	8019      	strh	r1, [r3, #0]
 8002d9c:	f3c2 420f 	ubfx	r2, r2, #16, #16
 8002da0:	805a      	strh	r2, [r3, #2]
			if((now.x-next_point.x)*(now.x-next_point.x)+(now.y-next_point.y)*(now.y-next_point.y)<=64)
 8002da2:	4b32      	ldr	r3, [pc, #200]	; (8002e6c <main+0x4a0>)
 8002da4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002da8:	461a      	mov	r2, r3
 8002daa:	4b31      	ldr	r3, [pc, #196]	; (8002e70 <main+0x4a4>)
 8002dac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	4a2e      	ldr	r2, [pc, #184]	; (8002e6c <main+0x4a0>)
 8002db4:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002db8:	4611      	mov	r1, r2
 8002dba:	4a2d      	ldr	r2, [pc, #180]	; (8002e70 <main+0x4a4>)
 8002dbc:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002dc0:	1a8a      	subs	r2, r1, r2
 8002dc2:	fb03 f202 	mul.w	r2, r3, r2
 8002dc6:	4b29      	ldr	r3, [pc, #164]	; (8002e6c <main+0x4a0>)
 8002dc8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002dcc:	4619      	mov	r1, r3
 8002dce:	4b28      	ldr	r3, [pc, #160]	; (8002e70 <main+0x4a4>)
 8002dd0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002dd4:	1acb      	subs	r3, r1, r3
 8002dd6:	4925      	ldr	r1, [pc, #148]	; (8002e6c <main+0x4a0>)
 8002dd8:	f9b1 1002 	ldrsh.w	r1, [r1, #2]
 8002ddc:	4608      	mov	r0, r1
 8002dde:	4924      	ldr	r1, [pc, #144]	; (8002e70 <main+0x4a4>)
 8002de0:	f9b1 1002 	ldrsh.w	r1, [r1, #2]
 8002de4:	1a41      	subs	r1, r0, r1
 8002de6:	fb01 f303 	mul.w	r3, r1, r3
 8002dea:	4413      	add	r3, r2
 8002dec:	2b40      	cmp	r3, #64	; 0x40
 8002dee:	f73f ae6d 	bgt.w	8002acc <main+0x100>
			{
				next_point=pos_pair(0,0);
 8002df2:	2100      	movs	r1, #0
 8002df4:	2000      	movs	r0, #0
 8002df6:	f7fe fb81 	bl	80014fc <pos_pair>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	4b1c      	ldr	r3, [pc, #112]	; (8002e70 <main+0x4a4>)
 8002dfe:	4611      	mov	r1, r2
 8002e00:	8019      	strh	r1, [r3, #0]
 8002e02:	f3c2 420f 	ubfx	r2, r2, #16, #16
 8002e06:	805a      	strh	r2, [r3, #2]
				if(!charge)
 8002e08:	4b1a      	ldr	r3, [pc, #104]	; (8002e74 <main+0x4a8>)
 8002e0a:	781b      	ldrb	r3, [r3, #0]
 8002e0c:	f083 0301 	eor.w	r3, r3, #1
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d020      	beq.n	8002e58 <main+0x48c>
				{
					if(order_status[order_id]==waiting)
 8002e16:	4b18      	ldr	r3, [pc, #96]	; (8002e78 <main+0x4ac>)
 8002e18:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	4b17      	ldr	r3, [pc, #92]	; (8002e7c <main+0x4b0>)
 8002e20:	5c9b      	ldrb	r3, [r3, r2]
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d107      	bne.n	8002e36 <main+0x46a>
						order_status[order_id]=loading;
 8002e26:	4b14      	ldr	r3, [pc, #80]	; (8002e78 <main+0x4ac>)
 8002e28:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e2c:	461a      	mov	r2, r3
 8002e2e:	4b13      	ldr	r3, [pc, #76]	; (8002e7c <main+0x4b0>)
 8002e30:	2102      	movs	r1, #2
 8002e32:	5499      	strb	r1, [r3, r2]
 8002e34:	e64a      	b.n	8002acc <main+0x100>
					else if(order_status[order_id]==loading)
 8002e36:	4b10      	ldr	r3, [pc, #64]	; (8002e78 <main+0x4ac>)
 8002e38:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	4b0f      	ldr	r3, [pc, #60]	; (8002e7c <main+0x4b0>)
 8002e40:	5c9b      	ldrb	r3, [r3, r2]
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	f47f ae42 	bne.w	8002acc <main+0x100>
						order_status[order_id]=finishing;
 8002e48:	4b0b      	ldr	r3, [pc, #44]	; (8002e78 <main+0x4ac>)
 8002e4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e4e:	461a      	mov	r2, r3
 8002e50:	4b0a      	ldr	r3, [pc, #40]	; (8002e7c <main+0x4b0>)
 8002e52:	2103      	movs	r1, #3
 8002e54:	5499      	strb	r1, [r3, r2]
 8002e56:	e639      	b.n	8002acc <main+0x100>
				}
				else
					charge=false;
 8002e58:	4b06      	ldr	r3, [pc, #24]	; (8002e74 <main+0x4a8>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	701a      	strb	r2, [r3, #0]
	u1_printf("YAW:%f	", GetYaw());
 8002e5e:	e635      	b.n	8002acc <main+0x100>
 8002e60:	20000a30 	.word	0x20000a30
 8002e64:	0800cdcc 	.word	0x0800cdcc
 8002e68:	0800cddc 	.word	0x0800cddc
 8002e6c:	20000a2c 	.word	0x20000a2c
 8002e70:	20000a5c 	.word	0x20000a5c
 8002e74:	20005cd5 	.word	0x20005cd5
 8002e78:	20000a62 	.word	0x20000a62
 8002e7c:	200058e8 	.word	0x200058e8

08002e80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b090      	sub	sp, #64	; 0x40
 8002e84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002e86:	f107 0318 	add.w	r3, r7, #24
 8002e8a:	2228      	movs	r2, #40	; 0x28
 8002e8c:	2100      	movs	r1, #0
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f005 fa94 	bl	80083bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002e94:	1d3b      	adds	r3, r7, #4
 8002e96:	2200      	movs	r2, #0
 8002e98:	601a      	str	r2, [r3, #0]
 8002e9a:	605a      	str	r2, [r3, #4]
 8002e9c:	609a      	str	r2, [r3, #8]
 8002e9e:	60da      	str	r2, [r3, #12]
 8002ea0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002ea6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002eaa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002eac:	2300      	movs	r3, #0
 8002eae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002eb4:	2302      	movs	r3, #2
 8002eb6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002eb8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002ebc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002ebe:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002ec2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ec4:	f107 0318 	add.w	r3, r7, #24
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f002 fe77 	bl	8005bbc <HAL_RCC_OscConfig>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d001      	beq.n	8002ed8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002ed4:	f000 f819 	bl	8002f0a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ed8:	230f      	movs	r3, #15
 8002eda:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002edc:	2302      	movs	r3, #2
 8002ede:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002ee4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ee8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002eea:	2300      	movs	r3, #0
 8002eec:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002eee:	1d3b      	adds	r3, r7, #4
 8002ef0:	2102      	movs	r1, #2
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f003 f8e4 	bl	80060c0 <HAL_RCC_ClockConfig>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d001      	beq.n	8002f02 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8002efe:	f000 f804 	bl	8002f0a <Error_Handler>
  }
}
 8002f02:	bf00      	nop
 8002f04:	3740      	adds	r7, #64	; 0x40
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}

08002f0a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f0a:	b480      	push	{r7}
 8002f0c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002f0e:	b672      	cpsid	i
}
 8002f10:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002f12:	e7fe      	b.n	8002f12 <Error_Handler+0x8>

08002f14 <MOTOR_Direction>:
MOTOR_Typedef motor[5];
float motor_speed_x, motor_speed_y;
int PWM[5];

void MOTOR_Direction(Turn d, uint8_t index, int16_t pwm)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	71fb      	strb	r3, [r7, #7]
 8002f1e:	460b      	mov	r3, r1
 8002f20:	71bb      	strb	r3, [r7, #6]
 8002f22:	4613      	mov	r3, r2
 8002f24:	80bb      	strh	r3, [r7, #4]
	motor[index].dic = d;
 8002f26:	79bb      	ldrb	r3, [r7, #6]
 8002f28:	4955      	ldr	r1, [pc, #340]	; (8003080 <MOTOR_Direction+0x16c>)
 8002f2a:	79fa      	ldrb	r2, [r7, #7]
 8002f2c:	f801 2033 	strb.w	r2, [r1, r3, lsl #3]
	switch (index)
 8002f30:	79bb      	ldrb	r3, [r7, #6]
 8002f32:	3b01      	subs	r3, #1
 8002f34:	2b03      	cmp	r3, #3
 8002f36:	f200 809e 	bhi.w	8003076 <MOTOR_Direction+0x162>
 8002f3a:	a201      	add	r2, pc, #4	; (adr r2, 8002f40 <MOTOR_Direction+0x2c>)
 8002f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f40:	08002f51 	.word	0x08002f51
 8002f44:	08002f93 	.word	0x08002f93
 8002f48:	08002fd5 	.word	0x08002fd5
 8002f4c:	0800301f 	.word	0x0800301f
	{
		case 1:
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwm);
 8002f50:	4b4c      	ldr	r3, [pc, #304]	; (8003084 <MOTOR_Direction+0x170>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8002f58:	635a      	str	r2, [r3, #52]	; 0x34
			if (d == positive)
 8002f5a:	79fb      	ldrb	r3, [r7, #7]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d10a      	bne.n	8002f76 <MOTOR_Direction+0x62>
			{
				HAL_GPIO_WritePin(in1_1_GPIO_Port, in1_1_Pin, SET);
 8002f60:	2201      	movs	r2, #1
 8002f62:	2102      	movs	r1, #2
 8002f64:	4848      	ldr	r0, [pc, #288]	; (8003088 <MOTOR_Direction+0x174>)
 8002f66:	f002 fe10 	bl	8005b8a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(in1_2_GPIO_Port, in1_2_Pin, RESET);
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	2101      	movs	r1, #1
 8002f6e:	4846      	ldr	r0, [pc, #280]	; (8003088 <MOTOR_Direction+0x174>)
 8002f70:	f002 fe0b 	bl	8005b8a <HAL_GPIO_WritePin>
			{
				HAL_GPIO_WritePin(in1_1_GPIO_Port, in1_1_Pin, RESET);
				HAL_GPIO_WritePin(in1_2_GPIO_Port, in1_2_Pin, SET);

			}
			break;
 8002f74:	e078      	b.n	8003068 <MOTOR_Direction+0x154>
			else if (d == negative)
 8002f76:	79fb      	ldrb	r3, [r7, #7]
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d175      	bne.n	8003068 <MOTOR_Direction+0x154>
				HAL_GPIO_WritePin(in1_1_GPIO_Port, in1_1_Pin, RESET);
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	2102      	movs	r1, #2
 8002f80:	4841      	ldr	r0, [pc, #260]	; (8003088 <MOTOR_Direction+0x174>)
 8002f82:	f002 fe02 	bl	8005b8a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(in1_2_GPIO_Port, in1_2_Pin, SET);
 8002f86:	2201      	movs	r2, #1
 8002f88:	2101      	movs	r1, #1
 8002f8a:	483f      	ldr	r0, [pc, #252]	; (8003088 <MOTOR_Direction+0x174>)
 8002f8c:	f002 fdfd 	bl	8005b8a <HAL_GPIO_WritePin>
			break;
 8002f90:	e06a      	b.n	8003068 <MOTOR_Direction+0x154>
		case 2:
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pwm);
 8002f92:	4b3c      	ldr	r3, [pc, #240]	; (8003084 <MOTOR_Direction+0x170>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8002f9a:	639a      	str	r2, [r3, #56]	; 0x38
			if (d == positive)
 8002f9c:	79fb      	ldrb	r3, [r7, #7]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d10a      	bne.n	8002fb8 <MOTOR_Direction+0xa4>
			{
				HAL_GPIO_WritePin(in2_1_GPIO_Port, in2_1_Pin, RESET);
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	2104      	movs	r1, #4
 8002fa6:	4839      	ldr	r0, [pc, #228]	; (800308c <MOTOR_Direction+0x178>)
 8002fa8:	f002 fdef 	bl	8005b8a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(in2_2_GPIO_Port, in2_2_Pin, SET);
 8002fac:	2201      	movs	r2, #1
 8002fae:	2108      	movs	r1, #8
 8002fb0:	4836      	ldr	r0, [pc, #216]	; (800308c <MOTOR_Direction+0x178>)
 8002fb2:	f002 fdea 	bl	8005b8a <HAL_GPIO_WritePin>
			else if (d == negative)
			{
				HAL_GPIO_WritePin(in2_1_GPIO_Port, in2_1_Pin, SET);
				HAL_GPIO_WritePin(in2_2_GPIO_Port, in2_2_Pin, RESET);
			}
			break;
 8002fb6:	e059      	b.n	800306c <MOTOR_Direction+0x158>
			else if (d == negative)
 8002fb8:	79fb      	ldrb	r3, [r7, #7]
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d156      	bne.n	800306c <MOTOR_Direction+0x158>
				HAL_GPIO_WritePin(in2_1_GPIO_Port, in2_1_Pin, SET);
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	2104      	movs	r1, #4
 8002fc2:	4832      	ldr	r0, [pc, #200]	; (800308c <MOTOR_Direction+0x178>)
 8002fc4:	f002 fde1 	bl	8005b8a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(in2_2_GPIO_Port, in2_2_Pin, RESET);
 8002fc8:	2200      	movs	r2, #0
 8002fca:	2108      	movs	r1, #8
 8002fcc:	482f      	ldr	r0, [pc, #188]	; (800308c <MOTOR_Direction+0x178>)
 8002fce:	f002 fddc 	bl	8005b8a <HAL_GPIO_WritePin>
			break;
 8002fd2:	e04b      	b.n	800306c <MOTOR_Direction+0x158>
		case 3:
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pwm);
 8002fd4:	4b2b      	ldr	r3, [pc, #172]	; (8003084 <MOTOR_Direction+0x170>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8002fdc:	63da      	str	r2, [r3, #60]	; 0x3c
			if (d == positive)
 8002fde:	79fb      	ldrb	r3, [r7, #7]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d10c      	bne.n	8002ffe <MOTOR_Direction+0xea>
			{
				HAL_GPIO_WritePin(in3_1_GPIO_Port, in3_1_Pin, SET);
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002fea:	4827      	ldr	r0, [pc, #156]	; (8003088 <MOTOR_Direction+0x174>)
 8002fec:	f002 fdcd 	bl	8005b8a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(in3_2_GPIO_Port, in3_2_Pin, RESET);
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002ff6:	4824      	ldr	r0, [pc, #144]	; (8003088 <MOTOR_Direction+0x174>)
 8002ff8:	f002 fdc7 	bl	8005b8a <HAL_GPIO_WritePin>
			else if (d == negative)
			{
				HAL_GPIO_WritePin(in3_1_GPIO_Port, in3_1_Pin, RESET);
				HAL_GPIO_WritePin(in3_2_GPIO_Port, in3_2_Pin, SET);
			}
			break;
 8002ffc:	e038      	b.n	8003070 <MOTOR_Direction+0x15c>
			else if (d == negative)
 8002ffe:	79fb      	ldrb	r3, [r7, #7]
 8003000:	2b01      	cmp	r3, #1
 8003002:	d135      	bne.n	8003070 <MOTOR_Direction+0x15c>
				HAL_GPIO_WritePin(in3_1_GPIO_Port, in3_1_Pin, RESET);
 8003004:	2200      	movs	r2, #0
 8003006:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800300a:	481f      	ldr	r0, [pc, #124]	; (8003088 <MOTOR_Direction+0x174>)
 800300c:	f002 fdbd 	bl	8005b8a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(in3_2_GPIO_Port, in3_2_Pin, SET);
 8003010:	2201      	movs	r2, #1
 8003012:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003016:	481c      	ldr	r0, [pc, #112]	; (8003088 <MOTOR_Direction+0x174>)
 8003018:	f002 fdb7 	bl	8005b8a <HAL_GPIO_WritePin>
			break;
 800301c:	e028      	b.n	8003070 <MOTOR_Direction+0x15c>
		case 4:
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, pwm);
 800301e:	4b19      	ldr	r3, [pc, #100]	; (8003084 <MOTOR_Direction+0x170>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8003026:	641a      	str	r2, [r3, #64]	; 0x40
			if (d == positive)
 8003028:	79fb      	ldrb	r3, [r7, #7]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d10c      	bne.n	8003048 <MOTOR_Direction+0x134>
			{
				HAL_GPIO_WritePin(in4_1_GPIO_Port, in4_1_Pin, RESET);
 800302e:	2200      	movs	r2, #0
 8003030:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003034:	4814      	ldr	r0, [pc, #80]	; (8003088 <MOTOR_Direction+0x174>)
 8003036:	f002 fda8 	bl	8005b8a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(in4_2_GPIO_Port, in4_2_Pin, SET);
 800303a:	2201      	movs	r2, #1
 800303c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003040:	4811      	ldr	r0, [pc, #68]	; (8003088 <MOTOR_Direction+0x174>)
 8003042:	f002 fda2 	bl	8005b8a <HAL_GPIO_WritePin>
			else if (d == negative)
			{
				HAL_GPIO_WritePin(in4_1_GPIO_Port, in4_1_Pin, SET);
				HAL_GPIO_WritePin(in4_2_GPIO_Port, in4_2_Pin, RESET);
			}
			break;
 8003046:	e015      	b.n	8003074 <MOTOR_Direction+0x160>
			else if (d == negative)
 8003048:	79fb      	ldrb	r3, [r7, #7]
 800304a:	2b01      	cmp	r3, #1
 800304c:	d112      	bne.n	8003074 <MOTOR_Direction+0x160>
				HAL_GPIO_WritePin(in4_1_GPIO_Port, in4_1_Pin, SET);
 800304e:	2201      	movs	r2, #1
 8003050:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003054:	480c      	ldr	r0, [pc, #48]	; (8003088 <MOTOR_Direction+0x174>)
 8003056:	f002 fd98 	bl	8005b8a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(in4_2_GPIO_Port, in4_2_Pin, RESET);
 800305a:	2200      	movs	r2, #0
 800305c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003060:	4809      	ldr	r0, [pc, #36]	; (8003088 <MOTOR_Direction+0x174>)
 8003062:	f002 fd92 	bl	8005b8a <HAL_GPIO_WritePin>
			break;
 8003066:	e005      	b.n	8003074 <MOTOR_Direction+0x160>
			break;
 8003068:	bf00      	nop
 800306a:	e004      	b.n	8003076 <MOTOR_Direction+0x162>
			break;
 800306c:	bf00      	nop
 800306e:	e002      	b.n	8003076 <MOTOR_Direction+0x162>
			break;
 8003070:	bf00      	nop
 8003072:	e000      	b.n	8003076 <MOTOR_Direction+0x162>
			break;
 8003074:	bf00      	nop
  }
}
 8003076:	bf00      	nop
 8003078:	3708      	adds	r7, #8
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	20005e98 	.word	0x20005e98
 8003084:	20005f84 	.word	0x20005f84
 8003088:	40010c00 	.word	0x40010c00
 800308c:	40011000 	.word	0x40011000

08003090 <MOTOR_Rotate>:

void MOTOR_Rotate(Turn d){
 8003090:	b580      	push	{r7, lr}
 8003092:	b086      	sub	sp, #24
 8003094:	af00      	add	r7, sp, #0
 8003096:	4603      	mov	r3, r0
 8003098:	71fb      	strb	r3, [r7, #7]
	float anglee = GetYaw();
 800309a:	f7ff fa5b 	bl	8002554 <GetYaw>
 800309e:	6138      	str	r0, [r7, #16]
	int pwm_rotate;
	const int max_pwm = 1300;
 80030a0:	f240 5314 	movw	r3, #1300	; 0x514
 80030a4:	60fb      	str	r3, [r7, #12]
	if (anglee >= 0 && anglee < 90) pwm_rotate = abs(PID_Calculate_S(&pid_rotate, 0, anglee));
 80030a6:	f04f 0100 	mov.w	r1, #0
 80030aa:	6938      	ldr	r0, [r7, #16]
 80030ac:	f7fe f868 	bl	8001180 <__aeabi_fcmpge>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d012      	beq.n	80030dc <MOTOR_Rotate+0x4c>
 80030b6:	4976      	ldr	r1, [pc, #472]	; (8003290 <MOTOR_Rotate+0x200>)
 80030b8:	6938      	ldr	r0, [r7, #16]
 80030ba:	f7fe f84d 	bl	8001158 <__aeabi_fcmplt>
 80030be:	4603      	mov	r3, r0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d00b      	beq.n	80030dc <MOTOR_Rotate+0x4c>
 80030c4:	693a      	ldr	r2, [r7, #16]
 80030c6:	f04f 0100 	mov.w	r1, #0
 80030ca:	4872      	ldr	r0, [pc, #456]	; (8003294 <MOTOR_Rotate+0x204>)
 80030cc:	f000 fa5e 	bl	800358c <PID_Calculate_S>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	bfb8      	it	lt
 80030d6:	425b      	neglt	r3, r3
 80030d8:	617b      	str	r3, [r7, #20]
 80030da:	e017      	b.n	800310c <MOTOR_Rotate+0x7c>
	else if (anglee <= 360 && anglee > 270)	pwm_rotate = abs(PID_Calculate_S(&pid_rotate, 360, anglee));
 80030dc:	496e      	ldr	r1, [pc, #440]	; (8003298 <MOTOR_Rotate+0x208>)
 80030de:	6938      	ldr	r0, [r7, #16]
 80030e0:	f7fe f844 	bl	800116c <__aeabi_fcmple>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d010      	beq.n	800310c <MOTOR_Rotate+0x7c>
 80030ea:	496c      	ldr	r1, [pc, #432]	; (800329c <MOTOR_Rotate+0x20c>)
 80030ec:	6938      	ldr	r0, [r7, #16]
 80030ee:	f7fe f851 	bl	8001194 <__aeabi_fcmpgt>
 80030f2:	4603      	mov	r3, r0
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d009      	beq.n	800310c <MOTOR_Rotate+0x7c>
 80030f8:	693a      	ldr	r2, [r7, #16]
 80030fa:	4967      	ldr	r1, [pc, #412]	; (8003298 <MOTOR_Rotate+0x208>)
 80030fc:	4865      	ldr	r0, [pc, #404]	; (8003294 <MOTOR_Rotate+0x204>)
 80030fe:	f000 fa45 	bl	800358c <PID_Calculate_S>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	bfb8      	it	lt
 8003108:	425b      	neglt	r3, r3
 800310a:	617b      	str	r3, [r7, #20]
	if (anglee > 0 && anglee < 5) pwm_rotate = 1200;
 800310c:	f04f 0100 	mov.w	r1, #0
 8003110:	6938      	ldr	r0, [r7, #16]
 8003112:	f7fe f83f 	bl	8001194 <__aeabi_fcmpgt>
 8003116:	4603      	mov	r3, r0
 8003118:	2b00      	cmp	r3, #0
 800311a:	d00a      	beq.n	8003132 <MOTOR_Rotate+0xa2>
 800311c:	4960      	ldr	r1, [pc, #384]	; (80032a0 <MOTOR_Rotate+0x210>)
 800311e:	6938      	ldr	r0, [r7, #16]
 8003120:	f7fe f81a 	bl	8001158 <__aeabi_fcmplt>
 8003124:	4603      	mov	r3, r0
 8003126:	2b00      	cmp	r3, #0
 8003128:	d003      	beq.n	8003132 <MOTOR_Rotate+0xa2>
 800312a:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 800312e:	617b      	str	r3, [r7, #20]
 8003130:	e05f      	b.n	80031f2 <MOTOR_Rotate+0x162>
	else if (anglee > 355 && anglee < 360) pwm_rotate = 1200;
 8003132:	495c      	ldr	r1, [pc, #368]	; (80032a4 <MOTOR_Rotate+0x214>)
 8003134:	6938      	ldr	r0, [r7, #16]
 8003136:	f7fe f82d 	bl	8001194 <__aeabi_fcmpgt>
 800313a:	4603      	mov	r3, r0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d00a      	beq.n	8003156 <MOTOR_Rotate+0xc6>
 8003140:	4955      	ldr	r1, [pc, #340]	; (8003298 <MOTOR_Rotate+0x208>)
 8003142:	6938      	ldr	r0, [r7, #16]
 8003144:	f7fe f808 	bl	8001158 <__aeabi_fcmplt>
 8003148:	4603      	mov	r3, r0
 800314a:	2b00      	cmp	r3, #0
 800314c:	d003      	beq.n	8003156 <MOTOR_Rotate+0xc6>
 800314e:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 8003152:	617b      	str	r3, [r7, #20]
 8003154:	e04d      	b.n	80031f2 <MOTOR_Rotate+0x162>
	else if (anglee > 0 && anglee < 0.5) pwm_rotate = 800;
 8003156:	f04f 0100 	mov.w	r1, #0
 800315a:	6938      	ldr	r0, [r7, #16]
 800315c:	f7fe f81a 	bl	8001194 <__aeabi_fcmpgt>
 8003160:	4603      	mov	r3, r0
 8003162:	2b00      	cmp	r3, #0
 8003164:	d00b      	beq.n	800317e <MOTOR_Rotate+0xee>
 8003166:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800316a:	6938      	ldr	r0, [r7, #16]
 800316c:	f7fd fff4 	bl	8001158 <__aeabi_fcmplt>
 8003170:	4603      	mov	r3, r0
 8003172:	2b00      	cmp	r3, #0
 8003174:	d003      	beq.n	800317e <MOTOR_Rotate+0xee>
 8003176:	f44f 7348 	mov.w	r3, #800	; 0x320
 800317a:	617b      	str	r3, [r7, #20]
 800317c:	e039      	b.n	80031f2 <MOTOR_Rotate+0x162>
	else if (anglee > 357 && anglee < 360) pwm_rotate = 800;
 800317e:	494a      	ldr	r1, [pc, #296]	; (80032a8 <MOTOR_Rotate+0x218>)
 8003180:	6938      	ldr	r0, [r7, #16]
 8003182:	f7fe f807 	bl	8001194 <__aeabi_fcmpgt>
 8003186:	4603      	mov	r3, r0
 8003188:	2b00      	cmp	r3, #0
 800318a:	d00a      	beq.n	80031a2 <MOTOR_Rotate+0x112>
 800318c:	4942      	ldr	r1, [pc, #264]	; (8003298 <MOTOR_Rotate+0x208>)
 800318e:	6938      	ldr	r0, [r7, #16]
 8003190:	f7fd ffe2 	bl	8001158 <__aeabi_fcmplt>
 8003194:	4603      	mov	r3, r0
 8003196:	2b00      	cmp	r3, #0
 8003198:	d003      	beq.n	80031a2 <MOTOR_Rotate+0x112>
 800319a:	f44f 7348 	mov.w	r3, #800	; 0x320
 800319e:	617b      	str	r3, [r7, #20]
 80031a0:	e027      	b.n	80031f2 <MOTOR_Rotate+0x162>
	else if (anglee > 0 && anglee < 0.2) pwm_rotate = 400;
 80031a2:	f04f 0100 	mov.w	r1, #0
 80031a6:	6938      	ldr	r0, [r7, #16]
 80031a8:	f7fd fff4 	bl	8001194 <__aeabi_fcmpgt>
 80031ac:	4603      	mov	r3, r0
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d00e      	beq.n	80031d0 <MOTOR_Rotate+0x140>
 80031b2:	6938      	ldr	r0, [r7, #16]
 80031b4:	f7fd f9a4 	bl	8000500 <__aeabi_f2d>
 80031b8:	a333      	add	r3, pc, #204	; (adr r3, 8003288 <MOTOR_Rotate+0x1f8>)
 80031ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031be:	f7fd fc69 	bl	8000a94 <__aeabi_dcmplt>
 80031c2:	4603      	mov	r3, r0
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d003      	beq.n	80031d0 <MOTOR_Rotate+0x140>
 80031c8:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80031cc:	617b      	str	r3, [r7, #20]
 80031ce:	e010      	b.n	80031f2 <MOTOR_Rotate+0x162>
	else if (anglee > 359 && anglee < 360) pwm_rotate = 400;
 80031d0:	4936      	ldr	r1, [pc, #216]	; (80032ac <MOTOR_Rotate+0x21c>)
 80031d2:	6938      	ldr	r0, [r7, #16]
 80031d4:	f7fd ffde 	bl	8001194 <__aeabi_fcmpgt>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d009      	beq.n	80031f2 <MOTOR_Rotate+0x162>
 80031de:	492e      	ldr	r1, [pc, #184]	; (8003298 <MOTOR_Rotate+0x208>)
 80031e0:	6938      	ldr	r0, [r7, #16]
 80031e2:	f7fd ffb9 	bl	8001158 <__aeabi_fcmplt>
 80031e6:	4603      	mov	r3, r0
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d002      	beq.n	80031f2 <MOTOR_Rotate+0x162>
 80031ec:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80031f0:	617b      	str	r3, [r7, #20]
	if(pwm_rotate > max_pwm) pwm_rotate = max_pwm;
 80031f2:	697a      	ldr	r2, [r7, #20]
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	429a      	cmp	r2, r3
 80031f8:	dd01      	ble.n	80031fe <MOTOR_Rotate+0x16e>
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	617b      	str	r3, [r7, #20]
	if (d == positive){
 80031fe:	79fb      	ldrb	r3, [r7, #7]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d11b      	bne.n	800323c <MOTOR_Rotate+0x1ac>
		MOTOR_Direction(negative, 1, pwm_rotate);
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	b21b      	sxth	r3, r3
 8003208:	461a      	mov	r2, r3
 800320a:	2101      	movs	r1, #1
 800320c:	2001      	movs	r0, #1
 800320e:	f7ff fe81 	bl	8002f14 <MOTOR_Direction>
		MOTOR_Direction(positive, 2, pwm_rotate);
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	b21b      	sxth	r3, r3
 8003216:	461a      	mov	r2, r3
 8003218:	2102      	movs	r1, #2
 800321a:	2000      	movs	r0, #0
 800321c:	f7ff fe7a 	bl	8002f14 <MOTOR_Direction>
		MOTOR_Direction(positive, 3, pwm_rotate);
 8003220:	697b      	ldr	r3, [r7, #20]
 8003222:	b21b      	sxth	r3, r3
 8003224:	461a      	mov	r2, r3
 8003226:	2103      	movs	r1, #3
 8003228:	2000      	movs	r0, #0
 800322a:	f7ff fe73 	bl	8002f14 <MOTOR_Direction>
		MOTOR_Direction(negative, 4, pwm_rotate);
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	b21b      	sxth	r3, r3
 8003232:	461a      	mov	r2, r3
 8003234:	2104      	movs	r1, #4
 8003236:	2001      	movs	r0, #1
 8003238:	f7ff fe6c 	bl	8002f14 <MOTOR_Direction>
	}
	if (d == negative){
 800323c:	79fb      	ldrb	r3, [r7, #7]
 800323e:	2b01      	cmp	r3, #1
 8003240:	d11b      	bne.n	800327a <MOTOR_Rotate+0x1ea>
		MOTOR_Direction(negative, 3, pwm_rotate);
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	b21b      	sxth	r3, r3
 8003246:	461a      	mov	r2, r3
 8003248:	2103      	movs	r1, #3
 800324a:	2001      	movs	r0, #1
 800324c:	f7ff fe62 	bl	8002f14 <MOTOR_Direction>
		MOTOR_Direction(positive, 4, pwm_rotate);
 8003250:	697b      	ldr	r3, [r7, #20]
 8003252:	b21b      	sxth	r3, r3
 8003254:	461a      	mov	r2, r3
 8003256:	2104      	movs	r1, #4
 8003258:	2000      	movs	r0, #0
 800325a:	f7ff fe5b 	bl	8002f14 <MOTOR_Direction>
		MOTOR_Direction(positive, 1, pwm_rotate);
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	b21b      	sxth	r3, r3
 8003262:	461a      	mov	r2, r3
 8003264:	2101      	movs	r1, #1
 8003266:	2000      	movs	r0, #0
 8003268:	f7ff fe54 	bl	8002f14 <MOTOR_Direction>
		MOTOR_Direction(negative, 2, pwm_rotate);
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	b21b      	sxth	r3, r3
 8003270:	461a      	mov	r2, r3
 8003272:	2102      	movs	r1, #2
 8003274:	2001      	movs	r0, #1
 8003276:	f7ff fe4d 	bl	8002f14 <MOTOR_Direction>
	}
}
 800327a:	bf00      	nop
 800327c:	3718      	adds	r7, #24
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}
 8003282:	bf00      	nop
 8003284:	f3af 8000 	nop.w
 8003288:	9999999a 	.word	0x9999999a
 800328c:	3fc99999 	.word	0x3fc99999
 8003290:	42b40000 	.word	0x42b40000
 8003294:	20005f40 	.word	0x20005f40
 8003298:	43b40000 	.word	0x43b40000
 800329c:	43870000 	.word	0x43870000
 80032a0:	40a00000 	.word	0x40a00000
 80032a4:	43b18000 	.word	0x43b18000
 80032a8:	43b28000 	.word	0x43b28000
 80032ac:	43b38000 	.word	0x43b38000

080032b0 <MOTOR_Straight>:

void MOTOR_Straight(Direction d, int16_t pwm)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b082      	sub	sp, #8
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	4603      	mov	r3, r0
 80032b8:	460a      	mov	r2, r1
 80032ba:	71fb      	strb	r3, [r7, #7]
 80032bc:	4613      	mov	r3, r2
 80032be:	80bb      	strh	r3, [r7, #4]
	if (d == forward)
 80032c0:	79fb      	ldrb	r3, [r7, #7]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d10e      	bne.n	80032e4 <MOTOR_Straight+0x34>
	{
		MOTOR_Direction(positive, 1, pwm);
 80032c6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80032ca:	461a      	mov	r2, r3
 80032cc:	2101      	movs	r1, #1
 80032ce:	2000      	movs	r0, #0
 80032d0:	f7ff fe20 	bl	8002f14 <MOTOR_Direction>
		MOTOR_Direction(positive, 3, pwm);
 80032d4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80032d8:	461a      	mov	r2, r3
 80032da:	2103      	movs	r1, #3
 80032dc:	2000      	movs	r0, #0
 80032de:	f7ff fe19 	bl	8002f14 <MOTOR_Direction>
	else if (d == right)
	{
		MOTOR_Direction(negative, 2, pwm);
		MOTOR_Direction(negative, 4, pwm);
	}
}
 80032e2:	e034      	b.n	800334e <MOTOR_Straight+0x9e>
	else if (d == back)
 80032e4:	79fb      	ldrb	r3, [r7, #7]
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d10e      	bne.n	8003308 <MOTOR_Straight+0x58>
		MOTOR_Direction(negative, 1, pwm);
 80032ea:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80032ee:	461a      	mov	r2, r3
 80032f0:	2101      	movs	r1, #1
 80032f2:	2001      	movs	r0, #1
 80032f4:	f7ff fe0e 	bl	8002f14 <MOTOR_Direction>
		MOTOR_Direction(negative, 3, pwm);
 80032f8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80032fc:	461a      	mov	r2, r3
 80032fe:	2103      	movs	r1, #3
 8003300:	2001      	movs	r0, #1
 8003302:	f7ff fe07 	bl	8002f14 <MOTOR_Direction>
}
 8003306:	e022      	b.n	800334e <MOTOR_Straight+0x9e>
	else if (d == left)
 8003308:	79fb      	ldrb	r3, [r7, #7]
 800330a:	2b02      	cmp	r3, #2
 800330c:	d10e      	bne.n	800332c <MOTOR_Straight+0x7c>
		MOTOR_Direction(positive, 2, pwm);
 800330e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003312:	461a      	mov	r2, r3
 8003314:	2102      	movs	r1, #2
 8003316:	2000      	movs	r0, #0
 8003318:	f7ff fdfc 	bl	8002f14 <MOTOR_Direction>
		MOTOR_Direction(positive, 4, pwm);
 800331c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003320:	461a      	mov	r2, r3
 8003322:	2104      	movs	r1, #4
 8003324:	2000      	movs	r0, #0
 8003326:	f7ff fdf5 	bl	8002f14 <MOTOR_Direction>
}
 800332a:	e010      	b.n	800334e <MOTOR_Straight+0x9e>
	else if (d == right)
 800332c:	79fb      	ldrb	r3, [r7, #7]
 800332e:	2b03      	cmp	r3, #3
 8003330:	d10d      	bne.n	800334e <MOTOR_Straight+0x9e>
		MOTOR_Direction(negative, 2, pwm);
 8003332:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003336:	461a      	mov	r2, r3
 8003338:	2102      	movs	r1, #2
 800333a:	2001      	movs	r0, #1
 800333c:	f7ff fdea 	bl	8002f14 <MOTOR_Direction>
		MOTOR_Direction(negative, 4, pwm);
 8003340:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003344:	461a      	mov	r2, r3
 8003346:	2104      	movs	r1, #4
 8003348:	2001      	movs	r0, #1
 800334a:	f7ff fde3 	bl	8002f14 <MOTOR_Direction>
}
 800334e:	bf00      	nop
 8003350:	3708      	adds	r7, #8
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}

08003356 <MOTOR_Standby>:
  		  break;
  }
}

void MOTOR_Standby()
{
 8003356:	b580      	push	{r7, lr}
 8003358:	b082      	sub	sp, #8
 800335a:	af00      	add	r7, sp, #0
	for (int index = 1; index <= 4; index++)
 800335c:	2301      	movs	r3, #1
 800335e:	607b      	str	r3, [r7, #4]
 8003360:	e009      	b.n	8003376 <MOTOR_Standby+0x20>
		MOTOR_Direction(forward, index, 0);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	b2db      	uxtb	r3, r3
 8003366:	2200      	movs	r2, #0
 8003368:	4619      	mov	r1, r3
 800336a:	2000      	movs	r0, #0
 800336c:	f7ff fdd2 	bl	8002f14 <MOTOR_Direction>
	for (int index = 1; index <= 4; index++)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	3301      	adds	r3, #1
 8003374:	607b      	str	r3, [r7, #4]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2b04      	cmp	r3, #4
 800337a:	ddf2      	ble.n	8003362 <MOTOR_Standby+0xc>
}
 800337c:	bf00      	nop
 800337e:	bf00      	nop
 8003380:	3708      	adds	r7, #8
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}
	...

08003388 <MOTOR_Move>:


void MOTOR_Move(Position_edc24 destination)
{
 8003388:	b590      	push	{r4, r7, lr}
 800338a:	b085      	sub	sp, #20
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
	now = getVehiclePos();
 8003390:	f001 fae6 	bl	8004960 <getVehiclePos>
 8003394:	4602      	mov	r2, r0
 8003396:	4b41      	ldr	r3, [pc, #260]	; (800349c <MOTOR_Move+0x114>)
 8003398:	4611      	mov	r1, r2
 800339a:	8019      	strh	r1, [r3, #0]
 800339c:	f3c2 420f 	ubfx	r2, r2, #16, #16
 80033a0:	805a      	strh	r2, [r3, #2]
	int PWM_x = abs (destination.x - now.x) >= 8 ? PID_Calculate_S(&pid_x, (float)destination.x, (float)now.x) : 0;
 80033a2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80033a6:	461a      	mov	r2, r3
 80033a8:	4b3c      	ldr	r3, [pc, #240]	; (800349c <MOTOR_Move+0x114>)
 80033aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033ae:	1ad3      	subs	r3, r2, r3
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	bfb8      	it	lt
 80033b4:	425b      	neglt	r3, r3
 80033b6:	2b07      	cmp	r3, #7
 80033b8:	dd13      	ble.n	80033e2 <MOTOR_Move+0x5a>
 80033ba:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80033be:	4618      	mov	r0, r3
 80033c0:	f7fd fcd8 	bl	8000d74 <__aeabi_i2f>
 80033c4:	4604      	mov	r4, r0
 80033c6:	4b35      	ldr	r3, [pc, #212]	; (800349c <MOTOR_Move+0x114>)
 80033c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033cc:	4618      	mov	r0, r3
 80033ce:	f7fd fcd1 	bl	8000d74 <__aeabi_i2f>
 80033d2:	4603      	mov	r3, r0
 80033d4:	461a      	mov	r2, r3
 80033d6:	4621      	mov	r1, r4
 80033d8:	4831      	ldr	r0, [pc, #196]	; (80034a0 <MOTOR_Move+0x118>)
 80033da:	f000 f8d7 	bl	800358c <PID_Calculate_S>
 80033de:	4603      	mov	r3, r0
 80033e0:	e000      	b.n	80033e4 <MOTOR_Move+0x5c>
 80033e2:	2300      	movs	r3, #0
 80033e4:	60fb      	str	r3, [r7, #12]
	int PWM_y = abs (destination.y - now.y) >= 8 ? PID_Calculate_S(&pid_y, (float)destination.y, (float)now.y) : 0;
 80033e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80033ea:	461a      	mov	r2, r3
 80033ec:	4b2b      	ldr	r3, [pc, #172]	; (800349c <MOTOR_Move+0x114>)
 80033ee:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	bfb8      	it	lt
 80033f8:	425b      	neglt	r3, r3
 80033fa:	2b07      	cmp	r3, #7
 80033fc:	dd13      	ble.n	8003426 <MOTOR_Move+0x9e>
 80033fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003402:	4618      	mov	r0, r3
 8003404:	f7fd fcb6 	bl	8000d74 <__aeabi_i2f>
 8003408:	4604      	mov	r4, r0
 800340a:	4b24      	ldr	r3, [pc, #144]	; (800349c <MOTOR_Move+0x114>)
 800340c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003410:	4618      	mov	r0, r3
 8003412:	f7fd fcaf 	bl	8000d74 <__aeabi_i2f>
 8003416:	4603      	mov	r3, r0
 8003418:	461a      	mov	r2, r3
 800341a:	4621      	mov	r1, r4
 800341c:	4821      	ldr	r0, [pc, #132]	; (80034a4 <MOTOR_Move+0x11c>)
 800341e:	f000 f8b5 	bl	800358c <PID_Calculate_S>
 8003422:	4603      	mov	r3, r0
 8003424:	e000      	b.n	8003428 <MOTOR_Move+0xa0>
 8003426:	2300      	movs	r3, #0
 8003428:	60bb      	str	r3, [r7, #8]
	u1_printf("PWM_x=%d ", PWM_x);
 800342a:	68f9      	ldr	r1, [r7, #12]
 800342c:	481e      	ldr	r0, [pc, #120]	; (80034a8 <MOTOR_Move+0x120>)
 800342e:	f001 f91d 	bl	800466c <u1_printf>
	u1_printf("%PWM_y=%d\n",PWM_y);
 8003432:	68b9      	ldr	r1, [r7, #8]
 8003434:	481d      	ldr	r0, [pc, #116]	; (80034ac <MOTOR_Move+0x124>)
 8003436:	f001 f919 	bl	800466c <u1_printf>
	if (PWM_x >= 0)	MOTOR_Straight(right, PWM_x);
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	2b00      	cmp	r3, #0
 800343e:	db06      	blt.n	800344e <MOTOR_Move+0xc6>
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	b21b      	sxth	r3, r3
 8003444:	4619      	mov	r1, r3
 8003446:	2003      	movs	r0, #3
 8003448:	f7ff ff32 	bl	80032b0 <MOTOR_Straight>
 800344c:	e00b      	b.n	8003466 <MOTOR_Move+0xde>
	else if (PWM_x < 0)	MOTOR_Straight(left, -PWM_x);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2b00      	cmp	r3, #0
 8003452:	da08      	bge.n	8003466 <MOTOR_Move+0xde>
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	b29b      	uxth	r3, r3
 8003458:	425b      	negs	r3, r3
 800345a:	b29b      	uxth	r3, r3
 800345c:	b21b      	sxth	r3, r3
 800345e:	4619      	mov	r1, r3
 8003460:	2002      	movs	r0, #2
 8003462:	f7ff ff25 	bl	80032b0 <MOTOR_Straight>
	if (PWM_y >= 0)	MOTOR_Straight(forward, PWM_y);
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	2b00      	cmp	r3, #0
 800346a:	db06      	blt.n	800347a <MOTOR_Move+0xf2>
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	b21b      	sxth	r3, r3
 8003470:	4619      	mov	r1, r3
 8003472:	2000      	movs	r0, #0
 8003474:	f7ff ff1c 	bl	80032b0 <MOTOR_Straight>
	else if (PWM_y < 0)	MOTOR_Straight(back, -PWM_y);
}
 8003478:	e00b      	b.n	8003492 <MOTOR_Move+0x10a>
	else if (PWM_y < 0)	MOTOR_Straight(back, -PWM_y);
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	2b00      	cmp	r3, #0
 800347e:	da08      	bge.n	8003492 <MOTOR_Move+0x10a>
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	b29b      	uxth	r3, r3
 8003484:	425b      	negs	r3, r3
 8003486:	b29b      	uxth	r3, r3
 8003488:	b21b      	sxth	r3, r3
 800348a:	4619      	mov	r1, r3
 800348c:	2001      	movs	r0, #1
 800348e:	f7ff ff0f 	bl	80032b0 <MOTOR_Straight>
}
 8003492:	bf00      	nop
 8003494:	3714      	adds	r7, #20
 8003496:	46bd      	mov	sp, r7
 8003498:	bd90      	pop	{r4, r7, pc}
 800349a:	bf00      	nop
 800349c:	20000a2c 	.word	0x20000a2c
 80034a0:	20005ec8 	.word	0x20005ec8
 80034a4:	20005f04 	.word	0x20005f04
 80034a8:	0800cdec 	.word	0x0800cdec
 80034ac:	0800cdf8 	.word	0x0800cdf8

080034b0 <PID_Init_S>:
float rp_set = 5.f;
float ri_set = 0.01f;
float rd_set = 0.5f;
uint32_t pid_cnt;

void PID_Init_S(PID_typedef_S *pid, float Kp_ex_set, float Kp_set, float Ki_set, float Kd_set, PID_Instance_S instance_set){
 80034b0:	b480      	push	{r7}
 80034b2:	b085      	sub	sp, #20
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	60f8      	str	r0, [r7, #12]
 80034b8:	60b9      	str	r1, [r7, #8]
 80034ba:	607a      	str	r2, [r7, #4]
 80034bc:	603b      	str	r3, [r7, #0]
	pid->Kp_ex = Kp_ex_set;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	68ba      	ldr	r2, [r7, #8]
 80034c2:	601a      	str	r2, [r3, #0]
	pid->Kp = Kp_set;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	687a      	ldr	r2, [r7, #4]
 80034c8:	605a      	str	r2, [r3, #4]
	pid->Ki = Ki_set;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	683a      	ldr	r2, [r7, #0]
 80034ce:	609a      	str	r2, [r3, #8]
	pid->Kd = Kd_set;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	69ba      	ldr	r2, [r7, #24]
 80034d4:	60da      	str	r2, [r3, #12]
	pid->Motor_speed = 0.f;     //
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	f04f 0200 	mov.w	r2, #0
 80034dc:	611a      	str	r2, [r3, #16]
	pid->Position_now = 0.f;     //
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	f04f 0200 	mov.w	r2, #0
 80034e4:	615a      	str	r2, [r3, #20]
	pid->target_speed = 0.f;     //,
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	f04f 0200 	mov.w	r2, #0
 80034ec:	619a      	str	r2, [r3, #24]
	pid->target_position = 0.f;      //
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	f04f 0200 	mov.w	r2, #0
 80034f4:	61da      	str	r2, [r3, #28]

	pid->err_position_now = 0.f;     //
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	f04f 0200 	mov.w	r2, #0
 80034fc:	621a      	str	r2, [r3, #32]
	pid->err_position_last = 0.f;    //
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	f04f 0200 	mov.w	r2, #0
 8003504:	625a      	str	r2, [r3, #36]	; 0x24

	pid->err_speed_now = 0.f;      //
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	f04f 0200 	mov.w	r2, #0
 800350c:	629a      	str	r2, [r3, #40]	; 0x28
	pid->err_speed_last = 0.f;     //
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	f04f 0200 	mov.w	r2, #0
 8003514:	62da      	str	r2, [r3, #44]	; 0x2c

	pid->err_speed_i = 0.f;      //
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	f04f 0200 	mov.w	r2, #0
 800351c:	631a      	str	r2, [r3, #48]	; 0x30
	pid->instance = instance_set;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	7f3a      	ldrb	r2, [r7, #28]
 8003522:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
}
 8003526:	bf00      	nop
 8003528:	3714      	adds	r7, #20
 800352a:	46bd      	mov	sp, r7
 800352c:	bc80      	pop	{r7}
 800352e:	4770      	bx	lr

08003530 <PID_Clear_S>:

void PID_Clear_S(PID_typedef_S *pid){
 8003530:	b480      	push	{r7}
 8003532:	b083      	sub	sp, #12
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
	pid->Motor_speed = 0.f;     //
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	f04f 0200 	mov.w	r2, #0
 800353e:	611a      	str	r2, [r3, #16]
	pid->Position_now = 0.f;     //
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	f04f 0200 	mov.w	r2, #0
 8003546:	615a      	str	r2, [r3, #20]
	pid->target_speed = 0.f;     //,
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f04f 0200 	mov.w	r2, #0
 800354e:	619a      	str	r2, [r3, #24]
	pid->target_position = 0.f;      //
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	f04f 0200 	mov.w	r2, #0
 8003556:	61da      	str	r2, [r3, #28]

	pid->err_position_now = 0.f;     //
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	f04f 0200 	mov.w	r2, #0
 800355e:	621a      	str	r2, [r3, #32]
	pid->err_position_last = 0.f;    //
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	f04f 0200 	mov.w	r2, #0
 8003566:	625a      	str	r2, [r3, #36]	; 0x24

	pid->err_speed_now = 0.f;      //
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	f04f 0200 	mov.w	r2, #0
 800356e:	629a      	str	r2, [r3, #40]	; 0x28
	pid->err_speed_last = 0.f;     //
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	f04f 0200 	mov.w	r2, #0
 8003576:	62da      	str	r2, [r3, #44]	; 0x2c

	pid->err_speed_i = 0.f;      //
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	f04f 0200 	mov.w	r2, #0
 800357e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003580:	bf00      	nop
 8003582:	370c      	adds	r7, #12
 8003584:	46bd      	mov	sp, r7
 8003586:	bc80      	pop	{r7}
 8003588:	4770      	bx	lr
	...

0800358c <PID_Calculate_S>:

int PID_Calculate_S(PID_typedef_S *pid, float set_value, float now_value){
 800358c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003590:	b090      	sub	sp, #64	; 0x40
 8003592:	af08      	add	r7, sp, #32
 8003594:	60f8      	str	r0, [r7, #12]
 8003596:	60b9      	str	r1, [r7, #8]
 8003598:	607a      	str	r2, [r7, #4]
	const int max_value = 8000;
 800359a:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 800359e:	61fb      	str	r3, [r7, #28]
	const int min_value = 3000;
 80035a0:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80035a4:	61bb      	str	r3, [r7, #24]
	const int max_speed = 1400;
 80035a6:	f44f 63af 	mov.w	r3, #1400	; 0x578
 80035aa:	617b      	str	r3, [r7, #20]
	if ((pid_cnt ++ % 2) == 0){
 80035ac:	4b92      	ldr	r3, [pc, #584]	; (80037f8 <PID_Calculate_S+0x26c>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	1c5a      	adds	r2, r3, #1
 80035b2:	4991      	ldr	r1, [pc, #580]	; (80037f8 <PID_Calculate_S+0x26c>)
 80035b4:	600a      	str	r2, [r1, #0]
 80035b6:	f003 0301 	and.w	r3, r3, #1
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d160      	bne.n	8003680 <PID_Calculate_S+0xf4>
		pid->target_position = set_value;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	68ba      	ldr	r2, [r7, #8]
 80035c2:	61da      	str	r2, [r3, #28]
		pid->Position_now = now_value;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	687a      	ldr	r2, [r7, #4]
 80035c8:	615a      	str	r2, [r3, #20]
		pid->err_position_now = pid->target_position - pid->Position_now;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	69da      	ldr	r2, [r3, #28]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	695b      	ldr	r3, [r3, #20]
 80035d2:	4619      	mov	r1, r3
 80035d4:	4610      	mov	r0, r2
 80035d6:	f7fd fb17 	bl	8000c08 <__aeabi_fsub>
 80035da:	4603      	mov	r3, r0
 80035dc:	461a      	mov	r2, r3
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	621a      	str	r2, [r3, #32]
		pid->target_speed = pid->Kp_ex * pid->err_position_now;//
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	6a1b      	ldr	r3, [r3, #32]
 80035ea:	4619      	mov	r1, r3
 80035ec:	4610      	mov	r0, r2
 80035ee:	f7fd fc15 	bl	8000e1c <__aeabi_fmul>
 80035f2:	4603      	mov	r3, r0
 80035f4:	461a      	mov	r2, r3
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	619a      	str	r2, [r3, #24]
		//
		pid->err_position_last = pid->err_position_now;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6a1a      	ldr	r2, [r3, #32]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	625a      	str	r2, [r3, #36]	; 0x24
		if (pid->target_speed > max_speed) pid->target_speed = max_speed;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	699c      	ldr	r4, [r3, #24]
 8003606:	6978      	ldr	r0, [r7, #20]
 8003608:	f7fd fbb4 	bl	8000d74 <__aeabi_i2f>
 800360c:	4603      	mov	r3, r0
 800360e:	4619      	mov	r1, r3
 8003610:	4620      	mov	r0, r4
 8003612:	f7fd fdbf 	bl	8001194 <__aeabi_fcmpgt>
 8003616:	4603      	mov	r3, r0
 8003618:	2b00      	cmp	r3, #0
 800361a:	d005      	beq.n	8003628 <PID_Calculate_S+0x9c>
 800361c:	6978      	ldr	r0, [r7, #20]
 800361e:	f7fd fba9 	bl	8000d74 <__aeabi_i2f>
 8003622:	4602      	mov	r2, r0
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	619a      	str	r2, [r3, #24]
		if (pid->target_speed < -max_speed) pid->target_speed = -max_speed;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	699c      	ldr	r4, [r3, #24]
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	425b      	negs	r3, r3
 8003630:	4618      	mov	r0, r3
 8003632:	f7fd fb9f 	bl	8000d74 <__aeabi_i2f>
 8003636:	4603      	mov	r3, r0
 8003638:	4619      	mov	r1, r3
 800363a:	4620      	mov	r0, r4
 800363c:	f7fd fd8c 	bl	8001158 <__aeabi_fcmplt>
 8003640:	4603      	mov	r3, r0
 8003642:	2b00      	cmp	r3, #0
 8003644:	d007      	beq.n	8003656 <PID_Calculate_S+0xca>
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	425b      	negs	r3, r3
 800364a:	4618      	mov	r0, r3
 800364c:	f7fd fb92 	bl	8000d74 <__aeabi_i2f>
 8003650:	4602      	mov	r2, r0
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	619a      	str	r2, [r3, #24]
		if (pid->Motor_speed * pid->target_speed < 0){
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	691a      	ldr	r2, [r3, #16]
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	699b      	ldr	r3, [r3, #24]
 800365e:	4619      	mov	r1, r3
 8003660:	4610      	mov	r0, r2
 8003662:	f7fd fbdb 	bl	8000e1c <__aeabi_fmul>
 8003666:	4603      	mov	r3, r0
 8003668:	f04f 0100 	mov.w	r1, #0
 800366c:	4618      	mov	r0, r3
 800366e:	f7fd fd73 	bl	8001158 <__aeabi_fcmplt>
 8003672:	4603      	mov	r3, r0
 8003674:	2b00      	cmp	r3, #0
 8003676:	d003      	beq.n	8003680 <PID_Calculate_S+0xf4>
			pid->err_speed_i = 0;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	f04f 0200 	mov.w	r2, #0
 800367e:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	if (pid->instance == straight_x) pid->Motor_speed = motor_speed_x;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003686:	2b00      	cmp	r3, #0
 8003688:	d103      	bne.n	8003692 <PID_Calculate_S+0x106>
 800368a:	4b5c      	ldr	r3, [pc, #368]	; (80037fc <PID_Calculate_S+0x270>)
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	611a      	str	r2, [r3, #16]
	if (pid->instance == straight_y) pid->Motor_speed = motor_speed_y;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003698:	2b01      	cmp	r3, #1
 800369a:	d103      	bne.n	80036a4 <PID_Calculate_S+0x118>
 800369c:	4b58      	ldr	r3, [pc, #352]	; (8003800 <PID_Calculate_S+0x274>)
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	611a      	str	r2, [r3, #16]
	if (pid->instance == rotate) pid->Motor_speed = motor_speed_x;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80036aa:	2b02      	cmp	r3, #2
 80036ac:	d103      	bne.n	80036b6 <PID_Calculate_S+0x12a>
 80036ae:	4b53      	ldr	r3, [pc, #332]	; (80037fc <PID_Calculate_S+0x270>)
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	611a      	str	r2, [r3, #16]
	pid->err_speed_now = pid->target_speed - pid->Motor_speed;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	699a      	ldr	r2, [r3, #24]
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	691b      	ldr	r3, [r3, #16]
 80036be:	4619      	mov	r1, r3
 80036c0:	4610      	mov	r0, r2
 80036c2:	f7fd faa1 	bl	8000c08 <__aeabi_fsub>
 80036c6:	4603      	mov	r3, r0
 80036c8:	461a      	mov	r2, r3
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	629a      	str	r2, [r3, #40]	; 0x28
	pid->err_speed_i += pid->err_speed_now;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036d6:	4619      	mov	r1, r3
 80036d8:	4610      	mov	r0, r2
 80036da:	f7fd fa97 	bl	8000c0c <__addsf3>
 80036de:	4603      	mov	r3, r0
 80036e0:	461a      	mov	r2, r3
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	631a      	str	r2, [r3, #48]	; 0x30
	if(pid->err_speed_i < -50000) pid->err_speed_i = -50000;//
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ea:	4946      	ldr	r1, [pc, #280]	; (8003804 <PID_Calculate_S+0x278>)
 80036ec:	4618      	mov	r0, r3
 80036ee:	f7fd fd33 	bl	8001158 <__aeabi_fcmplt>
 80036f2:	4603      	mov	r3, r0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d002      	beq.n	80036fe <PID_Calculate_S+0x172>
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	4a42      	ldr	r2, [pc, #264]	; (8003804 <PID_Calculate_S+0x278>)
 80036fc:	631a      	str	r2, [r3, #48]	; 0x30
	if(pid->err_speed_i > 50000) pid->err_speed_i = 50000;//
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003702:	4941      	ldr	r1, [pc, #260]	; (8003808 <PID_Calculate_S+0x27c>)
 8003704:	4618      	mov	r0, r3
 8003706:	f7fd fd45 	bl	8001194 <__aeabi_fcmpgt>
 800370a:	4603      	mov	r3, r0
 800370c:	2b00      	cmp	r3, #0
 800370e:	d002      	beq.n	8003716 <PID_Calculate_S+0x18a>
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	4a3d      	ldr	r2, [pc, #244]	; (8003808 <PID_Calculate_S+0x27c>)
 8003714:	631a      	str	r2, [r3, #48]	; 0x30
	pid->output = (int) pid->Kp * pid->err_speed_now + pid->Ki * pid->err_speed_i + pid->Kd * (pid->err_speed_now - pid->err_speed_last);//PID
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	4618      	mov	r0, r3
 800371c:	f7fd fd44 	bl	80011a8 <__aeabi_f2iz>
 8003720:	4603      	mov	r3, r0
 8003722:	4618      	mov	r0, r3
 8003724:	f7fd fb26 	bl	8000d74 <__aeabi_i2f>
 8003728:	4602      	mov	r2, r0
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800372e:	4619      	mov	r1, r3
 8003730:	4610      	mov	r0, r2
 8003732:	f7fd fb73 	bl	8000e1c <__aeabi_fmul>
 8003736:	4603      	mov	r3, r0
 8003738:	461c      	mov	r4, r3
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	689a      	ldr	r2, [r3, #8]
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003742:	4619      	mov	r1, r3
 8003744:	4610      	mov	r0, r2
 8003746:	f7fd fb69 	bl	8000e1c <__aeabi_fmul>
 800374a:	4603      	mov	r3, r0
 800374c:	4619      	mov	r1, r3
 800374e:	4620      	mov	r0, r4
 8003750:	f7fd fa5c 	bl	8000c0c <__addsf3>
 8003754:	4603      	mov	r3, r0
 8003756:	461d      	mov	r5, r3
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	68dc      	ldr	r4, [r3, #12]
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003764:	4619      	mov	r1, r3
 8003766:	4610      	mov	r0, r2
 8003768:	f7fd fa4e 	bl	8000c08 <__aeabi_fsub>
 800376c:	4603      	mov	r3, r0
 800376e:	4619      	mov	r1, r3
 8003770:	4620      	mov	r0, r4
 8003772:	f7fd fb53 	bl	8000e1c <__aeabi_fmul>
 8003776:	4603      	mov	r3, r0
 8003778:	4619      	mov	r1, r3
 800377a:	4628      	mov	r0, r5
 800377c:	f7fd fa46 	bl	8000c0c <__addsf3>
 8003780:	4603      	mov	r3, r0
 8003782:	4618      	mov	r0, r3
 8003784:	f7fd fd10 	bl	80011a8 <__aeabi_f2iz>
 8003788:	4602      	mov	r2, r0
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	635a      	str	r2, [r3, #52]	; 0x34
	u1_printf("target: %f, x: %f, y: %f,err_i: %f out: %d\n", pid->target_speed, motor_speed_x, motor_speed_y, pid->err_speed_i, pid->output);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	699b      	ldr	r3, [r3, #24]
 8003792:	4618      	mov	r0, r3
 8003794:	f7fc feb4 	bl	8000500 <__aeabi_f2d>
 8003798:	4682      	mov	sl, r0
 800379a:	468b      	mov	fp, r1
 800379c:	4b17      	ldr	r3, [pc, #92]	; (80037fc <PID_Calculate_S+0x270>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4618      	mov	r0, r3
 80037a2:	f7fc fead 	bl	8000500 <__aeabi_f2d>
 80037a6:	4604      	mov	r4, r0
 80037a8:	460d      	mov	r5, r1
 80037aa:	4b15      	ldr	r3, [pc, #84]	; (8003800 <PID_Calculate_S+0x274>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4618      	mov	r0, r3
 80037b0:	f7fc fea6 	bl	8000500 <__aeabi_f2d>
 80037b4:	4680      	mov	r8, r0
 80037b6:	4689      	mov	r9, r1
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037bc:	4618      	mov	r0, r3
 80037be:	f7fc fe9f 	bl	8000500 <__aeabi_f2d>
 80037c2:	4602      	mov	r2, r0
 80037c4:	460b      	mov	r3, r1
 80037c6:	68f9      	ldr	r1, [r7, #12]
 80037c8:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80037ca:	9106      	str	r1, [sp, #24]
 80037cc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80037d0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80037d4:	e9cd 4500 	strd	r4, r5, [sp]
 80037d8:	4652      	mov	r2, sl
 80037da:	465b      	mov	r3, fp
 80037dc:	480b      	ldr	r0, [pc, #44]	; (800380c <PID_Calculate_S+0x280>)
 80037de:	f000 ff45 	bl	800466c <u1_printf>
	pid->err_speed_last = pid->err_speed_now;//
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	62da      	str	r2, [r3, #44]	; 0x2c
	if (pid->output > max_value) return max_value;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037ee:	69fa      	ldr	r2, [r7, #28]
 80037f0:	429a      	cmp	r2, r3
 80037f2:	da0d      	bge.n	8003810 <PID_Calculate_S+0x284>
 80037f4:	69fb      	ldr	r3, [r7, #28]
 80037f6:	e038      	b.n	800386a <PID_Calculate_S+0x2de>
 80037f8:	20005f7c 	.word	0x20005f7c
 80037fc:	20005ec0 	.word	0x20005ec0
 8003800:	20005ec4 	.word	0x20005ec4
 8003804:	c7435000 	.word	0xc7435000
 8003808:	47435000 	.word	0x47435000
 800380c:	0800ce04 	.word	0x0800ce04
	if (pid->output < -max_value) return -max_value;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	425b      	negs	r3, r3
 8003818:	429a      	cmp	r2, r3
 800381a:	da02      	bge.n	8003822 <PID_Calculate_S+0x296>
 800381c:	69fb      	ldr	r3, [r7, #28]
 800381e:	425b      	negs	r3, r3
 8003820:	e023      	b.n	800386a <PID_Calculate_S+0x2de>
	if (pid->instance == straight_x || pid->instance == straight_y){
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003828:	2b00      	cmp	r3, #0
 800382a:	d004      	beq.n	8003836 <PID_Calculate_S+0x2aa>
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003832:	2b01      	cmp	r3, #1
 8003834:	d117      	bne.n	8003866 <PID_Calculate_S+0x2da>
		if (pid->output < min_value && pid->output > 0) return min_value;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800383a:	69ba      	ldr	r2, [r7, #24]
 800383c:	429a      	cmp	r2, r3
 800383e:	dd05      	ble.n	800384c <PID_Calculate_S+0x2c0>
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003844:	2b00      	cmp	r3, #0
 8003846:	dd01      	ble.n	800384c <PID_Calculate_S+0x2c0>
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	e00e      	b.n	800386a <PID_Calculate_S+0x2de>
		if (pid->output > -min_value && pid->output < 0) return -min_value;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003850:	69bb      	ldr	r3, [r7, #24]
 8003852:	425b      	negs	r3, r3
 8003854:	429a      	cmp	r2, r3
 8003856:	dd06      	ble.n	8003866 <PID_Calculate_S+0x2da>
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800385c:	2b00      	cmp	r3, #0
 800385e:	da02      	bge.n	8003866 <PID_Calculate_S+0x2da>
 8003860:	69bb      	ldr	r3, [r7, #24]
 8003862:	425b      	negs	r3, r3
 8003864:	e001      	b.n	800386a <PID_Calculate_S+0x2de>
	}

	return pid->output;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 800386a:	4618      	mov	r0, r3
 800386c:	3720      	adds	r7, #32
 800386e:	46bd      	mov	sp, r7
 8003870:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08003874 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003874:	b480      	push	{r7}
 8003876:	b085      	sub	sp, #20
 8003878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800387a:	4b15      	ldr	r3, [pc, #84]	; (80038d0 <HAL_MspInit+0x5c>)
 800387c:	699b      	ldr	r3, [r3, #24]
 800387e:	4a14      	ldr	r2, [pc, #80]	; (80038d0 <HAL_MspInit+0x5c>)
 8003880:	f043 0301 	orr.w	r3, r3, #1
 8003884:	6193      	str	r3, [r2, #24]
 8003886:	4b12      	ldr	r3, [pc, #72]	; (80038d0 <HAL_MspInit+0x5c>)
 8003888:	699b      	ldr	r3, [r3, #24]
 800388a:	f003 0301 	and.w	r3, r3, #1
 800388e:	60bb      	str	r3, [r7, #8]
 8003890:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003892:	4b0f      	ldr	r3, [pc, #60]	; (80038d0 <HAL_MspInit+0x5c>)
 8003894:	69db      	ldr	r3, [r3, #28]
 8003896:	4a0e      	ldr	r2, [pc, #56]	; (80038d0 <HAL_MspInit+0x5c>)
 8003898:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800389c:	61d3      	str	r3, [r2, #28]
 800389e:	4b0c      	ldr	r3, [pc, #48]	; (80038d0 <HAL_MspInit+0x5c>)
 80038a0:	69db      	ldr	r3, [r3, #28]
 80038a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038a6:	607b      	str	r3, [r7, #4]
 80038a8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80038aa:	4b0a      	ldr	r3, [pc, #40]	; (80038d4 <HAL_MspInit+0x60>)
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	60fb      	str	r3, [r7, #12]
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80038b6:	60fb      	str	r3, [r7, #12]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80038be:	60fb      	str	r3, [r7, #12]
 80038c0:	4a04      	ldr	r2, [pc, #16]	; (80038d4 <HAL_MspInit+0x60>)
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80038c6:	bf00      	nop
 80038c8:	3714      	adds	r7, #20
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bc80      	pop	{r7}
 80038ce:	4770      	bx	lr
 80038d0:	40021000 	.word	0x40021000
 80038d4:	40010000 	.word	0x40010000

080038d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80038d8:	b480      	push	{r7}
 80038da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80038dc:	e7fe      	b.n	80038dc <NMI_Handler+0x4>

080038de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80038de:	b480      	push	{r7}
 80038e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80038e2:	e7fe      	b.n	80038e2 <HardFault_Handler+0x4>

080038e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80038e4:	b480      	push	{r7}
 80038e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80038e8:	e7fe      	b.n	80038e8 <MemManage_Handler+0x4>

080038ea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80038ea:	b480      	push	{r7}
 80038ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80038ee:	e7fe      	b.n	80038ee <BusFault_Handler+0x4>

080038f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80038f0:	b480      	push	{r7}
 80038f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80038f4:	e7fe      	b.n	80038f4 <UsageFault_Handler+0x4>

080038f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80038f6:	b480      	push	{r7}
 80038f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80038fa:	bf00      	nop
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bc80      	pop	{r7}
 8003900:	4770      	bx	lr

08003902 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003902:	b480      	push	{r7}
 8003904:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003906:	bf00      	nop
 8003908:	46bd      	mov	sp, r7
 800390a:	bc80      	pop	{r7}
 800390c:	4770      	bx	lr

0800390e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800390e:	b480      	push	{r7}
 8003910:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003912:	bf00      	nop
 8003914:	46bd      	mov	sp, r7
 8003916:	bc80      	pop	{r7}
 8003918:	4770      	bx	lr

0800391a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800391a:	b580      	push	{r7, lr}
 800391c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800391e:	f001 f9dd 	bl	8004cdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003922:	bf00      	nop
 8003924:	bd80      	pop	{r7, pc}
	...

08003928 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800392c:	4802      	ldr	r0, [pc, #8]	; (8003938 <DMA1_Channel3_IRQHandler+0x10>)
 800392e:	f001 fd17 	bl	8005360 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003932:	bf00      	nop
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	20006240 	.word	0x20006240

0800393c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003940:	4802      	ldr	r0, [pc, #8]	; (800394c <DMA1_Channel5_IRQHandler+0x10>)
 8003942:	f001 fd0d 	bl	8005360 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8003946:	bf00      	nop
 8003948:	bd80      	pop	{r7, pc}
 800394a:	bf00      	nop
 800394c:	200061b8 	.word	0x200061b8

08003950 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003954:	4802      	ldr	r0, [pc, #8]	; (8003960 <DMA1_Channel6_IRQHandler+0x10>)
 8003956:	f001 fd03 	bl	8005360 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800395a:	bf00      	nop
 800395c:	bd80      	pop	{r7, pc}
 800395e:	bf00      	nop
 8003960:	200061fc 	.word	0x200061fc

08003964 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003968:	4802      	ldr	r0, [pc, #8]	; (8003974 <TIM1_BRK_IRQHandler+0x10>)
 800396a:	f003 f833 	bl	80069d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 800396e:	bf00      	nop
 8003970:	bd80      	pop	{r7, pc}
 8003972:	bf00      	nop
 8003974:	20005f84 	.word	0x20005f84

08003978 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800397c:	4802      	ldr	r0, [pc, #8]	; (8003988 <TIM1_UP_IRQHandler+0x10>)
 800397e:	f003 f829 	bl	80069d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8003982:	bf00      	nop
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	20005f84 	.word	0x20005f84

0800398c <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003990:	4802      	ldr	r0, [pc, #8]	; (800399c <TIM1_TRG_COM_IRQHandler+0x10>)
 8003992:	f003 f81f 	bl	80069d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 8003996:	bf00      	nop
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	20005f84 	.word	0x20005f84

080039a0 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80039a4:	4802      	ldr	r0, [pc, #8]	; (80039b0 <TIM1_CC_IRQHandler+0x10>)
 80039a6:	f003 f815 	bl	80069d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80039aa:	bf00      	nop
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	bf00      	nop
 80039b0:	20005f84 	.word	0x20005f84

080039b4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80039b8:	4802      	ldr	r0, [pc, #8]	; (80039c4 <USART1_IRQHandler+0x10>)
 80039ba:	f003 ffc7 	bl	800794c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80039be:	bf00      	nop
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	bf00      	nop
 80039c4:	200060ec 	.word	0x200060ec

080039c8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80039cc:	4802      	ldr	r0, [pc, #8]	; (80039d8 <USART2_IRQHandler+0x10>)
 80039ce:	f003 ffbd 	bl	800794c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80039d2:	bf00      	nop
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	bf00      	nop
 80039d8:	20006130 	.word	0x20006130

080039dc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80039e0:	4802      	ldr	r0, [pc, #8]	; (80039ec <USART3_IRQHandler+0x10>)
 80039e2:	f003 ffb3 	bl	800794c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80039e6:	bf00      	nop
 80039e8:	bd80      	pop	{r7, pc}
 80039ea:	bf00      	nop
 80039ec:	20006174 	.word	0x20006174

080039f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80039f0:	b480      	push	{r7}
 80039f2:	af00      	add	r7, sp, #0
	return 1;
 80039f4:	2301      	movs	r3, #1
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bc80      	pop	{r7}
 80039fc:	4770      	bx	lr

080039fe <_kill>:

int _kill(int pid, int sig)
{
 80039fe:	b580      	push	{r7, lr}
 8003a00:	b082      	sub	sp, #8
 8003a02:	af00      	add	r7, sp, #0
 8003a04:	6078      	str	r0, [r7, #4]
 8003a06:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003a08:	f004 fcae 	bl	8008368 <__errno>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	2216      	movs	r2, #22
 8003a10:	601a      	str	r2, [r3, #0]
	return -1;
 8003a12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	3708      	adds	r7, #8
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}

08003a1e <_exit>:

void _exit (int status)
{
 8003a1e:	b580      	push	{r7, lr}
 8003a20:	b082      	sub	sp, #8
 8003a22:	af00      	add	r7, sp, #0
 8003a24:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003a26:	f04f 31ff 	mov.w	r1, #4294967295
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	f7ff ffe7 	bl	80039fe <_kill>
	while (1) {}		/* Make sure we hang here */
 8003a30:	e7fe      	b.n	8003a30 <_exit+0x12>

08003a32 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003a32:	b580      	push	{r7, lr}
 8003a34:	b086      	sub	sp, #24
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	60f8      	str	r0, [r7, #12]
 8003a3a:	60b9      	str	r1, [r7, #8]
 8003a3c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a3e:	2300      	movs	r3, #0
 8003a40:	617b      	str	r3, [r7, #20]
 8003a42:	e00a      	b.n	8003a5a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003a44:	f3af 8000 	nop.w
 8003a48:	4601      	mov	r1, r0
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	1c5a      	adds	r2, r3, #1
 8003a4e:	60ba      	str	r2, [r7, #8]
 8003a50:	b2ca      	uxtb	r2, r1
 8003a52:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	3301      	adds	r3, #1
 8003a58:	617b      	str	r3, [r7, #20]
 8003a5a:	697a      	ldr	r2, [r7, #20]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	dbf0      	blt.n	8003a44 <_read+0x12>
	}

return len;
 8003a62:	687b      	ldr	r3, [r7, #4]
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	3718      	adds	r7, #24
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd80      	pop	{r7, pc}

08003a6c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b086      	sub	sp, #24
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	60f8      	str	r0, [r7, #12]
 8003a74:	60b9      	str	r1, [r7, #8]
 8003a76:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a78:	2300      	movs	r3, #0
 8003a7a:	617b      	str	r3, [r7, #20]
 8003a7c:	e009      	b.n	8003a92 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	1c5a      	adds	r2, r3, #1
 8003a82:	60ba      	str	r2, [r7, #8]
 8003a84:	781b      	ldrb	r3, [r3, #0]
 8003a86:	4618      	mov	r0, r3
 8003a88:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	3301      	adds	r3, #1
 8003a90:	617b      	str	r3, [r7, #20]
 8003a92:	697a      	ldr	r2, [r7, #20]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	429a      	cmp	r2, r3
 8003a98:	dbf1      	blt.n	8003a7e <_write+0x12>
	}
	return len;
 8003a9a:	687b      	ldr	r3, [r7, #4]
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	3718      	adds	r7, #24
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <_close>:

int _close(int file)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
	return -1;
 8003aac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	370c      	adds	r7, #12
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bc80      	pop	{r7}
 8003ab8:	4770      	bx	lr

08003aba <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003aba:	b480      	push	{r7}
 8003abc:	b083      	sub	sp, #12
 8003abe:	af00      	add	r7, sp, #0
 8003ac0:	6078      	str	r0, [r7, #4]
 8003ac2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003aca:	605a      	str	r2, [r3, #4]
	return 0;
 8003acc:	2300      	movs	r3, #0
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	370c      	adds	r7, #12
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bc80      	pop	{r7}
 8003ad6:	4770      	bx	lr

08003ad8 <_isatty>:

int _isatty(int file)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b083      	sub	sp, #12
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
	return 1;
 8003ae0:	2301      	movs	r3, #1
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	370c      	adds	r7, #12
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bc80      	pop	{r7}
 8003aea:	4770      	bx	lr

08003aec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b085      	sub	sp, #20
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	60f8      	str	r0, [r7, #12]
 8003af4:	60b9      	str	r1, [r7, #8]
 8003af6:	607a      	str	r2, [r7, #4]
	return 0;
 8003af8:	2300      	movs	r3, #0
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	3714      	adds	r7, #20
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bc80      	pop	{r7}
 8003b02:	4770      	bx	lr

08003b04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b086      	sub	sp, #24
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b0c:	4a14      	ldr	r2, [pc, #80]	; (8003b60 <_sbrk+0x5c>)
 8003b0e:	4b15      	ldr	r3, [pc, #84]	; (8003b64 <_sbrk+0x60>)
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b18:	4b13      	ldr	r3, [pc, #76]	; (8003b68 <_sbrk+0x64>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d102      	bne.n	8003b26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b20:	4b11      	ldr	r3, [pc, #68]	; (8003b68 <_sbrk+0x64>)
 8003b22:	4a12      	ldr	r2, [pc, #72]	; (8003b6c <_sbrk+0x68>)
 8003b24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b26:	4b10      	ldr	r3, [pc, #64]	; (8003b68 <_sbrk+0x64>)
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	4413      	add	r3, r2
 8003b2e:	693a      	ldr	r2, [r7, #16]
 8003b30:	429a      	cmp	r2, r3
 8003b32:	d207      	bcs.n	8003b44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b34:	f004 fc18 	bl	8008368 <__errno>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	220c      	movs	r2, #12
 8003b3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8003b42:	e009      	b.n	8003b58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b44:	4b08      	ldr	r3, [pc, #32]	; (8003b68 <_sbrk+0x64>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b4a:	4b07      	ldr	r3, [pc, #28]	; (8003b68 <_sbrk+0x64>)
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	4413      	add	r3, r2
 8003b52:	4a05      	ldr	r2, [pc, #20]	; (8003b68 <_sbrk+0x64>)
 8003b54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003b56:	68fb      	ldr	r3, [r7, #12]
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3718      	adds	r7, #24
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}
 8003b60:	2000c000 	.word	0x2000c000
 8003b64:	00000400 	.word	0x00000400
 8003b68:	20005f80 	.word	0x20005f80
 8003b6c:	200064a0 	.word	0x200064a0

08003b70 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003b70:	b480      	push	{r7}
 8003b72:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003b74:	bf00      	nop
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bc80      	pop	{r7}
 8003b7a:	4770      	bx	lr

08003b7c <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b096      	sub	sp, #88	; 0x58
 8003b80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003b82:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003b86:	2200      	movs	r2, #0
 8003b88:	601a      	str	r2, [r3, #0]
 8003b8a:	605a      	str	r2, [r3, #4]
 8003b8c:	609a      	str	r2, [r3, #8]
 8003b8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b90:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003b94:	2200      	movs	r2, #0
 8003b96:	601a      	str	r2, [r3, #0]
 8003b98:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003b9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	601a      	str	r2, [r3, #0]
 8003ba2:	605a      	str	r2, [r3, #4]
 8003ba4:	609a      	str	r2, [r3, #8]
 8003ba6:	60da      	str	r2, [r3, #12]
 8003ba8:	611a      	str	r2, [r3, #16]
 8003baa:	615a      	str	r2, [r3, #20]
 8003bac:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003bae:	1d3b      	adds	r3, r7, #4
 8003bb0:	2220      	movs	r2, #32
 8003bb2:	2100      	movs	r1, #0
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f004 fc01 	bl	80083bc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003bba:	4b50      	ldr	r3, [pc, #320]	; (8003cfc <MX_TIM1_Init+0x180>)
 8003bbc:	4a50      	ldr	r2, [pc, #320]	; (8003d00 <MX_TIM1_Init+0x184>)
 8003bbe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8003bc0:	4b4e      	ldr	r3, [pc, #312]	; (8003cfc <MX_TIM1_Init+0x180>)
 8003bc2:	2247      	movs	r2, #71	; 0x47
 8003bc4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003bc6:	4b4d      	ldr	r3, [pc, #308]	; (8003cfc <MX_TIM1_Init+0x180>)
 8003bc8:	2200      	movs	r2, #0
 8003bca:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 8003bcc:	4b4b      	ldr	r3, [pc, #300]	; (8003cfc <MX_TIM1_Init+0x180>)
 8003bce:	f242 720f 	movw	r2, #9999	; 0x270f
 8003bd2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003bd4:	4b49      	ldr	r3, [pc, #292]	; (8003cfc <MX_TIM1_Init+0x180>)
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003bda:	4b48      	ldr	r3, [pc, #288]	; (8003cfc <MX_TIM1_Init+0x180>)
 8003bdc:	2200      	movs	r2, #0
 8003bde:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003be0:	4b46      	ldr	r3, [pc, #280]	; (8003cfc <MX_TIM1_Init+0x180>)
 8003be2:	2200      	movs	r2, #0
 8003be4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003be6:	4845      	ldr	r0, [pc, #276]	; (8003cfc <MX_TIM1_Init+0x180>)
 8003be8:	f002 fc02 	bl	80063f0 <HAL_TIM_Base_Init>
 8003bec:	4603      	mov	r3, r0
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d001      	beq.n	8003bf6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8003bf2:	f7ff f98a 	bl	8002f0a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003bf6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003bfa:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003bfc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003c00:	4619      	mov	r1, r3
 8003c02:	483e      	ldr	r0, [pc, #248]	; (8003cfc <MX_TIM1_Init+0x180>)
 8003c04:	f003 f8ac 	bl	8006d60 <HAL_TIM_ConfigClockSource>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d001      	beq.n	8003c12 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8003c0e:	f7ff f97c 	bl	8002f0a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003c12:	483a      	ldr	r0, [pc, #232]	; (8003cfc <MX_TIM1_Init+0x180>)
 8003c14:	f002 fc9c 	bl	8006550 <HAL_TIM_PWM_Init>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d001      	beq.n	8003c22 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8003c1e:	f7ff f974 	bl	8002f0a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c22:	2300      	movs	r3, #0
 8003c24:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c26:	2300      	movs	r3, #0
 8003c28:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003c2a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003c2e:	4619      	mov	r1, r3
 8003c30:	4832      	ldr	r0, [pc, #200]	; (8003cfc <MX_TIM1_Init+0x180>)
 8003c32:	f003 fc5d 	bl	80074f0 <HAL_TIMEx_MasterConfigSynchronization>
 8003c36:	4603      	mov	r3, r0
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d001      	beq.n	8003c40 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8003c3c:	f7ff f965 	bl	8002f0a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003c40:	2360      	movs	r3, #96	; 0x60
 8003c42:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003c44:	2300      	movs	r3, #0
 8003c46:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003c50:	2300      	movs	r3, #0
 8003c52:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003c54:	2300      	movs	r3, #0
 8003c56:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003c5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c60:	2200      	movs	r2, #0
 8003c62:	4619      	mov	r1, r3
 8003c64:	4825      	ldr	r0, [pc, #148]	; (8003cfc <MX_TIM1_Init+0x180>)
 8003c66:	f002 ffbd 	bl	8006be4 <HAL_TIM_PWM_ConfigChannel>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d001      	beq.n	8003c74 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8003c70:	f7ff f94b 	bl	8002f0a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003c74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c78:	2204      	movs	r2, #4
 8003c7a:	4619      	mov	r1, r3
 8003c7c:	481f      	ldr	r0, [pc, #124]	; (8003cfc <MX_TIM1_Init+0x180>)
 8003c7e:	f002 ffb1 	bl	8006be4 <HAL_TIM_PWM_ConfigChannel>
 8003c82:	4603      	mov	r3, r0
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d001      	beq.n	8003c8c <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8003c88:	f7ff f93f 	bl	8002f0a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003c8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c90:	2208      	movs	r2, #8
 8003c92:	4619      	mov	r1, r3
 8003c94:	4819      	ldr	r0, [pc, #100]	; (8003cfc <MX_TIM1_Init+0x180>)
 8003c96:	f002 ffa5 	bl	8006be4 <HAL_TIM_PWM_ConfigChannel>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d001      	beq.n	8003ca4 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8003ca0:	f7ff f933 	bl	8002f0a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003ca4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ca8:	220c      	movs	r2, #12
 8003caa:	4619      	mov	r1, r3
 8003cac:	4813      	ldr	r0, [pc, #76]	; (8003cfc <MX_TIM1_Init+0x180>)
 8003cae:	f002 ff99 	bl	8006be4 <HAL_TIM_PWM_ConfigChannel>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d001      	beq.n	8003cbc <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8003cb8:	f7ff f927 	bl	8002f0a <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003cd0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003cd4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003cda:	1d3b      	adds	r3, r7, #4
 8003cdc:	4619      	mov	r1, r3
 8003cde:	4807      	ldr	r0, [pc, #28]	; (8003cfc <MX_TIM1_Init+0x180>)
 8003ce0:	f003 fc72 	bl	80075c8 <HAL_TIMEx_ConfigBreakDeadTime>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d001      	beq.n	8003cee <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 8003cea:	f7ff f90e 	bl	8002f0a <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003cee:	4803      	ldr	r0, [pc, #12]	; (8003cfc <MX_TIM1_Init+0x180>)
 8003cf0:	f000 fa8c 	bl	800420c <HAL_TIM_MspPostInit>

}
 8003cf4:	bf00      	nop
 8003cf6:	3758      	adds	r7, #88	; 0x58
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	20005f84 	.word	0x20005f84
 8003d00:	40012c00 	.word	0x40012c00

08003d04 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b08c      	sub	sp, #48	; 0x30
 8003d08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003d0a:	f107 030c 	add.w	r3, r7, #12
 8003d0e:	2224      	movs	r2, #36	; 0x24
 8003d10:	2100      	movs	r1, #0
 8003d12:	4618      	mov	r0, r3
 8003d14:	f004 fb52 	bl	80083bc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003d18:	1d3b      	adds	r3, r7, #4
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	601a      	str	r2, [r3, #0]
 8003d1e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003d20:	4b21      	ldr	r3, [pc, #132]	; (8003da8 <MX_TIM2_Init+0xa4>)
 8003d22:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003d26:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003d28:	4b1f      	ldr	r3, [pc, #124]	; (8003da8 <MX_TIM2_Init+0xa4>)
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d2e:	4b1e      	ldr	r3, [pc, #120]	; (8003da8 <MX_TIM2_Init+0xa4>)
 8003d30:	2200      	movs	r2, #0
 8003d32:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8003d34:	4b1c      	ldr	r3, [pc, #112]	; (8003da8 <MX_TIM2_Init+0xa4>)
 8003d36:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003d3a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d3c:	4b1a      	ldr	r3, [pc, #104]	; (8003da8 <MX_TIM2_Init+0xa4>)
 8003d3e:	2200      	movs	r2, #0
 8003d40:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d42:	4b19      	ldr	r3, [pc, #100]	; (8003da8 <MX_TIM2_Init+0xa4>)
 8003d44:	2200      	movs	r2, #0
 8003d46:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003d48:	2303      	movs	r3, #3
 8003d4a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003d50:	2301      	movs	r3, #1
 8003d52:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003d54:	2300      	movs	r3, #0
 8003d56:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003d60:	2301      	movs	r3, #1
 8003d62:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003d64:	2300      	movs	r3, #0
 8003d66:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8003d6c:	f107 030c 	add.w	r3, r7, #12
 8003d70:	4619      	mov	r1, r3
 8003d72:	480d      	ldr	r0, [pc, #52]	; (8003da8 <MX_TIM2_Init+0xa4>)
 8003d74:	f002 fcfe 	bl	8006774 <HAL_TIM_Encoder_Init>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d001      	beq.n	8003d82 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8003d7e:	f7ff f8c4 	bl	8002f0a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d82:	2300      	movs	r3, #0
 8003d84:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d86:	2300      	movs	r3, #0
 8003d88:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003d8a:	1d3b      	adds	r3, r7, #4
 8003d8c:	4619      	mov	r1, r3
 8003d8e:	4806      	ldr	r0, [pc, #24]	; (8003da8 <MX_TIM2_Init+0xa4>)
 8003d90:	f003 fbae 	bl	80074f0 <HAL_TIMEx_MasterConfigSynchronization>
 8003d94:	4603      	mov	r3, r0
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d001      	beq.n	8003d9e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8003d9a:	f7ff f8b6 	bl	8002f0a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003d9e:	bf00      	nop
 8003da0:	3730      	adds	r7, #48	; 0x30
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	bf00      	nop
 8003da8:	20005fcc 	.word	0x20005fcc

08003dac <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b08c      	sub	sp, #48	; 0x30
 8003db0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003db2:	f107 030c 	add.w	r3, r7, #12
 8003db6:	2224      	movs	r2, #36	; 0x24
 8003db8:	2100      	movs	r1, #0
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f004 fafe 	bl	80083bc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003dc0:	1d3b      	adds	r3, r7, #4
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	601a      	str	r2, [r3, #0]
 8003dc6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003dc8:	4b20      	ldr	r3, [pc, #128]	; (8003e4c <MX_TIM3_Init+0xa0>)
 8003dca:	4a21      	ldr	r2, [pc, #132]	; (8003e50 <MX_TIM3_Init+0xa4>)
 8003dcc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003dce:	4b1f      	ldr	r3, [pc, #124]	; (8003e4c <MX_TIM3_Init+0xa0>)
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003dd4:	4b1d      	ldr	r3, [pc, #116]	; (8003e4c <MX_TIM3_Init+0xa0>)
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003dda:	4b1c      	ldr	r3, [pc, #112]	; (8003e4c <MX_TIM3_Init+0xa0>)
 8003ddc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003de0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003de2:	4b1a      	ldr	r3, [pc, #104]	; (8003e4c <MX_TIM3_Init+0xa0>)
 8003de4:	2200      	movs	r2, #0
 8003de6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003de8:	4b18      	ldr	r3, [pc, #96]	; (8003e4c <MX_TIM3_Init+0xa0>)
 8003dea:	2200      	movs	r2, #0
 8003dec:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003dee:	2303      	movs	r3, #3
 8003df0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003df2:	2300      	movs	r3, #0
 8003df4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003df6:	2301      	movs	r3, #1
 8003df8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003e02:	2300      	movs	r3, #0
 8003e04:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003e06:	2301      	movs	r3, #1
 8003e08:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8003e12:	f107 030c 	add.w	r3, r7, #12
 8003e16:	4619      	mov	r1, r3
 8003e18:	480c      	ldr	r0, [pc, #48]	; (8003e4c <MX_TIM3_Init+0xa0>)
 8003e1a:	f002 fcab 	bl	8006774 <HAL_TIM_Encoder_Init>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d001      	beq.n	8003e28 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8003e24:	f7ff f871 	bl	8002f0a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003e30:	1d3b      	adds	r3, r7, #4
 8003e32:	4619      	mov	r1, r3
 8003e34:	4805      	ldr	r0, [pc, #20]	; (8003e4c <MX_TIM3_Init+0xa0>)
 8003e36:	f003 fb5b 	bl	80074f0 <HAL_TIMEx_MasterConfigSynchronization>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d001      	beq.n	8003e44 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8003e40:	f7ff f863 	bl	8002f0a <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003e44:	bf00      	nop
 8003e46:	3730      	adds	r7, #48	; 0x30
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}
 8003e4c:	20006014 	.word	0x20006014
 8003e50:	40000400 	.word	0x40000400

08003e54 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b08c      	sub	sp, #48	; 0x30
 8003e58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003e5a:	f107 030c 	add.w	r3, r7, #12
 8003e5e:	2224      	movs	r2, #36	; 0x24
 8003e60:	2100      	movs	r1, #0
 8003e62:	4618      	mov	r0, r3
 8003e64:	f004 faaa 	bl	80083bc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e68:	1d3b      	adds	r3, r7, #4
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	601a      	str	r2, [r3, #0]
 8003e6e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003e70:	4b20      	ldr	r3, [pc, #128]	; (8003ef4 <MX_TIM5_Init+0xa0>)
 8003e72:	4a21      	ldr	r2, [pc, #132]	; (8003ef8 <MX_TIM5_Init+0xa4>)
 8003e74:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8003e76:	4b1f      	ldr	r3, [pc, #124]	; (8003ef4 <MX_TIM5_Init+0xa0>)
 8003e78:	2200      	movs	r2, #0
 8003e7a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e7c:	4b1d      	ldr	r3, [pc, #116]	; (8003ef4 <MX_TIM5_Init+0xa0>)
 8003e7e:	2200      	movs	r2, #0
 8003e80:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8003e82:	4b1c      	ldr	r3, [pc, #112]	; (8003ef4 <MX_TIM5_Init+0xa0>)
 8003e84:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003e88:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e8a:	4b1a      	ldr	r3, [pc, #104]	; (8003ef4 <MX_TIM5_Init+0xa0>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e90:	4b18      	ldr	r3, [pc, #96]	; (8003ef4 <MX_TIM5_Init+0xa0>)
 8003e92:	2200      	movs	r2, #0
 8003e94:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003e96:	2303      	movs	r3, #3
 8003e98:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8003eba:	f107 030c 	add.w	r3, r7, #12
 8003ebe:	4619      	mov	r1, r3
 8003ec0:	480c      	ldr	r0, [pc, #48]	; (8003ef4 <MX_TIM5_Init+0xa0>)
 8003ec2:	f002 fc57 	bl	8006774 <HAL_TIM_Encoder_Init>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d001      	beq.n	8003ed0 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8003ecc:	f7ff f81d 	bl	8002f0a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003ed8:	1d3b      	adds	r3, r7, #4
 8003eda:	4619      	mov	r1, r3
 8003edc:	4805      	ldr	r0, [pc, #20]	; (8003ef4 <MX_TIM5_Init+0xa0>)
 8003ede:	f003 fb07 	bl	80074f0 <HAL_TIMEx_MasterConfigSynchronization>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d001      	beq.n	8003eec <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8003ee8:	f7ff f80f 	bl	8002f0a <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003eec:	bf00      	nop
 8003eee:	3730      	adds	r7, #48	; 0x30
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}
 8003ef4:	2000605c 	.word	0x2000605c
 8003ef8:	40000c00 	.word	0x40000c00

08003efc <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b08c      	sub	sp, #48	; 0x30
 8003f00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003f02:	f107 030c 	add.w	r3, r7, #12
 8003f06:	2224      	movs	r2, #36	; 0x24
 8003f08:	2100      	movs	r1, #0
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f004 fa56 	bl	80083bc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003f10:	1d3b      	adds	r3, r7, #4
 8003f12:	2200      	movs	r2, #0
 8003f14:	601a      	str	r2, [r3, #0]
 8003f16:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003f18:	4b22      	ldr	r3, [pc, #136]	; (8003fa4 <MX_TIM8_Init+0xa8>)
 8003f1a:	4a23      	ldr	r2, [pc, #140]	; (8003fa8 <MX_TIM8_Init+0xac>)
 8003f1c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8003f1e:	4b21      	ldr	r3, [pc, #132]	; (8003fa4 <MX_TIM8_Init+0xa8>)
 8003f20:	2200      	movs	r2, #0
 8003f22:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f24:	4b1f      	ldr	r3, [pc, #124]	; (8003fa4 <MX_TIM8_Init+0xa8>)
 8003f26:	2200      	movs	r2, #0
 8003f28:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8003f2a:	4b1e      	ldr	r3, [pc, #120]	; (8003fa4 <MX_TIM8_Init+0xa8>)
 8003f2c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003f30:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f32:	4b1c      	ldr	r3, [pc, #112]	; (8003fa4 <MX_TIM8_Init+0xa8>)
 8003f34:	2200      	movs	r2, #0
 8003f36:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003f38:	4b1a      	ldr	r3, [pc, #104]	; (8003fa4 <MX_TIM8_Init+0xa8>)
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f3e:	4b19      	ldr	r3, [pc, #100]	; (8003fa4 <MX_TIM8_Init+0xa8>)
 8003f40:	2200      	movs	r2, #0
 8003f42:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003f44:	2303      	movs	r3, #3
 8003f46:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003f50:	2300      	movs	r3, #0
 8003f52:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003f54:	2300      	movs	r3, #0
 8003f56:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003f60:	2300      	movs	r3, #0
 8003f62:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003f64:	2300      	movs	r3, #0
 8003f66:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8003f68:	f107 030c 	add.w	r3, r7, #12
 8003f6c:	4619      	mov	r1, r3
 8003f6e:	480d      	ldr	r0, [pc, #52]	; (8003fa4 <MX_TIM8_Init+0xa8>)
 8003f70:	f002 fc00 	bl	8006774 <HAL_TIM_Encoder_Init>
 8003f74:	4603      	mov	r3, r0
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d001      	beq.n	8003f7e <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8003f7a:	f7fe ffc6 	bl	8002f0a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f82:	2300      	movs	r3, #0
 8003f84:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003f86:	1d3b      	adds	r3, r7, #4
 8003f88:	4619      	mov	r1, r3
 8003f8a:	4806      	ldr	r0, [pc, #24]	; (8003fa4 <MX_TIM8_Init+0xa8>)
 8003f8c:	f003 fab0 	bl	80074f0 <HAL_TIMEx_MasterConfigSynchronization>
 8003f90:	4603      	mov	r3, r0
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d001      	beq.n	8003f9a <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 8003f96:	f7fe ffb8 	bl	8002f0a <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8003f9a:	bf00      	nop
 8003f9c:	3730      	adds	r7, #48	; 0x30
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	bf00      	nop
 8003fa4:	200060a4 	.word	0x200060a4
 8003fa8:	40013400 	.word	0x40013400

08003fac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b084      	sub	sp, #16
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a19      	ldr	r2, [pc, #100]	; (8004020 <HAL_TIM_Base_MspInit+0x74>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d12b      	bne.n	8004016 <HAL_TIM_Base_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003fbe:	4b19      	ldr	r3, [pc, #100]	; (8004024 <HAL_TIM_Base_MspInit+0x78>)
 8003fc0:	699b      	ldr	r3, [r3, #24]
 8003fc2:	4a18      	ldr	r2, [pc, #96]	; (8004024 <HAL_TIM_Base_MspInit+0x78>)
 8003fc4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003fc8:	6193      	str	r3, [r2, #24]
 8003fca:	4b16      	ldr	r3, [pc, #88]	; (8004024 <HAL_TIM_Base_MspInit+0x78>)
 8003fcc:	699b      	ldr	r3, [r3, #24]
 8003fce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003fd2:	60fb      	str	r3, [r7, #12]
 8003fd4:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	2100      	movs	r1, #0
 8003fda:	2018      	movs	r0, #24
 8003fdc:	f000 ff71 	bl	8004ec2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8003fe0:	2018      	movs	r0, #24
 8003fe2:	f000 ff8a 	bl	8004efa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	2100      	movs	r1, #0
 8003fea:	2019      	movs	r0, #25
 8003fec:	f000 ff69 	bl	8004ec2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8003ff0:	2019      	movs	r0, #25
 8003ff2:	f000 ff82 	bl	8004efa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	2100      	movs	r1, #0
 8003ffa:	201a      	movs	r0, #26
 8003ffc:	f000 ff61 	bl	8004ec2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 8004000:	201a      	movs	r0, #26
 8004002:	f000 ff7a 	bl	8004efa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8004006:	2200      	movs	r2, #0
 8004008:	2100      	movs	r1, #0
 800400a:	201b      	movs	r0, #27
 800400c:	f000 ff59 	bl	8004ec2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8004010:	201b      	movs	r0, #27
 8004012:	f000 ff72 	bl	8004efa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8004016:	bf00      	nop
 8004018:	3710      	adds	r7, #16
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}
 800401e:	bf00      	nop
 8004020:	40012c00 	.word	0x40012c00
 8004024:	40021000 	.word	0x40021000

08004028 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b090      	sub	sp, #64	; 0x40
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004030:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004034:	2200      	movs	r2, #0
 8004036:	601a      	str	r2, [r3, #0]
 8004038:	605a      	str	r2, [r3, #4]
 800403a:	609a      	str	r2, [r3, #8]
 800403c:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM2)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004046:	d14f      	bne.n	80040e8 <HAL_TIM_Encoder_MspInit+0xc0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004048:	4b68      	ldr	r3, [pc, #416]	; (80041ec <HAL_TIM_Encoder_MspInit+0x1c4>)
 800404a:	69db      	ldr	r3, [r3, #28]
 800404c:	4a67      	ldr	r2, [pc, #412]	; (80041ec <HAL_TIM_Encoder_MspInit+0x1c4>)
 800404e:	f043 0301 	orr.w	r3, r3, #1
 8004052:	61d3      	str	r3, [r2, #28]
 8004054:	4b65      	ldr	r3, [pc, #404]	; (80041ec <HAL_TIM_Encoder_MspInit+0x1c4>)
 8004056:	69db      	ldr	r3, [r3, #28]
 8004058:	f003 0301 	and.w	r3, r3, #1
 800405c:	62bb      	str	r3, [r7, #40]	; 0x28
 800405e:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004060:	4b62      	ldr	r3, [pc, #392]	; (80041ec <HAL_TIM_Encoder_MspInit+0x1c4>)
 8004062:	699b      	ldr	r3, [r3, #24]
 8004064:	4a61      	ldr	r2, [pc, #388]	; (80041ec <HAL_TIM_Encoder_MspInit+0x1c4>)
 8004066:	f043 0304 	orr.w	r3, r3, #4
 800406a:	6193      	str	r3, [r2, #24]
 800406c:	4b5f      	ldr	r3, [pc, #380]	; (80041ec <HAL_TIM_Encoder_MspInit+0x1c4>)
 800406e:	699b      	ldr	r3, [r3, #24]
 8004070:	f003 0304 	and.w	r3, r3, #4
 8004074:	627b      	str	r3, [r7, #36]	; 0x24
 8004076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004078:	4b5c      	ldr	r3, [pc, #368]	; (80041ec <HAL_TIM_Encoder_MspInit+0x1c4>)
 800407a:	699b      	ldr	r3, [r3, #24]
 800407c:	4a5b      	ldr	r2, [pc, #364]	; (80041ec <HAL_TIM_Encoder_MspInit+0x1c4>)
 800407e:	f043 0308 	orr.w	r3, r3, #8
 8004082:	6193      	str	r3, [r2, #24]
 8004084:	4b59      	ldr	r3, [pc, #356]	; (80041ec <HAL_TIM_Encoder_MspInit+0x1c4>)
 8004086:	699b      	ldr	r3, [r3, #24]
 8004088:	f003 0308 	and.w	r3, r3, #8
 800408c:	623b      	str	r3, [r7, #32]
 800408e:	6a3b      	ldr	r3, [r7, #32]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = Encoder1A_Pin;
 8004090:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004094:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004096:	2300      	movs	r3, #0
 8004098:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800409a:	2301      	movs	r3, #1
 800409c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(Encoder1A_GPIO_Port, &GPIO_InitStruct);
 800409e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80040a2:	4619      	mov	r1, r3
 80040a4:	4852      	ldr	r0, [pc, #328]	; (80041f0 <HAL_TIM_Encoder_MspInit+0x1c8>)
 80040a6:	f001 fbc5 	bl	8005834 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Encoder1B_Pin;
 80040aa:	2308      	movs	r3, #8
 80040ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80040ae:	2300      	movs	r3, #0
 80040b0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80040b2:	2301      	movs	r3, #1
 80040b4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(Encoder1B_GPIO_Port, &GPIO_InitStruct);
 80040b6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80040ba:	4619      	mov	r1, r3
 80040bc:	484d      	ldr	r0, [pc, #308]	; (80041f4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 80040be:	f001 fbb9 	bl	8005834 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 80040c2:	4b4d      	ldr	r3, [pc, #308]	; (80041f8 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80040c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80040d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040d2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80040d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80040d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80040e0:	4a45      	ldr	r2, [pc, #276]	; (80041f8 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80040e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040e4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80040e6:	e07c      	b.n	80041e2 <HAL_TIM_Encoder_MspInit+0x1ba>
  else if(tim_encoderHandle->Instance==TIM3)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a43      	ldr	r2, [pc, #268]	; (80041fc <HAL_TIM_Encoder_MspInit+0x1d4>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d124      	bne.n	800413c <HAL_TIM_Encoder_MspInit+0x114>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80040f2:	4b3e      	ldr	r3, [pc, #248]	; (80041ec <HAL_TIM_Encoder_MspInit+0x1c4>)
 80040f4:	69db      	ldr	r3, [r3, #28]
 80040f6:	4a3d      	ldr	r2, [pc, #244]	; (80041ec <HAL_TIM_Encoder_MspInit+0x1c4>)
 80040f8:	f043 0302 	orr.w	r3, r3, #2
 80040fc:	61d3      	str	r3, [r2, #28]
 80040fe:	4b3b      	ldr	r3, [pc, #236]	; (80041ec <HAL_TIM_Encoder_MspInit+0x1c4>)
 8004100:	69db      	ldr	r3, [r3, #28]
 8004102:	f003 0302 	and.w	r3, r3, #2
 8004106:	61fb      	str	r3, [r7, #28]
 8004108:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800410a:	4b38      	ldr	r3, [pc, #224]	; (80041ec <HAL_TIM_Encoder_MspInit+0x1c4>)
 800410c:	699b      	ldr	r3, [r3, #24]
 800410e:	4a37      	ldr	r2, [pc, #220]	; (80041ec <HAL_TIM_Encoder_MspInit+0x1c4>)
 8004110:	f043 0304 	orr.w	r3, r3, #4
 8004114:	6193      	str	r3, [r2, #24]
 8004116:	4b35      	ldr	r3, [pc, #212]	; (80041ec <HAL_TIM_Encoder_MspInit+0x1c4>)
 8004118:	699b      	ldr	r3, [r3, #24]
 800411a:	f003 0304 	and.w	r3, r3, #4
 800411e:	61bb      	str	r3, [r7, #24]
 8004120:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = Encoder2A_Pin|Encoder2B_Pin;
 8004122:	23c0      	movs	r3, #192	; 0xc0
 8004124:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004126:	2300      	movs	r3, #0
 8004128:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800412a:	2301      	movs	r3, #1
 800412c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800412e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004132:	4619      	mov	r1, r3
 8004134:	482e      	ldr	r0, [pc, #184]	; (80041f0 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8004136:	f001 fb7d 	bl	8005834 <HAL_GPIO_Init>
}
 800413a:	e052      	b.n	80041e2 <HAL_TIM_Encoder_MspInit+0x1ba>
  else if(tim_encoderHandle->Instance==TIM5)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a2f      	ldr	r2, [pc, #188]	; (8004200 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d124      	bne.n	8004190 <HAL_TIM_Encoder_MspInit+0x168>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004146:	4b29      	ldr	r3, [pc, #164]	; (80041ec <HAL_TIM_Encoder_MspInit+0x1c4>)
 8004148:	69db      	ldr	r3, [r3, #28]
 800414a:	4a28      	ldr	r2, [pc, #160]	; (80041ec <HAL_TIM_Encoder_MspInit+0x1c4>)
 800414c:	f043 0308 	orr.w	r3, r3, #8
 8004150:	61d3      	str	r3, [r2, #28]
 8004152:	4b26      	ldr	r3, [pc, #152]	; (80041ec <HAL_TIM_Encoder_MspInit+0x1c4>)
 8004154:	69db      	ldr	r3, [r3, #28]
 8004156:	f003 0308 	and.w	r3, r3, #8
 800415a:	617b      	str	r3, [r7, #20]
 800415c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800415e:	4b23      	ldr	r3, [pc, #140]	; (80041ec <HAL_TIM_Encoder_MspInit+0x1c4>)
 8004160:	699b      	ldr	r3, [r3, #24]
 8004162:	4a22      	ldr	r2, [pc, #136]	; (80041ec <HAL_TIM_Encoder_MspInit+0x1c4>)
 8004164:	f043 0304 	orr.w	r3, r3, #4
 8004168:	6193      	str	r3, [r2, #24]
 800416a:	4b20      	ldr	r3, [pc, #128]	; (80041ec <HAL_TIM_Encoder_MspInit+0x1c4>)
 800416c:	699b      	ldr	r3, [r3, #24]
 800416e:	f003 0304 	and.w	r3, r3, #4
 8004172:	613b      	str	r3, [r7, #16]
 8004174:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = Encoder3A_Pin|Encoder3B_Pin;
 8004176:	2303      	movs	r3, #3
 8004178:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800417a:	2300      	movs	r3, #0
 800417c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800417e:	2301      	movs	r3, #1
 8004180:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004182:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004186:	4619      	mov	r1, r3
 8004188:	4819      	ldr	r0, [pc, #100]	; (80041f0 <HAL_TIM_Encoder_MspInit+0x1c8>)
 800418a:	f001 fb53 	bl	8005834 <HAL_GPIO_Init>
}
 800418e:	e028      	b.n	80041e2 <HAL_TIM_Encoder_MspInit+0x1ba>
  else if(tim_encoderHandle->Instance==TIM8)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a1b      	ldr	r2, [pc, #108]	; (8004204 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d123      	bne.n	80041e2 <HAL_TIM_Encoder_MspInit+0x1ba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800419a:	4b14      	ldr	r3, [pc, #80]	; (80041ec <HAL_TIM_Encoder_MspInit+0x1c4>)
 800419c:	699b      	ldr	r3, [r3, #24]
 800419e:	4a13      	ldr	r2, [pc, #76]	; (80041ec <HAL_TIM_Encoder_MspInit+0x1c4>)
 80041a0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80041a4:	6193      	str	r3, [r2, #24]
 80041a6:	4b11      	ldr	r3, [pc, #68]	; (80041ec <HAL_TIM_Encoder_MspInit+0x1c4>)
 80041a8:	699b      	ldr	r3, [r3, #24]
 80041aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80041ae:	60fb      	str	r3, [r7, #12]
 80041b0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80041b2:	4b0e      	ldr	r3, [pc, #56]	; (80041ec <HAL_TIM_Encoder_MspInit+0x1c4>)
 80041b4:	699b      	ldr	r3, [r3, #24]
 80041b6:	4a0d      	ldr	r2, [pc, #52]	; (80041ec <HAL_TIM_Encoder_MspInit+0x1c4>)
 80041b8:	f043 0310 	orr.w	r3, r3, #16
 80041bc:	6193      	str	r3, [r2, #24]
 80041be:	4b0b      	ldr	r3, [pc, #44]	; (80041ec <HAL_TIM_Encoder_MspInit+0x1c4>)
 80041c0:	699b      	ldr	r3, [r3, #24]
 80041c2:	f003 0310 	and.w	r3, r3, #16
 80041c6:	60bb      	str	r3, [r7, #8]
 80041c8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Encoder4A_Pin|Encoder4B_Pin;
 80041ca:	23c0      	movs	r3, #192	; 0xc0
 80041cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80041ce:	2300      	movs	r3, #0
 80041d0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80041d2:	2301      	movs	r3, #1
 80041d4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80041d6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80041da:	4619      	mov	r1, r3
 80041dc:	480a      	ldr	r0, [pc, #40]	; (8004208 <HAL_TIM_Encoder_MspInit+0x1e0>)
 80041de:	f001 fb29 	bl	8005834 <HAL_GPIO_Init>
}
 80041e2:	bf00      	nop
 80041e4:	3740      	adds	r7, #64	; 0x40
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}
 80041ea:	bf00      	nop
 80041ec:	40021000 	.word	0x40021000
 80041f0:	40010800 	.word	0x40010800
 80041f4:	40010c00 	.word	0x40010c00
 80041f8:	40010000 	.word	0x40010000
 80041fc:	40000400 	.word	0x40000400
 8004200:	40000c00 	.word	0x40000c00
 8004204:	40013400 	.word	0x40013400
 8004208:	40011000 	.word	0x40011000

0800420c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b088      	sub	sp, #32
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004214:	f107 0310 	add.w	r3, r7, #16
 8004218:	2200      	movs	r2, #0
 800421a:	601a      	str	r2, [r3, #0]
 800421c:	605a      	str	r2, [r3, #4]
 800421e:	609a      	str	r2, [r3, #8]
 8004220:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a10      	ldr	r2, [pc, #64]	; (8004268 <HAL_TIM_MspPostInit+0x5c>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d118      	bne.n	800425e <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800422c:	4b0f      	ldr	r3, [pc, #60]	; (800426c <HAL_TIM_MspPostInit+0x60>)
 800422e:	699b      	ldr	r3, [r3, #24]
 8004230:	4a0e      	ldr	r2, [pc, #56]	; (800426c <HAL_TIM_MspPostInit+0x60>)
 8004232:	f043 0304 	orr.w	r3, r3, #4
 8004236:	6193      	str	r3, [r2, #24]
 8004238:	4b0c      	ldr	r3, [pc, #48]	; (800426c <HAL_TIM_MspPostInit+0x60>)
 800423a:	699b      	ldr	r3, [r3, #24]
 800423c:	f003 0304 	and.w	r3, r3, #4
 8004240:	60fb      	str	r3, [r7, #12]
 8004242:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin|PWM3_Pin|PWM4_Pin;
 8004244:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8004248:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800424a:	2302      	movs	r3, #2
 800424c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800424e:	2303      	movs	r3, #3
 8004250:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004252:	f107 0310 	add.w	r3, r7, #16
 8004256:	4619      	mov	r1, r3
 8004258:	4805      	ldr	r0, [pc, #20]	; (8004270 <HAL_TIM_MspPostInit+0x64>)
 800425a:	f001 faeb 	bl	8005834 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800425e:	bf00      	nop
 8004260:	3720      	adds	r7, #32
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
 8004266:	bf00      	nop
 8004268:	40012c00 	.word	0x40012c00
 800426c:	40021000 	.word	0x40021000
 8004270:	40010800 	.word	0x40010800

08004274 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004278:	4b11      	ldr	r3, [pc, #68]	; (80042c0 <MX_USART1_UART_Init+0x4c>)
 800427a:	4a12      	ldr	r2, [pc, #72]	; (80042c4 <MX_USART1_UART_Init+0x50>)
 800427c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800427e:	4b10      	ldr	r3, [pc, #64]	; (80042c0 <MX_USART1_UART_Init+0x4c>)
 8004280:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004284:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004286:	4b0e      	ldr	r3, [pc, #56]	; (80042c0 <MX_USART1_UART_Init+0x4c>)
 8004288:	2200      	movs	r2, #0
 800428a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800428c:	4b0c      	ldr	r3, [pc, #48]	; (80042c0 <MX_USART1_UART_Init+0x4c>)
 800428e:	2200      	movs	r2, #0
 8004290:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004292:	4b0b      	ldr	r3, [pc, #44]	; (80042c0 <MX_USART1_UART_Init+0x4c>)
 8004294:	2200      	movs	r2, #0
 8004296:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004298:	4b09      	ldr	r3, [pc, #36]	; (80042c0 <MX_USART1_UART_Init+0x4c>)
 800429a:	220c      	movs	r2, #12
 800429c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800429e:	4b08      	ldr	r3, [pc, #32]	; (80042c0 <MX_USART1_UART_Init+0x4c>)
 80042a0:	2200      	movs	r2, #0
 80042a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80042a4:	4b06      	ldr	r3, [pc, #24]	; (80042c0 <MX_USART1_UART_Init+0x4c>)
 80042a6:	2200      	movs	r2, #0
 80042a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80042aa:	4805      	ldr	r0, [pc, #20]	; (80042c0 <MX_USART1_UART_Init+0x4c>)
 80042ac:	f003 f9ef 	bl	800768e <HAL_UART_Init>
 80042b0:	4603      	mov	r3, r0
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d001      	beq.n	80042ba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80042b6:	f7fe fe28 	bl	8002f0a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80042ba:	bf00      	nop
 80042bc:	bd80      	pop	{r7, pc}
 80042be:	bf00      	nop
 80042c0:	200060ec 	.word	0x200060ec
 80042c4:	40013800 	.word	0x40013800

080042c8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80042cc:	4b11      	ldr	r3, [pc, #68]	; (8004314 <MX_USART2_UART_Init+0x4c>)
 80042ce:	4a12      	ldr	r2, [pc, #72]	; (8004318 <MX_USART2_UART_Init+0x50>)
 80042d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80042d2:	4b10      	ldr	r3, [pc, #64]	; (8004314 <MX_USART2_UART_Init+0x4c>)
 80042d4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80042d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80042da:	4b0e      	ldr	r3, [pc, #56]	; (8004314 <MX_USART2_UART_Init+0x4c>)
 80042dc:	2200      	movs	r2, #0
 80042de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80042e0:	4b0c      	ldr	r3, [pc, #48]	; (8004314 <MX_USART2_UART_Init+0x4c>)
 80042e2:	2200      	movs	r2, #0
 80042e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80042e6:	4b0b      	ldr	r3, [pc, #44]	; (8004314 <MX_USART2_UART_Init+0x4c>)
 80042e8:	2200      	movs	r2, #0
 80042ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80042ec:	4b09      	ldr	r3, [pc, #36]	; (8004314 <MX_USART2_UART_Init+0x4c>)
 80042ee:	220c      	movs	r2, #12
 80042f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80042f2:	4b08      	ldr	r3, [pc, #32]	; (8004314 <MX_USART2_UART_Init+0x4c>)
 80042f4:	2200      	movs	r2, #0
 80042f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80042f8:	4b06      	ldr	r3, [pc, #24]	; (8004314 <MX_USART2_UART_Init+0x4c>)
 80042fa:	2200      	movs	r2, #0
 80042fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80042fe:	4805      	ldr	r0, [pc, #20]	; (8004314 <MX_USART2_UART_Init+0x4c>)
 8004300:	f003 f9c5 	bl	800768e <HAL_UART_Init>
 8004304:	4603      	mov	r3, r0
 8004306:	2b00      	cmp	r3, #0
 8004308:	d001      	beq.n	800430e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800430a:	f7fe fdfe 	bl	8002f0a <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800430e:	bf00      	nop
 8004310:	bd80      	pop	{r7, pc}
 8004312:	bf00      	nop
 8004314:	20006130 	.word	0x20006130
 8004318:	40004400 	.word	0x40004400

0800431c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004320:	4b11      	ldr	r3, [pc, #68]	; (8004368 <MX_USART3_UART_Init+0x4c>)
 8004322:	4a12      	ldr	r2, [pc, #72]	; (800436c <MX_USART3_UART_Init+0x50>)
 8004324:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8004326:	4b10      	ldr	r3, [pc, #64]	; (8004368 <MX_USART3_UART_Init+0x4c>)
 8004328:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800432c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800432e:	4b0e      	ldr	r3, [pc, #56]	; (8004368 <MX_USART3_UART_Init+0x4c>)
 8004330:	2200      	movs	r2, #0
 8004332:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004334:	4b0c      	ldr	r3, [pc, #48]	; (8004368 <MX_USART3_UART_Init+0x4c>)
 8004336:	2200      	movs	r2, #0
 8004338:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800433a:	4b0b      	ldr	r3, [pc, #44]	; (8004368 <MX_USART3_UART_Init+0x4c>)
 800433c:	2200      	movs	r2, #0
 800433e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004340:	4b09      	ldr	r3, [pc, #36]	; (8004368 <MX_USART3_UART_Init+0x4c>)
 8004342:	220c      	movs	r2, #12
 8004344:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004346:	4b08      	ldr	r3, [pc, #32]	; (8004368 <MX_USART3_UART_Init+0x4c>)
 8004348:	2200      	movs	r2, #0
 800434a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800434c:	4b06      	ldr	r3, [pc, #24]	; (8004368 <MX_USART3_UART_Init+0x4c>)
 800434e:	2200      	movs	r2, #0
 8004350:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004352:	4805      	ldr	r0, [pc, #20]	; (8004368 <MX_USART3_UART_Init+0x4c>)
 8004354:	f003 f99b 	bl	800768e <HAL_UART_Init>
 8004358:	4603      	mov	r3, r0
 800435a:	2b00      	cmp	r3, #0
 800435c:	d001      	beq.n	8004362 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800435e:	f7fe fdd4 	bl	8002f0a <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004362:	bf00      	nop
 8004364:	bd80      	pop	{r7, pc}
 8004366:	bf00      	nop
 8004368:	20006174 	.word	0x20006174
 800436c:	40004800 	.word	0x40004800

08004370 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b08e      	sub	sp, #56	; 0x38
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004378:	f107 0320 	add.w	r3, r7, #32
 800437c:	2200      	movs	r2, #0
 800437e:	601a      	str	r2, [r3, #0]
 8004380:	605a      	str	r2, [r3, #4]
 8004382:	609a      	str	r2, [r3, #8]
 8004384:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a6a      	ldr	r2, [pc, #424]	; (8004534 <HAL_UART_MspInit+0x1c4>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d16c      	bne.n	800446a <HAL_UART_MspInit+0xfa>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004390:	4b69      	ldr	r3, [pc, #420]	; (8004538 <HAL_UART_MspInit+0x1c8>)
 8004392:	699b      	ldr	r3, [r3, #24]
 8004394:	4a68      	ldr	r2, [pc, #416]	; (8004538 <HAL_UART_MspInit+0x1c8>)
 8004396:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800439a:	6193      	str	r3, [r2, #24]
 800439c:	4b66      	ldr	r3, [pc, #408]	; (8004538 <HAL_UART_MspInit+0x1c8>)
 800439e:	699b      	ldr	r3, [r3, #24]
 80043a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043a4:	61fb      	str	r3, [r7, #28]
 80043a6:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80043a8:	4b63      	ldr	r3, [pc, #396]	; (8004538 <HAL_UART_MspInit+0x1c8>)
 80043aa:	699b      	ldr	r3, [r3, #24]
 80043ac:	4a62      	ldr	r2, [pc, #392]	; (8004538 <HAL_UART_MspInit+0x1c8>)
 80043ae:	f043 0308 	orr.w	r3, r3, #8
 80043b2:	6193      	str	r3, [r2, #24]
 80043b4:	4b60      	ldr	r3, [pc, #384]	; (8004538 <HAL_UART_MspInit+0x1c8>)
 80043b6:	699b      	ldr	r3, [r3, #24]
 80043b8:	f003 0308 	and.w	r3, r3, #8
 80043bc:	61bb      	str	r3, [r7, #24]
 80043be:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = zigbee_TX_Pin;
 80043c0:	2340      	movs	r3, #64	; 0x40
 80043c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043c4:	2302      	movs	r3, #2
 80043c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80043c8:	2303      	movs	r3, #3
 80043ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(zigbee_TX_GPIO_Port, &GPIO_InitStruct);
 80043cc:	f107 0320 	add.w	r3, r7, #32
 80043d0:	4619      	mov	r1, r3
 80043d2:	485a      	ldr	r0, [pc, #360]	; (800453c <HAL_UART_MspInit+0x1cc>)
 80043d4:	f001 fa2e 	bl	8005834 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = zigbee_RX_Pin;
 80043d8:	2380      	movs	r3, #128	; 0x80
 80043da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80043dc:	2300      	movs	r3, #0
 80043de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043e0:	2300      	movs	r3, #0
 80043e2:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(zigbee_RX_GPIO_Port, &GPIO_InitStruct);
 80043e4:	f107 0320 	add.w	r3, r7, #32
 80043e8:	4619      	mov	r1, r3
 80043ea:	4854      	ldr	r0, [pc, #336]	; (800453c <HAL_UART_MspInit+0x1cc>)
 80043ec:	f001 fa22 	bl	8005834 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 80043f0:	4b53      	ldr	r3, [pc, #332]	; (8004540 <HAL_UART_MspInit+0x1d0>)
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	633b      	str	r3, [r7, #48]	; 0x30
 80043f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043f8:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80043fc:	633b      	str	r3, [r7, #48]	; 0x30
 80043fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004400:	f043 0304 	orr.w	r3, r3, #4
 8004404:	633b      	str	r3, [r7, #48]	; 0x30
 8004406:	4a4e      	ldr	r2, [pc, #312]	; (8004540 <HAL_UART_MspInit+0x1d0>)
 8004408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800440a:	6053      	str	r3, [r2, #4]

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 800440c:	4b4d      	ldr	r3, [pc, #308]	; (8004544 <HAL_UART_MspInit+0x1d4>)
 800440e:	4a4e      	ldr	r2, [pc, #312]	; (8004548 <HAL_UART_MspInit+0x1d8>)
 8004410:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004412:	4b4c      	ldr	r3, [pc, #304]	; (8004544 <HAL_UART_MspInit+0x1d4>)
 8004414:	2200      	movs	r2, #0
 8004416:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004418:	4b4a      	ldr	r3, [pc, #296]	; (8004544 <HAL_UART_MspInit+0x1d4>)
 800441a:	2200      	movs	r2, #0
 800441c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800441e:	4b49      	ldr	r3, [pc, #292]	; (8004544 <HAL_UART_MspInit+0x1d4>)
 8004420:	2280      	movs	r2, #128	; 0x80
 8004422:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004424:	4b47      	ldr	r3, [pc, #284]	; (8004544 <HAL_UART_MspInit+0x1d4>)
 8004426:	2200      	movs	r2, #0
 8004428:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800442a:	4b46      	ldr	r3, [pc, #280]	; (8004544 <HAL_UART_MspInit+0x1d4>)
 800442c:	2200      	movs	r2, #0
 800442e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8004430:	4b44      	ldr	r3, [pc, #272]	; (8004544 <HAL_UART_MspInit+0x1d4>)
 8004432:	2220      	movs	r2, #32
 8004434:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004436:	4b43      	ldr	r3, [pc, #268]	; (8004544 <HAL_UART_MspInit+0x1d4>)
 8004438:	2200      	movs	r2, #0
 800443a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800443c:	4841      	ldr	r0, [pc, #260]	; (8004544 <HAL_UART_MspInit+0x1d4>)
 800443e:	f000 fd77 	bl	8004f30 <HAL_DMA_Init>
 8004442:	4603      	mov	r3, r0
 8004444:	2b00      	cmp	r3, #0
 8004446:	d001      	beq.n	800444c <HAL_UART_MspInit+0xdc>
    {
      Error_Handler();
 8004448:	f7fe fd5f 	bl	8002f0a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	4a3d      	ldr	r2, [pc, #244]	; (8004544 <HAL_UART_MspInit+0x1d4>)
 8004450:	639a      	str	r2, [r3, #56]	; 0x38
 8004452:	4a3c      	ldr	r2, [pc, #240]	; (8004544 <HAL_UART_MspInit+0x1d4>)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8004458:	2200      	movs	r2, #0
 800445a:	2101      	movs	r1, #1
 800445c:	2025      	movs	r0, #37	; 0x25
 800445e:	f000 fd30 	bl	8004ec2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004462:	2025      	movs	r0, #37	; 0x25
 8004464:	f000 fd49 	bl	8004efa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8004468:	e0ef      	b.n	800464a <HAL_UART_MspInit+0x2da>
  else if(uartHandle->Instance==USART2)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a37      	ldr	r2, [pc, #220]	; (800454c <HAL_UART_MspInit+0x1dc>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d173      	bne.n	800455c <HAL_UART_MspInit+0x1ec>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004474:	4b30      	ldr	r3, [pc, #192]	; (8004538 <HAL_UART_MspInit+0x1c8>)
 8004476:	69db      	ldr	r3, [r3, #28]
 8004478:	4a2f      	ldr	r2, [pc, #188]	; (8004538 <HAL_UART_MspInit+0x1c8>)
 800447a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800447e:	61d3      	str	r3, [r2, #28]
 8004480:	4b2d      	ldr	r3, [pc, #180]	; (8004538 <HAL_UART_MspInit+0x1c8>)
 8004482:	69db      	ldr	r3, [r3, #28]
 8004484:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004488:	617b      	str	r3, [r7, #20]
 800448a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800448c:	4b2a      	ldr	r3, [pc, #168]	; (8004538 <HAL_UART_MspInit+0x1c8>)
 800448e:	699b      	ldr	r3, [r3, #24]
 8004490:	4a29      	ldr	r2, [pc, #164]	; (8004538 <HAL_UART_MspInit+0x1c8>)
 8004492:	f043 0304 	orr.w	r3, r3, #4
 8004496:	6193      	str	r3, [r2, #24]
 8004498:	4b27      	ldr	r3, [pc, #156]	; (8004538 <HAL_UART_MspInit+0x1c8>)
 800449a:	699b      	ldr	r3, [r3, #24]
 800449c:	f003 0304 	and.w	r3, r3, #4
 80044a0:	613b      	str	r3, [r7, #16]
 80044a2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = hc05_TX_Pin;
 80044a4:	2304      	movs	r3, #4
 80044a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044a8:	2302      	movs	r3, #2
 80044aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80044ac:	2303      	movs	r3, #3
 80044ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(hc05_TX_GPIO_Port, &GPIO_InitStruct);
 80044b0:	f107 0320 	add.w	r3, r7, #32
 80044b4:	4619      	mov	r1, r3
 80044b6:	4826      	ldr	r0, [pc, #152]	; (8004550 <HAL_UART_MspInit+0x1e0>)
 80044b8:	f001 f9bc 	bl	8005834 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = hc05_RX_Pin;
 80044bc:	2308      	movs	r3, #8
 80044be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80044c0:	2300      	movs	r3, #0
 80044c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044c4:	2300      	movs	r3, #0
 80044c6:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(hc05_RX_GPIO_Port, &GPIO_InitStruct);
 80044c8:	f107 0320 	add.w	r3, r7, #32
 80044cc:	4619      	mov	r1, r3
 80044ce:	4820      	ldr	r0, [pc, #128]	; (8004550 <HAL_UART_MspInit+0x1e0>)
 80044d0:	f001 f9b0 	bl	8005834 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80044d4:	4b1f      	ldr	r3, [pc, #124]	; (8004554 <HAL_UART_MspInit+0x1e4>)
 80044d6:	4a20      	ldr	r2, [pc, #128]	; (8004558 <HAL_UART_MspInit+0x1e8>)
 80044d8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80044da:	4b1e      	ldr	r3, [pc, #120]	; (8004554 <HAL_UART_MspInit+0x1e4>)
 80044dc:	2200      	movs	r2, #0
 80044de:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80044e0:	4b1c      	ldr	r3, [pc, #112]	; (8004554 <HAL_UART_MspInit+0x1e4>)
 80044e2:	2200      	movs	r2, #0
 80044e4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80044e6:	4b1b      	ldr	r3, [pc, #108]	; (8004554 <HAL_UART_MspInit+0x1e4>)
 80044e8:	2280      	movs	r2, #128	; 0x80
 80044ea:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80044ec:	4b19      	ldr	r3, [pc, #100]	; (8004554 <HAL_UART_MspInit+0x1e4>)
 80044ee:	2200      	movs	r2, #0
 80044f0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80044f2:	4b18      	ldr	r3, [pc, #96]	; (8004554 <HAL_UART_MspInit+0x1e4>)
 80044f4:	2200      	movs	r2, #0
 80044f6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80044f8:	4b16      	ldr	r3, [pc, #88]	; (8004554 <HAL_UART_MspInit+0x1e4>)
 80044fa:	2200      	movs	r2, #0
 80044fc:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80044fe:	4b15      	ldr	r3, [pc, #84]	; (8004554 <HAL_UART_MspInit+0x1e4>)
 8004500:	2200      	movs	r2, #0
 8004502:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004504:	4813      	ldr	r0, [pc, #76]	; (8004554 <HAL_UART_MspInit+0x1e4>)
 8004506:	f000 fd13 	bl	8004f30 <HAL_DMA_Init>
 800450a:	4603      	mov	r3, r0
 800450c:	2b00      	cmp	r3, #0
 800450e:	d001      	beq.n	8004514 <HAL_UART_MspInit+0x1a4>
      Error_Handler();
 8004510:	f7fe fcfb 	bl	8002f0a <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	4a0f      	ldr	r2, [pc, #60]	; (8004554 <HAL_UART_MspInit+0x1e4>)
 8004518:	639a      	str	r2, [r3, #56]	; 0x38
 800451a:	4a0e      	ldr	r2, [pc, #56]	; (8004554 <HAL_UART_MspInit+0x1e4>)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8004520:	2200      	movs	r2, #0
 8004522:	2101      	movs	r1, #1
 8004524:	2026      	movs	r0, #38	; 0x26
 8004526:	f000 fccc 	bl	8004ec2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800452a:	2026      	movs	r0, #38	; 0x26
 800452c:	f000 fce5 	bl	8004efa <HAL_NVIC_EnableIRQ>
}
 8004530:	e08b      	b.n	800464a <HAL_UART_MspInit+0x2da>
 8004532:	bf00      	nop
 8004534:	40013800 	.word	0x40013800
 8004538:	40021000 	.word	0x40021000
 800453c:	40010c00 	.word	0x40010c00
 8004540:	40010000 	.word	0x40010000
 8004544:	200061b8 	.word	0x200061b8
 8004548:	40020058 	.word	0x40020058
 800454c:	40004400 	.word	0x40004400
 8004550:	40010800 	.word	0x40010800
 8004554:	200061fc 	.word	0x200061fc
 8004558:	4002006c 	.word	0x4002006c
  else if(uartHandle->Instance==USART3)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a3c      	ldr	r2, [pc, #240]	; (8004654 <HAL_UART_MspInit+0x2e4>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d171      	bne.n	800464a <HAL_UART_MspInit+0x2da>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004566:	4b3c      	ldr	r3, [pc, #240]	; (8004658 <HAL_UART_MspInit+0x2e8>)
 8004568:	69db      	ldr	r3, [r3, #28]
 800456a:	4a3b      	ldr	r2, [pc, #236]	; (8004658 <HAL_UART_MspInit+0x2e8>)
 800456c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004570:	61d3      	str	r3, [r2, #28]
 8004572:	4b39      	ldr	r3, [pc, #228]	; (8004658 <HAL_UART_MspInit+0x2e8>)
 8004574:	69db      	ldr	r3, [r3, #28]
 8004576:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800457a:	60fb      	str	r3, [r7, #12]
 800457c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800457e:	4b36      	ldr	r3, [pc, #216]	; (8004658 <HAL_UART_MspInit+0x2e8>)
 8004580:	699b      	ldr	r3, [r3, #24]
 8004582:	4a35      	ldr	r2, [pc, #212]	; (8004658 <HAL_UART_MspInit+0x2e8>)
 8004584:	f043 0310 	orr.w	r3, r3, #16
 8004588:	6193      	str	r3, [r2, #24]
 800458a:	4b33      	ldr	r3, [pc, #204]	; (8004658 <HAL_UART_MspInit+0x2e8>)
 800458c:	699b      	ldr	r3, [r3, #24]
 800458e:	f003 0310 	and.w	r3, r3, #16
 8004592:	60bb      	str	r3, [r7, #8]
 8004594:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = jy62_TX_Pin;
 8004596:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800459a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800459c:	2302      	movs	r3, #2
 800459e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80045a0:	2303      	movs	r3, #3
 80045a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(jy62_TX_GPIO_Port, &GPIO_InitStruct);
 80045a4:	f107 0320 	add.w	r3, r7, #32
 80045a8:	4619      	mov	r1, r3
 80045aa:	482c      	ldr	r0, [pc, #176]	; (800465c <HAL_UART_MspInit+0x2ec>)
 80045ac:	f001 f942 	bl	8005834 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = jy62_RX_Pin;
 80045b0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80045b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045b6:	2300      	movs	r3, #0
 80045b8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045ba:	2300      	movs	r3, #0
 80045bc:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(jy62_RX_GPIO_Port, &GPIO_InitStruct);
 80045be:	f107 0320 	add.w	r3, r7, #32
 80045c2:	4619      	mov	r1, r3
 80045c4:	4825      	ldr	r0, [pc, #148]	; (800465c <HAL_UART_MspInit+0x2ec>)
 80045c6:	f001 f935 	bl	8005834 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART3_PARTIAL();
 80045ca:	4b25      	ldr	r3, [pc, #148]	; (8004660 <HAL_UART_MspInit+0x2f0>)
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	637b      	str	r3, [r7, #52]	; 0x34
 80045d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045d2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80045d6:	637b      	str	r3, [r7, #52]	; 0x34
 80045d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045da:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80045de:	637b      	str	r3, [r7, #52]	; 0x34
 80045e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045e2:	f043 0310 	orr.w	r3, r3, #16
 80045e6:	637b      	str	r3, [r7, #52]	; 0x34
 80045e8:	4a1d      	ldr	r2, [pc, #116]	; (8004660 <HAL_UART_MspInit+0x2f0>)
 80045ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045ec:	6053      	str	r3, [r2, #4]
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80045ee:	4b1d      	ldr	r3, [pc, #116]	; (8004664 <HAL_UART_MspInit+0x2f4>)
 80045f0:	4a1d      	ldr	r2, [pc, #116]	; (8004668 <HAL_UART_MspInit+0x2f8>)
 80045f2:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80045f4:	4b1b      	ldr	r3, [pc, #108]	; (8004664 <HAL_UART_MspInit+0x2f4>)
 80045f6:	2200      	movs	r2, #0
 80045f8:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80045fa:	4b1a      	ldr	r3, [pc, #104]	; (8004664 <HAL_UART_MspInit+0x2f4>)
 80045fc:	2200      	movs	r2, #0
 80045fe:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004600:	4b18      	ldr	r3, [pc, #96]	; (8004664 <HAL_UART_MspInit+0x2f4>)
 8004602:	2280      	movs	r2, #128	; 0x80
 8004604:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004606:	4b17      	ldr	r3, [pc, #92]	; (8004664 <HAL_UART_MspInit+0x2f4>)
 8004608:	2200      	movs	r2, #0
 800460a:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800460c:	4b15      	ldr	r3, [pc, #84]	; (8004664 <HAL_UART_MspInit+0x2f4>)
 800460e:	2200      	movs	r2, #0
 8004610:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8004612:	4b14      	ldr	r3, [pc, #80]	; (8004664 <HAL_UART_MspInit+0x2f4>)
 8004614:	2200      	movs	r2, #0
 8004616:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004618:	4b12      	ldr	r3, [pc, #72]	; (8004664 <HAL_UART_MspInit+0x2f4>)
 800461a:	2200      	movs	r2, #0
 800461c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800461e:	4811      	ldr	r0, [pc, #68]	; (8004664 <HAL_UART_MspInit+0x2f4>)
 8004620:	f000 fc86 	bl	8004f30 <HAL_DMA_Init>
 8004624:	4603      	mov	r3, r0
 8004626:	2b00      	cmp	r3, #0
 8004628:	d001      	beq.n	800462e <HAL_UART_MspInit+0x2be>
      Error_Handler();
 800462a:	f7fe fc6e 	bl	8002f0a <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	4a0c      	ldr	r2, [pc, #48]	; (8004664 <HAL_UART_MspInit+0x2f4>)
 8004632:	639a      	str	r2, [r3, #56]	; 0x38
 8004634:	4a0b      	ldr	r2, [pc, #44]	; (8004664 <HAL_UART_MspInit+0x2f4>)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800463a:	2200      	movs	r2, #0
 800463c:	2100      	movs	r1, #0
 800463e:	2027      	movs	r0, #39	; 0x27
 8004640:	f000 fc3f 	bl	8004ec2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004644:	2027      	movs	r0, #39	; 0x27
 8004646:	f000 fc58 	bl	8004efa <HAL_NVIC_EnableIRQ>
}
 800464a:	bf00      	nop
 800464c:	3738      	adds	r7, #56	; 0x38
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	40004800 	.word	0x40004800
 8004658:	40021000 	.word	0x40021000
 800465c:	40011000 	.word	0x40011000
 8004660:	40010000 	.word	0x40010000
 8004664:	20006240 	.word	0x20006240
 8004668:	40020030 	.word	0x40020030

0800466c <u1_printf>:
uint8_t u1_RX_Buf[MAX_LEN];
uint8_t u1_RX_ReceiveBit;
int rx_len = 0;


void u1_printf(char* fmt, ...) {
 800466c:	b40f      	push	{r0, r1, r2, r3}
 800466e:	b580      	push	{r7, lr}
 8004670:	b0b4      	sub	sp, #208	; 0xd0
 8004672:	af00      	add	r7, sp, #0
  uint16_t len;
  va_list ap;
  va_start(ap, fmt);
 8004674:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8004678:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  uint8_t buf[200];
  vsprintf((char*)buf, fmt, ap);
 800467c:	463b      	mov	r3, r7
 800467e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004682:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 8004686:	4618      	mov	r0, r3
 8004688:	f003 feb6 	bl	80083f8 <vsprintf>
  va_end(ap);
  len = strlen((char*)buf);
 800468c:	463b      	mov	r3, r7
 800468e:	4618      	mov	r0, r3
 8004690:	f7fb fdca 	bl	8000228 <strlen>
 8004694:	4603      	mov	r3, r0
 8004696:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
  HAL_UART_Transmit(&huart1, buf, len, HAL_MAX_DELAY);//UART???1?6.??
 800469a:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 800469e:	4639      	mov	r1, r7
 80046a0:	f04f 33ff 	mov.w	r3, #4294967295
 80046a4:	4804      	ldr	r0, [pc, #16]	; (80046b8 <u1_printf+0x4c>)
 80046a6:	f003 f83f 	bl	8007728 <HAL_UART_Transmit>
}
 80046aa:	bf00      	nop
 80046ac:	37d0      	adds	r7, #208	; 0xd0
 80046ae:	46bd      	mov	sp, r7
 80046b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80046b4:	b004      	add	sp, #16
 80046b6:	4770      	bx	lr
 80046b8:	200060ec 	.word	0x200060ec

080046bc <HAL_UART_ErrorCallback>:
UART_HandleTypeDef* zigbee_huart;

Order_edc24 order_sending;

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b082      	sub	sp, #8
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  if (huart == zigbee_huart)
 80046c4:	4b0b      	ldr	r3, [pc, #44]	; (80046f4 <HAL_UART_ErrorCallback+0x38>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d10e      	bne.n	80046ec <HAL_UART_ErrorCallback+0x30>
  {
    __HAL_UNLOCK(zigbee_huart);
 80046ce:	4b09      	ldr	r3, [pc, #36]	; (80046f4 <HAL_UART_ErrorCallback+0x38>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	2200      	movs	r2, #0
 80046d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    receive_flag=0;
 80046d8:	4b07      	ldr	r3, [pc, #28]	; (80046f8 <HAL_UART_ErrorCallback+0x3c>)
 80046da:	2200      	movs	r2, #0
 80046dc:	701a      	strb	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(zigbee_huart,zigbeeMessage,MAX_MSG_LEN);
 80046de:	4b05      	ldr	r3, [pc, #20]	; (80046f4 <HAL_UART_ErrorCallback+0x38>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	22c8      	movs	r2, #200	; 0xc8
 80046e4:	4905      	ldr	r1, [pc, #20]	; (80046fc <HAL_UART_ErrorCallback+0x40>)
 80046e6:	4618      	mov	r0, r3
 80046e8:	f003 f8e0 	bl	80078ac <HAL_UARTEx_ReceiveToIdle_DMA>
  }
}
 80046ec:	bf00      	nop
 80046ee:	3708      	adds	r7, #8
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}
 80046f4:	20006448 	.word	0x20006448
 80046f8:	20006446 	.word	0x20006446
 80046fc:	20006284 	.word	0x20006284

08004700 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef* huart,uint16_t Size)
{
 8004700:	b480      	push	{r7}
 8004702:	b083      	sub	sp, #12
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
 8004708:	460b      	mov	r3, r1
 800470a:	807b      	strh	r3, [r7, #2]
    if(huart == zigbee_huart)
 800470c:	4b06      	ldr	r3, [pc, #24]	; (8004728 <HAL_UARTEx_RxEventCallback+0x28>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	687a      	ldr	r2, [r7, #4]
 8004712:	429a      	cmp	r2, r3
 8004714:	d102      	bne.n	800471c <HAL_UARTEx_RxEventCallback+0x1c>
    {
        receive_flag=1;
 8004716:	4b05      	ldr	r3, [pc, #20]	; (800472c <HAL_UARTEx_RxEventCallback+0x2c>)
 8004718:	2201      	movs	r2, #1
 800471a:	701a      	strb	r2, [r3, #0]
    }
}
 800471c:	bf00      	nop
 800471e:	370c      	adds	r7, #12
 8004720:	46bd      	mov	sp, r7
 8004722:	bc80      	pop	{r7}
 8004724:	4770      	bx	lr
 8004726:	bf00      	nop
 8004728:	20006448 	.word	0x20006448
 800472c:	20006446 	.word	0x20006446

08004730 <CalculateChecksum>:

static uint8_t CalculateChecksum(const uint8_t data[], int32_t count) 
{
 8004730:	b480      	push	{r7}
 8004732:	b085      	sub	sp, #20
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
 8004738:	6039      	str	r1, [r7, #0]
  uint8_t checksum = 0;
 800473a:	2300      	movs	r3, #0
 800473c:	73fb      	strb	r3, [r7, #15]
  for (int32_t i = 0; i < count; ++i) 
 800473e:	2300      	movs	r3, #0
 8004740:	60bb      	str	r3, [r7, #8]
 8004742:	e009      	b.n	8004758 <CalculateChecksum+0x28>
  {
    checksum ^= data[i];
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	4413      	add	r3, r2
 800474a:	781a      	ldrb	r2, [r3, #0]
 800474c:	7bfb      	ldrb	r3, [r7, #15]
 800474e:	4053      	eors	r3, r2
 8004750:	73fb      	strb	r3, [r7, #15]
  for (int32_t i = 0; i < count; ++i) 
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	3301      	adds	r3, #1
 8004756:	60bb      	str	r3, [r7, #8]
 8004758:	68ba      	ldr	r2, [r7, #8]
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	429a      	cmp	r2, r3
 800475e:	dbf1      	blt.n	8004744 <CalculateChecksum+0x14>
  }
  return checksum;
 8004760:	7bfb      	ldrb	r3, [r7, #15]
}
 8004762:	4618      	mov	r0, r3
 8004764:	3714      	adds	r7, #20
 8004766:	46bd      	mov	sp, r7
 8004768:	bc80      	pop	{r7}
 800476a:	4770      	bx	lr

0800476c <change_float_data>:

static float change_float_data(uint8_t* dat)
{
 800476c:	b480      	push	{r7}
 800476e:	b085      	sub	sp, #20
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
    float float_data;
    float_data=*((float*)dat);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	60fb      	str	r3, [r7, #12]
    return float_data;
 800477a:	68fb      	ldr	r3, [r7, #12]
}
 800477c:	4618      	mov	r0, r3
 800477e:	3714      	adds	r7, #20
 8004780:	46bd      	mov	sp, r7
 8004782:	bc80      	pop	{r7}
 8004784:	4770      	bx	lr
	...

08004788 <zigbee_Init>:

//
void zigbee_Init(UART_HandleTypeDef *huart)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b082      	sub	sp, #8
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
    memset(zigbeeMessage,0x00,MAX_MSG_LEN);
 8004790:	22c8      	movs	r2, #200	; 0xc8
 8004792:	2100      	movs	r1, #0
 8004794:	480e      	ldr	r0, [pc, #56]	; (80047d0 <zigbee_Init+0x48>)
 8004796:	f003 fe11 	bl	80083bc <memset>
    memset(gameInfoMessage,0x00,MAX_INFO_LEN);
 800479a:	2264      	movs	r2, #100	; 0x64
 800479c:	2100      	movs	r1, #0
 800479e:	480d      	ldr	r0, [pc, #52]	; (80047d4 <zigbee_Init+0x4c>)
 80047a0:	f003 fe0c 	bl	80083bc <memset>
    memset(gameStatusMessage,0x00,MAX_STATUS_LEN);
 80047a4:	2296      	movs	r2, #150	; 0x96
 80047a6:	2100      	movs	r1, #0
 80047a8:	480b      	ldr	r0, [pc, #44]	; (80047d8 <zigbee_Init+0x50>)
 80047aa:	f003 fe07 	bl	80083bc <memset>
    zigbee_huart = huart;
 80047ae:	4a0b      	ldr	r2, [pc, #44]	; (80047dc <zigbee_Init+0x54>)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6013      	str	r3, [r2, #0]
    receive_flag=0;
 80047b4:	4b0a      	ldr	r3, [pc, #40]	; (80047e0 <zigbee_Init+0x58>)
 80047b6:	2200      	movs	r2, #0
 80047b8:	701a      	strb	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(zigbee_huart,zigbeeMessage,MAX_MSG_LEN);
 80047ba:	4b08      	ldr	r3, [pc, #32]	; (80047dc <zigbee_Init+0x54>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	22c8      	movs	r2, #200	; 0xc8
 80047c0:	4903      	ldr	r1, [pc, #12]	; (80047d0 <zigbee_Init+0x48>)
 80047c2:	4618      	mov	r0, r3
 80047c4:	f003 f872 	bl	80078ac <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80047c8:	bf00      	nop
 80047ca:	3708      	adds	r7, #8
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}
 80047d0:	20006284 	.word	0x20006284
 80047d4:	2000634c 	.word	0x2000634c
 80047d8:	200063b0 	.word	0x200063b0
 80047dc:	20006448 	.word	0x20006448
 80047e0:	20006446 	.word	0x20006446

080047e4 <zigbeeMessageRecord>:

void zigbeeMessageRecord()
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b084      	sub	sp, #16
 80047e8:	af00      	add	r7, sp, #0
    uint16_t msgIndex=0;
 80047ea:	2300      	movs	r3, #0
 80047ec:	81fb      	strh	r3, [r7, #14]
    for(msgIndex=0;msgIndex<MAX_MSG_LEN;msgIndex++)
 80047ee:	2300      	movs	r3, #0
 80047f0:	81fb      	strh	r3, [r7, #14]
 80047f2:	e07d      	b.n	80048f0 <zigbeeMessageRecord+0x10c>
    {
        if(zigbeeMessage[msgIndex]==0x55&&zigbeeMessage[msgIndex+1]==0xAA)
 80047f4:	89fb      	ldrh	r3, [r7, #14]
 80047f6:	4a4b      	ldr	r2, [pc, #300]	; (8004924 <zigbeeMessageRecord+0x140>)
 80047f8:	5cd3      	ldrb	r3, [r2, r3]
 80047fa:	2b55      	cmp	r3, #85	; 0x55
 80047fc:	d175      	bne.n	80048ea <zigbeeMessageRecord+0x106>
 80047fe:	89fb      	ldrh	r3, [r7, #14]
 8004800:	3301      	adds	r3, #1
 8004802:	4a48      	ldr	r2, [pc, #288]	; (8004924 <zigbeeMessageRecord+0x140>)
 8004804:	5cd3      	ldrb	r3, [r2, r3]
 8004806:	2baa      	cmp	r3, #170	; 0xaa
 8004808:	d16f      	bne.n	80048ea <zigbeeMessageRecord+0x106>
        {
            int16_t tmpnum;
            tmpnum=*((int16_t*)(&zigbeeMessage[msgIndex+3]));
 800480a:	89fb      	ldrh	r3, [r7, #14]
 800480c:	3303      	adds	r3, #3
 800480e:	4a45      	ldr	r2, [pc, #276]	; (8004924 <zigbeeMessageRecord+0x140>)
 8004810:	4413      	add	r3, r2
 8004812:	881b      	ldrh	r3, [r3, #0]
 8004814:	807b      	strh	r3, [r7, #2]
            if(tmpnum<0||(tmpnum>MAX_INFO_LEN&&tmpnum>MAX_STATUS_LEN)) continue;
 8004816:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800481a:	2b00      	cmp	r3, #0
 800481c:	db64      	blt.n	80048e8 <zigbeeMessageRecord+0x104>
 800481e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004822:	2b64      	cmp	r3, #100	; 0x64
 8004824:	dd03      	ble.n	800482e <zigbeeMessageRecord+0x4a>
 8004826:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800482a:	2b96      	cmp	r3, #150	; 0x96
 800482c:	dc5c      	bgt.n	80048e8 <zigbeeMessageRecord+0x104>
            if(msgIndex+tmpnum+6>=MAX_MSG_LEN) break;
 800482e:	89fa      	ldrh	r2, [r7, #14]
 8004830:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004834:	4413      	add	r3, r2
 8004836:	2bc1      	cmp	r3, #193	; 0xc1
 8004838:	dc5f      	bgt.n	80048fa <zigbeeMessageRecord+0x116>
            uint8_t tmpchecksum;
            tmpchecksum=CalculateChecksum(&zigbeeMessage[msgIndex+6],tmpnum);
 800483a:	89fb      	ldrh	r3, [r7, #14]
 800483c:	3306      	adds	r3, #6
 800483e:	4a39      	ldr	r2, [pc, #228]	; (8004924 <zigbeeMessageRecord+0x140>)
 8004840:	4413      	add	r3, r2
 8004842:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8004846:	4611      	mov	r1, r2
 8004848:	4618      	mov	r0, r3
 800484a:	f7ff ff71 	bl	8004730 <CalculateChecksum>
 800484e:	4603      	mov	r3, r0
 8004850:	707b      	strb	r3, [r7, #1]
            if(tmpchecksum==zigbeeMessage[msgIndex+5])
 8004852:	89fb      	ldrh	r3, [r7, #14]
 8004854:	3305      	adds	r3, #5
 8004856:	4a33      	ldr	r2, [pc, #204]	; (8004924 <zigbeeMessageRecord+0x140>)
 8004858:	5cd3      	ldrb	r3, [r2, r3]
 800485a:	787a      	ldrb	r2, [r7, #1]
 800485c:	429a      	cmp	r2, r3
 800485e:	d144      	bne.n	80048ea <zigbeeMessageRecord+0x106>
            {
                if(zigbeeMessage[msgIndex+2]==0x01)
 8004860:	89fb      	ldrh	r3, [r7, #14]
 8004862:	3302      	adds	r3, #2
 8004864:	4a2f      	ldr	r2, [pc, #188]	; (8004924 <zigbeeMessageRecord+0x140>)
 8004866:	5cd3      	ldrb	r3, [r2, r3]
 8004868:	2b01      	cmp	r3, #1
 800486a:	d11b      	bne.n	80048a4 <zigbeeMessageRecord+0xc0>
                {
                    memset(gameInfoMessage,0x00,MAX_INFO_LEN);
 800486c:	2264      	movs	r2, #100	; 0x64
 800486e:	2100      	movs	r1, #0
 8004870:	482d      	ldr	r0, [pc, #180]	; (8004928 <zigbeeMessageRecord+0x144>)
 8004872:	f003 fda3 	bl	80083bc <memset>
                    for(int32_t i=0;i<tmpnum;i++)
 8004876:	2300      	movs	r3, #0
 8004878:	60bb      	str	r3, [r7, #8]
 800487a:	e00d      	b.n	8004898 <zigbeeMessageRecord+0xb4>
                    {
                        gameInfoMessage[i]=zigbeeMessage[msgIndex+6+i];
 800487c:	89fb      	ldrh	r3, [r7, #14]
 800487e:	1d9a      	adds	r2, r3, #6
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	4413      	add	r3, r2
 8004884:	4a27      	ldr	r2, [pc, #156]	; (8004924 <zigbeeMessageRecord+0x140>)
 8004886:	5cd1      	ldrb	r1, [r2, r3]
 8004888:	4a27      	ldr	r2, [pc, #156]	; (8004928 <zigbeeMessageRecord+0x144>)
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	4413      	add	r3, r2
 800488e:	460a      	mov	r2, r1
 8004890:	701a      	strb	r2, [r3, #0]
                    for(int32_t i=0;i<tmpnum;i++)
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	3301      	adds	r3, #1
 8004896:	60bb      	str	r3, [r7, #8]
 8004898:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800489c:	68ba      	ldr	r2, [r7, #8]
 800489e:	429a      	cmp	r2, r3
 80048a0:	dbec      	blt.n	800487c <zigbeeMessageRecord+0x98>
                    }
                    continue;
 80048a2:	e022      	b.n	80048ea <zigbeeMessageRecord+0x106>
                }
                else if(zigbeeMessage[msgIndex+2]==0x05)
 80048a4:	89fb      	ldrh	r3, [r7, #14]
 80048a6:	3302      	adds	r3, #2
 80048a8:	4a1e      	ldr	r2, [pc, #120]	; (8004924 <zigbeeMessageRecord+0x140>)
 80048aa:	5cd3      	ldrb	r3, [r2, r3]
 80048ac:	2b05      	cmp	r3, #5
 80048ae:	d11c      	bne.n	80048ea <zigbeeMessageRecord+0x106>
                {
                    memset(gameStatusMessage,0x00,MAX_STATUS_LEN);
 80048b0:	2296      	movs	r2, #150	; 0x96
 80048b2:	2100      	movs	r1, #0
 80048b4:	481d      	ldr	r0, [pc, #116]	; (800492c <zigbeeMessageRecord+0x148>)
 80048b6:	f003 fd81 	bl	80083bc <memset>
                    for(int32_t i=0;i<tmpnum;i++)
 80048ba:	2300      	movs	r3, #0
 80048bc:	607b      	str	r3, [r7, #4]
 80048be:	e00d      	b.n	80048dc <zigbeeMessageRecord+0xf8>
                    {
                        gameStatusMessage[i]=zigbeeMessage[msgIndex+6+i];
 80048c0:	89fb      	ldrh	r3, [r7, #14]
 80048c2:	1d9a      	adds	r2, r3, #6
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	4413      	add	r3, r2
 80048c8:	4a16      	ldr	r2, [pc, #88]	; (8004924 <zigbeeMessageRecord+0x140>)
 80048ca:	5cd1      	ldrb	r1, [r2, r3]
 80048cc:	4a17      	ldr	r2, [pc, #92]	; (800492c <zigbeeMessageRecord+0x148>)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	4413      	add	r3, r2
 80048d2:	460a      	mov	r2, r1
 80048d4:	701a      	strb	r2, [r3, #0]
                    for(int32_t i=0;i<tmpnum;i++)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	3301      	adds	r3, #1
 80048da:	607b      	str	r3, [r7, #4]
 80048dc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80048e0:	687a      	ldr	r2, [r7, #4]
 80048e2:	429a      	cmp	r2, r3
 80048e4:	dbec      	blt.n	80048c0 <zigbeeMessageRecord+0xdc>
                    }
                    continue;
 80048e6:	e000      	b.n	80048ea <zigbeeMessageRecord+0x106>
            if(tmpnum<0||(tmpnum>MAX_INFO_LEN&&tmpnum>MAX_STATUS_LEN)) continue;
 80048e8:	bf00      	nop
    for(msgIndex=0;msgIndex<MAX_MSG_LEN;msgIndex++)
 80048ea:	89fb      	ldrh	r3, [r7, #14]
 80048ec:	3301      	adds	r3, #1
 80048ee:	81fb      	strh	r3, [r7, #14]
 80048f0:	89fb      	ldrh	r3, [r7, #14]
 80048f2:	2bc7      	cmp	r3, #199	; 0xc7
 80048f4:	f67f af7e 	bls.w	80047f4 <zigbeeMessageRecord+0x10>
 80048f8:	e000      	b.n	80048fc <zigbeeMessageRecord+0x118>
            if(msgIndex+tmpnum+6>=MAX_MSG_LEN) break;
 80048fa:	bf00      	nop
                }
            }
        }
    }
    memset(zigbeeMessage,0x00,MAX_MSG_LEN);
 80048fc:	22c8      	movs	r2, #200	; 0xc8
 80048fe:	2100      	movs	r1, #0
 8004900:	4808      	ldr	r0, [pc, #32]	; (8004924 <zigbeeMessageRecord+0x140>)
 8004902:	f003 fd5b 	bl	80083bc <memset>
    receive_flag=0;
 8004906:	4b0a      	ldr	r3, [pc, #40]	; (8004930 <zigbeeMessageRecord+0x14c>)
 8004908:	2200      	movs	r2, #0
 800490a:	701a      	strb	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(zigbee_huart,zigbeeMessage,MAX_MSG_LEN);
 800490c:	4b09      	ldr	r3, [pc, #36]	; (8004934 <zigbeeMessageRecord+0x150>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	22c8      	movs	r2, #200	; 0xc8
 8004912:	4904      	ldr	r1, [pc, #16]	; (8004924 <zigbeeMessageRecord+0x140>)
 8004914:	4618      	mov	r0, r3
 8004916:	f002 ffc9 	bl	80078ac <HAL_UARTEx_ReceiveToIdle_DMA>
}
 800491a:	bf00      	nop
 800491c:	3710      	adds	r7, #16
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
 8004922:	bf00      	nop
 8004924:	20006284 	.word	0x20006284
 8004928:	2000634c 	.word	0x2000634c
 800492c:	200063b0 	.word	0x200063b0
 8004930:	20006446 	.word	0x20006446
 8004934:	20006448 	.word	0x20006448

08004938 <getGameStatus>:
    time=*((int32_t*)(&gameStatusMessage[1]));
    return time;
}

GameStatus_edc24 getGameStatus()
{
 8004938:	b480      	push	{r7}
 800493a:	b083      	sub	sp, #12
 800493c:	af00      	add	r7, sp, #0
    uint8_t status;
    status=gameStatusMessage[0];
 800493e:	4b07      	ldr	r3, [pc, #28]	; (800495c <getGameStatus+0x24>)
 8004940:	781b      	ldrb	r3, [r3, #0]
 8004942:	71fb      	strb	r3, [r7, #7]
    if(status==0x00)
 8004944:	79fb      	ldrb	r3, [r7, #7]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d101      	bne.n	800494e <getGameStatus+0x16>
    {
        return GameStandby;
 800494a:	2300      	movs	r3, #0
 800494c:	e000      	b.n	8004950 <getGameStatus+0x18>
    }
    else
    {
        return GameGoing;
 800494e:	2301      	movs	r3, #1
    }
}
 8004950:	4618      	mov	r0, r3
 8004952:	370c      	adds	r7, #12
 8004954:	46bd      	mov	sp, r7
 8004956:	bc80      	pop	{r7}
 8004958:	4770      	bx	lr
 800495a:	bf00      	nop
 800495c:	200063b0 	.word	0x200063b0

08004960 <getVehiclePos>:
{
    return change_float_data(&gameStatusMessage[5]);
}

Position_edc24 getVehiclePos()
{
 8004960:	b480      	push	{r7}
 8004962:	b083      	sub	sp, #12
 8004964:	af00      	add	r7, sp, #0
    Position_edc24 pos;
    pos.x=*((int16_t*)(&gameStatusMessage[9]));
 8004966:	4b0b      	ldr	r3, [pc, #44]	; (8004994 <getVehiclePos+0x34>)
 8004968:	f9b3 3000 	ldrsh.w	r3, [r3]
 800496c:	803b      	strh	r3, [r7, #0]
    pos.y=*((int16_t*)(&gameStatusMessage[11]));
 800496e:	4b0a      	ldr	r3, [pc, #40]	; (8004998 <getVehiclePos+0x38>)
 8004970:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004974:	807b      	strh	r3, [r7, #2]
    return pos;
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	607b      	str	r3, [r7, #4]
 800497a:	2300      	movs	r3, #0
 800497c:	88ba      	ldrh	r2, [r7, #4]
 800497e:	f362 030f 	bfi	r3, r2, #0, #16
 8004982:	88fa      	ldrh	r2, [r7, #6]
 8004984:	f362 431f 	bfi	r3, r2, #16, #16
}
 8004988:	4618      	mov	r0, r3
 800498a:	370c      	adds	r7, #12
 800498c:	46bd      	mov	sp, r7
 800498e:	bc80      	pop	{r7}
 8004990:	4770      	bx	lr
 8004992:	bf00      	nop
 8004994:	200063b9 	.word	0x200063b9
 8004998:	200063bb 	.word	0x200063bb

0800499c <getRemainDist>:

int32_t getRemainDist()
{
 800499c:	b480      	push	{r7}
 800499e:	b083      	sub	sp, #12
 80049a0:	af00      	add	r7, sp, #0
    int32_t dist;
    dist=*((int32_t*)(&gameStatusMessage[13]));
 80049a2:	4b04      	ldr	r3, [pc, #16]	; (80049b4 <getRemainDist+0x18>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	607b      	str	r3, [r7, #4]
    return dist;
 80049a8:	687b      	ldr	r3, [r7, #4]
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	370c      	adds	r7, #12
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bc80      	pop	{r7}
 80049b2:	4770      	bx	lr
 80049b4:	200063bd 	.word	0x200063bd

080049b8 <getOrderNum>:

uint8_t getOrderNum()
{
 80049b8:	b480      	push	{r7}
 80049ba:	af00      	add	r7, sp, #0
    return gameStatusMessage[17];
 80049bc:	4b02      	ldr	r3, [pc, #8]	; (80049c8 <getOrderNum+0x10>)
 80049be:	7c5b      	ldrb	r3, [r3, #17]
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bc80      	pop	{r7}
 80049c6:	4770      	bx	lr
 80049c8:	200063b0 	.word	0x200063b0

080049cc <getOneOrder>:

Order_edc24 getOneOrder(uint8_t orderNo)
{
 80049cc:	b5b0      	push	{r4, r5, r7, lr}
 80049ce:	b088      	sub	sp, #32
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
 80049d4:	460b      	mov	r3, r1
 80049d6:	70fb      	strb	r3, [r7, #3]
    Order_edc24 order;
    order.depPos.x=*((int16_t*)(&gameStatusMessage[18+18*orderNo]));
 80049d8:	78fb      	ldrb	r3, [r7, #3]
 80049da:	1c5a      	adds	r2, r3, #1
 80049dc:	4613      	mov	r3, r2
 80049de:	00db      	lsls	r3, r3, #3
 80049e0:	4413      	add	r3, r2
 80049e2:	005b      	lsls	r3, r3, #1
 80049e4:	461a      	mov	r2, r3
 80049e6:	4b2a      	ldr	r3, [pc, #168]	; (8004a90 <getOneOrder+0xc4>)
 80049e8:	4413      	add	r3, r2
 80049ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80049ee:	81bb      	strh	r3, [r7, #12]
    order.depPos.y=*((int16_t*)(&gameStatusMessage[20+18*orderNo]));
 80049f0:	78fa      	ldrb	r2, [r7, #3]
 80049f2:	4613      	mov	r3, r2
 80049f4:	00db      	lsls	r3, r3, #3
 80049f6:	4413      	add	r3, r2
 80049f8:	005b      	lsls	r3, r3, #1
 80049fa:	3314      	adds	r3, #20
 80049fc:	4a24      	ldr	r2, [pc, #144]	; (8004a90 <getOneOrder+0xc4>)
 80049fe:	4413      	add	r3, r2
 8004a00:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004a04:	81fb      	strh	r3, [r7, #14]
    order.desPos.x=*((int16_t*)(&gameStatusMessage[22+18*orderNo]));
 8004a06:	78fa      	ldrb	r2, [r7, #3]
 8004a08:	4613      	mov	r3, r2
 8004a0a:	00db      	lsls	r3, r3, #3
 8004a0c:	4413      	add	r3, r2
 8004a0e:	005b      	lsls	r3, r3, #1
 8004a10:	3316      	adds	r3, #22
 8004a12:	4a1f      	ldr	r2, [pc, #124]	; (8004a90 <getOneOrder+0xc4>)
 8004a14:	4413      	add	r3, r2
 8004a16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004a1a:	823b      	strh	r3, [r7, #16]
    order.desPos.y=*((int16_t*)(&gameStatusMessage[24+18*orderNo]));
 8004a1c:	78fa      	ldrb	r2, [r7, #3]
 8004a1e:	4613      	mov	r3, r2
 8004a20:	00db      	lsls	r3, r3, #3
 8004a22:	4413      	add	r3, r2
 8004a24:	005b      	lsls	r3, r3, #1
 8004a26:	3318      	adds	r3, #24
 8004a28:	4a19      	ldr	r2, [pc, #100]	; (8004a90 <getOneOrder+0xc4>)
 8004a2a:	4413      	add	r3, r2
 8004a2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004a30:	827b      	strh	r3, [r7, #18]
    order.timeLimit=*((int32_t*)(&gameStatusMessage[26+18*orderNo]));
 8004a32:	78fa      	ldrb	r2, [r7, #3]
 8004a34:	4613      	mov	r3, r2
 8004a36:	00db      	lsls	r3, r3, #3
 8004a38:	4413      	add	r3, r2
 8004a3a:	005b      	lsls	r3, r3, #1
 8004a3c:	331a      	adds	r3, #26
 8004a3e:	4a14      	ldr	r2, [pc, #80]	; (8004a90 <getOneOrder+0xc4>)
 8004a40:	4413      	add	r3, r2
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	617b      	str	r3, [r7, #20]
    order.commission=change_float_data(&gameStatusMessage[30+18*orderNo]);
 8004a46:	78fa      	ldrb	r2, [r7, #3]
 8004a48:	4613      	mov	r3, r2
 8004a4a:	00db      	lsls	r3, r3, #3
 8004a4c:	4413      	add	r3, r2
 8004a4e:	005b      	lsls	r3, r3, #1
 8004a50:	331e      	adds	r3, #30
 8004a52:	4a0f      	ldr	r2, [pc, #60]	; (8004a90 <getOneOrder+0xc4>)
 8004a54:	4413      	add	r3, r2
 8004a56:	4618      	mov	r0, r3
 8004a58:	f7ff fe88 	bl	800476c <change_float_data>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	61fb      	str	r3, [r7, #28]
    order.orderId=*((int16_t*)(&gameStatusMessage[34+18*orderNo]));
 8004a60:	78fa      	ldrb	r2, [r7, #3]
 8004a62:	4613      	mov	r3, r2
 8004a64:	00db      	lsls	r3, r3, #3
 8004a66:	4413      	add	r3, r2
 8004a68:	005b      	lsls	r3, r3, #1
 8004a6a:	3322      	adds	r3, #34	; 0x22
 8004a6c:	4a08      	ldr	r2, [pc, #32]	; (8004a90 <getOneOrder+0xc4>)
 8004a6e:	4413      	add	r3, r2
 8004a70:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004a74:	833b      	strh	r3, [r7, #24]
    return order;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	461d      	mov	r5, r3
 8004a7a:	f107 040c 	add.w	r4, r7, #12
 8004a7e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004a80:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004a82:	6823      	ldr	r3, [r4, #0]
 8004a84:	602b      	str	r3, [r5, #0]
}
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	3720      	adds	r7, #32
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bdb0      	pop	{r4, r5, r7, pc}
 8004a8e:	bf00      	nop
 8004a90:	200063b0 	.word	0x200063b0

08004a94 <getLatestPendingOrder>:

Order_edc24 getLatestPendingOrder()
{
 8004a94:	b5b0      	push	{r4, r5, r7, lr}
 8004a96:	b088      	sub	sp, #32
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
    int32_t tmpnum=(int32_t)gameStatusMessage[21];
 8004a9c:	4b2e      	ldr	r3, [pc, #184]	; (8004b58 <getLatestPendingOrder+0xc4>)
 8004a9e:	7d5b      	ldrb	r3, [r3, #21]
 8004aa0:	61fb      	str	r3, [r7, #28]
    Order_edc24 order;
    order.depPos.x=*((int16_t*)(&gameStatusMessage[18+18*tmpnum]));
 8004aa2:	69fb      	ldr	r3, [r7, #28]
 8004aa4:	1c5a      	adds	r2, r3, #1
 8004aa6:	4613      	mov	r3, r2
 8004aa8:	00db      	lsls	r3, r3, #3
 8004aaa:	4413      	add	r3, r2
 8004aac:	005b      	lsls	r3, r3, #1
 8004aae:	461a      	mov	r2, r3
 8004ab0:	4b29      	ldr	r3, [pc, #164]	; (8004b58 <getLatestPendingOrder+0xc4>)
 8004ab2:	4413      	add	r3, r2
 8004ab4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004ab8:	813b      	strh	r3, [r7, #8]
    order.depPos.y=*((int16_t*)(&gameStatusMessage[20+18*tmpnum]));
 8004aba:	69fa      	ldr	r2, [r7, #28]
 8004abc:	4613      	mov	r3, r2
 8004abe:	00db      	lsls	r3, r3, #3
 8004ac0:	4413      	add	r3, r2
 8004ac2:	005b      	lsls	r3, r3, #1
 8004ac4:	3314      	adds	r3, #20
 8004ac6:	4a24      	ldr	r2, [pc, #144]	; (8004b58 <getLatestPendingOrder+0xc4>)
 8004ac8:	4413      	add	r3, r2
 8004aca:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004ace:	817b      	strh	r3, [r7, #10]
    order.desPos.x=*((int16_t*)(&gameStatusMessage[22+18*tmpnum]));
 8004ad0:	69fa      	ldr	r2, [r7, #28]
 8004ad2:	4613      	mov	r3, r2
 8004ad4:	00db      	lsls	r3, r3, #3
 8004ad6:	4413      	add	r3, r2
 8004ad8:	005b      	lsls	r3, r3, #1
 8004ada:	3316      	adds	r3, #22
 8004adc:	4a1e      	ldr	r2, [pc, #120]	; (8004b58 <getLatestPendingOrder+0xc4>)
 8004ade:	4413      	add	r3, r2
 8004ae0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004ae4:	81bb      	strh	r3, [r7, #12]
    order.desPos.y=*((int16_t*)(&gameStatusMessage[24+18*tmpnum]));
 8004ae6:	69fa      	ldr	r2, [r7, #28]
 8004ae8:	4613      	mov	r3, r2
 8004aea:	00db      	lsls	r3, r3, #3
 8004aec:	4413      	add	r3, r2
 8004aee:	005b      	lsls	r3, r3, #1
 8004af0:	3318      	adds	r3, #24
 8004af2:	4a19      	ldr	r2, [pc, #100]	; (8004b58 <getLatestPendingOrder+0xc4>)
 8004af4:	4413      	add	r3, r2
 8004af6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004afa:	81fb      	strh	r3, [r7, #14]
    order.timeLimit=*((int32_t*)(&gameStatusMessage[26+18*tmpnum]));
 8004afc:	69fa      	ldr	r2, [r7, #28]
 8004afe:	4613      	mov	r3, r2
 8004b00:	00db      	lsls	r3, r3, #3
 8004b02:	4413      	add	r3, r2
 8004b04:	005b      	lsls	r3, r3, #1
 8004b06:	331a      	adds	r3, #26
 8004b08:	4a13      	ldr	r2, [pc, #76]	; (8004b58 <getLatestPendingOrder+0xc4>)
 8004b0a:	4413      	add	r3, r2
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	613b      	str	r3, [r7, #16]
    order.commission=change_float_data(&gameStatusMessage[30+18*tmpnum]);
 8004b10:	69fa      	ldr	r2, [r7, #28]
 8004b12:	4613      	mov	r3, r2
 8004b14:	00db      	lsls	r3, r3, #3
 8004b16:	4413      	add	r3, r2
 8004b18:	005b      	lsls	r3, r3, #1
 8004b1a:	331e      	adds	r3, #30
 8004b1c:	4a0e      	ldr	r2, [pc, #56]	; (8004b58 <getLatestPendingOrder+0xc4>)
 8004b1e:	4413      	add	r3, r2
 8004b20:	4618      	mov	r0, r3
 8004b22:	f7ff fe23 	bl	800476c <change_float_data>
 8004b26:	4603      	mov	r3, r0
 8004b28:	61bb      	str	r3, [r7, #24]
    order.orderId=*((int16_t*)(&gameStatusMessage[34+18*tmpnum]));
 8004b2a:	69fa      	ldr	r2, [r7, #28]
 8004b2c:	4613      	mov	r3, r2
 8004b2e:	00db      	lsls	r3, r3, #3
 8004b30:	4413      	add	r3, r2
 8004b32:	005b      	lsls	r3, r3, #1
 8004b34:	3322      	adds	r3, #34	; 0x22
 8004b36:	4a08      	ldr	r2, [pc, #32]	; (8004b58 <getLatestPendingOrder+0xc4>)
 8004b38:	4413      	add	r3, r2
 8004b3a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004b3e:	82bb      	strh	r3, [r7, #20]
    return order;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	461d      	mov	r5, r3
 8004b44:	f107 0408 	add.w	r4, r7, #8
 8004b48:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004b4a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004b4c:	6823      	ldr	r3, [r4, #0]
 8004b4e:	602b      	str	r3, [r5, #0]
}
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	3720      	adds	r7, #32
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bdb0      	pop	{r4, r5, r7, pc}
 8004b58:	200063b0 	.word	0x200063b0

08004b5c <getGameStage>:

GameStage_edc24 getGameStage()
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b083      	sub	sp, #12
 8004b60:	af00      	add	r7, sp, #0
    uint8_t stage;
    stage=gameInfoMessage[0];
 8004b62:	4b04      	ldr	r3, [pc, #16]	; (8004b74 <getGameStage+0x18>)
 8004b64:	781b      	ldrb	r3, [r3, #0]
 8004b66:	71fb      	strb	r3, [r7, #7]
    return (GameStage_edc24)stage;
 8004b68:	79fb      	ldrb	r3, [r7, #7]
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	370c      	adds	r7, #12
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bc80      	pop	{r7}
 8004b72:	4770      	bx	lr
 8004b74:	2000634c 	.word	0x2000634c

08004b78 <getOneOwnPile>:
    tmp=gameInfoMessage[46];
    return gameInfoMessage[47+4*tmp];
}

Position_edc24 getOneOwnPile(uint8_t pileNo)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b085      	sub	sp, #20
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	4603      	mov	r3, r0
 8004b80:	71fb      	strb	r3, [r7, #7]
    Position_edc24 pos;
    pos.x=*((int16_t*)(&gameInfoMessage[47+4*pileNo]));
 8004b82:	79fb      	ldrb	r3, [r7, #7]
 8004b84:	009b      	lsls	r3, r3, #2
 8004b86:	332f      	adds	r3, #47	; 0x2f
 8004b88:	4a0d      	ldr	r2, [pc, #52]	; (8004bc0 <getOneOwnPile+0x48>)
 8004b8a:	4413      	add	r3, r2
 8004b8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004b90:	813b      	strh	r3, [r7, #8]
    pos.y=*((int16_t*)(&gameInfoMessage[49+4*pileNo]));
 8004b92:	79fb      	ldrb	r3, [r7, #7]
 8004b94:	009b      	lsls	r3, r3, #2
 8004b96:	3331      	adds	r3, #49	; 0x31
 8004b98:	4a09      	ldr	r2, [pc, #36]	; (8004bc0 <getOneOwnPile+0x48>)
 8004b9a:	4413      	add	r3, r2
 8004b9c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004ba0:	817b      	strh	r3, [r7, #10]
    return pos;
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	60fb      	str	r3, [r7, #12]
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	89ba      	ldrh	r2, [r7, #12]
 8004baa:	f362 030f 	bfi	r3, r2, #0, #16
 8004bae:	89fa      	ldrh	r2, [r7, #14]
 8004bb0:	f362 431f 	bfi	r3, r2, #16, #16
}
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	3714      	adds	r7, #20
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bc80      	pop	{r7}
 8004bbc:	4770      	bx	lr
 8004bbe:	bf00      	nop
 8004bc0:	2000634c 	.word	0x2000634c

08004bc4 <reqGameInfo>:
    pos.y=*((int32_t*)(&gameInfoMessage[48+4*tmpnum+4*pileNo]));
    return pos;
}

void reqGameInfo()
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	af00      	add	r7, sp, #0
    HAL_UART_Transmit(zigbee_huart,zigbeeSend[0],6,HAL_MAX_DELAY);
 8004bc8:	4b04      	ldr	r3, [pc, #16]	; (8004bdc <reqGameInfo+0x18>)
 8004bca:	6818      	ldr	r0, [r3, #0]
 8004bcc:	f04f 33ff 	mov.w	r3, #4294967295
 8004bd0:	2206      	movs	r2, #6
 8004bd2:	4903      	ldr	r1, [pc, #12]	; (8004be0 <reqGameInfo+0x1c>)
 8004bd4:	f002 fda8 	bl	8007728 <HAL_UART_Transmit>
}
 8004bd8:	bf00      	nop
 8004bda:	bd80      	pop	{r7, pc}
 8004bdc:	20006448 	.word	0x20006448
 8004be0:	20000050 	.word	0x20000050

08004be4 <setChargingPile>:

void setChargingPile()
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	af00      	add	r7, sp, #0
    HAL_UART_Transmit(zigbee_huart,zigbeeSend[1],6,HAL_MAX_DELAY);
 8004be8:	4b04      	ldr	r3, [pc, #16]	; (8004bfc <setChargingPile+0x18>)
 8004bea:	6818      	ldr	r0, [r3, #0]
 8004bec:	f04f 33ff 	mov.w	r3, #4294967295
 8004bf0:	2206      	movs	r2, #6
 8004bf2:	4903      	ldr	r1, [pc, #12]	; (8004c00 <setChargingPile+0x1c>)
 8004bf4:	f002 fd98 	bl	8007728 <HAL_UART_Transmit>
}
 8004bf8:	bf00      	nop
 8004bfa:	bd80      	pop	{r7, pc}
 8004bfc:	20006448 	.word	0x20006448
 8004c00:	20000056 	.word	0x20000056

08004c04 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004c04:	480c      	ldr	r0, [pc, #48]	; (8004c38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004c06:	490d      	ldr	r1, [pc, #52]	; (8004c3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004c08:	4a0d      	ldr	r2, [pc, #52]	; (8004c40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004c0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004c0c:	e002      	b.n	8004c14 <LoopCopyDataInit>

08004c0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004c0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004c10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004c12:	3304      	adds	r3, #4

08004c14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004c14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004c16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004c18:	d3f9      	bcc.n	8004c0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004c1a:	4a0a      	ldr	r2, [pc, #40]	; (8004c44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004c1c:	4c0a      	ldr	r4, [pc, #40]	; (8004c48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004c1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004c20:	e001      	b.n	8004c26 <LoopFillZerobss>

08004c22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004c22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004c24:	3204      	adds	r2, #4

08004c26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004c26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004c28:	d3fb      	bcc.n	8004c22 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004c2a:	f7fe ffa1 	bl	8003b70 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004c2e:	f003 fba1 	bl	8008374 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004c32:	f7fd fecb 	bl	80029cc <main>
  bx lr
 8004c36:	4770      	bx	lr
  ldr r0, =_sdata
 8004c38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004c3c:	20000a10 	.word	0x20000a10
  ldr r2, =_sidata
 8004c40:	0800d204 	.word	0x0800d204
  ldr r2, =_sbss
 8004c44:	20000a10 	.word	0x20000a10
  ldr r4, =_ebss
 8004c48:	200064a0 	.word	0x200064a0

08004c4c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004c4c:	e7fe      	b.n	8004c4c <ADC1_2_IRQHandler>
	...

08004c50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004c54:	4b08      	ldr	r3, [pc, #32]	; (8004c78 <HAL_Init+0x28>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a07      	ldr	r2, [pc, #28]	; (8004c78 <HAL_Init+0x28>)
 8004c5a:	f043 0310 	orr.w	r3, r3, #16
 8004c5e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004c60:	2003      	movs	r0, #3
 8004c62:	f000 f923 	bl	8004eac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004c66:	200f      	movs	r0, #15
 8004c68:	f000 f808 	bl	8004c7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004c6c:	f7fe fe02 	bl	8003874 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004c70:	2300      	movs	r3, #0
}
 8004c72:	4618      	mov	r0, r3
 8004c74:	bd80      	pop	{r7, pc}
 8004c76:	bf00      	nop
 8004c78:	40022000 	.word	0x40022000

08004c7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b082      	sub	sp, #8
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004c84:	4b12      	ldr	r3, [pc, #72]	; (8004cd0 <HAL_InitTick+0x54>)
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	4b12      	ldr	r3, [pc, #72]	; (8004cd4 <HAL_InitTick+0x58>)
 8004c8a:	781b      	ldrb	r3, [r3, #0]
 8004c8c:	4619      	mov	r1, r3
 8004c8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004c92:	fbb3 f3f1 	udiv	r3, r3, r1
 8004c96:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f000 f93b 	bl	8004f16 <HAL_SYSTICK_Config>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d001      	beq.n	8004caa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e00e      	b.n	8004cc8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2b0f      	cmp	r3, #15
 8004cae:	d80a      	bhi.n	8004cc6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	6879      	ldr	r1, [r7, #4]
 8004cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8004cb8:	f000 f903 	bl	8004ec2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004cbc:	4a06      	ldr	r2, [pc, #24]	; (8004cd8 <HAL_InitTick+0x5c>)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	e000      	b.n	8004cc8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	3708      	adds	r7, #8
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}
 8004cd0:	2000004c 	.word	0x2000004c
 8004cd4:	20000060 	.word	0x20000060
 8004cd8:	2000005c 	.word	0x2000005c

08004cdc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004ce0:	4b05      	ldr	r3, [pc, #20]	; (8004cf8 <HAL_IncTick+0x1c>)
 8004ce2:	781b      	ldrb	r3, [r3, #0]
 8004ce4:	461a      	mov	r2, r3
 8004ce6:	4b05      	ldr	r3, [pc, #20]	; (8004cfc <HAL_IncTick+0x20>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4413      	add	r3, r2
 8004cec:	4a03      	ldr	r2, [pc, #12]	; (8004cfc <HAL_IncTick+0x20>)
 8004cee:	6013      	str	r3, [r2, #0]
}
 8004cf0:	bf00      	nop
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bc80      	pop	{r7}
 8004cf6:	4770      	bx	lr
 8004cf8:	20000060 	.word	0x20000060
 8004cfc:	20006460 	.word	0x20006460

08004d00 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004d00:	b480      	push	{r7}
 8004d02:	af00      	add	r7, sp, #0
  return uwTick;
 8004d04:	4b02      	ldr	r3, [pc, #8]	; (8004d10 <HAL_GetTick+0x10>)
 8004d06:	681b      	ldr	r3, [r3, #0]
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bc80      	pop	{r7}
 8004d0e:	4770      	bx	lr
 8004d10:	20006460 	.word	0x20006460

08004d14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d14:	b480      	push	{r7}
 8004d16:	b085      	sub	sp, #20
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	f003 0307 	and.w	r3, r3, #7
 8004d22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004d24:	4b0c      	ldr	r3, [pc, #48]	; (8004d58 <__NVIC_SetPriorityGrouping+0x44>)
 8004d26:	68db      	ldr	r3, [r3, #12]
 8004d28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004d2a:	68ba      	ldr	r2, [r7, #8]
 8004d2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004d30:	4013      	ands	r3, r2
 8004d32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004d3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004d40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004d46:	4a04      	ldr	r2, [pc, #16]	; (8004d58 <__NVIC_SetPriorityGrouping+0x44>)
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	60d3      	str	r3, [r2, #12]
}
 8004d4c:	bf00      	nop
 8004d4e:	3714      	adds	r7, #20
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bc80      	pop	{r7}
 8004d54:	4770      	bx	lr
 8004d56:	bf00      	nop
 8004d58:	e000ed00 	.word	0xe000ed00

08004d5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004d60:	4b04      	ldr	r3, [pc, #16]	; (8004d74 <__NVIC_GetPriorityGrouping+0x18>)
 8004d62:	68db      	ldr	r3, [r3, #12]
 8004d64:	0a1b      	lsrs	r3, r3, #8
 8004d66:	f003 0307 	and.w	r3, r3, #7
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bc80      	pop	{r7}
 8004d70:	4770      	bx	lr
 8004d72:	bf00      	nop
 8004d74:	e000ed00 	.word	0xe000ed00

08004d78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b083      	sub	sp, #12
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	4603      	mov	r3, r0
 8004d80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	db0b      	blt.n	8004da2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004d8a:	79fb      	ldrb	r3, [r7, #7]
 8004d8c:	f003 021f 	and.w	r2, r3, #31
 8004d90:	4906      	ldr	r1, [pc, #24]	; (8004dac <__NVIC_EnableIRQ+0x34>)
 8004d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d96:	095b      	lsrs	r3, r3, #5
 8004d98:	2001      	movs	r0, #1
 8004d9a:	fa00 f202 	lsl.w	r2, r0, r2
 8004d9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004da2:	bf00      	nop
 8004da4:	370c      	adds	r7, #12
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bc80      	pop	{r7}
 8004daa:	4770      	bx	lr
 8004dac:	e000e100 	.word	0xe000e100

08004db0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b083      	sub	sp, #12
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	4603      	mov	r3, r0
 8004db8:	6039      	str	r1, [r7, #0]
 8004dba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004dbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	db0a      	blt.n	8004dda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	b2da      	uxtb	r2, r3
 8004dc8:	490c      	ldr	r1, [pc, #48]	; (8004dfc <__NVIC_SetPriority+0x4c>)
 8004dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dce:	0112      	lsls	r2, r2, #4
 8004dd0:	b2d2      	uxtb	r2, r2
 8004dd2:	440b      	add	r3, r1
 8004dd4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004dd8:	e00a      	b.n	8004df0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	b2da      	uxtb	r2, r3
 8004dde:	4908      	ldr	r1, [pc, #32]	; (8004e00 <__NVIC_SetPriority+0x50>)
 8004de0:	79fb      	ldrb	r3, [r7, #7]
 8004de2:	f003 030f 	and.w	r3, r3, #15
 8004de6:	3b04      	subs	r3, #4
 8004de8:	0112      	lsls	r2, r2, #4
 8004dea:	b2d2      	uxtb	r2, r2
 8004dec:	440b      	add	r3, r1
 8004dee:	761a      	strb	r2, [r3, #24]
}
 8004df0:	bf00      	nop
 8004df2:	370c      	adds	r7, #12
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bc80      	pop	{r7}
 8004df8:	4770      	bx	lr
 8004dfa:	bf00      	nop
 8004dfc:	e000e100 	.word	0xe000e100
 8004e00:	e000ed00 	.word	0xe000ed00

08004e04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b089      	sub	sp, #36	; 0x24
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	60f8      	str	r0, [r7, #12]
 8004e0c:	60b9      	str	r1, [r7, #8]
 8004e0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	f003 0307 	and.w	r3, r3, #7
 8004e16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e18:	69fb      	ldr	r3, [r7, #28]
 8004e1a:	f1c3 0307 	rsb	r3, r3, #7
 8004e1e:	2b04      	cmp	r3, #4
 8004e20:	bf28      	it	cs
 8004e22:	2304      	movcs	r3, #4
 8004e24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e26:	69fb      	ldr	r3, [r7, #28]
 8004e28:	3304      	adds	r3, #4
 8004e2a:	2b06      	cmp	r3, #6
 8004e2c:	d902      	bls.n	8004e34 <NVIC_EncodePriority+0x30>
 8004e2e:	69fb      	ldr	r3, [r7, #28]
 8004e30:	3b03      	subs	r3, #3
 8004e32:	e000      	b.n	8004e36 <NVIC_EncodePriority+0x32>
 8004e34:	2300      	movs	r3, #0
 8004e36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e38:	f04f 32ff 	mov.w	r2, #4294967295
 8004e3c:	69bb      	ldr	r3, [r7, #24]
 8004e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e42:	43da      	mvns	r2, r3
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	401a      	ands	r2, r3
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004e4c:	f04f 31ff 	mov.w	r1, #4294967295
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	fa01 f303 	lsl.w	r3, r1, r3
 8004e56:	43d9      	mvns	r1, r3
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e5c:	4313      	orrs	r3, r2
         );
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3724      	adds	r7, #36	; 0x24
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bc80      	pop	{r7}
 8004e66:	4770      	bx	lr

08004e68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b082      	sub	sp, #8
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	3b01      	subs	r3, #1
 8004e74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004e78:	d301      	bcc.n	8004e7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	e00f      	b.n	8004e9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e7e:	4a0a      	ldr	r2, [pc, #40]	; (8004ea8 <SysTick_Config+0x40>)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	3b01      	subs	r3, #1
 8004e84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004e86:	210f      	movs	r1, #15
 8004e88:	f04f 30ff 	mov.w	r0, #4294967295
 8004e8c:	f7ff ff90 	bl	8004db0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004e90:	4b05      	ldr	r3, [pc, #20]	; (8004ea8 <SysTick_Config+0x40>)
 8004e92:	2200      	movs	r2, #0
 8004e94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e96:	4b04      	ldr	r3, [pc, #16]	; (8004ea8 <SysTick_Config+0x40>)
 8004e98:	2207      	movs	r2, #7
 8004e9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004e9c:	2300      	movs	r3, #0
}
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	3708      	adds	r7, #8
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}
 8004ea6:	bf00      	nop
 8004ea8:	e000e010 	.word	0xe000e010

08004eac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b082      	sub	sp, #8
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004eb4:	6878      	ldr	r0, [r7, #4]
 8004eb6:	f7ff ff2d 	bl	8004d14 <__NVIC_SetPriorityGrouping>
}
 8004eba:	bf00      	nop
 8004ebc:	3708      	adds	r7, #8
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd80      	pop	{r7, pc}

08004ec2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004ec2:	b580      	push	{r7, lr}
 8004ec4:	b086      	sub	sp, #24
 8004ec6:	af00      	add	r7, sp, #0
 8004ec8:	4603      	mov	r3, r0
 8004eca:	60b9      	str	r1, [r7, #8]
 8004ecc:	607a      	str	r2, [r7, #4]
 8004ece:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004ed4:	f7ff ff42 	bl	8004d5c <__NVIC_GetPriorityGrouping>
 8004ed8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	68b9      	ldr	r1, [r7, #8]
 8004ede:	6978      	ldr	r0, [r7, #20]
 8004ee0:	f7ff ff90 	bl	8004e04 <NVIC_EncodePriority>
 8004ee4:	4602      	mov	r2, r0
 8004ee6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004eea:	4611      	mov	r1, r2
 8004eec:	4618      	mov	r0, r3
 8004eee:	f7ff ff5f 	bl	8004db0 <__NVIC_SetPriority>
}
 8004ef2:	bf00      	nop
 8004ef4:	3718      	adds	r7, #24
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}

08004efa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004efa:	b580      	push	{r7, lr}
 8004efc:	b082      	sub	sp, #8
 8004efe:	af00      	add	r7, sp, #0
 8004f00:	4603      	mov	r3, r0
 8004f02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004f04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f08:	4618      	mov	r0, r3
 8004f0a:	f7ff ff35 	bl	8004d78 <__NVIC_EnableIRQ>
}
 8004f0e:	bf00      	nop
 8004f10:	3708      	adds	r7, #8
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}

08004f16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004f16:	b580      	push	{r7, lr}
 8004f18:	b082      	sub	sp, #8
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f7ff ffa2 	bl	8004e68 <SysTick_Config>
 8004f24:	4603      	mov	r3, r0
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3708      	adds	r7, #8
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}
	...

08004f30 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004f30:	b480      	push	{r7}
 8004f32:	b085      	sub	sp, #20
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d101      	bne.n	8004f46 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	e059      	b.n	8004ffa <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	461a      	mov	r2, r3
 8004f4c:	4b2d      	ldr	r3, [pc, #180]	; (8005004 <HAL_DMA_Init+0xd4>)
 8004f4e:	429a      	cmp	r2, r3
 8004f50:	d80f      	bhi.n	8004f72 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	461a      	mov	r2, r3
 8004f58:	4b2b      	ldr	r3, [pc, #172]	; (8005008 <HAL_DMA_Init+0xd8>)
 8004f5a:	4413      	add	r3, r2
 8004f5c:	4a2b      	ldr	r2, [pc, #172]	; (800500c <HAL_DMA_Init+0xdc>)
 8004f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f62:	091b      	lsrs	r3, r3, #4
 8004f64:	009a      	lsls	r2, r3, #2
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	4a28      	ldr	r2, [pc, #160]	; (8005010 <HAL_DMA_Init+0xe0>)
 8004f6e:	63da      	str	r2, [r3, #60]	; 0x3c
 8004f70:	e00e      	b.n	8004f90 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	461a      	mov	r2, r3
 8004f78:	4b26      	ldr	r3, [pc, #152]	; (8005014 <HAL_DMA_Init+0xe4>)
 8004f7a:	4413      	add	r3, r2
 8004f7c:	4a23      	ldr	r2, [pc, #140]	; (800500c <HAL_DMA_Init+0xdc>)
 8004f7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f82:	091b      	lsrs	r3, r3, #4
 8004f84:	009a      	lsls	r2, r3, #2
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	4a22      	ldr	r2, [pc, #136]	; (8005018 <HAL_DMA_Init+0xe8>)
 8004f8e:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2202      	movs	r2, #2
 8004f94:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004fa6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004faa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004fb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	68db      	ldr	r3, [r3, #12]
 8004fba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004fc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	695b      	ldr	r3, [r3, #20]
 8004fc6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004fcc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	69db      	ldr	r3, [r3, #28]
 8004fd2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004fd4:	68fa      	ldr	r2, [r7, #12]
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	68fa      	ldr	r2, [r7, #12]
 8004fe0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2201      	movs	r2, #1
 8004fec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004ff8:	2300      	movs	r3, #0
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	3714      	adds	r7, #20
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bc80      	pop	{r7}
 8005002:	4770      	bx	lr
 8005004:	40020407 	.word	0x40020407
 8005008:	bffdfff8 	.word	0xbffdfff8
 800500c:	cccccccd 	.word	0xcccccccd
 8005010:	40020000 	.word	0x40020000
 8005014:	bffdfbf8 	.word	0xbffdfbf8
 8005018:	40020400 	.word	0x40020400

0800501c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b086      	sub	sp, #24
 8005020:	af00      	add	r7, sp, #0
 8005022:	60f8      	str	r0, [r7, #12]
 8005024:	60b9      	str	r1, [r7, #8]
 8005026:	607a      	str	r2, [r7, #4]
 8005028:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800502a:	2300      	movs	r3, #0
 800502c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005034:	2b01      	cmp	r3, #1
 8005036:	d101      	bne.n	800503c <HAL_DMA_Start_IT+0x20>
 8005038:	2302      	movs	r3, #2
 800503a:	e04a      	b.n	80050d2 <HAL_DMA_Start_IT+0xb6>
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2201      	movs	r2, #1
 8005040:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800504a:	2b01      	cmp	r3, #1
 800504c:	d13a      	bne.n	80050c4 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2202      	movs	r2, #2
 8005052:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2200      	movs	r2, #0
 800505a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f022 0201 	bic.w	r2, r2, #1
 800506a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	687a      	ldr	r2, [r7, #4]
 8005070:	68b9      	ldr	r1, [r7, #8]
 8005072:	68f8      	ldr	r0, [r7, #12]
 8005074:	f000 fbb0 	bl	80057d8 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800507c:	2b00      	cmp	r3, #0
 800507e:	d008      	beq.n	8005092 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f042 020e 	orr.w	r2, r2, #14
 800508e:	601a      	str	r2, [r3, #0]
 8005090:	e00f      	b.n	80050b2 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	681a      	ldr	r2, [r3, #0]
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f022 0204 	bic.w	r2, r2, #4
 80050a0:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	681a      	ldr	r2, [r3, #0]
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f042 020a 	orr.w	r2, r2, #10
 80050b0:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f042 0201 	orr.w	r2, r2, #1
 80050c0:	601a      	str	r2, [r3, #0]
 80050c2:	e005      	b.n	80050d0 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2200      	movs	r2, #0
 80050c8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80050cc:	2302      	movs	r3, #2
 80050ce:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80050d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80050d2:	4618      	mov	r0, r3
 80050d4:	3718      	adds	r7, #24
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd80      	pop	{r7, pc}

080050da <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80050da:	b480      	push	{r7}
 80050dc:	b085      	sub	sp, #20
 80050de:	af00      	add	r7, sp, #0
 80050e0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050e2:	2300      	movs	r3, #0
 80050e4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80050ec:	2b02      	cmp	r3, #2
 80050ee:	d008      	beq.n	8005102 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2204      	movs	r2, #4
 80050f4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2200      	movs	r2, #0
 80050fa:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	e020      	b.n	8005144 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f022 020e 	bic.w	r2, r2, #14
 8005110:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f022 0201 	bic.w	r2, r2, #1
 8005120:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800512a:	2101      	movs	r1, #1
 800512c:	fa01 f202 	lsl.w	r2, r1, r2
 8005130:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2201      	movs	r2, #1
 8005136:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2200      	movs	r2, #0
 800513e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8005142:	7bfb      	ldrb	r3, [r7, #15]
}
 8005144:	4618      	mov	r0, r3
 8005146:	3714      	adds	r7, #20
 8005148:	46bd      	mov	sp, r7
 800514a:	bc80      	pop	{r7}
 800514c:	4770      	bx	lr
	...

08005150 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8005150:	b580      	push	{r7, lr}
 8005152:	b084      	sub	sp, #16
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005158:	2300      	movs	r3, #0
 800515a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005162:	2b02      	cmp	r3, #2
 8005164:	d005      	beq.n	8005172 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2204      	movs	r2, #4
 800516a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	73fb      	strb	r3, [r7, #15]
 8005170:	e0d6      	b.n	8005320 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f022 020e 	bic.w	r2, r2, #14
 8005180:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	681a      	ldr	r2, [r3, #0]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f022 0201 	bic.w	r2, r2, #1
 8005190:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	461a      	mov	r2, r3
 8005198:	4b64      	ldr	r3, [pc, #400]	; (800532c <HAL_DMA_Abort_IT+0x1dc>)
 800519a:	429a      	cmp	r2, r3
 800519c:	d958      	bls.n	8005250 <HAL_DMA_Abort_IT+0x100>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a63      	ldr	r2, [pc, #396]	; (8005330 <HAL_DMA_Abort_IT+0x1e0>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d04f      	beq.n	8005248 <HAL_DMA_Abort_IT+0xf8>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a61      	ldr	r2, [pc, #388]	; (8005334 <HAL_DMA_Abort_IT+0x1e4>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d048      	beq.n	8005244 <HAL_DMA_Abort_IT+0xf4>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a60      	ldr	r2, [pc, #384]	; (8005338 <HAL_DMA_Abort_IT+0x1e8>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d040      	beq.n	800523e <HAL_DMA_Abort_IT+0xee>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a5e      	ldr	r2, [pc, #376]	; (800533c <HAL_DMA_Abort_IT+0x1ec>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d038      	beq.n	8005238 <HAL_DMA_Abort_IT+0xe8>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a5d      	ldr	r2, [pc, #372]	; (8005340 <HAL_DMA_Abort_IT+0x1f0>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d030      	beq.n	8005232 <HAL_DMA_Abort_IT+0xe2>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a5b      	ldr	r2, [pc, #364]	; (8005344 <HAL_DMA_Abort_IT+0x1f4>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d028      	beq.n	800522c <HAL_DMA_Abort_IT+0xdc>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4a53      	ldr	r2, [pc, #332]	; (800532c <HAL_DMA_Abort_IT+0x1dc>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d020      	beq.n	8005226 <HAL_DMA_Abort_IT+0xd6>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4a57      	ldr	r2, [pc, #348]	; (8005348 <HAL_DMA_Abort_IT+0x1f8>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d019      	beq.n	8005222 <HAL_DMA_Abort_IT+0xd2>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4a56      	ldr	r2, [pc, #344]	; (800534c <HAL_DMA_Abort_IT+0x1fc>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d012      	beq.n	800521e <HAL_DMA_Abort_IT+0xce>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a54      	ldr	r2, [pc, #336]	; (8005350 <HAL_DMA_Abort_IT+0x200>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d00a      	beq.n	8005218 <HAL_DMA_Abort_IT+0xc8>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4a53      	ldr	r2, [pc, #332]	; (8005354 <HAL_DMA_Abort_IT+0x204>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d102      	bne.n	8005212 <HAL_DMA_Abort_IT+0xc2>
 800520c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005210:	e01b      	b.n	800524a <HAL_DMA_Abort_IT+0xfa>
 8005212:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005216:	e018      	b.n	800524a <HAL_DMA_Abort_IT+0xfa>
 8005218:	f44f 7380 	mov.w	r3, #256	; 0x100
 800521c:	e015      	b.n	800524a <HAL_DMA_Abort_IT+0xfa>
 800521e:	2310      	movs	r3, #16
 8005220:	e013      	b.n	800524a <HAL_DMA_Abort_IT+0xfa>
 8005222:	2301      	movs	r3, #1
 8005224:	e011      	b.n	800524a <HAL_DMA_Abort_IT+0xfa>
 8005226:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800522a:	e00e      	b.n	800524a <HAL_DMA_Abort_IT+0xfa>
 800522c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005230:	e00b      	b.n	800524a <HAL_DMA_Abort_IT+0xfa>
 8005232:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005236:	e008      	b.n	800524a <HAL_DMA_Abort_IT+0xfa>
 8005238:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800523c:	e005      	b.n	800524a <HAL_DMA_Abort_IT+0xfa>
 800523e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005242:	e002      	b.n	800524a <HAL_DMA_Abort_IT+0xfa>
 8005244:	2310      	movs	r3, #16
 8005246:	e000      	b.n	800524a <HAL_DMA_Abort_IT+0xfa>
 8005248:	2301      	movs	r3, #1
 800524a:	4a43      	ldr	r2, [pc, #268]	; (8005358 <HAL_DMA_Abort_IT+0x208>)
 800524c:	6053      	str	r3, [r2, #4]
 800524e:	e057      	b.n	8005300 <HAL_DMA_Abort_IT+0x1b0>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a36      	ldr	r2, [pc, #216]	; (8005330 <HAL_DMA_Abort_IT+0x1e0>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d04f      	beq.n	80052fa <HAL_DMA_Abort_IT+0x1aa>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a35      	ldr	r2, [pc, #212]	; (8005334 <HAL_DMA_Abort_IT+0x1e4>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d048      	beq.n	80052f6 <HAL_DMA_Abort_IT+0x1a6>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a33      	ldr	r2, [pc, #204]	; (8005338 <HAL_DMA_Abort_IT+0x1e8>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d040      	beq.n	80052f0 <HAL_DMA_Abort_IT+0x1a0>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a32      	ldr	r2, [pc, #200]	; (800533c <HAL_DMA_Abort_IT+0x1ec>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d038      	beq.n	80052ea <HAL_DMA_Abort_IT+0x19a>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a30      	ldr	r2, [pc, #192]	; (8005340 <HAL_DMA_Abort_IT+0x1f0>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d030      	beq.n	80052e4 <HAL_DMA_Abort_IT+0x194>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a2f      	ldr	r2, [pc, #188]	; (8005344 <HAL_DMA_Abort_IT+0x1f4>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d028      	beq.n	80052de <HAL_DMA_Abort_IT+0x18e>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a26      	ldr	r2, [pc, #152]	; (800532c <HAL_DMA_Abort_IT+0x1dc>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d020      	beq.n	80052d8 <HAL_DMA_Abort_IT+0x188>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a2b      	ldr	r2, [pc, #172]	; (8005348 <HAL_DMA_Abort_IT+0x1f8>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d019      	beq.n	80052d4 <HAL_DMA_Abort_IT+0x184>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4a29      	ldr	r2, [pc, #164]	; (800534c <HAL_DMA_Abort_IT+0x1fc>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d012      	beq.n	80052d0 <HAL_DMA_Abort_IT+0x180>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	4a28      	ldr	r2, [pc, #160]	; (8005350 <HAL_DMA_Abort_IT+0x200>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d00a      	beq.n	80052ca <HAL_DMA_Abort_IT+0x17a>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4a26      	ldr	r2, [pc, #152]	; (8005354 <HAL_DMA_Abort_IT+0x204>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d102      	bne.n	80052c4 <HAL_DMA_Abort_IT+0x174>
 80052be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80052c2:	e01b      	b.n	80052fc <HAL_DMA_Abort_IT+0x1ac>
 80052c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80052c8:	e018      	b.n	80052fc <HAL_DMA_Abort_IT+0x1ac>
 80052ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80052ce:	e015      	b.n	80052fc <HAL_DMA_Abort_IT+0x1ac>
 80052d0:	2310      	movs	r3, #16
 80052d2:	e013      	b.n	80052fc <HAL_DMA_Abort_IT+0x1ac>
 80052d4:	2301      	movs	r3, #1
 80052d6:	e011      	b.n	80052fc <HAL_DMA_Abort_IT+0x1ac>
 80052d8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80052dc:	e00e      	b.n	80052fc <HAL_DMA_Abort_IT+0x1ac>
 80052de:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80052e2:	e00b      	b.n	80052fc <HAL_DMA_Abort_IT+0x1ac>
 80052e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80052e8:	e008      	b.n	80052fc <HAL_DMA_Abort_IT+0x1ac>
 80052ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80052ee:	e005      	b.n	80052fc <HAL_DMA_Abort_IT+0x1ac>
 80052f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80052f4:	e002      	b.n	80052fc <HAL_DMA_Abort_IT+0x1ac>
 80052f6:	2310      	movs	r3, #16
 80052f8:	e000      	b.n	80052fc <HAL_DMA_Abort_IT+0x1ac>
 80052fa:	2301      	movs	r3, #1
 80052fc:	4a17      	ldr	r2, [pc, #92]	; (800535c <HAL_DMA_Abort_IT+0x20c>)
 80052fe:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2200      	movs	r2, #0
 800530c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005314:	2b00      	cmp	r3, #0
 8005316:	d003      	beq.n	8005320 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800531c:	6878      	ldr	r0, [r7, #4]
 800531e:	4798      	blx	r3
    } 
  }
  return status;
 8005320:	7bfb      	ldrb	r3, [r7, #15]
}
 8005322:	4618      	mov	r0, r3
 8005324:	3710      	adds	r7, #16
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}
 800532a:	bf00      	nop
 800532c:	40020080 	.word	0x40020080
 8005330:	40020008 	.word	0x40020008
 8005334:	4002001c 	.word	0x4002001c
 8005338:	40020030 	.word	0x40020030
 800533c:	40020044 	.word	0x40020044
 8005340:	40020058 	.word	0x40020058
 8005344:	4002006c 	.word	0x4002006c
 8005348:	40020408 	.word	0x40020408
 800534c:	4002041c 	.word	0x4002041c
 8005350:	40020430 	.word	0x40020430
 8005354:	40020444 	.word	0x40020444
 8005358:	40020400 	.word	0x40020400
 800535c:	40020000 	.word	0x40020000

08005360 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b084      	sub	sp, #16
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800537c:	2204      	movs	r2, #4
 800537e:	409a      	lsls	r2, r3
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	4013      	ands	r3, r2
 8005384:	2b00      	cmp	r3, #0
 8005386:	f000 80f1 	beq.w	800556c <HAL_DMA_IRQHandler+0x20c>
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	f003 0304 	and.w	r3, r3, #4
 8005390:	2b00      	cmp	r3, #0
 8005392:	f000 80eb 	beq.w	800556c <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f003 0320 	and.w	r3, r3, #32
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d107      	bne.n	80053b4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f022 0204 	bic.w	r2, r2, #4
 80053b2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	461a      	mov	r2, r3
 80053ba:	4b5f      	ldr	r3, [pc, #380]	; (8005538 <HAL_DMA_IRQHandler+0x1d8>)
 80053bc:	429a      	cmp	r2, r3
 80053be:	d958      	bls.n	8005472 <HAL_DMA_IRQHandler+0x112>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4a5d      	ldr	r2, [pc, #372]	; (800553c <HAL_DMA_IRQHandler+0x1dc>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d04f      	beq.n	800546a <HAL_DMA_IRQHandler+0x10a>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a5c      	ldr	r2, [pc, #368]	; (8005540 <HAL_DMA_IRQHandler+0x1e0>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d048      	beq.n	8005466 <HAL_DMA_IRQHandler+0x106>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4a5a      	ldr	r2, [pc, #360]	; (8005544 <HAL_DMA_IRQHandler+0x1e4>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d040      	beq.n	8005460 <HAL_DMA_IRQHandler+0x100>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4a59      	ldr	r2, [pc, #356]	; (8005548 <HAL_DMA_IRQHandler+0x1e8>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d038      	beq.n	800545a <HAL_DMA_IRQHandler+0xfa>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4a57      	ldr	r2, [pc, #348]	; (800554c <HAL_DMA_IRQHandler+0x1ec>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d030      	beq.n	8005454 <HAL_DMA_IRQHandler+0xf4>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4a56      	ldr	r2, [pc, #344]	; (8005550 <HAL_DMA_IRQHandler+0x1f0>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d028      	beq.n	800544e <HAL_DMA_IRQHandler+0xee>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4a4d      	ldr	r2, [pc, #308]	; (8005538 <HAL_DMA_IRQHandler+0x1d8>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d020      	beq.n	8005448 <HAL_DMA_IRQHandler+0xe8>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4a52      	ldr	r2, [pc, #328]	; (8005554 <HAL_DMA_IRQHandler+0x1f4>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d019      	beq.n	8005444 <HAL_DMA_IRQHandler+0xe4>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a50      	ldr	r2, [pc, #320]	; (8005558 <HAL_DMA_IRQHandler+0x1f8>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d012      	beq.n	8005440 <HAL_DMA_IRQHandler+0xe0>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4a4f      	ldr	r2, [pc, #316]	; (800555c <HAL_DMA_IRQHandler+0x1fc>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d00a      	beq.n	800543a <HAL_DMA_IRQHandler+0xda>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4a4d      	ldr	r2, [pc, #308]	; (8005560 <HAL_DMA_IRQHandler+0x200>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d102      	bne.n	8005434 <HAL_DMA_IRQHandler+0xd4>
 800542e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005432:	e01b      	b.n	800546c <HAL_DMA_IRQHandler+0x10c>
 8005434:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005438:	e018      	b.n	800546c <HAL_DMA_IRQHandler+0x10c>
 800543a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800543e:	e015      	b.n	800546c <HAL_DMA_IRQHandler+0x10c>
 8005440:	2340      	movs	r3, #64	; 0x40
 8005442:	e013      	b.n	800546c <HAL_DMA_IRQHandler+0x10c>
 8005444:	2304      	movs	r3, #4
 8005446:	e011      	b.n	800546c <HAL_DMA_IRQHandler+0x10c>
 8005448:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800544c:	e00e      	b.n	800546c <HAL_DMA_IRQHandler+0x10c>
 800544e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005452:	e00b      	b.n	800546c <HAL_DMA_IRQHandler+0x10c>
 8005454:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005458:	e008      	b.n	800546c <HAL_DMA_IRQHandler+0x10c>
 800545a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800545e:	e005      	b.n	800546c <HAL_DMA_IRQHandler+0x10c>
 8005460:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005464:	e002      	b.n	800546c <HAL_DMA_IRQHandler+0x10c>
 8005466:	2340      	movs	r3, #64	; 0x40
 8005468:	e000      	b.n	800546c <HAL_DMA_IRQHandler+0x10c>
 800546a:	2304      	movs	r3, #4
 800546c:	4a3d      	ldr	r2, [pc, #244]	; (8005564 <HAL_DMA_IRQHandler+0x204>)
 800546e:	6053      	str	r3, [r2, #4]
 8005470:	e057      	b.n	8005522 <HAL_DMA_IRQHandler+0x1c2>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a31      	ldr	r2, [pc, #196]	; (800553c <HAL_DMA_IRQHandler+0x1dc>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d04f      	beq.n	800551c <HAL_DMA_IRQHandler+0x1bc>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a2f      	ldr	r2, [pc, #188]	; (8005540 <HAL_DMA_IRQHandler+0x1e0>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d048      	beq.n	8005518 <HAL_DMA_IRQHandler+0x1b8>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4a2e      	ldr	r2, [pc, #184]	; (8005544 <HAL_DMA_IRQHandler+0x1e4>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d040      	beq.n	8005512 <HAL_DMA_IRQHandler+0x1b2>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a2c      	ldr	r2, [pc, #176]	; (8005548 <HAL_DMA_IRQHandler+0x1e8>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d038      	beq.n	800550c <HAL_DMA_IRQHandler+0x1ac>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a2b      	ldr	r2, [pc, #172]	; (800554c <HAL_DMA_IRQHandler+0x1ec>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d030      	beq.n	8005506 <HAL_DMA_IRQHandler+0x1a6>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a29      	ldr	r2, [pc, #164]	; (8005550 <HAL_DMA_IRQHandler+0x1f0>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d028      	beq.n	8005500 <HAL_DMA_IRQHandler+0x1a0>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4a21      	ldr	r2, [pc, #132]	; (8005538 <HAL_DMA_IRQHandler+0x1d8>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d020      	beq.n	80054fa <HAL_DMA_IRQHandler+0x19a>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a25      	ldr	r2, [pc, #148]	; (8005554 <HAL_DMA_IRQHandler+0x1f4>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d019      	beq.n	80054f6 <HAL_DMA_IRQHandler+0x196>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4a24      	ldr	r2, [pc, #144]	; (8005558 <HAL_DMA_IRQHandler+0x1f8>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d012      	beq.n	80054f2 <HAL_DMA_IRQHandler+0x192>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a22      	ldr	r2, [pc, #136]	; (800555c <HAL_DMA_IRQHandler+0x1fc>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d00a      	beq.n	80054ec <HAL_DMA_IRQHandler+0x18c>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4a21      	ldr	r2, [pc, #132]	; (8005560 <HAL_DMA_IRQHandler+0x200>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d102      	bne.n	80054e6 <HAL_DMA_IRQHandler+0x186>
 80054e0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80054e4:	e01b      	b.n	800551e <HAL_DMA_IRQHandler+0x1be>
 80054e6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80054ea:	e018      	b.n	800551e <HAL_DMA_IRQHandler+0x1be>
 80054ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80054f0:	e015      	b.n	800551e <HAL_DMA_IRQHandler+0x1be>
 80054f2:	2340      	movs	r3, #64	; 0x40
 80054f4:	e013      	b.n	800551e <HAL_DMA_IRQHandler+0x1be>
 80054f6:	2304      	movs	r3, #4
 80054f8:	e011      	b.n	800551e <HAL_DMA_IRQHandler+0x1be>
 80054fa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80054fe:	e00e      	b.n	800551e <HAL_DMA_IRQHandler+0x1be>
 8005500:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005504:	e00b      	b.n	800551e <HAL_DMA_IRQHandler+0x1be>
 8005506:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800550a:	e008      	b.n	800551e <HAL_DMA_IRQHandler+0x1be>
 800550c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005510:	e005      	b.n	800551e <HAL_DMA_IRQHandler+0x1be>
 8005512:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005516:	e002      	b.n	800551e <HAL_DMA_IRQHandler+0x1be>
 8005518:	2340      	movs	r3, #64	; 0x40
 800551a:	e000      	b.n	800551e <HAL_DMA_IRQHandler+0x1be>
 800551c:	2304      	movs	r3, #4
 800551e:	4a12      	ldr	r2, [pc, #72]	; (8005568 <HAL_DMA_IRQHandler+0x208>)
 8005520:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005526:	2b00      	cmp	r3, #0
 8005528:	f000 8136 	beq.w	8005798 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005530:	6878      	ldr	r0, [r7, #4]
 8005532:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8005534:	e130      	b.n	8005798 <HAL_DMA_IRQHandler+0x438>
 8005536:	bf00      	nop
 8005538:	40020080 	.word	0x40020080
 800553c:	40020008 	.word	0x40020008
 8005540:	4002001c 	.word	0x4002001c
 8005544:	40020030 	.word	0x40020030
 8005548:	40020044 	.word	0x40020044
 800554c:	40020058 	.word	0x40020058
 8005550:	4002006c 	.word	0x4002006c
 8005554:	40020408 	.word	0x40020408
 8005558:	4002041c 	.word	0x4002041c
 800555c:	40020430 	.word	0x40020430
 8005560:	40020444 	.word	0x40020444
 8005564:	40020400 	.word	0x40020400
 8005568:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005570:	2202      	movs	r2, #2
 8005572:	409a      	lsls	r2, r3
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	4013      	ands	r3, r2
 8005578:	2b00      	cmp	r3, #0
 800557a:	f000 80dd 	beq.w	8005738 <HAL_DMA_IRQHandler+0x3d8>
 800557e:	68bb      	ldr	r3, [r7, #8]
 8005580:	f003 0302 	and.w	r3, r3, #2
 8005584:	2b00      	cmp	r3, #0
 8005586:	f000 80d7 	beq.w	8005738 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 0320 	and.w	r3, r3, #32
 8005594:	2b00      	cmp	r3, #0
 8005596:	d10b      	bne.n	80055b0 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f022 020a 	bic.w	r2, r2, #10
 80055a6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2201      	movs	r2, #1
 80055ac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	461a      	mov	r2, r3
 80055b6:	4b7b      	ldr	r3, [pc, #492]	; (80057a4 <HAL_DMA_IRQHandler+0x444>)
 80055b8:	429a      	cmp	r2, r3
 80055ba:	d958      	bls.n	800566e <HAL_DMA_IRQHandler+0x30e>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a79      	ldr	r2, [pc, #484]	; (80057a8 <HAL_DMA_IRQHandler+0x448>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d04f      	beq.n	8005666 <HAL_DMA_IRQHandler+0x306>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4a78      	ldr	r2, [pc, #480]	; (80057ac <HAL_DMA_IRQHandler+0x44c>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d048      	beq.n	8005662 <HAL_DMA_IRQHandler+0x302>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a76      	ldr	r2, [pc, #472]	; (80057b0 <HAL_DMA_IRQHandler+0x450>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d040      	beq.n	800565c <HAL_DMA_IRQHandler+0x2fc>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4a75      	ldr	r2, [pc, #468]	; (80057b4 <HAL_DMA_IRQHandler+0x454>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d038      	beq.n	8005656 <HAL_DMA_IRQHandler+0x2f6>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	4a73      	ldr	r2, [pc, #460]	; (80057b8 <HAL_DMA_IRQHandler+0x458>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d030      	beq.n	8005650 <HAL_DMA_IRQHandler+0x2f0>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4a72      	ldr	r2, [pc, #456]	; (80057bc <HAL_DMA_IRQHandler+0x45c>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d028      	beq.n	800564a <HAL_DMA_IRQHandler+0x2ea>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4a69      	ldr	r2, [pc, #420]	; (80057a4 <HAL_DMA_IRQHandler+0x444>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d020      	beq.n	8005644 <HAL_DMA_IRQHandler+0x2e4>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4a6e      	ldr	r2, [pc, #440]	; (80057c0 <HAL_DMA_IRQHandler+0x460>)
 8005608:	4293      	cmp	r3, r2
 800560a:	d019      	beq.n	8005640 <HAL_DMA_IRQHandler+0x2e0>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4a6c      	ldr	r2, [pc, #432]	; (80057c4 <HAL_DMA_IRQHandler+0x464>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d012      	beq.n	800563c <HAL_DMA_IRQHandler+0x2dc>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a6b      	ldr	r2, [pc, #428]	; (80057c8 <HAL_DMA_IRQHandler+0x468>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d00a      	beq.n	8005636 <HAL_DMA_IRQHandler+0x2d6>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4a69      	ldr	r2, [pc, #420]	; (80057cc <HAL_DMA_IRQHandler+0x46c>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d102      	bne.n	8005630 <HAL_DMA_IRQHandler+0x2d0>
 800562a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800562e:	e01b      	b.n	8005668 <HAL_DMA_IRQHandler+0x308>
 8005630:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005634:	e018      	b.n	8005668 <HAL_DMA_IRQHandler+0x308>
 8005636:	f44f 7300 	mov.w	r3, #512	; 0x200
 800563a:	e015      	b.n	8005668 <HAL_DMA_IRQHandler+0x308>
 800563c:	2320      	movs	r3, #32
 800563e:	e013      	b.n	8005668 <HAL_DMA_IRQHandler+0x308>
 8005640:	2302      	movs	r3, #2
 8005642:	e011      	b.n	8005668 <HAL_DMA_IRQHandler+0x308>
 8005644:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005648:	e00e      	b.n	8005668 <HAL_DMA_IRQHandler+0x308>
 800564a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800564e:	e00b      	b.n	8005668 <HAL_DMA_IRQHandler+0x308>
 8005650:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005654:	e008      	b.n	8005668 <HAL_DMA_IRQHandler+0x308>
 8005656:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800565a:	e005      	b.n	8005668 <HAL_DMA_IRQHandler+0x308>
 800565c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005660:	e002      	b.n	8005668 <HAL_DMA_IRQHandler+0x308>
 8005662:	2320      	movs	r3, #32
 8005664:	e000      	b.n	8005668 <HAL_DMA_IRQHandler+0x308>
 8005666:	2302      	movs	r3, #2
 8005668:	4a59      	ldr	r2, [pc, #356]	; (80057d0 <HAL_DMA_IRQHandler+0x470>)
 800566a:	6053      	str	r3, [r2, #4]
 800566c:	e057      	b.n	800571e <HAL_DMA_IRQHandler+0x3be>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a4d      	ldr	r2, [pc, #308]	; (80057a8 <HAL_DMA_IRQHandler+0x448>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d04f      	beq.n	8005718 <HAL_DMA_IRQHandler+0x3b8>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a4b      	ldr	r2, [pc, #300]	; (80057ac <HAL_DMA_IRQHandler+0x44c>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d048      	beq.n	8005714 <HAL_DMA_IRQHandler+0x3b4>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a4a      	ldr	r2, [pc, #296]	; (80057b0 <HAL_DMA_IRQHandler+0x450>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d040      	beq.n	800570e <HAL_DMA_IRQHandler+0x3ae>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a48      	ldr	r2, [pc, #288]	; (80057b4 <HAL_DMA_IRQHandler+0x454>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d038      	beq.n	8005708 <HAL_DMA_IRQHandler+0x3a8>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a47      	ldr	r2, [pc, #284]	; (80057b8 <HAL_DMA_IRQHandler+0x458>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d030      	beq.n	8005702 <HAL_DMA_IRQHandler+0x3a2>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a45      	ldr	r2, [pc, #276]	; (80057bc <HAL_DMA_IRQHandler+0x45c>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d028      	beq.n	80056fc <HAL_DMA_IRQHandler+0x39c>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a3d      	ldr	r2, [pc, #244]	; (80057a4 <HAL_DMA_IRQHandler+0x444>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d020      	beq.n	80056f6 <HAL_DMA_IRQHandler+0x396>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a41      	ldr	r2, [pc, #260]	; (80057c0 <HAL_DMA_IRQHandler+0x460>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d019      	beq.n	80056f2 <HAL_DMA_IRQHandler+0x392>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a40      	ldr	r2, [pc, #256]	; (80057c4 <HAL_DMA_IRQHandler+0x464>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d012      	beq.n	80056ee <HAL_DMA_IRQHandler+0x38e>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a3e      	ldr	r2, [pc, #248]	; (80057c8 <HAL_DMA_IRQHandler+0x468>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d00a      	beq.n	80056e8 <HAL_DMA_IRQHandler+0x388>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a3d      	ldr	r2, [pc, #244]	; (80057cc <HAL_DMA_IRQHandler+0x46c>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d102      	bne.n	80056e2 <HAL_DMA_IRQHandler+0x382>
 80056dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80056e0:	e01b      	b.n	800571a <HAL_DMA_IRQHandler+0x3ba>
 80056e2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80056e6:	e018      	b.n	800571a <HAL_DMA_IRQHandler+0x3ba>
 80056e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80056ec:	e015      	b.n	800571a <HAL_DMA_IRQHandler+0x3ba>
 80056ee:	2320      	movs	r3, #32
 80056f0:	e013      	b.n	800571a <HAL_DMA_IRQHandler+0x3ba>
 80056f2:	2302      	movs	r3, #2
 80056f4:	e011      	b.n	800571a <HAL_DMA_IRQHandler+0x3ba>
 80056f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80056fa:	e00e      	b.n	800571a <HAL_DMA_IRQHandler+0x3ba>
 80056fc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005700:	e00b      	b.n	800571a <HAL_DMA_IRQHandler+0x3ba>
 8005702:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005706:	e008      	b.n	800571a <HAL_DMA_IRQHandler+0x3ba>
 8005708:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800570c:	e005      	b.n	800571a <HAL_DMA_IRQHandler+0x3ba>
 800570e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005712:	e002      	b.n	800571a <HAL_DMA_IRQHandler+0x3ba>
 8005714:	2320      	movs	r3, #32
 8005716:	e000      	b.n	800571a <HAL_DMA_IRQHandler+0x3ba>
 8005718:	2302      	movs	r3, #2
 800571a:	4a2e      	ldr	r2, [pc, #184]	; (80057d4 <HAL_DMA_IRQHandler+0x474>)
 800571c:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2200      	movs	r2, #0
 8005722:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800572a:	2b00      	cmp	r3, #0
 800572c:	d034      	beq.n	8005798 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8005736:	e02f      	b.n	8005798 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800573c:	2208      	movs	r2, #8
 800573e:	409a      	lsls	r2, r3
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	4013      	ands	r3, r2
 8005744:	2b00      	cmp	r3, #0
 8005746:	d028      	beq.n	800579a <HAL_DMA_IRQHandler+0x43a>
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	f003 0308 	and.w	r3, r3, #8
 800574e:	2b00      	cmp	r3, #0
 8005750:	d023      	beq.n	800579a <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f022 020e 	bic.w	r2, r2, #14
 8005760:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800576a:	2101      	movs	r1, #1
 800576c:	fa01 f202 	lsl.w	r2, r1, r2
 8005770:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2201      	movs	r2, #1
 8005776:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2201      	movs	r2, #1
 800577c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2200      	movs	r2, #0
 8005784:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800578c:	2b00      	cmp	r3, #0
 800578e:	d004      	beq.n	800579a <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005794:	6878      	ldr	r0, [r7, #4]
 8005796:	4798      	blx	r3
    }
  }
  return;
 8005798:	bf00      	nop
 800579a:	bf00      	nop
}
 800579c:	3710      	adds	r7, #16
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}
 80057a2:	bf00      	nop
 80057a4:	40020080 	.word	0x40020080
 80057a8:	40020008 	.word	0x40020008
 80057ac:	4002001c 	.word	0x4002001c
 80057b0:	40020030 	.word	0x40020030
 80057b4:	40020044 	.word	0x40020044
 80057b8:	40020058 	.word	0x40020058
 80057bc:	4002006c 	.word	0x4002006c
 80057c0:	40020408 	.word	0x40020408
 80057c4:	4002041c 	.word	0x4002041c
 80057c8:	40020430 	.word	0x40020430
 80057cc:	40020444 	.word	0x40020444
 80057d0:	40020400 	.word	0x40020400
 80057d4:	40020000 	.word	0x40020000

080057d8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80057d8:	b480      	push	{r7}
 80057da:	b085      	sub	sp, #20
 80057dc:	af00      	add	r7, sp, #0
 80057de:	60f8      	str	r0, [r7, #12]
 80057e0:	60b9      	str	r1, [r7, #8]
 80057e2:	607a      	str	r2, [r7, #4]
 80057e4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057ee:	2101      	movs	r1, #1
 80057f0:	fa01 f202 	lsl.w	r2, r1, r2
 80057f4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	683a      	ldr	r2, [r7, #0]
 80057fc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	2b10      	cmp	r3, #16
 8005804:	d108      	bne.n	8005818 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	687a      	ldr	r2, [r7, #4]
 800580c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	68ba      	ldr	r2, [r7, #8]
 8005814:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005816:	e007      	b.n	8005828 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	68ba      	ldr	r2, [r7, #8]
 800581e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	687a      	ldr	r2, [r7, #4]
 8005826:	60da      	str	r2, [r3, #12]
}
 8005828:	bf00      	nop
 800582a:	3714      	adds	r7, #20
 800582c:	46bd      	mov	sp, r7
 800582e:	bc80      	pop	{r7}
 8005830:	4770      	bx	lr
	...

08005834 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005834:	b480      	push	{r7}
 8005836:	b08b      	sub	sp, #44	; 0x2c
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
 800583c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800583e:	2300      	movs	r3, #0
 8005840:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005842:	2300      	movs	r3, #0
 8005844:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005846:	e179      	b.n	8005b3c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005848:	2201      	movs	r2, #1
 800584a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800584c:	fa02 f303 	lsl.w	r3, r2, r3
 8005850:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	69fa      	ldr	r2, [r7, #28]
 8005858:	4013      	ands	r3, r2
 800585a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800585c:	69ba      	ldr	r2, [r7, #24]
 800585e:	69fb      	ldr	r3, [r7, #28]
 8005860:	429a      	cmp	r2, r3
 8005862:	f040 8168 	bne.w	8005b36 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	4a96      	ldr	r2, [pc, #600]	; (8005ac4 <HAL_GPIO_Init+0x290>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d05e      	beq.n	800592e <HAL_GPIO_Init+0xfa>
 8005870:	4a94      	ldr	r2, [pc, #592]	; (8005ac4 <HAL_GPIO_Init+0x290>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d875      	bhi.n	8005962 <HAL_GPIO_Init+0x12e>
 8005876:	4a94      	ldr	r2, [pc, #592]	; (8005ac8 <HAL_GPIO_Init+0x294>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d058      	beq.n	800592e <HAL_GPIO_Init+0xfa>
 800587c:	4a92      	ldr	r2, [pc, #584]	; (8005ac8 <HAL_GPIO_Init+0x294>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d86f      	bhi.n	8005962 <HAL_GPIO_Init+0x12e>
 8005882:	4a92      	ldr	r2, [pc, #584]	; (8005acc <HAL_GPIO_Init+0x298>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d052      	beq.n	800592e <HAL_GPIO_Init+0xfa>
 8005888:	4a90      	ldr	r2, [pc, #576]	; (8005acc <HAL_GPIO_Init+0x298>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d869      	bhi.n	8005962 <HAL_GPIO_Init+0x12e>
 800588e:	4a90      	ldr	r2, [pc, #576]	; (8005ad0 <HAL_GPIO_Init+0x29c>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d04c      	beq.n	800592e <HAL_GPIO_Init+0xfa>
 8005894:	4a8e      	ldr	r2, [pc, #568]	; (8005ad0 <HAL_GPIO_Init+0x29c>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d863      	bhi.n	8005962 <HAL_GPIO_Init+0x12e>
 800589a:	4a8e      	ldr	r2, [pc, #568]	; (8005ad4 <HAL_GPIO_Init+0x2a0>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d046      	beq.n	800592e <HAL_GPIO_Init+0xfa>
 80058a0:	4a8c      	ldr	r2, [pc, #560]	; (8005ad4 <HAL_GPIO_Init+0x2a0>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d85d      	bhi.n	8005962 <HAL_GPIO_Init+0x12e>
 80058a6:	2b12      	cmp	r3, #18
 80058a8:	d82a      	bhi.n	8005900 <HAL_GPIO_Init+0xcc>
 80058aa:	2b12      	cmp	r3, #18
 80058ac:	d859      	bhi.n	8005962 <HAL_GPIO_Init+0x12e>
 80058ae:	a201      	add	r2, pc, #4	; (adr r2, 80058b4 <HAL_GPIO_Init+0x80>)
 80058b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058b4:	0800592f 	.word	0x0800592f
 80058b8:	08005909 	.word	0x08005909
 80058bc:	0800591b 	.word	0x0800591b
 80058c0:	0800595d 	.word	0x0800595d
 80058c4:	08005963 	.word	0x08005963
 80058c8:	08005963 	.word	0x08005963
 80058cc:	08005963 	.word	0x08005963
 80058d0:	08005963 	.word	0x08005963
 80058d4:	08005963 	.word	0x08005963
 80058d8:	08005963 	.word	0x08005963
 80058dc:	08005963 	.word	0x08005963
 80058e0:	08005963 	.word	0x08005963
 80058e4:	08005963 	.word	0x08005963
 80058e8:	08005963 	.word	0x08005963
 80058ec:	08005963 	.word	0x08005963
 80058f0:	08005963 	.word	0x08005963
 80058f4:	08005963 	.word	0x08005963
 80058f8:	08005911 	.word	0x08005911
 80058fc:	08005925 	.word	0x08005925
 8005900:	4a75      	ldr	r2, [pc, #468]	; (8005ad8 <HAL_GPIO_Init+0x2a4>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d013      	beq.n	800592e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8005906:	e02c      	b.n	8005962 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	68db      	ldr	r3, [r3, #12]
 800590c:	623b      	str	r3, [r7, #32]
          break;
 800590e:	e029      	b.n	8005964 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	68db      	ldr	r3, [r3, #12]
 8005914:	3304      	adds	r3, #4
 8005916:	623b      	str	r3, [r7, #32]
          break;
 8005918:	e024      	b.n	8005964 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	68db      	ldr	r3, [r3, #12]
 800591e:	3308      	adds	r3, #8
 8005920:	623b      	str	r3, [r7, #32]
          break;
 8005922:	e01f      	b.n	8005964 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	68db      	ldr	r3, [r3, #12]
 8005928:	330c      	adds	r3, #12
 800592a:	623b      	str	r3, [r7, #32]
          break;
 800592c:	e01a      	b.n	8005964 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	689b      	ldr	r3, [r3, #8]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d102      	bne.n	800593c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005936:	2304      	movs	r3, #4
 8005938:	623b      	str	r3, [r7, #32]
          break;
 800593a:	e013      	b.n	8005964 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	689b      	ldr	r3, [r3, #8]
 8005940:	2b01      	cmp	r3, #1
 8005942:	d105      	bne.n	8005950 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005944:	2308      	movs	r3, #8
 8005946:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	69fa      	ldr	r2, [r7, #28]
 800594c:	611a      	str	r2, [r3, #16]
          break;
 800594e:	e009      	b.n	8005964 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005950:	2308      	movs	r3, #8
 8005952:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	69fa      	ldr	r2, [r7, #28]
 8005958:	615a      	str	r2, [r3, #20]
          break;
 800595a:	e003      	b.n	8005964 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800595c:	2300      	movs	r3, #0
 800595e:	623b      	str	r3, [r7, #32]
          break;
 8005960:	e000      	b.n	8005964 <HAL_GPIO_Init+0x130>
          break;
 8005962:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005964:	69bb      	ldr	r3, [r7, #24]
 8005966:	2bff      	cmp	r3, #255	; 0xff
 8005968:	d801      	bhi.n	800596e <HAL_GPIO_Init+0x13a>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	e001      	b.n	8005972 <HAL_GPIO_Init+0x13e>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	3304      	adds	r3, #4
 8005972:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005974:	69bb      	ldr	r3, [r7, #24]
 8005976:	2bff      	cmp	r3, #255	; 0xff
 8005978:	d802      	bhi.n	8005980 <HAL_GPIO_Init+0x14c>
 800597a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800597c:	009b      	lsls	r3, r3, #2
 800597e:	e002      	b.n	8005986 <HAL_GPIO_Init+0x152>
 8005980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005982:	3b08      	subs	r3, #8
 8005984:	009b      	lsls	r3, r3, #2
 8005986:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	681a      	ldr	r2, [r3, #0]
 800598c:	210f      	movs	r1, #15
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	fa01 f303 	lsl.w	r3, r1, r3
 8005994:	43db      	mvns	r3, r3
 8005996:	401a      	ands	r2, r3
 8005998:	6a39      	ldr	r1, [r7, #32]
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	fa01 f303 	lsl.w	r3, r1, r3
 80059a0:	431a      	orrs	r2, r3
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	f000 80c1 	beq.w	8005b36 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80059b4:	4b49      	ldr	r3, [pc, #292]	; (8005adc <HAL_GPIO_Init+0x2a8>)
 80059b6:	699b      	ldr	r3, [r3, #24]
 80059b8:	4a48      	ldr	r2, [pc, #288]	; (8005adc <HAL_GPIO_Init+0x2a8>)
 80059ba:	f043 0301 	orr.w	r3, r3, #1
 80059be:	6193      	str	r3, [r2, #24]
 80059c0:	4b46      	ldr	r3, [pc, #280]	; (8005adc <HAL_GPIO_Init+0x2a8>)
 80059c2:	699b      	ldr	r3, [r3, #24]
 80059c4:	f003 0301 	and.w	r3, r3, #1
 80059c8:	60bb      	str	r3, [r7, #8]
 80059ca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80059cc:	4a44      	ldr	r2, [pc, #272]	; (8005ae0 <HAL_GPIO_Init+0x2ac>)
 80059ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d0:	089b      	lsrs	r3, r3, #2
 80059d2:	3302      	adds	r3, #2
 80059d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059d8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80059da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059dc:	f003 0303 	and.w	r3, r3, #3
 80059e0:	009b      	lsls	r3, r3, #2
 80059e2:	220f      	movs	r2, #15
 80059e4:	fa02 f303 	lsl.w	r3, r2, r3
 80059e8:	43db      	mvns	r3, r3
 80059ea:	68fa      	ldr	r2, [r7, #12]
 80059ec:	4013      	ands	r3, r2
 80059ee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	4a3c      	ldr	r2, [pc, #240]	; (8005ae4 <HAL_GPIO_Init+0x2b0>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d01f      	beq.n	8005a38 <HAL_GPIO_Init+0x204>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	4a3b      	ldr	r2, [pc, #236]	; (8005ae8 <HAL_GPIO_Init+0x2b4>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d019      	beq.n	8005a34 <HAL_GPIO_Init+0x200>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	4a3a      	ldr	r2, [pc, #232]	; (8005aec <HAL_GPIO_Init+0x2b8>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d013      	beq.n	8005a30 <HAL_GPIO_Init+0x1fc>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	4a39      	ldr	r2, [pc, #228]	; (8005af0 <HAL_GPIO_Init+0x2bc>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d00d      	beq.n	8005a2c <HAL_GPIO_Init+0x1f8>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	4a38      	ldr	r2, [pc, #224]	; (8005af4 <HAL_GPIO_Init+0x2c0>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d007      	beq.n	8005a28 <HAL_GPIO_Init+0x1f4>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	4a37      	ldr	r2, [pc, #220]	; (8005af8 <HAL_GPIO_Init+0x2c4>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d101      	bne.n	8005a24 <HAL_GPIO_Init+0x1f0>
 8005a20:	2305      	movs	r3, #5
 8005a22:	e00a      	b.n	8005a3a <HAL_GPIO_Init+0x206>
 8005a24:	2306      	movs	r3, #6
 8005a26:	e008      	b.n	8005a3a <HAL_GPIO_Init+0x206>
 8005a28:	2304      	movs	r3, #4
 8005a2a:	e006      	b.n	8005a3a <HAL_GPIO_Init+0x206>
 8005a2c:	2303      	movs	r3, #3
 8005a2e:	e004      	b.n	8005a3a <HAL_GPIO_Init+0x206>
 8005a30:	2302      	movs	r3, #2
 8005a32:	e002      	b.n	8005a3a <HAL_GPIO_Init+0x206>
 8005a34:	2301      	movs	r3, #1
 8005a36:	e000      	b.n	8005a3a <HAL_GPIO_Init+0x206>
 8005a38:	2300      	movs	r3, #0
 8005a3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a3c:	f002 0203 	and.w	r2, r2, #3
 8005a40:	0092      	lsls	r2, r2, #2
 8005a42:	4093      	lsls	r3, r2
 8005a44:	68fa      	ldr	r2, [r7, #12]
 8005a46:	4313      	orrs	r3, r2
 8005a48:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8005a4a:	4925      	ldr	r1, [pc, #148]	; (8005ae0 <HAL_GPIO_Init+0x2ac>)
 8005a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a4e:	089b      	lsrs	r3, r3, #2
 8005a50:	3302      	adds	r3, #2
 8005a52:	68fa      	ldr	r2, [r7, #12]
 8005a54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d006      	beq.n	8005a72 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005a64:	4b25      	ldr	r3, [pc, #148]	; (8005afc <HAL_GPIO_Init+0x2c8>)
 8005a66:	681a      	ldr	r2, [r3, #0]
 8005a68:	4924      	ldr	r1, [pc, #144]	; (8005afc <HAL_GPIO_Init+0x2c8>)
 8005a6a:	69bb      	ldr	r3, [r7, #24]
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	600b      	str	r3, [r1, #0]
 8005a70:	e006      	b.n	8005a80 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005a72:	4b22      	ldr	r3, [pc, #136]	; (8005afc <HAL_GPIO_Init+0x2c8>)
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	69bb      	ldr	r3, [r7, #24]
 8005a78:	43db      	mvns	r3, r3
 8005a7a:	4920      	ldr	r1, [pc, #128]	; (8005afc <HAL_GPIO_Init+0x2c8>)
 8005a7c:	4013      	ands	r3, r2
 8005a7e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d006      	beq.n	8005a9a <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005a8c:	4b1b      	ldr	r3, [pc, #108]	; (8005afc <HAL_GPIO_Init+0x2c8>)
 8005a8e:	685a      	ldr	r2, [r3, #4]
 8005a90:	491a      	ldr	r1, [pc, #104]	; (8005afc <HAL_GPIO_Init+0x2c8>)
 8005a92:	69bb      	ldr	r3, [r7, #24]
 8005a94:	4313      	orrs	r3, r2
 8005a96:	604b      	str	r3, [r1, #4]
 8005a98:	e006      	b.n	8005aa8 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005a9a:	4b18      	ldr	r3, [pc, #96]	; (8005afc <HAL_GPIO_Init+0x2c8>)
 8005a9c:	685a      	ldr	r2, [r3, #4]
 8005a9e:	69bb      	ldr	r3, [r7, #24]
 8005aa0:	43db      	mvns	r3, r3
 8005aa2:	4916      	ldr	r1, [pc, #88]	; (8005afc <HAL_GPIO_Init+0x2c8>)
 8005aa4:	4013      	ands	r3, r2
 8005aa6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d025      	beq.n	8005b00 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005ab4:	4b11      	ldr	r3, [pc, #68]	; (8005afc <HAL_GPIO_Init+0x2c8>)
 8005ab6:	689a      	ldr	r2, [r3, #8]
 8005ab8:	4910      	ldr	r1, [pc, #64]	; (8005afc <HAL_GPIO_Init+0x2c8>)
 8005aba:	69bb      	ldr	r3, [r7, #24]
 8005abc:	4313      	orrs	r3, r2
 8005abe:	608b      	str	r3, [r1, #8]
 8005ac0:	e025      	b.n	8005b0e <HAL_GPIO_Init+0x2da>
 8005ac2:	bf00      	nop
 8005ac4:	10320000 	.word	0x10320000
 8005ac8:	10310000 	.word	0x10310000
 8005acc:	10220000 	.word	0x10220000
 8005ad0:	10210000 	.word	0x10210000
 8005ad4:	10120000 	.word	0x10120000
 8005ad8:	10110000 	.word	0x10110000
 8005adc:	40021000 	.word	0x40021000
 8005ae0:	40010000 	.word	0x40010000
 8005ae4:	40010800 	.word	0x40010800
 8005ae8:	40010c00 	.word	0x40010c00
 8005aec:	40011000 	.word	0x40011000
 8005af0:	40011400 	.word	0x40011400
 8005af4:	40011800 	.word	0x40011800
 8005af8:	40011c00 	.word	0x40011c00
 8005afc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005b00:	4b15      	ldr	r3, [pc, #84]	; (8005b58 <HAL_GPIO_Init+0x324>)
 8005b02:	689a      	ldr	r2, [r3, #8]
 8005b04:	69bb      	ldr	r3, [r7, #24]
 8005b06:	43db      	mvns	r3, r3
 8005b08:	4913      	ldr	r1, [pc, #76]	; (8005b58 <HAL_GPIO_Init+0x324>)
 8005b0a:	4013      	ands	r3, r2
 8005b0c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d006      	beq.n	8005b28 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005b1a:	4b0f      	ldr	r3, [pc, #60]	; (8005b58 <HAL_GPIO_Init+0x324>)
 8005b1c:	68da      	ldr	r2, [r3, #12]
 8005b1e:	490e      	ldr	r1, [pc, #56]	; (8005b58 <HAL_GPIO_Init+0x324>)
 8005b20:	69bb      	ldr	r3, [r7, #24]
 8005b22:	4313      	orrs	r3, r2
 8005b24:	60cb      	str	r3, [r1, #12]
 8005b26:	e006      	b.n	8005b36 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005b28:	4b0b      	ldr	r3, [pc, #44]	; (8005b58 <HAL_GPIO_Init+0x324>)
 8005b2a:	68da      	ldr	r2, [r3, #12]
 8005b2c:	69bb      	ldr	r3, [r7, #24]
 8005b2e:	43db      	mvns	r3, r3
 8005b30:	4909      	ldr	r1, [pc, #36]	; (8005b58 <HAL_GPIO_Init+0x324>)
 8005b32:	4013      	ands	r3, r2
 8005b34:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8005b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b38:	3301      	adds	r3, #1
 8005b3a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	681a      	ldr	r2, [r3, #0]
 8005b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b42:	fa22 f303 	lsr.w	r3, r2, r3
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	f47f ae7e 	bne.w	8005848 <HAL_GPIO_Init+0x14>
  }
}
 8005b4c:	bf00      	nop
 8005b4e:	bf00      	nop
 8005b50:	372c      	adds	r7, #44	; 0x2c
 8005b52:	46bd      	mov	sp, r7
 8005b54:	bc80      	pop	{r7}
 8005b56:	4770      	bx	lr
 8005b58:	40010400 	.word	0x40010400

08005b5c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b085      	sub	sp, #20
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
 8005b64:	460b      	mov	r3, r1
 8005b66:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	689a      	ldr	r2, [r3, #8]
 8005b6c:	887b      	ldrh	r3, [r7, #2]
 8005b6e:	4013      	ands	r3, r2
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d002      	beq.n	8005b7a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005b74:	2301      	movs	r3, #1
 8005b76:	73fb      	strb	r3, [r7, #15]
 8005b78:	e001      	b.n	8005b7e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005b7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3714      	adds	r7, #20
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bc80      	pop	{r7}
 8005b88:	4770      	bx	lr

08005b8a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b8a:	b480      	push	{r7}
 8005b8c:	b083      	sub	sp, #12
 8005b8e:	af00      	add	r7, sp, #0
 8005b90:	6078      	str	r0, [r7, #4]
 8005b92:	460b      	mov	r3, r1
 8005b94:	807b      	strh	r3, [r7, #2]
 8005b96:	4613      	mov	r3, r2
 8005b98:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005b9a:	787b      	ldrb	r3, [r7, #1]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d003      	beq.n	8005ba8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005ba0:	887a      	ldrh	r2, [r7, #2]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8005ba6:	e003      	b.n	8005bb0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005ba8:	887b      	ldrh	r3, [r7, #2]
 8005baa:	041a      	lsls	r2, r3, #16
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	611a      	str	r2, [r3, #16]
}
 8005bb0:	bf00      	nop
 8005bb2:	370c      	adds	r7, #12
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bc80      	pop	{r7}
 8005bb8:	4770      	bx	lr
	...

08005bbc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b086      	sub	sp, #24
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d101      	bne.n	8005bce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	e272      	b.n	80060b4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f003 0301 	and.w	r3, r3, #1
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	f000 8087 	beq.w	8005cea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005bdc:	4b92      	ldr	r3, [pc, #584]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	f003 030c 	and.w	r3, r3, #12
 8005be4:	2b04      	cmp	r3, #4
 8005be6:	d00c      	beq.n	8005c02 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005be8:	4b8f      	ldr	r3, [pc, #572]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005bea:	685b      	ldr	r3, [r3, #4]
 8005bec:	f003 030c 	and.w	r3, r3, #12
 8005bf0:	2b08      	cmp	r3, #8
 8005bf2:	d112      	bne.n	8005c1a <HAL_RCC_OscConfig+0x5e>
 8005bf4:	4b8c      	ldr	r3, [pc, #560]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005bfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c00:	d10b      	bne.n	8005c1a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c02:	4b89      	ldr	r3, [pc, #548]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d06c      	beq.n	8005ce8 <HAL_RCC_OscConfig+0x12c>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d168      	bne.n	8005ce8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005c16:	2301      	movs	r3, #1
 8005c18:	e24c      	b.n	80060b4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c22:	d106      	bne.n	8005c32 <HAL_RCC_OscConfig+0x76>
 8005c24:	4b80      	ldr	r3, [pc, #512]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	4a7f      	ldr	r2, [pc, #508]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005c2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c2e:	6013      	str	r3, [r2, #0]
 8005c30:	e02e      	b.n	8005c90 <HAL_RCC_OscConfig+0xd4>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d10c      	bne.n	8005c54 <HAL_RCC_OscConfig+0x98>
 8005c3a:	4b7b      	ldr	r3, [pc, #492]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a7a      	ldr	r2, [pc, #488]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005c40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c44:	6013      	str	r3, [r2, #0]
 8005c46:	4b78      	ldr	r3, [pc, #480]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a77      	ldr	r2, [pc, #476]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005c4c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005c50:	6013      	str	r3, [r2, #0]
 8005c52:	e01d      	b.n	8005c90 <HAL_RCC_OscConfig+0xd4>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005c5c:	d10c      	bne.n	8005c78 <HAL_RCC_OscConfig+0xbc>
 8005c5e:	4b72      	ldr	r3, [pc, #456]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	4a71      	ldr	r2, [pc, #452]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005c64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005c68:	6013      	str	r3, [r2, #0]
 8005c6a:	4b6f      	ldr	r3, [pc, #444]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a6e      	ldr	r2, [pc, #440]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005c70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c74:	6013      	str	r3, [r2, #0]
 8005c76:	e00b      	b.n	8005c90 <HAL_RCC_OscConfig+0xd4>
 8005c78:	4b6b      	ldr	r3, [pc, #428]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4a6a      	ldr	r2, [pc, #424]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005c7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c82:	6013      	str	r3, [r2, #0]
 8005c84:	4b68      	ldr	r3, [pc, #416]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a67      	ldr	r2, [pc, #412]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005c8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005c8e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d013      	beq.n	8005cc0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c98:	f7ff f832 	bl	8004d00 <HAL_GetTick>
 8005c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c9e:	e008      	b.n	8005cb2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ca0:	f7ff f82e 	bl	8004d00 <HAL_GetTick>
 8005ca4:	4602      	mov	r2, r0
 8005ca6:	693b      	ldr	r3, [r7, #16]
 8005ca8:	1ad3      	subs	r3, r2, r3
 8005caa:	2b64      	cmp	r3, #100	; 0x64
 8005cac:	d901      	bls.n	8005cb2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005cae:	2303      	movs	r3, #3
 8005cb0:	e200      	b.n	80060b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cb2:	4b5d      	ldr	r3, [pc, #372]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d0f0      	beq.n	8005ca0 <HAL_RCC_OscConfig+0xe4>
 8005cbe:	e014      	b.n	8005cea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cc0:	f7ff f81e 	bl	8004d00 <HAL_GetTick>
 8005cc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005cc6:	e008      	b.n	8005cda <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005cc8:	f7ff f81a 	bl	8004d00 <HAL_GetTick>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	2b64      	cmp	r3, #100	; 0x64
 8005cd4:	d901      	bls.n	8005cda <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	e1ec      	b.n	80060b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005cda:	4b53      	ldr	r3, [pc, #332]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d1f0      	bne.n	8005cc8 <HAL_RCC_OscConfig+0x10c>
 8005ce6:	e000      	b.n	8005cea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ce8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f003 0302 	and.w	r3, r3, #2
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d063      	beq.n	8005dbe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005cf6:	4b4c      	ldr	r3, [pc, #304]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	f003 030c 	and.w	r3, r3, #12
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d00b      	beq.n	8005d1a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005d02:	4b49      	ldr	r3, [pc, #292]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	f003 030c 	and.w	r3, r3, #12
 8005d0a:	2b08      	cmp	r3, #8
 8005d0c:	d11c      	bne.n	8005d48 <HAL_RCC_OscConfig+0x18c>
 8005d0e:	4b46      	ldr	r3, [pc, #280]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d116      	bne.n	8005d48 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d1a:	4b43      	ldr	r3, [pc, #268]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f003 0302 	and.w	r3, r3, #2
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d005      	beq.n	8005d32 <HAL_RCC_OscConfig+0x176>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	691b      	ldr	r3, [r3, #16]
 8005d2a:	2b01      	cmp	r3, #1
 8005d2c:	d001      	beq.n	8005d32 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005d2e:	2301      	movs	r3, #1
 8005d30:	e1c0      	b.n	80060b4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d32:	4b3d      	ldr	r3, [pc, #244]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	695b      	ldr	r3, [r3, #20]
 8005d3e:	00db      	lsls	r3, r3, #3
 8005d40:	4939      	ldr	r1, [pc, #228]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005d42:	4313      	orrs	r3, r2
 8005d44:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d46:	e03a      	b.n	8005dbe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	691b      	ldr	r3, [r3, #16]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d020      	beq.n	8005d92 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005d50:	4b36      	ldr	r3, [pc, #216]	; (8005e2c <HAL_RCC_OscConfig+0x270>)
 8005d52:	2201      	movs	r2, #1
 8005d54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d56:	f7fe ffd3 	bl	8004d00 <HAL_GetTick>
 8005d5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d5c:	e008      	b.n	8005d70 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d5e:	f7fe ffcf 	bl	8004d00 <HAL_GetTick>
 8005d62:	4602      	mov	r2, r0
 8005d64:	693b      	ldr	r3, [r7, #16]
 8005d66:	1ad3      	subs	r3, r2, r3
 8005d68:	2b02      	cmp	r3, #2
 8005d6a:	d901      	bls.n	8005d70 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005d6c:	2303      	movs	r3, #3
 8005d6e:	e1a1      	b.n	80060b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d70:	4b2d      	ldr	r3, [pc, #180]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f003 0302 	and.w	r3, r3, #2
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d0f0      	beq.n	8005d5e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d7c:	4b2a      	ldr	r3, [pc, #168]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	695b      	ldr	r3, [r3, #20]
 8005d88:	00db      	lsls	r3, r3, #3
 8005d8a:	4927      	ldr	r1, [pc, #156]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	600b      	str	r3, [r1, #0]
 8005d90:	e015      	b.n	8005dbe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d92:	4b26      	ldr	r3, [pc, #152]	; (8005e2c <HAL_RCC_OscConfig+0x270>)
 8005d94:	2200      	movs	r2, #0
 8005d96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d98:	f7fe ffb2 	bl	8004d00 <HAL_GetTick>
 8005d9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d9e:	e008      	b.n	8005db2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005da0:	f7fe ffae 	bl	8004d00 <HAL_GetTick>
 8005da4:	4602      	mov	r2, r0
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	1ad3      	subs	r3, r2, r3
 8005daa:	2b02      	cmp	r3, #2
 8005dac:	d901      	bls.n	8005db2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005dae:	2303      	movs	r3, #3
 8005db0:	e180      	b.n	80060b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005db2:	4b1d      	ldr	r3, [pc, #116]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f003 0302 	and.w	r3, r3, #2
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d1f0      	bne.n	8005da0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f003 0308 	and.w	r3, r3, #8
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d03a      	beq.n	8005e40 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	699b      	ldr	r3, [r3, #24]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d019      	beq.n	8005e06 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005dd2:	4b17      	ldr	r3, [pc, #92]	; (8005e30 <HAL_RCC_OscConfig+0x274>)
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005dd8:	f7fe ff92 	bl	8004d00 <HAL_GetTick>
 8005ddc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005dde:	e008      	b.n	8005df2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005de0:	f7fe ff8e 	bl	8004d00 <HAL_GetTick>
 8005de4:	4602      	mov	r2, r0
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	1ad3      	subs	r3, r2, r3
 8005dea:	2b02      	cmp	r3, #2
 8005dec:	d901      	bls.n	8005df2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005dee:	2303      	movs	r3, #3
 8005df0:	e160      	b.n	80060b4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005df2:	4b0d      	ldr	r3, [pc, #52]	; (8005e28 <HAL_RCC_OscConfig+0x26c>)
 8005df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005df6:	f003 0302 	and.w	r3, r3, #2
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d0f0      	beq.n	8005de0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005dfe:	2001      	movs	r0, #1
 8005e00:	f000 fad8 	bl	80063b4 <RCC_Delay>
 8005e04:	e01c      	b.n	8005e40 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e06:	4b0a      	ldr	r3, [pc, #40]	; (8005e30 <HAL_RCC_OscConfig+0x274>)
 8005e08:	2200      	movs	r2, #0
 8005e0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e0c:	f7fe ff78 	bl	8004d00 <HAL_GetTick>
 8005e10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e12:	e00f      	b.n	8005e34 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e14:	f7fe ff74 	bl	8004d00 <HAL_GetTick>
 8005e18:	4602      	mov	r2, r0
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	1ad3      	subs	r3, r2, r3
 8005e1e:	2b02      	cmp	r3, #2
 8005e20:	d908      	bls.n	8005e34 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005e22:	2303      	movs	r3, #3
 8005e24:	e146      	b.n	80060b4 <HAL_RCC_OscConfig+0x4f8>
 8005e26:	bf00      	nop
 8005e28:	40021000 	.word	0x40021000
 8005e2c:	42420000 	.word	0x42420000
 8005e30:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e34:	4b92      	ldr	r3, [pc, #584]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8005e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e38:	f003 0302 	and.w	r3, r3, #2
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d1e9      	bne.n	8005e14 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f003 0304 	and.w	r3, r3, #4
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	f000 80a6 	beq.w	8005f9a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e4e:	2300      	movs	r3, #0
 8005e50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e52:	4b8b      	ldr	r3, [pc, #556]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8005e54:	69db      	ldr	r3, [r3, #28]
 8005e56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d10d      	bne.n	8005e7a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e5e:	4b88      	ldr	r3, [pc, #544]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8005e60:	69db      	ldr	r3, [r3, #28]
 8005e62:	4a87      	ldr	r2, [pc, #540]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8005e64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e68:	61d3      	str	r3, [r2, #28]
 8005e6a:	4b85      	ldr	r3, [pc, #532]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8005e6c:	69db      	ldr	r3, [r3, #28]
 8005e6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e72:	60bb      	str	r3, [r7, #8]
 8005e74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e76:	2301      	movs	r3, #1
 8005e78:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e7a:	4b82      	ldr	r3, [pc, #520]	; (8006084 <HAL_RCC_OscConfig+0x4c8>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d118      	bne.n	8005eb8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005e86:	4b7f      	ldr	r3, [pc, #508]	; (8006084 <HAL_RCC_OscConfig+0x4c8>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4a7e      	ldr	r2, [pc, #504]	; (8006084 <HAL_RCC_OscConfig+0x4c8>)
 8005e8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005e92:	f7fe ff35 	bl	8004d00 <HAL_GetTick>
 8005e96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e98:	e008      	b.n	8005eac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e9a:	f7fe ff31 	bl	8004d00 <HAL_GetTick>
 8005e9e:	4602      	mov	r2, r0
 8005ea0:	693b      	ldr	r3, [r7, #16]
 8005ea2:	1ad3      	subs	r3, r2, r3
 8005ea4:	2b64      	cmp	r3, #100	; 0x64
 8005ea6:	d901      	bls.n	8005eac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005ea8:	2303      	movs	r3, #3
 8005eaa:	e103      	b.n	80060b4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005eac:	4b75      	ldr	r3, [pc, #468]	; (8006084 <HAL_RCC_OscConfig+0x4c8>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d0f0      	beq.n	8005e9a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	68db      	ldr	r3, [r3, #12]
 8005ebc:	2b01      	cmp	r3, #1
 8005ebe:	d106      	bne.n	8005ece <HAL_RCC_OscConfig+0x312>
 8005ec0:	4b6f      	ldr	r3, [pc, #444]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8005ec2:	6a1b      	ldr	r3, [r3, #32]
 8005ec4:	4a6e      	ldr	r2, [pc, #440]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8005ec6:	f043 0301 	orr.w	r3, r3, #1
 8005eca:	6213      	str	r3, [r2, #32]
 8005ecc:	e02d      	b.n	8005f2a <HAL_RCC_OscConfig+0x36e>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	68db      	ldr	r3, [r3, #12]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d10c      	bne.n	8005ef0 <HAL_RCC_OscConfig+0x334>
 8005ed6:	4b6a      	ldr	r3, [pc, #424]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8005ed8:	6a1b      	ldr	r3, [r3, #32]
 8005eda:	4a69      	ldr	r2, [pc, #420]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8005edc:	f023 0301 	bic.w	r3, r3, #1
 8005ee0:	6213      	str	r3, [r2, #32]
 8005ee2:	4b67      	ldr	r3, [pc, #412]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8005ee4:	6a1b      	ldr	r3, [r3, #32]
 8005ee6:	4a66      	ldr	r2, [pc, #408]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8005ee8:	f023 0304 	bic.w	r3, r3, #4
 8005eec:	6213      	str	r3, [r2, #32]
 8005eee:	e01c      	b.n	8005f2a <HAL_RCC_OscConfig+0x36e>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	68db      	ldr	r3, [r3, #12]
 8005ef4:	2b05      	cmp	r3, #5
 8005ef6:	d10c      	bne.n	8005f12 <HAL_RCC_OscConfig+0x356>
 8005ef8:	4b61      	ldr	r3, [pc, #388]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8005efa:	6a1b      	ldr	r3, [r3, #32]
 8005efc:	4a60      	ldr	r2, [pc, #384]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8005efe:	f043 0304 	orr.w	r3, r3, #4
 8005f02:	6213      	str	r3, [r2, #32]
 8005f04:	4b5e      	ldr	r3, [pc, #376]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8005f06:	6a1b      	ldr	r3, [r3, #32]
 8005f08:	4a5d      	ldr	r2, [pc, #372]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8005f0a:	f043 0301 	orr.w	r3, r3, #1
 8005f0e:	6213      	str	r3, [r2, #32]
 8005f10:	e00b      	b.n	8005f2a <HAL_RCC_OscConfig+0x36e>
 8005f12:	4b5b      	ldr	r3, [pc, #364]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8005f14:	6a1b      	ldr	r3, [r3, #32]
 8005f16:	4a5a      	ldr	r2, [pc, #360]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8005f18:	f023 0301 	bic.w	r3, r3, #1
 8005f1c:	6213      	str	r3, [r2, #32]
 8005f1e:	4b58      	ldr	r3, [pc, #352]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8005f20:	6a1b      	ldr	r3, [r3, #32]
 8005f22:	4a57      	ldr	r2, [pc, #348]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8005f24:	f023 0304 	bic.w	r3, r3, #4
 8005f28:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	68db      	ldr	r3, [r3, #12]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d015      	beq.n	8005f5e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f32:	f7fe fee5 	bl	8004d00 <HAL_GetTick>
 8005f36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f38:	e00a      	b.n	8005f50 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f3a:	f7fe fee1 	bl	8004d00 <HAL_GetTick>
 8005f3e:	4602      	mov	r2, r0
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	1ad3      	subs	r3, r2, r3
 8005f44:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d901      	bls.n	8005f50 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005f4c:	2303      	movs	r3, #3
 8005f4e:	e0b1      	b.n	80060b4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f50:	4b4b      	ldr	r3, [pc, #300]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8005f52:	6a1b      	ldr	r3, [r3, #32]
 8005f54:	f003 0302 	and.w	r3, r3, #2
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d0ee      	beq.n	8005f3a <HAL_RCC_OscConfig+0x37e>
 8005f5c:	e014      	b.n	8005f88 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f5e:	f7fe fecf 	bl	8004d00 <HAL_GetTick>
 8005f62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f64:	e00a      	b.n	8005f7c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f66:	f7fe fecb 	bl	8004d00 <HAL_GetTick>
 8005f6a:	4602      	mov	r2, r0
 8005f6c:	693b      	ldr	r3, [r7, #16]
 8005f6e:	1ad3      	subs	r3, r2, r3
 8005f70:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d901      	bls.n	8005f7c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005f78:	2303      	movs	r3, #3
 8005f7a:	e09b      	b.n	80060b4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f7c:	4b40      	ldr	r3, [pc, #256]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8005f7e:	6a1b      	ldr	r3, [r3, #32]
 8005f80:	f003 0302 	and.w	r3, r3, #2
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d1ee      	bne.n	8005f66 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005f88:	7dfb      	ldrb	r3, [r7, #23]
 8005f8a:	2b01      	cmp	r3, #1
 8005f8c:	d105      	bne.n	8005f9a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f8e:	4b3c      	ldr	r3, [pc, #240]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8005f90:	69db      	ldr	r3, [r3, #28]
 8005f92:	4a3b      	ldr	r2, [pc, #236]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8005f94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f98:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	69db      	ldr	r3, [r3, #28]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	f000 8087 	beq.w	80060b2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005fa4:	4b36      	ldr	r3, [pc, #216]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8005fa6:	685b      	ldr	r3, [r3, #4]
 8005fa8:	f003 030c 	and.w	r3, r3, #12
 8005fac:	2b08      	cmp	r3, #8
 8005fae:	d061      	beq.n	8006074 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	69db      	ldr	r3, [r3, #28]
 8005fb4:	2b02      	cmp	r3, #2
 8005fb6:	d146      	bne.n	8006046 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005fb8:	4b33      	ldr	r3, [pc, #204]	; (8006088 <HAL_RCC_OscConfig+0x4cc>)
 8005fba:	2200      	movs	r2, #0
 8005fbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fbe:	f7fe fe9f 	bl	8004d00 <HAL_GetTick>
 8005fc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005fc4:	e008      	b.n	8005fd8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fc6:	f7fe fe9b 	bl	8004d00 <HAL_GetTick>
 8005fca:	4602      	mov	r2, r0
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	1ad3      	subs	r3, r2, r3
 8005fd0:	2b02      	cmp	r3, #2
 8005fd2:	d901      	bls.n	8005fd8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005fd4:	2303      	movs	r3, #3
 8005fd6:	e06d      	b.n	80060b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005fd8:	4b29      	ldr	r3, [pc, #164]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d1f0      	bne.n	8005fc6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6a1b      	ldr	r3, [r3, #32]
 8005fe8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fec:	d108      	bne.n	8006000 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005fee:	4b24      	ldr	r3, [pc, #144]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8005ff0:	685b      	ldr	r3, [r3, #4]
 8005ff2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	689b      	ldr	r3, [r3, #8]
 8005ffa:	4921      	ldr	r1, [pc, #132]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006000:	4b1f      	ldr	r3, [pc, #124]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6a19      	ldr	r1, [r3, #32]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006010:	430b      	orrs	r3, r1
 8006012:	491b      	ldr	r1, [pc, #108]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8006014:	4313      	orrs	r3, r2
 8006016:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006018:	4b1b      	ldr	r3, [pc, #108]	; (8006088 <HAL_RCC_OscConfig+0x4cc>)
 800601a:	2201      	movs	r2, #1
 800601c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800601e:	f7fe fe6f 	bl	8004d00 <HAL_GetTick>
 8006022:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006024:	e008      	b.n	8006038 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006026:	f7fe fe6b 	bl	8004d00 <HAL_GetTick>
 800602a:	4602      	mov	r2, r0
 800602c:	693b      	ldr	r3, [r7, #16]
 800602e:	1ad3      	subs	r3, r2, r3
 8006030:	2b02      	cmp	r3, #2
 8006032:	d901      	bls.n	8006038 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006034:	2303      	movs	r3, #3
 8006036:	e03d      	b.n	80060b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006038:	4b11      	ldr	r3, [pc, #68]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006040:	2b00      	cmp	r3, #0
 8006042:	d0f0      	beq.n	8006026 <HAL_RCC_OscConfig+0x46a>
 8006044:	e035      	b.n	80060b2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006046:	4b10      	ldr	r3, [pc, #64]	; (8006088 <HAL_RCC_OscConfig+0x4cc>)
 8006048:	2200      	movs	r2, #0
 800604a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800604c:	f7fe fe58 	bl	8004d00 <HAL_GetTick>
 8006050:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006052:	e008      	b.n	8006066 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006054:	f7fe fe54 	bl	8004d00 <HAL_GetTick>
 8006058:	4602      	mov	r2, r0
 800605a:	693b      	ldr	r3, [r7, #16]
 800605c:	1ad3      	subs	r3, r2, r3
 800605e:	2b02      	cmp	r3, #2
 8006060:	d901      	bls.n	8006066 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006062:	2303      	movs	r3, #3
 8006064:	e026      	b.n	80060b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006066:	4b06      	ldr	r3, [pc, #24]	; (8006080 <HAL_RCC_OscConfig+0x4c4>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800606e:	2b00      	cmp	r3, #0
 8006070:	d1f0      	bne.n	8006054 <HAL_RCC_OscConfig+0x498>
 8006072:	e01e      	b.n	80060b2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	69db      	ldr	r3, [r3, #28]
 8006078:	2b01      	cmp	r3, #1
 800607a:	d107      	bne.n	800608c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800607c:	2301      	movs	r3, #1
 800607e:	e019      	b.n	80060b4 <HAL_RCC_OscConfig+0x4f8>
 8006080:	40021000 	.word	0x40021000
 8006084:	40007000 	.word	0x40007000
 8006088:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800608c:	4b0b      	ldr	r3, [pc, #44]	; (80060bc <HAL_RCC_OscConfig+0x500>)
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6a1b      	ldr	r3, [r3, #32]
 800609c:	429a      	cmp	r2, r3
 800609e:	d106      	bne.n	80060ae <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060aa:	429a      	cmp	r2, r3
 80060ac:	d001      	beq.n	80060b2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80060ae:	2301      	movs	r3, #1
 80060b0:	e000      	b.n	80060b4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80060b2:	2300      	movs	r3, #0
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	3718      	adds	r7, #24
 80060b8:	46bd      	mov	sp, r7
 80060ba:	bd80      	pop	{r7, pc}
 80060bc:	40021000 	.word	0x40021000

080060c0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b084      	sub	sp, #16
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
 80060c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d101      	bne.n	80060d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80060d0:	2301      	movs	r3, #1
 80060d2:	e0d0      	b.n	8006276 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80060d4:	4b6a      	ldr	r3, [pc, #424]	; (8006280 <HAL_RCC_ClockConfig+0x1c0>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f003 0307 	and.w	r3, r3, #7
 80060dc:	683a      	ldr	r2, [r7, #0]
 80060de:	429a      	cmp	r2, r3
 80060e0:	d910      	bls.n	8006104 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060e2:	4b67      	ldr	r3, [pc, #412]	; (8006280 <HAL_RCC_ClockConfig+0x1c0>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f023 0207 	bic.w	r2, r3, #7
 80060ea:	4965      	ldr	r1, [pc, #404]	; (8006280 <HAL_RCC_ClockConfig+0x1c0>)
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	4313      	orrs	r3, r2
 80060f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80060f2:	4b63      	ldr	r3, [pc, #396]	; (8006280 <HAL_RCC_ClockConfig+0x1c0>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f003 0307 	and.w	r3, r3, #7
 80060fa:	683a      	ldr	r2, [r7, #0]
 80060fc:	429a      	cmp	r2, r3
 80060fe:	d001      	beq.n	8006104 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006100:	2301      	movs	r3, #1
 8006102:	e0b8      	b.n	8006276 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f003 0302 	and.w	r3, r3, #2
 800610c:	2b00      	cmp	r3, #0
 800610e:	d020      	beq.n	8006152 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f003 0304 	and.w	r3, r3, #4
 8006118:	2b00      	cmp	r3, #0
 800611a:	d005      	beq.n	8006128 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800611c:	4b59      	ldr	r3, [pc, #356]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	4a58      	ldr	r2, [pc, #352]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 8006122:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006126:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f003 0308 	and.w	r3, r3, #8
 8006130:	2b00      	cmp	r3, #0
 8006132:	d005      	beq.n	8006140 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006134:	4b53      	ldr	r3, [pc, #332]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	4a52      	ldr	r2, [pc, #328]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 800613a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800613e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006140:	4b50      	ldr	r3, [pc, #320]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	494d      	ldr	r1, [pc, #308]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 800614e:	4313      	orrs	r3, r2
 8006150:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f003 0301 	and.w	r3, r3, #1
 800615a:	2b00      	cmp	r3, #0
 800615c:	d040      	beq.n	80061e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	2b01      	cmp	r3, #1
 8006164:	d107      	bne.n	8006176 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006166:	4b47      	ldr	r3, [pc, #284]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800616e:	2b00      	cmp	r3, #0
 8006170:	d115      	bne.n	800619e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006172:	2301      	movs	r3, #1
 8006174:	e07f      	b.n	8006276 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	2b02      	cmp	r3, #2
 800617c:	d107      	bne.n	800618e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800617e:	4b41      	ldr	r3, [pc, #260]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006186:	2b00      	cmp	r3, #0
 8006188:	d109      	bne.n	800619e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800618a:	2301      	movs	r3, #1
 800618c:	e073      	b.n	8006276 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800618e:	4b3d      	ldr	r3, [pc, #244]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f003 0302 	and.w	r3, r3, #2
 8006196:	2b00      	cmp	r3, #0
 8006198:	d101      	bne.n	800619e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800619a:	2301      	movs	r3, #1
 800619c:	e06b      	b.n	8006276 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800619e:	4b39      	ldr	r3, [pc, #228]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 80061a0:	685b      	ldr	r3, [r3, #4]
 80061a2:	f023 0203 	bic.w	r2, r3, #3
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	685b      	ldr	r3, [r3, #4]
 80061aa:	4936      	ldr	r1, [pc, #216]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 80061ac:	4313      	orrs	r3, r2
 80061ae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80061b0:	f7fe fda6 	bl	8004d00 <HAL_GetTick>
 80061b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061b6:	e00a      	b.n	80061ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061b8:	f7fe fda2 	bl	8004d00 <HAL_GetTick>
 80061bc:	4602      	mov	r2, r0
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	1ad3      	subs	r3, r2, r3
 80061c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d901      	bls.n	80061ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80061ca:	2303      	movs	r3, #3
 80061cc:	e053      	b.n	8006276 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061ce:	4b2d      	ldr	r3, [pc, #180]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	f003 020c 	and.w	r2, r3, #12
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	009b      	lsls	r3, r3, #2
 80061dc:	429a      	cmp	r2, r3
 80061de:	d1eb      	bne.n	80061b8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80061e0:	4b27      	ldr	r3, [pc, #156]	; (8006280 <HAL_RCC_ClockConfig+0x1c0>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f003 0307 	and.w	r3, r3, #7
 80061e8:	683a      	ldr	r2, [r7, #0]
 80061ea:	429a      	cmp	r2, r3
 80061ec:	d210      	bcs.n	8006210 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061ee:	4b24      	ldr	r3, [pc, #144]	; (8006280 <HAL_RCC_ClockConfig+0x1c0>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f023 0207 	bic.w	r2, r3, #7
 80061f6:	4922      	ldr	r1, [pc, #136]	; (8006280 <HAL_RCC_ClockConfig+0x1c0>)
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	4313      	orrs	r3, r2
 80061fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80061fe:	4b20      	ldr	r3, [pc, #128]	; (8006280 <HAL_RCC_ClockConfig+0x1c0>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f003 0307 	and.w	r3, r3, #7
 8006206:	683a      	ldr	r2, [r7, #0]
 8006208:	429a      	cmp	r2, r3
 800620a:	d001      	beq.n	8006210 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800620c:	2301      	movs	r3, #1
 800620e:	e032      	b.n	8006276 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f003 0304 	and.w	r3, r3, #4
 8006218:	2b00      	cmp	r3, #0
 800621a:	d008      	beq.n	800622e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800621c:	4b19      	ldr	r3, [pc, #100]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	68db      	ldr	r3, [r3, #12]
 8006228:	4916      	ldr	r1, [pc, #88]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 800622a:	4313      	orrs	r3, r2
 800622c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f003 0308 	and.w	r3, r3, #8
 8006236:	2b00      	cmp	r3, #0
 8006238:	d009      	beq.n	800624e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800623a:	4b12      	ldr	r3, [pc, #72]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	691b      	ldr	r3, [r3, #16]
 8006246:	00db      	lsls	r3, r3, #3
 8006248:	490e      	ldr	r1, [pc, #56]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 800624a:	4313      	orrs	r3, r2
 800624c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800624e:	f000 f821 	bl	8006294 <HAL_RCC_GetSysClockFreq>
 8006252:	4602      	mov	r2, r0
 8006254:	4b0b      	ldr	r3, [pc, #44]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	091b      	lsrs	r3, r3, #4
 800625a:	f003 030f 	and.w	r3, r3, #15
 800625e:	490a      	ldr	r1, [pc, #40]	; (8006288 <HAL_RCC_ClockConfig+0x1c8>)
 8006260:	5ccb      	ldrb	r3, [r1, r3]
 8006262:	fa22 f303 	lsr.w	r3, r2, r3
 8006266:	4a09      	ldr	r2, [pc, #36]	; (800628c <HAL_RCC_ClockConfig+0x1cc>)
 8006268:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800626a:	4b09      	ldr	r3, [pc, #36]	; (8006290 <HAL_RCC_ClockConfig+0x1d0>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4618      	mov	r0, r3
 8006270:	f7fe fd04 	bl	8004c7c <HAL_InitTick>

  return HAL_OK;
 8006274:	2300      	movs	r3, #0
}
 8006276:	4618      	mov	r0, r3
 8006278:	3710      	adds	r7, #16
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}
 800627e:	bf00      	nop
 8006280:	40022000 	.word	0x40022000
 8006284:	40021000 	.word	0x40021000
 8006288:	0800ce44 	.word	0x0800ce44
 800628c:	2000004c 	.word	0x2000004c
 8006290:	2000005c 	.word	0x2000005c

08006294 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006294:	b490      	push	{r4, r7}
 8006296:	b08a      	sub	sp, #40	; 0x28
 8006298:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800629a:	4b29      	ldr	r3, [pc, #164]	; (8006340 <HAL_RCC_GetSysClockFreq+0xac>)
 800629c:	1d3c      	adds	r4, r7, #4
 800629e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80062a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80062a4:	f240 2301 	movw	r3, #513	; 0x201
 80062a8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80062aa:	2300      	movs	r3, #0
 80062ac:	61fb      	str	r3, [r7, #28]
 80062ae:	2300      	movs	r3, #0
 80062b0:	61bb      	str	r3, [r7, #24]
 80062b2:	2300      	movs	r3, #0
 80062b4:	627b      	str	r3, [r7, #36]	; 0x24
 80062b6:	2300      	movs	r3, #0
 80062b8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80062ba:	2300      	movs	r3, #0
 80062bc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80062be:	4b21      	ldr	r3, [pc, #132]	; (8006344 <HAL_RCC_GetSysClockFreq+0xb0>)
 80062c0:	685b      	ldr	r3, [r3, #4]
 80062c2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80062c4:	69fb      	ldr	r3, [r7, #28]
 80062c6:	f003 030c 	and.w	r3, r3, #12
 80062ca:	2b04      	cmp	r3, #4
 80062cc:	d002      	beq.n	80062d4 <HAL_RCC_GetSysClockFreq+0x40>
 80062ce:	2b08      	cmp	r3, #8
 80062d0:	d003      	beq.n	80062da <HAL_RCC_GetSysClockFreq+0x46>
 80062d2:	e02b      	b.n	800632c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80062d4:	4b1c      	ldr	r3, [pc, #112]	; (8006348 <HAL_RCC_GetSysClockFreq+0xb4>)
 80062d6:	623b      	str	r3, [r7, #32]
      break;
 80062d8:	e02b      	b.n	8006332 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80062da:	69fb      	ldr	r3, [r7, #28]
 80062dc:	0c9b      	lsrs	r3, r3, #18
 80062de:	f003 030f 	and.w	r3, r3, #15
 80062e2:	3328      	adds	r3, #40	; 0x28
 80062e4:	443b      	add	r3, r7
 80062e6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80062ea:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80062ec:	69fb      	ldr	r3, [r7, #28]
 80062ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d012      	beq.n	800631c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80062f6:	4b13      	ldr	r3, [pc, #76]	; (8006344 <HAL_RCC_GetSysClockFreq+0xb0>)
 80062f8:	685b      	ldr	r3, [r3, #4]
 80062fa:	0c5b      	lsrs	r3, r3, #17
 80062fc:	f003 0301 	and.w	r3, r3, #1
 8006300:	3328      	adds	r3, #40	; 0x28
 8006302:	443b      	add	r3, r7
 8006304:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006308:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800630a:	697b      	ldr	r3, [r7, #20]
 800630c:	4a0e      	ldr	r2, [pc, #56]	; (8006348 <HAL_RCC_GetSysClockFreq+0xb4>)
 800630e:	fb03 f202 	mul.w	r2, r3, r2
 8006312:	69bb      	ldr	r3, [r7, #24]
 8006314:	fbb2 f3f3 	udiv	r3, r2, r3
 8006318:	627b      	str	r3, [r7, #36]	; 0x24
 800631a:	e004      	b.n	8006326 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800631c:	697b      	ldr	r3, [r7, #20]
 800631e:	4a0b      	ldr	r2, [pc, #44]	; (800634c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006320:	fb02 f303 	mul.w	r3, r2, r3
 8006324:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8006326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006328:	623b      	str	r3, [r7, #32]
      break;
 800632a:	e002      	b.n	8006332 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800632c:	4b06      	ldr	r3, [pc, #24]	; (8006348 <HAL_RCC_GetSysClockFreq+0xb4>)
 800632e:	623b      	str	r3, [r7, #32]
      break;
 8006330:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006332:	6a3b      	ldr	r3, [r7, #32]
}
 8006334:	4618      	mov	r0, r3
 8006336:	3728      	adds	r7, #40	; 0x28
 8006338:	46bd      	mov	sp, r7
 800633a:	bc90      	pop	{r4, r7}
 800633c:	4770      	bx	lr
 800633e:	bf00      	nop
 8006340:	0800ce34 	.word	0x0800ce34
 8006344:	40021000 	.word	0x40021000
 8006348:	007a1200 	.word	0x007a1200
 800634c:	003d0900 	.word	0x003d0900

08006350 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006350:	b480      	push	{r7}
 8006352:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006354:	4b02      	ldr	r3, [pc, #8]	; (8006360 <HAL_RCC_GetHCLKFreq+0x10>)
 8006356:	681b      	ldr	r3, [r3, #0]
}
 8006358:	4618      	mov	r0, r3
 800635a:	46bd      	mov	sp, r7
 800635c:	bc80      	pop	{r7}
 800635e:	4770      	bx	lr
 8006360:	2000004c 	.word	0x2000004c

08006364 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006368:	f7ff fff2 	bl	8006350 <HAL_RCC_GetHCLKFreq>
 800636c:	4602      	mov	r2, r0
 800636e:	4b05      	ldr	r3, [pc, #20]	; (8006384 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	0a1b      	lsrs	r3, r3, #8
 8006374:	f003 0307 	and.w	r3, r3, #7
 8006378:	4903      	ldr	r1, [pc, #12]	; (8006388 <HAL_RCC_GetPCLK1Freq+0x24>)
 800637a:	5ccb      	ldrb	r3, [r1, r3]
 800637c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006380:	4618      	mov	r0, r3
 8006382:	bd80      	pop	{r7, pc}
 8006384:	40021000 	.word	0x40021000
 8006388:	0800ce54 	.word	0x0800ce54

0800638c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006390:	f7ff ffde 	bl	8006350 <HAL_RCC_GetHCLKFreq>
 8006394:	4602      	mov	r2, r0
 8006396:	4b05      	ldr	r3, [pc, #20]	; (80063ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8006398:	685b      	ldr	r3, [r3, #4]
 800639a:	0adb      	lsrs	r3, r3, #11
 800639c:	f003 0307 	and.w	r3, r3, #7
 80063a0:	4903      	ldr	r1, [pc, #12]	; (80063b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80063a2:	5ccb      	ldrb	r3, [r1, r3]
 80063a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063a8:	4618      	mov	r0, r3
 80063aa:	bd80      	pop	{r7, pc}
 80063ac:	40021000 	.word	0x40021000
 80063b0:	0800ce54 	.word	0x0800ce54

080063b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b085      	sub	sp, #20
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80063bc:	4b0a      	ldr	r3, [pc, #40]	; (80063e8 <RCC_Delay+0x34>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4a0a      	ldr	r2, [pc, #40]	; (80063ec <RCC_Delay+0x38>)
 80063c2:	fba2 2303 	umull	r2, r3, r2, r3
 80063c6:	0a5b      	lsrs	r3, r3, #9
 80063c8:	687a      	ldr	r2, [r7, #4]
 80063ca:	fb02 f303 	mul.w	r3, r2, r3
 80063ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80063d0:	bf00      	nop
  }
  while (Delay --);
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	1e5a      	subs	r2, r3, #1
 80063d6:	60fa      	str	r2, [r7, #12]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d1f9      	bne.n	80063d0 <RCC_Delay+0x1c>
}
 80063dc:	bf00      	nop
 80063de:	bf00      	nop
 80063e0:	3714      	adds	r7, #20
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bc80      	pop	{r7}
 80063e6:	4770      	bx	lr
 80063e8:	2000004c 	.word	0x2000004c
 80063ec:	10624dd3 	.word	0x10624dd3

080063f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b082      	sub	sp, #8
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d101      	bne.n	8006402 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80063fe:	2301      	movs	r3, #1
 8006400:	e041      	b.n	8006486 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006408:	b2db      	uxtb	r3, r3
 800640a:	2b00      	cmp	r3, #0
 800640c:	d106      	bne.n	800641c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2200      	movs	r2, #0
 8006412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f7fd fdc8 	bl	8003fac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2202      	movs	r2, #2
 8006420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681a      	ldr	r2, [r3, #0]
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	3304      	adds	r3, #4
 800642c:	4619      	mov	r1, r3
 800642e:	4610      	mov	r0, r2
 8006430:	f000 fd7e 	bl	8006f30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2201      	movs	r2, #1
 8006438:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2201      	movs	r2, #1
 8006440:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2201      	movs	r2, #1
 8006448:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2201      	movs	r2, #1
 8006450:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2201      	movs	r2, #1
 8006458:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2201      	movs	r2, #1
 8006460:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2201      	movs	r2, #1
 8006468:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2201      	movs	r2, #1
 8006470:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2201      	movs	r2, #1
 8006478:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2201      	movs	r2, #1
 8006480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006484:	2300      	movs	r3, #0
}
 8006486:	4618      	mov	r0, r3
 8006488:	3708      	adds	r7, #8
 800648a:	46bd      	mov	sp, r7
 800648c:	bd80      	pop	{r7, pc}
	...

08006490 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006490:	b480      	push	{r7}
 8006492:	b085      	sub	sp, #20
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800649e:	b2db      	uxtb	r3, r3
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	d001      	beq.n	80064a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80064a4:	2301      	movs	r3, #1
 80064a6:	e044      	b.n	8006532 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2202      	movs	r2, #2
 80064ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	68da      	ldr	r2, [r3, #12]
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f042 0201 	orr.w	r2, r2, #1
 80064be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a1d      	ldr	r2, [pc, #116]	; (800653c <HAL_TIM_Base_Start_IT+0xac>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d018      	beq.n	80064fc <HAL_TIM_Base_Start_IT+0x6c>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a1c      	ldr	r2, [pc, #112]	; (8006540 <HAL_TIM_Base_Start_IT+0xb0>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d013      	beq.n	80064fc <HAL_TIM_Base_Start_IT+0x6c>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064dc:	d00e      	beq.n	80064fc <HAL_TIM_Base_Start_IT+0x6c>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a18      	ldr	r2, [pc, #96]	; (8006544 <HAL_TIM_Base_Start_IT+0xb4>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d009      	beq.n	80064fc <HAL_TIM_Base_Start_IT+0x6c>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4a16      	ldr	r2, [pc, #88]	; (8006548 <HAL_TIM_Base_Start_IT+0xb8>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d004      	beq.n	80064fc <HAL_TIM_Base_Start_IT+0x6c>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a15      	ldr	r2, [pc, #84]	; (800654c <HAL_TIM_Base_Start_IT+0xbc>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d111      	bne.n	8006520 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	689b      	ldr	r3, [r3, #8]
 8006502:	f003 0307 	and.w	r3, r3, #7
 8006506:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	2b06      	cmp	r3, #6
 800650c:	d010      	beq.n	8006530 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	681a      	ldr	r2, [r3, #0]
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f042 0201 	orr.w	r2, r2, #1
 800651c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800651e:	e007      	b.n	8006530 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	681a      	ldr	r2, [r3, #0]
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f042 0201 	orr.w	r2, r2, #1
 800652e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006530:	2300      	movs	r3, #0
}
 8006532:	4618      	mov	r0, r3
 8006534:	3714      	adds	r7, #20
 8006536:	46bd      	mov	sp, r7
 8006538:	bc80      	pop	{r7}
 800653a:	4770      	bx	lr
 800653c:	40012c00 	.word	0x40012c00
 8006540:	40013400 	.word	0x40013400
 8006544:	40000400 	.word	0x40000400
 8006548:	40000800 	.word	0x40000800
 800654c:	40000c00 	.word	0x40000c00

08006550 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b082      	sub	sp, #8
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d101      	bne.n	8006562 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800655e:	2301      	movs	r3, #1
 8006560:	e041      	b.n	80065e6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006568:	b2db      	uxtb	r3, r3
 800656a:	2b00      	cmp	r3, #0
 800656c:	d106      	bne.n	800657c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2200      	movs	r2, #0
 8006572:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f000 f839 	bl	80065ee <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2202      	movs	r2, #2
 8006580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681a      	ldr	r2, [r3, #0]
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	3304      	adds	r3, #4
 800658c:	4619      	mov	r1, r3
 800658e:	4610      	mov	r0, r2
 8006590:	f000 fcce 	bl	8006f30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2201      	movs	r2, #1
 8006598:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2201      	movs	r2, #1
 80065a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2201      	movs	r2, #1
 80065a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2201      	movs	r2, #1
 80065b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2201      	movs	r2, #1
 80065b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2201      	movs	r2, #1
 80065c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2201      	movs	r2, #1
 80065c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2201      	movs	r2, #1
 80065d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2201      	movs	r2, #1
 80065d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2201      	movs	r2, #1
 80065e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80065e4:	2300      	movs	r3, #0
}
 80065e6:	4618      	mov	r0, r3
 80065e8:	3708      	adds	r7, #8
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}

080065ee <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80065ee:	b480      	push	{r7}
 80065f0:	b083      	sub	sp, #12
 80065f2:	af00      	add	r7, sp, #0
 80065f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80065f6:	bf00      	nop
 80065f8:	370c      	adds	r7, #12
 80065fa:	46bd      	mov	sp, r7
 80065fc:	bc80      	pop	{r7}
 80065fe:	4770      	bx	lr

08006600 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006600:	b580      	push	{r7, lr}
 8006602:	b084      	sub	sp, #16
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
 8006608:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d109      	bne.n	8006624 <HAL_TIM_PWM_Start+0x24>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006616:	b2db      	uxtb	r3, r3
 8006618:	2b01      	cmp	r3, #1
 800661a:	bf14      	ite	ne
 800661c:	2301      	movne	r3, #1
 800661e:	2300      	moveq	r3, #0
 8006620:	b2db      	uxtb	r3, r3
 8006622:	e022      	b.n	800666a <HAL_TIM_PWM_Start+0x6a>
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	2b04      	cmp	r3, #4
 8006628:	d109      	bne.n	800663e <HAL_TIM_PWM_Start+0x3e>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006630:	b2db      	uxtb	r3, r3
 8006632:	2b01      	cmp	r3, #1
 8006634:	bf14      	ite	ne
 8006636:	2301      	movne	r3, #1
 8006638:	2300      	moveq	r3, #0
 800663a:	b2db      	uxtb	r3, r3
 800663c:	e015      	b.n	800666a <HAL_TIM_PWM_Start+0x6a>
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	2b08      	cmp	r3, #8
 8006642:	d109      	bne.n	8006658 <HAL_TIM_PWM_Start+0x58>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800664a:	b2db      	uxtb	r3, r3
 800664c:	2b01      	cmp	r3, #1
 800664e:	bf14      	ite	ne
 8006650:	2301      	movne	r3, #1
 8006652:	2300      	moveq	r3, #0
 8006654:	b2db      	uxtb	r3, r3
 8006656:	e008      	b.n	800666a <HAL_TIM_PWM_Start+0x6a>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800665e:	b2db      	uxtb	r3, r3
 8006660:	2b01      	cmp	r3, #1
 8006662:	bf14      	ite	ne
 8006664:	2301      	movne	r3, #1
 8006666:	2300      	moveq	r3, #0
 8006668:	b2db      	uxtb	r3, r3
 800666a:	2b00      	cmp	r3, #0
 800666c:	d001      	beq.n	8006672 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800666e:	2301      	movs	r3, #1
 8006670:	e072      	b.n	8006758 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d104      	bne.n	8006682 <HAL_TIM_PWM_Start+0x82>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2202      	movs	r2, #2
 800667c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006680:	e013      	b.n	80066aa <HAL_TIM_PWM_Start+0xaa>
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	2b04      	cmp	r3, #4
 8006686:	d104      	bne.n	8006692 <HAL_TIM_PWM_Start+0x92>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2202      	movs	r2, #2
 800668c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006690:	e00b      	b.n	80066aa <HAL_TIM_PWM_Start+0xaa>
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	2b08      	cmp	r3, #8
 8006696:	d104      	bne.n	80066a2 <HAL_TIM_PWM_Start+0xa2>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2202      	movs	r2, #2
 800669c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80066a0:	e003      	b.n	80066aa <HAL_TIM_PWM_Start+0xaa>
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2202      	movs	r2, #2
 80066a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	2201      	movs	r2, #1
 80066b0:	6839      	ldr	r1, [r7, #0]
 80066b2:	4618      	mov	r0, r3
 80066b4:	f000 fef8 	bl	80074a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4a28      	ldr	r2, [pc, #160]	; (8006760 <HAL_TIM_PWM_Start+0x160>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d004      	beq.n	80066cc <HAL_TIM_PWM_Start+0xcc>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	4a27      	ldr	r2, [pc, #156]	; (8006764 <HAL_TIM_PWM_Start+0x164>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d101      	bne.n	80066d0 <HAL_TIM_PWM_Start+0xd0>
 80066cc:	2301      	movs	r3, #1
 80066ce:	e000      	b.n	80066d2 <HAL_TIM_PWM_Start+0xd2>
 80066d0:	2300      	movs	r3, #0
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d007      	beq.n	80066e6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80066e4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4a1d      	ldr	r2, [pc, #116]	; (8006760 <HAL_TIM_PWM_Start+0x160>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d018      	beq.n	8006722 <HAL_TIM_PWM_Start+0x122>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a1b      	ldr	r2, [pc, #108]	; (8006764 <HAL_TIM_PWM_Start+0x164>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d013      	beq.n	8006722 <HAL_TIM_PWM_Start+0x122>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006702:	d00e      	beq.n	8006722 <HAL_TIM_PWM_Start+0x122>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4a17      	ldr	r2, [pc, #92]	; (8006768 <HAL_TIM_PWM_Start+0x168>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d009      	beq.n	8006722 <HAL_TIM_PWM_Start+0x122>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4a16      	ldr	r2, [pc, #88]	; (800676c <HAL_TIM_PWM_Start+0x16c>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d004      	beq.n	8006722 <HAL_TIM_PWM_Start+0x122>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4a14      	ldr	r2, [pc, #80]	; (8006770 <HAL_TIM_PWM_Start+0x170>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d111      	bne.n	8006746 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	689b      	ldr	r3, [r3, #8]
 8006728:	f003 0307 	and.w	r3, r3, #7
 800672c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	2b06      	cmp	r3, #6
 8006732:	d010      	beq.n	8006756 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	681a      	ldr	r2, [r3, #0]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f042 0201 	orr.w	r2, r2, #1
 8006742:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006744:	e007      	b.n	8006756 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	681a      	ldr	r2, [r3, #0]
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f042 0201 	orr.w	r2, r2, #1
 8006754:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006756:	2300      	movs	r3, #0
}
 8006758:	4618      	mov	r0, r3
 800675a:	3710      	adds	r7, #16
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}
 8006760:	40012c00 	.word	0x40012c00
 8006764:	40013400 	.word	0x40013400
 8006768:	40000400 	.word	0x40000400
 800676c:	40000800 	.word	0x40000800
 8006770:	40000c00 	.word	0x40000c00

08006774 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b086      	sub	sp, #24
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
 800677c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d101      	bne.n	8006788 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006784:	2301      	movs	r3, #1
 8006786:	e093      	b.n	80068b0 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800678e:	b2db      	uxtb	r3, r3
 8006790:	2b00      	cmp	r3, #0
 8006792:	d106      	bne.n	80067a2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2200      	movs	r2, #0
 8006798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800679c:	6878      	ldr	r0, [r7, #4]
 800679e:	f7fd fc43 	bl	8004028 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2202      	movs	r2, #2
 80067a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	689b      	ldr	r3, [r3, #8]
 80067b0:	687a      	ldr	r2, [r7, #4]
 80067b2:	6812      	ldr	r2, [r2, #0]
 80067b4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80067b8:	f023 0307 	bic.w	r3, r3, #7
 80067bc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681a      	ldr	r2, [r3, #0]
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	3304      	adds	r3, #4
 80067c6:	4619      	mov	r1, r3
 80067c8:	4610      	mov	r0, r2
 80067ca:	f000 fbb1 	bl	8006f30 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	689b      	ldr	r3, [r3, #8]
 80067d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	699b      	ldr	r3, [r3, #24]
 80067dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	6a1b      	ldr	r3, [r3, #32]
 80067e4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	697a      	ldr	r2, [r7, #20]
 80067ec:	4313      	orrs	r3, r2
 80067ee:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80067f0:	693b      	ldr	r3, [r7, #16]
 80067f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067f6:	f023 0303 	bic.w	r3, r3, #3
 80067fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	689a      	ldr	r2, [r3, #8]
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	699b      	ldr	r3, [r3, #24]
 8006804:	021b      	lsls	r3, r3, #8
 8006806:	4313      	orrs	r3, r2
 8006808:	693a      	ldr	r2, [r7, #16]
 800680a:	4313      	orrs	r3, r2
 800680c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800680e:	693b      	ldr	r3, [r7, #16]
 8006810:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006814:	f023 030c 	bic.w	r3, r3, #12
 8006818:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006820:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006824:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	68da      	ldr	r2, [r3, #12]
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	69db      	ldr	r3, [r3, #28]
 800682e:	021b      	lsls	r3, r3, #8
 8006830:	4313      	orrs	r3, r2
 8006832:	693a      	ldr	r2, [r7, #16]
 8006834:	4313      	orrs	r3, r2
 8006836:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	691b      	ldr	r3, [r3, #16]
 800683c:	011a      	lsls	r2, r3, #4
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	6a1b      	ldr	r3, [r3, #32]
 8006842:	031b      	lsls	r3, r3, #12
 8006844:	4313      	orrs	r3, r2
 8006846:	693a      	ldr	r2, [r7, #16]
 8006848:	4313      	orrs	r3, r2
 800684a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006852:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	685a      	ldr	r2, [r3, #4]
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	695b      	ldr	r3, [r3, #20]
 800685c:	011b      	lsls	r3, r3, #4
 800685e:	4313      	orrs	r3, r2
 8006860:	68fa      	ldr	r2, [r7, #12]
 8006862:	4313      	orrs	r3, r2
 8006864:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	697a      	ldr	r2, [r7, #20]
 800686c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	693a      	ldr	r2, [r7, #16]
 8006874:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	68fa      	ldr	r2, [r7, #12]
 800687c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2201      	movs	r2, #1
 8006882:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2201      	movs	r2, #1
 800688a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2201      	movs	r2, #1
 8006892:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2201      	movs	r2, #1
 800689a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2201      	movs	r2, #1
 80068a2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2201      	movs	r2, #1
 80068aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80068ae:	2300      	movs	r3, #0
}
 80068b0:	4618      	mov	r0, r3
 80068b2:	3718      	adds	r7, #24
 80068b4:	46bd      	mov	sp, r7
 80068b6:	bd80      	pop	{r7, pc}

080068b8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b084      	sub	sp, #16
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
 80068c0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80068c8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80068d0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80068d8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80068e0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d110      	bne.n	800690a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80068e8:	7bfb      	ldrb	r3, [r7, #15]
 80068ea:	2b01      	cmp	r3, #1
 80068ec:	d102      	bne.n	80068f4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80068ee:	7b7b      	ldrb	r3, [r7, #13]
 80068f0:	2b01      	cmp	r3, #1
 80068f2:	d001      	beq.n	80068f8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80068f4:	2301      	movs	r3, #1
 80068f6:	e069      	b.n	80069cc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2202      	movs	r2, #2
 80068fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2202      	movs	r2, #2
 8006904:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006908:	e031      	b.n	800696e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	2b04      	cmp	r3, #4
 800690e:	d110      	bne.n	8006932 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006910:	7bbb      	ldrb	r3, [r7, #14]
 8006912:	2b01      	cmp	r3, #1
 8006914:	d102      	bne.n	800691c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006916:	7b3b      	ldrb	r3, [r7, #12]
 8006918:	2b01      	cmp	r3, #1
 800691a:	d001      	beq.n	8006920 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800691c:	2301      	movs	r3, #1
 800691e:	e055      	b.n	80069cc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2202      	movs	r2, #2
 8006924:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2202      	movs	r2, #2
 800692c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006930:	e01d      	b.n	800696e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006932:	7bfb      	ldrb	r3, [r7, #15]
 8006934:	2b01      	cmp	r3, #1
 8006936:	d108      	bne.n	800694a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006938:	7bbb      	ldrb	r3, [r7, #14]
 800693a:	2b01      	cmp	r3, #1
 800693c:	d105      	bne.n	800694a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800693e:	7b7b      	ldrb	r3, [r7, #13]
 8006940:	2b01      	cmp	r3, #1
 8006942:	d102      	bne.n	800694a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006944:	7b3b      	ldrb	r3, [r7, #12]
 8006946:	2b01      	cmp	r3, #1
 8006948:	d001      	beq.n	800694e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800694a:	2301      	movs	r3, #1
 800694c:	e03e      	b.n	80069cc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2202      	movs	r2, #2
 8006952:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2202      	movs	r2, #2
 800695a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2202      	movs	r2, #2
 8006962:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2202      	movs	r2, #2
 800696a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d003      	beq.n	800697c <HAL_TIM_Encoder_Start+0xc4>
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	2b04      	cmp	r3, #4
 8006978:	d008      	beq.n	800698c <HAL_TIM_Encoder_Start+0xd4>
 800697a:	e00f      	b.n	800699c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	2201      	movs	r2, #1
 8006982:	2100      	movs	r1, #0
 8006984:	4618      	mov	r0, r3
 8006986:	f000 fd8f 	bl	80074a8 <TIM_CCxChannelCmd>
      break;
 800698a:	e016      	b.n	80069ba <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	2201      	movs	r2, #1
 8006992:	2104      	movs	r1, #4
 8006994:	4618      	mov	r0, r3
 8006996:	f000 fd87 	bl	80074a8 <TIM_CCxChannelCmd>
      break;
 800699a:	e00e      	b.n	80069ba <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	2201      	movs	r2, #1
 80069a2:	2100      	movs	r1, #0
 80069a4:	4618      	mov	r0, r3
 80069a6:	f000 fd7f 	bl	80074a8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	2201      	movs	r2, #1
 80069b0:	2104      	movs	r1, #4
 80069b2:	4618      	mov	r0, r3
 80069b4:	f000 fd78 	bl	80074a8 <TIM_CCxChannelCmd>
      break;
 80069b8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	681a      	ldr	r2, [r3, #0]
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f042 0201 	orr.w	r2, r2, #1
 80069c8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80069ca:	2300      	movs	r3, #0
}
 80069cc:	4618      	mov	r0, r3
 80069ce:	3710      	adds	r7, #16
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bd80      	pop	{r7, pc}

080069d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b082      	sub	sp, #8
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	691b      	ldr	r3, [r3, #16]
 80069e2:	f003 0302 	and.w	r3, r3, #2
 80069e6:	2b02      	cmp	r3, #2
 80069e8:	d122      	bne.n	8006a30 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	68db      	ldr	r3, [r3, #12]
 80069f0:	f003 0302 	and.w	r3, r3, #2
 80069f4:	2b02      	cmp	r3, #2
 80069f6:	d11b      	bne.n	8006a30 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f06f 0202 	mvn.w	r2, #2
 8006a00:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2201      	movs	r2, #1
 8006a06:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	699b      	ldr	r3, [r3, #24]
 8006a0e:	f003 0303 	and.w	r3, r3, #3
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d003      	beq.n	8006a1e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f000 fa6f 	bl	8006efa <HAL_TIM_IC_CaptureCallback>
 8006a1c:	e005      	b.n	8006a2a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a1e:	6878      	ldr	r0, [r7, #4]
 8006a20:	f000 fa62 	bl	8006ee8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a24:	6878      	ldr	r0, [r7, #4]
 8006a26:	f000 fa71 	bl	8006f0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	691b      	ldr	r3, [r3, #16]
 8006a36:	f003 0304 	and.w	r3, r3, #4
 8006a3a:	2b04      	cmp	r3, #4
 8006a3c:	d122      	bne.n	8006a84 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	68db      	ldr	r3, [r3, #12]
 8006a44:	f003 0304 	and.w	r3, r3, #4
 8006a48:	2b04      	cmp	r3, #4
 8006a4a:	d11b      	bne.n	8006a84 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f06f 0204 	mvn.w	r2, #4
 8006a54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2202      	movs	r2, #2
 8006a5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	699b      	ldr	r3, [r3, #24]
 8006a62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d003      	beq.n	8006a72 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a6a:	6878      	ldr	r0, [r7, #4]
 8006a6c:	f000 fa45 	bl	8006efa <HAL_TIM_IC_CaptureCallback>
 8006a70:	e005      	b.n	8006a7e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f000 fa38 	bl	8006ee8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	f000 fa47 	bl	8006f0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2200      	movs	r2, #0
 8006a82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	691b      	ldr	r3, [r3, #16]
 8006a8a:	f003 0308 	and.w	r3, r3, #8
 8006a8e:	2b08      	cmp	r3, #8
 8006a90:	d122      	bne.n	8006ad8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	68db      	ldr	r3, [r3, #12]
 8006a98:	f003 0308 	and.w	r3, r3, #8
 8006a9c:	2b08      	cmp	r3, #8
 8006a9e:	d11b      	bne.n	8006ad8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f06f 0208 	mvn.w	r2, #8
 8006aa8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2204      	movs	r2, #4
 8006aae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	69db      	ldr	r3, [r3, #28]
 8006ab6:	f003 0303 	and.w	r3, r3, #3
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d003      	beq.n	8006ac6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f000 fa1b 	bl	8006efa <HAL_TIM_IC_CaptureCallback>
 8006ac4:	e005      	b.n	8006ad2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f000 fa0e 	bl	8006ee8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006acc:	6878      	ldr	r0, [r7, #4]
 8006ace:	f000 fa1d 	bl	8006f0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	691b      	ldr	r3, [r3, #16]
 8006ade:	f003 0310 	and.w	r3, r3, #16
 8006ae2:	2b10      	cmp	r3, #16
 8006ae4:	d122      	bne.n	8006b2c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	68db      	ldr	r3, [r3, #12]
 8006aec:	f003 0310 	and.w	r3, r3, #16
 8006af0:	2b10      	cmp	r3, #16
 8006af2:	d11b      	bne.n	8006b2c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f06f 0210 	mvn.w	r2, #16
 8006afc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2208      	movs	r2, #8
 8006b02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	69db      	ldr	r3, [r3, #28]
 8006b0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d003      	beq.n	8006b1a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f000 f9f1 	bl	8006efa <HAL_TIM_IC_CaptureCallback>
 8006b18:	e005      	b.n	8006b26 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	f000 f9e4 	bl	8006ee8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f000 f9f3 	bl	8006f0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	691b      	ldr	r3, [r3, #16]
 8006b32:	f003 0301 	and.w	r3, r3, #1
 8006b36:	2b01      	cmp	r3, #1
 8006b38:	d10e      	bne.n	8006b58 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	68db      	ldr	r3, [r3, #12]
 8006b40:	f003 0301 	and.w	r3, r3, #1
 8006b44:	2b01      	cmp	r3, #1
 8006b46:	d107      	bne.n	8006b58 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f06f 0201 	mvn.w	r2, #1
 8006b50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006b52:	6878      	ldr	r0, [r7, #4]
 8006b54:	f7fb fe8c 	bl	8002870 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	691b      	ldr	r3, [r3, #16]
 8006b5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b62:	2b80      	cmp	r3, #128	; 0x80
 8006b64:	d10e      	bne.n	8006b84 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	68db      	ldr	r3, [r3, #12]
 8006b6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b70:	2b80      	cmp	r3, #128	; 0x80
 8006b72:	d107      	bne.n	8006b84 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006b7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f000 fd7c 	bl	800767c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	691b      	ldr	r3, [r3, #16]
 8006b8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b8e:	2b40      	cmp	r3, #64	; 0x40
 8006b90:	d10e      	bne.n	8006bb0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	68db      	ldr	r3, [r3, #12]
 8006b98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b9c:	2b40      	cmp	r3, #64	; 0x40
 8006b9e:	d107      	bne.n	8006bb0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006ba8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006baa:	6878      	ldr	r0, [r7, #4]
 8006bac:	f000 f9b7 	bl	8006f1e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	691b      	ldr	r3, [r3, #16]
 8006bb6:	f003 0320 	and.w	r3, r3, #32
 8006bba:	2b20      	cmp	r3, #32
 8006bbc:	d10e      	bne.n	8006bdc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	68db      	ldr	r3, [r3, #12]
 8006bc4:	f003 0320 	and.w	r3, r3, #32
 8006bc8:	2b20      	cmp	r3, #32
 8006bca:	d107      	bne.n	8006bdc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f06f 0220 	mvn.w	r2, #32
 8006bd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006bd6:	6878      	ldr	r0, [r7, #4]
 8006bd8:	f000 fd47 	bl	800766a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006bdc:	bf00      	nop
 8006bde:	3708      	adds	r7, #8
 8006be0:	46bd      	mov	sp, r7
 8006be2:	bd80      	pop	{r7, pc}

08006be4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b084      	sub	sp, #16
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	60f8      	str	r0, [r7, #12]
 8006bec:	60b9      	str	r1, [r7, #8]
 8006bee:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bf6:	2b01      	cmp	r3, #1
 8006bf8:	d101      	bne.n	8006bfe <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006bfa:	2302      	movs	r3, #2
 8006bfc:	e0ac      	b.n	8006d58 <HAL_TIM_PWM_ConfigChannel+0x174>
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	2201      	movs	r2, #1
 8006c02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2b0c      	cmp	r3, #12
 8006c0a:	f200 809f 	bhi.w	8006d4c <HAL_TIM_PWM_ConfigChannel+0x168>
 8006c0e:	a201      	add	r2, pc, #4	; (adr r2, 8006c14 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006c10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c14:	08006c49 	.word	0x08006c49
 8006c18:	08006d4d 	.word	0x08006d4d
 8006c1c:	08006d4d 	.word	0x08006d4d
 8006c20:	08006d4d 	.word	0x08006d4d
 8006c24:	08006c89 	.word	0x08006c89
 8006c28:	08006d4d 	.word	0x08006d4d
 8006c2c:	08006d4d 	.word	0x08006d4d
 8006c30:	08006d4d 	.word	0x08006d4d
 8006c34:	08006ccb 	.word	0x08006ccb
 8006c38:	08006d4d 	.word	0x08006d4d
 8006c3c:	08006d4d 	.word	0x08006d4d
 8006c40:	08006d4d 	.word	0x08006d4d
 8006c44:	08006d0b 	.word	0x08006d0b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	68b9      	ldr	r1, [r7, #8]
 8006c4e:	4618      	mov	r0, r3
 8006c50:	f000 f9e8 	bl	8007024 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	699a      	ldr	r2, [r3, #24]
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f042 0208 	orr.w	r2, r2, #8
 8006c62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	699a      	ldr	r2, [r3, #24]
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f022 0204 	bic.w	r2, r2, #4
 8006c72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	6999      	ldr	r1, [r3, #24]
 8006c7a:	68bb      	ldr	r3, [r7, #8]
 8006c7c:	691a      	ldr	r2, [r3, #16]
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	430a      	orrs	r2, r1
 8006c84:	619a      	str	r2, [r3, #24]
      break;
 8006c86:	e062      	b.n	8006d4e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	68b9      	ldr	r1, [r7, #8]
 8006c8e:	4618      	mov	r0, r3
 8006c90:	f000 fa38 	bl	8007104 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	699a      	ldr	r2, [r3, #24]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ca2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	699a      	ldr	r2, [r3, #24]
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	6999      	ldr	r1, [r3, #24]
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	691b      	ldr	r3, [r3, #16]
 8006cbe:	021a      	lsls	r2, r3, #8
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	430a      	orrs	r2, r1
 8006cc6:	619a      	str	r2, [r3, #24]
      break;
 8006cc8:	e041      	b.n	8006d4e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	68b9      	ldr	r1, [r7, #8]
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	f000 fa8b 	bl	80071ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	69da      	ldr	r2, [r3, #28]
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f042 0208 	orr.w	r2, r2, #8
 8006ce4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	69da      	ldr	r2, [r3, #28]
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f022 0204 	bic.w	r2, r2, #4
 8006cf4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	69d9      	ldr	r1, [r3, #28]
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	691a      	ldr	r2, [r3, #16]
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	430a      	orrs	r2, r1
 8006d06:	61da      	str	r2, [r3, #28]
      break;
 8006d08:	e021      	b.n	8006d4e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	68b9      	ldr	r1, [r7, #8]
 8006d10:	4618      	mov	r0, r3
 8006d12:	f000 fadf 	bl	80072d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	69da      	ldr	r2, [r3, #28]
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006d24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	69da      	ldr	r2, [r3, #28]
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	69d9      	ldr	r1, [r3, #28]
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	691b      	ldr	r3, [r3, #16]
 8006d40:	021a      	lsls	r2, r3, #8
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	430a      	orrs	r2, r1
 8006d48:	61da      	str	r2, [r3, #28]
      break;
 8006d4a:	e000      	b.n	8006d4e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8006d4c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2200      	movs	r2, #0
 8006d52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d56:	2300      	movs	r3, #0
}
 8006d58:	4618      	mov	r0, r3
 8006d5a:	3710      	adds	r7, #16
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	bd80      	pop	{r7, pc}

08006d60 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b084      	sub	sp, #16
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
 8006d68:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d70:	2b01      	cmp	r3, #1
 8006d72:	d101      	bne.n	8006d78 <HAL_TIM_ConfigClockSource+0x18>
 8006d74:	2302      	movs	r3, #2
 8006d76:	e0b3      	b.n	8006ee0 <HAL_TIM_ConfigClockSource+0x180>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2202      	movs	r2, #2
 8006d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	689b      	ldr	r3, [r3, #8]
 8006d8e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006d96:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d9e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	68fa      	ldr	r2, [r7, #12]
 8006da6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006db0:	d03e      	beq.n	8006e30 <HAL_TIM_ConfigClockSource+0xd0>
 8006db2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006db6:	f200 8087 	bhi.w	8006ec8 <HAL_TIM_ConfigClockSource+0x168>
 8006dba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006dbe:	f000 8085 	beq.w	8006ecc <HAL_TIM_ConfigClockSource+0x16c>
 8006dc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006dc6:	d87f      	bhi.n	8006ec8 <HAL_TIM_ConfigClockSource+0x168>
 8006dc8:	2b70      	cmp	r3, #112	; 0x70
 8006dca:	d01a      	beq.n	8006e02 <HAL_TIM_ConfigClockSource+0xa2>
 8006dcc:	2b70      	cmp	r3, #112	; 0x70
 8006dce:	d87b      	bhi.n	8006ec8 <HAL_TIM_ConfigClockSource+0x168>
 8006dd0:	2b60      	cmp	r3, #96	; 0x60
 8006dd2:	d050      	beq.n	8006e76 <HAL_TIM_ConfigClockSource+0x116>
 8006dd4:	2b60      	cmp	r3, #96	; 0x60
 8006dd6:	d877      	bhi.n	8006ec8 <HAL_TIM_ConfigClockSource+0x168>
 8006dd8:	2b50      	cmp	r3, #80	; 0x50
 8006dda:	d03c      	beq.n	8006e56 <HAL_TIM_ConfigClockSource+0xf6>
 8006ddc:	2b50      	cmp	r3, #80	; 0x50
 8006dde:	d873      	bhi.n	8006ec8 <HAL_TIM_ConfigClockSource+0x168>
 8006de0:	2b40      	cmp	r3, #64	; 0x40
 8006de2:	d058      	beq.n	8006e96 <HAL_TIM_ConfigClockSource+0x136>
 8006de4:	2b40      	cmp	r3, #64	; 0x40
 8006de6:	d86f      	bhi.n	8006ec8 <HAL_TIM_ConfigClockSource+0x168>
 8006de8:	2b30      	cmp	r3, #48	; 0x30
 8006dea:	d064      	beq.n	8006eb6 <HAL_TIM_ConfigClockSource+0x156>
 8006dec:	2b30      	cmp	r3, #48	; 0x30
 8006dee:	d86b      	bhi.n	8006ec8 <HAL_TIM_ConfigClockSource+0x168>
 8006df0:	2b20      	cmp	r3, #32
 8006df2:	d060      	beq.n	8006eb6 <HAL_TIM_ConfigClockSource+0x156>
 8006df4:	2b20      	cmp	r3, #32
 8006df6:	d867      	bhi.n	8006ec8 <HAL_TIM_ConfigClockSource+0x168>
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d05c      	beq.n	8006eb6 <HAL_TIM_ConfigClockSource+0x156>
 8006dfc:	2b10      	cmp	r3, #16
 8006dfe:	d05a      	beq.n	8006eb6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006e00:	e062      	b.n	8006ec8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6818      	ldr	r0, [r3, #0]
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	6899      	ldr	r1, [r3, #8]
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	685a      	ldr	r2, [r3, #4]
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	68db      	ldr	r3, [r3, #12]
 8006e12:	f000 fb2a 	bl	800746a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	689b      	ldr	r3, [r3, #8]
 8006e1c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006e24:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	68fa      	ldr	r2, [r7, #12]
 8006e2c:	609a      	str	r2, [r3, #8]
      break;
 8006e2e:	e04e      	b.n	8006ece <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6818      	ldr	r0, [r3, #0]
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	6899      	ldr	r1, [r3, #8]
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	685a      	ldr	r2, [r3, #4]
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	68db      	ldr	r3, [r3, #12]
 8006e40:	f000 fb13 	bl	800746a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	689a      	ldr	r2, [r3, #8]
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006e52:	609a      	str	r2, [r3, #8]
      break;
 8006e54:	e03b      	b.n	8006ece <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6818      	ldr	r0, [r3, #0]
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	6859      	ldr	r1, [r3, #4]
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	68db      	ldr	r3, [r3, #12]
 8006e62:	461a      	mov	r2, r3
 8006e64:	f000 fa8a 	bl	800737c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	2150      	movs	r1, #80	; 0x50
 8006e6e:	4618      	mov	r0, r3
 8006e70:	f000 fae1 	bl	8007436 <TIM_ITRx_SetConfig>
      break;
 8006e74:	e02b      	b.n	8006ece <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6818      	ldr	r0, [r3, #0]
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	6859      	ldr	r1, [r3, #4]
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	68db      	ldr	r3, [r3, #12]
 8006e82:	461a      	mov	r2, r3
 8006e84:	f000 faa8 	bl	80073d8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	2160      	movs	r1, #96	; 0x60
 8006e8e:	4618      	mov	r0, r3
 8006e90:	f000 fad1 	bl	8007436 <TIM_ITRx_SetConfig>
      break;
 8006e94:	e01b      	b.n	8006ece <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6818      	ldr	r0, [r3, #0]
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	6859      	ldr	r1, [r3, #4]
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	68db      	ldr	r3, [r3, #12]
 8006ea2:	461a      	mov	r2, r3
 8006ea4:	f000 fa6a 	bl	800737c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	2140      	movs	r1, #64	; 0x40
 8006eae:	4618      	mov	r0, r3
 8006eb0:	f000 fac1 	bl	8007436 <TIM_ITRx_SetConfig>
      break;
 8006eb4:	e00b      	b.n	8006ece <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681a      	ldr	r2, [r3, #0]
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	4619      	mov	r1, r3
 8006ec0:	4610      	mov	r0, r2
 8006ec2:	f000 fab8 	bl	8007436 <TIM_ITRx_SetConfig>
        break;
 8006ec6:	e002      	b.n	8006ece <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006ec8:	bf00      	nop
 8006eca:	e000      	b.n	8006ece <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006ecc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2200      	movs	r2, #0
 8006eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006ede:	2300      	movs	r3, #0
}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	3710      	adds	r7, #16
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bd80      	pop	{r7, pc}

08006ee8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006ee8:	b480      	push	{r7}
 8006eea:	b083      	sub	sp, #12
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006ef0:	bf00      	nop
 8006ef2:	370c      	adds	r7, #12
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	bc80      	pop	{r7}
 8006ef8:	4770      	bx	lr

08006efa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006efa:	b480      	push	{r7}
 8006efc:	b083      	sub	sp, #12
 8006efe:	af00      	add	r7, sp, #0
 8006f00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006f02:	bf00      	nop
 8006f04:	370c      	adds	r7, #12
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bc80      	pop	{r7}
 8006f0a:	4770      	bx	lr

08006f0c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	b083      	sub	sp, #12
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006f14:	bf00      	nop
 8006f16:	370c      	adds	r7, #12
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	bc80      	pop	{r7}
 8006f1c:	4770      	bx	lr

08006f1e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006f1e:	b480      	push	{r7}
 8006f20:	b083      	sub	sp, #12
 8006f22:	af00      	add	r7, sp, #0
 8006f24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006f26:	bf00      	nop
 8006f28:	370c      	adds	r7, #12
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	bc80      	pop	{r7}
 8006f2e:	4770      	bx	lr

08006f30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006f30:	b480      	push	{r7}
 8006f32:	b085      	sub	sp, #20
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
 8006f38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	4a33      	ldr	r2, [pc, #204]	; (8007010 <TIM_Base_SetConfig+0xe0>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d013      	beq.n	8006f70 <TIM_Base_SetConfig+0x40>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	4a32      	ldr	r2, [pc, #200]	; (8007014 <TIM_Base_SetConfig+0xe4>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d00f      	beq.n	8006f70 <TIM_Base_SetConfig+0x40>
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f56:	d00b      	beq.n	8006f70 <TIM_Base_SetConfig+0x40>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	4a2f      	ldr	r2, [pc, #188]	; (8007018 <TIM_Base_SetConfig+0xe8>)
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	d007      	beq.n	8006f70 <TIM_Base_SetConfig+0x40>
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	4a2e      	ldr	r2, [pc, #184]	; (800701c <TIM_Base_SetConfig+0xec>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d003      	beq.n	8006f70 <TIM_Base_SetConfig+0x40>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	4a2d      	ldr	r2, [pc, #180]	; (8007020 <TIM_Base_SetConfig+0xf0>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d108      	bne.n	8006f82 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	685b      	ldr	r3, [r3, #4]
 8006f7c:	68fa      	ldr	r2, [r7, #12]
 8006f7e:	4313      	orrs	r3, r2
 8006f80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	4a22      	ldr	r2, [pc, #136]	; (8007010 <TIM_Base_SetConfig+0xe0>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d013      	beq.n	8006fb2 <TIM_Base_SetConfig+0x82>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	4a21      	ldr	r2, [pc, #132]	; (8007014 <TIM_Base_SetConfig+0xe4>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d00f      	beq.n	8006fb2 <TIM_Base_SetConfig+0x82>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f98:	d00b      	beq.n	8006fb2 <TIM_Base_SetConfig+0x82>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	4a1e      	ldr	r2, [pc, #120]	; (8007018 <TIM_Base_SetConfig+0xe8>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d007      	beq.n	8006fb2 <TIM_Base_SetConfig+0x82>
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	4a1d      	ldr	r2, [pc, #116]	; (800701c <TIM_Base_SetConfig+0xec>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d003      	beq.n	8006fb2 <TIM_Base_SetConfig+0x82>
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	4a1c      	ldr	r2, [pc, #112]	; (8007020 <TIM_Base_SetConfig+0xf0>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d108      	bne.n	8006fc4 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	68db      	ldr	r3, [r3, #12]
 8006fbe:	68fa      	ldr	r2, [r7, #12]
 8006fc0:	4313      	orrs	r3, r2
 8006fc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	695b      	ldr	r3, [r3, #20]
 8006fce:	4313      	orrs	r3, r2
 8006fd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	68fa      	ldr	r2, [r7, #12]
 8006fd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	689a      	ldr	r2, [r3, #8]
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	681a      	ldr	r2, [r3, #0]
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	4a09      	ldr	r2, [pc, #36]	; (8007010 <TIM_Base_SetConfig+0xe0>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d003      	beq.n	8006ff8 <TIM_Base_SetConfig+0xc8>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	4a08      	ldr	r2, [pc, #32]	; (8007014 <TIM_Base_SetConfig+0xe4>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d103      	bne.n	8007000 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	691a      	ldr	r2, [r3, #16]
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2201      	movs	r2, #1
 8007004:	615a      	str	r2, [r3, #20]
}
 8007006:	bf00      	nop
 8007008:	3714      	adds	r7, #20
 800700a:	46bd      	mov	sp, r7
 800700c:	bc80      	pop	{r7}
 800700e:	4770      	bx	lr
 8007010:	40012c00 	.word	0x40012c00
 8007014:	40013400 	.word	0x40013400
 8007018:	40000400 	.word	0x40000400
 800701c:	40000800 	.word	0x40000800
 8007020:	40000c00 	.word	0x40000c00

08007024 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007024:	b480      	push	{r7}
 8007026:	b087      	sub	sp, #28
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
 800702c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6a1b      	ldr	r3, [r3, #32]
 8007032:	f023 0201 	bic.w	r2, r3, #1
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6a1b      	ldr	r3, [r3, #32]
 800703e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	699b      	ldr	r3, [r3, #24]
 800704a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007052:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	f023 0303 	bic.w	r3, r3, #3
 800705a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	68fa      	ldr	r2, [r7, #12]
 8007062:	4313      	orrs	r3, r2
 8007064:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	f023 0302 	bic.w	r3, r3, #2
 800706c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	689b      	ldr	r3, [r3, #8]
 8007072:	697a      	ldr	r2, [r7, #20]
 8007074:	4313      	orrs	r3, r2
 8007076:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	4a20      	ldr	r2, [pc, #128]	; (80070fc <TIM_OC1_SetConfig+0xd8>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d003      	beq.n	8007088 <TIM_OC1_SetConfig+0x64>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	4a1f      	ldr	r2, [pc, #124]	; (8007100 <TIM_OC1_SetConfig+0xdc>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d10c      	bne.n	80070a2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	f023 0308 	bic.w	r3, r3, #8
 800708e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	68db      	ldr	r3, [r3, #12]
 8007094:	697a      	ldr	r2, [r7, #20]
 8007096:	4313      	orrs	r3, r2
 8007098:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800709a:	697b      	ldr	r3, [r7, #20]
 800709c:	f023 0304 	bic.w	r3, r3, #4
 80070a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	4a15      	ldr	r2, [pc, #84]	; (80070fc <TIM_OC1_SetConfig+0xd8>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d003      	beq.n	80070b2 <TIM_OC1_SetConfig+0x8e>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	4a14      	ldr	r2, [pc, #80]	; (8007100 <TIM_OC1_SetConfig+0xdc>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d111      	bne.n	80070d6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80070b2:	693b      	ldr	r3, [r7, #16]
 80070b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80070b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80070ba:	693b      	ldr	r3, [r7, #16]
 80070bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80070c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	695b      	ldr	r3, [r3, #20]
 80070c6:	693a      	ldr	r2, [r7, #16]
 80070c8:	4313      	orrs	r3, r2
 80070ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	699b      	ldr	r3, [r3, #24]
 80070d0:	693a      	ldr	r2, [r7, #16]
 80070d2:	4313      	orrs	r3, r2
 80070d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	693a      	ldr	r2, [r7, #16]
 80070da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	68fa      	ldr	r2, [r7, #12]
 80070e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	685a      	ldr	r2, [r3, #4]
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	697a      	ldr	r2, [r7, #20]
 80070ee:	621a      	str	r2, [r3, #32]
}
 80070f0:	bf00      	nop
 80070f2:	371c      	adds	r7, #28
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bc80      	pop	{r7}
 80070f8:	4770      	bx	lr
 80070fa:	bf00      	nop
 80070fc:	40012c00 	.word	0x40012c00
 8007100:	40013400 	.word	0x40013400

08007104 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007104:	b480      	push	{r7}
 8007106:	b087      	sub	sp, #28
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
 800710c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6a1b      	ldr	r3, [r3, #32]
 8007112:	f023 0210 	bic.w	r2, r3, #16
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6a1b      	ldr	r3, [r3, #32]
 800711e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	685b      	ldr	r3, [r3, #4]
 8007124:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	699b      	ldr	r3, [r3, #24]
 800712a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007132:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800713a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	021b      	lsls	r3, r3, #8
 8007142:	68fa      	ldr	r2, [r7, #12]
 8007144:	4313      	orrs	r3, r2
 8007146:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	f023 0320 	bic.w	r3, r3, #32
 800714e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	689b      	ldr	r3, [r3, #8]
 8007154:	011b      	lsls	r3, r3, #4
 8007156:	697a      	ldr	r2, [r7, #20]
 8007158:	4313      	orrs	r3, r2
 800715a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	4a21      	ldr	r2, [pc, #132]	; (80071e4 <TIM_OC2_SetConfig+0xe0>)
 8007160:	4293      	cmp	r3, r2
 8007162:	d003      	beq.n	800716c <TIM_OC2_SetConfig+0x68>
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	4a20      	ldr	r2, [pc, #128]	; (80071e8 <TIM_OC2_SetConfig+0xe4>)
 8007168:	4293      	cmp	r3, r2
 800716a:	d10d      	bne.n	8007188 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007172:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	68db      	ldr	r3, [r3, #12]
 8007178:	011b      	lsls	r3, r3, #4
 800717a:	697a      	ldr	r2, [r7, #20]
 800717c:	4313      	orrs	r3, r2
 800717e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007186:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	4a16      	ldr	r2, [pc, #88]	; (80071e4 <TIM_OC2_SetConfig+0xe0>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d003      	beq.n	8007198 <TIM_OC2_SetConfig+0x94>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	4a15      	ldr	r2, [pc, #84]	; (80071e8 <TIM_OC2_SetConfig+0xe4>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d113      	bne.n	80071c0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007198:	693b      	ldr	r3, [r7, #16]
 800719a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800719e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80071a0:	693b      	ldr	r3, [r7, #16]
 80071a2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80071a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	695b      	ldr	r3, [r3, #20]
 80071ac:	009b      	lsls	r3, r3, #2
 80071ae:	693a      	ldr	r2, [r7, #16]
 80071b0:	4313      	orrs	r3, r2
 80071b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80071b4:	683b      	ldr	r3, [r7, #0]
 80071b6:	699b      	ldr	r3, [r3, #24]
 80071b8:	009b      	lsls	r3, r3, #2
 80071ba:	693a      	ldr	r2, [r7, #16]
 80071bc:	4313      	orrs	r3, r2
 80071be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	693a      	ldr	r2, [r7, #16]
 80071c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	68fa      	ldr	r2, [r7, #12]
 80071ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	685a      	ldr	r2, [r3, #4]
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	697a      	ldr	r2, [r7, #20]
 80071d8:	621a      	str	r2, [r3, #32]
}
 80071da:	bf00      	nop
 80071dc:	371c      	adds	r7, #28
 80071de:	46bd      	mov	sp, r7
 80071e0:	bc80      	pop	{r7}
 80071e2:	4770      	bx	lr
 80071e4:	40012c00 	.word	0x40012c00
 80071e8:	40013400 	.word	0x40013400

080071ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80071ec:	b480      	push	{r7}
 80071ee:	b087      	sub	sp, #28
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
 80071f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6a1b      	ldr	r3, [r3, #32]
 80071fa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6a1b      	ldr	r3, [r3, #32]
 8007206:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	685b      	ldr	r3, [r3, #4]
 800720c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	69db      	ldr	r3, [r3, #28]
 8007212:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800721a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	f023 0303 	bic.w	r3, r3, #3
 8007222:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	68fa      	ldr	r2, [r7, #12]
 800722a:	4313      	orrs	r3, r2
 800722c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800722e:	697b      	ldr	r3, [r7, #20]
 8007230:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007234:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	689b      	ldr	r3, [r3, #8]
 800723a:	021b      	lsls	r3, r3, #8
 800723c:	697a      	ldr	r2, [r7, #20]
 800723e:	4313      	orrs	r3, r2
 8007240:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	4a21      	ldr	r2, [pc, #132]	; (80072cc <TIM_OC3_SetConfig+0xe0>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d003      	beq.n	8007252 <TIM_OC3_SetConfig+0x66>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	4a20      	ldr	r2, [pc, #128]	; (80072d0 <TIM_OC3_SetConfig+0xe4>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d10d      	bne.n	800726e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007252:	697b      	ldr	r3, [r7, #20]
 8007254:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007258:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	68db      	ldr	r3, [r3, #12]
 800725e:	021b      	lsls	r3, r3, #8
 8007260:	697a      	ldr	r2, [r7, #20]
 8007262:	4313      	orrs	r3, r2
 8007264:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800726c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	4a16      	ldr	r2, [pc, #88]	; (80072cc <TIM_OC3_SetConfig+0xe0>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d003      	beq.n	800727e <TIM_OC3_SetConfig+0x92>
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	4a15      	ldr	r2, [pc, #84]	; (80072d0 <TIM_OC3_SetConfig+0xe4>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d113      	bne.n	80072a6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800727e:	693b      	ldr	r3, [r7, #16]
 8007280:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007284:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007286:	693b      	ldr	r3, [r7, #16]
 8007288:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800728c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	695b      	ldr	r3, [r3, #20]
 8007292:	011b      	lsls	r3, r3, #4
 8007294:	693a      	ldr	r2, [r7, #16]
 8007296:	4313      	orrs	r3, r2
 8007298:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	699b      	ldr	r3, [r3, #24]
 800729e:	011b      	lsls	r3, r3, #4
 80072a0:	693a      	ldr	r2, [r7, #16]
 80072a2:	4313      	orrs	r3, r2
 80072a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	693a      	ldr	r2, [r7, #16]
 80072aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	68fa      	ldr	r2, [r7, #12]
 80072b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	685a      	ldr	r2, [r3, #4]
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	697a      	ldr	r2, [r7, #20]
 80072be:	621a      	str	r2, [r3, #32]
}
 80072c0:	bf00      	nop
 80072c2:	371c      	adds	r7, #28
 80072c4:	46bd      	mov	sp, r7
 80072c6:	bc80      	pop	{r7}
 80072c8:	4770      	bx	lr
 80072ca:	bf00      	nop
 80072cc:	40012c00 	.word	0x40012c00
 80072d0:	40013400 	.word	0x40013400

080072d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b087      	sub	sp, #28
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
 80072dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6a1b      	ldr	r3, [r3, #32]
 80072e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6a1b      	ldr	r3, [r3, #32]
 80072ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	685b      	ldr	r3, [r3, #4]
 80072f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	69db      	ldr	r3, [r3, #28]
 80072fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007302:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800730a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	021b      	lsls	r3, r3, #8
 8007312:	68fa      	ldr	r2, [r7, #12]
 8007314:	4313      	orrs	r3, r2
 8007316:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800731e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	689b      	ldr	r3, [r3, #8]
 8007324:	031b      	lsls	r3, r3, #12
 8007326:	693a      	ldr	r2, [r7, #16]
 8007328:	4313      	orrs	r3, r2
 800732a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	4a11      	ldr	r2, [pc, #68]	; (8007374 <TIM_OC4_SetConfig+0xa0>)
 8007330:	4293      	cmp	r3, r2
 8007332:	d003      	beq.n	800733c <TIM_OC4_SetConfig+0x68>
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	4a10      	ldr	r2, [pc, #64]	; (8007378 <TIM_OC4_SetConfig+0xa4>)
 8007338:	4293      	cmp	r3, r2
 800733a:	d109      	bne.n	8007350 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800733c:	697b      	ldr	r3, [r7, #20]
 800733e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007342:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	695b      	ldr	r3, [r3, #20]
 8007348:	019b      	lsls	r3, r3, #6
 800734a:	697a      	ldr	r2, [r7, #20]
 800734c:	4313      	orrs	r3, r2
 800734e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	697a      	ldr	r2, [r7, #20]
 8007354:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	68fa      	ldr	r2, [r7, #12]
 800735a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	685a      	ldr	r2, [r3, #4]
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	693a      	ldr	r2, [r7, #16]
 8007368:	621a      	str	r2, [r3, #32]
}
 800736a:	bf00      	nop
 800736c:	371c      	adds	r7, #28
 800736e:	46bd      	mov	sp, r7
 8007370:	bc80      	pop	{r7}
 8007372:	4770      	bx	lr
 8007374:	40012c00 	.word	0x40012c00
 8007378:	40013400 	.word	0x40013400

0800737c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800737c:	b480      	push	{r7}
 800737e:	b087      	sub	sp, #28
 8007380:	af00      	add	r7, sp, #0
 8007382:	60f8      	str	r0, [r7, #12]
 8007384:	60b9      	str	r1, [r7, #8]
 8007386:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	6a1b      	ldr	r3, [r3, #32]
 800738c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	6a1b      	ldr	r3, [r3, #32]
 8007392:	f023 0201 	bic.w	r2, r3, #1
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	699b      	ldr	r3, [r3, #24]
 800739e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80073a0:	693b      	ldr	r3, [r7, #16]
 80073a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80073a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	011b      	lsls	r3, r3, #4
 80073ac:	693a      	ldr	r2, [r7, #16]
 80073ae:	4313      	orrs	r3, r2
 80073b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80073b2:	697b      	ldr	r3, [r7, #20]
 80073b4:	f023 030a 	bic.w	r3, r3, #10
 80073b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80073ba:	697a      	ldr	r2, [r7, #20]
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	4313      	orrs	r3, r2
 80073c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	693a      	ldr	r2, [r7, #16]
 80073c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	697a      	ldr	r2, [r7, #20]
 80073cc:	621a      	str	r2, [r3, #32]
}
 80073ce:	bf00      	nop
 80073d0:	371c      	adds	r7, #28
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bc80      	pop	{r7}
 80073d6:	4770      	bx	lr

080073d8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80073d8:	b480      	push	{r7}
 80073da:	b087      	sub	sp, #28
 80073dc:	af00      	add	r7, sp, #0
 80073de:	60f8      	str	r0, [r7, #12]
 80073e0:	60b9      	str	r1, [r7, #8]
 80073e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	6a1b      	ldr	r3, [r3, #32]
 80073e8:	f023 0210 	bic.w	r2, r3, #16
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	699b      	ldr	r3, [r3, #24]
 80073f4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	6a1b      	ldr	r3, [r3, #32]
 80073fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80073fc:	697b      	ldr	r3, [r7, #20]
 80073fe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007402:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	031b      	lsls	r3, r3, #12
 8007408:	697a      	ldr	r2, [r7, #20]
 800740a:	4313      	orrs	r3, r2
 800740c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800740e:	693b      	ldr	r3, [r7, #16]
 8007410:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007414:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	011b      	lsls	r3, r3, #4
 800741a:	693a      	ldr	r2, [r7, #16]
 800741c:	4313      	orrs	r3, r2
 800741e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	697a      	ldr	r2, [r7, #20]
 8007424:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	693a      	ldr	r2, [r7, #16]
 800742a:	621a      	str	r2, [r3, #32]
}
 800742c:	bf00      	nop
 800742e:	371c      	adds	r7, #28
 8007430:	46bd      	mov	sp, r7
 8007432:	bc80      	pop	{r7}
 8007434:	4770      	bx	lr

08007436 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007436:	b480      	push	{r7}
 8007438:	b085      	sub	sp, #20
 800743a:	af00      	add	r7, sp, #0
 800743c:	6078      	str	r0, [r7, #4]
 800743e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	689b      	ldr	r3, [r3, #8]
 8007444:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800744c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800744e:	683a      	ldr	r2, [r7, #0]
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	4313      	orrs	r3, r2
 8007454:	f043 0307 	orr.w	r3, r3, #7
 8007458:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	68fa      	ldr	r2, [r7, #12]
 800745e:	609a      	str	r2, [r3, #8]
}
 8007460:	bf00      	nop
 8007462:	3714      	adds	r7, #20
 8007464:	46bd      	mov	sp, r7
 8007466:	bc80      	pop	{r7}
 8007468:	4770      	bx	lr

0800746a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800746a:	b480      	push	{r7}
 800746c:	b087      	sub	sp, #28
 800746e:	af00      	add	r7, sp, #0
 8007470:	60f8      	str	r0, [r7, #12]
 8007472:	60b9      	str	r1, [r7, #8]
 8007474:	607a      	str	r2, [r7, #4]
 8007476:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	689b      	ldr	r3, [r3, #8]
 800747c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800747e:	697b      	ldr	r3, [r7, #20]
 8007480:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007484:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	021a      	lsls	r2, r3, #8
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	431a      	orrs	r2, r3
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	4313      	orrs	r3, r2
 8007492:	697a      	ldr	r2, [r7, #20]
 8007494:	4313      	orrs	r3, r2
 8007496:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	697a      	ldr	r2, [r7, #20]
 800749c:	609a      	str	r2, [r3, #8]
}
 800749e:	bf00      	nop
 80074a0:	371c      	adds	r7, #28
 80074a2:	46bd      	mov	sp, r7
 80074a4:	bc80      	pop	{r7}
 80074a6:	4770      	bx	lr

080074a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80074a8:	b480      	push	{r7}
 80074aa:	b087      	sub	sp, #28
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	60f8      	str	r0, [r7, #12]
 80074b0:	60b9      	str	r1, [r7, #8]
 80074b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	f003 031f 	and.w	r3, r3, #31
 80074ba:	2201      	movs	r2, #1
 80074bc:	fa02 f303 	lsl.w	r3, r2, r3
 80074c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	6a1a      	ldr	r2, [r3, #32]
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	43db      	mvns	r3, r3
 80074ca:	401a      	ands	r2, r3
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	6a1a      	ldr	r2, [r3, #32]
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	f003 031f 	and.w	r3, r3, #31
 80074da:	6879      	ldr	r1, [r7, #4]
 80074dc:	fa01 f303 	lsl.w	r3, r1, r3
 80074e0:	431a      	orrs	r2, r3
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	621a      	str	r2, [r3, #32]
}
 80074e6:	bf00      	nop
 80074e8:	371c      	adds	r7, #28
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bc80      	pop	{r7}
 80074ee:	4770      	bx	lr

080074f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80074f0:	b480      	push	{r7}
 80074f2:	b085      	sub	sp, #20
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
 80074f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007500:	2b01      	cmp	r3, #1
 8007502:	d101      	bne.n	8007508 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007504:	2302      	movs	r3, #2
 8007506:	e050      	b.n	80075aa <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2201      	movs	r2, #1
 800750c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2202      	movs	r2, #2
 8007514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	685b      	ldr	r3, [r3, #4]
 800751e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	689b      	ldr	r3, [r3, #8]
 8007526:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800752e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	68fa      	ldr	r2, [r7, #12]
 8007536:	4313      	orrs	r3, r2
 8007538:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	68fa      	ldr	r2, [r7, #12]
 8007540:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	4a1b      	ldr	r2, [pc, #108]	; (80075b4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007548:	4293      	cmp	r3, r2
 800754a:	d018      	beq.n	800757e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4a19      	ldr	r2, [pc, #100]	; (80075b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007552:	4293      	cmp	r3, r2
 8007554:	d013      	beq.n	800757e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800755e:	d00e      	beq.n	800757e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4a15      	ldr	r2, [pc, #84]	; (80075bc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007566:	4293      	cmp	r3, r2
 8007568:	d009      	beq.n	800757e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4a14      	ldr	r2, [pc, #80]	; (80075c0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007570:	4293      	cmp	r3, r2
 8007572:	d004      	beq.n	800757e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	4a12      	ldr	r2, [pc, #72]	; (80075c4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800757a:	4293      	cmp	r3, r2
 800757c:	d10c      	bne.n	8007598 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800757e:	68bb      	ldr	r3, [r7, #8]
 8007580:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007584:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	685b      	ldr	r3, [r3, #4]
 800758a:	68ba      	ldr	r2, [r7, #8]
 800758c:	4313      	orrs	r3, r2
 800758e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	68ba      	ldr	r2, [r7, #8]
 8007596:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2201      	movs	r2, #1
 800759c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2200      	movs	r2, #0
 80075a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80075a8:	2300      	movs	r3, #0
}
 80075aa:	4618      	mov	r0, r3
 80075ac:	3714      	adds	r7, #20
 80075ae:	46bd      	mov	sp, r7
 80075b0:	bc80      	pop	{r7}
 80075b2:	4770      	bx	lr
 80075b4:	40012c00 	.word	0x40012c00
 80075b8:	40013400 	.word	0x40013400
 80075bc:	40000400 	.word	0x40000400
 80075c0:	40000800 	.word	0x40000800
 80075c4:	40000c00 	.word	0x40000c00

080075c8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80075c8:	b480      	push	{r7}
 80075ca:	b085      	sub	sp, #20
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
 80075d0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80075d2:	2300      	movs	r3, #0
 80075d4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075dc:	2b01      	cmp	r3, #1
 80075de:	d101      	bne.n	80075e4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80075e0:	2302      	movs	r3, #2
 80075e2:	e03d      	b.n	8007660 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2201      	movs	r2, #1
 80075e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	68db      	ldr	r3, [r3, #12]
 80075f6:	4313      	orrs	r3, r2
 80075f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	689b      	ldr	r3, [r3, #8]
 8007604:	4313      	orrs	r3, r2
 8007606:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	685b      	ldr	r3, [r3, #4]
 8007612:	4313      	orrs	r3, r2
 8007614:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4313      	orrs	r3, r2
 8007622:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	691b      	ldr	r3, [r3, #16]
 800762e:	4313      	orrs	r3, r2
 8007630:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	695b      	ldr	r3, [r3, #20]
 800763c:	4313      	orrs	r3, r2
 800763e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007646:	683b      	ldr	r3, [r7, #0]
 8007648:	69db      	ldr	r3, [r3, #28]
 800764a:	4313      	orrs	r3, r2
 800764c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	68fa      	ldr	r2, [r7, #12]
 8007654:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2200      	movs	r2, #0
 800765a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800765e:	2300      	movs	r3, #0
}
 8007660:	4618      	mov	r0, r3
 8007662:	3714      	adds	r7, #20
 8007664:	46bd      	mov	sp, r7
 8007666:	bc80      	pop	{r7}
 8007668:	4770      	bx	lr

0800766a <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800766a:	b480      	push	{r7}
 800766c:	b083      	sub	sp, #12
 800766e:	af00      	add	r7, sp, #0
 8007670:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007672:	bf00      	nop
 8007674:	370c      	adds	r7, #12
 8007676:	46bd      	mov	sp, r7
 8007678:	bc80      	pop	{r7}
 800767a:	4770      	bx	lr

0800767c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800767c:	b480      	push	{r7}
 800767e:	b083      	sub	sp, #12
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007684:	bf00      	nop
 8007686:	370c      	adds	r7, #12
 8007688:	46bd      	mov	sp, r7
 800768a:	bc80      	pop	{r7}
 800768c:	4770      	bx	lr

0800768e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800768e:	b580      	push	{r7, lr}
 8007690:	b082      	sub	sp, #8
 8007692:	af00      	add	r7, sp, #0
 8007694:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d101      	bne.n	80076a0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800769c:	2301      	movs	r3, #1
 800769e:	e03f      	b.n	8007720 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076a6:	b2db      	uxtb	r3, r3
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d106      	bne.n	80076ba <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2200      	movs	r2, #0
 80076b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80076b4:	6878      	ldr	r0, [r7, #4]
 80076b6:	f7fc fe5b 	bl	8004370 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2224      	movs	r2, #36	; 0x24
 80076be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	68da      	ldr	r2, [r3, #12]
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80076d0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	f000 fdba 	bl	800824c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	691a      	ldr	r2, [r3, #16]
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80076e6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	695a      	ldr	r2, [r3, #20]
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80076f6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	68da      	ldr	r2, [r3, #12]
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007706:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2200      	movs	r2, #0
 800770c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2220      	movs	r2, #32
 8007712:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2220      	movs	r2, #32
 800771a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800771e:	2300      	movs	r3, #0
}
 8007720:	4618      	mov	r0, r3
 8007722:	3708      	adds	r7, #8
 8007724:	46bd      	mov	sp, r7
 8007726:	bd80      	pop	{r7, pc}

08007728 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b08a      	sub	sp, #40	; 0x28
 800772c:	af02      	add	r7, sp, #8
 800772e:	60f8      	str	r0, [r7, #12]
 8007730:	60b9      	str	r1, [r7, #8]
 8007732:	603b      	str	r3, [r7, #0]
 8007734:	4613      	mov	r3, r2
 8007736:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007738:	2300      	movs	r3, #0
 800773a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007742:	b2db      	uxtb	r3, r3
 8007744:	2b20      	cmp	r3, #32
 8007746:	d17c      	bne.n	8007842 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d002      	beq.n	8007754 <HAL_UART_Transmit+0x2c>
 800774e:	88fb      	ldrh	r3, [r7, #6]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d101      	bne.n	8007758 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007754:	2301      	movs	r3, #1
 8007756:	e075      	b.n	8007844 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800775e:	2b01      	cmp	r3, #1
 8007760:	d101      	bne.n	8007766 <HAL_UART_Transmit+0x3e>
 8007762:	2302      	movs	r3, #2
 8007764:	e06e      	b.n	8007844 <HAL_UART_Transmit+0x11c>
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	2201      	movs	r2, #1
 800776a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	2200      	movs	r2, #0
 8007772:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	2221      	movs	r2, #33	; 0x21
 8007778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800777c:	f7fd fac0 	bl	8004d00 <HAL_GetTick>
 8007780:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	88fa      	ldrh	r2, [r7, #6]
 8007786:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	88fa      	ldrh	r2, [r7, #6]
 800778c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	689b      	ldr	r3, [r3, #8]
 8007792:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007796:	d108      	bne.n	80077aa <HAL_UART_Transmit+0x82>
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	691b      	ldr	r3, [r3, #16]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d104      	bne.n	80077aa <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80077a0:	2300      	movs	r3, #0
 80077a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	61bb      	str	r3, [r7, #24]
 80077a8:	e003      	b.n	80077b2 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80077ae:	2300      	movs	r3, #0
 80077b0:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2200      	movs	r2, #0
 80077b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80077ba:	e02a      	b.n	8007812 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	9300      	str	r3, [sp, #0]
 80077c0:	697b      	ldr	r3, [r7, #20]
 80077c2:	2200      	movs	r2, #0
 80077c4:	2180      	movs	r1, #128	; 0x80
 80077c6:	68f8      	ldr	r0, [r7, #12]
 80077c8:	f000 fb2c 	bl	8007e24 <UART_WaitOnFlagUntilTimeout>
 80077cc:	4603      	mov	r3, r0
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d001      	beq.n	80077d6 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80077d2:	2303      	movs	r3, #3
 80077d4:	e036      	b.n	8007844 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80077d6:	69fb      	ldr	r3, [r7, #28]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d10b      	bne.n	80077f4 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80077dc:	69bb      	ldr	r3, [r7, #24]
 80077de:	881b      	ldrh	r3, [r3, #0]
 80077e0:	461a      	mov	r2, r3
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80077ea:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80077ec:	69bb      	ldr	r3, [r7, #24]
 80077ee:	3302      	adds	r3, #2
 80077f0:	61bb      	str	r3, [r7, #24]
 80077f2:	e007      	b.n	8007804 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80077f4:	69fb      	ldr	r3, [r7, #28]
 80077f6:	781a      	ldrb	r2, [r3, #0]
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80077fe:	69fb      	ldr	r3, [r7, #28]
 8007800:	3301      	adds	r3, #1
 8007802:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007808:	b29b      	uxth	r3, r3
 800780a:	3b01      	subs	r3, #1
 800780c:	b29a      	uxth	r2, r3
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007816:	b29b      	uxth	r3, r3
 8007818:	2b00      	cmp	r3, #0
 800781a:	d1cf      	bne.n	80077bc <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	9300      	str	r3, [sp, #0]
 8007820:	697b      	ldr	r3, [r7, #20]
 8007822:	2200      	movs	r2, #0
 8007824:	2140      	movs	r1, #64	; 0x40
 8007826:	68f8      	ldr	r0, [r7, #12]
 8007828:	f000 fafc 	bl	8007e24 <UART_WaitOnFlagUntilTimeout>
 800782c:	4603      	mov	r3, r0
 800782e:	2b00      	cmp	r3, #0
 8007830:	d001      	beq.n	8007836 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007832:	2303      	movs	r3, #3
 8007834:	e006      	b.n	8007844 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	2220      	movs	r2, #32
 800783a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800783e:	2300      	movs	r3, #0
 8007840:	e000      	b.n	8007844 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007842:	2302      	movs	r3, #2
  }
}
 8007844:	4618      	mov	r0, r3
 8007846:	3720      	adds	r7, #32
 8007848:	46bd      	mov	sp, r7
 800784a:	bd80      	pop	{r7, pc}

0800784c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b084      	sub	sp, #16
 8007850:	af00      	add	r7, sp, #0
 8007852:	60f8      	str	r0, [r7, #12]
 8007854:	60b9      	str	r1, [r7, #8]
 8007856:	4613      	mov	r3, r2
 8007858:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007860:	b2db      	uxtb	r3, r3
 8007862:	2b20      	cmp	r3, #32
 8007864:	d11d      	bne.n	80078a2 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d002      	beq.n	8007872 <HAL_UART_Receive_DMA+0x26>
 800786c:	88fb      	ldrh	r3, [r7, #6]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d101      	bne.n	8007876 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007872:	2301      	movs	r3, #1
 8007874:	e016      	b.n	80078a4 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800787c:	2b01      	cmp	r3, #1
 800787e:	d101      	bne.n	8007884 <HAL_UART_Receive_DMA+0x38>
 8007880:	2302      	movs	r3, #2
 8007882:	e00f      	b.n	80078a4 <HAL_UART_Receive_DMA+0x58>
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	2201      	movs	r2, #1
 8007888:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	2200      	movs	r2, #0
 8007890:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8007892:	88fb      	ldrh	r3, [r7, #6]
 8007894:	461a      	mov	r2, r3
 8007896:	68b9      	ldr	r1, [r7, #8]
 8007898:	68f8      	ldr	r0, [r7, #12]
 800789a:	f000 fb0d 	bl	8007eb8 <UART_Start_Receive_DMA>
 800789e:	4603      	mov	r3, r0
 80078a0:	e000      	b.n	80078a4 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80078a2:	2302      	movs	r3, #2
  }
}
 80078a4:	4618      	mov	r0, r3
 80078a6:	3710      	adds	r7, #16
 80078a8:	46bd      	mov	sp, r7
 80078aa:	bd80      	pop	{r7, pc}

080078ac <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b086      	sub	sp, #24
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	60f8      	str	r0, [r7, #12]
 80078b4:	60b9      	str	r1, [r7, #8]
 80078b6:	4613      	mov	r3, r2
 80078b8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80078c0:	b2db      	uxtb	r3, r3
 80078c2:	2b20      	cmp	r3, #32
 80078c4:	d13c      	bne.n	8007940 <HAL_UARTEx_ReceiveToIdle_DMA+0x94>
  {
    if ((pData == NULL) || (Size == 0U))
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d002      	beq.n	80078d2 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80078cc:	88fb      	ldrh	r3, [r7, #6]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d101      	bne.n	80078d6 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80078d2:	2301      	movs	r3, #1
 80078d4:	e035      	b.n	8007942 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
    }

    __HAL_LOCK(huart);
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80078dc:	2b01      	cmp	r3, #1
 80078de:	d101      	bne.n	80078e4 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 80078e0:	2302      	movs	r3, #2
 80078e2:	e02e      	b.n	8007942 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	2201      	movs	r2, #1
 80078e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	2201      	movs	r2, #1
 80078f0:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80078f2:	88fb      	ldrh	r3, [r7, #6]
 80078f4:	461a      	mov	r2, r3
 80078f6:	68b9      	ldr	r1, [r7, #8]
 80078f8:	68f8      	ldr	r0, [r7, #12]
 80078fa:	f000 fadd 	bl	8007eb8 <UART_Start_Receive_DMA>
 80078fe:	4603      	mov	r3, r0
 8007900:	75fb      	strb	r3, [r7, #23]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8007902:	7dfb      	ldrb	r3, [r7, #23]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d119      	bne.n	800793c <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800790c:	2b01      	cmp	r3, #1
 800790e:	d113      	bne.n	8007938 <HAL_UARTEx_ReceiveToIdle_DMA+0x8c>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007910:	2300      	movs	r3, #0
 8007912:	613b      	str	r3, [r7, #16]
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	613b      	str	r3, [r7, #16]
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	685b      	ldr	r3, [r3, #4]
 8007922:	613b      	str	r3, [r7, #16]
 8007924:	693b      	ldr	r3, [r7, #16]
        SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	68da      	ldr	r2, [r3, #12]
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f042 0210 	orr.w	r2, r2, #16
 8007934:	60da      	str	r2, [r3, #12]
 8007936:	e001      	b.n	800793c <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8007938:	2301      	movs	r3, #1
 800793a:	75fb      	strb	r3, [r7, #23]
      }
    }

    return status;
 800793c:	7dfb      	ldrb	r3, [r7, #23]
 800793e:	e000      	b.n	8007942 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
  }
  else
  {
    return HAL_BUSY;
 8007940:	2302      	movs	r3, #2
  }
}
 8007942:	4618      	mov	r0, r3
 8007944:	3718      	adds	r7, #24
 8007946:	46bd      	mov	sp, r7
 8007948:	bd80      	pop	{r7, pc}
	...

0800794c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b08a      	sub	sp, #40	; 0x28
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	68db      	ldr	r3, [r3, #12]
 8007962:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	695b      	ldr	r3, [r3, #20]
 800796a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800796c:	2300      	movs	r3, #0
 800796e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8007970:	2300      	movs	r3, #0
 8007972:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007976:	f003 030f 	and.w	r3, r3, #15
 800797a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800797c:	69bb      	ldr	r3, [r7, #24]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d10d      	bne.n	800799e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007984:	f003 0320 	and.w	r3, r3, #32
 8007988:	2b00      	cmp	r3, #0
 800798a:	d008      	beq.n	800799e <HAL_UART_IRQHandler+0x52>
 800798c:	6a3b      	ldr	r3, [r7, #32]
 800798e:	f003 0320 	and.w	r3, r3, #32
 8007992:	2b00      	cmp	r3, #0
 8007994:	d003      	beq.n	800799e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f000 fbae 	bl	80080f8 <UART_Receive_IT>
      return;
 800799c:	e17b      	b.n	8007c96 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800799e:	69bb      	ldr	r3, [r7, #24]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	f000 80b1 	beq.w	8007b08 <HAL_UART_IRQHandler+0x1bc>
 80079a6:	69fb      	ldr	r3, [r7, #28]
 80079a8:	f003 0301 	and.w	r3, r3, #1
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d105      	bne.n	80079bc <HAL_UART_IRQHandler+0x70>
 80079b0:	6a3b      	ldr	r3, [r7, #32]
 80079b2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	f000 80a6 	beq.w	8007b08 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80079bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079be:	f003 0301 	and.w	r3, r3, #1
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d00a      	beq.n	80079dc <HAL_UART_IRQHandler+0x90>
 80079c6:	6a3b      	ldr	r3, [r7, #32]
 80079c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d005      	beq.n	80079dc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079d4:	f043 0201 	orr.w	r2, r3, #1
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80079dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079de:	f003 0304 	and.w	r3, r3, #4
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d00a      	beq.n	80079fc <HAL_UART_IRQHandler+0xb0>
 80079e6:	69fb      	ldr	r3, [r7, #28]
 80079e8:	f003 0301 	and.w	r3, r3, #1
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d005      	beq.n	80079fc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079f4:	f043 0202 	orr.w	r2, r3, #2
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80079fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079fe:	f003 0302 	and.w	r3, r3, #2
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d00a      	beq.n	8007a1c <HAL_UART_IRQHandler+0xd0>
 8007a06:	69fb      	ldr	r3, [r7, #28]
 8007a08:	f003 0301 	and.w	r3, r3, #1
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d005      	beq.n	8007a1c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a14:	f043 0204 	orr.w	r2, r3, #4
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a1e:	f003 0308 	and.w	r3, r3, #8
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d00f      	beq.n	8007a46 <HAL_UART_IRQHandler+0xfa>
 8007a26:	6a3b      	ldr	r3, [r7, #32]
 8007a28:	f003 0320 	and.w	r3, r3, #32
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d104      	bne.n	8007a3a <HAL_UART_IRQHandler+0xee>
 8007a30:	69fb      	ldr	r3, [r7, #28]
 8007a32:	f003 0301 	and.w	r3, r3, #1
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d005      	beq.n	8007a46 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a3e:	f043 0208 	orr.w	r2, r3, #8
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	f000 811e 	beq.w	8007c8c <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a52:	f003 0320 	and.w	r3, r3, #32
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d007      	beq.n	8007a6a <HAL_UART_IRQHandler+0x11e>
 8007a5a:	6a3b      	ldr	r3, [r7, #32]
 8007a5c:	f003 0320 	and.w	r3, r3, #32
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d002      	beq.n	8007a6a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8007a64:	6878      	ldr	r0, [r7, #4]
 8007a66:	f000 fb47 	bl	80080f8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	695b      	ldr	r3, [r3, #20]
 8007a70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	bf14      	ite	ne
 8007a78:	2301      	movne	r3, #1
 8007a7a:	2300      	moveq	r3, #0
 8007a7c:	b2db      	uxtb	r3, r3
 8007a7e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a84:	f003 0308 	and.w	r3, r3, #8
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d102      	bne.n	8007a92 <HAL_UART_IRQHandler+0x146>
 8007a8c:	697b      	ldr	r3, [r7, #20]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d031      	beq.n	8007af6 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007a92:	6878      	ldr	r0, [r7, #4]
 8007a94:	f000 fa89 	bl	8007faa <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	695b      	ldr	r3, [r3, #20]
 8007a9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d023      	beq.n	8007aee <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	695a      	ldr	r2, [r3, #20]
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ab4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d013      	beq.n	8007ae6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ac2:	4a76      	ldr	r2, [pc, #472]	; (8007c9c <HAL_UART_IRQHandler+0x350>)
 8007ac4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aca:	4618      	mov	r0, r3
 8007acc:	f7fd fb40 	bl	8005150 <HAL_DMA_Abort_IT>
 8007ad0:	4603      	mov	r3, r0
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d016      	beq.n	8007b04 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ada:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007adc:	687a      	ldr	r2, [r7, #4]
 8007ade:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007ae0:	4610      	mov	r0, r2
 8007ae2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ae4:	e00e      	b.n	8007b04 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007ae6:	6878      	ldr	r0, [r7, #4]
 8007ae8:	f7fc fde8 	bl	80046bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007aec:	e00a      	b.n	8007b04 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	f7fc fde4 	bl	80046bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007af4:	e006      	b.n	8007b04 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007af6:	6878      	ldr	r0, [r7, #4]
 8007af8:	f7fc fde0 	bl	80046bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2200      	movs	r2, #0
 8007b00:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007b02:	e0c3      	b.n	8007c8c <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b04:	bf00      	nop
    return;
 8007b06:	e0c1      	b.n	8007c8c <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b0c:	2b01      	cmp	r3, #1
 8007b0e:	f040 80a1 	bne.w	8007c54 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8007b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b14:	f003 0310 	and.w	r3, r3, #16
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	f000 809b 	beq.w	8007c54 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8007b1e:	6a3b      	ldr	r3, [r7, #32]
 8007b20:	f003 0310 	and.w	r3, r3, #16
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	f000 8095 	beq.w	8007c54 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	60fb      	str	r3, [r7, #12]
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	60fb      	str	r3, [r7, #12]
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	685b      	ldr	r3, [r3, #4]
 8007b3c:	60fb      	str	r3, [r7, #12]
 8007b3e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	695b      	ldr	r3, [r3, #20]
 8007b46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d04e      	beq.n	8007bec <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	685b      	ldr	r3, [r3, #4]
 8007b56:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8007b58:	8a3b      	ldrh	r3, [r7, #16]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	f000 8098 	beq.w	8007c90 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007b64:	8a3a      	ldrh	r2, [r7, #16]
 8007b66:	429a      	cmp	r2, r3
 8007b68:	f080 8092 	bcs.w	8007c90 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	8a3a      	ldrh	r2, [r7, #16]
 8007b70:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b76:	699b      	ldr	r3, [r3, #24]
 8007b78:	2b20      	cmp	r3, #32
 8007b7a:	d02b      	beq.n	8007bd4 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	68da      	ldr	r2, [r3, #12]
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007b8a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	695a      	ldr	r2, [r3, #20]
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f022 0201 	bic.w	r2, r2, #1
 8007b9a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	695a      	ldr	r2, [r3, #20]
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007baa:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2220      	movs	r2, #32
 8007bb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	68da      	ldr	r2, [r3, #12]
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	f022 0210 	bic.w	r2, r2, #16
 8007bc8:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bce:	4618      	mov	r0, r3
 8007bd0:	f7fd fa83 	bl	80050da <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007bdc:	b29b      	uxth	r3, r3
 8007bde:	1ad3      	subs	r3, r2, r3
 8007be0:	b29b      	uxth	r3, r3
 8007be2:	4619      	mov	r1, r3
 8007be4:	6878      	ldr	r0, [r7, #4]
 8007be6:	f7fc fd8b 	bl	8004700 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007bea:	e051      	b.n	8007c90 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007bf4:	b29b      	uxth	r3, r3
 8007bf6:	1ad3      	subs	r3, r2, r3
 8007bf8:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007bfe:	b29b      	uxth	r3, r3
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d047      	beq.n	8007c94 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8007c04:	8a7b      	ldrh	r3, [r7, #18]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d044      	beq.n	8007c94 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	68da      	ldr	r2, [r3, #12]
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007c18:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	695a      	ldr	r2, [r3, #20]
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f022 0201 	bic.w	r2, r2, #1
 8007c28:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2220      	movs	r2, #32
 8007c2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2200      	movs	r2, #0
 8007c36:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	68da      	ldr	r2, [r3, #12]
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f022 0210 	bic.w	r2, r2, #16
 8007c46:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007c48:	8a7b      	ldrh	r3, [r7, #18]
 8007c4a:	4619      	mov	r1, r3
 8007c4c:	6878      	ldr	r0, [r7, #4]
 8007c4e:	f7fc fd57 	bl	8004700 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007c52:	e01f      	b.n	8007c94 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d008      	beq.n	8007c70 <HAL_UART_IRQHandler+0x324>
 8007c5e:	6a3b      	ldr	r3, [r7, #32]
 8007c60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d003      	beq.n	8007c70 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8007c68:	6878      	ldr	r0, [r7, #4]
 8007c6a:	f000 f9de 	bl	800802a <UART_Transmit_IT>
    return;
 8007c6e:	e012      	b.n	8007c96 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d00d      	beq.n	8007c96 <HAL_UART_IRQHandler+0x34a>
 8007c7a:	6a3b      	ldr	r3, [r7, #32]
 8007c7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d008      	beq.n	8007c96 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8007c84:	6878      	ldr	r0, [r7, #4]
 8007c86:	f000 fa1f 	bl	80080c8 <UART_EndTransmit_IT>
    return;
 8007c8a:	e004      	b.n	8007c96 <HAL_UART_IRQHandler+0x34a>
    return;
 8007c8c:	bf00      	nop
 8007c8e:	e002      	b.n	8007c96 <HAL_UART_IRQHandler+0x34a>
      return;
 8007c90:	bf00      	nop
 8007c92:	e000      	b.n	8007c96 <HAL_UART_IRQHandler+0x34a>
      return;
 8007c94:	bf00      	nop
  }
}
 8007c96:	3728      	adds	r7, #40	; 0x28
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bd80      	pop	{r7, pc}
 8007c9c:	08008003 	.word	0x08008003

08007ca0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007ca0:	b480      	push	{r7}
 8007ca2:	b083      	sub	sp, #12
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007ca8:	bf00      	nop
 8007caa:	370c      	adds	r7, #12
 8007cac:	46bd      	mov	sp, r7
 8007cae:	bc80      	pop	{r7}
 8007cb0:	4770      	bx	lr

08007cb2 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007cb2:	b480      	push	{r7}
 8007cb4:	b083      	sub	sp, #12
 8007cb6:	af00      	add	r7, sp, #0
 8007cb8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007cba:	bf00      	nop
 8007cbc:	370c      	adds	r7, #12
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bc80      	pop	{r7}
 8007cc2:	4770      	bx	lr

08007cc4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b084      	sub	sp, #16
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cd0:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	f003 0320 	and.w	r3, r3, #32
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d12a      	bne.n	8007d36 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	68da      	ldr	r2, [r3, #12]
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007cf4:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	695a      	ldr	r2, [r3, #20]
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f022 0201 	bic.w	r2, r2, #1
 8007d04:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	695a      	ldr	r2, [r3, #20]
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d14:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	2220      	movs	r2, #32
 8007d1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d22:	2b01      	cmp	r3, #1
 8007d24:	d107      	bne.n	8007d36 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	68da      	ldr	r2, [r3, #12]
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f022 0210 	bic.w	r2, r2, #16
 8007d34:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d3a:	2b01      	cmp	r3, #1
 8007d3c:	d106      	bne.n	8007d4c <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007d42:	4619      	mov	r1, r3
 8007d44:	68f8      	ldr	r0, [r7, #12]
 8007d46:	f7fc fcdb 	bl	8004700 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007d4a:	e002      	b.n	8007d52 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8007d4c:	68f8      	ldr	r0, [r7, #12]
 8007d4e:	f7fa fe2d 	bl	80029ac <HAL_UART_RxCpltCallback>
}
 8007d52:	bf00      	nop
 8007d54:	3710      	adds	r7, #16
 8007d56:	46bd      	mov	sp, r7
 8007d58:	bd80      	pop	{r7, pc}

08007d5a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007d5a:	b580      	push	{r7, lr}
 8007d5c:	b084      	sub	sp, #16
 8007d5e:	af00      	add	r7, sp, #0
 8007d60:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d66:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d6c:	2b01      	cmp	r3, #1
 8007d6e:	d108      	bne.n	8007d82 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007d74:	085b      	lsrs	r3, r3, #1
 8007d76:	b29b      	uxth	r3, r3
 8007d78:	4619      	mov	r1, r3
 8007d7a:	68f8      	ldr	r0, [r7, #12]
 8007d7c:	f7fc fcc0 	bl	8004700 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007d80:	e002      	b.n	8007d88 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8007d82:	68f8      	ldr	r0, [r7, #12]
 8007d84:	f7ff ff95 	bl	8007cb2 <HAL_UART_RxHalfCpltCallback>
}
 8007d88:	bf00      	nop
 8007d8a:	3710      	adds	r7, #16
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	bd80      	pop	{r7, pc}

08007d90 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b084      	sub	sp, #16
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007d98:	2300      	movs	r3, #0
 8007d9a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007da0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007da2:	68bb      	ldr	r3, [r7, #8]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	695b      	ldr	r3, [r3, #20]
 8007da8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	bf14      	ite	ne
 8007db0:	2301      	movne	r3, #1
 8007db2:	2300      	moveq	r3, #0
 8007db4:	b2db      	uxtb	r3, r3
 8007db6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007dbe:	b2db      	uxtb	r3, r3
 8007dc0:	2b21      	cmp	r3, #33	; 0x21
 8007dc2:	d108      	bne.n	8007dd6 <UART_DMAError+0x46>
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d005      	beq.n	8007dd6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007dca:	68bb      	ldr	r3, [r7, #8]
 8007dcc:	2200      	movs	r2, #0
 8007dce:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007dd0:	68b8      	ldr	r0, [r7, #8]
 8007dd2:	f000 f8d5 	bl	8007f80 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007dd6:	68bb      	ldr	r3, [r7, #8]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	695b      	ldr	r3, [r3, #20]
 8007ddc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	bf14      	ite	ne
 8007de4:	2301      	movne	r3, #1
 8007de6:	2300      	moveq	r3, #0
 8007de8:	b2db      	uxtb	r3, r3
 8007dea:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007dec:	68bb      	ldr	r3, [r7, #8]
 8007dee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007df2:	b2db      	uxtb	r3, r3
 8007df4:	2b22      	cmp	r3, #34	; 0x22
 8007df6:	d108      	bne.n	8007e0a <UART_DMAError+0x7a>
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d005      	beq.n	8007e0a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007dfe:	68bb      	ldr	r3, [r7, #8]
 8007e00:	2200      	movs	r2, #0
 8007e02:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007e04:	68b8      	ldr	r0, [r7, #8]
 8007e06:	f000 f8d0 	bl	8007faa <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007e0a:	68bb      	ldr	r3, [r7, #8]
 8007e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e0e:	f043 0210 	orr.w	r2, r3, #16
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007e16:	68b8      	ldr	r0, [r7, #8]
 8007e18:	f7fc fc50 	bl	80046bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007e1c:	bf00      	nop
 8007e1e:	3710      	adds	r7, #16
 8007e20:	46bd      	mov	sp, r7
 8007e22:	bd80      	pop	{r7, pc}

08007e24 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b084      	sub	sp, #16
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	60f8      	str	r0, [r7, #12]
 8007e2c:	60b9      	str	r1, [r7, #8]
 8007e2e:	603b      	str	r3, [r7, #0]
 8007e30:	4613      	mov	r3, r2
 8007e32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e34:	e02c      	b.n	8007e90 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e36:	69bb      	ldr	r3, [r7, #24]
 8007e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e3c:	d028      	beq.n	8007e90 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007e3e:	69bb      	ldr	r3, [r7, #24]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d007      	beq.n	8007e54 <UART_WaitOnFlagUntilTimeout+0x30>
 8007e44:	f7fc ff5c 	bl	8004d00 <HAL_GetTick>
 8007e48:	4602      	mov	r2, r0
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	1ad3      	subs	r3, r2, r3
 8007e4e:	69ba      	ldr	r2, [r7, #24]
 8007e50:	429a      	cmp	r2, r3
 8007e52:	d21d      	bcs.n	8007e90 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	68da      	ldr	r2, [r3, #12]
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007e62:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	695a      	ldr	r2, [r3, #20]
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	f022 0201 	bic.w	r2, r2, #1
 8007e72:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	2220      	movs	r2, #32
 8007e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	2220      	movs	r2, #32
 8007e80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	2200      	movs	r2, #0
 8007e88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007e8c:	2303      	movs	r3, #3
 8007e8e:	e00f      	b.n	8007eb0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	681a      	ldr	r2, [r3, #0]
 8007e96:	68bb      	ldr	r3, [r7, #8]
 8007e98:	4013      	ands	r3, r2
 8007e9a:	68ba      	ldr	r2, [r7, #8]
 8007e9c:	429a      	cmp	r2, r3
 8007e9e:	bf0c      	ite	eq
 8007ea0:	2301      	moveq	r3, #1
 8007ea2:	2300      	movne	r3, #0
 8007ea4:	b2db      	uxtb	r3, r3
 8007ea6:	461a      	mov	r2, r3
 8007ea8:	79fb      	ldrb	r3, [r7, #7]
 8007eaa:	429a      	cmp	r2, r3
 8007eac:	d0c3      	beq.n	8007e36 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007eae:	2300      	movs	r3, #0
}
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	3710      	adds	r7, #16
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	bd80      	pop	{r7, pc}

08007eb8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	b086      	sub	sp, #24
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	60f8      	str	r0, [r7, #12]
 8007ec0:	60b9      	str	r1, [r7, #8]
 8007ec2:	4613      	mov	r3, r2
 8007ec4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007ec6:	68ba      	ldr	r2, [r7, #8]
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	88fa      	ldrh	r2, [r7, #6]
 8007ed0:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	2222      	movs	r2, #34	; 0x22
 8007edc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ee4:	4a23      	ldr	r2, [pc, #140]	; (8007f74 <UART_Start_Receive_DMA+0xbc>)
 8007ee6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007eec:	4a22      	ldr	r2, [pc, #136]	; (8007f78 <UART_Start_Receive_DMA+0xc0>)
 8007eee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ef4:	4a21      	ldr	r2, [pc, #132]	; (8007f7c <UART_Start_Receive_DMA+0xc4>)
 8007ef6:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007efc:	2200      	movs	r2, #0
 8007efe:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007f00:	f107 0308 	add.w	r3, r7, #8
 8007f04:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	3304      	adds	r3, #4
 8007f10:	4619      	mov	r1, r3
 8007f12:	697b      	ldr	r3, [r7, #20]
 8007f14:	681a      	ldr	r2, [r3, #0]
 8007f16:	88fb      	ldrh	r3, [r7, #6]
 8007f18:	f7fd f880 	bl	800501c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	613b      	str	r3, [r7, #16]
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	613b      	str	r3, [r7, #16]
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	685b      	ldr	r3, [r3, #4]
 8007f2e:	613b      	str	r3, [r7, #16]
 8007f30:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	2200      	movs	r2, #0
 8007f36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	68da      	ldr	r2, [r3, #12]
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007f48:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	695a      	ldr	r2, [r3, #20]
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f042 0201 	orr.w	r2, r2, #1
 8007f58:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	695a      	ldr	r2, [r3, #20]
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007f68:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8007f6a:	2300      	movs	r3, #0
}
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	3718      	adds	r7, #24
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bd80      	pop	{r7, pc}
 8007f74:	08007cc5 	.word	0x08007cc5
 8007f78:	08007d5b 	.word	0x08007d5b
 8007f7c:	08007d91 	.word	0x08007d91

08007f80 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007f80:	b480      	push	{r7}
 8007f82:	b083      	sub	sp, #12
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	68da      	ldr	r2, [r3, #12]
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8007f96:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2220      	movs	r2, #32
 8007f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8007fa0:	bf00      	nop
 8007fa2:	370c      	adds	r7, #12
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	bc80      	pop	{r7}
 8007fa8:	4770      	bx	lr

08007faa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007faa:	b480      	push	{r7}
 8007fac:	b083      	sub	sp, #12
 8007fae:	af00      	add	r7, sp, #0
 8007fb0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	68da      	ldr	r2, [r3, #12]
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007fc0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	695a      	ldr	r2, [r3, #20]
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f022 0201 	bic.w	r2, r2, #1
 8007fd0:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fd6:	2b01      	cmp	r3, #1
 8007fd8:	d107      	bne.n	8007fea <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	68da      	ldr	r2, [r3, #12]
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f022 0210 	bic.w	r2, r2, #16
 8007fe8:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	2220      	movs	r2, #32
 8007fee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007ff8:	bf00      	nop
 8007ffa:	370c      	adds	r7, #12
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	bc80      	pop	{r7}
 8008000:	4770      	bx	lr

08008002 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008002:	b580      	push	{r7, lr}
 8008004:	b084      	sub	sp, #16
 8008006:	af00      	add	r7, sp, #0
 8008008:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800800e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	2200      	movs	r2, #0
 8008014:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	2200      	movs	r2, #0
 800801a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800801c:	68f8      	ldr	r0, [r7, #12]
 800801e:	f7fc fb4d 	bl	80046bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008022:	bf00      	nop
 8008024:	3710      	adds	r7, #16
 8008026:	46bd      	mov	sp, r7
 8008028:	bd80      	pop	{r7, pc}

0800802a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800802a:	b480      	push	{r7}
 800802c:	b085      	sub	sp, #20
 800802e:	af00      	add	r7, sp, #0
 8008030:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008038:	b2db      	uxtb	r3, r3
 800803a:	2b21      	cmp	r3, #33	; 0x21
 800803c:	d13e      	bne.n	80080bc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	689b      	ldr	r3, [r3, #8]
 8008042:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008046:	d114      	bne.n	8008072 <UART_Transmit_IT+0x48>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	691b      	ldr	r3, [r3, #16]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d110      	bne.n	8008072 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	6a1b      	ldr	r3, [r3, #32]
 8008054:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	881b      	ldrh	r3, [r3, #0]
 800805a:	461a      	mov	r2, r3
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008064:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6a1b      	ldr	r3, [r3, #32]
 800806a:	1c9a      	adds	r2, r3, #2
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	621a      	str	r2, [r3, #32]
 8008070:	e008      	b.n	8008084 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	6a1b      	ldr	r3, [r3, #32]
 8008076:	1c59      	adds	r1, r3, #1
 8008078:	687a      	ldr	r2, [r7, #4]
 800807a:	6211      	str	r1, [r2, #32]
 800807c:	781a      	ldrb	r2, [r3, #0]
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008088:	b29b      	uxth	r3, r3
 800808a:	3b01      	subs	r3, #1
 800808c:	b29b      	uxth	r3, r3
 800808e:	687a      	ldr	r2, [r7, #4]
 8008090:	4619      	mov	r1, r3
 8008092:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008094:	2b00      	cmp	r3, #0
 8008096:	d10f      	bne.n	80080b8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	68da      	ldr	r2, [r3, #12]
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80080a6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	68da      	ldr	r2, [r3, #12]
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80080b6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80080b8:	2300      	movs	r3, #0
 80080ba:	e000      	b.n	80080be <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80080bc:	2302      	movs	r3, #2
  }
}
 80080be:	4618      	mov	r0, r3
 80080c0:	3714      	adds	r7, #20
 80080c2:	46bd      	mov	sp, r7
 80080c4:	bc80      	pop	{r7}
 80080c6:	4770      	bx	lr

080080c8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b082      	sub	sp, #8
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	68da      	ldr	r2, [r3, #12]
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80080de:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2220      	movs	r2, #32
 80080e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80080e8:	6878      	ldr	r0, [r7, #4]
 80080ea:	f7ff fdd9 	bl	8007ca0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80080ee:	2300      	movs	r3, #0
}
 80080f0:	4618      	mov	r0, r3
 80080f2:	3708      	adds	r7, #8
 80080f4:	46bd      	mov	sp, r7
 80080f6:	bd80      	pop	{r7, pc}

080080f8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b086      	sub	sp, #24
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008106:	b2db      	uxtb	r3, r3
 8008108:	2b22      	cmp	r3, #34	; 0x22
 800810a:	f040 8099 	bne.w	8008240 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	689b      	ldr	r3, [r3, #8]
 8008112:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008116:	d117      	bne.n	8008148 <UART_Receive_IT+0x50>
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	691b      	ldr	r3, [r3, #16]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d113      	bne.n	8008148 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008120:	2300      	movs	r3, #0
 8008122:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008128:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	685b      	ldr	r3, [r3, #4]
 8008130:	b29b      	uxth	r3, r3
 8008132:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008136:	b29a      	uxth	r2, r3
 8008138:	693b      	ldr	r3, [r7, #16]
 800813a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008140:	1c9a      	adds	r2, r3, #2
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	629a      	str	r2, [r3, #40]	; 0x28
 8008146:	e026      	b.n	8008196 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800814c:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 800814e:	2300      	movs	r3, #0
 8008150:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	689b      	ldr	r3, [r3, #8]
 8008156:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800815a:	d007      	beq.n	800816c <UART_Receive_IT+0x74>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	689b      	ldr	r3, [r3, #8]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d10a      	bne.n	800817a <UART_Receive_IT+0x82>
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	691b      	ldr	r3, [r3, #16]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d106      	bne.n	800817a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	685b      	ldr	r3, [r3, #4]
 8008172:	b2da      	uxtb	r2, r3
 8008174:	697b      	ldr	r3, [r7, #20]
 8008176:	701a      	strb	r2, [r3, #0]
 8008178:	e008      	b.n	800818c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	685b      	ldr	r3, [r3, #4]
 8008180:	b2db      	uxtb	r3, r3
 8008182:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008186:	b2da      	uxtb	r2, r3
 8008188:	697b      	ldr	r3, [r7, #20]
 800818a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008190:	1c5a      	adds	r2, r3, #1
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800819a:	b29b      	uxth	r3, r3
 800819c:	3b01      	subs	r3, #1
 800819e:	b29b      	uxth	r3, r3
 80081a0:	687a      	ldr	r2, [r7, #4]
 80081a2:	4619      	mov	r1, r3
 80081a4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d148      	bne.n	800823c <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	68da      	ldr	r2, [r3, #12]
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f022 0220 	bic.w	r2, r2, #32
 80081b8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	68da      	ldr	r2, [r3, #12]
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80081c8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	695a      	ldr	r2, [r3, #20]
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	f022 0201 	bic.w	r2, r2, #1
 80081d8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2220      	movs	r2, #32
 80081de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081e6:	2b01      	cmp	r3, #1
 80081e8:	d123      	bne.n	8008232 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2200      	movs	r2, #0
 80081ee:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	68da      	ldr	r2, [r3, #12]
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f022 0210 	bic.w	r2, r2, #16
 80081fe:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f003 0310 	and.w	r3, r3, #16
 800820a:	2b10      	cmp	r3, #16
 800820c:	d10a      	bne.n	8008224 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800820e:	2300      	movs	r3, #0
 8008210:	60fb      	str	r3, [r7, #12]
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	60fb      	str	r3, [r7, #12]
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	685b      	ldr	r3, [r3, #4]
 8008220:	60fb      	str	r3, [r7, #12]
 8008222:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008228:	4619      	mov	r1, r3
 800822a:	6878      	ldr	r0, [r7, #4]
 800822c:	f7fc fa68 	bl	8004700 <HAL_UARTEx_RxEventCallback>
 8008230:	e002      	b.n	8008238 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8008232:	6878      	ldr	r0, [r7, #4]
 8008234:	f7fa fbba 	bl	80029ac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008238:	2300      	movs	r3, #0
 800823a:	e002      	b.n	8008242 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800823c:	2300      	movs	r3, #0
 800823e:	e000      	b.n	8008242 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8008240:	2302      	movs	r3, #2
  }
}
 8008242:	4618      	mov	r0, r3
 8008244:	3718      	adds	r7, #24
 8008246:	46bd      	mov	sp, r7
 8008248:	bd80      	pop	{r7, pc}
	...

0800824c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800824c:	b580      	push	{r7, lr}
 800824e:	b084      	sub	sp, #16
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	691b      	ldr	r3, [r3, #16]
 800825a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	68da      	ldr	r2, [r3, #12]
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	430a      	orrs	r2, r1
 8008268:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	689a      	ldr	r2, [r3, #8]
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	691b      	ldr	r3, [r3, #16]
 8008272:	431a      	orrs	r2, r3
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	695b      	ldr	r3, [r3, #20]
 8008278:	4313      	orrs	r3, r2
 800827a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	68db      	ldr	r3, [r3, #12]
 8008282:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8008286:	f023 030c 	bic.w	r3, r3, #12
 800828a:	687a      	ldr	r2, [r7, #4]
 800828c:	6812      	ldr	r2, [r2, #0]
 800828e:	68b9      	ldr	r1, [r7, #8]
 8008290:	430b      	orrs	r3, r1
 8008292:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	695b      	ldr	r3, [r3, #20]
 800829a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	699a      	ldr	r2, [r3, #24]
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	430a      	orrs	r2, r1
 80082a8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	4a2c      	ldr	r2, [pc, #176]	; (8008360 <UART_SetConfig+0x114>)
 80082b0:	4293      	cmp	r3, r2
 80082b2:	d103      	bne.n	80082bc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80082b4:	f7fe f86a 	bl	800638c <HAL_RCC_GetPCLK2Freq>
 80082b8:	60f8      	str	r0, [r7, #12]
 80082ba:	e002      	b.n	80082c2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80082bc:	f7fe f852 	bl	8006364 <HAL_RCC_GetPCLK1Freq>
 80082c0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80082c2:	68fa      	ldr	r2, [r7, #12]
 80082c4:	4613      	mov	r3, r2
 80082c6:	009b      	lsls	r3, r3, #2
 80082c8:	4413      	add	r3, r2
 80082ca:	009a      	lsls	r2, r3, #2
 80082cc:	441a      	add	r2, r3
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	685b      	ldr	r3, [r3, #4]
 80082d2:	009b      	lsls	r3, r3, #2
 80082d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80082d8:	4a22      	ldr	r2, [pc, #136]	; (8008364 <UART_SetConfig+0x118>)
 80082da:	fba2 2303 	umull	r2, r3, r2, r3
 80082de:	095b      	lsrs	r3, r3, #5
 80082e0:	0119      	lsls	r1, r3, #4
 80082e2:	68fa      	ldr	r2, [r7, #12]
 80082e4:	4613      	mov	r3, r2
 80082e6:	009b      	lsls	r3, r3, #2
 80082e8:	4413      	add	r3, r2
 80082ea:	009a      	lsls	r2, r3, #2
 80082ec:	441a      	add	r2, r3
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	685b      	ldr	r3, [r3, #4]
 80082f2:	009b      	lsls	r3, r3, #2
 80082f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80082f8:	4b1a      	ldr	r3, [pc, #104]	; (8008364 <UART_SetConfig+0x118>)
 80082fa:	fba3 0302 	umull	r0, r3, r3, r2
 80082fe:	095b      	lsrs	r3, r3, #5
 8008300:	2064      	movs	r0, #100	; 0x64
 8008302:	fb00 f303 	mul.w	r3, r0, r3
 8008306:	1ad3      	subs	r3, r2, r3
 8008308:	011b      	lsls	r3, r3, #4
 800830a:	3332      	adds	r3, #50	; 0x32
 800830c:	4a15      	ldr	r2, [pc, #84]	; (8008364 <UART_SetConfig+0x118>)
 800830e:	fba2 2303 	umull	r2, r3, r2, r3
 8008312:	095b      	lsrs	r3, r3, #5
 8008314:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008318:	4419      	add	r1, r3
 800831a:	68fa      	ldr	r2, [r7, #12]
 800831c:	4613      	mov	r3, r2
 800831e:	009b      	lsls	r3, r3, #2
 8008320:	4413      	add	r3, r2
 8008322:	009a      	lsls	r2, r3, #2
 8008324:	441a      	add	r2, r3
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	685b      	ldr	r3, [r3, #4]
 800832a:	009b      	lsls	r3, r3, #2
 800832c:	fbb2 f2f3 	udiv	r2, r2, r3
 8008330:	4b0c      	ldr	r3, [pc, #48]	; (8008364 <UART_SetConfig+0x118>)
 8008332:	fba3 0302 	umull	r0, r3, r3, r2
 8008336:	095b      	lsrs	r3, r3, #5
 8008338:	2064      	movs	r0, #100	; 0x64
 800833a:	fb00 f303 	mul.w	r3, r0, r3
 800833e:	1ad3      	subs	r3, r2, r3
 8008340:	011b      	lsls	r3, r3, #4
 8008342:	3332      	adds	r3, #50	; 0x32
 8008344:	4a07      	ldr	r2, [pc, #28]	; (8008364 <UART_SetConfig+0x118>)
 8008346:	fba2 2303 	umull	r2, r3, r2, r3
 800834a:	095b      	lsrs	r3, r3, #5
 800834c:	f003 020f 	and.w	r2, r3, #15
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	440a      	add	r2, r1
 8008356:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8008358:	bf00      	nop
 800835a:	3710      	adds	r7, #16
 800835c:	46bd      	mov	sp, r7
 800835e:	bd80      	pop	{r7, pc}
 8008360:	40013800 	.word	0x40013800
 8008364:	51eb851f 	.word	0x51eb851f

08008368 <__errno>:
 8008368:	4b01      	ldr	r3, [pc, #4]	; (8008370 <__errno+0x8>)
 800836a:	6818      	ldr	r0, [r3, #0]
 800836c:	4770      	bx	lr
 800836e:	bf00      	nop
 8008370:	20000064 	.word	0x20000064

08008374 <__libc_init_array>:
 8008374:	b570      	push	{r4, r5, r6, lr}
 8008376:	2600      	movs	r6, #0
 8008378:	4d0c      	ldr	r5, [pc, #48]	; (80083ac <__libc_init_array+0x38>)
 800837a:	4c0d      	ldr	r4, [pc, #52]	; (80083b0 <__libc_init_array+0x3c>)
 800837c:	1b64      	subs	r4, r4, r5
 800837e:	10a4      	asrs	r4, r4, #2
 8008380:	42a6      	cmp	r6, r4
 8008382:	d109      	bne.n	8008398 <__libc_init_array+0x24>
 8008384:	f004 fd02 	bl	800cd8c <_init>
 8008388:	2600      	movs	r6, #0
 800838a:	4d0a      	ldr	r5, [pc, #40]	; (80083b4 <__libc_init_array+0x40>)
 800838c:	4c0a      	ldr	r4, [pc, #40]	; (80083b8 <__libc_init_array+0x44>)
 800838e:	1b64      	subs	r4, r4, r5
 8008390:	10a4      	asrs	r4, r4, #2
 8008392:	42a6      	cmp	r6, r4
 8008394:	d105      	bne.n	80083a2 <__libc_init_array+0x2e>
 8008396:	bd70      	pop	{r4, r5, r6, pc}
 8008398:	f855 3b04 	ldr.w	r3, [r5], #4
 800839c:	4798      	blx	r3
 800839e:	3601      	adds	r6, #1
 80083a0:	e7ee      	b.n	8008380 <__libc_init_array+0xc>
 80083a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80083a6:	4798      	blx	r3
 80083a8:	3601      	adds	r6, #1
 80083aa:	e7f2      	b.n	8008392 <__libc_init_array+0x1e>
 80083ac:	0800d1f8 	.word	0x0800d1f8
 80083b0:	0800d1f8 	.word	0x0800d1f8
 80083b4:	0800d1f8 	.word	0x0800d1f8
 80083b8:	0800d200 	.word	0x0800d200

080083bc <memset>:
 80083bc:	4603      	mov	r3, r0
 80083be:	4402      	add	r2, r0
 80083c0:	4293      	cmp	r3, r2
 80083c2:	d100      	bne.n	80083c6 <memset+0xa>
 80083c4:	4770      	bx	lr
 80083c6:	f803 1b01 	strb.w	r1, [r3], #1
 80083ca:	e7f9      	b.n	80083c0 <memset+0x4>

080083cc <_vsprintf_r>:
 80083cc:	b500      	push	{lr}
 80083ce:	b09b      	sub	sp, #108	; 0x6c
 80083d0:	9100      	str	r1, [sp, #0]
 80083d2:	9104      	str	r1, [sp, #16]
 80083d4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80083d8:	9105      	str	r1, [sp, #20]
 80083da:	9102      	str	r1, [sp, #8]
 80083dc:	4905      	ldr	r1, [pc, #20]	; (80083f4 <_vsprintf_r+0x28>)
 80083de:	9103      	str	r1, [sp, #12]
 80083e0:	4669      	mov	r1, sp
 80083e2:	f001 ffc9 	bl	800a378 <_svfprintf_r>
 80083e6:	2200      	movs	r2, #0
 80083e8:	9b00      	ldr	r3, [sp, #0]
 80083ea:	701a      	strb	r2, [r3, #0]
 80083ec:	b01b      	add	sp, #108	; 0x6c
 80083ee:	f85d fb04 	ldr.w	pc, [sp], #4
 80083f2:	bf00      	nop
 80083f4:	ffff0208 	.word	0xffff0208

080083f8 <vsprintf>:
 80083f8:	4613      	mov	r3, r2
 80083fa:	460a      	mov	r2, r1
 80083fc:	4601      	mov	r1, r0
 80083fe:	4802      	ldr	r0, [pc, #8]	; (8008408 <vsprintf+0x10>)
 8008400:	6800      	ldr	r0, [r0, #0]
 8008402:	f7ff bfe3 	b.w	80083cc <_vsprintf_r>
 8008406:	bf00      	nop
 8008408:	20000064 	.word	0x20000064

0800840c <__swsetup_r>:
 800840c:	b538      	push	{r3, r4, r5, lr}
 800840e:	4b2a      	ldr	r3, [pc, #168]	; (80084b8 <__swsetup_r+0xac>)
 8008410:	4605      	mov	r5, r0
 8008412:	6818      	ldr	r0, [r3, #0]
 8008414:	460c      	mov	r4, r1
 8008416:	b118      	cbz	r0, 8008420 <__swsetup_r+0x14>
 8008418:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800841a:	b90b      	cbnz	r3, 8008420 <__swsetup_r+0x14>
 800841c:	f000 ff96 	bl	800934c <__sinit>
 8008420:	89a3      	ldrh	r3, [r4, #12]
 8008422:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008426:	0718      	lsls	r0, r3, #28
 8008428:	d422      	bmi.n	8008470 <__swsetup_r+0x64>
 800842a:	06d9      	lsls	r1, r3, #27
 800842c:	d407      	bmi.n	800843e <__swsetup_r+0x32>
 800842e:	2309      	movs	r3, #9
 8008430:	602b      	str	r3, [r5, #0]
 8008432:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008436:	f04f 30ff 	mov.w	r0, #4294967295
 800843a:	81a3      	strh	r3, [r4, #12]
 800843c:	e034      	b.n	80084a8 <__swsetup_r+0x9c>
 800843e:	0758      	lsls	r0, r3, #29
 8008440:	d512      	bpl.n	8008468 <__swsetup_r+0x5c>
 8008442:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008444:	b141      	cbz	r1, 8008458 <__swsetup_r+0x4c>
 8008446:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800844a:	4299      	cmp	r1, r3
 800844c:	d002      	beq.n	8008454 <__swsetup_r+0x48>
 800844e:	4628      	mov	r0, r5
 8008450:	f001 f80c 	bl	800946c <_free_r>
 8008454:	2300      	movs	r3, #0
 8008456:	6323      	str	r3, [r4, #48]	; 0x30
 8008458:	89a3      	ldrh	r3, [r4, #12]
 800845a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800845e:	81a3      	strh	r3, [r4, #12]
 8008460:	2300      	movs	r3, #0
 8008462:	6063      	str	r3, [r4, #4]
 8008464:	6923      	ldr	r3, [r4, #16]
 8008466:	6023      	str	r3, [r4, #0]
 8008468:	89a3      	ldrh	r3, [r4, #12]
 800846a:	f043 0308 	orr.w	r3, r3, #8
 800846e:	81a3      	strh	r3, [r4, #12]
 8008470:	6923      	ldr	r3, [r4, #16]
 8008472:	b94b      	cbnz	r3, 8008488 <__swsetup_r+0x7c>
 8008474:	89a3      	ldrh	r3, [r4, #12]
 8008476:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800847a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800847e:	d003      	beq.n	8008488 <__swsetup_r+0x7c>
 8008480:	4621      	mov	r1, r4
 8008482:	4628      	mov	r0, r5
 8008484:	f001 f906 	bl	8009694 <__smakebuf_r>
 8008488:	89a0      	ldrh	r0, [r4, #12]
 800848a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800848e:	f010 0301 	ands.w	r3, r0, #1
 8008492:	d00a      	beq.n	80084aa <__swsetup_r+0x9e>
 8008494:	2300      	movs	r3, #0
 8008496:	60a3      	str	r3, [r4, #8]
 8008498:	6963      	ldr	r3, [r4, #20]
 800849a:	425b      	negs	r3, r3
 800849c:	61a3      	str	r3, [r4, #24]
 800849e:	6923      	ldr	r3, [r4, #16]
 80084a0:	b943      	cbnz	r3, 80084b4 <__swsetup_r+0xa8>
 80084a2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80084a6:	d1c4      	bne.n	8008432 <__swsetup_r+0x26>
 80084a8:	bd38      	pop	{r3, r4, r5, pc}
 80084aa:	0781      	lsls	r1, r0, #30
 80084ac:	bf58      	it	pl
 80084ae:	6963      	ldrpl	r3, [r4, #20]
 80084b0:	60a3      	str	r3, [r4, #8]
 80084b2:	e7f4      	b.n	800849e <__swsetup_r+0x92>
 80084b4:	2000      	movs	r0, #0
 80084b6:	e7f7      	b.n	80084a8 <__swsetup_r+0x9c>
 80084b8:	20000064 	.word	0x20000064

080084bc <register_fini>:
 80084bc:	4b02      	ldr	r3, [pc, #8]	; (80084c8 <register_fini+0xc>)
 80084be:	b113      	cbz	r3, 80084c6 <register_fini+0xa>
 80084c0:	4802      	ldr	r0, [pc, #8]	; (80084cc <register_fini+0x10>)
 80084c2:	f000 b805 	b.w	80084d0 <atexit>
 80084c6:	4770      	bx	lr
 80084c8:	00000000 	.word	0x00000000
 80084cc:	0800939d 	.word	0x0800939d

080084d0 <atexit>:
 80084d0:	2300      	movs	r3, #0
 80084d2:	4601      	mov	r1, r0
 80084d4:	461a      	mov	r2, r3
 80084d6:	4618      	mov	r0, r3
 80084d8:	f003 be42 	b.w	800c160 <__register_exitproc>

080084dc <quorem>:
 80084dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084e0:	6903      	ldr	r3, [r0, #16]
 80084e2:	690c      	ldr	r4, [r1, #16]
 80084e4:	4607      	mov	r7, r0
 80084e6:	42a3      	cmp	r3, r4
 80084e8:	f2c0 8082 	blt.w	80085f0 <quorem+0x114>
 80084ec:	3c01      	subs	r4, #1
 80084ee:	f100 0514 	add.w	r5, r0, #20
 80084f2:	f101 0814 	add.w	r8, r1, #20
 80084f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80084fa:	9301      	str	r3, [sp, #4]
 80084fc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008500:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008504:	3301      	adds	r3, #1
 8008506:	429a      	cmp	r2, r3
 8008508:	fbb2 f6f3 	udiv	r6, r2, r3
 800850c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008510:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008514:	d331      	bcc.n	800857a <quorem+0x9e>
 8008516:	f04f 0e00 	mov.w	lr, #0
 800851a:	4640      	mov	r0, r8
 800851c:	46ac      	mov	ip, r5
 800851e:	46f2      	mov	sl, lr
 8008520:	f850 2b04 	ldr.w	r2, [r0], #4
 8008524:	b293      	uxth	r3, r2
 8008526:	fb06 e303 	mla	r3, r6, r3, lr
 800852a:	0c12      	lsrs	r2, r2, #16
 800852c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008530:	b29b      	uxth	r3, r3
 8008532:	fb06 e202 	mla	r2, r6, r2, lr
 8008536:	ebaa 0303 	sub.w	r3, sl, r3
 800853a:	f8dc a000 	ldr.w	sl, [ip]
 800853e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008542:	fa1f fa8a 	uxth.w	sl, sl
 8008546:	4453      	add	r3, sl
 8008548:	f8dc a000 	ldr.w	sl, [ip]
 800854c:	b292      	uxth	r2, r2
 800854e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008552:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008556:	b29b      	uxth	r3, r3
 8008558:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800855c:	4581      	cmp	r9, r0
 800855e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008562:	f84c 3b04 	str.w	r3, [ip], #4
 8008566:	d2db      	bcs.n	8008520 <quorem+0x44>
 8008568:	f855 300b 	ldr.w	r3, [r5, fp]
 800856c:	b92b      	cbnz	r3, 800857a <quorem+0x9e>
 800856e:	9b01      	ldr	r3, [sp, #4]
 8008570:	3b04      	subs	r3, #4
 8008572:	429d      	cmp	r5, r3
 8008574:	461a      	mov	r2, r3
 8008576:	d32f      	bcc.n	80085d8 <quorem+0xfc>
 8008578:	613c      	str	r4, [r7, #16]
 800857a:	4638      	mov	r0, r7
 800857c:	f001 fd5e 	bl	800a03c <__mcmp>
 8008580:	2800      	cmp	r0, #0
 8008582:	db25      	blt.n	80085d0 <quorem+0xf4>
 8008584:	4628      	mov	r0, r5
 8008586:	f04f 0c00 	mov.w	ip, #0
 800858a:	3601      	adds	r6, #1
 800858c:	f858 1b04 	ldr.w	r1, [r8], #4
 8008590:	f8d0 e000 	ldr.w	lr, [r0]
 8008594:	b28b      	uxth	r3, r1
 8008596:	ebac 0303 	sub.w	r3, ip, r3
 800859a:	fa1f f28e 	uxth.w	r2, lr
 800859e:	4413      	add	r3, r2
 80085a0:	0c0a      	lsrs	r2, r1, #16
 80085a2:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80085a6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80085aa:	b29b      	uxth	r3, r3
 80085ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80085b0:	45c1      	cmp	r9, r8
 80085b2:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80085b6:	f840 3b04 	str.w	r3, [r0], #4
 80085ba:	d2e7      	bcs.n	800858c <quorem+0xb0>
 80085bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80085c0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80085c4:	b922      	cbnz	r2, 80085d0 <quorem+0xf4>
 80085c6:	3b04      	subs	r3, #4
 80085c8:	429d      	cmp	r5, r3
 80085ca:	461a      	mov	r2, r3
 80085cc:	d30a      	bcc.n	80085e4 <quorem+0x108>
 80085ce:	613c      	str	r4, [r7, #16]
 80085d0:	4630      	mov	r0, r6
 80085d2:	b003      	add	sp, #12
 80085d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085d8:	6812      	ldr	r2, [r2, #0]
 80085da:	3b04      	subs	r3, #4
 80085dc:	2a00      	cmp	r2, #0
 80085de:	d1cb      	bne.n	8008578 <quorem+0x9c>
 80085e0:	3c01      	subs	r4, #1
 80085e2:	e7c6      	b.n	8008572 <quorem+0x96>
 80085e4:	6812      	ldr	r2, [r2, #0]
 80085e6:	3b04      	subs	r3, #4
 80085e8:	2a00      	cmp	r2, #0
 80085ea:	d1f0      	bne.n	80085ce <quorem+0xf2>
 80085ec:	3c01      	subs	r4, #1
 80085ee:	e7eb      	b.n	80085c8 <quorem+0xec>
 80085f0:	2000      	movs	r0, #0
 80085f2:	e7ee      	b.n	80085d2 <quorem+0xf6>
 80085f4:	0000      	movs	r0, r0
	...

080085f8 <_dtoa_r>:
 80085f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085fc:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80085fe:	b097      	sub	sp, #92	; 0x5c
 8008600:	4681      	mov	r9, r0
 8008602:	4614      	mov	r4, r2
 8008604:	461d      	mov	r5, r3
 8008606:	4692      	mov	sl, r2
 8008608:	469b      	mov	fp, r3
 800860a:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800860c:	b149      	cbz	r1, 8008622 <_dtoa_r+0x2a>
 800860e:	2301      	movs	r3, #1
 8008610:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008612:	4093      	lsls	r3, r2
 8008614:	608b      	str	r3, [r1, #8]
 8008616:	604a      	str	r2, [r1, #4]
 8008618:	f001 fb05 	bl	8009c26 <_Bfree>
 800861c:	2300      	movs	r3, #0
 800861e:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8008622:	1e2b      	subs	r3, r5, #0
 8008624:	bfad      	iteet	ge
 8008626:	2300      	movge	r3, #0
 8008628:	2201      	movlt	r2, #1
 800862a:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800862e:	6033      	strge	r3, [r6, #0]
 8008630:	4b9f      	ldr	r3, [pc, #636]	; (80088b0 <_dtoa_r+0x2b8>)
 8008632:	bfb8      	it	lt
 8008634:	6032      	strlt	r2, [r6, #0]
 8008636:	ea33 030b 	bics.w	r3, r3, fp
 800863a:	d119      	bne.n	8008670 <_dtoa_r+0x78>
 800863c:	f242 730f 	movw	r3, #9999	; 0x270f
 8008640:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008642:	6013      	str	r3, [r2, #0]
 8008644:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008648:	4323      	orrs	r3, r4
 800864a:	f000 8574 	beq.w	8009136 <_dtoa_r+0xb3e>
 800864e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008650:	b90b      	cbnz	r3, 8008656 <_dtoa_r+0x5e>
 8008652:	4b98      	ldr	r3, [pc, #608]	; (80088b4 <_dtoa_r+0x2bc>)
 8008654:	e020      	b.n	8008698 <_dtoa_r+0xa0>
 8008656:	4b97      	ldr	r3, [pc, #604]	; (80088b4 <_dtoa_r+0x2bc>)
 8008658:	9304      	str	r3, [sp, #16]
 800865a:	3303      	adds	r3, #3
 800865c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800865e:	6013      	str	r3, [r2, #0]
 8008660:	9804      	ldr	r0, [sp, #16]
 8008662:	b017      	add	sp, #92	; 0x5c
 8008664:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008668:	4b93      	ldr	r3, [pc, #588]	; (80088b8 <_dtoa_r+0x2c0>)
 800866a:	9304      	str	r3, [sp, #16]
 800866c:	3308      	adds	r3, #8
 800866e:	e7f5      	b.n	800865c <_dtoa_r+0x64>
 8008670:	2200      	movs	r2, #0
 8008672:	2300      	movs	r3, #0
 8008674:	4650      	mov	r0, sl
 8008676:	4659      	mov	r1, fp
 8008678:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 800867c:	f7f8 fa00 	bl	8000a80 <__aeabi_dcmpeq>
 8008680:	4607      	mov	r7, r0
 8008682:	b158      	cbz	r0, 800869c <_dtoa_r+0xa4>
 8008684:	2301      	movs	r3, #1
 8008686:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008688:	6013      	str	r3, [r2, #0]
 800868a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800868c:	2b00      	cmp	r3, #0
 800868e:	f000 854f 	beq.w	8009130 <_dtoa_r+0xb38>
 8008692:	488a      	ldr	r0, [pc, #552]	; (80088bc <_dtoa_r+0x2c4>)
 8008694:	6018      	str	r0, [r3, #0]
 8008696:	1e43      	subs	r3, r0, #1
 8008698:	9304      	str	r3, [sp, #16]
 800869a:	e7e1      	b.n	8008660 <_dtoa_r+0x68>
 800869c:	ab14      	add	r3, sp, #80	; 0x50
 800869e:	9301      	str	r3, [sp, #4]
 80086a0:	ab15      	add	r3, sp, #84	; 0x54
 80086a2:	9300      	str	r3, [sp, #0]
 80086a4:	4648      	mov	r0, r9
 80086a6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80086aa:	f001 fd6f 	bl	800a18c <__d2b>
 80086ae:	f3cb 560a 	ubfx	r6, fp, #20, #11
 80086b2:	9003      	str	r0, [sp, #12]
 80086b4:	2e00      	cmp	r6, #0
 80086b6:	d07c      	beq.n	80087b2 <_dtoa_r+0x1ba>
 80086b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80086bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80086be:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 80086c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80086c6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80086ca:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80086ce:	9713      	str	r7, [sp, #76]	; 0x4c
 80086d0:	2200      	movs	r2, #0
 80086d2:	4b7b      	ldr	r3, [pc, #492]	; (80088c0 <_dtoa_r+0x2c8>)
 80086d4:	f7f7 fdb4 	bl	8000240 <__aeabi_dsub>
 80086d8:	a36f      	add	r3, pc, #444	; (adr r3, 8008898 <_dtoa_r+0x2a0>)
 80086da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086de:	f7f7 ff67 	bl	80005b0 <__aeabi_dmul>
 80086e2:	a36f      	add	r3, pc, #444	; (adr r3, 80088a0 <_dtoa_r+0x2a8>)
 80086e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086e8:	f7f7 fdac 	bl	8000244 <__adddf3>
 80086ec:	4604      	mov	r4, r0
 80086ee:	4630      	mov	r0, r6
 80086f0:	460d      	mov	r5, r1
 80086f2:	f7f7 fef3 	bl	80004dc <__aeabi_i2d>
 80086f6:	a36c      	add	r3, pc, #432	; (adr r3, 80088a8 <_dtoa_r+0x2b0>)
 80086f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086fc:	f7f7 ff58 	bl	80005b0 <__aeabi_dmul>
 8008700:	4602      	mov	r2, r0
 8008702:	460b      	mov	r3, r1
 8008704:	4620      	mov	r0, r4
 8008706:	4629      	mov	r1, r5
 8008708:	f7f7 fd9c 	bl	8000244 <__adddf3>
 800870c:	4604      	mov	r4, r0
 800870e:	460d      	mov	r5, r1
 8008710:	f7f8 f9fe 	bl	8000b10 <__aeabi_d2iz>
 8008714:	2200      	movs	r2, #0
 8008716:	4680      	mov	r8, r0
 8008718:	2300      	movs	r3, #0
 800871a:	4620      	mov	r0, r4
 800871c:	4629      	mov	r1, r5
 800871e:	f7f8 f9b9 	bl	8000a94 <__aeabi_dcmplt>
 8008722:	b148      	cbz	r0, 8008738 <_dtoa_r+0x140>
 8008724:	4640      	mov	r0, r8
 8008726:	f7f7 fed9 	bl	80004dc <__aeabi_i2d>
 800872a:	4622      	mov	r2, r4
 800872c:	462b      	mov	r3, r5
 800872e:	f7f8 f9a7 	bl	8000a80 <__aeabi_dcmpeq>
 8008732:	b908      	cbnz	r0, 8008738 <_dtoa_r+0x140>
 8008734:	f108 38ff 	add.w	r8, r8, #4294967295
 8008738:	f1b8 0f16 	cmp.w	r8, #22
 800873c:	d856      	bhi.n	80087ec <_dtoa_r+0x1f4>
 800873e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008742:	4b60      	ldr	r3, [pc, #384]	; (80088c4 <_dtoa_r+0x2cc>)
 8008744:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800874c:	f7f8 f9a2 	bl	8000a94 <__aeabi_dcmplt>
 8008750:	2800      	cmp	r0, #0
 8008752:	d04d      	beq.n	80087f0 <_dtoa_r+0x1f8>
 8008754:	2300      	movs	r3, #0
 8008756:	f108 38ff 	add.w	r8, r8, #4294967295
 800875a:	930f      	str	r3, [sp, #60]	; 0x3c
 800875c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800875e:	1b9e      	subs	r6, r3, r6
 8008760:	1e73      	subs	r3, r6, #1
 8008762:	9309      	str	r3, [sp, #36]	; 0x24
 8008764:	bf49      	itett	mi
 8008766:	f1c6 0301 	rsbmi	r3, r6, #1
 800876a:	2300      	movpl	r3, #0
 800876c:	9306      	strmi	r3, [sp, #24]
 800876e:	2300      	movmi	r3, #0
 8008770:	bf54      	ite	pl
 8008772:	9306      	strpl	r3, [sp, #24]
 8008774:	9309      	strmi	r3, [sp, #36]	; 0x24
 8008776:	f1b8 0f00 	cmp.w	r8, #0
 800877a:	db3b      	blt.n	80087f4 <_dtoa_r+0x1fc>
 800877c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800877e:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008782:	4443      	add	r3, r8
 8008784:	9309      	str	r3, [sp, #36]	; 0x24
 8008786:	2300      	movs	r3, #0
 8008788:	930a      	str	r3, [sp, #40]	; 0x28
 800878a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800878c:	2b09      	cmp	r3, #9
 800878e:	d86b      	bhi.n	8008868 <_dtoa_r+0x270>
 8008790:	2b05      	cmp	r3, #5
 8008792:	bfc4      	itt	gt
 8008794:	3b04      	subgt	r3, #4
 8008796:	9320      	strgt	r3, [sp, #128]	; 0x80
 8008798:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800879a:	bfc8      	it	gt
 800879c:	2400      	movgt	r4, #0
 800879e:	f1a3 0302 	sub.w	r3, r3, #2
 80087a2:	bfd8      	it	le
 80087a4:	2401      	movle	r4, #1
 80087a6:	2b03      	cmp	r3, #3
 80087a8:	d869      	bhi.n	800887e <_dtoa_r+0x286>
 80087aa:	e8df f003 	tbb	[pc, r3]
 80087ae:	3a2d      	.short	0x3a2d
 80087b0:	5b38      	.short	0x5b38
 80087b2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 80087b6:	441e      	add	r6, r3
 80087b8:	f206 4332 	addw	r3, r6, #1074	; 0x432
 80087bc:	2b20      	cmp	r3, #32
 80087be:	bfc3      	ittte	gt
 80087c0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80087c4:	f206 4012 	addwgt	r0, r6, #1042	; 0x412
 80087c8:	fa0b f303 	lslgt.w	r3, fp, r3
 80087cc:	f1c3 0320 	rsble	r3, r3, #32
 80087d0:	bfc6      	itte	gt
 80087d2:	fa24 f000 	lsrgt.w	r0, r4, r0
 80087d6:	4318      	orrgt	r0, r3
 80087d8:	fa04 f003 	lslle.w	r0, r4, r3
 80087dc:	f7f7 fe6e 	bl	80004bc <__aeabi_ui2d>
 80087e0:	2301      	movs	r3, #1
 80087e2:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80087e6:	3e01      	subs	r6, #1
 80087e8:	9313      	str	r3, [sp, #76]	; 0x4c
 80087ea:	e771      	b.n	80086d0 <_dtoa_r+0xd8>
 80087ec:	2301      	movs	r3, #1
 80087ee:	e7b4      	b.n	800875a <_dtoa_r+0x162>
 80087f0:	900f      	str	r0, [sp, #60]	; 0x3c
 80087f2:	e7b3      	b.n	800875c <_dtoa_r+0x164>
 80087f4:	9b06      	ldr	r3, [sp, #24]
 80087f6:	eba3 0308 	sub.w	r3, r3, r8
 80087fa:	9306      	str	r3, [sp, #24]
 80087fc:	f1c8 0300 	rsb	r3, r8, #0
 8008800:	930a      	str	r3, [sp, #40]	; 0x28
 8008802:	2300      	movs	r3, #0
 8008804:	930e      	str	r3, [sp, #56]	; 0x38
 8008806:	e7c0      	b.n	800878a <_dtoa_r+0x192>
 8008808:	2300      	movs	r3, #0
 800880a:	930b      	str	r3, [sp, #44]	; 0x2c
 800880c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800880e:	2b00      	cmp	r3, #0
 8008810:	dc38      	bgt.n	8008884 <_dtoa_r+0x28c>
 8008812:	2301      	movs	r3, #1
 8008814:	461a      	mov	r2, r3
 8008816:	9308      	str	r3, [sp, #32]
 8008818:	9305      	str	r3, [sp, #20]
 800881a:	9221      	str	r2, [sp, #132]	; 0x84
 800881c:	e00b      	b.n	8008836 <_dtoa_r+0x23e>
 800881e:	2301      	movs	r3, #1
 8008820:	e7f3      	b.n	800880a <_dtoa_r+0x212>
 8008822:	2300      	movs	r3, #0
 8008824:	930b      	str	r3, [sp, #44]	; 0x2c
 8008826:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008828:	4443      	add	r3, r8
 800882a:	9308      	str	r3, [sp, #32]
 800882c:	3301      	adds	r3, #1
 800882e:	2b01      	cmp	r3, #1
 8008830:	9305      	str	r3, [sp, #20]
 8008832:	bfb8      	it	lt
 8008834:	2301      	movlt	r3, #1
 8008836:	2200      	movs	r2, #0
 8008838:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 800883c:	2204      	movs	r2, #4
 800883e:	f102 0014 	add.w	r0, r2, #20
 8008842:	4298      	cmp	r0, r3
 8008844:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 8008848:	d920      	bls.n	800888c <_dtoa_r+0x294>
 800884a:	4648      	mov	r0, r9
 800884c:	f001 f9c6 	bl	8009bdc <_Balloc>
 8008850:	9004      	str	r0, [sp, #16]
 8008852:	2800      	cmp	r0, #0
 8008854:	d13c      	bne.n	80088d0 <_dtoa_r+0x2d8>
 8008856:	4602      	mov	r2, r0
 8008858:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800885c:	4b1a      	ldr	r3, [pc, #104]	; (80088c8 <_dtoa_r+0x2d0>)
 800885e:	481b      	ldr	r0, [pc, #108]	; (80088cc <_dtoa_r+0x2d4>)
 8008860:	f003 fcc0 	bl	800c1e4 <__assert_func>
 8008864:	2301      	movs	r3, #1
 8008866:	e7dd      	b.n	8008824 <_dtoa_r+0x22c>
 8008868:	2401      	movs	r4, #1
 800886a:	2300      	movs	r3, #0
 800886c:	940b      	str	r4, [sp, #44]	; 0x2c
 800886e:	9320      	str	r3, [sp, #128]	; 0x80
 8008870:	f04f 33ff 	mov.w	r3, #4294967295
 8008874:	2200      	movs	r2, #0
 8008876:	9308      	str	r3, [sp, #32]
 8008878:	9305      	str	r3, [sp, #20]
 800887a:	2312      	movs	r3, #18
 800887c:	e7cd      	b.n	800881a <_dtoa_r+0x222>
 800887e:	2301      	movs	r3, #1
 8008880:	930b      	str	r3, [sp, #44]	; 0x2c
 8008882:	e7f5      	b.n	8008870 <_dtoa_r+0x278>
 8008884:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008886:	9308      	str	r3, [sp, #32]
 8008888:	9305      	str	r3, [sp, #20]
 800888a:	e7d4      	b.n	8008836 <_dtoa_r+0x23e>
 800888c:	3101      	adds	r1, #1
 800888e:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8008892:	0052      	lsls	r2, r2, #1
 8008894:	e7d3      	b.n	800883e <_dtoa_r+0x246>
 8008896:	bf00      	nop
 8008898:	636f4361 	.word	0x636f4361
 800889c:	3fd287a7 	.word	0x3fd287a7
 80088a0:	8b60c8b3 	.word	0x8b60c8b3
 80088a4:	3fc68a28 	.word	0x3fc68a28
 80088a8:	509f79fb 	.word	0x509f79fb
 80088ac:	3fd34413 	.word	0x3fd34413
 80088b0:	7ff00000 	.word	0x7ff00000
 80088b4:	0800ce60 	.word	0x0800ce60
 80088b8:	0800ce64 	.word	0x0800ce64
 80088bc:	0800ce6e 	.word	0x0800ce6e
 80088c0:	3ff80000 	.word	0x3ff80000
 80088c4:	0800cf60 	.word	0x0800cf60
 80088c8:	0800ce6f 	.word	0x0800ce6f
 80088cc:	0800ce80 	.word	0x0800ce80
 80088d0:	9b04      	ldr	r3, [sp, #16]
 80088d2:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 80088d6:	9b05      	ldr	r3, [sp, #20]
 80088d8:	2b0e      	cmp	r3, #14
 80088da:	f200 80a1 	bhi.w	8008a20 <_dtoa_r+0x428>
 80088de:	2c00      	cmp	r4, #0
 80088e0:	f000 809e 	beq.w	8008a20 <_dtoa_r+0x428>
 80088e4:	f1b8 0f00 	cmp.w	r8, #0
 80088e8:	dd34      	ble.n	8008954 <_dtoa_r+0x35c>
 80088ea:	4a96      	ldr	r2, [pc, #600]	; (8008b44 <_dtoa_r+0x54c>)
 80088ec:	f008 030f 	and.w	r3, r8, #15
 80088f0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80088f4:	f418 7f80 	tst.w	r8, #256	; 0x100
 80088f8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80088fc:	ea4f 1528 	mov.w	r5, r8, asr #4
 8008900:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008904:	d016      	beq.n	8008934 <_dtoa_r+0x33c>
 8008906:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800890a:	4b8f      	ldr	r3, [pc, #572]	; (8008b48 <_dtoa_r+0x550>)
 800890c:	2603      	movs	r6, #3
 800890e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008912:	f7f7 ff77 	bl	8000804 <__aeabi_ddiv>
 8008916:	4682      	mov	sl, r0
 8008918:	468b      	mov	fp, r1
 800891a:	f005 050f 	and.w	r5, r5, #15
 800891e:	4c8a      	ldr	r4, [pc, #552]	; (8008b48 <_dtoa_r+0x550>)
 8008920:	b955      	cbnz	r5, 8008938 <_dtoa_r+0x340>
 8008922:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008926:	4650      	mov	r0, sl
 8008928:	4659      	mov	r1, fp
 800892a:	f7f7 ff6b 	bl	8000804 <__aeabi_ddiv>
 800892e:	4682      	mov	sl, r0
 8008930:	468b      	mov	fp, r1
 8008932:	e028      	b.n	8008986 <_dtoa_r+0x38e>
 8008934:	2602      	movs	r6, #2
 8008936:	e7f2      	b.n	800891e <_dtoa_r+0x326>
 8008938:	07e9      	lsls	r1, r5, #31
 800893a:	d508      	bpl.n	800894e <_dtoa_r+0x356>
 800893c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008940:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008944:	f7f7 fe34 	bl	80005b0 <__aeabi_dmul>
 8008948:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800894c:	3601      	adds	r6, #1
 800894e:	106d      	asrs	r5, r5, #1
 8008950:	3408      	adds	r4, #8
 8008952:	e7e5      	b.n	8008920 <_dtoa_r+0x328>
 8008954:	f000 809e 	beq.w	8008a94 <_dtoa_r+0x49c>
 8008958:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800895c:	f1c8 0400 	rsb	r4, r8, #0
 8008960:	4b78      	ldr	r3, [pc, #480]	; (8008b44 <_dtoa_r+0x54c>)
 8008962:	f004 020f 	and.w	r2, r4, #15
 8008966:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800896a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800896e:	f7f7 fe1f 	bl	80005b0 <__aeabi_dmul>
 8008972:	2602      	movs	r6, #2
 8008974:	4682      	mov	sl, r0
 8008976:	468b      	mov	fp, r1
 8008978:	2300      	movs	r3, #0
 800897a:	4d73      	ldr	r5, [pc, #460]	; (8008b48 <_dtoa_r+0x550>)
 800897c:	1124      	asrs	r4, r4, #4
 800897e:	2c00      	cmp	r4, #0
 8008980:	d17d      	bne.n	8008a7e <_dtoa_r+0x486>
 8008982:	2b00      	cmp	r3, #0
 8008984:	d1d3      	bne.n	800892e <_dtoa_r+0x336>
 8008986:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008988:	2b00      	cmp	r3, #0
 800898a:	f000 8085 	beq.w	8008a98 <_dtoa_r+0x4a0>
 800898e:	2200      	movs	r2, #0
 8008990:	4650      	mov	r0, sl
 8008992:	4659      	mov	r1, fp
 8008994:	4b6d      	ldr	r3, [pc, #436]	; (8008b4c <_dtoa_r+0x554>)
 8008996:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 800899a:	f7f8 f87b 	bl	8000a94 <__aeabi_dcmplt>
 800899e:	2800      	cmp	r0, #0
 80089a0:	d07a      	beq.n	8008a98 <_dtoa_r+0x4a0>
 80089a2:	9b05      	ldr	r3, [sp, #20]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d077      	beq.n	8008a98 <_dtoa_r+0x4a0>
 80089a8:	9b08      	ldr	r3, [sp, #32]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	dd36      	ble.n	8008a1c <_dtoa_r+0x424>
 80089ae:	4650      	mov	r0, sl
 80089b0:	4659      	mov	r1, fp
 80089b2:	2200      	movs	r2, #0
 80089b4:	4b66      	ldr	r3, [pc, #408]	; (8008b50 <_dtoa_r+0x558>)
 80089b6:	f7f7 fdfb 	bl	80005b0 <__aeabi_dmul>
 80089ba:	4682      	mov	sl, r0
 80089bc:	468b      	mov	fp, r1
 80089be:	9c08      	ldr	r4, [sp, #32]
 80089c0:	f108 35ff 	add.w	r5, r8, #4294967295
 80089c4:	3601      	adds	r6, #1
 80089c6:	4630      	mov	r0, r6
 80089c8:	f7f7 fd88 	bl	80004dc <__aeabi_i2d>
 80089cc:	4652      	mov	r2, sl
 80089ce:	465b      	mov	r3, fp
 80089d0:	f7f7 fdee 	bl	80005b0 <__aeabi_dmul>
 80089d4:	2200      	movs	r2, #0
 80089d6:	4b5f      	ldr	r3, [pc, #380]	; (8008b54 <_dtoa_r+0x55c>)
 80089d8:	f7f7 fc34 	bl	8000244 <__adddf3>
 80089dc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80089e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80089e4:	9611      	str	r6, [sp, #68]	; 0x44
 80089e6:	2c00      	cmp	r4, #0
 80089e8:	d159      	bne.n	8008a9e <_dtoa_r+0x4a6>
 80089ea:	2200      	movs	r2, #0
 80089ec:	4650      	mov	r0, sl
 80089ee:	4659      	mov	r1, fp
 80089f0:	4b59      	ldr	r3, [pc, #356]	; (8008b58 <_dtoa_r+0x560>)
 80089f2:	f7f7 fc25 	bl	8000240 <__aeabi_dsub>
 80089f6:	4633      	mov	r3, r6
 80089f8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80089fa:	4682      	mov	sl, r0
 80089fc:	468b      	mov	fp, r1
 80089fe:	f7f8 f867 	bl	8000ad0 <__aeabi_dcmpgt>
 8008a02:	2800      	cmp	r0, #0
 8008a04:	f040 828b 	bne.w	8008f1e <_dtoa_r+0x926>
 8008a08:	4650      	mov	r0, sl
 8008a0a:	4659      	mov	r1, fp
 8008a0c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008a0e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008a12:	f7f8 f83f 	bl	8000a94 <__aeabi_dcmplt>
 8008a16:	2800      	cmp	r0, #0
 8008a18:	f040 827f 	bne.w	8008f1a <_dtoa_r+0x922>
 8008a1c:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 8008a20:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	f2c0 814d 	blt.w	8008cc2 <_dtoa_r+0x6ca>
 8008a28:	f1b8 0f0e 	cmp.w	r8, #14
 8008a2c:	f300 8149 	bgt.w	8008cc2 <_dtoa_r+0x6ca>
 8008a30:	4b44      	ldr	r3, [pc, #272]	; (8008b44 <_dtoa_r+0x54c>)
 8008a32:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008a36:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008a3a:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8008a3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	f280 80d6 	bge.w	8008bf2 <_dtoa_r+0x5fa>
 8008a46:	9b05      	ldr	r3, [sp, #20]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	f300 80d2 	bgt.w	8008bf2 <_dtoa_r+0x5fa>
 8008a4e:	f040 8263 	bne.w	8008f18 <_dtoa_r+0x920>
 8008a52:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008a56:	2200      	movs	r2, #0
 8008a58:	4b3f      	ldr	r3, [pc, #252]	; (8008b58 <_dtoa_r+0x560>)
 8008a5a:	f7f7 fda9 	bl	80005b0 <__aeabi_dmul>
 8008a5e:	4652      	mov	r2, sl
 8008a60:	465b      	mov	r3, fp
 8008a62:	f7f8 f82b 	bl	8000abc <__aeabi_dcmpge>
 8008a66:	9c05      	ldr	r4, [sp, #20]
 8008a68:	4625      	mov	r5, r4
 8008a6a:	2800      	cmp	r0, #0
 8008a6c:	f040 823c 	bne.w	8008ee8 <_dtoa_r+0x8f0>
 8008a70:	2331      	movs	r3, #49	; 0x31
 8008a72:	9e04      	ldr	r6, [sp, #16]
 8008a74:	f108 0801 	add.w	r8, r8, #1
 8008a78:	f806 3b01 	strb.w	r3, [r6], #1
 8008a7c:	e238      	b.n	8008ef0 <_dtoa_r+0x8f8>
 8008a7e:	07e2      	lsls	r2, r4, #31
 8008a80:	d505      	bpl.n	8008a8e <_dtoa_r+0x496>
 8008a82:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008a86:	f7f7 fd93 	bl	80005b0 <__aeabi_dmul>
 8008a8a:	2301      	movs	r3, #1
 8008a8c:	3601      	adds	r6, #1
 8008a8e:	1064      	asrs	r4, r4, #1
 8008a90:	3508      	adds	r5, #8
 8008a92:	e774      	b.n	800897e <_dtoa_r+0x386>
 8008a94:	2602      	movs	r6, #2
 8008a96:	e776      	b.n	8008986 <_dtoa_r+0x38e>
 8008a98:	4645      	mov	r5, r8
 8008a9a:	9c05      	ldr	r4, [sp, #20]
 8008a9c:	e793      	b.n	80089c6 <_dtoa_r+0x3ce>
 8008a9e:	9904      	ldr	r1, [sp, #16]
 8008aa0:	4b28      	ldr	r3, [pc, #160]	; (8008b44 <_dtoa_r+0x54c>)
 8008aa2:	4421      	add	r1, r4
 8008aa4:	9112      	str	r1, [sp, #72]	; 0x48
 8008aa6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008aa8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008aac:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008ab0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008ab4:	2900      	cmp	r1, #0
 8008ab6:	d053      	beq.n	8008b60 <_dtoa_r+0x568>
 8008ab8:	2000      	movs	r0, #0
 8008aba:	4928      	ldr	r1, [pc, #160]	; (8008b5c <_dtoa_r+0x564>)
 8008abc:	f7f7 fea2 	bl	8000804 <__aeabi_ddiv>
 8008ac0:	4632      	mov	r2, r6
 8008ac2:	463b      	mov	r3, r7
 8008ac4:	f7f7 fbbc 	bl	8000240 <__aeabi_dsub>
 8008ac8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008acc:	9e04      	ldr	r6, [sp, #16]
 8008ace:	4659      	mov	r1, fp
 8008ad0:	4650      	mov	r0, sl
 8008ad2:	f7f8 f81d 	bl	8000b10 <__aeabi_d2iz>
 8008ad6:	4604      	mov	r4, r0
 8008ad8:	f7f7 fd00 	bl	80004dc <__aeabi_i2d>
 8008adc:	4602      	mov	r2, r0
 8008ade:	460b      	mov	r3, r1
 8008ae0:	4650      	mov	r0, sl
 8008ae2:	4659      	mov	r1, fp
 8008ae4:	f7f7 fbac 	bl	8000240 <__aeabi_dsub>
 8008ae8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008aec:	3430      	adds	r4, #48	; 0x30
 8008aee:	f806 4b01 	strb.w	r4, [r6], #1
 8008af2:	4682      	mov	sl, r0
 8008af4:	468b      	mov	fp, r1
 8008af6:	f7f7 ffcd 	bl	8000a94 <__aeabi_dcmplt>
 8008afa:	2800      	cmp	r0, #0
 8008afc:	d171      	bne.n	8008be2 <_dtoa_r+0x5ea>
 8008afe:	4652      	mov	r2, sl
 8008b00:	465b      	mov	r3, fp
 8008b02:	2000      	movs	r0, #0
 8008b04:	4911      	ldr	r1, [pc, #68]	; (8008b4c <_dtoa_r+0x554>)
 8008b06:	f7f7 fb9b 	bl	8000240 <__aeabi_dsub>
 8008b0a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008b0e:	f7f7 ffc1 	bl	8000a94 <__aeabi_dcmplt>
 8008b12:	2800      	cmp	r0, #0
 8008b14:	f040 80b7 	bne.w	8008c86 <_dtoa_r+0x68e>
 8008b18:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008b1a:	429e      	cmp	r6, r3
 8008b1c:	f43f af7e 	beq.w	8008a1c <_dtoa_r+0x424>
 8008b20:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008b24:	2200      	movs	r2, #0
 8008b26:	4b0a      	ldr	r3, [pc, #40]	; (8008b50 <_dtoa_r+0x558>)
 8008b28:	f7f7 fd42 	bl	80005b0 <__aeabi_dmul>
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008b32:	4b07      	ldr	r3, [pc, #28]	; (8008b50 <_dtoa_r+0x558>)
 8008b34:	4650      	mov	r0, sl
 8008b36:	4659      	mov	r1, fp
 8008b38:	f7f7 fd3a 	bl	80005b0 <__aeabi_dmul>
 8008b3c:	4682      	mov	sl, r0
 8008b3e:	468b      	mov	fp, r1
 8008b40:	e7c5      	b.n	8008ace <_dtoa_r+0x4d6>
 8008b42:	bf00      	nop
 8008b44:	0800cf60 	.word	0x0800cf60
 8008b48:	0800cf38 	.word	0x0800cf38
 8008b4c:	3ff00000 	.word	0x3ff00000
 8008b50:	40240000 	.word	0x40240000
 8008b54:	401c0000 	.word	0x401c0000
 8008b58:	40140000 	.word	0x40140000
 8008b5c:	3fe00000 	.word	0x3fe00000
 8008b60:	4630      	mov	r0, r6
 8008b62:	4639      	mov	r1, r7
 8008b64:	f7f7 fd24 	bl	80005b0 <__aeabi_dmul>
 8008b68:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008b6c:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8008b6e:	9e04      	ldr	r6, [sp, #16]
 8008b70:	4659      	mov	r1, fp
 8008b72:	4650      	mov	r0, sl
 8008b74:	f7f7 ffcc 	bl	8000b10 <__aeabi_d2iz>
 8008b78:	4604      	mov	r4, r0
 8008b7a:	f7f7 fcaf 	bl	80004dc <__aeabi_i2d>
 8008b7e:	4602      	mov	r2, r0
 8008b80:	460b      	mov	r3, r1
 8008b82:	4650      	mov	r0, sl
 8008b84:	4659      	mov	r1, fp
 8008b86:	f7f7 fb5b 	bl	8000240 <__aeabi_dsub>
 8008b8a:	3430      	adds	r4, #48	; 0x30
 8008b8c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008b8e:	f806 4b01 	strb.w	r4, [r6], #1
 8008b92:	429e      	cmp	r6, r3
 8008b94:	4682      	mov	sl, r0
 8008b96:	468b      	mov	fp, r1
 8008b98:	f04f 0200 	mov.w	r2, #0
 8008b9c:	d123      	bne.n	8008be6 <_dtoa_r+0x5ee>
 8008b9e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008ba2:	4baf      	ldr	r3, [pc, #700]	; (8008e60 <_dtoa_r+0x868>)
 8008ba4:	f7f7 fb4e 	bl	8000244 <__adddf3>
 8008ba8:	4602      	mov	r2, r0
 8008baa:	460b      	mov	r3, r1
 8008bac:	4650      	mov	r0, sl
 8008bae:	4659      	mov	r1, fp
 8008bb0:	f7f7 ff8e 	bl	8000ad0 <__aeabi_dcmpgt>
 8008bb4:	2800      	cmp	r0, #0
 8008bb6:	d166      	bne.n	8008c86 <_dtoa_r+0x68e>
 8008bb8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008bbc:	2000      	movs	r0, #0
 8008bbe:	49a8      	ldr	r1, [pc, #672]	; (8008e60 <_dtoa_r+0x868>)
 8008bc0:	f7f7 fb3e 	bl	8000240 <__aeabi_dsub>
 8008bc4:	4602      	mov	r2, r0
 8008bc6:	460b      	mov	r3, r1
 8008bc8:	4650      	mov	r0, sl
 8008bca:	4659      	mov	r1, fp
 8008bcc:	f7f7 ff62 	bl	8000a94 <__aeabi_dcmplt>
 8008bd0:	2800      	cmp	r0, #0
 8008bd2:	f43f af23 	beq.w	8008a1c <_dtoa_r+0x424>
 8008bd6:	463e      	mov	r6, r7
 8008bd8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008bdc:	3f01      	subs	r7, #1
 8008bde:	2b30      	cmp	r3, #48	; 0x30
 8008be0:	d0f9      	beq.n	8008bd6 <_dtoa_r+0x5de>
 8008be2:	46a8      	mov	r8, r5
 8008be4:	e03e      	b.n	8008c64 <_dtoa_r+0x66c>
 8008be6:	4b9f      	ldr	r3, [pc, #636]	; (8008e64 <_dtoa_r+0x86c>)
 8008be8:	f7f7 fce2 	bl	80005b0 <__aeabi_dmul>
 8008bec:	4682      	mov	sl, r0
 8008bee:	468b      	mov	fp, r1
 8008bf0:	e7be      	b.n	8008b70 <_dtoa_r+0x578>
 8008bf2:	4654      	mov	r4, sl
 8008bf4:	f04f 0a00 	mov.w	sl, #0
 8008bf8:	465d      	mov	r5, fp
 8008bfa:	9e04      	ldr	r6, [sp, #16]
 8008bfc:	f8df b264 	ldr.w	fp, [pc, #612]	; 8008e64 <_dtoa_r+0x86c>
 8008c00:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008c04:	4620      	mov	r0, r4
 8008c06:	4629      	mov	r1, r5
 8008c08:	f7f7 fdfc 	bl	8000804 <__aeabi_ddiv>
 8008c0c:	f7f7 ff80 	bl	8000b10 <__aeabi_d2iz>
 8008c10:	4607      	mov	r7, r0
 8008c12:	f7f7 fc63 	bl	80004dc <__aeabi_i2d>
 8008c16:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008c1a:	f7f7 fcc9 	bl	80005b0 <__aeabi_dmul>
 8008c1e:	4602      	mov	r2, r0
 8008c20:	460b      	mov	r3, r1
 8008c22:	4620      	mov	r0, r4
 8008c24:	4629      	mov	r1, r5
 8008c26:	f7f7 fb0b 	bl	8000240 <__aeabi_dsub>
 8008c2a:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8008c2e:	f806 4b01 	strb.w	r4, [r6], #1
 8008c32:	9c04      	ldr	r4, [sp, #16]
 8008c34:	9d05      	ldr	r5, [sp, #20]
 8008c36:	1b34      	subs	r4, r6, r4
 8008c38:	42a5      	cmp	r5, r4
 8008c3a:	4602      	mov	r2, r0
 8008c3c:	460b      	mov	r3, r1
 8008c3e:	d133      	bne.n	8008ca8 <_dtoa_r+0x6b0>
 8008c40:	f7f7 fb00 	bl	8000244 <__adddf3>
 8008c44:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008c48:	4604      	mov	r4, r0
 8008c4a:	460d      	mov	r5, r1
 8008c4c:	f7f7 ff40 	bl	8000ad0 <__aeabi_dcmpgt>
 8008c50:	b9c0      	cbnz	r0, 8008c84 <_dtoa_r+0x68c>
 8008c52:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008c56:	4620      	mov	r0, r4
 8008c58:	4629      	mov	r1, r5
 8008c5a:	f7f7 ff11 	bl	8000a80 <__aeabi_dcmpeq>
 8008c5e:	b108      	cbz	r0, 8008c64 <_dtoa_r+0x66c>
 8008c60:	07fb      	lsls	r3, r7, #31
 8008c62:	d40f      	bmi.n	8008c84 <_dtoa_r+0x68c>
 8008c64:	4648      	mov	r0, r9
 8008c66:	9903      	ldr	r1, [sp, #12]
 8008c68:	f000 ffdd 	bl	8009c26 <_Bfree>
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	7033      	strb	r3, [r6, #0]
 8008c70:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008c72:	f108 0001 	add.w	r0, r8, #1
 8008c76:	6018      	str	r0, [r3, #0]
 8008c78:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	f43f acf0 	beq.w	8008660 <_dtoa_r+0x68>
 8008c80:	601e      	str	r6, [r3, #0]
 8008c82:	e4ed      	b.n	8008660 <_dtoa_r+0x68>
 8008c84:	4645      	mov	r5, r8
 8008c86:	4633      	mov	r3, r6
 8008c88:	461e      	mov	r6, r3
 8008c8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c8e:	2a39      	cmp	r2, #57	; 0x39
 8008c90:	d106      	bne.n	8008ca0 <_dtoa_r+0x6a8>
 8008c92:	9a04      	ldr	r2, [sp, #16]
 8008c94:	429a      	cmp	r2, r3
 8008c96:	d1f7      	bne.n	8008c88 <_dtoa_r+0x690>
 8008c98:	2230      	movs	r2, #48	; 0x30
 8008c9a:	9904      	ldr	r1, [sp, #16]
 8008c9c:	3501      	adds	r5, #1
 8008c9e:	700a      	strb	r2, [r1, #0]
 8008ca0:	781a      	ldrb	r2, [r3, #0]
 8008ca2:	3201      	adds	r2, #1
 8008ca4:	701a      	strb	r2, [r3, #0]
 8008ca6:	e79c      	b.n	8008be2 <_dtoa_r+0x5ea>
 8008ca8:	4652      	mov	r2, sl
 8008caa:	465b      	mov	r3, fp
 8008cac:	f7f7 fc80 	bl	80005b0 <__aeabi_dmul>
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	4604      	mov	r4, r0
 8008cb6:	460d      	mov	r5, r1
 8008cb8:	f7f7 fee2 	bl	8000a80 <__aeabi_dcmpeq>
 8008cbc:	2800      	cmp	r0, #0
 8008cbe:	d09f      	beq.n	8008c00 <_dtoa_r+0x608>
 8008cc0:	e7d0      	b.n	8008c64 <_dtoa_r+0x66c>
 8008cc2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008cc4:	2a00      	cmp	r2, #0
 8008cc6:	f000 80cf 	beq.w	8008e68 <_dtoa_r+0x870>
 8008cca:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008ccc:	2a01      	cmp	r2, #1
 8008cce:	f300 80ad 	bgt.w	8008e2c <_dtoa_r+0x834>
 8008cd2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008cd4:	2a00      	cmp	r2, #0
 8008cd6:	f000 80a5 	beq.w	8008e24 <_dtoa_r+0x82c>
 8008cda:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008cde:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008ce0:	9e06      	ldr	r6, [sp, #24]
 8008ce2:	9a06      	ldr	r2, [sp, #24]
 8008ce4:	2101      	movs	r1, #1
 8008ce6:	441a      	add	r2, r3
 8008ce8:	9206      	str	r2, [sp, #24]
 8008cea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008cec:	4648      	mov	r0, r9
 8008cee:	441a      	add	r2, r3
 8008cf0:	9209      	str	r2, [sp, #36]	; 0x24
 8008cf2:	f001 f835 	bl	8009d60 <__i2b>
 8008cf6:	4605      	mov	r5, r0
 8008cf8:	2e00      	cmp	r6, #0
 8008cfa:	dd0c      	ble.n	8008d16 <_dtoa_r+0x71e>
 8008cfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	dd09      	ble.n	8008d16 <_dtoa_r+0x71e>
 8008d02:	42b3      	cmp	r3, r6
 8008d04:	bfa8      	it	ge
 8008d06:	4633      	movge	r3, r6
 8008d08:	9a06      	ldr	r2, [sp, #24]
 8008d0a:	1af6      	subs	r6, r6, r3
 8008d0c:	1ad2      	subs	r2, r2, r3
 8008d0e:	9206      	str	r2, [sp, #24]
 8008d10:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d12:	1ad3      	subs	r3, r2, r3
 8008d14:	9309      	str	r3, [sp, #36]	; 0x24
 8008d16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d18:	b1f3      	cbz	r3, 8008d58 <_dtoa_r+0x760>
 8008d1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	f000 80a7 	beq.w	8008e70 <_dtoa_r+0x878>
 8008d22:	2c00      	cmp	r4, #0
 8008d24:	dd10      	ble.n	8008d48 <_dtoa_r+0x750>
 8008d26:	4629      	mov	r1, r5
 8008d28:	4622      	mov	r2, r4
 8008d2a:	4648      	mov	r0, r9
 8008d2c:	f001 f8d6 	bl	8009edc <__pow5mult>
 8008d30:	9a03      	ldr	r2, [sp, #12]
 8008d32:	4601      	mov	r1, r0
 8008d34:	4605      	mov	r5, r0
 8008d36:	4648      	mov	r0, r9
 8008d38:	f001 f828 	bl	8009d8c <__multiply>
 8008d3c:	4607      	mov	r7, r0
 8008d3e:	9903      	ldr	r1, [sp, #12]
 8008d40:	4648      	mov	r0, r9
 8008d42:	f000 ff70 	bl	8009c26 <_Bfree>
 8008d46:	9703      	str	r7, [sp, #12]
 8008d48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d4a:	1b1a      	subs	r2, r3, r4
 8008d4c:	d004      	beq.n	8008d58 <_dtoa_r+0x760>
 8008d4e:	4648      	mov	r0, r9
 8008d50:	9903      	ldr	r1, [sp, #12]
 8008d52:	f001 f8c3 	bl	8009edc <__pow5mult>
 8008d56:	9003      	str	r0, [sp, #12]
 8008d58:	2101      	movs	r1, #1
 8008d5a:	4648      	mov	r0, r9
 8008d5c:	f001 f800 	bl	8009d60 <__i2b>
 8008d60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d62:	4604      	mov	r4, r0
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	f340 8085 	ble.w	8008e74 <_dtoa_r+0x87c>
 8008d6a:	461a      	mov	r2, r3
 8008d6c:	4601      	mov	r1, r0
 8008d6e:	4648      	mov	r0, r9
 8008d70:	f001 f8b4 	bl	8009edc <__pow5mult>
 8008d74:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008d76:	4604      	mov	r4, r0
 8008d78:	2b01      	cmp	r3, #1
 8008d7a:	dd7e      	ble.n	8008e7a <_dtoa_r+0x882>
 8008d7c:	2700      	movs	r7, #0
 8008d7e:	6923      	ldr	r3, [r4, #16]
 8008d80:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008d84:	6918      	ldr	r0, [r3, #16]
 8008d86:	f000 ff9d 	bl	8009cc4 <__hi0bits>
 8008d8a:	f1c0 0020 	rsb	r0, r0, #32
 8008d8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d90:	4418      	add	r0, r3
 8008d92:	f010 001f 	ands.w	r0, r0, #31
 8008d96:	f000 808e 	beq.w	8008eb6 <_dtoa_r+0x8be>
 8008d9a:	f1c0 0320 	rsb	r3, r0, #32
 8008d9e:	2b04      	cmp	r3, #4
 8008da0:	f340 8087 	ble.w	8008eb2 <_dtoa_r+0x8ba>
 8008da4:	f1c0 001c 	rsb	r0, r0, #28
 8008da8:	9b06      	ldr	r3, [sp, #24]
 8008daa:	4406      	add	r6, r0
 8008dac:	4403      	add	r3, r0
 8008dae:	9306      	str	r3, [sp, #24]
 8008db0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008db2:	4403      	add	r3, r0
 8008db4:	9309      	str	r3, [sp, #36]	; 0x24
 8008db6:	9b06      	ldr	r3, [sp, #24]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	dd05      	ble.n	8008dc8 <_dtoa_r+0x7d0>
 8008dbc:	461a      	mov	r2, r3
 8008dbe:	4648      	mov	r0, r9
 8008dc0:	9903      	ldr	r1, [sp, #12]
 8008dc2:	f001 f8cb 	bl	8009f5c <__lshift>
 8008dc6:	9003      	str	r0, [sp, #12]
 8008dc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	dd05      	ble.n	8008dda <_dtoa_r+0x7e2>
 8008dce:	4621      	mov	r1, r4
 8008dd0:	461a      	mov	r2, r3
 8008dd2:	4648      	mov	r0, r9
 8008dd4:	f001 f8c2 	bl	8009f5c <__lshift>
 8008dd8:	4604      	mov	r4, r0
 8008dda:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d06c      	beq.n	8008eba <_dtoa_r+0x8c2>
 8008de0:	4621      	mov	r1, r4
 8008de2:	9803      	ldr	r0, [sp, #12]
 8008de4:	f001 f92a 	bl	800a03c <__mcmp>
 8008de8:	2800      	cmp	r0, #0
 8008dea:	da66      	bge.n	8008eba <_dtoa_r+0x8c2>
 8008dec:	2300      	movs	r3, #0
 8008dee:	220a      	movs	r2, #10
 8008df0:	4648      	mov	r0, r9
 8008df2:	9903      	ldr	r1, [sp, #12]
 8008df4:	f000 ff20 	bl	8009c38 <__multadd>
 8008df8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008dfa:	f108 38ff 	add.w	r8, r8, #4294967295
 8008dfe:	9003      	str	r0, [sp, #12]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	f000 819f 	beq.w	8009144 <_dtoa_r+0xb4c>
 8008e06:	2300      	movs	r3, #0
 8008e08:	4629      	mov	r1, r5
 8008e0a:	220a      	movs	r2, #10
 8008e0c:	4648      	mov	r0, r9
 8008e0e:	f000 ff13 	bl	8009c38 <__multadd>
 8008e12:	9b08      	ldr	r3, [sp, #32]
 8008e14:	4605      	mov	r5, r0
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	f300 808a 	bgt.w	8008f30 <_dtoa_r+0x938>
 8008e1c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008e1e:	2b02      	cmp	r3, #2
 8008e20:	dc53      	bgt.n	8008eca <_dtoa_r+0x8d2>
 8008e22:	e085      	b.n	8008f30 <_dtoa_r+0x938>
 8008e24:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008e26:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008e2a:	e758      	b.n	8008cde <_dtoa_r+0x6e6>
 8008e2c:	9b05      	ldr	r3, [sp, #20]
 8008e2e:	1e5c      	subs	r4, r3, #1
 8008e30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e32:	42a3      	cmp	r3, r4
 8008e34:	bfb7      	itett	lt
 8008e36:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008e38:	1b1c      	subge	r4, r3, r4
 8008e3a:	1ae2      	sublt	r2, r4, r3
 8008e3c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008e3e:	bfbe      	ittt	lt
 8008e40:	940a      	strlt	r4, [sp, #40]	; 0x28
 8008e42:	189b      	addlt	r3, r3, r2
 8008e44:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008e46:	9b05      	ldr	r3, [sp, #20]
 8008e48:	bfb8      	it	lt
 8008e4a:	2400      	movlt	r4, #0
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	bfb7      	itett	lt
 8008e50:	e9dd 2305 	ldrdlt	r2, r3, [sp, #20]
 8008e54:	e9dd 3605 	ldrdge	r3, r6, [sp, #20]
 8008e58:	1a9e      	sublt	r6, r3, r2
 8008e5a:	2300      	movlt	r3, #0
 8008e5c:	e741      	b.n	8008ce2 <_dtoa_r+0x6ea>
 8008e5e:	bf00      	nop
 8008e60:	3fe00000 	.word	0x3fe00000
 8008e64:	40240000 	.word	0x40240000
 8008e68:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008e6a:	9e06      	ldr	r6, [sp, #24]
 8008e6c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008e6e:	e743      	b.n	8008cf8 <_dtoa_r+0x700>
 8008e70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e72:	e76c      	b.n	8008d4e <_dtoa_r+0x756>
 8008e74:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008e76:	2b01      	cmp	r3, #1
 8008e78:	dc17      	bgt.n	8008eaa <_dtoa_r+0x8b2>
 8008e7a:	f1ba 0f00 	cmp.w	sl, #0
 8008e7e:	d114      	bne.n	8008eaa <_dtoa_r+0x8b2>
 8008e80:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008e84:	b99b      	cbnz	r3, 8008eae <_dtoa_r+0x8b6>
 8008e86:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8008e8a:	0d3f      	lsrs	r7, r7, #20
 8008e8c:	053f      	lsls	r7, r7, #20
 8008e8e:	b137      	cbz	r7, 8008e9e <_dtoa_r+0x8a6>
 8008e90:	2701      	movs	r7, #1
 8008e92:	9b06      	ldr	r3, [sp, #24]
 8008e94:	3301      	adds	r3, #1
 8008e96:	9306      	str	r3, [sp, #24]
 8008e98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e9a:	3301      	adds	r3, #1
 8008e9c:	9309      	str	r3, [sp, #36]	; 0x24
 8008e9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	f47f af6c 	bne.w	8008d7e <_dtoa_r+0x786>
 8008ea6:	2001      	movs	r0, #1
 8008ea8:	e771      	b.n	8008d8e <_dtoa_r+0x796>
 8008eaa:	2700      	movs	r7, #0
 8008eac:	e7f7      	b.n	8008e9e <_dtoa_r+0x8a6>
 8008eae:	4657      	mov	r7, sl
 8008eb0:	e7f5      	b.n	8008e9e <_dtoa_r+0x8a6>
 8008eb2:	d080      	beq.n	8008db6 <_dtoa_r+0x7be>
 8008eb4:	4618      	mov	r0, r3
 8008eb6:	301c      	adds	r0, #28
 8008eb8:	e776      	b.n	8008da8 <_dtoa_r+0x7b0>
 8008eba:	9b05      	ldr	r3, [sp, #20]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	dc31      	bgt.n	8008f24 <_dtoa_r+0x92c>
 8008ec0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008ec2:	2b02      	cmp	r3, #2
 8008ec4:	dd2e      	ble.n	8008f24 <_dtoa_r+0x92c>
 8008ec6:	9b05      	ldr	r3, [sp, #20]
 8008ec8:	9308      	str	r3, [sp, #32]
 8008eca:	9b08      	ldr	r3, [sp, #32]
 8008ecc:	b963      	cbnz	r3, 8008ee8 <_dtoa_r+0x8f0>
 8008ece:	4621      	mov	r1, r4
 8008ed0:	2205      	movs	r2, #5
 8008ed2:	4648      	mov	r0, r9
 8008ed4:	f000 feb0 	bl	8009c38 <__multadd>
 8008ed8:	4601      	mov	r1, r0
 8008eda:	4604      	mov	r4, r0
 8008edc:	9803      	ldr	r0, [sp, #12]
 8008ede:	f001 f8ad 	bl	800a03c <__mcmp>
 8008ee2:	2800      	cmp	r0, #0
 8008ee4:	f73f adc4 	bgt.w	8008a70 <_dtoa_r+0x478>
 8008ee8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008eea:	9e04      	ldr	r6, [sp, #16]
 8008eec:	ea6f 0803 	mvn.w	r8, r3
 8008ef0:	2700      	movs	r7, #0
 8008ef2:	4621      	mov	r1, r4
 8008ef4:	4648      	mov	r0, r9
 8008ef6:	f000 fe96 	bl	8009c26 <_Bfree>
 8008efa:	2d00      	cmp	r5, #0
 8008efc:	f43f aeb2 	beq.w	8008c64 <_dtoa_r+0x66c>
 8008f00:	b12f      	cbz	r7, 8008f0e <_dtoa_r+0x916>
 8008f02:	42af      	cmp	r7, r5
 8008f04:	d003      	beq.n	8008f0e <_dtoa_r+0x916>
 8008f06:	4639      	mov	r1, r7
 8008f08:	4648      	mov	r0, r9
 8008f0a:	f000 fe8c 	bl	8009c26 <_Bfree>
 8008f0e:	4629      	mov	r1, r5
 8008f10:	4648      	mov	r0, r9
 8008f12:	f000 fe88 	bl	8009c26 <_Bfree>
 8008f16:	e6a5      	b.n	8008c64 <_dtoa_r+0x66c>
 8008f18:	2400      	movs	r4, #0
 8008f1a:	4625      	mov	r5, r4
 8008f1c:	e7e4      	b.n	8008ee8 <_dtoa_r+0x8f0>
 8008f1e:	46a8      	mov	r8, r5
 8008f20:	4625      	mov	r5, r4
 8008f22:	e5a5      	b.n	8008a70 <_dtoa_r+0x478>
 8008f24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	f000 80c4 	beq.w	80090b4 <_dtoa_r+0xabc>
 8008f2c:	9b05      	ldr	r3, [sp, #20]
 8008f2e:	9308      	str	r3, [sp, #32]
 8008f30:	2e00      	cmp	r6, #0
 8008f32:	dd05      	ble.n	8008f40 <_dtoa_r+0x948>
 8008f34:	4629      	mov	r1, r5
 8008f36:	4632      	mov	r2, r6
 8008f38:	4648      	mov	r0, r9
 8008f3a:	f001 f80f 	bl	8009f5c <__lshift>
 8008f3e:	4605      	mov	r5, r0
 8008f40:	2f00      	cmp	r7, #0
 8008f42:	d058      	beq.n	8008ff6 <_dtoa_r+0x9fe>
 8008f44:	4648      	mov	r0, r9
 8008f46:	6869      	ldr	r1, [r5, #4]
 8008f48:	f000 fe48 	bl	8009bdc <_Balloc>
 8008f4c:	4606      	mov	r6, r0
 8008f4e:	b920      	cbnz	r0, 8008f5a <_dtoa_r+0x962>
 8008f50:	4602      	mov	r2, r0
 8008f52:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008f56:	4b7f      	ldr	r3, [pc, #508]	; (8009154 <_dtoa_r+0xb5c>)
 8008f58:	e481      	b.n	800885e <_dtoa_r+0x266>
 8008f5a:	692a      	ldr	r2, [r5, #16]
 8008f5c:	f105 010c 	add.w	r1, r5, #12
 8008f60:	3202      	adds	r2, #2
 8008f62:	0092      	lsls	r2, r2, #2
 8008f64:	300c      	adds	r0, #12
 8008f66:	f000 fe1f 	bl	8009ba8 <memcpy>
 8008f6a:	2201      	movs	r2, #1
 8008f6c:	4631      	mov	r1, r6
 8008f6e:	4648      	mov	r0, r9
 8008f70:	f000 fff4 	bl	8009f5c <__lshift>
 8008f74:	462f      	mov	r7, r5
 8008f76:	4605      	mov	r5, r0
 8008f78:	9b04      	ldr	r3, [sp, #16]
 8008f7a:	9a04      	ldr	r2, [sp, #16]
 8008f7c:	3301      	adds	r3, #1
 8008f7e:	9305      	str	r3, [sp, #20]
 8008f80:	9b08      	ldr	r3, [sp, #32]
 8008f82:	4413      	add	r3, r2
 8008f84:	930a      	str	r3, [sp, #40]	; 0x28
 8008f86:	f00a 0301 	and.w	r3, sl, #1
 8008f8a:	9309      	str	r3, [sp, #36]	; 0x24
 8008f8c:	9b05      	ldr	r3, [sp, #20]
 8008f8e:	4621      	mov	r1, r4
 8008f90:	9803      	ldr	r0, [sp, #12]
 8008f92:	f103 3bff 	add.w	fp, r3, #4294967295
 8008f96:	f7ff faa1 	bl	80084dc <quorem>
 8008f9a:	4639      	mov	r1, r7
 8008f9c:	9006      	str	r0, [sp, #24]
 8008f9e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008fa2:	9803      	ldr	r0, [sp, #12]
 8008fa4:	f001 f84a 	bl	800a03c <__mcmp>
 8008fa8:	462a      	mov	r2, r5
 8008faa:	9008      	str	r0, [sp, #32]
 8008fac:	4621      	mov	r1, r4
 8008fae:	4648      	mov	r0, r9
 8008fb0:	f001 f860 	bl	800a074 <__mdiff>
 8008fb4:	68c2      	ldr	r2, [r0, #12]
 8008fb6:	4606      	mov	r6, r0
 8008fb8:	b9fa      	cbnz	r2, 8008ffa <_dtoa_r+0xa02>
 8008fba:	4601      	mov	r1, r0
 8008fbc:	9803      	ldr	r0, [sp, #12]
 8008fbe:	f001 f83d 	bl	800a03c <__mcmp>
 8008fc2:	4602      	mov	r2, r0
 8008fc4:	4631      	mov	r1, r6
 8008fc6:	4648      	mov	r0, r9
 8008fc8:	920b      	str	r2, [sp, #44]	; 0x2c
 8008fca:	f000 fe2c 	bl	8009c26 <_Bfree>
 8008fce:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008fd0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008fd2:	9e05      	ldr	r6, [sp, #20]
 8008fd4:	ea43 0102 	orr.w	r1, r3, r2
 8008fd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fda:	430b      	orrs	r3, r1
 8008fdc:	d10f      	bne.n	8008ffe <_dtoa_r+0xa06>
 8008fde:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008fe2:	d028      	beq.n	8009036 <_dtoa_r+0xa3e>
 8008fe4:	9b08      	ldr	r3, [sp, #32]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	dd02      	ble.n	8008ff0 <_dtoa_r+0x9f8>
 8008fea:	9b06      	ldr	r3, [sp, #24]
 8008fec:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008ff0:	f88b a000 	strb.w	sl, [fp]
 8008ff4:	e77d      	b.n	8008ef2 <_dtoa_r+0x8fa>
 8008ff6:	4628      	mov	r0, r5
 8008ff8:	e7bc      	b.n	8008f74 <_dtoa_r+0x97c>
 8008ffa:	2201      	movs	r2, #1
 8008ffc:	e7e2      	b.n	8008fc4 <_dtoa_r+0x9cc>
 8008ffe:	9b08      	ldr	r3, [sp, #32]
 8009000:	2b00      	cmp	r3, #0
 8009002:	db04      	blt.n	800900e <_dtoa_r+0xa16>
 8009004:	9920      	ldr	r1, [sp, #128]	; 0x80
 8009006:	430b      	orrs	r3, r1
 8009008:	9909      	ldr	r1, [sp, #36]	; 0x24
 800900a:	430b      	orrs	r3, r1
 800900c:	d120      	bne.n	8009050 <_dtoa_r+0xa58>
 800900e:	2a00      	cmp	r2, #0
 8009010:	ddee      	ble.n	8008ff0 <_dtoa_r+0x9f8>
 8009012:	2201      	movs	r2, #1
 8009014:	9903      	ldr	r1, [sp, #12]
 8009016:	4648      	mov	r0, r9
 8009018:	f000 ffa0 	bl	8009f5c <__lshift>
 800901c:	4621      	mov	r1, r4
 800901e:	9003      	str	r0, [sp, #12]
 8009020:	f001 f80c 	bl	800a03c <__mcmp>
 8009024:	2800      	cmp	r0, #0
 8009026:	dc03      	bgt.n	8009030 <_dtoa_r+0xa38>
 8009028:	d1e2      	bne.n	8008ff0 <_dtoa_r+0x9f8>
 800902a:	f01a 0f01 	tst.w	sl, #1
 800902e:	d0df      	beq.n	8008ff0 <_dtoa_r+0x9f8>
 8009030:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009034:	d1d9      	bne.n	8008fea <_dtoa_r+0x9f2>
 8009036:	2339      	movs	r3, #57	; 0x39
 8009038:	f88b 3000 	strb.w	r3, [fp]
 800903c:	4633      	mov	r3, r6
 800903e:	461e      	mov	r6, r3
 8009040:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009044:	3b01      	subs	r3, #1
 8009046:	2a39      	cmp	r2, #57	; 0x39
 8009048:	d06a      	beq.n	8009120 <_dtoa_r+0xb28>
 800904a:	3201      	adds	r2, #1
 800904c:	701a      	strb	r2, [r3, #0]
 800904e:	e750      	b.n	8008ef2 <_dtoa_r+0x8fa>
 8009050:	2a00      	cmp	r2, #0
 8009052:	dd07      	ble.n	8009064 <_dtoa_r+0xa6c>
 8009054:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009058:	d0ed      	beq.n	8009036 <_dtoa_r+0xa3e>
 800905a:	f10a 0301 	add.w	r3, sl, #1
 800905e:	f88b 3000 	strb.w	r3, [fp]
 8009062:	e746      	b.n	8008ef2 <_dtoa_r+0x8fa>
 8009064:	9b05      	ldr	r3, [sp, #20]
 8009066:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009068:	f803 ac01 	strb.w	sl, [r3, #-1]
 800906c:	4293      	cmp	r3, r2
 800906e:	d041      	beq.n	80090f4 <_dtoa_r+0xafc>
 8009070:	2300      	movs	r3, #0
 8009072:	220a      	movs	r2, #10
 8009074:	9903      	ldr	r1, [sp, #12]
 8009076:	4648      	mov	r0, r9
 8009078:	f000 fdde 	bl	8009c38 <__multadd>
 800907c:	42af      	cmp	r7, r5
 800907e:	9003      	str	r0, [sp, #12]
 8009080:	f04f 0300 	mov.w	r3, #0
 8009084:	f04f 020a 	mov.w	r2, #10
 8009088:	4639      	mov	r1, r7
 800908a:	4648      	mov	r0, r9
 800908c:	d107      	bne.n	800909e <_dtoa_r+0xaa6>
 800908e:	f000 fdd3 	bl	8009c38 <__multadd>
 8009092:	4607      	mov	r7, r0
 8009094:	4605      	mov	r5, r0
 8009096:	9b05      	ldr	r3, [sp, #20]
 8009098:	3301      	adds	r3, #1
 800909a:	9305      	str	r3, [sp, #20]
 800909c:	e776      	b.n	8008f8c <_dtoa_r+0x994>
 800909e:	f000 fdcb 	bl	8009c38 <__multadd>
 80090a2:	4629      	mov	r1, r5
 80090a4:	4607      	mov	r7, r0
 80090a6:	2300      	movs	r3, #0
 80090a8:	220a      	movs	r2, #10
 80090aa:	4648      	mov	r0, r9
 80090ac:	f000 fdc4 	bl	8009c38 <__multadd>
 80090b0:	4605      	mov	r5, r0
 80090b2:	e7f0      	b.n	8009096 <_dtoa_r+0xa9e>
 80090b4:	9b05      	ldr	r3, [sp, #20]
 80090b6:	9308      	str	r3, [sp, #32]
 80090b8:	9e04      	ldr	r6, [sp, #16]
 80090ba:	4621      	mov	r1, r4
 80090bc:	9803      	ldr	r0, [sp, #12]
 80090be:	f7ff fa0d 	bl	80084dc <quorem>
 80090c2:	9b04      	ldr	r3, [sp, #16]
 80090c4:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80090c8:	f806 ab01 	strb.w	sl, [r6], #1
 80090cc:	1af2      	subs	r2, r6, r3
 80090ce:	9b08      	ldr	r3, [sp, #32]
 80090d0:	4293      	cmp	r3, r2
 80090d2:	dd07      	ble.n	80090e4 <_dtoa_r+0xaec>
 80090d4:	2300      	movs	r3, #0
 80090d6:	220a      	movs	r2, #10
 80090d8:	4648      	mov	r0, r9
 80090da:	9903      	ldr	r1, [sp, #12]
 80090dc:	f000 fdac 	bl	8009c38 <__multadd>
 80090e0:	9003      	str	r0, [sp, #12]
 80090e2:	e7ea      	b.n	80090ba <_dtoa_r+0xac2>
 80090e4:	9b08      	ldr	r3, [sp, #32]
 80090e6:	2700      	movs	r7, #0
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	bfcc      	ite	gt
 80090ec:	461e      	movgt	r6, r3
 80090ee:	2601      	movle	r6, #1
 80090f0:	9b04      	ldr	r3, [sp, #16]
 80090f2:	441e      	add	r6, r3
 80090f4:	2201      	movs	r2, #1
 80090f6:	9903      	ldr	r1, [sp, #12]
 80090f8:	4648      	mov	r0, r9
 80090fa:	f000 ff2f 	bl	8009f5c <__lshift>
 80090fe:	4621      	mov	r1, r4
 8009100:	9003      	str	r0, [sp, #12]
 8009102:	f000 ff9b 	bl	800a03c <__mcmp>
 8009106:	2800      	cmp	r0, #0
 8009108:	dc98      	bgt.n	800903c <_dtoa_r+0xa44>
 800910a:	d102      	bne.n	8009112 <_dtoa_r+0xb1a>
 800910c:	f01a 0f01 	tst.w	sl, #1
 8009110:	d194      	bne.n	800903c <_dtoa_r+0xa44>
 8009112:	4633      	mov	r3, r6
 8009114:	461e      	mov	r6, r3
 8009116:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800911a:	2a30      	cmp	r2, #48	; 0x30
 800911c:	d0fa      	beq.n	8009114 <_dtoa_r+0xb1c>
 800911e:	e6e8      	b.n	8008ef2 <_dtoa_r+0x8fa>
 8009120:	9a04      	ldr	r2, [sp, #16]
 8009122:	429a      	cmp	r2, r3
 8009124:	d18b      	bne.n	800903e <_dtoa_r+0xa46>
 8009126:	2331      	movs	r3, #49	; 0x31
 8009128:	f108 0801 	add.w	r8, r8, #1
 800912c:	7013      	strb	r3, [r2, #0]
 800912e:	e6e0      	b.n	8008ef2 <_dtoa_r+0x8fa>
 8009130:	4b09      	ldr	r3, [pc, #36]	; (8009158 <_dtoa_r+0xb60>)
 8009132:	f7ff bab1 	b.w	8008698 <_dtoa_r+0xa0>
 8009136:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009138:	2b00      	cmp	r3, #0
 800913a:	f47f aa95 	bne.w	8008668 <_dtoa_r+0x70>
 800913e:	4b07      	ldr	r3, [pc, #28]	; (800915c <_dtoa_r+0xb64>)
 8009140:	f7ff baaa 	b.w	8008698 <_dtoa_r+0xa0>
 8009144:	9b08      	ldr	r3, [sp, #32]
 8009146:	2b00      	cmp	r3, #0
 8009148:	dcb6      	bgt.n	80090b8 <_dtoa_r+0xac0>
 800914a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800914c:	2b02      	cmp	r3, #2
 800914e:	f73f aebc 	bgt.w	8008eca <_dtoa_r+0x8d2>
 8009152:	e7b1      	b.n	80090b8 <_dtoa_r+0xac0>
 8009154:	0800ce6f 	.word	0x0800ce6f
 8009158:	0800ce6d 	.word	0x0800ce6d
 800915c:	0800ce64 	.word	0x0800ce64

08009160 <__sflush_r>:
 8009160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009162:	898b      	ldrh	r3, [r1, #12]
 8009164:	4605      	mov	r5, r0
 8009166:	0718      	lsls	r0, r3, #28
 8009168:	460c      	mov	r4, r1
 800916a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800916e:	d45e      	bmi.n	800922e <__sflush_r+0xce>
 8009170:	684b      	ldr	r3, [r1, #4]
 8009172:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009176:	2b00      	cmp	r3, #0
 8009178:	818a      	strh	r2, [r1, #12]
 800917a:	dc04      	bgt.n	8009186 <__sflush_r+0x26>
 800917c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800917e:	2b00      	cmp	r3, #0
 8009180:	dc01      	bgt.n	8009186 <__sflush_r+0x26>
 8009182:	2000      	movs	r0, #0
 8009184:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009186:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009188:	2e00      	cmp	r6, #0
 800918a:	d0fa      	beq.n	8009182 <__sflush_r+0x22>
 800918c:	2300      	movs	r3, #0
 800918e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009192:	682f      	ldr	r7, [r5, #0]
 8009194:	602b      	str	r3, [r5, #0]
 8009196:	d036      	beq.n	8009206 <__sflush_r+0xa6>
 8009198:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800919a:	89a3      	ldrh	r3, [r4, #12]
 800919c:	075a      	lsls	r2, r3, #29
 800919e:	d505      	bpl.n	80091ac <__sflush_r+0x4c>
 80091a0:	6863      	ldr	r3, [r4, #4]
 80091a2:	1ac0      	subs	r0, r0, r3
 80091a4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80091a6:	b10b      	cbz	r3, 80091ac <__sflush_r+0x4c>
 80091a8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80091aa:	1ac0      	subs	r0, r0, r3
 80091ac:	2300      	movs	r3, #0
 80091ae:	4602      	mov	r2, r0
 80091b0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80091b2:	4628      	mov	r0, r5
 80091b4:	69e1      	ldr	r1, [r4, #28]
 80091b6:	47b0      	blx	r6
 80091b8:	1c43      	adds	r3, r0, #1
 80091ba:	89a3      	ldrh	r3, [r4, #12]
 80091bc:	d106      	bne.n	80091cc <__sflush_r+0x6c>
 80091be:	6829      	ldr	r1, [r5, #0]
 80091c0:	291d      	cmp	r1, #29
 80091c2:	d830      	bhi.n	8009226 <__sflush_r+0xc6>
 80091c4:	4a2a      	ldr	r2, [pc, #168]	; (8009270 <__sflush_r+0x110>)
 80091c6:	40ca      	lsrs	r2, r1
 80091c8:	07d6      	lsls	r6, r2, #31
 80091ca:	d52c      	bpl.n	8009226 <__sflush_r+0xc6>
 80091cc:	2200      	movs	r2, #0
 80091ce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80091d2:	b21b      	sxth	r3, r3
 80091d4:	6062      	str	r2, [r4, #4]
 80091d6:	6922      	ldr	r2, [r4, #16]
 80091d8:	04d9      	lsls	r1, r3, #19
 80091da:	81a3      	strh	r3, [r4, #12]
 80091dc:	6022      	str	r2, [r4, #0]
 80091de:	d504      	bpl.n	80091ea <__sflush_r+0x8a>
 80091e0:	1c42      	adds	r2, r0, #1
 80091e2:	d101      	bne.n	80091e8 <__sflush_r+0x88>
 80091e4:	682b      	ldr	r3, [r5, #0]
 80091e6:	b903      	cbnz	r3, 80091ea <__sflush_r+0x8a>
 80091e8:	6520      	str	r0, [r4, #80]	; 0x50
 80091ea:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80091ec:	602f      	str	r7, [r5, #0]
 80091ee:	2900      	cmp	r1, #0
 80091f0:	d0c7      	beq.n	8009182 <__sflush_r+0x22>
 80091f2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80091f6:	4299      	cmp	r1, r3
 80091f8:	d002      	beq.n	8009200 <__sflush_r+0xa0>
 80091fa:	4628      	mov	r0, r5
 80091fc:	f000 f936 	bl	800946c <_free_r>
 8009200:	2000      	movs	r0, #0
 8009202:	6320      	str	r0, [r4, #48]	; 0x30
 8009204:	e7be      	b.n	8009184 <__sflush_r+0x24>
 8009206:	69e1      	ldr	r1, [r4, #28]
 8009208:	2301      	movs	r3, #1
 800920a:	4628      	mov	r0, r5
 800920c:	47b0      	blx	r6
 800920e:	1c41      	adds	r1, r0, #1
 8009210:	d1c3      	bne.n	800919a <__sflush_r+0x3a>
 8009212:	682b      	ldr	r3, [r5, #0]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d0c0      	beq.n	800919a <__sflush_r+0x3a>
 8009218:	2b1d      	cmp	r3, #29
 800921a:	d001      	beq.n	8009220 <__sflush_r+0xc0>
 800921c:	2b16      	cmp	r3, #22
 800921e:	d101      	bne.n	8009224 <__sflush_r+0xc4>
 8009220:	602f      	str	r7, [r5, #0]
 8009222:	e7ae      	b.n	8009182 <__sflush_r+0x22>
 8009224:	89a3      	ldrh	r3, [r4, #12]
 8009226:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800922a:	81a3      	strh	r3, [r4, #12]
 800922c:	e7aa      	b.n	8009184 <__sflush_r+0x24>
 800922e:	690f      	ldr	r7, [r1, #16]
 8009230:	2f00      	cmp	r7, #0
 8009232:	d0a6      	beq.n	8009182 <__sflush_r+0x22>
 8009234:	079b      	lsls	r3, r3, #30
 8009236:	bf18      	it	ne
 8009238:	2300      	movne	r3, #0
 800923a:	680e      	ldr	r6, [r1, #0]
 800923c:	bf08      	it	eq
 800923e:	694b      	ldreq	r3, [r1, #20]
 8009240:	1bf6      	subs	r6, r6, r7
 8009242:	600f      	str	r7, [r1, #0]
 8009244:	608b      	str	r3, [r1, #8]
 8009246:	2e00      	cmp	r6, #0
 8009248:	dd9b      	ble.n	8009182 <__sflush_r+0x22>
 800924a:	4633      	mov	r3, r6
 800924c:	463a      	mov	r2, r7
 800924e:	4628      	mov	r0, r5
 8009250:	69e1      	ldr	r1, [r4, #28]
 8009252:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 8009256:	47e0      	blx	ip
 8009258:	2800      	cmp	r0, #0
 800925a:	dc06      	bgt.n	800926a <__sflush_r+0x10a>
 800925c:	89a3      	ldrh	r3, [r4, #12]
 800925e:	f04f 30ff 	mov.w	r0, #4294967295
 8009262:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009266:	81a3      	strh	r3, [r4, #12]
 8009268:	e78c      	b.n	8009184 <__sflush_r+0x24>
 800926a:	4407      	add	r7, r0
 800926c:	1a36      	subs	r6, r6, r0
 800926e:	e7ea      	b.n	8009246 <__sflush_r+0xe6>
 8009270:	20400001 	.word	0x20400001

08009274 <_fflush_r>:
 8009274:	b538      	push	{r3, r4, r5, lr}
 8009276:	460c      	mov	r4, r1
 8009278:	4605      	mov	r5, r0
 800927a:	b118      	cbz	r0, 8009284 <_fflush_r+0x10>
 800927c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800927e:	b90b      	cbnz	r3, 8009284 <_fflush_r+0x10>
 8009280:	f000 f864 	bl	800934c <__sinit>
 8009284:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8009288:	b1b8      	cbz	r0, 80092ba <_fflush_r+0x46>
 800928a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800928c:	07db      	lsls	r3, r3, #31
 800928e:	d404      	bmi.n	800929a <_fflush_r+0x26>
 8009290:	0581      	lsls	r1, r0, #22
 8009292:	d402      	bmi.n	800929a <_fflush_r+0x26>
 8009294:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009296:	f000 f9cf 	bl	8009638 <__retarget_lock_acquire_recursive>
 800929a:	4628      	mov	r0, r5
 800929c:	4621      	mov	r1, r4
 800929e:	f7ff ff5f 	bl	8009160 <__sflush_r>
 80092a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80092a4:	4605      	mov	r5, r0
 80092a6:	07da      	lsls	r2, r3, #31
 80092a8:	d405      	bmi.n	80092b6 <_fflush_r+0x42>
 80092aa:	89a3      	ldrh	r3, [r4, #12]
 80092ac:	059b      	lsls	r3, r3, #22
 80092ae:	d402      	bmi.n	80092b6 <_fflush_r+0x42>
 80092b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80092b2:	f000 f9c2 	bl	800963a <__retarget_lock_release_recursive>
 80092b6:	4628      	mov	r0, r5
 80092b8:	bd38      	pop	{r3, r4, r5, pc}
 80092ba:	4605      	mov	r5, r0
 80092bc:	e7fb      	b.n	80092b6 <_fflush_r+0x42>
	...

080092c0 <std>:
 80092c0:	2300      	movs	r3, #0
 80092c2:	b510      	push	{r4, lr}
 80092c4:	4604      	mov	r4, r0
 80092c6:	e9c0 3300 	strd	r3, r3, [r0]
 80092ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80092ce:	6083      	str	r3, [r0, #8]
 80092d0:	8181      	strh	r1, [r0, #12]
 80092d2:	6643      	str	r3, [r0, #100]	; 0x64
 80092d4:	81c2      	strh	r2, [r0, #14]
 80092d6:	6183      	str	r3, [r0, #24]
 80092d8:	4619      	mov	r1, r3
 80092da:	2208      	movs	r2, #8
 80092dc:	305c      	adds	r0, #92	; 0x5c
 80092de:	f7ff f86d 	bl	80083bc <memset>
 80092e2:	4b07      	ldr	r3, [pc, #28]	; (8009300 <std+0x40>)
 80092e4:	61e4      	str	r4, [r4, #28]
 80092e6:	6223      	str	r3, [r4, #32]
 80092e8:	4b06      	ldr	r3, [pc, #24]	; (8009304 <std+0x44>)
 80092ea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80092ee:	6263      	str	r3, [r4, #36]	; 0x24
 80092f0:	4b05      	ldr	r3, [pc, #20]	; (8009308 <std+0x48>)
 80092f2:	62a3      	str	r3, [r4, #40]	; 0x28
 80092f4:	4b05      	ldr	r3, [pc, #20]	; (800930c <std+0x4c>)
 80092f6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80092f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80092fc:	f000 b99a 	b.w	8009634 <__retarget_lock_init_recursive>
 8009300:	0800a2cd 	.word	0x0800a2cd
 8009304:	0800a2ef 	.word	0x0800a2ef
 8009308:	0800a327 	.word	0x0800a327
 800930c:	0800a34b 	.word	0x0800a34b

08009310 <_cleanup_r>:
 8009310:	4901      	ldr	r1, [pc, #4]	; (8009318 <_cleanup_r+0x8>)
 8009312:	f000 b96b 	b.w	80095ec <_fwalk_reent>
 8009316:	bf00      	nop
 8009318:	0800c2ad 	.word	0x0800c2ad

0800931c <__sfp_lock_acquire>:
 800931c:	4801      	ldr	r0, [pc, #4]	; (8009324 <__sfp_lock_acquire+0x8>)
 800931e:	f000 b98b 	b.w	8009638 <__retarget_lock_acquire_recursive>
 8009322:	bf00      	nop
 8009324:	20006466 	.word	0x20006466

08009328 <__sfp_lock_release>:
 8009328:	4801      	ldr	r0, [pc, #4]	; (8009330 <__sfp_lock_release+0x8>)
 800932a:	f000 b986 	b.w	800963a <__retarget_lock_release_recursive>
 800932e:	bf00      	nop
 8009330:	20006466 	.word	0x20006466

08009334 <__sinit_lock_acquire>:
 8009334:	4801      	ldr	r0, [pc, #4]	; (800933c <__sinit_lock_acquire+0x8>)
 8009336:	f000 b97f 	b.w	8009638 <__retarget_lock_acquire_recursive>
 800933a:	bf00      	nop
 800933c:	20006467 	.word	0x20006467

08009340 <__sinit_lock_release>:
 8009340:	4801      	ldr	r0, [pc, #4]	; (8009348 <__sinit_lock_release+0x8>)
 8009342:	f000 b97a 	b.w	800963a <__retarget_lock_release_recursive>
 8009346:	bf00      	nop
 8009348:	20006467 	.word	0x20006467

0800934c <__sinit>:
 800934c:	b510      	push	{r4, lr}
 800934e:	4604      	mov	r4, r0
 8009350:	f7ff fff0 	bl	8009334 <__sinit_lock_acquire>
 8009354:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009356:	b11a      	cbz	r2, 8009360 <__sinit+0x14>
 8009358:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800935c:	f7ff bff0 	b.w	8009340 <__sinit_lock_release>
 8009360:	4b0d      	ldr	r3, [pc, #52]	; (8009398 <__sinit+0x4c>)
 8009362:	2104      	movs	r1, #4
 8009364:	63e3      	str	r3, [r4, #60]	; 0x3c
 8009366:	2303      	movs	r3, #3
 8009368:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800936c:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 8009370:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 8009374:	6860      	ldr	r0, [r4, #4]
 8009376:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800937a:	f7ff ffa1 	bl	80092c0 <std>
 800937e:	2201      	movs	r2, #1
 8009380:	2109      	movs	r1, #9
 8009382:	68a0      	ldr	r0, [r4, #8]
 8009384:	f7ff ff9c 	bl	80092c0 <std>
 8009388:	2202      	movs	r2, #2
 800938a:	2112      	movs	r1, #18
 800938c:	68e0      	ldr	r0, [r4, #12]
 800938e:	f7ff ff97 	bl	80092c0 <std>
 8009392:	2301      	movs	r3, #1
 8009394:	63a3      	str	r3, [r4, #56]	; 0x38
 8009396:	e7df      	b.n	8009358 <__sinit+0xc>
 8009398:	08009311 	.word	0x08009311

0800939c <__libc_fini_array>:
 800939c:	b538      	push	{r3, r4, r5, lr}
 800939e:	4d07      	ldr	r5, [pc, #28]	; (80093bc <__libc_fini_array+0x20>)
 80093a0:	4c07      	ldr	r4, [pc, #28]	; (80093c0 <__libc_fini_array+0x24>)
 80093a2:	1b64      	subs	r4, r4, r5
 80093a4:	10a4      	asrs	r4, r4, #2
 80093a6:	b91c      	cbnz	r4, 80093b0 <__libc_fini_array+0x14>
 80093a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80093ac:	f003 bcf4 	b.w	800cd98 <_fini>
 80093b0:	3c01      	subs	r4, #1
 80093b2:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 80093b6:	4798      	blx	r3
 80093b8:	e7f5      	b.n	80093a6 <__libc_fini_array+0xa>
 80093ba:	bf00      	nop
 80093bc:	0800d200 	.word	0x0800d200
 80093c0:	0800d204 	.word	0x0800d204

080093c4 <_malloc_trim_r>:
 80093c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093c8:	4606      	mov	r6, r0
 80093ca:	2008      	movs	r0, #8
 80093cc:	460c      	mov	r4, r1
 80093ce:	f002 f9a7 	bl	800b720 <sysconf>
 80093d2:	4680      	mov	r8, r0
 80093d4:	4f22      	ldr	r7, [pc, #136]	; (8009460 <_malloc_trim_r+0x9c>)
 80093d6:	4630      	mov	r0, r6
 80093d8:	f000 fbf4 	bl	8009bc4 <__malloc_lock>
 80093dc:	68bb      	ldr	r3, [r7, #8]
 80093de:	685d      	ldr	r5, [r3, #4]
 80093e0:	f025 0503 	bic.w	r5, r5, #3
 80093e4:	1b2c      	subs	r4, r5, r4
 80093e6:	3c11      	subs	r4, #17
 80093e8:	4444      	add	r4, r8
 80093ea:	fbb4 f4f8 	udiv	r4, r4, r8
 80093ee:	3c01      	subs	r4, #1
 80093f0:	fb08 f404 	mul.w	r4, r8, r4
 80093f4:	45a0      	cmp	r8, r4
 80093f6:	dd05      	ble.n	8009404 <_malloc_trim_r+0x40>
 80093f8:	4630      	mov	r0, r6
 80093fa:	f000 fbe9 	bl	8009bd0 <__malloc_unlock>
 80093fe:	2000      	movs	r0, #0
 8009400:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009404:	2100      	movs	r1, #0
 8009406:	4630      	mov	r0, r6
 8009408:	f000 ff50 	bl	800a2ac <_sbrk_r>
 800940c:	68bb      	ldr	r3, [r7, #8]
 800940e:	442b      	add	r3, r5
 8009410:	4298      	cmp	r0, r3
 8009412:	d1f1      	bne.n	80093f8 <_malloc_trim_r+0x34>
 8009414:	4630      	mov	r0, r6
 8009416:	4261      	negs	r1, r4
 8009418:	f000 ff48 	bl	800a2ac <_sbrk_r>
 800941c:	3001      	adds	r0, #1
 800941e:	d110      	bne.n	8009442 <_malloc_trim_r+0x7e>
 8009420:	2100      	movs	r1, #0
 8009422:	4630      	mov	r0, r6
 8009424:	f000 ff42 	bl	800a2ac <_sbrk_r>
 8009428:	68ba      	ldr	r2, [r7, #8]
 800942a:	1a83      	subs	r3, r0, r2
 800942c:	2b0f      	cmp	r3, #15
 800942e:	dde3      	ble.n	80093f8 <_malloc_trim_r+0x34>
 8009430:	490c      	ldr	r1, [pc, #48]	; (8009464 <_malloc_trim_r+0xa0>)
 8009432:	f043 0301 	orr.w	r3, r3, #1
 8009436:	6809      	ldr	r1, [r1, #0]
 8009438:	6053      	str	r3, [r2, #4]
 800943a:	1a40      	subs	r0, r0, r1
 800943c:	490a      	ldr	r1, [pc, #40]	; (8009468 <_malloc_trim_r+0xa4>)
 800943e:	6008      	str	r0, [r1, #0]
 8009440:	e7da      	b.n	80093f8 <_malloc_trim_r+0x34>
 8009442:	68bb      	ldr	r3, [r7, #8]
 8009444:	4a08      	ldr	r2, [pc, #32]	; (8009468 <_malloc_trim_r+0xa4>)
 8009446:	1b2d      	subs	r5, r5, r4
 8009448:	f045 0501 	orr.w	r5, r5, #1
 800944c:	605d      	str	r5, [r3, #4]
 800944e:	6813      	ldr	r3, [r2, #0]
 8009450:	4630      	mov	r0, r6
 8009452:	1b1b      	subs	r3, r3, r4
 8009454:	6013      	str	r3, [r2, #0]
 8009456:	f000 fbbb 	bl	8009bd0 <__malloc_unlock>
 800945a:	2001      	movs	r0, #1
 800945c:	e7d0      	b.n	8009400 <_malloc_trim_r+0x3c>
 800945e:	bf00      	nop
 8009460:	20000494 	.word	0x20000494
 8009464:	2000089c 	.word	0x2000089c
 8009468:	20006468 	.word	0x20006468

0800946c <_free_r>:
 800946c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800946e:	4605      	mov	r5, r0
 8009470:	460f      	mov	r7, r1
 8009472:	2900      	cmp	r1, #0
 8009474:	f000 80b1 	beq.w	80095da <_free_r+0x16e>
 8009478:	f000 fba4 	bl	8009bc4 <__malloc_lock>
 800947c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8009480:	4856      	ldr	r0, [pc, #344]	; (80095dc <_free_r+0x170>)
 8009482:	f022 0401 	bic.w	r4, r2, #1
 8009486:	f1a7 0308 	sub.w	r3, r7, #8
 800948a:	eb03 0c04 	add.w	ip, r3, r4
 800948e:	6881      	ldr	r1, [r0, #8]
 8009490:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8009494:	4561      	cmp	r1, ip
 8009496:	f026 0603 	bic.w	r6, r6, #3
 800949a:	f002 0201 	and.w	r2, r2, #1
 800949e:	d11b      	bne.n	80094d8 <_free_r+0x6c>
 80094a0:	4434      	add	r4, r6
 80094a2:	b93a      	cbnz	r2, 80094b4 <_free_r+0x48>
 80094a4:	f857 2c08 	ldr.w	r2, [r7, #-8]
 80094a8:	1a9b      	subs	r3, r3, r2
 80094aa:	4414      	add	r4, r2
 80094ac:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 80094b0:	60ca      	str	r2, [r1, #12]
 80094b2:	6091      	str	r1, [r2, #8]
 80094b4:	f044 0201 	orr.w	r2, r4, #1
 80094b8:	605a      	str	r2, [r3, #4]
 80094ba:	6083      	str	r3, [r0, #8]
 80094bc:	4b48      	ldr	r3, [pc, #288]	; (80095e0 <_free_r+0x174>)
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	42a3      	cmp	r3, r4
 80094c2:	d804      	bhi.n	80094ce <_free_r+0x62>
 80094c4:	4b47      	ldr	r3, [pc, #284]	; (80095e4 <_free_r+0x178>)
 80094c6:	4628      	mov	r0, r5
 80094c8:	6819      	ldr	r1, [r3, #0]
 80094ca:	f7ff ff7b 	bl	80093c4 <_malloc_trim_r>
 80094ce:	4628      	mov	r0, r5
 80094d0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80094d4:	f000 bb7c 	b.w	8009bd0 <__malloc_unlock>
 80094d8:	f8cc 6004 	str.w	r6, [ip, #4]
 80094dc:	2a00      	cmp	r2, #0
 80094de:	d138      	bne.n	8009552 <_free_r+0xe6>
 80094e0:	f857 1c08 	ldr.w	r1, [r7, #-8]
 80094e4:	f100 0708 	add.w	r7, r0, #8
 80094e8:	1a5b      	subs	r3, r3, r1
 80094ea:	440c      	add	r4, r1
 80094ec:	6899      	ldr	r1, [r3, #8]
 80094ee:	42b9      	cmp	r1, r7
 80094f0:	d031      	beq.n	8009556 <_free_r+0xea>
 80094f2:	68df      	ldr	r7, [r3, #12]
 80094f4:	60cf      	str	r7, [r1, #12]
 80094f6:	60b9      	str	r1, [r7, #8]
 80094f8:	eb0c 0106 	add.w	r1, ip, r6
 80094fc:	6849      	ldr	r1, [r1, #4]
 80094fe:	07c9      	lsls	r1, r1, #31
 8009500:	d40b      	bmi.n	800951a <_free_r+0xae>
 8009502:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8009506:	4434      	add	r4, r6
 8009508:	bb3a      	cbnz	r2, 800955a <_free_r+0xee>
 800950a:	4e37      	ldr	r6, [pc, #220]	; (80095e8 <_free_r+0x17c>)
 800950c:	42b1      	cmp	r1, r6
 800950e:	d124      	bne.n	800955a <_free_r+0xee>
 8009510:	2201      	movs	r2, #1
 8009512:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009516:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800951a:	f044 0101 	orr.w	r1, r4, #1
 800951e:	6059      	str	r1, [r3, #4]
 8009520:	511c      	str	r4, [r3, r4]
 8009522:	2a00      	cmp	r2, #0
 8009524:	d1d3      	bne.n	80094ce <_free_r+0x62>
 8009526:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800952a:	d21b      	bcs.n	8009564 <_free_r+0xf8>
 800952c:	0961      	lsrs	r1, r4, #5
 800952e:	08e2      	lsrs	r2, r4, #3
 8009530:	2401      	movs	r4, #1
 8009532:	408c      	lsls	r4, r1
 8009534:	6841      	ldr	r1, [r0, #4]
 8009536:	3201      	adds	r2, #1
 8009538:	430c      	orrs	r4, r1
 800953a:	6044      	str	r4, [r0, #4]
 800953c:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 8009540:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8009544:	3908      	subs	r1, #8
 8009546:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800954a:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800954e:	60e3      	str	r3, [r4, #12]
 8009550:	e7bd      	b.n	80094ce <_free_r+0x62>
 8009552:	2200      	movs	r2, #0
 8009554:	e7d0      	b.n	80094f8 <_free_r+0x8c>
 8009556:	2201      	movs	r2, #1
 8009558:	e7ce      	b.n	80094f8 <_free_r+0x8c>
 800955a:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800955e:	60ce      	str	r6, [r1, #12]
 8009560:	60b1      	str	r1, [r6, #8]
 8009562:	e7da      	b.n	800951a <_free_r+0xae>
 8009564:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 8009568:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800956c:	d214      	bcs.n	8009598 <_free_r+0x12c>
 800956e:	09a2      	lsrs	r2, r4, #6
 8009570:	3238      	adds	r2, #56	; 0x38
 8009572:	1c51      	adds	r1, r2, #1
 8009574:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 8009578:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800957c:	428e      	cmp	r6, r1
 800957e:	d125      	bne.n	80095cc <_free_r+0x160>
 8009580:	2401      	movs	r4, #1
 8009582:	1092      	asrs	r2, r2, #2
 8009584:	fa04 f202 	lsl.w	r2, r4, r2
 8009588:	6844      	ldr	r4, [r0, #4]
 800958a:	4322      	orrs	r2, r4
 800958c:	6042      	str	r2, [r0, #4]
 800958e:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8009592:	60b3      	str	r3, [r6, #8]
 8009594:	60cb      	str	r3, [r1, #12]
 8009596:	e79a      	b.n	80094ce <_free_r+0x62>
 8009598:	2a14      	cmp	r2, #20
 800959a:	d801      	bhi.n	80095a0 <_free_r+0x134>
 800959c:	325b      	adds	r2, #91	; 0x5b
 800959e:	e7e8      	b.n	8009572 <_free_r+0x106>
 80095a0:	2a54      	cmp	r2, #84	; 0x54
 80095a2:	d802      	bhi.n	80095aa <_free_r+0x13e>
 80095a4:	0b22      	lsrs	r2, r4, #12
 80095a6:	326e      	adds	r2, #110	; 0x6e
 80095a8:	e7e3      	b.n	8009572 <_free_r+0x106>
 80095aa:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80095ae:	d802      	bhi.n	80095b6 <_free_r+0x14a>
 80095b0:	0be2      	lsrs	r2, r4, #15
 80095b2:	3277      	adds	r2, #119	; 0x77
 80095b4:	e7dd      	b.n	8009572 <_free_r+0x106>
 80095b6:	f240 5154 	movw	r1, #1364	; 0x554
 80095ba:	428a      	cmp	r2, r1
 80095bc:	bf96      	itet	ls
 80095be:	0ca2      	lsrls	r2, r4, #18
 80095c0:	227e      	movhi	r2, #126	; 0x7e
 80095c2:	327c      	addls	r2, #124	; 0x7c
 80095c4:	e7d5      	b.n	8009572 <_free_r+0x106>
 80095c6:	6889      	ldr	r1, [r1, #8]
 80095c8:	428e      	cmp	r6, r1
 80095ca:	d004      	beq.n	80095d6 <_free_r+0x16a>
 80095cc:	684a      	ldr	r2, [r1, #4]
 80095ce:	f022 0203 	bic.w	r2, r2, #3
 80095d2:	42a2      	cmp	r2, r4
 80095d4:	d8f7      	bhi.n	80095c6 <_free_r+0x15a>
 80095d6:	68ce      	ldr	r6, [r1, #12]
 80095d8:	e7d9      	b.n	800958e <_free_r+0x122>
 80095da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095dc:	20000494 	.word	0x20000494
 80095e0:	200008a0 	.word	0x200008a0
 80095e4:	20006498 	.word	0x20006498
 80095e8:	2000049c 	.word	0x2000049c

080095ec <_fwalk_reent>:
 80095ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095f0:	4606      	mov	r6, r0
 80095f2:	4688      	mov	r8, r1
 80095f4:	2700      	movs	r7, #0
 80095f6:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 80095fa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80095fe:	f1b9 0901 	subs.w	r9, r9, #1
 8009602:	d505      	bpl.n	8009610 <_fwalk_reent+0x24>
 8009604:	6824      	ldr	r4, [r4, #0]
 8009606:	2c00      	cmp	r4, #0
 8009608:	d1f7      	bne.n	80095fa <_fwalk_reent+0xe>
 800960a:	4638      	mov	r0, r7
 800960c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009610:	89ab      	ldrh	r3, [r5, #12]
 8009612:	2b01      	cmp	r3, #1
 8009614:	d907      	bls.n	8009626 <_fwalk_reent+0x3a>
 8009616:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800961a:	3301      	adds	r3, #1
 800961c:	d003      	beq.n	8009626 <_fwalk_reent+0x3a>
 800961e:	4629      	mov	r1, r5
 8009620:	4630      	mov	r0, r6
 8009622:	47c0      	blx	r8
 8009624:	4307      	orrs	r7, r0
 8009626:	3568      	adds	r5, #104	; 0x68
 8009628:	e7e9      	b.n	80095fe <_fwalk_reent+0x12>
	...

0800962c <_localeconv_r>:
 800962c:	4800      	ldr	r0, [pc, #0]	; (8009630 <_localeconv_r+0x4>)
 800962e:	4770      	bx	lr
 8009630:	20000994 	.word	0x20000994

08009634 <__retarget_lock_init_recursive>:
 8009634:	4770      	bx	lr

08009636 <__retarget_lock_close_recursive>:
 8009636:	4770      	bx	lr

08009638 <__retarget_lock_acquire_recursive>:
 8009638:	4770      	bx	lr

0800963a <__retarget_lock_release_recursive>:
 800963a:	4770      	bx	lr

0800963c <__swhatbuf_r>:
 800963c:	b570      	push	{r4, r5, r6, lr}
 800963e:	460e      	mov	r6, r1
 8009640:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009644:	4614      	mov	r4, r2
 8009646:	2900      	cmp	r1, #0
 8009648:	461d      	mov	r5, r3
 800964a:	b096      	sub	sp, #88	; 0x58
 800964c:	da0a      	bge.n	8009664 <__swhatbuf_r+0x28>
 800964e:	2300      	movs	r3, #0
 8009650:	f9b6 100c 	ldrsh.w	r1, [r6, #12]
 8009654:	602b      	str	r3, [r5, #0]
 8009656:	f011 0080 	ands.w	r0, r1, #128	; 0x80
 800965a:	d116      	bne.n	800968a <__swhatbuf_r+0x4e>
 800965c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009660:	6023      	str	r3, [r4, #0]
 8009662:	e015      	b.n	8009690 <__swhatbuf_r+0x54>
 8009664:	466a      	mov	r2, sp
 8009666:	f002 fef5 	bl	800c454 <_fstat_r>
 800966a:	2800      	cmp	r0, #0
 800966c:	dbef      	blt.n	800964e <__swhatbuf_r+0x12>
 800966e:	9a01      	ldr	r2, [sp, #4]
 8009670:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8009674:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009678:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800967c:	425a      	negs	r2, r3
 800967e:	415a      	adcs	r2, r3
 8009680:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009684:	602a      	str	r2, [r5, #0]
 8009686:	6023      	str	r3, [r4, #0]
 8009688:	e002      	b.n	8009690 <__swhatbuf_r+0x54>
 800968a:	2240      	movs	r2, #64	; 0x40
 800968c:	4618      	mov	r0, r3
 800968e:	6022      	str	r2, [r4, #0]
 8009690:	b016      	add	sp, #88	; 0x58
 8009692:	bd70      	pop	{r4, r5, r6, pc}

08009694 <__smakebuf_r>:
 8009694:	898b      	ldrh	r3, [r1, #12]
 8009696:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009698:	079d      	lsls	r5, r3, #30
 800969a:	4606      	mov	r6, r0
 800969c:	460c      	mov	r4, r1
 800969e:	d507      	bpl.n	80096b0 <__smakebuf_r+0x1c>
 80096a0:	f104 0343 	add.w	r3, r4, #67	; 0x43
 80096a4:	6023      	str	r3, [r4, #0]
 80096a6:	6123      	str	r3, [r4, #16]
 80096a8:	2301      	movs	r3, #1
 80096aa:	6163      	str	r3, [r4, #20]
 80096ac:	b002      	add	sp, #8
 80096ae:	bd70      	pop	{r4, r5, r6, pc}
 80096b0:	466a      	mov	r2, sp
 80096b2:	ab01      	add	r3, sp, #4
 80096b4:	f7ff ffc2 	bl	800963c <__swhatbuf_r>
 80096b8:	9900      	ldr	r1, [sp, #0]
 80096ba:	4605      	mov	r5, r0
 80096bc:	4630      	mov	r0, r6
 80096be:	f000 f829 	bl	8009714 <_malloc_r>
 80096c2:	b948      	cbnz	r0, 80096d8 <__smakebuf_r+0x44>
 80096c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096c8:	059a      	lsls	r2, r3, #22
 80096ca:	d4ef      	bmi.n	80096ac <__smakebuf_r+0x18>
 80096cc:	f023 0303 	bic.w	r3, r3, #3
 80096d0:	f043 0302 	orr.w	r3, r3, #2
 80096d4:	81a3      	strh	r3, [r4, #12]
 80096d6:	e7e3      	b.n	80096a0 <__smakebuf_r+0xc>
 80096d8:	4b0d      	ldr	r3, [pc, #52]	; (8009710 <__smakebuf_r+0x7c>)
 80096da:	63f3      	str	r3, [r6, #60]	; 0x3c
 80096dc:	89a3      	ldrh	r3, [r4, #12]
 80096de:	6020      	str	r0, [r4, #0]
 80096e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80096e4:	81a3      	strh	r3, [r4, #12]
 80096e6:	9b00      	ldr	r3, [sp, #0]
 80096e8:	6120      	str	r0, [r4, #16]
 80096ea:	6163      	str	r3, [r4, #20]
 80096ec:	9b01      	ldr	r3, [sp, #4]
 80096ee:	b15b      	cbz	r3, 8009708 <__smakebuf_r+0x74>
 80096f0:	4630      	mov	r0, r6
 80096f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80096f6:	f003 f807 	bl	800c708 <_isatty_r>
 80096fa:	b128      	cbz	r0, 8009708 <__smakebuf_r+0x74>
 80096fc:	89a3      	ldrh	r3, [r4, #12]
 80096fe:	f023 0303 	bic.w	r3, r3, #3
 8009702:	f043 0301 	orr.w	r3, r3, #1
 8009706:	81a3      	strh	r3, [r4, #12]
 8009708:	89a0      	ldrh	r0, [r4, #12]
 800970a:	4305      	orrs	r5, r0
 800970c:	81a5      	strh	r5, [r4, #12]
 800970e:	e7cd      	b.n	80096ac <__smakebuf_r+0x18>
 8009710:	08009311 	.word	0x08009311

08009714 <_malloc_r>:
 8009714:	f101 030b 	add.w	r3, r1, #11
 8009718:	2b16      	cmp	r3, #22
 800971a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800971e:	4605      	mov	r5, r0
 8009720:	d906      	bls.n	8009730 <_malloc_r+0x1c>
 8009722:	f033 0707 	bics.w	r7, r3, #7
 8009726:	d504      	bpl.n	8009732 <_malloc_r+0x1e>
 8009728:	230c      	movs	r3, #12
 800972a:	602b      	str	r3, [r5, #0]
 800972c:	2400      	movs	r4, #0
 800972e:	e1a3      	b.n	8009a78 <_malloc_r+0x364>
 8009730:	2710      	movs	r7, #16
 8009732:	42b9      	cmp	r1, r7
 8009734:	d8f8      	bhi.n	8009728 <_malloc_r+0x14>
 8009736:	4628      	mov	r0, r5
 8009738:	f000 fa44 	bl	8009bc4 <__malloc_lock>
 800973c:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8009740:	4eaf      	ldr	r6, [pc, #700]	; (8009a00 <_malloc_r+0x2ec>)
 8009742:	d237      	bcs.n	80097b4 <_malloc_r+0xa0>
 8009744:	f107 0208 	add.w	r2, r7, #8
 8009748:	4432      	add	r2, r6
 800974a:	6854      	ldr	r4, [r2, #4]
 800974c:	f1a2 0108 	sub.w	r1, r2, #8
 8009750:	428c      	cmp	r4, r1
 8009752:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8009756:	d102      	bne.n	800975e <_malloc_r+0x4a>
 8009758:	68d4      	ldr	r4, [r2, #12]
 800975a:	42a2      	cmp	r2, r4
 800975c:	d010      	beq.n	8009780 <_malloc_r+0x6c>
 800975e:	6863      	ldr	r3, [r4, #4]
 8009760:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8009764:	f023 0303 	bic.w	r3, r3, #3
 8009768:	60ca      	str	r2, [r1, #12]
 800976a:	4423      	add	r3, r4
 800976c:	6091      	str	r1, [r2, #8]
 800976e:	685a      	ldr	r2, [r3, #4]
 8009770:	f042 0201 	orr.w	r2, r2, #1
 8009774:	605a      	str	r2, [r3, #4]
 8009776:	4628      	mov	r0, r5
 8009778:	f000 fa2a 	bl	8009bd0 <__malloc_unlock>
 800977c:	3408      	adds	r4, #8
 800977e:	e17b      	b.n	8009a78 <_malloc_r+0x364>
 8009780:	3302      	adds	r3, #2
 8009782:	6934      	ldr	r4, [r6, #16]
 8009784:	499f      	ldr	r1, [pc, #636]	; (8009a04 <_malloc_r+0x2f0>)
 8009786:	428c      	cmp	r4, r1
 8009788:	d077      	beq.n	800987a <_malloc_r+0x166>
 800978a:	6862      	ldr	r2, [r4, #4]
 800978c:	f022 0c03 	bic.w	ip, r2, #3
 8009790:	ebac 0007 	sub.w	r0, ip, r7
 8009794:	280f      	cmp	r0, #15
 8009796:	dd48      	ble.n	800982a <_malloc_r+0x116>
 8009798:	19e2      	adds	r2, r4, r7
 800979a:	f040 0301 	orr.w	r3, r0, #1
 800979e:	f047 0701 	orr.w	r7, r7, #1
 80097a2:	6067      	str	r7, [r4, #4]
 80097a4:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80097a8:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80097ac:	6053      	str	r3, [r2, #4]
 80097ae:	f844 000c 	str.w	r0, [r4, ip]
 80097b2:	e7e0      	b.n	8009776 <_malloc_r+0x62>
 80097b4:	0a7b      	lsrs	r3, r7, #9
 80097b6:	d02a      	beq.n	800980e <_malloc_r+0xfa>
 80097b8:	2b04      	cmp	r3, #4
 80097ba:	d812      	bhi.n	80097e2 <_malloc_r+0xce>
 80097bc:	09bb      	lsrs	r3, r7, #6
 80097be:	3338      	adds	r3, #56	; 0x38
 80097c0:	1c5a      	adds	r2, r3, #1
 80097c2:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 80097c6:	6854      	ldr	r4, [r2, #4]
 80097c8:	f1a2 0c08 	sub.w	ip, r2, #8
 80097cc:	4564      	cmp	r4, ip
 80097ce:	d006      	beq.n	80097de <_malloc_r+0xca>
 80097d0:	6862      	ldr	r2, [r4, #4]
 80097d2:	f022 0203 	bic.w	r2, r2, #3
 80097d6:	1bd0      	subs	r0, r2, r7
 80097d8:	280f      	cmp	r0, #15
 80097da:	dd1c      	ble.n	8009816 <_malloc_r+0x102>
 80097dc:	3b01      	subs	r3, #1
 80097de:	3301      	adds	r3, #1
 80097e0:	e7cf      	b.n	8009782 <_malloc_r+0x6e>
 80097e2:	2b14      	cmp	r3, #20
 80097e4:	d801      	bhi.n	80097ea <_malloc_r+0xd6>
 80097e6:	335b      	adds	r3, #91	; 0x5b
 80097e8:	e7ea      	b.n	80097c0 <_malloc_r+0xac>
 80097ea:	2b54      	cmp	r3, #84	; 0x54
 80097ec:	d802      	bhi.n	80097f4 <_malloc_r+0xe0>
 80097ee:	0b3b      	lsrs	r3, r7, #12
 80097f0:	336e      	adds	r3, #110	; 0x6e
 80097f2:	e7e5      	b.n	80097c0 <_malloc_r+0xac>
 80097f4:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80097f8:	d802      	bhi.n	8009800 <_malloc_r+0xec>
 80097fa:	0bfb      	lsrs	r3, r7, #15
 80097fc:	3377      	adds	r3, #119	; 0x77
 80097fe:	e7df      	b.n	80097c0 <_malloc_r+0xac>
 8009800:	f240 5254 	movw	r2, #1364	; 0x554
 8009804:	4293      	cmp	r3, r2
 8009806:	d804      	bhi.n	8009812 <_malloc_r+0xfe>
 8009808:	0cbb      	lsrs	r3, r7, #18
 800980a:	337c      	adds	r3, #124	; 0x7c
 800980c:	e7d8      	b.n	80097c0 <_malloc_r+0xac>
 800980e:	233f      	movs	r3, #63	; 0x3f
 8009810:	e7d6      	b.n	80097c0 <_malloc_r+0xac>
 8009812:	237e      	movs	r3, #126	; 0x7e
 8009814:	e7d4      	b.n	80097c0 <_malloc_r+0xac>
 8009816:	2800      	cmp	r0, #0
 8009818:	68e1      	ldr	r1, [r4, #12]
 800981a:	db04      	blt.n	8009826 <_malloc_r+0x112>
 800981c:	68a3      	ldr	r3, [r4, #8]
 800981e:	60d9      	str	r1, [r3, #12]
 8009820:	608b      	str	r3, [r1, #8]
 8009822:	18a3      	adds	r3, r4, r2
 8009824:	e7a3      	b.n	800976e <_malloc_r+0x5a>
 8009826:	460c      	mov	r4, r1
 8009828:	e7d0      	b.n	80097cc <_malloc_r+0xb8>
 800982a:	2800      	cmp	r0, #0
 800982c:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8009830:	db07      	blt.n	8009842 <_malloc_r+0x12e>
 8009832:	44a4      	add	ip, r4
 8009834:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8009838:	f043 0301 	orr.w	r3, r3, #1
 800983c:	f8cc 3004 	str.w	r3, [ip, #4]
 8009840:	e799      	b.n	8009776 <_malloc_r+0x62>
 8009842:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8009846:	6870      	ldr	r0, [r6, #4]
 8009848:	f080 8094 	bcs.w	8009974 <_malloc_r+0x260>
 800984c:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8009850:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8009854:	f04f 0c01 	mov.w	ip, #1
 8009858:	fa0c fc0e 	lsl.w	ip, ip, lr
 800985c:	ea4c 0000 	orr.w	r0, ip, r0
 8009860:	3201      	adds	r2, #1
 8009862:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8009866:	6070      	str	r0, [r6, #4]
 8009868:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 800986c:	3808      	subs	r0, #8
 800986e:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8009872:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8009876:	f8cc 400c 	str.w	r4, [ip, #12]
 800987a:	2001      	movs	r0, #1
 800987c:	109a      	asrs	r2, r3, #2
 800987e:	fa00 f202 	lsl.w	r2, r0, r2
 8009882:	6870      	ldr	r0, [r6, #4]
 8009884:	4290      	cmp	r0, r2
 8009886:	d326      	bcc.n	80098d6 <_malloc_r+0x1c2>
 8009888:	4210      	tst	r0, r2
 800988a:	d106      	bne.n	800989a <_malloc_r+0x186>
 800988c:	f023 0303 	bic.w	r3, r3, #3
 8009890:	0052      	lsls	r2, r2, #1
 8009892:	4210      	tst	r0, r2
 8009894:	f103 0304 	add.w	r3, r3, #4
 8009898:	d0fa      	beq.n	8009890 <_malloc_r+0x17c>
 800989a:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 800989e:	46c1      	mov	r9, r8
 80098a0:	469e      	mov	lr, r3
 80098a2:	f8d9 400c 	ldr.w	r4, [r9, #12]
 80098a6:	454c      	cmp	r4, r9
 80098a8:	f040 80b8 	bne.w	8009a1c <_malloc_r+0x308>
 80098ac:	f10e 0e01 	add.w	lr, lr, #1
 80098b0:	f01e 0f03 	tst.w	lr, #3
 80098b4:	f109 0908 	add.w	r9, r9, #8
 80098b8:	d1f3      	bne.n	80098a2 <_malloc_r+0x18e>
 80098ba:	0798      	lsls	r0, r3, #30
 80098bc:	f040 80e2 	bne.w	8009a84 <_malloc_r+0x370>
 80098c0:	6873      	ldr	r3, [r6, #4]
 80098c2:	ea23 0302 	bic.w	r3, r3, r2
 80098c6:	6073      	str	r3, [r6, #4]
 80098c8:	6870      	ldr	r0, [r6, #4]
 80098ca:	0052      	lsls	r2, r2, #1
 80098cc:	4290      	cmp	r0, r2
 80098ce:	d302      	bcc.n	80098d6 <_malloc_r+0x1c2>
 80098d0:	2a00      	cmp	r2, #0
 80098d2:	f040 80e3 	bne.w	8009a9c <_malloc_r+0x388>
 80098d6:	f8d6 a008 	ldr.w	sl, [r6, #8]
 80098da:	f8da 3004 	ldr.w	r3, [sl, #4]
 80098de:	f023 0903 	bic.w	r9, r3, #3
 80098e2:	45b9      	cmp	r9, r7
 80098e4:	d304      	bcc.n	80098f0 <_malloc_r+0x1dc>
 80098e6:	eba9 0207 	sub.w	r2, r9, r7
 80098ea:	2a0f      	cmp	r2, #15
 80098ec:	f300 8141 	bgt.w	8009b72 <_malloc_r+0x45e>
 80098f0:	4b45      	ldr	r3, [pc, #276]	; (8009a08 <_malloc_r+0x2f4>)
 80098f2:	2008      	movs	r0, #8
 80098f4:	6819      	ldr	r1, [r3, #0]
 80098f6:	eb0a 0b09 	add.w	fp, sl, r9
 80098fa:	3110      	adds	r1, #16
 80098fc:	4439      	add	r1, r7
 80098fe:	9101      	str	r1, [sp, #4]
 8009900:	f001 ff0e 	bl	800b720 <sysconf>
 8009904:	4a41      	ldr	r2, [pc, #260]	; (8009a0c <_malloc_r+0x2f8>)
 8009906:	9901      	ldr	r1, [sp, #4]
 8009908:	6813      	ldr	r3, [r2, #0]
 800990a:	4680      	mov	r8, r0
 800990c:	3301      	adds	r3, #1
 800990e:	bf1f      	itttt	ne
 8009910:	f101 31ff 	addne.w	r1, r1, #4294967295
 8009914:	1809      	addne	r1, r1, r0
 8009916:	4243      	negne	r3, r0
 8009918:	4019      	andne	r1, r3
 800991a:	4628      	mov	r0, r5
 800991c:	9101      	str	r1, [sp, #4]
 800991e:	f000 fcc5 	bl	800a2ac <_sbrk_r>
 8009922:	1c42      	adds	r2, r0, #1
 8009924:	4604      	mov	r4, r0
 8009926:	f000 80f7 	beq.w	8009b18 <_malloc_r+0x404>
 800992a:	4583      	cmp	fp, r0
 800992c:	9901      	ldr	r1, [sp, #4]
 800992e:	4a37      	ldr	r2, [pc, #220]	; (8009a0c <_malloc_r+0x2f8>)
 8009930:	d902      	bls.n	8009938 <_malloc_r+0x224>
 8009932:	45b2      	cmp	sl, r6
 8009934:	f040 80f0 	bne.w	8009b18 <_malloc_r+0x404>
 8009938:	4b35      	ldr	r3, [pc, #212]	; (8009a10 <_malloc_r+0x2fc>)
 800993a:	45a3      	cmp	fp, r4
 800993c:	6818      	ldr	r0, [r3, #0]
 800993e:	f108 3cff 	add.w	ip, r8, #4294967295
 8009942:	4408      	add	r0, r1
 8009944:	6018      	str	r0, [r3, #0]
 8009946:	f040 80ab 	bne.w	8009aa0 <_malloc_r+0x38c>
 800994a:	ea1b 0f0c 	tst.w	fp, ip
 800994e:	f040 80a7 	bne.w	8009aa0 <_malloc_r+0x38c>
 8009952:	68b2      	ldr	r2, [r6, #8]
 8009954:	4449      	add	r1, r9
 8009956:	f041 0101 	orr.w	r1, r1, #1
 800995a:	6051      	str	r1, [r2, #4]
 800995c:	4a2d      	ldr	r2, [pc, #180]	; (8009a14 <_malloc_r+0x300>)
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	6811      	ldr	r1, [r2, #0]
 8009962:	428b      	cmp	r3, r1
 8009964:	bf88      	it	hi
 8009966:	6013      	strhi	r3, [r2, #0]
 8009968:	4a2b      	ldr	r2, [pc, #172]	; (8009a18 <_malloc_r+0x304>)
 800996a:	6811      	ldr	r1, [r2, #0]
 800996c:	428b      	cmp	r3, r1
 800996e:	bf88      	it	hi
 8009970:	6013      	strhi	r3, [r2, #0]
 8009972:	e0d1      	b.n	8009b18 <_malloc_r+0x404>
 8009974:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8009978:	ea4f 225c 	mov.w	r2, ip, lsr #9
 800997c:	d218      	bcs.n	80099b0 <_malloc_r+0x29c>
 800997e:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8009982:	3238      	adds	r2, #56	; 0x38
 8009984:	f102 0e01 	add.w	lr, r2, #1
 8009988:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 800998c:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8009990:	45f0      	cmp	r8, lr
 8009992:	d12b      	bne.n	80099ec <_malloc_r+0x2d8>
 8009994:	f04f 0c01 	mov.w	ip, #1
 8009998:	1092      	asrs	r2, r2, #2
 800999a:	fa0c f202 	lsl.w	r2, ip, r2
 800999e:	4310      	orrs	r0, r2
 80099a0:	6070      	str	r0, [r6, #4]
 80099a2:	e9c4 e802 	strd	lr, r8, [r4, #8]
 80099a6:	f8c8 4008 	str.w	r4, [r8, #8]
 80099aa:	f8ce 400c 	str.w	r4, [lr, #12]
 80099ae:	e764      	b.n	800987a <_malloc_r+0x166>
 80099b0:	2a14      	cmp	r2, #20
 80099b2:	d801      	bhi.n	80099b8 <_malloc_r+0x2a4>
 80099b4:	325b      	adds	r2, #91	; 0x5b
 80099b6:	e7e5      	b.n	8009984 <_malloc_r+0x270>
 80099b8:	2a54      	cmp	r2, #84	; 0x54
 80099ba:	d803      	bhi.n	80099c4 <_malloc_r+0x2b0>
 80099bc:	ea4f 321c 	mov.w	r2, ip, lsr #12
 80099c0:	326e      	adds	r2, #110	; 0x6e
 80099c2:	e7df      	b.n	8009984 <_malloc_r+0x270>
 80099c4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80099c8:	d803      	bhi.n	80099d2 <_malloc_r+0x2be>
 80099ca:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 80099ce:	3277      	adds	r2, #119	; 0x77
 80099d0:	e7d8      	b.n	8009984 <_malloc_r+0x270>
 80099d2:	f240 5e54 	movw	lr, #1364	; 0x554
 80099d6:	4572      	cmp	r2, lr
 80099d8:	bf96      	itet	ls
 80099da:	ea4f 429c 	movls.w	r2, ip, lsr #18
 80099de:	227e      	movhi	r2, #126	; 0x7e
 80099e0:	327c      	addls	r2, #124	; 0x7c
 80099e2:	e7cf      	b.n	8009984 <_malloc_r+0x270>
 80099e4:	f8de e008 	ldr.w	lr, [lr, #8]
 80099e8:	45f0      	cmp	r8, lr
 80099ea:	d005      	beq.n	80099f8 <_malloc_r+0x2e4>
 80099ec:	f8de 2004 	ldr.w	r2, [lr, #4]
 80099f0:	f022 0203 	bic.w	r2, r2, #3
 80099f4:	4562      	cmp	r2, ip
 80099f6:	d8f5      	bhi.n	80099e4 <_malloc_r+0x2d0>
 80099f8:	f8de 800c 	ldr.w	r8, [lr, #12]
 80099fc:	e7d1      	b.n	80099a2 <_malloc_r+0x28e>
 80099fe:	bf00      	nop
 8009a00:	20000494 	.word	0x20000494
 8009a04:	2000049c 	.word	0x2000049c
 8009a08:	20006498 	.word	0x20006498
 8009a0c:	2000089c 	.word	0x2000089c
 8009a10:	20006468 	.word	0x20006468
 8009a14:	20006490 	.word	0x20006490
 8009a18:	20006494 	.word	0x20006494
 8009a1c:	6860      	ldr	r0, [r4, #4]
 8009a1e:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8009a22:	f020 0003 	bic.w	r0, r0, #3
 8009a26:	eba0 0a07 	sub.w	sl, r0, r7
 8009a2a:	f1ba 0f0f 	cmp.w	sl, #15
 8009a2e:	dd12      	ble.n	8009a56 <_malloc_r+0x342>
 8009a30:	68a3      	ldr	r3, [r4, #8]
 8009a32:	19e2      	adds	r2, r4, r7
 8009a34:	f047 0701 	orr.w	r7, r7, #1
 8009a38:	6067      	str	r7, [r4, #4]
 8009a3a:	f8c3 c00c 	str.w	ip, [r3, #12]
 8009a3e:	f8cc 3008 	str.w	r3, [ip, #8]
 8009a42:	f04a 0301 	orr.w	r3, sl, #1
 8009a46:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8009a4a:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8009a4e:	6053      	str	r3, [r2, #4]
 8009a50:	f844 a000 	str.w	sl, [r4, r0]
 8009a54:	e68f      	b.n	8009776 <_malloc_r+0x62>
 8009a56:	f1ba 0f00 	cmp.w	sl, #0
 8009a5a:	db11      	blt.n	8009a80 <_malloc_r+0x36c>
 8009a5c:	4420      	add	r0, r4
 8009a5e:	6843      	ldr	r3, [r0, #4]
 8009a60:	f043 0301 	orr.w	r3, r3, #1
 8009a64:	6043      	str	r3, [r0, #4]
 8009a66:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8009a6a:	4628      	mov	r0, r5
 8009a6c:	f8c3 c00c 	str.w	ip, [r3, #12]
 8009a70:	f8cc 3008 	str.w	r3, [ip, #8]
 8009a74:	f000 f8ac 	bl	8009bd0 <__malloc_unlock>
 8009a78:	4620      	mov	r0, r4
 8009a7a:	b003      	add	sp, #12
 8009a7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a80:	4664      	mov	r4, ip
 8009a82:	e710      	b.n	80098a6 <_malloc_r+0x192>
 8009a84:	f858 0908 	ldr.w	r0, [r8], #-8
 8009a88:	3b01      	subs	r3, #1
 8009a8a:	4540      	cmp	r0, r8
 8009a8c:	f43f af15 	beq.w	80098ba <_malloc_r+0x1a6>
 8009a90:	e71a      	b.n	80098c8 <_malloc_r+0x1b4>
 8009a92:	3304      	adds	r3, #4
 8009a94:	0052      	lsls	r2, r2, #1
 8009a96:	4210      	tst	r0, r2
 8009a98:	d0fb      	beq.n	8009a92 <_malloc_r+0x37e>
 8009a9a:	e6fe      	b.n	800989a <_malloc_r+0x186>
 8009a9c:	4673      	mov	r3, lr
 8009a9e:	e7fa      	b.n	8009a96 <_malloc_r+0x382>
 8009aa0:	f8d2 e000 	ldr.w	lr, [r2]
 8009aa4:	f1be 3fff 	cmp.w	lr, #4294967295
 8009aa8:	bf1b      	ittet	ne
 8009aaa:	eba4 0b0b 	subne.w	fp, r4, fp
 8009aae:	eb0b 0200 	addne.w	r2, fp, r0
 8009ab2:	6014      	streq	r4, [r2, #0]
 8009ab4:	601a      	strne	r2, [r3, #0]
 8009ab6:	f014 0b07 	ands.w	fp, r4, #7
 8009aba:	bf0e      	itee	eq
 8009abc:	4658      	moveq	r0, fp
 8009abe:	f1cb 0008 	rsbne	r0, fp, #8
 8009ac2:	1824      	addne	r4, r4, r0
 8009ac4:	1862      	adds	r2, r4, r1
 8009ac6:	ea02 010c 	and.w	r1, r2, ip
 8009aca:	4480      	add	r8, r0
 8009acc:	eba8 0801 	sub.w	r8, r8, r1
 8009ad0:	ea08 080c 	and.w	r8, r8, ip
 8009ad4:	4641      	mov	r1, r8
 8009ad6:	4628      	mov	r0, r5
 8009ad8:	9201      	str	r2, [sp, #4]
 8009ada:	f000 fbe7 	bl	800a2ac <_sbrk_r>
 8009ade:	1c43      	adds	r3, r0, #1
 8009ae0:	9a01      	ldr	r2, [sp, #4]
 8009ae2:	4b29      	ldr	r3, [pc, #164]	; (8009b88 <_malloc_r+0x474>)
 8009ae4:	d107      	bne.n	8009af6 <_malloc_r+0x3e2>
 8009ae6:	f1bb 0f00 	cmp.w	fp, #0
 8009aea:	d023      	beq.n	8009b34 <_malloc_r+0x420>
 8009aec:	f04f 0800 	mov.w	r8, #0
 8009af0:	f1ab 0008 	sub.w	r0, fp, #8
 8009af4:	4410      	add	r0, r2
 8009af6:	681a      	ldr	r2, [r3, #0]
 8009af8:	1b00      	subs	r0, r0, r4
 8009afa:	4440      	add	r0, r8
 8009afc:	4442      	add	r2, r8
 8009afe:	f040 0001 	orr.w	r0, r0, #1
 8009b02:	45b2      	cmp	sl, r6
 8009b04:	60b4      	str	r4, [r6, #8]
 8009b06:	601a      	str	r2, [r3, #0]
 8009b08:	6060      	str	r0, [r4, #4]
 8009b0a:	f43f af27 	beq.w	800995c <_malloc_r+0x248>
 8009b0e:	f1b9 0f0f 	cmp.w	r9, #15
 8009b12:	d812      	bhi.n	8009b3a <_malloc_r+0x426>
 8009b14:	2301      	movs	r3, #1
 8009b16:	6063      	str	r3, [r4, #4]
 8009b18:	68b3      	ldr	r3, [r6, #8]
 8009b1a:	685b      	ldr	r3, [r3, #4]
 8009b1c:	f023 0303 	bic.w	r3, r3, #3
 8009b20:	42bb      	cmp	r3, r7
 8009b22:	eba3 0207 	sub.w	r2, r3, r7
 8009b26:	d301      	bcc.n	8009b2c <_malloc_r+0x418>
 8009b28:	2a0f      	cmp	r2, #15
 8009b2a:	dc22      	bgt.n	8009b72 <_malloc_r+0x45e>
 8009b2c:	4628      	mov	r0, r5
 8009b2e:	f000 f84f 	bl	8009bd0 <__malloc_unlock>
 8009b32:	e5fb      	b.n	800972c <_malloc_r+0x18>
 8009b34:	4610      	mov	r0, r2
 8009b36:	46d8      	mov	r8, fp
 8009b38:	e7dd      	b.n	8009af6 <_malloc_r+0x3e2>
 8009b3a:	2105      	movs	r1, #5
 8009b3c:	f8da 2004 	ldr.w	r2, [sl, #4]
 8009b40:	f1a9 090c 	sub.w	r9, r9, #12
 8009b44:	f029 0907 	bic.w	r9, r9, #7
 8009b48:	f002 0201 	and.w	r2, r2, #1
 8009b4c:	ea42 0209 	orr.w	r2, r2, r9
 8009b50:	f8ca 2004 	str.w	r2, [sl, #4]
 8009b54:	f1b9 0f0f 	cmp.w	r9, #15
 8009b58:	eb0a 0209 	add.w	r2, sl, r9
 8009b5c:	e9c2 1101 	strd	r1, r1, [r2, #4]
 8009b60:	f67f aefc 	bls.w	800995c <_malloc_r+0x248>
 8009b64:	4628      	mov	r0, r5
 8009b66:	f10a 0108 	add.w	r1, sl, #8
 8009b6a:	f7ff fc7f 	bl	800946c <_free_r>
 8009b6e:	4b06      	ldr	r3, [pc, #24]	; (8009b88 <_malloc_r+0x474>)
 8009b70:	e6f4      	b.n	800995c <_malloc_r+0x248>
 8009b72:	68b4      	ldr	r4, [r6, #8]
 8009b74:	f047 0301 	orr.w	r3, r7, #1
 8009b78:	f042 0201 	orr.w	r2, r2, #1
 8009b7c:	4427      	add	r7, r4
 8009b7e:	6063      	str	r3, [r4, #4]
 8009b80:	60b7      	str	r7, [r6, #8]
 8009b82:	607a      	str	r2, [r7, #4]
 8009b84:	e5f7      	b.n	8009776 <_malloc_r+0x62>
 8009b86:	bf00      	nop
 8009b88:	20006468 	.word	0x20006468

08009b8c <memchr>:
 8009b8c:	4603      	mov	r3, r0
 8009b8e:	b510      	push	{r4, lr}
 8009b90:	b2c9      	uxtb	r1, r1
 8009b92:	4402      	add	r2, r0
 8009b94:	4293      	cmp	r3, r2
 8009b96:	4618      	mov	r0, r3
 8009b98:	d101      	bne.n	8009b9e <memchr+0x12>
 8009b9a:	2000      	movs	r0, #0
 8009b9c:	e003      	b.n	8009ba6 <memchr+0x1a>
 8009b9e:	7804      	ldrb	r4, [r0, #0]
 8009ba0:	3301      	adds	r3, #1
 8009ba2:	428c      	cmp	r4, r1
 8009ba4:	d1f6      	bne.n	8009b94 <memchr+0x8>
 8009ba6:	bd10      	pop	{r4, pc}

08009ba8 <memcpy>:
 8009ba8:	440a      	add	r2, r1
 8009baa:	4291      	cmp	r1, r2
 8009bac:	f100 33ff 	add.w	r3, r0, #4294967295
 8009bb0:	d100      	bne.n	8009bb4 <memcpy+0xc>
 8009bb2:	4770      	bx	lr
 8009bb4:	b510      	push	{r4, lr}
 8009bb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009bba:	4291      	cmp	r1, r2
 8009bbc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009bc0:	d1f9      	bne.n	8009bb6 <memcpy+0xe>
 8009bc2:	bd10      	pop	{r4, pc}

08009bc4 <__malloc_lock>:
 8009bc4:	4801      	ldr	r0, [pc, #4]	; (8009bcc <__malloc_lock+0x8>)
 8009bc6:	f7ff bd37 	b.w	8009638 <__retarget_lock_acquire_recursive>
 8009bca:	bf00      	nop
 8009bcc:	20006465 	.word	0x20006465

08009bd0 <__malloc_unlock>:
 8009bd0:	4801      	ldr	r0, [pc, #4]	; (8009bd8 <__malloc_unlock+0x8>)
 8009bd2:	f7ff bd32 	b.w	800963a <__retarget_lock_release_recursive>
 8009bd6:	bf00      	nop
 8009bd8:	20006465 	.word	0x20006465

08009bdc <_Balloc>:
 8009bdc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8009bde:	b570      	push	{r4, r5, r6, lr}
 8009be0:	4605      	mov	r5, r0
 8009be2:	460c      	mov	r4, r1
 8009be4:	b17b      	cbz	r3, 8009c06 <_Balloc+0x2a>
 8009be6:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8009be8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8009bec:	b9a0      	cbnz	r0, 8009c18 <_Balloc+0x3c>
 8009bee:	2101      	movs	r1, #1
 8009bf0:	fa01 f604 	lsl.w	r6, r1, r4
 8009bf4:	1d72      	adds	r2, r6, #5
 8009bf6:	4628      	mov	r0, r5
 8009bf8:	0092      	lsls	r2, r2, #2
 8009bfa:	f002 fb11 	bl	800c220 <_calloc_r>
 8009bfe:	b148      	cbz	r0, 8009c14 <_Balloc+0x38>
 8009c00:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8009c04:	e00b      	b.n	8009c1e <_Balloc+0x42>
 8009c06:	2221      	movs	r2, #33	; 0x21
 8009c08:	2104      	movs	r1, #4
 8009c0a:	f002 fb09 	bl	800c220 <_calloc_r>
 8009c0e:	64e8      	str	r0, [r5, #76]	; 0x4c
 8009c10:	2800      	cmp	r0, #0
 8009c12:	d1e8      	bne.n	8009be6 <_Balloc+0xa>
 8009c14:	2000      	movs	r0, #0
 8009c16:	bd70      	pop	{r4, r5, r6, pc}
 8009c18:	6802      	ldr	r2, [r0, #0]
 8009c1a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8009c1e:	2300      	movs	r3, #0
 8009c20:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009c24:	e7f7      	b.n	8009c16 <_Balloc+0x3a>

08009c26 <_Bfree>:
 8009c26:	b131      	cbz	r1, 8009c36 <_Bfree+0x10>
 8009c28:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8009c2a:	684a      	ldr	r2, [r1, #4]
 8009c2c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8009c30:	6008      	str	r0, [r1, #0]
 8009c32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009c36:	4770      	bx	lr

08009c38 <__multadd>:
 8009c38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c3c:	4607      	mov	r7, r0
 8009c3e:	460c      	mov	r4, r1
 8009c40:	461e      	mov	r6, r3
 8009c42:	2000      	movs	r0, #0
 8009c44:	690d      	ldr	r5, [r1, #16]
 8009c46:	f101 0c14 	add.w	ip, r1, #20
 8009c4a:	f8dc 3000 	ldr.w	r3, [ip]
 8009c4e:	3001      	adds	r0, #1
 8009c50:	b299      	uxth	r1, r3
 8009c52:	fb02 6101 	mla	r1, r2, r1, r6
 8009c56:	0c1e      	lsrs	r6, r3, #16
 8009c58:	0c0b      	lsrs	r3, r1, #16
 8009c5a:	fb02 3306 	mla	r3, r2, r6, r3
 8009c5e:	b289      	uxth	r1, r1
 8009c60:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009c64:	4285      	cmp	r5, r0
 8009c66:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009c6a:	f84c 1b04 	str.w	r1, [ip], #4
 8009c6e:	dcec      	bgt.n	8009c4a <__multadd+0x12>
 8009c70:	b30e      	cbz	r6, 8009cb6 <__multadd+0x7e>
 8009c72:	68a3      	ldr	r3, [r4, #8]
 8009c74:	42ab      	cmp	r3, r5
 8009c76:	dc19      	bgt.n	8009cac <__multadd+0x74>
 8009c78:	6861      	ldr	r1, [r4, #4]
 8009c7a:	4638      	mov	r0, r7
 8009c7c:	3101      	adds	r1, #1
 8009c7e:	f7ff ffad 	bl	8009bdc <_Balloc>
 8009c82:	4680      	mov	r8, r0
 8009c84:	b928      	cbnz	r0, 8009c92 <__multadd+0x5a>
 8009c86:	4602      	mov	r2, r0
 8009c88:	21b5      	movs	r1, #181	; 0xb5
 8009c8a:	4b0c      	ldr	r3, [pc, #48]	; (8009cbc <__multadd+0x84>)
 8009c8c:	480c      	ldr	r0, [pc, #48]	; (8009cc0 <__multadd+0x88>)
 8009c8e:	f002 faa9 	bl	800c1e4 <__assert_func>
 8009c92:	6922      	ldr	r2, [r4, #16]
 8009c94:	f104 010c 	add.w	r1, r4, #12
 8009c98:	3202      	adds	r2, #2
 8009c9a:	0092      	lsls	r2, r2, #2
 8009c9c:	300c      	adds	r0, #12
 8009c9e:	f7ff ff83 	bl	8009ba8 <memcpy>
 8009ca2:	4621      	mov	r1, r4
 8009ca4:	4638      	mov	r0, r7
 8009ca6:	f7ff ffbe 	bl	8009c26 <_Bfree>
 8009caa:	4644      	mov	r4, r8
 8009cac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009cb0:	3501      	adds	r5, #1
 8009cb2:	615e      	str	r6, [r3, #20]
 8009cb4:	6125      	str	r5, [r4, #16]
 8009cb6:	4620      	mov	r0, r4
 8009cb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cbc:	0800ce6f 	.word	0x0800ce6f
 8009cc0:	0800cedb 	.word	0x0800cedb

08009cc4 <__hi0bits>:
 8009cc4:	0c02      	lsrs	r2, r0, #16
 8009cc6:	0412      	lsls	r2, r2, #16
 8009cc8:	4603      	mov	r3, r0
 8009cca:	b9ca      	cbnz	r2, 8009d00 <__hi0bits+0x3c>
 8009ccc:	0403      	lsls	r3, r0, #16
 8009cce:	2010      	movs	r0, #16
 8009cd0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009cd4:	bf04      	itt	eq
 8009cd6:	021b      	lsleq	r3, r3, #8
 8009cd8:	3008      	addeq	r0, #8
 8009cda:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009cde:	bf04      	itt	eq
 8009ce0:	011b      	lsleq	r3, r3, #4
 8009ce2:	3004      	addeq	r0, #4
 8009ce4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009ce8:	bf04      	itt	eq
 8009cea:	009b      	lsleq	r3, r3, #2
 8009cec:	3002      	addeq	r0, #2
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	db05      	blt.n	8009cfe <__hi0bits+0x3a>
 8009cf2:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8009cf6:	f100 0001 	add.w	r0, r0, #1
 8009cfa:	bf08      	it	eq
 8009cfc:	2020      	moveq	r0, #32
 8009cfe:	4770      	bx	lr
 8009d00:	2000      	movs	r0, #0
 8009d02:	e7e5      	b.n	8009cd0 <__hi0bits+0xc>

08009d04 <__lo0bits>:
 8009d04:	6803      	ldr	r3, [r0, #0]
 8009d06:	4602      	mov	r2, r0
 8009d08:	f013 0007 	ands.w	r0, r3, #7
 8009d0c:	d00b      	beq.n	8009d26 <__lo0bits+0x22>
 8009d0e:	07d9      	lsls	r1, r3, #31
 8009d10:	d421      	bmi.n	8009d56 <__lo0bits+0x52>
 8009d12:	0798      	lsls	r0, r3, #30
 8009d14:	bf49      	itett	mi
 8009d16:	085b      	lsrmi	r3, r3, #1
 8009d18:	089b      	lsrpl	r3, r3, #2
 8009d1a:	2001      	movmi	r0, #1
 8009d1c:	6013      	strmi	r3, [r2, #0]
 8009d1e:	bf5c      	itt	pl
 8009d20:	2002      	movpl	r0, #2
 8009d22:	6013      	strpl	r3, [r2, #0]
 8009d24:	4770      	bx	lr
 8009d26:	b299      	uxth	r1, r3
 8009d28:	b909      	cbnz	r1, 8009d2e <__lo0bits+0x2a>
 8009d2a:	2010      	movs	r0, #16
 8009d2c:	0c1b      	lsrs	r3, r3, #16
 8009d2e:	b2d9      	uxtb	r1, r3
 8009d30:	b909      	cbnz	r1, 8009d36 <__lo0bits+0x32>
 8009d32:	3008      	adds	r0, #8
 8009d34:	0a1b      	lsrs	r3, r3, #8
 8009d36:	0719      	lsls	r1, r3, #28
 8009d38:	bf04      	itt	eq
 8009d3a:	091b      	lsreq	r3, r3, #4
 8009d3c:	3004      	addeq	r0, #4
 8009d3e:	0799      	lsls	r1, r3, #30
 8009d40:	bf04      	itt	eq
 8009d42:	089b      	lsreq	r3, r3, #2
 8009d44:	3002      	addeq	r0, #2
 8009d46:	07d9      	lsls	r1, r3, #31
 8009d48:	d403      	bmi.n	8009d52 <__lo0bits+0x4e>
 8009d4a:	085b      	lsrs	r3, r3, #1
 8009d4c:	f100 0001 	add.w	r0, r0, #1
 8009d50:	d003      	beq.n	8009d5a <__lo0bits+0x56>
 8009d52:	6013      	str	r3, [r2, #0]
 8009d54:	4770      	bx	lr
 8009d56:	2000      	movs	r0, #0
 8009d58:	4770      	bx	lr
 8009d5a:	2020      	movs	r0, #32
 8009d5c:	4770      	bx	lr
	...

08009d60 <__i2b>:
 8009d60:	b510      	push	{r4, lr}
 8009d62:	460c      	mov	r4, r1
 8009d64:	2101      	movs	r1, #1
 8009d66:	f7ff ff39 	bl	8009bdc <_Balloc>
 8009d6a:	4602      	mov	r2, r0
 8009d6c:	b928      	cbnz	r0, 8009d7a <__i2b+0x1a>
 8009d6e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009d72:	4b04      	ldr	r3, [pc, #16]	; (8009d84 <__i2b+0x24>)
 8009d74:	4804      	ldr	r0, [pc, #16]	; (8009d88 <__i2b+0x28>)
 8009d76:	f002 fa35 	bl	800c1e4 <__assert_func>
 8009d7a:	2301      	movs	r3, #1
 8009d7c:	6144      	str	r4, [r0, #20]
 8009d7e:	6103      	str	r3, [r0, #16]
 8009d80:	bd10      	pop	{r4, pc}
 8009d82:	bf00      	nop
 8009d84:	0800ce6f 	.word	0x0800ce6f
 8009d88:	0800cedb 	.word	0x0800cedb

08009d8c <__multiply>:
 8009d8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d90:	4691      	mov	r9, r2
 8009d92:	690a      	ldr	r2, [r1, #16]
 8009d94:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009d98:	460c      	mov	r4, r1
 8009d9a:	429a      	cmp	r2, r3
 8009d9c:	bfbe      	ittt	lt
 8009d9e:	460b      	movlt	r3, r1
 8009da0:	464c      	movlt	r4, r9
 8009da2:	4699      	movlt	r9, r3
 8009da4:	6927      	ldr	r7, [r4, #16]
 8009da6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009daa:	68a3      	ldr	r3, [r4, #8]
 8009dac:	6861      	ldr	r1, [r4, #4]
 8009dae:	eb07 060a 	add.w	r6, r7, sl
 8009db2:	42b3      	cmp	r3, r6
 8009db4:	b085      	sub	sp, #20
 8009db6:	bfb8      	it	lt
 8009db8:	3101      	addlt	r1, #1
 8009dba:	f7ff ff0f 	bl	8009bdc <_Balloc>
 8009dbe:	b930      	cbnz	r0, 8009dce <__multiply+0x42>
 8009dc0:	4602      	mov	r2, r0
 8009dc2:	f240 115d 	movw	r1, #349	; 0x15d
 8009dc6:	4b43      	ldr	r3, [pc, #268]	; (8009ed4 <__multiply+0x148>)
 8009dc8:	4843      	ldr	r0, [pc, #268]	; (8009ed8 <__multiply+0x14c>)
 8009dca:	f002 fa0b 	bl	800c1e4 <__assert_func>
 8009dce:	f100 0514 	add.w	r5, r0, #20
 8009dd2:	462b      	mov	r3, r5
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009dda:	4543      	cmp	r3, r8
 8009ddc:	d321      	bcc.n	8009e22 <__multiply+0x96>
 8009dde:	f104 0314 	add.w	r3, r4, #20
 8009de2:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009de6:	f109 0314 	add.w	r3, r9, #20
 8009dea:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009dee:	9202      	str	r2, [sp, #8]
 8009df0:	1b3a      	subs	r2, r7, r4
 8009df2:	3a15      	subs	r2, #21
 8009df4:	f022 0203 	bic.w	r2, r2, #3
 8009df8:	3204      	adds	r2, #4
 8009dfa:	f104 0115 	add.w	r1, r4, #21
 8009dfe:	428f      	cmp	r7, r1
 8009e00:	bf38      	it	cc
 8009e02:	2204      	movcc	r2, #4
 8009e04:	9201      	str	r2, [sp, #4]
 8009e06:	9a02      	ldr	r2, [sp, #8]
 8009e08:	9303      	str	r3, [sp, #12]
 8009e0a:	429a      	cmp	r2, r3
 8009e0c:	d80c      	bhi.n	8009e28 <__multiply+0x9c>
 8009e0e:	2e00      	cmp	r6, #0
 8009e10:	dd03      	ble.n	8009e1a <__multiply+0x8e>
 8009e12:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d059      	beq.n	8009ece <__multiply+0x142>
 8009e1a:	6106      	str	r6, [r0, #16]
 8009e1c:	b005      	add	sp, #20
 8009e1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e22:	f843 2b04 	str.w	r2, [r3], #4
 8009e26:	e7d8      	b.n	8009dda <__multiply+0x4e>
 8009e28:	f8b3 a000 	ldrh.w	sl, [r3]
 8009e2c:	f1ba 0f00 	cmp.w	sl, #0
 8009e30:	d023      	beq.n	8009e7a <__multiply+0xee>
 8009e32:	46a9      	mov	r9, r5
 8009e34:	f04f 0c00 	mov.w	ip, #0
 8009e38:	f104 0e14 	add.w	lr, r4, #20
 8009e3c:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009e40:	f8d9 1000 	ldr.w	r1, [r9]
 8009e44:	fa1f fb82 	uxth.w	fp, r2
 8009e48:	b289      	uxth	r1, r1
 8009e4a:	fb0a 110b 	mla	r1, sl, fp, r1
 8009e4e:	4461      	add	r1, ip
 8009e50:	f8d9 c000 	ldr.w	ip, [r9]
 8009e54:	0c12      	lsrs	r2, r2, #16
 8009e56:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8009e5a:	fb0a c202 	mla	r2, sl, r2, ip
 8009e5e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009e62:	b289      	uxth	r1, r1
 8009e64:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009e68:	4577      	cmp	r7, lr
 8009e6a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009e6e:	f849 1b04 	str.w	r1, [r9], #4
 8009e72:	d8e3      	bhi.n	8009e3c <__multiply+0xb0>
 8009e74:	9a01      	ldr	r2, [sp, #4]
 8009e76:	f845 c002 	str.w	ip, [r5, r2]
 8009e7a:	9a03      	ldr	r2, [sp, #12]
 8009e7c:	3304      	adds	r3, #4
 8009e7e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009e82:	f1b9 0f00 	cmp.w	r9, #0
 8009e86:	d020      	beq.n	8009eca <__multiply+0x13e>
 8009e88:	46ae      	mov	lr, r5
 8009e8a:	f04f 0a00 	mov.w	sl, #0
 8009e8e:	6829      	ldr	r1, [r5, #0]
 8009e90:	f104 0c14 	add.w	ip, r4, #20
 8009e94:	f8bc b000 	ldrh.w	fp, [ip]
 8009e98:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009e9c:	b289      	uxth	r1, r1
 8009e9e:	fb09 220b 	mla	r2, r9, fp, r2
 8009ea2:	4492      	add	sl, r2
 8009ea4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009ea8:	f84e 1b04 	str.w	r1, [lr], #4
 8009eac:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009eb0:	f8be 1000 	ldrh.w	r1, [lr]
 8009eb4:	0c12      	lsrs	r2, r2, #16
 8009eb6:	fb09 1102 	mla	r1, r9, r2, r1
 8009eba:	4567      	cmp	r7, ip
 8009ebc:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009ec0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009ec4:	d8e6      	bhi.n	8009e94 <__multiply+0x108>
 8009ec6:	9a01      	ldr	r2, [sp, #4]
 8009ec8:	50a9      	str	r1, [r5, r2]
 8009eca:	3504      	adds	r5, #4
 8009ecc:	e79b      	b.n	8009e06 <__multiply+0x7a>
 8009ece:	3e01      	subs	r6, #1
 8009ed0:	e79d      	b.n	8009e0e <__multiply+0x82>
 8009ed2:	bf00      	nop
 8009ed4:	0800ce6f 	.word	0x0800ce6f
 8009ed8:	0800cedb 	.word	0x0800cedb

08009edc <__pow5mult>:
 8009edc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ee0:	4615      	mov	r5, r2
 8009ee2:	f012 0203 	ands.w	r2, r2, #3
 8009ee6:	4606      	mov	r6, r0
 8009ee8:	460f      	mov	r7, r1
 8009eea:	d007      	beq.n	8009efc <__pow5mult+0x20>
 8009eec:	4c1a      	ldr	r4, [pc, #104]	; (8009f58 <__pow5mult+0x7c>)
 8009eee:	3a01      	subs	r2, #1
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009ef6:	f7ff fe9f 	bl	8009c38 <__multadd>
 8009efa:	4607      	mov	r7, r0
 8009efc:	10ad      	asrs	r5, r5, #2
 8009efe:	d027      	beq.n	8009f50 <__pow5mult+0x74>
 8009f00:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 8009f02:	b944      	cbnz	r4, 8009f16 <__pow5mult+0x3a>
 8009f04:	f240 2171 	movw	r1, #625	; 0x271
 8009f08:	4630      	mov	r0, r6
 8009f0a:	f7ff ff29 	bl	8009d60 <__i2b>
 8009f0e:	2300      	movs	r3, #0
 8009f10:	4604      	mov	r4, r0
 8009f12:	64b0      	str	r0, [r6, #72]	; 0x48
 8009f14:	6003      	str	r3, [r0, #0]
 8009f16:	f04f 0900 	mov.w	r9, #0
 8009f1a:	07eb      	lsls	r3, r5, #31
 8009f1c:	d50a      	bpl.n	8009f34 <__pow5mult+0x58>
 8009f1e:	4639      	mov	r1, r7
 8009f20:	4622      	mov	r2, r4
 8009f22:	4630      	mov	r0, r6
 8009f24:	f7ff ff32 	bl	8009d8c <__multiply>
 8009f28:	4680      	mov	r8, r0
 8009f2a:	4639      	mov	r1, r7
 8009f2c:	4630      	mov	r0, r6
 8009f2e:	f7ff fe7a 	bl	8009c26 <_Bfree>
 8009f32:	4647      	mov	r7, r8
 8009f34:	106d      	asrs	r5, r5, #1
 8009f36:	d00b      	beq.n	8009f50 <__pow5mult+0x74>
 8009f38:	6820      	ldr	r0, [r4, #0]
 8009f3a:	b938      	cbnz	r0, 8009f4c <__pow5mult+0x70>
 8009f3c:	4622      	mov	r2, r4
 8009f3e:	4621      	mov	r1, r4
 8009f40:	4630      	mov	r0, r6
 8009f42:	f7ff ff23 	bl	8009d8c <__multiply>
 8009f46:	6020      	str	r0, [r4, #0]
 8009f48:	f8c0 9000 	str.w	r9, [r0]
 8009f4c:	4604      	mov	r4, r0
 8009f4e:	e7e4      	b.n	8009f1a <__pow5mult+0x3e>
 8009f50:	4638      	mov	r0, r7
 8009f52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f56:	bf00      	nop
 8009f58:	0800d028 	.word	0x0800d028

08009f5c <__lshift>:
 8009f5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f60:	460c      	mov	r4, r1
 8009f62:	4607      	mov	r7, r0
 8009f64:	4691      	mov	r9, r2
 8009f66:	6923      	ldr	r3, [r4, #16]
 8009f68:	6849      	ldr	r1, [r1, #4]
 8009f6a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009f6e:	68a3      	ldr	r3, [r4, #8]
 8009f70:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009f74:	f108 0601 	add.w	r6, r8, #1
 8009f78:	42b3      	cmp	r3, r6
 8009f7a:	db0b      	blt.n	8009f94 <__lshift+0x38>
 8009f7c:	4638      	mov	r0, r7
 8009f7e:	f7ff fe2d 	bl	8009bdc <_Balloc>
 8009f82:	4605      	mov	r5, r0
 8009f84:	b948      	cbnz	r0, 8009f9a <__lshift+0x3e>
 8009f86:	4602      	mov	r2, r0
 8009f88:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009f8c:	4b29      	ldr	r3, [pc, #164]	; (800a034 <__lshift+0xd8>)
 8009f8e:	482a      	ldr	r0, [pc, #168]	; (800a038 <__lshift+0xdc>)
 8009f90:	f002 f928 	bl	800c1e4 <__assert_func>
 8009f94:	3101      	adds	r1, #1
 8009f96:	005b      	lsls	r3, r3, #1
 8009f98:	e7ee      	b.n	8009f78 <__lshift+0x1c>
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	f100 0114 	add.w	r1, r0, #20
 8009fa0:	f100 0210 	add.w	r2, r0, #16
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	4553      	cmp	r3, sl
 8009fa8:	db37      	blt.n	800a01a <__lshift+0xbe>
 8009faa:	6920      	ldr	r0, [r4, #16]
 8009fac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009fb0:	f104 0314 	add.w	r3, r4, #20
 8009fb4:	f019 091f 	ands.w	r9, r9, #31
 8009fb8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009fbc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009fc0:	d02f      	beq.n	800a022 <__lshift+0xc6>
 8009fc2:	468a      	mov	sl, r1
 8009fc4:	f04f 0c00 	mov.w	ip, #0
 8009fc8:	f1c9 0e20 	rsb	lr, r9, #32
 8009fcc:	681a      	ldr	r2, [r3, #0]
 8009fce:	fa02 f209 	lsl.w	r2, r2, r9
 8009fd2:	ea42 020c 	orr.w	r2, r2, ip
 8009fd6:	f84a 2b04 	str.w	r2, [sl], #4
 8009fda:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fde:	4298      	cmp	r0, r3
 8009fe0:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009fe4:	d8f2      	bhi.n	8009fcc <__lshift+0x70>
 8009fe6:	1b03      	subs	r3, r0, r4
 8009fe8:	3b15      	subs	r3, #21
 8009fea:	f023 0303 	bic.w	r3, r3, #3
 8009fee:	3304      	adds	r3, #4
 8009ff0:	f104 0215 	add.w	r2, r4, #21
 8009ff4:	4290      	cmp	r0, r2
 8009ff6:	bf38      	it	cc
 8009ff8:	2304      	movcc	r3, #4
 8009ffa:	f841 c003 	str.w	ip, [r1, r3]
 8009ffe:	f1bc 0f00 	cmp.w	ip, #0
 800a002:	d001      	beq.n	800a008 <__lshift+0xac>
 800a004:	f108 0602 	add.w	r6, r8, #2
 800a008:	3e01      	subs	r6, #1
 800a00a:	4638      	mov	r0, r7
 800a00c:	4621      	mov	r1, r4
 800a00e:	612e      	str	r6, [r5, #16]
 800a010:	f7ff fe09 	bl	8009c26 <_Bfree>
 800a014:	4628      	mov	r0, r5
 800a016:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a01a:	f842 0f04 	str.w	r0, [r2, #4]!
 800a01e:	3301      	adds	r3, #1
 800a020:	e7c1      	b.n	8009fa6 <__lshift+0x4a>
 800a022:	3904      	subs	r1, #4
 800a024:	f853 2b04 	ldr.w	r2, [r3], #4
 800a028:	4298      	cmp	r0, r3
 800a02a:	f841 2f04 	str.w	r2, [r1, #4]!
 800a02e:	d8f9      	bhi.n	800a024 <__lshift+0xc8>
 800a030:	e7ea      	b.n	800a008 <__lshift+0xac>
 800a032:	bf00      	nop
 800a034:	0800ce6f 	.word	0x0800ce6f
 800a038:	0800cedb 	.word	0x0800cedb

0800a03c <__mcmp>:
 800a03c:	4603      	mov	r3, r0
 800a03e:	690a      	ldr	r2, [r1, #16]
 800a040:	6900      	ldr	r0, [r0, #16]
 800a042:	b530      	push	{r4, r5, lr}
 800a044:	1a80      	subs	r0, r0, r2
 800a046:	d10d      	bne.n	800a064 <__mcmp+0x28>
 800a048:	3314      	adds	r3, #20
 800a04a:	3114      	adds	r1, #20
 800a04c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a050:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a054:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a058:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a05c:	4295      	cmp	r5, r2
 800a05e:	d002      	beq.n	800a066 <__mcmp+0x2a>
 800a060:	d304      	bcc.n	800a06c <__mcmp+0x30>
 800a062:	2001      	movs	r0, #1
 800a064:	bd30      	pop	{r4, r5, pc}
 800a066:	42a3      	cmp	r3, r4
 800a068:	d3f4      	bcc.n	800a054 <__mcmp+0x18>
 800a06a:	e7fb      	b.n	800a064 <__mcmp+0x28>
 800a06c:	f04f 30ff 	mov.w	r0, #4294967295
 800a070:	e7f8      	b.n	800a064 <__mcmp+0x28>
	...

0800a074 <__mdiff>:
 800a074:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a078:	460d      	mov	r5, r1
 800a07a:	4607      	mov	r7, r0
 800a07c:	4611      	mov	r1, r2
 800a07e:	4628      	mov	r0, r5
 800a080:	4614      	mov	r4, r2
 800a082:	f7ff ffdb 	bl	800a03c <__mcmp>
 800a086:	1e06      	subs	r6, r0, #0
 800a088:	d111      	bne.n	800a0ae <__mdiff+0x3a>
 800a08a:	4631      	mov	r1, r6
 800a08c:	4638      	mov	r0, r7
 800a08e:	f7ff fda5 	bl	8009bdc <_Balloc>
 800a092:	4602      	mov	r2, r0
 800a094:	b928      	cbnz	r0, 800a0a2 <__mdiff+0x2e>
 800a096:	f240 2132 	movw	r1, #562	; 0x232
 800a09a:	4b3a      	ldr	r3, [pc, #232]	; (800a184 <__mdiff+0x110>)
 800a09c:	483a      	ldr	r0, [pc, #232]	; (800a188 <__mdiff+0x114>)
 800a09e:	f002 f8a1 	bl	800c1e4 <__assert_func>
 800a0a2:	2301      	movs	r3, #1
 800a0a4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800a0a8:	4610      	mov	r0, r2
 800a0aa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0ae:	bfa4      	itt	ge
 800a0b0:	4623      	movge	r3, r4
 800a0b2:	462c      	movge	r4, r5
 800a0b4:	4638      	mov	r0, r7
 800a0b6:	6861      	ldr	r1, [r4, #4]
 800a0b8:	bfa6      	itte	ge
 800a0ba:	461d      	movge	r5, r3
 800a0bc:	2600      	movge	r6, #0
 800a0be:	2601      	movlt	r6, #1
 800a0c0:	f7ff fd8c 	bl	8009bdc <_Balloc>
 800a0c4:	4602      	mov	r2, r0
 800a0c6:	b918      	cbnz	r0, 800a0d0 <__mdiff+0x5c>
 800a0c8:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a0cc:	4b2d      	ldr	r3, [pc, #180]	; (800a184 <__mdiff+0x110>)
 800a0ce:	e7e5      	b.n	800a09c <__mdiff+0x28>
 800a0d0:	f102 0814 	add.w	r8, r2, #20
 800a0d4:	46c2      	mov	sl, r8
 800a0d6:	f04f 0c00 	mov.w	ip, #0
 800a0da:	6927      	ldr	r7, [r4, #16]
 800a0dc:	60c6      	str	r6, [r0, #12]
 800a0de:	692e      	ldr	r6, [r5, #16]
 800a0e0:	f104 0014 	add.w	r0, r4, #20
 800a0e4:	f105 0914 	add.w	r9, r5, #20
 800a0e8:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800a0ec:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a0f0:	3410      	adds	r4, #16
 800a0f2:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800a0f6:	f859 3b04 	ldr.w	r3, [r9], #4
 800a0fa:	fa1f f18b 	uxth.w	r1, fp
 800a0fe:	448c      	add	ip, r1
 800a100:	b299      	uxth	r1, r3
 800a102:	0c1b      	lsrs	r3, r3, #16
 800a104:	ebac 0101 	sub.w	r1, ip, r1
 800a108:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a10c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a110:	b289      	uxth	r1, r1
 800a112:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a116:	454e      	cmp	r6, r9
 800a118:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a11c:	f84a 3b04 	str.w	r3, [sl], #4
 800a120:	d8e7      	bhi.n	800a0f2 <__mdiff+0x7e>
 800a122:	1b73      	subs	r3, r6, r5
 800a124:	3b15      	subs	r3, #21
 800a126:	f023 0303 	bic.w	r3, r3, #3
 800a12a:	3515      	adds	r5, #21
 800a12c:	3304      	adds	r3, #4
 800a12e:	42ae      	cmp	r6, r5
 800a130:	bf38      	it	cc
 800a132:	2304      	movcc	r3, #4
 800a134:	4418      	add	r0, r3
 800a136:	4443      	add	r3, r8
 800a138:	461e      	mov	r6, r3
 800a13a:	4605      	mov	r5, r0
 800a13c:	4575      	cmp	r5, lr
 800a13e:	d30e      	bcc.n	800a15e <__mdiff+0xea>
 800a140:	f10e 0103 	add.w	r1, lr, #3
 800a144:	1a09      	subs	r1, r1, r0
 800a146:	f021 0103 	bic.w	r1, r1, #3
 800a14a:	3803      	subs	r0, #3
 800a14c:	4586      	cmp	lr, r0
 800a14e:	bf38      	it	cc
 800a150:	2100      	movcc	r1, #0
 800a152:	4419      	add	r1, r3
 800a154:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800a158:	b18b      	cbz	r3, 800a17e <__mdiff+0x10a>
 800a15a:	6117      	str	r7, [r2, #16]
 800a15c:	e7a4      	b.n	800a0a8 <__mdiff+0x34>
 800a15e:	f855 8b04 	ldr.w	r8, [r5], #4
 800a162:	fa1f f188 	uxth.w	r1, r8
 800a166:	4461      	add	r1, ip
 800a168:	140c      	asrs	r4, r1, #16
 800a16a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a16e:	b289      	uxth	r1, r1
 800a170:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a174:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800a178:	f846 1b04 	str.w	r1, [r6], #4
 800a17c:	e7de      	b.n	800a13c <__mdiff+0xc8>
 800a17e:	3f01      	subs	r7, #1
 800a180:	e7e8      	b.n	800a154 <__mdiff+0xe0>
 800a182:	bf00      	nop
 800a184:	0800ce6f 	.word	0x0800ce6f
 800a188:	0800cedb 	.word	0x0800cedb

0800a18c <__d2b>:
 800a18c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800a190:	2101      	movs	r1, #1
 800a192:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800a196:	4690      	mov	r8, r2
 800a198:	461d      	mov	r5, r3
 800a19a:	f7ff fd1f 	bl	8009bdc <_Balloc>
 800a19e:	4604      	mov	r4, r0
 800a1a0:	b930      	cbnz	r0, 800a1b0 <__d2b+0x24>
 800a1a2:	4602      	mov	r2, r0
 800a1a4:	f240 310a 	movw	r1, #778	; 0x30a
 800a1a8:	4b24      	ldr	r3, [pc, #144]	; (800a23c <__d2b+0xb0>)
 800a1aa:	4825      	ldr	r0, [pc, #148]	; (800a240 <__d2b+0xb4>)
 800a1ac:	f002 f81a 	bl	800c1e4 <__assert_func>
 800a1b0:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800a1b4:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800a1b8:	bb2d      	cbnz	r5, 800a206 <__d2b+0x7a>
 800a1ba:	9301      	str	r3, [sp, #4]
 800a1bc:	f1b8 0300 	subs.w	r3, r8, #0
 800a1c0:	d026      	beq.n	800a210 <__d2b+0x84>
 800a1c2:	4668      	mov	r0, sp
 800a1c4:	9300      	str	r3, [sp, #0]
 800a1c6:	f7ff fd9d 	bl	8009d04 <__lo0bits>
 800a1ca:	9900      	ldr	r1, [sp, #0]
 800a1cc:	b1f0      	cbz	r0, 800a20c <__d2b+0x80>
 800a1ce:	9a01      	ldr	r2, [sp, #4]
 800a1d0:	f1c0 0320 	rsb	r3, r0, #32
 800a1d4:	fa02 f303 	lsl.w	r3, r2, r3
 800a1d8:	430b      	orrs	r3, r1
 800a1da:	40c2      	lsrs	r2, r0
 800a1dc:	6163      	str	r3, [r4, #20]
 800a1de:	9201      	str	r2, [sp, #4]
 800a1e0:	9b01      	ldr	r3, [sp, #4]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	bf14      	ite	ne
 800a1e6:	2102      	movne	r1, #2
 800a1e8:	2101      	moveq	r1, #1
 800a1ea:	61a3      	str	r3, [r4, #24]
 800a1ec:	6121      	str	r1, [r4, #16]
 800a1ee:	b1c5      	cbz	r5, 800a222 <__d2b+0x96>
 800a1f0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a1f4:	4405      	add	r5, r0
 800a1f6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a1fa:	603d      	str	r5, [r7, #0]
 800a1fc:	6030      	str	r0, [r6, #0]
 800a1fe:	4620      	mov	r0, r4
 800a200:	b002      	add	sp, #8
 800a202:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a206:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a20a:	e7d6      	b.n	800a1ba <__d2b+0x2e>
 800a20c:	6161      	str	r1, [r4, #20]
 800a20e:	e7e7      	b.n	800a1e0 <__d2b+0x54>
 800a210:	a801      	add	r0, sp, #4
 800a212:	f7ff fd77 	bl	8009d04 <__lo0bits>
 800a216:	2101      	movs	r1, #1
 800a218:	9b01      	ldr	r3, [sp, #4]
 800a21a:	6121      	str	r1, [r4, #16]
 800a21c:	6163      	str	r3, [r4, #20]
 800a21e:	3020      	adds	r0, #32
 800a220:	e7e5      	b.n	800a1ee <__d2b+0x62>
 800a222:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800a226:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a22a:	6038      	str	r0, [r7, #0]
 800a22c:	6918      	ldr	r0, [r3, #16]
 800a22e:	f7ff fd49 	bl	8009cc4 <__hi0bits>
 800a232:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800a236:	6031      	str	r1, [r6, #0]
 800a238:	e7e1      	b.n	800a1fe <__d2b+0x72>
 800a23a:	bf00      	nop
 800a23c:	0800ce6f 	.word	0x0800ce6f
 800a240:	0800cedb 	.word	0x0800cedb

0800a244 <frexp>:
 800a244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a246:	4617      	mov	r7, r2
 800a248:	2200      	movs	r2, #0
 800a24a:	603a      	str	r2, [r7, #0]
 800a24c:	4a14      	ldr	r2, [pc, #80]	; (800a2a0 <frexp+0x5c>)
 800a24e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a252:	4296      	cmp	r6, r2
 800a254:	4604      	mov	r4, r0
 800a256:	460d      	mov	r5, r1
 800a258:	460b      	mov	r3, r1
 800a25a:	dc1e      	bgt.n	800a29a <frexp+0x56>
 800a25c:	4602      	mov	r2, r0
 800a25e:	4332      	orrs	r2, r6
 800a260:	d01b      	beq.n	800a29a <frexp+0x56>
 800a262:	4a10      	ldr	r2, [pc, #64]	; (800a2a4 <frexp+0x60>)
 800a264:	400a      	ands	r2, r1
 800a266:	b952      	cbnz	r2, 800a27e <frexp+0x3a>
 800a268:	2200      	movs	r2, #0
 800a26a:	4b0f      	ldr	r3, [pc, #60]	; (800a2a8 <frexp+0x64>)
 800a26c:	f7f6 f9a0 	bl	80005b0 <__aeabi_dmul>
 800a270:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800a274:	4604      	mov	r4, r0
 800a276:	460b      	mov	r3, r1
 800a278:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a27c:	603a      	str	r2, [r7, #0]
 800a27e:	683a      	ldr	r2, [r7, #0]
 800a280:	1536      	asrs	r6, r6, #20
 800a282:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a286:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800a28a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a28e:	4416      	add	r6, r2
 800a290:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800a294:	603e      	str	r6, [r7, #0]
 800a296:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800a29a:	4620      	mov	r0, r4
 800a29c:	4629      	mov	r1, r5
 800a29e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2a0:	7fefffff 	.word	0x7fefffff
 800a2a4:	7ff00000 	.word	0x7ff00000
 800a2a8:	43500000 	.word	0x43500000

0800a2ac <_sbrk_r>:
 800a2ac:	b538      	push	{r3, r4, r5, lr}
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	4d05      	ldr	r5, [pc, #20]	; (800a2c8 <_sbrk_r+0x1c>)
 800a2b2:	4604      	mov	r4, r0
 800a2b4:	4608      	mov	r0, r1
 800a2b6:	602b      	str	r3, [r5, #0]
 800a2b8:	f7f9 fc24 	bl	8003b04 <_sbrk>
 800a2bc:	1c43      	adds	r3, r0, #1
 800a2be:	d102      	bne.n	800a2c6 <_sbrk_r+0x1a>
 800a2c0:	682b      	ldr	r3, [r5, #0]
 800a2c2:	b103      	cbz	r3, 800a2c6 <_sbrk_r+0x1a>
 800a2c4:	6023      	str	r3, [r4, #0]
 800a2c6:	bd38      	pop	{r3, r4, r5, pc}
 800a2c8:	2000649c 	.word	0x2000649c

0800a2cc <__sread>:
 800a2cc:	b510      	push	{r4, lr}
 800a2ce:	460c      	mov	r4, r1
 800a2d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2d4:	f002 fa6c 	bl	800c7b0 <_read_r>
 800a2d8:	2800      	cmp	r0, #0
 800a2da:	bfab      	itete	ge
 800a2dc:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800a2de:	89a3      	ldrhlt	r3, [r4, #12]
 800a2e0:	181b      	addge	r3, r3, r0
 800a2e2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a2e6:	bfac      	ite	ge
 800a2e8:	6523      	strge	r3, [r4, #80]	; 0x50
 800a2ea:	81a3      	strhlt	r3, [r4, #12]
 800a2ec:	bd10      	pop	{r4, pc}

0800a2ee <__swrite>:
 800a2ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2f2:	461f      	mov	r7, r3
 800a2f4:	898b      	ldrh	r3, [r1, #12]
 800a2f6:	4605      	mov	r5, r0
 800a2f8:	05db      	lsls	r3, r3, #23
 800a2fa:	460c      	mov	r4, r1
 800a2fc:	4616      	mov	r6, r2
 800a2fe:	d505      	bpl.n	800a30c <__swrite+0x1e>
 800a300:	2302      	movs	r3, #2
 800a302:	2200      	movs	r2, #0
 800a304:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a308:	f002 fa14 	bl	800c734 <_lseek_r>
 800a30c:	89a3      	ldrh	r3, [r4, #12]
 800a30e:	4632      	mov	r2, r6
 800a310:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a314:	81a3      	strh	r3, [r4, #12]
 800a316:	4628      	mov	r0, r5
 800a318:	463b      	mov	r3, r7
 800a31a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a31e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a322:	f001 bf0b 	b.w	800c13c <_write_r>

0800a326 <__sseek>:
 800a326:	b510      	push	{r4, lr}
 800a328:	460c      	mov	r4, r1
 800a32a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a32e:	f002 fa01 	bl	800c734 <_lseek_r>
 800a332:	1c43      	adds	r3, r0, #1
 800a334:	89a3      	ldrh	r3, [r4, #12]
 800a336:	bf15      	itete	ne
 800a338:	6520      	strne	r0, [r4, #80]	; 0x50
 800a33a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a33e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a342:	81a3      	strheq	r3, [r4, #12]
 800a344:	bf18      	it	ne
 800a346:	81a3      	strhne	r3, [r4, #12]
 800a348:	bd10      	pop	{r4, pc}

0800a34a <__sclose>:
 800a34a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a34e:	f001 bf9d 	b.w	800c28c <_close_r>

0800a352 <strncpy>:
 800a352:	4603      	mov	r3, r0
 800a354:	b510      	push	{r4, lr}
 800a356:	3901      	subs	r1, #1
 800a358:	b132      	cbz	r2, 800a368 <strncpy+0x16>
 800a35a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a35e:	3a01      	subs	r2, #1
 800a360:	f803 4b01 	strb.w	r4, [r3], #1
 800a364:	2c00      	cmp	r4, #0
 800a366:	d1f7      	bne.n	800a358 <strncpy+0x6>
 800a368:	2100      	movs	r1, #0
 800a36a:	441a      	add	r2, r3
 800a36c:	4293      	cmp	r3, r2
 800a36e:	d100      	bne.n	800a372 <strncpy+0x20>
 800a370:	bd10      	pop	{r4, pc}
 800a372:	f803 1b01 	strb.w	r1, [r3], #1
 800a376:	e7f9      	b.n	800a36c <strncpy+0x1a>

0800a378 <_svfprintf_r>:
 800a378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a37c:	b0d3      	sub	sp, #332	; 0x14c
 800a37e:	468b      	mov	fp, r1
 800a380:	4692      	mov	sl, r2
 800a382:	461e      	mov	r6, r3
 800a384:	4681      	mov	r9, r0
 800a386:	f7ff f951 	bl	800962c <_localeconv_r>
 800a38a:	6803      	ldr	r3, [r0, #0]
 800a38c:	4618      	mov	r0, r3
 800a38e:	9317      	str	r3, [sp, #92]	; 0x5c
 800a390:	f7f5 ff4a 	bl	8000228 <strlen>
 800a394:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800a398:	9012      	str	r0, [sp, #72]	; 0x48
 800a39a:	0618      	lsls	r0, r3, #24
 800a39c:	d518      	bpl.n	800a3d0 <_svfprintf_r+0x58>
 800a39e:	f8db 3010 	ldr.w	r3, [fp, #16]
 800a3a2:	b9ab      	cbnz	r3, 800a3d0 <_svfprintf_r+0x58>
 800a3a4:	2140      	movs	r1, #64	; 0x40
 800a3a6:	4648      	mov	r0, r9
 800a3a8:	f7ff f9b4 	bl	8009714 <_malloc_r>
 800a3ac:	f8cb 0000 	str.w	r0, [fp]
 800a3b0:	f8cb 0010 	str.w	r0, [fp, #16]
 800a3b4:	b948      	cbnz	r0, 800a3ca <_svfprintf_r+0x52>
 800a3b6:	230c      	movs	r3, #12
 800a3b8:	f8c9 3000 	str.w	r3, [r9]
 800a3bc:	f04f 33ff 	mov.w	r3, #4294967295
 800a3c0:	930f      	str	r3, [sp, #60]	; 0x3c
 800a3c2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800a3c4:	b053      	add	sp, #332	; 0x14c
 800a3c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3ca:	2340      	movs	r3, #64	; 0x40
 800a3cc:	f8cb 3014 	str.w	r3, [fp, #20]
 800a3d0:	2500      	movs	r5, #0
 800a3d2:	2200      	movs	r2, #0
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 800a3da:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800a3de:	e9cd 5519 	strd	r5, r5, [sp, #100]	; 0x64
 800a3e2:	ac29      	add	r4, sp, #164	; 0xa4
 800a3e4:	9426      	str	r4, [sp, #152]	; 0x98
 800a3e6:	9509      	str	r5, [sp, #36]	; 0x24
 800a3e8:	950d      	str	r5, [sp, #52]	; 0x34
 800a3ea:	9515      	str	r5, [sp, #84]	; 0x54
 800a3ec:	9518      	str	r5, [sp, #96]	; 0x60
 800a3ee:	950f      	str	r5, [sp, #60]	; 0x3c
 800a3f0:	4653      	mov	r3, sl
 800a3f2:	461d      	mov	r5, r3
 800a3f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a3f8:	b10a      	cbz	r2, 800a3fe <_svfprintf_r+0x86>
 800a3fa:	2a25      	cmp	r2, #37	; 0x25
 800a3fc:	d1f9      	bne.n	800a3f2 <_svfprintf_r+0x7a>
 800a3fe:	ebb5 070a 	subs.w	r7, r5, sl
 800a402:	d00d      	beq.n	800a420 <_svfprintf_r+0xa8>
 800a404:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a406:	e9c4 a700 	strd	sl, r7, [r4]
 800a40a:	443b      	add	r3, r7
 800a40c:	9328      	str	r3, [sp, #160]	; 0xa0
 800a40e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a410:	3301      	adds	r3, #1
 800a412:	2b07      	cmp	r3, #7
 800a414:	9327      	str	r3, [sp, #156]	; 0x9c
 800a416:	dc79      	bgt.n	800a50c <_svfprintf_r+0x194>
 800a418:	3408      	adds	r4, #8
 800a41a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a41c:	443b      	add	r3, r7
 800a41e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a420:	782b      	ldrb	r3, [r5, #0]
 800a422:	2b00      	cmp	r3, #0
 800a424:	f001 813a 	beq.w	800b69c <_svfprintf_r+0x1324>
 800a428:	2300      	movs	r3, #0
 800a42a:	f04f 32ff 	mov.w	r2, #4294967295
 800a42e:	4698      	mov	r8, r3
 800a430:	9207      	str	r2, [sp, #28]
 800a432:	270a      	movs	r7, #10
 800a434:	222b      	movs	r2, #43	; 0x2b
 800a436:	3501      	adds	r5, #1
 800a438:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a43c:	9313      	str	r3, [sp, #76]	; 0x4c
 800a43e:	462b      	mov	r3, r5
 800a440:	f813 1b01 	ldrb.w	r1, [r3], #1
 800a444:	910a      	str	r1, [sp, #40]	; 0x28
 800a446:	930e      	str	r3, [sp, #56]	; 0x38
 800a448:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a44a:	3b20      	subs	r3, #32
 800a44c:	2b5a      	cmp	r3, #90	; 0x5a
 800a44e:	f200 85ac 	bhi.w	800afaa <_svfprintf_r+0xc32>
 800a452:	e8df f013 	tbh	[pc, r3, lsl #1]
 800a456:	007e      	.short	0x007e
 800a458:	05aa05aa 	.word	0x05aa05aa
 800a45c:	05aa0086 	.word	0x05aa0086
 800a460:	05aa05aa 	.word	0x05aa05aa
 800a464:	05aa0065 	.word	0x05aa0065
 800a468:	008905aa 	.word	0x008905aa
 800a46c:	05aa0093 	.word	0x05aa0093
 800a470:	00960090 	.word	0x00960090
 800a474:	00b305aa 	.word	0x00b305aa
 800a478:	00b600b6 	.word	0x00b600b6
 800a47c:	00b600b6 	.word	0x00b600b6
 800a480:	00b600b6 	.word	0x00b600b6
 800a484:	00b600b6 	.word	0x00b600b6
 800a488:	05aa00b6 	.word	0x05aa00b6
 800a48c:	05aa05aa 	.word	0x05aa05aa
 800a490:	05aa05aa 	.word	0x05aa05aa
 800a494:	05aa05aa 	.word	0x05aa05aa
 800a498:	05aa0125 	.word	0x05aa0125
 800a49c:	00f600e3 	.word	0x00f600e3
 800a4a0:	01250125 	.word	0x01250125
 800a4a4:	05aa0125 	.word	0x05aa0125
 800a4a8:	05aa05aa 	.word	0x05aa05aa
 800a4ac:	00c605aa 	.word	0x00c605aa
 800a4b0:	05aa05aa 	.word	0x05aa05aa
 800a4b4:	05aa0482 	.word	0x05aa0482
 800a4b8:	05aa05aa 	.word	0x05aa05aa
 800a4bc:	05aa04cd 	.word	0x05aa04cd
 800a4c0:	05aa04ee 	.word	0x05aa04ee
 800a4c4:	051005aa 	.word	0x051005aa
 800a4c8:	05aa05aa 	.word	0x05aa05aa
 800a4cc:	05aa05aa 	.word	0x05aa05aa
 800a4d0:	05aa05aa 	.word	0x05aa05aa
 800a4d4:	05aa05aa 	.word	0x05aa05aa
 800a4d8:	05aa0125 	.word	0x05aa0125
 800a4dc:	00f800e3 	.word	0x00f800e3
 800a4e0:	01250125 	.word	0x01250125
 800a4e4:	00c90125 	.word	0x00c90125
 800a4e8:	00dd00f8 	.word	0x00dd00f8
 800a4ec:	00d605aa 	.word	0x00d605aa
 800a4f0:	045d05aa 	.word	0x045d05aa
 800a4f4:	04bb0484 	.word	0x04bb0484
 800a4f8:	05aa00dd 	.word	0x05aa00dd
 800a4fc:	007c04cd 	.word	0x007c04cd
 800a500:	05aa04f0 	.word	0x05aa04f0
 800a504:	052f05aa 	.word	0x052f05aa
 800a508:	007c05aa 	.word	0x007c05aa
 800a50c:	4659      	mov	r1, fp
 800a50e:	4648      	mov	r0, r9
 800a510:	aa26      	add	r2, sp, #152	; 0x98
 800a512:	f002 fb07 	bl	800cb24 <__ssprint_r>
 800a516:	2800      	cmp	r0, #0
 800a518:	f040 812f 	bne.w	800a77a <_svfprintf_r+0x402>
 800a51c:	ac29      	add	r4, sp, #164	; 0xa4
 800a51e:	e77c      	b.n	800a41a <_svfprintf_r+0xa2>
 800a520:	4648      	mov	r0, r9
 800a522:	f7ff f883 	bl	800962c <_localeconv_r>
 800a526:	6843      	ldr	r3, [r0, #4]
 800a528:	4618      	mov	r0, r3
 800a52a:	9318      	str	r3, [sp, #96]	; 0x60
 800a52c:	f7f5 fe7c 	bl	8000228 <strlen>
 800a530:	9015      	str	r0, [sp, #84]	; 0x54
 800a532:	4648      	mov	r0, r9
 800a534:	f7ff f87a 	bl	800962c <_localeconv_r>
 800a538:	6883      	ldr	r3, [r0, #8]
 800a53a:	222b      	movs	r2, #43	; 0x2b
 800a53c:	930d      	str	r3, [sp, #52]	; 0x34
 800a53e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a540:	b12b      	cbz	r3, 800a54e <_svfprintf_r+0x1d6>
 800a542:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a544:	b11b      	cbz	r3, 800a54e <_svfprintf_r+0x1d6>
 800a546:	781b      	ldrb	r3, [r3, #0]
 800a548:	b10b      	cbz	r3, 800a54e <_svfprintf_r+0x1d6>
 800a54a:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 800a54e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800a550:	e775      	b.n	800a43e <_svfprintf_r+0xc6>
 800a552:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800a556:	2b00      	cmp	r3, #0
 800a558:	d1f9      	bne.n	800a54e <_svfprintf_r+0x1d6>
 800a55a:	2320      	movs	r3, #32
 800a55c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a560:	e7f5      	b.n	800a54e <_svfprintf_r+0x1d6>
 800a562:	f048 0801 	orr.w	r8, r8, #1
 800a566:	e7f2      	b.n	800a54e <_svfprintf_r+0x1d6>
 800a568:	f856 3b04 	ldr.w	r3, [r6], #4
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	9313      	str	r3, [sp, #76]	; 0x4c
 800a570:	daed      	bge.n	800a54e <_svfprintf_r+0x1d6>
 800a572:	425b      	negs	r3, r3
 800a574:	9313      	str	r3, [sp, #76]	; 0x4c
 800a576:	f048 0804 	orr.w	r8, r8, #4
 800a57a:	e7e8      	b.n	800a54e <_svfprintf_r+0x1d6>
 800a57c:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800a580:	e7e5      	b.n	800a54e <_svfprintf_r+0x1d6>
 800a582:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800a584:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a588:	2b2a      	cmp	r3, #42	; 0x2a
 800a58a:	930a      	str	r3, [sp, #40]	; 0x28
 800a58c:	d113      	bne.n	800a5b6 <_svfprintf_r+0x23e>
 800a58e:	f856 0b04 	ldr.w	r0, [r6], #4
 800a592:	950e      	str	r5, [sp, #56]	; 0x38
 800a594:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800a598:	9307      	str	r3, [sp, #28]
 800a59a:	e7d8      	b.n	800a54e <_svfprintf_r+0x1d6>
 800a59c:	9907      	ldr	r1, [sp, #28]
 800a59e:	fb07 3301 	mla	r3, r7, r1, r3
 800a5a2:	9307      	str	r3, [sp, #28]
 800a5a4:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a5a8:	930a      	str	r3, [sp, #40]	; 0x28
 800a5aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5ac:	3b30      	subs	r3, #48	; 0x30
 800a5ae:	2b09      	cmp	r3, #9
 800a5b0:	d9f4      	bls.n	800a59c <_svfprintf_r+0x224>
 800a5b2:	950e      	str	r5, [sp, #56]	; 0x38
 800a5b4:	e748      	b.n	800a448 <_svfprintf_r+0xd0>
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	9307      	str	r3, [sp, #28]
 800a5ba:	e7f6      	b.n	800a5aa <_svfprintf_r+0x232>
 800a5bc:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 800a5c0:	e7c5      	b.n	800a54e <_svfprintf_r+0x1d6>
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800a5c6:	9313      	str	r3, [sp, #76]	; 0x4c
 800a5c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5ca:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a5cc:	3b30      	subs	r3, #48	; 0x30
 800a5ce:	fb07 3301 	mla	r3, r7, r1, r3
 800a5d2:	9313      	str	r3, [sp, #76]	; 0x4c
 800a5d4:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a5d8:	930a      	str	r3, [sp, #40]	; 0x28
 800a5da:	3b30      	subs	r3, #48	; 0x30
 800a5dc:	2b09      	cmp	r3, #9
 800a5de:	d9f3      	bls.n	800a5c8 <_svfprintf_r+0x250>
 800a5e0:	e7e7      	b.n	800a5b2 <_svfprintf_r+0x23a>
 800a5e2:	f048 0808 	orr.w	r8, r8, #8
 800a5e6:	e7b2      	b.n	800a54e <_svfprintf_r+0x1d6>
 800a5e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a5ea:	781b      	ldrb	r3, [r3, #0]
 800a5ec:	2b68      	cmp	r3, #104	; 0x68
 800a5ee:	bf01      	itttt	eq
 800a5f0:	9b0e      	ldreq	r3, [sp, #56]	; 0x38
 800a5f2:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 800a5f6:	3301      	addeq	r3, #1
 800a5f8:	930e      	streq	r3, [sp, #56]	; 0x38
 800a5fa:	bf18      	it	ne
 800a5fc:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 800a600:	e7a5      	b.n	800a54e <_svfprintf_r+0x1d6>
 800a602:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a604:	781b      	ldrb	r3, [r3, #0]
 800a606:	2b6c      	cmp	r3, #108	; 0x6c
 800a608:	d105      	bne.n	800a616 <_svfprintf_r+0x29e>
 800a60a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a60c:	3301      	adds	r3, #1
 800a60e:	930e      	str	r3, [sp, #56]	; 0x38
 800a610:	f048 0820 	orr.w	r8, r8, #32
 800a614:	e79b      	b.n	800a54e <_svfprintf_r+0x1d6>
 800a616:	f048 0810 	orr.w	r8, r8, #16
 800a61a:	e798      	b.n	800a54e <_svfprintf_r+0x1d6>
 800a61c:	4632      	mov	r2, r6
 800a61e:	2000      	movs	r0, #0
 800a620:	f852 3b04 	ldr.w	r3, [r2], #4
 800a624:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800a628:	920b      	str	r2, [sp, #44]	; 0x2c
 800a62a:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800a62e:	2301      	movs	r3, #1
 800a630:	4607      	mov	r7, r0
 800a632:	4606      	mov	r6, r0
 800a634:	4605      	mov	r5, r0
 800a636:	9008      	str	r0, [sp, #32]
 800a638:	9307      	str	r3, [sp, #28]
 800a63a:	900c      	str	r0, [sp, #48]	; 0x30
 800a63c:	f10d 0ae4 	add.w	sl, sp, #228	; 0xe4
 800a640:	e1b0      	b.n	800a9a4 <_svfprintf_r+0x62c>
 800a642:	f048 0810 	orr.w	r8, r8, #16
 800a646:	f018 0f20 	tst.w	r8, #32
 800a64a:	d011      	beq.n	800a670 <_svfprintf_r+0x2f8>
 800a64c:	1df3      	adds	r3, r6, #7
 800a64e:	f023 0307 	bic.w	r3, r3, #7
 800a652:	461a      	mov	r2, r3
 800a654:	f852 6b08 	ldr.w	r6, [r2], #8
 800a658:	685f      	ldr	r7, [r3, #4]
 800a65a:	920b      	str	r2, [sp, #44]	; 0x2c
 800a65c:	2f00      	cmp	r7, #0
 800a65e:	da05      	bge.n	800a66c <_svfprintf_r+0x2f4>
 800a660:	232d      	movs	r3, #45	; 0x2d
 800a662:	4276      	negs	r6, r6
 800a664:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800a668:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a66c:	2301      	movs	r3, #1
 800a66e:	e387      	b.n	800ad80 <_svfprintf_r+0xa08>
 800a670:	4633      	mov	r3, r6
 800a672:	f853 7b04 	ldr.w	r7, [r3], #4
 800a676:	f018 0f10 	tst.w	r8, #16
 800a67a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a67c:	d002      	beq.n	800a684 <_svfprintf_r+0x30c>
 800a67e:	463e      	mov	r6, r7
 800a680:	17ff      	asrs	r7, r7, #31
 800a682:	e7eb      	b.n	800a65c <_svfprintf_r+0x2e4>
 800a684:	f018 0f40 	tst.w	r8, #64	; 0x40
 800a688:	d003      	beq.n	800a692 <_svfprintf_r+0x31a>
 800a68a:	b23e      	sxth	r6, r7
 800a68c:	f347 37c0 	sbfx	r7, r7, #15, #1
 800a690:	e7e4      	b.n	800a65c <_svfprintf_r+0x2e4>
 800a692:	f418 7f00 	tst.w	r8, #512	; 0x200
 800a696:	d0f2      	beq.n	800a67e <_svfprintf_r+0x306>
 800a698:	b27e      	sxtb	r6, r7
 800a69a:	f347 17c0 	sbfx	r7, r7, #7, #1
 800a69e:	e7dd      	b.n	800a65c <_svfprintf_r+0x2e4>
 800a6a0:	3607      	adds	r6, #7
 800a6a2:	f026 0307 	bic.w	r3, r6, #7
 800a6a6:	4619      	mov	r1, r3
 800a6a8:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800a6ac:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800a6b0:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 800a6b4:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800a6b8:	910b      	str	r1, [sp, #44]	; 0x2c
 800a6ba:	f04f 32ff 	mov.w	r2, #4294967295
 800a6be:	4630      	mov	r0, r6
 800a6c0:	4629      	mov	r1, r5
 800a6c2:	4b3a      	ldr	r3, [pc, #232]	; (800a7ac <_svfprintf_r+0x434>)
 800a6c4:	f7f6 fa0e 	bl	8000ae4 <__aeabi_dcmpun>
 800a6c8:	bb18      	cbnz	r0, 800a712 <_svfprintf_r+0x39a>
 800a6ca:	f04f 32ff 	mov.w	r2, #4294967295
 800a6ce:	4630      	mov	r0, r6
 800a6d0:	4629      	mov	r1, r5
 800a6d2:	4b36      	ldr	r3, [pc, #216]	; (800a7ac <_svfprintf_r+0x434>)
 800a6d4:	f7f6 f9e8 	bl	8000aa8 <__aeabi_dcmple>
 800a6d8:	b9d8      	cbnz	r0, 800a712 <_svfprintf_r+0x39a>
 800a6da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a6de:	2200      	movs	r2, #0
 800a6e0:	2300      	movs	r3, #0
 800a6e2:	f7f6 f9d7 	bl	8000a94 <__aeabi_dcmplt>
 800a6e6:	b110      	cbz	r0, 800a6ee <_svfprintf_r+0x376>
 800a6e8:	232d      	movs	r3, #45	; 0x2d
 800a6ea:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a6ee:	4a30      	ldr	r2, [pc, #192]	; (800a7b0 <_svfprintf_r+0x438>)
 800a6f0:	4830      	ldr	r0, [pc, #192]	; (800a7b4 <_svfprintf_r+0x43c>)
 800a6f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6f4:	2100      	movs	r1, #0
 800a6f6:	2b47      	cmp	r3, #71	; 0x47
 800a6f8:	bfd4      	ite	le
 800a6fa:	4692      	movle	sl, r2
 800a6fc:	4682      	movgt	sl, r0
 800a6fe:	2303      	movs	r3, #3
 800a700:	e9cd 3107 	strd	r3, r1, [sp, #28]
 800a704:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 800a708:	2700      	movs	r7, #0
 800a70a:	463e      	mov	r6, r7
 800a70c:	463b      	mov	r3, r7
 800a70e:	f000 bfff 	b.w	800b710 <_svfprintf_r+0x1398>
 800a712:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a716:	4610      	mov	r0, r2
 800a718:	4619      	mov	r1, r3
 800a71a:	f7f6 f9e3 	bl	8000ae4 <__aeabi_dcmpun>
 800a71e:	b148      	cbz	r0, 800a734 <_svfprintf_r+0x3bc>
 800a720:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a722:	4a25      	ldr	r2, [pc, #148]	; (800a7b8 <_svfprintf_r+0x440>)
 800a724:	2b00      	cmp	r3, #0
 800a726:	bfb8      	it	lt
 800a728:	232d      	movlt	r3, #45	; 0x2d
 800a72a:	4824      	ldr	r0, [pc, #144]	; (800a7bc <_svfprintf_r+0x444>)
 800a72c:	bfb8      	it	lt
 800a72e:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800a732:	e7de      	b.n	800a6f2 <_svfprintf_r+0x37a>
 800a734:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a736:	f023 0320 	bic.w	r3, r3, #32
 800a73a:	2b41      	cmp	r3, #65	; 0x41
 800a73c:	930c      	str	r3, [sp, #48]	; 0x30
 800a73e:	d125      	bne.n	800a78c <_svfprintf_r+0x414>
 800a740:	2330      	movs	r3, #48	; 0x30
 800a742:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800a746:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a748:	f048 0802 	orr.w	r8, r8, #2
 800a74c:	2b61      	cmp	r3, #97	; 0x61
 800a74e:	bf0c      	ite	eq
 800a750:	2378      	moveq	r3, #120	; 0x78
 800a752:	2358      	movne	r3, #88	; 0x58
 800a754:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800a758:	9b07      	ldr	r3, [sp, #28]
 800a75a:	2b63      	cmp	r3, #99	; 0x63
 800a75c:	dd30      	ble.n	800a7c0 <_svfprintf_r+0x448>
 800a75e:	4648      	mov	r0, r9
 800a760:	1c59      	adds	r1, r3, #1
 800a762:	f7fe ffd7 	bl	8009714 <_malloc_r>
 800a766:	4682      	mov	sl, r0
 800a768:	2800      	cmp	r0, #0
 800a76a:	f040 81f7 	bne.w	800ab5c <_svfprintf_r+0x7e4>
 800a76e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800a772:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a776:	f8ab 300c 	strh.w	r3, [fp, #12]
 800a77a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800a77e:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a782:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a784:	bf18      	it	ne
 800a786:	f04f 33ff 	movne.w	r3, #4294967295
 800a78a:	e619      	b.n	800a3c0 <_svfprintf_r+0x48>
 800a78c:	9b07      	ldr	r3, [sp, #28]
 800a78e:	3301      	adds	r3, #1
 800a790:	f000 81e6 	beq.w	800ab60 <_svfprintf_r+0x7e8>
 800a794:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a796:	2b47      	cmp	r3, #71	; 0x47
 800a798:	f040 81e5 	bne.w	800ab66 <_svfprintf_r+0x7ee>
 800a79c:	9b07      	ldr	r3, [sp, #28]
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	f040 81e1 	bne.w	800ab66 <_svfprintf_r+0x7ee>
 800a7a4:	9308      	str	r3, [sp, #32]
 800a7a6:	2301      	movs	r3, #1
 800a7a8:	9307      	str	r3, [sp, #28]
 800a7aa:	e00c      	b.n	800a7c6 <_svfprintf_r+0x44e>
 800a7ac:	7fefffff 	.word	0x7fefffff
 800a7b0:	0800d034 	.word	0x0800d034
 800a7b4:	0800d038 	.word	0x0800d038
 800a7b8:	0800d03c 	.word	0x0800d03c
 800a7bc:	0800d040 	.word	0x0800d040
 800a7c0:	9008      	str	r0, [sp, #32]
 800a7c2:	f10d 0ae4 	add.w	sl, sp, #228	; 0xe4
 800a7c6:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 800a7ca:	9314      	str	r3, [sp, #80]	; 0x50
 800a7cc:	e9dd 7310 	ldrd	r7, r3, [sp, #64]	; 0x40
 800a7d0:	1e1d      	subs	r5, r3, #0
 800a7d2:	bfae      	itee	ge
 800a7d4:	2300      	movge	r3, #0
 800a7d6:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 800a7da:	232d      	movlt	r3, #45	; 0x2d
 800a7dc:	931c      	str	r3, [sp, #112]	; 0x70
 800a7de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a7e0:	2b41      	cmp	r3, #65	; 0x41
 800a7e2:	f040 81d8 	bne.w	800ab96 <_svfprintf_r+0x81e>
 800a7e6:	4638      	mov	r0, r7
 800a7e8:	aa20      	add	r2, sp, #128	; 0x80
 800a7ea:	4629      	mov	r1, r5
 800a7ec:	f7ff fd2a 	bl	800a244 <frexp>
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800a7f6:	f7f5 fedb 	bl	80005b0 <__aeabi_dmul>
 800a7fa:	2200      	movs	r2, #0
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	4606      	mov	r6, r0
 800a800:	460f      	mov	r7, r1
 800a802:	f7f6 f93d 	bl	8000a80 <__aeabi_dcmpeq>
 800a806:	b108      	cbz	r0, 800a80c <_svfprintf_r+0x494>
 800a808:	2301      	movs	r3, #1
 800a80a:	9320      	str	r3, [sp, #128]	; 0x80
 800a80c:	4bad      	ldr	r3, [pc, #692]	; (800aac4 <_svfprintf_r+0x74c>)
 800a80e:	4aae      	ldr	r2, [pc, #696]	; (800aac8 <_svfprintf_r+0x750>)
 800a810:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a812:	4655      	mov	r5, sl
 800a814:	2961      	cmp	r1, #97	; 0x61
 800a816:	bf18      	it	ne
 800a818:	461a      	movne	r2, r3
 800a81a:	9b07      	ldr	r3, [sp, #28]
 800a81c:	921b      	str	r2, [sp, #108]	; 0x6c
 800a81e:	3b01      	subs	r3, #1
 800a820:	9309      	str	r3, [sp, #36]	; 0x24
 800a822:	2200      	movs	r2, #0
 800a824:	4ba9      	ldr	r3, [pc, #676]	; (800aacc <_svfprintf_r+0x754>)
 800a826:	4630      	mov	r0, r6
 800a828:	4639      	mov	r1, r7
 800a82a:	f7f5 fec1 	bl	80005b0 <__aeabi_dmul>
 800a82e:	460f      	mov	r7, r1
 800a830:	4606      	mov	r6, r0
 800a832:	f7f6 f96d 	bl	8000b10 <__aeabi_d2iz>
 800a836:	901d      	str	r0, [sp, #116]	; 0x74
 800a838:	f7f5 fe50 	bl	80004dc <__aeabi_i2d>
 800a83c:	4602      	mov	r2, r0
 800a83e:	460b      	mov	r3, r1
 800a840:	4630      	mov	r0, r6
 800a842:	4639      	mov	r1, r7
 800a844:	f7f5 fcfc 	bl	8000240 <__aeabi_dsub>
 800a848:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800a84a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a84c:	4606      	mov	r6, r0
 800a84e:	5c9b      	ldrb	r3, [r3, r2]
 800a850:	460f      	mov	r7, r1
 800a852:	f805 3b01 	strb.w	r3, [r5], #1
 800a856:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a858:	1c5a      	adds	r2, r3, #1
 800a85a:	9316      	str	r3, [sp, #88]	; 0x58
 800a85c:	d007      	beq.n	800a86e <_svfprintf_r+0x4f6>
 800a85e:	3b01      	subs	r3, #1
 800a860:	9309      	str	r3, [sp, #36]	; 0x24
 800a862:	2200      	movs	r2, #0
 800a864:	2300      	movs	r3, #0
 800a866:	f7f6 f90b 	bl	8000a80 <__aeabi_dcmpeq>
 800a86a:	2800      	cmp	r0, #0
 800a86c:	d0d9      	beq.n	800a822 <_svfprintf_r+0x4aa>
 800a86e:	2200      	movs	r2, #0
 800a870:	4630      	mov	r0, r6
 800a872:	4639      	mov	r1, r7
 800a874:	4b96      	ldr	r3, [pc, #600]	; (800aad0 <_svfprintf_r+0x758>)
 800a876:	f7f6 f92b 	bl	8000ad0 <__aeabi_dcmpgt>
 800a87a:	b960      	cbnz	r0, 800a896 <_svfprintf_r+0x51e>
 800a87c:	2200      	movs	r2, #0
 800a87e:	4630      	mov	r0, r6
 800a880:	4639      	mov	r1, r7
 800a882:	4b93      	ldr	r3, [pc, #588]	; (800aad0 <_svfprintf_r+0x758>)
 800a884:	f7f6 f8fc 	bl	8000a80 <__aeabi_dcmpeq>
 800a888:	2800      	cmp	r0, #0
 800a88a:	f000 817f 	beq.w	800ab8c <_svfprintf_r+0x814>
 800a88e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a890:	07db      	lsls	r3, r3, #31
 800a892:	f140 817b 	bpl.w	800ab8c <_svfprintf_r+0x814>
 800a896:	2030      	movs	r0, #48	; 0x30
 800a898:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a89a:	9524      	str	r5, [sp, #144]	; 0x90
 800a89c:	7bd9      	ldrb	r1, [r3, #15]
 800a89e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a8a0:	1e53      	subs	r3, r2, #1
 800a8a2:	9324      	str	r3, [sp, #144]	; 0x90
 800a8a4:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800a8a8:	428b      	cmp	r3, r1
 800a8aa:	f000 815e 	beq.w	800ab6a <_svfprintf_r+0x7f2>
 800a8ae:	2b39      	cmp	r3, #57	; 0x39
 800a8b0:	bf0b      	itete	eq
 800a8b2:	9b1b      	ldreq	r3, [sp, #108]	; 0x6c
 800a8b4:	3301      	addne	r3, #1
 800a8b6:	7a9b      	ldrbeq	r3, [r3, #10]
 800a8b8:	b2db      	uxtbne	r3, r3
 800a8ba:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a8be:	eba5 030a 	sub.w	r3, r5, sl
 800a8c2:	9309      	str	r3, [sp, #36]	; 0x24
 800a8c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a8c6:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800a8c8:	2b47      	cmp	r3, #71	; 0x47
 800a8ca:	f040 81b1 	bne.w	800ac30 <_svfprintf_r+0x8b8>
 800a8ce:	1cef      	adds	r7, r5, #3
 800a8d0:	db03      	blt.n	800a8da <_svfprintf_r+0x562>
 800a8d2:	9b07      	ldr	r3, [sp, #28]
 800a8d4:	42ab      	cmp	r3, r5
 800a8d6:	f280 81d6 	bge.w	800ac86 <_svfprintf_r+0x90e>
 800a8da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8dc:	3b02      	subs	r3, #2
 800a8de:	930a      	str	r3, [sp, #40]	; 0x28
 800a8e0:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a8e2:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
 800a8e6:	f021 0120 	bic.w	r1, r1, #32
 800a8ea:	2941      	cmp	r1, #65	; 0x41
 800a8ec:	bf08      	it	eq
 800a8ee:	320f      	addeq	r2, #15
 800a8f0:	f105 33ff 	add.w	r3, r5, #4294967295
 800a8f4:	bf06      	itte	eq
 800a8f6:	b2d2      	uxtbeq	r2, r2
 800a8f8:	2101      	moveq	r1, #1
 800a8fa:	2100      	movne	r1, #0
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800a902:	bfb4      	ite	lt
 800a904:	222d      	movlt	r2, #45	; 0x2d
 800a906:	222b      	movge	r2, #43	; 0x2b
 800a908:	9320      	str	r3, [sp, #128]	; 0x80
 800a90a:	bfb8      	it	lt
 800a90c:	f1c5 0301 	rsblt	r3, r5, #1
 800a910:	2b09      	cmp	r3, #9
 800a912:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 800a916:	f340 81a4 	ble.w	800ac62 <_svfprintf_r+0x8ea>
 800a91a:	260a      	movs	r6, #10
 800a91c:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 800a920:	fb93 f5f6 	sdiv	r5, r3, r6
 800a924:	4611      	mov	r1, r2
 800a926:	fb06 3015 	mls	r0, r6, r5, r3
 800a92a:	3030      	adds	r0, #48	; 0x30
 800a92c:	f801 0c01 	strb.w	r0, [r1, #-1]
 800a930:	4618      	mov	r0, r3
 800a932:	2863      	cmp	r0, #99	; 0x63
 800a934:	462b      	mov	r3, r5
 800a936:	f102 32ff 	add.w	r2, r2, #4294967295
 800a93a:	dcf1      	bgt.n	800a920 <_svfprintf_r+0x5a8>
 800a93c:	3330      	adds	r3, #48	; 0x30
 800a93e:	1e88      	subs	r0, r1, #2
 800a940:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a944:	4603      	mov	r3, r0
 800a946:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800a94a:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 800a94e:	42ab      	cmp	r3, r5
 800a950:	f0c0 8182 	bcc.w	800ac58 <_svfprintf_r+0x8e0>
 800a954:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 800a958:	1a52      	subs	r2, r2, r1
 800a95a:	42a8      	cmp	r0, r5
 800a95c:	bf88      	it	hi
 800a95e:	2200      	movhi	r2, #0
 800a960:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 800a964:	441a      	add	r2, r3
 800a966:	ab22      	add	r3, sp, #136	; 0x88
 800a968:	1ad3      	subs	r3, r2, r3
 800a96a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a96c:	9319      	str	r3, [sp, #100]	; 0x64
 800a96e:	2a01      	cmp	r2, #1
 800a970:	4413      	add	r3, r2
 800a972:	9307      	str	r3, [sp, #28]
 800a974:	dc02      	bgt.n	800a97c <_svfprintf_r+0x604>
 800a976:	f018 0f01 	tst.w	r8, #1
 800a97a:	d003      	beq.n	800a984 <_svfprintf_r+0x60c>
 800a97c:	9b07      	ldr	r3, [sp, #28]
 800a97e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a980:	4413      	add	r3, r2
 800a982:	9307      	str	r3, [sp, #28]
 800a984:	2600      	movs	r6, #0
 800a986:	4635      	mov	r5, r6
 800a988:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 800a98c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a990:	9314      	str	r3, [sp, #80]	; 0x50
 800a992:	960c      	str	r6, [sp, #48]	; 0x30
 800a994:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a996:	b113      	cbz	r3, 800a99e <_svfprintf_r+0x626>
 800a998:	232d      	movs	r3, #45	; 0x2d
 800a99a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a99e:	2700      	movs	r7, #0
 800a9a0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800a9a4:	9b07      	ldr	r3, [sp, #28]
 800a9a6:	42bb      	cmp	r3, r7
 800a9a8:	bfb8      	it	lt
 800a9aa:	463b      	movlt	r3, r7
 800a9ac:	9314      	str	r3, [sp, #80]	; 0x50
 800a9ae:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800a9b2:	b113      	cbz	r3, 800a9ba <_svfprintf_r+0x642>
 800a9b4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a9b6:	3301      	adds	r3, #1
 800a9b8:	9314      	str	r3, [sp, #80]	; 0x50
 800a9ba:	f018 0302 	ands.w	r3, r8, #2
 800a9be:	931b      	str	r3, [sp, #108]	; 0x6c
 800a9c0:	bf1e      	ittt	ne
 800a9c2:	9b14      	ldrne	r3, [sp, #80]	; 0x50
 800a9c4:	3302      	addne	r3, #2
 800a9c6:	9314      	strne	r3, [sp, #80]	; 0x50
 800a9c8:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 800a9cc:	931c      	str	r3, [sp, #112]	; 0x70
 800a9ce:	d121      	bne.n	800aa14 <_svfprintf_r+0x69c>
 800a9d0:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800a9d4:	1a9b      	subs	r3, r3, r2
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	9316      	str	r3, [sp, #88]	; 0x58
 800a9da:	dd1b      	ble.n	800aa14 <_svfprintf_r+0x69c>
 800a9dc:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800a9e0:	9816      	ldr	r0, [sp, #88]	; 0x58
 800a9e2:	3201      	adds	r2, #1
 800a9e4:	2810      	cmp	r0, #16
 800a9e6:	483b      	ldr	r0, [pc, #236]	; (800aad4 <_svfprintf_r+0x75c>)
 800a9e8:	f104 0108 	add.w	r1, r4, #8
 800a9ec:	6020      	str	r0, [r4, #0]
 800a9ee:	f300 82eb 	bgt.w	800afc8 <_svfprintf_r+0xc50>
 800a9f2:	9816      	ldr	r0, [sp, #88]	; 0x58
 800a9f4:	2a07      	cmp	r2, #7
 800a9f6:	4403      	add	r3, r0
 800a9f8:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800a9fc:	6060      	str	r0, [r4, #4]
 800a9fe:	f340 82f8 	ble.w	800aff2 <_svfprintf_r+0xc7a>
 800aa02:	4659      	mov	r1, fp
 800aa04:	4648      	mov	r0, r9
 800aa06:	aa26      	add	r2, sp, #152	; 0x98
 800aa08:	f002 f88c 	bl	800cb24 <__ssprint_r>
 800aa0c:	2800      	cmp	r0, #0
 800aa0e:	f040 8623 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800aa12:	ac29      	add	r4, sp, #164	; 0xa4
 800aa14:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800aa18:	b173      	cbz	r3, 800aa38 <_svfprintf_r+0x6c0>
 800aa1a:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 800aa1e:	6023      	str	r3, [r4, #0]
 800aa20:	2301      	movs	r3, #1
 800aa22:	6063      	str	r3, [r4, #4]
 800aa24:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800aa26:	3301      	adds	r3, #1
 800aa28:	9328      	str	r3, [sp, #160]	; 0xa0
 800aa2a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800aa2c:	3301      	adds	r3, #1
 800aa2e:	2b07      	cmp	r3, #7
 800aa30:	9327      	str	r3, [sp, #156]	; 0x9c
 800aa32:	f300 82e0 	bgt.w	800aff6 <_svfprintf_r+0xc7e>
 800aa36:	3408      	adds	r4, #8
 800aa38:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aa3a:	b16b      	cbz	r3, 800aa58 <_svfprintf_r+0x6e0>
 800aa3c:	ab1f      	add	r3, sp, #124	; 0x7c
 800aa3e:	6023      	str	r3, [r4, #0]
 800aa40:	2302      	movs	r3, #2
 800aa42:	6063      	str	r3, [r4, #4]
 800aa44:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800aa46:	3302      	adds	r3, #2
 800aa48:	9328      	str	r3, [sp, #160]	; 0xa0
 800aa4a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800aa4c:	3301      	adds	r3, #1
 800aa4e:	2b07      	cmp	r3, #7
 800aa50:	9327      	str	r3, [sp, #156]	; 0x9c
 800aa52:	f300 82da 	bgt.w	800b00a <_svfprintf_r+0xc92>
 800aa56:	3408      	adds	r4, #8
 800aa58:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800aa5a:	2b80      	cmp	r3, #128	; 0x80
 800aa5c:	d121      	bne.n	800aaa2 <_svfprintf_r+0x72a>
 800aa5e:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800aa62:	1a9b      	subs	r3, r3, r2
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	9316      	str	r3, [sp, #88]	; 0x58
 800aa68:	dd1b      	ble.n	800aaa2 <_svfprintf_r+0x72a>
 800aa6a:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800aa6e:	9816      	ldr	r0, [sp, #88]	; 0x58
 800aa70:	3201      	adds	r2, #1
 800aa72:	2810      	cmp	r0, #16
 800aa74:	4818      	ldr	r0, [pc, #96]	; (800aad8 <_svfprintf_r+0x760>)
 800aa76:	f104 0108 	add.w	r1, r4, #8
 800aa7a:	6020      	str	r0, [r4, #0]
 800aa7c:	f300 82cf 	bgt.w	800b01e <_svfprintf_r+0xca6>
 800aa80:	9816      	ldr	r0, [sp, #88]	; 0x58
 800aa82:	2a07      	cmp	r2, #7
 800aa84:	4403      	add	r3, r0
 800aa86:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800aa8a:	6060      	str	r0, [r4, #4]
 800aa8c:	f340 82dc 	ble.w	800b048 <_svfprintf_r+0xcd0>
 800aa90:	4659      	mov	r1, fp
 800aa92:	4648      	mov	r0, r9
 800aa94:	aa26      	add	r2, sp, #152	; 0x98
 800aa96:	f002 f845 	bl	800cb24 <__ssprint_r>
 800aa9a:	2800      	cmp	r0, #0
 800aa9c:	f040 85dc 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800aaa0:	ac29      	add	r4, sp, #164	; 0xa4
 800aaa2:	9b07      	ldr	r3, [sp, #28]
 800aaa4:	1aff      	subs	r7, r7, r3
 800aaa6:	2f00      	cmp	r7, #0
 800aaa8:	dd28      	ble.n	800aafc <_svfprintf_r+0x784>
 800aaaa:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800aaae:	480a      	ldr	r0, [pc, #40]	; (800aad8 <_svfprintf_r+0x760>)
 800aab0:	2f10      	cmp	r7, #16
 800aab2:	f103 0301 	add.w	r3, r3, #1
 800aab6:	f104 0108 	add.w	r1, r4, #8
 800aaba:	6020      	str	r0, [r4, #0]
 800aabc:	f300 82c6 	bgt.w	800b04c <_svfprintf_r+0xcd4>
 800aac0:	e00c      	b.n	800aadc <_svfprintf_r+0x764>
 800aac2:	bf00      	nop
 800aac4:	0800d055 	.word	0x0800d055
 800aac8:	0800d044 	.word	0x0800d044
 800aacc:	40300000 	.word	0x40300000
 800aad0:	3fe00000 	.word	0x3fe00000
 800aad4:	0800d066 	.word	0x0800d066
 800aad8:	0800d076 	.word	0x0800d076
 800aadc:	6067      	str	r7, [r4, #4]
 800aade:	2b07      	cmp	r3, #7
 800aae0:	4417      	add	r7, r2
 800aae2:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 800aae6:	f340 82c4 	ble.w	800b072 <_svfprintf_r+0xcfa>
 800aaea:	4659      	mov	r1, fp
 800aaec:	4648      	mov	r0, r9
 800aaee:	aa26      	add	r2, sp, #152	; 0x98
 800aaf0:	f002 f818 	bl	800cb24 <__ssprint_r>
 800aaf4:	2800      	cmp	r0, #0
 800aaf6:	f040 85af 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800aafa:	ac29      	add	r4, sp, #164	; 0xa4
 800aafc:	f418 7f80 	tst.w	r8, #256	; 0x100
 800ab00:	9f28      	ldr	r7, [sp, #160]	; 0xa0
 800ab02:	f040 82bd 	bne.w	800b080 <_svfprintf_r+0xd08>
 800ab06:	9b07      	ldr	r3, [sp, #28]
 800ab08:	f8c4 a000 	str.w	sl, [r4]
 800ab0c:	441f      	add	r7, r3
 800ab0e:	6063      	str	r3, [r4, #4]
 800ab10:	9728      	str	r7, [sp, #160]	; 0xa0
 800ab12:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ab14:	3301      	adds	r3, #1
 800ab16:	2b07      	cmp	r3, #7
 800ab18:	9327      	str	r3, [sp, #156]	; 0x9c
 800ab1a:	f300 82f6 	bgt.w	800b10a <_svfprintf_r+0xd92>
 800ab1e:	3408      	adds	r4, #8
 800ab20:	f018 0f04 	tst.w	r8, #4
 800ab24:	f040 857a 	bne.w	800b61c <_svfprintf_r+0x12a4>
 800ab28:	e9dd 2113 	ldrd	r2, r1, [sp, #76]	; 0x4c
 800ab2c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab2e:	428a      	cmp	r2, r1
 800ab30:	bfac      	ite	ge
 800ab32:	189b      	addge	r3, r3, r2
 800ab34:	185b      	addlt	r3, r3, r1
 800ab36:	930f      	str	r3, [sp, #60]	; 0x3c
 800ab38:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ab3a:	b13b      	cbz	r3, 800ab4c <_svfprintf_r+0x7d4>
 800ab3c:	4659      	mov	r1, fp
 800ab3e:	4648      	mov	r0, r9
 800ab40:	aa26      	add	r2, sp, #152	; 0x98
 800ab42:	f001 ffef 	bl	800cb24 <__ssprint_r>
 800ab46:	2800      	cmp	r0, #0
 800ab48:	f040 8586 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	9327      	str	r3, [sp, #156]	; 0x9c
 800ab50:	9b08      	ldr	r3, [sp, #32]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	f040 859c 	bne.w	800b690 <_svfprintf_r+0x1318>
 800ab58:	ac29      	add	r4, sp, #164	; 0xa4
 800ab5a:	e0e4      	b.n	800ad26 <_svfprintf_r+0x9ae>
 800ab5c:	9008      	str	r0, [sp, #32]
 800ab5e:	e632      	b.n	800a7c6 <_svfprintf_r+0x44e>
 800ab60:	2306      	movs	r3, #6
 800ab62:	9008      	str	r0, [sp, #32]
 800ab64:	e620      	b.n	800a7a8 <_svfprintf_r+0x430>
 800ab66:	9008      	str	r0, [sp, #32]
 800ab68:	e62d      	b.n	800a7c6 <_svfprintf_r+0x44e>
 800ab6a:	f802 0c01 	strb.w	r0, [r2, #-1]
 800ab6e:	e696      	b.n	800a89e <_svfprintf_r+0x526>
 800ab70:	f803 0b01 	strb.w	r0, [r3], #1
 800ab74:	1aca      	subs	r2, r1, r3
 800ab76:	2a00      	cmp	r2, #0
 800ab78:	dafa      	bge.n	800ab70 <_svfprintf_r+0x7f8>
 800ab7a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ab7c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ab7e:	3201      	adds	r2, #1
 800ab80:	f103 0301 	add.w	r3, r3, #1
 800ab84:	bfb8      	it	lt
 800ab86:	2300      	movlt	r3, #0
 800ab88:	441d      	add	r5, r3
 800ab8a:	e698      	b.n	800a8be <_svfprintf_r+0x546>
 800ab8c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ab8e:	462b      	mov	r3, r5
 800ab90:	2030      	movs	r0, #48	; 0x30
 800ab92:	18a9      	adds	r1, r5, r2
 800ab94:	e7ee      	b.n	800ab74 <_svfprintf_r+0x7fc>
 800ab96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ab98:	2b46      	cmp	r3, #70	; 0x46
 800ab9a:	d005      	beq.n	800aba8 <_svfprintf_r+0x830>
 800ab9c:	2b45      	cmp	r3, #69	; 0x45
 800ab9e:	d11b      	bne.n	800abd8 <_svfprintf_r+0x860>
 800aba0:	9b07      	ldr	r3, [sp, #28]
 800aba2:	1c5e      	adds	r6, r3, #1
 800aba4:	2302      	movs	r3, #2
 800aba6:	e001      	b.n	800abac <_svfprintf_r+0x834>
 800aba8:	2303      	movs	r3, #3
 800abaa:	9e07      	ldr	r6, [sp, #28]
 800abac:	aa24      	add	r2, sp, #144	; 0x90
 800abae:	9204      	str	r2, [sp, #16]
 800abb0:	aa21      	add	r2, sp, #132	; 0x84
 800abb2:	9203      	str	r2, [sp, #12]
 800abb4:	aa20      	add	r2, sp, #128	; 0x80
 800abb6:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800abba:	9300      	str	r3, [sp, #0]
 800abbc:	463a      	mov	r2, r7
 800abbe:	462b      	mov	r3, r5
 800abc0:	4648      	mov	r0, r9
 800abc2:	f7fd fd19 	bl	80085f8 <_dtoa_r>
 800abc6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800abc8:	4682      	mov	sl, r0
 800abca:	2b47      	cmp	r3, #71	; 0x47
 800abcc:	d106      	bne.n	800abdc <_svfprintf_r+0x864>
 800abce:	f018 0f01 	tst.w	r8, #1
 800abd2:	d103      	bne.n	800abdc <_svfprintf_r+0x864>
 800abd4:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800abd6:	e672      	b.n	800a8be <_svfprintf_r+0x546>
 800abd8:	9e07      	ldr	r6, [sp, #28]
 800abda:	e7e3      	b.n	800aba4 <_svfprintf_r+0x82c>
 800abdc:	eb0a 0306 	add.w	r3, sl, r6
 800abe0:	9309      	str	r3, [sp, #36]	; 0x24
 800abe2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800abe4:	2b46      	cmp	r3, #70	; 0x46
 800abe6:	d111      	bne.n	800ac0c <_svfprintf_r+0x894>
 800abe8:	f89a 3000 	ldrb.w	r3, [sl]
 800abec:	2b30      	cmp	r3, #48	; 0x30
 800abee:	d109      	bne.n	800ac04 <_svfprintf_r+0x88c>
 800abf0:	2200      	movs	r2, #0
 800abf2:	2300      	movs	r3, #0
 800abf4:	4638      	mov	r0, r7
 800abf6:	4629      	mov	r1, r5
 800abf8:	f7f5 ff42 	bl	8000a80 <__aeabi_dcmpeq>
 800abfc:	b910      	cbnz	r0, 800ac04 <_svfprintf_r+0x88c>
 800abfe:	f1c6 0601 	rsb	r6, r6, #1
 800ac02:	9620      	str	r6, [sp, #128]	; 0x80
 800ac04:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ac06:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ac08:	441a      	add	r2, r3
 800ac0a:	9209      	str	r2, [sp, #36]	; 0x24
 800ac0c:	2200      	movs	r2, #0
 800ac0e:	2300      	movs	r3, #0
 800ac10:	4638      	mov	r0, r7
 800ac12:	4629      	mov	r1, r5
 800ac14:	f7f5 ff34 	bl	8000a80 <__aeabi_dcmpeq>
 800ac18:	b108      	cbz	r0, 800ac1e <_svfprintf_r+0x8a6>
 800ac1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac1c:	9324      	str	r3, [sp, #144]	; 0x90
 800ac1e:	2230      	movs	r2, #48	; 0x30
 800ac20:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ac22:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ac24:	4299      	cmp	r1, r3
 800ac26:	d9d5      	bls.n	800abd4 <_svfprintf_r+0x85c>
 800ac28:	1c59      	adds	r1, r3, #1
 800ac2a:	9124      	str	r1, [sp, #144]	; 0x90
 800ac2c:	701a      	strb	r2, [r3, #0]
 800ac2e:	e7f7      	b.n	800ac20 <_svfprintf_r+0x8a8>
 800ac30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ac32:	2b46      	cmp	r3, #70	; 0x46
 800ac34:	f47f ae54 	bne.w	800a8e0 <_svfprintf_r+0x568>
 800ac38:	9a07      	ldr	r2, [sp, #28]
 800ac3a:	f008 0301 	and.w	r3, r8, #1
 800ac3e:	2d00      	cmp	r5, #0
 800ac40:	ea43 0302 	orr.w	r3, r3, r2
 800ac44:	dd1a      	ble.n	800ac7c <_svfprintf_r+0x904>
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d034      	beq.n	800acb4 <_svfprintf_r+0x93c>
 800ac4a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ac4c:	18eb      	adds	r3, r5, r3
 800ac4e:	441a      	add	r2, r3
 800ac50:	9207      	str	r2, [sp, #28]
 800ac52:	2366      	movs	r3, #102	; 0x66
 800ac54:	930a      	str	r3, [sp, #40]	; 0x28
 800ac56:	e033      	b.n	800acc0 <_svfprintf_r+0x948>
 800ac58:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ac5c:	f802 6b01 	strb.w	r6, [r2], #1
 800ac60:	e675      	b.n	800a94e <_svfprintf_r+0x5d6>
 800ac62:	b941      	cbnz	r1, 800ac76 <_svfprintf_r+0x8fe>
 800ac64:	2230      	movs	r2, #48	; 0x30
 800ac66:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800ac6a:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 800ac6e:	3330      	adds	r3, #48	; 0x30
 800ac70:	f802 3b01 	strb.w	r3, [r2], #1
 800ac74:	e677      	b.n	800a966 <_svfprintf_r+0x5ee>
 800ac76:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800ac7a:	e7f8      	b.n	800ac6e <_svfprintf_r+0x8f6>
 800ac7c:	b1e3      	cbz	r3, 800acb8 <_svfprintf_r+0x940>
 800ac7e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ac80:	9a07      	ldr	r2, [sp, #28]
 800ac82:	3301      	adds	r3, #1
 800ac84:	e7e3      	b.n	800ac4e <_svfprintf_r+0x8d6>
 800ac86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac88:	429d      	cmp	r5, r3
 800ac8a:	db07      	blt.n	800ac9c <_svfprintf_r+0x924>
 800ac8c:	f018 0f01 	tst.w	r8, #1
 800ac90:	d02b      	beq.n	800acea <_svfprintf_r+0x972>
 800ac92:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ac94:	18eb      	adds	r3, r5, r3
 800ac96:	9307      	str	r3, [sp, #28]
 800ac98:	2367      	movs	r3, #103	; 0x67
 800ac9a:	e7db      	b.n	800ac54 <_svfprintf_r+0x8dc>
 800ac9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac9e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800aca0:	2d00      	cmp	r5, #0
 800aca2:	4413      	add	r3, r2
 800aca4:	9307      	str	r3, [sp, #28]
 800aca6:	dcf7      	bgt.n	800ac98 <_svfprintf_r+0x920>
 800aca8:	9a07      	ldr	r2, [sp, #28]
 800acaa:	f1c5 0301 	rsb	r3, r5, #1
 800acae:	441a      	add	r2, r3
 800acb0:	9207      	str	r2, [sp, #28]
 800acb2:	e7f1      	b.n	800ac98 <_svfprintf_r+0x920>
 800acb4:	9507      	str	r5, [sp, #28]
 800acb6:	e7cc      	b.n	800ac52 <_svfprintf_r+0x8da>
 800acb8:	2366      	movs	r3, #102	; 0x66
 800acba:	930a      	str	r3, [sp, #40]	; 0x28
 800acbc:	2301      	movs	r3, #1
 800acbe:	9307      	str	r3, [sp, #28]
 800acc0:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 800acc4:	930c      	str	r3, [sp, #48]	; 0x30
 800acc6:	d021      	beq.n	800ad0c <_svfprintf_r+0x994>
 800acc8:	2600      	movs	r6, #0
 800acca:	2d00      	cmp	r5, #0
 800accc:	960c      	str	r6, [sp, #48]	; 0x30
 800acce:	f77f ae61 	ble.w	800a994 <_svfprintf_r+0x61c>
 800acd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800acd4:	781b      	ldrb	r3, [r3, #0]
 800acd6:	2bff      	cmp	r3, #255	; 0xff
 800acd8:	d109      	bne.n	800acee <_svfprintf_r+0x976>
 800acda:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800acdc:	9a07      	ldr	r2, [sp, #28]
 800acde:	9915      	ldr	r1, [sp, #84]	; 0x54
 800ace0:	4433      	add	r3, r6
 800ace2:	fb01 2303 	mla	r3, r1, r3, r2
 800ace6:	9307      	str	r3, [sp, #28]
 800ace8:	e654      	b.n	800a994 <_svfprintf_r+0x61c>
 800acea:	9507      	str	r5, [sp, #28]
 800acec:	e7d4      	b.n	800ac98 <_svfprintf_r+0x920>
 800acee:	42ab      	cmp	r3, r5
 800acf0:	daf3      	bge.n	800acda <_svfprintf_r+0x962>
 800acf2:	1aed      	subs	r5, r5, r3
 800acf4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800acf6:	785b      	ldrb	r3, [r3, #1]
 800acf8:	b133      	cbz	r3, 800ad08 <_svfprintf_r+0x990>
 800acfa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800acfc:	3301      	adds	r3, #1
 800acfe:	930c      	str	r3, [sp, #48]	; 0x30
 800ad00:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad02:	3301      	adds	r3, #1
 800ad04:	930d      	str	r3, [sp, #52]	; 0x34
 800ad06:	e7e4      	b.n	800acd2 <_svfprintf_r+0x95a>
 800ad08:	3601      	adds	r6, #1
 800ad0a:	e7e2      	b.n	800acd2 <_svfprintf_r+0x95a>
 800ad0c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800ad0e:	e641      	b.n	800a994 <_svfprintf_r+0x61c>
 800ad10:	1d33      	adds	r3, r6, #4
 800ad12:	f018 0f20 	tst.w	r8, #32
 800ad16:	930b      	str	r3, [sp, #44]	; 0x2c
 800ad18:	d00a      	beq.n	800ad30 <_svfprintf_r+0x9b8>
 800ad1a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ad1c:	6833      	ldr	r3, [r6, #0]
 800ad1e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800ad20:	17d2      	asrs	r2, r2, #31
 800ad22:	e9c3 1200 	strd	r1, r2, [r3]
 800ad26:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800ad28:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 800ad2c:	f7ff bb60 	b.w	800a3f0 <_svfprintf_r+0x78>
 800ad30:	f018 0f10 	tst.w	r8, #16
 800ad34:	d003      	beq.n	800ad3e <_svfprintf_r+0x9c6>
 800ad36:	6833      	ldr	r3, [r6, #0]
 800ad38:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ad3a:	601a      	str	r2, [r3, #0]
 800ad3c:	e7f3      	b.n	800ad26 <_svfprintf_r+0x9ae>
 800ad3e:	f018 0f40 	tst.w	r8, #64	; 0x40
 800ad42:	d003      	beq.n	800ad4c <_svfprintf_r+0x9d4>
 800ad44:	6833      	ldr	r3, [r6, #0]
 800ad46:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ad48:	801a      	strh	r2, [r3, #0]
 800ad4a:	e7ec      	b.n	800ad26 <_svfprintf_r+0x9ae>
 800ad4c:	f418 7f00 	tst.w	r8, #512	; 0x200
 800ad50:	d0f1      	beq.n	800ad36 <_svfprintf_r+0x9be>
 800ad52:	6833      	ldr	r3, [r6, #0]
 800ad54:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ad56:	701a      	strb	r2, [r3, #0]
 800ad58:	e7e5      	b.n	800ad26 <_svfprintf_r+0x9ae>
 800ad5a:	f048 0810 	orr.w	r8, r8, #16
 800ad5e:	f018 0320 	ands.w	r3, r8, #32
 800ad62:	d020      	beq.n	800ada6 <_svfprintf_r+0xa2e>
 800ad64:	1df3      	adds	r3, r6, #7
 800ad66:	f023 0307 	bic.w	r3, r3, #7
 800ad6a:	461a      	mov	r2, r3
 800ad6c:	f852 6b08 	ldr.w	r6, [r2], #8
 800ad70:	685f      	ldr	r7, [r3, #4]
 800ad72:	920b      	str	r2, [sp, #44]	; 0x2c
 800ad74:	2300      	movs	r3, #0
 800ad76:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800ad80:	9a07      	ldr	r2, [sp, #28]
 800ad82:	3201      	adds	r2, #1
 800ad84:	f000 8495 	beq.w	800b6b2 <_svfprintf_r+0x133a>
 800ad88:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 800ad8c:	9208      	str	r2, [sp, #32]
 800ad8e:	ea56 0207 	orrs.w	r2, r6, r7
 800ad92:	f040 8494 	bne.w	800b6be <_svfprintf_r+0x1346>
 800ad96:	9a07      	ldr	r2, [sp, #28]
 800ad98:	2a00      	cmp	r2, #0
 800ad9a:	f000 80fb 	beq.w	800af94 <_svfprintf_r+0xc1c>
 800ad9e:	2b01      	cmp	r3, #1
 800ada0:	f040 8490 	bne.w	800b6c4 <_svfprintf_r+0x134c>
 800ada4:	e09f      	b.n	800aee6 <_svfprintf_r+0xb6e>
 800ada6:	4632      	mov	r2, r6
 800ada8:	f852 6b04 	ldr.w	r6, [r2], #4
 800adac:	f018 0710 	ands.w	r7, r8, #16
 800adb0:	920b      	str	r2, [sp, #44]	; 0x2c
 800adb2:	d001      	beq.n	800adb8 <_svfprintf_r+0xa40>
 800adb4:	461f      	mov	r7, r3
 800adb6:	e7dd      	b.n	800ad74 <_svfprintf_r+0x9fc>
 800adb8:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 800adbc:	d001      	beq.n	800adc2 <_svfprintf_r+0xa4a>
 800adbe:	b2b6      	uxth	r6, r6
 800adc0:	e7d8      	b.n	800ad74 <_svfprintf_r+0x9fc>
 800adc2:	f418 7700 	ands.w	r7, r8, #512	; 0x200
 800adc6:	d0d5      	beq.n	800ad74 <_svfprintf_r+0x9fc>
 800adc8:	b2f6      	uxtb	r6, r6
 800adca:	e7f3      	b.n	800adb4 <_svfprintf_r+0xa3c>
 800adcc:	4633      	mov	r3, r6
 800adce:	f853 6b04 	ldr.w	r6, [r3], #4
 800add2:	2278      	movs	r2, #120	; 0x78
 800add4:	930b      	str	r3, [sp, #44]	; 0x2c
 800add6:	2330      	movs	r3, #48	; 0x30
 800add8:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800addc:	4ba6      	ldr	r3, [pc, #664]	; (800b078 <_svfprintf_r+0xd00>)
 800adde:	2700      	movs	r7, #0
 800ade0:	931a      	str	r3, [sp, #104]	; 0x68
 800ade2:	f048 0802 	orr.w	r8, r8, #2
 800ade6:	2302      	movs	r3, #2
 800ade8:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
 800adec:	920a      	str	r2, [sp, #40]	; 0x28
 800adee:	e7c4      	b.n	800ad7a <_svfprintf_r+0xa02>
 800adf0:	4633      	mov	r3, r6
 800adf2:	2500      	movs	r5, #0
 800adf4:	f853 ab04 	ldr.w	sl, [r3], #4
 800adf8:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 800adfc:	930b      	str	r3, [sp, #44]	; 0x2c
 800adfe:	9b07      	ldr	r3, [sp, #28]
 800ae00:	1c58      	adds	r0, r3, #1
 800ae02:	d010      	beq.n	800ae26 <_svfprintf_r+0xaae>
 800ae04:	461a      	mov	r2, r3
 800ae06:	4629      	mov	r1, r5
 800ae08:	4650      	mov	r0, sl
 800ae0a:	f7fe febf 	bl	8009b8c <memchr>
 800ae0e:	9008      	str	r0, [sp, #32]
 800ae10:	2800      	cmp	r0, #0
 800ae12:	f000 80d6 	beq.w	800afc2 <_svfprintf_r+0xc4a>
 800ae16:	eba0 030a 	sub.w	r3, r0, sl
 800ae1a:	462f      	mov	r7, r5
 800ae1c:	462e      	mov	r6, r5
 800ae1e:	e9cd 3507 	strd	r3, r5, [sp, #28]
 800ae22:	950c      	str	r5, [sp, #48]	; 0x30
 800ae24:	e5be      	b.n	800a9a4 <_svfprintf_r+0x62c>
 800ae26:	4650      	mov	r0, sl
 800ae28:	f7f5 f9fe 	bl	8000228 <strlen>
 800ae2c:	e9cd 0507 	strd	r0, r5, [sp, #28]
 800ae30:	e46a      	b.n	800a708 <_svfprintf_r+0x390>
 800ae32:	f048 0810 	orr.w	r8, r8, #16
 800ae36:	f018 0320 	ands.w	r3, r8, #32
 800ae3a:	d009      	beq.n	800ae50 <_svfprintf_r+0xad8>
 800ae3c:	1df3      	adds	r3, r6, #7
 800ae3e:	f023 0307 	bic.w	r3, r3, #7
 800ae42:	461a      	mov	r2, r3
 800ae44:	f852 6b08 	ldr.w	r6, [r2], #8
 800ae48:	685f      	ldr	r7, [r3, #4]
 800ae4a:	920b      	str	r2, [sp, #44]	; 0x2c
 800ae4c:	2301      	movs	r3, #1
 800ae4e:	e794      	b.n	800ad7a <_svfprintf_r+0xa02>
 800ae50:	4632      	mov	r2, r6
 800ae52:	f852 6b04 	ldr.w	r6, [r2], #4
 800ae56:	f018 0710 	ands.w	r7, r8, #16
 800ae5a:	920b      	str	r2, [sp, #44]	; 0x2c
 800ae5c:	d001      	beq.n	800ae62 <_svfprintf_r+0xaea>
 800ae5e:	461f      	mov	r7, r3
 800ae60:	e7f4      	b.n	800ae4c <_svfprintf_r+0xad4>
 800ae62:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 800ae66:	d001      	beq.n	800ae6c <_svfprintf_r+0xaf4>
 800ae68:	b2b6      	uxth	r6, r6
 800ae6a:	e7ef      	b.n	800ae4c <_svfprintf_r+0xad4>
 800ae6c:	f418 7700 	ands.w	r7, r8, #512	; 0x200
 800ae70:	d0ec      	beq.n	800ae4c <_svfprintf_r+0xad4>
 800ae72:	b2f6      	uxtb	r6, r6
 800ae74:	e7f3      	b.n	800ae5e <_svfprintf_r+0xae6>
 800ae76:	4b81      	ldr	r3, [pc, #516]	; (800b07c <_svfprintf_r+0xd04>)
 800ae78:	931a      	str	r3, [sp, #104]	; 0x68
 800ae7a:	f018 0320 	ands.w	r3, r8, #32
 800ae7e:	d01b      	beq.n	800aeb8 <_svfprintf_r+0xb40>
 800ae80:	1df3      	adds	r3, r6, #7
 800ae82:	f023 0307 	bic.w	r3, r3, #7
 800ae86:	461a      	mov	r2, r3
 800ae88:	f852 6b08 	ldr.w	r6, [r2], #8
 800ae8c:	685f      	ldr	r7, [r3, #4]
 800ae8e:	920b      	str	r2, [sp, #44]	; 0x2c
 800ae90:	f018 0f01 	tst.w	r8, #1
 800ae94:	d00a      	beq.n	800aeac <_svfprintf_r+0xb34>
 800ae96:	ea56 0307 	orrs.w	r3, r6, r7
 800ae9a:	d007      	beq.n	800aeac <_svfprintf_r+0xb34>
 800ae9c:	2330      	movs	r3, #48	; 0x30
 800ae9e:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800aea2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aea4:	f048 0802 	orr.w	r8, r8, #2
 800aea8:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800aeac:	2302      	movs	r3, #2
 800aeae:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800aeb2:	e762      	b.n	800ad7a <_svfprintf_r+0xa02>
 800aeb4:	4b70      	ldr	r3, [pc, #448]	; (800b078 <_svfprintf_r+0xd00>)
 800aeb6:	e7df      	b.n	800ae78 <_svfprintf_r+0xb00>
 800aeb8:	4632      	mov	r2, r6
 800aeba:	f852 6b04 	ldr.w	r6, [r2], #4
 800aebe:	f018 0710 	ands.w	r7, r8, #16
 800aec2:	920b      	str	r2, [sp, #44]	; 0x2c
 800aec4:	d001      	beq.n	800aeca <_svfprintf_r+0xb52>
 800aec6:	461f      	mov	r7, r3
 800aec8:	e7e2      	b.n	800ae90 <_svfprintf_r+0xb18>
 800aeca:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 800aece:	d001      	beq.n	800aed4 <_svfprintf_r+0xb5c>
 800aed0:	b2b6      	uxth	r6, r6
 800aed2:	e7dd      	b.n	800ae90 <_svfprintf_r+0xb18>
 800aed4:	f418 7700 	ands.w	r7, r8, #512	; 0x200
 800aed8:	d0da      	beq.n	800ae90 <_svfprintf_r+0xb18>
 800aeda:	b2f6      	uxtb	r6, r6
 800aedc:	e7f3      	b.n	800aec6 <_svfprintf_r+0xb4e>
 800aede:	2e0a      	cmp	r6, #10
 800aee0:	f177 0300 	sbcs.w	r3, r7, #0
 800aee4:	d206      	bcs.n	800aef4 <_svfprintf_r+0xb7c>
 800aee6:	3630      	adds	r6, #48	; 0x30
 800aee8:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 800aeec:	f20d 1a47 	addw	sl, sp, #327	; 0x147
 800aef0:	f000 bc04 	b.w	800b6fc <_svfprintf_r+0x1384>
 800aef4:	2300      	movs	r3, #0
 800aef6:	9309      	str	r3, [sp, #36]	; 0x24
 800aef8:	9b08      	ldr	r3, [sp, #32]
 800aefa:	ad52      	add	r5, sp, #328	; 0x148
 800aefc:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 800af00:	220a      	movs	r2, #10
 800af02:	2300      	movs	r3, #0
 800af04:	4630      	mov	r0, r6
 800af06:	4639      	mov	r1, r7
 800af08:	f7f6 f974 	bl	80011f4 <__aeabi_uldivmod>
 800af0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af0e:	3230      	adds	r2, #48	; 0x30
 800af10:	3301      	adds	r3, #1
 800af12:	f105 3aff 	add.w	sl, r5, #4294967295
 800af16:	f805 2c01 	strb.w	r2, [r5, #-1]
 800af1a:	9309      	str	r3, [sp, #36]	; 0x24
 800af1c:	f1b8 0f00 	cmp.w	r8, #0
 800af20:	d019      	beq.n	800af56 <_svfprintf_r+0xbde>
 800af22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af26:	781b      	ldrb	r3, [r3, #0]
 800af28:	429a      	cmp	r2, r3
 800af2a:	d114      	bne.n	800af56 <_svfprintf_r+0xbde>
 800af2c:	2aff      	cmp	r2, #255	; 0xff
 800af2e:	d012      	beq.n	800af56 <_svfprintf_r+0xbde>
 800af30:	2e0a      	cmp	r6, #10
 800af32:	f177 0300 	sbcs.w	r3, r7, #0
 800af36:	d30e      	bcc.n	800af56 <_svfprintf_r+0xbde>
 800af38:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800af3a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800af3c:	ebaa 0a03 	sub.w	sl, sl, r3
 800af40:	461a      	mov	r2, r3
 800af42:	4650      	mov	r0, sl
 800af44:	f7ff fa05 	bl	800a352 <strncpy>
 800af48:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af4a:	785d      	ldrb	r5, [r3, #1]
 800af4c:	b195      	cbz	r5, 800af74 <_svfprintf_r+0xbfc>
 800af4e:	3301      	adds	r3, #1
 800af50:	930d      	str	r3, [sp, #52]	; 0x34
 800af52:	2300      	movs	r3, #0
 800af54:	9309      	str	r3, [sp, #36]	; 0x24
 800af56:	2300      	movs	r3, #0
 800af58:	220a      	movs	r2, #10
 800af5a:	4630      	mov	r0, r6
 800af5c:	4639      	mov	r1, r7
 800af5e:	f7f6 f949 	bl	80011f4 <__aeabi_uldivmod>
 800af62:	2e0a      	cmp	r6, #10
 800af64:	f177 0300 	sbcs.w	r3, r7, #0
 800af68:	f0c0 83c8 	bcc.w	800b6fc <_svfprintf_r+0x1384>
 800af6c:	4606      	mov	r6, r0
 800af6e:	460f      	mov	r7, r1
 800af70:	4655      	mov	r5, sl
 800af72:	e7c5      	b.n	800af00 <_svfprintf_r+0xb88>
 800af74:	9509      	str	r5, [sp, #36]	; 0x24
 800af76:	e7ee      	b.n	800af56 <_svfprintf_r+0xbde>
 800af78:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800af7a:	f006 030f 	and.w	r3, r6, #15
 800af7e:	5cd3      	ldrb	r3, [r2, r3]
 800af80:	0936      	lsrs	r6, r6, #4
 800af82:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 800af86:	093f      	lsrs	r7, r7, #4
 800af88:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 800af8c:	ea56 0307 	orrs.w	r3, r6, r7
 800af90:	d1f2      	bne.n	800af78 <_svfprintf_r+0xc00>
 800af92:	e3b3      	b.n	800b6fc <_svfprintf_r+0x1384>
 800af94:	b933      	cbnz	r3, 800afa4 <_svfprintf_r+0xc2c>
 800af96:	f018 0f01 	tst.w	r8, #1
 800af9a:	d003      	beq.n	800afa4 <_svfprintf_r+0xc2c>
 800af9c:	2330      	movs	r3, #48	; 0x30
 800af9e:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 800afa2:	e7a3      	b.n	800aeec <_svfprintf_r+0xb74>
 800afa4:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 800afa8:	e3a8      	b.n	800b6fc <_svfprintf_r+0x1384>
 800afaa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800afac:	2b00      	cmp	r3, #0
 800afae:	f000 8375 	beq.w	800b69c <_svfprintf_r+0x1324>
 800afb2:	2000      	movs	r0, #0
 800afb4:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800afb8:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800afbc:	960b      	str	r6, [sp, #44]	; 0x2c
 800afbe:	f7ff bb36 	b.w	800a62e <_svfprintf_r+0x2b6>
 800afc2:	9f08      	ldr	r7, [sp, #32]
 800afc4:	f7ff bba1 	b.w	800a70a <_svfprintf_r+0x392>
 800afc8:	2010      	movs	r0, #16
 800afca:	2a07      	cmp	r2, #7
 800afcc:	4403      	add	r3, r0
 800afce:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800afd2:	6060      	str	r0, [r4, #4]
 800afd4:	dd08      	ble.n	800afe8 <_svfprintf_r+0xc70>
 800afd6:	4659      	mov	r1, fp
 800afd8:	4648      	mov	r0, r9
 800afda:	aa26      	add	r2, sp, #152	; 0x98
 800afdc:	f001 fda2 	bl	800cb24 <__ssprint_r>
 800afe0:	2800      	cmp	r0, #0
 800afe2:	f040 8339 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800afe6:	a929      	add	r1, sp, #164	; 0xa4
 800afe8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800afea:	460c      	mov	r4, r1
 800afec:	3b10      	subs	r3, #16
 800afee:	9316      	str	r3, [sp, #88]	; 0x58
 800aff0:	e4f4      	b.n	800a9dc <_svfprintf_r+0x664>
 800aff2:	460c      	mov	r4, r1
 800aff4:	e50e      	b.n	800aa14 <_svfprintf_r+0x69c>
 800aff6:	4659      	mov	r1, fp
 800aff8:	4648      	mov	r0, r9
 800affa:	aa26      	add	r2, sp, #152	; 0x98
 800affc:	f001 fd92 	bl	800cb24 <__ssprint_r>
 800b000:	2800      	cmp	r0, #0
 800b002:	f040 8329 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800b006:	ac29      	add	r4, sp, #164	; 0xa4
 800b008:	e516      	b.n	800aa38 <_svfprintf_r+0x6c0>
 800b00a:	4659      	mov	r1, fp
 800b00c:	4648      	mov	r0, r9
 800b00e:	aa26      	add	r2, sp, #152	; 0x98
 800b010:	f001 fd88 	bl	800cb24 <__ssprint_r>
 800b014:	2800      	cmp	r0, #0
 800b016:	f040 831f 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800b01a:	ac29      	add	r4, sp, #164	; 0xa4
 800b01c:	e51c      	b.n	800aa58 <_svfprintf_r+0x6e0>
 800b01e:	2010      	movs	r0, #16
 800b020:	2a07      	cmp	r2, #7
 800b022:	4403      	add	r3, r0
 800b024:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800b028:	6060      	str	r0, [r4, #4]
 800b02a:	dd08      	ble.n	800b03e <_svfprintf_r+0xcc6>
 800b02c:	4659      	mov	r1, fp
 800b02e:	4648      	mov	r0, r9
 800b030:	aa26      	add	r2, sp, #152	; 0x98
 800b032:	f001 fd77 	bl	800cb24 <__ssprint_r>
 800b036:	2800      	cmp	r0, #0
 800b038:	f040 830e 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800b03c:	a929      	add	r1, sp, #164	; 0xa4
 800b03e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b040:	460c      	mov	r4, r1
 800b042:	3b10      	subs	r3, #16
 800b044:	9316      	str	r3, [sp, #88]	; 0x58
 800b046:	e510      	b.n	800aa6a <_svfprintf_r+0x6f2>
 800b048:	460c      	mov	r4, r1
 800b04a:	e52a      	b.n	800aaa2 <_svfprintf_r+0x72a>
 800b04c:	2010      	movs	r0, #16
 800b04e:	2b07      	cmp	r3, #7
 800b050:	4402      	add	r2, r0
 800b052:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b056:	6060      	str	r0, [r4, #4]
 800b058:	dd08      	ble.n	800b06c <_svfprintf_r+0xcf4>
 800b05a:	4659      	mov	r1, fp
 800b05c:	4648      	mov	r0, r9
 800b05e:	aa26      	add	r2, sp, #152	; 0x98
 800b060:	f001 fd60 	bl	800cb24 <__ssprint_r>
 800b064:	2800      	cmp	r0, #0
 800b066:	f040 82f7 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800b06a:	a929      	add	r1, sp, #164	; 0xa4
 800b06c:	460c      	mov	r4, r1
 800b06e:	3f10      	subs	r7, #16
 800b070:	e51b      	b.n	800aaaa <_svfprintf_r+0x732>
 800b072:	460c      	mov	r4, r1
 800b074:	e542      	b.n	800aafc <_svfprintf_r+0x784>
 800b076:	bf00      	nop
 800b078:	0800d044 	.word	0x0800d044
 800b07c:	0800d055 	.word	0x0800d055
 800b080:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b082:	2b65      	cmp	r3, #101	; 0x65
 800b084:	f340 8230 	ble.w	800b4e8 <_svfprintf_r+0x1170>
 800b088:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b08c:	2200      	movs	r2, #0
 800b08e:	2300      	movs	r3, #0
 800b090:	f7f5 fcf6 	bl	8000a80 <__aeabi_dcmpeq>
 800b094:	2800      	cmp	r0, #0
 800b096:	d068      	beq.n	800b16a <_svfprintf_r+0xdf2>
 800b098:	4b6d      	ldr	r3, [pc, #436]	; (800b250 <_svfprintf_r+0xed8>)
 800b09a:	6023      	str	r3, [r4, #0]
 800b09c:	2301      	movs	r3, #1
 800b09e:	441f      	add	r7, r3
 800b0a0:	6063      	str	r3, [r4, #4]
 800b0a2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b0a4:	9728      	str	r7, [sp, #160]	; 0xa0
 800b0a6:	3301      	adds	r3, #1
 800b0a8:	2b07      	cmp	r3, #7
 800b0aa:	9327      	str	r3, [sp, #156]	; 0x9c
 800b0ac:	dc37      	bgt.n	800b11e <_svfprintf_r+0xda6>
 800b0ae:	3408      	adds	r4, #8
 800b0b0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b0b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b0b4:	4293      	cmp	r3, r2
 800b0b6:	db03      	blt.n	800b0c0 <_svfprintf_r+0xd48>
 800b0b8:	f018 0f01 	tst.w	r8, #1
 800b0bc:	f43f ad30 	beq.w	800ab20 <_svfprintf_r+0x7a8>
 800b0c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b0c2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b0c4:	6023      	str	r3, [r4, #0]
 800b0c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b0c8:	6063      	str	r3, [r4, #4]
 800b0ca:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b0cc:	4413      	add	r3, r2
 800b0ce:	9328      	str	r3, [sp, #160]	; 0xa0
 800b0d0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b0d2:	3301      	adds	r3, #1
 800b0d4:	2b07      	cmp	r3, #7
 800b0d6:	9327      	str	r3, [sp, #156]	; 0x9c
 800b0d8:	dc2b      	bgt.n	800b132 <_svfprintf_r+0xdba>
 800b0da:	3408      	adds	r4, #8
 800b0dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0de:	1e5d      	subs	r5, r3, #1
 800b0e0:	2d00      	cmp	r5, #0
 800b0e2:	f77f ad1d 	ble.w	800ab20 <_svfprintf_r+0x7a8>
 800b0e6:	2710      	movs	r7, #16
 800b0e8:	4e5a      	ldr	r6, [pc, #360]	; (800b254 <_svfprintf_r+0xedc>)
 800b0ea:	2d10      	cmp	r5, #16
 800b0ec:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b0f0:	f104 0108 	add.w	r1, r4, #8
 800b0f4:	f103 0301 	add.w	r3, r3, #1
 800b0f8:	6026      	str	r6, [r4, #0]
 800b0fa:	dc24      	bgt.n	800b146 <_svfprintf_r+0xdce>
 800b0fc:	6065      	str	r5, [r4, #4]
 800b0fe:	2b07      	cmp	r3, #7
 800b100:	4415      	add	r5, r2
 800b102:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800b106:	f340 8286 	ble.w	800b616 <_svfprintf_r+0x129e>
 800b10a:	4659      	mov	r1, fp
 800b10c:	4648      	mov	r0, r9
 800b10e:	aa26      	add	r2, sp, #152	; 0x98
 800b110:	f001 fd08 	bl	800cb24 <__ssprint_r>
 800b114:	2800      	cmp	r0, #0
 800b116:	f040 829f 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800b11a:	ac29      	add	r4, sp, #164	; 0xa4
 800b11c:	e500      	b.n	800ab20 <_svfprintf_r+0x7a8>
 800b11e:	4659      	mov	r1, fp
 800b120:	4648      	mov	r0, r9
 800b122:	aa26      	add	r2, sp, #152	; 0x98
 800b124:	f001 fcfe 	bl	800cb24 <__ssprint_r>
 800b128:	2800      	cmp	r0, #0
 800b12a:	f040 8295 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800b12e:	ac29      	add	r4, sp, #164	; 0xa4
 800b130:	e7be      	b.n	800b0b0 <_svfprintf_r+0xd38>
 800b132:	4659      	mov	r1, fp
 800b134:	4648      	mov	r0, r9
 800b136:	aa26      	add	r2, sp, #152	; 0x98
 800b138:	f001 fcf4 	bl	800cb24 <__ssprint_r>
 800b13c:	2800      	cmp	r0, #0
 800b13e:	f040 828b 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800b142:	ac29      	add	r4, sp, #164	; 0xa4
 800b144:	e7ca      	b.n	800b0dc <_svfprintf_r+0xd64>
 800b146:	3210      	adds	r2, #16
 800b148:	2b07      	cmp	r3, #7
 800b14a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b14e:	6067      	str	r7, [r4, #4]
 800b150:	dd08      	ble.n	800b164 <_svfprintf_r+0xdec>
 800b152:	4659      	mov	r1, fp
 800b154:	4648      	mov	r0, r9
 800b156:	aa26      	add	r2, sp, #152	; 0x98
 800b158:	f001 fce4 	bl	800cb24 <__ssprint_r>
 800b15c:	2800      	cmp	r0, #0
 800b15e:	f040 827b 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800b162:	a929      	add	r1, sp, #164	; 0xa4
 800b164:	460c      	mov	r4, r1
 800b166:	3d10      	subs	r5, #16
 800b168:	e7bf      	b.n	800b0ea <_svfprintf_r+0xd72>
 800b16a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	dc73      	bgt.n	800b258 <_svfprintf_r+0xee0>
 800b170:	4b37      	ldr	r3, [pc, #220]	; (800b250 <_svfprintf_r+0xed8>)
 800b172:	6023      	str	r3, [r4, #0]
 800b174:	2301      	movs	r3, #1
 800b176:	441f      	add	r7, r3
 800b178:	6063      	str	r3, [r4, #4]
 800b17a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b17c:	9728      	str	r7, [sp, #160]	; 0xa0
 800b17e:	3301      	adds	r3, #1
 800b180:	2b07      	cmp	r3, #7
 800b182:	9327      	str	r3, [sp, #156]	; 0x9c
 800b184:	dc3d      	bgt.n	800b202 <_svfprintf_r+0xe8a>
 800b186:	3408      	adds	r4, #8
 800b188:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b18a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b18c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b18e:	430a      	orrs	r2, r1
 800b190:	f008 0101 	and.w	r1, r8, #1
 800b194:	430a      	orrs	r2, r1
 800b196:	f43f acc3 	beq.w	800ab20 <_svfprintf_r+0x7a8>
 800b19a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b19c:	6022      	str	r2, [r4, #0]
 800b19e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b1a0:	4413      	add	r3, r2
 800b1a2:	9328      	str	r3, [sp, #160]	; 0xa0
 800b1a4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b1a6:	6062      	str	r2, [r4, #4]
 800b1a8:	3301      	adds	r3, #1
 800b1aa:	2b07      	cmp	r3, #7
 800b1ac:	9327      	str	r3, [sp, #156]	; 0x9c
 800b1ae:	dc32      	bgt.n	800b216 <_svfprintf_r+0xe9e>
 800b1b0:	3408      	adds	r4, #8
 800b1b2:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800b1b4:	2d00      	cmp	r5, #0
 800b1b6:	da1b      	bge.n	800b1f0 <_svfprintf_r+0xe78>
 800b1b8:	4623      	mov	r3, r4
 800b1ba:	2710      	movs	r7, #16
 800b1bc:	4e25      	ldr	r6, [pc, #148]	; (800b254 <_svfprintf_r+0xedc>)
 800b1be:	426d      	negs	r5, r5
 800b1c0:	2d10      	cmp	r5, #16
 800b1c2:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 800b1c6:	f104 0408 	add.w	r4, r4, #8
 800b1ca:	f102 0201 	add.w	r2, r2, #1
 800b1ce:	601e      	str	r6, [r3, #0]
 800b1d0:	dc2b      	bgt.n	800b22a <_svfprintf_r+0xeb2>
 800b1d2:	605d      	str	r5, [r3, #4]
 800b1d4:	2a07      	cmp	r2, #7
 800b1d6:	440d      	add	r5, r1
 800b1d8:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800b1dc:	dd08      	ble.n	800b1f0 <_svfprintf_r+0xe78>
 800b1de:	4659      	mov	r1, fp
 800b1e0:	4648      	mov	r0, r9
 800b1e2:	aa26      	add	r2, sp, #152	; 0x98
 800b1e4:	f001 fc9e 	bl	800cb24 <__ssprint_r>
 800b1e8:	2800      	cmp	r0, #0
 800b1ea:	f040 8235 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800b1ee:	ac29      	add	r4, sp, #164	; 0xa4
 800b1f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b1f4:	6063      	str	r3, [r4, #4]
 800b1f6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b1f8:	f8c4 a000 	str.w	sl, [r4]
 800b1fc:	4413      	add	r3, r2
 800b1fe:	9328      	str	r3, [sp, #160]	; 0xa0
 800b200:	e487      	b.n	800ab12 <_svfprintf_r+0x79a>
 800b202:	4659      	mov	r1, fp
 800b204:	4648      	mov	r0, r9
 800b206:	aa26      	add	r2, sp, #152	; 0x98
 800b208:	f001 fc8c 	bl	800cb24 <__ssprint_r>
 800b20c:	2800      	cmp	r0, #0
 800b20e:	f040 8223 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800b212:	ac29      	add	r4, sp, #164	; 0xa4
 800b214:	e7b8      	b.n	800b188 <_svfprintf_r+0xe10>
 800b216:	4659      	mov	r1, fp
 800b218:	4648      	mov	r0, r9
 800b21a:	aa26      	add	r2, sp, #152	; 0x98
 800b21c:	f001 fc82 	bl	800cb24 <__ssprint_r>
 800b220:	2800      	cmp	r0, #0
 800b222:	f040 8219 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800b226:	ac29      	add	r4, sp, #164	; 0xa4
 800b228:	e7c3      	b.n	800b1b2 <_svfprintf_r+0xe3a>
 800b22a:	3110      	adds	r1, #16
 800b22c:	2a07      	cmp	r2, #7
 800b22e:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800b232:	605f      	str	r7, [r3, #4]
 800b234:	dd08      	ble.n	800b248 <_svfprintf_r+0xed0>
 800b236:	4659      	mov	r1, fp
 800b238:	4648      	mov	r0, r9
 800b23a:	aa26      	add	r2, sp, #152	; 0x98
 800b23c:	f001 fc72 	bl	800cb24 <__ssprint_r>
 800b240:	2800      	cmp	r0, #0
 800b242:	f040 8209 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800b246:	ac29      	add	r4, sp, #164	; 0xa4
 800b248:	4623      	mov	r3, r4
 800b24a:	3d10      	subs	r5, #16
 800b24c:	e7b8      	b.n	800b1c0 <_svfprintf_r+0xe48>
 800b24e:	bf00      	nop
 800b250:	0800ce6d 	.word	0x0800ce6d
 800b254:	0800d076 	.word	0x0800d076
 800b258:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b25a:	42ab      	cmp	r3, r5
 800b25c:	bfa8      	it	ge
 800b25e:	462b      	movge	r3, r5
 800b260:	2b00      	cmp	r3, #0
 800b262:	9307      	str	r3, [sp, #28]
 800b264:	dd0a      	ble.n	800b27c <_svfprintf_r+0xf04>
 800b266:	441f      	add	r7, r3
 800b268:	e9c4 a300 	strd	sl, r3, [r4]
 800b26c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b26e:	9728      	str	r7, [sp, #160]	; 0xa0
 800b270:	3301      	adds	r3, #1
 800b272:	2b07      	cmp	r3, #7
 800b274:	9327      	str	r3, [sp, #156]	; 0x9c
 800b276:	f300 8085 	bgt.w	800b384 <_svfprintf_r+0x100c>
 800b27a:	3408      	adds	r4, #8
 800b27c:	9b07      	ldr	r3, [sp, #28]
 800b27e:	2b00      	cmp	r3, #0
 800b280:	bfb4      	ite	lt
 800b282:	462f      	movlt	r7, r5
 800b284:	1aef      	subge	r7, r5, r3
 800b286:	2f00      	cmp	r7, #0
 800b288:	dd19      	ble.n	800b2be <_svfprintf_r+0xf46>
 800b28a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b28e:	4895      	ldr	r0, [pc, #596]	; (800b4e4 <_svfprintf_r+0x116c>)
 800b290:	2f10      	cmp	r7, #16
 800b292:	f103 0301 	add.w	r3, r3, #1
 800b296:	f104 0108 	add.w	r1, r4, #8
 800b29a:	6020      	str	r0, [r4, #0]
 800b29c:	dc7c      	bgt.n	800b398 <_svfprintf_r+0x1020>
 800b29e:	6067      	str	r7, [r4, #4]
 800b2a0:	2b07      	cmp	r3, #7
 800b2a2:	4417      	add	r7, r2
 800b2a4:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 800b2a8:	f340 8089 	ble.w	800b3be <_svfprintf_r+0x1046>
 800b2ac:	4659      	mov	r1, fp
 800b2ae:	4648      	mov	r0, r9
 800b2b0:	aa26      	add	r2, sp, #152	; 0x98
 800b2b2:	f001 fc37 	bl	800cb24 <__ssprint_r>
 800b2b6:	2800      	cmp	r0, #0
 800b2b8:	f040 81ce 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800b2bc:	ac29      	add	r4, sp, #164	; 0xa4
 800b2be:	f418 6f80 	tst.w	r8, #1024	; 0x400
 800b2c2:	4455      	add	r5, sl
 800b2c4:	d009      	beq.n	800b2da <_svfprintf_r+0xf62>
 800b2c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d17a      	bne.n	800b3c2 <_svfprintf_r+0x104a>
 800b2cc:	2e00      	cmp	r6, #0
 800b2ce:	d17a      	bne.n	800b3c6 <_svfprintf_r+0x104e>
 800b2d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2d2:	4453      	add	r3, sl
 800b2d4:	429d      	cmp	r5, r3
 800b2d6:	bf28      	it	cs
 800b2d8:	461d      	movcs	r5, r3
 800b2da:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b2dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b2de:	4293      	cmp	r3, r2
 800b2e0:	db02      	blt.n	800b2e8 <_svfprintf_r+0xf70>
 800b2e2:	f018 0f01 	tst.w	r8, #1
 800b2e6:	d00e      	beq.n	800b306 <_svfprintf_r+0xf8e>
 800b2e8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b2ea:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b2ec:	6023      	str	r3, [r4, #0]
 800b2ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b2f0:	6063      	str	r3, [r4, #4]
 800b2f2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b2f4:	4413      	add	r3, r2
 800b2f6:	9328      	str	r3, [sp, #160]	; 0xa0
 800b2f8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b2fa:	3301      	adds	r3, #1
 800b2fc:	2b07      	cmp	r3, #7
 800b2fe:	9327      	str	r3, [sp, #156]	; 0x9c
 800b300:	f300 80db 	bgt.w	800b4ba <_svfprintf_r+0x1142>
 800b304:	3408      	adds	r4, #8
 800b306:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b308:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800b30a:	eb0a 0203 	add.w	r2, sl, r3
 800b30e:	1b9e      	subs	r6, r3, r6
 800b310:	1b52      	subs	r2, r2, r5
 800b312:	4296      	cmp	r6, r2
 800b314:	bfa8      	it	ge
 800b316:	4616      	movge	r6, r2
 800b318:	2e00      	cmp	r6, #0
 800b31a:	dd0b      	ble.n	800b334 <_svfprintf_r+0xfbc>
 800b31c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b31e:	e9c4 5600 	strd	r5, r6, [r4]
 800b322:	4433      	add	r3, r6
 800b324:	9328      	str	r3, [sp, #160]	; 0xa0
 800b326:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b328:	3301      	adds	r3, #1
 800b32a:	2b07      	cmp	r3, #7
 800b32c:	9327      	str	r3, [sp, #156]	; 0x9c
 800b32e:	f300 80ce 	bgt.w	800b4ce <_svfprintf_r+0x1156>
 800b332:	3408      	adds	r4, #8
 800b334:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800b336:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b338:	2e00      	cmp	r6, #0
 800b33a:	eba3 0505 	sub.w	r5, r3, r5
 800b33e:	bfa8      	it	ge
 800b340:	1bad      	subge	r5, r5, r6
 800b342:	2d00      	cmp	r5, #0
 800b344:	f77f abec 	ble.w	800ab20 <_svfprintf_r+0x7a8>
 800b348:	2710      	movs	r7, #16
 800b34a:	4e66      	ldr	r6, [pc, #408]	; (800b4e4 <_svfprintf_r+0x116c>)
 800b34c:	2d10      	cmp	r5, #16
 800b34e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b352:	f104 0108 	add.w	r1, r4, #8
 800b356:	f103 0301 	add.w	r3, r3, #1
 800b35a:	6026      	str	r6, [r4, #0]
 800b35c:	f77f aece 	ble.w	800b0fc <_svfprintf_r+0xd84>
 800b360:	3210      	adds	r2, #16
 800b362:	2b07      	cmp	r3, #7
 800b364:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b368:	6067      	str	r7, [r4, #4]
 800b36a:	dd08      	ble.n	800b37e <_svfprintf_r+0x1006>
 800b36c:	4659      	mov	r1, fp
 800b36e:	4648      	mov	r0, r9
 800b370:	aa26      	add	r2, sp, #152	; 0x98
 800b372:	f001 fbd7 	bl	800cb24 <__ssprint_r>
 800b376:	2800      	cmp	r0, #0
 800b378:	f040 816e 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800b37c:	a929      	add	r1, sp, #164	; 0xa4
 800b37e:	460c      	mov	r4, r1
 800b380:	3d10      	subs	r5, #16
 800b382:	e7e3      	b.n	800b34c <_svfprintf_r+0xfd4>
 800b384:	4659      	mov	r1, fp
 800b386:	4648      	mov	r0, r9
 800b388:	aa26      	add	r2, sp, #152	; 0x98
 800b38a:	f001 fbcb 	bl	800cb24 <__ssprint_r>
 800b38e:	2800      	cmp	r0, #0
 800b390:	f040 8162 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800b394:	ac29      	add	r4, sp, #164	; 0xa4
 800b396:	e771      	b.n	800b27c <_svfprintf_r+0xf04>
 800b398:	2010      	movs	r0, #16
 800b39a:	2b07      	cmp	r3, #7
 800b39c:	4402      	add	r2, r0
 800b39e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b3a2:	6060      	str	r0, [r4, #4]
 800b3a4:	dd08      	ble.n	800b3b8 <_svfprintf_r+0x1040>
 800b3a6:	4659      	mov	r1, fp
 800b3a8:	4648      	mov	r0, r9
 800b3aa:	aa26      	add	r2, sp, #152	; 0x98
 800b3ac:	f001 fbba 	bl	800cb24 <__ssprint_r>
 800b3b0:	2800      	cmp	r0, #0
 800b3b2:	f040 8151 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800b3b6:	a929      	add	r1, sp, #164	; 0xa4
 800b3b8:	460c      	mov	r4, r1
 800b3ba:	3f10      	subs	r7, #16
 800b3bc:	e765      	b.n	800b28a <_svfprintf_r+0xf12>
 800b3be:	460c      	mov	r4, r1
 800b3c0:	e77d      	b.n	800b2be <_svfprintf_r+0xf46>
 800b3c2:	2e00      	cmp	r6, #0
 800b3c4:	d049      	beq.n	800b45a <_svfprintf_r+0x10e2>
 800b3c6:	3e01      	subs	r6, #1
 800b3c8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b3ca:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b3cc:	6023      	str	r3, [r4, #0]
 800b3ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b3d0:	6063      	str	r3, [r4, #4]
 800b3d2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b3d4:	4413      	add	r3, r2
 800b3d6:	9328      	str	r3, [sp, #160]	; 0xa0
 800b3d8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b3da:	3301      	adds	r3, #1
 800b3dc:	2b07      	cmp	r3, #7
 800b3de:	9327      	str	r3, [sp, #156]	; 0x9c
 800b3e0:	dc42      	bgt.n	800b468 <_svfprintf_r+0x10f0>
 800b3e2:	3408      	adds	r4, #8
 800b3e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3e6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b3e8:	4453      	add	r3, sl
 800b3ea:	7812      	ldrb	r2, [r2, #0]
 800b3ec:	1b5b      	subs	r3, r3, r5
 800b3ee:	429a      	cmp	r2, r3
 800b3f0:	bfa8      	it	ge
 800b3f2:	461a      	movge	r2, r3
 800b3f4:	2a00      	cmp	r2, #0
 800b3f6:	9207      	str	r2, [sp, #28]
 800b3f8:	dd0a      	ble.n	800b410 <_svfprintf_r+0x1098>
 800b3fa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b3fc:	e9c4 5200 	strd	r5, r2, [r4]
 800b400:	4413      	add	r3, r2
 800b402:	9328      	str	r3, [sp, #160]	; 0xa0
 800b404:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b406:	3301      	adds	r3, #1
 800b408:	2b07      	cmp	r3, #7
 800b40a:	9327      	str	r3, [sp, #156]	; 0x9c
 800b40c:	dc36      	bgt.n	800b47c <_svfprintf_r+0x1104>
 800b40e:	3408      	adds	r4, #8
 800b410:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b412:	781f      	ldrb	r7, [r3, #0]
 800b414:	9b07      	ldr	r3, [sp, #28]
 800b416:	2b00      	cmp	r3, #0
 800b418:	bfa8      	it	ge
 800b41a:	1aff      	subge	r7, r7, r3
 800b41c:	2f00      	cmp	r7, #0
 800b41e:	dd18      	ble.n	800b452 <_svfprintf_r+0x10da>
 800b420:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b424:	482f      	ldr	r0, [pc, #188]	; (800b4e4 <_svfprintf_r+0x116c>)
 800b426:	2f10      	cmp	r7, #16
 800b428:	f103 0301 	add.w	r3, r3, #1
 800b42c:	f104 0108 	add.w	r1, r4, #8
 800b430:	6020      	str	r0, [r4, #0]
 800b432:	dc2d      	bgt.n	800b490 <_svfprintf_r+0x1118>
 800b434:	443a      	add	r2, r7
 800b436:	2b07      	cmp	r3, #7
 800b438:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b43c:	6067      	str	r7, [r4, #4]
 800b43e:	dd3a      	ble.n	800b4b6 <_svfprintf_r+0x113e>
 800b440:	4659      	mov	r1, fp
 800b442:	4648      	mov	r0, r9
 800b444:	aa26      	add	r2, sp, #152	; 0x98
 800b446:	f001 fb6d 	bl	800cb24 <__ssprint_r>
 800b44a:	2800      	cmp	r0, #0
 800b44c:	f040 8104 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800b450:	ac29      	add	r4, sp, #164	; 0xa4
 800b452:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b454:	781b      	ldrb	r3, [r3, #0]
 800b456:	441d      	add	r5, r3
 800b458:	e735      	b.n	800b2c6 <_svfprintf_r+0xf4e>
 800b45a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b45c:	3b01      	subs	r3, #1
 800b45e:	930d      	str	r3, [sp, #52]	; 0x34
 800b460:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b462:	3b01      	subs	r3, #1
 800b464:	930c      	str	r3, [sp, #48]	; 0x30
 800b466:	e7af      	b.n	800b3c8 <_svfprintf_r+0x1050>
 800b468:	4659      	mov	r1, fp
 800b46a:	4648      	mov	r0, r9
 800b46c:	aa26      	add	r2, sp, #152	; 0x98
 800b46e:	f001 fb59 	bl	800cb24 <__ssprint_r>
 800b472:	2800      	cmp	r0, #0
 800b474:	f040 80f0 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800b478:	ac29      	add	r4, sp, #164	; 0xa4
 800b47a:	e7b3      	b.n	800b3e4 <_svfprintf_r+0x106c>
 800b47c:	4659      	mov	r1, fp
 800b47e:	4648      	mov	r0, r9
 800b480:	aa26      	add	r2, sp, #152	; 0x98
 800b482:	f001 fb4f 	bl	800cb24 <__ssprint_r>
 800b486:	2800      	cmp	r0, #0
 800b488:	f040 80e6 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800b48c:	ac29      	add	r4, sp, #164	; 0xa4
 800b48e:	e7bf      	b.n	800b410 <_svfprintf_r+0x1098>
 800b490:	2010      	movs	r0, #16
 800b492:	2b07      	cmp	r3, #7
 800b494:	4402      	add	r2, r0
 800b496:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b49a:	6060      	str	r0, [r4, #4]
 800b49c:	dd08      	ble.n	800b4b0 <_svfprintf_r+0x1138>
 800b49e:	4659      	mov	r1, fp
 800b4a0:	4648      	mov	r0, r9
 800b4a2:	aa26      	add	r2, sp, #152	; 0x98
 800b4a4:	f001 fb3e 	bl	800cb24 <__ssprint_r>
 800b4a8:	2800      	cmp	r0, #0
 800b4aa:	f040 80d5 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800b4ae:	a929      	add	r1, sp, #164	; 0xa4
 800b4b0:	460c      	mov	r4, r1
 800b4b2:	3f10      	subs	r7, #16
 800b4b4:	e7b4      	b.n	800b420 <_svfprintf_r+0x10a8>
 800b4b6:	460c      	mov	r4, r1
 800b4b8:	e7cb      	b.n	800b452 <_svfprintf_r+0x10da>
 800b4ba:	4659      	mov	r1, fp
 800b4bc:	4648      	mov	r0, r9
 800b4be:	aa26      	add	r2, sp, #152	; 0x98
 800b4c0:	f001 fb30 	bl	800cb24 <__ssprint_r>
 800b4c4:	2800      	cmp	r0, #0
 800b4c6:	f040 80c7 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800b4ca:	ac29      	add	r4, sp, #164	; 0xa4
 800b4cc:	e71b      	b.n	800b306 <_svfprintf_r+0xf8e>
 800b4ce:	4659      	mov	r1, fp
 800b4d0:	4648      	mov	r0, r9
 800b4d2:	aa26      	add	r2, sp, #152	; 0x98
 800b4d4:	f001 fb26 	bl	800cb24 <__ssprint_r>
 800b4d8:	2800      	cmp	r0, #0
 800b4da:	f040 80bd 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800b4de:	ac29      	add	r4, sp, #164	; 0xa4
 800b4e0:	e728      	b.n	800b334 <_svfprintf_r+0xfbc>
 800b4e2:	bf00      	nop
 800b4e4:	0800d076 	.word	0x0800d076
 800b4e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b4ea:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b4ec:	2a01      	cmp	r2, #1
 800b4ee:	f107 0701 	add.w	r7, r7, #1
 800b4f2:	f103 0301 	add.w	r3, r3, #1
 800b4f6:	f104 0508 	add.w	r5, r4, #8
 800b4fa:	dc02      	bgt.n	800b502 <_svfprintf_r+0x118a>
 800b4fc:	f018 0f01 	tst.w	r8, #1
 800b500:	d07e      	beq.n	800b600 <_svfprintf_r+0x1288>
 800b502:	2201      	movs	r2, #1
 800b504:	2b07      	cmp	r3, #7
 800b506:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 800b50a:	f8c4 a000 	str.w	sl, [r4]
 800b50e:	6062      	str	r2, [r4, #4]
 800b510:	dd08      	ble.n	800b524 <_svfprintf_r+0x11ac>
 800b512:	4659      	mov	r1, fp
 800b514:	4648      	mov	r0, r9
 800b516:	aa26      	add	r2, sp, #152	; 0x98
 800b518:	f001 fb04 	bl	800cb24 <__ssprint_r>
 800b51c:	2800      	cmp	r0, #0
 800b51e:	f040 809b 	bne.w	800b658 <_svfprintf_r+0x12e0>
 800b522:	ad29      	add	r5, sp, #164	; 0xa4
 800b524:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b526:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b528:	602b      	str	r3, [r5, #0]
 800b52a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b52c:	606b      	str	r3, [r5, #4]
 800b52e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b530:	4413      	add	r3, r2
 800b532:	9328      	str	r3, [sp, #160]	; 0xa0
 800b534:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b536:	3301      	adds	r3, #1
 800b538:	2b07      	cmp	r3, #7
 800b53a:	9327      	str	r3, [sp, #156]	; 0x9c
 800b53c:	dc32      	bgt.n	800b5a4 <_svfprintf_r+0x122c>
 800b53e:	3508      	adds	r5, #8
 800b540:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b542:	2200      	movs	r2, #0
 800b544:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b548:	1e5c      	subs	r4, r3, #1
 800b54a:	2300      	movs	r3, #0
 800b54c:	f7f5 fa98 	bl	8000a80 <__aeabi_dcmpeq>
 800b550:	2800      	cmp	r0, #0
 800b552:	d130      	bne.n	800b5b6 <_svfprintf_r+0x123e>
 800b554:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800b556:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b558:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b55a:	3101      	adds	r1, #1
 800b55c:	3b01      	subs	r3, #1
 800b55e:	f10a 0001 	add.w	r0, sl, #1
 800b562:	4413      	add	r3, r2
 800b564:	2907      	cmp	r1, #7
 800b566:	e9c5 0400 	strd	r0, r4, [r5]
 800b56a:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 800b56e:	dd50      	ble.n	800b612 <_svfprintf_r+0x129a>
 800b570:	4659      	mov	r1, fp
 800b572:	4648      	mov	r0, r9
 800b574:	aa26      	add	r2, sp, #152	; 0x98
 800b576:	f001 fad5 	bl	800cb24 <__ssprint_r>
 800b57a:	2800      	cmp	r0, #0
 800b57c:	d16c      	bne.n	800b658 <_svfprintf_r+0x12e0>
 800b57e:	ad29      	add	r5, sp, #164	; 0xa4
 800b580:	ab22      	add	r3, sp, #136	; 0x88
 800b582:	602b      	str	r3, [r5, #0]
 800b584:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b586:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b588:	606b      	str	r3, [r5, #4]
 800b58a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b58c:	4413      	add	r3, r2
 800b58e:	9328      	str	r3, [sp, #160]	; 0xa0
 800b590:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b592:	3301      	adds	r3, #1
 800b594:	2b07      	cmp	r3, #7
 800b596:	9327      	str	r3, [sp, #156]	; 0x9c
 800b598:	f73f adb7 	bgt.w	800b10a <_svfprintf_r+0xd92>
 800b59c:	f105 0408 	add.w	r4, r5, #8
 800b5a0:	f7ff babe 	b.w	800ab20 <_svfprintf_r+0x7a8>
 800b5a4:	4659      	mov	r1, fp
 800b5a6:	4648      	mov	r0, r9
 800b5a8:	aa26      	add	r2, sp, #152	; 0x98
 800b5aa:	f001 fabb 	bl	800cb24 <__ssprint_r>
 800b5ae:	2800      	cmp	r0, #0
 800b5b0:	d152      	bne.n	800b658 <_svfprintf_r+0x12e0>
 800b5b2:	ad29      	add	r5, sp, #164	; 0xa4
 800b5b4:	e7c4      	b.n	800b540 <_svfprintf_r+0x11c8>
 800b5b6:	2c00      	cmp	r4, #0
 800b5b8:	dde2      	ble.n	800b580 <_svfprintf_r+0x1208>
 800b5ba:	2710      	movs	r7, #16
 800b5bc:	4e56      	ldr	r6, [pc, #344]	; (800b718 <_svfprintf_r+0x13a0>)
 800b5be:	2c10      	cmp	r4, #16
 800b5c0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b5c4:	f105 0108 	add.w	r1, r5, #8
 800b5c8:	f103 0301 	add.w	r3, r3, #1
 800b5cc:	602e      	str	r6, [r5, #0]
 800b5ce:	dc07      	bgt.n	800b5e0 <_svfprintf_r+0x1268>
 800b5d0:	606c      	str	r4, [r5, #4]
 800b5d2:	2b07      	cmp	r3, #7
 800b5d4:	4414      	add	r4, r2
 800b5d6:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800b5da:	dcc9      	bgt.n	800b570 <_svfprintf_r+0x11f8>
 800b5dc:	460d      	mov	r5, r1
 800b5de:	e7cf      	b.n	800b580 <_svfprintf_r+0x1208>
 800b5e0:	3210      	adds	r2, #16
 800b5e2:	2b07      	cmp	r3, #7
 800b5e4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b5e8:	606f      	str	r7, [r5, #4]
 800b5ea:	dd06      	ble.n	800b5fa <_svfprintf_r+0x1282>
 800b5ec:	4659      	mov	r1, fp
 800b5ee:	4648      	mov	r0, r9
 800b5f0:	aa26      	add	r2, sp, #152	; 0x98
 800b5f2:	f001 fa97 	bl	800cb24 <__ssprint_r>
 800b5f6:	bb78      	cbnz	r0, 800b658 <_svfprintf_r+0x12e0>
 800b5f8:	a929      	add	r1, sp, #164	; 0xa4
 800b5fa:	460d      	mov	r5, r1
 800b5fc:	3c10      	subs	r4, #16
 800b5fe:	e7de      	b.n	800b5be <_svfprintf_r+0x1246>
 800b600:	2201      	movs	r2, #1
 800b602:	2b07      	cmp	r3, #7
 800b604:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 800b608:	f8c4 a000 	str.w	sl, [r4]
 800b60c:	6062      	str	r2, [r4, #4]
 800b60e:	ddb7      	ble.n	800b580 <_svfprintf_r+0x1208>
 800b610:	e7ae      	b.n	800b570 <_svfprintf_r+0x11f8>
 800b612:	3508      	adds	r5, #8
 800b614:	e7b4      	b.n	800b580 <_svfprintf_r+0x1208>
 800b616:	460c      	mov	r4, r1
 800b618:	f7ff ba82 	b.w	800ab20 <_svfprintf_r+0x7a8>
 800b61c:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800b620:	1a9d      	subs	r5, r3, r2
 800b622:	2d00      	cmp	r5, #0
 800b624:	f77f aa80 	ble.w	800ab28 <_svfprintf_r+0x7b0>
 800b628:	2710      	movs	r7, #16
 800b62a:	4e3c      	ldr	r6, [pc, #240]	; (800b71c <_svfprintf_r+0x13a4>)
 800b62c:	2d10      	cmp	r5, #16
 800b62e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b632:	6026      	str	r6, [r4, #0]
 800b634:	f103 0301 	add.w	r3, r3, #1
 800b638:	dc18      	bgt.n	800b66c <_svfprintf_r+0x12f4>
 800b63a:	6065      	str	r5, [r4, #4]
 800b63c:	2b07      	cmp	r3, #7
 800b63e:	4415      	add	r5, r2
 800b640:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800b644:	f77f aa70 	ble.w	800ab28 <_svfprintf_r+0x7b0>
 800b648:	4659      	mov	r1, fp
 800b64a:	4648      	mov	r0, r9
 800b64c:	aa26      	add	r2, sp, #152	; 0x98
 800b64e:	f001 fa69 	bl	800cb24 <__ssprint_r>
 800b652:	2800      	cmp	r0, #0
 800b654:	f43f aa68 	beq.w	800ab28 <_svfprintf_r+0x7b0>
 800b658:	9b08      	ldr	r3, [sp, #32]
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	f43f a88d 	beq.w	800a77a <_svfprintf_r+0x402>
 800b660:	4619      	mov	r1, r3
 800b662:	4648      	mov	r0, r9
 800b664:	f7fd ff02 	bl	800946c <_free_r>
 800b668:	f7ff b887 	b.w	800a77a <_svfprintf_r+0x402>
 800b66c:	3210      	adds	r2, #16
 800b66e:	2b07      	cmp	r3, #7
 800b670:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b674:	6067      	str	r7, [r4, #4]
 800b676:	dc02      	bgt.n	800b67e <_svfprintf_r+0x1306>
 800b678:	3408      	adds	r4, #8
 800b67a:	3d10      	subs	r5, #16
 800b67c:	e7d6      	b.n	800b62c <_svfprintf_r+0x12b4>
 800b67e:	4659      	mov	r1, fp
 800b680:	4648      	mov	r0, r9
 800b682:	aa26      	add	r2, sp, #152	; 0x98
 800b684:	f001 fa4e 	bl	800cb24 <__ssprint_r>
 800b688:	2800      	cmp	r0, #0
 800b68a:	d1e5      	bne.n	800b658 <_svfprintf_r+0x12e0>
 800b68c:	ac29      	add	r4, sp, #164	; 0xa4
 800b68e:	e7f4      	b.n	800b67a <_svfprintf_r+0x1302>
 800b690:	4648      	mov	r0, r9
 800b692:	9908      	ldr	r1, [sp, #32]
 800b694:	f7fd feea 	bl	800946c <_free_r>
 800b698:	f7ff ba5e 	b.w	800ab58 <_svfprintf_r+0x7e0>
 800b69c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	f43f a86b 	beq.w	800a77a <_svfprintf_r+0x402>
 800b6a4:	4659      	mov	r1, fp
 800b6a6:	4648      	mov	r0, r9
 800b6a8:	aa26      	add	r2, sp, #152	; 0x98
 800b6aa:	f001 fa3b 	bl	800cb24 <__ssprint_r>
 800b6ae:	f7ff b864 	b.w	800a77a <_svfprintf_r+0x402>
 800b6b2:	ea56 0207 	orrs.w	r2, r6, r7
 800b6b6:	f8cd 8020 	str.w	r8, [sp, #32]
 800b6ba:	f43f ab70 	beq.w	800ad9e <_svfprintf_r+0xa26>
 800b6be:	2b01      	cmp	r3, #1
 800b6c0:	f43f ac0d 	beq.w	800aede <_svfprintf_r+0xb66>
 800b6c4:	2b02      	cmp	r3, #2
 800b6c6:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 800b6ca:	f43f ac55 	beq.w	800af78 <_svfprintf_r+0xc00>
 800b6ce:	f006 0307 	and.w	r3, r6, #7
 800b6d2:	08f6      	lsrs	r6, r6, #3
 800b6d4:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 800b6d8:	08ff      	lsrs	r7, r7, #3
 800b6da:	3330      	adds	r3, #48	; 0x30
 800b6dc:	ea56 0107 	orrs.w	r1, r6, r7
 800b6e0:	4652      	mov	r2, sl
 800b6e2:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 800b6e6:	d1f2      	bne.n	800b6ce <_svfprintf_r+0x1356>
 800b6e8:	9908      	ldr	r1, [sp, #32]
 800b6ea:	07c9      	lsls	r1, r1, #31
 800b6ec:	d506      	bpl.n	800b6fc <_svfprintf_r+0x1384>
 800b6ee:	2b30      	cmp	r3, #48	; 0x30
 800b6f0:	d004      	beq.n	800b6fc <_svfprintf_r+0x1384>
 800b6f2:	2330      	movs	r3, #48	; 0x30
 800b6f4:	f80a 3c01 	strb.w	r3, [sl, #-1]
 800b6f8:	f1a2 0a02 	sub.w	sl, r2, #2
 800b6fc:	ab52      	add	r3, sp, #328	; 0x148
 800b6fe:	eba3 030a 	sub.w	r3, r3, sl
 800b702:	9f07      	ldr	r7, [sp, #28]
 800b704:	9307      	str	r3, [sp, #28]
 800b706:	2300      	movs	r3, #0
 800b708:	461e      	mov	r6, r3
 800b70a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b70e:	9308      	str	r3, [sp, #32]
 800b710:	461d      	mov	r5, r3
 800b712:	930c      	str	r3, [sp, #48]	; 0x30
 800b714:	f7ff b946 	b.w	800a9a4 <_svfprintf_r+0x62c>
 800b718:	0800d076 	.word	0x0800d076
 800b71c:	0800d066 	.word	0x0800d066

0800b720 <sysconf>:
 800b720:	2808      	cmp	r0, #8
 800b722:	b508      	push	{r3, lr}
 800b724:	d006      	beq.n	800b734 <sysconf+0x14>
 800b726:	f7fc fe1f 	bl	8008368 <__errno>
 800b72a:	2316      	movs	r3, #22
 800b72c:	6003      	str	r3, [r0, #0]
 800b72e:	f04f 30ff 	mov.w	r0, #4294967295
 800b732:	bd08      	pop	{r3, pc}
 800b734:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800b738:	e7fb      	b.n	800b732 <sysconf+0x12>

0800b73a <__sprint_r>:
 800b73a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b73e:	6893      	ldr	r3, [r2, #8]
 800b740:	4680      	mov	r8, r0
 800b742:	460f      	mov	r7, r1
 800b744:	4614      	mov	r4, r2
 800b746:	b91b      	cbnz	r3, 800b750 <__sprint_r+0x16>
 800b748:	4618      	mov	r0, r3
 800b74a:	6053      	str	r3, [r2, #4]
 800b74c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b750:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800b752:	049d      	lsls	r5, r3, #18
 800b754:	d520      	bpl.n	800b798 <__sprint_r+0x5e>
 800b756:	6815      	ldr	r5, [r2, #0]
 800b758:	3508      	adds	r5, #8
 800b75a:	f04f 0900 	mov.w	r9, #0
 800b75e:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800b762:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800b766:	45ca      	cmp	sl, r9
 800b768:	dc0b      	bgt.n	800b782 <__sprint_r+0x48>
 800b76a:	68a0      	ldr	r0, [r4, #8]
 800b76c:	f026 0603 	bic.w	r6, r6, #3
 800b770:	1b80      	subs	r0, r0, r6
 800b772:	60a0      	str	r0, [r4, #8]
 800b774:	3508      	adds	r5, #8
 800b776:	2800      	cmp	r0, #0
 800b778:	d1ef      	bne.n	800b75a <__sprint_r+0x20>
 800b77a:	2300      	movs	r3, #0
 800b77c:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800b780:	e7e4      	b.n	800b74c <__sprint_r+0x12>
 800b782:	463a      	mov	r2, r7
 800b784:	4640      	mov	r0, r8
 800b786:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800b78a:	f000 fe3a 	bl	800c402 <_fputwc_r>
 800b78e:	1c43      	adds	r3, r0, #1
 800b790:	d0f3      	beq.n	800b77a <__sprint_r+0x40>
 800b792:	f109 0901 	add.w	r9, r9, #1
 800b796:	e7e6      	b.n	800b766 <__sprint_r+0x2c>
 800b798:	f000 fe6e 	bl	800c478 <__sfvwrite_r>
 800b79c:	e7ed      	b.n	800b77a <__sprint_r+0x40>
	...

0800b7a0 <_vfiprintf_r>:
 800b7a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7a4:	b0bb      	sub	sp, #236	; 0xec
 800b7a6:	460f      	mov	r7, r1
 800b7a8:	461d      	mov	r5, r3
 800b7aa:	461c      	mov	r4, r3
 800b7ac:	4681      	mov	r9, r0
 800b7ae:	9202      	str	r2, [sp, #8]
 800b7b0:	b118      	cbz	r0, 800b7ba <_vfiprintf_r+0x1a>
 800b7b2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b7b4:	b90b      	cbnz	r3, 800b7ba <_vfiprintf_r+0x1a>
 800b7b6:	f7fd fdc9 	bl	800934c <__sinit>
 800b7ba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b7bc:	07d8      	lsls	r0, r3, #31
 800b7be:	d405      	bmi.n	800b7cc <_vfiprintf_r+0x2c>
 800b7c0:	89bb      	ldrh	r3, [r7, #12]
 800b7c2:	0599      	lsls	r1, r3, #22
 800b7c4:	d402      	bmi.n	800b7cc <_vfiprintf_r+0x2c>
 800b7c6:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b7c8:	f7fd ff36 	bl	8009638 <__retarget_lock_acquire_recursive>
 800b7cc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800b7d0:	049a      	lsls	r2, r3, #18
 800b7d2:	d406      	bmi.n	800b7e2 <_vfiprintf_r+0x42>
 800b7d4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b7d8:	81bb      	strh	r3, [r7, #12]
 800b7da:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b7dc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b7e0:	667b      	str	r3, [r7, #100]	; 0x64
 800b7e2:	89bb      	ldrh	r3, [r7, #12]
 800b7e4:	071e      	lsls	r6, r3, #28
 800b7e6:	d501      	bpl.n	800b7ec <_vfiprintf_r+0x4c>
 800b7e8:	693b      	ldr	r3, [r7, #16]
 800b7ea:	b9ab      	cbnz	r3, 800b818 <_vfiprintf_r+0x78>
 800b7ec:	4639      	mov	r1, r7
 800b7ee:	4648      	mov	r0, r9
 800b7f0:	f7fc fe0c 	bl	800840c <__swsetup_r>
 800b7f4:	b180      	cbz	r0, 800b818 <_vfiprintf_r+0x78>
 800b7f6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b7f8:	07d8      	lsls	r0, r3, #31
 800b7fa:	d506      	bpl.n	800b80a <_vfiprintf_r+0x6a>
 800b7fc:	f04f 33ff 	mov.w	r3, #4294967295
 800b800:	9303      	str	r3, [sp, #12]
 800b802:	9803      	ldr	r0, [sp, #12]
 800b804:	b03b      	add	sp, #236	; 0xec
 800b806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b80a:	89bb      	ldrh	r3, [r7, #12]
 800b80c:	0599      	lsls	r1, r3, #22
 800b80e:	d4f5      	bmi.n	800b7fc <_vfiprintf_r+0x5c>
 800b810:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b812:	f7fd ff12 	bl	800963a <__retarget_lock_release_recursive>
 800b816:	e7f1      	b.n	800b7fc <_vfiprintf_r+0x5c>
 800b818:	89bb      	ldrh	r3, [r7, #12]
 800b81a:	f003 021a 	and.w	r2, r3, #26
 800b81e:	2a0a      	cmp	r2, #10
 800b820:	d114      	bne.n	800b84c <_vfiprintf_r+0xac>
 800b822:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800b826:	2a00      	cmp	r2, #0
 800b828:	db10      	blt.n	800b84c <_vfiprintf_r+0xac>
 800b82a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800b82c:	07d2      	lsls	r2, r2, #31
 800b82e:	d404      	bmi.n	800b83a <_vfiprintf_r+0x9a>
 800b830:	059e      	lsls	r6, r3, #22
 800b832:	d402      	bmi.n	800b83a <_vfiprintf_r+0x9a>
 800b834:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b836:	f7fd ff00 	bl	800963a <__retarget_lock_release_recursive>
 800b83a:	462b      	mov	r3, r5
 800b83c:	4639      	mov	r1, r7
 800b83e:	4648      	mov	r0, r9
 800b840:	9a02      	ldr	r2, [sp, #8]
 800b842:	b03b      	add	sp, #236	; 0xec
 800b844:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b848:	f000 bc38 	b.w	800c0bc <__sbprintf>
 800b84c:	2300      	movs	r3, #0
 800b84e:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800b852:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800b856:	e9cd 3308 	strd	r3, r3, [sp, #32]
 800b85a:	ae11      	add	r6, sp, #68	; 0x44
 800b85c:	960e      	str	r6, [sp, #56]	; 0x38
 800b85e:	9303      	str	r3, [sp, #12]
 800b860:	9b02      	ldr	r3, [sp, #8]
 800b862:	461d      	mov	r5, r3
 800b864:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b868:	b10a      	cbz	r2, 800b86e <_vfiprintf_r+0xce>
 800b86a:	2a25      	cmp	r2, #37	; 0x25
 800b86c:	d1f9      	bne.n	800b862 <_vfiprintf_r+0xc2>
 800b86e:	9b02      	ldr	r3, [sp, #8]
 800b870:	ebb5 0803 	subs.w	r8, r5, r3
 800b874:	d00d      	beq.n	800b892 <_vfiprintf_r+0xf2>
 800b876:	e9c6 3800 	strd	r3, r8, [r6]
 800b87a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b87c:	4443      	add	r3, r8
 800b87e:	9310      	str	r3, [sp, #64]	; 0x40
 800b880:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b882:	3301      	adds	r3, #1
 800b884:	2b07      	cmp	r3, #7
 800b886:	930f      	str	r3, [sp, #60]	; 0x3c
 800b888:	dc75      	bgt.n	800b976 <_vfiprintf_r+0x1d6>
 800b88a:	3608      	adds	r6, #8
 800b88c:	9b03      	ldr	r3, [sp, #12]
 800b88e:	4443      	add	r3, r8
 800b890:	9303      	str	r3, [sp, #12]
 800b892:	782b      	ldrb	r3, [r5, #0]
 800b894:	2b00      	cmp	r3, #0
 800b896:	f000 83d5 	beq.w	800c044 <_vfiprintf_r+0x8a4>
 800b89a:	2300      	movs	r3, #0
 800b89c:	f04f 31ff 	mov.w	r1, #4294967295
 800b8a0:	469a      	mov	sl, r3
 800b8a2:	1c6a      	adds	r2, r5, #1
 800b8a4:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800b8a8:	9101      	str	r1, [sp, #4]
 800b8aa:	9304      	str	r3, [sp, #16]
 800b8ac:	f812 3b01 	ldrb.w	r3, [r2], #1
 800b8b0:	9202      	str	r2, [sp, #8]
 800b8b2:	f1a3 0220 	sub.w	r2, r3, #32
 800b8b6:	2a5a      	cmp	r2, #90	; 0x5a
 800b8b8:	f200 831d 	bhi.w	800bef6 <_vfiprintf_r+0x756>
 800b8bc:	e8df f012 	tbh	[pc, r2, lsl #1]
 800b8c0:	031b009a 	.word	0x031b009a
 800b8c4:	00a2031b 	.word	0x00a2031b
 800b8c8:	031b031b 	.word	0x031b031b
 800b8cc:	0082031b 	.word	0x0082031b
 800b8d0:	031b031b 	.word	0x031b031b
 800b8d4:	00af00a5 	.word	0x00af00a5
 800b8d8:	00ac031b 	.word	0x00ac031b
 800b8dc:	031b00b1 	.word	0x031b00b1
 800b8e0:	00cf00cc 	.word	0x00cf00cc
 800b8e4:	00cf00cf 	.word	0x00cf00cf
 800b8e8:	00cf00cf 	.word	0x00cf00cf
 800b8ec:	00cf00cf 	.word	0x00cf00cf
 800b8f0:	00cf00cf 	.word	0x00cf00cf
 800b8f4:	031b031b 	.word	0x031b031b
 800b8f8:	031b031b 	.word	0x031b031b
 800b8fc:	031b031b 	.word	0x031b031b
 800b900:	031b031b 	.word	0x031b031b
 800b904:	00f9031b 	.word	0x00f9031b
 800b908:	031b0107 	.word	0x031b0107
 800b90c:	031b031b 	.word	0x031b031b
 800b910:	031b031b 	.word	0x031b031b
 800b914:	031b031b 	.word	0x031b031b
 800b918:	031b031b 	.word	0x031b031b
 800b91c:	0156031b 	.word	0x0156031b
 800b920:	031b031b 	.word	0x031b031b
 800b924:	01a0031b 	.word	0x01a0031b
 800b928:	027d031b 	.word	0x027d031b
 800b92c:	031b031b 	.word	0x031b031b
 800b930:	031b029d 	.word	0x031b029d
 800b934:	031b031b 	.word	0x031b031b
 800b938:	031b031b 	.word	0x031b031b
 800b93c:	031b031b 	.word	0x031b031b
 800b940:	031b031b 	.word	0x031b031b
 800b944:	00f9031b 	.word	0x00f9031b
 800b948:	031b0109 	.word	0x031b0109
 800b94c:	031b031b 	.word	0x031b031b
 800b950:	010900df 	.word	0x010900df
 800b954:	031b00f3 	.word	0x031b00f3
 800b958:	031b00ec 	.word	0x031b00ec
 800b95c:	01580134 	.word	0x01580134
 800b960:	00f3018d 	.word	0x00f3018d
 800b964:	01a0031b 	.word	0x01a0031b
 800b968:	027f0098 	.word	0x027f0098
 800b96c:	031b031b 	.word	0x031b031b
 800b970:	031b0065 	.word	0x031b0065
 800b974:	0098      	.short	0x0098
 800b976:	4639      	mov	r1, r7
 800b978:	4648      	mov	r0, r9
 800b97a:	aa0e      	add	r2, sp, #56	; 0x38
 800b97c:	f7ff fedd 	bl	800b73a <__sprint_r>
 800b980:	2800      	cmp	r0, #0
 800b982:	f040 833e 	bne.w	800c002 <_vfiprintf_r+0x862>
 800b986:	ae11      	add	r6, sp, #68	; 0x44
 800b988:	e780      	b.n	800b88c <_vfiprintf_r+0xec>
 800b98a:	4a9c      	ldr	r2, [pc, #624]	; (800bbfc <_vfiprintf_r+0x45c>)
 800b98c:	9206      	str	r2, [sp, #24]
 800b98e:	f01a 0220 	ands.w	r2, sl, #32
 800b992:	f000 8234 	beq.w	800bdfe <_vfiprintf_r+0x65e>
 800b996:	3407      	adds	r4, #7
 800b998:	f024 0207 	bic.w	r2, r4, #7
 800b99c:	4693      	mov	fp, r2
 800b99e:	6855      	ldr	r5, [r2, #4]
 800b9a0:	f85b 4b08 	ldr.w	r4, [fp], #8
 800b9a4:	f01a 0f01 	tst.w	sl, #1
 800b9a8:	d009      	beq.n	800b9be <_vfiprintf_r+0x21e>
 800b9aa:	ea54 0205 	orrs.w	r2, r4, r5
 800b9ae:	bf1f      	itttt	ne
 800b9b0:	2230      	movne	r2, #48	; 0x30
 800b9b2:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800b9b6:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800b9ba:	f04a 0a02 	orrne.w	sl, sl, #2
 800b9be:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800b9c2:	e118      	b.n	800bbf6 <_vfiprintf_r+0x456>
 800b9c4:	4648      	mov	r0, r9
 800b9c6:	f7fd fe31 	bl	800962c <_localeconv_r>
 800b9ca:	6843      	ldr	r3, [r0, #4]
 800b9cc:	4618      	mov	r0, r3
 800b9ce:	9309      	str	r3, [sp, #36]	; 0x24
 800b9d0:	f7f4 fc2a 	bl	8000228 <strlen>
 800b9d4:	9008      	str	r0, [sp, #32]
 800b9d6:	4648      	mov	r0, r9
 800b9d8:	f7fd fe28 	bl	800962c <_localeconv_r>
 800b9dc:	6883      	ldr	r3, [r0, #8]
 800b9de:	9307      	str	r3, [sp, #28]
 800b9e0:	9b08      	ldr	r3, [sp, #32]
 800b9e2:	b12b      	cbz	r3, 800b9f0 <_vfiprintf_r+0x250>
 800b9e4:	9b07      	ldr	r3, [sp, #28]
 800b9e6:	b11b      	cbz	r3, 800b9f0 <_vfiprintf_r+0x250>
 800b9e8:	781b      	ldrb	r3, [r3, #0]
 800b9ea:	b10b      	cbz	r3, 800b9f0 <_vfiprintf_r+0x250>
 800b9ec:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800b9f0:	9a02      	ldr	r2, [sp, #8]
 800b9f2:	e75b      	b.n	800b8ac <_vfiprintf_r+0x10c>
 800b9f4:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d1f9      	bne.n	800b9f0 <_vfiprintf_r+0x250>
 800b9fc:	2320      	movs	r3, #32
 800b9fe:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800ba02:	e7f5      	b.n	800b9f0 <_vfiprintf_r+0x250>
 800ba04:	f04a 0a01 	orr.w	sl, sl, #1
 800ba08:	e7f2      	b.n	800b9f0 <_vfiprintf_r+0x250>
 800ba0a:	f854 3b04 	ldr.w	r3, [r4], #4
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	9304      	str	r3, [sp, #16]
 800ba12:	daed      	bge.n	800b9f0 <_vfiprintf_r+0x250>
 800ba14:	425b      	negs	r3, r3
 800ba16:	9304      	str	r3, [sp, #16]
 800ba18:	f04a 0a04 	orr.w	sl, sl, #4
 800ba1c:	e7e8      	b.n	800b9f0 <_vfiprintf_r+0x250>
 800ba1e:	232b      	movs	r3, #43	; 0x2b
 800ba20:	e7ed      	b.n	800b9fe <_vfiprintf_r+0x25e>
 800ba22:	9a02      	ldr	r2, [sp, #8]
 800ba24:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ba28:	2b2a      	cmp	r3, #42	; 0x2a
 800ba2a:	d112      	bne.n	800ba52 <_vfiprintf_r+0x2b2>
 800ba2c:	f854 0b04 	ldr.w	r0, [r4], #4
 800ba30:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800ba34:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800ba38:	e7da      	b.n	800b9f0 <_vfiprintf_r+0x250>
 800ba3a:	200a      	movs	r0, #10
 800ba3c:	9b01      	ldr	r3, [sp, #4]
 800ba3e:	fb00 1303 	mla	r3, r0, r3, r1
 800ba42:	9301      	str	r3, [sp, #4]
 800ba44:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ba48:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800ba4c:	2909      	cmp	r1, #9
 800ba4e:	d9f4      	bls.n	800ba3a <_vfiprintf_r+0x29a>
 800ba50:	e72e      	b.n	800b8b0 <_vfiprintf_r+0x110>
 800ba52:	2100      	movs	r1, #0
 800ba54:	9101      	str	r1, [sp, #4]
 800ba56:	e7f7      	b.n	800ba48 <_vfiprintf_r+0x2a8>
 800ba58:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800ba5c:	e7c8      	b.n	800b9f0 <_vfiprintf_r+0x250>
 800ba5e:	2100      	movs	r1, #0
 800ba60:	9a02      	ldr	r2, [sp, #8]
 800ba62:	9104      	str	r1, [sp, #16]
 800ba64:	200a      	movs	r0, #10
 800ba66:	9904      	ldr	r1, [sp, #16]
 800ba68:	3b30      	subs	r3, #48	; 0x30
 800ba6a:	fb00 3301 	mla	r3, r0, r1, r3
 800ba6e:	9304      	str	r3, [sp, #16]
 800ba70:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ba74:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800ba78:	2909      	cmp	r1, #9
 800ba7a:	d9f3      	bls.n	800ba64 <_vfiprintf_r+0x2c4>
 800ba7c:	e718      	b.n	800b8b0 <_vfiprintf_r+0x110>
 800ba7e:	9b02      	ldr	r3, [sp, #8]
 800ba80:	781b      	ldrb	r3, [r3, #0]
 800ba82:	2b68      	cmp	r3, #104	; 0x68
 800ba84:	bf01      	itttt	eq
 800ba86:	9b02      	ldreq	r3, [sp, #8]
 800ba88:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800ba8c:	3301      	addeq	r3, #1
 800ba8e:	9302      	streq	r3, [sp, #8]
 800ba90:	bf18      	it	ne
 800ba92:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800ba96:	e7ab      	b.n	800b9f0 <_vfiprintf_r+0x250>
 800ba98:	9b02      	ldr	r3, [sp, #8]
 800ba9a:	781b      	ldrb	r3, [r3, #0]
 800ba9c:	2b6c      	cmp	r3, #108	; 0x6c
 800ba9e:	d105      	bne.n	800baac <_vfiprintf_r+0x30c>
 800baa0:	9b02      	ldr	r3, [sp, #8]
 800baa2:	3301      	adds	r3, #1
 800baa4:	9302      	str	r3, [sp, #8]
 800baa6:	f04a 0a20 	orr.w	sl, sl, #32
 800baaa:	e7a1      	b.n	800b9f0 <_vfiprintf_r+0x250>
 800baac:	f04a 0a10 	orr.w	sl, sl, #16
 800bab0:	e79e      	b.n	800b9f0 <_vfiprintf_r+0x250>
 800bab2:	46a3      	mov	fp, r4
 800bab4:	2100      	movs	r1, #0
 800bab6:	f85b 3b04 	ldr.w	r3, [fp], #4
 800baba:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800babe:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800bac2:	2301      	movs	r3, #1
 800bac4:	460d      	mov	r5, r1
 800bac6:	9301      	str	r3, [sp, #4]
 800bac8:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800bacc:	e0ad      	b.n	800bc2a <_vfiprintf_r+0x48a>
 800bace:	f04a 0a10 	orr.w	sl, sl, #16
 800bad2:	f01a 0f20 	tst.w	sl, #32
 800bad6:	d010      	beq.n	800bafa <_vfiprintf_r+0x35a>
 800bad8:	3407      	adds	r4, #7
 800bada:	f024 0307 	bic.w	r3, r4, #7
 800bade:	469b      	mov	fp, r3
 800bae0:	685d      	ldr	r5, [r3, #4]
 800bae2:	f85b 4b08 	ldr.w	r4, [fp], #8
 800bae6:	2d00      	cmp	r5, #0
 800bae8:	da05      	bge.n	800baf6 <_vfiprintf_r+0x356>
 800baea:	232d      	movs	r3, #45	; 0x2d
 800baec:	4264      	negs	r4, r4
 800baee:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800baf2:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800baf6:	2301      	movs	r3, #1
 800baf8:	e04a      	b.n	800bb90 <_vfiprintf_r+0x3f0>
 800bafa:	46a3      	mov	fp, r4
 800bafc:	f01a 0f10 	tst.w	sl, #16
 800bb00:	f85b 5b04 	ldr.w	r5, [fp], #4
 800bb04:	d002      	beq.n	800bb0c <_vfiprintf_r+0x36c>
 800bb06:	462c      	mov	r4, r5
 800bb08:	17ed      	asrs	r5, r5, #31
 800bb0a:	e7ec      	b.n	800bae6 <_vfiprintf_r+0x346>
 800bb0c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800bb10:	d003      	beq.n	800bb1a <_vfiprintf_r+0x37a>
 800bb12:	b22c      	sxth	r4, r5
 800bb14:	f345 35c0 	sbfx	r5, r5, #15, #1
 800bb18:	e7e5      	b.n	800bae6 <_vfiprintf_r+0x346>
 800bb1a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800bb1e:	d0f2      	beq.n	800bb06 <_vfiprintf_r+0x366>
 800bb20:	b26c      	sxtb	r4, r5
 800bb22:	f345 15c0 	sbfx	r5, r5, #7, #1
 800bb26:	e7de      	b.n	800bae6 <_vfiprintf_r+0x346>
 800bb28:	f01a 0f20 	tst.w	sl, #32
 800bb2c:	f104 0b04 	add.w	fp, r4, #4
 800bb30:	d007      	beq.n	800bb42 <_vfiprintf_r+0x3a2>
 800bb32:	9a03      	ldr	r2, [sp, #12]
 800bb34:	6823      	ldr	r3, [r4, #0]
 800bb36:	9903      	ldr	r1, [sp, #12]
 800bb38:	17d2      	asrs	r2, r2, #31
 800bb3a:	e9c3 1200 	strd	r1, r2, [r3]
 800bb3e:	465c      	mov	r4, fp
 800bb40:	e68e      	b.n	800b860 <_vfiprintf_r+0xc0>
 800bb42:	f01a 0f10 	tst.w	sl, #16
 800bb46:	d003      	beq.n	800bb50 <_vfiprintf_r+0x3b0>
 800bb48:	6823      	ldr	r3, [r4, #0]
 800bb4a:	9a03      	ldr	r2, [sp, #12]
 800bb4c:	601a      	str	r2, [r3, #0]
 800bb4e:	e7f6      	b.n	800bb3e <_vfiprintf_r+0x39e>
 800bb50:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800bb54:	d003      	beq.n	800bb5e <_vfiprintf_r+0x3be>
 800bb56:	6823      	ldr	r3, [r4, #0]
 800bb58:	9a03      	ldr	r2, [sp, #12]
 800bb5a:	801a      	strh	r2, [r3, #0]
 800bb5c:	e7ef      	b.n	800bb3e <_vfiprintf_r+0x39e>
 800bb5e:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800bb62:	d0f1      	beq.n	800bb48 <_vfiprintf_r+0x3a8>
 800bb64:	6823      	ldr	r3, [r4, #0]
 800bb66:	9a03      	ldr	r2, [sp, #12]
 800bb68:	701a      	strb	r2, [r3, #0]
 800bb6a:	e7e8      	b.n	800bb3e <_vfiprintf_r+0x39e>
 800bb6c:	f04a 0a10 	orr.w	sl, sl, #16
 800bb70:	f01a 0320 	ands.w	r3, sl, #32
 800bb74:	d01f      	beq.n	800bbb6 <_vfiprintf_r+0x416>
 800bb76:	3407      	adds	r4, #7
 800bb78:	f024 0307 	bic.w	r3, r4, #7
 800bb7c:	469b      	mov	fp, r3
 800bb7e:	685d      	ldr	r5, [r3, #4]
 800bb80:	f85b 4b08 	ldr.w	r4, [fp], #8
 800bb84:	2300      	movs	r3, #0
 800bb86:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800bb8a:	2200      	movs	r2, #0
 800bb8c:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800bb90:	9a01      	ldr	r2, [sp, #4]
 800bb92:	3201      	adds	r2, #1
 800bb94:	f000 8263 	beq.w	800c05e <_vfiprintf_r+0x8be>
 800bb98:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800bb9c:	9205      	str	r2, [sp, #20]
 800bb9e:	ea54 0205 	orrs.w	r2, r4, r5
 800bba2:	f040 8262 	bne.w	800c06a <_vfiprintf_r+0x8ca>
 800bba6:	9a01      	ldr	r2, [sp, #4]
 800bba8:	2a00      	cmp	r2, #0
 800bbaa:	f000 8199 	beq.w	800bee0 <_vfiprintf_r+0x740>
 800bbae:	2b01      	cmp	r3, #1
 800bbb0:	f040 825e 	bne.w	800c070 <_vfiprintf_r+0x8d0>
 800bbb4:	e13a      	b.n	800be2c <_vfiprintf_r+0x68c>
 800bbb6:	46a3      	mov	fp, r4
 800bbb8:	f01a 0510 	ands.w	r5, sl, #16
 800bbbc:	f85b 4b04 	ldr.w	r4, [fp], #4
 800bbc0:	d001      	beq.n	800bbc6 <_vfiprintf_r+0x426>
 800bbc2:	461d      	mov	r5, r3
 800bbc4:	e7de      	b.n	800bb84 <_vfiprintf_r+0x3e4>
 800bbc6:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 800bbca:	d001      	beq.n	800bbd0 <_vfiprintf_r+0x430>
 800bbcc:	b2a4      	uxth	r4, r4
 800bbce:	e7d9      	b.n	800bb84 <_vfiprintf_r+0x3e4>
 800bbd0:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800bbd4:	d0d6      	beq.n	800bb84 <_vfiprintf_r+0x3e4>
 800bbd6:	b2e4      	uxtb	r4, r4
 800bbd8:	e7f3      	b.n	800bbc2 <_vfiprintf_r+0x422>
 800bbda:	2330      	movs	r3, #48	; 0x30
 800bbdc:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
 800bbe0:	2378      	movs	r3, #120	; 0x78
 800bbe2:	46a3      	mov	fp, r4
 800bbe4:	2500      	movs	r5, #0
 800bbe6:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
 800bbea:	4b04      	ldr	r3, [pc, #16]	; (800bbfc <_vfiprintf_r+0x45c>)
 800bbec:	f85b 4b04 	ldr.w	r4, [fp], #4
 800bbf0:	f04a 0a02 	orr.w	sl, sl, #2
 800bbf4:	9306      	str	r3, [sp, #24]
 800bbf6:	2302      	movs	r3, #2
 800bbf8:	e7c7      	b.n	800bb8a <_vfiprintf_r+0x3ea>
 800bbfa:	bf00      	nop
 800bbfc:	0800d044 	.word	0x0800d044
 800bc00:	46a3      	mov	fp, r4
 800bc02:	2500      	movs	r5, #0
 800bc04:	9b01      	ldr	r3, [sp, #4]
 800bc06:	f85b 8b04 	ldr.w	r8, [fp], #4
 800bc0a:	1c5c      	adds	r4, r3, #1
 800bc0c:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800bc10:	f000 80ce 	beq.w	800bdb0 <_vfiprintf_r+0x610>
 800bc14:	461a      	mov	r2, r3
 800bc16:	4629      	mov	r1, r5
 800bc18:	4640      	mov	r0, r8
 800bc1a:	f7fd ffb7 	bl	8009b8c <memchr>
 800bc1e:	2800      	cmp	r0, #0
 800bc20:	f000 8173 	beq.w	800bf0a <_vfiprintf_r+0x76a>
 800bc24:	eba0 0308 	sub.w	r3, r0, r8
 800bc28:	9301      	str	r3, [sp, #4]
 800bc2a:	9b01      	ldr	r3, [sp, #4]
 800bc2c:	42ab      	cmp	r3, r5
 800bc2e:	bfb8      	it	lt
 800bc30:	462b      	movlt	r3, r5
 800bc32:	9305      	str	r3, [sp, #20]
 800bc34:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800bc38:	b113      	cbz	r3, 800bc40 <_vfiprintf_r+0x4a0>
 800bc3a:	9b05      	ldr	r3, [sp, #20]
 800bc3c:	3301      	adds	r3, #1
 800bc3e:	9305      	str	r3, [sp, #20]
 800bc40:	f01a 0302 	ands.w	r3, sl, #2
 800bc44:	930a      	str	r3, [sp, #40]	; 0x28
 800bc46:	bf1e      	ittt	ne
 800bc48:	9b05      	ldrne	r3, [sp, #20]
 800bc4a:	3302      	addne	r3, #2
 800bc4c:	9305      	strne	r3, [sp, #20]
 800bc4e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800bc52:	930b      	str	r3, [sp, #44]	; 0x2c
 800bc54:	d11f      	bne.n	800bc96 <_vfiprintf_r+0x4f6>
 800bc56:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800bc5a:	1a9c      	subs	r4, r3, r2
 800bc5c:	2c00      	cmp	r4, #0
 800bc5e:	dd1a      	ble.n	800bc96 <_vfiprintf_r+0x4f6>
 800bc60:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800bc64:	48aa      	ldr	r0, [pc, #680]	; (800bf10 <_vfiprintf_r+0x770>)
 800bc66:	2c10      	cmp	r4, #16
 800bc68:	f103 0301 	add.w	r3, r3, #1
 800bc6c:	f106 0108 	add.w	r1, r6, #8
 800bc70:	6030      	str	r0, [r6, #0]
 800bc72:	f300 8153 	bgt.w	800bf1c <_vfiprintf_r+0x77c>
 800bc76:	6074      	str	r4, [r6, #4]
 800bc78:	2b07      	cmp	r3, #7
 800bc7a:	4414      	add	r4, r2
 800bc7c:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800bc80:	f340 815e 	ble.w	800bf40 <_vfiprintf_r+0x7a0>
 800bc84:	4639      	mov	r1, r7
 800bc86:	4648      	mov	r0, r9
 800bc88:	aa0e      	add	r2, sp, #56	; 0x38
 800bc8a:	f7ff fd56 	bl	800b73a <__sprint_r>
 800bc8e:	2800      	cmp	r0, #0
 800bc90:	f040 81b7 	bne.w	800c002 <_vfiprintf_r+0x862>
 800bc94:	ae11      	add	r6, sp, #68	; 0x44
 800bc96:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800bc9a:	b173      	cbz	r3, 800bcba <_vfiprintf_r+0x51a>
 800bc9c:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800bca0:	6032      	str	r2, [r6, #0]
 800bca2:	2201      	movs	r2, #1
 800bca4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bca6:	6072      	str	r2, [r6, #4]
 800bca8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bcaa:	3301      	adds	r3, #1
 800bcac:	3201      	adds	r2, #1
 800bcae:	2b07      	cmp	r3, #7
 800bcb0:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800bcb4:	f300 8146 	bgt.w	800bf44 <_vfiprintf_r+0x7a4>
 800bcb8:	3608      	adds	r6, #8
 800bcba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bcbc:	b16b      	cbz	r3, 800bcda <_vfiprintf_r+0x53a>
 800bcbe:	aa0d      	add	r2, sp, #52	; 0x34
 800bcc0:	6032      	str	r2, [r6, #0]
 800bcc2:	2202      	movs	r2, #2
 800bcc4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bcc6:	6072      	str	r2, [r6, #4]
 800bcc8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bcca:	3301      	adds	r3, #1
 800bccc:	3202      	adds	r2, #2
 800bcce:	2b07      	cmp	r3, #7
 800bcd0:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800bcd4:	f300 813f 	bgt.w	800bf56 <_vfiprintf_r+0x7b6>
 800bcd8:	3608      	adds	r6, #8
 800bcda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bcdc:	2b80      	cmp	r3, #128	; 0x80
 800bcde:	d11f      	bne.n	800bd20 <_vfiprintf_r+0x580>
 800bce0:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800bce4:	1a9c      	subs	r4, r3, r2
 800bce6:	2c00      	cmp	r4, #0
 800bce8:	dd1a      	ble.n	800bd20 <_vfiprintf_r+0x580>
 800bcea:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800bcee:	4889      	ldr	r0, [pc, #548]	; (800bf14 <_vfiprintf_r+0x774>)
 800bcf0:	2c10      	cmp	r4, #16
 800bcf2:	f103 0301 	add.w	r3, r3, #1
 800bcf6:	f106 0108 	add.w	r1, r6, #8
 800bcfa:	6030      	str	r0, [r6, #0]
 800bcfc:	f300 8134 	bgt.w	800bf68 <_vfiprintf_r+0x7c8>
 800bd00:	6074      	str	r4, [r6, #4]
 800bd02:	2b07      	cmp	r3, #7
 800bd04:	4414      	add	r4, r2
 800bd06:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800bd0a:	f340 813f 	ble.w	800bf8c <_vfiprintf_r+0x7ec>
 800bd0e:	4639      	mov	r1, r7
 800bd10:	4648      	mov	r0, r9
 800bd12:	aa0e      	add	r2, sp, #56	; 0x38
 800bd14:	f7ff fd11 	bl	800b73a <__sprint_r>
 800bd18:	2800      	cmp	r0, #0
 800bd1a:	f040 8172 	bne.w	800c002 <_vfiprintf_r+0x862>
 800bd1e:	ae11      	add	r6, sp, #68	; 0x44
 800bd20:	9b01      	ldr	r3, [sp, #4]
 800bd22:	1aec      	subs	r4, r5, r3
 800bd24:	2c00      	cmp	r4, #0
 800bd26:	dd1a      	ble.n	800bd5e <_vfiprintf_r+0x5be>
 800bd28:	4d7a      	ldr	r5, [pc, #488]	; (800bf14 <_vfiprintf_r+0x774>)
 800bd2a:	2c10      	cmp	r4, #16
 800bd2c:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800bd30:	f106 0208 	add.w	r2, r6, #8
 800bd34:	f103 0301 	add.w	r3, r3, #1
 800bd38:	6035      	str	r5, [r6, #0]
 800bd3a:	f300 8129 	bgt.w	800bf90 <_vfiprintf_r+0x7f0>
 800bd3e:	6074      	str	r4, [r6, #4]
 800bd40:	2b07      	cmp	r3, #7
 800bd42:	440c      	add	r4, r1
 800bd44:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800bd48:	f340 8133 	ble.w	800bfb2 <_vfiprintf_r+0x812>
 800bd4c:	4639      	mov	r1, r7
 800bd4e:	4648      	mov	r0, r9
 800bd50:	aa0e      	add	r2, sp, #56	; 0x38
 800bd52:	f7ff fcf2 	bl	800b73a <__sprint_r>
 800bd56:	2800      	cmp	r0, #0
 800bd58:	f040 8153 	bne.w	800c002 <_vfiprintf_r+0x862>
 800bd5c:	ae11      	add	r6, sp, #68	; 0x44
 800bd5e:	9b01      	ldr	r3, [sp, #4]
 800bd60:	9810      	ldr	r0, [sp, #64]	; 0x40
 800bd62:	6073      	str	r3, [r6, #4]
 800bd64:	4418      	add	r0, r3
 800bd66:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bd68:	f8c6 8000 	str.w	r8, [r6]
 800bd6c:	3301      	adds	r3, #1
 800bd6e:	2b07      	cmp	r3, #7
 800bd70:	9010      	str	r0, [sp, #64]	; 0x40
 800bd72:	930f      	str	r3, [sp, #60]	; 0x3c
 800bd74:	f300 811f 	bgt.w	800bfb6 <_vfiprintf_r+0x816>
 800bd78:	f106 0308 	add.w	r3, r6, #8
 800bd7c:	f01a 0f04 	tst.w	sl, #4
 800bd80:	f040 8121 	bne.w	800bfc6 <_vfiprintf_r+0x826>
 800bd84:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800bd88:	9905      	ldr	r1, [sp, #20]
 800bd8a:	428a      	cmp	r2, r1
 800bd8c:	bfac      	ite	ge
 800bd8e:	189b      	addge	r3, r3, r2
 800bd90:	185b      	addlt	r3, r3, r1
 800bd92:	9303      	str	r3, [sp, #12]
 800bd94:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bd96:	b13b      	cbz	r3, 800bda8 <_vfiprintf_r+0x608>
 800bd98:	4639      	mov	r1, r7
 800bd9a:	4648      	mov	r0, r9
 800bd9c:	aa0e      	add	r2, sp, #56	; 0x38
 800bd9e:	f7ff fccc 	bl	800b73a <__sprint_r>
 800bda2:	2800      	cmp	r0, #0
 800bda4:	f040 812d 	bne.w	800c002 <_vfiprintf_r+0x862>
 800bda8:	2300      	movs	r3, #0
 800bdaa:	ae11      	add	r6, sp, #68	; 0x44
 800bdac:	930f      	str	r3, [sp, #60]	; 0x3c
 800bdae:	e6c6      	b.n	800bb3e <_vfiprintf_r+0x39e>
 800bdb0:	4640      	mov	r0, r8
 800bdb2:	f7f4 fa39 	bl	8000228 <strlen>
 800bdb6:	9001      	str	r0, [sp, #4]
 800bdb8:	e737      	b.n	800bc2a <_vfiprintf_r+0x48a>
 800bdba:	f04a 0a10 	orr.w	sl, sl, #16
 800bdbe:	f01a 0320 	ands.w	r3, sl, #32
 800bdc2:	d008      	beq.n	800bdd6 <_vfiprintf_r+0x636>
 800bdc4:	3407      	adds	r4, #7
 800bdc6:	f024 0307 	bic.w	r3, r4, #7
 800bdca:	469b      	mov	fp, r3
 800bdcc:	685d      	ldr	r5, [r3, #4]
 800bdce:	f85b 4b08 	ldr.w	r4, [fp], #8
 800bdd2:	2301      	movs	r3, #1
 800bdd4:	e6d9      	b.n	800bb8a <_vfiprintf_r+0x3ea>
 800bdd6:	46a3      	mov	fp, r4
 800bdd8:	f01a 0510 	ands.w	r5, sl, #16
 800bddc:	f85b 4b04 	ldr.w	r4, [fp], #4
 800bde0:	d001      	beq.n	800bde6 <_vfiprintf_r+0x646>
 800bde2:	461d      	mov	r5, r3
 800bde4:	e7f5      	b.n	800bdd2 <_vfiprintf_r+0x632>
 800bde6:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 800bdea:	d001      	beq.n	800bdf0 <_vfiprintf_r+0x650>
 800bdec:	b2a4      	uxth	r4, r4
 800bdee:	e7f0      	b.n	800bdd2 <_vfiprintf_r+0x632>
 800bdf0:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800bdf4:	d0ed      	beq.n	800bdd2 <_vfiprintf_r+0x632>
 800bdf6:	b2e4      	uxtb	r4, r4
 800bdf8:	e7f3      	b.n	800bde2 <_vfiprintf_r+0x642>
 800bdfa:	4a47      	ldr	r2, [pc, #284]	; (800bf18 <_vfiprintf_r+0x778>)
 800bdfc:	e5c6      	b.n	800b98c <_vfiprintf_r+0x1ec>
 800bdfe:	46a3      	mov	fp, r4
 800be00:	f01a 0510 	ands.w	r5, sl, #16
 800be04:	f85b 4b04 	ldr.w	r4, [fp], #4
 800be08:	d001      	beq.n	800be0e <_vfiprintf_r+0x66e>
 800be0a:	4615      	mov	r5, r2
 800be0c:	e5ca      	b.n	800b9a4 <_vfiprintf_r+0x204>
 800be0e:	f01a 0240 	ands.w	r2, sl, #64	; 0x40
 800be12:	d001      	beq.n	800be18 <_vfiprintf_r+0x678>
 800be14:	b2a4      	uxth	r4, r4
 800be16:	e5c5      	b.n	800b9a4 <_vfiprintf_r+0x204>
 800be18:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800be1c:	f43f adc2 	beq.w	800b9a4 <_vfiprintf_r+0x204>
 800be20:	b2e4      	uxtb	r4, r4
 800be22:	e7f2      	b.n	800be0a <_vfiprintf_r+0x66a>
 800be24:	2c0a      	cmp	r4, #10
 800be26:	f175 0300 	sbcs.w	r3, r5, #0
 800be2a:	d205      	bcs.n	800be38 <_vfiprintf_r+0x698>
 800be2c:	3430      	adds	r4, #48	; 0x30
 800be2e:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800be32:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800be36:	e137      	b.n	800c0a8 <_vfiprintf_r+0x908>
 800be38:	f04f 0a00 	mov.w	sl, #0
 800be3c:	ab3a      	add	r3, sp, #232	; 0xe8
 800be3e:	930a      	str	r3, [sp, #40]	; 0x28
 800be40:	9b05      	ldr	r3, [sp, #20]
 800be42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800be46:	930b      	str	r3, [sp, #44]	; 0x2c
 800be48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800be4a:	220a      	movs	r2, #10
 800be4c:	4620      	mov	r0, r4
 800be4e:	4629      	mov	r1, r5
 800be50:	f103 38ff 	add.w	r8, r3, #4294967295
 800be54:	2300      	movs	r3, #0
 800be56:	f7f5 f9cd 	bl	80011f4 <__aeabi_uldivmod>
 800be5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800be5c:	3230      	adds	r2, #48	; 0x30
 800be5e:	f803 2c01 	strb.w	r2, [r3, #-1]
 800be62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800be64:	f10a 0a01 	add.w	sl, sl, #1
 800be68:	b1d3      	cbz	r3, 800bea0 <_vfiprintf_r+0x700>
 800be6a:	9b07      	ldr	r3, [sp, #28]
 800be6c:	781b      	ldrb	r3, [r3, #0]
 800be6e:	4553      	cmp	r3, sl
 800be70:	d116      	bne.n	800bea0 <_vfiprintf_r+0x700>
 800be72:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800be76:	d013      	beq.n	800bea0 <_vfiprintf_r+0x700>
 800be78:	2c0a      	cmp	r4, #10
 800be7a:	f175 0300 	sbcs.w	r3, r5, #0
 800be7e:	d30f      	bcc.n	800bea0 <_vfiprintf_r+0x700>
 800be80:	9b08      	ldr	r3, [sp, #32]
 800be82:	9909      	ldr	r1, [sp, #36]	; 0x24
 800be84:	eba8 0803 	sub.w	r8, r8, r3
 800be88:	461a      	mov	r2, r3
 800be8a:	4640      	mov	r0, r8
 800be8c:	f7fe fa61 	bl	800a352 <strncpy>
 800be90:	9b07      	ldr	r3, [sp, #28]
 800be92:	785b      	ldrb	r3, [r3, #1]
 800be94:	b1a3      	cbz	r3, 800bec0 <_vfiprintf_r+0x720>
 800be96:	f04f 0a00 	mov.w	sl, #0
 800be9a:	9b07      	ldr	r3, [sp, #28]
 800be9c:	3301      	adds	r3, #1
 800be9e:	9307      	str	r3, [sp, #28]
 800bea0:	2300      	movs	r3, #0
 800bea2:	220a      	movs	r2, #10
 800bea4:	4620      	mov	r0, r4
 800bea6:	4629      	mov	r1, r5
 800bea8:	f7f5 f9a4 	bl	80011f4 <__aeabi_uldivmod>
 800beac:	2c0a      	cmp	r4, #10
 800beae:	f175 0300 	sbcs.w	r3, r5, #0
 800beb2:	f0c0 80f9 	bcc.w	800c0a8 <_vfiprintf_r+0x908>
 800beb6:	4604      	mov	r4, r0
 800beb8:	460d      	mov	r5, r1
 800beba:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800bebe:	e7c3      	b.n	800be48 <_vfiprintf_r+0x6a8>
 800bec0:	469a      	mov	sl, r3
 800bec2:	e7ed      	b.n	800bea0 <_vfiprintf_r+0x700>
 800bec4:	9a06      	ldr	r2, [sp, #24]
 800bec6:	f004 030f 	and.w	r3, r4, #15
 800beca:	5cd3      	ldrb	r3, [r2, r3]
 800becc:	0924      	lsrs	r4, r4, #4
 800bece:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 800bed2:	092d      	lsrs	r5, r5, #4
 800bed4:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800bed8:	ea54 0305 	orrs.w	r3, r4, r5
 800bedc:	d1f2      	bne.n	800bec4 <_vfiprintf_r+0x724>
 800bede:	e0e3      	b.n	800c0a8 <_vfiprintf_r+0x908>
 800bee0:	b933      	cbnz	r3, 800bef0 <_vfiprintf_r+0x750>
 800bee2:	f01a 0f01 	tst.w	sl, #1
 800bee6:	d003      	beq.n	800bef0 <_vfiprintf_r+0x750>
 800bee8:	2330      	movs	r3, #48	; 0x30
 800beea:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800beee:	e7a0      	b.n	800be32 <_vfiprintf_r+0x692>
 800bef0:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800bef4:	e0d8      	b.n	800c0a8 <_vfiprintf_r+0x908>
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	f000 80a4 	beq.w	800c044 <_vfiprintf_r+0x8a4>
 800befc:	2100      	movs	r1, #0
 800befe:	46a3      	mov	fp, r4
 800bf00:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800bf04:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800bf08:	e5db      	b.n	800bac2 <_vfiprintf_r+0x322>
 800bf0a:	4605      	mov	r5, r0
 800bf0c:	e68d      	b.n	800bc2a <_vfiprintf_r+0x48a>
 800bf0e:	bf00      	nop
 800bf10:	0800d086 	.word	0x0800d086
 800bf14:	0800d096 	.word	0x0800d096
 800bf18:	0800d055 	.word	0x0800d055
 800bf1c:	2010      	movs	r0, #16
 800bf1e:	2b07      	cmp	r3, #7
 800bf20:	4402      	add	r2, r0
 800bf22:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800bf26:	6070      	str	r0, [r6, #4]
 800bf28:	dd07      	ble.n	800bf3a <_vfiprintf_r+0x79a>
 800bf2a:	4639      	mov	r1, r7
 800bf2c:	4648      	mov	r0, r9
 800bf2e:	aa0e      	add	r2, sp, #56	; 0x38
 800bf30:	f7ff fc03 	bl	800b73a <__sprint_r>
 800bf34:	2800      	cmp	r0, #0
 800bf36:	d164      	bne.n	800c002 <_vfiprintf_r+0x862>
 800bf38:	a911      	add	r1, sp, #68	; 0x44
 800bf3a:	460e      	mov	r6, r1
 800bf3c:	3c10      	subs	r4, #16
 800bf3e:	e68f      	b.n	800bc60 <_vfiprintf_r+0x4c0>
 800bf40:	460e      	mov	r6, r1
 800bf42:	e6a8      	b.n	800bc96 <_vfiprintf_r+0x4f6>
 800bf44:	4639      	mov	r1, r7
 800bf46:	4648      	mov	r0, r9
 800bf48:	aa0e      	add	r2, sp, #56	; 0x38
 800bf4a:	f7ff fbf6 	bl	800b73a <__sprint_r>
 800bf4e:	2800      	cmp	r0, #0
 800bf50:	d157      	bne.n	800c002 <_vfiprintf_r+0x862>
 800bf52:	ae11      	add	r6, sp, #68	; 0x44
 800bf54:	e6b1      	b.n	800bcba <_vfiprintf_r+0x51a>
 800bf56:	4639      	mov	r1, r7
 800bf58:	4648      	mov	r0, r9
 800bf5a:	aa0e      	add	r2, sp, #56	; 0x38
 800bf5c:	f7ff fbed 	bl	800b73a <__sprint_r>
 800bf60:	2800      	cmp	r0, #0
 800bf62:	d14e      	bne.n	800c002 <_vfiprintf_r+0x862>
 800bf64:	ae11      	add	r6, sp, #68	; 0x44
 800bf66:	e6b8      	b.n	800bcda <_vfiprintf_r+0x53a>
 800bf68:	2010      	movs	r0, #16
 800bf6a:	2b07      	cmp	r3, #7
 800bf6c:	4402      	add	r2, r0
 800bf6e:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800bf72:	6070      	str	r0, [r6, #4]
 800bf74:	dd07      	ble.n	800bf86 <_vfiprintf_r+0x7e6>
 800bf76:	4639      	mov	r1, r7
 800bf78:	4648      	mov	r0, r9
 800bf7a:	aa0e      	add	r2, sp, #56	; 0x38
 800bf7c:	f7ff fbdd 	bl	800b73a <__sprint_r>
 800bf80:	2800      	cmp	r0, #0
 800bf82:	d13e      	bne.n	800c002 <_vfiprintf_r+0x862>
 800bf84:	a911      	add	r1, sp, #68	; 0x44
 800bf86:	460e      	mov	r6, r1
 800bf88:	3c10      	subs	r4, #16
 800bf8a:	e6ae      	b.n	800bcea <_vfiprintf_r+0x54a>
 800bf8c:	460e      	mov	r6, r1
 800bf8e:	e6c7      	b.n	800bd20 <_vfiprintf_r+0x580>
 800bf90:	2010      	movs	r0, #16
 800bf92:	2b07      	cmp	r3, #7
 800bf94:	4401      	add	r1, r0
 800bf96:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800bf9a:	6070      	str	r0, [r6, #4]
 800bf9c:	dd06      	ble.n	800bfac <_vfiprintf_r+0x80c>
 800bf9e:	4639      	mov	r1, r7
 800bfa0:	4648      	mov	r0, r9
 800bfa2:	aa0e      	add	r2, sp, #56	; 0x38
 800bfa4:	f7ff fbc9 	bl	800b73a <__sprint_r>
 800bfa8:	bb58      	cbnz	r0, 800c002 <_vfiprintf_r+0x862>
 800bfaa:	aa11      	add	r2, sp, #68	; 0x44
 800bfac:	4616      	mov	r6, r2
 800bfae:	3c10      	subs	r4, #16
 800bfb0:	e6bb      	b.n	800bd2a <_vfiprintf_r+0x58a>
 800bfb2:	4616      	mov	r6, r2
 800bfb4:	e6d3      	b.n	800bd5e <_vfiprintf_r+0x5be>
 800bfb6:	4639      	mov	r1, r7
 800bfb8:	4648      	mov	r0, r9
 800bfba:	aa0e      	add	r2, sp, #56	; 0x38
 800bfbc:	f7ff fbbd 	bl	800b73a <__sprint_r>
 800bfc0:	b9f8      	cbnz	r0, 800c002 <_vfiprintf_r+0x862>
 800bfc2:	ab11      	add	r3, sp, #68	; 0x44
 800bfc4:	e6da      	b.n	800bd7c <_vfiprintf_r+0x5dc>
 800bfc6:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800bfca:	1a54      	subs	r4, r2, r1
 800bfcc:	2c00      	cmp	r4, #0
 800bfce:	f77f aed9 	ble.w	800bd84 <_vfiprintf_r+0x5e4>
 800bfd2:	2610      	movs	r6, #16
 800bfd4:	4d38      	ldr	r5, [pc, #224]	; (800c0b8 <_vfiprintf_r+0x918>)
 800bfd6:	2c10      	cmp	r4, #16
 800bfd8:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800bfdc:	601d      	str	r5, [r3, #0]
 800bfde:	f102 0201 	add.w	r2, r2, #1
 800bfe2:	dc1d      	bgt.n	800c020 <_vfiprintf_r+0x880>
 800bfe4:	605c      	str	r4, [r3, #4]
 800bfe6:	2a07      	cmp	r2, #7
 800bfe8:	440c      	add	r4, r1
 800bfea:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800bfee:	f77f aec9 	ble.w	800bd84 <_vfiprintf_r+0x5e4>
 800bff2:	4639      	mov	r1, r7
 800bff4:	4648      	mov	r0, r9
 800bff6:	aa0e      	add	r2, sp, #56	; 0x38
 800bff8:	f7ff fb9f 	bl	800b73a <__sprint_r>
 800bffc:	2800      	cmp	r0, #0
 800bffe:	f43f aec1 	beq.w	800bd84 <_vfiprintf_r+0x5e4>
 800c002:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c004:	07d9      	lsls	r1, r3, #31
 800c006:	d405      	bmi.n	800c014 <_vfiprintf_r+0x874>
 800c008:	89bb      	ldrh	r3, [r7, #12]
 800c00a:	059a      	lsls	r2, r3, #22
 800c00c:	d402      	bmi.n	800c014 <_vfiprintf_r+0x874>
 800c00e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c010:	f7fd fb13 	bl	800963a <__retarget_lock_release_recursive>
 800c014:	89bb      	ldrh	r3, [r7, #12]
 800c016:	065b      	lsls	r3, r3, #25
 800c018:	f57f abf3 	bpl.w	800b802 <_vfiprintf_r+0x62>
 800c01c:	f7ff bbee 	b.w	800b7fc <_vfiprintf_r+0x5c>
 800c020:	3110      	adds	r1, #16
 800c022:	2a07      	cmp	r2, #7
 800c024:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800c028:	605e      	str	r6, [r3, #4]
 800c02a:	dc02      	bgt.n	800c032 <_vfiprintf_r+0x892>
 800c02c:	3308      	adds	r3, #8
 800c02e:	3c10      	subs	r4, #16
 800c030:	e7d1      	b.n	800bfd6 <_vfiprintf_r+0x836>
 800c032:	4639      	mov	r1, r7
 800c034:	4648      	mov	r0, r9
 800c036:	aa0e      	add	r2, sp, #56	; 0x38
 800c038:	f7ff fb7f 	bl	800b73a <__sprint_r>
 800c03c:	2800      	cmp	r0, #0
 800c03e:	d1e0      	bne.n	800c002 <_vfiprintf_r+0x862>
 800c040:	ab11      	add	r3, sp, #68	; 0x44
 800c042:	e7f4      	b.n	800c02e <_vfiprintf_r+0x88e>
 800c044:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c046:	b913      	cbnz	r3, 800c04e <_vfiprintf_r+0x8ae>
 800c048:	2300      	movs	r3, #0
 800c04a:	930f      	str	r3, [sp, #60]	; 0x3c
 800c04c:	e7d9      	b.n	800c002 <_vfiprintf_r+0x862>
 800c04e:	4639      	mov	r1, r7
 800c050:	4648      	mov	r0, r9
 800c052:	aa0e      	add	r2, sp, #56	; 0x38
 800c054:	f7ff fb71 	bl	800b73a <__sprint_r>
 800c058:	2800      	cmp	r0, #0
 800c05a:	d0f5      	beq.n	800c048 <_vfiprintf_r+0x8a8>
 800c05c:	e7d1      	b.n	800c002 <_vfiprintf_r+0x862>
 800c05e:	ea54 0205 	orrs.w	r2, r4, r5
 800c062:	f8cd a014 	str.w	sl, [sp, #20]
 800c066:	f43f ada2 	beq.w	800bbae <_vfiprintf_r+0x40e>
 800c06a:	2b01      	cmp	r3, #1
 800c06c:	f43f aeda 	beq.w	800be24 <_vfiprintf_r+0x684>
 800c070:	2b02      	cmp	r3, #2
 800c072:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800c076:	f43f af25 	beq.w	800bec4 <_vfiprintf_r+0x724>
 800c07a:	f004 0307 	and.w	r3, r4, #7
 800c07e:	08e4      	lsrs	r4, r4, #3
 800c080:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 800c084:	08ed      	lsrs	r5, r5, #3
 800c086:	3330      	adds	r3, #48	; 0x30
 800c088:	ea54 0105 	orrs.w	r1, r4, r5
 800c08c:	4642      	mov	r2, r8
 800c08e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800c092:	d1f2      	bne.n	800c07a <_vfiprintf_r+0x8da>
 800c094:	9905      	ldr	r1, [sp, #20]
 800c096:	07c8      	lsls	r0, r1, #31
 800c098:	d506      	bpl.n	800c0a8 <_vfiprintf_r+0x908>
 800c09a:	2b30      	cmp	r3, #48	; 0x30
 800c09c:	d004      	beq.n	800c0a8 <_vfiprintf_r+0x908>
 800c09e:	2330      	movs	r3, #48	; 0x30
 800c0a0:	f808 3c01 	strb.w	r3, [r8, #-1]
 800c0a4:	f1a2 0802 	sub.w	r8, r2, #2
 800c0a8:	ab3a      	add	r3, sp, #232	; 0xe8
 800c0aa:	eba3 0308 	sub.w	r3, r3, r8
 800c0ae:	9d01      	ldr	r5, [sp, #4]
 800c0b0:	f8dd a014 	ldr.w	sl, [sp, #20]
 800c0b4:	9301      	str	r3, [sp, #4]
 800c0b6:	e5b8      	b.n	800bc2a <_vfiprintf_r+0x48a>
 800c0b8:	0800d086 	.word	0x0800d086

0800c0bc <__sbprintf>:
 800c0bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c0be:	461f      	mov	r7, r3
 800c0c0:	898b      	ldrh	r3, [r1, #12]
 800c0c2:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800c0c6:	f023 0302 	bic.w	r3, r3, #2
 800c0ca:	f8ad 300c 	strh.w	r3, [sp, #12]
 800c0ce:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800c0d0:	4615      	mov	r5, r2
 800c0d2:	9319      	str	r3, [sp, #100]	; 0x64
 800c0d4:	89cb      	ldrh	r3, [r1, #14]
 800c0d6:	4606      	mov	r6, r0
 800c0d8:	f8ad 300e 	strh.w	r3, [sp, #14]
 800c0dc:	69cb      	ldr	r3, [r1, #28]
 800c0de:	a816      	add	r0, sp, #88	; 0x58
 800c0e0:	9307      	str	r3, [sp, #28]
 800c0e2:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800c0e4:	460c      	mov	r4, r1
 800c0e6:	9309      	str	r3, [sp, #36]	; 0x24
 800c0e8:	ab1a      	add	r3, sp, #104	; 0x68
 800c0ea:	9300      	str	r3, [sp, #0]
 800c0ec:	9304      	str	r3, [sp, #16]
 800c0ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c0f2:	9302      	str	r3, [sp, #8]
 800c0f4:	9305      	str	r3, [sp, #20]
 800c0f6:	2300      	movs	r3, #0
 800c0f8:	9306      	str	r3, [sp, #24]
 800c0fa:	f7fd fa9b 	bl	8009634 <__retarget_lock_init_recursive>
 800c0fe:	462a      	mov	r2, r5
 800c100:	463b      	mov	r3, r7
 800c102:	4669      	mov	r1, sp
 800c104:	4630      	mov	r0, r6
 800c106:	f7ff fb4b 	bl	800b7a0 <_vfiprintf_r>
 800c10a:	1e05      	subs	r5, r0, #0
 800c10c:	db07      	blt.n	800c11e <__sbprintf+0x62>
 800c10e:	4669      	mov	r1, sp
 800c110:	4630      	mov	r0, r6
 800c112:	f7fd f8af 	bl	8009274 <_fflush_r>
 800c116:	2800      	cmp	r0, #0
 800c118:	bf18      	it	ne
 800c11a:	f04f 35ff 	movne.w	r5, #4294967295
 800c11e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800c122:	9816      	ldr	r0, [sp, #88]	; 0x58
 800c124:	065b      	lsls	r3, r3, #25
 800c126:	bf42      	ittt	mi
 800c128:	89a3      	ldrhmi	r3, [r4, #12]
 800c12a:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800c12e:	81a3      	strhmi	r3, [r4, #12]
 800c130:	f7fd fa81 	bl	8009636 <__retarget_lock_close_recursive>
 800c134:	4628      	mov	r0, r5
 800c136:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800c13a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c13c <_write_r>:
 800c13c:	b538      	push	{r3, r4, r5, lr}
 800c13e:	4604      	mov	r4, r0
 800c140:	4608      	mov	r0, r1
 800c142:	4611      	mov	r1, r2
 800c144:	2200      	movs	r2, #0
 800c146:	4d05      	ldr	r5, [pc, #20]	; (800c15c <_write_r+0x20>)
 800c148:	602a      	str	r2, [r5, #0]
 800c14a:	461a      	mov	r2, r3
 800c14c:	f7f7 fc8e 	bl	8003a6c <_write>
 800c150:	1c43      	adds	r3, r0, #1
 800c152:	d102      	bne.n	800c15a <_write_r+0x1e>
 800c154:	682b      	ldr	r3, [r5, #0]
 800c156:	b103      	cbz	r3, 800c15a <_write_r+0x1e>
 800c158:	6023      	str	r3, [r4, #0]
 800c15a:	bd38      	pop	{r3, r4, r5, pc}
 800c15c:	2000649c 	.word	0x2000649c

0800c160 <__register_exitproc>:
 800c160:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c164:	f8df a074 	ldr.w	sl, [pc, #116]	; 800c1dc <__register_exitproc+0x7c>
 800c168:	4606      	mov	r6, r0
 800c16a:	f8da 0000 	ldr.w	r0, [sl]
 800c16e:	4698      	mov	r8, r3
 800c170:	460f      	mov	r7, r1
 800c172:	4691      	mov	r9, r2
 800c174:	f7fd fa60 	bl	8009638 <__retarget_lock_acquire_recursive>
 800c178:	4b19      	ldr	r3, [pc, #100]	; (800c1e0 <__register_exitproc+0x80>)
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800c180:	b91c      	cbnz	r4, 800c18a <__register_exitproc+0x2a>
 800c182:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800c186:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800c18a:	6865      	ldr	r5, [r4, #4]
 800c18c:	f8da 0000 	ldr.w	r0, [sl]
 800c190:	2d1f      	cmp	r5, #31
 800c192:	dd05      	ble.n	800c1a0 <__register_exitproc+0x40>
 800c194:	f7fd fa51 	bl	800963a <__retarget_lock_release_recursive>
 800c198:	f04f 30ff 	mov.w	r0, #4294967295
 800c19c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1a0:	b19e      	cbz	r6, 800c1ca <__register_exitproc+0x6a>
 800c1a2:	2201      	movs	r2, #1
 800c1a4:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800c1a8:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800c1ac:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800c1b0:	40aa      	lsls	r2, r5
 800c1b2:	4313      	orrs	r3, r2
 800c1b4:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800c1b8:	2e02      	cmp	r6, #2
 800c1ba:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800c1be:	bf02      	ittt	eq
 800c1c0:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800c1c4:	4313      	orreq	r3, r2
 800c1c6:	f8c4 318c 	streq.w	r3, [r4, #396]	; 0x18c
 800c1ca:	1c6b      	adds	r3, r5, #1
 800c1cc:	3502      	adds	r5, #2
 800c1ce:	6063      	str	r3, [r4, #4]
 800c1d0:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800c1d4:	f7fd fa31 	bl	800963a <__retarget_lock_release_recursive>
 800c1d8:	2000      	movs	r0, #0
 800c1da:	e7df      	b.n	800c19c <__register_exitproc+0x3c>
 800c1dc:	20000490 	.word	0x20000490
 800c1e0:	0800ce5c 	.word	0x0800ce5c

0800c1e4 <__assert_func>:
 800c1e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c1e6:	4614      	mov	r4, r2
 800c1e8:	461a      	mov	r2, r3
 800c1ea:	4b09      	ldr	r3, [pc, #36]	; (800c210 <__assert_func+0x2c>)
 800c1ec:	4605      	mov	r5, r0
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	68d8      	ldr	r0, [r3, #12]
 800c1f2:	b14c      	cbz	r4, 800c208 <__assert_func+0x24>
 800c1f4:	4b07      	ldr	r3, [pc, #28]	; (800c214 <__assert_func+0x30>)
 800c1f6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c1fa:	9100      	str	r1, [sp, #0]
 800c1fc:	462b      	mov	r3, r5
 800c1fe:	4906      	ldr	r1, [pc, #24]	; (800c218 <__assert_func+0x34>)
 800c200:	f000 f8ac 	bl	800c35c <fiprintf>
 800c204:	f000 fd75 	bl	800ccf2 <abort>
 800c208:	4b04      	ldr	r3, [pc, #16]	; (800c21c <__assert_func+0x38>)
 800c20a:	461c      	mov	r4, r3
 800c20c:	e7f3      	b.n	800c1f6 <__assert_func+0x12>
 800c20e:	bf00      	nop
 800c210:	20000064 	.word	0x20000064
 800c214:	0800d0a6 	.word	0x0800d0a6
 800c218:	0800d0b3 	.word	0x0800d0b3
 800c21c:	0800d0e1 	.word	0x0800d0e1

0800c220 <_calloc_r>:
 800c220:	b538      	push	{r3, r4, r5, lr}
 800c222:	fba1 1502 	umull	r1, r5, r1, r2
 800c226:	b92d      	cbnz	r5, 800c234 <_calloc_r+0x14>
 800c228:	f7fd fa74 	bl	8009714 <_malloc_r>
 800c22c:	4604      	mov	r4, r0
 800c22e:	b938      	cbnz	r0, 800c240 <_calloc_r+0x20>
 800c230:	4620      	mov	r0, r4
 800c232:	bd38      	pop	{r3, r4, r5, pc}
 800c234:	f7fc f898 	bl	8008368 <__errno>
 800c238:	230c      	movs	r3, #12
 800c23a:	2400      	movs	r4, #0
 800c23c:	6003      	str	r3, [r0, #0]
 800c23e:	e7f7      	b.n	800c230 <_calloc_r+0x10>
 800c240:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800c244:	f022 0203 	bic.w	r2, r2, #3
 800c248:	3a04      	subs	r2, #4
 800c24a:	2a24      	cmp	r2, #36	; 0x24
 800c24c:	d819      	bhi.n	800c282 <_calloc_r+0x62>
 800c24e:	2a13      	cmp	r2, #19
 800c250:	d915      	bls.n	800c27e <_calloc_r+0x5e>
 800c252:	2a1b      	cmp	r2, #27
 800c254:	e9c0 5500 	strd	r5, r5, [r0]
 800c258:	d806      	bhi.n	800c268 <_calloc_r+0x48>
 800c25a:	f100 0308 	add.w	r3, r0, #8
 800c25e:	2200      	movs	r2, #0
 800c260:	e9c3 2200 	strd	r2, r2, [r3]
 800c264:	609a      	str	r2, [r3, #8]
 800c266:	e7e3      	b.n	800c230 <_calloc_r+0x10>
 800c268:	2a24      	cmp	r2, #36	; 0x24
 800c26a:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800c26e:	bf11      	iteee	ne
 800c270:	f100 0310 	addne.w	r3, r0, #16
 800c274:	6105      	streq	r5, [r0, #16]
 800c276:	f100 0318 	addeq.w	r3, r0, #24
 800c27a:	6145      	streq	r5, [r0, #20]
 800c27c:	e7ef      	b.n	800c25e <_calloc_r+0x3e>
 800c27e:	4603      	mov	r3, r0
 800c280:	e7ed      	b.n	800c25e <_calloc_r+0x3e>
 800c282:	4629      	mov	r1, r5
 800c284:	f7fc f89a 	bl	80083bc <memset>
 800c288:	e7d2      	b.n	800c230 <_calloc_r+0x10>
	...

0800c28c <_close_r>:
 800c28c:	b538      	push	{r3, r4, r5, lr}
 800c28e:	2300      	movs	r3, #0
 800c290:	4d05      	ldr	r5, [pc, #20]	; (800c2a8 <_close_r+0x1c>)
 800c292:	4604      	mov	r4, r0
 800c294:	4608      	mov	r0, r1
 800c296:	602b      	str	r3, [r5, #0]
 800c298:	f7f7 fc04 	bl	8003aa4 <_close>
 800c29c:	1c43      	adds	r3, r0, #1
 800c29e:	d102      	bne.n	800c2a6 <_close_r+0x1a>
 800c2a0:	682b      	ldr	r3, [r5, #0]
 800c2a2:	b103      	cbz	r3, 800c2a6 <_close_r+0x1a>
 800c2a4:	6023      	str	r3, [r4, #0]
 800c2a6:	bd38      	pop	{r3, r4, r5, pc}
 800c2a8:	2000649c 	.word	0x2000649c

0800c2ac <_fclose_r>:
 800c2ac:	b570      	push	{r4, r5, r6, lr}
 800c2ae:	4606      	mov	r6, r0
 800c2b0:	460c      	mov	r4, r1
 800c2b2:	b911      	cbnz	r1, 800c2ba <_fclose_r+0xe>
 800c2b4:	2500      	movs	r5, #0
 800c2b6:	4628      	mov	r0, r5
 800c2b8:	bd70      	pop	{r4, r5, r6, pc}
 800c2ba:	b118      	cbz	r0, 800c2c4 <_fclose_r+0x18>
 800c2bc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c2be:	b90b      	cbnz	r3, 800c2c4 <_fclose_r+0x18>
 800c2c0:	f7fd f844 	bl	800934c <__sinit>
 800c2c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c2c6:	07d8      	lsls	r0, r3, #31
 800c2c8:	d405      	bmi.n	800c2d6 <_fclose_r+0x2a>
 800c2ca:	89a3      	ldrh	r3, [r4, #12]
 800c2cc:	0599      	lsls	r1, r3, #22
 800c2ce:	d402      	bmi.n	800c2d6 <_fclose_r+0x2a>
 800c2d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c2d2:	f7fd f9b1 	bl	8009638 <__retarget_lock_acquire_recursive>
 800c2d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c2da:	b93b      	cbnz	r3, 800c2ec <_fclose_r+0x40>
 800c2dc:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800c2de:	f015 0501 	ands.w	r5, r5, #1
 800c2e2:	d1e7      	bne.n	800c2b4 <_fclose_r+0x8>
 800c2e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c2e6:	f7fd f9a8 	bl	800963a <__retarget_lock_release_recursive>
 800c2ea:	e7e4      	b.n	800c2b6 <_fclose_r+0xa>
 800c2ec:	4621      	mov	r1, r4
 800c2ee:	4630      	mov	r0, r6
 800c2f0:	f7fc ff36 	bl	8009160 <__sflush_r>
 800c2f4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800c2f6:	4605      	mov	r5, r0
 800c2f8:	b133      	cbz	r3, 800c308 <_fclose_r+0x5c>
 800c2fa:	4630      	mov	r0, r6
 800c2fc:	69e1      	ldr	r1, [r4, #28]
 800c2fe:	4798      	blx	r3
 800c300:	2800      	cmp	r0, #0
 800c302:	bfb8      	it	lt
 800c304:	f04f 35ff 	movlt.w	r5, #4294967295
 800c308:	89a3      	ldrh	r3, [r4, #12]
 800c30a:	061a      	lsls	r2, r3, #24
 800c30c:	d503      	bpl.n	800c316 <_fclose_r+0x6a>
 800c30e:	4630      	mov	r0, r6
 800c310:	6921      	ldr	r1, [r4, #16]
 800c312:	f7fd f8ab 	bl	800946c <_free_r>
 800c316:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800c318:	b141      	cbz	r1, 800c32c <_fclose_r+0x80>
 800c31a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800c31e:	4299      	cmp	r1, r3
 800c320:	d002      	beq.n	800c328 <_fclose_r+0x7c>
 800c322:	4630      	mov	r0, r6
 800c324:	f7fd f8a2 	bl	800946c <_free_r>
 800c328:	2300      	movs	r3, #0
 800c32a:	6323      	str	r3, [r4, #48]	; 0x30
 800c32c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800c32e:	b121      	cbz	r1, 800c33a <_fclose_r+0x8e>
 800c330:	4630      	mov	r0, r6
 800c332:	f7fd f89b 	bl	800946c <_free_r>
 800c336:	2300      	movs	r3, #0
 800c338:	6463      	str	r3, [r4, #68]	; 0x44
 800c33a:	f7fc ffef 	bl	800931c <__sfp_lock_acquire>
 800c33e:	2300      	movs	r3, #0
 800c340:	81a3      	strh	r3, [r4, #12]
 800c342:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c344:	07db      	lsls	r3, r3, #31
 800c346:	d402      	bmi.n	800c34e <_fclose_r+0xa2>
 800c348:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c34a:	f7fd f976 	bl	800963a <__retarget_lock_release_recursive>
 800c34e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c350:	f7fd f971 	bl	8009636 <__retarget_lock_close_recursive>
 800c354:	f7fc ffe8 	bl	8009328 <__sfp_lock_release>
 800c358:	e7ad      	b.n	800c2b6 <_fclose_r+0xa>
	...

0800c35c <fiprintf>:
 800c35c:	b40e      	push	{r1, r2, r3}
 800c35e:	b503      	push	{r0, r1, lr}
 800c360:	4601      	mov	r1, r0
 800c362:	ab03      	add	r3, sp, #12
 800c364:	4805      	ldr	r0, [pc, #20]	; (800c37c <fiprintf+0x20>)
 800c366:	f853 2b04 	ldr.w	r2, [r3], #4
 800c36a:	6800      	ldr	r0, [r0, #0]
 800c36c:	9301      	str	r3, [sp, #4]
 800c36e:	f7ff fa17 	bl	800b7a0 <_vfiprintf_r>
 800c372:	b002      	add	sp, #8
 800c374:	f85d eb04 	ldr.w	lr, [sp], #4
 800c378:	b003      	add	sp, #12
 800c37a:	4770      	bx	lr
 800c37c:	20000064 	.word	0x20000064

0800c380 <__fputwc>:
 800c380:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c384:	4680      	mov	r8, r0
 800c386:	460e      	mov	r6, r1
 800c388:	4615      	mov	r5, r2
 800c38a:	f000 f9cd 	bl	800c728 <__locale_mb_cur_max>
 800c38e:	2801      	cmp	r0, #1
 800c390:	4604      	mov	r4, r0
 800c392:	d11b      	bne.n	800c3cc <__fputwc+0x4c>
 800c394:	1e73      	subs	r3, r6, #1
 800c396:	2bfe      	cmp	r3, #254	; 0xfe
 800c398:	d818      	bhi.n	800c3cc <__fputwc+0x4c>
 800c39a:	f88d 6004 	strb.w	r6, [sp, #4]
 800c39e:	2700      	movs	r7, #0
 800c3a0:	f10d 0904 	add.w	r9, sp, #4
 800c3a4:	42a7      	cmp	r7, r4
 800c3a6:	d020      	beq.n	800c3ea <__fputwc+0x6a>
 800c3a8:	68ab      	ldr	r3, [r5, #8]
 800c3aa:	f817 1009 	ldrb.w	r1, [r7, r9]
 800c3ae:	3b01      	subs	r3, #1
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	60ab      	str	r3, [r5, #8]
 800c3b4:	da04      	bge.n	800c3c0 <__fputwc+0x40>
 800c3b6:	69aa      	ldr	r2, [r5, #24]
 800c3b8:	4293      	cmp	r3, r2
 800c3ba:	db1a      	blt.n	800c3f2 <__fputwc+0x72>
 800c3bc:	290a      	cmp	r1, #10
 800c3be:	d018      	beq.n	800c3f2 <__fputwc+0x72>
 800c3c0:	682b      	ldr	r3, [r5, #0]
 800c3c2:	1c5a      	adds	r2, r3, #1
 800c3c4:	602a      	str	r2, [r5, #0]
 800c3c6:	7019      	strb	r1, [r3, #0]
 800c3c8:	3701      	adds	r7, #1
 800c3ca:	e7eb      	b.n	800c3a4 <__fputwc+0x24>
 800c3cc:	4632      	mov	r2, r6
 800c3ce:	4640      	mov	r0, r8
 800c3d0:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800c3d4:	a901      	add	r1, sp, #4
 800c3d6:	f000 fc69 	bl	800ccac <_wcrtomb_r>
 800c3da:	1c42      	adds	r2, r0, #1
 800c3dc:	4604      	mov	r4, r0
 800c3de:	d1de      	bne.n	800c39e <__fputwc+0x1e>
 800c3e0:	4606      	mov	r6, r0
 800c3e2:	89ab      	ldrh	r3, [r5, #12]
 800c3e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c3e8:	81ab      	strh	r3, [r5, #12]
 800c3ea:	4630      	mov	r0, r6
 800c3ec:	b003      	add	sp, #12
 800c3ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c3f2:	462a      	mov	r2, r5
 800c3f4:	4640      	mov	r0, r8
 800c3f6:	f000 fc10 	bl	800cc1a <__swbuf_r>
 800c3fa:	1c43      	adds	r3, r0, #1
 800c3fc:	d1e4      	bne.n	800c3c8 <__fputwc+0x48>
 800c3fe:	4606      	mov	r6, r0
 800c400:	e7f3      	b.n	800c3ea <__fputwc+0x6a>

0800c402 <_fputwc_r>:
 800c402:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800c404:	b570      	push	{r4, r5, r6, lr}
 800c406:	07db      	lsls	r3, r3, #31
 800c408:	4605      	mov	r5, r0
 800c40a:	460e      	mov	r6, r1
 800c40c:	4614      	mov	r4, r2
 800c40e:	d405      	bmi.n	800c41c <_fputwc_r+0x1a>
 800c410:	8993      	ldrh	r3, [r2, #12]
 800c412:	0598      	lsls	r0, r3, #22
 800c414:	d402      	bmi.n	800c41c <_fputwc_r+0x1a>
 800c416:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800c418:	f7fd f90e 	bl	8009638 <__retarget_lock_acquire_recursive>
 800c41c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c420:	0499      	lsls	r1, r3, #18
 800c422:	d406      	bmi.n	800c432 <_fputwc_r+0x30>
 800c424:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c428:	81a3      	strh	r3, [r4, #12]
 800c42a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c42c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c430:	6663      	str	r3, [r4, #100]	; 0x64
 800c432:	4622      	mov	r2, r4
 800c434:	4628      	mov	r0, r5
 800c436:	4631      	mov	r1, r6
 800c438:	f7ff ffa2 	bl	800c380 <__fputwc>
 800c43c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c43e:	4605      	mov	r5, r0
 800c440:	07da      	lsls	r2, r3, #31
 800c442:	d405      	bmi.n	800c450 <_fputwc_r+0x4e>
 800c444:	89a3      	ldrh	r3, [r4, #12]
 800c446:	059b      	lsls	r3, r3, #22
 800c448:	d402      	bmi.n	800c450 <_fputwc_r+0x4e>
 800c44a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c44c:	f7fd f8f5 	bl	800963a <__retarget_lock_release_recursive>
 800c450:	4628      	mov	r0, r5
 800c452:	bd70      	pop	{r4, r5, r6, pc}

0800c454 <_fstat_r>:
 800c454:	b538      	push	{r3, r4, r5, lr}
 800c456:	2300      	movs	r3, #0
 800c458:	4d06      	ldr	r5, [pc, #24]	; (800c474 <_fstat_r+0x20>)
 800c45a:	4604      	mov	r4, r0
 800c45c:	4608      	mov	r0, r1
 800c45e:	4611      	mov	r1, r2
 800c460:	602b      	str	r3, [r5, #0]
 800c462:	f7f7 fb2a 	bl	8003aba <_fstat>
 800c466:	1c43      	adds	r3, r0, #1
 800c468:	d102      	bne.n	800c470 <_fstat_r+0x1c>
 800c46a:	682b      	ldr	r3, [r5, #0]
 800c46c:	b103      	cbz	r3, 800c470 <_fstat_r+0x1c>
 800c46e:	6023      	str	r3, [r4, #0]
 800c470:	bd38      	pop	{r3, r4, r5, pc}
 800c472:	bf00      	nop
 800c474:	2000649c 	.word	0x2000649c

0800c478 <__sfvwrite_r>:
 800c478:	6893      	ldr	r3, [r2, #8]
 800c47a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c47e:	4606      	mov	r6, r0
 800c480:	460c      	mov	r4, r1
 800c482:	4690      	mov	r8, r2
 800c484:	b91b      	cbnz	r3, 800c48e <__sfvwrite_r+0x16>
 800c486:	2000      	movs	r0, #0
 800c488:	b003      	add	sp, #12
 800c48a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c48e:	898b      	ldrh	r3, [r1, #12]
 800c490:	0718      	lsls	r0, r3, #28
 800c492:	d550      	bpl.n	800c536 <__sfvwrite_r+0xbe>
 800c494:	690b      	ldr	r3, [r1, #16]
 800c496:	2b00      	cmp	r3, #0
 800c498:	d04d      	beq.n	800c536 <__sfvwrite_r+0xbe>
 800c49a:	89a3      	ldrh	r3, [r4, #12]
 800c49c:	f8d8 7000 	ldr.w	r7, [r8]
 800c4a0:	f013 0902 	ands.w	r9, r3, #2
 800c4a4:	d16b      	bne.n	800c57e <__sfvwrite_r+0x106>
 800c4a6:	f013 0301 	ands.w	r3, r3, #1
 800c4aa:	f000 809b 	beq.w	800c5e4 <__sfvwrite_r+0x16c>
 800c4ae:	4648      	mov	r0, r9
 800c4b0:	46ca      	mov	sl, r9
 800c4b2:	46cb      	mov	fp, r9
 800c4b4:	f1bb 0f00 	cmp.w	fp, #0
 800c4b8:	f000 8102 	beq.w	800c6c0 <__sfvwrite_r+0x248>
 800c4bc:	b950      	cbnz	r0, 800c4d4 <__sfvwrite_r+0x5c>
 800c4be:	465a      	mov	r2, fp
 800c4c0:	210a      	movs	r1, #10
 800c4c2:	4650      	mov	r0, sl
 800c4c4:	f7fd fb62 	bl	8009b8c <memchr>
 800c4c8:	2800      	cmp	r0, #0
 800c4ca:	f000 80fe 	beq.w	800c6ca <__sfvwrite_r+0x252>
 800c4ce:	3001      	adds	r0, #1
 800c4d0:	eba0 090a 	sub.w	r9, r0, sl
 800c4d4:	6820      	ldr	r0, [r4, #0]
 800c4d6:	6921      	ldr	r1, [r4, #16]
 800c4d8:	45d9      	cmp	r9, fp
 800c4da:	464a      	mov	r2, r9
 800c4dc:	bf28      	it	cs
 800c4de:	465a      	movcs	r2, fp
 800c4e0:	4288      	cmp	r0, r1
 800c4e2:	6963      	ldr	r3, [r4, #20]
 800c4e4:	f240 80f4 	bls.w	800c6d0 <__sfvwrite_r+0x258>
 800c4e8:	68a5      	ldr	r5, [r4, #8]
 800c4ea:	441d      	add	r5, r3
 800c4ec:	42aa      	cmp	r2, r5
 800c4ee:	f340 80ef 	ble.w	800c6d0 <__sfvwrite_r+0x258>
 800c4f2:	4651      	mov	r1, sl
 800c4f4:	462a      	mov	r2, r5
 800c4f6:	f000 f941 	bl	800c77c <memmove>
 800c4fa:	6823      	ldr	r3, [r4, #0]
 800c4fc:	4621      	mov	r1, r4
 800c4fe:	442b      	add	r3, r5
 800c500:	4630      	mov	r0, r6
 800c502:	6023      	str	r3, [r4, #0]
 800c504:	f7fc feb6 	bl	8009274 <_fflush_r>
 800c508:	2800      	cmp	r0, #0
 800c50a:	d166      	bne.n	800c5da <__sfvwrite_r+0x162>
 800c50c:	ebb9 0905 	subs.w	r9, r9, r5
 800c510:	f040 80f6 	bne.w	800c700 <__sfvwrite_r+0x288>
 800c514:	4621      	mov	r1, r4
 800c516:	4630      	mov	r0, r6
 800c518:	f7fc feac 	bl	8009274 <_fflush_r>
 800c51c:	2800      	cmp	r0, #0
 800c51e:	d15c      	bne.n	800c5da <__sfvwrite_r+0x162>
 800c520:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800c524:	44aa      	add	sl, r5
 800c526:	ebab 0b05 	sub.w	fp, fp, r5
 800c52a:	1b55      	subs	r5, r2, r5
 800c52c:	f8c8 5008 	str.w	r5, [r8, #8]
 800c530:	2d00      	cmp	r5, #0
 800c532:	d1bf      	bne.n	800c4b4 <__sfvwrite_r+0x3c>
 800c534:	e7a7      	b.n	800c486 <__sfvwrite_r+0xe>
 800c536:	4621      	mov	r1, r4
 800c538:	4630      	mov	r0, r6
 800c53a:	f7fb ff67 	bl	800840c <__swsetup_r>
 800c53e:	2800      	cmp	r0, #0
 800c540:	d0ab      	beq.n	800c49a <__sfvwrite_r+0x22>
 800c542:	f04f 30ff 	mov.w	r0, #4294967295
 800c546:	e79f      	b.n	800c488 <__sfvwrite_r+0x10>
 800c548:	e9d7 b500 	ldrd	fp, r5, [r7]
 800c54c:	3708      	adds	r7, #8
 800c54e:	2d00      	cmp	r5, #0
 800c550:	d0fa      	beq.n	800c548 <__sfvwrite_r+0xd0>
 800c552:	4555      	cmp	r5, sl
 800c554:	462b      	mov	r3, r5
 800c556:	465a      	mov	r2, fp
 800c558:	bf28      	it	cs
 800c55a:	4653      	movcs	r3, sl
 800c55c:	4630      	mov	r0, r6
 800c55e:	69e1      	ldr	r1, [r4, #28]
 800c560:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800c564:	47e0      	blx	ip
 800c566:	2800      	cmp	r0, #0
 800c568:	dd37      	ble.n	800c5da <__sfvwrite_r+0x162>
 800c56a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c56e:	4483      	add	fp, r0
 800c570:	1a2d      	subs	r5, r5, r0
 800c572:	1a18      	subs	r0, r3, r0
 800c574:	f8c8 0008 	str.w	r0, [r8, #8]
 800c578:	2800      	cmp	r0, #0
 800c57a:	d1e8      	bne.n	800c54e <__sfvwrite_r+0xd6>
 800c57c:	e783      	b.n	800c486 <__sfvwrite_r+0xe>
 800c57e:	f04f 0b00 	mov.w	fp, #0
 800c582:	f8df a180 	ldr.w	sl, [pc, #384]	; 800c704 <__sfvwrite_r+0x28c>
 800c586:	465d      	mov	r5, fp
 800c588:	e7e1      	b.n	800c54e <__sfvwrite_r+0xd6>
 800c58a:	e9d7 9a00 	ldrd	r9, sl, [r7]
 800c58e:	3708      	adds	r7, #8
 800c590:	f1ba 0f00 	cmp.w	sl, #0
 800c594:	d0f9      	beq.n	800c58a <__sfvwrite_r+0x112>
 800c596:	89a3      	ldrh	r3, [r4, #12]
 800c598:	6820      	ldr	r0, [r4, #0]
 800c59a:	0599      	lsls	r1, r3, #22
 800c59c:	68a2      	ldr	r2, [r4, #8]
 800c59e:	d563      	bpl.n	800c668 <__sfvwrite_r+0x1f0>
 800c5a0:	4552      	cmp	r2, sl
 800c5a2:	d836      	bhi.n	800c612 <__sfvwrite_r+0x19a>
 800c5a4:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800c5a8:	d033      	beq.n	800c612 <__sfvwrite_r+0x19a>
 800c5aa:	6921      	ldr	r1, [r4, #16]
 800c5ac:	6965      	ldr	r5, [r4, #20]
 800c5ae:	eba0 0b01 	sub.w	fp, r0, r1
 800c5b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c5b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c5ba:	f10b 0201 	add.w	r2, fp, #1
 800c5be:	106d      	asrs	r5, r5, #1
 800c5c0:	4452      	add	r2, sl
 800c5c2:	4295      	cmp	r5, r2
 800c5c4:	bf38      	it	cc
 800c5c6:	4615      	movcc	r5, r2
 800c5c8:	055b      	lsls	r3, r3, #21
 800c5ca:	d53d      	bpl.n	800c648 <__sfvwrite_r+0x1d0>
 800c5cc:	4629      	mov	r1, r5
 800c5ce:	4630      	mov	r0, r6
 800c5d0:	f7fd f8a0 	bl	8009714 <_malloc_r>
 800c5d4:	b948      	cbnz	r0, 800c5ea <__sfvwrite_r+0x172>
 800c5d6:	230c      	movs	r3, #12
 800c5d8:	6033      	str	r3, [r6, #0]
 800c5da:	89a3      	ldrh	r3, [r4, #12]
 800c5dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c5e0:	81a3      	strh	r3, [r4, #12]
 800c5e2:	e7ae      	b.n	800c542 <__sfvwrite_r+0xca>
 800c5e4:	4699      	mov	r9, r3
 800c5e6:	469a      	mov	sl, r3
 800c5e8:	e7d2      	b.n	800c590 <__sfvwrite_r+0x118>
 800c5ea:	465a      	mov	r2, fp
 800c5ec:	6921      	ldr	r1, [r4, #16]
 800c5ee:	9001      	str	r0, [sp, #4]
 800c5f0:	f7fd fada 	bl	8009ba8 <memcpy>
 800c5f4:	89a2      	ldrh	r2, [r4, #12]
 800c5f6:	9b01      	ldr	r3, [sp, #4]
 800c5f8:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800c5fc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c600:	81a2      	strh	r2, [r4, #12]
 800c602:	4652      	mov	r2, sl
 800c604:	6123      	str	r3, [r4, #16]
 800c606:	6165      	str	r5, [r4, #20]
 800c608:	445b      	add	r3, fp
 800c60a:	eba5 050b 	sub.w	r5, r5, fp
 800c60e:	6023      	str	r3, [r4, #0]
 800c610:	60a5      	str	r5, [r4, #8]
 800c612:	4552      	cmp	r2, sl
 800c614:	bf28      	it	cs
 800c616:	4652      	movcs	r2, sl
 800c618:	4655      	mov	r5, sl
 800c61a:	4649      	mov	r1, r9
 800c61c:	6820      	ldr	r0, [r4, #0]
 800c61e:	9201      	str	r2, [sp, #4]
 800c620:	f000 f8ac 	bl	800c77c <memmove>
 800c624:	68a3      	ldr	r3, [r4, #8]
 800c626:	9a01      	ldr	r2, [sp, #4]
 800c628:	1a9b      	subs	r3, r3, r2
 800c62a:	60a3      	str	r3, [r4, #8]
 800c62c:	6823      	ldr	r3, [r4, #0]
 800c62e:	441a      	add	r2, r3
 800c630:	6022      	str	r2, [r4, #0]
 800c632:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800c636:	44a9      	add	r9, r5
 800c638:	ebaa 0a05 	sub.w	sl, sl, r5
 800c63c:	1b45      	subs	r5, r0, r5
 800c63e:	f8c8 5008 	str.w	r5, [r8, #8]
 800c642:	2d00      	cmp	r5, #0
 800c644:	d1a4      	bne.n	800c590 <__sfvwrite_r+0x118>
 800c646:	e71e      	b.n	800c486 <__sfvwrite_r+0xe>
 800c648:	462a      	mov	r2, r5
 800c64a:	4630      	mov	r0, r6
 800c64c:	f000 f8c2 	bl	800c7d4 <_realloc_r>
 800c650:	4603      	mov	r3, r0
 800c652:	2800      	cmp	r0, #0
 800c654:	d1d5      	bne.n	800c602 <__sfvwrite_r+0x18a>
 800c656:	4630      	mov	r0, r6
 800c658:	6921      	ldr	r1, [r4, #16]
 800c65a:	f7fc ff07 	bl	800946c <_free_r>
 800c65e:	89a3      	ldrh	r3, [r4, #12]
 800c660:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c664:	81a3      	strh	r3, [r4, #12]
 800c666:	e7b6      	b.n	800c5d6 <__sfvwrite_r+0x15e>
 800c668:	6923      	ldr	r3, [r4, #16]
 800c66a:	4283      	cmp	r3, r0
 800c66c:	d302      	bcc.n	800c674 <__sfvwrite_r+0x1fc>
 800c66e:	6961      	ldr	r1, [r4, #20]
 800c670:	4551      	cmp	r1, sl
 800c672:	d915      	bls.n	800c6a0 <__sfvwrite_r+0x228>
 800c674:	4552      	cmp	r2, sl
 800c676:	bf28      	it	cs
 800c678:	4652      	movcs	r2, sl
 800c67a:	4615      	mov	r5, r2
 800c67c:	4649      	mov	r1, r9
 800c67e:	f000 f87d 	bl	800c77c <memmove>
 800c682:	68a3      	ldr	r3, [r4, #8]
 800c684:	6822      	ldr	r2, [r4, #0]
 800c686:	1b5b      	subs	r3, r3, r5
 800c688:	442a      	add	r2, r5
 800c68a:	60a3      	str	r3, [r4, #8]
 800c68c:	6022      	str	r2, [r4, #0]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d1cf      	bne.n	800c632 <__sfvwrite_r+0x1ba>
 800c692:	4621      	mov	r1, r4
 800c694:	4630      	mov	r0, r6
 800c696:	f7fc fded 	bl	8009274 <_fflush_r>
 800c69a:	2800      	cmp	r0, #0
 800c69c:	d0c9      	beq.n	800c632 <__sfvwrite_r+0x1ba>
 800c69e:	e79c      	b.n	800c5da <__sfvwrite_r+0x162>
 800c6a0:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800c6a4:	459a      	cmp	sl, r3
 800c6a6:	bf38      	it	cc
 800c6a8:	4653      	movcc	r3, sl
 800c6aa:	fb93 f3f1 	sdiv	r3, r3, r1
 800c6ae:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c6b0:	434b      	muls	r3, r1
 800c6b2:	464a      	mov	r2, r9
 800c6b4:	4630      	mov	r0, r6
 800c6b6:	69e1      	ldr	r1, [r4, #28]
 800c6b8:	47a8      	blx	r5
 800c6ba:	1e05      	subs	r5, r0, #0
 800c6bc:	dcb9      	bgt.n	800c632 <__sfvwrite_r+0x1ba>
 800c6be:	e78c      	b.n	800c5da <__sfvwrite_r+0x162>
 800c6c0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800c6c4:	2000      	movs	r0, #0
 800c6c6:	3708      	adds	r7, #8
 800c6c8:	e6f4      	b.n	800c4b4 <__sfvwrite_r+0x3c>
 800c6ca:	f10b 0901 	add.w	r9, fp, #1
 800c6ce:	e701      	b.n	800c4d4 <__sfvwrite_r+0x5c>
 800c6d0:	4293      	cmp	r3, r2
 800c6d2:	dc08      	bgt.n	800c6e6 <__sfvwrite_r+0x26e>
 800c6d4:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c6d6:	4652      	mov	r2, sl
 800c6d8:	4630      	mov	r0, r6
 800c6da:	69e1      	ldr	r1, [r4, #28]
 800c6dc:	47a8      	blx	r5
 800c6de:	1e05      	subs	r5, r0, #0
 800c6e0:	f73f af14 	bgt.w	800c50c <__sfvwrite_r+0x94>
 800c6e4:	e779      	b.n	800c5da <__sfvwrite_r+0x162>
 800c6e6:	4651      	mov	r1, sl
 800c6e8:	9201      	str	r2, [sp, #4]
 800c6ea:	f000 f847 	bl	800c77c <memmove>
 800c6ee:	9a01      	ldr	r2, [sp, #4]
 800c6f0:	68a3      	ldr	r3, [r4, #8]
 800c6f2:	4615      	mov	r5, r2
 800c6f4:	1a9b      	subs	r3, r3, r2
 800c6f6:	60a3      	str	r3, [r4, #8]
 800c6f8:	6823      	ldr	r3, [r4, #0]
 800c6fa:	4413      	add	r3, r2
 800c6fc:	6023      	str	r3, [r4, #0]
 800c6fe:	e705      	b.n	800c50c <__sfvwrite_r+0x94>
 800c700:	2001      	movs	r0, #1
 800c702:	e70d      	b.n	800c520 <__sfvwrite_r+0xa8>
 800c704:	7ffffc00 	.word	0x7ffffc00

0800c708 <_isatty_r>:
 800c708:	b538      	push	{r3, r4, r5, lr}
 800c70a:	2300      	movs	r3, #0
 800c70c:	4d05      	ldr	r5, [pc, #20]	; (800c724 <_isatty_r+0x1c>)
 800c70e:	4604      	mov	r4, r0
 800c710:	4608      	mov	r0, r1
 800c712:	602b      	str	r3, [r5, #0]
 800c714:	f7f7 f9e0 	bl	8003ad8 <_isatty>
 800c718:	1c43      	adds	r3, r0, #1
 800c71a:	d102      	bne.n	800c722 <_isatty_r+0x1a>
 800c71c:	682b      	ldr	r3, [r5, #0]
 800c71e:	b103      	cbz	r3, 800c722 <_isatty_r+0x1a>
 800c720:	6023      	str	r3, [r4, #0]
 800c722:	bd38      	pop	{r3, r4, r5, pc}
 800c724:	2000649c 	.word	0x2000649c

0800c728 <__locale_mb_cur_max>:
 800c728:	4b01      	ldr	r3, [pc, #4]	; (800c730 <__locale_mb_cur_max+0x8>)
 800c72a:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800c72e:	4770      	bx	lr
 800c730:	200008a4 	.word	0x200008a4

0800c734 <_lseek_r>:
 800c734:	b538      	push	{r3, r4, r5, lr}
 800c736:	4604      	mov	r4, r0
 800c738:	4608      	mov	r0, r1
 800c73a:	4611      	mov	r1, r2
 800c73c:	2200      	movs	r2, #0
 800c73e:	4d05      	ldr	r5, [pc, #20]	; (800c754 <_lseek_r+0x20>)
 800c740:	602a      	str	r2, [r5, #0]
 800c742:	461a      	mov	r2, r3
 800c744:	f7f7 f9d2 	bl	8003aec <_lseek>
 800c748:	1c43      	adds	r3, r0, #1
 800c74a:	d102      	bne.n	800c752 <_lseek_r+0x1e>
 800c74c:	682b      	ldr	r3, [r5, #0]
 800c74e:	b103      	cbz	r3, 800c752 <_lseek_r+0x1e>
 800c750:	6023      	str	r3, [r4, #0]
 800c752:	bd38      	pop	{r3, r4, r5, pc}
 800c754:	2000649c 	.word	0x2000649c

0800c758 <__ascii_mbtowc>:
 800c758:	b082      	sub	sp, #8
 800c75a:	b901      	cbnz	r1, 800c75e <__ascii_mbtowc+0x6>
 800c75c:	a901      	add	r1, sp, #4
 800c75e:	b142      	cbz	r2, 800c772 <__ascii_mbtowc+0x1a>
 800c760:	b14b      	cbz	r3, 800c776 <__ascii_mbtowc+0x1e>
 800c762:	7813      	ldrb	r3, [r2, #0]
 800c764:	600b      	str	r3, [r1, #0]
 800c766:	7812      	ldrb	r2, [r2, #0]
 800c768:	1e10      	subs	r0, r2, #0
 800c76a:	bf18      	it	ne
 800c76c:	2001      	movne	r0, #1
 800c76e:	b002      	add	sp, #8
 800c770:	4770      	bx	lr
 800c772:	4610      	mov	r0, r2
 800c774:	e7fb      	b.n	800c76e <__ascii_mbtowc+0x16>
 800c776:	f06f 0001 	mvn.w	r0, #1
 800c77a:	e7f8      	b.n	800c76e <__ascii_mbtowc+0x16>

0800c77c <memmove>:
 800c77c:	4288      	cmp	r0, r1
 800c77e:	b510      	push	{r4, lr}
 800c780:	eb01 0402 	add.w	r4, r1, r2
 800c784:	d902      	bls.n	800c78c <memmove+0x10>
 800c786:	4284      	cmp	r4, r0
 800c788:	4623      	mov	r3, r4
 800c78a:	d807      	bhi.n	800c79c <memmove+0x20>
 800c78c:	1e43      	subs	r3, r0, #1
 800c78e:	42a1      	cmp	r1, r4
 800c790:	d008      	beq.n	800c7a4 <memmove+0x28>
 800c792:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c796:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c79a:	e7f8      	b.n	800c78e <memmove+0x12>
 800c79c:	4601      	mov	r1, r0
 800c79e:	4402      	add	r2, r0
 800c7a0:	428a      	cmp	r2, r1
 800c7a2:	d100      	bne.n	800c7a6 <memmove+0x2a>
 800c7a4:	bd10      	pop	{r4, pc}
 800c7a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c7aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c7ae:	e7f7      	b.n	800c7a0 <memmove+0x24>

0800c7b0 <_read_r>:
 800c7b0:	b538      	push	{r3, r4, r5, lr}
 800c7b2:	4604      	mov	r4, r0
 800c7b4:	4608      	mov	r0, r1
 800c7b6:	4611      	mov	r1, r2
 800c7b8:	2200      	movs	r2, #0
 800c7ba:	4d05      	ldr	r5, [pc, #20]	; (800c7d0 <_read_r+0x20>)
 800c7bc:	602a      	str	r2, [r5, #0]
 800c7be:	461a      	mov	r2, r3
 800c7c0:	f7f7 f937 	bl	8003a32 <_read>
 800c7c4:	1c43      	adds	r3, r0, #1
 800c7c6:	d102      	bne.n	800c7ce <_read_r+0x1e>
 800c7c8:	682b      	ldr	r3, [r5, #0]
 800c7ca:	b103      	cbz	r3, 800c7ce <_read_r+0x1e>
 800c7cc:	6023      	str	r3, [r4, #0]
 800c7ce:	bd38      	pop	{r3, r4, r5, pc}
 800c7d0:	2000649c 	.word	0x2000649c

0800c7d4 <_realloc_r>:
 800c7d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7d8:	460c      	mov	r4, r1
 800c7da:	4681      	mov	r9, r0
 800c7dc:	4611      	mov	r1, r2
 800c7de:	b924      	cbnz	r4, 800c7ea <_realloc_r+0x16>
 800c7e0:	b003      	add	sp, #12
 800c7e2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7e6:	f7fc bf95 	b.w	8009714 <_malloc_r>
 800c7ea:	9201      	str	r2, [sp, #4]
 800c7ec:	f7fd f9ea 	bl	8009bc4 <__malloc_lock>
 800c7f0:	9901      	ldr	r1, [sp, #4]
 800c7f2:	f101 080b 	add.w	r8, r1, #11
 800c7f6:	f1b8 0f16 	cmp.w	r8, #22
 800c7fa:	d90b      	bls.n	800c814 <_realloc_r+0x40>
 800c7fc:	f038 0807 	bics.w	r8, r8, #7
 800c800:	d50a      	bpl.n	800c818 <_realloc_r+0x44>
 800c802:	230c      	movs	r3, #12
 800c804:	f04f 0b00 	mov.w	fp, #0
 800c808:	f8c9 3000 	str.w	r3, [r9]
 800c80c:	4658      	mov	r0, fp
 800c80e:	b003      	add	sp, #12
 800c810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c814:	f04f 0810 	mov.w	r8, #16
 800c818:	4588      	cmp	r8, r1
 800c81a:	d3f2      	bcc.n	800c802 <_realloc_r+0x2e>
 800c81c:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800c820:	f1a4 0a08 	sub.w	sl, r4, #8
 800c824:	f025 0603 	bic.w	r6, r5, #3
 800c828:	45b0      	cmp	r8, r6
 800c82a:	f340 8171 	ble.w	800cb10 <_realloc_r+0x33c>
 800c82e:	4a9c      	ldr	r2, [pc, #624]	; (800caa0 <_realloc_r+0x2cc>)
 800c830:	eb0a 0306 	add.w	r3, sl, r6
 800c834:	f8d2 c008 	ldr.w	ip, [r2, #8]
 800c838:	685a      	ldr	r2, [r3, #4]
 800c83a:	459c      	cmp	ip, r3
 800c83c:	d005      	beq.n	800c84a <_realloc_r+0x76>
 800c83e:	f022 0001 	bic.w	r0, r2, #1
 800c842:	4418      	add	r0, r3
 800c844:	6840      	ldr	r0, [r0, #4]
 800c846:	07c7      	lsls	r7, r0, #31
 800c848:	d427      	bmi.n	800c89a <_realloc_r+0xc6>
 800c84a:	f022 0203 	bic.w	r2, r2, #3
 800c84e:	459c      	cmp	ip, r3
 800c850:	eb06 0702 	add.w	r7, r6, r2
 800c854:	d119      	bne.n	800c88a <_realloc_r+0xb6>
 800c856:	f108 0010 	add.w	r0, r8, #16
 800c85a:	42b8      	cmp	r0, r7
 800c85c:	dc1f      	bgt.n	800c89e <_realloc_r+0xca>
 800c85e:	4a90      	ldr	r2, [pc, #576]	; (800caa0 <_realloc_r+0x2cc>)
 800c860:	eba7 0708 	sub.w	r7, r7, r8
 800c864:	eb0a 0308 	add.w	r3, sl, r8
 800c868:	f047 0701 	orr.w	r7, r7, #1
 800c86c:	6093      	str	r3, [r2, #8]
 800c86e:	605f      	str	r7, [r3, #4]
 800c870:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c874:	4648      	mov	r0, r9
 800c876:	f003 0301 	and.w	r3, r3, #1
 800c87a:	ea43 0308 	orr.w	r3, r3, r8
 800c87e:	f844 3c04 	str.w	r3, [r4, #-4]
 800c882:	f7fd f9a5 	bl	8009bd0 <__malloc_unlock>
 800c886:	46a3      	mov	fp, r4
 800c888:	e7c0      	b.n	800c80c <_realloc_r+0x38>
 800c88a:	45b8      	cmp	r8, r7
 800c88c:	dc07      	bgt.n	800c89e <_realloc_r+0xca>
 800c88e:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800c892:	60da      	str	r2, [r3, #12]
 800c894:	6093      	str	r3, [r2, #8]
 800c896:	4655      	mov	r5, sl
 800c898:	e080      	b.n	800c99c <_realloc_r+0x1c8>
 800c89a:	2200      	movs	r2, #0
 800c89c:	4613      	mov	r3, r2
 800c89e:	07e8      	lsls	r0, r5, #31
 800c8a0:	f100 80e8 	bmi.w	800ca74 <_realloc_r+0x2a0>
 800c8a4:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800c8a8:	ebaa 0505 	sub.w	r5, sl, r5
 800c8ac:	6868      	ldr	r0, [r5, #4]
 800c8ae:	f020 0003 	bic.w	r0, r0, #3
 800c8b2:	eb00 0b06 	add.w	fp, r0, r6
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	f000 80a7 	beq.w	800ca0a <_realloc_r+0x236>
 800c8bc:	459c      	cmp	ip, r3
 800c8be:	eb02 070b 	add.w	r7, r2, fp
 800c8c2:	d14b      	bne.n	800c95c <_realloc_r+0x188>
 800c8c4:	f108 0310 	add.w	r3, r8, #16
 800c8c8:	42bb      	cmp	r3, r7
 800c8ca:	f300 809e 	bgt.w	800ca0a <_realloc_r+0x236>
 800c8ce:	46ab      	mov	fp, r5
 800c8d0:	68eb      	ldr	r3, [r5, #12]
 800c8d2:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800c8d6:	60d3      	str	r3, [r2, #12]
 800c8d8:	609a      	str	r2, [r3, #8]
 800c8da:	1f32      	subs	r2, r6, #4
 800c8dc:	2a24      	cmp	r2, #36	; 0x24
 800c8de:	d838      	bhi.n	800c952 <_realloc_r+0x17e>
 800c8e0:	2a13      	cmp	r2, #19
 800c8e2:	d934      	bls.n	800c94e <_realloc_r+0x17a>
 800c8e4:	6823      	ldr	r3, [r4, #0]
 800c8e6:	2a1b      	cmp	r2, #27
 800c8e8:	60ab      	str	r3, [r5, #8]
 800c8ea:	6863      	ldr	r3, [r4, #4]
 800c8ec:	60eb      	str	r3, [r5, #12]
 800c8ee:	d81b      	bhi.n	800c928 <_realloc_r+0x154>
 800c8f0:	3408      	adds	r4, #8
 800c8f2:	f105 0310 	add.w	r3, r5, #16
 800c8f6:	6822      	ldr	r2, [r4, #0]
 800c8f8:	601a      	str	r2, [r3, #0]
 800c8fa:	6862      	ldr	r2, [r4, #4]
 800c8fc:	605a      	str	r2, [r3, #4]
 800c8fe:	68a2      	ldr	r2, [r4, #8]
 800c900:	609a      	str	r2, [r3, #8]
 800c902:	4a67      	ldr	r2, [pc, #412]	; (800caa0 <_realloc_r+0x2cc>)
 800c904:	eba7 0708 	sub.w	r7, r7, r8
 800c908:	eb05 0308 	add.w	r3, r5, r8
 800c90c:	f047 0701 	orr.w	r7, r7, #1
 800c910:	6093      	str	r3, [r2, #8]
 800c912:	605f      	str	r7, [r3, #4]
 800c914:	686b      	ldr	r3, [r5, #4]
 800c916:	f003 0301 	and.w	r3, r3, #1
 800c91a:	ea43 0308 	orr.w	r3, r3, r8
 800c91e:	606b      	str	r3, [r5, #4]
 800c920:	4648      	mov	r0, r9
 800c922:	f7fd f955 	bl	8009bd0 <__malloc_unlock>
 800c926:	e771      	b.n	800c80c <_realloc_r+0x38>
 800c928:	68a3      	ldr	r3, [r4, #8]
 800c92a:	2a24      	cmp	r2, #36	; 0x24
 800c92c:	612b      	str	r3, [r5, #16]
 800c92e:	68e3      	ldr	r3, [r4, #12]
 800c930:	bf18      	it	ne
 800c932:	3410      	addne	r4, #16
 800c934:	616b      	str	r3, [r5, #20]
 800c936:	bf09      	itett	eq
 800c938:	6923      	ldreq	r3, [r4, #16]
 800c93a:	f105 0318 	addne.w	r3, r5, #24
 800c93e:	61ab      	streq	r3, [r5, #24]
 800c940:	6962      	ldreq	r2, [r4, #20]
 800c942:	bf02      	ittt	eq
 800c944:	f105 0320 	addeq.w	r3, r5, #32
 800c948:	61ea      	streq	r2, [r5, #28]
 800c94a:	3418      	addeq	r4, #24
 800c94c:	e7d3      	b.n	800c8f6 <_realloc_r+0x122>
 800c94e:	465b      	mov	r3, fp
 800c950:	e7d1      	b.n	800c8f6 <_realloc_r+0x122>
 800c952:	4621      	mov	r1, r4
 800c954:	4658      	mov	r0, fp
 800c956:	f7ff ff11 	bl	800c77c <memmove>
 800c95a:	e7d2      	b.n	800c902 <_realloc_r+0x12e>
 800c95c:	45b8      	cmp	r8, r7
 800c95e:	dc54      	bgt.n	800ca0a <_realloc_r+0x236>
 800c960:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800c964:	4628      	mov	r0, r5
 800c966:	60da      	str	r2, [r3, #12]
 800c968:	6093      	str	r3, [r2, #8]
 800c96a:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800c96e:	68eb      	ldr	r3, [r5, #12]
 800c970:	60d3      	str	r3, [r2, #12]
 800c972:	609a      	str	r2, [r3, #8]
 800c974:	1f32      	subs	r2, r6, #4
 800c976:	2a24      	cmp	r2, #36	; 0x24
 800c978:	d843      	bhi.n	800ca02 <_realloc_r+0x22e>
 800c97a:	2a13      	cmp	r2, #19
 800c97c:	d908      	bls.n	800c990 <_realloc_r+0x1bc>
 800c97e:	6823      	ldr	r3, [r4, #0]
 800c980:	2a1b      	cmp	r2, #27
 800c982:	60ab      	str	r3, [r5, #8]
 800c984:	6863      	ldr	r3, [r4, #4]
 800c986:	60eb      	str	r3, [r5, #12]
 800c988:	d828      	bhi.n	800c9dc <_realloc_r+0x208>
 800c98a:	3408      	adds	r4, #8
 800c98c:	f105 0010 	add.w	r0, r5, #16
 800c990:	6823      	ldr	r3, [r4, #0]
 800c992:	6003      	str	r3, [r0, #0]
 800c994:	6863      	ldr	r3, [r4, #4]
 800c996:	6043      	str	r3, [r0, #4]
 800c998:	68a3      	ldr	r3, [r4, #8]
 800c99a:	6083      	str	r3, [r0, #8]
 800c99c:	686b      	ldr	r3, [r5, #4]
 800c99e:	eba7 0008 	sub.w	r0, r7, r8
 800c9a2:	280f      	cmp	r0, #15
 800c9a4:	f003 0301 	and.w	r3, r3, #1
 800c9a8:	eb05 0207 	add.w	r2, r5, r7
 800c9ac:	f240 80b2 	bls.w	800cb14 <_realloc_r+0x340>
 800c9b0:	eb05 0108 	add.w	r1, r5, r8
 800c9b4:	ea48 0303 	orr.w	r3, r8, r3
 800c9b8:	f040 0001 	orr.w	r0, r0, #1
 800c9bc:	606b      	str	r3, [r5, #4]
 800c9be:	6048      	str	r0, [r1, #4]
 800c9c0:	6853      	ldr	r3, [r2, #4]
 800c9c2:	4648      	mov	r0, r9
 800c9c4:	f043 0301 	orr.w	r3, r3, #1
 800c9c8:	6053      	str	r3, [r2, #4]
 800c9ca:	3108      	adds	r1, #8
 800c9cc:	f7fc fd4e 	bl	800946c <_free_r>
 800c9d0:	4648      	mov	r0, r9
 800c9d2:	f7fd f8fd 	bl	8009bd0 <__malloc_unlock>
 800c9d6:	f105 0b08 	add.w	fp, r5, #8
 800c9da:	e717      	b.n	800c80c <_realloc_r+0x38>
 800c9dc:	68a3      	ldr	r3, [r4, #8]
 800c9de:	2a24      	cmp	r2, #36	; 0x24
 800c9e0:	612b      	str	r3, [r5, #16]
 800c9e2:	68e3      	ldr	r3, [r4, #12]
 800c9e4:	bf18      	it	ne
 800c9e6:	f105 0018 	addne.w	r0, r5, #24
 800c9ea:	616b      	str	r3, [r5, #20]
 800c9ec:	bf09      	itett	eq
 800c9ee:	6923      	ldreq	r3, [r4, #16]
 800c9f0:	3410      	addne	r4, #16
 800c9f2:	61ab      	streq	r3, [r5, #24]
 800c9f4:	6963      	ldreq	r3, [r4, #20]
 800c9f6:	bf02      	ittt	eq
 800c9f8:	f105 0020 	addeq.w	r0, r5, #32
 800c9fc:	61eb      	streq	r3, [r5, #28]
 800c9fe:	3418      	addeq	r4, #24
 800ca00:	e7c6      	b.n	800c990 <_realloc_r+0x1bc>
 800ca02:	4621      	mov	r1, r4
 800ca04:	f7ff feba 	bl	800c77c <memmove>
 800ca08:	e7c8      	b.n	800c99c <_realloc_r+0x1c8>
 800ca0a:	45d8      	cmp	r8, fp
 800ca0c:	dc32      	bgt.n	800ca74 <_realloc_r+0x2a0>
 800ca0e:	4628      	mov	r0, r5
 800ca10:	68eb      	ldr	r3, [r5, #12]
 800ca12:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800ca16:	60d3      	str	r3, [r2, #12]
 800ca18:	609a      	str	r2, [r3, #8]
 800ca1a:	1f32      	subs	r2, r6, #4
 800ca1c:	2a24      	cmp	r2, #36	; 0x24
 800ca1e:	d825      	bhi.n	800ca6c <_realloc_r+0x298>
 800ca20:	2a13      	cmp	r2, #19
 800ca22:	d908      	bls.n	800ca36 <_realloc_r+0x262>
 800ca24:	6823      	ldr	r3, [r4, #0]
 800ca26:	2a1b      	cmp	r2, #27
 800ca28:	60ab      	str	r3, [r5, #8]
 800ca2a:	6863      	ldr	r3, [r4, #4]
 800ca2c:	60eb      	str	r3, [r5, #12]
 800ca2e:	d80a      	bhi.n	800ca46 <_realloc_r+0x272>
 800ca30:	3408      	adds	r4, #8
 800ca32:	f105 0010 	add.w	r0, r5, #16
 800ca36:	6823      	ldr	r3, [r4, #0]
 800ca38:	6003      	str	r3, [r0, #0]
 800ca3a:	6863      	ldr	r3, [r4, #4]
 800ca3c:	6043      	str	r3, [r0, #4]
 800ca3e:	68a3      	ldr	r3, [r4, #8]
 800ca40:	6083      	str	r3, [r0, #8]
 800ca42:	465f      	mov	r7, fp
 800ca44:	e7aa      	b.n	800c99c <_realloc_r+0x1c8>
 800ca46:	68a3      	ldr	r3, [r4, #8]
 800ca48:	2a24      	cmp	r2, #36	; 0x24
 800ca4a:	612b      	str	r3, [r5, #16]
 800ca4c:	68e3      	ldr	r3, [r4, #12]
 800ca4e:	bf18      	it	ne
 800ca50:	f105 0018 	addne.w	r0, r5, #24
 800ca54:	616b      	str	r3, [r5, #20]
 800ca56:	bf09      	itett	eq
 800ca58:	6923      	ldreq	r3, [r4, #16]
 800ca5a:	3410      	addne	r4, #16
 800ca5c:	61ab      	streq	r3, [r5, #24]
 800ca5e:	6963      	ldreq	r3, [r4, #20]
 800ca60:	bf02      	ittt	eq
 800ca62:	f105 0020 	addeq.w	r0, r5, #32
 800ca66:	61eb      	streq	r3, [r5, #28]
 800ca68:	3418      	addeq	r4, #24
 800ca6a:	e7e4      	b.n	800ca36 <_realloc_r+0x262>
 800ca6c:	4621      	mov	r1, r4
 800ca6e:	f7ff fe85 	bl	800c77c <memmove>
 800ca72:	e7e6      	b.n	800ca42 <_realloc_r+0x26e>
 800ca74:	4648      	mov	r0, r9
 800ca76:	f7fc fe4d 	bl	8009714 <_malloc_r>
 800ca7a:	4683      	mov	fp, r0
 800ca7c:	2800      	cmp	r0, #0
 800ca7e:	f43f af4f 	beq.w	800c920 <_realloc_r+0x14c>
 800ca82:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800ca86:	f1a0 0208 	sub.w	r2, r0, #8
 800ca8a:	f023 0301 	bic.w	r3, r3, #1
 800ca8e:	4453      	add	r3, sl
 800ca90:	4293      	cmp	r3, r2
 800ca92:	d107      	bne.n	800caa4 <_realloc_r+0x2d0>
 800ca94:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800ca98:	f027 0703 	bic.w	r7, r7, #3
 800ca9c:	4437      	add	r7, r6
 800ca9e:	e6fa      	b.n	800c896 <_realloc_r+0xc2>
 800caa0:	20000494 	.word	0x20000494
 800caa4:	1f32      	subs	r2, r6, #4
 800caa6:	2a24      	cmp	r2, #36	; 0x24
 800caa8:	d82e      	bhi.n	800cb08 <_realloc_r+0x334>
 800caaa:	2a13      	cmp	r2, #19
 800caac:	d929      	bls.n	800cb02 <_realloc_r+0x32e>
 800caae:	6823      	ldr	r3, [r4, #0]
 800cab0:	2a1b      	cmp	r2, #27
 800cab2:	6003      	str	r3, [r0, #0]
 800cab4:	6863      	ldr	r3, [r4, #4]
 800cab6:	6043      	str	r3, [r0, #4]
 800cab8:	d80e      	bhi.n	800cad8 <_realloc_r+0x304>
 800caba:	f104 0208 	add.w	r2, r4, #8
 800cabe:	f100 0308 	add.w	r3, r0, #8
 800cac2:	6811      	ldr	r1, [r2, #0]
 800cac4:	6019      	str	r1, [r3, #0]
 800cac6:	6851      	ldr	r1, [r2, #4]
 800cac8:	6059      	str	r1, [r3, #4]
 800caca:	6892      	ldr	r2, [r2, #8]
 800cacc:	609a      	str	r2, [r3, #8]
 800cace:	4621      	mov	r1, r4
 800cad0:	4648      	mov	r0, r9
 800cad2:	f7fc fccb 	bl	800946c <_free_r>
 800cad6:	e723      	b.n	800c920 <_realloc_r+0x14c>
 800cad8:	68a3      	ldr	r3, [r4, #8]
 800cada:	2a24      	cmp	r2, #36	; 0x24
 800cadc:	6083      	str	r3, [r0, #8]
 800cade:	68e3      	ldr	r3, [r4, #12]
 800cae0:	bf18      	it	ne
 800cae2:	f104 0210 	addne.w	r2, r4, #16
 800cae6:	60c3      	str	r3, [r0, #12]
 800cae8:	bf09      	itett	eq
 800caea:	6923      	ldreq	r3, [r4, #16]
 800caec:	f100 0310 	addne.w	r3, r0, #16
 800caf0:	6103      	streq	r3, [r0, #16]
 800caf2:	6961      	ldreq	r1, [r4, #20]
 800caf4:	bf02      	ittt	eq
 800caf6:	f104 0218 	addeq.w	r2, r4, #24
 800cafa:	f100 0318 	addeq.w	r3, r0, #24
 800cafe:	6141      	streq	r1, [r0, #20]
 800cb00:	e7df      	b.n	800cac2 <_realloc_r+0x2ee>
 800cb02:	4603      	mov	r3, r0
 800cb04:	4622      	mov	r2, r4
 800cb06:	e7dc      	b.n	800cac2 <_realloc_r+0x2ee>
 800cb08:	4621      	mov	r1, r4
 800cb0a:	f7ff fe37 	bl	800c77c <memmove>
 800cb0e:	e7de      	b.n	800cace <_realloc_r+0x2fa>
 800cb10:	4637      	mov	r7, r6
 800cb12:	e6c0      	b.n	800c896 <_realloc_r+0xc2>
 800cb14:	431f      	orrs	r7, r3
 800cb16:	606f      	str	r7, [r5, #4]
 800cb18:	6853      	ldr	r3, [r2, #4]
 800cb1a:	f043 0301 	orr.w	r3, r3, #1
 800cb1e:	6053      	str	r3, [r2, #4]
 800cb20:	e756      	b.n	800c9d0 <_realloc_r+0x1fc>
 800cb22:	bf00      	nop

0800cb24 <__ssprint_r>:
 800cb24:	6893      	ldr	r3, [r2, #8]
 800cb26:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb2a:	4680      	mov	r8, r0
 800cb2c:	460c      	mov	r4, r1
 800cb2e:	4617      	mov	r7, r2
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d061      	beq.n	800cbf8 <__ssprint_r+0xd4>
 800cb34:	2300      	movs	r3, #0
 800cb36:	469b      	mov	fp, r3
 800cb38:	f8d2 a000 	ldr.w	sl, [r2]
 800cb3c:	9301      	str	r3, [sp, #4]
 800cb3e:	f1bb 0f00 	cmp.w	fp, #0
 800cb42:	d02b      	beq.n	800cb9c <__ssprint_r+0x78>
 800cb44:	68a6      	ldr	r6, [r4, #8]
 800cb46:	455e      	cmp	r6, fp
 800cb48:	d844      	bhi.n	800cbd4 <__ssprint_r+0xb0>
 800cb4a:	89a2      	ldrh	r2, [r4, #12]
 800cb4c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cb50:	d03e      	beq.n	800cbd0 <__ssprint_r+0xac>
 800cb52:	6820      	ldr	r0, [r4, #0]
 800cb54:	6921      	ldr	r1, [r4, #16]
 800cb56:	6965      	ldr	r5, [r4, #20]
 800cb58:	eba0 0901 	sub.w	r9, r0, r1
 800cb5c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cb60:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cb64:	f109 0001 	add.w	r0, r9, #1
 800cb68:	106d      	asrs	r5, r5, #1
 800cb6a:	4458      	add	r0, fp
 800cb6c:	4285      	cmp	r5, r0
 800cb6e:	bf38      	it	cc
 800cb70:	4605      	movcc	r5, r0
 800cb72:	0553      	lsls	r3, r2, #21
 800cb74:	d545      	bpl.n	800cc02 <__ssprint_r+0xde>
 800cb76:	4629      	mov	r1, r5
 800cb78:	4640      	mov	r0, r8
 800cb7a:	f7fc fdcb 	bl	8009714 <_malloc_r>
 800cb7e:	4606      	mov	r6, r0
 800cb80:	b9a0      	cbnz	r0, 800cbac <__ssprint_r+0x88>
 800cb82:	230c      	movs	r3, #12
 800cb84:	f8c8 3000 	str.w	r3, [r8]
 800cb88:	89a3      	ldrh	r3, [r4, #12]
 800cb8a:	f04f 30ff 	mov.w	r0, #4294967295
 800cb8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cb92:	81a3      	strh	r3, [r4, #12]
 800cb94:	2300      	movs	r3, #0
 800cb96:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800cb9a:	e02f      	b.n	800cbfc <__ssprint_r+0xd8>
 800cb9c:	f8da 3000 	ldr.w	r3, [sl]
 800cba0:	f8da b004 	ldr.w	fp, [sl, #4]
 800cba4:	9301      	str	r3, [sp, #4]
 800cba6:	f10a 0a08 	add.w	sl, sl, #8
 800cbaa:	e7c8      	b.n	800cb3e <__ssprint_r+0x1a>
 800cbac:	464a      	mov	r2, r9
 800cbae:	6921      	ldr	r1, [r4, #16]
 800cbb0:	f7fc fffa 	bl	8009ba8 <memcpy>
 800cbb4:	89a2      	ldrh	r2, [r4, #12]
 800cbb6:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800cbba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800cbbe:	81a2      	strh	r2, [r4, #12]
 800cbc0:	6126      	str	r6, [r4, #16]
 800cbc2:	444e      	add	r6, r9
 800cbc4:	6026      	str	r6, [r4, #0]
 800cbc6:	465e      	mov	r6, fp
 800cbc8:	6165      	str	r5, [r4, #20]
 800cbca:	eba5 0509 	sub.w	r5, r5, r9
 800cbce:	60a5      	str	r5, [r4, #8]
 800cbd0:	455e      	cmp	r6, fp
 800cbd2:	d900      	bls.n	800cbd6 <__ssprint_r+0xb2>
 800cbd4:	465e      	mov	r6, fp
 800cbd6:	4632      	mov	r2, r6
 800cbd8:	9901      	ldr	r1, [sp, #4]
 800cbda:	6820      	ldr	r0, [r4, #0]
 800cbdc:	f7ff fdce 	bl	800c77c <memmove>
 800cbe0:	68a2      	ldr	r2, [r4, #8]
 800cbe2:	1b92      	subs	r2, r2, r6
 800cbe4:	60a2      	str	r2, [r4, #8]
 800cbe6:	6822      	ldr	r2, [r4, #0]
 800cbe8:	4432      	add	r2, r6
 800cbea:	6022      	str	r2, [r4, #0]
 800cbec:	68ba      	ldr	r2, [r7, #8]
 800cbee:	eba2 030b 	sub.w	r3, r2, fp
 800cbf2:	60bb      	str	r3, [r7, #8]
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d1d1      	bne.n	800cb9c <__ssprint_r+0x78>
 800cbf8:	2000      	movs	r0, #0
 800cbfa:	6078      	str	r0, [r7, #4]
 800cbfc:	b003      	add	sp, #12
 800cbfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc02:	462a      	mov	r2, r5
 800cc04:	4640      	mov	r0, r8
 800cc06:	f7ff fde5 	bl	800c7d4 <_realloc_r>
 800cc0a:	4606      	mov	r6, r0
 800cc0c:	2800      	cmp	r0, #0
 800cc0e:	d1d7      	bne.n	800cbc0 <__ssprint_r+0x9c>
 800cc10:	4640      	mov	r0, r8
 800cc12:	6921      	ldr	r1, [r4, #16]
 800cc14:	f7fc fc2a 	bl	800946c <_free_r>
 800cc18:	e7b3      	b.n	800cb82 <__ssprint_r+0x5e>

0800cc1a <__swbuf_r>:
 800cc1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc1c:	460e      	mov	r6, r1
 800cc1e:	4614      	mov	r4, r2
 800cc20:	4605      	mov	r5, r0
 800cc22:	b118      	cbz	r0, 800cc2c <__swbuf_r+0x12>
 800cc24:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800cc26:	b90b      	cbnz	r3, 800cc2c <__swbuf_r+0x12>
 800cc28:	f7fc fb90 	bl	800934c <__sinit>
 800cc2c:	69a3      	ldr	r3, [r4, #24]
 800cc2e:	60a3      	str	r3, [r4, #8]
 800cc30:	89a3      	ldrh	r3, [r4, #12]
 800cc32:	0719      	lsls	r1, r3, #28
 800cc34:	d529      	bpl.n	800cc8a <__swbuf_r+0x70>
 800cc36:	6923      	ldr	r3, [r4, #16]
 800cc38:	b33b      	cbz	r3, 800cc8a <__swbuf_r+0x70>
 800cc3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc3e:	b2f6      	uxtb	r6, r6
 800cc40:	049a      	lsls	r2, r3, #18
 800cc42:	4637      	mov	r7, r6
 800cc44:	d52a      	bpl.n	800cc9c <__swbuf_r+0x82>
 800cc46:	6823      	ldr	r3, [r4, #0]
 800cc48:	6920      	ldr	r0, [r4, #16]
 800cc4a:	1a18      	subs	r0, r3, r0
 800cc4c:	6963      	ldr	r3, [r4, #20]
 800cc4e:	4283      	cmp	r3, r0
 800cc50:	dc04      	bgt.n	800cc5c <__swbuf_r+0x42>
 800cc52:	4621      	mov	r1, r4
 800cc54:	4628      	mov	r0, r5
 800cc56:	f7fc fb0d 	bl	8009274 <_fflush_r>
 800cc5a:	b9e0      	cbnz	r0, 800cc96 <__swbuf_r+0x7c>
 800cc5c:	68a3      	ldr	r3, [r4, #8]
 800cc5e:	3b01      	subs	r3, #1
 800cc60:	60a3      	str	r3, [r4, #8]
 800cc62:	6823      	ldr	r3, [r4, #0]
 800cc64:	1c5a      	adds	r2, r3, #1
 800cc66:	6022      	str	r2, [r4, #0]
 800cc68:	701e      	strb	r6, [r3, #0]
 800cc6a:	6962      	ldr	r2, [r4, #20]
 800cc6c:	1c43      	adds	r3, r0, #1
 800cc6e:	429a      	cmp	r2, r3
 800cc70:	d004      	beq.n	800cc7c <__swbuf_r+0x62>
 800cc72:	89a3      	ldrh	r3, [r4, #12]
 800cc74:	07db      	lsls	r3, r3, #31
 800cc76:	d506      	bpl.n	800cc86 <__swbuf_r+0x6c>
 800cc78:	2e0a      	cmp	r6, #10
 800cc7a:	d104      	bne.n	800cc86 <__swbuf_r+0x6c>
 800cc7c:	4621      	mov	r1, r4
 800cc7e:	4628      	mov	r0, r5
 800cc80:	f7fc faf8 	bl	8009274 <_fflush_r>
 800cc84:	b938      	cbnz	r0, 800cc96 <__swbuf_r+0x7c>
 800cc86:	4638      	mov	r0, r7
 800cc88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc8a:	4621      	mov	r1, r4
 800cc8c:	4628      	mov	r0, r5
 800cc8e:	f7fb fbbd 	bl	800840c <__swsetup_r>
 800cc92:	2800      	cmp	r0, #0
 800cc94:	d0d1      	beq.n	800cc3a <__swbuf_r+0x20>
 800cc96:	f04f 37ff 	mov.w	r7, #4294967295
 800cc9a:	e7f4      	b.n	800cc86 <__swbuf_r+0x6c>
 800cc9c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800cca0:	81a3      	strh	r3, [r4, #12]
 800cca2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cca4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cca8:	6663      	str	r3, [r4, #100]	; 0x64
 800ccaa:	e7cc      	b.n	800cc46 <__swbuf_r+0x2c>

0800ccac <_wcrtomb_r>:
 800ccac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ccae:	4c09      	ldr	r4, [pc, #36]	; (800ccd4 <_wcrtomb_r+0x28>)
 800ccb0:	4605      	mov	r5, r0
 800ccb2:	461e      	mov	r6, r3
 800ccb4:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800ccb8:	b085      	sub	sp, #20
 800ccba:	b909      	cbnz	r1, 800ccc0 <_wcrtomb_r+0x14>
 800ccbc:	460a      	mov	r2, r1
 800ccbe:	a901      	add	r1, sp, #4
 800ccc0:	47b8      	blx	r7
 800ccc2:	1c43      	adds	r3, r0, #1
 800ccc4:	bf01      	itttt	eq
 800ccc6:	2300      	moveq	r3, #0
 800ccc8:	6033      	streq	r3, [r6, #0]
 800ccca:	238a      	moveq	r3, #138	; 0x8a
 800cccc:	602b      	streq	r3, [r5, #0]
 800ccce:	b005      	add	sp, #20
 800ccd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ccd2:	bf00      	nop
 800ccd4:	200008a4 	.word	0x200008a4

0800ccd8 <__ascii_wctomb>:
 800ccd8:	4603      	mov	r3, r0
 800ccda:	4608      	mov	r0, r1
 800ccdc:	b141      	cbz	r1, 800ccf0 <__ascii_wctomb+0x18>
 800ccde:	2aff      	cmp	r2, #255	; 0xff
 800cce0:	d904      	bls.n	800ccec <__ascii_wctomb+0x14>
 800cce2:	228a      	movs	r2, #138	; 0x8a
 800cce4:	f04f 30ff 	mov.w	r0, #4294967295
 800cce8:	601a      	str	r2, [r3, #0]
 800ccea:	4770      	bx	lr
 800ccec:	2001      	movs	r0, #1
 800ccee:	700a      	strb	r2, [r1, #0]
 800ccf0:	4770      	bx	lr

0800ccf2 <abort>:
 800ccf2:	2006      	movs	r0, #6
 800ccf4:	b508      	push	{r3, lr}
 800ccf6:	f000 f82d 	bl	800cd54 <raise>
 800ccfa:	2001      	movs	r0, #1
 800ccfc:	f7f6 fe8f 	bl	8003a1e <_exit>

0800cd00 <_raise_r>:
 800cd00:	291f      	cmp	r1, #31
 800cd02:	b538      	push	{r3, r4, r5, lr}
 800cd04:	4604      	mov	r4, r0
 800cd06:	460d      	mov	r5, r1
 800cd08:	d904      	bls.n	800cd14 <_raise_r+0x14>
 800cd0a:	2316      	movs	r3, #22
 800cd0c:	6003      	str	r3, [r0, #0]
 800cd0e:	f04f 30ff 	mov.w	r0, #4294967295
 800cd12:	bd38      	pop	{r3, r4, r5, pc}
 800cd14:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800cd18:	b112      	cbz	r2, 800cd20 <_raise_r+0x20>
 800cd1a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cd1e:	b94b      	cbnz	r3, 800cd34 <_raise_r+0x34>
 800cd20:	4620      	mov	r0, r4
 800cd22:	f000 f831 	bl	800cd88 <_getpid_r>
 800cd26:	462a      	mov	r2, r5
 800cd28:	4601      	mov	r1, r0
 800cd2a:	4620      	mov	r0, r4
 800cd2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cd30:	f000 b818 	b.w	800cd64 <_kill_r>
 800cd34:	2b01      	cmp	r3, #1
 800cd36:	d00a      	beq.n	800cd4e <_raise_r+0x4e>
 800cd38:	1c59      	adds	r1, r3, #1
 800cd3a:	d103      	bne.n	800cd44 <_raise_r+0x44>
 800cd3c:	2316      	movs	r3, #22
 800cd3e:	6003      	str	r3, [r0, #0]
 800cd40:	2001      	movs	r0, #1
 800cd42:	e7e6      	b.n	800cd12 <_raise_r+0x12>
 800cd44:	2400      	movs	r4, #0
 800cd46:	4628      	mov	r0, r5
 800cd48:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cd4c:	4798      	blx	r3
 800cd4e:	2000      	movs	r0, #0
 800cd50:	e7df      	b.n	800cd12 <_raise_r+0x12>
	...

0800cd54 <raise>:
 800cd54:	4b02      	ldr	r3, [pc, #8]	; (800cd60 <raise+0xc>)
 800cd56:	4601      	mov	r1, r0
 800cd58:	6818      	ldr	r0, [r3, #0]
 800cd5a:	f7ff bfd1 	b.w	800cd00 <_raise_r>
 800cd5e:	bf00      	nop
 800cd60:	20000064 	.word	0x20000064

0800cd64 <_kill_r>:
 800cd64:	b538      	push	{r3, r4, r5, lr}
 800cd66:	2300      	movs	r3, #0
 800cd68:	4d06      	ldr	r5, [pc, #24]	; (800cd84 <_kill_r+0x20>)
 800cd6a:	4604      	mov	r4, r0
 800cd6c:	4608      	mov	r0, r1
 800cd6e:	4611      	mov	r1, r2
 800cd70:	602b      	str	r3, [r5, #0]
 800cd72:	f7f6 fe44 	bl	80039fe <_kill>
 800cd76:	1c43      	adds	r3, r0, #1
 800cd78:	d102      	bne.n	800cd80 <_kill_r+0x1c>
 800cd7a:	682b      	ldr	r3, [r5, #0]
 800cd7c:	b103      	cbz	r3, 800cd80 <_kill_r+0x1c>
 800cd7e:	6023      	str	r3, [r4, #0]
 800cd80:	bd38      	pop	{r3, r4, r5, pc}
 800cd82:	bf00      	nop
 800cd84:	2000649c 	.word	0x2000649c

0800cd88 <_getpid_r>:
 800cd88:	f7f6 be32 	b.w	80039f0 <_getpid>

0800cd8c <_init>:
 800cd8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd8e:	bf00      	nop
 800cd90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd92:	bc08      	pop	{r3}
 800cd94:	469e      	mov	lr, r3
 800cd96:	4770      	bx	lr

0800cd98 <_fini>:
 800cd98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd9a:	bf00      	nop
 800cd9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd9e:	bc08      	pop	{r3}
 800cda0:	469e      	mov	lr, r3
 800cda2:	4770      	bx	lr
