Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\Projects\IoTAdvanced-Mesh-Gateway\CommunicationBoard\communicationboard.PcbDoc
Date     : 3/29/2021
Time     : 4:27:56 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
   Violation between Clearance Constraint: (0.25mm < 0.254mm) Between Pad J3-1(55.65mm,17.955mm) on Top Layer And Pad J3-2(55.65mm,18.605mm) on Top Layer 
   Violation between Clearance Constraint: (0.25mm < 0.254mm) Between Pad J3-2(55.65mm,18.605mm) on Top Layer And Pad J3-3(55.65mm,19.255mm) on Top Layer 
   Violation between Clearance Constraint: (0.25mm < 0.254mm) Between Pad J3-3(55.65mm,19.255mm) on Top Layer And Pad J3-4(55.65mm,19.905mm) on Top Layer 
   Violation between Clearance Constraint: (0.25mm < 0.254mm) Between Pad J3-4(55.65mm,19.905mm) on Top Layer And Pad J3-5(55.65mm,20.555mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-11(30.895mm,22.615mm) on Bottom Layer And Pad U3-12(31.545mm,22.615mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-12(31.545mm,22.615mm) on Bottom Layer And Pad U3-13(32.195mm,22.615mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-15(33.495mm,22.615mm) on Bottom Layer And Pad U3-16(34.145mm,22.615mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-16(34.145mm,22.615mm) on Bottom Layer And Pad U3-17(34.795mm,22.615mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-17(34.795mm,22.615mm) on Bottom Layer And Pad U3-18(35.445mm,22.615mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-18(35.445mm,22.615mm) on Bottom Layer And Pad U3-19(36.095mm,22.615mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-19(36.095mm,22.615mm) on Bottom Layer And Pad U3-20(36.745mm,22.615mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-2(36.095mm,17.065mm) on Bottom Layer And Pad U3-3(35.445mm,17.065mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-5(34.145mm,17.065mm) on Bottom Layer And Pad U3-6(33.495mm,17.065mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-6(33.495mm,17.065mm) on Bottom Layer And Pad U3-7(32.845mm,17.065mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-7(32.845mm,17.065mm) on Bottom Layer And Pad U3-8(32.195mm,17.065mm) on Bottom Layer 
Rule Violations :15

Processing Rule : Clearance Constraint (Gap=0.2mm) (HasFootprint('1825232-1_TEC')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J3-1(55.65mm,17.955mm) on Top Layer And Pad J3-2(55.65mm,18.605mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J3-2(55.65mm,18.605mm) on Top Layer And Pad J3-3(55.65mm,19.255mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J3-3(55.65mm,19.255mm) on Top Layer And Pad J3-4(55.65mm,19.905mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J3-4(55.65mm,19.905mm) on Top Layer And Pad J3-5(55.65mm,20.555mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-1(45mm,16.225mm) on Top Layer And Pad U2-2(45mm,17.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-10(45mm,25.225mm) on Top Layer And Pad U2-11(45mm,26.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-10(45mm,25.225mm) on Top Layer And Pad U2-9(45mm,24.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-11(45mm,26.225mm) on Top Layer And Pad U2-12(45mm,27.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-12(45mm,27.225mm) on Top Layer And Pad U2-13(45mm,28.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-13(45mm,28.225mm) on Top Layer And Pad U2-14(45mm,29.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-14(45mm,29.225mm) on Top Layer And Pad U2-15(45mm,30.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-15(45mm,30.225mm) on Top Layer And Pad U2-16(45mm,31.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-16(45mm,31.225mm) on Top Layer And Pad U2-17(45mm,32.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-17(45mm,32.225mm) on Top Layer And Pad U2-18(45mm,33.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-18(45mm,33.225mm) on Top Layer And Pad U2-19(45mm,34.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-19(45mm,34.225mm) on Top Layer And Pad U2-20(45mm,35.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-2(45mm,17.225mm) on Top Layer And Pad U2-3(45mm,18.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-20(45mm,35.225mm) on Top Layer And Pad U2-81(45mm,36.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-21(39.5mm,40.725mm) on Top Layer And Pad U2-22(38.5mm,40.725mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-21(39.5mm,40.725mm) on Top Layer And Pad U2-84(40.5mm,40.725mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-22(38.5mm,40.725mm) on Top Layer And Pad U2-23(37.5mm,40.725mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-23(37.5mm,40.725mm) on Top Layer And Pad U2-24(36.5mm,40.725mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-24(36.5mm,40.725mm) on Top Layer And Pad U2-25(35.5mm,40.725mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-25(35.5mm,40.725mm) on Top Layer And Pad U2-26(34.5mm,40.725mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-26(34.5mm,40.725mm) on Top Layer And Pad U2-27(33.5mm,40.725mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-27(33.5mm,40.725mm) on Top Layer And Pad U2-28(32.5mm,40.725mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-28(32.5mm,40.725mm) on Top Layer And Pad U2-29(31.5mm,40.725mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-29(31.5mm,40.725mm) on Top Layer And Pad U2-30(30.5mm,40.725mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-3(45mm,18.225mm) on Top Layer And Pad U2-4(45mm,19.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-30(30.5mm,40.725mm) on Top Layer And Pad U2-31(29.5mm,40.725mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-31(29.5mm,40.725mm) on Top Layer And Pad U2-32(28.5mm,40.725mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-32(28.5mm,40.725mm) on Top Layer And Pad U2-33(27.5mm,40.725mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-33(27.5mm,40.725mm) on Top Layer And Pad U2-34(26.5mm,40.725mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-34(26.5mm,40.725mm) on Top Layer And Pad U2-35(25.5mm,40.725mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-35(25.5mm,40.725mm) on Top Layer And Pad U2-36(24.5mm,40.725mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-36(24.5mm,40.725mm) on Top Layer And Pad U2-37(23.5mm,40.725mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-37(23.5mm,40.725mm) on Top Layer And Pad U2-38(22.5mm,40.725mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-38(22.5mm,40.725mm) on Top Layer And Pad U2-39(21.5mm,40.725mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-39(21.5mm,40.725mm) on Top Layer And Pad U2-40(20.5mm,40.725mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-4(45mm,19.225mm) on Top Layer And Pad U2-5(45mm,20.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-40(20.5mm,40.725mm) on Top Layer And Pad U2-83(19.5mm,40.725mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-41(15mm,35.225mm) on Top Layer And Pad U2-42(15mm,34.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-41(15mm,35.225mm) on Top Layer And Pad U2-82(15mm,36.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-42(15mm,34.225mm) on Top Layer And Pad U2-43(15mm,33.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-43(15mm,33.225mm) on Top Layer And Pad U2-44(15mm,32.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-44(15mm,32.225mm) on Top Layer And Pad U2-45(15mm,31.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-45(15mm,31.225mm) on Top Layer And Pad U2-46(15mm,30.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-46(15mm,30.225mm) on Top Layer And Pad U2-47(15mm,29.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-47(15mm,29.225mm) on Top Layer And Pad U2-48(15mm,28.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-48(15mm,28.225mm) on Top Layer And Pad U2-49(15mm,27.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-49(15mm,27.225mm) on Top Layer And Pad U2-50(15mm,26.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-5(45mm,20.225mm) on Top Layer And Pad U2-6(45mm,21.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-50(15mm,26.225mm) on Top Layer And Pad U2-51(15mm,25.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-51(15mm,25.225mm) on Top Layer And Pad U2-52(15mm,24.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-52(15mm,24.225mm) on Top Layer And Pad U2-53(15mm,23.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-53(15mm,23.225mm) on Top Layer And Pad U2-54(15mm,22.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-54(15mm,22.225mm) on Top Layer And Pad U2-55(15mm,21.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-55(15mm,21.225mm) on Top Layer And Pad U2-56(15mm,20.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-56(15mm,20.225mm) on Top Layer And Pad U2-57(15mm,19.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-57(15mm,19.225mm) on Top Layer And Pad U2-58(15mm,18.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-58(15mm,18.225mm) on Top Layer And Pad U2-59(15mm,17.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-59(15mm,17.225mm) on Top Layer And Pad U2-60(15mm,16.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-6(45mm,21.225mm) on Top Layer And Pad U2-7(45mm,22.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-66(25.5mm,10.725mm) on Top Layer And Pad U2-67(26.5mm,10.725mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-67(26.5mm,10.725mm) on Top Layer And Pad U2-68(27.5mm,10.725mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-69(28.5mm,10.725mm) on Top Layer And Pad U2-70(29.5mm,10.725mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-7(45mm,22.225mm) on Top Layer And Pad U2-8(45mm,23.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U2-8(45mm,23.225mm) on Top Layer And Pad U2-9(45mm,24.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
Rule Violations :68

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10-1(49.035mm,31.725mm) on Bottom Layer And Track (46.235mm,30.875mm)(49.735mm,30.875mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10-1(49.035mm,31.725mm) on Bottom Layer And Track (46.235mm,32.575mm)(49.735mm,32.575mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10-1(49.035mm,31.725mm) on Bottom Layer And Track (49.735mm,30.875mm)(49.735mm,32.575mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10-2(46.935mm,31.725mm) on Bottom Layer And Track (46.235mm,30.875mm)(46.235mm,32.575mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10-2(46.935mm,31.725mm) on Bottom Layer And Track (46.235mm,30.875mm)(49.735mm,30.875mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10-2(46.935mm,31.725mm) on Bottom Layer And Track (46.235mm,32.575mm)(49.735mm,32.575mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-1(49.035mm,35.805mm) on Bottom Layer And Track (46.235mm,34.955mm)(49.735mm,34.955mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-1(49.035mm,35.805mm) on Bottom Layer And Track (46.235mm,36.655mm)(49.735mm,36.655mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-1(49.035mm,35.805mm) on Bottom Layer And Track (49.735mm,34.955mm)(49.735mm,36.655mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-2(46.935mm,35.805mm) on Bottom Layer And Track (46.235mm,34.955mm)(46.235mm,36.655mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-2(46.935mm,35.805mm) on Bottom Layer And Track (46.235mm,34.955mm)(49.735mm,34.955mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-2(46.935mm,35.805mm) on Bottom Layer And Track (46.235mm,36.655mm)(49.735mm,36.655mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12-1(49.035mm,33.765mm) on Bottom Layer And Track (46.235mm,32.915mm)(49.735mm,32.915mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12-1(49.035mm,33.765mm) on Bottom Layer And Track (46.235mm,34.615mm)(49.735mm,34.615mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12-1(49.035mm,33.765mm) on Bottom Layer And Track (49.735mm,32.915mm)(49.735mm,34.615mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12-2(46.935mm,33.765mm) on Bottom Layer And Track (46.235mm,32.915mm)(46.235mm,34.615mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12-2(46.935mm,33.765mm) on Bottom Layer And Track (46.235mm,32.915mm)(49.735mm,32.915mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12-2(46.935mm,33.765mm) on Bottom Layer And Track (46.235mm,34.615mm)(49.735mm,34.615mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13-1(52.375mm,41.14mm) on Top Layer And Track (51.525mm,38.34mm)(51.525mm,41.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13-1(52.375mm,41.14mm) on Top Layer And Track (51.525mm,41.84mm)(53.225mm,41.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13-1(52.375mm,41.14mm) on Top Layer And Track (53.225mm,38.34mm)(53.225mm,41.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13-2(52.375mm,39.04mm) on Top Layer And Track (51.525mm,38.34mm)(51.525mm,41.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13-2(52.375mm,39.04mm) on Top Layer And Track (51.525mm,38.34mm)(53.225mm,38.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13-2(52.375mm,39.04mm) on Top Layer And Track (53.225mm,38.34mm)(53.225mm,41.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14-1(50.44mm,41.15mm) on Top Layer And Track (49.59mm,38.35mm)(49.59mm,41.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14-1(50.44mm,41.15mm) on Top Layer And Track (49.59mm,41.85mm)(51.29mm,41.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14-1(50.44mm,41.15mm) on Top Layer And Track (51.29mm,38.35mm)(51.29mm,41.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14-2(50.44mm,39.05mm) on Top Layer And Track (49.59mm,38.35mm)(49.59mm,41.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C15-1(52.465mm,37.255mm) on Top Layer And Track (49.665mm,36.405mm)(53.165mm,36.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C15-1(52.465mm,37.255mm) on Top Layer And Track (49.665mm,38.105mm)(53.165mm,38.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C15-1(52.465mm,37.255mm) on Top Layer And Track (53.165mm,36.405mm)(53.165mm,38.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C15-2(50.365mm,37.255mm) on Top Layer And Track (49.665mm,36.405mm)(49.665mm,38.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C15-2(50.365mm,37.255mm) on Top Layer And Track (49.665mm,36.405mm)(53.165mm,36.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C15-2(50.365mm,37.255mm) on Top Layer And Track (49.665mm,38.105mm)(53.165mm,38.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-1(45.425mm,58.145mm) on Top Layer And Track (44.725mm,57.295mm)(44.725mm,58.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-1(45.425mm,58.145mm) on Top Layer And Track (44.725mm,57.295mm)(48.225mm,57.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-1(45.425mm,58.145mm) on Top Layer And Track (44.725mm,58.995mm)(48.225mm,58.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-2(47.525mm,58.145mm) on Top Layer And Track (44.725mm,57.295mm)(48.225mm,57.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-2(47.525mm,58.145mm) on Top Layer And Track (44.725mm,58.995mm)(48.225mm,58.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-2(47.525mm,58.145mm) on Top Layer And Track (48.225mm,57.295mm)(48.225mm,58.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C19-1(50.82mm,50.91mm) on Bottom Layer And Track (49.97mm,50.21mm)(49.97mm,53.71mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C19-1(50.82mm,50.91mm) on Bottom Layer And Track (49.97mm,50.21mm)(51.67mm,50.21mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C19-1(50.82mm,50.91mm) on Bottom Layer And Track (51.67mm,50.21mm)(51.67mm,53.71mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C19-2(50.82mm,53.01mm) on Bottom Layer And Track (49.97mm,50.21mm)(49.97mm,53.71mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C19-2(50.82mm,53.01mm) on Bottom Layer And Track (49.97mm,53.71mm)(51.67mm,53.71mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C19-2(50.82mm,53.01mm) on Bottom Layer And Track (51.67mm,50.21mm)(51.67mm,53.71mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2-1(1.69mm,11.02mm) on Top Layer And Track (0.99mm,10.17mm)(0.99mm,11.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2-1(1.69mm,11.02mm) on Top Layer And Track (0.99mm,10.17mm)(4.49mm,10.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2-1(1.69mm,11.02mm) on Top Layer And Track (0.99mm,11.87mm)(4.49mm,11.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2-2(3.79mm,11.02mm) on Top Layer And Track (0.99mm,10.17mm)(4.49mm,10.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2-2(3.79mm,11.02mm) on Top Layer And Track (0.99mm,11.87mm)(4.49mm,11.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2-2(3.79mm,11.02mm) on Top Layer And Track (4.49mm,10.17mm)(4.49mm,11.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C4-1(26.16mm,44.27mm) on Bottom Layer And Text "J4" (26.695mm,42.037mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5-1(38.25mm,19.43mm) on Bottom Layer And Track (37.4mm,16.63mm)(37.4mm,20.13mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5-1(38.25mm,19.43mm) on Bottom Layer And Track (37.4mm,20.13mm)(39.1mm,20.13mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5-1(38.25mm,19.43mm) on Bottom Layer And Track (39.1mm,16.63mm)(39.1mm,20.13mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5-2(38.25mm,17.33mm) on Bottom Layer And Track (37.4mm,16.63mm)(37.4mm,20.13mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5-2(38.25mm,17.33mm) on Bottom Layer And Track (37.4mm,16.63mm)(39.1mm,16.63mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5-2(38.25mm,17.33mm) on Bottom Layer And Track (39.1mm,16.63mm)(39.1mm,20.13mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6-1(35.925mm,26.66mm) on Bottom Layer And Track (35.075mm,23.86mm)(35.075mm,27.36mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6-1(35.925mm,26.66mm) on Bottom Layer And Track (35.075mm,27.36mm)(36.775mm,27.36mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6-1(35.925mm,26.66mm) on Bottom Layer And Track (36.775mm,23.86mm)(36.775mm,27.36mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6-2(35.925mm,24.56mm) on Bottom Layer And Track (35.075mm,23.86mm)(35.075mm,27.36mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6-2(35.925mm,24.56mm) on Bottom Layer And Track (35.075mm,23.86mm)(36.775mm,23.86mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6-2(35.925mm,24.56mm) on Bottom Layer And Track (36.775mm,23.86mm)(36.775mm,27.36mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7-1(33.42mm,45.81mm) on Top Layer And Track (32.57mm,45.11mm)(32.57mm,48.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7-1(33.42mm,45.81mm) on Top Layer And Track (32.57mm,45.11mm)(34.27mm,45.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7-1(33.42mm,45.81mm) on Top Layer And Track (34.27mm,45.11mm)(34.27mm,48.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7-2(33.42mm,47.91mm) on Top Layer And Track (32.57mm,45.11mm)(32.57mm,48.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7-2(33.42mm,47.91mm) on Top Layer And Track (32.57mm,48.61mm)(34.27mm,48.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7-2(33.42mm,47.91mm) on Top Layer And Track (34.27mm,45.11mm)(34.27mm,48.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad CR1-4(19.665mm,4.982mm) on Bottom Layer And Track (18.85mm,5.395mm)(19.18mm,5.395mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D10-2(43.275mm,40.03mm) on Bottom Layer And Track (41.475mm,41.53mm)(42.775mm,41.53mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D10-2(43.275mm,40.03mm) on Bottom Layer And Track (42.775mm,41.53mm)(42.775mm,41.68mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D10-2(43.275mm,40.03mm) on Bottom Layer And Track (43.275mm,38.28mm)(43.275mm,38.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D10-2(43.275mm,40.03mm) on Bottom Layer And Track (43.775mm,41.53mm)(43.775mm,41.68mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D10-2(43.275mm,40.03mm) on Bottom Layer And Track (43.775mm,41.53mm)(45.075mm,41.53mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D1-1(31.745mm,44.495mm) on Top Layer And Track (30.67mm,44.02mm)(32.115mm,44.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad D1-1(31.745mm,44.495mm) on Top Layer And Track (30.67mm,44.965mm)(32.115mm,44.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad D1-1(31.745mm,44.495mm) on Top Layer And Track (32.115mm,44.02mm)(32.115mm,44.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D11-1(44.31mm,50.705mm) on Top Layer And Text "C9" (42.799mm,48.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D11-1(44.31mm,50.705mm) on Top Layer And Track (43.46mm,49.905mm)(43.46mm,53.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D11-1(44.31mm,50.705mm) on Top Layer And Track (43.46mm,49.905mm)(45.16mm,49.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D11-1(44.31mm,50.705mm) on Top Layer And Track (45.16mm,49.905mm)(45.16mm,53.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad D11-1(44.31mm,50.705mm) on Top Layer And Track (45.17mm,49.905mm)(45.17mm,53.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D11-2(44.31mm,52.605mm) on Top Layer And Track (43.46mm,49.905mm)(43.46mm,53.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D11-2(44.31mm,52.605mm) on Top Layer And Track (43.46mm,53.405mm)(45.16mm,53.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D11-2(44.31mm,52.605mm) on Top Layer And Track (45.16mm,49.905mm)(45.16mm,53.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad D11-2(44.31mm,52.605mm) on Top Layer And Track (45.17mm,49.905mm)(45.17mm,53.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D1-2(31.045mm,44.495mm) on Top Layer And Track (30.67mm,44.02mm)(30.67mm,44.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D1-2(31.045mm,44.495mm) on Top Layer And Track (30.67mm,44.02mm)(32.115mm,44.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad D1-2(31.045mm,44.495mm) on Top Layer And Track (30.67mm,44.965mm)(32.115mm,44.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D2-1(18.81mm,0.725mm) on Top Layer And Track (18.01mm,-0.125mm)(18.01mm,1.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2-1(18.81mm,0.725mm) on Top Layer And Track (18.01mm,-0.125mm)(21.51mm,-0.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad D2-1(18.81mm,0.725mm) on Top Layer And Track (18.01mm,1.56mm)(21.51mm,1.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2-1(18.81mm,0.725mm) on Top Layer And Track (18.01mm,1.575mm)(21.51mm,1.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2-2(20.71mm,0.725mm) on Top Layer And Track (18.01mm,-0.125mm)(21.51mm,-0.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad D2-2(20.71mm,0.725mm) on Top Layer And Track (18.01mm,1.56mm)(21.51mm,1.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2-2(20.71mm,0.725mm) on Top Layer And Track (18.01mm,1.575mm)(21.51mm,1.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D2-2(20.71mm,0.725mm) on Top Layer And Track (21.51mm,-0.125mm)(21.51mm,1.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D3-1(51.35mm,18.21mm) on Top Layer And Track (50.275mm,17.735mm)(51.72mm,17.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad D3-1(51.35mm,18.21mm) on Top Layer And Track (50.275mm,18.68mm)(51.72mm,18.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad D3-1(51.35mm,18.21mm) on Top Layer And Track (51.72mm,17.735mm)(51.72mm,18.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D3-2(50.65mm,18.21mm) on Top Layer And Track (50.275mm,17.735mm)(50.275mm,18.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D3-2(50.65mm,18.21mm) on Top Layer And Track (50.275mm,17.735mm)(51.72mm,17.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad D3-2(50.65mm,18.21mm) on Top Layer And Track (50.275mm,18.68mm)(51.72mm,18.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D4-1(51.35mm,19.34mm) on Top Layer And Track (50.275mm,18.865mm)(51.72mm,18.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad D4-1(51.35mm,19.34mm) on Top Layer And Track (50.275mm,19.81mm)(51.72mm,19.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad D4-1(51.35mm,19.34mm) on Top Layer And Track (51.72mm,18.865mm)(51.72mm,19.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D4-2(50.65mm,19.34mm) on Top Layer And Track (50.275mm,18.865mm)(50.275mm,19.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D4-2(50.65mm,19.34mm) on Top Layer And Track (50.275mm,18.865mm)(51.72mm,18.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad D4-2(50.65mm,19.34mm) on Top Layer And Track (50.275mm,19.81mm)(51.72mm,19.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad D5-1(11.455mm,22.255mm) on Top Layer And Track (11.085mm,21.785mm)(11.085mm,22.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad D5-1(11.455mm,22.255mm) on Top Layer And Track (11.085mm,21.785mm)(12.53mm,21.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D5-1(11.455mm,22.255mm) on Top Layer And Track (11.085mm,22.73mm)(12.53mm,22.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad D5-2(12.155mm,22.255mm) on Top Layer And Track (11.085mm,21.785mm)(12.53mm,21.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D5-2(12.155mm,22.255mm) on Top Layer And Track (11.085mm,22.73mm)(12.53mm,22.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D5-2(12.155mm,22.255mm) on Top Layer And Track (12.53mm,21.785mm)(12.53mm,22.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D6-1(13.72mm,12.97mm) on Top Layer And Track (13.245mm,12.6mm)(13.245mm,14.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad D6-1(13.72mm,12.97mm) on Top Layer And Track (13.245mm,12.6mm)(14.19mm,12.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad D6-1(13.72mm,12.97mm) on Top Layer And Track (14.19mm,12.6mm)(14.19mm,14.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D6-2(13.72mm,13.67mm) on Top Layer And Track (13.245mm,12.6mm)(13.245mm,14.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D6-2(13.72mm,13.67mm) on Top Layer And Track (13.245mm,14.045mm)(14.19mm,14.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad D6-2(13.72mm,13.67mm) on Top Layer And Track (14.19mm,12.6mm)(14.19mm,14.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D7-1(52.635mm,28.705mm) on Top Layer And Track (50.995mm,28.19mm)(52.085mm,28.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D7-1(52.635mm,28.705mm) on Top Layer And Track (52.085mm,28.19mm)(52.085mm,30.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad D7-1(52.635mm,28.705mm) on Top Layer And Track (52.09mm,28.19mm)(52.09mm,30.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D7-1(52.635mm,28.705mm) on Top Layer And Track (52.09mm,28.19mm)(53.18mm,28.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad D7-1(52.635mm,28.705mm) on Top Layer And Track (53.18mm,28.19mm)(53.18mm,30.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D7-2(52.635mm,29.555mm) on Top Layer And Track (50.995mm,30.075mm)(52.085mm,30.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D7-2(52.635mm,29.555mm) on Top Layer And Track (52.085mm,28.19mm)(52.085mm,30.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad D7-2(52.635mm,29.555mm) on Top Layer And Track (52.09mm,28.19mm)(52.09mm,30.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad D7-2(52.635mm,29.555mm) on Top Layer And Track (52.09mm,30.075mm)(53.18mm,30.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad D7-2(52.635mm,29.555mm) on Top Layer And Track (53.18mm,28.19mm)(53.18mm,30.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D8-1(51.54mm,28.705mm) on Top Layer And Track (49.9mm,28.19mm)(50.99mm,28.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad D8-1(51.54mm,28.705mm) on Top Layer And Track (50.995mm,28.19mm)(50.995mm,30.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D8-1(51.54mm,28.705mm) on Top Layer And Track (50.995mm,28.19mm)(52.085mm,28.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D8-1(51.54mm,28.705mm) on Top Layer And Track (50.99mm,28.19mm)(50.99mm,30.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad D8-1(51.54mm,28.705mm) on Top Layer And Track (52.085mm,28.19mm)(52.085mm,30.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D8-1(51.54mm,28.705mm) on Top Layer And Track (52.09mm,28.19mm)(52.09mm,30.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D8-1(51.54mm,28.705mm) on Top Layer And Track (52.09mm,28.19mm)(53.18mm,28.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D8-2(51.54mm,29.555mm) on Top Layer And Track (49.9mm,30.075mm)(50.99mm,30.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad D8-2(51.54mm,29.555mm) on Top Layer And Track (50.995mm,28.19mm)(50.995mm,30.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad D8-2(51.54mm,29.555mm) on Top Layer And Track (50.995mm,30.075mm)(52.085mm,30.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D8-2(51.54mm,29.555mm) on Top Layer And Track (50.99mm,28.19mm)(50.99mm,30.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad D8-2(51.54mm,29.555mm) on Top Layer And Track (52.085mm,28.19mm)(52.085mm,30.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D8-2(51.54mm,29.555mm) on Top Layer And Track (52.09mm,28.19mm)(52.09mm,30.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D8-2(51.54mm,29.555mm) on Top Layer And Track (52.09mm,30.075mm)(53.18mm,30.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad D9-1(50.445mm,28.705mm) on Top Layer And Track (49.9mm,28.19mm)(49.9mm,30.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D9-1(50.445mm,28.705mm) on Top Layer And Track (49.9mm,28.19mm)(50.99mm,28.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D9-1(50.445mm,28.705mm) on Top Layer And Track (50.995mm,28.19mm)(50.995mm,30.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D9-1(50.445mm,28.705mm) on Top Layer And Track (50.995mm,28.19mm)(52.085mm,28.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad D9-1(50.445mm,28.705mm) on Top Layer And Track (50.99mm,28.19mm)(50.99mm,30.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad D9-2(50.445mm,29.555mm) on Top Layer And Track (49.9mm,28.19mm)(49.9mm,30.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad D9-2(50.445mm,29.555mm) on Top Layer And Track (49.9mm,30.075mm)(50.99mm,30.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D9-2(50.445mm,29.555mm) on Top Layer And Track (50.995mm,28.19mm)(50.995mm,30.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D9-2(50.445mm,29.555mm) on Top Layer And Track (50.995mm,30.075mm)(52.085mm,30.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad D9-2(50.445mm,29.555mm) on Top Layer And Track (50.99mm,28.19mm)(50.99mm,30.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad FB1-1(31.46mm,47.715mm) on Top Layer And Track (30.56mm,45.215mm)(30.56mm,48.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad FB1-1(31.46mm,47.715mm) on Top Layer And Track (30.56mm,46.915mm)(32.36mm,46.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad FB1-1(31.46mm,47.715mm) on Top Layer And Track (30.56mm,48.615mm)(30.96mm,48.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad FB1-1(31.46mm,47.715mm) on Top Layer And Track (31.96mm,48.615mm)(32.36mm,48.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad FB1-1(31.46mm,47.715mm) on Top Layer And Track (32.36mm,45.215mm)(32.36mm,48.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad FB1-2(31.46mm,46.115mm) on Top Layer And Track (30.56mm,45.215mm)(30.56mm,48.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad FB1-2(31.46mm,46.115mm) on Top Layer And Track (30.56mm,45.215mm)(30.96mm,45.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad FB1-2(31.46mm,46.115mm) on Top Layer And Track (30.56mm,46.915mm)(32.36mm,46.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad FB1-2(31.46mm,46.115mm) on Top Layer And Track (31.96mm,45.215mm)(32.36mm,45.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad FB1-2(31.46mm,46.115mm) on Top Layer And Track (32.36mm,45.215mm)(32.36mm,48.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad FB2-1(50.8mm,55.67mm) on Bottom Layer And Track (46.3mm,54.47mm)(51.7mm,54.47mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad FB2-1(50.8mm,55.67mm) on Bottom Layer And Track (46.3mm,56.87mm)(51.7mm,56.87mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad FB2-1(50.8mm,55.67mm) on Bottom Layer And Track (51.7mm,54.47mm)(51.7mm,55.17mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad FB2-1(50.8mm,55.67mm) on Bottom Layer And Track (51.7mm,56.17mm)(51.7mm,56.87mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad FB2-2(47.2mm,55.67mm) on Bottom Layer And Track (46.3mm,54.47mm)(46.3mm,55.17mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad FB2-2(47.2mm,55.67mm) on Bottom Layer And Track (46.3mm,54.47mm)(51.7mm,54.47mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad FB2-2(47.2mm,55.67mm) on Bottom Layer And Track (46.3mm,56.17mm)(46.3mm,56.87mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad FB2-2(47.2mm,55.67mm) on Bottom Layer And Track (46.3mm,56.87mm)(51.7mm,56.87mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J3-1(55.65mm,17.955mm) on Top Layer And Track (55.475mm,17.155mm)(55.475mm,17.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J3-5(55.65mm,20.555mm) on Top Layer And Track (55.475mm,21.055mm)(55.475mm,21.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad J3-S(55.875mm,16.055mm) on Top Layer And Track (55.475mm,17.155mm)(55.475mm,17.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad J3-S(55.875mm,16.055mm) on Top Layer And Track (56.875mm,15.555mm)(57.375mm,15.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad J3-S(55.875mm,22.455mm) on Top Layer And Track (55.475mm,21.055mm)(55.475mm,21.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad J3-S(55.875mm,22.455mm) on Top Layer And Track (56.875mm,22.955mm)(57.375mm,22.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad J3-S(58.325mm,22.555mm) on Multi-Layer And Track (56.875mm,22.955mm)(57.375mm,22.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad J3-S(58.325mm,22.555mm) on Multi-Layer And Track (59.275mm,22.955mm)(59.975mm,22.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad J5-1(1.385mm,54.235mm) on Top Layer And Track (4.785mm,48.92mm)(4.785mm,59.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad J5-S1(1.035mm,58.365mm) on Top Layer And Track (-3.315mm,59.55mm)(4.785mm,59.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad J5-S2(1.035mm,50.105mm) on Top Layer And Track (-3.315mm,48.92mm)(4.785mm,48.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad L1-1(55.86mm,53.355mm) on Bottom Layer And Track (52.86mm,54.555mm)(52.86mm,56.755mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad L1-1(55.86mm,53.355mm) on Bottom Layer And Track (58.86mm,54.555mm)(58.86mm,56.755mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q1-1(49.62mm,7.435mm) on Top Layer And Track (50.32mm,7.735mm)(50.82mm,7.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q1-2(51.52mm,7.435mm) on Top Layer And Track (50.32mm,7.735mm)(50.82mm,7.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad Q1-3(50.57mm,9.435mm) on Top Layer And Track (49.12mm,9.135mm)(49.845mm,9.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad Q1-3(50.57mm,9.435mm) on Top Layer And Track (51.295mm,9.135mm)(52.02mm,9.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q2-1(19.99mm,6.215mm) on Top Layer And Track (18.79mm,5.915mm)(19.29mm,5.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q2-2(18.09mm,6.215mm) on Top Layer And Track (18.79mm,5.915mm)(19.29mm,5.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad Q2-3(19.04mm,4.215mm) on Top Layer And Track (17.59mm,4.515mm)(18.315mm,4.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad Q2-3(19.04mm,4.215mm) on Top Layer And Track (19.765mm,4.515mm)(20.49mm,4.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q3-1(45.85mm,7.43mm) on Top Layer And Track (46.55mm,7.73mm)(47.05mm,7.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q3-2(47.75mm,7.43mm) on Top Layer And Track (46.55mm,7.73mm)(47.05mm,7.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad Q3-3(46.8mm,9.43mm) on Top Layer And Track (45.35mm,9.13mm)(46.075mm,9.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad Q3-3(46.8mm,9.43mm) on Top Layer And Track (47.525mm,9.13mm)(48.25mm,9.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-1(56.295mm,2.885mm) on Top Layer And Track (55.595mm,2.035mm)(55.595mm,3.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-1(56.295mm,2.885mm) on Top Layer And Track (55.595mm,2.035mm)(59.095mm,2.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-1(56.295mm,2.885mm) on Top Layer And Track (55.595mm,3.735mm)(59.095mm,3.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(58.395mm,2.885mm) on Top Layer And Track (55.595mm,2.035mm)(59.095mm,2.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(58.395mm,2.885mm) on Top Layer And Track (55.595mm,3.735mm)(59.095mm,3.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(58.395mm,2.885mm) on Top Layer And Track (59.095mm,2.035mm)(59.095mm,3.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(38.92mm,48.875mm) on Top Layer And Track (38.07mm,48.175mm)(38.07mm,51.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(38.92mm,48.875mm) on Top Layer And Track (38.07mm,48.175mm)(39.77mm,48.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(38.92mm,48.875mm) on Top Layer And Track (39.77mm,48.175mm)(39.77mm,51.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-1(9.725mm,19.24mm) on Top Layer And Track (9.025mm,18.39mm)(12.525mm,18.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-1(9.725mm,19.24mm) on Top Layer And Track (9.025mm,18.39mm)(9.025mm,20.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-1(9.725mm,19.24mm) on Top Layer And Track (9.025mm,20.09mm)(12.525mm,20.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-2(11.825mm,19.24mm) on Top Layer And Track (12.525mm,18.39mm)(12.525mm,20.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-2(11.825mm,19.24mm) on Top Layer And Track (9.025mm,18.39mm)(12.525mm,18.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-2(11.825mm,19.24mm) on Top Layer And Track (9.025mm,20.09mm)(12.525mm,20.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(38.92mm,50.975mm) on Top Layer And Track (38.07mm,48.175mm)(38.07mm,51.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(38.92mm,50.975mm) on Top Layer And Track (38.07mm,51.675mm)(39.77mm,51.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(38.92mm,50.975mm) on Top Layer And Track (39.77mm,48.175mm)(39.77mm,51.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-1(50.455mm,33.25mm) on Top Layer And Track (49.755mm,32.4mm)(49.755mm,34.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-1(50.455mm,33.25mm) on Top Layer And Track (49.755mm,32.4mm)(53.255mm,32.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-1(50.455mm,33.25mm) on Top Layer And Track (49.755mm,34.1mm)(53.255mm,34.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-2(52.555mm,33.25mm) on Top Layer And Track (49.755mm,32.4mm)(53.255mm,32.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-2(52.555mm,33.25mm) on Top Layer And Track (49.755mm,34.1mm)(53.255mm,34.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-2(52.555mm,33.25mm) on Top Layer And Track (53.255mm,32.4mm)(53.255mm,34.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-1(50.455mm,35.185mm) on Top Layer And Track (49.755mm,34.335mm)(49.755mm,36.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-1(50.455mm,35.185mm) on Top Layer And Track (49.755mm,34.335mm)(53.255mm,34.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-1(50.455mm,35.185mm) on Top Layer And Track (49.755mm,36.035mm)(53.255mm,36.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-2(52.555mm,35.185mm) on Top Layer And Track (49.755mm,34.335mm)(53.255mm,34.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-2(52.555mm,35.185mm) on Top Layer And Track (49.755mm,36.035mm)(53.255mm,36.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-2(52.555mm,35.185mm) on Top Layer And Track (53.255mm,34.335mm)(53.255mm,36.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-1(50.455mm,31.315mm) on Top Layer And Track (49.755mm,30.465mm)(49.755mm,32.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-1(50.455mm,31.315mm) on Top Layer And Track (49.755mm,30.465mm)(53.255mm,30.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-1(50.455mm,31.315mm) on Top Layer And Track (49.755mm,32.165mm)(53.255mm,32.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-2(52.555mm,31.315mm) on Top Layer And Track (49.755mm,30.465mm)(53.255mm,30.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-2(52.555mm,31.315mm) on Top Layer And Track (49.755mm,32.165mm)(53.255mm,32.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-2(52.555mm,31.315mm) on Top Layer And Track (53.255mm,30.465mm)(53.255mm,32.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-1(9.745mm,17.335mm) on Top Layer And Track (9.045mm,16.485mm)(12.545mm,16.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-1(9.745mm,17.335mm) on Top Layer And Track (9.045mm,16.485mm)(9.045mm,18.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-1(9.745mm,17.335mm) on Top Layer And Track (9.045mm,18.185mm)(12.545mm,18.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-2(11.845mm,17.335mm) on Top Layer And Track (12.545mm,16.485mm)(12.545mm,18.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-2(11.845mm,17.335mm) on Top Layer And Track (9.045mm,16.485mm)(12.545mm,16.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-2(11.845mm,17.335mm) on Top Layer And Track (9.045mm,18.185mm)(12.545mm,18.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-1(46.51mm,52.905mm) on Bottom Layer And Track (45.81mm,52.055mm)(45.81mm,53.755mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-1(46.51mm,52.905mm) on Bottom Layer And Track (45.81mm,52.055mm)(49.31mm,52.055mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-1(46.51mm,52.905mm) on Bottom Layer And Track (45.81mm,53.755mm)(49.31mm,53.755mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-2(48.61mm,52.905mm) on Bottom Layer And Track (45.81mm,52.055mm)(49.31mm,52.055mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-2(48.61mm,52.905mm) on Bottom Layer And Track (45.81mm,53.755mm)(49.31mm,53.755mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-2(48.61mm,52.905mm) on Bottom Layer And Track (49.31mm,52.055mm)(49.31mm,53.755mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-1(48.61mm,50.825mm) on Bottom Layer And Track (45.81mm,49.975mm)(49.31mm,49.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-1(48.61mm,50.825mm) on Bottom Layer And Track (45.81mm,51.675mm)(49.31mm,51.675mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-1(48.61mm,50.825mm) on Bottom Layer And Track (49.31mm,49.975mm)(49.31mm,51.675mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(46.51mm,50.825mm) on Bottom Layer And Track (45.81mm,49.975mm)(45.81mm,51.675mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(46.51mm,50.825mm) on Bottom Layer And Track (45.81mm,49.975mm)(49.31mm,49.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(46.51mm,50.825mm) on Bottom Layer And Track (45.81mm,51.675mm)(49.31mm,51.675mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R20-1(46.02mm,50.605mm) on Top Layer And Text "C9" (42.799mm,48.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R20-1(46.02mm,50.605mm) on Top Layer And Track (45.16mm,49.905mm)(45.16mm,53.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-1(46.02mm,50.605mm) on Top Layer And Track (45.17mm,49.905mm)(45.17mm,53.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-1(46.02mm,50.605mm) on Top Layer And Track (45.17mm,49.905mm)(46.87mm,49.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-1(46.02mm,50.605mm) on Top Layer And Track (46.87mm,49.905mm)(46.87mm,53.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R20-2(46.02mm,52.705mm) on Top Layer And Track (45.16mm,49.905mm)(45.16mm,53.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-2(46.02mm,52.705mm) on Top Layer And Track (45.17mm,49.905mm)(45.17mm,53.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-2(46.02mm,52.705mm) on Top Layer And Track (45.17mm,53.405mm)(46.87mm,53.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-2(46.02mm,52.705mm) on Top Layer And Track (46.87mm,49.905mm)(46.87mm,53.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-1(20.81mm,2.41mm) on Top Layer And Track (18.01mm,1.56mm)(21.51mm,1.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R2-1(20.81mm,2.41mm) on Top Layer And Track (18.01mm,1.575mm)(21.51mm,1.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-1(20.81mm,2.41mm) on Top Layer And Track (18.01mm,3.26mm)(21.51mm,3.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad R2-1(20.81mm,2.41mm) on Top Layer And Track (21.51mm,-0.125mm)(21.51mm,1.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-1(20.81mm,2.41mm) on Top Layer And Track (21.51mm,1.56mm)(21.51mm,3.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad R2-2(18.71mm,2.41mm) on Top Layer And Track (18.01mm,-0.125mm)(18.01mm,1.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-2(18.71mm,2.41mm) on Top Layer And Track (18.01mm,1.56mm)(18.01mm,3.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-2(18.71mm,2.41mm) on Top Layer And Track (18.01mm,1.56mm)(21.51mm,1.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R2-2(18.71mm,2.41mm) on Top Layer And Track (18.01mm,1.575mm)(21.51mm,1.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-2(18.71mm,2.41mm) on Top Layer And Track (18.01mm,3.26mm)(21.51mm,3.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-1(49.54mm,5.56mm) on Top Layer And Track (48.84mm,4.71mm)(48.84mm,6.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-1(49.54mm,5.56mm) on Top Layer And Track (48.84mm,4.71mm)(52.34mm,4.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-1(49.54mm,5.56mm) on Top Layer And Track (48.84mm,6.41mm)(52.34mm,6.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-2(51.64mm,5.56mm) on Top Layer And Track (48.84mm,4.71mm)(52.34mm,4.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-2(51.64mm,5.56mm) on Top Layer And Track (48.84mm,6.41mm)(52.34mm,6.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-2(51.64mm,5.56mm) on Top Layer And Track (52.34mm,4.71mm)(52.34mm,6.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-1(31.54mm,26.66mm) on Bottom Layer And Track (30.69mm,23.86mm)(30.69mm,27.36mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-1(31.54mm,26.66mm) on Bottom Layer And Track (30.69mm,27.36mm)(32.39mm,27.36mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-1(31.54mm,26.66mm) on Bottom Layer And Track (32.39mm,23.86mm)(32.39mm,27.36mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-2(31.54mm,24.56mm) on Bottom Layer And Track (30.69mm,23.86mm)(30.69mm,27.36mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-2(31.54mm,24.56mm) on Bottom Layer And Track (30.69mm,23.86mm)(32.39mm,23.86mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-2(31.54mm,24.56mm) on Bottom Layer And Track (32.39mm,23.86mm)(32.39mm,27.36mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-1(29.345mm,18.14mm) on Bottom Layer And Track (28.495mm,15.34mm)(28.495mm,18.84mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-1(29.345mm,18.14mm) on Bottom Layer And Track (28.495mm,18.84mm)(30.195mm,18.84mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-1(29.345mm,18.14mm) on Bottom Layer And Track (30.195mm,15.34mm)(30.195mm,18.84mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-2(29.345mm,16.04mm) on Bottom Layer And Track (28.495mm,15.34mm)(28.495mm,18.84mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-2(29.345mm,16.04mm) on Bottom Layer And Track (28.495mm,15.34mm)(30.195mm,15.34mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-2(29.345mm,16.04mm) on Bottom Layer And Track (30.195mm,15.34mm)(30.195mm,18.84mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-1(10.355mm,25.055mm) on Top Layer And Track (9.655mm,24.205mm)(13.155mm,24.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-1(10.355mm,25.055mm) on Top Layer And Track (9.655mm,24.205mm)(9.655mm,25.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-1(10.355mm,25.055mm) on Top Layer And Track (9.655mm,25.905mm)(13.155mm,25.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(12.455mm,25.055mm) on Top Layer And Track (13.155mm,24.205mm)(13.155mm,25.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(12.455mm,25.055mm) on Top Layer And Track (9.655mm,24.205mm)(13.155mm,24.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(12.455mm,25.055mm) on Top Layer And Track (9.655mm,25.905mm)(13.155mm,25.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-1(21.66mm,6.34mm) on Top Layer And Track (20.81mm,3.54mm)(20.81mm,7.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-1(21.66mm,6.34mm) on Top Layer And Track (20.81mm,7.04mm)(22.51mm,7.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-1(21.66mm,6.34mm) on Top Layer And Track (22.51mm,3.54mm)(22.51mm,7.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-2(21.66mm,4.24mm) on Top Layer And Track (20.81mm,3.54mm)(20.81mm,7.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-2(21.66mm,4.24mm) on Top Layer And Track (20.81mm,3.54mm)(22.51mm,3.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-2(21.66mm,4.24mm) on Top Layer And Track (22.51mm,3.54mm)(22.51mm,7.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(36.375mm,48.875mm) on Top Layer And Track (35.525mm,48.175mm)(35.525mm,51.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(36.375mm,48.875mm) on Top Layer And Track (35.525mm,48.175mm)(37.225mm,48.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(36.375mm,48.875mm) on Top Layer And Track (37.225mm,48.175mm)(37.225mm,51.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-2(36.375mm,50.975mm) on Top Layer And Track (35.525mm,48.175mm)(35.525mm,51.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-2(36.375mm,50.975mm) on Top Layer And Track (35.525mm,51.675mm)(37.225mm,51.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-2(36.375mm,50.975mm) on Top Layer And Track (37.225mm,48.175mm)(37.225mm,51.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-1(45.805mm,5.54mm) on Top Layer And Track (45.105mm,4.69mm)(45.105mm,6.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-1(45.805mm,5.54mm) on Top Layer And Track (45.105mm,4.69mm)(48.605mm,4.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-1(45.805mm,5.54mm) on Top Layer And Track (45.105mm,6.39mm)(48.605mm,6.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-2(47.905mm,5.54mm) on Top Layer And Track (45.105mm,4.69mm)(48.605mm,4.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-2(47.905mm,5.54mm) on Top Layer And Track (45.105mm,6.39mm)(48.605mm,6.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-2(47.905mm,5.54mm) on Top Layer And Track (48.605mm,4.69mm)(48.605mm,6.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S1-2(9.04mm,14.82mm) on Top Layer And Track (9.665mm,13.82mm)(11.665mm,13.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S1-2(9.04mm,14.82mm) on Top Layer And Track (9.665mm,15.82mm)(11.665mm,15.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S2-1(61.947mm,2.932mm) on Top Layer And Track (62.572mm,1.932mm)(64.572mm,1.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S2-1(61.947mm,2.932mm) on Top Layer And Track (62.572mm,3.932mm)(64.572mm,3.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S2-2(65.197mm,2.932mm) on Top Layer And Track (62.572mm,1.932mm)(64.572mm,1.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S2-2(65.197mm,2.932mm) on Top Layer And Track (62.572mm,3.932mm)(64.572mm,3.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-1(45mm,16.225mm) on Top Layer And Track (43.615mm,13.495mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-10(45mm,25.225mm) on Top Layer And Track (43.615mm,13.495mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-11(45mm,26.225mm) on Top Layer And Track (43.615mm,13.495mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-12(45mm,27.225mm) on Top Layer And Track (43.615mm,13.495mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-13(45mm,28.225mm) on Top Layer And Track (43.615mm,13.495mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-14(45mm,29.225mm) on Top Layer And Track (43.615mm,13.495mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-15(45mm,30.225mm) on Top Layer And Track (43.615mm,13.495mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-16(45mm,31.225mm) on Top Layer And Track (43.615mm,13.495mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-17(45mm,32.225mm) on Top Layer And Track (43.615mm,13.495mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-18(45mm,33.225mm) on Top Layer And Track (43.615mm,13.495mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-19(45mm,34.225mm) on Top Layer And Track (43.615mm,13.495mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-2(45mm,17.225mm) on Top Layer And Track (43.615mm,13.495mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-20(45mm,35.225mm) on Top Layer And Track (43.615mm,13.495mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-21(39.5mm,40.725mm) on Top Layer And Track (16.385mm,39.34mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-22(38.5mm,40.725mm) on Top Layer And Track (16.385mm,39.34mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-23(37.5mm,40.725mm) on Top Layer And Track (16.385mm,39.34mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-24(36.5mm,40.725mm) on Top Layer And Track (16.385mm,39.34mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-25(35.5mm,40.725mm) on Top Layer And Track (16.385mm,39.34mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-26(34.5mm,40.725mm) on Top Layer And Track (16.385mm,39.34mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-27(33.5mm,40.725mm) on Top Layer And Track (16.385mm,39.34mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-28(32.5mm,40.725mm) on Top Layer And Track (16.385mm,39.34mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-29(31.5mm,40.725mm) on Top Layer And Track (16.385mm,39.34mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-3(45mm,18.225mm) on Top Layer And Track (43.615mm,13.495mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-30(30.5mm,40.725mm) on Top Layer And Track (16.385mm,39.34mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-31(29.5mm,40.725mm) on Top Layer And Track (16.385mm,39.34mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-32(28.5mm,40.725mm) on Top Layer And Track (16.385mm,39.34mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-33(27.5mm,40.725mm) on Top Layer And Track (16.385mm,39.34mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-34(26.5mm,40.725mm) on Top Layer And Track (16.385mm,39.34mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-35(25.5mm,40.725mm) on Top Layer And Track (16.385mm,39.34mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-36(24.5mm,40.725mm) on Top Layer And Track (16.385mm,39.34mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-37(23.5mm,40.725mm) on Top Layer And Track (16.385mm,39.34mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-38(22.5mm,40.725mm) on Top Layer And Track (16.385mm,39.34mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-39(21.5mm,40.725mm) on Top Layer And Track (16.385mm,39.34mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-4(45mm,19.225mm) on Top Layer And Track (43.615mm,13.495mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-40(20.5mm,40.725mm) on Top Layer And Track (16.385mm,39.34mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-41(15mm,35.225mm) on Top Layer And Track (16.385mm,12.11mm)(16.385mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-42(15mm,34.225mm) on Top Layer And Track (16.385mm,12.11mm)(16.385mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-43(15mm,33.225mm) on Top Layer And Track (16.385mm,12.11mm)(16.385mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-44(15mm,32.225mm) on Top Layer And Track (16.385mm,12.11mm)(16.385mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-45(15mm,31.225mm) on Top Layer And Track (16.385mm,12.11mm)(16.385mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-46(15mm,30.225mm) on Top Layer And Track (16.385mm,12.11mm)(16.385mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-47(15mm,29.225mm) on Top Layer And Track (16.385mm,12.11mm)(16.385mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-48(15mm,28.225mm) on Top Layer And Track (16.385mm,12.11mm)(16.385mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-49(15mm,27.225mm) on Top Layer And Track (16.385mm,12.11mm)(16.385mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-5(45mm,20.225mm) on Top Layer And Track (43.615mm,13.495mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-50(15mm,26.225mm) on Top Layer And Track (16.385mm,12.11mm)(16.385mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-51(15mm,25.225mm) on Top Layer And Track (16.385mm,12.11mm)(16.385mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-52(15mm,24.225mm) on Top Layer And Track (16.385mm,12.11mm)(16.385mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-53(15mm,23.225mm) on Top Layer And Track (16.385mm,12.11mm)(16.385mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-54(15mm,22.225mm) on Top Layer And Track (16.385mm,12.11mm)(16.385mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-55(15mm,21.225mm) on Top Layer And Track (16.385mm,12.11mm)(16.385mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-56(15mm,20.225mm) on Top Layer And Track (16.385mm,12.11mm)(16.385mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-57(15mm,19.225mm) on Top Layer And Track (16.385mm,12.11mm)(16.385mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-58(15mm,18.225mm) on Top Layer And Track (16.385mm,12.11mm)(16.385mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-59(15mm,17.225mm) on Top Layer And Track (16.385mm,12.11mm)(16.385mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-6(45mm,21.225mm) on Top Layer And Track (43.615mm,13.495mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-60(15mm,16.225mm) on Top Layer And Track (16.385mm,12.11mm)(16.385mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-61(20.5mm,10.725mm) on Top Layer And Track (16.385mm,12.11mm)(42.23mm,12.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-62(21.5mm,10.725mm) on Top Layer And Track (16.385mm,12.11mm)(42.23mm,12.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-63(22.5mm,10.725mm) on Top Layer And Track (16.385mm,12.11mm)(42.23mm,12.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-64(23.5mm,10.725mm) on Top Layer And Track (16.385mm,12.11mm)(42.23mm,12.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-65(24.5mm,10.725mm) on Top Layer And Track (16.385mm,12.11mm)(42.23mm,12.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-66(25.5mm,10.725mm) on Top Layer And Track (16.385mm,12.11mm)(42.23mm,12.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-67(26.5mm,10.725mm) on Top Layer And Track (16.385mm,12.11mm)(42.23mm,12.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-68(27.5mm,10.725mm) on Top Layer And Track (16.385mm,12.11mm)(42.23mm,12.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-69(28.5mm,10.725mm) on Top Layer And Track (16.385mm,12.11mm)(42.23mm,12.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-7(45mm,22.225mm) on Top Layer And Track (43.615mm,13.495mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-70(29.5mm,10.725mm) on Top Layer And Track (16.385mm,12.11mm)(42.23mm,12.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-71(30.5mm,10.725mm) on Top Layer And Track (16.385mm,12.11mm)(42.23mm,12.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-72(31.5mm,10.725mm) on Top Layer And Track (16.385mm,12.11mm)(42.23mm,12.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-73(32.5mm,10.725mm) on Top Layer And Track (16.385mm,12.11mm)(42.23mm,12.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-74(33.5mm,10.725mm) on Top Layer And Track (16.385mm,12.11mm)(42.23mm,12.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-75(34.5mm,10.725mm) on Top Layer And Track (16.385mm,12.11mm)(42.23mm,12.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-76(35.5mm,10.725mm) on Top Layer And Track (16.385mm,12.11mm)(42.23mm,12.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-77(36.5mm,10.725mm) on Top Layer And Track (16.385mm,12.11mm)(42.23mm,12.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-78(37.5mm,10.725mm) on Top Layer And Track (16.385mm,12.11mm)(42.23mm,12.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-79(38.5mm,10.725mm) on Top Layer And Track (16.385mm,12.11mm)(42.23mm,12.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-8(45mm,23.225mm) on Top Layer And Track (43.615mm,13.495mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-80(39.5mm,10.725mm) on Top Layer And Track (16.385mm,12.11mm)(42.23mm,12.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-81(45mm,36.225mm) on Top Layer And Track (43.615mm,13.495mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-82(15mm,36.225mm) on Top Layer And Track (16.385mm,12.11mm)(16.385mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-83(19.5mm,40.725mm) on Top Layer And Track (16.385mm,39.34mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-84(40.5mm,40.725mm) on Top Layer And Track (16.385mm,39.34mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-85(15mm,15.225mm) on Top Layer And Track (16.385mm,12.11mm)(16.385mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-86(40.5mm,10.725mm) on Top Layer And Track (16.385mm,12.11mm)(42.23mm,12.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-87(19.5mm,10.725mm) on Top Layer And Track (16.385mm,12.11mm)(42.23mm,12.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-9(45mm,24.225mm) on Top Layer And Track (43.615mm,13.495mm)(43.615mm,39.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
Rule Violations :409

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (9.83mm,10.363mm) on Bottom Overlay And Track (8.955mm,11.897mm)(13.605mm,11.897mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (9.83mm,10.363mm) on Bottom Overlay And Track (8.955mm,11.897mm)(8.955mm,39.498mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C9" (42.799mm,48.87mm) on Top Overlay And Track (43.46mm,49.905mm)(43.46mm,53.405mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C9" (42.799mm,48.87mm) on Top Overlay And Track (43.46mm,49.905mm)(45.16mm,49.905mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C9" (42.799mm,48.87mm) on Top Overlay And Track (45.16mm,49.905mm)(45.16mm,53.405mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C9" (42.799mm,48.87mm) on Top Overlay And Track (45.17mm,49.905mm)(45.17mm,53.405mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C9" (42.799mm,48.87mm) on Top Overlay And Track (45.17mm,49.905mm)(46.87mm,49.905mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "J4" (26.695mm,42.037mm) on Bottom Overlay And Track (22.629mm,43.597mm)(25.243mm,43.597mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :8

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02