##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_IR_IntClock
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for Clock_3
		4.4::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_IR_IntClock:R)
		5.3::Critical Path Report for (ADC_IR_IntClock:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (ADC_IR_IntClock:R vs. ADC_IR_IntClock:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.6::Critical Path Report for (Clock_3:R vs. Clock_3:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: ADC_IR_IntClock            | Frequency: 32.14 MHz   | Target: 1.20 MHz   | 
Clock: ADC_IR_IntClock(routed)    | N/A                    | Target: 1.20 MHz   | 
Clock: Clock_1                    | Frequency: 68.60 MHz   | Target: 0.02 MHz   | 
Clock: Clock_3                    | Frequency: 141.53 MHz  | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 118.43 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                    | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                    | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_IR_IntClock  ADC_IR_IntClock  833333           802217       N/A              N/A         N/A              N/A         N/A              N/A         
ADC_IR_IntClock  CyBUS_CLK        41666.7          33223        N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1          Clock_1          5e+007           49985423     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3          Clock_3          1e+010           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        ADC_IR_IntClock  41666.7          34308        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        41666.7          33459        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name   Setup to Clk  Clock Name:Phase  
----------  ------------  ----------------  
SW2(0)_PAD  16472         Clock_3:R         


                       3.2::Clock to Out
                       -----------------

Port Name        Clock to Out  Clock Name:Phase  
---------------  ------------  ----------------  
IN1(0)_PAD       25242         Clock_1:R         
IN3(0)_PAD       25477         Clock_1:R         
Trigger1(0)_PAD  34203         CyBUS_CLK:R       
Trigger2(0)_PAD  35232         CyBUS_CLK:R       
Trigger3(0)_PAD  36766         CyBUS_CLK:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_IR_IntClock
*********************************************
Clock: ADC_IR_IntClock
Frequency: 32.14 MHz | Target: 1.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 802217p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27607
-------------------------------------   ----- 
End-of-path arrival time (ps)           27607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell29  10854  27607  802217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 68.60 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \MotorControl:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \MotorControl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49985423p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14077
-------------------------------------   ----- 
End-of-path arrival time (ps)           14077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  49985423  RISE       1
\MotorControl:PWMUDB:status_2\/main_1          macrocell8      2786   5076  49985423  RISE       1
\MotorControl:PWMUDB:status_2\/q               macrocell8      3350   8426  49985423  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/status_2  statusicell1    5652  14077  49985423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 141.53 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_669/main_1
Capture Clock  : Net_669/clock_0
Path slack     : 9999992934p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/q  macrocell90   1250   1250  9999992934  RISE       1
Net_669/main_1                         macrocell91   2306   3556  9999992934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_669/clock_0                                            macrocell91         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 118.43 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13/q
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33223p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4934
-------------------------------------   ---- 
End-of-path arrival time (ps)           4934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13/q                                  macrocell79   1250   1250  33223  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell80   3684   4934  33223  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:Sync:genblk1[0]:INST\/out
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33459p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4698
-------------------------------------   ---- 
End-of-path arrival time (ps)           4698
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:Sync:genblk1[0]:INST\/out         synccell      1020   1020  33459  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell80   3678   4698  33459  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_IR_IntClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_13/main_0
Capture Clock  : Net_13/clock_0
Path slack     : 34308p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#20 vs. ADC_IR_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell80   1250   1250  34308  RISE       1
Net_13/main_0                        macrocell79   2598   3848  34308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1


5.3::Critical Path Report for (ADC_IR_IntClock:R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13/q
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33223p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4934
-------------------------------------   ---- 
End-of-path arrival time (ps)           4934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13/q                                  macrocell79   1250   1250  33223  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell80   3684   4934  33223  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1


5.4::Critical Path Report for (ADC_IR_IntClock:R vs. ADC_IR_IntClock:R)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 802217p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27607
-------------------------------------   ----- 
End-of-path arrival time (ps)           27607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell29  10854  27607  802217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \MotorControl:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \MotorControl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49985423p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14077
-------------------------------------   ----- 
End-of-path arrival time (ps)           14077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  49985423  RISE       1
\MotorControl:PWMUDB:status_2\/main_1          macrocell8      2786   5076  49985423  RISE       1
\MotorControl:PWMUDB:status_2\/q               macrocell8      3350   8426  49985423  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/status_2  statusicell1    5652  14077  49985423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1


5.6::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_669/main_1
Capture Clock  : Net_669/clock_0
Path slack     : 9999992934p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/q  macrocell90   1250   1250  9999992934  RISE       1
Net_669/main_1                         macrocell91   2306   3556  9999992934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_669/clock_0                                            macrocell91         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13/q
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33223p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4934
-------------------------------------   ---- 
End-of-path arrival time (ps)           4934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13/q                                  macrocell79   1250   1250  33223  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell80   3684   4934  33223  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:Sync:genblk1[0]:INST\/out
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33459p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4698
-------------------------------------   ---- 
End-of-path arrival time (ps)           4698
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:Sync:genblk1[0]:INST\/out         synccell      1020   1020  33459  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell80   3678   4698  33459  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_13/main_0
Capture Clock  : Net_13/clock_0
Path slack     : 34308p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#20 vs. ADC_IR_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell80   1250   1250  34308  RISE       1
Net_13/main_0                        macrocell79   2598   3848  34308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_IR:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_IR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34308p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#20 vs. ADC_IR_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell80   1250   1250  34308  RISE       1
\ADC_IR:bSAR_SEQ:nrq_reg\/main_0     macrocell81   2598   3848  34308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:nrq_reg\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell80   1250   1250  34314  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell80   2593   3843  34314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 802217p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27607
-------------------------------------   ----- 
End-of-path arrival time (ps)           27607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell29  10854  27607  802217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 802217p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27607
-------------------------------------   ----- 
End-of-path arrival time (ps)           27607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell41  10854  27607  802217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 802217p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27607
-------------------------------------   ----- 
End-of-path arrival time (ps)           27607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell55  10854  27607  802217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 802217p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27607
-------------------------------------   ----- 
End-of-path arrival time (ps)           27607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell64  10854  27607  802217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 802778p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27045
-------------------------------------   ----- 
End-of-path arrival time (ps)           27045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell33  10293  27045  802778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 802778p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27045
-------------------------------------   ----- 
End-of-path arrival time (ps)           27045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell46  10293  27045  802778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 802778p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27045
-------------------------------------   ----- 
End-of-path arrival time (ps)           27045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell58  10293  27045  802778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 803223p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26600
-------------------------------------   ----- 
End-of-path arrival time (ps)           26600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell32   9848  26600  803223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 803223p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26600
-------------------------------------   ----- 
End-of-path arrival time (ps)           26600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell45   9848  26600  803223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 803223p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26600
-------------------------------------   ----- 
End-of-path arrival time (ps)           26600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell60   9848  26600  803223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 803225p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26598
-------------------------------------   ----- 
End-of-path arrival time (ps)           26598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell25   9846  26598  803225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 803225p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26598
-------------------------------------   ----- 
End-of-path arrival time (ps)           26598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell54   9846  26598  803225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 803225p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26598
-------------------------------------   ----- 
End-of-path arrival time (ps)           26598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell66   9846  26598  803225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 803225p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26598
-------------------------------------   ----- 
End-of-path arrival time (ps)           26598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell77   9846  26598  803225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 803968p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25856
-------------------------------------   ----- 
End-of-path arrival time (ps)           25856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell15   9103  25856  803968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 803968p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25856
-------------------------------------   ----- 
End-of-path arrival time (ps)           25856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell16   9103  25856  803968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 803968p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25856
-------------------------------------   ----- 
End-of-path arrival time (ps)           25856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell18   9103  25856  803968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 803968p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25856
-------------------------------------   ----- 
End-of-path arrival time (ps)           25856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell22   9103  25856  803968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 804261p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25563
-------------------------------------   ----- 
End-of-path arrival time (ps)           25563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell24   8810  25563  804261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 804261p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25563
-------------------------------------   ----- 
End-of-path arrival time (ps)           25563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell50   8810  25563  804261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 804261p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25563
-------------------------------------   ----- 
End-of-path arrival time (ps)           25563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell71   8810  25563  804261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 804267p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25556
-------------------------------------   ----- 
End-of-path arrival time (ps)           25556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell53   8804  25556  804267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 804267p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25556
-------------------------------------   ----- 
End-of-path arrival time (ps)           25556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell62   8804  25556  804267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 804369p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25454
-------------------------------------   ----- 
End-of-path arrival time (ps)           25454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell44   8702  25454  804369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 804369p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25454
-------------------------------------   ----- 
End-of-path arrival time (ps)           25454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell51   8702  25454  804369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 804369p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25454
-------------------------------------   ----- 
End-of-path arrival time (ps)           25454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell65   8702  25454  804369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 804396p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25428
-------------------------------------   ----- 
End-of-path arrival time (ps)           25428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell36   8675  25428  804396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 804396p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25428
-------------------------------------   ----- 
End-of-path arrival time (ps)           25428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell76   8675  25428  804396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 804529p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25295
-------------------------------------   ----- 
End-of-path arrival time (ps)           25295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell47   8542  25295  804529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 804529p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25295
-------------------------------------   ----- 
End-of-path arrival time (ps)           25295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell59   8542  25295  804529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 804529p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25295
-------------------------------------   ----- 
End-of-path arrival time (ps)           25295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell72   8542  25295  804529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 804974p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24849
-------------------------------------   ----- 
End-of-path arrival time (ps)           24849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell17   8097  24849  804974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 804974p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24849
-------------------------------------   ----- 
End-of-path arrival time (ps)           24849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell19   8097  24849  804974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 804974p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24849
-------------------------------------   ----- 
End-of-path arrival time (ps)           24849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell20   8097  24849  804974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 804974p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24849
-------------------------------------   ----- 
End-of-path arrival time (ps)           24849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell21   8097  24849  804974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 804976p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24847
-------------------------------------   ----- 
End-of-path arrival time (ps)           24847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell28   8095  24847  804976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 804976p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24847
-------------------------------------   ----- 
End-of-path arrival time (ps)           24847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell43   8095  24847  804976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 804976p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24847
-------------------------------------   ----- 
End-of-path arrival time (ps)           24847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell69   8095  24847  804976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 804976p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24847
-------------------------------------   ----- 
End-of-path arrival time (ps)           24847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell74   8095  24847  804976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 805715p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24108
-------------------------------------   ----- 
End-of-path arrival time (ps)           24108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell38   7356  24108  805715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 806736p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23087
-------------------------------------   ----- 
End-of-path arrival time (ps)           23087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell30   6335  23087  806736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 806736p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23087
-------------------------------------   ----- 
End-of-path arrival time (ps)           23087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell34   6335  23087  806736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 806736p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23087
-------------------------------------   ----- 
End-of-path arrival time (ps)           23087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell52   6335  23087  806736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 806736p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23087
-------------------------------------   ----- 
End-of-path arrival time (ps)           23087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell73   6335  23087  806736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 808365p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21459
-------------------------------------   ----- 
End-of-path arrival time (ps)           21459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell40   4706  21459  808365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 808365p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21459
-------------------------------------   ----- 
End-of-path arrival time (ps)           21459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell61   4706  21459  808365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 808365p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21459
-------------------------------------   ----- 
End-of-path arrival time (ps)           21459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell68   4706  21459  808365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 808417p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21406
-------------------------------------   ----- 
End-of-path arrival time (ps)           21406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell39   4653  21406  808417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 809048p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20775
-------------------------------------   ----- 
End-of-path arrival time (ps)           20775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell23   4023  20775  809048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 809048p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20775
-------------------------------------   ----- 
End-of-path arrival time (ps)           20775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell27   4023  20775  809048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 809048p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20775
-------------------------------------   ----- 
End-of-path arrival time (ps)           20775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell49   4023  20775  809048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 809056p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20768
-------------------------------------   ----- 
End-of-path arrival time (ps)           20768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell57   4015  20768  809056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 809057p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20766
-------------------------------------   ----- 
End-of-path arrival time (ps)           20766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell37   4014  20766  809057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 809057p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20766
-------------------------------------   ----- 
End-of-path arrival time (ps)           20766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell63   4014  20766  809057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 809057p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20766
-------------------------------------   ----- 
End-of-path arrival time (ps)           20766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell75   4014  20766  809057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 809400p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20423
-------------------------------------   ----- 
End-of-path arrival time (ps)           20423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell35   3671  20423  809400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 809400p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20423
-------------------------------------   ----- 
End-of-path arrival time (ps)           20423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell42   3671  20423  809400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 809400p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20423
-------------------------------------   ----- 
End-of-path arrival time (ps)           20423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell67   3671  20423  809400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 810279p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19545
-------------------------------------   ----- 
End-of-path arrival time (ps)           19545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell26   2792  19545  810279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 810279p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19545
-------------------------------------   ----- 
End-of-path arrival time (ps)           19545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell48   2792  19545  810279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 810279p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19545
-------------------------------------   ----- 
End-of-path arrival time (ps)           19545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell78   2792  19545  810279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 810287p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19536
-------------------------------------   ----- 
End-of-path arrival time (ps)           19536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell31   2784  19536  810287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 810287p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19536
-------------------------------------   ----- 
End-of-path arrival time (ps)           19536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell56   2784  19536  810287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 810287p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19536
-------------------------------------   ----- 
End-of-path arrival time (ps)           19536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q              macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    6505   7755  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11105  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2298  13402  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16752  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell70   2784  19536  810287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 812300p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17523
-------------------------------------   ----- 
End-of-path arrival time (ps)           17523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell32  16273  17523  812300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 812300p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17523
-------------------------------------   ----- 
End-of-path arrival time (ps)           17523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell45  16273  17523  812300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 812300p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17523
-------------------------------------   ----- 
End-of-path arrival time (ps)           17523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell60  16273  17523  812300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 812318p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17505
-------------------------------------   ----- 
End-of-path arrival time (ps)           17505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell33  16255  17505  812318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 812318p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17505
-------------------------------------   ----- 
End-of-path arrival time (ps)           17505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell46  16255  17505  812318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 812318p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17505
-------------------------------------   ----- 
End-of-path arrival time (ps)           17505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell58  16255  17505  812318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 812995p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16829
-------------------------------------   ----- 
End-of-path arrival time (ps)           16829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell29  15579  16829  812995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 812995p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16829
-------------------------------------   ----- 
End-of-path arrival time (ps)           16829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell41  15579  16829  812995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 812995p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16829
-------------------------------------   ----- 
End-of-path arrival time (ps)           16829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell55  15579  16829  812995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 812995p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16829
-------------------------------------   ----- 
End-of-path arrival time (ps)           16829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell64  15579  16829  812995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 813601p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16222
-------------------------------------   ----- 
End-of-path arrival time (ps)           16222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell25  14972  16222  813601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 813601p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16222
-------------------------------------   ----- 
End-of-path arrival time (ps)           16222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell54  14972  16222  813601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 813601p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16222
-------------------------------------   ----- 
End-of-path arrival time (ps)           16222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell66  14972  16222  813601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 813601p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16222
-------------------------------------   ----- 
End-of-path arrival time (ps)           16222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell77  14972  16222  813601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 813947p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15876
-------------------------------------   ----- 
End-of-path arrival time (ps)           15876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell33  14626  15876  813947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 813947p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15876
-------------------------------------   ----- 
End-of-path arrival time (ps)           15876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell46  14626  15876  813947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 813947p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15876
-------------------------------------   ----- 
End-of-path arrival time (ps)           15876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell58  14626  15876  813947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 814063p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15760
-------------------------------------   ----- 
End-of-path arrival time (ps)           15760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell17  14510  15760  814063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 814063p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15760
-------------------------------------   ----- 
End-of-path arrival time (ps)           15760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell19  14510  15760  814063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 814063p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15760
-------------------------------------   ----- 
End-of-path arrival time (ps)           15760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell20  14510  15760  814063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 814063p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15760
-------------------------------------   ----- 
End-of-path arrival time (ps)           15760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell21  14510  15760  814063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 814081p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15743
-------------------------------------   ----- 
End-of-path arrival time (ps)           15743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell47  14493  15743  814081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 814081p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15743
-------------------------------------   ----- 
End-of-path arrival time (ps)           15743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell59  14493  15743  814081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 814081p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15743
-------------------------------------   ----- 
End-of-path arrival time (ps)           15743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell72  14493  15743  814081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 814506p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15318
-------------------------------------   ----- 
End-of-path arrival time (ps)           15318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell32  14068  15318  814506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 814506p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15318
-------------------------------------   ----- 
End-of-path arrival time (ps)           15318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell45  14068  15318  814506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 814506p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15318
-------------------------------------   ----- 
End-of-path arrival time (ps)           15318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell60  14068  15318  814506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 814691p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15133
-------------------------------------   ----- 
End-of-path arrival time (ps)           15133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell36  13883  15133  814691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 814691p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15133
-------------------------------------   ----- 
End-of-path arrival time (ps)           15133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell76  13883  15133  814691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 814709p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15114
-------------------------------------   ----- 
End-of-path arrival time (ps)           15114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell44  13864  15114  814709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 814709p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15114
-------------------------------------   ----- 
End-of-path arrival time (ps)           15114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell51  13864  15114  814709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 814709p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15114
-------------------------------------   ----- 
End-of-path arrival time (ps)           15114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell65  13864  15114  814709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 814757p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15066
-------------------------------------   ----- 
End-of-path arrival time (ps)           15066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell15  13816  15066  814757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 814757p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15066
-------------------------------------   ----- 
End-of-path arrival time (ps)           15066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell16  13816  15066  814757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 814757p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15066
-------------------------------------   ----- 
End-of-path arrival time (ps)           15066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell18  13816  15066  814757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 814757p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15066
-------------------------------------   ----- 
End-of-path arrival time (ps)           15066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell22  13816  15066  814757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 814848p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14975
-------------------------------------   ----- 
End-of-path arrival time (ps)           14975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell53  13725  14975  814848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 814848p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14975
-------------------------------------   ----- 
End-of-path arrival time (ps)           14975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell62  13725  14975  814848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 814881p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14942
-------------------------------------   ----- 
End-of-path arrival time (ps)           14942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell24  13692  14942  814881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 814881p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14942
-------------------------------------   ----- 
End-of-path arrival time (ps)           14942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell50  13692  14942  814881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 814881p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14942
-------------------------------------   ----- 
End-of-path arrival time (ps)           14942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell71  13692  14942  814881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 814915p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14908
-------------------------------------   ----- 
End-of-path arrival time (ps)           14908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell29  13658  14908  814915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 814915p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14908
-------------------------------------   ----- 
End-of-path arrival time (ps)           14908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell41  13658  14908  814915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 814915p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14908
-------------------------------------   ----- 
End-of-path arrival time (ps)           14908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell55  13658  14908  814915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 814915p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14908
-------------------------------------   ----- 
End-of-path arrival time (ps)           14908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell64  13658  14908  814915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 814933p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14890
-------------------------------------   ----- 
End-of-path arrival time (ps)           14890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell25  13640  14890  814933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 814933p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14890
-------------------------------------   ----- 
End-of-path arrival time (ps)           14890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell54  13640  14890  814933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 814933p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14890
-------------------------------------   ----- 
End-of-path arrival time (ps)           14890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell66  13640  14890  814933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 814933p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14890
-------------------------------------   ----- 
End-of-path arrival time (ps)           14890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell77  13640  14890  814933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 815364p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14459
-------------------------------------   ----- 
End-of-path arrival time (ps)           14459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell28  13209  14459  815364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 815364p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14459
-------------------------------------   ----- 
End-of-path arrival time (ps)           14459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell43  13209  14459  815364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 815364p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14459
-------------------------------------   ----- 
End-of-path arrival time (ps)           14459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell69  13209  14459  815364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 815364p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14459
-------------------------------------   ----- 
End-of-path arrival time (ps)           14459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell74  13209  14459  815364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 815404p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14419
-------------------------------------   ----- 
End-of-path arrival time (ps)           14419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell53  13169  14419  815404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 815404p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14419
-------------------------------------   ----- 
End-of-path arrival time (ps)           14419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell62  13169  14419  815404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 815408p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14415
-------------------------------------   ----- 
End-of-path arrival time (ps)           14415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell36  13165  14415  815408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 815408p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14415
-------------------------------------   ----- 
End-of-path arrival time (ps)           14415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell76  13165  14415  815408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 815416p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14407
-------------------------------------   ----- 
End-of-path arrival time (ps)           14407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell24  13157  14407  815416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 815416p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14407
-------------------------------------   ----- 
End-of-path arrival time (ps)           14407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell50  13157  14407  815416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 815416p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14407
-------------------------------------   ----- 
End-of-path arrival time (ps)           14407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell71  13157  14407  815416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 815429p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14394
-------------------------------------   ----- 
End-of-path arrival time (ps)           14394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell44  13144  14394  815429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 815429p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14394
-------------------------------------   ----- 
End-of-path arrival time (ps)           14394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell51  13144  14394  815429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 815429p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14394
-------------------------------------   ----- 
End-of-path arrival time (ps)           14394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell65  13144  14394  815429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 815513p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14310
-------------------------------------   ----- 
End-of-path arrival time (ps)           14310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell30  13060  14310  815513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 815513p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14310
-------------------------------------   ----- 
End-of-path arrival time (ps)           14310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell34  13060  14310  815513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 815513p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14310
-------------------------------------   ----- 
End-of-path arrival time (ps)           14310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell52  13060  14310  815513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 815513p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14310
-------------------------------------   ----- 
End-of-path arrival time (ps)           14310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell73  13060  14310  815513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 815685p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14138
-------------------------------------   ----- 
End-of-path arrival time (ps)           14138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell47  12888  14138  815685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 815685p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14138
-------------------------------------   ----- 
End-of-path arrival time (ps)           14138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell59  12888  14138  815685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 815685p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14138
-------------------------------------   ----- 
End-of-path arrival time (ps)           14138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell72  12888  14138  815685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 816244p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13579
-------------------------------------   ----- 
End-of-path arrival time (ps)           13579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell17  12329  13579  816244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 816244p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13579
-------------------------------------   ----- 
End-of-path arrival time (ps)           13579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell19  12329  13579  816244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 816244p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13579
-------------------------------------   ----- 
End-of-path arrival time (ps)           13579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell20  12329  13579  816244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 816244p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13579
-------------------------------------   ----- 
End-of-path arrival time (ps)           13579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell21  12329  13579  816244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 816659p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13165
-------------------------------------   ----- 
End-of-path arrival time (ps)           13165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell15  11915  13165  816659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 816659p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13165
-------------------------------------   ----- 
End-of-path arrival time (ps)           13165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell16  11915  13165  816659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 816659p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13165
-------------------------------------   ----- 
End-of-path arrival time (ps)           13165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell18  11915  13165  816659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 816659p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13165
-------------------------------------   ----- 
End-of-path arrival time (ps)           13165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell22  11915  13165  816659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 816672p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13152
-------------------------------------   ----- 
End-of-path arrival time (ps)           13152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell28  11902  13152  816672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 816672p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13152
-------------------------------------   ----- 
End-of-path arrival time (ps)           13152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell43  11902  13152  816672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 816672p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13152
-------------------------------------   ----- 
End-of-path arrival time (ps)           13152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell69  11902  13152  816672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 816672p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13152
-------------------------------------   ----- 
End-of-path arrival time (ps)           13152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell74  11902  13152  816672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 817173p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12650
-------------------------------------   ----- 
End-of-path arrival time (ps)           12650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell38  11400  12650  817173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 817953p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11871
-------------------------------------   ----- 
End-of-path arrival time (ps)           11871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell40  10621  11871  817953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 817953p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11871
-------------------------------------   ----- 
End-of-path arrival time (ps)           11871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell61  10621  11871  817953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 817953p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11871
-------------------------------------   ----- 
End-of-path arrival time (ps)           11871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell68  10621  11871  817953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 817959p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11864
-------------------------------------   ----- 
End-of-path arrival time (ps)           11864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell29  10614  11864  817959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 817959p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11864
-------------------------------------   ----- 
End-of-path arrival time (ps)           11864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell41  10614  11864  817959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 817959p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11864
-------------------------------------   ----- 
End-of-path arrival time (ps)           11864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell55  10614  11864  817959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 817959p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11864
-------------------------------------   ----- 
End-of-path arrival time (ps)           11864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell64  10614  11864  817959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 817963p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11860
-------------------------------------   ----- 
End-of-path arrival time (ps)           11860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell33  10610  11860  817963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 817963p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11860
-------------------------------------   ----- 
End-of-path arrival time (ps)           11860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell46  10610  11860  817963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 817963p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11860
-------------------------------------   ----- 
End-of-path arrival time (ps)           11860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell58  10610  11860  817963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 817978p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11845
-------------------------------------   ----- 
End-of-path arrival time (ps)           11845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell32  10595  11845  817978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 817978p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11845
-------------------------------------   ----- 
End-of-path arrival time (ps)           11845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell45  10595  11845  817978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 817978p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11845
-------------------------------------   ----- 
End-of-path arrival time (ps)           11845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell60  10595  11845  817978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 817982p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11841
-------------------------------------   ----- 
End-of-path arrival time (ps)           11841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell25  10591  11841  817982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 817982p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11841
-------------------------------------   ----- 
End-of-path arrival time (ps)           11841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell54  10591  11841  817982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 817982p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11841
-------------------------------------   ----- 
End-of-path arrival time (ps)           11841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell66  10591  11841  817982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 817982p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11841
-------------------------------------   ----- 
End-of-path arrival time (ps)           11841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell77  10591  11841  817982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 818073p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11750
-------------------------------------   ----- 
End-of-path arrival time (ps)           11750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell40  10500  11750  818073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 818073p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11750
-------------------------------------   ----- 
End-of-path arrival time (ps)           11750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell61  10500  11750  818073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 818073p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11750
-------------------------------------   ----- 
End-of-path arrival time (ps)           11750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell68  10500  11750  818073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 818394p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11429
-------------------------------------   ----- 
End-of-path arrival time (ps)           11429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell38  10179  11429  818394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 818407p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11417
-------------------------------------   ----- 
End-of-path arrival time (ps)           11417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell30  10167  11417  818407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 818407p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11417
-------------------------------------   ----- 
End-of-path arrival time (ps)           11417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell34  10167  11417  818407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 818407p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11417
-------------------------------------   ----- 
End-of-path arrival time (ps)           11417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell52  10167  11417  818407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 818407p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11417
-------------------------------------   ----- 
End-of-path arrival time (ps)           11417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell73  10167  11417  818407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 818674p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11149
-------------------------------------   ----- 
End-of-path arrival time (ps)           11149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell44   9899  11149  818674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 818674p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11149
-------------------------------------   ----- 
End-of-path arrival time (ps)           11149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell51   9899  11149  818674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 818674p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11149
-------------------------------------   ----- 
End-of-path arrival time (ps)           11149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell65   9899  11149  818674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 818851p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10973
-------------------------------------   ----- 
End-of-path arrival time (ps)           10973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell33   9723  10973  818851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 818851p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10973
-------------------------------------   ----- 
End-of-path arrival time (ps)           10973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell46   9723  10973  818851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 818851p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10973
-------------------------------------   ----- 
End-of-path arrival time (ps)           10973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell58   9723  10973  818851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_IR:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_IR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 819158p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -4060
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10115
-------------------------------------   ----- 
End-of-path arrival time (ps)           10115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  819158  RISE       1
\ADC_IR:bSAR_SEQ:cnt_enable\/main_1      macrocell3     2662   3872  819158  RISE       1
\ADC_IR:bSAR_SEQ:cnt_enable\/q           macrocell3     3350   7222  819158  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/enable  count7cell     2893  10115  819158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 819227p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10597
-------------------------------------   ----- 
End-of-path arrival time (ps)           10597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell36   9347  10597  819227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 819227p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10597
-------------------------------------   ----- 
End-of-path arrival time (ps)           10597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell76   9347  10597  819227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 819366p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10457
-------------------------------------   ----- 
End-of-path arrival time (ps)           10457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell15   9207  10457  819366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 819366p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10457
-------------------------------------   ----- 
End-of-path arrival time (ps)           10457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell16   9207  10457  819366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 819366p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10457
-------------------------------------   ----- 
End-of-path arrival time (ps)           10457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell18   9207  10457  819366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 819366p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10457
-------------------------------------   ----- 
End-of-path arrival time (ps)           10457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell22   9207  10457  819366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 819370p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10454
-------------------------------------   ----- 
End-of-path arrival time (ps)           10454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell47   9204  10454  819370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 819370p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10454
-------------------------------------   ----- 
End-of-path arrival time (ps)           10454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell59   9204  10454  819370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 819370p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10454
-------------------------------------   ----- 
End-of-path arrival time (ps)           10454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell72   9204  10454  819370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 819384p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10439
-------------------------------------   ----- 
End-of-path arrival time (ps)           10439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell17   9189  10439  819384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 819384p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10439
-------------------------------------   ----- 
End-of-path arrival time (ps)           10439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell19   9189  10439  819384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 819384p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10439
-------------------------------------   ----- 
End-of-path arrival time (ps)           10439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell20   9189  10439  819384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 819384p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10439
-------------------------------------   ----- 
End-of-path arrival time (ps)           10439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell21   9189  10439  819384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 819389p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10435
-------------------------------------   ----- 
End-of-path arrival time (ps)           10435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell28   9185  10435  819389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 819389p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10435
-------------------------------------   ----- 
End-of-path arrival time (ps)           10435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell43   9185  10435  819389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 819389p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10435
-------------------------------------   ----- 
End-of-path arrival time (ps)           10435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell69   9185  10435  819389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 819389p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10435
-------------------------------------   ----- 
End-of-path arrival time (ps)           10435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell74   9185  10435  819389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 819425p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10398
-------------------------------------   ----- 
End-of-path arrival time (ps)           10398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell32   9148  10398  819425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 819425p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10398
-------------------------------------   ----- 
End-of-path arrival time (ps)           10398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell45   9148  10398  819425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 819425p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10398
-------------------------------------   ----- 
End-of-path arrival time (ps)           10398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell60   9148  10398  819425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 819472p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10351
-------------------------------------   ----- 
End-of-path arrival time (ps)           10351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell39   9101  10351  819472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 819490p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10333
-------------------------------------   ----- 
End-of-path arrival time (ps)           10333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell39   9083  10333  819490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 819616p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10207
-------------------------------------   ----- 
End-of-path arrival time (ps)           10207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell57   8957  10207  819616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 819640p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10184
-------------------------------------   ----- 
End-of-path arrival time (ps)           10184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell53   8934  10184  819640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 819640p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10184
-------------------------------------   ----- 
End-of-path arrival time (ps)           10184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell62   8934  10184  819640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 819689p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10134
-------------------------------------   ----- 
End-of-path arrival time (ps)           10134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell24   8884  10134  819689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 819689p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10134
-------------------------------------   ----- 
End-of-path arrival time (ps)           10134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell50   8884  10134  819689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 819689p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10134
-------------------------------------   ----- 
End-of-path arrival time (ps)           10134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell71   8884  10134  819689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 819815p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10008
-------------------------------------   ----- 
End-of-path arrival time (ps)           10008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell29   8758  10008  819815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 819815p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10008
-------------------------------------   ----- 
End-of-path arrival time (ps)           10008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell41   8758  10008  819815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 819815p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10008
-------------------------------------   ----- 
End-of-path arrival time (ps)           10008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell55   8758  10008  819815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 819815p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10008
-------------------------------------   ----- 
End-of-path arrival time (ps)           10008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell64   8758  10008  819815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 819833p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9991
-------------------------------------   ---- 
End-of-path arrival time (ps)           9991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell25   8741   9991  819833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 819833p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9991
-------------------------------------   ---- 
End-of-path arrival time (ps)           9991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell54   8741   9991  819833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 819833p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9991
-------------------------------------   ---- 
End-of-path arrival time (ps)           9991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell66   8741   9991  819833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 819833p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9991
-------------------------------------   ---- 
End-of-path arrival time (ps)           9991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell77   8741   9991  819833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 819922p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9901
-------------------------------------   ---- 
End-of-path arrival time (ps)           9901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell24   8651   9901  819922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 819922p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9901
-------------------------------------   ---- 
End-of-path arrival time (ps)           9901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell50   8651   9901  819922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 819922p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9901
-------------------------------------   ---- 
End-of-path arrival time (ps)           9901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell71   8651   9901  819922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 819934p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9889
-------------------------------------   ---- 
End-of-path arrival time (ps)           9889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell36   8639   9889  819934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 819934p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9889
-------------------------------------   ---- 
End-of-path arrival time (ps)           9889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell76   8639   9889  819934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 820071p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9752
-------------------------------------   ---- 
End-of-path arrival time (ps)           9752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell53   8502   9752  820071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 820071p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9752
-------------------------------------   ---- 
End-of-path arrival time (ps)           9752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell62   8502   9752  820071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 820099p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9725
-------------------------------------   ---- 
End-of-path arrival time (ps)           9725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell44   8475   9725  820099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 820099p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9725
-------------------------------------   ---- 
End-of-path arrival time (ps)           9725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell51   8475   9725  820099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 820099p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9725
-------------------------------------   ---- 
End-of-path arrival time (ps)           9725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell65   8475   9725  820099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 820150p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9673
-------------------------------------   ---- 
End-of-path arrival time (ps)           9673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell35   8423   9673  820150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 820150p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9673
-------------------------------------   ---- 
End-of-path arrival time (ps)           9673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell42   8423   9673  820150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 820150p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9673
-------------------------------------   ---- 
End-of-path arrival time (ps)           9673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell67   8423   9673  820150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 820195p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9628
-------------------------------------   ---- 
End-of-path arrival time (ps)           9628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell29   8378   9628  820195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 820195p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9628
-------------------------------------   ---- 
End-of-path arrival time (ps)           9628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell41   8378   9628  820195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 820195p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9628
-------------------------------------   ---- 
End-of-path arrival time (ps)           9628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell55   8378   9628  820195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 820195p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9628
-------------------------------------   ---- 
End-of-path arrival time (ps)           9628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell64   8378   9628  820195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 820198p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9625
-------------------------------------   ---- 
End-of-path arrival time (ps)           9625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell33   8375   9625  820198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 820198p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9625
-------------------------------------   ---- 
End-of-path arrival time (ps)           9625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell46   8375   9625  820198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 820198p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9625
-------------------------------------   ---- 
End-of-path arrival time (ps)           9625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell58   8375   9625  820198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 820224p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9600
-------------------------------------   ---- 
End-of-path arrival time (ps)           9600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell32   8350   9600  820224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 820224p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9600
-------------------------------------   ---- 
End-of-path arrival time (ps)           9600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell45   8350   9600  820224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 820224p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9600
-------------------------------------   ---- 
End-of-path arrival time (ps)           9600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell60   8350   9600  820224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 820227p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9596
-------------------------------------   ---- 
End-of-path arrival time (ps)           9596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell25   8346   9596  820227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 820227p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9596
-------------------------------------   ---- 
End-of-path arrival time (ps)           9596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell54   8346   9596  820227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 820227p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9596
-------------------------------------   ---- 
End-of-path arrival time (ps)           9596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell66   8346   9596  820227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 820227p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9596
-------------------------------------   ---- 
End-of-path arrival time (ps)           9596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell77   8346   9596  820227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 820399p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9425
-------------------------------------   ---- 
End-of-path arrival time (ps)           9425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell24   8175   9425  820399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 820399p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9425
-------------------------------------   ---- 
End-of-path arrival time (ps)           9425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell50   8175   9425  820399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 820399p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9425
-------------------------------------   ---- 
End-of-path arrival time (ps)           9425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell71   8175   9425  820399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 820399p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9424
-------------------------------------   ---- 
End-of-path arrival time (ps)           9424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell44   8174   9424  820399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 820399p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9424
-------------------------------------   ---- 
End-of-path arrival time (ps)           9424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell51   8174   9424  820399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 820399p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9424
-------------------------------------   ---- 
End-of-path arrival time (ps)           9424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell65   8174   9424  820399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 820414p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9409
-------------------------------------   ---- 
End-of-path arrival time (ps)           9409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell36   8159   9409  820414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 820414p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9409
-------------------------------------   ---- 
End-of-path arrival time (ps)           9409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell76   8159   9409  820414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 820414p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9409
-------------------------------------   ---- 
End-of-path arrival time (ps)           9409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell53   8159   9409  820414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 820414p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9409
-------------------------------------   ---- 
End-of-path arrival time (ps)           9409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell62   8159   9409  820414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 820528p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9295
-------------------------------------   ---- 
End-of-path arrival time (ps)           9295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell29   8045   9295  820528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 820528p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9295
-------------------------------------   ---- 
End-of-path arrival time (ps)           9295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell41   8045   9295  820528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 820528p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9295
-------------------------------------   ---- 
End-of-path arrival time (ps)           9295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell55   8045   9295  820528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 820528p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9295
-------------------------------------   ---- 
End-of-path arrival time (ps)           9295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell64   8045   9295  820528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 820532p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9291
-------------------------------------   ---- 
End-of-path arrival time (ps)           9291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell33   8041   9291  820532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 820532p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9291
-------------------------------------   ---- 
End-of-path arrival time (ps)           9291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell46   8041   9291  820532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 820532p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9291
-------------------------------------   ---- 
End-of-path arrival time (ps)           9291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell58   8041   9291  820532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 820550p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9273
-------------------------------------   ---- 
End-of-path arrival time (ps)           9273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell23   8023   9273  820550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 820550p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9273
-------------------------------------   ---- 
End-of-path arrival time (ps)           9273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell27   8023   9273  820550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 820550p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9273
-------------------------------------   ---- 
End-of-path arrival time (ps)           9273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell49   8023   9273  820550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 820551p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9272
-------------------------------------   ---- 
End-of-path arrival time (ps)           9272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell44   8022   9272  820551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 820551p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9272
-------------------------------------   ---- 
End-of-path arrival time (ps)           9272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell51   8022   9272  820551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 820551p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9272
-------------------------------------   ---- 
End-of-path arrival time (ps)           9272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell65   8022   9272  820551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 820551p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9272
-------------------------------------   ---- 
End-of-path arrival time (ps)           9272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell24   8022   9272  820551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 820551p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9272
-------------------------------------   ---- 
End-of-path arrival time (ps)           9272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell50   8022   9272  820551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 820551p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9272
-------------------------------------   ---- 
End-of-path arrival time (ps)           9272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell71   8022   9272  820551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 820561p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9262
-------------------------------------   ---- 
End-of-path arrival time (ps)           9262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell32   8012   9262  820561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 820561p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9262
-------------------------------------   ---- 
End-of-path arrival time (ps)           9262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell45   8012   9262  820561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 820561p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9262
-------------------------------------   ---- 
End-of-path arrival time (ps)           9262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell60   8012   9262  820561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 820566p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9257
-------------------------------------   ---- 
End-of-path arrival time (ps)           9257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell25   8007   9257  820566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 820566p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9257
-------------------------------------   ---- 
End-of-path arrival time (ps)           9257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell54   8007   9257  820566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 820566p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9257
-------------------------------------   ---- 
End-of-path arrival time (ps)           9257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell66   8007   9257  820566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 820566p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9257
-------------------------------------   ---- 
End-of-path arrival time (ps)           9257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell77   8007   9257  820566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 820569p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9254
-------------------------------------   ---- 
End-of-path arrival time (ps)           9254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell53   8004   9254  820569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 820569p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9254
-------------------------------------   ---- 
End-of-path arrival time (ps)           9254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell62   8004   9254  820569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 820586p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9237
-------------------------------------   ---- 
End-of-path arrival time (ps)           9237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell47   7987   9237  820586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 820586p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9237
-------------------------------------   ---- 
End-of-path arrival time (ps)           9237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell59   7987   9237  820586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 820586p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9237
-------------------------------------   ---- 
End-of-path arrival time (ps)           9237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell72   7987   9237  820586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 820597p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9226
-------------------------------------   ---- 
End-of-path arrival time (ps)           9226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell37   7976   9226  820597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 820597p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9226
-------------------------------------   ---- 
End-of-path arrival time (ps)           9226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell63   7976   9226  820597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 820597p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9226
-------------------------------------   ---- 
End-of-path arrival time (ps)           9226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell75   7976   9226  820597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 820705p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9119
-------------------------------------   ---- 
End-of-path arrival time (ps)           9119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell35   7869   9119  820705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 820705p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9119
-------------------------------------   ---- 
End-of-path arrival time (ps)           9119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell42   7869   9119  820705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 820705p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9119
-------------------------------------   ---- 
End-of-path arrival time (ps)           9119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell67   7869   9119  820705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 820706p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9117
-------------------------------------   ---- 
End-of-path arrival time (ps)           9117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell23   7867   9117  820706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 820706p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9117
-------------------------------------   ---- 
End-of-path arrival time (ps)           9117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell27   7867   9117  820706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 820706p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9117
-------------------------------------   ---- 
End-of-path arrival time (ps)           9117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell49   7867   9117  820706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 820723p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9101
-------------------------------------   ---- 
End-of-path arrival time (ps)           9101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell37   7851   9101  820723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 820723p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9101
-------------------------------------   ---- 
End-of-path arrival time (ps)           9101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell63   7851   9101  820723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 820723p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9101
-------------------------------------   ---- 
End-of-path arrival time (ps)           9101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell75   7851   9101  820723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 820724p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9099
-------------------------------------   ---- 
End-of-path arrival time (ps)           9099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell57   7849   9099  820724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 820773p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9051
-------------------------------------   ---- 
End-of-path arrival time (ps)           9051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell38   7801   9051  820773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 820786p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9038
-------------------------------------   ---- 
End-of-path arrival time (ps)           9038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell30   7788   9038  820786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 820786p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9038
-------------------------------------   ---- 
End-of-path arrival time (ps)           9038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell34   7788   9038  820786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 820786p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9038
-------------------------------------   ---- 
End-of-path arrival time (ps)           9038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell52   7788   9038  820786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 820786p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9038
-------------------------------------   ---- 
End-of-path arrival time (ps)           9038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell73   7788   9038  820786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 820877p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8946
-------------------------------------   ---- 
End-of-path arrival time (ps)           8946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell36   7696   8946  820877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 820877p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8946
-------------------------------------   ---- 
End-of-path arrival time (ps)           8946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell76   7696   8946  820877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 820959p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8864
-------------------------------------   ---- 
End-of-path arrival time (ps)           8864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell31   7614   8864  820959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 820959p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8864
-------------------------------------   ---- 
End-of-path arrival time (ps)           8864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell56   7614   8864  820959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 820959p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8864
-------------------------------------   ---- 
End-of-path arrival time (ps)           8864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell70   7614   8864  820959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 821160p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8663
-------------------------------------   ---- 
End-of-path arrival time (ps)           8663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell17   7413   8663  821160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 821160p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8663
-------------------------------------   ---- 
End-of-path arrival time (ps)           8663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell19   7413   8663  821160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 821160p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8663
-------------------------------------   ---- 
End-of-path arrival time (ps)           8663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell20   7413   8663  821160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 821160p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8663
-------------------------------------   ---- 
End-of-path arrival time (ps)           8663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell21   7413   8663  821160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 821406p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8417
-------------------------------------   ---- 
End-of-path arrival time (ps)           8417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell37   7167   8417  821406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 821406p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8417
-------------------------------------   ---- 
End-of-path arrival time (ps)           8417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell63   7167   8417  821406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 821406p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8417
-------------------------------------   ---- 
End-of-path arrival time (ps)           8417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell75   7167   8417  821406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 821490p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8333
-------------------------------------   ---- 
End-of-path arrival time (ps)           8333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell26   7083   8333  821490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 821490p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8333
-------------------------------------   ---- 
End-of-path arrival time (ps)           8333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell48   7083   8333  821490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 821490p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8333
-------------------------------------   ---- 
End-of-path arrival time (ps)           8333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell78   7083   8333  821490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 821495p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8328
-------------------------------------   ---- 
End-of-path arrival time (ps)           8328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell31   7078   8328  821495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 821495p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8328
-------------------------------------   ---- 
End-of-path arrival time (ps)           8328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell56   7078   8328  821495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 821495p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8328
-------------------------------------   ---- 
End-of-path arrival time (ps)           8328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell70   7078   8328  821495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 821550p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8273
-------------------------------------   ---- 
End-of-path arrival time (ps)           8273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell15   7023   8273  821550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 821550p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8273
-------------------------------------   ---- 
End-of-path arrival time (ps)           8273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell16   7023   8273  821550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 821550p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8273
-------------------------------------   ---- 
End-of-path arrival time (ps)           8273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell18   7023   8273  821550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 821550p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8273
-------------------------------------   ---- 
End-of-path arrival time (ps)           8273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell22   7023   8273  821550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 821568p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8256
-------------------------------------   ---- 
End-of-path arrival time (ps)           8256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell28   7006   8256  821568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 821568p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8256
-------------------------------------   ---- 
End-of-path arrival time (ps)           8256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell43   7006   8256  821568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 821568p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8256
-------------------------------------   ---- 
End-of-path arrival time (ps)           8256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell69   7006   8256  821568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 821568p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8256
-------------------------------------   ---- 
End-of-path arrival time (ps)           8256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell74   7006   8256  821568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 821604p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8220
-------------------------------------   ---- 
End-of-path arrival time (ps)           8220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell15   6970   8220  821604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 821604p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8220
-------------------------------------   ---- 
End-of-path arrival time (ps)           8220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell16   6970   8220  821604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 821604p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8220
-------------------------------------   ---- 
End-of-path arrival time (ps)           8220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell18   6970   8220  821604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 821604p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8220
-------------------------------------   ---- 
End-of-path arrival time (ps)           8220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell22   6970   8220  821604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 821607p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8216
-------------------------------------   ---- 
End-of-path arrival time (ps)           8216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell47   6966   8216  821607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 821607p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8216
-------------------------------------   ---- 
End-of-path arrival time (ps)           8216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell59   6966   8216  821607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 821607p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8216
-------------------------------------   ---- 
End-of-path arrival time (ps)           8216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell72   6966   8216  821607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 821632p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8191
-------------------------------------   ---- 
End-of-path arrival time (ps)           8191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell17   6941   8191  821632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 821632p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8191
-------------------------------------   ---- 
End-of-path arrival time (ps)           8191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell19   6941   8191  821632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 821632p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8191
-------------------------------------   ---- 
End-of-path arrival time (ps)           8191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell20   6941   8191  821632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 821632p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8191
-------------------------------------   ---- 
End-of-path arrival time (ps)           8191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell21   6941   8191  821632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 821636p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8187
-------------------------------------   ---- 
End-of-path arrival time (ps)           8187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell28   6937   8187  821636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 821636p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8187
-------------------------------------   ---- 
End-of-path arrival time (ps)           8187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell43   6937   8187  821636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 821636p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8187
-------------------------------------   ---- 
End-of-path arrival time (ps)           8187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell69   6937   8187  821636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 821636p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8187
-------------------------------------   ---- 
End-of-path arrival time (ps)           8187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell74   6937   8187  821636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 821678p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8145
-------------------------------------   ---- 
End-of-path arrival time (ps)           8145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell35   6895   8145  821678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 821678p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8145
-------------------------------------   ---- 
End-of-path arrival time (ps)           8145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell42   6895   8145  821678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 821678p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8145
-------------------------------------   ---- 
End-of-path arrival time (ps)           8145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell67   6895   8145  821678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 821683p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8141
-------------------------------------   ---- 
End-of-path arrival time (ps)           8141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell23   6891   8141  821683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 821683p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8141
-------------------------------------   ---- 
End-of-path arrival time (ps)           8141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell27   6891   8141  821683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 821683p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8141
-------------------------------------   ---- 
End-of-path arrival time (ps)           8141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell49   6891   8141  821683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 821690p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8133
-------------------------------------   ---- 
End-of-path arrival time (ps)           8133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell37   6883   8133  821690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 821690p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8133
-------------------------------------   ---- 
End-of-path arrival time (ps)           8133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell63   6883   8133  821690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 821690p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8133
-------------------------------------   ---- 
End-of-path arrival time (ps)           8133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell75   6883   8133  821690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 821852p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7972
-------------------------------------   ---- 
End-of-path arrival time (ps)           7972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell40   6722   7972  821852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 821852p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7972
-------------------------------------   ---- 
End-of-path arrival time (ps)           7972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell61   6722   7972  821852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 821852p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7972
-------------------------------------   ---- 
End-of-path arrival time (ps)           7972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell68   6722   7972  821852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 821867p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7956
-------------------------------------   ---- 
End-of-path arrival time (ps)           7956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell39   6706   7956  821867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 821932p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7891
-------------------------------------   ---- 
End-of-path arrival time (ps)           7891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell35   6641   7891  821932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 821932p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7891
-------------------------------------   ---- 
End-of-path arrival time (ps)           7891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell42   6641   7891  821932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 821932p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7891
-------------------------------------   ---- 
End-of-path arrival time (ps)           7891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell67   6641   7891  821932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 821937p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7887
-------------------------------------   ---- 
End-of-path arrival time (ps)           7887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell15   6637   7887  821937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 821937p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7887
-------------------------------------   ---- 
End-of-path arrival time (ps)           7887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell16   6637   7887  821937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 821937p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7887
-------------------------------------   ---- 
End-of-path arrival time (ps)           7887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell18   6637   7887  821937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 821937p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7887
-------------------------------------   ---- 
End-of-path arrival time (ps)           7887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell22   6637   7887  821937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 821941p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7882
-------------------------------------   ---- 
End-of-path arrival time (ps)           7882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell47   6632   7882  821941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 821941p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7882
-------------------------------------   ---- 
End-of-path arrival time (ps)           7882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell59   6632   7882  821941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 821941p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7882
-------------------------------------   ---- 
End-of-path arrival time (ps)           7882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell72   6632   7882  821941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 821970p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7853
-------------------------------------   ---- 
End-of-path arrival time (ps)           7853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell17   6603   7853  821970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 821970p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7853
-------------------------------------   ---- 
End-of-path arrival time (ps)           7853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell19   6603   7853  821970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 821970p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7853
-------------------------------------   ---- 
End-of-path arrival time (ps)           7853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell20   6603   7853  821970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 821970p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7853
-------------------------------------   ---- 
End-of-path arrival time (ps)           7853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell21   6603   7853  821970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 821975p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7848
-------------------------------------   ---- 
End-of-path arrival time (ps)           7848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell28   6598   7848  821975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 821975p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7848
-------------------------------------   ---- 
End-of-path arrival time (ps)           7848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell43   6598   7848  821975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 821975p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7848
-------------------------------------   ---- 
End-of-path arrival time (ps)           7848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell69   6598   7848  821975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 821975p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7848
-------------------------------------   ---- 
End-of-path arrival time (ps)           7848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell74   6598   7848  821975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 821982p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7841
-------------------------------------   ---- 
End-of-path arrival time (ps)           7841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell31   6591   7841  821982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 821982p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7841
-------------------------------------   ---- 
End-of-path arrival time (ps)           7841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell56   6591   7841  821982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 821982p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7841
-------------------------------------   ---- 
End-of-path arrival time (ps)           7841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell70   6591   7841  821982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 822046p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7777
-------------------------------------   ---- 
End-of-path arrival time (ps)           7777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell57   6527   7777  822046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 822266p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7558
-------------------------------------   ---- 
End-of-path arrival time (ps)           7558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell37   6308   7558  822266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 822266p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7558
-------------------------------------   ---- 
End-of-path arrival time (ps)           7558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell63   6308   7558  822266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 822266p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7558
-------------------------------------   ---- 
End-of-path arrival time (ps)           7558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell75   6308   7558  822266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 822267p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7556
-------------------------------------   ---- 
End-of-path arrival time (ps)           7556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell57   6306   7556  822267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 822318p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7505
-------------------------------------   ---- 
End-of-path arrival time (ps)           7505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell26   6255   7505  822318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 822318p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7505
-------------------------------------   ---- 
End-of-path arrival time (ps)           7505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell48   6255   7505  822318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 822318p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7505
-------------------------------------   ---- 
End-of-path arrival time (ps)           7505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell78   6255   7505  822318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 822330p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7494
-------------------------------------   ---- 
End-of-path arrival time (ps)           7494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell23   6244   7494  822330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 822330p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7494
-------------------------------------   ---- 
End-of-path arrival time (ps)           7494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell27   6244   7494  822330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 822330p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7494
-------------------------------------   ---- 
End-of-path arrival time (ps)           7494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell49   6244   7494  822330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 822333p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7491
-------------------------------------   ---- 
End-of-path arrival time (ps)           7491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell31   6241   7491  822333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 822333p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7491
-------------------------------------   ---- 
End-of-path arrival time (ps)           7491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell56   6241   7491  822333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 822333p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7491
-------------------------------------   ---- 
End-of-path arrival time (ps)           7491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell70   6241   7491  822333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 822336p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7488
-------------------------------------   ---- 
End-of-path arrival time (ps)           7488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell26   6238   7488  822336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 822336p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7488
-------------------------------------   ---- 
End-of-path arrival time (ps)           7488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell48   6238   7488  822336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 822336p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7488
-------------------------------------   ---- 
End-of-path arrival time (ps)           7488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell78   6238   7488  822336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 822416p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7408
-------------------------------------   ---- 
End-of-path arrival time (ps)           7408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell35   6158   7408  822416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 822416p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7408
-------------------------------------   ---- 
End-of-path arrival time (ps)           7408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell42   6158   7408  822416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 822416p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7408
-------------------------------------   ---- 
End-of-path arrival time (ps)           7408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell67   6158   7408  822416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 822885p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6938
-------------------------------------   ---- 
End-of-path arrival time (ps)           6938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  804896  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell9    4998   6938  822885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 822924p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6899
-------------------------------------   ---- 
End-of-path arrival time (ps)           6899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell26   5649   6899  822924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 822924p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6899
-------------------------------------   ---- 
End-of-path arrival time (ps)           6899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell48   5649   6899  822924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 822924p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6899
-------------------------------------   ---- 
End-of-path arrival time (ps)           6899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell78   5649   6899  822924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 822936p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6887
-------------------------------------   ---- 
End-of-path arrival time (ps)           6887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell26   5637   6887  822936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 822936p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6887
-------------------------------------   ---- 
End-of-path arrival time (ps)           6887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell48   5637   6887  822936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 822936p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6887
-------------------------------------   ---- 
End-of-path arrival time (ps)           6887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell78   5637   6887  822936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 822938p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6885
-------------------------------------   ---- 
End-of-path arrival time (ps)           6885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell31   5635   6885  822938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 822938p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6885
-------------------------------------   ---- 
End-of-path arrival time (ps)           6885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell56   5635   6885  822938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 822938p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6885
-------------------------------------   ---- 
End-of-path arrival time (ps)           6885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell70   5635   6885  822938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 823012p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6811
-------------------------------------   ---- 
End-of-path arrival time (ps)           6811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell38   5561   6811  823012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 823033p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6791
-------------------------------------   ---- 
End-of-path arrival time (ps)           6791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell30   5541   6791  823033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 823033p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6791
-------------------------------------   ---- 
End-of-path arrival time (ps)           6791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell34   5541   6791  823033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 823033p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6791
-------------------------------------   ---- 
End-of-path arrival time (ps)           6791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell52   5541   6791  823033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 823033p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6791
-------------------------------------   ---- 
End-of-path arrival time (ps)           6791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell73   5541   6791  823033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 823142p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell23   5432   6682  823142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 823142p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell27   5432   6682  823142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 823142p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell49   5432   6682  823142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 823144p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6680
-------------------------------------   ---- 
End-of-path arrival time (ps)           6680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell35   5430   6680  823144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 823144p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6680
-------------------------------------   ---- 
End-of-path arrival time (ps)           6680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell42   5430   6680  823144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 823144p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6680
-------------------------------------   ---- 
End-of-path arrival time (ps)           6680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell67   5430   6680  823144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 823163p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell37   5410   6660  823163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 823163p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell63   5410   6660  823163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 823163p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell75   5410   6660  823163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 823284p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6539
-------------------------------------   ---- 
End-of-path arrival time (ps)           6539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell26   5289   6539  823284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 823284p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6539
-------------------------------------   ---- 
End-of-path arrival time (ps)           6539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell48   5289   6539  823284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 823284p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6539
-------------------------------------   ---- 
End-of-path arrival time (ps)           6539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell78   5289   6539  823284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 823285p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6538
-------------------------------------   ---- 
End-of-path arrival time (ps)           6538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell38   5288   6538  823285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 823304p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell30   5269   6519  823304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 823304p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell34   5269   6519  823304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 823304p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell52   5269   6519  823304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 823304p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell73   5269   6519  823304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 823345p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6478
-------------------------------------   ---- 
End-of-path arrival time (ps)           6478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell38   5228   6478  823345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_IR:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_IR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 823362p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -5360
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 827973

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  819158  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/load  count7cell     3401   4611  823362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 823369p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6454
-------------------------------------   ---- 
End-of-path arrival time (ps)           6454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell30   5204   6454  823369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 823369p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6454
-------------------------------------   ---- 
End-of-path arrival time (ps)           6454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell34   5204   6454  823369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 823369p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6454
-------------------------------------   ---- 
End-of-path arrival time (ps)           6454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell52   5204   6454  823369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 823369p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6454
-------------------------------------   ---- 
End-of-path arrival time (ps)           6454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell73   5204   6454  823369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 823390p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6434
-------------------------------------   ---- 
End-of-path arrival time (ps)           6434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  802348  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell57   5184   6434  823390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 823473p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell31   5101   6351  823473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 823473p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell56   5101   6351  823473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 823473p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell70   5101   6351  823473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 824024p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5799
-------------------------------------   ---- 
End-of-path arrival time (ps)           5799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell23   4549   5799  824024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 824024p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5799
-------------------------------------   ---- 
End-of-path arrival time (ps)           5799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell27   4549   5799  824024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 824024p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5799
-------------------------------------   ---- 
End-of-path arrival time (ps)           5799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  802217  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell49   4549   5799  824024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 824161p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5662
-------------------------------------   ---- 
End-of-path arrival time (ps)           5662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell40   4412   5662  824161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 824161p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5662
-------------------------------------   ---- 
End-of-path arrival time (ps)           5662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell61   4412   5662  824161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 824161p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5662
-------------------------------------   ---- 
End-of-path arrival time (ps)           5662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell68   4412   5662  824161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 824197p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  803073  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell39   4377   5627  824197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 824382p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  805408  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell12   3501   5441  824382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 824385p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  805395  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell10   3499   5439  824385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 824408p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5415
-------------------------------------   ---- 
End-of-path arrival time (ps)           5415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell40   4165   5415  824408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 824408p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5415
-------------------------------------   ---- 
End-of-path arrival time (ps)           5415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell61   4165   5415  824408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 824408p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5415
-------------------------------------   ---- 
End-of-path arrival time (ps)           5415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell68   4165   5415  824408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 824409p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5415
-------------------------------------   ---- 
End-of-path arrival time (ps)           5415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  805410  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell11   3475   5415  824409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 824435p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  802684  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell39   4138   5388  824435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 824496p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5328
-------------------------------------   ---- 
End-of-path arrival time (ps)           5328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell40   4078   5328  824496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 824496p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5328
-------------------------------------   ---- 
End-of-path arrival time (ps)           5328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell61   4078   5328  824496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 824496p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5328
-------------------------------------   ---- 
End-of-path arrival time (ps)           5328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell68   4078   5328  824496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 824529p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5295
-------------------------------------   ---- 
End-of-path arrival time (ps)           5295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  802454  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell39   4045   5295  824529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 824684p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  805711  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell13   3200   5140  824684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 824707p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  805724  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell14   3176   5116  824707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:nrq_reg\/q
Path End       : Net_13/main_1
Capture Clock  : Net_13/clock_0
Path slack     : 826286p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:nrq_reg\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:nrq_reg\/q  macrocell81   1250   1250  826286  RISE       1
Net_13/main_1                macrocell79   2287   3537  826286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 826326p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  804114  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell57   2247   3497  826326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_IR:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_IR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 826524p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 831233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4709
-------------------------------------   ---- 
End-of-path arrival time (ps)           4709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  826524  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     3499   4709  826524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_13/clk_en
Capture Clock  : Net_13/clock_0
Path slack     : 827421p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 831233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3812
-------------------------------------   ---- 
End-of-path arrival time (ps)           3812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  826524  RISE       1
Net_13/clk_en                        macrocell79    2602   3812  827421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_IR:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_IR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 827421p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 831233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3812
-------------------------------------   ---- 
End-of-path arrival time (ps)           3812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  826524  RISE       1
\ADC_IR:bSAR_SEQ:nrq_reg\/clk_en     macrocell81    2602   3812  827421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:nrq_reg\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_IR:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_IR:bSAR_SEQ:EOCSts\/clock
Path slack     : 827422p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 831233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3811
-------------------------------------   ---- 
End-of-path arrival time (ps)           3811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  826524  RISE       1
\ADC_IR:bSAR_SEQ:EOCSts\/clk_en      statuscell1    2601   3811  827422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13/q
Path End       : \ADC_IR:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_IR:bSAR_SEQ:EOCSts\/clock
Path slack     : 827883p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 832833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
Net_13/q                           macrocell79   1250   1250  827883  RISE       1
\ADC_IR:bSAR_SEQ:EOCSts\/status_0  statuscell1   3700   4950  827883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \MotorControl:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \MotorControl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49985423p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14077
-------------------------------------   ----- 
End-of-path arrival time (ps)           14077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  49985423  RISE       1
\MotorControl:PWMUDB:status_2\/main_1          macrocell8      2786   5076  49985423  RISE       1
\MotorControl:PWMUDB:status_2\/q               macrocell8      3350   8426  49985423  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/status_2  statusicell1    5652  14077  49985423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \MotorControl:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 49988855p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5085
-------------------------------------   ---- 
End-of-path arrival time (ps)           5085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  49985423  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2795   5085  49988855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:runmode_enable\/q
Path End       : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \MotorControl:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 49989799p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:runmode_enable\/clock_0               macrocell82         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:runmode_enable\/q        macrocell82     1250   1250  49986373  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2891   4141  49989799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \MotorControl:PWMUDB:status_0\/main_1
Capture Clock  : \MotorControl:PWMUDB:status_0\/clock_0
Path slack     : 49991367p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5123
-------------------------------------   ---- 
End-of-path arrival time (ps)           5123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  49991367  RISE       1
\MotorControl:PWMUDB:status_0\/main_1        macrocell85     2613   5123  49991367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_0\/clock_0                     macrocell85         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \MotorControl:PWMUDB:prevCompare1\/main_0
Capture Clock  : \MotorControl:PWMUDB:prevCompare1\/clock_0
Path slack     : 49991378p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5112
-------------------------------------   ---- 
End-of-path arrival time (ps)           5112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  49991367  RISE       1
\MotorControl:PWMUDB:prevCompare1\/main_0    macrocell83     2602   5112  49991378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:prevCompare1\/clock_0                 macrocell83         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_691/main_1
Capture Clock  : Net_691/clock_0
Path slack     : 49991378p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5112
-------------------------------------   ---- 
End-of-path arrival time (ps)           5112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  49991367  RISE       1
Net_691/main_1                               macrocell87     2602   5112  49991378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_691/clock_0                                            macrocell87         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:runmode_enable\/q
Path End       : Net_691/main_0
Capture Clock  : Net_691/clock_0
Path slack     : 49992353p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4137
-------------------------------------   ---- 
End-of-path arrival time (ps)           4137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:runmode_enable\/clock_0               macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:runmode_enable\/q  macrocell82   1250   1250  49986373  RISE       1
Net_691/main_0                          macrocell87   2887   4137  49992353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_691/clock_0                                            macrocell87         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:runmode_enable\/q
Path End       : Net_690/main_0
Capture Clock  : Net_690/clock_0
Path slack     : 49992353p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4137
-------------------------------------   ---- 
End-of-path arrival time (ps)           4137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:runmode_enable\/clock_0               macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:runmode_enable\/q  macrocell82   1250   1250  49986373  RISE       1
Net_690/main_0                          macrocell88   2887   4137  49992353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_690/clock_0                                            macrocell88         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:prevCompare2\/q
Path End       : \MotorControl:PWMUDB:status_1\/main_0
Capture Clock  : \MotorControl:PWMUDB:status_1\/clock_0
Path slack     : 49992936p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:prevCompare2\/clock_0                 macrocell84         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:prevCompare2\/q   macrocell84   1250   1250  49992936  RISE       1
\MotorControl:PWMUDB:status_1\/main_0  macrocell86   2304   3554  49992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_1\/clock_0                     macrocell86         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \MotorControl:PWMUDB:runmode_enable\/main_0
Capture Clock  : \MotorControl:PWMUDB:runmode_enable\/clock_0
Path slack     : 49992940p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk1:ctrlreg\/clock                controlcell4        0      0  RISE       1

Data path
pin name                                         model name    delay     AT     slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  49992940  RISE       1
\MotorControl:PWMUDB:runmode_enable\/main_0      macrocell82    2340   3550  49992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:runmode_enable\/clock_0               macrocell82         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:prevCompare1\/q
Path End       : \MotorControl:PWMUDB:status_0\/main_0
Capture Clock  : \MotorControl:PWMUDB:status_0\/clock_0
Path slack     : 49992947p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:prevCompare1\/clock_0                 macrocell83         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:prevCompare1\/q   macrocell83   1250   1250  49992947  RISE       1
\MotorControl:PWMUDB:status_0\/main_0  macrocell85   2293   3543  49992947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_0\/clock_0                     macrocell85         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:status_0\/q
Path End       : \MotorControl:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \MotorControl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49995936p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_0\/clock_0                     macrocell85         0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:status_0\/q               macrocell85    1250   1250  49995936  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2314   3564  49995936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:status_1\/q
Path End       : \MotorControl:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \MotorControl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49995937p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_1\/clock_0                     macrocell86         0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:status_1\/q               macrocell86    1250   1250  49995937  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2313   3563  49995937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_669/main_1
Capture Clock  : Net_669/clock_0
Path slack     : 9999992934p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/q  macrocell90   1250   1250  9999992934  RISE       1
Net_669/main_1                         macrocell91   2306   3556  9999992934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_669/clock_0                                            macrocell91         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999992945p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q       macrocell89   1250   1250  9999992945  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0  macrocell90   2295   3545  9999992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell90         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_669/main_0
Capture Clock  : Net_669/clock_0
Path slack     : 9999992945p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q  macrocell89   1250   1250  9999992945  RISE       1
Net_669/main_0                         macrocell91   2295   3545  9999992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_669/clock_0                                            macrocell91         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

