Hi, I am Arjan Regeer. I have a degree in Electrical Engineering. My specialization is in Digital Logic and Computer Architecture. I am interested in the following topics:

- High Performance Computing and Supercomputers
- Threshold Logic
- VHDL and SystemVerilog
- Android
- Embedded systems programming
- AI, HTM (see numenta.org) and neuroscience
- RISC-V

My projects on github are:
- Writing a VHDL interpreter in RPython

<!---
arjan-regeer/arjan-regeer is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
