

================================================================
== Vitis HLS Report for 'backward_fcc'
================================================================
* Date:           Thu Dec  9 03:02:14 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        backward_fcc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_16_1   |        ?|        ?|        19|          1|          1|      ?|       yes|
        |- VITIS_LOOP_23_3   |        2|        ?|     2 ~ ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_24_4  |        6|        ?|         7|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_30_5   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19
  * Pipeline-1: initiation interval (II) = 1, depth = 7
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 65
* Pipeline : 3
  Pipeline-0 : II = 1, D = 19, States = { 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
  Pipeline-1 : II = 1, D = 7, States = { 39 40 41 42 43 44 45 }
  Pipeline-2 : II = 1, D = 3, States = { 58 59 60 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 29 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 10 
29 --> 65 30 
30 --> 51 31 50 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 46 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 39 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 30 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 61 59 
59 --> 60 
60 --> 58 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.07>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%ydim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydim" [backward_fcc/backprop.cpp:1]   --->   Operation 66 'read' 'ydim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (1.00ns)   --->   "%xdim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdim" [backward_fcc/backprop.cpp:1]   --->   Operation 67 'read' 'xdim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 68 [1/1] (1.00ns)   --->   "%dw_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dw" [backward_fcc/backprop.cpp:1]   --->   Operation 68 'read' 'dw_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 69 [1/1] (1.00ns)   --->   "%db_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %db" [backward_fcc/backprop.cpp:1]   --->   Operation 69 'read' 'db_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 70 [1/1] (1.00ns)   --->   "%dy_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dy" [backward_fcc/backprop.cpp:1]   --->   Operation 70 'read' 'dy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%dx_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dx" [backward_fcc/backprop.cpp:1]   --->   Operation 71 'read' 'dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (1.00ns)   --->   "%w_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %w" [backward_fcc/backprop.cpp:1]   --->   Operation 72 'read' 'w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 73 [1/1] (1.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x" [backward_fcc/backprop.cpp:1]   --->   Operation 73 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 74 [1/1] (2.55ns)   --->   "%add_ln16 = add i32 %ydim_read, i32 4294967295" [backward_fcc/backprop.cpp:16]   --->   Operation 74 'add' 'add_ln16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add_ln16, i2 0" [backward_fcc/backprop.cpp:16]   --->   Operation 75 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_cast1 = sext i34 %tmp" [backward_fcc/backprop.cpp:16]   --->   Operation 76 'sext' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (3.52ns)   --->   "%empty = add i64 %p_cast1, i64 %dy_read" [backward_fcc/backprop.cpp:16]   --->   Operation 77 'add' 'empty' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty, i32 2, i32 63" [backward_fcc/backprop.cpp:18]   --->   Operation 78 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i62 %trunc_ln" [backward_fcc/backprop.cpp:18]   --->   Operation 79 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln18" [backward_fcc/backprop.cpp:18]   --->   Operation 80 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 81 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 81 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 82 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 82 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 83 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 83 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 84 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 84 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 85 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 85 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 86 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 86 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 87 [2/2] (6.91ns)   --->   "%mul_le = mul i32 %add_ln16, i32 %xdim_read" [backward_fcc/backprop.cpp:16]   --->   Operation 87 'mul' 'mul_le' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 88 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_19"   --->   Operation 89 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_4, i32 0, i32 0, void @empty_11, i32 0, i32 100, void @empty_14, void @empty_10, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_18, void @empty, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_1, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %w, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_18, void @empty_2, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %w, void @empty_1, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_18, void @empty_3, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_1, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_18, void @empty_20, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_1, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dx, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_18, void @empty_21, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dx, void @empty_1, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dy, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_18, void @empty_5, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dy, void @empty_1, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %db, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_18, void @empty_6, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %db, void @empty_1, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dw, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_18, void @empty_7, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dw, void @empty_1, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdim"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_18, void @empty_13, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_1, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydim"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_18, void @empty_15, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_1, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_18, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (2.47ns)   --->   "%icmp_ln16 = icmp_sgt  i32 %xdim_read, i32 0" [backward_fcc/backprop.cpp:16]   --->   Operation 115 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (2.47ns)   --->   "%cmp114 = icmp_sgt  i32 %ydim_read, i32 0" [backward_fcc/backprop.cpp:1]   --->   Operation 116 'icmp' 'cmp114' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/2] (6.91ns)   --->   "%mul_le = mul i32 %add_ln16, i32 %xdim_read" [backward_fcc/backprop.cpp:16]   --->   Operation 117 'mul' 'mul_le' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i32 %mul_le" [backward_fcc/backprop.cpp:16]   --->   Operation 118 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [backward_fcc/backprop.cpp:18]   --->   Operation 119 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i32 %gmem_addr_read" [backward_fcc/backprop.cpp:18]   --->   Operation 120 'bitcast' 'bitcast_ln18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (1.58ns)   --->   "%br_ln16 = br void" [backward_fcc/backprop.cpp:16]   --->   Operation 121 'br' 'br_ln16' <Predicate = true> <Delay = 1.58>

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%i = phi i32 %add_ln16_1, void %._crit_edge18, i32 0, void %.lr.ph22" [backward_fcc/backprop.cpp:18]   --->   Operation 122 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (2.55ns)   --->   "%add_ln16_1 = add i32 %i, i32 1" [backward_fcc/backprop.cpp:16]   --->   Operation 123 'add' 'add_ln16_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 124 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (2.47ns)   --->   "%icmp_ln16_1 = icmp_eq  i32 %i, i32 %xdim_read" [backward_fcc/backprop.cpp:16]   --->   Operation 125 'icmp' 'icmp_ln16_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16_1, void %.split10, void %._crit_edge23.loopexit" [backward_fcc/backprop.cpp:16]   --->   Operation 126 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%i_cast = zext i32 %i" [backward_fcc/backprop.cpp:18]   --->   Operation 127 'zext' 'i_cast' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [backward_fcc/backprop.cpp:16]   --->   Operation 128 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %i, i2 0" [backward_fcc/backprop.cpp:18]   --->   Operation 129 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%p_cast2 = zext i34 %tmp_1" [backward_fcc/backprop.cpp:18]   --->   Operation 130 'zext' 'p_cast2' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (3.52ns)   --->   "%empty_26 = add i64 %p_cast2, i64 %dx_read" [backward_fcc/backprop.cpp:18]   --->   Operation 131 'add' 'empty_26' <Predicate = (!icmp_ln16_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %cmp114, void %._crit_edge18, void %._crit_edge18.loopexit" [backward_fcc/backprop.cpp:17]   --->   Operation 132 'br' 'br_ln17' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (2.55ns)   --->   "%add_ln18 = add i34 %i_cast, i34 %sext_ln16" [backward_fcc/backprop.cpp:18]   --->   Operation 133 'add' 'add_ln18' <Predicate = (!icmp_ln16_1 & cmp114)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i34.i2, i34 %add_ln18, i2 0" [backward_fcc/backprop.cpp:18]   --->   Operation 134 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln16_1 & cmp114)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i36 %tmp_2" [backward_fcc/backprop.cpp:18]   --->   Operation 135 'sext' 'sext_ln18_1' <Predicate = (!icmp_ln16_1 & cmp114)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (3.52ns)   --->   "%add_ln18_1 = add i64 %sext_ln18_1, i64 %w_read" [backward_fcc/backprop.cpp:18]   --->   Operation 136 'add' 'add_ln18_1' <Predicate = (!icmp_ln16_1 & cmp114)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln18_1, i32 2, i32 63" [backward_fcc/backprop.cpp:18]   --->   Operation 137 'partselect' 'trunc_ln18_1' <Predicate = (!icmp_ln16_1 & cmp114)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln18_2 = sext i62 %trunc_ln18_1" [backward_fcc/backprop.cpp:18]   --->   Operation 138 'sext' 'sext_ln18_2' <Predicate = (!icmp_ln16_1 & cmp114)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln18_2" [backward_fcc/backprop.cpp:18]   --->   Operation 139 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln16_1 & cmp114)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln18_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_26, i32 2, i32 63" [backward_fcc/backprop.cpp:18]   --->   Operation 140 'partselect' 'trunc_ln18_2' <Predicate = (!icmp_ln16_1 & cmp114)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln18_3 = sext i62 %trunc_ln18_2" [backward_fcc/backprop.cpp:18]   --->   Operation 141 'sext' 'sext_ln18_3' <Predicate = (!icmp_ln16_1 & cmp114)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln18_3" [backward_fcc/backprop.cpp:18]   --->   Operation 142 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln16_1 & cmp114)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 143 'br' 'br_ln0' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 144 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 144 'readreq' 'gmem_load_1_req' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 145 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 145 'readreq' 'gmem_load_1_req' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 146 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 146 'readreq' 'gmem_load_1_req' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 147 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 147 'readreq' 'gmem_load_1_req' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 148 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 148 'readreq' 'gmem_load_1_req' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 149 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 149 'readreq' 'gmem_load_1_req' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 150 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 150 'readreq' 'gmem_load_1_req' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 151 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [backward_fcc/backprop.cpp:18]   --->   Operation 151 'read' 'gmem_addr_2_read' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 5.70>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%bitcast_ln18_1 = bitcast i32 %gmem_addr_2_read" [backward_fcc/backprop.cpp:18]   --->   Operation 152 'bitcast' 'bitcast_ln18_1' <Predicate = (cmp114)> <Delay = 0.00>
ST_19 : Operation 153 [4/4] (5.70ns)   --->   "%mul4_le = fmul i32 %bitcast_ln18, i32 %bitcast_ln18_1" [backward_fcc/backprop.cpp:18]   --->   Operation 153 'fmul' 'mul4_le' <Predicate = (cmp114)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 154 [3/4] (5.70ns)   --->   "%mul4_le = fmul i32 %bitcast_ln18, i32 %bitcast_ln18_1" [backward_fcc/backprop.cpp:18]   --->   Operation 154 'fmul' 'mul4_le' <Predicate = (cmp114)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.70>
ST_21 : Operation 155 [2/4] (5.70ns)   --->   "%mul4_le = fmul i32 %bitcast_ln18, i32 %bitcast_ln18_1" [backward_fcc/backprop.cpp:18]   --->   Operation 155 'fmul' 'mul4_le' <Predicate = (cmp114)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 156 [1/4] (5.70ns)   --->   "%mul4_le = fmul i32 %bitcast_ln18, i32 %bitcast_ln18_1" [backward_fcc/backprop.cpp:18]   --->   Operation 156 'fmul' 'mul4_le' <Predicate = (cmp114)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 157 [1/1] (7.30ns)   --->   "%gmem_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 157 'writereq' 'gmem_addr_3_req' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%bitcast_ln18_2 = bitcast i32 %mul4_le" [backward_fcc/backprop.cpp:18]   --->   Operation 158 'bitcast' 'bitcast_ln18_2' <Predicate = (cmp114)> <Delay = 0.00>
ST_23 : Operation 159 [1/1] (7.30ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_3, i32 %bitcast_ln18_2, i4 15" [backward_fcc/backprop.cpp:18]   --->   Operation 159 'write' 'write_ln18' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 160 [5/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_3" [backward_fcc/backprop.cpp:18]   --->   Operation 160 'writeresp' 'gmem_addr_3_resp' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 161 [4/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_3" [backward_fcc/backprop.cpp:18]   --->   Operation 161 'writeresp' 'gmem_addr_3_resp' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 162 [3/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_3" [backward_fcc/backprop.cpp:18]   --->   Operation 162 'writeresp' 'gmem_addr_3_resp' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 163 [2/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_3" [backward_fcc/backprop.cpp:18]   --->   Operation 163 'writeresp' 'gmem_addr_3_resp' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 164 [1/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_3" [backward_fcc/backprop.cpp:18]   --->   Operation 164 'writeresp' 'gmem_addr_3_resp' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln16 = br void %._crit_edge18" [backward_fcc/backprop.cpp:16]   --->   Operation 165 'br' 'br_ln16' <Predicate = (cmp114)> <Delay = 0.00>

State 29 <SV = 10> <Delay = 1.58>
ST_29 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %cmp114, void %._crit_edge, void %.lr.ph11" [backward_fcc/backprop.cpp:23]   --->   Operation 166 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i32 %ydim_read" [backward_fcc/backprop.cpp:24]   --->   Operation 167 'trunc' 'trunc_ln24' <Predicate = (cmp114)> <Delay = 0.00>
ST_29 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_read, i32 2, i32 63" [backward_fcc/backprop.cpp:24]   --->   Operation 168 'partselect' 'trunc_ln1' <Predicate = (cmp114)> <Delay = 0.00>
ST_29 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i62 %trunc_ln1" [backward_fcc/backprop.cpp:24]   --->   Operation 169 'sext' 'sext_ln24' <Predicate = (cmp114)> <Delay = 0.00>
ST_29 : Operation 170 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln24" [backward_fcc/backprop.cpp:24]   --->   Operation 170 'getelementptr' 'gmem_addr_1' <Predicate = (cmp114)> <Delay = 0.00>
ST_29 : Operation 171 [1/1] (0.00ns)   --->   "%xdim_cast = zext i32 %xdim_read" [backward_fcc/backprop.cpp:1]   --->   Operation 171 'zext' 'xdim_cast' <Predicate = (cmp114)> <Delay = 0.00>
ST_29 : Operation 172 [1/1] (1.58ns)   --->   "%br_ln23 = br void" [backward_fcc/backprop.cpp:23]   --->   Operation 172 'br' 'br_ln23' <Predicate = (cmp114)> <Delay = 1.58>

State 30 <SV = 11> <Delay = 3.52>
ST_30 : Operation 173 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln23, void %._crit_edge7, i31 0, void %.lr.ph11" [backward_fcc/backprop.cpp:23]   --->   Operation 173 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 174 [1/1] (0.00ns)   --->   "%phi_mul = phi i62 %add_ln23_1, void %._crit_edge7, i62 0, void %.lr.ph11" [backward_fcc/backprop.cpp:23]   --->   Operation 174 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 175 [1/1] (2.52ns)   --->   "%add_ln23 = add i31 %i_1, i31 1" [backward_fcc/backprop.cpp:23]   --->   Operation 175 'add' 'add_ln23' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 176 [1/1] (3.46ns)   --->   "%add_ln23_1 = add i62 %phi_mul, i62 %xdim_cast" [backward_fcc/backprop.cpp:23]   --->   Operation 176 'add' 'add_ln23_1' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 177 [1/1] (2.47ns)   --->   "%icmp_ln23 = icmp_eq  i31 %i_1, i31 %trunc_ln24" [backward_fcc/backprop.cpp:23]   --->   Operation 177 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 178 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 178 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %.split8, void %.lr.ph" [backward_fcc/backprop.cpp:23]   --->   Operation 179 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [backward_fcc/backprop.cpp:23]   --->   Operation 180 'specloopname' 'specloopname_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_30 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %phi_mul, i2 0" [backward_fcc/backprop.cpp:23]   --->   Operation 181 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_30 : Operation 182 [1/1] (3.52ns)   --->   "%empty_28 = add i64 %tmp_3, i64 %dw_read" [backward_fcc/backprop.cpp:23]   --->   Operation 182 'add' 'empty_28' <Predicate = (!icmp_ln23)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i31.i2, i31 %i_1, i2 0" [backward_fcc/backprop.cpp:23]   --->   Operation 183 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_30 : Operation 184 [1/1] (0.00ns)   --->   "%p_cast5 = zext i33 %tmp_4" [backward_fcc/backprop.cpp:23]   --->   Operation 184 'zext' 'p_cast5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_30 : Operation 185 [1/1] (3.52ns)   --->   "%empty_29 = add i64 %p_cast5, i64 %dy_read" [backward_fcc/backprop.cpp:23]   --->   Operation 185 'add' 'empty_29' <Predicate = (!icmp_ln23)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln16, void %._crit_edge7, void %.lr.ph6" [backward_fcc/backprop.cpp:24]   --->   Operation 186 'br' 'br_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_30 : Operation 187 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_29, i32 2, i32 63" [backward_fcc/backprop.cpp:23]   --->   Operation 187 'partselect' 'p_cast' <Predicate = (!icmp_ln23 & icmp_ln16)> <Delay = 0.00>
ST_30 : Operation 188 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast" [backward_fcc/backprop.cpp:23]   --->   Operation 188 'sext' 'p_cast_cast' <Predicate = (!icmp_ln23 & icmp_ln16)> <Delay = 0.00>
ST_30 : Operation 189 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %p_cast_cast" [backward_fcc/backprop.cpp:23]   --->   Operation 189 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln23 & icmp_ln16)> <Delay = 0.00>
ST_30 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_28, i32 2, i32 63" [backward_fcc/backprop.cpp:24]   --->   Operation 190 'partselect' 'trunc_ln24_1' <Predicate = (!icmp_ln23 & icmp_ln16)> <Delay = 0.00>
ST_30 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln24_1 = sext i62 %trunc_ln24_1" [backward_fcc/backprop.cpp:24]   --->   Operation 191 'sext' 'sext_ln24_1' <Predicate = (!icmp_ln23 & icmp_ln16)> <Delay = 0.00>
ST_30 : Operation 192 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln24_1" [backward_fcc/backprop.cpp:24]   --->   Operation 192 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln23 & icmp_ln16)> <Delay = 0.00>
ST_30 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %dy_read, i32 2, i32 63" [backward_fcc/backprop.cpp:30]   --->   Operation 193 'partselect' 'trunc_ln2' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_30 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i62 %trunc_ln2" [backward_fcc/backprop.cpp:30]   --->   Operation 194 'sext' 'sext_ln30' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_30 : Operation 195 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln30" [backward_fcc/backprop.cpp:30]   --->   Operation 195 'getelementptr' 'gmem_addr_4' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_30 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %db_read, i32 2, i32 63" [backward_fcc/backprop.cpp:30]   --->   Operation 196 'partselect' 'trunc_ln30_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_30 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i62 %trunc_ln30_1" [backward_fcc/backprop.cpp:30]   --->   Operation 197 'sext' 'sext_ln30_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_30 : Operation 198 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln30_1" [backward_fcc/backprop.cpp:30]   --->   Operation 198 'getelementptr' 'gmem_addr_5' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 31 <SV = 12> <Delay = 7.30>
ST_31 : Operation 199 [7/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [backward_fcc/backprop.cpp:23]   --->   Operation 199 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 200 [1/1] (7.30ns)   --->   "%empty_32 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_7, i32 %xdim_read" [backward_fcc/backprop.cpp:24]   --->   Operation 200 'writereq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 13> <Delay = 7.30>
ST_32 : Operation 201 [6/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [backward_fcc/backprop.cpp:23]   --->   Operation 201 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 202 [7/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [backward_fcc/backprop.cpp:24]   --->   Operation 202 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 14> <Delay = 7.30>
ST_33 : Operation 203 [5/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [backward_fcc/backprop.cpp:23]   --->   Operation 203 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 204 [6/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [backward_fcc/backprop.cpp:24]   --->   Operation 204 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 15> <Delay = 7.30>
ST_34 : Operation 205 [4/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [backward_fcc/backprop.cpp:23]   --->   Operation 205 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 206 [5/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [backward_fcc/backprop.cpp:24]   --->   Operation 206 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 16> <Delay = 7.30>
ST_35 : Operation 207 [3/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [backward_fcc/backprop.cpp:23]   --->   Operation 207 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 208 [4/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [backward_fcc/backprop.cpp:24]   --->   Operation 208 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 17> <Delay = 7.30>
ST_36 : Operation 209 [2/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [backward_fcc/backprop.cpp:23]   --->   Operation 209 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 210 [3/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [backward_fcc/backprop.cpp:24]   --->   Operation 210 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 18> <Delay = 7.30>
ST_37 : Operation 211 [1/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [backward_fcc/backprop.cpp:23]   --->   Operation 211 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 212 [2/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [backward_fcc/backprop.cpp:24]   --->   Operation 212 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 19> <Delay = 7.30>
ST_38 : Operation 213 [1/1] (7.30ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6" [backward_fcc/backprop.cpp:23]   --->   Operation 213 'read' 'gmem_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 214 [1/1] (0.00ns)   --->   "%empty_30 = bitcast i32 %gmem_addr_6_read" [backward_fcc/backprop.cpp:23]   --->   Operation 214 'bitcast' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 215 [1/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [backward_fcc/backprop.cpp:24]   --->   Operation 215 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 216 [1/1] (1.58ns)   --->   "%br_ln24 = br void" [backward_fcc/backprop.cpp:24]   --->   Operation 216 'br' 'br_ln24' <Predicate = true> <Delay = 1.58>

State 39 <SV = 20> <Delay = 2.52>
ST_39 : Operation 217 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln24, void %.split6, i31 0, void %.lr.ph6"   --->   Operation 217 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 218 [1/1] (2.52ns)   --->   "%add_ln24 = add i31 %j, i31 1"   --->   Operation 218 'add' 'add_ln24' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 219 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j"   --->   Operation 219 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 220 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 220 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 221 [1/1] (2.47ns)   --->   "%icmp_ln24 = icmp_eq  i32 %j_cast, i32 %xdim_read" [backward_fcc/backprop.cpp:24]   --->   Operation 221 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 222 [1/1] (0.00ns)   --->   "%empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 222 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %.split6, void %._crit_edge7.loopexit" [backward_fcc/backprop.cpp:24]   --->   Operation 223 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 40 <SV = 21> <Delay = 7.30>
ST_40 : Operation 224 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [backward_fcc/backprop.cpp:25]   --->   Operation 224 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln24)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 22> <Delay = 5.70>
ST_41 : Operation 225 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i32 %gmem_addr_1_read" [backward_fcc/backprop.cpp:25]   --->   Operation 225 'bitcast' 'bitcast_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_41 : Operation 226 [4/4] (5.70ns)   --->   "%mul = fmul i32 %empty_30, i32 %bitcast_ln25" [backward_fcc/backprop.cpp:25]   --->   Operation 226 'fmul' 'mul' <Predicate = (!icmp_ln24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 23> <Delay = 5.70>
ST_42 : Operation 227 [3/4] (5.70ns)   --->   "%mul = fmul i32 %empty_30, i32 %bitcast_ln25" [backward_fcc/backprop.cpp:25]   --->   Operation 227 'fmul' 'mul' <Predicate = (!icmp_ln24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 24> <Delay = 5.70>
ST_43 : Operation 228 [2/4] (5.70ns)   --->   "%mul = fmul i32 %empty_30, i32 %bitcast_ln25" [backward_fcc/backprop.cpp:25]   --->   Operation 228 'fmul' 'mul' <Predicate = (!icmp_ln24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 25> <Delay = 5.70>
ST_44 : Operation 229 [1/4] (5.70ns)   --->   "%mul = fmul i32 %empty_30, i32 %bitcast_ln25" [backward_fcc/backprop.cpp:25]   --->   Operation 229 'fmul' 'mul' <Predicate = (!icmp_ln24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 26> <Delay = 7.30>
ST_45 : Operation 230 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [backward_fcc/backprop.cpp:24]   --->   Operation 230 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_45 : Operation 231 [1/1] (0.00ns)   --->   "%bitcast_ln25_1 = bitcast i32 %mul" [backward_fcc/backprop.cpp:25]   --->   Operation 231 'bitcast' 'bitcast_ln25_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_45 : Operation 232 [1/1] (7.30ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_7, i32 %bitcast_ln25_1, i4 15" [backward_fcc/backprop.cpp:25]   --->   Operation 232 'write' 'write_ln25' <Predicate = (!icmp_ln24)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 233 'br' 'br_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 46 <SV = 21> <Delay = 7.30>
ST_46 : Operation 234 [5/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7" [backward_fcc/backprop.cpp:23]   --->   Operation 234 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 22> <Delay = 7.30>
ST_47 : Operation 235 [4/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7" [backward_fcc/backprop.cpp:23]   --->   Operation 235 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 23> <Delay = 7.30>
ST_48 : Operation 236 [3/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7" [backward_fcc/backprop.cpp:23]   --->   Operation 236 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 24> <Delay = 7.30>
ST_49 : Operation 237 [2/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7" [backward_fcc/backprop.cpp:23]   --->   Operation 237 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 25> <Delay = 7.30>
ST_50 : Operation 238 [1/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7" [backward_fcc/backprop.cpp:23]   --->   Operation 238 'writeresp' 'empty_34' <Predicate = (icmp_ln16)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln23 = br void %._crit_edge7" [backward_fcc/backprop.cpp:23]   --->   Operation 239 'br' 'br_ln23' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_50 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 240 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 51 <SV = 12> <Delay = 7.30>
ST_51 : Operation 241 [7/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydim_read" [backward_fcc/backprop.cpp:30]   --->   Operation 241 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 242 [1/1] (7.30ns)   --->   "%empty_36 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_5, i32 %ydim_read" [backward_fcc/backprop.cpp:30]   --->   Operation 242 'writereq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 13> <Delay = 7.30>
ST_52 : Operation 243 [6/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydim_read" [backward_fcc/backprop.cpp:30]   --->   Operation 243 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 14> <Delay = 7.30>
ST_53 : Operation 244 [5/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydim_read" [backward_fcc/backprop.cpp:30]   --->   Operation 244 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 15> <Delay = 7.30>
ST_54 : Operation 245 [4/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydim_read" [backward_fcc/backprop.cpp:30]   --->   Operation 245 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 16> <Delay = 7.30>
ST_55 : Operation 246 [3/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydim_read" [backward_fcc/backprop.cpp:30]   --->   Operation 246 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 17> <Delay = 7.30>
ST_56 : Operation 247 [2/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydim_read" [backward_fcc/backprop.cpp:30]   --->   Operation 247 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 18> <Delay = 7.30>
ST_57 : Operation 248 [1/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydim_read" [backward_fcc/backprop.cpp:30]   --->   Operation 248 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 249 [1/1] (1.58ns)   --->   "%br_ln30 = br void" [backward_fcc/backprop.cpp:30]   --->   Operation 249 'br' 'br_ln30' <Predicate = true> <Delay = 1.58>

State 58 <SV = 19> <Delay = 2.52>
ST_58 : Operation 250 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln30, void %.split, i31 0, void %.lr.ph" [backward_fcc/backprop.cpp:30]   --->   Operation 250 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 251 [1/1] (2.52ns)   --->   "%add_ln30 = add i31 %i_2, i31 1" [backward_fcc/backprop.cpp:30]   --->   Operation 251 'add' 'add_ln30' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 252 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 252 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 253 [1/1] (2.47ns)   --->   "%icmp_ln30 = icmp_eq  i31 %i_2, i31 %trunc_ln24" [backward_fcc/backprop.cpp:30]   --->   Operation 253 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 254 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 254 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %.split, void %._crit_edge.loopexit" [backward_fcc/backprop.cpp:30]   --->   Operation 255 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 59 <SV = 20> <Delay = 7.30>
ST_59 : Operation 256 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_4" [backward_fcc/backprop.cpp:31]   --->   Operation 256 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln30)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 21> <Delay = 7.30>
ST_60 : Operation 257 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [backward_fcc/backprop.cpp:30]   --->   Operation 257 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_60 : Operation 258 [1/1] (7.30ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_5, i32 %gmem_addr_4_read, i4 15" [backward_fcc/backprop.cpp:31]   --->   Operation 258 'write' 'write_ln31' <Predicate = (!icmp_ln30)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 259 'br' 'br_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 61 <SV = 20> <Delay = 7.30>
ST_61 : Operation 260 [5/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_5" [backward_fcc/backprop.cpp:33]   --->   Operation 260 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 21> <Delay = 7.30>
ST_62 : Operation 261 [4/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_5" [backward_fcc/backprop.cpp:33]   --->   Operation 261 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 22> <Delay = 7.30>
ST_63 : Operation 262 [3/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_5" [backward_fcc/backprop.cpp:33]   --->   Operation 262 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 23> <Delay = 7.30>
ST_64 : Operation 263 [2/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_5" [backward_fcc/backprop.cpp:33]   --->   Operation 263 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 24> <Delay = 7.30>
ST_65 : Operation 264 [1/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_5" [backward_fcc/backprop.cpp:33]   --->   Operation 264 'writeresp' 'empty_38' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln33 = br void %._crit_edge" [backward_fcc/backprop.cpp:33]   --->   Operation 265 'br' 'br_ln33' <Predicate = (cmp114)> <Delay = 0.00>
ST_65 : Operation 266 [1/1] (0.00ns)   --->   "%ret_ln33 = ret" [backward_fcc/backprop.cpp:33]   --->   Operation 266 'ret' 'ret_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ db]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dw]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xdim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ydim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ydim_read         (read             ) [ 001111111111111111111111111111111111111111111111111111111100000000]
xdim_read         (read             ) [ 001111111111111111111111111111111111111111111111111000000000000000]
dw_read           (read             ) [ 001111111111111111111111111111111111111111111111111000000000000000]
db_read           (read             ) [ 001111111111111111111111111111111111111111111111111000000000000000]
dy_read           (read             ) [ 001111111111111111111111111111111111111111111111111000000000000000]
dx_read           (read             ) [ 001111111111111111111111111110000000000000000000000000000000000000]
w_read            (read             ) [ 001111111111111111111111111110000000000000000000000000000000000000]
x_read            (read             ) [ 001111111111111111111111111111000000000000000000000000000000000000]
add_ln16          (add              ) [ 001111111100000000000000000000000000000000000000000000000000000000]
tmp               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_cast1           (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
empty             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln          (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln18         (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr         (getelementptr    ) [ 001111111100000000000000000000000000000000000000000000000000000000]
gmem_load_req     (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln16         (icmp             ) [ 000000000011111111111111111111111111111111111111111000000000000000]
cmp114            (icmp             ) [ 000000000011111111111111111111111111111111111111111111111111111111]
mul_le            (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln16         (sext             ) [ 000000000011111111111111111110000000000000000000000000000000000000]
gmem_addr_read    (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln18      (bitcast          ) [ 000000000011111111111111111110000000000000000000000000000000000000]
br_ln16           (br               ) [ 000000000111111111111111111110000000000000000000000000000000000000]
i                 (phi              ) [ 000000000011111111111111111110000000000000000000000000000000000000]
add_ln16_1        (add              ) [ 000000000111111111111111111110000000000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln16_1       (icmp             ) [ 000000000011111111111111111110000000000000000000000000000000000000]
br_ln16           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
i_cast            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln16 (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_1             (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_cast2           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
empty_26          (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln17           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln18          (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_2             (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln18_1       (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
add_ln18_1        (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln18_1      (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln18_2       (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2       (getelementptr    ) [ 000000000011111111100000000000000000000000000000000000000000000000]
trunc_ln18_2      (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln18_3       (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_3       (getelementptr    ) [ 000000000011111111111111111110000000000000000000000000000000000000]
br_ln0            (br               ) [ 000000000111111111111111111110000000000000000000000000000000000000]
gmem_load_1_req   (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2_read  (read             ) [ 000000000010000000010000000000000000000000000000000000000000000000]
bitcast_ln18_1    (bitcast          ) [ 000000000010000000001110000000000000000000000000000000000000000000]
mul4_le           (fmul             ) [ 000000000010000000000001000000000000000000000000000000000000000000]
gmem_addr_3_req   (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln18_2    (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
write_ln18        (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_3_resp  (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln16           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln23           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln24        (trunc            ) [ 000000000000000000000000000000111111111111111111111111111111100000]
trunc_ln1         (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln24         (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1       (getelementptr    ) [ 000000000000000000000000000000111111111111111111111000000000000000]
xdim_cast         (zext             ) [ 000000000000000000000000000000111111111111111111111000000000000000]
br_ln23           (br               ) [ 000000000000000000000000000001111111111111111111111000000000000000]
i_1               (phi              ) [ 000000000000000000000000000000100000000000000000000000000000000000]
phi_mul           (phi              ) [ 000000000000000000000000000000100000000000000000000000000000000000]
add_ln23          (add              ) [ 000000000000000000000000000001111111111111111111111000000000000000]
add_ln23_1        (add              ) [ 000000000000000000000000000001111111111111111111111000000000000000]
icmp_ln23         (icmp             ) [ 000000000000000000000000000000111111111111111111111000000000000000]
empty_27          (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln23           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln23 (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_3             (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
empty_28          (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_4             (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_cast5           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
empty_29          (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln24           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_cast            (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_cast_cast       (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_6       (getelementptr    ) [ 000000000000000000000000000000011111111000000000000000000000000000]
trunc_ln24_1      (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln24_1       (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_7       (getelementptr    ) [ 000000000000000000000000000000011111111111111111111000000000000000]
trunc_ln2         (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln30         (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_4       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000111111111100000]
trunc_ln30_1      (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000]
sext_ln30_1       (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_5       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000111111111111111]
empty_32          (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_load_2_req   (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_6_read  (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
empty_30          (bitcast          ) [ 000000000000000000000000000000000000000111111100000000000000000000]
empty_31          (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln24           (br               ) [ 000000000000000000000000000000111111111111111111111000000000000000]
j                 (phi              ) [ 000000000000000000000000000000000000000100000000000000000000000000]
add_ln24          (add              ) [ 000000000000000000000000000000111111111111111111111000000000000000]
j_cast            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln24         (icmp             ) [ 000000000000000000000000000000111111111111111111111000000000000000]
empty_33          (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln24           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1_read  (read             ) [ 000000000000000000000000000000000000000101000000000000000000000000]
bitcast_ln25      (bitcast          ) [ 000000000000000000000000000000000000000100111000000000000000000000]
mul               (fmul             ) [ 000000000000000000000000000000000000000100000100000000000000000000]
specloopname_ln24 (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_1    (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
write_ln25        (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 000000000000000000000000000000111111111111111111111000000000000000]
empty_34          (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln23           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 000000000000000000000000000001111111111111111111111000000000000000]
empty_36          (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
empty_35          (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln30           (br               ) [ 000000000000000000000000000000000000000000000000000000000111100000]
i_2               (phi              ) [ 000000000000000000000000000000000000000000000000000000000010000000]
add_ln30          (add              ) [ 000000000000000000000000000000000000000000000000000000000111100000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln30         (icmp             ) [ 000000000000000000000000000000000000000000000000000000000011100000]
empty_37          (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln30           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_4_read  (read             ) [ 000000000000000000000000000000000000000000000000000000000010100000]
specloopname_ln30 (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
write_ln31        (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 000000000000000000000000000000000000000000000000000000000111100000]
empty_38          (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000]
br_ln33           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
ret_ln33          (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dx">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dx"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dy">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dy"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="db">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="db"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dw">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dw"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="xdim">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xdim"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ydim">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ydim"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i34.i2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i31.i2"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="146" class="1004" name="ydim_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ydim_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="xdim_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xdim_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="dw_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dw_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="db_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="db_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="dy_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dy_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="dx_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="1" index="2" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dx_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="w_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="1" index="2" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="x_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_readreq_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="1"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="gmem_addr_read_read_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="8"/>
<pin id="204" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/9 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_readreq_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="1"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/11 "/>
</bind>
</comp>

<comp id="213" class="1004" name="gmem_addr_2_read_read_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="8"/>
<pin id="216" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/18 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_writeresp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="12"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_3_req/22 gmem_addr_3_resp/24 "/>
</bind>
</comp>

<comp id="225" class="1004" name="write_ln18_write_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="13"/>
<pin id="228" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="0" index="3" bw="1" slack="0"/>
<pin id="230" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln18/23 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_readreq_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="1"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/31 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_writeresp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="1"/>
<pin id="244" dir="0" index="2" bw="32" slack="12"/>
<pin id="245" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_32/31 empty_34/46 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_readreq_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="3"/>
<pin id="250" dir="0" index="2" bw="32" slack="13"/>
<pin id="251" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_31/32 "/>
</bind>
</comp>

<comp id="253" class="1004" name="gmem_addr_6_read_read_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="8"/>
<pin id="256" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_6_read/38 "/>
</bind>
</comp>

<comp id="258" class="1004" name="gmem_addr_1_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="11"/>
<pin id="261" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/40 "/>
</bind>
</comp>

<comp id="263" class="1004" name="write_ln25_write_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="0" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="15"/>
<pin id="266" dir="0" index="2" bw="32" slack="0"/>
<pin id="267" dir="0" index="3" bw="1" slack="0"/>
<pin id="268" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln25/45 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_readreq_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="1"/>
<pin id="275" dir="0" index="2" bw="32" slack="12"/>
<pin id="276" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_35/51 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_writeresp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="1"/>
<pin id="281" dir="0" index="2" bw="32" slack="12"/>
<pin id="282" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_36/51 empty_38/61 "/>
</bind>
</comp>

<comp id="284" class="1004" name="gmem_addr_4_read_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="9"/>
<pin id="287" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_4_read/59 "/>
</bind>
</comp>

<comp id="289" class="1004" name="write_ln31_write_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="0" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="10"/>
<pin id="292" dir="0" index="2" bw="32" slack="1"/>
<pin id="293" dir="0" index="3" bw="1" slack="0"/>
<pin id="294" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/60 "/>
</bind>
</comp>

<comp id="298" class="1005" name="i_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="i_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="1" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/10 "/>
</bind>
</comp>

<comp id="309" class="1005" name="i_1_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="31" slack="1"/>
<pin id="311" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="313" class="1004" name="i_1_phi_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="31" slack="0"/>
<pin id="315" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="1" slack="1"/>
<pin id="317" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/30 "/>
</bind>
</comp>

<comp id="320" class="1005" name="phi_mul_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="62" slack="1"/>
<pin id="322" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="phi_mul_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="62" slack="0"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="1" slack="1"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/30 "/>
</bind>
</comp>

<comp id="331" class="1005" name="j_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="31" slack="1"/>
<pin id="333" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="j_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="31" slack="0"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="1" slack="1"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/39 "/>
</bind>
</comp>

<comp id="342" class="1005" name="i_2_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="31" slack="1"/>
<pin id="344" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="i_2_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="31" slack="0"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="1" slack="1"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/58 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="3"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul4_le/19 mul/41 "/>
</bind>
</comp>

<comp id="357" class="1005" name="reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul4_le mul "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln16_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="34" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="p_cast1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="34" slack="0"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast1/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="empty_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="34" slack="0"/>
<pin id="381" dir="0" index="1" bw="64" slack="0"/>
<pin id="382" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="trunc_ln_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="62" slack="0"/>
<pin id="387" dir="0" index="1" bw="64" slack="0"/>
<pin id="388" dir="0" index="2" bw="3" slack="0"/>
<pin id="389" dir="0" index="3" bw="7" slack="0"/>
<pin id="390" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="sext_ln18_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="62" slack="0"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="gmem_addr_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="62" slack="0"/>
<pin id="402" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="7"/>
<pin id="407" dir="0" index="1" bw="32" slack="7"/>
<pin id="408" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_le/8 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln16_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="8"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/9 "/>
</bind>
</comp>

<comp id="414" class="1004" name="cmp114_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="8"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp114/9 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sext_ln16_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16/9 "/>
</bind>
</comp>

<comp id="423" class="1004" name="bitcast_ln18_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln18/9 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln16_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_1/10 "/>
</bind>
</comp>

<comp id="433" class="1004" name="icmp_ln16_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="9"/>
<pin id="436" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16_1/10 "/>
</bind>
</comp>

<comp id="438" class="1004" name="i_cast_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/10 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="34" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="450" class="1004" name="p_cast2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="34" slack="0"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast2/10 "/>
</bind>
</comp>

<comp id="454" class="1004" name="empty_26_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="34" slack="0"/>
<pin id="456" dir="0" index="1" bw="64" slack="9"/>
<pin id="457" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_26/10 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln18_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="1"/>
<pin id="462" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/10 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="36" slack="0"/>
<pin id="466" dir="0" index="1" bw="34" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="472" class="1004" name="sext_ln18_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="36" slack="0"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_1/10 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln18_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="36" slack="0"/>
<pin id="478" dir="0" index="1" bw="64" slack="9"/>
<pin id="479" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/10 "/>
</bind>
</comp>

<comp id="481" class="1004" name="trunc_ln18_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="62" slack="0"/>
<pin id="483" dir="0" index="1" bw="64" slack="0"/>
<pin id="484" dir="0" index="2" bw="3" slack="0"/>
<pin id="485" dir="0" index="3" bw="7" slack="0"/>
<pin id="486" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln18_1/10 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sext_ln18_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="62" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_2/10 "/>
</bind>
</comp>

<comp id="495" class="1004" name="gmem_addr_2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="62" slack="0"/>
<pin id="498" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/10 "/>
</bind>
</comp>

<comp id="501" class="1004" name="trunc_ln18_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="62" slack="0"/>
<pin id="503" dir="0" index="1" bw="64" slack="0"/>
<pin id="504" dir="0" index="2" bw="3" slack="0"/>
<pin id="505" dir="0" index="3" bw="7" slack="0"/>
<pin id="506" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln18_2/10 "/>
</bind>
</comp>

<comp id="511" class="1004" name="sext_ln18_3_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="62" slack="0"/>
<pin id="513" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_3/10 "/>
</bind>
</comp>

<comp id="515" class="1004" name="gmem_addr_3_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="0" index="1" bw="62" slack="0"/>
<pin id="518" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/10 "/>
</bind>
</comp>

<comp id="521" class="1004" name="bitcast_ln18_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln18_1/19 "/>
</bind>
</comp>

<comp id="525" class="1004" name="bitcast_ln18_2_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln18_2/23 "/>
</bind>
</comp>

<comp id="530" class="1004" name="trunc_ln24_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="10"/>
<pin id="532" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/29 "/>
</bind>
</comp>

<comp id="533" class="1004" name="trunc_ln1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="62" slack="0"/>
<pin id="535" dir="0" index="1" bw="64" slack="10"/>
<pin id="536" dir="0" index="2" bw="3" slack="0"/>
<pin id="537" dir="0" index="3" bw="7" slack="0"/>
<pin id="538" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/29 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sext_ln24_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="62" slack="0"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/29 "/>
</bind>
</comp>

<comp id="546" class="1004" name="gmem_addr_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="0" index="1" bw="62" slack="0"/>
<pin id="549" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/29 "/>
</bind>
</comp>

<comp id="552" class="1004" name="xdim_cast_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="10"/>
<pin id="554" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="xdim_cast/29 "/>
</bind>
</comp>

<comp id="555" class="1004" name="add_ln23_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="31" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/30 "/>
</bind>
</comp>

<comp id="561" class="1004" name="add_ln23_1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="62" slack="0"/>
<pin id="563" dir="0" index="1" bw="32" slack="1"/>
<pin id="564" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/30 "/>
</bind>
</comp>

<comp id="566" class="1004" name="icmp_ln23_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="31" slack="0"/>
<pin id="568" dir="0" index="1" bw="31" slack="1"/>
<pin id="569" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/30 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_3_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="0"/>
<pin id="573" dir="0" index="1" bw="62" slack="0"/>
<pin id="574" dir="0" index="2" bw="1" slack="0"/>
<pin id="575" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/30 "/>
</bind>
</comp>

<comp id="579" class="1004" name="empty_28_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="0"/>
<pin id="581" dir="0" index="1" bw="64" slack="11"/>
<pin id="582" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_28/30 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_4_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="33" slack="0"/>
<pin id="586" dir="0" index="1" bw="31" slack="0"/>
<pin id="587" dir="0" index="2" bw="1" slack="0"/>
<pin id="588" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/30 "/>
</bind>
</comp>

<comp id="592" class="1004" name="p_cast5_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="33" slack="0"/>
<pin id="594" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast5/30 "/>
</bind>
</comp>

<comp id="596" class="1004" name="empty_29_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="33" slack="0"/>
<pin id="598" dir="0" index="1" bw="64" slack="11"/>
<pin id="599" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_29/30 "/>
</bind>
</comp>

<comp id="601" class="1004" name="p_cast_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="62" slack="0"/>
<pin id="603" dir="0" index="1" bw="64" slack="0"/>
<pin id="604" dir="0" index="2" bw="3" slack="0"/>
<pin id="605" dir="0" index="3" bw="7" slack="0"/>
<pin id="606" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/30 "/>
</bind>
</comp>

<comp id="611" class="1004" name="p_cast_cast_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="62" slack="0"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/30 "/>
</bind>
</comp>

<comp id="615" class="1004" name="gmem_addr_6_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="0" index="1" bw="62" slack="0"/>
<pin id="618" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_6/30 "/>
</bind>
</comp>

<comp id="621" class="1004" name="trunc_ln24_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="62" slack="0"/>
<pin id="623" dir="0" index="1" bw="64" slack="0"/>
<pin id="624" dir="0" index="2" bw="3" slack="0"/>
<pin id="625" dir="0" index="3" bw="7" slack="0"/>
<pin id="626" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln24_1/30 "/>
</bind>
</comp>

<comp id="631" class="1004" name="sext_ln24_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="62" slack="0"/>
<pin id="633" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_1/30 "/>
</bind>
</comp>

<comp id="635" class="1004" name="gmem_addr_7_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="0"/>
<pin id="637" dir="0" index="1" bw="62" slack="0"/>
<pin id="638" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_7/30 "/>
</bind>
</comp>

<comp id="641" class="1004" name="trunc_ln2_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="62" slack="0"/>
<pin id="643" dir="0" index="1" bw="64" slack="11"/>
<pin id="644" dir="0" index="2" bw="3" slack="0"/>
<pin id="645" dir="0" index="3" bw="7" slack="0"/>
<pin id="646" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/30 "/>
</bind>
</comp>

<comp id="650" class="1004" name="sext_ln30_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="62" slack="0"/>
<pin id="652" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/30 "/>
</bind>
</comp>

<comp id="654" class="1004" name="gmem_addr_4_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="0" index="1" bw="62" slack="0"/>
<pin id="657" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/30 "/>
</bind>
</comp>

<comp id="660" class="1004" name="trunc_ln30_1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="62" slack="0"/>
<pin id="662" dir="0" index="1" bw="64" slack="11"/>
<pin id="663" dir="0" index="2" bw="3" slack="0"/>
<pin id="664" dir="0" index="3" bw="7" slack="0"/>
<pin id="665" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_1/30 "/>
</bind>
</comp>

<comp id="669" class="1004" name="sext_ln30_1_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="62" slack="0"/>
<pin id="671" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_1/30 "/>
</bind>
</comp>

<comp id="673" class="1004" name="gmem_addr_5_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="0"/>
<pin id="675" dir="0" index="1" bw="62" slack="0"/>
<pin id="676" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_5/30 "/>
</bind>
</comp>

<comp id="679" class="1004" name="empty_30_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_30/38 "/>
</bind>
</comp>

<comp id="683" class="1004" name="add_ln24_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="31" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/39 "/>
</bind>
</comp>

<comp id="689" class="1004" name="j_cast_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="31" slack="0"/>
<pin id="691" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/39 "/>
</bind>
</comp>

<comp id="693" class="1004" name="icmp_ln24_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="31" slack="0"/>
<pin id="695" dir="0" index="1" bw="32" slack="20"/>
<pin id="696" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/39 "/>
</bind>
</comp>

<comp id="698" class="1004" name="bitcast_ln25_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25/41 "/>
</bind>
</comp>

<comp id="702" class="1004" name="bitcast_ln25_1_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_1/45 "/>
</bind>
</comp>

<comp id="707" class="1004" name="add_ln30_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="31" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/58 "/>
</bind>
</comp>

<comp id="713" class="1004" name="icmp_ln30_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="31" slack="0"/>
<pin id="715" dir="0" index="1" bw="31" slack="9"/>
<pin id="716" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/58 "/>
</bind>
</comp>

<comp id="718" class="1005" name="ydim_read_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="8"/>
<pin id="720" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="ydim_read "/>
</bind>
</comp>

<comp id="726" class="1005" name="xdim_read_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="7"/>
<pin id="728" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="xdim_read "/>
</bind>
</comp>

<comp id="737" class="1005" name="dw_read_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="64" slack="11"/>
<pin id="739" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="dw_read "/>
</bind>
</comp>

<comp id="742" class="1005" name="db_read_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="64" slack="11"/>
<pin id="744" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="db_read "/>
</bind>
</comp>

<comp id="747" class="1005" name="dy_read_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="64" slack="11"/>
<pin id="749" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="dy_read "/>
</bind>
</comp>

<comp id="753" class="1005" name="dx_read_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="64" slack="9"/>
<pin id="755" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="dx_read "/>
</bind>
</comp>

<comp id="758" class="1005" name="w_read_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="64" slack="9"/>
<pin id="760" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="w_read "/>
</bind>
</comp>

<comp id="763" class="1005" name="x_read_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="64" slack="10"/>
<pin id="765" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="768" class="1005" name="add_ln16_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="7"/>
<pin id="770" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="773" class="1005" name="gmem_addr_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="1"/>
<pin id="775" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="779" class="1005" name="icmp_ln16_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="3"/>
<pin id="781" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="783" class="1005" name="cmp114_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="1"/>
<pin id="785" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp114 "/>
</bind>
</comp>

<comp id="787" class="1005" name="sext_ln16_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="34" slack="1"/>
<pin id="789" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16 "/>
</bind>
</comp>

<comp id="792" class="1005" name="bitcast_ln18_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="10"/>
<pin id="794" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="bitcast_ln18 "/>
</bind>
</comp>

<comp id="797" class="1005" name="add_ln16_1_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln16_1 "/>
</bind>
</comp>

<comp id="802" class="1005" name="icmp_ln16_1_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="1"/>
<pin id="804" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16_1 "/>
</bind>
</comp>

<comp id="806" class="1005" name="gmem_addr_2_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="1"/>
<pin id="808" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="812" class="1005" name="gmem_addr_3_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="12"/>
<pin id="814" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="818" class="1005" name="gmem_addr_2_read_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="1"/>
<pin id="820" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="823" class="1005" name="bitcast_ln18_1_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="1"/>
<pin id="825" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln18_1 "/>
</bind>
</comp>

<comp id="828" class="1005" name="trunc_ln24_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="31" slack="1"/>
<pin id="830" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24 "/>
</bind>
</comp>

<comp id="834" class="1005" name="gmem_addr_1_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="3"/>
<pin id="836" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="840" class="1005" name="xdim_cast_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="62" slack="1"/>
<pin id="842" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="xdim_cast "/>
</bind>
</comp>

<comp id="845" class="1005" name="add_ln23_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="31" slack="0"/>
<pin id="847" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="850" class="1005" name="add_ln23_1_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="62" slack="0"/>
<pin id="852" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23_1 "/>
</bind>
</comp>

<comp id="858" class="1005" name="gmem_addr_6_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="1"/>
<pin id="860" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_6 "/>
</bind>
</comp>

<comp id="864" class="1005" name="gmem_addr_7_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="1"/>
<pin id="866" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_7 "/>
</bind>
</comp>

<comp id="870" class="1005" name="gmem_addr_4_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="1"/>
<pin id="872" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="876" class="1005" name="gmem_addr_5_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="1"/>
<pin id="878" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_5 "/>
</bind>
</comp>

<comp id="882" class="1005" name="empty_30_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="3"/>
<pin id="884" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="empty_30 "/>
</bind>
</comp>

<comp id="887" class="1005" name="add_ln24_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="31" slack="0"/>
<pin id="889" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="892" class="1005" name="icmp_ln24_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="1"/>
<pin id="894" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="896" class="1005" name="gmem_addr_1_read_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="1"/>
<pin id="898" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="901" class="1005" name="bitcast_ln25_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="1"/>
<pin id="903" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25 "/>
</bind>
</comp>

<comp id="906" class="1005" name="add_ln30_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="31" slack="0"/>
<pin id="908" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="911" class="1005" name="icmp_ln30_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="1"/>
<pin id="913" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="915" class="1005" name="gmem_addr_4_read_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="1"/>
<pin id="917" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="150"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="2" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="38" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="92" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="38" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="40" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="92" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="104" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="40" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="231"><net_src comp="106" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="108" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="233"><net_src comp="110" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="239"><net_src comp="38" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="40" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="246"><net_src comp="132" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="134" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="92" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="136" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="140" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="108" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="271"><net_src comp="142" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="277"><net_src comp="134" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="132" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="136" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="140" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="108" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="297"><net_src comp="142" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="301"><net_src comp="50" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="312"><net_src comp="112" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="309" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="323"><net_src comp="114" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="334"><net_src comp="112" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="345"><net_src comp="112" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="360"><net_src comp="353" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="146" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="26" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="372"><net_src comp="28" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="361" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="30" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="378"><net_src comp="367" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="170" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="391"><net_src comp="32" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="379" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="34" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="394"><net_src comp="36" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="398"><net_src comp="385" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="0" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="395" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="413"><net_src comp="50" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="50" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="405" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="201" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="302" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="40" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="302" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="302" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="28" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="302" pin="4"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="30" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="453"><net_src comp="442" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="450" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="438" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="469"><net_src comp="102" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="459" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="30" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="487"><net_src comp="32" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="476" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="489"><net_src comp="34" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="490"><net_src comp="36" pin="0"/><net_sink comp="481" pin=3"/></net>

<net id="494"><net_src comp="481" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="0" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="491" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="507"><net_src comp="32" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="454" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="509"><net_src comp="34" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="510"><net_src comp="36" pin="0"/><net_sink comp="501" pin=3"/></net>

<net id="514"><net_src comp="501" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="0" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="511" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="521" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="528"><net_src comp="357" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="539"><net_src comp="32" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="34" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="541"><net_src comp="36" pin="0"/><net_sink comp="533" pin=3"/></net>

<net id="545"><net_src comp="533" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="0" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="542" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="559"><net_src comp="313" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="116" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="324" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="570"><net_src comp="313" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="576"><net_src comp="128" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="324" pin="4"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="30" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="583"><net_src comp="571" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="589"><net_src comp="130" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="313" pin="4"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="30" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="595"><net_src comp="584" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="600"><net_src comp="592" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="607"><net_src comp="32" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="596" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="609"><net_src comp="34" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="610"><net_src comp="36" pin="0"/><net_sink comp="601" pin=3"/></net>

<net id="614"><net_src comp="601" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="0" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="611" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="627"><net_src comp="32" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="579" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="629"><net_src comp="34" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="630"><net_src comp="36" pin="0"/><net_sink comp="621" pin=3"/></net>

<net id="634"><net_src comp="621" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="0" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="631" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="647"><net_src comp="32" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="34" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="649"><net_src comp="36" pin="0"/><net_sink comp="641" pin=3"/></net>

<net id="653"><net_src comp="641" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="0" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="650" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="666"><net_src comp="32" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="34" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="668"><net_src comp="36" pin="0"/><net_sink comp="660" pin=3"/></net>

<net id="672"><net_src comp="660" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="677"><net_src comp="0" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="669" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="253" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="335" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="116" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="692"><net_src comp="335" pin="4"/><net_sink comp="689" pin=0"/></net>

<net id="697"><net_src comp="689" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="701"><net_src comp="698" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="705"><net_src comp="357" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="711"><net_src comp="346" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="116" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="346" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="721"><net_src comp="146" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="724"><net_src comp="718" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="725"><net_src comp="718" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="729"><net_src comp="152" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="732"><net_src comp="726" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="733"><net_src comp="726" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="734"><net_src comp="726" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="735"><net_src comp="726" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="736"><net_src comp="726" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="740"><net_src comp="158" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="745"><net_src comp="164" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="750"><net_src comp="170" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="756"><net_src comp="176" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="761"><net_src comp="182" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="766"><net_src comp="188" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="771"><net_src comp="361" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="776"><net_src comp="399" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="782"><net_src comp="409" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="414" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="419" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="795"><net_src comp="423" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="800"><net_src comp="427" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="805"><net_src comp="433" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="809"><net_src comp="495" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="815"><net_src comp="515" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="821"><net_src comp="213" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="826"><net_src comp="521" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="831"><net_src comp="530" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="837"><net_src comp="546" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="843"><net_src comp="552" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="848"><net_src comp="555" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="853"><net_src comp="561" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="861"><net_src comp="615" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="867"><net_src comp="635" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="873"><net_src comp="654" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="879"><net_src comp="673" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="885"><net_src comp="679" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="890"><net_src comp="683" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="895"><net_src comp="693" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="899"><net_src comp="258" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="904"><net_src comp="698" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="909"><net_src comp="707" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="914"><net_src comp="713" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="918"><net_src comp="284" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="289" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {22 23 24 25 26 27 28 31 45 46 47 48 49 50 51 60 61 62 63 64 65 }
 - Input state : 
	Port: backward_fcc : gmem | {2 3 4 5 6 7 8 9 11 12 13 14 15 16 17 18 31 32 33 34 35 36 37 38 40 51 52 53 54 55 56 57 59 }
	Port: backward_fcc : x | {1 }
	Port: backward_fcc : w | {1 }
	Port: backward_fcc : dx | {1 }
	Port: backward_fcc : dy | {1 }
	Port: backward_fcc : db | {1 }
	Port: backward_fcc : dw | {1 }
	Port: backward_fcc : xdim | {1 }
	Port: backward_fcc : ydim | {1 }
  - Chain level:
	State 1
		tmp : 1
		p_cast1 : 2
		empty : 3
		trunc_ln : 4
		sext_ln18 : 5
		gmem_addr : 6
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		sext_ln16 : 1
	State 10
		add_ln16_1 : 1
		icmp_ln16_1 : 1
		br_ln16 : 2
		i_cast : 1
		tmp_1 : 1
		p_cast2 : 2
		empty_26 : 3
		add_ln18 : 2
		tmp_2 : 3
		sext_ln18_1 : 4
		add_ln18_1 : 5
		trunc_ln18_1 : 6
		sext_ln18_2 : 7
		gmem_addr_2 : 8
		trunc_ln18_2 : 4
		sext_ln18_3 : 5
		gmem_addr_3 : 6
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		mul4_le : 1
	State 20
	State 21
	State 22
	State 23
		write_ln18 : 1
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		sext_ln24 : 1
		gmem_addr_1 : 2
	State 30
		add_ln23 : 1
		add_ln23_1 : 1
		icmp_ln23 : 1
		br_ln23 : 2
		tmp_3 : 1
		empty_28 : 2
		tmp_4 : 1
		p_cast5 : 2
		empty_29 : 3
		p_cast : 4
		p_cast_cast : 5
		gmem_addr_6 : 6
		trunc_ln24_1 : 3
		sext_ln24_1 : 4
		gmem_addr_7 : 5
		sext_ln30 : 1
		gmem_addr_4 : 2
		sext_ln30_1 : 1
		gmem_addr_5 : 2
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
		add_ln24 : 1
		j_cast : 1
		icmp_ln24 : 2
		br_ln24 : 3
	State 40
	State 41
		mul : 1
	State 42
	State 43
	State 44
	State 45
		write_ln25 : 1
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
		add_ln30 : 1
		icmp_ln30 : 1
		br_ln30 : 2
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln16_fu_361       |    0    |    0    |    39   |
|          |         empty_fu_379         |    0    |    0    |    71   |
|          |       add_ln16_1_fu_427      |    0    |    0    |    39   |
|          |        empty_26_fu_454       |    0    |    0    |    71   |
|          |        add_ln18_fu_459       |    0    |    0    |    39   |
|    add   |       add_ln18_1_fu_476      |    0    |    0    |    71   |
|          |        add_ln23_fu_555       |    0    |    0    |    38   |
|          |       add_ln23_1_fu_561      |    0    |    0    |    69   |
|          |        empty_28_fu_579       |    0    |    0    |    71   |
|          |        empty_29_fu_596       |    0    |    0    |    71   |
|          |        add_ln24_fu_683       |    0    |    0    |    38   |
|          |        add_ln30_fu_707       |    0    |    0    |    38   |
|----------|------------------------------|---------|---------|---------|
|   fmul   |          grp_fu_353          |    3    |   143   |   321   |
|----------|------------------------------|---------|---------|---------|
|    mul   |          grp_fu_405          |    0    |   165   |    50   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln16_fu_409       |    0    |    0    |    18   |
|          |         cmp114_fu_414        |    0    |    0    |    18   |
|   icmp   |      icmp_ln16_1_fu_433      |    0    |    0    |    18   |
|          |       icmp_ln23_fu_566       |    0    |    0    |    17   |
|          |       icmp_ln24_fu_693       |    0    |    0    |    18   |
|          |       icmp_ln30_fu_713       |    0    |    0    |    17   |
|----------|------------------------------|---------|---------|---------|
|          |     ydim_read_read_fu_146    |    0    |    0    |    0    |
|          |     xdim_read_read_fu_152    |    0    |    0    |    0    |
|          |      dw_read_read_fu_158     |    0    |    0    |    0    |
|          |      db_read_read_fu_164     |    0    |    0    |    0    |
|          |      dy_read_read_fu_170     |    0    |    0    |    0    |
|          |      dx_read_read_fu_176     |    0    |    0    |    0    |
|   read   |      w_read_read_fu_182      |    0    |    0    |    0    |
|          |      x_read_read_fu_188      |    0    |    0    |    0    |
|          |  gmem_addr_read_read_fu_201  |    0    |    0    |    0    |
|          | gmem_addr_2_read_read_fu_213 |    0    |    0    |    0    |
|          | gmem_addr_6_read_read_fu_253 |    0    |    0    |    0    |
|          | gmem_addr_1_read_read_fu_258 |    0    |    0    |    0    |
|          | gmem_addr_4_read_read_fu_284 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      grp_readreq_fu_194      |    0    |    0    |    0    |
|          |      grp_readreq_fu_206      |    0    |    0    |    0    |
|  readreq |      grp_readreq_fu_234      |    0    |    0    |    0    |
|          |      grp_readreq_fu_247      |    0    |    0    |    0    |
|          |      grp_readreq_fu_272      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     grp_writeresp_fu_218     |    0    |    0    |    0    |
| writeresp|     grp_writeresp_fu_241     |    0    |    0    |    0    |
|          |     grp_writeresp_fu_278     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    write_ln18_write_fu_225   |    0    |    0    |    0    |
|   write  |    write_ln25_write_fu_263   |    0    |    0    |    0    |
|          |    write_ln31_write_fu_289   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_367          |    0    |    0    |    0    |
|          |         tmp_1_fu_442         |    0    |    0    |    0    |
|bitconcatenate|         tmp_2_fu_464         |    0    |    0    |    0    |
|          |         tmp_3_fu_571         |    0    |    0    |    0    |
|          |         tmp_4_fu_584         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        p_cast1_fu_375        |    0    |    0    |    0    |
|          |       sext_ln18_fu_395       |    0    |    0    |    0    |
|          |       sext_ln16_fu_419       |    0    |    0    |    0    |
|          |      sext_ln18_1_fu_472      |    0    |    0    |    0    |
|          |      sext_ln18_2_fu_491      |    0    |    0    |    0    |
|   sext   |      sext_ln18_3_fu_511      |    0    |    0    |    0    |
|          |       sext_ln24_fu_542       |    0    |    0    |    0    |
|          |      p_cast_cast_fu_611      |    0    |    0    |    0    |
|          |      sext_ln24_1_fu_631      |    0    |    0    |    0    |
|          |       sext_ln30_fu_650       |    0    |    0    |    0    |
|          |      sext_ln30_1_fu_669      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_385       |    0    |    0    |    0    |
|          |      trunc_ln18_1_fu_481     |    0    |    0    |    0    |
|          |      trunc_ln18_2_fu_501     |    0    |    0    |    0    |
|partselect|       trunc_ln1_fu_533       |    0    |    0    |    0    |
|          |         p_cast_fu_601        |    0    |    0    |    0    |
|          |      trunc_ln24_1_fu_621     |    0    |    0    |    0    |
|          |       trunc_ln2_fu_641       |    0    |    0    |    0    |
|          |      trunc_ln30_1_fu_660     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         i_cast_fu_438        |    0    |    0    |    0    |
|          |        p_cast2_fu_450        |    0    |    0    |    0    |
|   zext   |       xdim_cast_fu_552       |    0    |    0    |    0    |
|          |        p_cast5_fu_592        |    0    |    0    |    0    |
|          |         j_cast_fu_689        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln24_fu_530      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |   308   |   1132  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln16_1_reg_797   |   32   |
|    add_ln16_reg_768    |   32   |
|   add_ln23_1_reg_850   |   62   |
|    add_ln23_reg_845    |   31   |
|    add_ln24_reg_887    |   31   |
|    add_ln30_reg_906    |   31   |
| bitcast_ln18_1_reg_823 |   32   |
|  bitcast_ln18_reg_792  |   32   |
|  bitcast_ln25_reg_901  |   32   |
|     cmp114_reg_783     |    1   |
|     db_read_reg_742    |   64   |
|     dw_read_reg_737    |   64   |
|     dx_read_reg_753    |   64   |
|     dy_read_reg_747    |   64   |
|    empty_30_reg_882    |   32   |
|gmem_addr_1_read_reg_896|   32   |
|   gmem_addr_1_reg_834  |   32   |
|gmem_addr_2_read_reg_818|   32   |
|   gmem_addr_2_reg_806  |   32   |
|   gmem_addr_3_reg_812  |   32   |
|gmem_addr_4_read_reg_915|   32   |
|   gmem_addr_4_reg_870  |   32   |
|   gmem_addr_5_reg_876  |   32   |
|   gmem_addr_6_reg_858  |   32   |
|   gmem_addr_7_reg_864  |   32   |
|    gmem_addr_reg_773   |   32   |
|       i_1_reg_309      |   31   |
|       i_2_reg_342      |   31   |
|        i_reg_298       |   32   |
|   icmp_ln16_1_reg_802  |    1   |
|    icmp_ln16_reg_779   |    1   |
|    icmp_ln24_reg_892   |    1   |
|    icmp_ln30_reg_911   |    1   |
|        j_reg_331       |   31   |
|     phi_mul_reg_320    |   62   |
|         reg_357        |   32   |
|    sext_ln16_reg_787   |   34   |
|   trunc_ln24_reg_828   |   31   |
|     w_read_reg_758     |   64   |
|     x_read_reg_763     |   64   |
|    xdim_cast_reg_840   |   62   |
|    xdim_read_reg_726   |   32   |
|    ydim_read_reg_718   |   32   |
+------------------------+--------+
|          Total         |  1498  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_218 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_241 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_278 |  p0  |   2  |   1  |    2   |
|      grp_fu_353      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_353      |  p1  |   4  |  32  |   128  ||    20   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   198  ||  8.1786 ||    29   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   308  |  1132  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   29   |
|  Register |    -   |    -   |  1498  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    8   |  1806  |  1161  |
+-----------+--------+--------+--------+--------+
