#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7faaa4210af0 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7faaa4206be0 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7faaa4222600_0 .var "a", 31 0;
v0x7faaa42226b0_0 .var "b", 31 0;
v0x7faaa4222760_0 .var/i "mismatch_count", 31 0;
v0x7faaa4222810_0 .var "sub", 0 0;
v0x7faaa42228e0_0 .net "sum", 31 0, L_0x7faaa4224010;  1 drivers
S_0x7faaa4210c60 .scope module, "UUT" "top_module" 2 17, 3 12 0, S_0x7faaa4210af0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /OUTPUT 32 "sum";
L_0x7faaa4222c00 .functor XOR 32, v0x7faaa42226b0_0, L_0x7faaa42229b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7faaa4221e90_0 .net *"_ivl_0", 31 0, L_0x7faaa42229b0;  1 drivers
v0x7faaa4221f50_0 .net "a", 31 0, v0x7faaa4222600_0;  1 drivers
v0x7faaa4221ff0_0 .net "b", 31 0, v0x7faaa42226b0_0;  1 drivers
v0x7faaa4222090_0 .net "b_xor", 31 0, L_0x7faaa4222c00;  1 drivers
v0x7faaa4222140_0 .net "cout1", 0 0, L_0x7faaa4222c70;  1 drivers
v0x7faaa4222250_0 .net "cout2", 0 0, L_0x7faaa42236b0;  1 drivers
v0x7faaa42222e0_0 .net "sub", 0 0, v0x7faaa4222810_0;  1 drivers
v0x7faaa4222370_0 .net "sum", 31 0, L_0x7faaa4224010;  alias, 1 drivers
v0x7faaa4222400_0 .net "sum1", 15 0, L_0x7faaa4222d10;  1 drivers
v0x7faaa4222540_0 .net "sum2", 15 0, L_0x7faaa4223750;  1 drivers
LS_0x7faaa42229b0_0_0 .concat [ 1 1 1 1], v0x7faaa4222810_0, v0x7faaa4222810_0, v0x7faaa4222810_0, v0x7faaa4222810_0;
LS_0x7faaa42229b0_0_4 .concat [ 1 1 1 1], v0x7faaa4222810_0, v0x7faaa4222810_0, v0x7faaa4222810_0, v0x7faaa4222810_0;
LS_0x7faaa42229b0_0_8 .concat [ 1 1 1 1], v0x7faaa4222810_0, v0x7faaa4222810_0, v0x7faaa4222810_0, v0x7faaa4222810_0;
LS_0x7faaa42229b0_0_12 .concat [ 1 1 1 1], v0x7faaa4222810_0, v0x7faaa4222810_0, v0x7faaa4222810_0, v0x7faaa4222810_0;
LS_0x7faaa42229b0_0_16 .concat [ 1 1 1 1], v0x7faaa4222810_0, v0x7faaa4222810_0, v0x7faaa4222810_0, v0x7faaa4222810_0;
LS_0x7faaa42229b0_0_20 .concat [ 1 1 1 1], v0x7faaa4222810_0, v0x7faaa4222810_0, v0x7faaa4222810_0, v0x7faaa4222810_0;
LS_0x7faaa42229b0_0_24 .concat [ 1 1 1 1], v0x7faaa4222810_0, v0x7faaa4222810_0, v0x7faaa4222810_0, v0x7faaa4222810_0;
LS_0x7faaa42229b0_0_28 .concat [ 1 1 1 1], v0x7faaa4222810_0, v0x7faaa4222810_0, v0x7faaa4222810_0, v0x7faaa4222810_0;
LS_0x7faaa42229b0_1_0 .concat [ 4 4 4 4], LS_0x7faaa42229b0_0_0, LS_0x7faaa42229b0_0_4, LS_0x7faaa42229b0_0_8, LS_0x7faaa42229b0_0_12;
LS_0x7faaa42229b0_1_4 .concat [ 4 4 4 4], LS_0x7faaa42229b0_0_16, LS_0x7faaa42229b0_0_20, LS_0x7faaa42229b0_0_24, LS_0x7faaa42229b0_0_28;
L_0x7faaa42229b0 .concat [ 16 16 0 0], LS_0x7faaa42229b0_1_0, LS_0x7faaa42229b0_1_4;
L_0x7faaa4223470 .part v0x7faaa4222600_0, 0, 16;
L_0x7faaa4223590 .part L_0x7faaa4222c00, 0, 16;
L_0x7faaa4223e50 .part v0x7faaa4222600_0, 16, 16;
L_0x7faaa4223f30 .part L_0x7faaa4222c00, 16, 16;
L_0x7faaa4224010 .concat [ 16 16 0 0], L_0x7faaa4222d10, L_0x7faaa4223750;
S_0x7faaa4210dd0 .scope module, "adder1" "add16" 3 26, 3 1 0, S_0x7faaa4210c60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7faaa4063050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7faaa42067a0_0 .net *"_ivl_10", 0 0, L_0x7faaa4063050;  1 drivers
v0x7faaa4220970_0 .net *"_ivl_11", 16 0, L_0x7faaa42230a0;  1 drivers
v0x7faaa4220a20_0 .net *"_ivl_13", 16 0, L_0x7faaa4223210;  1 drivers
L_0x7faaa4063098 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7faaa4220ae0_0 .net *"_ivl_16", 15 0, L_0x7faaa4063098;  1 drivers
v0x7faaa4220b90_0 .net *"_ivl_17", 16 0, L_0x7faaa42232f0;  1 drivers
v0x7faaa4220c80_0 .net *"_ivl_3", 16 0, L_0x7faaa4222e30;  1 drivers
L_0x7faaa4063008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7faaa4220d30_0 .net *"_ivl_6", 0 0, L_0x7faaa4063008;  1 drivers
v0x7faaa4220de0_0 .net *"_ivl_7", 16 0, L_0x7faaa4222f60;  1 drivers
v0x7faaa4220e90_0 .net "a", 15 0, L_0x7faaa4223470;  1 drivers
v0x7faaa4220fa0_0 .net "b", 15 0, L_0x7faaa4223590;  1 drivers
v0x7faaa4221050_0 .net "cin", 0 0, v0x7faaa4222810_0;  alias, 1 drivers
v0x7faaa42210f0_0 .net "cout", 0 0, L_0x7faaa4222c70;  alias, 1 drivers
v0x7faaa4221190_0 .net "sum", 15 0, L_0x7faaa4222d10;  alias, 1 drivers
L_0x7faaa4222c70 .part L_0x7faaa42232f0, 16, 1;
L_0x7faaa4222d10 .part L_0x7faaa42232f0, 0, 16;
L_0x7faaa4222e30 .concat [ 16 1 0 0], L_0x7faaa4223470, L_0x7faaa4063008;
L_0x7faaa4222f60 .concat [ 16 1 0 0], L_0x7faaa4223590, L_0x7faaa4063050;
L_0x7faaa42230a0 .arith/sum 17, L_0x7faaa4222e30, L_0x7faaa4222f60;
L_0x7faaa4223210 .concat [ 1 16 0 0], v0x7faaa4222810_0, L_0x7faaa4063098;
L_0x7faaa42232f0 .arith/sum 17, L_0x7faaa42230a0, L_0x7faaa4223210;
S_0x7faaa42212c0 .scope module, "adder2" "add16" 3 36, 3 1 0, S_0x7faaa4210c60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7faaa4063128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7faaa4221500_0 .net *"_ivl_10", 0 0, L_0x7faaa4063128;  1 drivers
v0x7faaa4221590_0 .net *"_ivl_11", 16 0, L_0x7faaa4223a70;  1 drivers
v0x7faaa4221630_0 .net *"_ivl_13", 16 0, L_0x7faaa4223bb0;  1 drivers
L_0x7faaa4063170 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7faaa42216f0_0 .net *"_ivl_16", 15 0, L_0x7faaa4063170;  1 drivers
v0x7faaa42217a0_0 .net *"_ivl_17", 16 0, L_0x7faaa4223cd0;  1 drivers
v0x7faaa4221890_0 .net *"_ivl_3", 16 0, L_0x7faaa4223870;  1 drivers
L_0x7faaa40630e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7faaa4221940_0 .net *"_ivl_6", 0 0, L_0x7faaa40630e0;  1 drivers
v0x7faaa42219f0_0 .net *"_ivl_7", 16 0, L_0x7faaa4223950;  1 drivers
v0x7faaa4221aa0_0 .net "a", 15 0, L_0x7faaa4223e50;  1 drivers
v0x7faaa4221bb0_0 .net "b", 15 0, L_0x7faaa4223f30;  1 drivers
v0x7faaa4221c60_0 .net "cin", 0 0, L_0x7faaa4222c70;  alias, 1 drivers
v0x7faaa4221d10_0 .net "cout", 0 0, L_0x7faaa42236b0;  alias, 1 drivers
v0x7faaa4221da0_0 .net "sum", 15 0, L_0x7faaa4223750;  alias, 1 drivers
L_0x7faaa42236b0 .part L_0x7faaa4223cd0, 16, 1;
L_0x7faaa4223750 .part L_0x7faaa4223cd0, 0, 16;
L_0x7faaa4223870 .concat [ 16 1 0 0], L_0x7faaa4223e50, L_0x7faaa40630e0;
L_0x7faaa4223950 .concat [ 16 1 0 0], L_0x7faaa4223f30, L_0x7faaa4063128;
L_0x7faaa4223a70 .arith/sum 17, L_0x7faaa4223870, L_0x7faaa4223950;
L_0x7faaa4223bb0 .concat [ 1 16 0 0], L_0x7faaa4222c70, L_0x7faaa4063170;
L_0x7faaa4223cd0 .arith/sum 17, L_0x7faaa4223a70, L_0x7faaa4223bb0;
    .scope S_0x7faaa4210af0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faaa4222760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faaa4222600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faaa42226b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faaa4222810_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7faaa42228e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 26 "$display", "Mismatch at index 0: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000000, 32'b00000000000000000000000000000000, 1'b0, v0x7faaa42228e0_0, 32'b00000000000000000000000000000000 {0 0 0};
    %load/vec4 v0x7faaa4222760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faaa4222760_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7faaa4222600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faaa42226b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faaa4222810_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7faaa42228e0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 38 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000001, 32'b00000000000000000000000000000000, 1'b0, v0x7faaa42228e0_0, 32'b00000000000000000000000000000001 {0 0 0};
    %load/vec4 v0x7faaa4222760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faaa4222760_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 43 "$display", "Test 1 passed!" {0 0 0};
T_0.3 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7faaa4222600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faaa42226b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faaa4222810_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7faaa42228e0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_call 2 50 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000010, 32'b00000000000000000000000000000000, 1'b0, v0x7faaa42228e0_0, 32'b00000000000000000000000000000010 {0 0 0};
    %load/vec4 v0x7faaa4222760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faaa4222760_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 55 "$display", "Test 2 passed!" {0 0 0};
T_0.5 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7faaa4222600_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7faaa42226b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faaa4222810_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7faaa42228e0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 62 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000010, 32'b00000000000000000000000000000001, 1'b1, v0x7faaa42228e0_0, 32'b00000000000000000000000000000001 {0 0 0};
    %load/vec4 v0x7faaa4222760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faaa4222760_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 67 "$display", "Test 3 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7faaa4222600_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7faaa42226b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faaa4222810_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7faaa42228e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call 2 74 "$display", "Mismatch at index 4: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000010, 32'b00000000000000000000000000000010, 1'b1, v0x7faaa42228e0_0, 32'b00000000000000000000000000000000 {0 0 0};
    %load/vec4 v0x7faaa4222760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faaa4222760_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %vpi_call 2 79 "$display", "Test 4 passed!" {0 0 0};
T_0.9 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7faaa4222600_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7faaa42226b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faaa4222810_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7faaa42228e0_0;
    %pushi/vec4 65536, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %vpi_call 2 86 "$display", "Mismatch at index 5: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000001111111111111111, 32'b00000000000000000000000000000001, 1'b0, v0x7faaa42228e0_0, 32'b00000000000000010000000000000000 {0 0 0};
    %load/vec4 v0x7faaa4222760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faaa4222760_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %vpi_call 2 91 "$display", "Test 5 passed!" {0 0 0};
T_0.11 ;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0x7faaa4222600_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7faaa42226b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faaa4222810_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7faaa42228e0_0;
    %pushi/vec4 65535, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %vpi_call 2 98 "$display", "Mismatch at index 6: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000010000000000000000, 32'b00000000000000000000000000000001, 1'b1, v0x7faaa42228e0_0, 32'b00000000000000001111111111111111 {0 0 0};
    %load/vec4 v0x7faaa4222760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faaa4222760_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 103 "$display", "Test 6 passed!" {0 0 0};
T_0.13 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7faaa4222600_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7faaa42226b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faaa4222810_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7faaa42228e0_0;
    %pushi/vec4 4294967294, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %vpi_call 2 110 "$display", "Mismatch at index 7: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b11111111111111111111111111111111, 32'b11111111111111111111111111111111, 1'b0, v0x7faaa42228e0_0, 32'b11111111111111111111111111111110 {0 0 0};
    %load/vec4 v0x7faaa4222760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faaa4222760_0, 0, 32;
    %jmp T_0.15;
T_0.14 ;
    %vpi_call 2 115 "$display", "Test 7 passed!" {0 0 0};
T_0.15 ;
    %load/vec4 v0x7faaa4222760_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %vpi_call 2 119 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.17;
T_0.16 ;
    %vpi_call 2 121 "$display", "%0d mismatches out of %0d total tests.", v0x7faaa4222760_0, 32'sb00000000000000000000000000001000 {0 0 0};
T_0.17 ;
    %vpi_call 2 122 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Module_addsub_0_tb.v";
    "RaR/modules/Module_addsub.v";
