#! /usr/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xa64950 .scope module, "top" "top" 2 6;
 .timescale 0 0;
v0xab4110_0 .net "channel_busy", 0 0, L_0xab4f40; 1 drivers
v0xab41e0_0 .net "item_in", 7 0, v0xab3c90_0; 1 drivers
v0xab42b0_0 .net "item_read", 0 0, v0xab3d40_0; 1 drivers
v0xab4380_0 .net "parallel_out", 7 0, L_0xab4980; 1 drivers
v0xab4400_0 .net "rclk", 0 0, v0xab3df0_0; 1 drivers
v0xab44d0_0 .net "req", 0 0, v0xab3ea0_0; 1 drivers
v0xab45e0_0 .net "reset", 0 0, v0xab3f80_0; 1 drivers
v0xab4660_0 .net "serial_in", 0 0, L_0xab33b0; 1 drivers
v0xab4780_0 .net "tx_active", 0 0, v0xab2a00_0; 1 drivers
v0xab4800_0 .net "tx_busy", 0 0, L_0xab52d0; 1 drivers
v0xab4880_0 .net "valid", 0 0, L_0xab4c90; 1 drivers
v0xab4900_0 .net "wclk", 0 0, v0xab4000_0; 1 drivers
S_0xab3a90 .scope module, "g0" "generator" 2 24, 2 49, S_0xa64950;
 .timescale 0 0;
P_0xab3b88 .param/l "RCLOCK_PERIOD" 2 50, +C4<01010>;
P_0xab3bb0 .param/l "WCLOCK_PERIOD" 2 51, +C4<01100>;
P_0xab3bd8 .param/l "WCLOCK_PHASE" 2 53, +C4<010>;
v0xab3c90_0 .var "item_in", 7 0;
v0xab3d40_0 .var "item_read", 0 0;
v0xab3df0_0 .var "rclk", 0 0;
v0xab3ea0_0 .var "req", 0 0;
v0xab3f80_0 .var "reset", 0 0;
v0xab4000_0 .var "wclk", 0 0;
S_0xab2bb0 .scope module, "dclk_rx0" "dclk_rx" 2 27, 3 2, S_0xa64950;
 .timescale 0 0;
P_0xab28e8 .param/str "port" 3 5, "west";
P_0xab2910 .param/l "routerid" 3 4, +C4<010>;
v0xab2d90_0 .net *"_s12", 2 0, L_0xab4d80; 1 drivers
v0xab2e50_0 .net *"_s15", 0 0, C4<0>; 1 drivers
v0xab2ef0_0 .net *"_s16", 2 0, C4<000>; 1 drivers
v0xab2f90_0 .net *"_s2", 3 0, L_0xab4a20; 1 drivers
v0xab3010_0 .net *"_s5", 1 0, C4<00>; 1 drivers
v0xab30b0_0 .net *"_s6", 3 0, C4<0010>; 1 drivers
v0xab3190_0 .alias "channel_busy", 0 0, v0xab4110_0;
v0xab3210_0 .var "item", 8 0;
v0xab3290_0 .alias "item_read", 0 0, v0xab42b0_0;
v0xab3330_0 .alias "parallel_out", 7 0, v0xab4380_0;
v0xab3430_0 .alias "rclk", 0 0, v0xab4400_0;
v0xab34d0_0 .alias "reset", 0 0, v0xab45e0_0;
v0xab35f0_0 .alias "serial_in", 0 0, v0xab4660_0;
v0xab36a0_0 .var "state", 1 0;
v0xab37a0_0 .alias "valid", 0 0, v0xab4880_0;
v0xab3820_0 .var "valid_reg", 1 0;
v0xab3720_0 .net "validw", 0 0, L_0xab4b50; 1 drivers
v0xab3970_0 .alias "wclk", 0 0, v0xab4900_0;
E_0xab2ca0 .event posedge, v0xab3430_0;
L_0xab4980 .part v0xab3210_0, 0, 8;
L_0xab4a20 .concat [ 2 2 0 0], v0xab36a0_0, C4<00>;
L_0xab4b50 .cmp/eq 4, L_0xab4a20, C4<0010>;
L_0xab4c90 .part v0xab3820_0, 1, 1;
L_0xab4d80 .concat [ 2 1 0 0], v0xab36a0_0, C4<0>;
L_0xab4f40 .cmp/ne 3, L_0xab4d80, C4<000>;
S_0xa7afa0 .scope module, "tx0" "dclk_tx" 2 37, 4 2, S_0xa64950;
 .timescale 0 0;
P_0xa7e1d8 .param/str "port" 4 5, "east";
P_0xa7e200 .param/l "routerid" 4 4, +C4<01>;
L_0xab33b0 .functor AND 1, L_0xab5160, v0xab2a00_0, C4<1>, C4<1>;
L_0xab52d0 .functor OR 1, v0xab2a00_0, L_0xab50c0, C4<0>, C4<0>;
v0xa94c40_0 .net *"_s3", 0 0, L_0xab5160; 1 drivers
v0xab22c0_0 .var "busy_reg", 1 0;
v0xab2360_0 .net "busy_sync", 0 0, L_0xab50c0; 1 drivers
v0xab2400_0 .alias "channel_busy", 0 0, v0xab4110_0;
v0xab24b0_0 .alias "clk", 0 0, v0xab4900_0;
v0xab2550_0 .var "item", 9 0;
v0xab2630_0 .alias "parallel_in", 7 0, v0xab41e0_0;
v0xab26d0_0 .alias "req", 0 0, v0xab44d0_0;
v0xab27c0_0 .alias "reset", 0 0, v0xab45e0_0;
v0xab2860_0 .alias "serial_out", 0 0, v0xab4660_0;
v0xab2960_0 .var "temp", 7 0;
v0xab2a00_0 .var "tx_active", 0 0;
v0xab2b10_0 .alias "tx_busy", 0 0, v0xab4800_0;
E_0xa7baa0 .event posedge, v0xab24b0_0;
L_0xab50c0 .part v0xab22c0_0, 1, 1;
L_0xab5160 .part v0xab2550_0, 0, 1;
    .scope S_0xab3a90;
T_0 ;
    %set/v v0xab3df0_0, 0, 1;
    %set/v v0xab4000_0, 1, 1;
    %set/v v0xab3c90_0, 0, 8;
    %set/v v0xab3ea0_0, 0, 1;
    %set/v v0xab3d40_0, 0, 1;
    %delay 0, 0;
    %set/v v0xab3f80_0, 1, 1;
    %delay 40, 0;
    %set/v v0xab3f80_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0xab3a90;
T_1 ;
    %delay 5, 0;
    %load/v 8, v0xab3df0_0, 1;
    %inv 8, 1;
    %set/v v0xab3df0_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0xab3a90;
T_2 ;
    %delay 2, 0;
    %load/v 8, v0xab4000_0, 1;
    %inv 8, 1;
    %set/v v0xab4000_0, 8, 1;
    %delay 6, 0;
    %load/v 8, v0xab4000_0, 1;
    %inv 8, 1;
    %set/v v0xab4000_0, 8, 1;
    %delay 4, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0xab3a90;
T_3 ;
    %vpi_call 2 103 "$display", "Start of simulation ...";
    %vpi_call 2 105 "$dumpfile", "dclk_rx.vcd";
    %vpi_call 2 107 "$dumpvars";
    %end;
    .thread T_3;
    .scope S_0xab3a90;
T_4 ;
    %delay 245, 0;
    %set/v v0xab3d40_0, 1, 1;
    %delay 10, 0;
    %set/v v0xab3d40_0, 0, 1;
    %delay 240, 0;
    %set/v v0xab3d40_0, 1, 1;
    %delay 10, 0;
    %set/v v0xab3d40_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0xab3a90;
T_5 ;
    %delay 68, 0;
    %movi 8, 1, 8;
    %set/v v0xab3c90_0, 8, 8;
    %set/v v0xab3ea0_0, 1, 1;
    %delay 12, 0;
    %set/v v0xab3ea0_0, 0, 1;
    %delay 240, 0;
    %set/v v0xab3c90_0, 1, 8;
    %set/v v0xab3ea0_0, 1, 1;
    %delay 12, 0;
    %set/v v0xab3ea0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 146 "$display", "Finished simulation.";
    %vpi_call 2 147 "$finish";
    %end;
    .thread T_5;
    .scope S_0xab2bb0;
T_6 ;
    %wait E_0xab2ca0;
    %load/v 8, v0xab3720_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0xab3820_0, 0, 8;
    %load/v 8, v0xab3820_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0xab3820_0, 0, 8;
    %load/v 8, v0xab34d0_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 9, 0;
    %assign/v0 v0xab3210_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0xab36a0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0xab3820_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0xab36a0_0, 2;
    %mov 10, 0, 2;
    %cmpi/u 8, 2, 4;
    %mov 8, 4, 1;
    %load/v 9, v0xab3290_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0xab36a0_0, 0, 0;
    %ix/load 0, 9, 0;
    %assign/v0 v0xab3210_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0xab3820_0, 0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xab2bb0;
T_7 ;
    %wait E_0xa7baa0;
    %load/v 8, v0xab34d0_0, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 9, 0;
    %assign/v0 v0xab3210_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0xab36a0_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0xab36a0_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %mov 8, 4, 1;
    %load/v 9, v0xab35f0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xab36a0_0, 0, 8;
T_7.2 ;
    %load/v 8, v0xab36a0_0, 2;
    %mov 10, 0, 2;
    %cmpi/u 8, 2, 4;
    %inv 4, 1;
    %jmp/0xz  T_7.4, 4;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.6, 4;
    %load/x1p 8, v0xab3210_0, 8;
    %jmp T_7.7;
T_7.6 ;
    %mov 8, 2, 8;
T_7.7 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0xab3210_0, 0, 8;
    %load/v 8, v0xab35f0_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v0xab3210_0, 0, 8;
    %load/v 8, v0xab3210_0, 1; Only need 1 of 9 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_7.8, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xab36a0_0, 0, 8;
T_7.8 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xa7afa0;
T_8 ;
    %wait E_0xa7baa0;
    %load/v 8, v0xab27c0_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v0xab2550_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xab2a00_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0xab2960_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0xab22c0_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0xab2400_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0xab22c0_0, 0, 8;
    %load/v 8, v0xab22c0_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0xab22c0_0, 0, 8;
    %load/v 8, v0xab2a00_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.2, 8;
    %load/v 8, v0xab2360_0, 1;
    %inv 8, 1;
    %load/v 9, v0xab26d0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xab2a00_0, 0, 1;
    %load/v 8, v0xab2630_0, 8;
    %ix/load 0, 8, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0xab2550_0, 0, 8;
    %load/v 8, v0xab2630_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xab2960_0, 0, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 9, 0;
    %assign/v0/x1 v0xab2550_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0xab2550_0, 0, 1;
T_8.4 ;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v0xab2550_0, 10;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0xab2550_0, 0, 8;
    %load/v 8, v0xab2550_0, 10;
    %mov 18, 0, 22;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 32;
    %cmpi/u 8, 1, 32;
    %jmp/0xz  T_8.6, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0xab2a00_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v0xab2550_0, 0, 0;
T_8.6 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "dclkrx_tb.v";
    "./dclk_rx.v";
    "./dclk_tx.v";
