# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../Downloads/hdl/present.vhd" \
"../../../../../ttcscuoiki/ttcscuoiki.srcs/sources_1/new/present_ctr.vhd" \
"../../../../ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd" \

# Do not sort compile order
nosort
