#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Jun 28 17:44:33 2020
# Process ID: 15188
# Current directory: D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log Top_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_wrapper.tcl
# Log file: D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/synth_1/Top_wrapper.vds
# Journal file: D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 244.125 ; gain = 12.648
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SABER_FPGA_cleaned_for_Github/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SABER_FPGA_cleaned_for_Github/ip_repo/AXIslave_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2018_installed/Vivado/2018.1/data/ip'.
add_files: Time (s): cpu = 00:01:09 ; elapsed = 00:01:33 . Memory (MB): peak = 683.352 ; gain = 439.227
Command: synth_design -top Top_wrapper -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14616 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 683.352 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_wrapper' [D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/hdl/Top_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'Top' [D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/synth/Top.v:13]
INFO: [Synth 8-6157] synthesizing module 'Top_AXI_Slave8Ports_0_0' [D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/synth_1/.Xil/Vivado-15188-DESKTOP-CKUVL5A/realtime/Top_AXI_Slave8Ports_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_AXI_Slave8Ports_0_0' (1#1) [D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/synth_1/.Xil/Vivado-15188-DESKTOP-CKUVL5A/realtime/Top_AXI_Slave8Ports_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Top_ComputeCoreWrapper_0_0' [D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/synth_1/.Xil/Vivado-15188-DESKTOP-CKUVL5A/realtime/Top_ComputeCoreWrapper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_ComputeCoreWrapper_0_0' (2#1) [D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/synth_1/.Xil/Vivado-15188-DESKTOP-CKUVL5A/realtime/Top_ComputeCoreWrapper_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Top_ps8_0_axi_periph_0' [D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/synth/Top.v:237]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1XIAY0P' [D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/synth/Top.v:547]
INFO: [Synth 8-6157] synthesizing module 'Top_auto_ds_0' [D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/synth_1/.Xil/Vivado-15188-DESKTOP-CKUVL5A/realtime/Top_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_auto_ds_0' (3#1) [D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/synth_1/.Xil/Vivado-15188-DESKTOP-CKUVL5A/realtime/Top_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Top_auto_pc_0' [D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/synth_1/.Xil/Vivado-15188-DESKTOP-CKUVL5A/realtime/Top_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_auto_pc_0' (4#1) [D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/synth_1/.Xil/Vivado-15188-DESKTOP-CKUVL5A/realtime/Top_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1XIAY0P' (5#1) [D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/synth/Top.v:547]
INFO: [Synth 8-6155] done synthesizing module 'Top_ps8_0_axi_periph_0' (6#1) [D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/synth/Top.v:237]
INFO: [Synth 8-6157] synthesizing module 'Top_rst_ps8_0_99M_0' [D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/synth_1/.Xil/Vivado-15188-DESKTOP-CKUVL5A/realtime/Top_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_rst_ps8_0_99M_0' (7#1) [D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/synth_1/.Xil/Vivado-15188-DESKTOP-CKUVL5A/realtime/Top_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps8_0_99M' of module 'Top_rst_ps8_0_99M_0' requires 10 connections, but only 7 given [D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/synth/Top.v:185]
INFO: [Synth 8-6157] synthesizing module 'Top_zynq_ultra_ps_e_0_0' [D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/synth_1/.Xil/Vivado-15188-DESKTOP-CKUVL5A/realtime/Top_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Top_zynq_ultra_ps_e_0_0' (8#1) [D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/synth_1/.Xil/Vivado-15188-DESKTOP-CKUVL5A/realtime/Top_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'Top_zynq_ultra_ps_e_0_0' requires 43 connections, but only 41 given [D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/synth/Top.v:193]
INFO: [Synth 8-6155] done synthesizing module 'Top' (9#1) [D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/synth/Top.v:13]
WARNING: [Synth 8-115] binding instance 'Top_i' in module 'Top_wrapper' to reference 'Top' which has no pins
INFO: [Synth 8-6155] done synthesizing module 'Top_wrapper' (10#1) [D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/hdl/Top_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1XIAY0P has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1XIAY0P has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design Top_ps8_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design Top_ps8_0_axi_periph_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 683.352 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 683.352 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 683.352 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_zynq_ultra_ps_e_0_0_1/Top_zynq_ultra_ps_e_0_0/Top_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'Top_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [d:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_zynq_ultra_ps_e_0_0_1/Top_zynq_ultra_ps_e_0_0/Top_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'Top_i/zynq_ultra_ps_e_0'
Parsing XDC File [d:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_AXI_Slave8Ports_0_0/Top_AXI_Slave8Ports_0_0/Top_AXI_Slave8Ports_0_0_in_context.xdc] for cell 'Top_i/AXI_Slave8Ports_0'
Finished Parsing XDC File [d:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_AXI_Slave8Ports_0_0/Top_AXI_Slave8Ports_0_0/Top_AXI_Slave8Ports_0_0_in_context.xdc] for cell 'Top_i/AXI_Slave8Ports_0'
Parsing XDC File [d:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_rst_ps8_0_99M_0/Top_rst_ps8_0_99M_0/Top_rst_ps8_0_99M_0_in_context.xdc] for cell 'Top_i/rst_ps8_0_99M'
Finished Parsing XDC File [d:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_rst_ps8_0_99M_0/Top_rst_ps8_0_99M_0/Top_rst_ps8_0_99M_0_in_context.xdc] for cell 'Top_i/rst_ps8_0_99M'
Parsing XDC File [d:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_ComputeCoreWrapper_0_0/Top_ComputeCoreWrapper_0_0/Top_ComputeCoreWrapper_0_0_in_context.xdc] for cell 'Top_i/ComputeCoreWrapper_0'
Finished Parsing XDC File [d:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_ComputeCoreWrapper_0_0/Top_ComputeCoreWrapper_0_0/Top_ComputeCoreWrapper_0_0_in_context.xdc] for cell 'Top_i/ComputeCoreWrapper_0'
Parsing XDC File [d:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_auto_ds_0/Top_auto_ds_0/Top_auto_ds_0_in_context.xdc] for cell 'Top_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [d:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_auto_ds_0/Top_auto_ds_0/Top_auto_ds_0_in_context.xdc] for cell 'Top_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [d:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_auto_pc_0/Top_auto_pc_0/Top_auto_pc_0_in_context.xdc] for cell 'Top_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_auto_pc_0/Top_auto_pc_0/Top_auto_pc_0_in_context.xdc] for cell 'Top_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1482.992 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:16 ; elapsed = 00:01:28 . Memory (MB): peak = 1482.992 ; gain = 799.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:16 ; elapsed = 00:01:28 . Memory (MB): peak = 1482.992 ; gain = 799.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Top_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Top_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Top_i/AXI_Slave8Ports_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Top_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Top_i/rst_ps8_0_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Top_i/ComputeCoreWrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Top_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Top_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:28 . Memory (MB): peak = 1482.992 ; gain = 799.641
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'Top_i' in module 'Top_wrapper' to reference 'Top' which has no pins
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:29 . Memory (MB): peak = 1482.992 ; gain = 799.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Top_ps8_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design Top_ps8_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design Top_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design Top_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:31 . Memory (MB): peak = 1482.992 ; gain = 799.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Top_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'Top_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:46 ; elapsed = 00:03:05 . Memory (MB): peak = 2112.320 ; gain = 1428.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:46 ; elapsed = 00:03:05 . Memory (MB): peak = 2112.320 ; gain = 1428.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:46 ; elapsed = 00:03:05 . Memory (MB): peak = 2113.387 ; gain = 1430.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:49 ; elapsed = 00:03:08 . Memory (MB): peak = 2113.949 ; gain = 1430.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:49 ; elapsed = 00:03:08 . Memory (MB): peak = 2113.949 ; gain = 1430.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:49 ; elapsed = 00:03:08 . Memory (MB): peak = 2113.949 ; gain = 1430.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:49 ; elapsed = 00:03:08 . Memory (MB): peak = 2113.949 ; gain = 1430.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:49 ; elapsed = 00:03:08 . Memory (MB): peak = 2113.949 ; gain = 1430.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:49 ; elapsed = 00:03:08 . Memory (MB): peak = 2113.949 ; gain = 1430.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |Top_auto_ds_0              |         1|
|2     |Top_auto_pc_0              |         1|
|3     |Top_AXI_Slave8Ports_0_0    |         1|
|4     |Top_ComputeCoreWrapper_0_0 |         1|
|5     |Top_rst_ps8_0_99M_0        |         1|
|6     |Top_zynq_ultra_ps_e_0_0    |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |Top_AXI_Slave8Ports_0_0    |     1|
|2     |Top_ComputeCoreWrapper_0_0 |     1|
|3     |Top_auto_ds_0              |     1|
|4     |Top_auto_pc_0              |     1|
|5     |Top_rst_ps8_0_99M_0        |     1|
|6     |Top_zynq_ultra_ps_e_0_0    |     1|
+------+---------------------------+------+

Report Instance Areas: 
+------+---------------------+-------------------------+------+
|      |Instance             |Module                   |Cells |
+------+---------------------+-------------------------+------+
|1     |top                  |                         |  1135|
|2     |  Top_i              |Top                      |  1135|
|3     |    ps8_0_axi_periph |Top_ps8_0_axi_periph_0   |   519|
|4     |      s00_couplers   |s00_couplers_imp_1XIAY0P |   519|
+------+---------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:49 ; elapsed = 00:03:08 . Memory (MB): peak = 2113.949 ; gain = 1430.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:50 ; elapsed = 00:02:26 . Memory (MB): peak = 2113.949 ; gain = 630.957
Synthesis Optimization Complete : Time (s): cpu = 00:02:49 ; elapsed = 00:03:09 . Memory (MB): peak = 2113.949 ; gain = 1430.598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:57 ; elapsed = 00:03:21 . Memory (MB): peak = 2167.051 ; gain = 1483.699
INFO: [Common 17-1381] The checkpoint 'D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/synth_1/Top_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_wrapper_utilization_synth.rpt -pb Top_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.629 . Memory (MB): peak = 2167.051 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 28 17:50:04 2020...
