
*** Running vivado
    with args -log dma_axis_ip_example_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_axis_ip_example_xbar_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Aug 21 20:18:31 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source dma_axis_ip_example_xbar_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 516.797 ; gain = 200.398
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/w/inkjet_3d/MP113_FPGA/Design_1/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dma_axis_ip_example_xbar_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 251729626571c7cc to dir: C:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.runs/dma_axis_ip_example_xbar_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.cache/ip/2024.1/2/5/251729626571c7cc/dma_axis_ip_example_xbar_0.dcp to C:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.runs/dma_axis_ip_example_xbar_0_synth_1/dma_axis_ip_example_xbar_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.cache/ip/2024.1/2/5/251729626571c7cc/dma_axis_ip_example_xbar_0_sim_netlist.v to C:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.runs/dma_axis_ip_example_xbar_0_synth_1/dma_axis_ip_example_xbar_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.cache/ip/2024.1/2/5/251729626571c7cc/dma_axis_ip_example_xbar_0_sim_netlist.vhdl to C:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.runs/dma_axis_ip_example_xbar_0_synth_1/dma_axis_ip_example_xbar_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.cache/ip/2024.1/2/5/251729626571c7cc/dma_axis_ip_example_xbar_0_stub.v to C:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.runs/dma_axis_ip_example_xbar_0_synth_1/dma_axis_ip_example_xbar_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.cache/ip/2024.1/2/5/251729626571c7cc/dma_axis_ip_example_xbar_0_stub.vhdl to C:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.runs/dma_axis_ip_example_xbar_0_synth_1/dma_axis_ip_example_xbar_0_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP dma_axis_ip_example_xbar_0, cache-ID = 251729626571c7cc.
INFO: [Common 17-206] Exiting Vivado at Wed Aug 21 20:18:45 2024...

*** Running vivado
    with args -log dma_axis_ip_example_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_axis_ip_example_xbar_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Aug 23 06:26:15 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source dma_axis_ip_example_xbar_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 513.824 ; gain = 194.762
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/w/inkjet_3d/MP113_FPGA/Design_1/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dma_axis_ip_example_xbar_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 251729626571c7cc to dir: C:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.runs/dma_axis_ip_example_xbar_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.cache/ip/2024.1/2/5/251729626571c7cc/dma_axis_ip_example_xbar_0.dcp to C:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.runs/dma_axis_ip_example_xbar_0_synth_1/dma_axis_ip_example_xbar_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.cache/ip/2024.1/2/5/251729626571c7cc/dma_axis_ip_example_xbar_0_sim_netlist.v to C:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.runs/dma_axis_ip_example_xbar_0_synth_1/dma_axis_ip_example_xbar_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.cache/ip/2024.1/2/5/251729626571c7cc/dma_axis_ip_example_xbar_0_sim_netlist.vhdl to C:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.runs/dma_axis_ip_example_xbar_0_synth_1/dma_axis_ip_example_xbar_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.cache/ip/2024.1/2/5/251729626571c7cc/dma_axis_ip_example_xbar_0_stub.v to C:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.runs/dma_axis_ip_example_xbar_0_synth_1/dma_axis_ip_example_xbar_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.cache/ip/2024.1/2/5/251729626571c7cc/dma_axis_ip_example_xbar_0_stub.vhdl to C:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.runs/dma_axis_ip_example_xbar_0_synth_1/dma_axis_ip_example_xbar_0_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP dma_axis_ip_example_xbar_0, cache-ID = 251729626571c7cc.
INFO: [Common 17-206] Exiting Vivado at Fri Aug 23 06:26:29 2024...

*** Running vivado
    with args -log dma_axis_ip_example_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_axis_ip_example_xbar_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Aug 23 13:35:17 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source dma_axis_ip_example_xbar_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 514.523 ; gain = 196.496
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/w/inkjet_3d/MP113_FPGA/Design_1/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dma_axis_ip_example_xbar_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 251729626571c7cc to dir: C:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.runs/dma_axis_ip_example_xbar_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.cache/ip/2024.1/2/5/251729626571c7cc/dma_axis_ip_example_xbar_0.dcp to C:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.runs/dma_axis_ip_example_xbar_0_synth_1/dma_axis_ip_example_xbar_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.cache/ip/2024.1/2/5/251729626571c7cc/dma_axis_ip_example_xbar_0_sim_netlist.v to C:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.runs/dma_axis_ip_example_xbar_0_synth_1/dma_axis_ip_example_xbar_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.cache/ip/2024.1/2/5/251729626571c7cc/dma_axis_ip_example_xbar_0_sim_netlist.vhdl to C:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.runs/dma_axis_ip_example_xbar_0_synth_1/dma_axis_ip_example_xbar_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.cache/ip/2024.1/2/5/251729626571c7cc/dma_axis_ip_example_xbar_0_stub.v to C:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.runs/dma_axis_ip_example_xbar_0_synth_1/dma_axis_ip_example_xbar_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.cache/ip/2024.1/2/5/251729626571c7cc/dma_axis_ip_example_xbar_0_stub.vhdl to C:/Users/w/inkjet_3d/MP113_FPGA/Design_1/myproj/project_1.runs/dma_axis_ip_example_xbar_0_synth_1/dma_axis_ip_example_xbar_0_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP dma_axis_ip_example_xbar_0, cache-ID = 251729626571c7cc.
INFO: [Common 17-206] Exiting Vivado at Fri Aug 23 13:35:31 2024...
