Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 19 23:29:37 2020
| Host         : Clarencedc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (20)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: auto/slowclk/M_ctr_q_reg[27]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: auto/slowclkedge/M_last_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.113        0.000                      0                  346        0.168        0.000                      0                  346        4.500        0.000                       0                   169  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.113        0.000                      0                  346        0.168        0.000                      0                  346        4.500        0.000                       0                   169  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 1.042ns (19.095%)  route 4.415ns (80.905%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.632     5.216    buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.518     5.734 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           1.012     6.746    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]
    SLICE_X62Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.870 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.667     7.537    buttoncond_gen_0[3].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.661 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.444     8.105    buttoncond_gen_0[3].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.229 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           1.324     9.553    buttoncond_gen_0[3].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y29         LUT1 (Prop_lut1_I0_O)        0.152     9.705 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__2/O
                         net (fo=20, routed)          0.968    10.673    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__2_n_0
    SLICE_X60Y37         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.514    14.919    buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y37         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism              0.273    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X60Y37         FDRE (Setup_fdre_C_CE)      -0.371    14.786    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -10.673    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 1.042ns (19.095%)  route 4.415ns (80.905%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.632     5.216    buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.518     5.734 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           1.012     6.746    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]
    SLICE_X62Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.870 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.667     7.537    buttoncond_gen_0[3].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.661 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.444     8.105    buttoncond_gen_0[3].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.229 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           1.324     9.553    buttoncond_gen_0[3].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y29         LUT1 (Prop_lut1_I0_O)        0.152     9.705 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__2/O
                         net (fo=20, routed)          0.968    10.673    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__2_n_0
    SLICE_X60Y37         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.514    14.919    buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y37         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[17]/C
                         clock pessimism              0.273    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X60Y37         FDRE (Setup_fdre_C_CE)      -0.371    14.786    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -10.673    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 1.042ns (19.095%)  route 4.415ns (80.905%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.632     5.216    buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.518     5.734 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           1.012     6.746    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]
    SLICE_X62Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.870 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.667     7.537    buttoncond_gen_0[3].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.661 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.444     8.105    buttoncond_gen_0[3].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.229 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           1.324     9.553    buttoncond_gen_0[3].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y29         LUT1 (Prop_lut1_I0_O)        0.152     9.705 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__2/O
                         net (fo=20, routed)          0.968    10.673    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__2_n_0
    SLICE_X60Y37         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.514    14.919    buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y37         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism              0.273    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X60Y37         FDRE (Setup_fdre_C_CE)      -0.371    14.786    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -10.673    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 1.042ns (19.095%)  route 4.415ns (80.905%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.632     5.216    buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.518     5.734 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           1.012     6.746    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]
    SLICE_X62Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.870 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.667     7.537    buttoncond_gen_0[3].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.661 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.444     8.105    buttoncond_gen_0[3].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.229 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           1.324     9.553    buttoncond_gen_0[3].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y29         LUT1 (Prop_lut1_I0_O)        0.152     9.705 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__2/O
                         net (fo=20, routed)          0.968    10.673    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__2_n_0
    SLICE_X60Y37         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.514    14.919    buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y37         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism              0.273    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X60Y37         FDRE (Setup_fdre_C_CE)      -0.371    14.786    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -10.673    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 1.042ns (19.452%)  route 4.315ns (80.548%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.632     5.216    buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.518     5.734 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           1.012     6.746    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]
    SLICE_X62Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.870 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.667     7.537    buttoncond_gen_0[3].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.661 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.444     8.105    buttoncond_gen_0[3].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.229 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           1.324     9.553    buttoncond_gen_0[3].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y29         LUT1 (Prop_lut1_I0_O)        0.152     9.705 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__2/O
                         net (fo=20, routed)          0.868    10.573    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__2_n_0
    SLICE_X60Y34         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.512    14.917    buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y34         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[4]/C
                         clock pessimism              0.273    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X60Y34         FDRE (Setup_fdre_C_CE)      -0.371    14.784    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 1.042ns (19.452%)  route 4.315ns (80.548%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.632     5.216    buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.518     5.734 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           1.012     6.746    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]
    SLICE_X62Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.870 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.667     7.537    buttoncond_gen_0[3].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.661 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.444     8.105    buttoncond_gen_0[3].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.229 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           1.324     9.553    buttoncond_gen_0[3].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y29         LUT1 (Prop_lut1_I0_O)        0.152     9.705 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__2/O
                         net (fo=20, routed)          0.868    10.573    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__2_n_0
    SLICE_X60Y34         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.512    14.917    buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y34         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[5]/C
                         clock pessimism              0.273    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X60Y34         FDRE (Setup_fdre_C_CE)      -0.371    14.784    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 1.042ns (19.452%)  route 4.315ns (80.548%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.632     5.216    buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.518     5.734 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           1.012     6.746    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]
    SLICE_X62Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.870 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.667     7.537    buttoncond_gen_0[3].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.661 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.444     8.105    buttoncond_gen_0[3].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.229 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           1.324     9.553    buttoncond_gen_0[3].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y29         LUT1 (Prop_lut1_I0_O)        0.152     9.705 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__2/O
                         net (fo=20, routed)          0.868    10.573    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__2_n_0
    SLICE_X60Y34         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.512    14.917    buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y34         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/C
                         clock pessimism              0.273    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X60Y34         FDRE (Setup_fdre_C_CE)      -0.371    14.784    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 1.042ns (19.452%)  route 4.315ns (80.548%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.632     5.216    buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.518     5.734 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           1.012     6.746    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]
    SLICE_X62Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.870 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.667     7.537    buttoncond_gen_0[3].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.661 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.444     8.105    buttoncond_gen_0[3].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.229 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           1.324     9.553    buttoncond_gen_0[3].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y29         LUT1 (Prop_lut1_I0_O)        0.152     9.705 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__2/O
                         net (fo=20, routed)          0.868    10.573    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__2_n_0
    SLICE_X60Y34         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.512    14.917    buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y34         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
                         clock pessimism              0.273    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X60Y34         FDRE (Setup_fdre_C_CE)      -0.371    14.784    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 1.042ns (19.597%)  route 4.275ns (80.403%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.632     5.216    buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.518     5.734 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           1.012     6.746    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]
    SLICE_X62Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.870 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.667     7.537    buttoncond_gen_0[3].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.661 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.444     8.105    buttoncond_gen_0[3].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.229 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           1.324     9.553    buttoncond_gen_0[3].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y29         LUT1 (Prop_lut1_I0_O)        0.152     9.705 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__2/O
                         net (fo=20, routed)          0.829    10.534    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__2_n_0
    SLICE_X60Y36         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.513    14.918    buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y36         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/C
                         clock pessimism              0.273    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X60Y36         FDRE (Setup_fdre_C_CE)      -0.371    14.785    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -10.534    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 1.042ns (19.597%)  route 4.275ns (80.403%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.632     5.216    buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.518     5.734 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           1.012     6.746    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]
    SLICE_X62Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.870 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.667     7.537    buttoncond_gen_0[3].buttoncond/M_last_q_i_5__1_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.661 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.444     8.105    buttoncond_gen_0[3].buttoncond/M_last_q_i_3__1_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.229 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           1.324     9.553    buttoncond_gen_0[3].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y29         LUT1 (Prop_lut1_I0_O)        0.152     9.705 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__2/O
                         net (fo=20, routed)          0.829    10.534    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__2_n_0
    SLICE_X60Y36         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.513    14.918    buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X60Y36         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[13]/C
                         clock pessimism              0.273    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X60Y36         FDRE (Setup_fdre_C_CE)      -0.371    14.785    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -10.534    
  -------------------------------------------------------------------
                         slack                                  4.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.559     1.503    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y18         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.110     1.754    reset_cond/M_stage_d[2]
    SLICE_X49Y19         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.826     2.016    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y19         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X49Y19         FDSE (Hold_fdse_C_D)         0.070     1.586    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 buttondetector_gen_0[4].buttondetector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_M_input_controller_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.603%)  route 0.174ns (48.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.559     1.503    buttondetector_gen_0[4].buttondetector/clk_IBUF_BUFG
    SLICE_X57Y29         FDRE                                         r  buttondetector_gen_0[4].buttondetector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  buttondetector_gen_0[4].buttondetector/M_last_q_reg/Q
                         net (fo=10, routed)          0.174     1.818    buttoncond_gen_0[4].buttoncond/M_last_q
    SLICE_X56Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.863 r  buttoncond_gen_0[4].buttoncond/FSM_onehot_M_input_controller_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.863    buttoncond_gen_0[4].buttoncond_n_1
    SLICE_X56Y29         FDSE                                         r  FSM_onehot_M_input_controller_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.826     2.016    clk_IBUF_BUFG
    SLICE_X56Y29         FDSE                                         r  FSM_onehot_M_input_controller_q_reg[0]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X56Y29         FDSE (Hold_fdse_C_D)         0.120     1.636    FSM_onehot_M_input_controller_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.988%)  route 0.180ns (56.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.595     1.539    buttoncond_gen_0[1].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X62Y43         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.180     1.859    buttoncond_gen_0[1].buttoncond/sync/M_pipe_d__0[1]
    SLICE_X62Y40         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.865     2.055    buttoncond_gen_0[1].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X62Y40         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.501     1.554    
    SLICE_X62Y40         FDRE (Hold_fdre_C_D)         0.070     1.624    buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 buttondetector_gen_0[1].buttondetector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_mode_controller_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.163%)  route 0.178ns (48.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.584     1.528    buttondetector_gen_0[1].buttondetector/clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  buttondetector_gen_0[1].buttondetector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  buttondetector_gen_0[1].buttondetector/M_last_q_reg/Q
                         net (fo=7, routed)           0.178     1.846    buttoncond_gen_0[1].buttoncond/M_last_q
    SLICE_X62Y29         LUT3 (Prop_lut3_I1_O)        0.045     1.891 r  buttoncond_gen_0[1].buttoncond/M_mode_controller_q_i_1/O
                         net (fo=1, routed)           0.000     1.891    buttoncond_gen_0[1].buttoncond_n_1
    SLICE_X62Y29         FDRE                                         r  M_mode_controller_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.855     2.045    clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  M_mode_controller_q_reg/C
                         clock pessimism             -0.480     1.565    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.091     1.656    M_mode_controller_q_reg
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.559     1.503    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y18         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.814    reset_cond/M_stage_d[1]
    SLICE_X49Y18         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.827     2.017    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y18         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X49Y18         FDSE (Hold_fdse_C_D)         0.066     1.569    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 FSM_onehot_M_input_controller_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_M_input_controller_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.379%)  route 0.175ns (45.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.559     1.503    clk_IBUF_BUFG
    SLICE_X56Y29         FDSE                                         r  FSM_onehot_M_input_controller_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDSE (Prop_fdse_C_Q)         0.164     1.667 r  FSM_onehot_M_input_controller_q_reg[0]/Q
                         net (fo=20, routed)          0.175     1.842    buttoncond_gen_0[4].buttoncond/M_a_mem_d
    SLICE_X56Y28         LUT6 (Prop_lut6_I3_O)        0.045     1.887 r  buttoncond_gen_0[4].buttoncond/FSM_onehot_M_input_controller_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.887    buttoncond_gen_0[4].buttoncond_n_2
    SLICE_X56Y28         FDRE                                         r  FSM_onehot_M_input_controller_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.825     2.015    clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  FSM_onehot_M_input_controller_q_reg[1]/C
                         clock pessimism             -0.499     1.516    
    SLICE_X56Y28         FDRE (Hold_fdre_C_D)         0.120     1.636    FSM_onehot_M_input_controller_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 auto/slowclk/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/slowclk/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.554     1.498    auto/slowclk/clk_IBUF_BUFG
    SLICE_X52Y26         FDRE                                         r  auto/slowclk/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  auto/slowclk/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.776    auto/slowclk/M_ctr_q_reg_n_0_[18]
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.886 r  auto/slowclk/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.886    auto/slowclk/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X52Y26         FDRE                                         r  auto/slowclk/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.822     2.012    auto/slowclk/clk_IBUF_BUFG
    SLICE_X52Y26         FDRE                                         r  auto/slowclk/M_ctr_q_reg[18]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X52Y26         FDRE (Hold_fdre_C_D)         0.134     1.632    auto/slowclk/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 auto/slowclk/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/slowclk/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.554     1.498    auto/slowclk/clk_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  auto/slowclk/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  auto/slowclk/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.776    auto/slowclk/M_ctr_q_reg_n_0_[6]
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.886 r  auto/slowclk/M_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.886    auto/slowclk/M_ctr_q_reg[4]_i_1_n_5
    SLICE_X52Y23         FDRE                                         r  auto/slowclk/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.822     2.012    auto/slowclk/clk_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  auto/slowclk/M_ctr_q_reg[6]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X52Y23         FDRE (Hold_fdre_C_D)         0.134     1.632    auto/slowclk/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 auto/slowclk/M_ctr_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/slowclk/M_ctr_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.556     1.500    auto/slowclk/clk_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  auto/slowclk/M_ctr_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  auto/slowclk/M_ctr_q_reg[26]/Q
                         net (fo=1, routed)           0.114     1.778    auto/slowclk/M_ctr_q_reg_n_0_[26]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.888 r  auto/slowclk/M_ctr_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    auto/slowclk/M_ctr_q_reg[24]_i_1_n_5
    SLICE_X52Y28         FDRE                                         r  auto/slowclk/M_ctr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.825     2.015    auto/slowclk/clk_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  auto/slowclk/M_ctr_q_reg[26]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X52Y28         FDRE (Hold_fdre_C_D)         0.134     1.634    auto/slowclk/M_ctr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 auto/slowclk/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/slowclk/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.553     1.497    auto/slowclk/clk_IBUF_BUFG
    SLICE_X52Y24         FDRE                                         r  auto/slowclk/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  auto/slowclk/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.775    auto/slowclk/M_ctr_q_reg_n_0_[10]
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.885 r  auto/slowclk/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    auto/slowclk/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X52Y24         FDRE                                         r  auto/slowclk/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.821     2.011    auto/slowclk/clk_IBUF_BUFG
    SLICE_X52Y24         FDRE                                         r  auto/slowclk/M_ctr_q_reg[10]/C
                         clock pessimism             -0.514     1.497    
    SLICE_X52Y24         FDRE (Hold_fdre_C_D)         0.134     1.631    auto/slowclk/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X56Y29   FSM_onehot_M_input_controller_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y28   FSM_onehot_M_input_controller_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y29   FSM_onehot_M_input_controller_q_reg[1]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y25   FSM_onehot_M_input_controller_q_reg[1]_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y25   FSM_onehot_M_input_controller_q_reg[1]_rep__1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y27   FSM_onehot_M_input_controller_q_reg[1]_rep__2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y27   FSM_onehot_M_input_controller_q_reg[1]_rep__3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y27   FSM_onehot_M_input_controller_q_reg[1]_rep__4/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y27   FSM_onehot_M_input_controller_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y25   FSM_onehot_M_input_controller_q_reg[1]_rep__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y25   FSM_onehot_M_input_controller_q_reg[1]_rep__1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y26   auto/slowclk/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y26   auto/slowclk/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y26   auto/slowclk/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y26   auto/slowclk/M_ctr_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y23   auto/slowclk/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y23   auto/slowclk/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y23   auto/slowclk/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y23   auto/slowclk/M_ctr_q_reg[7]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X56Y29   FSM_onehot_M_input_controller_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   FSM_onehot_M_input_controller_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y29   FSM_onehot_M_input_controller_q_reg[1]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   M_a_mem_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   M_mode_controller_q_reg_rep__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   M_mode_controller_q_reg_rep__1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   M_mode_controller_q_reg_rep__2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   M_mode_controller_q_reg_rep__3/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   M_mode_controller_q_reg_rep__4/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X49Y18   reset_cond/M_stage_q_reg[0]/C



