###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        92304   # Number of WRITE/WRITEP commands
num_reads_done                 =      1676975   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1299355   # Number of read row buffer hits
num_read_cmds                  =      1676970   # Number of READ/READP commands
num_writes_done                =        92338   # Number of read requests issued
num_write_row_hits             =        60534   # Number of write row buffer hits
num_act_cmds                   =       412267   # Number of ACT commands
num_pre_cmds                   =       412237   # Number of PRE commands
num_ondemand_pres              =       387099   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9557442   # Cyles of rank active rank.0
rank_active_cycles.1           =      9335825   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       442558   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       664175   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1647997   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        50351   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        16179   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        11931   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9832   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5691   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4392   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2873   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1952   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1682   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16539   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =            8   # Write cmd latency (cycles)
write_latency[60-79]           =           22   # Write cmd latency (cycles)
write_latency[80-99]           =           51   # Write cmd latency (cycles)
write_latency[100-119]         =           70   # Write cmd latency (cycles)
write_latency[120-139]         =          133   # Write cmd latency (cycles)
write_latency[140-159]         =          195   # Write cmd latency (cycles)
write_latency[160-179]         =          243   # Write cmd latency (cycles)
write_latency[180-199]         =          348   # Write cmd latency (cycles)
write_latency[200-]            =        91226   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       346012   # Read request latency (cycles)
read_latency[40-59]            =       151125   # Read request latency (cycles)
read_latency[60-79]            =       166492   # Read request latency (cycles)
read_latency[80-99]            =       106254   # Read request latency (cycles)
read_latency[100-119]          =        87659   # Read request latency (cycles)
read_latency[120-139]          =        80396   # Read request latency (cycles)
read_latency[140-159]          =        64666   # Read request latency (cycles)
read_latency[160-179]          =        54833   # Read request latency (cycles)
read_latency[180-199]          =        47427   # Read request latency (cycles)
read_latency[200-]             =       572101   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.60782e+08   # Write energy
read_energy                    =  6.76154e+09   # Read energy
act_energy                     =  1.12796e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.12428e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.18804e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.96384e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.82555e+09   # Active standby energy rank.1
average_read_latency           =       261.64   # Average read request latency (cycles)
average_interarrival           =      5.65157   # Average request interarrival latency (cycles)
total_energy                   =  2.13756e+10   # Total energy (pJ)
average_power                  =      2137.56   # Average power (mW)
average_bandwidth              =      15.0981   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        88537   # Number of WRITE/WRITEP commands
num_reads_done                 =      1658852   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1303941   # Number of read row buffer hits
num_read_cmds                  =      1658845   # Number of READ/READP commands
num_writes_done                =        88553   # Number of read requests issued
num_write_row_hits             =        59167   # Number of write row buffer hits
num_act_cmds                   =       386730   # Number of ACT commands
num_pre_cmds                   =       386701   # Number of PRE commands
num_ondemand_pres              =       361452   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9484584   # Cyles of rank active rank.0
rank_active_cycles.1           =      9403375   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       515416   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       596625   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1625481   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        48404   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        16514   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        12658   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9737   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6116   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4667   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3127   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2129   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1754   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16838   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =            9   # Write cmd latency (cycles)
write_latency[40-59]           =           16   # Write cmd latency (cycles)
write_latency[60-79]           =           42   # Write cmd latency (cycles)
write_latency[80-99]           =           82   # Write cmd latency (cycles)
write_latency[100-119]         =          113   # Write cmd latency (cycles)
write_latency[120-139]         =          177   # Write cmd latency (cycles)
write_latency[140-159]         =          250   # Write cmd latency (cycles)
write_latency[160-179]         =          343   # Write cmd latency (cycles)
write_latency[180-199]         =          454   # Write cmd latency (cycles)
write_latency[200-]            =        87047   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       396710   # Read request latency (cycles)
read_latency[40-59]            =       165116   # Read request latency (cycles)
read_latency[60-79]            =       177424   # Read request latency (cycles)
read_latency[80-99]            =       111360   # Read request latency (cycles)
read_latency[100-119]          =        91275   # Read request latency (cycles)
read_latency[120-139]          =        82002   # Read request latency (cycles)
read_latency[140-159]          =        63589   # Read request latency (cycles)
read_latency[160-179]          =        53306   # Read request latency (cycles)
read_latency[180-199]          =        44710   # Read request latency (cycles)
read_latency[200-]             =       473348   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.41977e+08   # Write energy
read_energy                    =  6.68846e+09   # Read energy
act_energy                     =  1.05809e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =    2.474e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.8638e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91838e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.86771e+09   # Active standby energy rank.1
average_read_latency           =      219.956   # Average read request latency (cycles)
average_interarrival           =      5.72271   # Average request interarrival latency (cycles)
total_energy                   =   2.1213e+10   # Total energy (pJ)
average_power                  =       2121.3   # Average power (mW)
average_bandwidth              =      14.9112   # Average bandwidth
