Layer Pairs Export File for PCB: D:\SVN_neu\AA_SVN_cleaned_up_projects\3_FPGA_box_V2\FPGA_Frontpanel_3_V1\board2.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=board2.txt|DrillLayers=gtl,gbl
