;redcode
;assert 1
	SPL 0, #82
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 270, 60
	SLT 270, 60
	DAT #121, #61
	JMZ @12, #206
	JMP @12, #206
	JMZ @12, #206
	JMP @12, #206
	CMP @127, 100
	CMP -7, <-420
	CMP @127, 106
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
	CMP @0, @1
	MOV 12, @15
	MOV 100, 91
	JMP @12, #206
	JMP @12, #206
	CMP @127, 100
	CMP @127, 100
	SLT 10, 9
	JMP 12, #15
	DJN @12, #206
	CMP 12, @510
	SLT 270, 60
	JMP @-12, #200
	SPL 0, #82
	DJN @12, #206
	JMP @-12, #200
	SPL 0, #82
	SPL 0, #82
	SLT 270, 60
	SLT 270, 60
	SPL 0, #82
	JMP @-12, #200
	CMP @121, 106
	SPL 0, #82
	CMP @121, 106
	SPL 0, #82
	MOV 100, 91
	CMP -7, <-420
	SPL 0, #82
	SPL 0, #82
	SPL 0, #82
	JMN 0, #82
	DAT #121, #61
