#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 17 20:21:26 2022
# Process ID: 95688
# Current directory: C:/Users/13232/Desktop/vivado/zy_lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent94304 C:\Users\13232\Desktop\vivado\zy_lab1\zy_lab1.xpr
# Log file: C:/Users/13232/Desktop/vivado/zy_lab1/vivado.log
# Journal file: C:/Users/13232/Desktop/vivado/zy_lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/13232/Desktop/vivado/组原_lab1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.ip_user_files', nor could it be found using path 'C:/Users/13232/Desktop/vivado/组原_lab1/组原_lab1.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Mar 17 20:21:57 2022] Launched synth_1...
Run output will be captured here: C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.runs/synth_1/runme.log
[Thu Mar 17 20:21:57 2022] Launched impl_1...
Run output will be captured here: C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E91BA
set_property PROGRAM.FILE {C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.runs/impl_1/ALU_test.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.runs/impl_1/ALU_test.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close [ open C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.srcs/sources_1/new/fls.v w ]
add_files C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.srcs/sources_1/new/fls.v
update_compile_order -fileset sources_1
close [ open C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.srcs/constrs_1/new/fls_xdc.xdc w ]
add_files -fileset constrs_1 C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.srcs/constrs_1/new/fls_xdc.xdc
set_property target_constrs_file C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.srcs/constrs_1/new/fls_xdc.xdc [current_fileset -constrset]
set_property top fls [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Mar 17 21:06:32 2022] Launched synth_1...
Run output will be captured here: C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.runs/synth_1/runme.log
[Thu Mar 17 21:06:32 2022] Launched impl_1...
Run output will be captured here: C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E91BA
set_property PROGRAM.FILE {C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.runs/impl_1/fls.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.runs/impl_1/fls.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Mar 17 21:12:33 2022] Launched synth_1...
Run output will be captured here: C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.runs/synth_1/runme.log
[Thu Mar 17 21:12:33 2022] Launched impl_1...
Run output will be captured here: C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.runs/impl_1/fls.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close [ open C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.srcs/sources_1/new/D.v w ]
add_files C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.srcs/sources_1/new/D.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Mar 17 21:20:11 2022] Launched synth_1...
Run output will be captured here: C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.runs/synth_1/runme.log
[Thu Mar 17 21:20:11 2022] Launched impl_1...
Run output will be captured here: C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Mar 17 21:20:30 2022] Launched synth_1...
Run output will be captured here: C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.runs/synth_1/runme.log
[Thu Mar 17 21:20:31 2022] Launched impl_1...
Run output will be captured here: C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E91BA
set_property PROGRAM.FILE {C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.runs/impl_1/fls.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.runs/impl_1/fls.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
add_files -norecurse {C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.srcs/sources_1/new/top_qdd.v C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.srcs/sources_1/new/register.v}
WARNING: [filemgmt 56-12] File 'C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.srcs/sources_1/new/register.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.srcs/sources_1/new/counter21.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Mar 17 21:28:41 2022] Launched synth_1...
Run output will be captured here: C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.runs/synth_1/runme.log
[Thu Mar 17 21:28:41 2022] Launched impl_1...
Run output will be captured here: C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E91BA
set_property PROGRAM.FILE {C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.runs/impl_1/fls.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.runs/impl_1/fls.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Mar 17 21:36:57 2022] Launched synth_1...
Run output will be captured here: C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.runs/synth_1/runme.log
[Thu Mar 17 21:36:57 2022] Launched impl_1...
Run output will be captured here: C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/13232/Desktop/vivado/zy_lab1/zy_lab1.runs/impl_1/fls.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 17 21:43:07 2022...
