IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.22        Core1: 161.34        
Core2: 38.96        Core3: 175.31        
Core4: 57.24        Core5: 158.56        
Core6: 30.39        Core7: 189.92        
Core8: 34.13        Core9: 91.62        
Core10: 35.55        Core11: 196.53        
Core12: 39.97        Core13: 159.02        
Core14: 40.04        Core15: 176.66        
Core16: 41.72        Core17: 160.11        
Core18: 23.60        Core19: 155.74        
Core20: 50.22        Core21: 177.54        
Core22: 26.56        Core23: 158.73        
Core24: 40.01        Core25: 172.98        
Core26: 19.58        Core27: 175.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.27
Socket1: 166.76
DDR read Latency(ns)
Socket0: 40876.00
Socket1: 189.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 49.86        Core1: 160.72        
Core2: 32.92        Core3: 175.04        
Core4: 55.10        Core5: 157.43        
Core6: 24.71        Core7: 188.30        
Core8: 35.34        Core9: 91.16        
Core10: 35.56        Core11: 194.66        
Core12: 36.12        Core13: 158.86        
Core14: 36.17        Core15: 175.45        
Core16: 46.06        Core17: 160.23        
Core18: 43.01        Core19: 155.46        
Core20: 21.36        Core21: 176.55        
Core22: 47.81        Core23: 158.70        
Core24: 34.66        Core25: 170.78        
Core26: 41.04        Core27: 175.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.27
Socket1: 166.16
DDR read Latency(ns)
Socket0: 42293.31
Socket1: 191.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.15        Core1: 161.94        
Core2: 48.76        Core3: 174.67        
Core4: 38.23        Core5: 159.45        
Core6: 35.20        Core7: 191.49        
Core8: 41.34        Core9: 92.62        
Core10: 45.84        Core11: 194.66        
Core12: 40.94        Core13: 159.48        
Core14: 44.58        Core15: 175.86        
Core16: 45.13        Core17: 161.14        
Core18: 21.87        Core19: 155.17        
Core20: 27.98        Core21: 178.14        
Core22: 39.23        Core23: 159.33        
Core24: 33.89        Core25: 168.78        
Core26: 40.78        Core27: 175.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.83
Socket1: 166.78
DDR read Latency(ns)
Socket0: 38769.68
Socket1: 191.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.43        Core1: 164.55        
Core2: 50.19        Core3: 175.14        
Core4: 36.94        Core5: 160.32        
Core6: 34.91        Core7: 207.46        
Core8: 31.52        Core9: 74.59        
Core10: 43.64        Core11: 195.96        
Core12: 47.23        Core13: 160.90        
Core14: 46.92        Core15: 171.56        
Core16: 44.57        Core17: 163.67        
Core18: 46.08        Core19: 158.23        
Core20: 47.72        Core21: 178.70        
Core22: 43.52        Core23: 162.16        
Core24: 41.78        Core25: 171.53        
Core26: 48.63        Core27: 178.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.97
Socket1: 169.20
DDR read Latency(ns)
Socket0: 41914.74
Socket1: 191.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.69        Core1: 164.17        
Core2: 55.74        Core3: 169.67        
Core4: 51.80        Core5: 156.44        
Core6: 45.92        Core7: 204.16        
Core8: 44.59        Core9: 73.76        
Core10: 44.09        Core11: 205.28        
Core12: 41.19        Core13: 163.41        
Core14: 37.14        Core15: 180.78        
Core16: 20.47        Core17: 165.90        
Core18: 43.64        Core19: 159.57        
Core20: 35.03        Core21: 178.65        
Core22: 34.69        Core23: 161.65        
Core24: 33.67        Core25: 171.98        
Core26: 34.90        Core27: 177.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.67
Socket1: 170.03
DDR read Latency(ns)
Socket0: 38077.15
Socket1: 191.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 53.26        Core1: 164.12        
Core2: 36.24        Core3: 173.11        
Core4: 43.28        Core5: 160.95        
Core6: 42.72        Core7: 204.36        
Core8: 42.67        Core9: 79.87        
Core10: 44.20        Core11: 199.04        
Core12: 42.74        Core13: 158.99        
Core14: 38.54        Core15: 176.37        
Core16: 27.20        Core17: 164.24        
Core18: 39.36        Core19: 158.79        
Core20: 33.40        Core21: 194.87        
Core22: 37.34        Core23: 161.65        
Core24: 20.16        Core25: 173.60        
Core26: 30.61        Core27: 182.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.15
Socket1: 170.76
DDR read Latency(ns)
Socket0: 39528.87
Socket1: 193.53
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.30        Core1: 170.73        
Core2: 23.74        Core3: 190.04        
Core4: 18.04        Core5: 173.33        
Core6: 38.63        Core7: 229.84        
Core8: 28.65        Core9: 96.48        
Core10: 30.72        Core11: 209.05        
Core12: 28.13        Core13: 175.53        
Core14: 31.29        Core15: 250.16        
Core16: 30.99        Core17: 180.31        
Core18: 42.98        Core19: 170.94        
Core20: 39.79        Core21: 184.99        
Core22: 38.09        Core23: 170.91        
Core24: 38.01        Core25: 184.45        
Core26: 38.29        Core27: 165.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.86
Socket1: 185.90
DDR read Latency(ns)
Socket0: 44504.45
Socket1: 189.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.05        Core1: 167.08        
Core2: 37.66        Core3: 191.02        
Core4: 17.78        Core5: 176.79        
Core6: 27.79        Core7: 228.17        
Core8: 29.19        Core9: 104.48        
Core10: 28.05        Core11: 214.43        
Core12: 38.74        Core13: 176.67        
Core14: 37.57        Core15: 253.58        
Core16: 32.70        Core17: 181.73        
Core18: 39.71        Core19: 172.34        
Core20: 37.97        Core21: 187.24        
Core22: 38.02        Core23: 171.30        
Core24: 37.78        Core25: 184.56        
Core26: 37.42        Core27: 185.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.24
Socket1: 188.91
DDR read Latency(ns)
Socket0: 45688.76
Socket1: 187.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.33        Core1: 167.31        
Core2: 29.18        Core3: 188.30        
Core4: 22.73        Core5: 173.20        
Core6: 33.03        Core7: 228.97        
Core8: 28.66        Core9: 102.82        
Core10: 33.90        Core11: 218.71        
Core12: 33.75        Core13: 174.85        
Core14: 31.05        Core15: 253.52        
Core16: 41.04        Core17: 180.41        
Core18: 45.03        Core19: 170.66        
Core20: 40.78        Core21: 185.64        
Core22: 38.88        Core23: 170.29        
Core24: 38.51        Core25: 183.94        
Core26: 39.67        Core27: 179.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.73
Socket1: 187.36
DDR read Latency(ns)
Socket0: 43288.32
Socket1: 187.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.75        Core1: 164.98        
Core2: 27.90        Core3: 189.17        
Core4: 30.32        Core5: 174.73        
Core6: 39.52        Core7: 224.91        
Core8: 16.80        Core9: 104.60        
Core10: 26.25        Core11: 221.37        
Core12: 28.07        Core13: 175.79        
Core14: 28.75        Core15: 250.23        
Core16: 36.30        Core17: 180.75        
Core18: 42.03        Core19: 171.15        
Core20: 39.96        Core21: 186.53        
Core22: 38.82        Core23: 170.98        
Core24: 36.34        Core25: 183.99        
Core26: 42.58        Core27: 189.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.73
Socket1: 188.20
DDR read Latency(ns)
Socket0: 46734.58
Socket1: 187.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.86        Core1: 168.80        
Core2: 43.02        Core3: 191.94        
Core4: 39.85        Core5: 176.21        
Core6: 38.64        Core7: 232.45        
Core8: 21.67        Core9: 100.00        
Core10: 27.84        Core11: 209.78        
Core12: 42.43        Core13: 176.93        
Core14: 45.67        Core15: 250.44        
Core16: 28.20        Core17: 182.07        
Core18: 42.93        Core19: 172.93        
Core20: 43.59        Core21: 186.98        
Core22: 38.59        Core23: 172.12        
Core24: 40.36        Core25: 184.24        
Core26: 37.25        Core27: 185.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.43
Socket1: 188.96
DDR read Latency(ns)
Socket0: 48404.54
Socket1: 187.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.28        Core1: 168.96        
Core2: 19.12        Core3: 189.02        
Core4: 31.86        Core5: 170.69        
Core6: 39.50        Core7: 220.57        
Core8: 30.77        Core9: 101.25        
Core10: 35.92        Core11: 220.78        
Core12: 31.83        Core13: 175.55        
Core14: 42.68        Core15: 252.13        
Core16: 38.33        Core17: 180.17        
Core18: 40.93        Core19: 170.11        
Core20: 39.88        Core21: 185.37        
Core22: 39.08        Core23: 170.58        
Core24: 40.11        Core25: 183.73        
Core26: 40.19        Core27: 179.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.87
Socket1: 186.75
DDR read Latency(ns)
Socket0: 46393.68
Socket1: 186.47
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.41        Core1: 163.33        
Core2: 34.25        Core3: 190.49        
Core4: 26.29        Core5: 175.17        
Core6: 42.76        Core7: 236.35        
Core8: 38.73        Core9: 83.85        
Core10: 38.42        Core11: 201.91        
Core12: 45.99        Core13: 165.28        
Core14: 40.81        Core15: 177.63        
Core16: 41.50        Core17: 174.65        
Core18: 40.58        Core19: 172.77        
Core20: 18.74        Core21: 182.02        
Core22: 29.97        Core23: 170.01        
Core24: 36.35        Core25: 244.28        
Core26: 33.58        Core27: 184.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.35
Socket1: 182.49
DDR read Latency(ns)
Socket0: 49762.75
Socket1: 188.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.01        Core1: 164.32        
Core2: 33.98        Core3: 192.82        
Core4: 47.00        Core5: 175.56        
Core6: 42.15        Core7: 237.70        
Core8: 41.02        Core9: 81.99        
Core10: 43.17        Core11: 202.29        
Core12: 41.54        Core13: 165.85        
Core14: 41.31        Core15: 176.80        
Core16: 18.48        Core17: 175.10        
Core18: 40.52        Core19: 173.34        
Core20: 22.69        Core21: 182.17        
Core22: 32.97        Core23: 168.85        
Core24: 32.80        Core25: 241.62        
Core26: 32.00        Core27: 183.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.27
Socket1: 182.81
DDR read Latency(ns)
Socket0: 50209.23
Socket1: 188.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.25        Core1: 167.68        
Core2: 36.20        Core3: 191.93        
Core4: 47.86        Core5: 174.29        
Core6: 40.41        Core7: 240.73        
Core8: 39.98        Core9: 87.49        
Core10: 39.13        Core11: 200.89        
Core12: 36.27        Core13: 163.97        
Core14: 38.31        Core15: 177.67        
Core16: 43.06        Core17: 173.96        
Core18: 39.87        Core19: 172.43        
Core20: 20.44        Core21: 183.65        
Core22: 25.14        Core23: 168.35        
Core24: 30.14        Core25: 237.89        
Core26: 31.66        Core27: 183.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.72
Socket1: 182.10
DDR read Latency(ns)
Socket0: 49161.28
Socket1: 190.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.00        Core1: 168.07        
Core2: 39.73        Core3: 193.96        
Core4: 46.28        Core5: 175.03        
Core6: 41.89        Core7: 237.83        
Core8: 41.67        Core9: 83.54        
Core10: 36.69        Core11: 201.77        
Core12: 41.59        Core13: 165.29        
Core14: 41.42        Core15: 178.43        
Core16: 19.54        Core17: 174.58        
Core18: 30.62        Core19: 172.46        
Core20: 23.99        Core21: 183.74        
Core22: 31.82        Core23: 169.23        
Core24: 32.52        Core25: 240.29        
Core26: 30.07        Core27: 184.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.19
Socket1: 182.92
DDR read Latency(ns)
Socket0: 53580.60
Socket1: 190.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.16        Core1: 167.15        
Core2: 41.10        Core3: 193.36        
Core4: 42.38        Core5: 175.85        
Core6: 41.42        Core7: 237.74        
Core8: 39.93        Core9: 80.56        
Core10: 40.09        Core11: 202.31        
Core12: 41.30        Core13: 166.06        
Core14: 44.24        Core15: 179.15        
Core16: 22.76        Core17: 175.24        
Core18: 35.91        Core19: 173.40        
Core20: 38.69        Core21: 183.24        
Core22: 36.67        Core23: 170.87        
Core24: 33.53        Core25: 243.54        
Core26: 42.29        Core27: 184.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.55
Socket1: 183.61
DDR read Latency(ns)
Socket0: 55633.40
Socket1: 188.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.81        Core1: 167.49        
Core2: 48.02        Core3: 190.70        
Core4: 40.46        Core5: 175.11        
Core6: 40.31        Core7: 241.52        
Core8: 40.46        Core9: 85.37        
Core10: 40.28        Core11: 202.50        
Core12: 42.48        Core13: 164.81        
Core14: 36.89        Core15: 178.82        
Core16: 19.22        Core17: 174.85        
Core18: 34.19        Core19: 172.54        
Core20: 43.14        Core21: 183.63        
Core22: 36.58        Core23: 170.42        
Core24: 37.74        Core25: 241.13        
Core26: 40.72        Core27: 184.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.57
Socket1: 183.04
DDR read Latency(ns)
Socket0: 54607.87
Socket1: 187.48
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.23        Core1: 150.92        
Core2: 47.67        Core3: 178.19        
Core4: 39.72        Core5: 165.84        
Core6: 33.00        Core7: 188.77        
Core8: 41.93        Core9: 96.90        
Core10: 40.57        Core11: 192.50        
Core12: 36.46        Core13: 156.36        
Core14: 42.08        Core15: 216.51        
Core16: 48.83        Core17: 158.18        
Core18: 45.32        Core19: 165.16        
Core20: 45.64        Core21: 177.13        
Core22: 47.93        Core23: 164.79        
Core24: 44.68        Core25: 185.17        
Core26: 43.68        Core27: 175.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.65
Socket1: 169.98
DDR read Latency(ns)
Socket0: 42595.13
Socket1: 189.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.76        Core1: 151.10        
Core2: 53.19        Core3: 177.74        
Core4: 46.56        Core5: 165.33        
Core6: 24.90        Core7: 187.96        
Core8: 33.40        Core9: 96.48        
Core10: 33.11        Core11: 193.34        
Core12: 33.20        Core13: 155.52        
Core14: 40.98        Core15: 215.75        
Core16: 48.35        Core17: 157.93        
Core18: 43.42        Core19: 164.84        
Core20: 43.77        Core21: 177.16        
Core22: 47.50        Core23: 164.52        
Core24: 41.08        Core25: 185.06        
Core26: 19.44        Core27: 174.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.96
Socket1: 169.75
DDR read Latency(ns)
Socket0: 48139.24
Socket1: 191.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.99        Core1: 151.41        
Core2: 45.65        Core3: 177.44        
Core4: 20.65        Core5: 165.14        
Core6: 35.19        Core7: 186.10        
Core8: 32.93        Core9: 99.41        
Core10: 41.49        Core11: 192.90        
Core12: 34.62        Core13: 155.13        
Core14: 38.26        Core15: 216.40        
Core16: 42.35        Core17: 152.76        
Core18: 44.56        Core19: 164.60        
Core20: 44.29        Core21: 175.58        
Core22: 44.55        Core23: 164.30        
Core24: 43.86        Core25: 184.74        
Core26: 27.73        Core27: 172.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.40
Socket1: 168.93
DDR read Latency(ns)
Socket0: 43881.26
Socket1: 192.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 49.45        Core1: 151.01        
Core2: 47.10        Core3: 178.37        
Core4: 24.08        Core5: 166.43        
Core6: 42.37        Core7: 188.74        
Core8: 31.81        Core9: 95.13        
Core10: 28.82        Core11: 194.05        
Core12: 30.72        Core13: 156.24        
Core14: 35.92        Core15: 219.62        
Core16: 48.69        Core17: 158.30        
Core18: 42.48        Core19: 165.31        
Core20: 35.01        Core21: 177.06        
Core22: 33.08        Core23: 165.36        
Core24: 20.06        Core25: 185.82        
Core26: 36.71        Core27: 174.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.98
Socket1: 170.41
DDR read Latency(ns)
Socket0: 47645.53
Socket1: 191.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.00        Core1: 150.80        
Core2: 47.22        Core3: 178.21        
Core4: 44.61        Core5: 166.29        
Core6: 48.58        Core7: 183.47        
Core8: 51.58        Core9: 95.88        
Core10: 49.51        Core11: 193.68        
Core12: 37.73        Core13: 155.67        
Core14: 56.40        Core15: 218.78        
Core16: 48.52        Core17: 158.06        
Core18: 50.38        Core19: 165.26        
Core20: 52.76        Core21: 177.22        
Core22: 54.86        Core23: 164.98        
Core24: 45.71        Core25: 185.27        
Core26: 52.38        Core27: 175.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 47.71
Socket1: 170.04
DDR read Latency(ns)
Socket0: 52186.05
Socket1: 191.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 49.70        Core1: 151.34        
Core2: 48.64        Core3: 178.33        
Core4: 44.20        Core5: 166.13        
Core6: 38.61        Core7: 189.89        
Core8: 20.44        Core9: 96.97        
Core10: 25.13        Core11: 195.73        
Core12: 36.05        Core13: 156.23        
Core14: 35.57        Core15: 215.40        
Core16: 50.28        Core17: 158.79        
Core18: 41.66        Core19: 165.42        
Core20: 40.23        Core21: 178.00        
Core22: 40.04        Core23: 165.13        
Core24: 45.03        Core25: 185.47        
Core26: 43.38        Core27: 174.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.74
Socket1: 170.47
DDR read Latency(ns)
Socket0: 48105.32
Socket1: 191.37
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.48        Core1: 170.69        
Core2: 49.42        Core3: 177.09        
Core4: 44.33        Core5: 169.93        
Core6: 35.63        Core7: 198.74        
Core8: 36.48        Core9: 86.81        
Core10: 33.98        Core11: 237.16        
Core12: 37.08        Core13: 167.83        
Core14: 19.34        Core15: 230.56        
Core16: 42.25        Core17: 167.10        
Core18: 42.41        Core19: 163.09        
Core20: 41.59        Core21: 163.40        
Core22: 42.55        Core23: 166.08        
Core24: 32.38        Core25: 181.73        
Core26: 41.03        Core27: 175.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.47
Socket1: 176.70
DDR read Latency(ns)
Socket0: 43332.50
Socket1: 188.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.31        Core1: 173.27        
Core2: 34.45        Core3: 177.81        
Core4: 30.47        Core5: 172.26        
Core6: 39.71        Core7: 193.50        
Core8: 44.52        Core9: 84.02        
Core10: 43.79        Core11: 249.31        
Core12: 40.30        Core13: 170.15        
Core14: 41.06        Core15: 241.46        
Core16: 42.32        Core17: 170.37        
Core18: 18.01        Core19: 164.23        
Core20: 36.43        Core21: 160.27        
Core22: 42.76        Core23: 167.23        
Core24: 39.92        Core25: 182.41        
Core26: 27.37        Core27: 177.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.69
Socket1: 178.94
DDR read Latency(ns)
Socket0: 44496.23
Socket1: 190.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.43        Core1: 172.07        
Core2: 41.47        Core3: 177.38        
Core4: 33.41        Core5: 171.06        
Core6: 28.26        Core7: 192.87        
Core8: 39.04        Core9: 87.85        
Core10: 32.78        Core11: 248.02        
Core12: 36.36        Core13: 168.59        
Core14: 36.56        Core15: 236.12        
Core16: 42.00        Core17: 168.81        
Core18: 24.43        Core19: 165.52        
Core20: 32.86        Core21: 161.85        
Core22: 20.25        Core23: 166.13        
Core24: 42.58        Core25: 182.45        
Core26: 38.83        Core27: 175.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.26
Socket1: 177.81
DDR read Latency(ns)
Socket0: 41301.29
Socket1: 189.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.37        Core1: 174.07        
Core2: 38.60        Core3: 178.53        
Core4: 25.75        Core5: 173.50        
Core6: 27.76        Core7: 191.57        
Core8: 32.86        Core9: 85.92        
Core10: 43.82        Core11: 253.42        
Core12: 38.96        Core13: 171.25        
Core14: 42.86        Core15: 242.03        
Core16: 41.32        Core17: 171.07        
Core18: 17.20        Core19: 164.90        
Core20: 32.23        Core21: 159.98        
Core22: 22.98        Core23: 167.24        
Core24: 39.31        Core25: 183.04        
Core26: 37.56        Core27: 177.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.56
Socket1: 179.71
DDR read Latency(ns)
Socket0: 44163.82
Socket1: 188.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.21        Core1: 174.67        
Core2: 46.31        Core3: 178.62        
Core4: 25.55        Core5: 174.10        
Core6: 37.07        Core7: 191.40        
Core8: 34.58        Core9: 86.55        
Core10: 31.13        Core11: 254.27        
Core12: 45.55        Core13: 171.89        
Core14: 46.52        Core15: 246.45        
Core16: 46.57        Core17: 171.67        
Core18: 31.40        Core19: 166.22        
Core20: 46.40        Core21: 160.80        
Core22: 45.08        Core23: 167.63        
Core24: 42.96        Core25: 183.50        
Core26: 39.01        Core27: 177.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.56
Socket1: 180.44
DDR read Latency(ns)
Socket0: 46214.76
Socket1: 190.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.97        Core1: 173.64        
Core2: 38.99        Core3: 178.32        
Core4: 37.56        Core5: 172.06        
Core6: 36.79        Core7: 193.39        
Core8: 48.93        Core9: 84.13        
Core10: 42.39        Core11: 252.07        
Core12: 40.93        Core13: 170.01        
Core14: 46.16        Core15: 237.86        
Core16: 44.33        Core17: 170.41        
Core18: 44.21        Core19: 165.26        
Core20: 19.99        Core21: 159.12        
Core22: 42.41        Core23: 167.46        
Core24: 31.82        Core25: 183.17        
Core26: 37.10        Core27: 178.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.99
Socket1: 179.03
DDR read Latency(ns)
Socket0: 45690.54
Socket1: 190.80
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.99        Core1: 156.72        
Core2: 43.92        Core3: 167.56        
Core4: 32.21        Core5: 144.25        
Core6: 42.19        Core7: 201.41        
Core8: 42.47        Core9: 95.31        
Core10: 46.82        Core11: 176.76        
Core12: 42.24        Core13: 159.48        
Core14: 34.32        Core15: 168.28        
Core16: 32.44        Core17: 157.84        
Core18: 30.94        Core19: 157.34        
Core20: 41.43        Core21: 172.23        
Core22: 44.95        Core23: 160.24        
Core24: 43.19        Core25: 185.48        
Core26: 18.06        Core27: 185.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.07
Socket1: 164.78
DDR read Latency(ns)
Socket0: 33175.48
Socket1: 192.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.21        Core1: 156.38        
Core2: 38.37        Core3: 167.27        
Core4: 18.66        Core5: 144.59        
Core6: 31.07        Core7: 204.20        
Core8: 32.90        Core9: 88.40        
Core10: 30.52        Core11: 180.22        
Core12: 41.01        Core13: 159.57        
Core14: 42.67        Core15: 166.66        
Core16: 26.43        Core17: 156.58        
Core18: 26.37        Core19: 157.11        
Core20: 31.94        Core21: 171.81        
Core22: 33.02        Core23: 160.57        
Core24: 44.06        Core25: 185.04        
Core26: 43.78        Core27: 186.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.90
Socket1: 165.00
DDR read Latency(ns)
Socket0: 36796.08
Socket1: 194.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.27        Core1: 157.52        
Core2: 51.07        Core3: 167.62        
Core4: 24.02        Core5: 144.01        
Core6: 32.44        Core7: 200.41        
Core8: 37.65        Core9: 94.13        
Core10: 37.58        Core11: 178.39        
Core12: 42.63        Core13: 159.63        
Core14: 41.26        Core15: 167.84        
Core16: 37.92        Core17: 158.19        
Core18: 29.52        Core19: 158.46        
Core20: 50.15        Core21: 171.86        
Core22: 46.03        Core23: 160.10        
Core24: 38.95        Core25: 184.26        
Core26: 39.88        Core27: 185.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.58
Socket1: 164.88
DDR read Latency(ns)
Socket0: 35462.23
Socket1: 195.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.32        Core1: 159.15        
Core2: 46.02        Core3: 168.33        
Core4: 35.30        Core5: 146.52        
Core6: 18.73        Core7: 206.44        
Core8: 37.79        Core9: 88.49        
Core10: 36.03        Core11: 196.23        
Core12: 40.73        Core13: 163.21        
Core14: 37.35        Core15: 169.43        
Core16: 33.92        Core17: 158.18        
Core18: 22.26        Core19: 160.18        
Core20: 33.55        Core21: 166.94        
Core22: 35.42        Core23: 163.71        
Core24: 39.60        Core25: 186.50        
Core26: 32.18        Core27: 191.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.96
Socket1: 168.41
DDR read Latency(ns)
Socket0: 36189.29
Socket1: 195.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 49.91        Core1: 158.79        
Core2: 49.39        Core3: 167.81        
Core4: 49.78        Core5: 144.97        
Core6: 36.68        Core7: 207.05        
Core8: 40.96        Core9: 85.18        
Core10: 38.67        Core11: 180.07        
Core12: 41.13        Core13: 161.06        
Core14: 43.14        Core15: 166.36        
Core16: 47.58        Core17: 155.30        
Core18: 52.39        Core19: 158.39        
Core20: 52.18        Core21: 172.85        
Core22: 46.05        Core23: 162.04        
Core24: 45.79        Core25: 185.99        
Core26: 45.89        Core27: 186.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 44.38
Socket1: 166.09
DDR read Latency(ns)
Socket0: 39255.48
Socket1: 195.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.91        Core1: 155.64        
Core2: 41.05        Core3: 166.67        
Core4: 37.53        Core5: 143.65        
Core6: 26.95        Core7: 203.71        
Core8: 51.73        Core9: 87.92        
Core10: 42.25        Core11: 175.11        
Core12: 43.37        Core13: 158.91        
Core14: 19.23        Core15: 166.81        
Core16: 34.56        Core17: 156.30        
Core18: 35.60        Core19: 157.62        
Core20: 35.42        Core21: 172.13        
Core22: 37.49        Core23: 159.66        
Core24: 42.54        Core25: 184.02        
Core26: 39.85        Core27: 185.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.67
Socket1: 164.18
DDR read Latency(ns)
Socket0: 37610.26
Socket1: 195.14
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.96        Core1: 157.13        
Core2: 39.77        Core3: 153.36        
Core4: 34.90        Core5: 175.50        
Core6: 35.36        Core7: 189.11        
Core8: 32.40        Core9: 91.44        
Core10: 37.13        Core11: 255.28        
Core12: 39.86        Core13: 173.73        
Core14: 47.68        Core15: 253.53        
Core16: 32.11        Core17: 176.53        
Core18: 30.43        Core19: 146.33        
Core20: 48.04        Core21: 178.31        
Core22: 40.64        Core23: 175.37        
Core24: 43.84        Core25: 198.20        
Core26: 35.55        Core27: 188.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.25
Socket1: 182.06
DDR read Latency(ns)
Socket0: 47824.56
Socket1: 186.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.23        Core1: 158.32        
Core2: 39.82        Core3: 151.29        
Core4: 35.77        Core5: 178.05        
Core6: 30.96        Core7: 190.16        
Core8: 31.96        Core9: 88.48        
Core10: 36.56        Core11: 260.97        
Core12: 35.85        Core13: 174.98        
Core14: 18.54        Core15: 253.51        
Core16: 27.80        Core17: 176.35        
Core18: 31.93        Core19: 146.75        
Core20: 37.24        Core21: 179.08        
Core22: 29.92        Core23: 176.24        
Core24: 34.13        Core25: 195.92        
Core26: 39.14        Core27: 188.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.04
Socket1: 183.12
DDR read Latency(ns)
Socket0: 46896.28
Socket1: 189.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.85        Core1: 158.10        
Core2: 41.36        Core3: 152.41        
Core4: 37.76        Core5: 178.01        
Core6: 37.06        Core7: 189.80        
Core8: 18.75        Core9: 88.52        
Core10: 29.07        Core11: 262.97        
Core12: 33.97        Core13: 174.62        
Core14: 23.46        Core15: 254.39        
Core16: 31.46        Core17: 177.03        
Core18: 30.91        Core19: 148.34        
Core20: 31.53        Core21: 178.91        
Core22: 28.90        Core23: 176.38        
Core24: 29.53        Core25: 197.16        
Core26: 32.79        Core27: 188.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.87
Socket1: 183.30
DDR read Latency(ns)
Socket0: 44805.09
Socket1: 186.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.11        Core1: 158.09        
Core2: 37.65        Core3: 153.44        
Core4: 42.39        Core5: 177.69        
Core6: 17.59        Core7: 188.95        
Core8: 21.61        Core9: 88.39        
Core10: 36.48        Core11: 261.79        
Core12: 37.76        Core13: 175.12        
Core14: 36.74        Core15: 254.54        
Core16: 30.36        Core17: 177.81        
Core18: 31.22        Core19: 148.66        
Core20: 30.25        Core21: 179.33        
Core22: 29.43        Core23: 176.49        
Core24: 37.69        Core25: 197.71        
Core26: 40.24        Core27: 189.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.87
Socket1: 183.38
DDR read Latency(ns)
Socket0: 48144.71
Socket1: 188.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.96        Core1: 157.45        
Core2: 33.77        Core3: 152.87        
Core4: 32.78        Core5: 174.93        
Core6: 19.93        Core7: 190.36        
Core8: 32.50        Core9: 89.14        
Core10: 18.65        Core11: 259.38        
Core12: 37.00        Core13: 172.62        
Core14: 36.25        Core15: 254.20        
Core16: 28.85        Core17: 175.09        
Core18: 29.23        Core19: 148.48        
Core20: 35.41        Core21: 179.00        
Core22: 34.79        Core23: 175.97        
Core24: 34.68        Core25: 198.84        
Core26: 35.59        Core27: 188.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.11
Socket1: 182.27
DDR read Latency(ns)
Socket0: 49253.64
Socket1: 190.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.71        Core1: 158.46        
Core2: 40.85        Core3: 152.16        
Core4: 32.11        Core5: 177.91        
Core6: 31.29        Core7: 189.39        
Core8: 16.64        Core9: 87.93        
Core10: 22.16        Core11: 263.33        
Core12: 34.54        Core13: 175.18        
Core14: 36.80        Core15: 256.13        
Core16: 38.24        Core17: 177.86        
Core18: 29.06        Core19: 145.38        
Core20: 27.63        Core21: 178.57        
Core22: 31.15        Core23: 176.33        
Core24: 33.39        Core25: 196.87        
Core26: 39.22        Core27: 188.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.97
Socket1: 183.24
DDR read Latency(ns)
Socket0: 48362.81
Socket1: 187.97
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.08        Core1: 168.08        
Core2: 48.57        Core3: 176.81        
Core4: 38.89        Core5: 162.35        
Core6: 41.07        Core7: 255.02        
Core8: 49.12        Core9: 61.50        
Core10: 46.26        Core11: 189.99        
Core12: 44.37        Core13: 164.60        
Core14: 37.33        Core15: 212.78        
Core16: 39.44        Core17: 157.92        
Core18: 38.97        Core19: 169.40        
Core20: 45.67        Core21: 177.16        
Core22: 42.61        Core23: 168.28        
Core24: 49.21        Core25: 161.40        
Core26: 45.31        Core27: 181.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.47
Socket1: 174.95
DDR read Latency(ns)
Socket0: 43521.86
Socket1: 186.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.06        Core1: 167.68        
Core2: 33.60        Core3: 177.89        
Core4: 51.40        Core5: 165.28        
Core6: 40.42        Core7: 256.42        
Core8: 41.73        Core9: 69.93        
Core10: 41.78        Core11: 191.41        
Core12: 22.65        Core13: 166.67        
Core14: 48.77        Core15: 224.16        
Core16: 39.88        Core17: 158.29        
Core18: 42.36        Core19: 171.32        
Core20: 35.34        Core21: 180.41        
Core22: 20.12        Core23: 169.34        
Core24: 29.95        Core25: 161.34        
Core26: 34.46        Core27: 182.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.11
Socket1: 176.95
DDR read Latency(ns)
Socket0: 41754.96
Socket1: 190.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.35        Core1: 167.23        
Core2: 43.23        Core3: 177.11        
Core4: 51.53        Core5: 163.67        
Core6: 39.90        Core7: 250.67        
Core8: 44.90        Core9: 63.22        
Core10: 22.59        Core11: 193.34        
Core12: 28.93        Core13: 165.12        
Core14: 19.80        Core15: 217.66        
Core16: 40.12        Core17: 160.23        
Core18: 41.47        Core19: 169.59        
Core20: 30.67        Core21: 179.32        
Core22: 23.38        Core23: 168.30        
Core24: 31.90        Core25: 161.15        
Core26: 30.14        Core27: 181.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.86
Socket1: 175.61
DDR read Latency(ns)
Socket0: 38605.67
Socket1: 190.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.75        Core1: 166.18        
Core2: 49.91        Core3: 176.19        
Core4: 44.46        Core5: 162.48        
Core6: 41.51        Core7: 244.42        
Core8: 45.02        Core9: 63.49        
Core10: 40.33        Core11: 190.39        
Core12: 18.02        Core13: 163.63        
Core14: 22.00        Core15: 216.55        
Core16: 39.39        Core17: 161.11        
Core18: 19.91        Core19: 168.30        
Core20: 36.88        Core21: 177.26        
Core22: 31.71        Core23: 167.18        
Core24: 34.07        Core25: 156.30        
Core26: 45.68        Core27: 181.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.30
Socket1: 173.82
DDR read Latency(ns)
Socket0: 42656.38
Socket1: 189.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.27        Core1: 166.12        
Core2: 44.33        Core3: 177.07        
Core4: 40.28        Core5: 164.05        
Core6: 20.56        Core7: 247.61        
Core8: 38.91        Core9: 61.99        
Core10: 29.16        Core11: 190.57        
Core12: 22.73        Core13: 164.81        
Core14: 39.50        Core15: 216.91        
Core16: 40.10        Core17: 158.92        
Core18: 30.93        Core19: 169.69        
Core20: 29.24        Core21: 179.91        
Core22: 36.24        Core23: 168.19        
Core24: 33.16        Core25: 160.77        
Core26: 44.50        Core27: 181.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.80
Socket1: 175.17
DDR read Latency(ns)
Socket0: 42248.37
Socket1: 189.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.46        Core1: 169.79        
Core2: 46.43        Core3: 177.56        
Core4: 49.17        Core5: 165.08        
Core6: 25.85        Core7: 249.69        
Core8: 42.32        Core9: 62.88        
Core10: 35.38        Core11: 191.07        
Core12: 46.35        Core13: 166.42        
Core14: 35.55        Core15: 221.31        
Core16: 40.07        Core17: 158.73        
Core18: 38.04        Core19: 171.35        
Core20: 45.38        Core21: 179.85        
Core22: 49.55        Core23: 169.24        
Core24: 47.83        Core25: 160.36        
Core26: 44.37        Core27: 182.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.24
Socket1: 176.64
DDR read Latency(ns)
Socket0: 43369.26
Socket1: 189.47
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.29        Core1: 169.20        
Core2: 44.34        Core3: 178.11        
Core4: 33.59        Core5: 171.18        
Core6: 48.38        Core7: 219.66        
Core8: 37.78        Core9: 96.65        
Core10: 51.00        Core11: 189.37        
Core12: 49.66        Core13: 169.27        
Core14: 42.40        Core15: 180.18        
Core16: 49.66        Core17: 173.76        
Core18: 50.15        Core19: 173.87        
Core20: 51.50        Core21: 251.09        
Core22: 48.41        Core23: 174.73        
Core24: 50.60        Core25: 182.16        
Core26: 41.84        Core27: 187.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.83
Socket1: 182.78
DDR read Latency(ns)
Socket0: 49099.10
Socket1: 186.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.24        Core1: 167.81        
Core2: 39.98        Core3: 176.59        
Core4: 23.01        Core5: 170.19        
Core6: 40.91        Core7: 217.44        
Core8: 48.19        Core9: 97.18        
Core10: 38.50        Core11: 189.88        
Core12: 42.16        Core13: 168.84        
Core14: 47.24        Core15: 179.01        
Core16: 37.37        Core17: 172.57        
Core18: 46.41        Core19: 172.44        
Core20: 19.63        Core21: 245.35        
Core22: 41.73        Core23: 173.44        
Core24: 29.58        Core25: 181.70        
Core26: 41.85        Core27: 186.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.55
Socket1: 181.37
DDR read Latency(ns)
Socket0: 46985.67
Socket1: 188.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.25        Core1: 170.16        
Core2: 37.86        Core3: 176.38        
Core4: 47.19        Core5: 173.04        
Core6: 32.87        Core7: 242.88        
Core8: 30.90        Core9: 102.53        
Core10: 34.42        Core11: 190.23        
Core12: 34.57        Core13: 171.42        
Core14: 27.07        Core15: 177.76        
Core16: 43.80        Core17: 175.10        
Core18: 42.61        Core19: 175.20        
Core20: 22.76        Core21: 234.37        
Core22: 31.51        Core23: 176.08        
Core24: 18.77        Core25: 175.71        
Core26: 37.08        Core27: 187.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.26
Socket1: 183.01
DDR read Latency(ns)
Socket0: 41315.44
Socket1: 188.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.49        Core1: 169.33        
Core2: 42.20        Core3: 176.62        
Core4: 35.36        Core5: 172.65        
Core6: 27.86        Core7: 244.01        
Core8: 34.27        Core9: 95.04        
Core10: 31.46        Core11: 189.42        
Core12: 39.85        Core13: 168.95        
Core14: 45.24        Core15: 177.17        
Core16: 39.80        Core17: 174.72        
Core18: 41.46        Core19: 174.90        
Core20: 42.31        Core21: 235.05        
Core22: 18.49        Core23: 175.66        
Core24: 23.78        Core25: 175.01        
Core26: 39.35        Core27: 186.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.76
Socket1: 182.38
DDR read Latency(ns)
Socket0: 44383.49
Socket1: 189.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.81        Core1: 169.73        
Core2: 46.89        Core3: 177.59        
Core4: 32.19        Core5: 171.77        
Core6: 31.09        Core7: 230.32        
Core8: 25.86        Core9: 102.41        
Core10: 36.38        Core11: 189.52        
Core12: 33.02        Core13: 170.05        
Core14: 50.79        Core15: 179.03        
Core16: 40.53        Core17: 174.00        
Core18: 34.60        Core19: 174.34        
Core20: 35.64        Core21: 243.88        
Core22: 18.66        Core23: 175.05        
Core24: 29.95        Core25: 181.09        
Core26: 40.40        Core27: 186.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.48
Socket1: 182.77
DDR read Latency(ns)
Socket0: 45379.08
Socket1: 188.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.29        Core1: 167.99        
Core2: 47.04        Core3: 178.28        
Core4: 47.44        Core5: 170.09        
Core6: 47.59        Core7: 218.77        
Core8: 24.72        Core9: 92.21        
Core10: 36.62        Core11: 190.46        
Core12: 36.09        Core13: 165.69        
Core14: 36.63        Core15: 179.00        
Core16: 35.37        Core17: 172.18        
Core18: 49.83        Core19: 172.39        
Core20: 51.30        Core21: 229.25        
Core22: 51.21        Core23: 173.20        
Core24: 49.83        Core25: 181.84        
Core26: 40.58        Core27: 186.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.42
Socket1: 180.20
DDR read Latency(ns)
Socket0: 47483.26
Socket1: 189.11
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 48.44        Core1: 167.64        
Core2: 48.09        Core3: 179.54        
Core4: 44.18        Core5: 168.83        
Core6: 44.54        Core7: 182.79        
Core8: 47.72        Core9: 93.98        
Core10: 34.41        Core11: 178.94        
Core12: 43.62        Core13: 162.84        
Core14: 50.34        Core15: 193.49        
Core16: 49.04        Core17: 167.03        
Core18: 52.80        Core19: 167.75        
Core20: 49.76        Core21: 216.38        
Core22: 37.31        Core23: 168.77        
Core24: 36.97        Core25: 149.11        
Core26: 50.54        Core27: 186.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 44.10
Socket1: 172.81
DDR read Latency(ns)
Socket0: 43765.18
Socket1: 185.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.71        Core1: 165.17        
Core2: 42.52        Core3: 180.97        
Core4: 43.72        Core5: 168.39        
Core6: 42.43        Core7: 180.94        
Core8: 40.21        Core9: 93.80        
Core10: 34.16        Core11: 176.41        
Core12: 44.04        Core13: 160.53        
Core14: 20.40        Core15: 193.00        
Core16: 41.97        Core17: 166.55        
Core18: 33.52        Core19: 166.77        
Core20: 39.12        Core21: 216.14        
Core22: 38.30        Core23: 168.12        
Core24: 37.36        Core25: 148.13        
Core26: 37.67        Core27: 184.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.96
Socket1: 171.74
DDR read Latency(ns)
Socket0: 42480.90
Socket1: 187.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 48.21        Core1: 164.10        
Core2: 48.45        Core3: 174.53        
Core4: 44.17        Core5: 166.68        
Core6: 33.33        Core7: 179.03        
Core8: 42.56        Core9: 92.79        
Core10: 39.26        Core11: 176.48        
Core12: 34.94        Core13: 157.52        
Core14: 26.88        Core15: 192.25        
Core16: 20.37        Core17: 164.78        
Core18: 36.26        Core19: 165.48        
Core20: 33.84        Core21: 213.79        
Core22: 39.41        Core23: 166.76        
Core24: 35.35        Core25: 148.21        
Core26: 42.95        Core27: 185.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.11
Socket1: 169.99
DDR read Latency(ns)
Socket0: 40830.30
Socket1: 187.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.02        Core1: 166.17        
Core2: 42.48        Core3: 173.93        
Core4: 45.92        Core5: 167.11        
Core6: 47.78        Core7: 179.01        
Core8: 43.32        Core9: 90.02        
Core10: 39.80        Core11: 178.50        
Core12: 39.40        Core13: 159.15        
Core14: 39.85        Core15: 193.14        
Core16: 25.51        Core17: 164.92        
Core18: 37.35        Core19: 166.23        
Core20: 20.91        Core21: 215.99        
Core22: 37.73        Core23: 167.53        
Core24: 33.40        Core25: 148.41        
Core26: 35.64        Core27: 186.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.68
Socket1: 170.77
DDR read Latency(ns)
Socket0: 43363.75
Socket1: 187.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.47        Core1: 166.38        
Core2: 48.40        Core3: 175.30        
Core4: 43.14        Core5: 167.52        
Core6: 43.95        Core7: 180.61        
Core8: 42.06        Core9: 89.97        
Core10: 38.49        Core11: 176.30        
Core12: 44.98        Core13: 159.65        
Core14: 43.67        Core15: 193.41        
Core16: 18.12        Core17: 164.45        
Core18: 32.09        Core19: 166.27        
Core20: 25.37        Core21: 216.62        
Core22: 33.78        Core23: 167.77        
Core24: 33.89        Core25: 148.24        
Core26: 35.91        Core27: 185.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.52
Socket1: 171.00
DDR read Latency(ns)
Socket0: 43528.39
Socket1: 185.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.79        Core1: 164.12        
Core2: 49.23        Core3: 173.88        
Core4: 45.99        Core5: 166.95        
Core6: 43.11        Core7: 178.34        
Core8: 43.51        Core9: 88.55        
Core10: 43.96        Core11: 179.10        
Core12: 47.11        Core13: 159.36        
Core14: 48.36        Core15: 192.32        
Core16: 28.38        Core17: 163.05        
Core18: 40.95        Core19: 165.92        
Core20: 35.10        Core21: 215.39        
Core22: 41.88        Core23: 166.72        
Core24: 48.73        Core25: 146.84        
Core26: 46.11        Core27: 184.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.62
Socket1: 169.91
DDR read Latency(ns)
Socket0: 44822.94
Socket1: 187.44
