INFO: [VRFC 10-163] Analyzing VHDL file "E:/Faculta/AN2_SEM2/AC_LAB/project_2/project_2.srcs/sources_1/new/UC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Faculta/AN2_SEM2/AC_LAB/project_2/project_2.srcs/sources_1/new/ssd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SSD
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Faculta/AN2_SEM2/AC_LAB/project_2/project_2.srcs/sources_1/new/mpg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mpg
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Faculta/AN2_SEM2/AC_LAB/project_2/project_2.srcs/sources_1/new/MEM_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEM_RAM
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Faculta/AN2_SEM2/AC_LAB/project_2/project_2.srcs/sources_1/new/IFetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Faculta/AN2_SEM2/AC_LAB/project_2/project_2.srcs/sources_1/new/ID.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ID
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Faculta/AN2_SEM2/AC_LAB/project_2/project_2.srcs/sources_1/new/EX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EX
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Faculta/AN2_SEM2/AC_LAB/project_2/project_2.srcs/sources_1/new/test_env.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_env
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Faculta/AN2_SEM2/AC_LAB/project_2/project_2.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
