#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Oct 30 21:42:38 2023
# Process ID: 22184
# Current directory: C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17008 C:\Users\R9000X\Desktop\jiekou_lab\lab3\RVfpga_Soc\RVfpga_Soc.xpr
# Log file: C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/vivado.log
# Journal file: C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.xpr
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/R9000X/Desktop/jiekou_lab/lab3/ip_repo/show_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/R9000X/Desktop/jiekou_lab/lab3/ip_repo/show_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/R9000X/Desktop/jiekou_lab/lab3/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1019.227 ; gain = 0.000
open_bd_design {C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
Reading block design file <C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd>...
Adding component instance block -- xilinx.com:user:axi2wb_intcon_wrapper:1.0 - axi2wb_intcon_wrapper_0
Adding component instance block -- xilinx.com:user:wb_gpio_wrapper:1.0 - wb_gpio_wrapper_0
Adding component instance block -- xilinx.com:user:swerv_wrapper_verilog:1.0 - swerv_wrapper_verilog_0
Adding component instance block -- xilinx.com:module_ref:bootrom_wrapper:1.0 - bootrom_wrapper_0
Adding component instance block -- xilinx.com:module_ref:syscon_wrapper:1.0 - syscon_wrapper_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:module_ref:wb_uart_wrapper:1.0 - wb_uart_wrapper_0
Adding component instance block -- xilinx.com:user:PWM_w_Int:1.0 - PWM_w_Int_0
Successfully read diagram <swerv_soc> from block design file <C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1059.000 ; gain = 39.773
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets syscon_wrapper_0_AN] [get_bd_ports AN_0]
delete_bd_objs [get_bd_nets syscon_wrapper_0_Digits_Bits] [get_bd_ports Digits_Bits_0]
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells axi_interconnect_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Sen_Seg_Display:3.0 Sen_Seg_Display_0
endgroup
connect_bd_intf_net [get_bd_intf_pins Sen_Seg_Display_0/S00_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M02_AXI]
connect_bd_net [get_bd_pins Sen_Seg_Display_0/s00_axi_aclk] [get_bd_pins axi_interconnect_0/M02_ACLK]
connect_bd_net [get_bd_pins Sen_Seg_Display_0/s00_axi_aresetn] [get_bd_pins axi_interconnect_0/M02_ARESETN]
set_property location {5 1683 170} [get_bd_cells Sen_Seg_Display_0]
startgroup
make_bd_pins_external  [get_bd_pins Sen_Seg_Display_0/AN]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Sen_Seg_Display_0/Digits_Bits]
endgroup
assign_bd_address -target_address_space /axi2wb_intcon_wrapper_0/o_user_axi4 [get_bd_addr_segs Sen_Seg_Display_0/S00_AXI/S00_AXI_reg] -force
Slave segment '/Sen_Seg_Display_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/axi2wb_intcon_wrapper_0/o_user_axi4' at <0x44A0_0000 [ 64K ]>.
set_property offset 0x80130000 [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_user_axi4/SEG_Sen_Seg_Display_0_S00_AXI_reg}]
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_interconnect_0/M02_ACLK
/Sen_Seg_Display_0/s00_axi_aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
undo
INFO: [Common 17-17] undo 'set_property offset 0x80130000 [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_user_axi4/SEG_Sen_Seg_Display_0_S00_AXI_reg}]'
undo
INFO: [Common 17-17] undo 'assign_bd_address -target_address_space /axi2wb_intcon_wrapper_0/o_user_axi4 [get_bd_addr_segs Sen_Seg_Display_0/S00_AXI/S00_AXI_reg] -force'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_pins Sen_Seg_Display_0/Digits_Bits]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_pins Sen_Seg_Display_0/AN]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'set_property location {5 1683 170} [get_bd_cells Sen_Seg_Display_0]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins Sen_Seg_Display_0/s00_axi_aresetn] [get_bd_pins axi_interconnect_0/M02_ARESETN]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins Sen_Seg_Display_0/s00_axi_aclk] [get_bd_pins axi_interconnect_0/M02_ACLK]'
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins Sen_Seg_Display_0/S00_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M02_AXI]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:user:Sen_Seg_Display:3.0 Sen_Seg_Display_0'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells axi_interconnect_0]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets syscon_wrapper_0_Digits_Bits] [get_bd_ports Digits_Bits_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets syscon_wrapper_0_AN] [get_bd_ports AN_0]'
delete_bd_objs [get_bd_nets syscon_wrapper_0_AN] [get_bd_ports AN_0]
delete_bd_objs [get_bd_nets syscon_wrapper_0_Digits_Bits] [get_bd_ports Digits_Bits_0]
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells axi_interconnect_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Sen_Seg_Display:3.0 Sen_Seg_Display_0
endgroup
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_interconnect_0/M02_ACLK]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_interconnect_0/M02_ARESETN]
connect_bd_intf_net [get_bd_intf_pins Sen_Seg_Display_0/S00_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M02_AXI]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins Sen_Seg_Display_0/s00_axi_aclk]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins Sen_Seg_Display_0/s00_axi_aresetn]
startgroup
make_bd_pins_external  [get_bd_pins Sen_Seg_Display_0/AN]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Sen_Seg_Display_0/Digits_Bits]
endgroup
assign_bd_address -target_address_space /axi2wb_intcon_wrapper_0/o_user_axi4 [get_bd_addr_segs Sen_Seg_Display_0/S00_AXI/S00_AXI_reg] -force
Slave segment '/Sen_Seg_Display_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/axi2wb_intcon_wrapper_0/o_user_axi4' at <0x44A0_0000 [ 64K ]>.
set_property offset 0x80130000 [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_user_axi4/SEG_Sen_Seg_Display_0_S00_AXI_reg}]
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_dat_i
/axi2wb_intcon_wrapper_0/wb_ptc_ack_i
/axi2wb_intcon_wrapper_0/wb_ptc_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i
/syscon_wrapper_0/ptc_irq

validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 1419.016 ; gain = 0.000
save_bd_design
Wrote  : <C:\Users\R9000X\Desktop\jiekou_lab\lab3\RVfpga_Soc\RVfpga_Soc.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
Wrote  : <C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/ui/bd_3fd5fa6d.ui> 
reset_run synth_1
reset_run swerv_soc_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'swerv_soc.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_dat_i
/axi2wb_intcon_wrapper_0/wb_ptc_ack_i
/axi2wb_intcon_wrapper_0/wb_ptc_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i
/syscon_wrapper_0/ptc_irq

Wrote  : <C:\Users\R9000X\Desktop\jiekou_lab\lab3\RVfpga_Soc\RVfpga_Soc.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
VHDL Output written to : c:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v
VHDL Output written to : c:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/sim/swerv_soc.v
VHDL Output written to : c:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/ip/swerv_soc_auto_ds_0/swerv_soc_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/ip/swerv_soc_auto_pc_0/swerv_soc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Sen_Seg_Display_0 .
Exporting to file c:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/hw_handoff/swerv_soc.hwh
Generated Block Design Tcl file c:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/hw_handoff/swerv_soc_bd.tcl
Generated Hardware Definition File c:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/synth/swerv_soc.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP swerv_soc_Sen_Seg_Display_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP swerv_soc_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP swerv_soc_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP swerv_soc_xbar_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_ds_0, cache-ID = 75eaa10d31118a0a; cache size = 74.437 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_pc_0, cache-ID = d1cd9db01302540a; cache size = 74.437 MB.
[Mon Oct 30 21:49:10 2023] Launched swerv_soc_xbar_0_synth_1, swerv_soc_Sen_Seg_Display_0_1_synth_1, synth_1...
Run output will be captured here:
swerv_soc_xbar_0_synth_1: C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.runs/swerv_soc_xbar_0_synth_1/runme.log
swerv_soc_Sen_Seg_Display_0_1_synth_1: C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.runs/swerv_soc_Sen_Seg_Display_0_1_synth_1/runme.log
synth_1: C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.runs/synth_1/runme.log
[Mon Oct 30 21:49:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1594.629 ; gain = 175.613
set_property location {2009 40} [get_bd_ports o_led]
set_property location {2013 -402} [get_bd_ports dmi_reg_rdata_0]
set_property location {2015 -367} [get_bd_intf_ports ram]
set_property location {2010 -378} [get_bd_intf_ports ram]
set_property location {2007 -18} [get_bd_ports o_led]
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2001.711 ; gain = 3.957
INFO: [Netlist 29-17] Analyzing 1587 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2908.898 ; gain = 25.488
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2908.898 ; gain = 25.488
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2908.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 95 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 76 instances

open_run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 3035.270 ; gain = 1344.359
open_report: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 3218.129 ; gain = 161.246
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 30 22:07:16 2023...
