<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'dct_1d' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[101] ('mul_ln17_7', dct.c:17) [96]  (2.84 ns)&#xD;&#xA;&#x9;'add' operation of DSP[101] ('add_ln19_5', dct.c:19) [101]  (2.95 ns)" projectName="dct_prj" solutionName="solution3" date="2019-11-05T20:05:27.036+0300" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (5.79ns) exceeds the target (target clock period: 6ns, clock uncertainty: 1.25ns, effective delay budget: 4.75ns)." projectName="dct_prj" solutionName="solution3" date="2019-11-05T20:05:27.031+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'dct/output' to 'dct/output_r' to avoid the conflict with HDL keywords or other object names." projectName="dct_prj" solutionName="solution3" date="2019-11-05T20:05:26.827+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'dct/input' to 'dct/input_r' to avoid the conflict with HDL keywords or other object names." projectName="dct_prj" solutionName="solution3" date="2019-11-05T20:05:26.823+0300" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'dct_1d2' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[109] ('mul_ln17_7', dct.c:17) [104]  (2.84 ns)&#xD;&#xA;&#x9;'add' operation of DSP[109] ('add_ln19_5', dct.c:19) [109]  (2.95 ns)" projectName="dct_prj" solutionName="solution2" date="2019-11-05T19:32:40.732+0300" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (5.79ns) exceeds the target (target clock period: 6ns, clock uncertainty: 1.25ns, effective delay budget: 4.75ns)." projectName="dct_prj" solutionName="solution2" date="2019-11-05T19:32:40.727+0300" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('src_load_5', dct.c:17) on array 'src' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'src'." projectName="dct_prj" solutionName="solution2" date="2019-11-05T19:32:40.717+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'dct/output' to 'dct/output_r' to avoid the conflict with HDL keywords or other object names." projectName="dct_prj" solutionName="solution2" date="2019-11-05T19:32:40.621+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'dct/input' to 'dct/input_r' to avoid the conflict with HDL keywords or other object names." projectName="dct_prj" solutionName="solution2" date="2019-11-05T19:32:40.613+0300" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'dct_1d2' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[51] ('mul_ln15', dct.c:15) [49]  (2.84 ns)&#xD;&#xA;&#x9;'add' operation of DSP[51] ('tmp', dct.c:15) [51]  (2.95 ns)" projectName="dct_prj" solutionName="solution1" date="2019-11-05T19:25:34.230+0300" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (5.79ns) exceeds the target (target clock period: 6ns, clock uncertainty: 1.25ns, effective delay budget: 4.75ns)." projectName="dct_prj" solutionName="solution1" date="2019-11-05T19:25:34.225+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'dct/output' to 'dct/output_r' to avoid the conflict with HDL keywords or other object names." projectName="dct_prj" solutionName="solution1" date="2019-11-05T19:25:34.183+0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'dct/input' to 'dct/input_r' to avoid the conflict with HDL keywords or other object names." projectName="dct_prj" solutionName="solution1" date="2019-11-05T19:25:34.175+0300" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
