// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.338250,HLS_SYN_LAT=12,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=45,HLS_SYN_FF=6373,HLS_SYN_LUT=23341,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [127:0] x_V;
output  [7:0] y_0_V;
output   y_0_V_ap_vld;
output  [7:0] y_1_V;
output   y_1_V_ap_vld;
output  [7:0] y_2_V;
output   y_2_V_ap_vld;
output  [7:0] y_3_V;
output   y_3_V_ap_vld;
output  [7:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
reg    ap_block_pp0_stage0_11001;
reg   [127:0] x_V_preg;
reg   [127:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
reg   [7:0] p_Val2_7_reg_1152;
reg   [7:0] p_Val2_7_reg_1152_pp0_iter1_reg;
reg   [7:0] p_Val2_7_reg_1152_pp0_iter2_reg;
reg   [7:0] p_Val2_7_reg_1152_pp0_iter3_reg;
reg   [7:0] p_Val2_7_reg_1152_pp0_iter4_reg;
wire  signed [7:0] p_Val2_s_fu_296_p4;
reg  signed [7:0] p_Val2_s_reg_1161;
reg  signed [7:0] p_Val2_s_reg_1161_pp0_iter1_reg;
reg  signed [7:0] p_Val2_s_reg_1161_pp0_iter2_reg;
reg  signed [7:0] p_Val2_s_reg_1161_pp0_iter3_reg;
reg  signed [7:0] p_Val2_s_reg_1161_pp0_iter4_reg;
reg  signed [7:0] p_Val2_s_reg_1161_pp0_iter5_reg;
reg  signed [7:0] p_Val2_s_reg_1161_pp0_iter6_reg;
wire  signed [7:0] p_Val2_6_fu_323_p4;
reg  signed [7:0] p_Val2_6_reg_1173;
reg   [7:0] p_Val2_6_reg_1173_pp0_iter1_reg;
reg   [7:0] p_Val2_17_reg_1198;
reg  signed [7:0] p_Val2_17_reg_1198_pp0_iter1_reg;
reg   [6:0] tmp_4_reg_1208;
reg   [7:0] trunc_ln708_8_reg_1223;
reg   [7:0] trunc_ln708_9_reg_1228;
wire   [7:0] add_ln703_1_fu_461_p2;
reg   [7:0] add_ln703_1_reg_1233;
reg   [7:0] trunc_ln708_4_reg_1243;
reg   [7:0] trunc_ln708_6_reg_1248;
reg   [7:0] trunc_ln708_s_reg_1253;
wire  signed [9:0] sext_ln1118_1_fu_578_p1;
reg  signed [9:0] sext_ln1118_1_reg_1258;
reg  signed [9:0] sext_ln1118_1_reg_1258_pp0_iter6_reg;
reg  signed [9:0] sext_ln1118_1_reg_1258_pp0_iter7_reg;
reg  signed [9:0] sext_ln1118_1_reg_1258_pp0_iter8_reg;
wire   [8:0] ret_V_fu_639_p2;
reg  signed [8:0] ret_V_reg_1268;
reg  signed [3:0] outcos_V_reg_1273;
wire   [4:0] r_V_32_fu_657_p2;
reg   [4:0] r_V_32_reg_1278;
reg   [4:0] r_V_32_reg_1278_pp0_iter8_reg;
wire  signed [11:0] grp_fu_1096_p3;
reg  signed [11:0] ret_V_4_reg_1283;
reg  signed [3:0] outcos_V_9_reg_1288;
wire   [4:0] ret_V_10_fu_697_p2;
reg   [4:0] ret_V_10_reg_1294;
reg   [3:0] outcos_V_3_reg_1299;
reg   [3:0] outcos_V_3_reg_1299_pp0_iter9_reg;
wire  signed [19:0] r_V_11_fu_1104_p2;
reg  signed [19:0] r_V_11_reg_1304;
reg   [3:0] outsin_V_4_reg_1309;
reg   [3:0] outsin_V_5_reg_1314;
reg   [3:0] outsin_V_5_reg_1314_pp0_iter10_reg;
wire  signed [19:0] r_V_13_fu_1110_p2;
reg  signed [19:0] r_V_13_reg_1319;
wire   [9:0] r_V_18_fu_815_p2;
reg   [9:0] r_V_18_reg_1324;
wire   [7:0] r_V_20_fu_829_p2;
reg   [7:0] r_V_20_reg_1329;
reg   [3:0] outcos_V_5_reg_1334;
reg   [3:0] outsin_V_1_reg_1339;
reg   [3:0] outsin_V_1_reg_1339_pp0_iter11_reg;
wire  signed [19:0] mul_ln1192_fu_846_p2;
reg  signed [19:0] mul_ln1192_reg_1344;
reg   [3:0] outsin_V_11_reg_1349;
reg   [3:0] outsin_V_11_reg_1349_pp0_iter11_reg;
wire  signed [23:0] mul_ln1192_3_fu_1116_p2;
reg  signed [23:0] mul_ln1192_3_reg_1354;
reg   [3:0] outcos_V_4_reg_1359;
wire  signed [21:0] mul_ln1192_5_fu_1122_p2;
reg  signed [21:0] mul_ln1192_5_reg_1364;
reg   [3:0] outcos_V_6_reg_1369;
wire  signed [19:0] mul_ln1192_1_fu_911_p2;
reg  signed [19:0] mul_ln1192_1_reg_1374;
reg  signed [3:0] outcos_V_2_reg_1379;
reg   [7:0] trunc_ln708_7_reg_1384;
reg   [7:0] trunc_ln708_1_reg_1389;
reg    ap_block_pp0_stage0_subdone;
wire   [7:0] grp_generic_sincos_8_6_s_fu_201_in_V;
wire   [3:0] grp_generic_sincos_8_6_s_fu_201_ap_return_0;
wire   [3:0] grp_generic_sincos_8_6_s_fu_201_ap_return_1;
reg    grp_generic_sincos_8_6_s_fu_201_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call16;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call16;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call16;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call16;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call16;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call16;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call16;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call16;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call16;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call16;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call16;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call16;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call16;
reg    ap_block_pp0_stage0_11001_ignoreCallOp19;
wire   [7:0] grp_generic_sincos_8_6_s_fu_206_in_V;
wire   [3:0] grp_generic_sincos_8_6_s_fu_206_ap_return_0;
wire   [3:0] grp_generic_sincos_8_6_s_fu_206_ap_return_1;
reg    grp_generic_sincos_8_6_s_fu_206_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call51;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call51;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call51;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call51;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call51;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call51;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call51;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call51;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call51;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call51;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call51;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call51;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call51;
reg    ap_block_pp0_stage0_11001_ignoreCallOp22;
wire   [7:0] grp_generic_sincos_8_6_s_fu_211_in_V;
wire   [3:0] grp_generic_sincos_8_6_s_fu_211_ap_return_0;
wire   [3:0] grp_generic_sincos_8_6_s_fu_211_ap_return_1;
reg    grp_generic_sincos_8_6_s_fu_211_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call57;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call57;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call57;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call57;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call57;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call57;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call57;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call57;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call57;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call57;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call57;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call57;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call57;
reg    ap_block_pp0_stage0_11001_ignoreCallOp24;
wire   [7:0] grp_generic_sincos_8_6_s_fu_216_in_V;
wire   [3:0] grp_generic_sincos_8_6_s_fu_216_ap_return_0;
wire   [3:0] grp_generic_sincos_8_6_s_fu_216_ap_return_1;
reg    grp_generic_sincos_8_6_s_fu_216_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call70;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call70;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call70;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call70;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call70;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call70;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call70;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call70;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call70;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call70;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call70;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call70;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call70;
reg    ap_block_pp0_stage0_11001_ignoreCallOp27;
wire   [7:0] grp_generic_sincos_8_6_s_fu_221_in_V;
wire   [3:0] grp_generic_sincos_8_6_s_fu_221_ap_return_0;
wire   [3:0] grp_generic_sincos_8_6_s_fu_221_ap_return_1;
reg    grp_generic_sincos_8_6_s_fu_221_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call63;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call63;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call63;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call63;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call63;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call63;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call63;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call63;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call63;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call63;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call63;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call63;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call63;
reg    ap_block_pp0_stage0_11001_ignoreCallOp34;
wire   [3:0] grp_generic_sincos_8_6_s_fu_226_ap_return_0;
wire   [3:0] grp_generic_sincos_8_6_s_fu_226_ap_return_1;
reg    grp_generic_sincos_8_6_s_fu_226_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call75;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call75;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call75;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call75;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call75;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call75;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call75;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call75;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call75;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call75;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call75;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call75;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call75;
reg    ap_block_pp0_stage0_11001_ignoreCallOp36;
wire   [7:0] grp_generic_sincos_8_6_s_fu_231_in_V;
wire   [3:0] grp_generic_sincos_8_6_s_fu_231_ap_return_0;
wire   [3:0] grp_generic_sincos_8_6_s_fu_231_ap_return_1;
reg    grp_generic_sincos_8_6_s_fu_231_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call132;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call132;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call132;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call132;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call132;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call132;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call132;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call132;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call132;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call132;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call132;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call132;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call132;
reg    ap_block_pp0_stage0_11001_ignoreCallOp42;
wire   [3:0] grp_generic_sincos_8_6_s_fu_236_ap_return_0;
wire   [3:0] grp_generic_sincos_8_6_s_fu_236_ap_return_1;
reg    grp_generic_sincos_8_6_s_fu_236_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call85;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call85;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call85;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call85;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call85;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call85;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call85;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call85;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call85;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call85;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call85;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call85;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call85;
reg    ap_block_pp0_stage0_11001_ignoreCallOp59;
wire   [7:0] grp_generic_sincos_8_6_s_fu_241_in_V;
wire   [3:0] grp_generic_sincos_8_6_s_fu_241_ap_return_0;
wire   [3:0] grp_generic_sincos_8_6_s_fu_241_ap_return_1;
reg    grp_generic_sincos_8_6_s_fu_241_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call90;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call90;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call90;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call90;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call90;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call90;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call90;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call90;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call90;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call90;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call90;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call90;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call90;
reg    ap_block_pp0_stage0_11001_ignoreCallOp61;
wire   [3:0] grp_generic_sincos_8_6_s_fu_246_ap_return_0;
wire   [3:0] grp_generic_sincos_8_6_s_fu_246_ap_return_1;
reg    grp_generic_sincos_8_6_s_fu_246_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call167;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call167;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call167;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call167;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call167;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call167;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call167;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call167;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call167;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call167;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call167;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call167;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call167;
reg    ap_block_pp0_stage0_11001_ignoreCallOp82;
wire   [3:0] grp_generic_sincos_8_6_s_fu_251_ap_return_0;
wire   [3:0] grp_generic_sincos_8_6_s_fu_251_ap_return_1;
reg    grp_generic_sincos_8_6_s_fu_251_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call176;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call176;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call176;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call176;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call176;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call176;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call176;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call176;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call176;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call176;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call176;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call176;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call176;
reg    ap_block_pp0_stage0_11001_ignoreCallOp83;
wire   [3:0] grp_generic_sincos_8_6_s_fu_256_ap_return_0;
wire   [3:0] grp_generic_sincos_8_6_s_fu_256_ap_return_1;
reg    grp_generic_sincos_8_6_s_fu_256_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call37;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call37;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call37;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call37;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call37;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call37;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call37;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call37;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call37;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call37;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call37;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call37;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call37;
reg    ap_block_pp0_stage0_11001_ignoreCallOp89;
wire   [3:0] grp_generic_sincos_8_6_s_fu_261_ap_return_0;
wire   [3:0] grp_generic_sincos_8_6_s_fu_261_ap_return_1;
reg    grp_generic_sincos_8_6_s_fu_261_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call109;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call109;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call109;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call109;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call109;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call109;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call109;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call109;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call109;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call109;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call109;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call109;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call109;
reg    ap_block_pp0_stage0_11001_ignoreCallOp97;
wire   [3:0] grp_generic_sincos_8_6_s_fu_266_ap_return_0;
wire   [3:0] grp_generic_sincos_8_6_s_fu_266_ap_return_1;
reg    grp_generic_sincos_8_6_s_fu_266_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call150;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call150;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call150;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call150;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call150;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call150;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call150;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call150;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call150;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call150;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call150;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call150;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call150;
reg    ap_block_pp0_stage0_11001_ignoreCallOp99;
wire   [3:0] grp_generic_sincos_8_6_s_fu_271_ap_return_0;
wire   [3:0] grp_generic_sincos_8_6_s_fu_271_ap_return_1;
reg    grp_generic_sincos_8_6_s_fu_271_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call187;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call187;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call187;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call187;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call187;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call187;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call187;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call187;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call187;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call187;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call187;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call187;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call187;
reg    ap_block_pp0_stage0_11001_ignoreCallOp102;
wire   [3:0] grp_generic_sincos_8_6_s_fu_276_ap_return_0;
wire   [3:0] grp_generic_sincos_8_6_s_fu_276_ap_return_1;
reg    grp_generic_sincos_8_6_s_fu_276_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call12;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call12;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call12;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call12;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call12;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call12;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call12;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call12;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call12;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call12;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call12;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call12;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call12;
reg    ap_block_pp0_stage0_11001_ignoreCallOp103;
wire   [7:0] grp_generic_sincos_8_6_s_fu_281_in_V;
wire   [3:0] grp_generic_sincos_8_6_s_fu_281_ap_return_0;
wire   [3:0] grp_generic_sincos_8_6_s_fu_281_ap_return_1;
reg    grp_generic_sincos_8_6_s_fu_281_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call26;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call26;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call26;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call26;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call26;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call26;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call26;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call26;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call26;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call26;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call26;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call26;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call26;
reg    ap_block_pp0_stage0_11001_ignoreCallOp128;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] p_Val2_1_fu_306_p4;
wire   [5:0] trunc_ln708_2_fu_345_p4;
wire   [9:0] shl_ln1_fu_389_p3;
wire  signed [9:0] sext_ln1118_7_fu_386_p1;
wire   [9:0] add_ln1192_10_fu_396_p2;
wire   [9:0] ret_V_25_fu_402_p2;
wire  signed [9:0] grp_fu_1067_p3;
wire  signed [7:0] r_V_35_fu_438_p1;
wire   [9:0] r_V_35_fu_438_p2;
wire   [7:0] sub_ln703_fu_457_p2;
wire  signed [8:0] lhs_V_1_fu_473_p1;
wire  signed [8:0] rhs_V_2_fu_476_p1;
wire  signed [8:0] ret_V_22_fu_479_p2;
wire  signed [9:0] grp_fu_1076_p3;
wire  signed [10:0] shl_ln1118_5_fu_505_p3;
wire  signed [8:0] add_ln1192_12_fu_516_p2;
wire  signed [11:0] grp_fu_1085_p4;
wire   [8:0] add_ln1192_17_fu_545_p2;
wire  signed [9:0] sext_ln1192_10_fu_551_p1;
wire  signed [9:0] sext_ln1118_fu_454_p1;
wire   [9:0] add_ln1192_8_fu_555_p2;
wire   [8:0] shl_ln_fu_571_p3;
wire   [8:0] r_V_28_fu_582_p3;
wire  signed [9:0] sext_ln1192_fu_589_p1;
wire   [9:0] sub_ln1192_fu_593_p2;
wire   [9:0] ret_V_18_fu_599_p2;
wire  signed [8:0] r_V_5_fu_616_p1;
wire   [8:0] r_V_31_fu_619_p2;
wire  signed [8:0] sext_ln703_fu_629_p1;
wire   [8:0] ret_V_20_fu_633_p2;
wire  signed [4:0] r_V_7_fu_653_p1;
wire  signed [5:0] rhs_V_1_fu_673_p3;
wire  signed [4:0] sext_ln703_7_fu_693_p1;
wire  signed [3:0] r_V_33_fu_715_p0;
wire  signed [7:0] r_V_9_fu_712_p1;
wire  signed [3:0] r_V_33_fu_715_p1;
wire   [6:0] lhs_V_fu_721_p3;
wire  signed [7:0] sext_ln728_2_fu_728_p1;
wire  signed [7:0] r_V_33_fu_715_p2;
wire  signed [7:0] ret_V_5_fu_732_p2;
wire  signed [4:0] mul_ln1118_fu_756_p0;
wire  signed [7:0] sext_ln1118_5_fu_753_p1;
wire  signed [4:0] mul_ln1118_fu_756_p1;
wire   [7:0] mul_ln1118_fu_756_p2;
wire   [9:0] r_V_27_fu_707_p2;
wire   [8:0] r_V_34_fu_762_p3;
wire   [11:0] lhs_V_4_fu_770_p3;
wire  signed [11:0] sext_ln703_8_fu_778_p1;
wire   [11:0] ret_V_24_fu_782_p2;
wire  signed [11:0] add_ln1192_fu_788_p2;
wire  signed [4:0] sext_ln703_9_fu_802_p1;
wire   [4:0] ret_V_15_fu_805_p2;
wire  signed [4:0] r_V_18_fu_815_p0;
wire  signed [9:0] sext_ln1118_10_fu_811_p1;
wire  signed [4:0] r_V_18_fu_815_p1;
wire  signed [3:0] r_V_20_fu_829_p0;
wire  signed [7:0] r_V_19_fu_825_p1;
wire  signed [3:0] r_V_20_fu_829_p1;
wire  signed [3:0] mul_ln1192_fu_846_p1;
wire  signed [3:0] r_V_15_fu_858_p0;
wire  signed [7:0] r_V_14_fu_855_p1;
wire  signed [3:0] r_V_15_fu_858_p1;
wire  signed [7:0] r_V_15_fu_858_p2;
wire  signed [9:0] r_V_21_fu_881_p0;
wire  signed [7:0] r_V_21_fu_881_p1;
wire  signed [3:0] r_V_24_fu_890_p0;
wire  signed [7:0] r_V_23_fu_887_p1;
wire  signed [3:0] r_V_24_fu_890_p1;
wire  signed [17:0] r_V_21_fu_881_p2;
wire  signed [7:0] r_V_24_fu_890_p2;
wire  signed [3:0] mul_ln1192_1_fu_911_p1;
wire  signed [3:0] r_V_17_fu_923_p0;
wire  signed [7:0] r_V_16_fu_920_p1;
wire  signed [3:0] r_V_17_fu_923_p1;
wire  signed [7:0] r_V_17_fu_923_p2;
wire  signed [23:0] grp_fu_1128_p3;
wire  signed [3:0] r_V_26_fu_945_p0;
wire  signed [7:0] r_V_25_fu_942_p1;
wire  signed [3:0] r_V_26_fu_945_p1;
wire  signed [7:0] r_V_26_fu_945_p2;
wire  signed [21:0] grp_fu_1136_p3;
wire   [7:0] shl_ln1118_2_fu_968_p3;
wire  signed [8:0] sext_ln1118_2_fu_976_p1;
wire   [5:0] shl_ln1118_3_fu_986_p3;
wire   [8:0] sub_ln1118_fu_980_p2;
wire  signed [8:0] sext_ln1118_3_fu_994_p1;
wire  signed [3:0] r_V_30_fu_1007_p0;
wire  signed [7:0] r_V_fu_1004_p1;
wire  signed [3:0] r_V_30_fu_1007_p1;
wire   [8:0] r_V_29_fu_998_p2;
wire   [7:0] r_V_30_fu_1007_p2;
wire   [9:0] rhs_V_fu_1017_p3;
wire  signed [10:0] sext_ln728_fu_1025_p1;
wire  signed [10:0] sext_ln700_fu_1013_p1;
wire   [10:0] ret_V_19_fu_1029_p2;
wire   [6:0] tmp_fu_1035_p4;
wire  signed [19:0] grp_fu_1144_p3;
wire   [5:0] grp_fu_1067_p0;
wire   [9:0] grp_fu_1067_p2;
wire   [2:0] grp_fu_1076_p0;
wire   [9:0] grp_fu_1076_p2;
wire   [11:0] grp_fu_1085_p3;
wire  signed [18:0] grp_fu_1128_p2;
wire  signed [16:0] grp_fu_1136_p2;
wire  signed [14:0] grp_fu_1144_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to11;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 x_V_preg = 128'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_201(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_8_6_s_fu_201_in_V),
    .ap_return_0(grp_generic_sincos_8_6_s_fu_201_ap_return_0),
    .ap_return_1(grp_generic_sincos_8_6_s_fu_201_ap_return_1),
    .ap_ce(grp_generic_sincos_8_6_s_fu_201_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_206(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_8_6_s_fu_206_in_V),
    .ap_return_0(grp_generic_sincos_8_6_s_fu_206_ap_return_0),
    .ap_return_1(grp_generic_sincos_8_6_s_fu_206_ap_return_1),
    .ap_ce(grp_generic_sincos_8_6_s_fu_206_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_211(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_8_6_s_fu_211_in_V),
    .ap_return_0(grp_generic_sincos_8_6_s_fu_211_ap_return_0),
    .ap_return_1(grp_generic_sincos_8_6_s_fu_211_ap_return_1),
    .ap_ce(grp_generic_sincos_8_6_s_fu_211_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_216(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_8_6_s_fu_216_in_V),
    .ap_return_0(grp_generic_sincos_8_6_s_fu_216_ap_return_0),
    .ap_return_1(grp_generic_sincos_8_6_s_fu_216_ap_return_1),
    .ap_ce(grp_generic_sincos_8_6_s_fu_216_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_221(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_8_6_s_fu_221_in_V),
    .ap_return_0(grp_generic_sincos_8_6_s_fu_221_ap_return_0),
    .ap_return_1(grp_generic_sincos_8_6_s_fu_221_ap_return_1),
    .ap_ce(grp_generic_sincos_8_6_s_fu_221_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_226(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(p_Val2_17_reg_1198),
    .ap_return_0(grp_generic_sincos_8_6_s_fu_226_ap_return_0),
    .ap_return_1(grp_generic_sincos_8_6_s_fu_226_ap_return_1),
    .ap_ce(grp_generic_sincos_8_6_s_fu_226_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_231(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_8_6_s_fu_231_in_V),
    .ap_return_0(grp_generic_sincos_8_6_s_fu_231_ap_return_0),
    .ap_return_1(grp_generic_sincos_8_6_s_fu_231_ap_return_1),
    .ap_ce(grp_generic_sincos_8_6_s_fu_231_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_236(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(p_Val2_6_reg_1173_pp0_iter1_reg),
    .ap_return_0(grp_generic_sincos_8_6_s_fu_236_ap_return_0),
    .ap_return_1(grp_generic_sincos_8_6_s_fu_236_ap_return_1),
    .ap_ce(grp_generic_sincos_8_6_s_fu_236_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_241(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_8_6_s_fu_241_in_V),
    .ap_return_0(grp_generic_sincos_8_6_s_fu_241_ap_return_0),
    .ap_return_1(grp_generic_sincos_8_6_s_fu_241_ap_return_1),
    .ap_ce(grp_generic_sincos_8_6_s_fu_241_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_246(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_8_reg_1223),
    .ap_return_0(grp_generic_sincos_8_6_s_fu_246_ap_return_0),
    .ap_return_1(grp_generic_sincos_8_6_s_fu_246_ap_return_1),
    .ap_ce(grp_generic_sincos_8_6_s_fu_246_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_251(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_9_reg_1228),
    .ap_return_0(grp_generic_sincos_8_6_s_fu_251_ap_return_0),
    .ap_return_1(grp_generic_sincos_8_6_s_fu_251_ap_return_1),
    .ap_ce(grp_generic_sincos_8_6_s_fu_251_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_256(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(add_ln703_1_reg_1233),
    .ap_return_0(grp_generic_sincos_8_6_s_fu_256_ap_return_0),
    .ap_return_1(grp_generic_sincos_8_6_s_fu_256_ap_return_1),
    .ap_ce(grp_generic_sincos_8_6_s_fu_256_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_261(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_4_reg_1243),
    .ap_return_0(grp_generic_sincos_8_6_s_fu_261_ap_return_0),
    .ap_return_1(grp_generic_sincos_8_6_s_fu_261_ap_return_1),
    .ap_ce(grp_generic_sincos_8_6_s_fu_261_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_266(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_6_reg_1248),
    .ap_return_0(grp_generic_sincos_8_6_s_fu_266_ap_return_0),
    .ap_return_1(grp_generic_sincos_8_6_s_fu_266_ap_return_1),
    .ap_ce(grp_generic_sincos_8_6_s_fu_266_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_271(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_s_reg_1253),
    .ap_return_0(grp_generic_sincos_8_6_s_fu_271_ap_return_0),
    .ap_return_1(grp_generic_sincos_8_6_s_fu_271_ap_return_1),
    .ap_ce(grp_generic_sincos_8_6_s_fu_271_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_276(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(p_Val2_7_reg_1152_pp0_iter3_reg),
    .ap_return_0(grp_generic_sincos_8_6_s_fu_276_ap_return_0),
    .ap_return_1(grp_generic_sincos_8_6_s_fu_276_ap_return_1),
    .ap_ce(grp_generic_sincos_8_6_s_fu_276_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_281(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_8_6_s_fu_281_in_V),
    .ap_return_0(grp_generic_sincos_8_6_s_fu_281_ap_return_0),
    .ap_return_1(grp_generic_sincos_8_6_s_fu_281_ap_return_1),
    .ap_ce(grp_generic_sincos_8_6_s_fu_281_ap_ce)
);

myproject_mac_muladd_6ns_8s_10ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
myproject_mac_muladd_6ns_8s_10ns_10_1_1_U7(
    .din0(grp_fu_1067_p0),
    .din1(p_Val2_6_reg_1173),
    .din2(grp_fu_1067_p2),
    .dout(grp_fu_1067_p3)
);

myproject_ama_addmulsub_3ns_9s_10ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
myproject_ama_addmulsub_3ns_9s_10ns_10_1_1_U8(
    .din0(grp_fu_1076_p0),
    .din1(ret_V_22_fu_479_p2),
    .din2(grp_fu_1076_p2),
    .dout(grp_fu_1076_p3)
);

myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
myproject_ama_addmuladd_9s_11s_8s_12ns_12_1_1_U9(
    .din0(add_ln1192_12_fu_516_p2),
    .din1(shl_ln1118_5_fu_505_p3),
    .din2(p_Val2_6_reg_1173_pp0_iter1_reg),
    .din3(grp_fu_1085_p3),
    .dout(grp_fu_1085_p4)
);

myproject_mac_mul_sub_9s_4s_6s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
myproject_mac_mul_sub_9s_4s_6s_12_1_1_U10(
    .din0(ret_V_reg_1268),
    .din1(outcos_V_reg_1273),
    .din2(rhs_V_1_fu_673_p3),
    .dout(grp_fu_1096_p3)
);

myproject_mul_mul_12s_8s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 20 ))
myproject_mul_mul_12s_8s_20_1_1_U11(
    .din0(ret_V_4_reg_1283),
    .din1(ret_V_5_fu_732_p2),
    .dout(r_V_11_fu_1104_p2)
);

myproject_mul_mul_12s_8s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 20 ))
myproject_mul_mul_12s_8s_20_1_1_U12(
    .din0(add_ln1192_fu_788_p2),
    .din1(r_V_33_fu_715_p2),
    .dout(r_V_13_fu_1110_p2)
);

myproject_mul_mul_20s_8s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_20s_8s_24_1_1_U13(
    .din0(r_V_13_reg_1319),
    .din1(r_V_15_fu_858_p2),
    .dout(mul_ln1192_3_fu_1116_p2)
);

myproject_mul_mul_18s_8s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_18s_8s_22_1_1_U14(
    .din0(r_V_21_fu_881_p2),
    .din1(r_V_24_fu_890_p2),
    .dout(mul_ln1192_5_fu_1122_p2)
);

myproject_mac_muladd_24s_8s_19s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_24s_8s_19s_24_1_1_U15(
    .din0(mul_ln1192_3_reg_1354),
    .din1(r_V_17_fu_923_p2),
    .din2(grp_fu_1128_p2),
    .dout(grp_fu_1128_p3)
);

myproject_mac_muladd_22s_8s_17s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_22s_8s_17s_22_1_1_U16(
    .din0(mul_ln1192_5_reg_1364),
    .din1(r_V_26_fu_945_p2),
    .din2(grp_fu_1136_p2),
    .dout(grp_fu_1136_p3)
);

myproject_mac_muladd_20s_4s_15s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 20 ))
myproject_mac_muladd_20s_4s_15s_20_1_1_U17(
    .din0(mul_ln1192_1_reg_1374),
    .din1(outcos_V_2_reg_1379),
    .din2(grp_fu_1144_p2),
    .dout(grp_fu_1144_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 128'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln703_1_reg_1233 <= add_ln703_1_fu_461_p2;
        mul_ln1192_1_reg_1374 <= mul_ln1192_1_fu_911_p2;
        mul_ln1192_3_reg_1354 <= mul_ln1192_3_fu_1116_p2;
        mul_ln1192_5_reg_1364 <= mul_ln1192_5_fu_1122_p2;
        mul_ln1192_reg_1344 <= mul_ln1192_fu_846_p2;
        outcos_V_2_reg_1379 <= grp_generic_sincos_8_6_s_fu_276_ap_return_1;
        outcos_V_3_reg_1299 <= grp_generic_sincos_8_6_s_fu_231_ap_return_1;
        outcos_V_3_reg_1299_pp0_iter9_reg <= outcos_V_3_reg_1299;
        outcos_V_4_reg_1359 <= grp_generic_sincos_8_6_s_fu_266_ap_return_1;
        outcos_V_5_reg_1334 <= grp_generic_sincos_8_6_s_fu_251_ap_return_1;
        outcos_V_6_reg_1369 <= grp_generic_sincos_8_6_s_fu_271_ap_return_1;
        outcos_V_9_reg_1288 <= grp_generic_sincos_8_6_s_fu_226_ap_return_1;
        outcos_V_reg_1273 <= grp_generic_sincos_8_6_s_fu_211_ap_return_1;
        outsin_V_11_reg_1349 <= grp_generic_sincos_8_6_s_fu_261_ap_return_0;
        outsin_V_11_reg_1349_pp0_iter11_reg <= outsin_V_11_reg_1349;
        outsin_V_1_reg_1339 <= grp_generic_sincos_8_6_s_fu_256_ap_return_0;
        outsin_V_1_reg_1339_pp0_iter11_reg <= outsin_V_1_reg_1339;
        outsin_V_4_reg_1309 <= grp_generic_sincos_8_6_s_fu_236_ap_return_0;
        outsin_V_5_reg_1314 <= grp_generic_sincos_8_6_s_fu_241_ap_return_0;
        outsin_V_5_reg_1314_pp0_iter10_reg <= outsin_V_5_reg_1314;
        p_Val2_7_reg_1152_pp0_iter2_reg <= p_Val2_7_reg_1152_pp0_iter1_reg;
        p_Val2_7_reg_1152_pp0_iter3_reg <= p_Val2_7_reg_1152_pp0_iter2_reg;
        p_Val2_7_reg_1152_pp0_iter4_reg <= p_Val2_7_reg_1152_pp0_iter3_reg;
        p_Val2_s_reg_1161_pp0_iter2_reg <= p_Val2_s_reg_1161_pp0_iter1_reg;
        p_Val2_s_reg_1161_pp0_iter3_reg <= p_Val2_s_reg_1161_pp0_iter2_reg;
        p_Val2_s_reg_1161_pp0_iter4_reg <= p_Val2_s_reg_1161_pp0_iter3_reg;
        p_Val2_s_reg_1161_pp0_iter5_reg <= p_Val2_s_reg_1161_pp0_iter4_reg;
        p_Val2_s_reg_1161_pp0_iter6_reg <= p_Val2_s_reg_1161_pp0_iter5_reg;
        r_V_11_reg_1304 <= r_V_11_fu_1104_p2;
        r_V_13_reg_1319 <= r_V_13_fu_1110_p2;
        r_V_18_reg_1324 <= r_V_18_fu_815_p2;
        r_V_20_reg_1329 <= r_V_20_fu_829_p2;
        r_V_32_reg_1278 <= r_V_32_fu_657_p2;
        r_V_32_reg_1278_pp0_iter8_reg <= r_V_32_reg_1278;
        ret_V_10_reg_1294 <= ret_V_10_fu_697_p2;
        ret_V_reg_1268 <= ret_V_fu_639_p2;
        sext_ln1118_1_reg_1258[9 : 1] <= sext_ln1118_1_fu_578_p1[9 : 1];
        sext_ln1118_1_reg_1258_pp0_iter6_reg[9 : 1] <= sext_ln1118_1_reg_1258[9 : 1];
        sext_ln1118_1_reg_1258_pp0_iter7_reg[9 : 1] <= sext_ln1118_1_reg_1258_pp0_iter6_reg[9 : 1];
        sext_ln1118_1_reg_1258_pp0_iter8_reg[9 : 1] <= sext_ln1118_1_reg_1258_pp0_iter7_reg[9 : 1];
        trunc_ln708_1_reg_1389 <= {{grp_fu_1136_p3[21:14]}};
        trunc_ln708_4_reg_1243 <= {{grp_fu_1076_p3[9:2]}};
        trunc_ln708_6_reg_1248 <= {{grp_fu_1085_p4[11:4]}};
        trunc_ln708_7_reg_1384 <= {{grp_fu_1128_p3[23:16]}};
        trunc_ln708_s_reg_1253 <= {{add_ln1192_8_fu_555_p2[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_17_reg_1198 <= {{x_V_in_sig[31:24]}};
        p_Val2_17_reg_1198_pp0_iter1_reg <= p_Val2_17_reg_1198;
        p_Val2_6_reg_1173 <= {{x_V_in_sig[119:112]}};
        p_Val2_6_reg_1173_pp0_iter1_reg <= p_Val2_6_reg_1173;
        p_Val2_7_reg_1152 <= {{x_V_in_sig[23:16]}};
        p_Val2_7_reg_1152_pp0_iter1_reg <= p_Val2_7_reg_1152;
        p_Val2_s_reg_1161 <= {{x_V_in_sig[127:120]}};
        p_Val2_s_reg_1161_pp0_iter1_reg <= p_Val2_s_reg_1161;
        tmp_4_reg_1208 <= {{x_V_in_sig[30:24]}};
        trunc_ln708_8_reg_1223 <= {{grp_fu_1067_p3[9:2]}};
        trunc_ln708_9_reg_1228 <= {{r_V_35_fu_438_p2[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ret_V_4_reg_1283 <= grp_fu_1096_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to11 = 1'b1;
    end else begin
        ap_idle_pp0_0to11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to11 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp19) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_201_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_201_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp22) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_206_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_206_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp24) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_211_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_211_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp27) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_216_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_216_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp34) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_221_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_221_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp36) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_226_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_226_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp42) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_231_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_231_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp59) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_236_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_236_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp61) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_241_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_241_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp82) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_246_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_246_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp83) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_251_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_251_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp89) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_256_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_256_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp97) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_261_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_261_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp99) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_266_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_266_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp102) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_271_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_271_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp103) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_276_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_276_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp128) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_281_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_281_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_10_fu_396_p2 = ($signed(shl_ln1_fu_389_p3) + $signed(sext_ln1118_7_fu_386_p1));

assign add_ln1192_12_fu_516_p2 = ($signed(9'd68) + $signed(lhs_V_1_fu_473_p1));

assign add_ln1192_17_fu_545_p2 = ($signed(9'd4) + $signed(rhs_V_2_fu_476_p1));

assign add_ln1192_8_fu_555_p2 = ($signed(sext_ln1192_10_fu_551_p1) + $signed(sext_ln1118_fu_454_p1));

assign add_ln1192_fu_788_p2 = (12'd96 + ret_V_24_fu_782_p2);

assign add_ln703_1_fu_461_p2 = (8'd1 + sub_ln703_fu_457_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp102 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp103 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp128 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp19 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp22 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp24 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp27 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp34 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp36 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp42 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp59 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp61 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp82 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp83 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp89 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp97 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp99 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call132 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call150 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call132 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call150 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call132 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call150 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call132 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call150 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call90 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call109 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call12 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call132 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call150 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call16 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call167 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call176 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call187 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call26 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call37 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call51 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call57 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call63 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call70 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call75 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call85 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call90 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call132 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call150 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call132 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call150 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call132 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call150 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call132 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call150 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call132 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call150 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call132 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call150 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call132 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call150 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call132 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call150 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call167 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1067_p0 = 10'd19;

assign grp_fu_1067_p2 = {{p_Val2_17_reg_1198}, {2'd0}};

assign grp_fu_1076_p0 = 10'd2;

assign grp_fu_1076_p2 = {{p_Val2_7_reg_1152_pp0_iter1_reg}, {2'd0}};

assign grp_fu_1085_p3 = {{p_Val2_17_reg_1198_pp0_iter1_reg}, {4'd0}};

assign grp_fu_1128_p2 = 24'd16515072;

assign grp_fu_1136_p2 = 22'd4128768;

assign grp_fu_1144_p2 = 20'd1032192;

assign grp_generic_sincos_8_6_s_fu_201_in_V = ($signed(p_Val2_s_fu_296_p4) + $signed(p_Val2_1_fu_306_p4));

assign grp_generic_sincos_8_6_s_fu_206_in_V = x_V_in_sig[7:0];

assign grp_generic_sincos_8_6_s_fu_211_in_V = ($signed(p_Val2_6_fu_323_p4) - $signed(p_Val2_1_fu_306_p4));

assign grp_generic_sincos_8_6_s_fu_216_in_V = $signed(trunc_ln708_2_fu_345_p4);

assign grp_generic_sincos_8_6_s_fu_221_in_V = ($signed(8'd254) + $signed(p_Val2_7_reg_1152));

assign grp_generic_sincos_8_6_s_fu_231_in_V = {{ret_V_25_fu_402_p2[9:2]}};

assign grp_generic_sincos_8_6_s_fu_241_in_V = ($signed(8'd255) + $signed(p_Val2_17_reg_1198_pp0_iter1_reg));

assign grp_generic_sincos_8_6_s_fu_281_in_V = {{ret_V_18_fu_599_p2[9:2]}};

assign lhs_V_1_fu_473_p1 = $signed(p_Val2_6_reg_1173_pp0_iter1_reg);

assign lhs_V_4_fu_770_p3 = {{r_V_27_fu_707_p2}, {2'd0}};

assign lhs_V_fu_721_p3 = {{r_V_32_reg_1278_pp0_iter8_reg}, {2'd0}};

assign mul_ln1118_fu_756_p0 = sext_ln1118_5_fu_753_p1;

assign mul_ln1118_fu_756_p1 = sext_ln1118_5_fu_753_p1;

assign mul_ln1118_fu_756_p2 = ($signed(mul_ln1118_fu_756_p0) * $signed(mul_ln1118_fu_756_p1));

assign mul_ln1192_1_fu_911_p1 = outsin_V_5_reg_1314_pp0_iter10_reg;

assign mul_ln1192_1_fu_911_p2 = ($signed(mul_ln1192_reg_1344) * $signed(mul_ln1192_1_fu_911_p1));

assign mul_ln1192_fu_846_p1 = outsin_V_4_reg_1309;

assign mul_ln1192_fu_846_p2 = ($signed(r_V_11_reg_1304) * $signed(mul_ln1192_fu_846_p1));

assign p_Val2_1_fu_306_p4 = {{x_V_in_sig[39:32]}};

assign p_Val2_6_fu_323_p4 = {{x_V_in_sig[119:112]}};

assign p_Val2_s_fu_296_p4 = {{x_V_in_sig[127:120]}};

assign r_V_14_fu_855_p1 = $signed(outcos_V_3_reg_1299_pp0_iter9_reg);

assign r_V_15_fu_858_p0 = r_V_14_fu_855_p1;

assign r_V_15_fu_858_p1 = r_V_14_fu_855_p1;

assign r_V_15_fu_858_p2 = ($signed(r_V_15_fu_858_p0) * $signed(r_V_15_fu_858_p1));

assign r_V_16_fu_920_p1 = $signed(outcos_V_4_reg_1359);

assign r_V_17_fu_923_p0 = r_V_16_fu_920_p1;

assign r_V_17_fu_923_p1 = r_V_16_fu_920_p1;

assign r_V_17_fu_923_p2 = ($signed(r_V_17_fu_923_p0) * $signed(r_V_17_fu_923_p1));

assign r_V_18_fu_815_p0 = sext_ln1118_10_fu_811_p1;

assign r_V_18_fu_815_p1 = sext_ln1118_10_fu_811_p1;

assign r_V_18_fu_815_p2 = ($signed(r_V_18_fu_815_p0) * $signed(r_V_18_fu_815_p1));

assign r_V_19_fu_825_p1 = $signed(grp_generic_sincos_8_6_s_fu_246_ap_return_0);

assign r_V_20_fu_829_p0 = r_V_19_fu_825_p1;

assign r_V_20_fu_829_p1 = r_V_19_fu_825_p1;

assign r_V_20_fu_829_p2 = ($signed(r_V_20_fu_829_p0) * $signed(r_V_20_fu_829_p1));

assign r_V_21_fu_881_p0 = r_V_18_reg_1324;

assign r_V_21_fu_881_p1 = r_V_20_reg_1329;

assign r_V_21_fu_881_p2 = ($signed(r_V_21_fu_881_p0) * $signed(r_V_21_fu_881_p1));

assign r_V_23_fu_887_p1 = $signed(outcos_V_5_reg_1334);

assign r_V_24_fu_890_p0 = r_V_23_fu_887_p1;

assign r_V_24_fu_890_p1 = r_V_23_fu_887_p1;

assign r_V_24_fu_890_p2 = ($signed(r_V_24_fu_890_p0) * $signed(r_V_24_fu_890_p1));

assign r_V_25_fu_942_p1 = $signed(outcos_V_6_reg_1369);

assign r_V_26_fu_945_p0 = r_V_25_fu_942_p1;

assign r_V_26_fu_945_p1 = r_V_25_fu_942_p1;

assign r_V_26_fu_945_p2 = ($signed(r_V_26_fu_945_p0) * $signed(r_V_26_fu_945_p1));

assign r_V_27_fu_707_p2 = ($signed(10'd0) - $signed(sext_ln1118_1_reg_1258_pp0_iter8_reg));

assign r_V_28_fu_582_p3 = {{p_Val2_7_reg_1152_pp0_iter4_reg}, {1'd0}};

assign r_V_29_fu_998_p2 = ($signed(sub_ln1118_fu_980_p2) - $signed(sext_ln1118_3_fu_994_p1));

assign r_V_30_fu_1007_p0 = r_V_fu_1004_p1;

assign r_V_30_fu_1007_p1 = r_V_fu_1004_p1;

assign r_V_30_fu_1007_p2 = ($signed(r_V_30_fu_1007_p0) * $signed(r_V_30_fu_1007_p1));

assign r_V_31_fu_619_p2 = ($signed(9'd0) - $signed(r_V_5_fu_616_p1));

assign r_V_32_fu_657_p2 = ($signed(5'd0) - $signed(r_V_7_fu_653_p1));

assign r_V_33_fu_715_p0 = r_V_9_fu_712_p1;

assign r_V_33_fu_715_p1 = r_V_9_fu_712_p1;

assign r_V_33_fu_715_p2 = ($signed(r_V_33_fu_715_p0) * $signed(r_V_33_fu_715_p1));

assign r_V_34_fu_762_p3 = {{mul_ln1118_fu_756_p2}, {1'd0}};

assign r_V_35_fu_438_p1 = sext_ln1118_7_fu_386_p1;

assign r_V_35_fu_438_p2 = ($signed({{1'b0}, {10'd11}}) * $signed(r_V_35_fu_438_p1));

assign r_V_5_fu_616_p1 = p_Val2_s_reg_1161_pp0_iter6_reg;

assign r_V_7_fu_653_p1 = $signed(grp_generic_sincos_8_6_s_fu_216_ap_return_0);

assign r_V_9_fu_712_p1 = outcos_V_9_reg_1288;

assign r_V_fu_1004_p1 = $signed(outsin_V_1_reg_1339_pp0_iter11_reg);

assign ret_V_10_fu_697_p2 = ($signed(5'd1) + $signed(sext_ln703_7_fu_693_p1));

assign ret_V_15_fu_805_p2 = ($signed(5'd1) + $signed(sext_ln703_9_fu_802_p1));

assign ret_V_18_fu_599_p2 = (10'd12 + sub_ln1192_fu_593_p2);

assign ret_V_19_fu_1029_p2 = ($signed(sext_ln728_fu_1025_p1) + $signed(sext_ln700_fu_1013_p1));

assign ret_V_20_fu_633_p2 = ($signed(r_V_31_fu_619_p2) - $signed(sext_ln703_fu_629_p1));

assign ret_V_22_fu_479_p2 = ($signed(lhs_V_1_fu_473_p1) - $signed(rhs_V_2_fu_476_p1));

assign ret_V_24_fu_782_p2 = ($signed(lhs_V_4_fu_770_p3) - $signed(sext_ln703_8_fu_778_p1));

assign ret_V_25_fu_402_p2 = (10'd12 + add_ln1192_10_fu_396_p2);

assign ret_V_5_fu_732_p2 = ($signed(sext_ln728_2_fu_728_p1) + $signed(r_V_33_fu_715_p2));

assign ret_V_fu_639_p2 = (9'd12 + ret_V_20_fu_633_p2);

assign rhs_V_1_fu_673_p3 = {{grp_generic_sincos_8_6_s_fu_221_ap_return_0}, {2'd0}};

assign rhs_V_2_fu_476_p1 = p_Val2_17_reg_1198_pp0_iter1_reg;

assign rhs_V_fu_1017_p3 = {{r_V_30_fu_1007_p2}, {2'd0}};

assign sext_ln1118_10_fu_811_p1 = $signed(ret_V_15_fu_805_p2);

assign sext_ln1118_1_fu_578_p1 = $signed(shl_ln_fu_571_p3);

assign sext_ln1118_2_fu_976_p1 = $signed(shl_ln1118_2_fu_968_p3);

assign sext_ln1118_3_fu_994_p1 = $signed(shl_ln1118_3_fu_986_p3);

assign sext_ln1118_5_fu_753_p1 = $signed(ret_V_10_reg_1294);

assign sext_ln1118_7_fu_386_p1 = $signed(p_Val2_17_reg_1198);

assign sext_ln1118_fu_454_p1 = p_Val2_s_reg_1161_pp0_iter1_reg;

assign sext_ln1192_10_fu_551_p1 = $signed(add_ln1192_17_fu_545_p2);

assign sext_ln1192_fu_589_p1 = $signed(r_V_28_fu_582_p3);

assign sext_ln700_fu_1013_p1 = $signed(r_V_29_fu_998_p2);

assign sext_ln703_7_fu_693_p1 = $signed(grp_generic_sincos_8_6_s_fu_226_ap_return_0);

assign sext_ln703_8_fu_778_p1 = $signed(r_V_34_fu_762_p3);

assign sext_ln703_9_fu_802_p1 = outcos_V_9_reg_1288;

assign sext_ln703_fu_629_p1 = $signed(grp_generic_sincos_8_6_s_fu_206_ap_return_1);

assign sext_ln728_2_fu_728_p1 = $signed(lhs_V_fu_721_p3);

assign sext_ln728_fu_1025_p1 = $signed(rhs_V_fu_1017_p3);

assign shl_ln1118_2_fu_968_p3 = {{grp_generic_sincos_8_6_s_fu_281_ap_return_0}, {4'd0}};

assign shl_ln1118_3_fu_986_p3 = {{grp_generic_sincos_8_6_s_fu_281_ap_return_0}, {2'd0}};

assign shl_ln1118_5_fu_505_p3 = {{p_Val2_6_reg_1173_pp0_iter1_reg}, {3'd0}};

assign shl_ln1_fu_389_p3 = {{tmp_4_reg_1208}, {3'd0}};

assign shl_ln_fu_571_p3 = {{p_Val2_s_reg_1161_pp0_iter4_reg}, {1'd0}};

assign sub_ln1118_fu_980_p2 = ($signed(9'd0) - $signed(sext_ln1118_2_fu_976_p1));

assign sub_ln1192_fu_593_p2 = ($signed(sext_ln1192_fu_589_p1) - $signed(sext_ln1118_1_fu_578_p1));

assign sub_ln703_fu_457_p2 = (p_Val2_6_reg_1173_pp0_iter1_reg - p_Val2_7_reg_1152_pp0_iter1_reg);

assign tmp_fu_1035_p4 = {{ret_V_19_fu_1029_p2[10:4]}};

assign trunc_ln708_2_fu_345_p4 = {{x_V_in_sig[127:122]}};

assign y_0_V = $signed(tmp_fu_1035_p4);

assign y_1_V = {{grp_fu_1144_p3[19:12]}};

assign y_2_V = $signed(outsin_V_11_reg_1349_pp0_iter11_reg);

assign y_3_V = trunc_ln708_7_reg_1384;

assign y_4_V = trunc_ln708_1_reg_1389;

always @ (posedge ap_clk) begin
    sext_ln1118_1_reg_1258[0] <= 1'b0;
    sext_ln1118_1_reg_1258_pp0_iter6_reg[0] <= 1'b0;
    sext_ln1118_1_reg_1258_pp0_iter7_reg[0] <= 1'b0;
    sext_ln1118_1_reg_1258_pp0_iter8_reg[0] <= 1'b0;
end

endmodule //myproject
