<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="EEE458_TurhanCanKargin_Question2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="eight_bit_memory_address_register.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="eight_bit_memory_address_register.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="eight_bit_memory_address_register.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="eight_bit_memory_address_register.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="eight_bit_memory_address_register.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="eight_bit_memory_address_register.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="eight_bit_memory_address_register.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="eight_bit_memory_address_register.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="eight_bit_memory_address_register.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="eight_bit_memory_address_register.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="eight_bit_memory_address_register.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="eight_bit_memory_address_register.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="eight_bit_memory_address_register.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="eight_bit_memory_address_register.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="eight_bit_memory_address_register.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="eight_bit_memory_address_register.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="eight_bit_memory_address_register_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="eight_bit_memory_address_register_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="eight_bit_memory_address_register_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="eight_bit_memory_address_register_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="eight_bit_memory_address_register_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="eight_bit_memory_address_register_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="eight_bit_memory_address_register_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="eight_bit_memory_address_register_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="eight_bit_memory_address_register_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="eight_bit_memory_address_register_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="eight_bit_memory_address_register_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="eight_bit_memory_address_register_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="eight_bit_memory_address_register_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="question2_test_bench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="question2_test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="question2_test_bench_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="question2_top_module.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="question2_top_module.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="question2_top_module.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="question2_top_module.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="question2_top_module.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="question2_top_module.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="question2_top_module.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="question2_top_module.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="question2_top_module.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="question2_top_module.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="question2_top_module.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="question2_top_module.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="question2_top_module.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="question2_top_module.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="question2_top_module.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="question2_top_module.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="question2_top_module.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="question2_top_module.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="question2_top_module.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="question2_top_module_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="question2_top_module_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="question2_top_module_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="question2_top_module_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="question2_top_module_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="question2_top_module_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="question2_top_module_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="question2_top_module_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="question2_top_module_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="question2_top_module_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="question2_top_module_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="question2_top_module_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="question2_top_module_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="question2_top_module_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="question2_top_module_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="question2_top_module_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1588334381" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1588334381">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588347449" xil_pn:in_ck="-6336158384189107607" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1588347449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="eight_bit_memory_address_register.vhd"/>
      <outfile xil_pn:name="question2_test_bench.vhd"/>
      <outfile xil_pn:name="question2_top_module.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1588341172" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5607812732267304152" xil_pn:start_ts="1588341172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588341172" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-139215987708392086" xil_pn:start_ts="1588341172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588340834" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4891162477138315136" xil_pn:start_ts="1588340834">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588347449" xil_pn:in_ck="-6336158384189107607" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1588347449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="eight_bit_memory_address_register.vhd"/>
      <outfile xil_pn:name="question2_test_bench.vhd"/>
      <outfile xil_pn:name="question2_top_module.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1588428492" xil_pn:in_ck="-6336158384189107607" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6671971859200420520" xil_pn:start_ts="1588428488">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="question2_test_bench_beh.prj"/>
      <outfile xil_pn:name="question2_test_bench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1588428747" xil_pn:in_ck="-2033878740556240874" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4248995409107754027" xil_pn:start_ts="1588428747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="question2_test_bench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1588334325" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1588334325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588334989" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2467514277541168112" xil_pn:start_ts="1588334989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588334989" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4891162477138315136" xil_pn:start_ts="1588334989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588334325" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1588334325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588334989" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3073167007284304498" xil_pn:start_ts="1588334989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588334325" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252397519575" xil_pn:start_ts="1588334325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588334989" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1002592491015067850" xil_pn:start_ts="1588334989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588347483" xil_pn:in_ck="-8106084932857979535" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8838770751424953901" xil_pn:start_ts="1588347476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="eight_bit_memory_address_register.ngr"/>
      <outfile xil_pn:name="question2_top_module.lso"/>
      <outfile xil_pn:name="question2_top_module.ngc"/>
      <outfile xil_pn:name="question2_top_module.ngr"/>
      <outfile xil_pn:name="question2_top_module.prj"/>
      <outfile xil_pn:name="question2_top_module.stx"/>
      <outfile xil_pn:name="question2_top_module.syr"/>
      <outfile xil_pn:name="question2_top_module.xst"/>
      <outfile xil_pn:name="question2_top_module_vhdl.prj"/>
      <outfile xil_pn:name="question2_top_module_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1588334997" xil_pn:in_ck="362667500509813043" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-630595389682440903" xil_pn:start_ts="1588334997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588347529" xil_pn:in_ck="1765987733156483568" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2512186276918429795" xil_pn:start_ts="1588347525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="question2_top_module.bld"/>
      <outfile xil_pn:name="question2_top_module.ngd"/>
      <outfile xil_pn:name="question2_top_module_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1588347533" xil_pn:in_ck="6471886090060056882" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="113730145005983477" xil_pn:start_ts="1588347529">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="question2_top_module.pcf"/>
      <outfile xil_pn:name="question2_top_module_map.map"/>
      <outfile xil_pn:name="question2_top_module_map.mrp"/>
      <outfile xil_pn:name="question2_top_module_map.ncd"/>
      <outfile xil_pn:name="question2_top_module_map.ngm"/>
      <outfile xil_pn:name="question2_top_module_map.xrpt"/>
      <outfile xil_pn:name="question2_top_module_summary.xml"/>
      <outfile xil_pn:name="question2_top_module_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1588347542" xil_pn:in_ck="-4456380000121541596" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3129755442398015208" xil_pn:start_ts="1588347533">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="question2_top_module.ncd"/>
      <outfile xil_pn:name="question2_top_module.pad"/>
      <outfile xil_pn:name="question2_top_module.par"/>
      <outfile xil_pn:name="question2_top_module.ptwx"/>
      <outfile xil_pn:name="question2_top_module.unroutes"/>
      <outfile xil_pn:name="question2_top_module.xpi"/>
      <outfile xil_pn:name="question2_top_module_pad.csv"/>
      <outfile xil_pn:name="question2_top_module_pad.txt"/>
      <outfile xil_pn:name="question2_top_module_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1588347542" xil_pn:in_ck="-5964142588796417238" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1588347539">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="question2_top_module.twr"/>
      <outfile xil_pn:name="question2_top_module.twx"/>
    </transform>
  </transforms>

</generated_project>
