#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Wed Nov 20 21:49:53 2019
# Process ID: 15754
# Current directory: /home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.runs/synth_1
# Command line: vivado -log jisa_output.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source jisa_output.tcl
# Log file: /home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.runs/synth_1/jisa_output.vds
# Journal file: /home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source jisa_output.tcl -notrace
Command: synth_design -top jisa_output -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15795 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1810.059 ; gain = 153.715 ; free physical = 2000 ; free virtual = 25459
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'jisa_output' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/jisa_output.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.runs/synth_1/.Xil/Vivado-15754-jdesk/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.runs/synth_1/.Xil/Vivado-15754-jdesk/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'clk' of module 'clk_wiz_0' has 4 connections declared, but only 3 given [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/jisa_output.v:38]
INFO: [Synth 8-6157] synthesizing module 'jisa_top_level' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/jisa_top_level.v:23]
INFO: [Synth 8-6157] synthesizing module 'jisa_cpu' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/jisa_cpu.v:22]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register stop_reg in module program_counter. This is not a recommended register style for Xilinx devices  [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/program_counter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (2#1) [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (3#1) [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (4#1) [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder_controller' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/decoder_controller.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/decoder_controller.v:51]
INFO: [Synth 8-6155] done synthesizing module 'decoder_controller' (5#1) [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/decoder_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'sign_extender' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/sign_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_extender' (6#1) [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/sign_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/reg_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (7#1) [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/reg_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register' (8#1) [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/register.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'out' does not match port width (16) of module 'mux' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/jisa_cpu.v:168]
INFO: [Synth 8-6157] synthesizing module 'branch_controller' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/branch_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'branch_controller' (9#1) [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/branch_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'jisa_cpu' (10#1) [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/jisa_cpu.v:22]
INFO: [Synth 8-6157] synthesizing module 'memory' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (11#1) [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'jisa_top_level' (12#1) [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/jisa_top_level.v:23]
INFO: [Synth 8-6155] done synthesizing module 'jisa_output' (13#1) [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/jisa_output.v:23]
WARNING: [Synth 8-3331] design memory has unconnected port reset
WARNING: [Synth 8-3331] design branch_controller has unconnected port instr[15]
WARNING: [Synth 8-3331] design branch_controller has unconnected port instr[14]
WARNING: [Synth 8-3331] design branch_controller has unconnected port instr[13]
WARNING: [Synth 8-3331] design branch_controller has unconnected port instr[12]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[15]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[14]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[13]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[12]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[11]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[10]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[9]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[8]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[7]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[6]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[5]
WARNING: [Synth 8-3331] design decoder_controller has unconnected port instr[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1864.809 ; gain = 208.465 ; free physical = 2019 ; free virtual = 25477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1870.746 ; gain = 214.402 ; free physical = 2017 ; free virtual = 25474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1870.746 ; gain = 214.402 ; free physical = 2017 ; free virtual = 25474
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk'
Finished Parsing XDC File [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk'
Parsing XDC File [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/jisa_output_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/jisa_output_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2050.402 ; gain = 0.000 ; free physical = 1929 ; free virtual = 25380
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2050.402 ; gain = 0.000 ; free physical = 1929 ; free virtual = 25380
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2050.402 ; gain = 394.059 ; free physical = 2003 ; free virtual = 25454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2050.402 ; gain = 394.059 ; free physical = 2003 ; free virtual = 25454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clock. (constraint file  /home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clock. (constraint file  /home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2050.402 ; gain = 394.059 ; free physical = 2003 ; free virtual = 25454
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/alu.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'alu_op_in_reg' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/decoder_controller.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'src1_sel_in_reg' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/decoder_controller.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'src2_sel_in_reg' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/decoder_controller.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'mem_write_in_reg' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/decoder_controller.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'halt_in_reg' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/decoder_controller.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'mem_read_in_reg' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/decoder_controller.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'reg_write_in_reg' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/decoder_controller.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'value_reg' [/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.srcs/sources_1/new/sign_extender.v:30]
INFO: [Synth 8-3971] The signal "memory:/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2050.402 ; gain = 394.059 ; free physical = 1993 ; free virtual = 25445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 20    
	                1 Bit    Registers := 1     
+---RAMs : 
	              15K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 16    
	   4 Input     16 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module program_counter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module decoder_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module sign_extender 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module reg_file 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
Module register 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module branch_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              15K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element cpu_mem/memory/mem_reg was removed. 
INFO: [Synth 8-3886] merging instance 'cpu_mem/cpu/imm_unit/value_reg[7]' (LD) to 'cpu_mem/cpu/imm_unit/value_reg[8]'
INFO: [Synth 8-3886] merging instance 'cpu_mem/cpu/imm_unit/value_reg[8]' (LD) to 'cpu_mem/cpu/imm_unit/value_reg[9]'
INFO: [Synth 8-3886] merging instance 'cpu_mem/cpu/imm_unit/value_reg[9]' (LD) to 'cpu_mem/cpu/imm_unit/value_reg[10]'
INFO: [Synth 8-3886] merging instance 'cpu_mem/cpu/imm_unit/value_reg[10]' (LD) to 'cpu_mem/cpu/imm_unit/value_reg[11]'
INFO: [Synth 8-3886] merging instance 'cpu_mem/cpu/imm_unit/value_reg[11]' (LD) to 'cpu_mem/cpu/imm_unit/value_reg[12]'
INFO: [Synth 8-3886] merging instance 'cpu_mem/cpu/imm_unit/value_reg[12]' (LD) to 'cpu_mem/cpu/imm_unit/value_reg[13]'
INFO: [Synth 8-3886] merging instance 'cpu_mem/cpu/imm_unit/value_reg[13]' (LD) to 'cpu_mem/cpu/imm_unit/value_reg[14]'
INFO: [Synth 8-3886] merging instance 'cpu_mem/cpu/imm_unit/value_reg[14]' (LD) to 'cpu_mem/cpu/imm_unit/value_reg[15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2050.402 ; gain = 394.059 ; free physical = 2018 ; free virtual = 25473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|memory:     | mem_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_16/cpu_mem/memory/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_16/cpu_mem/memory/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out1' to pin 'clk/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2050.402 ; gain = 394.059 ; free physical = 1899 ; free virtual = 25353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2070.246 ; gain = 413.902 ; free physical = 1868 ; free virtual = 25325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|memory:     | mem_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance cpu_mem/memory/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpu_mem/memory/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 2070.246 ; gain = 413.902 ; free physical = 1867 ; free virtual = 25324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 2070.246 ; gain = 413.902 ; free physical = 1865 ; free virtual = 25322
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 2070.246 ; gain = 413.902 ; free physical = 1865 ; free virtual = 25322
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 2070.246 ; gain = 413.902 ; free physical = 1864 ; free virtual = 25321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 2070.246 ; gain = 413.902 ; free physical = 1864 ; free virtual = 25321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 2070.246 ; gain = 413.902 ; free physical = 1861 ; free virtual = 25320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 2070.246 ; gain = 413.902 ; free physical = 1858 ; free virtual = 25318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |     8|
|3     |LUT1      |     4|
|4     |LUT2      |    34|
|5     |LUT3      |    29|
|6     |LUT4      |    12|
|7     |LUT5      |    55|
|8     |LUT6      |   361|
|9     |MUXF7     |    89|
|10    |RAMB18E1  |     1|
|11    |FDCE      |   273|
|12    |FDPE      |     1|
|13    |FDRE      |    16|
|14    |LD        |    16|
|15    |LDC       |     1|
|16    |IBUF      |     5|
|17    |OBUF      |    17|
+------+----------+------+

Report Instance Areas: 
+------+--------------------+-------------------+------+
|      |Instance            |Module             |Cells |
+------+--------------------+-------------------+------+
|1     |top                 |                   |   924|
|2     |  cpu_mem           |jisa_top_level     |   898|
|3     |    cpu             |jisa_cpu           |   797|
|4     |      alu           |alu                |     7|
|5     |      controller    |decoder_controller |    53|
|6     |      imm_unit      |sign_extender      |    16|
|7     |      pc            |program_counter    |    38|
|8     |      pc_adder      |alu_0              |     4|
|9     |      pc_plus_1_reg |register           |    24|
|10    |      reg_file      |reg_file           |   655|
|11    |    memory          |memory             |   101|
+------+--------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 2070.246 ; gain = 413.902 ; free physical = 1858 ; free virtual = 25318
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2070.246 ; gain = 234.246 ; free physical = 1909 ; free virtual = 25369
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 2070.254 ; gain = 413.902 ; free physical = 1909 ; free virtual = 25369
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2102.262 ; gain = 0.000 ; free physical = 1855 ; free virtual = 25315
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  LD => LDCE: 16 instances
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 2102.262 ; gain = 661.992 ; free physical = 1960 ; free virtual = 25418
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2102.262 ; gain = 0.000 ; free physical = 1963 ; free virtual = 25418
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/joey/Documents/school/auburn/fall2019/comp_arch/jisa_hdl/JISA/JISA.runs/synth_1/jisa_output.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file jisa_output_utilization_synth.rpt -pb jisa_output_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 21:51:11 2019...
