* Z:\mnt\design.r\spice\examples\1001.asc
V1 +V 0 15
XU1 0 N001 +V -V N004 LT1001
V2 -V 0 -15
R1 N002 N001 10K
V3 IN 0 SINE(0 10 100)
XU2 N005 N003 +V -V OUT LT1001
D1 N002 N004 1N4148
R2 N001 IN 10K
R3 N005 N001 10K
R4 N003 N002 10K
R5 OUT N003 10K
D2 N004 N005 1N4148
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 30m
* Precision Absolute Value Circuit
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1001A.asc
V1 +V 0 15
V2 -V 0 -15
R1 N002 N001 10K
V3 IN 0 SINE(0 10 100)
D1 N002 N004 1N4148
R2 N001 IN 10K
R3 N005 N001 10K
R4 N003 N002 10K
R5 OUT N003 10K
D2 N004 N005 1N4148
XU1 0 N001 +V -V N004 LT1001
XU2 N005 N003 +V -V OUT LT1001
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 30m
* Precision Absolute Value Circuit
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1001S8.asc
V1 +V 0 15
V2 -V 0 -15
R1 N002 N001 10K
V3 IN 0 SINE(0 10 100)
D1 N002 N004 1N4148
R2 N001 IN 10K
R3 N005 N001 10K
R4 N003 N002 10K
R5 OUT N003 10K
D2 N004 N005 1N4148
XU1 0 N001 +V -V N004 LT1001
XU2 N005 N003 +V -V OUT LT1001
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 30m
* Precision Absolute Value Circuit
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1002.asc
V1 +V 0 15
V2 -V 0 -15
R1 N003 N001 10K
R2 N001 0 100K
V3 IN- IN+ SINE(0 1m 100)
XU1 IN- N001 +V -V N003 LT1001
XU2 IN+ N002 +V -V OUT LT1001
R3 N002 N001 2.2K
R4 N002 N003 10K
R5 OUT N002 100K
V4 IN+ 0 SINE(0 1 10)
.tran 300m
* Two Op Amp Instrumentation Amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1002A.asc
V1 +V 0 15
V2 -V 0 -15
R1 N003 N001 10K
R2 N001 0 100K
V3 IN- IN+ SINE(0 1m 100)
R3 N002 N001 2.2K
R4 N002 N003 10K
R5 OUT N002 100K
V4 IN+ 0 SINE(0 1 10)
XU1 IN- N001 +V -V N003 LT1001
XU2 IN+ N002 +V -V OUT LT1001
.tran 300m
* Two Op Amp Instrumentation Amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1004-1.2.asc
XU1 OUT 0 LT1004-1.2
R1 OUT N001 36K
V1 N001 0 PULSE(0 5 100u 10n 10n 500u 1)
.tran 700u
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1004-2.5.asc
R1 OUT N001 24K
V1 N001 0 PULSE(0 5 100u 10n 10n 500u 1)
XU1 OUT 0 LT1004-2.5
.tran 700u
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1006.asc
V1 +V 0 5
R1 OUT N001 99K
R2 N001 0 1K
V3 IN 0 SINE(5m 1m 1K)
XU1 IN N001 +V 0 OUT LT1006
R3 OUT 0 660
.tran 3m
* Gain 100 Amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1006A.asc
V1 +V 0 5
R1 OUT N001 99K
R2 N001 0 1K
V3 IN 0 SINE(5m 1m 1K)
R3 OUT 0 660
XU1 IN N001 +V 0 OUT LT1006
.tran 3m
* Gain 100 Amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1006S8.asc
V1 +V 0 5
R1 OUT N001 99K
R2 N001 0 1K
V3 IN 0 SINE(5m 1m 1K)
R3 OUT 0 660
XU1 IN N001 +V 0 OUT LT1006
.tran 3m
* Gain 100 Amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1007.asc
V1 +V 0 15
V2 -V 0 -15
R1 OUT N001 355K
R2 N001 0 365
V3 IN 0 SINE(0 1m .01)
XU1 IN N001 +V -V OUT LT1007
.tran 300
* Gain 1000 Amplifier with .01% Accuracy
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1007A.asc
V1 +V 0 15
V2 -V 0 -15
R1 OUT N001 355K
R2 N001 0 365
V3 IN 0 SINE(0 1m .01)
XU1 IN N001 +V -V OUT LT1007
.tran 300
* Gain 1000 Amplifier with .01% Accuracy
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1007CS.asc
V1 +V 0 15
V2 -V 0 -15
R1 OUT N001 355K
R2 N001 0 365
V3 IN 0 SINE(0 1m .01)
XU1 IN N001 +V -V OUT LT1007
.tran 300
* Gain 1000 Amplifier with .01% Accuracy
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1008.asc
V1 +V 0 15
V2 -V 0 -15
V3 N004 0 SINE(0 1 1K)
XU1 N005 N001 +V -V N001 N002 N003 LT1008
C1 N003 N002 1000p
R1 N005 N004 100K
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1009.asc
V1 N001 0 5
R1 N001 OUT 3.6K
XU1 OUT 0 N002 LT1009
R2 OUT N002 {10K*(1-x)}
R3 N002 0 {10K*x}
.dc TEMP -55 125 .1
.step param x .4 .6 .1
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\100W.asc
M§Q1 +V N010 N012 N012 IRFP240
M§Q2 -V N020 N017 N017 IRFP9240
R1 OUT N017 .33
R2 N012 OUT .33
C1 OUT N016 100n
R3 N016 0 10
R4 N010 N009 470
R5 N020 N019 470
V1 +V 0 50
V2 0 -V 50
Q3 N009 N006 N005 0 MJE350
Q4 N006 N006 N004 0 MJE350
R6 +V N005 100
R7 N009 N019 890
Q5 N019 N023 N024 0 MJE340
R8 +V N004 100
R9 N024 -V 100
Q6 N022 N021 N024 0 MJE340
C2 N023 N019 18p
C3 N022 N021 18p
R10 N006 N022 10K
Q7 N023 N015 N008 0 MJE350
Q8 N021 N011 N008 0 MJE350
R13 N023 -V 3.9K
R14 N021 -V 3.9K
Q9 N008 N003 N001 0 MJE350
R15 +V N001 470
R16 N002 N001 1K
Q10 N003 N002 +V 0 MJE350
R17 N003 N007 10K
R18 N007 0 10K
C4 +V N007 47µ
R19 OUT1 N011 27K
R20 N011 N018 1K
C5 N018 0 100µ
C6 N015 0 330p
R21 N015 N014 2.2K
R22 N014 0 47K
C7 N014 N013 2.2µ
Vin N013 0 SINE(0 {V} 1K)
R23 OUT 0 8
R24 +V N011 3.67Meg
R25 N011 -V 6.1Meg
V3 OUT OUT1 ac 1
C8 OUT1 N011 3p
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 10m
;.ac oct 50 1M 10Meg ; plot V(out)/V(out1) to see 72° phase margin @ 950kHz
;.dc temp -55 125 1
;.noise V(out) Vin oct 10 10 20K
.options plotwinsize=0 numdgt=15 noopiter
.four 1K V(out)
.model MJE340 NPN(Is=1.03431e-13 BF=172.974 NF=.939811 VAF=27.3487 IKF=0.0260146 ISE=4.48447e-11 Ne=1.61605 Br=16.6725
+ Nr=0.796984 VAR=6.11596 IKR=0.10004 Isc=9.99914e-14 Nc=1.99995 RB=1.47761 IRB=0.2 RBM=1.47761 Re=0.0001 RC=1.42228
+ XTB=2.70726 XTI=1 Eg=1.206 CJE=1e-11 VJE=0.75 Mje=.33 TF=1e-09 XTF=1 VTF=10 ITF=0.01 CJC=1e-11 VJC=.75 MJC=0.33 XCJC=.9
+ Fc=0.5 CJS=0 VJS=0.75 MJS=0.5 TR=1e-07 PTF=0 KF=0 AF=1)
.model MJE350 PNP(Is=6.01619e-15 BF=157.387 NF=.910131 VAF=23.273 IKF=0.0564808 Ise=4.48479e-12 Ne=1.58557 BR=0.1
+ NR=1.03823 VAR=4.14543 IKR=.0999978 ISC=1.00199e-13 Nc=1.98851 RB=.1 IRB=0.202965 RBM=0.1 Re=.0710678 Rc=.355339
+ XTB=1.03638 XTI=3.8424 Eg=1.206 Cje=1e-11 Vje=0.75 Mje=0.33 TF=1e-09 XTF=1 VTF=10 ITF=0.01 Cjc=1e-11 Vjc=0.75
+ Mjc=0.33 XCJC=0.9 Fc=0.5 Cjs=0 Vjs=0.75 Mjs=0.5 TR=1e-07 PTF=0 KF=0 AF=1)
.param V=1.44 ; 100W RMS
.step oct param V 1m 1.44 2
* 100W into 8O at less than  .1% THD\nAdjust R7 for 15mA quiescent current through Q1/Q2\nR24 & R24 are optional output offset trimming
.backanno
.end
* Z:\mnt\design.r\spice\examples\1010.asc
V1 +V 0 15
V2 -V 0 -15
V3 N001 0 SINE(0 1 1K)
XU1 N001 +V -V NC_01 N002 LT1010
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1011.asc
XU1 0 0 N001 -V NC_01 N003 N002 +V LT1011
V1 +V 0 15
V2 -V 0 -15
V3 N001 0 PULSE(-100m 100m 0 .5m .5m 0 1m)
R1 +V N002 2K
Q1 N003 N004 N005 0 2N3904
R2 N005 0 3K
V4 N004 0 PULSE(0 2.7 0 1u 1u 5m 10m)
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 30m
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1012.asc
V1 +V 0 15
V2 -V 0 -15
R1 N002 N001 10Meg
R2 N001 IN- 100Meg
V3 IN- IN+ SINE(0 100m 10)
XU1 N003 N001 +V -V OUT LT1012
R3 0 N002 100
R4 N002 OUT 100K
R5 N003 IN+ 100Meg
R6 N003 0 10Meg
V4 IN+ 0 SINE(0 100 1)
.tran 3
* Instrumentation Amplifier with ±100V Common Mode Range
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1012A.asc
V1 +V 0 15
V2 -V 0 -15
R1 N002 N001 10Meg
R2 N001 IN- 100Meg
V3 IN- IN+ SINE(0 100m 10)
R3 0 N002 100
R4 N002 OUT 100K
R5 N003 IN+ 100Meg
R6 N003 0 10Meg
V4 IN+ 0 SINE(0 100 1)
XU1 N003 N001 +V -V OUT LT1012
.tran 3
* Instrumentation Amplifier with ±100V Common Mode Range
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1012D.asc
V1 +V 0 15
V2 -V 0 -15
R1 N002 N001 10Meg
R2 N001 IN- 100Meg
V3 IN- IN+ SINE(0 100m 10)
R3 0 N002 100
R4 N002 OUT 100K
R5 N003 IN+ 100Meg
R6 N003 0 10Meg
V4 IN+ 0 SINE(0 100 1)
XU1 N003 N001 +V -V OUT LT1012
.tran 3
* Instrumentation Amplifier with ±100V Common Mode Range
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1012S8.asc
V1 +V 0 15
V2 -V 0 -15
R1 N003 N002 10Meg
R2 N002 N001 100Meg
V3 N001 N004 SINE(0 100m 10)
R3 0 N003 100
R4 N003 OUT 100K
R5 N005 N004 100Meg
R6 N005 0 10Meg
V4 N004 0 SINE(0 100 1)
XU1 N005 N002 +V -V OUT LT1012
.tran 3
* Instrumentation Amplifier with ±100V Common Mode Range
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1013.asc
V1 +V 0 15
XU1 N003 N001 +V -V N002 LT1013
R1 N002 N001 50K
R2 N001 0 5K
V3 N003 0 sine(0 .5 10K)
V2 -V 0 -15
.tran 1m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1013A.asc
V1 +V 0 15
R1 N002 N001 50K
R2 N001 0 5K
V3 N003 0 sine(0 .5 10K)
V2 -V 0 -15
XU1 N003 N001 +V -V N002 LT1013
.tran 1m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1013D.asc
V1 +V 0 15
R1 N002 N001 50K
R2 N001 0 5K
V3 N003 0 sine(0 .5 10K)
V2 -V 0 -15
XU1 N003 N001 +V -V N002 LT1013
.tran 1m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1014.asc
V1 +V 0 15
V2 -V 0 -15
R1 N006 N005 100K
R2 N003 N001 100K
V3 IN+ 0 SINE(0 1 10)
XU1 IN+ N005 +V -V N006 LT1013
XU2 IN- N003 +V -V N001 LT1013
R3 N005 N003 1K
XU3 N004 N002 +V -V OUT LT1013
R4 N002 N001 100K
R5 N004 N006 100K
R6 OUT N002 100K
R7 0 N004 100K
V4 IN- IN+ SINE(0 10m 100)
R8 N007 IN- 10Meg
R9 N007 IN+ 5Meg
R10 N007 N008 10Meg
C1 N008 N007 10p
XU4 IN+ N008 +V -V N007 LT1013
R11 N007 -V 100K
.tran 300m
* Triple Op Amp Instrumentation Amplifier with Bias Current Cancellation
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1014A.asc
V1 +V 0 15
V2 -V 0 -15
R1 N006 N005 100K
R2 N003 N001 100K
V3 IN+ 0 SINE(0 1 10)
R3 N005 N003 1K
R4 N002 N001 100K
R5 N004 N006 100K
R6 OUT N002 100K
R7 0 N004 100K
V4 IN- IN+ SINE(0 10m 100)
R8 N007 IN- 10Meg
R9 N007 IN+ 5Meg
R10 N007 N008 10Meg
C1 N008 N007 10p
R11 N007 -V 100K
XU1 IN+ N005 +V -V N006 LT1013
XU2 N004 N002 +V -V OUT LT1013
XU3 IN- N003 +V -V N001 LT1013
XU4 IN+ N008 +V -V N007 LT1013
.tran 300m
* Triple Op Amp Instrumentation Amplifier with Bias Current Cancellation
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1014D.asc
V1 +V 0 15
V2 -V 0 -15
R1 N006 N005 100K
R2 N003 N001 100K
V3 IN+ 0 SINE(0 1 10)
R3 N005 N003 1K
R4 N002 N001 100K
R5 N004 N006 100K
R6 OUT N002 100K
R7 0 N004 100K
V4 IN- IN+ SINE(0 10m 100)
R8 N007 IN- 10Meg
R9 N007 IN+ 5Meg
R10 N007 N008 10Meg
C1 N008 N007 10p
R11 N007 -V 100K
XU1 IN+ N005 +V -V N006 LT1013
XU2 N004 N002 +V -V OUT LT1013
XU3 IN- N003 +V -V N001 LT1013
XU4 IN+ N008 +V -V N007 LT1013
.tran 300m
* Triple Op Amp Instrumentation Amplifier with Bias Current Cancellation
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1015.asc
V1 N001 0 5
V2 N004 0 PULSE(2 3 0 .5u .5u 0 1u)
XU1 N004 N002 N001 0 N003 N005 LT1015
R1 N001 N002 10K
R2 N002 0 10K
V3 N005 0 PULSE(0 5 0 5n 5n 5u 10u)
.tran 30u
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1016.asc
XU1 +V N003 N001 0 0 0 N002 OUT LT1016
V1 +V 0 PWL(0 0 .5u 5)
R1 N002 N001 2K
C1 N001 0 200p
R2 N003 0 4K
R3 +V N003 4K
C2 N003 N004 820p
R4 N004 0 22
C§Y1 N002 N003 .32p Rser=45 Lser=.78m Cpar=18p
.tran 10u
* 10MHz
* 10MHz to 25MHz Crystal Oscillator
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1017.asc
V1 +V 0 5
XU1 N002 N001 +V 0 OUT LT1017
R1 N002 0 100K
R2 +V N002 1K
R3 N001 0 20K
C1 +V N001 1µ
.tran 5m startup
* Delay On Power Up
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1018.asc
V1 N002 0 9
XU1 N005 N003 N002 0 OUT LT1018
R1 N005 N009 1Meg
R2 N009 0 10K
D1 N008 N009 1N4148
D2 N003 N001 1N4148
R3 N001 N002 47K
D3 N001 0 1N4148
C1 OUT N001 .001µ
R4 OUT N001 3Meg
D4 OUT N004 1N4148
R5 N002 N004 220K
D5 N004 N007 1N4148
D6 0 N007 LT1034
XU2 N007 N010 N002 0 N008 LT1018
R6 OUT N010 330K
C2 0 N010 .1µ
C3 0 N003 .1µ
Q1 N003 N006 0 0 2N3904
R7 N008 N006 100K
R8 N003 IN 1.2Meg
V2 IN 0 PWL(0 0 .5 1)
C4 OUT N009 220p
C5 0 N004 2.2µ
C6 N010 N008 100p
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran .5 startup
.model LT1034 D(Ron=10 Vrev=1.16 epsilon=100m revepsilon=100m)
* Low Power V-to-F Converter
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\101A.asc
V1 +V 0 15
V2 -V 0 -15
V3 N003 0 PULSE(5 -5 10u .5u .5u 53u 200u)
C1 N002 N001 30p
XU1 N001 OUT1 N003 -V OUT1 +V N002 RH101A
C2 N005 N004 30p
XU2 N004 OUT2 N003 -V OUT2 +V NC_01 RH101A
C3 OUT2 N005 300p
R1 N005 0 10K
.tran 100u
* Single Pole Compensation
* Two Pole Compensation
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1021-10.asc
XU1 IN 0 OUT N001 LT1021-10
V1 IN 0 15
R1 OUT N001 {10K*(1-x)}
R2 N001 0 {10K*x}
.tran 1m startup
.step param X .1 .9 .1
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1021-5.asc
XU1 IN 0 OUT N001 LT1021-5
V1 IN 0 12
R1 OUT N001 27K
R2 OUT N002 {50K*(1-x)}
R3 N002 0 {50K*x}
D1 N001 N002 1N4148
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.dc TEMP -50 125 1
.step param X list .2 .5 .8
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1021-7.asc
XU1 IN 0 OUT LT1021-7
V1 IN 0 12
.tran 1m startup
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1022.asc
V1 +V 0 15
V2 -V 0 -15
R1 N002 N001 10K
R2 N001 IN 10K
V3 IN 0 SINE(0 1 10K)
XU1 0 N001 +V -V N004 LT1022
XU2 N005 N003 +V -V OUT LT1022
D1 N002 N004 1N4148
D2 N004 N005 1N4148
R3 N005 N001 10K
C1 N002 N001 10p
R4 N003 N002 10K
R5 OUT N003 10K
C2 OUT N003 10p
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m
* Wide Bandwidth Absolute Value Circuit
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1022A.asc
V1 +V 0 15
V2 -V 0 -15
R1 N002 N001 10K
R2 N001 IN 10K
V3 IN 0 SINE(0 1 10K)
D1 N002 N004 1N4148
D2 N004 N005 1N4148
R3 N005 N001 10K
C1 N002 N001 10p
R4 N003 N002 10K
R5 OUT N003 10K
C2 OUT N003 10p
XU1 0 N001 +V -V N004 LT1022
XU2 N005 N003 +V -V OUT LT1022
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m
* Wide Bandwidth Absolute Value Circuit
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1024.asc
V1 +V 0 15
V2 -V 0 -15
R1 N003 N001 10K
R2 N001 0 100K
V3 IN- IN+ SINE(0 1m 100)
XU1 IN- N001 +V -V N003 LT1012
XU2 IN+ N002 +V -V OUT LT1012
R3 N002 N003 10K
R4 N002 N001 2.2K
R5 OUT N002 100K
V4 IN+ 0 SINE(0 1 10)
.tran 1
* Two Op Amp Instrumentation Amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1024A.asc
V1 +V 0 15
V2 -V 0 -15
R1 N003 N001 10K
R2 N001 0 100K
V3 IN- IN+ SINE(0 1m 100)
R3 N002 N003 10K
R4 N002 N001 2.2K
R5 OUT N002 100K
V4 IN+ 0 SINE(0 1 10)
XU1 IN- N001 +V -V N003 LT1012
XU2 IN+ N002 +V -V OUT LT1012
.tran 1
* Two Op Amp Instrumentation Amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1026.asc
XU1 N001 N003 N004 OUT- 0 IN N002 OUT+ LT1026
C1 N002 N001 1µ
C2 N003 N004 1µ
C3 0 OUT- 1µ
C4 OUT+ 0 1µ
V1 IN 0 {V}
.tran 3m startup
.step param V list 4 5 6
.lib LT1026.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1028.asc
V1 +V 0 15
V2 -V 0 -15
R1 OUT N001 10K
R2 N001 0 10
V3 IN 0 ac 1
XU1 IN N001 +V -V OUT LT1028
C1 N002 N001 .1µ
C2 OUT N002 .33µ
R3 N002 N001 787
C3 IN 0 100p
R4 IN 0 47K
.ac oct 10 10 20K
* Phono Preamplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1028A.asc
V1 +V 0 15
V2 -V 0 -15
R1 OUT N001 10K
R2 N001 0 10
V3 IN 0 ac 1
C1 N002 N001 .1µ
C2 OUT N002 .33µ
R3 N002 N001 787
C3 IN 0 100p
R4 IN 0 47K
XU1 IN N001 +V -V OUT LT1028
.ac oct 10 10 20K
* Phono Preamplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1028CS.asc
V1 +V 0 15
V2 -V 0 -15
R1 OUT N001 10K
R2 N001 0 10
V3 IN 0 ac 1
C1 N002 N001 .1µ
C2 OUT N002 .33µ
R3 N002 N001 787
C3 IN 0 100p
R4 IN 0 47K
XU1 IN N001 +V -V OUT LT1028
.ac oct 10 10 20K
* Phono Preamplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1037.asc
V1 +V 0 15
V2 -V 0 -15
R1 OUT N001 355K
R2 N001 0 365
V3 IN 0 SINE(0 1m 1)
XU1 IN N001 +V -V OUT LT1037
.tran 3
* Gain 1000 Amplifier with .01% Accuracy
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1037A.asc
V1 +V 0 15
V2 -V 0 -15
R1 OUT N001 355K
R2 N001 0 365
V3 IN 0 SINE(0 1m 1)
XU1 IN N001 +V -V OUT LT1037
.tran 3
* Gain 1000 Amplifier with .01% Accuracy
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1037CS.asc
V1 +V 0 15
V2 -V 0 -15
R1 OUT N001 355K
R2 N001 0 365
V3 IN 0 SINE(0 1m 1)
XU1 IN N001 +V -V OUT LT1037
.tran 3
* Gain 1000 Amplifier with .01% Accuracy
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1040.asc
XU1 0 NC_01 HEAT N001 N004 N005 N006 0 0 0 N008 N007 N005 N004 COOL N009 N002 N003 LTC1040
V3 N003 0 PWL(0 0 1u 5)
R2 N003 N009 10Meg
C1 N009 0 .1µ
VTemp Temp 0 PWL(0 26 200 28 400 26)
B1 alpha 0 V=1m*(A-1/(V(Temp)+273.15))/C
B2 beta 0 V=1m*sqrt((B/(3*C))**3+(1K*V(alpha))**2/4)
RThermistor N005 0 R=exp((1K*V(beta)-.5K*V(alpha))**.3333 -(1K*V(beta)+.5K*V(alpha))**.3333)
R3 COOL N007 20Meg
R4 N007 0 82K
R5 N008 0 78
RADJ2 N004 N008 {6.81K+5K*(1-TADJ)}
RADJ1 N002 N004 {4.99K+5K*TADJ}
R8 N001 N006 20Meg
R9 N006 0 82K
R10 N002 N005 4.32K
.tran 400
.param A=1.285e-3
.param B=2.362e-4
.param C=9.285e-8
.param TADJ=.662
* Set point adjust
* Complete Heating/Cooling Automatic Thermostat
* Thermistor Calculations
.lib LTC1040.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1041.asc
V1 N001 0 5
R1 N001 N006 100K
C1 N006 0 .001µ
V2 N003 0 PULSE(0 5 0 5m 5m 0 10m)
R2 N005 N007 90K
R3 N001 N005 100K
R4 N007 0 10K
XU1 N002 N003 N005 0 N007 N006 N004 N001 LTC1041
.tran  10m
.lib LTC1041.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1042.asc
V1 N001 0 5
R1 N001 N004 100K
C1 N004 0 .001µ
V2 N005 0 PULSE(0 5 0 5m 5m 0 10m)
XU1 N002 N003 N005 0 N007 N006 N004 N001 LTC1042
R2 N003 N007 90K
R3 N001 N003 100K
R4 N007 0 10K
.tran  10m
.lib LTC1042.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1043.asc
XU1 N004 N003 N005 0 0 N007 N006 +V -V LTC1043
C1 N006 0 1000p
XU2 0 N001 +V -V N002 LT1013
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 10K
R2 N001 N003 10K
C2 N003 0 .1µ
C3 N005 N007 .1µ
V3 N004 0 SINE(0 10m 100)
C4 N002 N001 .1µ
.tran 25m startup
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1044.asc
XU1 N001 N003 0 N006 N007 N005 N004 N002 LTC1044
V1 N002 0 5
C5 N007 0 10µ
C6 N003 N006 10µ
C1 0 N004 100p
Rload N007 0 1K
.tran 100m startup
.lib LTC1044.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1044A.asc
V1 IN 0 5
C5 OUT 0 10µ
C6 N002 N005 10µ
C1 0 N003 100p
Rload OUT 0 1K
XU1 N001 N002 0 N005 OUT N004 N003 IN LTC1044A
.tran 100m startup
.lib LTC1044A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1046.asc
V1 IN 0 5
C5 OUT 0 10µ
C6 N002 N005 10µ
XU1 N001 N002 0 N005 OUT N004 N003 IN LTC1046
Rload OUT 0 73
.tran 10m startup
.lib LTC1046.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1047.asc
V1 +V 0 5
R1 N002 N001 220K
R2 N001 IN 220K
V3 IN 0 SINE(0 1 1K)
XU1 0 N001 +V 0 N003 LTC1047
D1 N003 N002 1N4148
XU2 N002 OUT +V 0 OUT LTC1047
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m
* Precise DC Full-Wave Rectifier(Absolute Value Circuit)
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1049.asc
V1 +V 0 5
R1 N002 N001 2K
R2 N001 0 198K
V3 IN- IN+ SINE(-25m 5m 100)
XU1 IN- N001 +V 0 N002 LTC1049
R3 N003 N002 2K
R4 OUT N003 198K
XU2 IN+ N003 +V 0 OUT LTC1049
V2 IN+ 0 SINE(2.5 1 10)
.tran .3
* Low Power, Single Supply, Low Offset Instrumentation Amp
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1050.asc
V1 IN 0 0
V2 -V 0 -5
R2 N001 IN 10K
XU1 0 N001 +V -V OUT LTC1050
C1 OUT N001 220p
Q1 N001 0 N002 0 MAT-02
Q2 N003 N004 N002 0 MAT-02
R1 N004 OUT 15.7K
R3 N007 N004 2Meg
R4 N004 0 1K
D1 N007 N005 1N4148
XU2 0 N003 +V -V N005 LTC1050
C2 N003 N005 22p
R5 N006 N003 2.5Meg
R6 +V N006 25K
R7 N002 N005 3K
V3 +V 0 5
B1 Exact 0 V=-Log10(V(in)/10m)
XU3 N006 0 NC_01 LT1009
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.dc dec V1 10u 10 10
* 6 Decade Log Amplifier
.lib LTC.lib
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1050A.asc
V1 IN 0 0
V2 -V 0 -5
R2 N001 IN 10K
C1 OUT N001 220p
Q1 N001 0 N002 0 MAT-02
Q2 N003 N004 N002 0 MAT-02
R1 N004 OUT 15.7K
R3 N007 N004 2Meg
R4 N004 0 1K
D1 N007 N005 1N4148
C2 N003 N005 22p
R5 N006 N003 2.5Meg
R6 +V N006 25K
R7 N002 N005 3K
V3 +V 0 5
B1 Exact 0 V=-Log10(V(in)/10m)
XU1 0 N001 +V -V OUT LTC1050
XU2 0 N003 +V -V N005 LTC1050
XU3 N006 0 NC_01 LT1009
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.dc dec V1 10u 10 10
* 6 Decade Log Amplifier
.lib LTC.lib
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1051.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 499
R2 N001 0 100K
V3 IN- IN+ SINE(0 10m 100)
XU1 IN- N001 +V -V N002 LTC1051
R3 N003 N002 499
R4 OUT N003 100K
XU2 IN+ N003 +V -V OUT LTC1051
V4 IN+ 0 SINE(0 1 10)
.tran .3
* High Performance Low Cost instrumentation Amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1051A.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 499
R2 N001 0 100K
V3 IN- IN+ SINE(0 10m 100)
R3 N003 N002 499
R4 OUT N003 100K
V4 IN+ 0 SINE(0 1 10)
XU1 IN- N001 +V -V N002 LTC1051
XU2 IN+ N003 +V -V OUT LTC1051
.tran .3
* High Performance Low Cost instrumentation Amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1052.asc
V1 +V 0 5
V2 -V 0 -5
XU1 N004 N007 +V 0 N006 LTC1052
J1 +V IN N002 2N5486
D1 N002 N003 1N4148
XU2 N003 +V -V NC_01 OUT LT1010
Q1 N003 N005 N008 0 2N2222
R3 -V N008 100
C1 0 N004 .1µ
R1 OUT N004 10Meg
C2 N007 N006 2000p
R2 N005 N006 10K
C3 0 N005 .01µ
R4 IN N009 10Meg
V3 N001 0 PULSE(-100m 100m 0 10n 10n 1u 2u)
R5 N009 N007 1K
C4 0 N009 .1µ
R6 IN N001 10K
C5 OUT IN 30p
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NJF NJF
.model PJF PJF
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.jft
.tran 250u
* DC Stabilized FET Probe
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1052CS.asc
V1 +V 0 5
V2 -V 0 -5
J1 +V IN N002 2N5486
D1 N002 N003 1N4148
XU2 N003 +V -V NC_01 OUT LT1010
Q1 N003 N005 N008 0 2N2222
R3 -V N008 100
C1 0 N004 .1µ
R1 OUT N004 10Meg
C2 N007 N006 2000p
R2 N005 N006 10K
C3 0 N005 .01µ
R4 IN N009 10Meg
V3 N001 0 PULSE(-100m 100m 0 10n 10n 1u 2u)
R5 N009 N007 1K
C4 0 N009 .1µ
R6 IN N001 10K
C5 OUT IN 30p
XU1 N004 N007 +V 0 N006 LTC1052
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NJF NJF
.model PJF PJF
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.jft
.tran 250u
* DC Stabilized FET Probe
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1053.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 499
R2 N001 0 100K
V3 IN- IN+ SINE(0 1m 100)
XU1 IN- N001 +V -V N002 LTC1052
R3 N003 N002 499
R4 OUT N003 100K
XU2 IN+ N003 +V -V OUT LTC1052
V4 IN+ 0 SINE(0 1 10)
.tran .3
* High Performance Low Cost Instrumentation Amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1054.asc
V1 IN 0 10
C1 OUT 0 100µ
C2 N002 N005 100µ
Rload OUT 0 50
XU1 N001 N002 0 N005 OUT N004 N003 IN LT1054
.tran 10m startup
.lib LT1054.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1054L.asc
V1 IN 0 10
C5 OUT 0 100µ
C6 N002 N005 100µ
XU1 N001 N002 0 N005 OUT N004 N003 IN LT1054L
Rload OUT 0 50
.tran 10m startup
.lib LT1054L.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1055.asc
V1 +V 0 15
V2 -V 0 -15
XU1 N006 N005 +V -V OUT LT1055
C1 OUT N006 33p
R1 OUT N003 1.5K
D1 N007 N003 1N4148
D2 N007 0 1N4148
D3 N003 N008 1N4148
D4 0 N008 1N4148
D5 N007 N008 LM329
C2 N003 N002 .001µ
R2 N003 N002 3Meg
C3 N005 0 .1µ
D6 N005 N002 1N4148
D7 N002 N001 1N4148
D8 N004 0 1N4148
R3 +V N001 4.7K
R4 N006 0 22K
D9 N001 N004 1N4148
R5 N005 IN 75K
Q1 -V N009 N005 0 2N3906
D10 N009 0 1N4148
C4 N009 0 .1µ
R6 OUT N009 3.3Meg
V3 IN 0 PULSE(1 9 0 50m 50m 0 100m)
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model LM329 D(Ron=1 Vrev=6.95)
.tran 100m
* 1Hz to 10KHz Voltage-to-Frequency Converter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1055A.asc
V1 +V 0 15
V2 -V 0 -15
C1 OUT N006 33p
R3 OUT N003 1.5K
D1 N007 N003 1N4148
D2 N007 0 1N4148
D3 N003 N008 1N4148
D4 0 N008 1N4148
D5 N007 N008 LM329
C2 N003 N002 .001µ
R1 N003 N002 3Meg
C3 N005 0 .1µ
D6 N005 N002 1N4148
D7 N002 N001 1N4148
D9 N004 0 1N4148
R2 +V N001 4.7K
R4 N006 0 22K
D8 N001 N004 1N4148
R5 N005 IN 75K
Q1 -V N009 N005 0 2N3906
D10 N009 0 1N4148
C4 N009 0 .1µ
R6 OUT N009 3.3Meg
V3 IN 0 PULSE(1 9 0 50m 50m 0 100m)
XU1 N006 N005 +V -V OUT LT1055
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model LM329 D(Ron=1 Vrev=6.95)
.tran 100m
* 1Hz to 10KHz Voltage-to-Frequency Converter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1055S8.asc
V1 +V 0 15
V2 -V 0 -15
C1 OUT N006 33p
R3 OUT N003 1.5K
D1 N007 N003 1N4148
D2 N007 0 1N4148
D3 N003 N008 1N4148
D4 0 N008 1N4148
D5 N007 N008 LM329
C2 N003 N002 .001µ
R1 N003 N002 3Meg
C3 N005 0 .1µ
D6 N005 N002 1N4148
D7 N002 N001 1N4148
D9 N004 0 1N4148
R2 +V N001 4.7K
R4 N006 0 22K
D8 N001 N004 1N4148
R5 N005 IN 75K
Q1 -V N009 N005 0 2N3906
D10 N009 0 1N4148
C4 N009 0 .1µ
R6 OUT N009 3.3Meg
V3 IN 0 PULSE(1 9 0 50m 50m 0 100m)
XU1 N006 N005 +V -V OUT LT1055
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model LM329 D(Ron=1 Vrev=6.95)
.tran 100m
* 1Hz to 10KHz Voltage-to-Frequency Converter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1056.asc
V1 +V 0 15
V2 -V 0 -15
C1 OUT N006 33p
R3 OUT N003 1.5K
D1 N007 N003 1N4148
D2 N007 0 1N4148
D3 N003 N008 1N4148
D4 0 N008 1N4148
D5 N007 N008 LM329
C2 N003 N002 .001µ
R1 N003 N002 3Meg
C3 N005 0 .1µ
D6 N005 N002 1N4148
D7 N002 N001 1N4148
D9 N004 0 1N4148
R2 +V N001 4.7K
R4 N006 0 22K
D8 N001 N004 1N4148
R5 N005 IN 75K
Q1 -V N009 N005 0 2N3906
D10 N009 0 1N4148
C4 N009 0 .1µ
R6 OUT N009 3.3Meg
V3 IN 0 PULSE(1 9 0 50m 50m 0 100m)
XU1 N006 N005 +V -V OUT LT1056
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model LM329 D(Ron=1 Vrev=6.95)
.tran 100m
* 1Hz to 10KHz Voltage-to-Frequency Converter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1056A.asc
V1 +V 0 15
V2 -V 0 -15
C1 OUT N006 33p
R3 OUT N003 1.5K
D1 N007 N003 1N4148
D2 N007 0 1N4148
D3 N003 N008 1N4148
D4 0 N008 1N4148
D5 N007 N008 LM329
C2 N003 N002 .001µ
R1 N003 N002 3Meg
C3 N005 0 .1µ
D6 N005 N002 1N4148
D7 N002 N001 1N4148
D9 N004 0 1N4148
R2 +V N001 4.7K
R4 N006 0 22K
D8 N001 N004 1N4148
R5 N005 IN 75K
Q1 -V N009 N005 0 2N3906
D10 N009 0 1N4148
C4 N009 0 .1µ
R6 OUT N009 3.3Meg
V3 IN 0 PULSE(1 9 0 50m 50m 0 100m)
XU1 N006 N005 +V -V OUT LT1056
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model LM329 D(Ron=1 Vrev=6.95)
.tran 100m
* 1Hz to 10KHz Voltage-to-Frequency Converter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1056S8.asc
V1 +V 0 15
V2 -V 0 -15
C1 OUT N006 33p
R3 OUT N003 1.5K
D1 N007 N003 1N4148
D2 N007 0 1N4148
D3 N003 N008 1N4148
D4 0 N008 1N4148
D5 N007 N008 LM329
C2 N003 N002 .001µ
R1 N003 N002 3Meg
C3 N005 0 .1µ
D6 N005 N002 1N4148
D7 N002 N001 1N4148
D9 N004 0 1N4148
R2 +V N001 4.7K
R4 N006 0 22K
D8 N001 N004 1N4148
R5 N005 IN 75K
Q1 -V N009 N005 0 2N3906
D10 N009 0 1N4148
C4 N009 0 .1µ
R6 OUT N009 3.3Meg
V3 IN 0 PULSE(1 9 0 50m 50m 0 100m)
XU1 N006 N005 +V -V OUT LT1056
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model LM329 D(Ron=1 Vrev=6.95)
.tran 100m
* 1Hz to 10KHz Voltage-to-Frequency Converter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1057.asc
V1 +V 0 5
V2 -V 0 -5
V3 IN 0 SINE(0 1 1K)
XU1 0 N001 +V -V N002 LT1057
C1 N001 N002 330p
XU2 IN N003 +V -V N005 LT1057
C2 N003 N005 330p
R1 N001 IN 10K
XU3 N005 +V -V NC_01 N004 LT1010
R2 N004 N003 10K
XU4 N002 +V -V NC_02 N006 LT1010
R3 N001 N006 10K
Rload N004 N006 20
.tran 3m
* Fast, Precision Bridge Amplier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1057A.asc
V1 +V 0 5
V2 -V 0 -5
V3 IN 0 SINE(0 1 1K)
C1 N001 N002 330p
C2 N003 N005 330p
R1 N001 IN 10K
XU3 N005 +V -V NC_01 N004 LT1010
R2 N004 N003 10K
XU4 N002 +V -V NC_02 N006 LT1010
R3 N001 N006 10K
Rload N004 N006 20
XU1 0 N001 +V -V N002 LT1057
XU2 IN N003 +V -V N005 LT1057
.tran 3m
* Fast, Precision Bridge Amplier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1057S.asc
V1 +V 0 5
V2 -V 0 -5
V3 IN 0 SINE(0 1 1K)
C1 N001 N002 330p
C2 N003 N005 330p
R1 N001 IN 10K
XU3 N005 +V -V NC_01 N004 LT1010
R2 N004 N003 10K
XU4 N002 +V -V NC_02 N006 LT1010
R3 N001 N006 10K
Rload N004 N006 20
XU1 0 N001 +V -V N002 LT1057
XU2 IN N003 +V -V N005 LT1057
.tran 3m
* Fast, Precision Bridge Amplier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1058.asc
V1 +V 0 10
V2 -V 0 -10
XU1 IN+ N006 +V -V N007 LT1057
XU2 IN- N004 +V -V N001 LT1057
XU3 N005 N002 +V -V N003 LT1057
XU4 Iout N008 +V -V N008 LT1057
R1 N002 N001 7.5K
R2 N005 N007 7.5K
R3 N003 N002 7.5K
R4 N008 N005 7.5K
R5 Iout N003 {Rx}
R6 N001 N004 4.7K
R7 N006 N007 4.7K
R8 N004 N006 9400
V3 IN- IN+ SINE(0 100m 100K)
V4 IN+ 0 SINE(0 1 10K)
R9 Iout 0 1K
.tran 300u
.param Rx=1K
* Iout=2*V(IN+,IN-)/Rx
* Current Output, High Speed, High Input Impedance Instrumentation Amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1058A.asc
V1 +V 0 10
V2 -V 0 -10
R1 N002 N001 7.5K
R2 N005 N007 7.5K
R3 N003 N002 7.5K
R4 N008 N005 7.5K
R5 Iout N003 {Rx}
R6 N001 N004 4.7K
R7 N006 N007 4.7K
R8 N004 N006 9400
V3 IN- IN+ SINE(0 100m 100K)
V4 IN+ 0 SINE(0 1 10K)
R9 Iout 0 100
XU1 IN+ N006 +V -V N007 LT1057
XU2 IN- N004 +V -V N001 LT1057
XU3 N005 N002 +V -V N003 LT1057
XU4 Iout N008 +V -V N008 LT1057
.tran 300u
.param Rx=1K
* Iout=2*V(IN+,IN-)/Rx
* Current Output, High Speed, High Input Impedance Instrumentation Amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1060.asc
V1 N009 0 5
R2 N006 N004 2K
R1 N004 P001 3.16K
V3 IN 0 AC 1
R3 N001 N004 100K
R4 N002 N001 3.16K
R5 N002 N005 100K
R6 N002 N007 2K
XU1 N003 N001 N006 N004 N003 0 N009 N009 0 0 N008 OUT N002 N007 N005 OUT LTC1060 fclka=17.5K fclkb=17.5K divider=100
C1 P001 IN 1µ
R7 N008 N009 1K
R8 N008 0 1K
C2 0 N008 .1µ
.ac lin 500 100 250
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1067-50.asc
V1 +V 0 3.3
V3 IN 0 AC 1
R21 N007 N004 10K
R31 N005 N004 200K
Rin2 N004 IN 200K
RL1 N006 N005 200K
R32 N008 N006 10K
R42 OUT N006 200K
XU1 +V N002 N002 N005 N007 N004 N006 N008 OUT N003 N003 0 N001 LTC1067-50 fclk=500k
C1 0 N001 1µ
.ac lin 250 8K 12K
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1067.asc
XU1 +V 0 N002 N004 N006 N001 N003 N007 N005 OUT 0 -V 0 LTC1067 fclk=1Meg
V1 +V 0 2.5
V3 IN 0 AC 1
R21 N006 N001 22.6K
R31 N004 N001 47.5K
Rin2 N001 N008 22.6K
R41 N002 N001 20K
Rin1 IN N008 16.9K
C1 N008 0 1500p
RH1 N003 N006 118K
RL1 N003 N002 24.3K
R22 N007 N003 45.3K
R32 N005 N003 29.4K
R42 OUT N003 47.5K
V4 -V 0 -2.5
.ac oct 50 1K 100K
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1068-200.asc
V1 N009 0 5
V2 0 N008 5
R1 N011 IN2 20K
R2 N015 N011 14K
R3 N012 N011 20K
R4 N016 N014 20K
R5 N013 N014 10K
R6 N010 N014 14K
R7 N003 IN1 20K
R8 N004 N003 14K
R9 N006 N003 20K
R10 N005 N002 20K
R11 N007 N002 10K
R12 N002 N001 14K
XU1 N003 N004 N006 N001 N001 0 N009 N010 N010 N012 N015 N011 N014 N016 N013 OUT2 OUT2 N008 OUT1 OUT1 N007 N005 N002 LTC1068-200 Fclk=2Meg
V3 IN1 0 AC 1
V4 IN2 0 AC 1
.ac oct 200 1K 100K
.lib LTC4.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1068-25.asc
V1 N009 0 5
V2 0 N008 5
R1 N011 IN2 20K
R2 N015 N011 14K
R3 N012 N011 20K
R4 N016 N014 20K
R5 N013 N014 10K
R6 N010 N014 14K
R7 N003 IN1 20K
R8 N004 N003 14K
R9 N006 N003 20K
R10 N005 N002 20K
R11 N007 N002 10K
R12 N002 N001 14K
V3 IN1 0 AC 1
V4 IN2 0 AC 1
XU1 N003 N004 N006 N001 N001 0 N009 N010 N010 N012 N015 N011 N014 N016 N013 OUT2 OUT2 N008 OUT1 OUT1 N007 N005 N002 LTC1068-25 Fclk=250K
.ac oct 200 1K 100K
.lib LTC4.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1068-50.asc
V1 N011 0 3.3
R1 N006 IN 22.6K
R2 N007 N006 20.5K
R3 N004 N006 10K
R4 N009 N006 22.6K
R5 N001 IN 56.2K
R6 N001 N004 13.3K
R7 N005 N001 43.2K
R8 N008 N001 43.2K
R9 N002 N001 196K
R10 N002 N003 9.09K
R11 N005 N003 34K
R12 OUT N013 34.8K
R13 N015 N013 14.3K
R14 N017 N013 16.9K
R15 N013 N014 24.9K
R16 N012 N003 48.7K
R17 N014 N003 12.7K
R18 N016 N003 10.7K
R19 N012 N013 26.7K
C1 N010 0 .1µ
V3 IN 0 AC 1
XU1 N006 N007 N004 N009 N010 N010 N011 N012 N012 N014 N016 N003 N013 N017 N015 OUT N010 0 N002 N002 N008 N005 N001 LTC1068-50 Fclk=500K
.ac oct 200 1K 100K
.lib LTC4.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1068.asc
V1 N012 0 5
V2 0 N011 5
R3 N006 IN 26.1K
R1 N003 N006 4.99K
R2 N008 N006 19.6K
R4 N001 N006 12.1K
R5 N002 N007 4.99K
R6 N002 N004 21.5K
R7 N002 N001 63.4K
R8 N002 N003 7.5K
R9 N005 N004 16.2K
R10 N014 N005 10.7K
R11 N016 N005 14.7K
R12 N018 N005 4.99K
R13 OUT N017 28.7K
R14 N019 N017 4.99K
R15 N018 N017 40.2K
R16 N014 N017 14.7K
R17 N013 N015 4.99K
R18 N009 N010 4.99K
R19 N010 0 7.5K
R20 N013 0 17.8K
V3 IN 0 AC 1
XU1 N006 N003 N008 N001 0 0 N012 0 N014 N016 N018 N005 N017 N019 OUT N015 N013 N011 N010 N009 N004 N007 N002 LTC1068 Fclk=1.28Meg
.ac oct 500 1K 100K
.lib LTC4.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1070.asc
L1 IN N001 150µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS340
R1 OUT N002 10.7K
R2 N002 0 1.24K
R3 N003 N004 1K
C1 OUT 0 500µ Rser=15m
C3 N004 0 1µ
V1 IN 0 5
XU1 N003 N002 0 N001 IN LT1070
Rload OUT 0 12
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 15m startup
.lib LT1070.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1070HV.asc
L1 IN N001 150µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS340
R1 OUT N002 10.7K
R2 N002 0 1.24K
R3 N003 N004 1K
C2 OUT 0 500µ
C3 N004 0 1µ
V1 IN 0 5
XU1 N003 N002 0 N001 IN LT1070
Rload OUT 0 12
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 15m startup
.lib LT1070.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1071.asc
L1 IN N001 150µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS360
R1 OUT N002 10.7K
R2 N002 0 1.24K
R3 N003 N004 1K
C1 OUT 0 500µ Rser=15m
C2 N004 0 1µ
V1 IN 0 5
XU1 N003 N002 0 N001 IN LT1071
Rload OUT 0 24
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 20m startup
.lib LT1071.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1071HV.asc
L1 IN N001 150µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS360
R1 OUT N002 10.7K
R2 N002 0 1.24K
R3 N003 N004 1K
C1 OUT 0 500µ Rser=15m
C2 N004 0 1µ
V1 IN 0 5
XU1 N003 N002 0 N001 IN LT1071
Rload OUT 0 24
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 20m startup
.lib LT1071.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1072.asc
L1 IN N001 150µ Rser=0.02 Rpar=5000
D1 N001 OUT 1N5819
R1 OUT N002 10.7K
R2 N002 0 1.24K
R3 N003 N004 1K
C2 OUT 0 500µ Rser=15M
C3 N004 0 1µ
V1 IN 0 5
XU1 N003 N002 0 N001 IN LT1072
Rload OUT 0 48
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 25m startup
.lib LT1072.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1072HV.asc
L1 IN N001 150µ Rser=0.02 Rpar=5000
D1 N001 OUT 1N5819
R1 OUT N002 10.7K
R2 N002 0 1.24K
R3 N003 N004 1K
C1 OUT 0 500µ
C3 N004 0 1µ
V1 IN 0 5
XU1 N003 N002 0 N001 IN LT1072
Rload OUT 0 48
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 25m startup
.lib LT1072.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1073-12.asc
L1 IN N001 33µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS140
C2 OUT 0 100µ Rser=0.02
V1 IN 0 2.8
XU1 IN IN N001 0 0 MP_01 MP_02 OUT LT1073 top=904K bot=16.3K
Rload OUT 0 240
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 25m startup
.lib LT1073.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1073-5.asc
L1 IN N001 33µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS140
C2 OUT 0 100µ Rser=0.02
V1 IN 0 2.8
XU1 IN IN N001 0 0 MP_01 MP_02 OUT LT1073 top=904K bot=40K
Rload OUT 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LT1073.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1073.asc
R1 OUT N002 500K
R2 N002 0 25K
L1 IN N001 33µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS140
C2 OUT 0 100µ Rser=0.02
V1 IN 0 2.8
XU1 IN IN N001 0 0 MP_01 MP_02 N002 LT1073 top=1K bot=1T
Rload OUT 0 25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LT1073.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1074.asc
R3 N005 N006 2K
R2 N003 0 2.21K
R1 OUT N003 2.8K
L1 N001 OUT 50µ
D1 0 N001 MBRS140
C2 OUT 0 330µ Rser=0.07
V1 IN 0 20
C3 N006 0 .1µ
XU1 IN N001 N004 0 N003 N005 N002 LT1074
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT1074.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1074HV.asc
R1 N005 N006 2K
R2 N003 0 2.21K
R3 OUT N003 2.8K
L1 N001 OUT 50µ Rpar=2K
D1 0 N001 MBRS140
C1 OUT 0 330µ Rser=0.07
C2 N006 0 .1µ
XU1 IN N001 N004 0 N003 N005 N002 LT1074
V1 IN 0 20
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT1074.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1076-5.asc
R1 N004 0 70K
L1 N001 N002 100µ
D1 0 N001 MBRS340
V1 IN 0 20
C1 N006 N005 .033µ
C2 N002 0 500µ Rser=.1
R2 0 N006 1.5K
XU1 IN N001 N004 0 N002 N005 N003 LT1076-5
Rload N002 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
.lib LT1076-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1076.asc
XU1 IN N001 N004 0 N003 N005 N002 LT1076
R1 N004 0 70K
L1 N001 OUT 75µ
D1 0 N001 MBRS340
V1 IN 0 25
R2 OUT N003 2.74K
R3 N003 0 2.21K
C1 N006 N005 .033µ
C2 OUT 0 400µ Rser=.1
R4 0 N006 1.5K
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 4m startup
.lib LT1076.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1076HV.asc
R1 N004 0 70K
L1 N001 OUT 75µ
D1 0 N001 MBRS340
V1 IN 0 25
R2 OUT N003 2.74K
R3 N003 0 2.21K
C1 N006 N005 .033µ
C2 OUT 0 400µ Rser=.1
R4 0 N006 1.5K
XU1 IN N001 N004 0 N003 N005 N002 LT1076
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LT1076.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1077.asc
V1 +V 0 3
R1 OUT N001 2Meg
R2 N001 IN 1Meg
V3 IN 0 SINE(0 1 100)
XU1 N002 N001 +V 0 OUT LT1078
R3 N002 0 1Meg
.tran .1
* Half-Wave Rectifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1077A.asc
V1 +V 0 3
R1 OUT N001 2Meg
R2 N001 IN 1Meg
V3 IN 0 SINE(0 1 100)
R3 N002 0 1Meg
XU1 N002 N001 +V 0 OUT LT1078
.tran .1
* Half-Wave Rectifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1078.asc
V1 +V 0 5
R1 N002 N001 200K
R2 N001 IN 200K
V3 IN 0 SINE(0 1 100)
XU1 0 N001 +V 0 N003 LT1078
D1 N003 N002 1N4148
XU2 N002 OUT +V 0 OUT LT1078
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 30m
* Absolute Value Circuit(Full-Wave Rectifier)
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1078A.asc
V1 +V 0 5
R1 N002 N001 200K
R2 N001 IN 200K
V3 IN 0 SINE(0 1 100)
D1 N003 N002 1N4148
XU1 0 N001 +V 0 N003 LT1078
XU2 N002 OUT +V 0 OUT LT1078
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 30m
* Absolute Value Circuit(Full-Wave Rectifier)
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1079.asc
V1 +V 0 5
R1 N006 N005 1Meg
R2 N005 N003 200K
V3 IN- IN+ SINE(0 1m 10)
R3 N002 N001 1Meg
R4 N004 N006 1Meg
R5 OUT N002 9.1Meg
R6 0 N004 9.1Meg
R7 N003 N001 1Meg
V2 IN+ 0 SINE(0 1 1)
R8 IN- N007 20Meg
R9 IN+ N007 10Meg
R10 N008 N007 20Meg
V4 -V 0 -5
XU1 IN+ N005 +V -V N006 LT1078
XU2 N004 N002 +V -V OUT LT1078
XU3 IN- N003 +V -V N001 LT1078
XU4 IN+ N008 +V -V N007 LT1078
.tran 1
* Picoampere Input Current, Triple Op Amp Instrumentation Amplifier with bias Current Cancellation
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1079A.asc
V1 +V 0 10
V2 -V 0 -10
R1 N002 N001 5K
R2 N001 0 5K
V3 N003 0 SINE(0 1 1K)
XU1 N003 N001 +V -V N002 LT1078
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1082.asc
L1 IN N001 150µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS1100
R1 OUT N002 10.7K
R2 N002 0 1.24K
R3 N003 N004 1K
C1 OUT 0 250µ Rser=.1
C3 N004 0 1µ
V1 IN 0 5
XU1 N003 N002 0 N001 IN LT1082
Rload OUT 0 60
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 25m startup
.lib LT1082.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1083-12.asc
V1 IN 0 PWL(0 0 1 15) Rser=0.1
Rload OUT 0 20
C1 OUT 0 10µ
XU1 0 OUT IN LT1083-12
.tran 1
.lib LT1083.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1083-5.asc
V1 IN 0 PWL(0 0 1 10) Rser=0.1
Rload OUT 0 10
C1 OUT 0 10µ
XU1 0 OUT IN LT1083-5
.tran 1
.lib LT1083.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1083.asc
R1 OUT N001 121
R2 N001 0 365
V1 IN 0 PWL(0 0 1 10) Rser=0.1
XU1 N001 OUT IN LT1083
Rload OUT 0 10
C1 OUT 0 10µ
.tran 1
.lib LT1083.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1084-12.asc
V1 IN 0 PWL(0 0 1 20) Rser=0.1
Rload OUT 0 20
C1 OUT 0 10µ
XU1 0 OUT IN LT1084-12
.tran 1
.lib LT1083.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1084-3.3.asc
V1 IN 0 PWL(0 0 1 10) Rser=0.1
Rload OUT 0 10
C1 OUT 0 10µ
XU1 0 OUT IN LT1084-3.3
.tran 1
.lib LT1083.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1084-5.asc
V1 IN 0 PWL(0 0 1 10) Rser=0.1
Rload OUT 0 10
C1 OUT 0 10µ
XU1 0 OUT IN LT1084-5
.tran 1
.lib LT1083.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1084.asc
R1 OUT N001 121
R2 N001 0 365
V1 IN 0 PWL(0 0 1 10) Rser=0.1
Rload OUT 0 10
C1 OUT 0 10µ
XU1 N001 OUT IN LT1084
.tran 1
.lib LT1083.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1085-12.asc
V1 IN 0 PWL(0 0 1 20) Rser=0.1
Rload OUT 0 10
C1 OUT 0 10µ
XU1 0 OUT IN LT1085-12
.tran 1
.lib LT1083.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1085-3.3.asc
V1 IN 0 PWL(0 0 1 10) Rser=0.1
Rload OUT 0 10
C1 OUT 0 10µ
XU1 0 OUT IN LT1085-3.3
.tran 1
.lib LT1083.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1085-3.6.asc
V1 IN 0 PWL(0 0 1 10) Rser=0.1
Rload OUT 0 10
C1 OUT 0 10µ
XU1 0 OUT IN LT1085-3.6
.tran 1
.lib LT1083.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1085-5.asc
V1 IN 0 PWL(0 0 1 10) Rser=0.1
Rload OUT 0 10
C1 OUT 0 10µ
XU1 0 OUT IN LT1085-5
.tran 1
.lib LT1083.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1085.asc
R1 OUT N001 121
R2 N001 0 365
V1 IN 0 PWL(0 0 1 10) Rser=0.1
Rload OUT 0 10
C1 OUT 0 10µ
XU1 N001 OUT IN LT1085
.tran 1
.lib LT1083.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1086-12.asc
V1 IN 0 PWL(0 0 1 20) Rser=0.1
Rload OUT 0 10
C1 OUT 0 10µ
XU1 0 OUT IN LT1086-12
.tran 1
.lib LT1083.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1086-2.85.asc
V1 IN 0 PWL(0 0 1 10) Rser=0.1
Rload OUT 0 10
C1 OUT 0 10µ
XU1 0 OUT IN LT1086-2.85
.tran 1
.lib LT1083.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1086-3.3.asc
V1 IN 0 PWL(0 0 1 10) Rser=0.1
Rload OUT 0 10
C1 OUT 0 10µ
XU1 0 OUT IN LT1086-3.3
.tran 1
.lib LT1083.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1086-3.6.asc
V1 IN 0 PWL(0 0 1 10) Rser=0.1
Rload OUT 0 10
C1 OUT 0 10µ
XU1 0 OUT IN LT1086-3.6
.tran 1
.lib LT1083.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1086-5.asc
V1 IN 0 PWL(0 0 1 10) Rser=0.1
R3 OUT 0 10
C1 OUT 0 10µ
XU1 0 OUT IN LT1086-5
.tran 1
.lib LT1083.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1086.asc
R1 OUT N001 121
R2 N001 0 365
V1 IN 0 PWL(0 0 1 10) Rser=0.1
Rload OUT 0 10
C1 OUT 0 10µ
XU1 N001 OUT IN LT1086
.tran 1
.lib LT1083.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1086H.asc
R1 OUT N001 121
R2 N001 0 365
V1 IN 0 PWL(0 0 1 10) Rser=0.1
R3 OUT 0 10
C1 OUT 0 10µ
XU1 IN N001 OUT LT1086H
.tran 1
.lib LT1083.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1097.asc
V1 +V 0 15
V2 -V 0 -15
R1 OUT N001 50K
V3 IN- IN+ SINE(0 1 100)
XU1 N002 N001 +V -V OUT LT1097
R3 N001 IN- 50K
R2 N002 IN+ 50K
R4 0 N002 50K
V4 IN+ 0 SINE(0 27 1K)
.tran 30m
* ±27V Common Mode Range Difference Amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1100.asc
V1 +V 0 5
V3 IN 0 SINE(0 10m 10)
XU1 0 N001 0 -V +V IN N002 OUT LTC1100
C1 OUT N002 .01µ
V2 -V 0 -5
.tran .3
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1100A.asc
V1 +V 0 5
V3 IN 0 SINE(0 10m 10)
C1 OUT N002 .01µ
V2 -V 0 -5
XU1 0 N001 0 -V +V IN N002 OUT LTC1100
.tran .3
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1100CS.asc
V1 +V 0 5
V2 0 -V 5
V3 IN 0 SINE(0 100m 10)
E1 N002 0 0 IN .5
E2 N003 0 IN 0 .5
C1 N001 OUT .01µ
XU2 MP_01 0 0 NC_02 MP_03 N002 -V MP_04 MP_05 +V N003 MP_06 N001 OUT OUT LTC1100CS
.tran .3
.lib LTC1100CS.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1101.asc
V1 +V 0 15
V2 -V 0 -15
V3 IN 0 SINE(0 .1 1K)
XU1 0 N001 IN -V +V 0 N002 OUT LT1101
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1101A.asc
V1 +V 0 15
V2 -V 0 -15
V3 IN 0 SINE(0 .1 1K)
XU1 0 N001 IN -V +V 0 N002 OUT LT1101
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1102.asc
V1 +V 0 15
V2 -V 0 -15
V3 IN 0 SINE(0 10m 1K)
XU1 0 N001 IN -V +V 0 N002 OUT LT1102
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1102A.asc
V1 +V 0 15
V2 -V 0 -15
V3 IN 0 SINE(0 10m 1K)
XU1 0 N001 IN -V +V 0 N002 OUT LT1102
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1103.asc
M§Q1 N002 N010 N007 N007 Si4410DY
R1 N010 N013 10
C1 N014 0 390p
R2 N012 N011 330
C2 N011 0 .1µ
C3 N012 0 .047µ
R3 N009 0 5.36K
R4 N008 N009 16.2K
D1 N003 N008 BAV21
C4 N003 0 1000p
R5 N004 N003 499
C5 N013 0 1µ
XU1 N007 N009 N012 0 N014 N005 N013 LT1103
L1 IN N002 1.6m Rpar=1000K
L2 0 N004 55µ Rpar=100K
L3 0 N001 4µ Rpar=10K
D2 N001 OUT 1N5818
C6 OUT 0 3600µ
R6 N004 N006 100
V1 IN 0 175.5
C7 N005 0 39µ
D3 N006 N005 BAV21
R7 IN N005 220K
D4 N007 N005 1N4148
Rload OUT 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1200m startup
.model BAV21 D(Is=1e-14 Cjo=10p)
K1 L1 L2 L3 1
.lib LT1103.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1105.asc
M§Q1 N002 P001 N013 N013 SPA11N60C3
R1 P001 N010 10
C1 N014 0 390p
R2 N012 N011 330
C2 N011 0 .1µ
C3 N012 0 .047µ
R3 N008 0 5.36K
R4 N007 N008 16.2K
D1 N003 N007 BAV21
C4 N003 0 1000p
R5 N004 N003 499
C5 N009 0 1µ
L1 IN N002 1.6m Rpar=1000K
L2 0 N004 55µ Rpar=100K
L3 0 N001 60µ Rpar=10K
D2 N001 OUT PDS760
C6 OUT 0 100µ
R6 N004 N006 100
V1 IN 0 175.5
C7 N005 0 22µ
D3 N006 N005 BAV21
R7 IN N005 220K
XU1 0 N013 N008 N012 N014 N005 N009 N010 LT1105
R8 N013 0 .15
R9 OUT 0 20
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1000m steady startup nodiscard
.model BAV21 D(Is=1e-14 Cjo=10p)
K1 L1 L2 L3 1
.lib LT1105.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1106.asc
C1 N010 0 .1µ
R1 N010 0 1Meg
L1 N001 N002 10µ
D1 N002 N003 MBR0530L
C2 N003 0 1µ
V1 N001 0 3.3
M§Q1 N003 N005 N004 N004 Si9803DY
M§Q2 N003 N009 N007 N007 Si9803DY
XU1 0 N010 N001 MP_01 N008 0 MP_02 MP_03 N002 MP_04 MP_05 MP_06 0 N006 N009 N005 N007 N004 N003 N011 LT1106
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 100m startup
.lib LT1106.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1107-12.asc
L1 IN N001 33µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS140
C1 OUT 0 100µ Rser=0.02
V1 IN 0 6
XU1 IN IN N001 0 0 N002 N003 OUT LT1107 top=220K bot=25.5K
Rload OUT 0 30
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LT1107.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1107-5.asc
L1 IN N001 33µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS140
C2 OUT 0 100µ Rser=0.02
V1 IN 0 3
XU1 IN IN N001 0 0 N002 N003 OUT LT1107 top=220K bot=73.5K
Rload OUT 0 30
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
.lib LT1107.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1107.asc
R1 OUT N003 220K
R2 N003 0 73.5K
L1 IN N001 33µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS140
C1 OUT 0 100µ Rser=0.02
V1 IN 0 2.8
XU1 IN IN N001 0 0 N002 N004 N003 LT1107 top=1K bot=1T
Rload OUT 0 25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 10m startup
.lib LT1107.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1108-12.asc
V1 IN 0 5
C2 OUT 0 100µ Rser=0.02
D1 N001 OUT MBRS360
L1 IN N001 33µ Rser=0.02 Rpar=5000
XU1 IN IN N001 0 0 N002 N003 OUT LT1108 top=753K bot=87.4K
Rload OUT 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
.lib LT1108.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1108-5.asc
V1 IN 0 2.8
C2 OUT 0 100µ Rser=0.02
D1 N001 OUT MBRS140
L1 IN N001 33µ Rser=0.02 Rpar=5000
XU1 IN IN N001 0 0 N002 N003 OUT LT1108 top=753K bot=250K
Rload OUT 0 25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
.lib LT1108.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1108.asc
V1 IN 0 2.8
C2 OUT 0 100µ Rser=0.02
D1 N001 OUT MBRS140
L1 IN N001 33µ Rser=0.02 Rpar=5000
R1 OUT N003 753K
R2 N003 0 250K
XU1 IN IN N001 0 0 N002 N004 N003 LT1108 top=1K bot=1T
Rload OUT 0 25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
.lib LT1108.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1109-12.asc
V1 IN 0 5 Rser=0.1
C1 OUT 0 22µ Rser=0.02
D1 N001 OUT MBRS140
L1 IN N001 33µ Rser=0.02 Rpar=5000
XU1 IN MP_01 N001 0 MP_02 MP_03 N002 OUT LT1109 top=250K bot=29K
Rload OUT 0 200
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LT1109.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1109-5.asc
V1 IN 0 3 Rser=0.1
C1 OUT 0 22µ Rser=0.02
D1 N001 OUT MBRS140
L1 IN N001 33µ Rser=0.02 Rpar=5000
XU1 IN MP_01 N001 0 MP_02 MP_03 N002 OUT LT1109 top=250K bot=83K
Rload OUT 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LT1109.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1109.asc
R1 N003 0 83K
R2 OUT N003 250K
V1 IN 0 3 Rser=0.1
C1 OUT 0 22µ Rser=0.02
D1 N001 OUT MBRS140
L1 IN N001 33µ Rser=0.02 Rpar=5000
XU1 IN MP_01 N001 0 MP_02 MP_03 N002 N003 LT1109 top=1k bot=1T
Rload OUT 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT1109.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1109A-12.asc
V1 IN 0 5 Rser=0.1
C1 OUT 0 22µ Rser=0.02
D1 N001 OUT MBRS140
L1 IN N001 33µ Rser=0.02 Rpar=5000
XU1 IN MP_01 N001 0 MP_02 MP_03 N002 OUT LT1109A top=250K bot=29K
Rload OUT 0 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT1109A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1109A-5.asc
V1 IN 0 3 Rser=0.1
C1 OUT 0 22µ Rser=0.02
D1 N001 OUT MBRS140
L1 IN N001 33µ Rser=0.02 Rpar=5000
XU1 IN MP_01 N001 0 MP_02 MP_03 N002 OUT LT1109A top=250K bot=83K
Rload OUT 0 25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT1109A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1109A.asc
R1 N003 0 83K
R2 OUT N003 250K
V1 IN 0 3 Rser=0.1
C1 OUT 0 22µ Rser=0.02
D1 N001 OUT MBRS140
L1 IN N001 33µ Rser=0.02 Rpar=5000
XU1 IN MP_01 N001 0 MP_02 MP_03 N002 N003 LT1109A top=1K bot=1T
Rload OUT 0 25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT1109A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\111.asc
V1 N002 0 5
R1 N002 OUT 1K
XU1 0 N004 N003 0 NC_01 NC_02 OUT N002 RH111
C1 OUT N001 10p
R2 N002 N004 100K
R3 OUT N003 50K
C2 N003 0 .1µ
R4 N004 0 100K
C§Y1 N004 N001 .39p Rser=5K Lser=6.3 Cpar=3.9p
.tran 5m startup
* 100 KHz Crystal Oscillator
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1110-12.asc
V1 IN 0 3
C2 OUT 0 15µ Rser=0.02
D1 N001 OUT MBRS140
L1 IN N001 47µ Rser=0.02 Rpar=5000
XU1 IN IN N001 0 0 MP_01 MP_02 OUT LT1110 top=300K bot=5.6K
Rload OUT 0 500
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
.lib LT1110.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1110-5.asc
V1 IN 0 1.5
C2 OUT 0 15µ Rser=0.02
D1 N001 OUT MBRS140
L1 IN N001 47µ Rser=0.02 Rpar=5000
XU1 IN IN N001 0 0 MP_01 MP_02 OUT LT1110 top=300K bot=13.8K
Rload OUT 0 300
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LT1110.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1110.asc
V1 IN 0 1.5 Rser=0.1
C2 OUT 0 15µ Rser=0.02
D1 N001 OUT MBRS140
L1 IN N001 47µ Rser=0.02 Rpar=5000
R1 OUT N002 300K
R2 N002 0 13.8K
XU1 IN IN N001 0 0 MP_01 MP_02 N002 LT1110 top=1K bot=1T
Rload OUT 0 300
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 4m startup
.lib LT1110.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1111-12.asc
L1 IN N001 22µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS140
C2 OUT 0 33µ Rser=0.02
V1 IN 0 5
XU1 IN IN N001 0 0 N002 N003 OUT LT1111 top=220K bot=25.5K
Rload OUT 0 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT1111.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1111-5.asc
L1 IN N001 22µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS140
C2 OUT 0 33µ Rser=0.02
V1 IN 0 3
XU1 IN IN N001 0 0 N002 N003 OUT LT1111 top=220K bot=73.5K
Rload OUT 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT1111.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1111.asc
R1 OUT N003 220K
R2 N003 0 73.5K
L1 IN N001 22µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS140
C2 OUT 0 33µ Rser=0.02
V1 IN 0 3
XU1 IN IN N001 0 0 N002 N004 N003 LT1111 top=1K bot=1T
Rload OUT 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT1111.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1112.asc
V1 +V 0 15
XU1 IN- N003 +V -V N001 LT1112
XU2 IN+ N005 +V -V N006 LT1112
V2 -V 0 -15
XU3 N004 N002 +V -V OUT LT1112
R3 N001 N003 10K
R4 N003 N005 2.15K
R5 N005 N006 10K
V3 IN- IN+ SINE(0 1m 100)
V4 IN+ 0 SINE(0 1 10)
R1 N002 N001 100
R2 N004 N006 100
R6 OUT N002 10K
R7 0 N004 10K
.tran .3
* Three Op Amp Instrumentation Amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1113.asc
V1 +V 0 15
V2 -V 0 -15
R1 N002 N001 237K
R2 N001 IN 237K
V3 IN 0 AC 1
XU1 0 N004 +V -V N002 LT1113
R3 N004 N001 249K
C1 N002 N004 .033µ
R4 OUT N003 154K
R5 N003 N002 154K
XU2 0 N005 +V -V OUT LT1113
R6 N005 N003 249K
C2 OUT N005 .01µ
C3 N003 0 .33µ
C4 N001 0 .1µ
.ac oct 100 .1 300
* 10Hz Fourth Order Chebyshev Lowpass Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1114.asc
V1 +V 0 15
V2 -V 0 -15
R3 N001 N003 10K
R4 N003 N005 2.15K
R5 N005 N006 10K
V3 IN- IN+ SINE(0 1m 100)
V4 IN+ 0 SINE(0 1 10)
R1 N002 N001 100
R2 N004 N006 100
R6 OUT N002 10K
R7 0 N004 10K
XU1 IN+ N005 +V -V N006 LT1112
XU2 N004 N002 +V -V OUT LT1112
XU3 IN- N003 +V -V N001 LT1112
.tran .3
* Three Op Amp Instrumentation Amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1115.asc
V1 +V 0 18
V2 -V 0 -18
R1 N005 N004 499
XU1 IN N004 +V -V N002 LT1028
XU2 N003 +V -V N001 OUT LT1010
R2 +V N001 49.9
D1 N002 -V 2N4304
R3 N003 N002 100
R4 N006 N005 17.8K
R5 OUT N006 210K
C1 OUT N006 .015µ
C2 N006 N005 3900p
R6 OUT N007 82.5K
C3 N007 0 2200µ
C4 N007 0 4.7µ
R7 N004 N007 232.6
C5 IN 0 50p
R8 IN 0 47.5K
V3 IN 0 ac 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.ac oct 100 10 20K
.model 2N4304 D(Ron=500 Ilimit=2m)
* RIAA Phonograph Preamplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1116.asc
V1 +V 0 5
XU1 +V N003 N001 0 0 0 N002 OUT LT1116
R1 N002 N001 2K
C1 N001 0 24p
R2 +V N003 1K
R3 N003 0 1K
C§Y1 N002 N003 .32p Rser=45 Lser=.78m Cpar=18p
.tran 50u startup
* Single Supply Crystal Oscillator 10MHz to 15MHz
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1117-2.85.asc
C1 N002 0 10µ V=33 Irms=0 Rser=0.3 Lser=0 mfg="KEMET" pn="T495D106M035AS" type="Tantalum"
V1 N001 0 5
I1 N002 0 pulse(.1 .6 10u 1u 1u 50u 100u)
XU1 0 N002 N001 LT1117-2.85
.tran 300u
.lib LT1117.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1117-3.3.asc
C1 N002 0 10µ V=33 Irms=0 Rser=0.3 Lser=0 mfg="KEMET" pn="T495D106M035AS" type="Tantalum"
V1 N001 0 5
I1 N002 0 pulse(.1 .6 10u 1u 1u 50u 100u)
XU1 0 N002 N001 LT1117-3.3
.tran 300u
.lib LT1117.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1117-5.asc
C1 N002 0 10µ V=33 Irms=0 Rser=0.3 Lser=0 mfg="KEMET" pn="T495D106M035AS" type="Tantalum"
V1 N001 0 7
I1 N002 0 pulse(.1 .6 10u 1u 1u 50u 100u)
XU1 0 N002 N001 LT1117-5
.tran 300u
.lib LT1117.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1117.asc
XU1 N003 N002 N001 LT1117
C1 N002 0 10µ V=33 Irms=0 Rser=0.3 Lser=0 mfg="KEMET" pn="T495D106M035AS" type="Tantalum"
V1 N001 0 4.25
R2 N002 N003 121
R3 N003 0 154
I1 N002 0 pulse(.1 .6 10u 1u 1u 50u 100u)
.tran 300u
.lib LT1117.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1118-2.5.asc
V1 N001 0 5
C1 N002 0 1µ
XU1 0 MP_01 N001 MP_02 N001 N002 LT1118-2.5
.tran 3m startup
.lib LT1118.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1118-2.85.asc
V1 N001 0 5
C1 N002 0 1µ
XU1 0 MP_01 N001 MP_02 N001 N002 LT1118-2.85
.tran 3m startup
.lib LT1118.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1118-5.asc
V1 N001 0 10
C1 N002 0 1µ
XU1 0 MP_01 N001 MP_02 N001 N002 LT1118-5
.tran 3m startup
.lib LT1118.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1118.asc
XU1 0 MP_01 N001 N003 N001 N002 LT1118
V1 N001 0 5
R1 N002 N003 16.9K
R2 N003 0 10K
C1 N002 0 1µ
.tran 3m startup
.lib LT1118.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1121-3.3.asc
V1 IN 0 PWL(0 0 1 10)
Rload OUT 0 100
C1 OUT 0 1µ
XU1 OUT MP_01 0 MP_02 NC_03 MP_04 MP_05 IN LT1121-3.3
.tran 1
* Note Abs. Max SHDN pin voltage 6.5
.lib LT1121.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1121-5.asc
V1 IN 0 PWL(0 0 1 10)
Rload OUT 0 100
C1 OUT 0 1µ
XU1 OUT MP_01 0 MP_02 NC_03 MP_04 MP_05 IN LT1121-5
.tran 1
* Note Abs. Max SHDN pin voltage 6.5
.lib LT1121.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1121.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
R1 N001 0 10K
R2 OUT N001 10K
Rload OUT 0 100
XU1 OUT N001 0 MP_01 NC_02 MP_03 MP_04 IN LT1121
.tran 1
* Note Abs. Max SHDN pin voltage 6.5
.lib LT1121.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1122.asc
V1 +V 0 15
V2 -V 0 -15
R1 N003 N002 20K
R2 N002 IN 20K
V3 IN 0 SINE(0 1 100 1 0 0 200)
XU1 0 N002 +V -V N005 LT1122
R3 OUT N001 200K
XU2 0 N004 +V -V OUT LT1122
D1 N003 N005 1N4148
D2 N005 N002 1N4148
R5 N001 IN 200K
R6 N001 N003 100K
R7 N004 N001 1K
C1 OUT N001 1µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5
* Wide-Band Filtered, Full Wave Rectifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1124.asc
V1 +V 0 15
V2 -V 0 -15
R1 OUT N001 364.76K
R2 N001 0 365
V3 IN 0 ac 1
XU1 N002 N001 +V -V OUT LT1124
R3 N002 IN 365
.ac oct 100 1m 1Meg
* Gain 1000 Amplifier with 0.01% Accuracy, DC to 1Hz
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1125.asc
V1 +V 0 15
V2 -V 0 -15
XU1 IN+ N007 +V -V N008 LT1124
XU2 N006 N002 +V -V OUT LT1124
XU3 IN- N003 +V -V N001 LT1124
R1 N001 N003 3.4K
R2 N003 N005 100
R3 N005 N007 100
R4 N007 N008 3.4K
XU4 N005 N004 +V -V N004 LT1124
R5 N002 N001 1K
R6 N006 N008 1K
R7 OUT N002 30K
R8 0 N006 30K
V3 IN- IN+ SINE(0 1m 100)
V4 IN+ 0 SINE(0 1m 10)
.tran .3
* Instrumentation Amplifier with Shield Driver
* Shield
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1126.asc
V1 +V 0 15
V2 -V 0 -15
R1 OUT N001 364.76K
R2 N001 0 365
V3 IN 0 ac 1
XU1 IN N001 +V -V OUT LT1126
.ac oct 10 1m 1Meg
* Gain 1000 Amplifier with 0.01% Accuracy, DC to 5Hz
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1127.asc
V1 +V 0 15
V2 -V 0 -15
V3 IN- IN+ SINE(0 1m 100)
XU1 IN+ N005 +V -V N006 LT1126
XU2 N004 N002 +V -V OUT LT1126
XU3 IN- N003 +V -V N001 LT1126
R1 N001 N003 6.2K
R2 N003 N005 6.2K
R3 N005 N006 6.2K
R4 N002 N001 620
R5 OUT N002 10K
R6 N004 N006 620
R7 0 N004 10K
V4 IN+ 0 SINE(0 1 10)
.tran .3
* Low Noise, Wide Bandwidth Instrumentation Amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1128.asc
V1 +V 0 15
V2 -V 0 -15
R1 OUT N001 31.6K
R2 N001 0 10
V3 IN 0 ac 1
C1 OUT N002 .1µ
R3 N002 N001 499
XU1 IN N001 +V -V OUT LT1128
.ac oct 10 1 200K
* Tape Head Amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1129-3.3.asc
V1 IN 0 PWL(0 0 1 10)
Rload OUT 0 100
C1 OUT 0 1µ
XU1 OUT OUT 0 N001 IN LT1129-3.3
R1 IN N001 10K
.tran 1
.lib LT1129.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1129-5.asc
V1 IN 0 PWL(0 0 1 10)
Rload OUT 0 100
C1 OUT 0 1µ
XU1 OUT OUT 0 N001 IN LT1129-5
R1 IN N001 10K
.tran 1
.lib LT1129.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1129.asc
V1 IN 0 PWL(0 0 1 10)
Rload OUT 0 100
C1 OUT 0 1µ
XU1 OUT N002 0 N001 IN LT1129
R2 OUT N002 10K
R3 N002 0 10K
R1 IN N001 10K
.tran 1
.lib LT1129.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1142.asc
XU1 N005 N002 0 0 MP_01 N009 MP_02 MP_03 N004 IN N016 MP_04 N013 +5 N008 N003 0 0 MP_05 N010 MP_06 MP_07 N001 IN N015 MP_08 N012 +3.3 LTC1142
R1 N012 N011 1K
C1 N011 0 3300p
C2 N016 0 390p
C3 N015 0 590p
R2 N014 N013 1K
C4 N014 0 3300p
M§Q1 N007 N010 0 0 FDS6680A
C5 N008 +5 1000p
L1 N007 N008 50µ
R3 N008 +5 50m
C6 +5 0 220µ Rser=0.1 x2
D1 0 N007 1N5818
M§Q2 N006 N009 0 0 FDS6680A
M§Q3 N006 N001 IN IN FDC638P
L2 N006 N005 50µ
R4 N005 +3.3 50m
C7 +3.3 0 220µ Rser=0.1 x2
D2 0 N006 1N5818
C8 N005 +3.3 1000p
Rload2 +5 0 10
Rload1 +3.3 0 10
V1 IN 0 10
M§Q4 N007 N004 IN IN FDC638P
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC1142.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1142HV-ADJ.asc
R1 N012 N011 1K
C1 N011 0 3300p
C2 N018 0 390p
C3 N017 0 590p
M§Q1 N007 N010 0 0 FDS6680A
C4 N008 OUT2 1000p
L1 N007 N008 50µ
R2 N008 OUT2 50m
C5 OUT1 0 220µ Rser=0.1 x2
D1 0 N007 1N5818
M§Q2 N006 N009 0 0 FDS6680A
M§Q3 N006 N001 IN IN FDC638P
L2 N006 N005 50µ
R3 N005 OUT1 50m
D2 0 N006 1N5818
C6 N005 OUT1 1000p
V1 IN 0 10
M§Q4 N007 N004 IN IN FDC638P
XU1 N005 N015 N002 0 0 N009 MP_01 MP_02 N004 IN N018 MP_03 N013 OUT2 N008 N016 N003 0 0 N010 MP_04 MP_05 N001 IN N017 MP_06 N012 OUT1 LTC1142-ADJ
R4 N013 N014 1K
C7 N014 0 3300p
R5 N015 0 1K
R6 OUT1 N015 2K
R7 N016 0 1K
R8 OUT2 N016 2K
C8 OUT2 0 220µ Rser=0.1 x2
Rload2 OUT2 0 10
Rload1 OUT1 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC1142-ADJ.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1142HV.asc
R1 N012 N011 1K
C1 N011 0 3300p
C2 N016 0 390p
C3 N015 0 590p
R2 N013 N014 1K
C4 N014 0 3300p
M§Q1 N007 N010 0 0 FDS6680A
C5 N008 +5 1000p
L1 N007 N008 50µ
R3 N008 +5 50m
C6 +5 0 220µ Rser=0.1 x2
D1 0 N007 1N5818
M§Q2 N006 N009 0 0 FDS6680A
M§Q3 N006 N001 IN IN FDC638P
L2 N006 N005 50µ
R4 N005 +3.3 50m
D2 0 N006 1N5818
C7 N005 +3.3 1000p
Rload2 +5 0 10
Rload1 +3.3 0 10
V1 IN 0 10
M§Q4 N007 N004 IN IN FDC638P
XU1 N005 N002 0 0 MP_01 N009 MP_02 MP_03 N004 IN N016 MP_04 N013 +5 N008 N003 0 0 MP_05 N010 MP_06 MP_07 N001 IN N015 MP_08 N012 +3.3 LTC1142
C8 +3.3 0 220µ Rser=0.1 x2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC1142.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1142L-ADJ.asc
C1 N016 0 390p
C2 N015 0 590p
R1 N011 N012 1K
C3 N012 0 3300p
M§Q1 N003 N008 0 0 FDS6680A
C4 N004 +5 1000p
L1 N003 N004 50µ
R2 N004 +5 50m
C5 +5 0 220µ Rser=0.1 x2
D1 0 N003 1N5818
M§Q2 N006 N007 0 0 FDS6680A
M§Q3 N006 N002 IN IN FDC638P
L2 N006 N005 50µ
R3 N005 +3.3 50m
D2 0 N006 1N5818
C6 N005 +3.3 1000p
V1 IN 0 10
M§Q4 N003 N001 IN IN FDC638P
R4 +3.3 N013 164K
R5 N013 0 100K
R6 +5 N014 300K
R7 N014 0 100K
R8 N010 N009 1K
C7 N009 0 3300p
XU1 N005 N013 0 0 0 N007 MP_01 MP_02 N001 IN N016 MP_03 N011 +5 N004 N014 0 0 0 N008 MP_04 MP_05 N002 IN N015 MP_06 N010 +3.3 LTC1142-ADJ
C8 +3.3 0 220µ Rser=0.1 x2
Rload1 +3.3 0 10
Rload2 +5 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC1142-ADJ.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1143.asc
C1 N013 0 300p
R1 N010 N009 1K
C2 N009 0 3300p
M§Q1 N003 N006 IN IN FDC638P
L1 N003 N004 27µ
R2 N004 +5 50m
R3 N011 N012 1K
C3 N012 0 3300p
C4 N014 0 300p
D1 0 N003 1N5818
Rload2 +5 0 10
M§Q2 N002 N005 IN IN FDC638P
L2 N002 N001 27µ
R5 N001 +3 50m
Rload1 +3 0 5
V1 IN 0 5.75
C5 +5 0 220µ Rser=.1 x2
XU1 N001 N007 0 N005 IN N014 N011 +5 N004 N008 0 N006 IN N013 N010 +3 LTC1143
D2 0 N002 1N5818
C6 N004 +5 1000p
C7 N001 +3 1000p
C8 +3 0 220µ Rser=.1 x2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC1143.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1143L-ADJ.asc
C1 N013 0 300p
R1 N010 N009 1K
C2 N009 0 3300p
M§Q1 N003 N006 IN IN FDC638P
L1 N003 N004 27µ
R2 N004 +2.5 50m
R3 N011 N012 1K
C3 N012 0 3300p
C4 N014 0 300p
D1 0 N003 1N5818
Rload2 +2.5 0 2
M§Q2 N002 N005 IN IN FDC638P
L2 N002 N001 27µ
R5 N001 +3.3 50m
Rload1 +3.3 0 5
V1 IN 0 5.75
C5 +2.5 0 220µ Rser=.1 x2
D2 0 N002 1N5818
C6 N004 +2.5 1000p
C7 N001 +3.3 1000p
XU1 N001 N007 0 N005 IN N014 N011 +2.5 N004 N008 0 N006 IN N013 N010 +3.3 LTC1143L-ADJ
R7 +2.5 N008 49.9K
R8 N008 0 49.9K
R9 +3.3 N007 82.5K
R10 N007 0 49.9K
C8 +3.3 0 220µ Rser=.1 x2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC1143L-ADJ.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1143L.asc
C1 N013 0 300p
R1 N010 N009 1K
C2 N009 0 3300p
M§Q1 N003 N006 IN IN FDC638P
L1 N003 N004 27µ
R2 N004 +5 50m
R3 N011 N012 1K
C3 N012 0 3300p
C4 N014 0 300p
D1 0 N003 1N5818
Rload2 +5 0 10
M§Q2 N002 N005 IN IN FDC638P
L2 N002 N001 27µ
R5 N001 +3 50m
Rload1 +3 0 5
V1 IN 0 5.75
C5 +5 0 220µ Rser=.1 x2
D2 0 N002 1N5818
C6 N004 +5 1000p
C7 N001 +3 1000p
XU1 N001 N007 0 N005 IN N014 N011 +5 N004 N008 0 N006 IN N013 N010 +3 LTC1143
C8 +3 0 220µ Rser=.1 x2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC1143.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1144.asc
V1 IN 0 15
C1 OUT 0 10µ
C2 N002 N005 10µ
XU1 N001 N002 0 N005 OUT N004 N003 IN LTC1144
Rload OUT 0 244
.tran 100m
.lib LTC1144.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1147-3.3.asc
D1 0 N001 MBRS340
L1 N001 N002 50µ
C1 N006 0 470p
C2 N004 0 3300p
V1 IN 0 10
C3 OUT 0 390µ Rser=0.01
C4 N002 OUT 1000p
R1 N005 N004 1K
M§Q1 N001 N003 IN IN FDC638P
R2 N002 OUT 50m
XU1 IN N006 N005 OUT N002 0 0 N003 LTC1147-3.3
Rload OUT 0 2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC1147-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1147-5.asc
D1 0 N001 MBRS340
L1 N001 N002 50µ
C1 N006 0 470p
C2 N004 0 3300p
V1 IN 0 10
C3 OUT 0 390µ Rser=0.01
C4 N002 OUT 1000p
R1 N005 N004 1K
M§Q1 N001 N003 IN IN FDC638P
R2 N002 OUT 50m
XU1 IN N006 N005 OUT N002 0 0 N003 LTC1147-5
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC1147-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1147L-3.3.asc
D1 0 N001 MBRS340
L1 N001 N002 50µ
C1 N006 0 470p
C2 N004 0 3300p
V1 IN 0 10
C3 OUT 0 390µ Rser=0.01
C4 N002 OUT 1000p
R1 N005 N004 1K
M§Q1 N001 N003 IN IN FDC638P
R2 N002 OUT 50m
XU1 IN N006 N005 OUT N002 0 0 N003 LTC1147-3.3
R3 OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC1147-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1147L.asc
D1 0 N001 MBRS340
L1 N001 N002 50µ
C1 N006 0 470p
C2 N004 0 3300p
V1 IN 0 10
C3 OUT 0 390µ Rser=0.01
R1 OUT N007 300K
R2 N007 0 100K
C4 N002 OUT 1000p
R3 N005 N004 1K
M§Q1 N001 N003 IN IN FDC638P
R4 N002 OUT 50m
XU1 IN N006 N005 OUT N002 N007 0 N003 LTC1147
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC1147.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1148-3.3.asc
M§Q1 N002 N001 IN IN FDC638P
M§Q2 N002 N008 0 0 FDS6680A
L1 N002 N003 50µ
C1 OUT 0 390µ Rser=.01
V1 IN 0 10
C2 N007 0 470p
C3 N005 0 3300p
D1 0 N002 1N5818
C4 N003 OUT 1000p
R1 N006 N005 1K
R2 N003 OUT 50m
XU1 N001 MP_01 IN N007 MP_02 N006 OUT N003 MP_03 N004 0 0 MP_04 N008 LTC1148-3.3
Rload OUT 0 2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC1148-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1148-5.asc
M§Q1 N002 N001 IN IN FDC638P
M§Q2 N002 N008 0 0 FDS6680A
L1 N002 N003 50µ
C1 OUT 0 390µ Rser=.01
V1 IN 0 10
C2 N007 0 470p
C3 N005 0 3300p
D1 0 N002 1N5818
C4 N003 OUT 1000p
R1 N006 N005 1K
R2 N003 OUT 50m
XU1 N001 MP_01 IN N007 MP_02 N006 OUT N003 MP_03 N004 0 0 MP_04 N008 LTC1148-5
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC1148-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1148.asc
M§Q1 N002 N001 IN IN FDC638P
M§Q2 N002 N009 0 0 FDS6680A
L1 N002 N003 50µ
C1 OUT 0 390µ Rser=.01
V1 IN 0 10
C2 N008 0 470p
C3 N005 0 3300p
D1 0 N002 1N5818
C4 N003 OUT 1000p
R1 N006 N005 1K
R2 OUT N007 164K
R3 N007 0 100K
XU1 N001 MP_01 IN N008 MP_02 N006 OUT N003 N007 N004 0 0 MP_03 N009 LTC1148
R4 N003 OUT 50m
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC1148.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1148HV-3.3.asc
M§Q1 N002 N001 IN IN FDC638P
M§Q2 N002 N008 0 0 FDS6680A
L1 N002 N003 50µ
C1 OUT 0 390µ Rser=.01
V1 IN 0 10
C2 N007 0 470p
C3 N005 0 3300p
D1 0 N002 1N5818
C4 N003 OUT 1000p
R1 N006 N005 1K
R2 N003 OUT 50m
XU1 N001 MP_01 IN N007 MP_02 N006 OUT N003 MP_03 N004 0 0 MP_04 N008 LTC1148-3.3
Rload OUT 0 3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC1148-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1148HV-5.asc
M§Q1 N002 N001 IN IN FDC638P
M§Q2 N002 N008 0 0 FDS6680A
L1 N002 N003 50µ
C1 OUT 0 390µ Rser=.01
V1 IN 0 10
C2 N007 0 470p
C3 N005 0 3300p
D1 0 N002 1N5818
C4 N003 OUT 1000p
R1 N006 N005 1K
R2 N003 OUT 50m
XU1 N001 MP_01 IN N007 MP_02 N006 OUT N003 MP_03 N004 0 0 MP_04 N008 LTC1148-5
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC1148-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1148HV.asc
M§Q1 N002 N001 IN IN FDC638P
M§Q2 N002 N009 0 0 FDS6680A
L1 N002 N003 50µ
C1 OUT 0 390µ Rser=.01
V1 IN 0 10
C2 N008 0 470p
C3 N005 0 3300p
D1 0 N002 1N5818
C4 N003 OUT 1000p
R1 N006 N005 1K
R2 OUT N007 164K
R3 N007 0 100K
R4 N003 OUT 50m
XU1 N001 MP_01 IN N008 MP_02 N006 OUT N003 N007 N004 0 0 MP_03 N009 LTC1148
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC1148.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1148L-3.3.asc
M§Q1 N002 N001 IN IN FDC638P
M§Q2 N002 N008 0 0 FDS6680A
L1 N002 N003 50µ
C1 OUT 0 390µ Rser=.01
V1 IN 0 10
C2 N007 0 470p
C3 N005 0 3300p
D1 0 N002 1N5818
C4 N003 OUT 1000p
R1 N006 N005 1K
R2 N003 OUT 50m
XU1 N001 MP_01 IN N007 MP_02 N006 OUT N003 MP_03 N004 0 0 MP_04 N008 LTC1148-3.3
Rload OUT 0 3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC1148-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1148L.asc
M§Q1 N002 N001 IN IN FDC638P
M§Q2 N002 N009 0 0 FDS6680A
L1 N002 N003 50µ
C1 OUT 0 390µ Rser=.01
V1 IN 0 10
C2 N008 0 470p
C3 N005 0 3300p
D1 0 N002 1N5818
C4 N003 OUT 1000p
R1 N006 N005 1K
R2 OUT N007 164K
R3 N007 0 100K
R4 N003 OUT 50m
XU1 N001 MP_01 IN N008 MP_02 N006 OUT N003 N007 N004 0 0 MP_03 N009 LTC1148
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC1148.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1149-3.3.asc
V1 IN 0 48
M§Q1 N006 N012 0 0 FDS5690
M§Q2 N006 N002 IN IN IRF7343P
C1 N004 0 470p
C2 N009 0 3300p
C3 N003 0 3.3µ
C4 N001 N003 .068µ
D1 N001 IN 1N4148
D2 N002 IN 1N4148
L1 N006 N007 62µ
C5 N007 OUT 1000p
C6 N002 N005 .047µ
D3 0 N006 MBRS360
C7 OUT 0 220µ Rser=.01
R1 N010 N009 1K
R2 N007 OUT 50m
XU1 N002 IN N003 N005 MP_01 N011 N010 OUT N007 N004 0 0 N012 0 N008 N001 LTC1149-3.3
C8 N011 0 100p
Rload OUT 0 3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 9m startup
.lib LTC1149-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1149-5.asc
V1 IN 0 48
M§Q1 N006 N012 0 0 FDS5690
M§Q2 N006 N002 IN IN IRF7343P
C1 N004 0 470p
C2 N009 0 3300p
C3 N003 0 3.3µ
C4 N001 N003 .068µ
D1 N001 IN 1N4148
D2 N002 IN 1N4148
L1 N006 N007 62µ
C5 N007 OUT 1000p
C6 N002 N005 .047µ
D3 0 N006 MBRS360
C7 OUT 0 220µ Rser=.01
R1 N010 N009 1K
R2 N007 OUT 50m
XU1 N002 IN N003 N005 MP_01 N011 N010 OUT N007 N004 0 0 N012 0 N008 N001 LTC1149-5
C8 N011 0 100p
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 9m startup
.lib LTC1149-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1149.asc
V1 IN 0 48
M§Q1 N006 N012 0 0 FDS5690
M§Q2 N006 N002 IN IN IRF7343P
C1 N004 0 470p
C2 N009 0 3300p
C3 N003 0 3.3µ
C4 N001 N003 .068µ
D1 N001 IN 1N4148
D2 N002 IN 1N4148
L1 N006 N007 62µ
C5 N007 OUT 1000p
C6 N002 N005 .047µ
D3 0 N006 MBRS360
C7 OUT 0 220µ Rser=.01
XU1 N002 IN N003 N005 MP_01 N004 N010 OUT N007 N011 0 0 N012 0 N008 N001 LTC1149
R1 OUT N011 164K
R2 N011 0 100K
R3 N010 N009 1K
R4 N007 OUT 50m
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 8m startup
.lib LTC1149.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1150.asc
V1 +V 0 15
R1 N002 N001 1K
R2 N001 0 1Meg
V3 IN- IN+ SINE(-7.5m 1m 100)
R3 N003 N002 1K
R4 OUT N003 1Meg
V2 IN+ 0 SINE(7.5 1 10)
XU1 IN- N001 +V 0 N002 LTC1150
XU2 IN+ N003 +V 0 OUT LTC1150
.tran .3
* Single Supply Instrumentation Amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1151.asc
V1 +V 0 15
R1 N002 N001 1K
R2 N001 0 1Meg
V3 IN- IN+ SINE(0 1m 100)
R3 N003 N002 1K
R4 OUT N003 1Meg
V2 IN+ 0 SINE(0 1 10)
XU1 IN- N001 +V -V N002 LTC1151
XU2 IN+ N003 +V -V OUT LTC1151
V4 -V 0 -15
.tran .3
* High Voltage Instrumentation Amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1152.asc
V1 +V 0 5
V2 -V 0 -5
V3 IN 0 SINE(0 5 1K)
XU1 IN OUT +V -V OUT NC_01 NC_02 NC_03 LTC1152
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1153.asc
V1 N001 0 PULSE(0 5 0 1u 1u 5m 10m)
M§Q1 N005 N008 N010 N010 Si9936DY
R1 N002 N005 0.1
C1 N002 N004 0.01µ
R2 N005 N004 100K
V2 N002 0 PWL(0 5 1 16)
R3 N007 N006 51K
Rload N010 0 10
V3 N006 0 5
XU1 N001 N003 N007 0 N009 N008 N004 N002 LTC1153
C2 N003 0 0.22µ
R4 N010 N009 51K
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1 startup
.lib LTC1153.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1154.asc
V1 N001 0 PULSE(0 5 0 1u 1u 5m 10m)
M§Q1 N004 N007 N008 N008 Si9936DY
R1 N002 N004 .036
C1 N002 N003 .1µ
R2 N004 N003 100K
XU1 N001 0 N006 0 0 N007 N003 N002 LTC1154
V2 N002 0 PWL(0 5 1 16)
R3 N006 N005 51K
Rload N008 0 10
V3 N005 0 5
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1 startup
.lib LTC1154.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1155.asc
V1 N001 0 5
V2 N004 0 PULSE(0 5 0 100n 100n 2.5m 5m)
V3 N005 0 PULSE(0 5 0 100n 100n 2.5m 5m)
M§Q1 N003 N006 N007 N007 Si9936DY
R1 N001 N003 .03
C1 N001 N002 .1µ
R2 N003 N002 100K
M§Q2 N003 N008 N009 N009 Si9936DY
XU1 N002 N006 0 N004 N005 N001 N008 N002 LTC1155
Rload1 N009 0 10
Rload2 N007 0 10
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 20m startup
.lib LTC1155.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1156.asc
XU1 0 N004 N001 N005 MP_01 MP_02 MP_03 MP_04 MP_05 MP_06 MP_07 MP_08 N002 N008 N002 N006 LTC1156
V1 N001 0 5
V2 N004 0 PULSE(0 5 0 100n 100n 2.5m 5m)
V3 N005 0 PULSE(0 5 0 100n 100n 2.5m 5m)
M§Q1 N003 N006 N007 N007 Si9936DY
R1 N001 N003 .03
C1 N001 N002 .1µ
R2 N003 N002 100K
M§Q2 N003 N008 N009 N009 Si9936DY
Rload1 0 N009 10
Rload2 0 N007 10
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 20m startup
.lib LTC1156.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1157.asc
XU1 MP_01 N003 0 N002 N005 N001 N006 LTC1157
V1 N001 0 3.3
M§Q1 N001 N003 N004 N004 Si4838DY
V2 N002 0 PULSE(0 3 0 100n 100n 2.5m 5m)
V3 N005 0 PULSE(0 3 0 100n 100n 2.5m 5m)
M§Q2 N001 N006 N007 N007 Si4838DY
Rload1 N007 0 10
Rload2 N004 0 10
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 20m startup
.lib LTC1157.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1158.asc
V1 IN 0 30
V2 N005 0 PULSE(0 3.3 0 10n 10n 5u 10u)
XU1 N001 IN MP_01 N007 N007 N005 0 N008 N008 MP_02 N006 N004 N004 N003 N003 N002 LT1158
D1 N001 N002 BAT54
M§Q1 IN N003 N004 N004 IRF530
C1 N004 N002 .1µ
M§Q2 N006 N008 0 0 IRF530
R1 N004 N006 4m
L1 N006 OUT 50µ Rser=10m
C2 OUT 0 100µ Rser=10m
Rload OUT 0 5
C3 N007 0 .1µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 15m startup
.lib LT1158.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1159-3.3.asc
V1 IN 0 48
M§Q1 N005 N012 0 0 FDS5690
M§Q2 N005 N002 IN IN IRF7343P
C1 N011 0 470p
C2 N009 0 3300p
R1 N010 N009 1K
C3 N003 0 3.3µ
C4 N001 N003 .15µ
D1 N002 IN 1N4148
L1 N005 N006 33µ
R2 N006 OUT 50m
C5 N006 OUT 1000p
C6 N002 N004 .1µ
D2 0 N005 MBRS360
C7 OUT 0 220µ Rser=.01
XU1 N002 IN N003 N004 MP_01 N011 N010 OUT N006 N007 0 0 N012 OUT N008 N001 LTC1159-3.3
Rload OUT 0 3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 52m startup
.lib LTC1159-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1159-5.asc
V1 IN 0 48
M§Q1 N005 N012 0 0 FDS5690
M§Q2 N005 N002 IN IN IRF7343P
C1 N011 0 470p
C2 N009 0 3300p
R1 N010 N009 1K
C3 N003 0 3.3µ
C4 N001 N003 .15µ
D1 N002 IN 1N4148
L1 N005 N006 33µ
R2 N006 OUT 50m
C5 N006 OUT 1000p
C6 N002 N004 .1µ
D2 0 N005 MBRS360
C7 OUT 0 220µ Rser=.01
XU1 N002 IN N003 N004 MP_01 N011 N010 OUT N006 N007 0 0 N012 OUT N008 N001 LTC1159-5
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 50m startup
.lib LTC1159-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1159.asc
V1 IN 0 48
M§Q1 N005 N012 0 0 FDS5690
M§Q2 N005 N002 IN IN IRF7343P
C1 N010 0 470p
C2 N008 0 3300p
R1 N009 N008 1K
C3 N003 0 3.3µ
C4 N001 N003 .15µ
D1 N002 IN 1N4148
L1 N005 N006 33µ
R2 N006 OUT 50m
C5 N006 OUT 1000p
C6 N002 N004 .1µ
D2 0 N005 MBRS360
C7 OUT 0 220µ Rser=.01
XU1 N002 IN N003 N004 MP_01 N010 N009 OUT N006 N011 0 0 N012 OUT N007 N001 LTC1159
R3 OUT N011 164K
R4 N011 0 100K
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 42m startup
.lib LTC1159.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1160.asc
XU1 N001 N003 N005 N002 0 0 MP_01 N006 N006 N001 0 N004 N004 N001 LT1160
V1 N001 0 15
R1 N001 N002 10K
V2 N003 0 pulse(0 3.3 0 1n 1n 1u 2u)
V3 N005 0 pulse(0 3.3 .5u 1n 1n 1u 2u)
C1 0 N004 3000p
C2 0 N006 3000p
.tran 6u
.lib LT1160.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1161.asc
V1 N001 0 24
V2 N007 0 PULSE(0 5 0 100n 100n 2.5m 5m)
V3 N009 0 PULSE(0 5 0 100n 100n 2.5m 5m)
XU1 0 N002 N007 N004 N009 MP_01 MP_02 MP_03 MP_04 MP_05 N001 MP_06 MP_07 MP_08 MP_09 N010 N008 N005 N003 LT1161
C1 N002 0 1000p
M§Q1 N003 N005 N006 N006 FDS5670
R1 N001 N003 .01
R2 N001 N008 .01
M§Q2 N008 N010 N011 N011 FDS5670
C2 N004 0 1000p
Rload1 0 N006 5
Rload2 0 N011 5
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 20m startup
.lib LT1161.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1162.asc
V1 N001 0 15
R1 N001 N002 10K
V2 N003 0 pulse(0 3.3 0 1n 1n 1u 2u)
V3 N005 0 pulse(0 3.3 .5u 1n 1n 1u 2u)
C1 0 N004 3000p
C2 0 N006 3000p
XU1 N001 N003 N005 N002 0 0 MP_01 N006 N006 N001 0 N004 N004 N001 LT1160
.tran 6u
.lib LT1160.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1163.asc
V1 N001 0 3.3
V2 N002 0 PULSE(0 3 0 100n 100n 2.5m 5m)
V3 N005 0 PULSE(0 3 0 100n 100n 2.5m 5m)
R1 N010 0 10
R2 N007 0 10
XU1 N002 N005 N008 0 N009 N006 N003 N001 LTC1163
V4 N008 0 PULSE(0 3 0 100n 100n 2.5m 5m)
M§Q1 N001 N003 N004 N004 Si4866DY
R3 N004 0 10
M§Q2 N001 N006 N007 N007 Si4866DY
M§Q3 N001 N009 N010 N010 Si4866DY
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 20m startup
.lib LTC1163.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1165.asc
V1 N001 0 3.3
V2 N002 0 PULSE(0 3 0 100n 100n 2.5m 5m)
V3 N005 0 PULSE(0 3 0 100n 100n 2.5m 5m)
R1 P001 0 10
R2 N007 0 10
V4 N008 0 PULSE(0 3 0 100n 100n 2.5m 5m)
M§Q1 N001 N003 N004 N004 Si4866DY
R3 N004 0 10
M§Q2 N001 N006 N007 N007 Si4866DY
M§Q3 N001 N009 P001 P001 Si4866DY
XU1 N002 N005 N008 0 N009 N006 N003 N001 LTC1165
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 20m startup
.lib LTC1165.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1166.asc
Q1 N013 N015 N017 0 2N2222
Q2 N015 N016 N018 0 2N2222
Q3 N005 N004 N003 0 2N2907
Q4 N004 N002 N001 0 2N2907
R1 N003 N002 100
R2 N017 N016 100
R3 N004 N015 5.6K
R4 N010 N009 4K
V1 N009 0 SINE(0 1 1K)
R5 N001 N003 47
R6 N018 N017 47
M§Q5 N001 N006 N007 N007 IRF530
R7 N006 N005 100
V2 N001 0 15
C1 0 N005 300p
R8 N007 OUT .33
R9 OUT N012 .33
M§Q6 N018 N014 N012 N012 IRF9Z24S_L
R10 N014 N013 100
C2 0 N013 300p
C3 N008 OUT 1µ
C4 OUT N011 1µ
V3 N018 0 -15
R11 N011 N012 1K
R12 N007 N008 1K
Rload OUT 0 4
XU1 N005 N010 OUT N013 N012 N011 N008 N007 LT1166
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 10m startup
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1167.asc
V1 +V 0 15
V2 -V 0 -15
R1 N002 N001 1K
V3 N003 0 SINE(0 10m 1K)
XU1 N001 N003 0 -V 0 OUT +V N002 LT1167
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1168.asc
V1 +V 0 10
V2 -V 0 -10
R1 N002 N004 1K
V3 N001 0 SINE(0 50m 1K)
XU1 N002 0 N001 -V 0 N003 +V N004 LT1168
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1169.asc
V1 +V 0 15
V2 -V 0 -15
R1 OUT N001 1K
V3 IN 0 PULSE(0 1 0 1u 1u .5m 1m)
XU1 IN N001 +V -V N002 LT1169
R2 OUT N002 33
C1 N002 N001 .1µ
Cload 0 OUT .1µ
.tran 3m
* Unity-Gain Buffer with Extended Load Capacitance Drive Capability
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1170.asc
V1 IN 0 5
C1 N004 0 1µ
R1 N003 N004 1K
R2 N002 0 1.24K
R3 OUT N002 10.7K
D1 N001 OUT MBRS360
L1 IN N001 150µ Rser=0.02 Rpar=5000
XU1 N003 N002 0 N001 IN LT1170
C2 OUT 0 500µ Rser=0.05
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 15m startup
.lib LT1170.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1170HV.asc
V1 IN 0 5
C1 N004 0 1µ
R1 N003 N004 1K
R2 N002 0 1.24K
R3 OUT N002 10.7K
D1 N001 OUT MBRS360
L1 IN N001 150µ Rser=0.02 Rpar=5000
C2 OUT 0 500µ Rser=0.05
XU1 N003 N002 0 N001 IN LT1170
Rload OUT 0 12
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 15m startup
.lib LT1170.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1171.asc
L1 IN N001 50µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS360
C1 OUT 0 100µ Rser=0.05
V1 IN 0 5
XU1 N003 N002 0 N001 IN LT1171
R1 N002 0 1.24K
C3 N004 0 1µ
R2 N004 N003 1K
R3 OUT N002 12.7K
Rload OUT 0 12
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 50m startup
.lib LT1171.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1171HV.asc
L1 IN N001 150µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS360
R1 OUT N002 10.7K
R2 N002 0 1.24K
R3 N003 N004 1K
C1 OUT 0 500µ Rser=0.05
C3 N004 0 1µ
V1 IN 0 5
XU1 N003 N002 0 N001 IN LT1171
Rload OUT 0 12
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 20m startup
.lib LT1171.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1172.asc
L1 IN N001 150µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS360
R1 OUT N002 10.7K
R2 N002 0 1.24K
R3 N003 N004 1K
C1 OUT 0 500µ Rser=0.05
C3 N004 0 1µ
V1 IN 0 5
XU1 N003 N002 0 N001 IN LT1172
Rload OUT 0 24
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 25m startup
.lib LT1172.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1172HV.asc
L1 IN N001 150µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS360
R1 OUT N002 10.7K
R2 N002 0 1.24K
R3 N003 N004 1K
C1 OUT 0 500µ Rser=0.05
C3 N004 0 1µ
V1 IN 0 5
XU1 N003 N002 0 N001 IN LT1172
Rload OUT 0 24
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 25m startup
.lib LT1172.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1173-12.asc
L1 IN N001 100µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS140
C1 OUT 0 100µ Rser=0.02
V1 IN 0 5
XU1 IN IN N001 0 0 MP_01 MP_02 OUT LT1173 top=753K bot=87.4K
Rload OUT 0 120
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
.lib LT1173.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1173-5.asc
L1 IN N001 100µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS140
C2 OUT 0 100µ Rser=0.02
V1 IN 0 3
XU1 IN IN N001 0 0 MP_01 MP_02 OUT LT1173 top=753K bot=250K
Rload OUT 0 25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 10m startup
.lib LT1173.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1173.asc
R1 N002 0 250K
R2 OUT N002 753K
L1 IN N001 100µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS140
C1 OUT 0 100µ Rser=0.02
V1 IN 0 3
XU1 IN IN N001 0 0 MP_01 MP_02 N002 LT1173 top=1K bot=1T
Rload OUT 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 100m startup
.lib LT1173.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1174-3.3.asc
V1 IN 0 9
L1 N001 OUT 100µ Rser=0.02 Rpar=5000
D1 0 N001 MBRS140
C1 OUT 0 100µ Rser=0.02
XU1 OUT N003 N002 0 N001 IN IN IN LTC1174 top=51K bot=31.5K
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 100m startup
.lib LTC1174.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1174-5.asc
V1 IN 0 9
L1 N001 OUT 100µ Rser=0.02 Rpar=5000
D1 0 N001 MBRS140
C2 OUT 0 100µ Rser=0.02
XU1 OUT N003 N002 0 N001 IN IN IN LTC1174 top=93.5K bot=31.5K
Rload OUT 0 20
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LTC1174.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1174.asc
V1 IN 0 9
R2 N004 0 31.5K
R1 OUT N004 93.5K
L1 N001 OUT 100µ Rser=0.02 Rpar=5000
D1 0 N001 MBRS140
C2 OUT 0 100µ Rser=0.02
XU1 N004 N003 N002 0 N001 IN IN IN LTC1174 top=1K bot=1T
Rload OUT 0 25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
.lib LTC1174.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1174HV-3.3.asc
V1 IN 0 9
L1 N001 OUT 100µ Rser=0.02 Rpar=5000
D1 0 N001 MBRS140
C2 OUT 0 100µ Rser=0.02
XU1 OUT N003 N002 0 N001 IN IN IN LTC1174 top=51K bot=31.5K
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2.5m startup
.lib LTC1174.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1174HV-5.asc
V1 IN 0 9
L1 N001 OUT 100µ Rser=0.02 Rpar=5000
D1 0 N001 MBRS140
C2 OUT 0 100µ Rser=0.02
XU1 OUT N003 N002 0 N001 IN IN IN LTC1174 top=93.5K bot=31.5K
Rload OUT 0 15
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
.lib LTC1174.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1174HV.asc
V1 IN 0 9
R2 N004 0 31.5K
R1 OUT N004 93.5K
L1 N001 OUT 100µ Rser=0.02 Rpar=5000
D1 0 N001 MBRS140
C2 OUT 0 100µ Rser=0.02
XU1 N004 N003 N002 0 N001 IN IN IN LTC1174 top=1K bot=1T
Rload OUT 0 20
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LTC1174.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1175-5.asc
V1 IN 0 -5
Rload 0 OUT 100
C1 0 OUT 1µ Rser=1
XU1 IN IN OUT OUT 0 N001 IN LT1175-5
.tran 1m startup
.lib LT1175.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1175.asc
XU1 IN IN OUT OUT 0 N001 IN LT1175
V1 IN 0 -5
Rload 0 OUT 100
C1 0 OUT 1µ Rser=1
.tran 1m startup
.lib LT1175.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1176-5.asc
V1 IN 0 10
L1 N001 OUT 100µ
D1 0 N001 1N5819
C1 OUT 0 470µ Rser=.1
R3 N005 N006 2.8K
C2 N006 0 .01µ
XU1 IN N004 0 OUT N003 N002 N005 N001 LT1176 top=2.8K bot=2.2K
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
.lib LT1176.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1176.asc
V1 IN 0 10
L1 N001 OUT 100µ
D1 0 N001 1N5819
R1 OUT N004 2.8K
R2 N004 0 2.2K
C1 OUT 0 470µ Rser=.1
R3 N006 N007 2.8K
C2 0 N007 .01µ
XU1 IN N005 0 N004 N003 N002 N006 N001 LT1176 top=10 bot=1G
R4 OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
.lib LT1176.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1178.asc
V1 +V 0 5
R1 N002 N001 5K
R2 N001 0 5K
V3 N003 0 SINE(1.25 .1 1K)
XU1 N003 N001 +V 0 N002 LT1178
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1178A.asc
V1 +V 0 5
R1 N002 N001 5K
R2 N001 0 5K
V3 N003 0 SINE(1.25 .1 1K)
XU1 N003 N001 +V 0 N002 LT1178
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1179.asc
V1 +V 0 5
R1 N002 N001 10K
R2 N001 0 10K
V3 N003 0 SINE(1.25 .1 1K)
XU1 N003 N001 +V -V N002 LT1178
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1179A.asc
V1 +V 0 5
R1 N002 N001 10K
R2 N001 0 10K
V3 N003 0 SINE(1.25 .1 1K)
XU1 N003 N001 +V 0 N002 LT1178
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\117H.asc
V1 IN 0 SINE(10 100m 100K)
R1 OUT N001 121
R2 N001 N002 121
Rload OUT 0 10
XU2 N002 0 NC_01 LT1009
XU1 N001 OUT IN RH117H
.tran 50u
.options plotwinsize=0
.lib LTC.lib
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\117K.asc
V1 IN 0 SINE(10 100m 100K)
R1 OUT N001 121
R2 N001 N002 121
Rload OUT 0 10
XU2 N002 0 NC_01 LT1009
XU1 N001 OUT IN RH117K
.tran 50u
.options plotwinsize=0
.lib LTC.lib
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1182.asc
Q1 N005 N007 N010 0 NP
Q2 N006 N008 N010 0 NP
L1 N005 N004 20µ
L2 N004 N006 20µ
C1 N006 N005 .068µ
L3 N008 N007 1µ
V1 N001 0 28
L4 N002 N003 50m
R1 N003 N002 70K
L5 N010 N014 100µ
D1 N014 N001 1N5818
R2 N004 N009 220K
R3 N009 N010 100K
C3 N004 N009 1000p
D2 0 N014 1N5818
C4 N022 0 1µ
V2 N011 0 5
C5 N001 0 2.2µ
R5 N001 N008 500
R6 N003 0 1G
XU1 0 N019 0 N022 0 N017 N021 0 N015 N018 N018 N011 N004 N001 N009 N014 LT1182
R7 N011 N019 89.6K
C2 N020 0 .1µ
R4 N021 N020 10K
L6 N015 N001 100µ
L7 N013 0 100µ
D3 N013 N012 1N5819
C6 N012 0 1µ
R8 N012 N016 {20K}
R9 N016 N018 8.24K
R10 N018 0 1.21K
R11 N012 0 500
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 10m startup
K1 L1 L2 L3 L4 1
* BAT
.model NP NPN
K1 L6 L7 1
.lib LT1182.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1183.asc
Q1 N005 N007 N010 0 NP
Q2 N006 N008 N010 0 NP
L1 N005 N004 20µ
L2 N004 N006 20µ
C1 N006 N005 .068µ
L3 N008 N007 1µ
V1 N001 0 28
L4 N002 N003 50m
R1 N003 N002 70K
L5 N010 N013 100µ
D1 N013 N001 1N5818
R2 N004 N009 220K
R3 N009 N010 100K
C3 N004 N009 1000p
D2 0 N013 1N5818
C4 N023 0 1µ
V2 N011 0 5
C5 N001 0 2.2µ
R5 N001 N008 500
R6 N003 0 1G
R7 N011 N020 89.6
C2 N021 0 .1µ
R4 N022 N021 10K
L6 N015 N001 100µ
L7 N012 N014 100µ
D3 N012 0 1N5819
C6 0 N014 1µ
R8 N014 N017 {20K}
R9 N017 N019 10K
R10 N019 N011 4.99K
R11 0 N014 500
XU1 0 N020 0 N023 0 N016 N022 0 N015 N019 N018 N011 N004 N001 N009 N013 LT1183
D4 N019 0 1N914
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 2m
K1 L1 L2 L3 L4 1
* BAT
.model NP NPN
K1 L6 L7 1
.lib LT1183.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1184.asc
Q1 N003 N005 N009 0 NP
Q2 N004 N006 N009 0 NP
L1 N003 N002 20µ
L2 N002 N004 20µ
C1 N004 N003 .068µ
L3 N006 N005 1µ
V1 N002 0 28
L4 N001 0 50m
L5 N009 N011 50µ
D1 N011 N002 1N5818
R1 N002 N007 220K
R2 N007 N009 100K
C2 N002 N007 1000p
R3 N008 N013 89.6K
D2 0 N011 1N5818
C3 N015 0 1µ
V2 N008 0 5
C4 N002 0 2.2µ
R4 N002 N006 500
XU1 0 N013 N010 N015 0 N014 MP_01 MP_02 MP_03 MP_04 N012 N008 MP_05 N002 N007 N011 LT1184
R§Lamp N001 N010 70K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 10m
K1 L1 L2 L3 L4 1
* BAT
.model NP NPN
.lib LT1184.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1184F.asc
Q1 N005 N007 N010 0 FZT849
Q2 N006 N008 N010 0 FZT849
L1 N005 N003 20µ
L2 N003 N006 20µ
C1 N006 N005 .068µ
L3 N008 N007 1µ
V1 N004 0 28
L4 N001 N002 50m
R1 N002 N001 70K
L5 N010 N012 100µ
D1 N012 N004 1N5818
R2 N003 N009 220K
R3 N009 N010 100K
C3 N003 N009 1000p
R4 N011 N014 89.6K
D2 0 N012 1N5818
C4 N016 0 1µ
V2 N011 0 5
C5 N004 0 2.2µ
R5 N004 N008 500
XU1 0 N014 0 N016 0 N015 MP_01 MP_02 MP_03 MP_04 N013 N011 N003 N004 N009 N012 LT1184F
R6 N002 0 1G
R7 N001 0 1G
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 10m startup
K1 L1 L2 L3 L4 1
.lib LT1184F.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1185.asc
XU1 0 N002 IN OUT N001 LT1185
R1 0 N001 4.3K
R2 0 N002 2.37K
R3 N002 OUT 2.67K
V1 0 IN 7.5
I1 0 OUT pulse(.95 1.05 2u 10n 10n 8u 16u)
C1 0 OUT 2.2µ Rser=1
.tran 16u
.lib LT1185.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1186F.asc
Q1 N005 N007 N010 0 NP
Q2 N006 N008 N010 0 NP
L1 N005 N003 20µ
L2 N003 N006 20µ
C1 N006 N005 .068µ
L3 N008 N007 1µ
V1 N004 0 28
L4 N001 N002 50m
R1 N002 N001 70K
L5 N010 N012 100µ
D1 N012 N004 1N5818
R2 N003 N009 220K
R3 N009 N010 100K
C3 N003 N009 1000p
D2 0 N012 1N5818
C4 N015 0 1µ
V2 N011 0 5
R5 N004 N008 500
R6 N002 0 1G
XU1 0 N013 0 N015 0 N014 N016 N018 N019 N017 N013 N011 N003 N004 N009 N012 LT1186F
V3 N018 0 PWL(0.999m 3 1.001m 0 1.089m 0 1.091m 3)
V4 N016 0 PWL(0 0 1.004m 0 1.006m 3 1.009m 3 1.011m 0 1.014m 0 1.016m 3 1.019m 3 1.021m 0 1.024m 0 1.026m 3 1.029m 3 1.031m 0 1.034m 0 1.036m 3 1.039m 3 1.041m 0 1.044m 0 1.046m 3 1.049m 3 1.051m 0 1.054m 0 1.056m 3 1.059m 3 1.061m 0 1.064m 0 1.066m 3 1.069m 3 1.071m 0 1.074m 0 1.076m 3 1.079m 3 1.081m 0)
V5 N019 0 PWL(1.001m 0 1.009m 0 1.011m 3 1.019m 3 1.021m 3 1.029m 3 1.031m 0 1.039m 0 1.041m 0 1.049m 0 1.051m 0 1.059m 0 1.061m 3 1.069m 3 1.071m 3 1.079m 3)
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 15m
K1 L1 L2 L3 L4 1
* BAT
.model NP NPN
.lib LT1186F.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1187.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N003 1K
R2 N003 0 1K
V3 N001 0 SINE(0 10m 100K)
XU1 N001 0 +V -V N002 0 N003 NC_01 LT1187
.tran 1m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1189.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N003 1K
R2 N003 0 111
V3 N001 0 SINE(0 1m 100K)
XU1 N001 0 +V -V N002 0 N003 +V LT1189
.tran 1m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\118A.asc
V1 +V 0 15
V2 -V 0 -15
R1 N002 N001 5K
R2 N001 0 5K
V3 N003 0 SINE(0 1 1Meg)
XU1 N003 N001 +V -V N002 LT118A
.tran 3u
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1190.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 1K
R2 N001 0 1K
V3 IN 0 AC 1
R3 N002 N003 75
R4 OUT 0 75
T1 N003 0 OUT 0 Td=50n Z0=75
XU1 IN N001 +V -V N002 N004 LT1190
.ac oct 100 100K 100Meg
* Double Terminated Cable Driver
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1191.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 1K
R2 N001 0 1K
V3 IN 0 AC 1
R3 N002 N003 75
R4 OUT 0 75
T1 N003 0 OUT 0 Td=50n Z0=75
XU1 IN N001 +V -V N002 NC_01 LT1191
.ac oct 100 100K 100Meg
* Double Terminated Cable Driver
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1192.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 910
R2 N001 0 100
V3 IN 0 AC 1
R3 N002 N003 75
R4 OUT 0 75
T1 N003 0 OUT 0 Td=50n Z0=75
XU1 IN N001 +V -V N002 NC_01 LT1192
.ac oct 100 100K 1G
* Double Terminated Cable Driver
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1193.asc
V1 +V 0 5
V2 -V 0 -5
R1 OUT N001 1K
R2 N001 0 1K
V3 IN 0 SINE(0 10m 1Meg)
XU1 IN 0 +V -V OUT 0 N001 NC_01 LT1193
.tran 10u
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1194.asc
V1 +V 0 5
V2 -V 0 -5
V3 IN 0 SINE(0 350m 200K)
XU1 IN 0 +V -V OUT 0 N001 N001 LT1194
V4 N001 0 {VC}
.tran 7.5u
.step param VC list -5 -4 -3 -2
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1195.asc
V1 +V 0 5
V2 -V 0 -5
R2 N001 -V 10K
V3 IN 0 PWL(0 0 20n 1 150n 1 170n 0)
XU1 N003 N001 +V -V N002 NC_01 LT1195
D1 N002 N001 5082-2800
R3 IN 0 50
R4 N003 IN 1K
C1 N003 0 60p
D2 N002 OUT 5082-2800
R1 -V OUT 10K
C2 OUT 0 1000p
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3u
.model 5082-2800 D(BV=75 Cjo=1.6p Eg=0.69 IBV=10E-5 Is=2.2E-9 N=1.08 Rs=25 Vj=.6 XTI=2 M=.5)
* Fast Pulse Detector
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1206.asc
V1 +V 0 15
V2 -V 0 -15
R1 OUT N001 2K
R2 N001 0 {R}
V3 IN 0 AC 1
XU1 IN N001 +V -V OUT NC_01 LT1206
.ac oct 10 1 100Meg
.step param R list 100 200 400 800
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1207.asc
V1 +V 0 5
V2 -V 0 -5
XU1 0 N004 +V -V N005 NC_01 LT1206
XU2 IN N003 +V -V N001 NC_02 LT1206
R1 N005 N004 720
R2 N001 N004 720
R3 N001 N003 720
R4 N003 0 240
V3 IN 0 AC 1
R5 N002 N001 62
R6 N006 N005 62
L2 0 OUT 1m
R7 OUT 0 150
L1 N006 N002 1m
.ac oct 10 1 100Meg
K1 L1 L2 1
* HDSL Driver
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1208.asc
V1 +V 0 15
V2 -V 0 -15
R1 N002 N001 909
V3 IN 0 AC 1
XU1 0 N004 +V -V N002 LT1208
C1 N002 N004 47p
R2 N004 N001 2.67K
R3 N001 IN 909
C2 N001 0 220p
R4 OUT N003 1.1K
XU2 0 N005 +V -V OUT LT1208
C3 OUT N005 22p
R5 N005 N003 2.21K
C4 N003 0 470p
R6 N003 N002 1.1K
.ac oct 10 1 100Meg
* 1Mhz, 4th Order Butterworth Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1209.asc
V1 +V 0 15
V2 -V 0 -15
R1 N002 N001 909
V3 IN 0 AC 1
C1 N002 N004 47p
R2 N004 N001 2.67K
R3 N001 IN 909
C2 N001 0 220p
R4 OUT N003 1.1K
C3 OUT N005 22p
R5 N005 N003 2.21K
C4 N003 0 470p
R6 N003 N002 1.1K
XU1 0 N004 +V -V N002 LT1208
XU2 0 N005 +V -V OUT LT1208
.ac oct 10 1 100Meg
* 1Mhz, 4th Order Butterworth Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1210.asc
V1 +V 0 15
V2 -V 0 -15
R1 N002 N001 845
R2 N001 0 274
V3 IN 0 SINE(0 2.5 1K)
XU1 IN N001 +V -V N002 NC_01 LT1210
R3 OUT N002 11
Rload OUT 0 100
.tran 3m
* Twisted Pair Driver
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1211.asc
V1 +V 0 15
R1 OUT N001 5K
R2 N001 0 5K
V3 IN 0 PWL(0 1 1 5)
XU1 IN N001 +V 0 OUT LT1211
XU2 N001 N003 +V 0 N002 LT1211
R3 N003 N002 1Meg
C1 N003 N002 22p
R4 N002 IN 1Meg
.tran 1
* Input Bias Current Cancellation
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1212.asc
V1 +V 0 15
R1 OUT N001 5K
R2 N001 0 5K
V3 IN 0 PWL(0 1 1 5)
R3 N003 N002 1Meg
C1 N003 N002 22p
R4 N002 IN 1Meg
XU1 IN N001 +V 0 OUT LT1211
XU2 N001 N003 +V 0 N002 LT1211
.tran 1
* Input Bias Current Cancellation
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1213.asc
V1 +V 0 15
V3 IN 0 3.75 AC 1
XU1 N004 N001 +V 0 OUT LT1213
R1 OUT N001 4.12K
C1 OUT N001 5p
R2 N001 0 4.12K
R3 N004 N003 680
R4 N003 N002 680
C2 N004 0 150p
C3 OUT N003 200p
R5 N002 IN 680
C4 N002 0 390p
* Single Supply 3-Pole 1MHz Filter
.ac oct 100 1K 10Meg
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1214.asc
V1 +V 0 15
V3 IN 0 3.75 AC 1
R1 OUT N001 4.12K
C1 OUT N001 5p
R2 N001 0 4.12K
R3 N004 N003 680
R4 N003 N002 680
C2 N004 0 150p
C3 OUT N003 200p
R5 N002 IN 680
C4 N002 0 390p
XU1 N004 N001 +V 0 OUT LT1213
* Single Supply 3-Pole 1MHz Filter
.ac oct 100 1K 10Meg
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1215.asc
V1 +V 0 5
V2 IN- IN+ SINE(-250m 10m 100)
XU1 IN+ N003 +V 0 OUT LT1215
XU2 IN- N002 +V 0 N001 LT1215
R1 OUT N003 1020
R2 N001 N002 113
R3 N001 N003 113
R4 N002 0 1020
V3 IN+ 0 SINE(1.5 .5 10)
.tran .3
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1216.asc
V1 +V 0 5
R1 N002 N001 20K
R2 N001 N004 10K
V2 IN 0 SINE(0 1 1K)
XU1 N006 N001 +V 0 N002 LT1215
XU2 N008 N010 +V 0 N009 LT1215
XU4 N003 N005 +V 0 N004 LT1215
R3 N006 N007 10K
R4 0 N006 20K
R5 N002 N008 10K
R6 N008 N004 10K
C1 N002 N001 22p
R7 N009 N010 10K
R8 N010 N007 10K
C2 N009 N010 22p
R9 N004 N005 11.3K
C3 N004 N005 22p
XU3 N003 N012 +V 0 N007 LT1215
R10 N007 N012 11.3K
C4 N007 N012 22p
R11 0 N003 10K
R12 N003 +V 20K
R13 N003 N011 1K
C5 IN N011 10µ
R14 OUT N009 100K
C6 OUT 0 1µ
.tran 1
* Single Supply, AC Coupled Input, RMS Calibrated, Average Detector
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1217.asc
V1 +V 0 15
V2 -V 0 -15
R1 N002 N001 3K
R2 N001 0 3K
V3 IN 0 AC 1
XU1 IN N001 +V -V N002 LT1217
R3 N003 N002 75
R4 0 OUT 75
T1 N003 0 OUT 0 Td=75n Z0=75
.ac oct 10 10K 100Meg
* Cable Driver
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1218.asc
V1 +V 0 5
R1 N001 +V 200
XU1 N003 N001 +V 0 N002 NC_01 LT1218
M§Q1 OUT N002 N001 N001 BSS84
R2 +V N003 .2
I1 N003 0 SINE(100m 100m 1K)
R3 OUT 0 20K
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m
* Positive Supply Current Sense
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1219.asc
V1 +V 0 5
V3 IN 0 SINE(2.5 2.5 1K)
XU1 IN OUT +V 0 OUT NC_01 LT1219
C1 OUT 0 .1µ
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1220.asc
V1 +V 0 15
V2 -V 0 -15
R1 N003 N001 1K
R2 N001 0 10K
V3 IN- IN+ SINE(0 10m 10K)
XU1 IN- N001 +V -V N003 LT1220
XU2 IN+ N002 +V -V OUT LT1220
R3 N002 N003 1K
R4 OUT N002 10K
R5 N002 N001 220
V4 IN+ 0 SINE(0 1 1K)
.tran 3m
* Two Op Amp Instrumentation Amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1221.asc
V1 +V 0 15
V2 -V 0 -15
XU1 N005 N002 +V -V OUT LT1221
XU2 IN+ N006 +V -V N007 LT1221
XU3 IN- N003 +V -V N001 LT1221
R1 OUT N002 10K
R2 0 N005 10K
R3 N002 N001 1K
R4 N005 N007 1K
R5 N007 N006 1K
R6 N001 N003 1K
R7 N004 N006 250
R8 N003 N004 250
C1 N004 0 250p
V4 IN+ 0 SINE(0 1 2Meg)
V3 IN- IN+ SINE(0 10m 20Meg)
.tran 2u
* 20MHz, Av=50 Instrumentation Amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1222.asc
V1 +V 0 15
V2 -V 0 -15
R1 OUT N001 909
R2 N001 0 100
V3 IN 0 SINE(0 .2 1K)
XU1 IN N001 +V -V OUT NC_01 LT1222
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1223.asc
V1 +V 0 15
V2 -V 0 -15
R1 OUT N001 1K
R2 N001 0 {Rg}
V3 IN 0 ac 1
XU1 IN N001 +V -V OUT LT1223
.ac oct 100 100K  1G
.step PARAM Rg list 10 33 110 470 1e308
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1224.asc
V1 +V 0 15
V2 -V 0 -15
R1 OUT N001 619
XU1 0 N002 +V -V OUT LT1224
C2 OUT N002 100p
C3 0 N001 500p
R2 N002 N001 825
R3 N001 IN 619
V3 IN 0 ac 1
.ac oct 10 1K 100Meg
* 1MHz, 2nd Order Butterworth Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1225.asc
V1 +V 0 15
V2 -V 0 -15
R1 OUT N002 10K
R2 0 N005 10K
R3 N002 N001 1K
R4 N005 N007 1K
R5 N007 N006 1K
R6 N001 N003 1K
R7 N004 N006 250
R8 N003 N004 250
C1 N004 0 250p
V4 IN+ 0 SINE(0 1 2Meg)
V3 IN- IN+ SINE(0 10m 20Meg)
XU1 IN+ N006 +V -V N007 LT1225
XU2 N005 N002 +V -V OUT LT1225
XU3 IN- N003 +V -V N001 LT1225
.tran 2u
* 20MHz, Av=50 Instrumentation Amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1226.asc
V1 +V 0 15
V2 -V 0 -15
R1 N002 N001 1.2K
R2 N001 0 50
V3 IN 0 ac 1
XU1 IN N001 +V -V N002 LT1226
R3 N002 N003 75
R4 OUT 0 75
T1 N003 0 OUT 0 Td=50n Z0=75
.ac oct 10 100K 1G
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1227.asc
V1 +V 0 15
V2 -V 0 -15
R1 N005 N004 1K
XU1 0 N004 +V -V N005 LT1227
Q1 +V N001 N002 0 2N3904
R2 N002 0 150K
C1 N001 N002 100p
C2 N002 0 68p
R3 +V N001 100K
D1 +V N001 1N4148
C3 N001 N003 75p
C§Y1 N004 N003 2p Rser=45 Lser=1026u Cpar=10p
R4 OUT N005 51
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 250u startup
* 3.58MHz Oscillator
* 3.579545MHz
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1228.asc
V1 N005 0 15
V2 N008 0 -15
R2 N001 0 270
XU1 N001 N004 N006 N008 N009 OUT N005 N002 LT1228
R3 N002 OUT 470
R4 0 N002 10
R5 N008 N010 1.24K
R6 N010 0 6.19K
R7 N010 N009 {R}
R1 N004 0 100
R8 N006 0 100
R9 N004 N003 10K
R10 N006 N007 10K
V3 N003 N007 SINE(0 .1 10K)
.tran 3m
.step param R list 10K 5K 2.5K 1.25K
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1229.asc
V1 +V 0 5
R1 N003 N002 510
R2 N002 0 750
V3 N005 0 SINE(0 .7 1K)
XU1 N006 N002 +V 0 N003 LT1229
R3 +V N002 1.5K
C1 N004 N003 1000µ
R4 N004 OUT 75
R5 OUT 0 10K
Q1 +V N001 N006 0 2N3904
R6 +V N001 3K
R7 N001 0 2K
R8 N006 0 150K
C2 N006 N005 1µ
C3 N001 0 1µ
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 300m
* Single Supply Cable Driver for Composite Video
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1230.asc
V1 +V 0 5
R1 N003 N002 510
R2 N002 0 750
V3 N004 0 SINE(0 .7 1K)
R3 +V N002 1.5K
C1 P001 N003 1000µ
R4 P001 OUT 75
R5 OUT 0 10K
Q1 +V N001 N005 0 2N3904
R6 +V N001 3K
R7 N001 0 2K
R8 N005 0 150K
C2 N005 N004 1µ
C3 N001 0 1µ
XU1 N005 N002 +V 0 N003 LT1229
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 300m
* Single Supply Cable Driver for Composite Video
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1232.asc
V1 IN 0 5
V2 N002 0 PWL(0 0 1.2 0 +1u 1 +100u 1 +1u 0 1.3 0 +1u 1 +41m 1 +1u 0)
S1 0 N001 N002 0 SW_PB
XU1 N001 IN 0 0 OUT N005 N003 IN LTC1232
R2 IN N005 10K
R3 IN OUT 10K
V3 N003 N004 PULSE(0 3.3 0 1u 1u 20m 40m 6) Rser=0.1
V4 N004 0 PULSE(0 3.3 0.8 1u 1u 20m 40m) Rser=0.1
R1 IN N001 10K
.tran 2.1
.model SW_PB SW( Ron=1 Roff=10G Vt=0.5 Vh=-0.15 )
.lib LTC1232.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1235.asc
V1 IN 0 PWL(0 0 25u 5 0.23 5 +50u 2 +25m 2 +50u 5) Rser=10m
V2 N001 0 3 Rser=10m
R1 IN N002 10K
R2 IN N006 10K
V3 N004 0 PULSE(0 2 0 1u 1u 20m 40m) Rser=0.1
XU1 N001 OUT IN 0 NC_01 NC_02 N005 N007 NC_03 N006 N004 NC_04 NC_05 N003 N002 NC_06 LTC1235
R3 IN N007 10K
V4 IN N005 PWL(0 0 0.5 0 +1u 5 +9m 5 +1u 0 0.7 0 +1u 5 +43m 5 +1u 0)
C1 OUT 0 0.22µ
Rload OUT 0 1K
.tran 1
.lib LTC1235.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1236-10.asc
V1 IN 0 pwl(0 0 1u 12)
XU1 NC_01 0 OUT LT1236-10
R1 IN OUT 1K
.tran 20u
.lib LTC4.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1236-5.asc
V1 IN 0 pwl(0 0 1u 12)
XU1 IN 0 OUT LT1236-5
.tran 20u
.lib LTC4.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1241.asc
R1 N017 0 .67
C1 N018 0 500p
C2 N015 0 .1µ
C3 N014 N013 .01µ
R2 N013 N010 200K
R3 N015 N018 13K
R4 N010 0 20K
R5 N017 N016 1K
M§Q1 N004 N012 N017 N017 Si7802DN
R6 N012 N011 12
R7 N006 N010 152K
C4 N006 0 .0022µ
C5 N007 0 100p
D1 N007 N006 BAT54
C6 N005 0 22µ
R8 N009 N005 39
D2 N008 N009 BAT54
R9 IN N016 1.32Meg
R10 IN N003 10K
C7 IN N003 470p
L1 N001 0 16µ Rser=.05 Rpar=2K
L2 N008 0 18.8µ Rser=.1
L3 N004 IN 100µ Rser=.05 Rpar=5K
D3 N001 N002 MBRS340
C8 N002 0 3.3µ Rser=.1
L4 N002 +20V 1µ
C9 +20V 0 3.3µ Rser=.1
R11 +20V 0 750
V1 IN 0 200
D4 0 N005 BZX84C15L
D5 N004 N003 MURS320
R12 N008 N007 510
R13 IN N005 400K
XU1 N014 N010 N016 N018 0 N011 N005 N015 LT1241
Rload +20V 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m
K1 L1 L2 L3 .98
.lib LT1241.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1242.asc
R1 N018 0 .67
C1 N019 0 220p
C2 N016 0 .1µ
C3 N015 N014 .005µ
R2 N014 N011 100K
R3 N016 N019 12K
R4 N011 0 20K
R7 N018 N017 1K
M§Q1 N006 N013 N018 N018 IRF7303
R8 N013 N012 12
R9 N007 N011 152K
C4 N007 0 .0022µ
C5 N008 0 100p
D1 N008 N007 BAT54
C6 N005 0 22µ
R10 N010 N005 39
D2 N009 N010 BAT54
R13 IN N017 1.32Meg
R14 IN N003 660K
C7 IN N003 470p
L1 N001 0 16µ Rser=.05 Rpar=10K
L3 N009 0 18.8µ Rser=.1 Rpar=10K
L2 N006 IN 100µ Rser=.05 Rpar=10K
D3 N001 N002 MBRS340
C8 N002 0 20µ
L4 N002 +20V 1µ
C9 +20V 0 3.3µ Rser=.1
R15 +20V 0 750
V1 IN 0 200
D4 N004 N005 BZX84C15L
Rload +20V 0 20
D5 N006 N003 MURS320
R17 N009 N008 510
R18 IN N005 400K
XU1 N015 N011 N017 N019 0 N012 N005 N016 LT1242
D6 0 N004 BZX84C6V2L
C10 N017 0 50p
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m
K1 L1 L2 L3 1
.lib LT1242.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1243.asc
R1 N017 0 .67
C1 N018 0 220p
C2 N015 0 .1µ
C3 N014 N013 .01µ
R2 N013 N010 200K
R3 N015 N018 12K
R4 N010 0 20K
R5 N017 N016 1K
M§Q1 N005 N012 N017 N017 BSC42DN25NS3
R6 N012 N011 10
R7 N006 N010 125K
C4 N006 0 .0022µ
C5 N007 0 100p
D1 N007 N006 BAT54
C6 N004 0 22µ
R8 N009 N004 39
D2 N008 N009 BAT54
R9 IN N016 1.32Meg
R10 IN N003 660K
C7 IN N003 470p
L1 N001 0 20µ Rser=.05
L2 N008 0 16µ Rser=.1
L3 N005 IN 100µ Rser=.05
D3 N001 N002 MBRS340
L4 N002 OUT 1µ
C8 OUT 0 3.3µ
R11 OUT 0 750
V1 IN 0 200
D4 0 N004 BZX84C15L
D5 N005 N003 MURS320
R12 N008 N007 510
R13 IN N004 400K
XU1 N014 N010 N016 N018 0 N011 N004 N015 LT1243
C9 N016 0 25p
I1 0 N004 pwl(0 0 50u 7 100u 0)
C10 N002 0 10µ Rser=.1
Rload OUT 0 25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
K1 L1 L2 L3 1
.lib LT1243.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1244.asc
R1 N018 0 .67
C1 N019 0 220p
C2 N016 0 .1µ
C3 N015 N014 .01µ
R2 N014 N011 100K
R3 N016 N019 12K
R4 N011 0 20K
R5 N018 N017 1K
M§Q1 N004 N013 N018 N018 IRF7303
R6 N013 N012 12
R7 N007 N011 152K
C4 N007 0 .0022µ
C5 N008 0 100p
D1 N008 N007 BAT54
C6 N006 0 22µ
R8 N010 N006 39
D2 N009 N010 BAT54
R9 IN N017 1.32Meg
R10 IN N003 660K
C7 IN N003 470p
L1 N001 0 16µ Rser=.05
L2 N009 0 18.8µ Rser=.1
L3 N004 IN 100µ Rser=.05
D3 N001 N002 MBRS340
C8 N002 0 10µ
L4 N002 +20V 1µ Rpar=100
C9 +20V 0 3.3µ
R11 +20V 0 750
V1 IN 0 200
D4 N005 N006 BZX84C15L
D5 N004 N003 MURS320
R12 N009 N008 510
R13 IN N006 400K
XU1 N015 N011 N017 N019 0 N012 N006 N016 LT1244
D6 0 N005 BZX84C6V2L
C10 N017 0 50p
Rload +20V 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 750u
K1 L1 L2 L3 1
.lib LT1244.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1245.asc
R1 N017 0 .67
C1 N018 0 220p
C2 N015 0 .1µ
C3 N014 N013 .01µ
R2 N013 N010 100K
R3 N015 N018 12K
R4 N010 0 20K
R5 N017 N016 1K
M§Q1 N004 N012 N017 N017 IRF7303
R6 N012 N011 12
R7 N006 N010 152K
C4 N006 0 .0022µ
C5 N007 0 100p
D1 N007 N006 BAT54
C6 N005 0 22µ
R8 N009 N005 39
D2 N008 N009 BAT54
R9 IN N016 1.32Meg
R10 IN N003 660K
C7 IN N003 470p
L1 N001 0 16µ Rser=.05
L2 N008 0 18.8µ Rser=.1
L3 N004 IN 100µ Rser=.05
D3 N001 N002 MBRS340
C8 N002 0 10µ
L4 N002 +20V 1µ Rpar=100
C9 +20V 0 3.3µ
R11 +20V 0 750
V1 IN 0 200
D4 0 N005 BZX84C15L
D5 N004 N003 MURS320
R12 N008 N007 510
R13 IN N005 400K
XU1 N014 N010 N016 N018 0 N011 N005 N015 LT1245
C10 N016 0 50p
Rload +20V 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m
K1 L1 L2 L3 1
.lib LT1245.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1246.asc
XU1 N006 N004 N005 N007 0 N002 IN N003 LT1246
M§Q1 N001 N002 N005 N005 Si4410DY
R1 N005 0 .1
R2 N003 N007 6.2K
C1 0 N007 500p
C2 N006 N004 50p
L1 IN N001 10µ
V1 IN 0 17
D1 N001 OUT MBRS340
C3 OUT 0 300µ Rser=25m
R3 OUT N004 90K
R4 N004 0 10K
C4 N008 N004 500p
R5 N006 N008 100K
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LT1246.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1247.asc
M§Q1 N001 N002 N005 N005 Si4410DY
R1 N005 0 .1
R2 N003 N007 6.2K
C1 0 N007 500p
C2 N006 N004 100p
L1 IN N001 10µ
V1 IN 0 17
D1 N001 OUT 1N5818
C3 OUT 0 390µ Rser=25m
R3 OUT N004 90K
R4 N004 0 10K
C4 N008 N004 250p
R5 N006 N008 3K
XU1 N006 N004 N005 N007 0 N002 IN N003 LT1247
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LT1247.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1248.asc
M§Q1 N002 N017 0 0 SPA11N60C3
C2 N011 N012 .047µ Rser=330K Cpar=.0047µ
V1 N007 0 17
C4 N010 N013 100p Rser=10K Cpar=10p
L1 N001 N002 750µ
R3 N001 N005 1Meg
C5 N005 0 4700p
D1 N002 OUT UPSC600
R4 0 N003 .2
V2 N001 N003 180
R5 N014 0 20K
R6 OUT N014 1Meg
XU1 0 N006 N013 N010 N004 N005 N011 N014 N008 N009 N012 N015 N018 N016 N007 N017 LT1248
R7 N014 N012 20K
R8 N004 N003 4K
C7 N018 0 .02µ Rser=5K
C8 N016 0 1000p
R9 N015 0 15K
R10 N008 N006 10K
R11 N010 0 4K
R12 N006 N003 1.6K
C9 N006 0 1000p
Rload OUT 0 2K
C1 OUT 0 18µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 30m startup
.lib LT1248.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1249.asc
XU1 0 N015 N005 N009 N011 N010 N013 N016 LT1249
M§Q1 N007 N016 0 0 SUD40N10-25
R1 N012 N010 330K
C1 N011 N010 .0047µ
C2 N011 N012 .047µ
V1 N013 0 17
R2 N015 N014 10K
C3 N015 0 10p
C4 N014 0 100p
L1 N006 N007 750µ
R3 N006 N009 1Meg
C5 N009 0 470p
D1 N007 OUT D
C6 OUT 0 18µ
D2 N004 N006 1N4001
D3 N005 N008 1N4001
D4 N005 N004 1N4001
D5 N008 N006 1N4001
R4 N005 0 .2
V2 N004 N008 SINE(0 165 600)
R5 N010 0 20K
R6 OUT N010 1Meg
D6 N002 OUT2 1N4001
D7 0 N003 1N4001
D8 0 N002 1N4001
D9 N003 OUT2 1N4001
V3 N001 0 SINE(0 165 600) Rser=1
R7 OUT2 0 2K
C7 OUT2 0 36µ
L2 N001 0 5.
L3 N003 N002 25
Rload OUT 0 2K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 20m
.ic V(out)=385
.ic V(out2)=358
.model 1N4001 D
K1 L2 L3 1
.lib LT1249.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1250.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 5K
R2 N001 0 5K
V3 N003 0 SINE(0 1 1K)
XU1 N003 N001 +V -V N002 LTC1250
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1251.asc
V1 +V 0 5
V2 -V 0 -5
XU1 IN1 N001 FADE N003 0 N005 -V OUT +V 0 N004 2.5 N002 IN2 LT1251
R1 N002 OUT 1.5K
R2 N001 OUT 1.5K
V3 2.5 0 2.5
V4 IN1 0 SINE(0 1 1Meg)
V5 IN2 0 PULSE(-1 1 0 1n 1n .5u 1u)
V6 FADE 0 PWL(0 0 50u 2.5)
.tran 50u
* Two-Input Video Fader
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1252.asc
V1 +V 0 5
R1 OUT N002 510
R2 N002 N001 51
V3 IN 0 AC 1
XU1 N003 N002 +V 0 OUT LT1252
C1 N001 0 220µ
R3 +V N003 10K
R4 N003 0 10K
C2 N003 IN 22µ
.ac oct 10 1 200Meg
* Single Supply AC-Coupled Amplifier, Noninverting
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1253.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 620
R2 N001 0 620
V3 IN 0 SINE(0 1 1Meg)
XU1 IN N001 +V -V N002 LT1253
R3 N002 N003 75
R4 OUT 0 75
T1 N003 0 OUT 0 Td=50n Z0=75
.tran 10u
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1254.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 620
R2 N001 0 620
V3 IN 0 SINE(0 1 1Meg)
R3 N002 N003 75
R4 OUT 0 75
T1 N003 0 OUT 0 Td=50n Z0=75
XU1 IN N001 +V -V N002 LT1254
.tran 10u
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1255.asc
V1 N001 0 5
V2 N006 0 PULSE(0 5 0 100n 100n 2.5m 5m)
R1 N001 N003 .036
M§Q1 N003 N005 N009 N009 Si9936DY
R2 N009 0 100
XU1 N002 N004 0 N006 N007 N001 N005 N003 LTC1255
R3 N001 N002 .036
M§Q2 N002 N004 N008 N008 Si9936DY
R4 N008 0 100
D1 N008 N004 BZX84C12L
D2 N009 N005 BZX84C12L
V3 N007 0 PULSE(0 5 0 100n 100n 2.5m 5m)
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 20m startup
.lib LTC1255.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1256.asc
V1 +V 0 5
V2 -V 0 -5
R3 N004 OUT 1.5K
R4 N002 OUT 1.5K
V4 N001 0 2.5
R1 0 N003 50
C1 N003 CARRIER .1µ
V3 CARRIER 0 SINE(0 1 1Meg)
R2 N005 N001 220K
R5 0 N005 220K
C2 N005 MODULATION .1µ
V5 MODULATION 0 SINE(0 1 10K)
XU2 0 N009 +V -V N008 LT1078
R6 OUT N009 220K
C3 N009 N008 .1µ
XU1 N003 N002 N005 N006 0 N008 -V OUT +V 0 N007 N001 N004 0 LT1256
.tran 500u
* AM Modulator with DC Output Nulling Circuit
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1259.asc
V1 +V 0 5
V2 -V 0 -5
R1 OUT N001 1.6K
R2 N001 0 1.6K
V3 IN 0 SINE(0 1 1K)
XU1 IN N001 +V -V OUT LT1259
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1260.asc
V1 +V 0 5
V2 -V 0 -5
R1 OUT N001 1.6K
R2 N001 0 1.6K
V3 IN 0 SINE(0 1 1K)
XU1 IN N001 +V -V OUT LT1259
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1261.asc
XU1 NC_01 N001 N003 N005 N006 0 N008 N009 N007 N007 OUT N004 N002 IN LTC1261
C1 N001 N003 .1µ
C2 N005 N006 .1µ
V1 IN 0 3.3
C3 OUT 0 3.3µ
Rload OUT 0 1K
R2 IN N004 3.3K
.tran 1m
.lib LTC1261.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1261CS8-4.5.asc
V1 IN 0 5
C1 N002 N004 .1µ
C2 OUT 0 3.3µ
R1 IN N003 3.3K
XU1 IN N002 N004 0 N005 OUT N003 N001 LTC1261CS8-4.5
Rload OUT 0 1K
.tran 1m
.lib LTC1261CS8-4.5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1261CS8-4.asc
V1 IN 0 5
C1 N002 N004 .1µ
C2 OUT 0 3.3µ
Rload OUT 0 1K
R1 IN N003 3.3K
XU1 IN N002 N004 0 N005 OUT N003 N001 LTC1261CS8-4
.tran 1m
.lib LTC1261CS8-4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1261CS8.asc
C2 N002 N004 .1µ
V1 IN 0 5
C3 OUT 0 3.3µ
Rload OUT 0 1K
R1 IN N003 3.3K
XU1 IN N002 N004 0 0 OUT N003 N001 LTC1261CS8
.tran 1m
.lib LTC1261CS8.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1261LCS8-4.5.asc
V1 IN 0 5
C1 N002 N004 .1µ
C2 OUT 0 3.3µ
Rload OUT 0 1K
R1 IN N003 3.3K
XU1 IN N002 N004 0 N005 OUT N003 N001 LTC1261LCS8-4.5
.tran 1m
.lib LTC1261LCS8-4.5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1261LCS8-4.asc
V1 IN 0 5
C1 N002 N004 .1µ
C2 OUT 0 3.3µ
R1 IN N003 3.3K
XU1 IN N002 N004 0 N005 OUT N003 N001 LTC1261LCS8-4
Rload OUT 0 1K
.tran 1m
.lib LTC1261LCS8-4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1261LCS8.asc
C1 N002 N004 .1µ
V1 IN 0 5
C2 OUT 0 3.3µ
R1 IN N003 3.3K
XU1 IN N002 N004 0 0 OUT N003 N001 LTC1261LCS8
Rload OUT 0 1K
.tran 1m
.lib LTC1261LCS8.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1262.asc
XU1 N001 N002 N003 N004 IN OUT 0 0 LTC1262
C1 N001 N002 .22µ
C2 N003 N004 .22µ
C3 OUT 0 4.7µ
V1 IN 0 5
Rload OUT 0 1K
.tran 1m
.lib LTC1262.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1263.asc
C1 N001 N002 .47µ
C2 N003 N004 .47µ
C3 OUT 0 10µ
V1 IN 0 5
Rload OUT 0 1K
XU1 N001 N002 N003 N004 IN OUT 0 0 LTC1263
.tran 1m
.lib LTC1263.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1265-3.3.asc
D1 0 N001 1N5818
L1 N001 N002 50µ
R1 N002 OUT 100m
C1 N007 0 130p
C2 N005 0 3900p
V1 IN 0 10
C3 OUT 0 220µ Rser=0.01
C4 N002 OUT 1000p
R2 N006 N005 1K
R3 IN N003 5K
R4 IN N004 1Meg
R5 N004 0 200K
XU1 MP_01 IN N003 N004 N007 N006 OUT N002 MP_02 0 0 MP_03 MP_04 N001 LTC1265-3.3
Rload OUT 0 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LTC1265-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1265-5.asc
D1 0 N001 1N5818
L1 N001 N002 50µ
R1 N002 OUT 100m
C1 N007 0 130p
C2 N005 0 3900p
V1 IN 0 10
C3 OUT 0 220µ Rser=0.01
C4 N002 OUT 1000p
R2 N006 N005 1K
R3 IN N003 5K
R4 IN N004 1Meg
R5 N004 0 200K
XU1 MP_01 IN N003 N004 N007 N006 OUT N002 MP_02 0 0 MP_03 MP_04 N001 LTC1265-5
Rload OUT 0 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LTC1265-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1265.asc
D1 0 N001 1N5818
L1 N001 N002 50µ
R1 N002 OUT 100m
C1 N007 0 130p
C2 N005 0 3900p
V1 IN 0 10
C3 OUT 0 220µ Rser=0.01
C4 N002 OUT 1000p
R2 N006 N005 1K
XU1 MP_01 IN N003 N004 N007 N006 OUT N002 N008 0 0 MP_02 MP_03 N001 LTC1265
R3 IN N003 5K
R4 IN N004 1Meg
R5 N004 0 200K
R6 OUT N008 164K
R7 N008 0 100K
Rload OUT 0 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LTC1265.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1266-3.3.asc
M§Q1 N005 N009 0 0 NDS9410A
L1 N005 N006 5µ
R1 N006 OUT .02
C1 OUT 0 390µ Rser=.01
V1 IN 0 7
C2 N010 0 180p
C3 N007 0 3300p
D1 0 N005 1N5818
C4 N006 OUT 1000p
R2 N008 N007 470
M§Q2 IN N004 N005 N005 NDS9410A
D2 IN N001 1N5818
C5 N001 N005 .1µ
XU1 N004 N001 N001 0 IN N010 N008 OUT N006 MP_01 0 0 N002 N003 0 N009 LTC1266-3.3
Rload OUT 0 2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 10m startup
.lib LTC1266-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1266-5.asc
M§Q1 N005 N009 0 0 NDS9410A
L1 N005 N006 5µ
R1 N006 OUT .02
C1 OUT 0 390µ Rser=.01
V1 IN 0 7
C2 N010 0 180p
C3 N007 0 3300p
D1 0 N005 1N5818
C4 N006 OUT 1000p
R2 N008 N007 470
M§Q2 IN N004 N005 N005 NDS9410A
D2 IN N001 1N5818
C5 N001 N005 .1µ
XU1 N004 N001 N001 0 IN N010 N008 OUT N006 MP_01 0 0 N002 N003 0 N009 LTC1266-5
Rload OUT 0 2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC1266-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1266.asc
M§Q1 N005 N010 0 0 NDS9410A
L1 N005 N006 5µ
R1 N006 OUT .02
C1 OUT 0 390µ Rser=.01
V1 IN 0 7
C2 N011 0 180p
C3 N008 0 3300p
D1 0 N005 1N5818
C4 N006 OUT 1000p
R2 N009 N008 470
XU1 N004 N001 N001 0 IN N011 N009 OUT N006 N007 0 0 N002 N003 0 N010 LTC1266
R3 OUT N007 164K
R4 N007 0 100K
M§Q2 IN N004 N005 N005 NDS9410A
D2 IN N001 1N5818
C5 N001 N005 .1µ
Rload OUT 0 2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC1266.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1267-ADJ.asc
R1 N017 N021 1K
C1 N021 0 3300p
C2 N020 0 270p
C3 N019 0 270p
R2 N018 N022 1K
C4 N022 0 3300p
M§Q1 N011 N016 0 0 FDS6680A
L1 N011 N012 33µ
R3 N012 OUT2 50m
C5 OUT2 0 220µ Rser=0.1 x2
D1 0 N011 1N5818
M§Q2 N010 N015 0 0 FDS6680A
M§Q3 N010 N005 IN IN FDC638P
L2 N010 N009 20µ
R4 N009 OUT1 50m
C6 OUT1 0 220µ Rser=0.1 x2
D2 0 N010 1N5818
C7 N009 OUT1 1000p
Rload2 OUT2 0 5
Rload1 OUT1 0 5
V1 IN 0 25
M§Q4 N011 N006 IN IN FDC638P
C8 N006 N008 .1µ
C9 N001 N004 .15µ
C10 N001 0 3.3µ
C11 N001 0 3.3µ
C12 N005 N007 .1µ
C13 N012 OUT2 1000p
C14 N001 N003 .15µ
XU1 MP_01 IN N003 N005 N007 N015 N023 N001 N019 N017 0 N013 OUT1 N009 N018 N020 OUT2 N012 N024 0 N001 0 N016 N008 N006 N004 N002 OUT2 LTC1267-ADJ
R7 0 N023 1K
R8 N023 OUT1 3K
R9 N024 0 1K
R10 N024 OUT2 3K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m
.lib LTC1267-ADJ.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1267-ADJ5.asc
R1 N017 N021 1K
C1 N021 0 3300p
C2 N020 0 270p
C3 N019 0 270p
R2 N018 N022 1K
C4 N022 0 3300p
M§Q1 N011 N016 0 0 FDS6680A
L1 N011 N012 33µ
R3 N012 OUT2 50m
C5 OUT2 0 220µ Rser=0.1 x2
D1 0 N011 1N5818
M§Q2 N010 N015 0 0 FDS6680A
M§Q3 N010 N005 IN IN FDC638P
L2 N010 N009 20µ
R4 N009 OUT1 50m
C6 OUT1 0 220µ Rser=0.1 x2
D2 0 N010 1N5818
C7 N009 OUT1 1000p
Rload2 OUT2 0 5
Rload1 OUT1 0 5
V1 IN 0 25
M§Q4 N011 N006 IN IN FDC638P
C8 N006 N008 .1µ
C9 N001 N004 .15µ
C10 N001 0 3.3µ
C11 N001 0 3.3µ
C12 N005 N007 .1µ
C13 N012 OUT2 1000p
C14 N001 N003 .15µ
R7 0 N023 1K
R8 N023 OUT1 3K
XU1 MP_01 IN N003 N005 N007 N015 N023 N001 N019 N017 0 N013 OUT1 N009 N018 N020 OUT2 N012 N014 0 N001 0 N016 N008 N006 N004 N002 OUT2 LTC1267-ADJ5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m
.lib LTC1267-ADJ5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1267.asc
R1 N017 N021 1K
C1 N021 0 3300p
C2 N020 0 270p
C3 N019 0 270p
R2 N018 N022 1K
C4 N022 0 3300p
M§Q1 N011 N016 0 0 FDS6680A
L1 N011 N012 33µ
R3 N012 +5 50m
C5 +5 0 220µ Rser=0.1 x2
D1 0 N011 1N5818
M§Q2 N010 N015 0 0 FDS6680A
M§Q3 N010 N005 IN IN FDC638P
L2 N010 N009 20µ
R4 N009 +3.3 50m
C6 +3.3 0 220µ Rser=0.1 x2
D2 0 N010 1N5818
C7 N009 +3.3 1000p
Rload2 +5 0 5
Rload1 +3.3 0 5
V1 IN 0 25
M§Q4 N011 N006 IN IN FDC638P
XU1 MP_01 IN N003 N005 N007 N015 0 N001 N019 N017 0 N013 +3.3 N009 N018 N020 +5 N012 N014 0 N001 0 N016 N008 N006 N004 N002 +5 LTC1267
C8 N006 N008 .1µ
C9 N001 N004 .15µ
C10 N001 0 3.3µ
C11 N001 0 3.3µ
C12 N005 N007 .1µ
C13 N012 +5 1000p
C14 N001 N003 .15µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.2m
.lib LTC1267.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1268.asc
L1 IN N001 20µ Rpar=10K
D1 N001 OUT MBRS360
R1 OUT N002 10.7K
R2 N002 0 1.24K
R3 N003 N004 1K
C1 OUT 0 500µ Rser=50m
C3 N004 0 1µ
V1 IN 0 5
XU1 N003 N002 0 N001 IN LT1268
Rload OUT 0 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 15m startup
.lib LT1268.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1268B.asc
L1 IN N001 20µ Rpar=2K
D1 N001 OUT MBRS360
R1 OUT N002 10.7K
R2 N002 0 1.24K
R3 N003 N004 1K
C2 OUT 0 500µ Rser=50m
C3 N004 0 1µ
V1 IN 0 5
XU1 N003 N002 0 N001 IN LT1268
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 10m startup
.lib LT1268.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1269.asc
L1 IN N001 50µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS360
R1 OUT N002 10.7K
R2 N002 0 1.24K
R3 N003 N004 1K
C2 OUT 0 390µ Rser=.05
C3 N004 0 1µ
V1 IN 0 5
XU1 N003 N002 0 N001 IN LT1269
Rload OUT 0 20
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 15m startup
.lib LT1269.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1270.asc
L1 IN N001 10µ
D1 N001 OUT MBRS360
R1 OUT N002 8.7K
R2 N002 0 1K
R3 N003 N004 1K
C1 OUT 0 500µ
C3 N004 0 1µ
V1 IN 0 5
XU1 N003 N002 0 N001 IN LT1270
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 15m startup
.lib LT1270.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1270A.asc
L1 IN N001 10µ
D1 N001 OUT MBRS360
R1 OUT N002 8.7K
R2 N002 0 1K
R3 N003 N004 1K
C1 OUT 0 500µ
C3 N004 0 1µ
V1 IN 0 5
XU1 N003 N002 0 N001 IN LT1270A
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 15m startup
.lib LT1270A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1271.asc
L1 IN N001 100µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS340
R1 OUT N002 10.7K
R2 N002 0 1.24K
R3 N003 N004 1K
C1 OUT 0 390µ Rser=.05
C3 N004 0 1µ
V1 IN 0 5
XU1 N003 N002 0 N001 IN LT1271
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 15m startup
.lib LT1271.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1300.asc
V1 IN 0 2.5
L1 IN N001 10µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS140
C2 OUT 0 100µ Rser=0.02
XU1 0 IN N002 OUT N003 IN N001 0 LT1300
Rload OUT 0 25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT1300.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1301.asc
V1 IN 0 2.5
L1 IN N001 33µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS140
C2 OUT 0 33µ Rser=0.02
XU1 0 0 N002 OUT N003 IN N001 0 LT1301
Rload OUT 0 25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT1301.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1302-5.asc
C1 OUT 0 100µ Rser=0.02
D1 N001 OUT MBRS340
L1 IN N001 10µ Rser=0.02 Rpar=5000
R1 N004 N005 20K
C3 N005 0 .01µ
V1 IN 0 2.5
XU1 0 N004 N002 OUT N003 IN N001 0 LT1302 top=315K bot=105K
Rload OUT 0 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1302.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1302.asc
C1 OUT 0 100µ Rser=0.02
D1 N001 OUT MBRS340
L1 IN N001 10µ Rser=0.02 Rpar=5000
R1 N005 N006 20K
R2 OUT N003 315K
R3 N003 0 105K
C3 N006 0 .01µ
V1 IN 0 2.5
XU1 0 N005 N002 N003 N004 IN N001 0 LT1302 top=1K bot=1T
R4 OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT1302.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1303-5.asc
V1 IN 0 3.2
L1 IN N001 22µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS140
C2 OUT 0 100µ Rser=0.02
XU1 0 N003 0 OUT N002 IN N001 0 LT1303 top=474K bot=156K
Rload OUT 0 25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1303.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1303.asc
V1 IN 0 3.2
R1 OUT N003 474K
R2 N003 0 156K
L1 IN N001 22µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS140
C2 OUT 0 100µ Rser=0.02
XU1 0 N004 0 N003 N002 IN N001 0 LT1303 top=1K bot=1T
Rload OUT 0 25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1303.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1304-3.3.asc
C2 OUT 0 100µ Rser=0.02
D1 N001 OUT MBRS140
L1 IN N001 22µ Rser=0.02 Rpar=5000
V1 IN 0 2
XU1 N003 N004 IN N001 0 N002 IN OUT LT1304 top=590K bot=355K
Rload OUT 0 20
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1304.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1304-5.asc
C1 OUT 0 100µ Rser=0.02
D1 N001 OUT MBRS140
L1 IN N001 22µ Rser=0.02 Rpar=5000
V1 IN 0 3
XU1 N003 N004 IN N001 0 N002 IN OUT LT1304 top=590K bot=194.6K
Rload OUT 0 25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1304.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1304.asc
C1 OUT 0 100µ Rser=0.02
D1 N001 OUT MBRS140
L1 IN N001 22µ Rser=0.02 Rpar=5000
R1 N003 0 195K
R2 OUT N003 590K
V1 IN 0 3.2
XU1 N004 N005 IN N001 0 N002 IN N003 LT1304 top=1K bot=1T
Rload OUT 0 20
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1304.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1305.asc
C1 OUT 0 220µ Rser=0.02
D1 N001 OUT MBRS340
L1 IN N001 10µ Rser=0.02 Rpar=5000
R1 N004 0 100K
R2 OUT N004 309K
V1 IN 0 3
XU1 0 N002 N005 N004 N003 IN N001 0 LT1305
Rload OUT 0 15
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT1305.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1306.asc
L1 IN N002 10µ Rpar=1K
C1 N002 N001 1µ
R1 OUT N005 768K
XU1 N004 N005 OUT 0 N002 N001 IN IN LT1306
R2 N005 0 249K
R3 N004 N003 118K
C2 N003 0 680p
C3 N004 0 68p
V1 IN 0 3
C4 OUT 0 220µ
D1 IN N001 MBR0530L
Rload OUT 0 15
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT1306.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1307.asc
C1 N002 0 680p
V1 IN 0 1.8
R1 OUT N004 1Meg
R2 N004 0 324K
R3 N003 N002 100K
L1 IN N001 10µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS140
C2 OUT 0 33µ Rser=0.02
XU1 N003 N004 IN 0 N001 IN N005 N006 LT1307
R4 OUT 0 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT1307.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1307B.asc
C1 N002 0 680p
V1 IN 0 1.8
R1 OUT N004 1Meg
R2 N004 0 324K
R3 N003 N002 100K
L1 IN N001 10µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS140
C2 OUT 0 33µ Rser=0.02
XU1 N003 N004 IN 0 N001 IN N005 N006 LT1307B
Rload OUT 0 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT1307B.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1308A.asc
C3 N002 0 680p
V1 IN 0 1.5
R1 OUT N004 1Meg
R2 N004 0 324K
R3 N003 N002 100K
L1 IN N001 10µ
D1 N001 OUT MBRS140
C2 OUT 0 33µ
XU1 N003 N004 IN 0 N001 IN N005 N006 LT1308A
Rload OUT 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1308A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1308B.asc
C3 N002 0 680p
V1 IN 0 1.5
R1 OUT N004 1Meg
R2 N004 0 324K
R3 N003 N002 100K
L1 IN N001 10µ
D1 N001 OUT MBRS140
C2 OUT 0 33µ
XU1 N003 N004 IN 0 N001 IN N005 N006 LT1308B
Rload OUT 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1308B.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1309.asc
C1 N004 0 0.1µ
C2 OUT 0 1µ
D1 N001 OUT MBRS130L
L1 IN N001 10µ Rser=0.02 Rpar=5000
R1 N004 0 1Meg
V1 IN 0 5
Rload OUT 0 100
XU1 N004 IN 0 N001 0 N003 OUT N002 LT1309
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1309.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1310.asc
L1 IN N001 6.2µ Rser=.05
R1 OUT N003 178K
R2 N003 0 20.5K
C1 N007 0 1500p
D1 N001 OUT MBRS130L
C2 OUT 0 4.7µ Rser=50m
V1 IN 0 5
XU1 N003 IN N005 N002 0 N001 MP_01 IN N008 N006 LT1310
C4 N008 0 220p
R3 N006 N007 3.01K
R4 N005 N004 15K
C5 N004 0 820p
Rload OUT 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT1310.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1316.asc
V1 IN 0 2
R2 N002 0 324K
R1 OUT N002 1Meg
R3 N005 0 5K
L1 IN N001 47µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS140
C2 OUT 0 47µ Rser=0.02
Rload OUT 0 100
XU1 N004 N003 N005 0 N001 IN IN N002 LT1316
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT1316.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1317.asc
C2 OUT 0 33µ Rser=0.02
D1 N001 OUT MBRS140
L1 IN N001 10µ Rser=0.02 Rpar=5000
R2 N005 0 324K
R1 OUT N005 1Meg
R3 N004 N003 33K
V1 IN 0 1.5
C3 N003 0 3300p
XU1 N004 N005 N002 0 N001 IN N006 N007 LT1317
Rload OUT 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LT1317.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1317B.asc
C1 OUT 0 33µ Rser=0.02
D1 N001 OUT MBRS140
L1 IN N001 10µ Rser=0.02 Rpar=5000
R1 N005 0 324K
R2 OUT N005 1Meg
R3 N004 N003 33K
V1 IN 0 1.5
C3 N003 0 3300p
XU1 N004 N005 N002 0 N001 IN N006 N007 LT1317B
Rload OUT 0 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2.5m startup
.lib LT1317B.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1328.asc
V1 +V 0 5
XU1 N001 N003 N004 0 N005 +V 0 N002 LT1328
C1 N003 N004 10n Rser=.1
C2 N003 0 330p Rser=.1
C3 0 N002 1000p
I1 N001 0 PULSE(7u 100u 0 10n 10n .5u 1u)
.tran 10u
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1336.asc
XU1 N001 N003 N007 N009 N006 0 0 N008 N008 N003 0 N005 N005 N004 0 N002 LT1336
L1 N001 N002 200µ
R1 N001 N003 2
D1 N002 N004 1N4148
C1 0 N004 10µ
C2 N005 0 10000p
C3 N008 0 10000p
R2 N003 N006 10K
V1 N003 0 10
V2 N007 0 PULSE(0 3 0 0 0 5u 10u)
V3 N009 0 PULSE(0 3 2.5u 0 0 5u 10u)
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m
.lib LT1336.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1339.asc
XU1 MP_01 N006 N010 N006 N004 N015 N013 0 N014 MP_02 N009 OUT N003 N005 0 N011 IN N008 N007 N001 LT1339
C1 N015 0 .01µ
M§Q1 N008 N011 0 0 Si7884DP
M§Q2 N002 N007 N008 N008 Si7884DP
L1 N008 N009 10µ
R1 N009 OUT 5m
C2 OUT 0 2200µ Rser=5m
C3 N001 N008 1µ
D1 IN N001 1N5819
R2 N014 OUT 3K
R3 N014 0 1K
V1 IN 0 12
R4 N013 N012 10K
C4 N012 0 1000p
C5 N010 0 2200p
R5 N010 N006 10K
C6 N004 0 2200p
R6 IN N003 100K
V2 N002 0 28
Rload OUT 0 .25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m startup
.lib LT1339.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1351.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 4.64K
V3 IN 0 AC 1
XU1 0 N004 +V -V N002 NC_01 LT1351
C1 N002 N004 470p
R3 N004 N001 13.3K
R4 N001 IN 4.64K
C2 N001 0 2200p
R2 OUT N003 5.49K
XU2 0 N005 +V -V OUT NC_02 LT1351
C3 OUT N005 220p
R5 N005 N003 11.3K
R6 N003 N002 5.49K
C4 N003 0 4700p
.ac oct 10 100 100K
* 20KHz, 4th Order Butterworth Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1352.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 4.64K
V3 IN 0 AC 1
C1 N002 N004 470p
R3 N004 N001 13.3K
R4 N001 IN 4.64K
C2 N001 0 2200p
R2 OUT N003 5.49K
C3 OUT N005 220p
R5 N005 N003 11.3K
R6 N003 N002 5.49K
C4 N003 0 4700p
XU1 0 N004 +V -V N002 LT1352
XU2 0 N005 +V -V OUT LT1352
.ac oct 10 100 100K
* 20KHz, 4th Order Butterworth Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1353.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 4.64K
V3 IN 0 AC 1
C1 N002 N004 470p
R3 N004 N001 13.3K
R4 N001 IN 4.64K
C2 N001 0 2200p
R2 OUT N003 5.49K
C3 OUT N005 220p
R5 N005 N003 11.3K
R6 N003 N002 5.49K
C4 N003 0 4700p
XU1 0 N004 +V -V N002 LT1352
XU2 0 N005 +V -V OUT LT1352
.ac oct 10 100 100K
* 20KHz, 4th Order Butterworth Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1354.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 6.81K
V3 IN 0 AC 1
C1 N002 N004 100p
R3 N004 N001 11.3K
C2 N001 0 330p
C3 OUT N005 47p
R5 N005 N003 10.2K
R6 N003 N002 5.23K
C4 N003 0 1000p
XU1 0 N004 +V -V N002 LT1354
XU2 0 N005 +V -V OUT LT1354
R4 N001 IN 6.81K
R2 OUT N003 5.23K
.ac oct 10 1K 1Meg
* 100KHz, 4th Order Butterworth Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1355.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 6.81K
V3 IN 0 AC 1
C1 N002 N004 100p
R3 N004 N001 11.3K
C2 N001 0 330p
C3 OUT N005 47p
R5 N005 N003 10.2K
R6 N003 N002 5.23K
C4 N003 0 1000p
R4 N001 IN 6.81K
R2 OUT N003 5.23K
XU1 0 N004 +V -V N002 LT1354
XU2 0 N005 +V -V OUT LT1354
.ac oct 10 1K 1Meg
* 100KHz, 4th Order Butterworth Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1356.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 6.81K
V3 IN 0 AC 1
C1 N002 N004 100p
R3 N004 N001 11.3K
C2 N001 0 330p
C3 OUT N005 47p
R5 N005 N003 10.2K
R6 N003 N002 5.23K
C4 N003 0 1000p
R4 N001 IN 6.81K
R2 OUT N003 5.23K
XU1 0 N004 +V -V N002 LT1354
XU2 0 N005 +V -V OUT LT1354
.ac oct 10 1K 1Meg
* 100KHz, 4th Order Butterworth Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1357.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 3.4K
V3 IN 0 AC 1
C1 N002 N004 100p
R3 N004 N001 5.62K
C2 N001 0 330p
C3 OUT N005 47p
R5 N005 N003 5.11K
R6 N003 N002 2.61K
C4 N003 0 1000p
R4 N001 IN 3.4K
R2 OUT N003 2.61K
XU1 0 N004 +V -V N002 LT1357
XU2 0 N005 +V -V OUT LT1357
.ac oct 10 1K 1Meg
* 200KHz, 4th Order Butterworth Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1358.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 3.4K
V3 IN 0 AC 1
C1 N002 N004 100p
R3 N004 N001 5.62K
C2 N001 0 330p
C3 OUT N005 47p
R5 N005 N003 5.11K
R6 N003 N002 2.61K
C4 N003 0 1000p
R4 N001 IN 3.4K
R2 OUT N003 2.61K
XU1 0 N004 +V -V N002 LT1357
XU2 0 N005 +V -V OUT LT1357
.ac oct 10 1K 1Meg
* 200KHz, 4th Order Butterworth Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1359.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 3.4K
V3 IN 0 AC 1
C1 N002 N004 100p
R3 N004 N001 5.62K
C2 N001 0 330p
C3 OUT N005 47p
R5 N005 N003 5.11K
R6 N003 N002 2.61K
C4 N003 0 1000p
R4 N001 IN 3.4K
R2 OUT N003 2.61K
XU1 0 N004 +V -V N002 LT1357
XU2 0 N005 +V -V OUT LT1357
.ac oct 10 1K 1Meg
* 200KHz, 4th Order Butterworth Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1360.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 909
V3 IN 0 AC 1
C1 N002 N004 47p
R3 N004 N001 2.67K
C2 N001 0 220p
C3 OUT N005 22p
R5 N005 N003 2.21K
R6 N003 N002 1.1K
C4 N003 0 470p
R4 N001 IN 909
R2 OUT N003 1.1K
XU1 0 N004 +V -V N002 LT1357
XU2 0 N005 +V -V OUT LT1357
.ac oct 10 10K 10Meg
* 1MHz, 4th Order Butterworth Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1361.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 909
V3 IN 0 AC 1
C1 N002 N004 47p
R3 N004 N001 2.67K
C2 N001 0 220p
C3 OUT N005 22p
R5 N005 N003 2.21K
R6 N003 N002 1.1K
C4 N003 0 470p
R4 N001 IN 909
R2 OUT N003 1.1K
XU1 0 N004 +V -V N002 LT1360
XU2 0 N005 +V -V OUT LT1360
.ac oct 10 10K 10Meg
* 1MHz, 4th Order Butterworth Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1362.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 909
V3 IN 0 AC 1
C1 N002 N004 47p
R3 N004 N001 2.67K
C2 N001 0 220p
C3 OUT N005 22p
R5 N005 N003 2.21K
R6 N003 N002 1.1K
C4 N003 0 470p
R4 N001 IN 909
R2 OUT N003 1.1K
XU1 0 N004 +V -V N002 LT1360
XU2 0 N005 +V -V OUT LT1360
.ac oct 10 10K 10Meg
* 1MHz, 4th Order Butterworth Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1363.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 464
V3 IN 0 AC 1
C1 N002 N004 47p
R3 N004 N001 1.33K
C2 N001 0 220p
C3 OUT N005 22p
R5 N005 N003 1.13K
R6 N003 N002 549
C4 N003 0 470p
R4 N001 IN 464
R2 OUT N003 549
XU1 0 N004 +V -V N002 LT1363
XU2 0 N005 +V -V OUT LT1363
.ac oct 10 100K 10Meg
* 2MHz, 4th Order Butterworth Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1364.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 464
V3 IN 0 AC 1
C1 N002 N004 47p
R3 N004 N001 1.33K
C2 N001 0 220p
C3 OUT N005 22p
R5 N005 N003 1.13K
R6 N003 N002 549
C4 N003 0 470p
R4 N001 IN 464
R2 OUT N003 549
XU1 0 N004 +V -V N002 LT1363
XU2 0 N005 +V -V OUT LT1363
.ac oct 10 100K 10Meg
* 2MHz, 4th Order Butterworth Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1365.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 464
V3 IN 0 AC 1
C1 N002 N004 47p
R3 N004 N001 1.33K
C2 N001 0 220p
C3 OUT N005 22p
R5 N005 N003 1.13K
R6 N003 N002 549
C4 N003 0 470p
R4 N001 IN 464
R2 OUT N003 549
XU1 0 N004 +V -V N002 LT1363
XU2 0 N005 +V -V OUT LT1363
.ac oct 10 100K 10Meg
* 2MHz, 4th Order Butterworth Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1366.asc
V1 +V 0 5
V2 -V 0 -5
R1 OUT N001 10K
XU1 IN N001 +V -V OUT LT1366
XU2 N001 N003 +V -V N002 LT1366
R2 N003 N002 1Meg
C1 N003 N002 22p
R3 IN N002 1Meg
V3 IN 0 SINE(0 1 100)
.tran 30m
* Input Bias Current Cancellation
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1367.asc
V1 +V 0 3.3
R1 N001 IN 29.5K
V2 IN 0 1.65 AC 1
XU1 N004 N001 +V 0 N002 LT1366
C1 N002 N001 10000p
R2 N003 N002 8.6K
XU2 N008 N003 +V 0 N004 LT1366
C2 N004 N003 10000p
R3 N005 N004 11.8K
XU3 N009 N005 +V 0 N006 LT1366
C3 N006 N005 10000p
R4 N007 N006 21.5K
XU4 N008 N007 +V 0 OUT LT1366
C4 OUT N007 10000p
R5 N008 +V 10K
R6 N008 0 10K
R7 OUT N009 11.8K
.ac oct 100 10 10K
* 4-Pole 1KHz, 3.3V Single Supply, State Variable Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1368.asc
V1 +V 0 5
R1 N001 +V 200
M§Q1 N004 N002 N001 N001 BSS84
I1 N003 0 SINE(.2 .1 1K)
R2 +V N003 .1
R3 N004 0 20K
C1 OUT 0 .1µ
XU1 N003 N001 +V 0 N002 LT1368
XU2 N004 OUT +V 0 OUT LT1368
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m
* Positive Supply Rail Current Sense
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1369.asc
V1 +V 0 5
R1 N001 +V 200
XU1 N003 N001 +V 0 N002 LT1368
M§Q1 N004 N002 N001 N001 BSS84
I1 N003 0 SINE(.2 .1 1K)
R2 +V N003 .1
R3 N004 0 20K
XU2 N004 OUT +V 0 OUT LT1368
C1 OUT 0 .1µ
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m
* Positive Supply Rail Current Sense
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1370.asc
L1 IN N001 6.8µ Rser=0.072
D1 N001 OUT MBR745
R1 N001 N002 10
R2 OUT N004 53.6K
R3 N004 0 6.19K
R4 N006 N007 470
C1 N002 OUT 1000p Rser=0.04
C2 OUT 0 180µ Rser=0.05
C3 0 N007 .1µ
V1 IN 0 5
XU1 N006 N004 N003 0 N001 N005 IN LT1370
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
.lib LT1370.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1370HV.asc
L1 IN N001 6.8µ Rser=0.072
D1 N001 OUT MBR745
R1 N001 N002 10
R2 OUT N004 53.6K
R3 N004 0 6.19K
R4 N006 N007 470
C1 N002 OUT 1000p Rser=0.04
C2 OUT 0 180µ Rser=0.05
C3 0 N007 .1µ
V1 IN 0 5
XU1 N006 N004 N003 0 N001 N005 IN LT1370
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
.lib LT1370.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1371.asc
L1 IN N001 4.7µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS340
R1 OUT N003 53.6K
R2 N003 0 6.19K
R3 N004 N005 2K
C2 OUT 0 22µ Rser=.05
C3 N005 0 .0047µ
C4 N004 0 .047µ
V1 IN 0 5
XU1 N005 N003 N006 0 N001 N002 IN LT1371
Rload OUT 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT1371.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1371HV.asc
L1 IN N001 4.7µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS340
R1 OUT N003 53.6K
R2 N003 0 6.19K
R3 N004 N005 2K
C1 OUT 0 22µ Rser=.05
C2 N005 0 .0047µ
C3 N004 0 .047µ
V1 IN 0 5
XU1 N005 N003 N006 0 N001 N002 IN LT1371
Rload OUT 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1371.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1372.asc
V1 IN 0 5
C1 OUT 0 .1µ
C2 0 N005 .0047µ
C3 0 N004 .047µ
C4 OUT 0 22µ Rser=.05
R1 N004 N005 2K
R2 N003 0 6.19K
R3 OUT N003 53.6K
D1 N001 OUT MBRS340
L1 IN N001 4.7µ Rser=0.02 Rpar=5000
XU1 N005 N003 N006 N002 IN MP_01 0 N001 LT1372
Rload OUT 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT1372.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1372HV.asc
V1 IN 0 5
C1 OUT 0 .1µ
C2 0 N005 .0047µ
C3 0 N004 .047µ
C4 OUT 0 22µ Rser=.05
R1 N004 N005 2K
R2 N003 0 6.19K
R3 OUT N003 53.6K
D1 N001 OUT MBRS340
L1 IN N001 4.7µ Rser=0.02 Rpar=5000
XU1 N005 N003 N006 N002 IN MP_01 0 N001 LT1372
Rload OUT 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT1372.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1373.asc
V1 IN 0 5
C1 N005 N006 .05µ
C2 OUT 0 22µ Rser=.05
R1 N006 0 5K
R2 N002 0 24.9K
R3 OUT N002 215K
D1 N001 OUT MBRS360
L1 IN N001 22µ Rser=0.02 Rpar=5000
XU1 N005 N002 N004 N003 IN 0 0 N001 LT1373
Rload OUT 0 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT1373.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1373HV.asc
V1 IN 0 5
C4 N005 N006 .05µ
C2 OUT 0 22µ Rser=.05
R3 N006 0 5K
R2 N002 0 24.9K
R1 OUT N002 215K
D1 N001 OUT MBRS360
L1 IN N001 22µ Rser=0.02 Rpar=5000
XU1 N005 N002 N004 N003 IN 0 0 N001 LT1373
R4 OUT 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
.lib LT1373.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1374-5.asc
C1 N001 N002 .27µ
L1 N002 OUT 5µ
D1 0 N002 MBRS340
D2 OUT N001 1N914
V1 IN 0 12
C2 N005 N004 .005µ
C3 OUT 0 100µ
R1 N005 0 10K
XU1 IN N001 OUT 0 OUT N004 N003 N002 LT1374 top=5.36K bot=4.99K
Rload OUT 0 2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT1374.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1374.asc
C2 N001 N002 .27µ
L1 N002 OUT 5µ
R1 OUT N004 5.36K
R2 0 N004 4.99K
D1 0 N002 MBRS340
D2 OUT N001 1N914
V1 IN 0 12
C3 N006 N005 .005µ
C1 OUT 0 100µ
R3 N006 0 10K
XU1 IN N001 N004 0 OUT N005 N003 N002 LT1374 top=10 bot=1T
Rload OUT 0 2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1374.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1374HV-5.asc
C1 N001 N002 .27µ
L1 N002 OUT 5µ
R1 OUT N004 5.36K
R2 0 N004 4.99K
D1 0 N002 MBRS340
D2 OUT N001 1N914
V1 IN 0 12
C2 N006 N005 .005µ
C3 OUT 0 100µ
R3 N006 0 10K
XU1 IN N001 N004 0 OUT N005 N003 N002 LT1374 top=10 bot=1T
Rload OUT 0 2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT1374.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1374HV.asc
C2 N001 N002 .27µ
L1 N002 OUT 5µ
R1 OUT N004 5.36K
R2 0 N004 4.99K
D1 0 N002 MBRS340
D2 OUT N001 1N914
V1 IN 0 12
C3 N006 N005 .005µ
C1 OUT 0 100µ
R3 N006 0 10K
XU1 IN N001 N004 0 OUT N005 N003 N002 LT1374 top=10 bot=1T
Rload OUT 0 2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT1374.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1375-5.asc
R1 N005 N004 1K
D1 0 N003 MBRS340
D2 OUT N001 1N4148
C1 N001 N003 .1µ
C2 OUT 0 100µ Rser=0.05
L1 N003 OUT 10µ Rser=0.02 Rpar=5000
V1 IN 0 6.2
C4 N004 0 10n
XU1 N001 IN N003 N002 MP_01 0 OUT N005 LT1375 top=5.36K bot=5K
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1375.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1375.asc
R1 N006 0 4.99K
R2 OUT N006 5.36K
R3 N005 N004 1K
D1 0 N003 MBRS340
D2 OUT N001 1N4148
C1 N001 N003 .1µ
C2 OUT 0 100µ Rser=0.05
L1 N003 OUT 10µ Rser=0.02 Rpar=5000
V1 IN 0 6.2
C4 N004 0 10n
XU1 N001 IN N003 N002 MP_01 0 N006 N005 LT1375 top=1K bot=1T
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1375.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1375HV.asc
R1 N006 0 4.99K
R2 OUT N006 5.36K
R3 N005 N004 1K
D1 0 N003 MBRS340
D2 OUT N001 1N4148
C1 N001 N003 .1µ
C2 OUT 0 100µ Rser=0.05
L1 N003 OUT 10µ Rser=0.02 Rpar=5000
V1 IN 0 6.2
C4 N004 0 10n
XU1 N001 IN N003 N002 MP_01 0 N006 N005 LT1375 top=1K bot=1T
R4 OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1375.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1376-5.asc
D2 0 N002 MBRS340
D1 OUT N001 1N4148
C5 OUT 0 1µ
C3 N001 N002 .1µ
C2 OUT 0 100µ Rser=0.05
L1 N002 OUT 5µ Rser=0.02 Rpar=5000
V1 IN 0 10
C4 N004 0 3.3n
XU1 N001 IN N002 OUT N003 0 OUT N004 LT1376 top=5.36K bot=4.99K
R1 OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1376.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1376.asc
R2 N005 0 4.99K
R1 OUT N005 5.36K
D2 0 N002 MBRS340
D1 OUT N001 1N4148
C5 OUT 0 1µ
C3 N001 N002 .1µ
C2 OUT 0 100µ Rser=0.05
L1 N002 OUT 5µ Rser=0.02 Rpar=5000
V1 IN 0 10
C4 N004 0 3300p
XU1 N001 IN N002 OUT N003 0 N005 N004 LT1376 top=10 bot=1T
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1376.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1376HV.asc
R1 N005 0 4.99K
R2 OUT N005 5.36K
D1 0 N002 MBRS340
D2 OUT N001 1N4148
C1 OUT 0 1µ
C2 N001 N002 .1µ
C3 OUT 0 100µ Rser=0.05
L1 N002 OUT 5µ Rser=0.02 Rpar=5000
V1 IN 0 10
C5 N004 0 3.3n
XU1 N001 IN N002 OUT N003 0 N005 N004 LT1376 top=10 bot=1T
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1376.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1377.asc
L1 IN N001 4.7µ Rser=0.02 Rpar=5000
D1 N001 OUT MBRS340
R1 OUT N003 53.6K
R2 N003 0 6.19K
R3 N004 N005 2K
C2 OUT 0 22µ Rser=.05
C4 0 N004 .047µ
C3 0 N005 .0047µ
C5 OUT 0 .1µ
V1 IN 0 5
XU1 N005 N003 N006 N002 IN MP_01 0 N001 LT1377
Rload OUT 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT1377.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1389-1.25.asc
V2 N001 0 PULSE(0 5 1.5m 10n 10n 4m 2)
R1 N001 N002 4.7Meg
XU1 N002 0 LT1389-1.25
.tran 10m
.lib LT1389.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1389-2.5.asc
V1 N001 0 PULSE(0 5 1.5m 10n 10n 4m 2)
R1 N001 N002 2.8Meg
XU1 N002 0 LT1389-2.5
.tran 10m
.lib LT1389.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1389-4.096.asc
V2 N001 0 PULSE(0 10 2m 10n 10n 10m 2)
R1 N001 N002 3.9Meg
XU1 N002 0 LT1389-4.096
.tran 20m
.lib LT1389.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1389-5.asc
V1 N001 0 PULSE(0 10 2m 10n 10n 10m 2)
R1 N001 N002 3.3Meg
XU1 N002 0 LT1389-5
.tran 20m
.lib LT1389.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1394.asc
V1 +V 0 5
V3 N002 0 pulse(0 2 0 .5m .5m 0 1m)
V2 N004 0 1
XU1 +V N002 N004 0 0 0 N003 N001 LT1394
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1395.asc
V1 +V 0 9
XU1 N005 N002 +V 0 N004 LT1395
D2 N004 N003 1N4148 N=2
C1 N003 N004 4.7µ
R1 N003 N002 255
R2 N001 N002 84.5
R3 N002 0 255
V2 N001 0 5
R4 N001 N005 1K
R5 N005 IN {1300+160}
R6 IN 0 {2.32+75}
V3 IN 0 sine(1 1 1Meg)
R7 OUT N003 75
R8 0 OUT 75
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 10u
* Single Supply RGB Video Amplifier(1 of 4 Channels)
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1396.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 255
R2 N001 0 1.02K
XU1 N005 N001 +V -V N002 LT1395
R3 N003 N002 63.4
R4 OUT N003 255
XU2 N004 N003 +V -V OUT LT1395
R5 N005 0 3.01K
R6 IN- N005 12.1K
C1 N005 IN- .67p
R7 N004 0 3.01K
R8 IN+ N004 12.1K
C2 N004 IN+ .67p
V3 IN+ IN- SINE(0 1 1Meg)
.tran 10u
* Unity-Gain Video Loop-Through Amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1397.asc
V1 +V 0 5
V2 -V 0 -5
XU1 0 N002 +V -V N003 LT1395
XU2 0 N004 +V -V Y LT1395
XU3 B N005 +V -V B-Y LT1395
XU4 R N001 +V -V R-Y LT1395
R1 Y N004 255
R2 N004 N003 127
R3 N003 N002 255
R4 N002 B 2320
R5 N002 G 432
R6 N002 R 845
R7 B 0 76.8
R8 G 0 90.9
R9 R 0 82.5
R10 N005 B-Y 255
R11 R-Y N001 255
R12 N001 Y 255
R13 Y N005 255
V3 R 0 SINE(0 .5 1Meg) Rser=75
V4 G 0 SINE(0 .5 2Meg) Rser=75
V5 B 0 SINE(0 .5 3Meg) Rser=75
.tran 3u
* Buffered RGB to Color-Difference Matrix
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1398.asc
V1 +V 0 5
V2 -V 0 -5
R1 OUT N001 324
R2 N001 0 200
V3 IN 0 SINE(0 1 10K)
XU1 IN N001 +V -V OUT _SHDN LT1398
V4 _SHDN 0 PULSE(0 5 0 1u 1u .5m 1m)
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1399.asc
V1 +V 0 5
V2 -V 0 -5
XU1 N001 N003 +V -V N002 0 LT1398
R1 N002 N003 324
R2 N003 0 107
XU2 N004 N006 +V -V N005 0 LT1398
R3 N005 N006 324
R4 N001 Y 1K
R5 N001 R-Y 1K
R6 N004 0 1K
R7 N004 Y 205
R8 N006 R-Y 316
R9 N006 B-Y 845
XU3 N007 N009 +V -V N008 0 LT1398
R10 N008 N009 324
R11 N009 0 107
R12 N007 Y 1K
R13 N007 B-Y 1K
R14 G N005 75
R15 R N002 75
R16 B N008 75
V3 Y 0 SINE(0 1 1Meg)
V4 R-Y 0 SINE(0 1 2Meg)
V5 B-Y 0 SINE(0 1 3Meg)
.tran 10u
* Buffered Color-Difference to RGB Matrix
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1412.asc
V1 +V 0 15
V2 -V 0 -15
V3 N001 0 sine(0 5 1K)
V4 N003 0 pulse(0 3.3 0 1u 1u 5m 10m)
R1 N002 0 1K
XU1 N003 N002 N001 -V 0 +V ADG1412
.tran 30m
.lib ADG1412.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1413.asc
V1 +V 0 9
R1 OUT N001 10Meg
R2 N001 0 1Meg
XU1 N004 N001 +V 0 OUT LT1413
R3 N001 N002 10Meg
R4 N004 0 1Meg
R5 N004 0 10Meg
R6 N004 N003 10Meg
V2 N002 N003 SINE(-2 1 1K)
V3 N003 0 SINE(45 40 100)
.tran 10m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1413A.asc
V1 +V 0 9
R1 OUT N001 10Meg
R2 N001 0 1Meg
R3 N001 N002 10Meg
R4 N004 0 1Meg
R5 N004 0 10Meg
R6 N004 N003 10Meg
V2 N002 N003 SINE(-2 1 1K)
V3 N003 0 SINE(45 40 100)
XU1 N004 N001 +V 0 OUT LT1413
.tran 10m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1424-5.asc
L1 IN N003 20µ
L2 0 N001 20µ
V1 IN 0 5
C1 N004 0 1000p
C2 N005 0 .1µ
D1 N001 OUT MBRS130L
C3 OUT 0 10µ Rser=.1
XU1 N002 N004 MP_01 0 0 N003 IN N005 LT1424-5
Rload OUT 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
K1 L1 L2 1
.tran 1m startup
.lib LT1424-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1424-9.asc
L1 IN N003 20µ
L2 0 N001 20µ
V1 IN 0 6
C1 N004 0 1000p
C2 N005 0 .1µ
D1 N001 OUT MBRS130L
C3 OUT 0 10µ Rser=.1
XU1 N002 N004 MP_01 0 0 N003 IN N005 LT1424-9
Rload OUT 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
K1 L1 L2 1
.tran 2m startup
.lib LT1424-9.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1425.asc
L1 IN N003 20µ
L2 0 N001 20µ Rser=.1
V1 IN 0 5
R1 N003 N005 22.6K
R2 N007 0 3.01K
D1 N001 OUT 1N5818
C1 OUT 0 10µ Rser=.1
C2 N004 0 1000p
C3 N008 0 .1µ
R3 N006 0 15K
Rload OUT 0 50
XU1 MP_01 MP_02 N005 N004 N007 MP_03 0 MP_04 MP_05 0 N003 IN N008 N006 N002 LT1425
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
K1 L1 L2 1
.tran 2m startup
.lib LT1425.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1429.asc
C1 N002 N003 .1µ
C2 N005 N006 .1µ
V1 IN 0 3.3
C3 OUT 0 3.3µ
Rload OUT 0 100
R2 IN N004 3.3K
XU1 NC_01 N002 N003 N005 N006 0 N008 N009 N007 N007 OUT N004 N001 IN LTC1429
V2 N001 0 PULSE(0 5 0 0 0 .25u .5u)
.tran 250u
.lib LTC1429.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1429CS8-4.asc
V1 IN 0 5
C1 N002 N004 .1µ
C4 OUT 0 3.3µ
Rload OUT 0 100
R4 IN N003 3.3K
V2 N001 0 PULSE(0 5 0 0 0 .25u .5u)
XU1 IN N002 N004 0 N005 OUT N003 N001 LTC1429CS8-4
.tran 250u
.lib LTC1429CS8-4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1430.asc
L1 N006 OUT 2.8µ
V1 IN 0 5
M§Q1 N006 N008 0 0 IRF7201 m=2
C3 N014 0 220p
C4 N013 0 4700p
R1 N014 N013 7.5K
R2 IN N002 16K
M§Q2 IN N003 N006 N006 IRF7201 m=2
R3 OUT N012 20K
R4 N012 0 12.5K
R5 N006 N005 1K
D1 IN N001 MBR0530L
C5 N001 N006 .22µ
C6 N007 0 .01µ
R6 IN N004 100
C9 N004 0 4.7µ
XU1 N003 N001 0 0 N015 N012 N010 N011 N007 N014 N009 N002 N005 N004 IN N008 LTC1430
Rload OUT 0 1
C1 OUT 0 330µ Rser=.1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5m startup
.lib LTC1430.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1430A.asc
L1 N006 OUT 2.8µ
V1 IN 0 5
C1 OUT 0 330µ x6 Rser=.1
M§Q1 N006 N008 0 0 IRF7201 m=2
C2 N014 0 220p
C3 N013 0 4700p
R1 N014 N013 7.5K
R2 IN N002 16K
M§Q2 IN N003 N006 N006 IRF7201 m=2
R3 OUT N012 20K
R4 N012 0 12.5K
R5 N006 N005 1K
D1 IN N001 MBR0530L
C4 N001 N006 .22µ
C5 N007 0 .01µ
C6 IN N002 .1µ
R6 IN N004 100
C7 N004 0 4.7µ
XU1 N003 N001 0 0 N015 N012 N010 N011 N007 N014 N009 N002 N005 N004 IN N008 LTC1430A
Rload OUT 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 4m startup
.lib LTC1430A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1431.asc
V1 N001 0 10
XU1 N004 N007 N001 N002 0 0 N006 N006 LT1431
R3 N004 N005 2K
C1 N007 N005 1n
XU2 N003 N004 N002 0 NC_01 4N25
R4 N001 N003 1K
R6 N001 N002 1K
.tran 3m startup
.lib 4N25.sub
.lib LT1431.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1432-3.3.asc
C1 N002 N005 .02µ
C2 N004 N005 .03µ
C3 N003 N005 .1µ
R1 N004 N003 680
C4 N001 N005 10µ
L1 N005 N006 50µ
R2 OUT N006 13m
V1 IN 0 5
C5 OUT 0 390µ Rser=.1
D1 0 N005 1N5818
D2 OUT N001 1N4148
XU1 N004 N002 N005 IN N001 LT1271
XU2 N006 OUT IN N001 N005 N004 0 0 LT1432-3.3
Rload OUT 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
.lib LT1271.sub
.lib LT1432-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1432.asc
C1 N002 N005 .02µ
C2 N004 N005 .03µ
C3 N003 N005 .1µ
R1 N004 N003 680
C4 N001 N005 10µ
L1 N005 N006 50µ Rpar=2K
R2 N006 OUT 13m
V1 IN 0 10
C5 OUT 0 390µ
D1 0 N005 1N5818
D2 OUT N001 1N4148
XU1 N006 OUT IN N001 N005 N004 0 0 LT1432
XU2 N004 N002 N005 IN N001 LT1271
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LT1271.sub
.lib LT1432.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1433.asc
XU1 N002 MP_01 N002 MP_02 0 N006 N001 N003 0 OUT N005 MP_03 N007 IN MP_04 IN LTC1433
C1 N007 0 100p
C2 N006 0 .01µ
C3 N004 0 6800p
C4 N005 0 680p
L1 N002 OUT 100µ
R1 N005 N004 5.1K
V1 IN 0 6
C5 OUT 0 100µ
D1 0 N002 1N5818
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 10m startup
.lib LTC1433.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1434.asc
C1 N011 0 100p
C2 N009 0 .01µ
C3 N006 0 6800p
C4 N007 0 680p
L1 N002 OUT 100µ
R1 N007 N006 5.1K
V1 IN 0 6
C5 OUT 0 100µ
D1 0 N002 1N5818
R2 OUT N008 100K
R3 N008 0 50K
XU1 MP_01 N002 MP_02 N002 0 MP_03 N009 MP_04 N005 N001 N010 N008 N007 MP_05 N011 N004 N003 IN MP_06 IN LTC1434
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 10m startup
.lib LTC1434.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1435A.asc
C2 OUT 0 200µ Rser=.1
L1 N005 N010 10µ Rser=0.0005
V1 IN 0 12
C3 N006 N007 330p
C4 N004 0 .01µ
C5 N012 0 100p
R1 N010 OUT 0.033
R2 N012 0 11K
R3 OUT N012 35.7K
C6 OUT N010 1000p
C7 OUT N012 100p
C8 N002 0 68p
D1 N009 N008 MBRS340
C9 N005 N008 .1µ
C10 N009 0 4.7µ
D2 0 N005 MBRS140
M§Q1 IN N003 N005 N005 Si4412DY
M§Q2 N005 N011 0 0 Si4412DY
C11 0 N006 51p
R4 N006 0 10K
XU1 N002 N004 N007 IN 0 N012 OUT N010 N001 0 N011 N009 IN N005 N008 N003 LTC1435A
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 9m startup
.lib LTC1435A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1436A-PLL.asc
C1 N019 0 .01µ
C2 N015 0 100p
M§Q1 IN N005 N009 N009 Si4410DY
M§Q2 IN N008 N009 N009 Si4410DY
M§Q3 N009 N014 0 0 Si4410DY
L1 N009 N010 10µ
D1 0 N009 1N5818
R1 N010 OUT .03
C3 N004 N009 .1µ
D2 N001 N004 1N5818
C4 OUT 0 220µ
R2 N006 0 10K
C5 N007 N006 1000p
C6 N010 OUT 1000p
C7 N001 0 3.3µ
V1 IN 0 6
XU1 N015 N019 N013 N011 N007 N003 0 0 OUT OUT N010 N018 N017 N016 N002 0 N014 N001 IN N005 N009 N008 N004 LTC1436A-PLL
R4 N012 0 10K
C8 N013 N012 1000p
V2 N011 0 SINE(1.5 1.5 120K)
Rload OUT 0 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 7m startup
.lib LTC1436A-PLL.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1436A.asc
C1 N018 0 .01µ
C2 N014 0 100p
M§Q1 IN N005 N009 N009 Si4410DY
M§Q2 IN N008 N009 N009 Si4410DY
M§Q3 N009 N013 0 0 Si4410DY
L1 N009 N010 10µ
D1 0 N009 1N5818
R1 N010 OUT .03
C3 N004 N009 .1µ
D2 N001 N004 1N5818
C4 OUT 0 220µ
R2 N007 0 10K
C5 N006 N007 1000p
C6 N007 0 470p
C7 N010 OUT 1000p
Rload OUT 0 10
C8 N001 0 3.3µ
V1 IN 0 6
XU1 N014 N018 N012 N011 N006 N003 0 0 OUT OUT N010 N017 N016 N015 N002 0 N013 N001 IN N005 N009 N008 N004 LTC1436A
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 7m startup
.lib LTC1436A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1437A.asc
C1 N021 0 .01µ
C2 N017 0 100p
M§Q1 IN N008 N012 N012 Si4410DY
M§Q2 IN N011 N012 N012 Si4410DY
M§Q3 N012 N016 0 0 Si4410DY
L1 N012 N013 10µ
D1 0 N012 1N5818
R1 N013 OUT .03
C3 N007 N012 .1µ
D2 N002 N007 1N5818
C4 OUT 0 220µ
R2 N010 0 10K
C5 N009 N010 1000p
C6 N010 0 470p
C7 N013 OUT 1000p
C8 N002 0 3.3µ
V1 IN 0 6
XU1 N005 N017 N021 N015 N014 N009 N006 0 0 OUT MP_01 OUT N013 N020 N019 N018 N003 0 N016 N002 N002 IN N008 N012 N011 N007 MP_02 N001 LTC1437A
R3 N005 N004 10K
C9 N004 0 500p
V2 N001 0 SINE(.5 .5 150K)
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 6m startup
.lib LTC1437A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1438-ADJ.asc
C1 N022 0 .01µ
C2 N023 0 100p
C3 N024 0 .01µ
M§Q1 IN N010 N011 N011 Si4410DY
M§Q2 N011 N014 0 0 Si4410DY
L1 N011 N012 10µ
D1 0 N011 1N5818
R1 N012 OUT2 .03
C4 N002 N011 .1µ
D2 N001 N002 1N5818
D3 N001 N005 1N5818
M§Q3 IN N007 N009 N009 Si4410DY
M§Q4 N009 N013 0 0 Si4410DY
L2 N009 N008 10µ
D4 0 N009 1N5818
R2 N008 OUT1 .03
C5 N005 N009 .1µ
C6 OUT1 0 220µ
C7 OUT2 0 220µ
R3 N021 0 10K
C8 N019 N021 1000p
C9 N021 0 470p
R4 N020 0 10K
C10 N018 N020 1000p
C11 N020 0 470p
C12 N012 OUT2 1000p
C13 N008 OUT1 1000p
Q5 N006 N004 IN 0 2N2907
R5 N006 0 10K
R6 IN N004 1K
V1 IN 0 20
R7 N017 0 100K
R8 OUT2 N017 177K
C14 N006 0 1µ
XU1 N022 N008 OUT1 N015 N018 MP_01 N023 0 MP_02 MP_03 N016 N019 MP_04 N017 OUT2 N012 N024 N004 N006 OUT1 N002 N010 N011 MP_05 N003 N014 0 N001 N013 IN MP_06 N009 N007 N005 LTC1438-ADJ
R9 N015 0 100K
R10 OUT1 N015 177K
Rload1 OUT1 0 5
Rload2 OUT2 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 6m startup
.lib LTC1438-ADJ.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1438.asc
C1 N021 0 .01µ
C2 N022 0 100p
C3 N023 0 .01µ
M§Q1 IN N010 N011 N011 Si4410DY
M§Q2 N011 N014 0 0 Si4410DY
L1 N011 N012 10µ
D1 0 N011 1N5818
R1 N012 OUT2 .03
C4 N002 N011 .1µ
D2 N001 N002 1N5818
D3 N001 N005 1N5818
M§Q3 IN N007 N009 N009 Si4410DY
M§Q4 N009 N013 0 0 Si4410DY
L2 N009 N008 10µ
D4 0 N009 1N5818
R2 N008 OUT1 .03
C5 N005 N009 .1µ
C6 OUT1 0 220µ
C7 OUT2 0 220µ
R3 N020 0 10K
C8 N018 N020 1000p
C9 N020 0 470p
R4 N019 0 10K
C10 N017 N019 1000p
C11 N019 0 470p
C12 N012 OUT2 1000p
C13 N008 OUT1 1000p
Q5 N006 N004 IN 0 2N2907
R5 N006 0 10K
R6 IN N004 1K
V1 IN 0 20
R7 N016 0 100K
R8 OUT2 N016 177K
C14 N006 0 1µ
XU1 N021 N008 OUT1 N001 N017 MP_01 N022 0 MP_02 MP_03 N015 N018 MP_04 N016 OUT2 N012 N023 N004 N006 OUT1 N002 N010 N011 MP_05 N003 N014 0 N001 N013 IN MP_06 N009 N007 N005 LTC1438
Rload1 OUT1 0 10
Rload2 OUT2 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 6.6m startup
.lib LTC1438.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1439.asc
C1 N026 0 .01µ
C2 N027 0 100p
C3 N028 0 .01µ
M§Q1 IN N014 N012 N012 Si4410DY
M§Q2 IN N016 N012 N012 Si4410DY
M§Q3 N012 N020 0 0 Si4410DY
L1 N012 N018 10µ
D1 0 N012 1N5818
R1 N018 OUT2 .03
C4 N002 N012 .1µ
D2 N001 N002 1N5818
D3 N001 N011 1N5818
M§Q4 IN N013 N010 N010 Si4410DY
M§Q5 IN N015 N010 N010 Si4410DY
M§Q6 N010 N019 0 0 Si4410DY
L2 N010 N017 10µ
D4 0 N010 1N5818
R2 N017 OUT1 .03
C5 N011 N010 .1µ
C6 OUT1 0 220µ
C7 OUT2 0 220µ
R3 N025 0 10K
C8 N023 N025 1000p
C9 N025 0 470p
R4 N024 0 10K
C10 N022 N024 1000p
C11 N024 0 470p
C12 N018 OUT2 1000p
C13 N017 OUT1 1000p
Q7 N007 N005 IN 0 2N2907
R5 N007 0 10K
R6 IN N005 1K
V1 IN 0 20
XU1 N026 N017 OUT1 N001 N022 MP_01 N027 0 N008 N009 N021 N023 0 OUT2 OUT2 N018 N028 N005 N007 IN N002 N016 N012 N014 N003 N020 0 N001 N019 IN N013 N010 N015 N011 N004 N006 LTC1439
C14 N007 0 1µ
Rload1 OUT1 0 100
Rload2 OUT2 0 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 7m startup
.lib LTC1439.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1440.asc
V1 Vcc 0 PWL(0 0 1m 3.3)
XU1 N002 N001 Vcc 0 OUT 0 N001 N001 LTC1440
R1 N002 0 1.13Meg
R2 Vcc N002 1.65Meg
.tran 1m
* µPower 2.9V Vcc Threshold Detector
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1441.asc
V1 +V 0 3.3
XU1 OUT 0 N002 N001 +V LTC1441
C1 OUT N002 .39p Rser=5K Lser=60 Cpar=3.9p
R1 N002 0 470K
R2 +V N002 1Meg
C2 N001 0 10p
R3 OUT N001 1.2Meg
.tran 3m startup
* 32.768KHz "Watch Crystal" Oscillator
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1442.asc
V1 N003 0 3.3
V2 N004 0 pulse(0 3.3 0 .5m .5m 0 1m)
XU1 N001 0 N004 N005 N005 N005 N003 N002 LTC1442
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1443.asc
V1 N001 0 3.3
V2 IN 0 PULSE(1 1.3 0 50m 50m 0 100m)
XU1 OUT N001 IN N002 N002 0 0 LTC1443
.tran 300m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1444.asc
V1 N001 0 5
V2 N002 0 PULSE(0 3.3 0 5m 5m 0 10m)
XU1 N003 N001 N002 N004 N004 0 N004 LTC1444
R1 N001 N003 10K
.tran 30m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1445.asc
V1 N001 0 5
V2 N002 0 PULSE(0 3.3 0 5m 5m 0 10m)
XU1 N003 N001 N002 N004 N004 0 N004 LTC1445
.tran 30m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1457.asc
V1 +V 0 15
V2 -V 0 -15
R1 N002 N001 1K
R2 N001 0 1K
V3 N003 0 SINE(0 1 1K)
XU1 N003 N001 N002 +V -V LT1457
.tran 3m
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\1461-2.5.asc
V1 N001 0 5
I1 N002 0 PULSE(0 10m 1.5m 10n 10n 2m 200m)
C1 N002 0 2µ
XU1 0 N001 N001 N002 LT1461-2.5
.tran 7m
.lib LT1461.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1461-3.3.asc
V1 N001 0 5.8
I1 N002 0 PULSE(0 10m 1.5m 10n 10n 2m 200m)
C1 N002 0 2µ
XU1 0 N001 N001 N002 LT1461-3.3
.tran 7m
.lib LT1461.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1461-3.asc
V1 N001 0 5.5
I1 N002 0 PULSE(0 10m 1.5m 10n 10n 2m 200m)
C1 N002 0 2µ
XU1 0 N001 N001 N002 LT1461-3
.tran 7m
.lib LT1461.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1461-4.096.asc
V1 N001 0 6.6
I1 N002 0 PULSE(0 10m 1.5m 10n 10n 2m 200m)
C1 N002 0 2µ
XU1 0 N001 N001 N002 LT1461-4.096
.tran 7m
.lib LT1461.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1461-5.asc
V1 N001 0 7.5
I1 N002 0 PULSE(0 10m 1.5m 10n 10n 2m 200m)
C1 N002 0 2µ
XU1 0 N001 N001 N002 LT1461-5
.tran 7m
.lib LT1461.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1462.asc
V1 +V 0 15
V2 -V 0 -15
V3 IN 0 AC 1
C1 N002 N004 .033µ
R1 N002 N001 237K
R2 N004 N001 249K
R3 N001 IN 237K
C2 OUT N005 .01µ
R4 OUT N003 154K
R5 N005 N003 249K
R6 N003 N002 154K
C3 N003 0 .33µ
C4 N001 0 .1µ
XU1 0 N004 +V -V N002 LT1462
XU2 0 N005 +V -V OUT LT1462
.ac oct 100 1m 1K
* 10Hz 4th Order Chebyshev Lowpass Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1463.asc
V1 +V 0 15
V2 -V 0 -15
V3 IN 0 AC 1
C1 N002 N004 .033µ
R1 N002 N001 237K
R2 N004 N001 249K
R3 N001 IN 237K
C2 OUT N005 .01µ
R4 OUT N003 154K
R5 N005 N003 249K
R6 N003 N002 154K
XU1 0 N004 +V -V N002 LT1462
XU2 0 N005 +V -V OUT LT1462
C3 N003 0 .33µ
C4 N001 0 .1µ
.ac oct 100 1m 1K
* 10Hz 4th Order Chebyshev Lowpass Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1464.asc
V1 +V 0 15
V2 -V 0 -15
V3 IN 0 AC 1
C1 N002 N004 .033µ
R1 N002 N001 237K
R2 N004 N001 249K
R3 N001 IN 237K
C2 OUT N005 .01µ
R4 OUT N003 154K
R5 N005 N003 249K
R6 N003 N002 154K
C3 N003 0 .33µ
C4 N001 0 .1µ
XU1 0 N004 +V -V N002 LT1464
XU2 0 N005 +V -V OUT LT1464
.ac oct 100 1m 1K
* 10Hz 4th Order Chebyshev Lowpass Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1465.asc
V1 +V 0 15
V2 -V 0 -15
V3 IN 0 AC 1
C1 N002 N004 .033µ
R1 N002 N001 237K
R2 N004 N001 249K
R3 N001 IN 237K
C2 OUT N005 .01µ
R4 OUT N003 154K
R5 N005 N003 249K
R6 N003 N002 154K
C3 N003 0 .33µ
C4 N001 0 .1µ
XU1 0 N004 +V -V N002 LT1464
XU2 0 N005 +V -V OUT LT1464
.ac oct 100 1m 1K
* 10Hz 4th Order Chebyshev Lowpass Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1466.asc
V1 +V 0 3.3
R1 N001 IN 29.5K
V2 IN 0 1.65 AC 1
C1 N002 N001 10000p
R2 N003 N002 8.6K
C2 N004 N003 10000p
R3 N005 N004 11.8K
C3 N006 N005 10000p
R4 N007 N006 21.5K
C4 OUT N007 10000p
R5 N008 +V 10K
R6 N008 0 10K
R7 OUT N009 11.8K
XU1 N004 N001 +V 0 N002 LT1466
XU2 N008 N003 +V 0 N004 LT1466
XU3 N009 N005 +V 0 N006 LT1466
XU4 N008 N007 +V 0 OUT LT1466
.ac oct 100 10 10K
* 4-Pole 1KHz, 3.3V Single Supply, State Variable Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1466L.asc
V1 +V 0 3.3
R1 N001 IN 29.5K
V2 IN 0 1.65 AC 1
C1 N002 N001 10000p
R2 N003 N002 8.6K
C2 N004 N003 10000p
R3 N005 N004 11.8K
C3 N006 N005 10000p
R4 N007 N006 21.5K
C4 OUT N007 10000p
R5 N008 +V 10K
R6 N008 0 10K
R7 OUT N009 11.8K
XU1 N004 N001 +V 0 N002 LT1466
XU2 N008 N003 +V 0 N004 LT1466
XU3 N009 N005 +V 0 N006 LT1466
XU4 N008 N007 +V 0 OUT LT1466
.ac oct 100 10 10K
.options gminsteps=0 srcsteps=0
* 4-Pole 1KHz, 3.3V Single Supply, State Variable Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1467.asc
V1 +V 0 3.3
R1 N001 IN 29.5K
V2 IN 0 1.65 AC 1
C1 N002 N001 10000p
R2 N003 N002 8.6K
C2 N004 N003 10000p
R3 N005 N004 11.8K
C3 N006 N005 10000p
R4 N007 N006 21.5K
C4 OUT N007 10000p
R5 N008 +V 10K
R6 N008 0 10K
R7 OUT N009 11.8K
XU1 N004 N001 +V 0 N002 LT1466
XU2 N008 N003 +V 0 N004 LT1466
XU3 N009 N005 +V 0 N006 LT1466
XU4 N008 N007 +V 0 OUT LT1466
.ac oct 100 10 10K
.options gminsteps=0 srcsteps=0
* 4-Pole 1KHz, 3.3V Single Supply, State Variable Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1467L.asc
V1 +V 0 3.3
R1 N001 IN 29.5K
V2 IN 0 1.65 AC 1
C1 N002 N001 10000p
R2 N003 N002 8.6K
C2 N004 N003 10000p
R3 N005 N004 11.8K
C3 N006 N005 10000p
R4 N007 N006 21.5K
C4 OUT N007 10000p
R5 N008 +V 10K
R6 N008 0 10K
R7 OUT N009 11.8K
XU1 N004 N001 +V 0 N002 LT1466
XU2 N008 N003 +V 0 N004 LT1466
XU3 N009 N005 +V 0 N006 LT1466
XU4 N008 N007 +V 0 OUT LT1466
.ac oct 100 10 10K
.options gminsteps=0 srcsteps=0
* 4-Pole 1KHz, 3.3V Single Supply, State Variable Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1468-2.asc
V1 +V 0 15
V2 -V 0 -15
R1 OUT N002 22.1K
R2 N001 IN 11K
V3 IN 0 AC 1
R3 0 N001 121
C1 N002 N001 1000p
C2 OUT N001 1000p
XU1 0 N002 +V -V OUT LT1468-2
.ac oct 100 10K 1Meg
* 100KHz Low Distortion Bandpass Filter
.lib LTC4.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1468.asc
V1 +V 0 15
V2 -V 0 -15
R1 OUT N002 22.1K
R2 N001 IN 11K
V3 IN 0 AC 1
XU1 0 N002 +V -V OUT LT1468
R3 0 N001 121
C1 N002 N001 1000p
C2 OUT N001 1000p
.ac oct 100 10K 1Meg
* 100KHz Low Distortion Bandpass Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1469-2.asc
V1 +V 0 15
V2 -V 0 -15
R1 OUT N002 22.1K
R2 N001 IN 11K
V3 IN 0 AC 1
R3 0 N001 121
C1 N002 N001 1000p
C2 OUT N001 1000p
XU1 0 N002 +V -V OUT LT1468-2
.ac oct 100 10K 1Meg
* 100KHz Low Distortion Bandpass Filter
.lib LTC4.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1469.asc
V1 +V 0 15
V2 -V 0 -15
R1 N002 N001 1K
R2 N001 0 1K
V3 N003 0 SINE(0 1 1K)
XU1 N003 N001 +V -V N002 LT1468
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1473L.asc
XU1 NC_01 NC_02 0 N005 N006 N007 N009 0 N011 N010 N008 OUT N002 N004 N001 N003 LTC1473L
V1 IN1 0 3.3
V2 IN2 0 4.8
D1 IN1 N006 BAT54
D2 IN2 N006 BAT54
C1 N005 0 2000p
C2 N006 0 1µ
L1 N006 N009 1m Rpar=100K
C3 N007 0 1µ
M§Q1 IN1 N003 N001 N001 Si9428DY
M§Q2 N002 N004 N001 N001 Si9428DY
R1 N002 OUT .04
C4 OUT 0 100µ
M§Q3 N002 N011 N010 N010 Si9428DY
M§Q4 IN2 N008 N010 N010 Si9428DY
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 10m startup
.lib LTC1473L.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1474-3.3.asc
V1 IN 0 10
L1 N001 OUT 100µ
D1 0 N001 MBR0530L
C1 OUT 0 100µ
XU1 OUT N003 N002 0 N001 IN IN N004 LTC1474 top=1.68Meg bot=1Meg
Rload OUT 0 25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LTC1474.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1474-5.asc
V1 IN 0 10
L1 N001 OUT 100µ
D1 0 N001 MBR0530L
C1 OUT 0 100µ
XU1 OUT N003 N002 0 N001 IN IN N004 LTC1474 top=3.05Meg bot=1Meg
Rload OUT 0 25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
.lib LTC1474.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1474.asc
V1 IN 0 10
L1 N001 OUT 100µ
D1 0 N001 MBR0530L
C1 OUT 0 100µ
R1 OUT N005 1.68Meg
R2 N005 0 1Meg
XU1 N005 N003 N002 0 N001 IN IN N004 LTC1474 top=10 bot=1T
Rload OUT 0 25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LTC1474.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1475-3.3.asc
V1 IN 0 10
L1 N001 OUT 100µ
D1 0 N001 MBR0530L
C1 OUT 0 100µ
XU1 OUT N002 IN 0 N001 IN IN N003 LTC1475 top=1.68Meg bot=1Meg
Rload OUT 0 20
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LTC1475.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1475-5.asc
V1 IN 0 10
L1 N001 OUT 100µ
D1 0 N001 MBR0530L
C1 OUT 0 100µ
XU1 OUT N002 IN 0 N001 IN IN N003 LTC1475 top=3.05Meg bot=1Meg
Rload OUT 0 25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
.lib LTC1475.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1475.asc
V1 IN 0 10
L1 N001 OUT 100µ
D1 0 N001 MBR0530L
R2 OUT N004 1.68Meg
R3 N004 0 1Meg
C1 OUT 0 100µ
XU1 N004 N002 IN 0 N001 IN IN N003 LTC1475 top=10 bot=1T
Rload OUT 0 20
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LTC1475.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1477.asc
XU1 OUT IN IN N001 0 IN IN LTC1477
V1 IN 0 5
V2 N001 0 5
Iload OUT 0 0
.dc Iload 0 1.5 10m
.lib LTC2.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1478.asc
V1 IN 0 5
V2 N001 0 5
Iload OUT 0 0
XU1 OUT IN IN N001 0 IN IN LTC1477
.dc Iload 0 1.5 10m
.lib LTC2.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1490.asc
V1 +V 0 5
R1 OUT N001 50K
XU1 N002 N001 +V 0 OUT LT1490A
C1 N001 0 .1µ
R2 OUT N002 59K
R3 +V N002 100K
R4 N002 0 100K
.tran 1 startup
* Square Wave Oscillator
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1490A.asc
V1 +V 0 5
R1 OUT N001 50K
C1 N001 0 .1µ
R2 OUT N002 59K
R3 +V N002 100K
R4 N002 0 100K
XU1 N002 N001 +V 0 OUT LT1490A
.tran 1 startup
* Square Wave Oscillator
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1491.asc
V1 +V 0 5
R1 OUT N001 50K
C1 N001 0 .1µ
R2 OUT N002 59K
R3 +V N002 100K
R4 N002 0 100K
XU1 N002 N001 +V 0 OUT LT1490A
.tran 1 startup
* Square Wave Oscillator
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1492.asc
V1 +V 0 9
R1 N004 N003 4.99K
R2 N003 IN 10K
V3 IN 0 SINE(0 1 100 .3 0 0 75)
XU1 0 N003 +V 0 N005 LT1492
R3 N005 N004 15K
XU2 N004 N001 +V 0 N002 LT1492
R4 N002 N001 10K
R5 N001 0 6.49K
R6 OUT N002 10K
C1 OUT 0 10µ
.tran 2
* Precision AC to DC Converter(Full Wave Rectifier and Filter)
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1493.asc
V1 +V 0 9
R1 N004 N003 4.99K
R2 N003 IN 10K
V3 IN 0 SINE(0 1 100 .3 0 0 75)
R3 N005 N004 15K
R4 N002 N001 10K
R5 N001 0 6.49K
R6 OUT N002 10K
C1 OUT 0 10µ
XU1 0 N003 +V 0 N005 LT1492
XU2 N004 N001 +V 0 N002 LT1492
.tran 2
* Precision AC to DC Converter(Full Wave Rectifier and Filter)
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1494.asc
V1 +V 0 5
V2 -V 0 -5
XU1 N005 N008 +V -V N002 LT1494
C1 N001 IN .015µ
C2 N005 N001 .015µ
R1 N009 IN 215K
R2 N005 N009 215K
C3 N009 0 .03µ
R3 N002 N001 100K
R4 N005 0 215K
C4 N005 0 .1µ
R5 N002 N008 200K
R6 N008 0 100K
C5 N002 N008 .01µ
V3 IN 0 AC 1
R7 N002 N006 10K
C6 N006 0 .1µ
C7 N003 N006 .015µ
C8 N007 N003 .015µ
R8 N011 N006 169K
R9 N007 N011 169K
C9 N011 0 .03µ
R10 N004 N003 80.6K
R11 N007 0 169K
C10 N007 0 .1µ
R12 N004 N010 200K
R13 N010 0 100K
C11 N004 N010 .01µ
R14 OUT N004 10K
C12 0 OUT .1µ
XU2 N007 N010 +V -V N004 LT1494
.ac oct 100 1 1K
* 6th Order 10Hz Elliptic Lowpass Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1495.asc
V1 +V 0 5
V2 -V 0 -5
C1 N001 IN .015µ
C2 N005 N001 .015µ
R1 N009 IN 215K
R2 N005 N009 215K
C3 N009 0 .03µ
R3 N002 N001 100K
R4 N005 0 215K
C4 N005 0 .1µ
R5 N002 N008 200K
R6 N008 0 100K
C5 N002 N008 .01µ
V3 IN 0 AC 1
R7 N002 N006 10K
C6 N006 0 .1µ
C7 N003 N006 .015µ
C8 N007 N003 .015µ
R8 N011 N006 169K
R9 N007 N011 169K
C9 N011 0 .03µ
R10 N004 N003 80.6K
R11 N007 0 169K
C10 N007 0 .1µ
R12 N004 N010 200K
R13 N010 0 100K
C11 N004 N010 .01µ
R14 OUT N004 10K
C12 0 OUT .1µ
XU1 N005 N008 +V -V N002 LT1494
XU2 N007 N010 +V -V N004 LT1494
.ac oct 100 1 1K
* 6th Order 10Hz Elliptic Lowpass Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1496.asc
V1 +V 0 5
V2 -V 0 -5
C1 N001 IN .015µ
C2 N005 N001 .015µ
R1 N009 IN 215K
R2 N005 N009 215K
C3 N009 0 .03µ
R3 N002 N001 100K
R4 N005 0 215K
C4 N005 0 .1µ
R5 N002 N008 200K
R6 N008 0 100K
C5 N002 N008 .01µ
V3 IN 0 AC 1
R7 N002 N006 10K
C6 N006 0 .1µ
C7 N003 N006 .015µ
C8 N007 N003 .015µ
R8 N011 N006 169K
R9 N007 N011 169K
C9 N011 0 .03µ
R10 N004 N003 80.6K
R11 N007 0 169K
C10 N007 0 .1µ
R12 N004 N010 200K
R13 N010 0 100K
C11 N004 N010 .01µ
R14 OUT N004 10K
C12 0 OUT .1µ
XU1 N005 N008 +V -V N002 LT1494
XU2 N007 N010 +V -V N004 LT1494
.ac oct 100 1 1K
* 6th Order 10Hz Elliptic Lowpass Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1497.asc
V1 +V 0 5
V2 -V 0 -5
R1 N007 N006 560
XU1 0 N006 +V -V N007 LT1497
R2 N002 N006 560
R3 N002 N001 560
XU2 N004 N001 +V -V N002 LT1497
R4 N001 0 560
V3 N004 0 PULSE(0 1 0 10n 10n .5u 1u)
R5 N003 N002 68.1
R6 N008 N007 68.1
L1 N003 N008 1m
L2 N005 0 1m
Rload N005 0 135
.tran 50u
K1 L1 L2 1
* HSDL2 Single Pair Line Driver
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1498.asc
V1 +V 0 5
R1 N002 N001 6.81K
V3 N006 0 2.5
XU1 N006 N004 +V 0 N002 LT1498
C1 N002 N004 100p
R3 N004 N001 11.3K
R4 N001 IN 6.81K
V2 IN 0 2.5 AC 1
R2 OUT N003 5.23K
XU2 N006 N005 +V 0 OUT LT1498
C2 OUT N005 47p
R5 N005 N003 10.2K
R6 N003 N002 5.23K
C3 N001 0 330p
C4 N003 0 1000p
.ac oct 100 1 1Meg
* Single Supply 100KHz 4th Order Butterworth Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1499.asc
V1 +V 0 5
R1 N002 N001 6.81K
V3 N006 0 2.5
C1 N002 N004 100p
R3 N004 N001 11.3K
R4 N001 IN 6.81K
V2 IN 0 2.5 AC 1
R2 OUT N003 5.23K
C2 OUT N005 47p
R5 N005 N003 10.2K
R6 N003 N002 5.23K
C3 N001 0 330p
C4 N003 0 1000p
XU1 N006 N004 +V 0 N002 LT1498
XU2 N006 N005 +V 0 OUT LT1498
.ac oct 100 1 1Meg
* Single Supply 100KHz 4th Order Butterworth Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1500-3.asc
L1 N001 N002 33µ
V1 IN 0 3
C1 OUT 0 220µ Rser=0.05
R3 N006 N005 100K
C2 N005 0 2000p
C3 N007 0 1000p
R8 N007 0 1Meg
D1 N002 OUT 1N5818
XU1 IN N006 IN N001 MP_01 0 0 N002 0 N003 N004 N007 0 OUT LT1500-3
Rload OUT 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT1500-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1500.asc
L1 N001 N002 33µ
V1 IN 0 2.5
R1 OUT N005 204K
R2 N005 0 127K
C1 OUT 0 220µ Rser=0.05
R3 N007 N006 100K
C2 N006 0 2000p
C3 N009 0 1000p
R4 N009 0 1Meg
XU1 IN N007 IN N001 MP_01 0 0 N002 0 N003 N004 N009 N008 N005 LT1500
D1 N002 OUT 1N5818
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LT1500.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1501-3.3.asc
L1 N001 N002 33µ
V1 IN 0 2.5
C1 OUT 0 220µ Rser=0.05
D1 N002 OUT 1N5818
XU1 IN IN N001 0 N002 N003 N004 OUT LT1501-3.3
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT1501-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1501-5.asc
L1 N001 N002 33µ
V1 IN 0 3
C1 OUT 0 220µ Rser=0.05
D1 N002 OUT 1N5818
XU1 IN IN N001 0 N002 N003 N004 OUT LT1501-5
R1 OUT 0 30
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LT1501-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1501.asc
L1 N001 N002 33µ
V1 IN 0 2.5
R1 OUT N005 204K
R2 N005 0 127K
C1 OUT 0 220µ Rser=0.05
D1 N002 OUT 1N5818
XU1 IN IN N001 0 N002 N003 N004 N005 LT1501
Rload OUT 0 20
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT1501.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1502-3.3.asc
XU1 N001 N002 N004 0 IN N005 N003 OUT LTC1502-3.3
C1 N002 N004 1µ
C2 N003 N005 1µ
C3 N001 0 10µ
C4 OUT 0 10µ
Rload OUT 0 100
V1 IN 0 1.4
.tran 2m startup
.lib LTC1502-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1503-1.8.asc
C1 N001 N004 1µ
C2 N002 N003 1µ
C3 OUT 0 10µ
Rload OUT 0 18
C4 N005 0 100p
V1 IN 0 PWL(0 6 5m 2.4)
XU1 OUT N002 N003 IN N005 N004 0 N001 LTC1503-1.8
.tran 5m
.lib LTC1503-1.8.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1503-2.asc
C1 N001 N004 1µ
C2 N002 N003 1µ
C3 OUT 0 10µ
Rload OUT 0 18
C4 N005 0 100p
XU1 OUT N002 N003 IN N005 N004 0 N001 LTC1503-2
V1 IN 0 PWL(0 6 5m 2.4)
.tran 5m
.lib LTC1503-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1504-3.3.asc
V1 IN 0 5
L1 N003 OUT 50µ
C1 OUT 0 100µ Rser=.1
C2 N006 0 .01µ
R1 IN N001 47K
C3 N004 0 5000p
R2 N005 N004 5K
XU1 N001 IN N003 0 OUT N002 N006 N005 LTC1504 top=20.4K bot=12.6K
Rload OUT 0 50
.tran 5m startup
.lib LTC1504.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1504.asc
V1 IN 0 5
L1 N003 OUT 50µ
C1 OUT 0 100µ Rser=.1
R1 OUT N006 20.4K
R2 N006 0 12.6K
C2 N007 0 .01µ
R3 IN N001 47K
C3 N004 0 5000p
XU1 N001 IN N003 0 N006 N002 N007 N005 LTC1504 top=10 bot=1T
R4 N005 N004 5K
Rload OUT 0 100
.tran 5m startup
.lib LTC1504.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1504A-3.3.asc
V1 IN 0 5
L1 N003 OUT 50µ
C1 OUT 0 100µ Rser=.1
C2 N006 0 .01µ
R1 IN N001 47K
C3 N004 0 5000p
R2 N005 N004 5K
XU1 N001 IN N003 0 OUT N002 N006 N005 LTC1504A top=20.4K bot=12.6K
Rload OUT 0 50
.tran 5m startup
.lib LTC1504A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1504A.asc
V1 IN 0 5
L1 N003 OUT 50µ
C1 OUT 0 100µ Rser=.1
R1 OUT N006 20.4K
R2 N006 0 12.6K
C2 N007 0 .01µ
R3 IN N001 47K
C3 N004 0 5000p
R4 N005 N004 5K
XU1 N001 IN N003 0 N006 N002 N007 N005 LTC1504A top=10 bot=1T
Rload OUT 0 10
.tran 5m startup
.lib LTC1504A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1505-1.asc
M§Q1 N002 N006 N007 N007 Si4412DY
M§Q2 N007 N010 0 0 Si4412DY
L1 N007 N008 15µ
D1 0 N007 MBRS140
R1 N008 OUT .025
R2 N008 N023 200
R3 OUT N024 200
R4 N014 0 4.93K
R5 N014 N017 300
R6 N012 N013 3K
C1 N017 0 1µ
C2 N013 0 .33µ
C3 N019 0 .1µ
R7 N002 N018 5K
C4 N001 N007 .68µ
C5 N004 0 2.2µ
D2 N004 N001 1N4148
D3 N001 N003 1N4148
C6 N003 0 .1µ
R8 IN N015 100K
R9 N011 0 4K
R10 IN N011 4K
C7 N002 0 47µ
V1 IN 0 24
V2 OUT 0 PWL(0 12 1m 12 10m 17)
R11 N006 N005 5
M§Q3 IN N009 N002 N002 Si9803DY
R12 N020 N021 1K
C8 N020 0 .68µ
XU1 N001 N005 N007 MP_01 N015 0 N011 N009 MP_02 MP_03 N021 N019 N018 N022 N016 N016 N016 N012 N014 OUT N023 N008 N024 N002 N003 N004 N010 0 LT1505-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 10m
.ic V(vc)=1 V(prg)=2.5
.lib LT1505-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1505.asc
M§Q1 N003 N008 N009 N009 Si4412DY
M§Q2 N009 N012 0 0 Si4412DY
L1 N009 N010 15µ
D1 0 N009 MBRS140
R1 N010 OUT .025
R2 N010 N025 200
R3 OUT N026 200
R4 N016 0 4.93K
R5 N016 N019 300
R6 N014 N015 3K
C1 N019 0 1µ
C2 N015 0 .33µ
C3 N021 0 .1µ
R7 N003 N020 5K
C4 N001 N009 .68µ
C5 N005 0 2.2µ
D2 N005 N001 1N4148
D3 N001 N004 1N4148
C6 N004 0 .1µ
R8 IN N017 100K
R9 N013 0 4K
R10 IN N013 4K
C7 N003 0 47µ
V1 IN 0 24
V2 OUT 0 PWL(0 12 1m 12 10m 17)
R11 N008 N007 5
M§Q3 IN N011 N002 N002 Si9803DY
XU1 N001 N007 N009 MP_01 N017 0 N013 N011 N006 N003 N023 N021 N020 N024 N018 N018 N018 N014 N016 OUT N025 N010 N026 N003 N004 N005 N012 0 LT1505
R12 N002 N003 .025
C8 N003 N006 1µ
R13 N022 N023 1K
C9 N022 0 .68µ
R14 N006 N002 500
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 10m
.ic V(vc)=1 V(prg)=2.5
.lib LT1505.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1506-3.3.asc
V1 IN 0 5
C1 N004 0 .0015µ
C2 OUT 0 100µ Rser=50m
L1 N003 OUT 5µ
C3 N001 N003 .68µ
D1 OUT N001 1N914
D2 0 N003 MBRS340
XU1 IN N001 OUT 0 N004 N002 MP_01 N003 LT1506 top=1.82K bot=4.99K
Rload OUT 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT1506.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1506.asc
V1 IN 0 5
C1 N004 0 .0015µ
C2 OUT 0 100µ Rser=50m
L1 N003 OUT 5µ
C3 N001 N003 .68µ
R1 OUT N005 1.82K
R2 N005 0 4.99K
D1 OUT N001 1N914
D2 0 N003 MBRS340
XU1 IN N001 N005 0 N004 N002 MP_01 N003 LT1506 top=10 bot=1T
Rload OUT 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT1506.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1507-3.3.asc
R1 N005 N004 1K
D1 0 N003 MBRS340
D2 IN N001 1N914
C1 OUT 0 100µ Rser=0.05
L1 N003 OUT 10µ Rser=0.02 Rpar=5000
V1 IN 0 12
C3 N005 0 .001µ
C4 N004 0 .025µ
C5 N001 N003 .22µ
XU1 N001 IN N003 N002 MP_01 0 OUT N005 LT1507 top=1.815K bot=4.99K
Rload OUT 0 3.3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1507.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1507.asc
R1 N006 0 4.99K
R2 OUT N006 5.36K
R3 N005 N004 1K
D1 0 N003 MBRS340
D2 IN N001 1N914
C1 OUT 0 1µ
C2 OUT 0 100µ Rser=0.05
L1 N003 OUT 10µ Rser=0.02 Rpar=5000
V1 IN 0 12
C4 N005 0 1n
C5 N004 0 25n
XU1 N001 IN N003 N002 MP_01 0 N006 N005 LT1507 top=1K bot=1T
C6 N001 N003 .22µ
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1507.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1508.asc
M§Q1 N004 N025 0 0 SUD40N10-25
R1 N012 N014 330K
C1 VAO N014 .0047µ
C2 VAO N012 .047µ
V1 N008 0 17
R2 N017 N018 10K
C3 N013 N018 10p
C4 N013 N017 100p
L1 N003 N004 750µ
R3 N003 N006 1Meg
C5 N006 0 470p
D1 N004 PFC D
C6 PFC 0 18µ
D2 N001 N003 1N4001
D3 N002 N005 1N4001
D4 N002 N001 1N4001
D5 N005 N003 1N4001
R4 N002 0 .2
V2 N001 N005 SINE(0 165 600)
R5 N010 0 20K
R6 PFC N010 1Meg
R7 N010 N014 20K
R8 N007 N002 4K
C7 N034 0 .001µ
C8 N026 0 1000p
R9 N024 0 15K
R10 N011 N009 10K
R11 N013 0 4K
R12 N009 N002 1.6K
C9 N009 0 1000p
C10 N035 0 .001µ
R13 N032 0 .5
M§Q2 N028 N036 N032 N032 SUD40N10-25
L2 N015 0 10m
L3 N016 N021 20m
M§Q3 PFC N016 N021 N021 SUD40N10-25
L4 N021 N028 5m
L5 N022 0 200µ
R14 N016 N021 20K
D6 N016 N019 DZ
D7 N021 N019 DZ
D8 N022 N023 PDS5100
D9 0 N023 PDS5100
L6 N023 OUT 67µ
C11 OUT 0 470µ Rser=.1
R15 N027 N036 10
C12 N015 N020 1µ
R16 N020 N027 10
D10 0 N021 D
D11 N028 PFC D
R17 OUT N038 24K
R18 N038 0 730
C13 N030 0 100p
C14 0 N029 1000p
R19 N030 N029 10K
Q4 N030 N033 N037 0 NPN
R20 N037 0 100
R21 N032 N031 1K
C15 N031 0 500p
R22 N038 N033 10K
XU1 N025 0 0 N026 N009 N018 N013 N007 N006 VAO N010 N011 N035 N014 N024 N034 N008 N030 N031 N027 LT1508
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2.5m uic
.ic V(pfc)=385 V(vao)=3 V(out)=24 V(vc)=3
.model 1N4001 D
.model DZ D(Ron=1 Roff=1Meg Vrev=16)
K1 L2 L3 1
K2 L4 L5 1
.lib LT1508.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1509.asc
M§Q1 N004 N025 0 0 SUD40N10-25
R1 N012 N014 330K
C1 VAO N014 .0047µ
C2 VAO N012 .047µ
V1 N008 0 17
R2 N017 N018 10K
C3 N013 N018 10p
C4 N013 N017 100p
L1 N003 N004 750µ
R3 N003 N006 1Meg
C5 N006 0 470p
D1 N004 PFC D
C6 PFC 0 18µ
D2 N001 N003 1N4007
D3 N002 N005 1N4007
D4 N002 N001 1N4007
D5 N005 N003 1N4007
R4 N002 0 .2
V2 N001 N005 SIN(0 165 600)
R5 N010 0 20K
R6 PFC N010 1Meg
R7 N010 N014 20K
R8 N007 N002 4K
C7 N034 0 .001µ
C8 N026 0 1000p
R9 N024 0 15K
R10 N011 N009 10K
R11 N013 0 4K
R12 N009 N002 1.6K
C9 N009 0 1000p
XU1 N025 0 0 N026 N009 N018 N013 N007 N006 VAO N010 N011 N035 N014 N024 N034 N008 N030 N031 N027 LT1509
C10 N035 0 .001µ
R13 N032 0 .5
M§Q2 N028 N036 N032 N032 SUD40N10-25
L2 N015 0 10m
L3 N016 N021 20m
M§Q3 PFC N016 N021 N021 SUD40N10-25
L4 N021 N028 5m
L5 N022 0 200µ
R14 N016 N021 20K
D6 N016 N019 DZ
D7 N021 N019 DZ
D8 N022 N023 PDS5100
D9 0 N023 PDS5100
L6 N023 OUT 67µ
C11 OUT 0 470µ Rser=.1
R15 N027 N036 10
C12 N015 N020 1µ
R16 N020 N027 10
D10 0 N021 D
D11 N028 PFC D
R17 OUT N038 24K
R18 N038 0 730
C13 N030 0 100p
C14 0 N029 1000p
R19 N030 N029 10K
Q4 N030 N033 N037 0 NPN
R20 N037 0 100
R21 N032 N031 1K
C15 N031 0 500p
R22 N038 N033 10K
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2.5m uic
.ic V(pfc)=385 V(vao)=3 V(out)=24 V(vc)=3
.model 1N4007 D(Is=7n Rs=34m N=1.8 Cjo=10p TT=100n)
.model DZ D(Ron=1 Roff=1Meg Vrev=16)
K1 L2 L3 1
K2 L4 L5 1
.lib LT1509.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1510-5.asc
V1 IN 0 14
L1 N007 N001 10µ
C1 N004 N007 .22µ
D1 N001 N004 1N4148
R1 BAT N002 70.6K
R2 N002 0 100K
R3 N006 0 1K
C2 N006 N005 .1µ
R4 BAT N003 1
V2 N003 0 3
R5 N009 0 300
C3 N009 N008 1µ
R6 N008 0 6.19K
C4 BAT 0 22µ
D2 0 N007 1N5818
XU1 0 N007 N004 MP_01 N002 MP_02 N001 MP_03 MP_04 BAT MP_05 N005 N008 IN LT1510-5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
.lib LT1510-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1510.asc
XU1 0 N007 N004 MP_01 N002 MP_02 N001 MP_03 MP_04 BAT MP_05 N005 N008 IN LT1510
V1 IN 0 14
L1 N007 N001 10µ
C1 N004 N007 .22µ
D1 N001 N004 1N4148
R1 BAT N002 70.6K
R2 N002 0 100K
R3 N006 0 1K
C2 N006 N005 .1µ
R4 BAT N003 1
V2 N003 0 3
R5 N009 0 300
C3 N009 N008 1µ
R6 N008 0 6.19K
C4 BAT 0 22µ
D2 0 N007 1N5818
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
.lib LT1510.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1512.asc
V1 IN 0 5
C4 N006 0 .2µ
C2 BAT 0 100µ Rser=.1
C5 N001 N002 1µ
R3 N007 N006 100
R2 N005 0 6.19K
R1 BAT N005 18.7K
D1 N002 BAT MBRS130L
L2 N009 N002 33µ
L1 IN N001 33µ
XU1 N007 N005 N008 N004 IN 0 0 N001 LT1512
R6 BAT N003 1
R4 N009 0 .1
R5 N009 N008 24
C1 N008 0 .22µ
V2 N003 0 3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
K1 L1 L2 1.
.tran 1m
.lib LT1512.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1513-2.asc
V1 IN 0 5
C4 N006 0 .2µ
C2 BAT 0 100µ Rser=.1
C5 N001 N002 1µ
R3 N007 N006 100
R2 N005 0 6.19K
R1 BAT N005 18.7K
D1 N002 BAT MBRS130L
L2 N009 N002 33µ
L1 IN N001 33µ
R6 BAT N004 1
R4 N009 0 .08
R5 N009 N008 24
C1 N008 0 .22µ
V2 N004 0 3
XU1 N007 N005 N008 0 N001 N003 IN LT1513-2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
K1 L1 L2 1.
.tran 1m
.lib LT1513-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1513.asc
V1 IN 0 5
C4 N006 0 .2µ
C2 BAT 0 100µ Rser=.1
C5 N001 N002 1µ
R3 N007 N006 100
R2 N005 0 6.19K
R1 BAT N005 18.7K
D1 N002 BAT MBRS130L
L2 N009 N002 33µ
L1 IN N001 33µ
R6 BAT N004 1
R4 N009 0 .08
R5 N009 N008 24
C1 N008 0 .22µ
V2 N004 0 3
XU1 N007 N005 N008 0 N001 N003 IN LT1513
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
K1 L1 L2 1.
.tran 1m
.lib LT1513.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1514-3.3.asc
C5 N003 N004 1µ
V2 IN 0 3
C1 OUT 0 100µ
Rload OUT 0 100
XU1 IN N001 N002 0 N004 N003 IN OUT LTC1514-3.3
.tran 5m startup
.lib LTC1514-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1514-5.asc
C5 N003 N004 1µ
V2 IN 0 3
C1 OUT 0 100µ
Rload OUT 0 100
XU1 IN N001 N002 0 N004 N003 IN OUT LTC1514-5
.tran 5m startup
.lib LTC1514-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1515-3.3.asc
V1 IN 0 3
R1 IN N001 5K
C1 N002 N003 1µ
C2 OUT 0 10µ
Rload OUT 0 100
XU1 IN N001 0 0 N003 N002 IN OUT LTC1515-3.3
.tran 2.5m startup
.lib LTC1515-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1515-3.asc
V1 IN 0 3
R1 IN N001 5K
C1 N002 N003 1µ
C2 OUT 0 10µ
Rload OUT 0 100
XU1 IN N001 0 0 N003 N002 IN OUT LTC1515-3
.tran 1m startup
.lib LTC1515-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1515.asc
V1 IN 0 3
R1 IN N001 5K
C1 N003 N004 1µ
C2 OUT 0 10µ
R2 OUT N002 170K
R3 N002 0 100K
Rload OUT 0 100
XU1 IN N001 N002 0 N004 N003 IN OUT LTC1515
.tran 1m startup
.lib LTC1515.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1516.asc
XU1 N001 IN OUT N003 N004 0 0 N002 LTC1516
C1 N002 N001 .22µ
C2 N004 N003 .22µ
V1 IN 0 3
C3 OUT 0 10µ
Rload OUT 0 100
.tran 1m startup
.lib LTC1516.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1517-3.3.asc
C2 N002 N001 .1µ
C1 OUT 0 6.8µ
V1 IN 0 3
Rload OUT 0 500
XU1 IN 0 OUT N002 N001 LTC1517-3.3
.tran 2m startup
.lib LTC1517-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1517-5.asc
XU1 IN 0 OUT N002 N001 LTC1517-5
C2 N002 N001 .1µ
C1 OUT 0 6.8µ
V1 IN 0 3
Rload OUT 0 500
.tran 1m startup
.lib LTC1517-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1521-3.3.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1.5µ
Rload OUT 0 500
XU1 OUT OUT 0 MP_01 N001 MP_02 MP_03 IN LT1521-3.3
.tran 1
.lib LT1521.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1521-3.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1.5µ
R3 OUT 0 500
XU1 OUT OUT 0 MP_01 N001 MP_02 MP_03 IN LT1521-3
.tran 1
.lib LT1521.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1521-5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1.5µ
Rload OUT 0 500
XU1 OUT OUT 0 MP_01 N001 MP_02 MP_03 IN LT1521-5
.tran 1
.lib LT1521.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1521.asc
XU1 OUT N002 0 MP_01 N001 MP_02 MP_03 IN LT1521
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1.5µ
R1 OUT N002 10K
Rload OUT 0 500
R2 N002 0 10K
.tran 1
.lib LT1521.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1522.asc
C1 N002 N001 .22µ
V1 IN 0 3
C2 OUT 0 10µ
Rload OUT 0 200
XU1 MP_01 IN OUT N001 N002 0 0 LTC1522
.tran 1m startup
.lib LTC1522.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1528.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 3.3µ
Rload OUT 0 500
XU1 OUT OUT 0 0 IN LT1528
.tran 1
.lib LT1528.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1529-3.3.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 47µ
Rload OUT 0 500
XU1 OUT OUT 0 IN IN LT1529-3.3
.tran 1
.lib LT1529.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1529-5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 47µ
Rload OUT 0 500
XU1 OUT OUT 0 IN IN LT1529-5
.tran 1
.lib LT1529.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1529.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 47µ
Rload OUT 0 500
XU1 OUT N001 0 IN IN LT1529
R1 OUT N001 500
R2 N001 0 500
.tran 1
.lib LT1529.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1530-1.9.asc
L1 N008 OUT 5µ
V1 IN 0 8
C1 OUT 0 330µ x7 Rser=.1
M§Q1 N008 N009 0 0 IRF7201
C3 N006 0 150p
C4 N005 0 .022µ
R1 N006 N005 10K
R2 IN N003 50K
M§Q2 IN N004 N008 N008 IRF7201
R3 N008 N007 20
D1 N002 N001 MBR0530L
D2 IN N002 MBR0530L
C5 N002 N008 .22µ
C6 N001 0 .01µ
C7 N001 0 10µ
XU1 N001 0 OUT N006 N003 N007 N009 N004 LTC1530 Top=22077 Bot=41K
Rload OUT 0 .14
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5m startup
.lib LTC1530.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1530-2.5.asc
L1 N008 OUT 5µ
V1 IN 0 8
C1 OUT 0 330µ x7 Rser=.1
M§Q1 N008 N009 0 0 IRF7201
C3 N006 0 150p
C4 N005 0 .022µ
R1 N006 N005 10K
R2 IN N003 50K
M§Q2 IN N004 N008 N008 IRF7201
R3 N008 N007 20
D1 N002 N001 MBR0530L
D2 IN N002 MBR0530L
C5 N002 N008 .22µ
C6 N001 0 .01µ
C7 N001 0 10µ
XU1 N001 0 OUT N006 N003 N007 N009 N004 LTC1530 Top=41996 Bot=41K
Rload OUT 0 .2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5m startup
.lib LTC1530.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1530-2.8.asc
L1 N008 OUT 5µ
V1 IN 0 8
C1 OUT 0 330µ x7 Rser=.1
M§Q1 N008 N009 0 0 IRF7201
C3 N006 0 150p
C4 N005 0 .022µ
R1 N006 N005 10K
R2 IN N003 50K
M§Q2 IN N004 N008 N008 IRF7201
R3 N008 N007 20
D1 N002 N001 MBR0530L
D2 IN N002 MBR0530L
C5 N002 N008 .22µ
C6 N001 0 .01µ
C7 N001 0 10µ
XU1 N001 0 OUT N006 N003 N007 N009 N004 LTC1530 Top=51955 Bot=41K
Rload OUT 0 .2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5m startup
.lib LTC1530.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1530-3.3.asc
L1 N008 OUT 5µ
V1 IN 0 8
M§Q1 N008 N009 0 0 IRF7201
C3 N006 0 150p
C4 N005 0 .022µ
R1 N006 N005 10K
R2 IN N003 50K
M§Q2 IN N004 N008 N008 IRF7201
R3 N008 N007 20
D1 N002 N001 MBR0530L
D2 IN N002 MBR0530L
C5 N002 N008 .22µ
C6 N001 0 .01µ
C7 N001 0 10µ
XU1 N001 0 OUT N006 N003 N007 N009 N004 LTC1530 Top=68555 Bot=41K
Rload OUT 0 .2
C1 OUT 0 330µ Rser=.1 x7
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 6m startup
.lib LTC1530.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1530.asc
L1 N008 OUT 5µ
V1 IN 0 8
C1 OUT 0 330µ x7 Rser=.1
M§Q1 N008 N009 0 0 IRF7201
C3 N006 0 150p
C4 N005 0 .022µ
R1 N006 N005 10K
XU1 N001 0 N010 N006 N003 N007 N009 N004 LTC1530 Top=10 Bot=1T
R2 IN N003 50K
M§Q2 IN N004 N008 N008 IRF7201
R3 OUT N010 68.5K
R4 N010 0 41K
R5 N008 N007 20
D1 N002 N001 MBR0530L
D2 IN N002 MBR0530L
C5 N002 N008 .22µ
C6 N001 0 .01µ
C7 N001 0 10µ
Rload OUT 0 .2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5.5m startup
.lib LTC1530.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1533.asc
L1 N005 0 1200µ Rser=0.02 Rpar=5000
L2 IN N004 300µ Rser=0.02 Rpar=5000
L3 0 N002 1200µ Rser=0.02 Rpar=5000
L4 N001 IN 300µ Rser=0.02 Rpar=5000
D1 N005 N003 1N5817
D2 N002 N003 1N5817
R1 OUT N015 7.50K
R2 N015 0 2.49K
R3 N013 0 16.9K
R4 N016 N017 6.8K
R5 0 N010 17K
R6 0 N012 17K
C1 N011 0 1000p
C2 0 N016 1500p
C3 N017 0 .015µ
V1 IN 0 3.3
L5 N003 OUT 100µ Rpar=5000
C4 OUT 0 100µ
XU1 MP_01 N001 MP_02 MP_03 N011 N013 N015 N018 0 N016 N014 N012 N010 IN N004 N007 LT1533
Rload 0 OUT 50
L6 N007 0 25n Rser=0.02 Rpar=5000
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
K1 L1 L2 L3 L4 1.
.lib LT1533.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1534-1.asc
L1 N012 0 25n Rser=0.02 Rpar=5000
D1 N001 OUT MBRS340
R1 OUT N011 7.5K
R2 N011 0 2.49K
R3 N005 0 16.9K
R4 N008 N007 6.8K
R5 N006 0 24K
R6 N009 0 24K
C1 N004 0 3300p
C2 N008 0 220p
C3 N007 0 .015µ
V1 IN 0 3.3
L2 IN N001 50µ Rser=0.02 Rpar=5000
C4 OUT 0 200µ Rser=0.05
R7 N001 N003 10
C6 N003 0 1000p
XU1 MP_01 N001 MP_02 MP_03 N004 N005 N011 N010 0 N008 N002 N009 N006 IN MP_04 N012 LT1534-1
Rload OUT 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LT1534-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1534.asc
L1 N012 0 25n Rser=0.02 Rpar=5000
D1 N001 OUT MBRS340
R1 OUT N011 7.5K
R2 0 N011 2.49K
R3 N005 0 16.9K
R4 N007 N008 6.8K
R5 0 N006 24K
R6 0 N009 24K
C1 N004 0 3300p
C2 0 N008 220p
C3 N007 0 .015µ
V1 IN 0 3.3
L2 IN N001 50µ Rser=0.02 Rpar=5000
C4 OUT 0 200µ Rser=0.05
XU1 MP_01 N001 MP_02 MP_03 N004 N005 N011 N010 0 N008 N002 N009 N006 IN N001 N012 LT1534
R7 N003 N001 10
C6 0 N003 1000p
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT1534.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1538-AUX.asc
C1 N021 0 .01µ
C2 N022 0 100p
C3 N023 0 .01µ
M§Q1 IN N010 N011 N011 Si4410DY
M§Q2 N011 N014 0 0 Si4410DY
L1 N011 N012 10µ
D1 0 N011 1N5818
R1 N012 OUT2 .03
C4 N002 N011 .1µ
D2 N001 N002 1N5818
D3 N001 N005 1N5818
M§Q3 IN N007 N009 N009 Si4410DY
M§Q4 N009 N013 0 0 Si4410DY
L2 N009 N008 10µ
D4 0 N009 1N5818
R2 N008 OUT1 .03
C5 N005 N009 .1µ
C6 OUT1 0 220µ
C7 OUT2 0 220µ
R3 N020 0 10K
C8 N018 N020 1000p
C9 N020 0 470p
R4 N019 0 10K
C10 N017 N019 1000p
C11 N019 0 470p
C12 N012 OUT2 1000p
C13 N008 OUT1 1000p
Rload1 0 OUT1 10
Rload2 0 OUT2 10
Q5 N006 N004 IN 0 2N2907
R7 N006 0 10K
R8 IN N004 1K
V1 IN 0 20
R9 N016 0 100K
R10 OUT2 N016 177K
C14 N006 0 1µ
XU1 N021 N008 OUT1 N001 N017 MP_01 N022 0 MP_02 MP_03 N015 N018 MP_04 N016 OUT2 N012 N023 N004 N006 OUT1 N002 N010 N011 MP_05 N003 N014 0 N001 N013 IN MP_06 N009 N007 N005 LTC1538-AUX
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 6.5m startup
.lib LTC1538-AUX.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1539.asc
XU1 N026 N017 OUT1 N001 N022 MP_01 N027 0 N008 N009 N021 N023 0 OUT2 OUT2 N018 N028 N005 N007 IN N002 N016 N012 N013 N003 N020 0 N001 N019 IN N014 N010 N015 N011 N004 N006 LTC1539
C1 N026 0 .01µ
C2 N027 0 100p
C3 N028 0 .01µ
M§Q1 IN N013 N012 N012 Si4410DY
M§Q2 IN N016 N012 N012 Si4410DY
M§Q3 N012 N020 0 0 Si4410DY
L1 N012 N018 10µ
D1 0 N012 1N5818
R1 N018 OUT2 .03
C4 N002 N012 .1µ
D2 N001 N002 1N5818
D3 N001 N011 1N5818
M§Q4 IN N014 N010 N010 Si4410DY
M§Q5 IN N015 N010 N010 Si4410DY
M§Q6 N010 N019 0 0 Si4410DY
L2 N010 N017 10µ
D4 0 N010 1N5818
R2 N017 OUT1 .03
C5 N011 N010 .1µ
C6 OUT1 0 220µ Rser=50m
C7 OUT2 0 220µ Rser=50m
R3 N025 0 10K
C8 N023 N025 1000p
C9 N025 0 470p
R4 N024 0 10K
C10 N022 N024 1000p
C11 N024 0 470p
C12 N018 OUT2 1000p
C13 N017 OUT1 1000p
Rload1 0 OUT1 10
Rload2 0 OUT2 10
Q7 N007 N005 IN 0 2N2907
R7 N007 0 10K
R8 IN N005 10K
V1 IN 0 20
C14 N007 0 1µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 7m startup
.lib LTC1539.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1540.asc
V1 +V 0 PWL(0 0 1 3.3)
R1 +V N001 4.32Meg
XU1 0 0 N001 N002 N002 N002 +V OUT LTC1540
R2 N001 0 3Meg
.tran 1
* Nanopower 2.9V Vcc Threshold Detector
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1541.asc
V1 +V 0 5
XU1 N001 N001 N003 0 N001 N004 N002 +V LTC1541
V2 N003 0 sine(1.2 1 1K)
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1542.asc
V1 N001 0 5
R1 N005 N004 5Meg
R2 N006 N002 500K
R3 N001 N003 5Meg
R4 N003 0 5Meg
R5 N005 N002 10Meg
C1 N004 N006 .1µ
XU1 N002 N003 N005 0 N003 N006 N004 N001 LTC1542
.tran .5 startup
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1550.asc
V1 IN 0 4.5
C1 N002 N006 .1µ
C2 OUT 0 10µ
R1 IN N004 10K
C3 N008 0 .1µ
R2 OUT N007 100K
R3 N007 0 100K
XU1 N001 N002 N003 OUT N006 0 0 N010 N011 N009 N008 N007 N005 N004 IN IN LTC1550
Rload OUT 0 1K
.tran 4m startup
.lib LTC1550.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1550CS8-4.1.asc
C1 N001 0 .1µ
C2 N003 N002 .1µ
V1 IN 0 4.5
C3 OUT 0 10µ
Rload OUT 0 1K
XU1 IN IN N002 OUT N003 0 N001 OUT LTC1550CS8-4.1
.tran 2m startup
.lib LTC1550CS8-4.1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1550L.asc
V1 IN 0 4.5
C1 N002 N006 .1µ
C2 OUT 0 10µ
R1 IN N004 10K
C3 N008 0 .1µ
R2 OUT N007 100K
R3 N007 0 100K
XU1 N001 N002 N003 OUT N006 0 0 N010 N011 N009 N008 N007 N005 N004 IN IN LTC1550L
Rload OUT 0 1K
.tran 1m startup
.lib LTC1550L.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1550LCS8-2.5.asc
C1 N001 0 .1µ
C2 N003 N002 .1µ
V1 IN 0 4.5
C3 OUT 0 10µ
Rload OUT 0 1K
XU1 IN IN N002 OUT N003 0 N001 OUT LTC1550LCS8-2.5
.tran 1m startup
.lib LTC1550LCS8-2.5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1550LCS8-2.asc
C1 N001 0 .1µ
C2 N003 N002 .1µ
V1 IN 0 4.5
C3 OUT 0 10µ
Rload OUT 0 1K
XU1 IN IN N002 OUT N003 0 N001 OUT LTC1550LCS8-2
.tran 1m startup
.lib LTC1550LCS8-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1550LCS8-4.1.asc
C1 N001 0 .1µ
C2 N003 N002 .1µ
V1 IN 0 4.5
C3 OUT 0 10µ
Rload OUT 0 1K
XU1 IN IN N002 OUT N003 0 N001 OUT LTC1550LCS8-4.1
.tran 1m startup
.lib LTC1550LCS8-4.1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1550LCS8.asc
C1 N002 0 .1µ
C2 N004 N003 .1µ
V1 IN 0 4.5
C3 OUT 0 10µ
XU1 IN IN N003 OUT N004 0 N002 N001 LTC1550LCS8
R1 N001 OUT 3K
R2 0 N001 1K
Rload OUT 0 1K
.tran .5m startup
.lib LTC1550LCS8.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1551CS8-4.1.asc
V1 IN 0 4.5
C1 N003 N002 .1µ
C2 N001 0 .1µ
C3 OUT 0 10µ
Rload OUT 0 1K
XU1 0 IN N002 OUT N003 0 N001 OUT LTC1551CS8-4.1
.tran 1.5m
.lib LTC1551CS8-4.1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1551LCS8-4.1.asc
V1 IN 0 5
C1 N003 N002 .1µ
C2 N001 0 .1µ
C3 OUT 0 10µ
Rload OUT 0 1K
XU1 0 IN N002 OUT N003 0 N001 OUT LTC1551LCS8-4.1
.tran 1m
.lib LTC1551LCS8-4.1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1551LCS8.asc
V1 IN 0 4.5
C1 N004 N003 .1µ
C2 N002 0 .1µ
C3 OUT 0 10µ
XU1 0 IN N003 OUT N004 0 N002 N001 LTC1551LCS8
R1 N001 OUT 10K
R2 0 N001 5K
Rload OUT 0 1K
.tran 1m
.lib LTC1551LCS8.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1553.asc
L1 N008 OUT 2µ
V1 IN 0 5
M§Q1 N008 N009 0 0 Si4410DY m=2
C1 N010 0 150p
C2 N011 0 .01µ
R1 N010 N011 8.2K
R2 IN N003 2.7K
M§Q2 IN N005 N008 N008 Si4410DY m=2
R3 N008 N007 20
C3 OUT 0 330µ x7 Rser=.1
C4 N012 0 .01µ
R4 IN N002 5.6K
R5 IN N004 5.6K
R6 IN N006 5.6K
V2 N001 0 12
C9 OUT 0 .1µ
XU1 N009 N001 0 0 IN OUT N003 N007 N012 N010 N006 N004 N002 0 0 0 0 0 IN N005 LTC1553
Rload OUT 0 .1
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2.5m startup
.lib LTC1553.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1553L.asc
L1 N008 OUT 2µ
V1 IN 0 5
M§Q1 N008 N009 0 0 Si4410DY m=2
C1 N010 0 150p
C2 N011 0 .01µ
R1 N011 N010 8.2K
R2 IN N003 2.7K
M§Q2 IN N005 N008 N008 Si4410DY m=2
R3 N008 N007 20
C3 OUT 0 330µ x7 Rser=.1
C4 N012 0 .01µ
R4 IN N002 5.6K
R5 IN N004 5.6K
R6 IN N006 5.6K
V2 N001 0 12
C9 OUT 0 .1µ
XU1 N009 N001 0 0 IN OUT N003 N007 N012 N010 N006 N004 N002 0 0 0 0 0 IN N005 LTC1553
Rload OUT 0 .2
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC1553.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1562-2.asc
V2 N007 0 5
R1 N002 N006 10.2K
R2 N002 A 7.87K
R3 N005 N004 4.22K
R4 N001 N004 7.87K
R5 N004 N003 7.87K
R6 N002 N001 7.87K
R7 N010 N009 7.87K
R8 N012 N009 4.22K
R9 N009 N003 7.87K
R10 N011 B 7.87K
R11 N011 N013 10.2K
R12 N011 N010 7.87K
V3 N003 0 ac 1
V1 N008 0 -5
XU1 N004 N005 N001 MP_01 N007 MP_02 MP_03 N010 N012 N009 N011 N013 B MP_04 0 N008 MP_05 A N006 N002 LTC1562-2
.ac oct 100 10K 1Meg
.lib LTC1562-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1562.asc
V2 N007 0 5
R1 N002 N006 13K
R2 N002 A 10K
R3 N005 N004 5.62K
R4 N001 N004 10K
R5 N004 N003 10K
R6 N002 N001 10K
R7 N010 N009 10K
R8 N012 N009 5.62K
R9 N009 N003 10K
R10 N011 B 10K
R11 N011 N013 13K
R12 N011 N010 10K
V3 N003 0 ac 1
XU1 N004 N005 N001 MP_01 N007 MP_02 MP_03 N010 N012 N009 N011 N013 B MP_04 0 N008 MP_05 A N006 N002 LTC1562
V1 N008 0 -5
.ac oct 100 10K 1Meg
.lib LTC1562.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1562A.asc
V2 N007 0 5
R1 N002 N006 13K
R2 N002 A 10K
R3 N005 N004 5.62K
R4 N001 N004 10K
R5 N004 N003 10K
R6 N002 N001 10K
R7 N010 N009 10K
R8 N012 N009 5.62K
R9 N009 N003 10K
R10 N011 B 10K
R11 N011 N013 13K
R12 N011 N010 10K
V3 N003 0 ac 1
V1 N008 0 -5
XU1 N004 N005 N001 MP_01 N007 MP_02 MP_03 N010 N012 N009 N011 N013 B MP_04 0 N008 MP_05 A N006 N002 LTC1562
.ac oct 100 10K 1Meg
.lib LTC1562.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1563-2.asc
V2 N001 0 3.3
XU1 N001 N002 N004 N006 N007 0 0 N003 N005 OUT N001 LTC1563-2
C1 N007 0 .1µ
R1 N004 N002 10K
R2 N006 N002 10K
V1 IN 0 1.66 ac 1
R3 N005 N003 10K
R4 OUT N003 10K
R5 N002 IN 10K
R6 N003 N006 10K
.ac oct 10 1 100Meg
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1563-3.asc
V2 N001 0 3.3
C1 N007 0 .1µ
R1 N004 N002 10K
R2 N006 N002 10K
V1 IN 0 1.66 ac 1
R3 N005 N003 10K
R4 OUT N003 10K
R5 N002 IN 10K
R6 N003 N006 10K
XU1 N001 N002 N004 N006 N007 0 0 N003 N005 OUT N001 LTC1563-3
.ac oct 10 1 100Meg
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1563.asc
R1 N002 N001 10K
R2 N003 N001 100K
R3 N001 IN 100K
V1 IN 0 AC 1
XU1 N003 N002 N001 TowTom2
.include TowTom2.sub
.ac oct 100 1k 10Meg
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\1565.asc
C1 N003 0 .1µ
V1 N004 0 5
E3 N001 CMI IN 0 0.5
E1 N002 CMI IN 0 -0.5
V2 IN 0 PWL(0 -1 10u -1 11u 1) AC 1 0
V3 CMI 0 2.0
E2 OUT 0 OUTP OUTM 1
XU1 N001 N002 N003 0 SDX N004 OUTM OUTP LTC1565 vvar={vvar} fvar={fvar} gvar={gvar}
.ac oct 100 10e3 5e6
.param fvar=0 vvar=0 gvar=0
.step param fvar list  -1 0 1
* SCHEMATIC PARAMETERS-\nvvar controls the offset voltage\nfvar controls the frequency response\ngvar controls the gain\n \nEach parameter can be varied from -1 to +1 to see variations in the filter.\nFor "typical" performance, set the paramters to 0.
.lib LTC1565.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1567.asc
V1 +V 0 2.5
V2 -V 0 -2.5
XU1 N002 N003 N006 -V 0 N002 N007 +V LT1567
R3 N004 N002 147
C1 N006 0 .1µ
C2 N002 N003 270p
R1 N008 N007 147
C3 N004 N008 270p
E1 OUT 0 N004 N008 1
R2 N003 N001 147
R4 N002 N001 536
R5 N001 N005 536
C4 N001 N007 270p
V3 N005 0 AC 1
.ac oct 10 100K 10Meg
.lib LTC4.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1568.asc
V1 +V 0 5
V2 IN 0 2.5 AC 1
XU1 +V N002 N001 N005 N007 N009 NC_01 0 0 0 N009 N008 N006 N004 N003 +V LT1568
R3 N004 N003 511
R4 IN N004 511
R5 N004 N006 511
C1 N009 0 .1µ
R1 N001 N002 511
R2 IN N001 511
R6 N001 N005 511
.ac oct 100 1 100Meg
.lib LT1568.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1572.asc
L1 IN N001 150µ Rser=0.02 Rpar=5000
R1 OUT N004 10.7K
R2 N004 0 1.24K
R3 N003 N002 1K
C1 OUT 0 100µ Rser=0.05
C2 N002 0 1µ
V1 IN 0 5
XU1 N003 N004 0 N001 IN N001 OUT LT1572
Rload OUT 0 25
.tran 15m startup
.lib LT1572.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1573.asc
XU1 N001 N005 0 0 N007 N006 N004 N002 LT1573
C1 N003 N002 100p
R1 N004 N003 1K
Q1 N004 N008 N006 0 D45H11
R2 N008 N007 24
R3 N006 N008 50
C2 N005 0 .5µ
C3 N004 0 250µ Rser=.1
R4 N004 N001 1.6K
R5 N001 0 1K
V1 N006 0 5
Rload N004 0 1
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 1m startup
.lib LT1573.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1574-3.3.asc
V1 IN 0 9
L1 N001 OUT 100µ Rser=0.02 Rpar=5000
C2 OUT 0 100µ Rser=0.02
XU1 OUT MP_01 MP_02 0 N001 IN IN IN LTC1574 top=51K bot=31.5K
Rload OUT 0 10
.tran 3m startup
.lib LTC1574.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1574-5.asc
V1 IN 0 9 Rser=0.1
L1 N001 OUT 100µ Rser=0.02 Rpar=5000
C2 OUT 0 100µ Rser=0.02
XU1 OUT MP_01 MP_02 0 N001 IN IN IN LTC1574 top=93.5K bot=31.5K
Rload OUT 0 20
.tran 2.5m startup
.lib LTC1574.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1574.asc
V1 IN 0 9
R1 N002 0 31.5K
R2 OUT N002 93.5K
L1 N001 OUT 100µ Rser=0.02 Rpar=5000
C1 OUT 0 100µ Rser=0.02
XU1 N002 MP_01 MP_02 0 N001 IN IN IN LTC1574 top=1K bot=1T
Rload OUT 0 15
.tran 3m startup
.lib LTC1574.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1574HV.asc
V1 IN 0 9
R2 N002 0 31.5K
R1 OUT N002 93.5K
L1 N001 OUT 100µ Rser=0.02 Rpar=5000
C2 OUT 0 100µ Rser=0.02
XU1 N002 MP_01 MP_02 0 N001 IN IN IN LTC1574 top=1K bot=1T
Rload OUT 0 25
.tran 3m startup
.lib LTC1574.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1575-1.5.asc
M3 N001 N003 OUT OUT IRFZ24
I2 OUT 0 PULSE(.2 5 300u 100n 100n 300u 600u) load
C1 OUT 0 24µ
V1 N001 0 5
C2 N004 0 10p
R3 N004 N005 5K
C3 N005 0 1000p
V2 N002 0 12
XU1 0 N002 0 OUT N004 N003 N001 N001 LT1575-1.5
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m
.lib LT1575.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1575-2.8.asc
M3 N001 N003 OUT OUT IRFZ24
I2 OUT 0 PULSE(.2 5 300u 100n 100n 300u 600u) load
C1 OUT 0 24µ
V1 N001 0 5
C2 N004 0 10p
R3 N004 N005 5K
C3 N005 0 1000p
V2 N002 0 12
XU1 0 N002 0 OUT N004 N003 N001 N001 LT1575-2.8
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m
.lib LT1575.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1575-3.3.asc
M3 N001 N003 OUT OUT IRFZ24
I2 OUT 0 PULSE(.2 5 300u 100n 100n 300u 600u) load
C1 OUT 0 24µ
V1 N001 0 5
C2 N004 0 10p
R3 N004 N005 7.5K
C3 N005 0 1000p
V2 N002 0 12
XU1 0 N002 0 OUT N004 N003 N001 N001 LT1575-3.3
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m
.lib LT1575.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1575-3.5.asc
M3 N001 N003 OUT OUT IRFZ24
I2 OUT 0 PULSE(.2 5 300u 100n 100n 300u 600u) load
C1 OUT 0 24µ
V1 N001 0 5
C2 N004 0 10p
R3 N004 N005 7.5K
C3 N005 0 1000p
V2 N002 0 12
XU1 0 N002 0 OUT N004 N003 N001 N001 LT1575-3.5
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m
.lib LT1575.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1575-5.asc
M3 N001 N003 OUT OUT IRFZ24
I2 OUT 0 PULSE(.2 5 300u 100n 100n 300u 600u) load
C1 OUT 0 24µ
V1 N001 0 6
C2 N004 0 10p
R3 N004 N005 7.5K
C3 N005 0 1000p
V2 N002 0 12
XU1 0 N002 0 OUT N004 N003 N001 N001 LT1575-5
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m
.lib LT1575.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1575.asc
M3 N001 N003 OUT OUT IRFZ24
I2 OUT 0 PULSE(.2 5 300u 100n 100n 300u 600u) load
C1 OUT 0 24µ
R1 OUT N004 1.727K
R2 N004 0 1K
V1 N001 0 5
C2 N005 0 10p
R3 N005 N006 7.5K
C3 N006 0 1000p
V2 N002 0 12
XU1 0 N002 0 N004 N005 N003 N001 N001 LT1575
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m
.lib LT1575.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1576-5.asc
D1 0 N002 MBRS340
D2 OUT N001 1N4148
C1 N001 N002 .33µ
C2 OUT 0 100µ Rser=0.05
L1 N002 OUT 15µ
V1 IN 0 10
C4 N004 0 500p
R1 N005 N004 10K
XU1 N001 IN N002 OUT N003 0 OUT N005 LT1576 top=15.8K bot=4.98K
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT1576.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1576.asc
R1 N006 0 4.99K
R2 OUT N006 15.8K
D1 0 N002 MBRS340
D2 OUT N001 1N4148
C1 N001 N002 .33µ
C2 OUT 0 100µ Rser=0.05
L1 N002 OUT 15µ
V1 IN 0 10
C4 N004 0 500p
R3 N005 N004 10K
XU1 N001 IN N002 OUT N003 0 N006 N005 LT1576 top=10 bot=1T
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1576.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1577-2.8.asc
M3 N001 N003 OUT OUT IRFZ24
I2 OUT 0 PULSE(.2 5 300u 100n 100n 300u 600u) load
C1 OUT 0 24µ
V1 N001 0 5
V2 N002 0 12
XU1 0 N002 0 OUT N004 N003 N001 N001 LT1575-2.8
C4 N004 0 10p
R1 N004 N005 5K
C5 N005 0 1000p
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m
.lib LT1575.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1577-3.3.asc
M§Q1 N001 N003 N004 N004 IRFZ24
I1 N004 0 PULSE(.2 5 300u 100n 100n 300u 600u) load
C1 N004 0 24µ
V1 N001 0 5
V2 N002 0 12
XU1 0 N002 0 N004 N005 N003 N001 N001 LT1575-3.3
C2 N005 0 10p
R1 N005 N006 7.5K
C3 N006 0 1000p
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m
.lib LT1575.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1577-ADJ.asc
M3 N001 N003 N007 N007 IRFZ24
I2 N007 0 PULSE(.2 5 300u 100n 100n 300u 600u) load
C1 N007 0 24µ
R1 N007 N004 1.727K
R2 N004 0 1K
V1 N001 0 5
C2 N005 0 10p
R3 N005 N006 7.5K
C3 N006 0 1000p
V2 N002 0 12
XU1 0 N002 0 N004 N005 N003 N001 N001 LT1575
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m
.lib LT1575.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1578-2.5.asc
V1 IN 0 10
C1 N004 0 500p
L1 N002 OUT 15µ
C2 N001 N002 .33µ
C3 OUT 0 100µ Rser=.05
D1 0 N002 1N5818
D2 OUT N001 1N914
R1 N005 N004 10K
Rload OUT 0 2.5
XU1 N002 IN N001 0 N005 OUT N003 LT1578-2.5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1578-2.5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1578.asc
V1 IN 0 10
C1 N004 0 500p
L1 N002 OUT 15µ
C2 N001 N002 .33µ
C3 OUT 0 100µ Rser=.05
D1 0 N002 1N5818
R1 OUT N006 8.66K
R2 N006 0 4.99K
D2 OUT N001 1N914
R3 N005 N004 10K
XU1 N002 IN N001 0 N005 N006 N003 LT1578
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1578.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1580-2.5.asc
V1 N004 0 12
C1 N003 N006 22µ
Iload N003 N006 PULSE(400m 7 150u 100n 100n 200u 600u)
V2 N001 0 5
Rpar1 N003 N002 10m
Rpar2 N006 0 10m
C2 N005 N006 20µ
XU1 N005 N006 N003 N002 N001 N004 LT1580-2.5
.tran 500u
* Vout
* +
* -
* Remote Load Sensing
.lib LT1584.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1580.asc
V1 N004 0 12
C1 N003 N006 22µ
R1 N003 N005 156
R2 N005 N006 254
Iload N003 N006 PULSE(400m 7 150u 100n 100n 200u 600u)
V2 N001 0 5
Rpar1 N003 N002 10m
Rpar2 N006 0 10m
XU1 N005 MP_01 N003 N002 N001 N004 LT1580
.tran 500u
* Vout
* +
* -
* Remote Load Sensing
.lib LT1584.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1581-2.5.asc
V1 N004 0 12
C1 N003 N006 22µ
Iload N003 N006 PULSE(400m 7 150u 100n 100n 200u 600u)
V2 N001 0 5
Rpar1 N003 N002 10m
Rpar2 N006 0 10m
C2 N005 N006 20µ
XU1 N005 N006 N003 N002 N001 N004 LT1581-2.5
.tran 500u
* Vout
* +
* -
* Remote Load Sensing
.lib LT1584.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1581.asc
V1 N004 0 12
C1 N003 N006 22µ
R1 N003 N005 156
R2 N005 N006 254
Iload N003 N006 PULSE(400m 10 150u 100n 100n 200u 600u)
V2 N001 0 5
Rpar1 N003 N002 10m
Rpar2 N006 0 10m
XU1 N005 MP_01 N003 N002 N001 N004 LT1581
.tran 500u
* Vout
* +
* -
* Remote Load Sensing
.lib LT1584.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1584-3.3.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 22µ
Rload OUT 0 500
XU1 0 OUT IN LT1584-3.3
.tran 1
.lib LT1584.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1584-3.38.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 22µ
Rload OUT 0 500
XU1 0 OUT IN LT1584-3.38
.tran 1
.lib LT1584.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1584-3.45.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 22µ
Rload OUT 0 500
XU1 0 OUT IN LT1584-3.45
.tran 1
.lib LT1584.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1584-3.6.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 22µ
Rload OUT 0 500
XU1 0 OUT IN LT1584-3.6
.tran 1
.lib LT1584.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1584.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 22µ
Rload OUT 0 500
XU1 N001 OUT IN LT1584
R1 OUT N001 500
R2 N001 0 500
.tran 1
.lib LT1584.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1585-3.3.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 22µ
Rload OUT 0 500
XU1 0 OUT IN LT1585-3.3
.tran 1
.lib LT1584.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1585-3.38.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 22µ
Rload OUT 0 500
XU1 0 OUT IN LT1585-3.38
.tran 1
.lib LT1584.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1585-3.45.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 22µ
Rload OUT 0 500
XU1 0 OUT IN LT1585-3.6
.tran 1
.lib LT1584.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1585-3.6.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 22µ
R3 OUT 0 500
XU1 0 OUT IN LT1585-3.6
.tran 1
.lib LT1584.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1585.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 22µ
Rload OUT 0 500
XU1 N001 OUT IN LT1585
R1 OUT N001 500
R2 N001 0 500
.tran 1
.lib LT1584.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1587-3.3.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 22µ
Rload OUT 0 500
XU1 0 OUT IN LT1587-3.3
.tran 1
.lib LT1584.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1587-3.38.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 22µ
Rload OUT 0 500
XU1 0 OUT IN LT1587-3.38
.tran 1
.lib LT1584.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1587-3.45.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 22µ
R3 OUT 0 500
XU1 0 OUT IN LT1587-3.45
.tran 1
.lib LT1584.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1587-3.6.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 22µ
Rload OUT 0 500
XU1 0 OUT IN LT1587-3.6
.tran 1
.lib LT1584.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1587.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 22µ
Rload OUT 0 500
R1 OUT N001 500
R2 N001 0 500
XU1 N001 OUT IN LT1587
.tran 1
.lib LT1584.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\160.asc
I6 0 CLK PULSE(0 1 0 0 0 .5M 1M)
I3 0 C 1.
I5 0 ENP 1.
I2 0 _LD PWL(0 1 4.5M 1 4.51M 0 5.5M 0 5.51M 1 6.5M 1)
I1 0 _CLR PWL(0 1 1.5M 1 1.51M 0 2.5M 0 2.51M 1 3.5M 1)
R5 CLK 0 1.
R3 C 0 1.
R4 ENP 0 1.
R2 _LD 0 1.
R1 _CLR 0 1.
A39 N010 0 0 0 0 N005 0 0 BUF
A37 _LD 0 0 0 0 N010 0 0 BUF
A42 _CLR 0 0 0 0 N011 0 0 BUF
A23 N035 0 0 0 0 N036 0 0 BUF
A22 N031 0 0 0 0 N033 0 0 BUF
A15 N023 0 0 0 0 N024 0 0 BUF
A16 N022 0 0 0 0 N026 0 0 BUF
A9 N013 0 0 0 0 N017 0 0 BUF
A8 N015 0 0 0 0 N016 0 0 BUF
A7 N001 0 0 0 0 N006 0 0 BUF
A6 N002 0 0 0 0 N003 0 0 BUF
A38 QD 0 QA 0 ENP 0 RC 0 AND
A41 0 _LD ENP ENP 0 0 N001 0 AND
A29 0 QA 0 N005 0 0 N002 0 AND
A1 0 N001 0 N003 0 N004 0 0 AND
A3 0 0 0 N010 0 N008 0 0 AND
A2 0 N002 0 N006 0 N007 0 0 AND
A4 0 N004 N007 N008 0 N009 0 0 AND TD=10N
A10 N012 0 N013 0 N016 N014 0 0 AND
A31 0 QA 0 N001 0 0 N013 0 AND
A30 0 QB 0 N005 0 0 N015 0 AND
A12 0 0 0 N010 0 N019 0 0 AND
A11 0 N015 0 N017 0 N018 0 0 AND
A13 0 N014 N018 N019 0 N020 0 0 AND TD=10N
A33 0 QB QA N001 0 0 N022 0 AND
A32 0 QC 0 N005 0 0 N023 0 AND
A17 0 N022 0 N024 0 N025 0 0 AND
A19 0 C 0 N010 0 N028 0 0 AND
A18 0 N023 0 N026 0 N027 0 0 AND
A20 0 N025 N027 N028 0 N029 0 0 AND TD=10N
A26 0 C 0 N010 0 N038 0 0 AND
A35 QC QB 0 QA N001 0 N032 0 AND
A34 0 QD 0 N005 0 0 N031 0 AND
A36 0 QA 0 N001 0 0 N035 0 AND
A24 0 N032 0 N033 0 N034 0 0 AND
A25 0 N031 0 N036 0 N037 0 0 AND
A27 0 N034 N037 N038 0 N039 0 0 AND TD=10N
A5 N009 0 CLK 0 N011 0 QA 0 DFLOP
A14 N020 0 CLK 0 N011 0 QB 0 DFLOP
A21 N029 0 CLK 0 N011 0 QC 0 DFLOP
A28 N039 0 CLK 0 N011 N012 QD 0 DFLOP
* 74160 decade counter
.tran 1u 100m
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\1610.asc
C2 OUT 0 22µ Rser=0.05
D1 N001 OUT MBRS140
L1 IN N001 4.7µ Rser=0.02 Rpar=5000
R1 OUT N003 1Meg
R2 N003 0 324K
V1 IN 0 1.5
XU1 N004 N003 N002 0 N001 IN 0 N004 LT1610
Rload OUT 0 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT1610.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1611.asc
C2 0 OUT 22µ Rser=0.02
D1 N002 0 MBRS140
R2 N003 0 10.0K
R1 OUT N003 29.4K
V1 IN 0 5
C4 N001 N002 1µ
XU1 N001 0 N003 IN IN LT1611
L2 OUT N002 4.7µ Rser=0.02 Rpar=5000
L1 IN N001 4.7µ Rser=0.02 Rpar=5000
Rload OUT 0 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 750u startup
K1 L1 L2 1
.lib LT1611.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1612.asc
XU1 N006 N004 IN 0 N002 N001 N003 IN LT1612
C1 N001 N002 .1µ
L1 N002 OUT 10µ
V1 IN 0 2
R1 N006 N005 33.2K
C2 N005 0 330p
R2 OUT N004 215K
R3 0 N004 232K
C3 OUT N004 100p
Rload 0 OUT 10
C5 OUT 0 68µ
.tran .5m startup
.lib LT1612.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1613.asc
V1 N001 0 3.3
R1 OUT N003 374K
R2 N003 0 121K
L1 N001 N002 4.7µ Rser=0.02 Rpar=5000
D1 N002 OUT MBRS140
C1 OUT 0 22µ Rser=0.02
XU1 N002 0 N003 N001 N001 LT1613
Rload OUT 0 25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT1613.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1614.asc
C1 N002 N003 1µ
C2 N004 0 680p
V1 N001 0 5
R1 OUT N006 29.4K
R2 N006 0 10.0K
R3 N005 N004 100K
D1 N003 0 MBRS140
C3 0 OUT 22µ Rser=0.02
L1 OUT N003 10µ Rser=0.02 Rpar=5000
L2 N001 N002 10µ Rser=0.02 Rpar=5000
XU1 N006 N005 N001 0 N002 N001 N007 N008 LT1614
Rload OUT 0 20
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
K1 L1 L2 1
.lib LT1614.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1615-1.asc
C2 OUT 0 1µ
D1 N001 OUT BAT54
L1 IN N001 10µ Rpar=20K
R2 N002 0 130K
R1 OUT N002 1Meg
V1 IN 0 4
XU1 N001 0 N002 IN IN LT1615-1
Rload OUT 0 1K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT1615-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1615.asc
C2 OUT 0 1µ
D1 N001 OUT MBR0540
L1 IN N001 10µ Rpar=20K
R1 N002 0 130K
R2 OUT N002 2Meg
V1 IN 0 3.3
XU1 N001 0 N002 IN IN LT1615
Rload OUT 0 2K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1615.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1616.asc
C1 N001 N002 .01µ
L1 N002 OUT 22µ
R1 OUT N004 16.5K
R2 0 N004 10K
D1 0 N002 MBRS130L
D2 OUT N001 BAT54
V1 IN 0 5
C2 OUT 0 22µ
XU1 N001 0 N004 N003 IN N002 LT1616
C3 N003 0 1µ
R3 IN N003 15K
Rload OUT 0 6.6
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 4.5m startup
.lib LT1616.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1617-1.asc
C2 0 OUT 4.7µ Rser=0.02
D1 N002 0 MBR0530L
R1 N003 0 24.9K
R2 OUT N003 150K
V1 IN 0 3.3
C3 N001 N002 1µ
L1 OUT N002 22µ Rser=0.6
L2 IN N001 22µ Rser=0.6
XU1 N001 0 N003 IN IN LT1617-1
Rload OUT 0 2K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
K1 L1 L2 1
.lib LT1617-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1617.asc
C2 0 OUT 4.7µ Rser=0.02
D1 N002 0 MBR0530L
R1 N003 0 24.9K
R2 OUT N003 150K
V1 IN 0 3.3
C3 N001 N002 1µ
L1 OUT N002 22µ Rser=0.6
L2 IN N001 22µ Rser=0.6
XU1 N001 0 N003 IN IN LT1617
Rload OUT 0 500
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
K1 L1 L2 1
.lib LT1617.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1618.asc
XU1 N002 IN IN N005 0 MP_01 N001 IN IN N003 LT1618
L1 IN N001 10µ Rpar=2K
D1 N001 OUT MBRS360
R1 OUT N002 909K
R3 N003 N004 2K
R2 N002 0 107K
C1 OUT 0 4.7µ Rser=50m
C2 N004 0 .01µ
V1 IN 0 5
R6 N005 0 13K
Rload OUT 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1618.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1619.asc
L1 IN N001 12µ
M§Q1 N001 N003 N006 N006 Si9804DY
V1 IN 0 3.3
C1 N005 0 150p
C2 N004 0 .015µ
R1 N006 0 14m
R2 N002 0 12.4K
R3 OUT N002 37.4K
R4 N005 N004 25K
C3 OUT 0 .1µ
C5 OUT 0 440µ Rser=0.065
XU1 IN N002 N005 0 N006 N003 OUT IN LT1619
D1 N001 OUT MBR735
Rload OUT 0 3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 4m startup
.lib LT1619.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1620.asc
XU1 N003 N005 N007 N001 0 N012 N013 N001 N002 0 N011 N001 IN N006 N008 N004 LTC1435A
M§Q1 N006 N011 0 0 Si4412DY
M§Q2 IN N004 N006 N006 Si4412DY
L1 N006 N009 27µ
R1 N009 OUT 25m
C1 N009 OUT .01µ
C2 N001 0 4.7µ
C3 N001 N013 100p
D1 N001 N008 1N5818
C4 N006 N008 .1µ
C5 OUT 0 220µ Rser=50m
C6 N005 0 .001µ
C7 N003 0 56p
V1 IN 0 23
R2 OUT N012 1.44Meg
R3 N012 0 110K
C8 OUT N012 100p
C9 N012 0 100p
R4 N001 N018 3K
R5 0 N018 15.75K
C10 N010 0 100p
C11 N007 N010 .033µ
R6 N010 0 1K
C12 N001 N015 .1µ
XU2 N013 MP_01 N007 MP_02 0 N016 MP_03 OUT N009 MP_04 N001 N014 N017 N018 MP_05 N015 LT1620
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5m startup
.lib LT1620.sub
.lib LTC1435A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1620S8.asc
XU1 N003 N005 N007 N001 0 N012 N013 N001 N002 0 N011 N001 IN N006 N008 N004 LTC1435A
M§Q1 N006 N011 0 0 Si4412DY
M§Q2 IN N004 N006 N006 Si4412DY
L1 N006 N009 27µ
R1 N009 OUT 25m
C1 N009 OUT .01µ
C2 N001 0 4.7µ
C3 N001 N013 100p
D1 N001 N008 1N5818
C4 N006 N008 .1µ
C5 OUT 0 220µ Rser=50m
C6 N005 0 .001µ
C7 N003 0 56p
V1 IN 0 23
R2 OUT N012 1.44Meg
R3 N012 0 110K
C8 OUT N012 100p
C9 N012 0 100p
R4 N001 N015 3K
R5 0 N015 15.75K
C10 N010 0 100p
C11 N007 N010 .033µ
R6 N010 0 1K
C12 N001 N014 .1µ
Rload OUT 0 10
XU2 N013 N007 0 OUT N009 N001 N015 N014 LT1620S8
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5m startup
.lib LT1620S8.sub
.lib LTC1435A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1621.asc
XU1 N003 N005 N007 N001 0 N012 N013 N001 N002 0 N011 N001 IN N006 N008 N004 LTC1435A
M§Q1 N006 N011 0 0 Si4412DY
M§Q2 IN N004 N006 N006 Si4412DY
L1 N006 N009 27µ
R1 N009 OUT 25m
C1 N009 OUT .01µ
C2 N001 0 4.7µ
C3 N001 N013 100p
D1 N001 N008 1N5818
C4 N006 N008 .1µ
C5 OUT 0 220µ Rser=50m
C6 N005 0 .001µ
C7 N003 0 56p
V1 IN 0 23
R2 OUT N012 1.44Meg
R3 N012 0 110K
C8 OUT N012 100p
C9 N012 0 100p
C10 N010 0 100p
C11 N007 N010 .033µ
R4 N010 0 1K
C12 N001 N015 .1µ
R5 OUT 0 10
XU2 N014 NC_01 N013 N007 NC_02 NC_03 NC_04 NC_05 NC_06 N015 NC_07 NC_08 0 OUT N009 N001 LT1621
R6 0 N014 15.75K
R7 N001 N014 3K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5m startup
.lib LT1621.sub
.lib LTC1435A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1622.asc
R1 OUT N007 159K
M§Q1 N008 N005 N002 N002 FDC638P
L1 N008 OUT 4.7µ
D1 0 N008 1N5818
C1 N006 0 470p
C2 N003 0 220µ
R2 N004 N003 10K
V1 IN 0 3.3
R3 N007 0 75K
R4 IN N002 .03
C3 OUT 0 47µ Rser=.1
Rload OUT 0 5
XU1 N002 N004 N007 N006 N001 0 N005 IN LTC1622
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC1622.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1624.asc
L1 N007 OUT 10µ Rser=0.002
M§Q1 N001 N005 N007 N007 Si4412DY
V1 IN 0 12
C1 OUT 0 500µ Rser=0.1
C3 N003 N004 470p
R1 N006 0 20K
R2 OUT N006 35.7K
R3 0 N003 6.8K
D1 0 N007 MBRS340
C4 N002 N007 .1µ
C5 IN N001 1000p
XU1 N001 N004 N006 0 N007 N005 N002 IN LTC1624
R4 IN N001 .05
Rload OUT 0 3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC1624.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1625.asc
M§Q1 IN N003 N005 N005 Si4410DY
M§Q2 N005 N010 0 0 Si4410DY
D1 N009 N008 1N5818
L1 N005 OUT 6µ
D2 0 N005 1N5818
C1 OUT 0 500µ Rser=.05
R1 N007 N006 10K
C2 N006 0 2200p
C3 N002 0 .01µ
V1 IN 0 6
C4 N005 N008 .22µ
C5 N009 0 4.7µ
Rload OUT 0 2
XU1 N001 MP_01 N002 N004 N007 0 OUT 0 0 N010 N009 N008 N003 N005 IN IN LTC1625
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 8m startup
.lib LTC1625.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1626.asc
D1 0 N001 MBRS340
L1 N001 N002 50µ
R1 N002 OUT .1
C1 N007 0 270p
C2 N005 0 3900p
V1 IN 0 5
C3 OUT 0 200µ Rser=0.01
C4 N002 OUT 1000p
R2 N006 N005 470
R3 OUT N008 10K
R4 N008 0 10K
XU1 MP_01 IN N003 N004 N007 N006 OUT N002 N008 0 0 MP_02 MP_03 N001 LTC1626
Rload OUT 0 2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LTC1626.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1627.asc
L1 N001 OUT 15µ
R1 N003 0 80.6K
R2 OUT N003 249K
C1 N002 0 .01µ
C2 N004 0 47p
C3 OUT 0 100µ Rser=0.1
V1 IN 0 5
Rload OUT 0 3
XU1 N004 N002 N003 0 N001 IN 0 N005 LTC1627
.tran 10m startup
.lib LTC1627.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1628-PG.asc
M§Q1 IN N003 N005 N005 FDS6680A
M§Q2 N005 N011 0 0 FDS6680A
C1 N006 N005 .1µ
D1 N001 N006 1N5817
C2 N001 0 1µ
L1 N005 N009 6.3µ Rpar=10000
C3 N009 OUT1 1000p
R1 N013 0 20K
R2 N013 OUT1 105K
C4 OUT1 0 47µ Rser=50m
C5 N016 N015 220p
C6 N019 0 .001µ
R3 N015 0 15K
V1 IN 0 7
M§Q3 IN N004 N008 N008 FDS6680A
M§Q4 N008 N012 0 0 FDS6680A
C7 N007 N008 .1µ
D2 N001 N007 1N5817
R4 N010 OUT2 .01
C8 N010 OUT2 1000p
R5 N014 0 20K
R6 N014 OUT2 63.4K
C9 OUT2 0 47µ Rser=50m
C10 N017 N018 220p
C11 N020 0 .001µ
R7 N018 0 15K
L2 N008 N010 6.3µ Rpar=10000
R8 N009 OUT1 .01
R9 IN N023 10K
XU1 N019 N009 OUT1 N013 N024 N025 N021 N016 0 N022 N017 N014 OUT2 N010 N020 N004 N008 N007 N012 0 N001 N002 N011 IN N006 N005 N003 N023 LTC1628-PG
D3 0 N008 1N5817
D4 0 N005 1N5817
Rload1 OUT1 0 2
Rload2 OUT2 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC1628-PG.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1628-SYNC.asc
M§Q1 IN N003 N005 N005 FDS6680A
M§Q2 N005 N011 0 0 FDS6680A
C1 N006 N005 .1µ
D1 N001 N006 1N5817
C2 N001 0 1µ
D2 0 N005 1N5817
L1 N005 N009 6.3µ Rpar=10000
C3 N009 OUT1 1000p
R1 N013 0 20K
R2 N013 OUT1 105K
C4 OUT1 0 47µ Rser=15m
C5 N016 N015 220p
C6 N019 0 .002µ
R3 N015 0 15K
V1 IN 0 7
M§Q3 IN N004 N008 N008 FDS6680A
M§Q4 N008 N012 0 0 FDS6680A
C7 N007 N008 .1µ
D3 N001 N007 1N5817
D4 0 N008 1N5817
R4 N010 OUT2 .01
C8 N010 OUT2 1000p
R5 N014 0 20K
R6 N014 OUT2 63.4K
C9 OUT2 0 47µ Rser=15m
C10 N017 N018 220p
C11 N020 0 .002µ
R7 N018 0 15K
L2 N008 N010 6.3µ Rpar=10000
R8 N009 OUT1 .01
R9 IN N022 10K
XU1 N019 N009 OUT1 N013 N023 N025 N001 N016 0 N021 N017 N014 OUT2 N010 N020 N004 N008 N007 N012 0 N001 N002 N011 IN N006 N005 N003 N022 LTC1628-SYNC
V2 N025 0 SIN(1 1 160K)
R10 N023 N024 10K
C12 N024 0 500p
Rload1 OUT1 0 10
Rload2 OUT2 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3.5m startup
.lib LTC1628-SYNC.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1628.asc
M§Q1 IN N003 N005 N005 FDS6680A
M§Q2 N005 N011 0 0 FDS6680A
C1 N006 N005 .1µ
C2 N001 0 1µ
L1 N005 N009 6.3µ Rpar=10000
C3 N009 OUT1 1000p
R1 N013 0 20K
R2 N013 OUT1 105K
C4 OUT1 0 100µ Rser=75m
C5 N016 N015 220p
C6 N019 0 .005µ
R3 N015 0 15K
V1 IN 0 7
M§Q3 IN N004 N008 N008 FDS6680A
M§Q4 N008 N012 0 0 FDS6680A
C7 N007 N008 .1µ
R4 N010 OUT2 .01
C8 N010 OUT2 1000p
R5 N014 0 20K
R6 N014 OUT2 63.4K
C9 OUT2 0 47µ Rser=2m
C10 N017 N018 220p
C11 N020 0 .005µ
R7 N018 0 15K
L2 N008 N010 6.3µ Rpar=10000
R8 N009 OUT1 .01
XU1 N019 N009 OUT1 N013 N024 N025 N021 N016 0 N022 N017 N014 OUT2 N010 N020 N004 N008 N007 N012 0 N001 N002 N011 IN N006 N005 N003 N023 LTC1628
D1 0 N008 1N5817
D2 0 N005 1N5817
D3 N001 N007 1N5817
D4 N001 N006 1N5817
Rload1 OUT1 0 10
Rload2 OUT2 0 2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 7m startup
.lib LTC1628.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1629-6.asc
M§Q1 IN N004 N007 N007 IRF7811
C1 N006 N007 .47µ
M§Q2 N007 N011 0 0 IRF7809A
D1 N001 N006 MBR0520L
L1 N007 N008 1µ
R1 N008 OUT .003
D2 0 N007 MBRS130L
C2 N016 N017 .47µ
L2 N017 N018 1µ
C3 OUT 0 1000µ Rser=10m x2
R2 N019 0 16K
R3 N020 N019 16K
C4 N014 N013 1000p
R4 N013 0 3.3K
C5 N012 0 250p
V1 IN 0 6
R5 N018 OUT .003
C6 N001 0 1µ
M§Q3 IN N015 N017 N017 IRF7811
M§Q4 N017 N021 0 0 IRF7809A
D3 0 N017 MBRS130L
D4 N001 N016 MBR0520L
XU1 N012 N008 OUT N019 N010 N009 N003 N014 0 N020 0 OUT OUT N018 0 N015 N017 N016 N021 0 N001 N002 N011 IN N006 N007 N004 N005 LTC1629-6
Rload OUT 0 .1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC1629-6.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1629-PG.asc
M§Q1 IN N004 N007 N007 FDS6680A
C1 N006 N007 .47µ
M§Q2 N007 N012 0 0 FDS6680A
D1 N001 N006 1N5818
L1 N007 N008 1µ
R1 N008 OUT 2m
D2 0 N007 1N5818
M§Q3 IN N016 N019 N019 FDS6680A
C2 N018 N019 .47µ
M§Q4 N019 N023 0 0 FDS6680A
L2 N019 N020 1µ
D3 0 N019 1N5818
C3 OUT 0 1000µ Rser=10m x2
R2 N021 0 16K
R3 N022 N021 16K
R4 OUT N017 3.3K
C4 N015 0 100p
C5 N014 0 1000p
R5 N015 N014 10K
C6 N013 0 250p
D4 N001 N018 1N5818
V1 IN 0 6
R6 N020 OUT 2m
XU1 N013 N008 OUT N021 N011 N009 N003 N015 0 N022 0 OUT OUT N020 N017 N016 N019 N018 N023 0 N001 N002 N012 IN N006 N007 N004 N005 LTC1629-PG
R7 N010 0 10K
C7 N011 N010 .01µ
C8 N001 0 1µ
V2 N009 0 SINE(.5 .5 200K)
Rload OUT 0 .1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 750u startup
.lib LTC1629-PG.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1629.asc
M§Q1 IN N004 N007 N007 IRF7811
C1 N006 N007 .47µ
M§Q2 N007 N011 0 0 IRF7809A
D1 N001 N006 MBR0520L
L1 N007 N008 1µ
R1 N008 OUT .003
D2 0 N007 MBRS130L
C2 N016 N017 .47µ
L2 N017 N018 1µ
C3 OUT 0 1000µ Rser=10m x2
R2 N019 0 16K
R3 N020 N019 16K
C4 N014 N013 1000p
R4 N013 0 3.3K
C5 N012 0 250p
V1 IN 0 6
R5 N018 OUT .003
C6 N001 0 1µ
M§Q3 IN N015 N017 N017 IRF7811
M§Q4 N017 N021 0 0 IRF7809A
D3 0 N017 MBRS130L
D4 N001 N016 MBR0520L
XU1 N012 N008 OUT N019 N010 N009 N003 N014 0 N020 0 OUT OUT N018 0 N015 N017 N016 N021 0 N001 N002 N011 IN N006 N007 N004 N005 LTC1629
Rload OUT 0 .1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 750u startup
.lib LTC1629.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1630.asc
V1 +V 0 10
XU1 N006 N004 +V 0 N002 LT1630
C1 N002 N004 47p
R1 N002 N001 2.32K
R2 N004 N001 6.65K
R3 N001 IN 2.32K
C2 N001 0 220p
XU2 N006 N005 +V 0 OUT LT1630
C3 OUT N005 22p
R4 OUT N003 2.74K
R5 N005 N003 6.65K
R6 N003 N002 2.74K
C4 N003 0 470p
V2 N006 0 5
V3 IN 0 5 AC 1
.ac oct 100 100 10Meg
* Single Supply, 400kHz, 4th Order Butterworth Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1631.asc
V1 +V 0 10
C1 N002 N004 47p
R1 N002 N001 2.32K
R2 N004 N001 6.65K
R3 N001 IN 2.32K
C2 N001 0 220p
C3 OUT N005 22p
R4 OUT N003 2.74K
R5 N005 N003 6.65K
R6 N003 N002 2.74K
C4 N003 0 470p
V2 N006 0 5
V3 IN 0 5 AC 1
XU1 N006 N004 +V 0 N002 LT1630
XU2 N006 N005 +V 0 OUT LT1630
.ac oct 100 100 10Meg
* Single Supply, 400KHz, 4th Order Butterworth Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1632.asc
V1 +V 0 3
R1 N003 N001 2K
R2 N001 0 20K
XU1 IN- N001 +V 0 N003 LT1632
R3 N002 N003 2K
R4 N002 N001 432
R5 OUT N002 20K
XU2 IN+ N002 +V 0 OUT LT1632
V2 IN+ IN- SINE(14.5m 10m 500K)
V3 IN+ 0 SINE(1.5 .1 50K)
.tran 50u
* Single Supply, 40dB Gain, 550KHz Instrumentation Amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1633.asc
V1 +V 0 3
R1 N003 N001 2K
R2 N001 0 20K
R3 N002 N003 2K
R4 N002 N001 432
R5 OUT N002 20K
V2 IN+ IN- SINE(14.5m 10m 500K)
V3 IN+ 0 SINE(1.5 .1 50K)
XU1 IN- N001 +V 0 N003 LT1632
XU2 IN+ N002 +V 0 OUT LT1632
.tran 50u
* Single Supply, 40dB Gain, 550KHz Instrumentation Amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1634-1.25.asc
V1 N001 0 3
R1 N001 N002 150K
XU1 N002 0 LT1634-1.25
.dc temp -40 80 .1
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1634-2.5.asc
XU1 N002 0 LT1634-2.5
V1 N001 0 3
R1 N001 N002 50K
.dc temp -40 80 .1
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1634-4.096.asc
V1 N001 0 5
R1 N001 N002 90K
XU1 N002 0 LT1634-4.096
.dc temp -40 80 .1
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1634-5.asc
V1 N001 0 10
R1 N001 N002 500K
XU1 N002 0 LT1634-5
.dc temp -40 80 .1
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1635.asc
V1 +V 0 5
R1 OUT N001 1K
R2 N001 0 1K
V3 IN 0 SINE(1.25 .5 1K)
XU1 IN N001 +V 0 OUT REF REF LT1635
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1636.asc
V1 +V 0 5
V3 N001 0 SINE(2.5 1 10K)
XU1 N001 OUT +V 0 OUT N002 LT1636
V4 N002 0 PULSE(0 5 0 1u 1u .5m 1m)
R1 OUT 0 10K
.tran 3m startup
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1637.asc
V1 +V 0 5
XU1 N001 N003 +V 0 N004 NC_01 LT1637
Q1 N001 N004 OUT 0 2N3904
R1 OUT 0 2K
R2 +V N002 .2
R3 N001 +V 200
R4 N003 N002 200
I1 N002 0 SINE(1 1 1K)
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 3m
* Positive Supply Rail Current Sense
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1638.asc
V1 +V 0 5
Q1 N001 N004 OUT 0 2N3904
R1 OUT 0 2K
R2 +V N002 .2
R3 N001 +V 200
R4 N003 N002 200
I1 N002 0 SINE(1 1 1K)
XU1 N001 N003 +V 0 N004 LT1638
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 3m
* Positive Supply Rail Current Sense
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1639.asc
V1 +V 0 5
Q1 N001 N004 OUT 0 2N3904
R1 OUT 0 2K
R2 +V N002 .2
R3 N001 +V 200
R4 N003 N002 200
I1 N002 0 SINE(1 1 1K)
XU1 N001 N003 +V 0 N004 LT1638
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 3m
* Positive Supply Rail Current Sense
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1641-1.asc
R1 IN N004 49.9K
R2 N004 0 3.40K
C1 N008 0 0.68µ
C2 0 N005 10n Rser=1K
R3 N002 N005 10
R5 IN N001 20m
M§Q1 N001 N002 OUT OUT IRF530
R6 OUT N006 59K
R7 N006 0 3.57K
R8 OUT N009 24.3K
C3 OUT 0 30µ
V1 IN 0 PWL(0 0 2.7m 0 2.701m 24)
XU1 N004 N006 N009 0 N008 N005 N001 IN LT1641-1
S1 N004 0 N007 0 myS1
V2 N007 0 PWL(0 0 80m 0 80.001m 1 100m 1 100.001m 0 215m 0 215.001m 1 225m 1 225.001m 0 500m 0 500.001m 1 510m 1 510.001m 0 2000m 0)
S2 OUT 0 N003 0 myS2
V3 N003 0 PWL(0 0 140m 0 140.001m 1 160m 1 160.001m 0 2000m 0)
D2 OUT N005 BZX84C15L
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1
.model myS1 SW(Ron=0.1 Roff=1G Vt=0.5 Vh=-.4)
.model myS2 SW(Ron=0.1 Roff=1K Vt=0.5 Vh=-.4)
.lib LT1641-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1641-2.asc
R1 IN N004 49.9K
R2 N004 0 3.4K
C1 N008 0 0.68µ
C2 0 N005 10n Rser=1K
R3 N002 N005 10
R5 IN N001 20m
M§Q1 N001 N002 OUT OUT IRF530
R6 OUT N006 59K
R7 N006 0 3.57K
R8 OUT N009 24.3K
C3 OUT 0 30µ
V1 IN 0 PWL(0 0 2.7m 0 2.701m 24)
S1 N004 0 N007 0 myS1
V2 N007 0 PWL(0 0 80m 0 80.001m 1 100m 1 100.001m 0 215m 0 215.001m 1 225m 1 225.001m 0 500m 0 500.001m 1 510m 1 510.001m 0 2000m 0)
S2 OUT 0 N003 0 myS2
V3 N003 0 PWL(0 0 140m 0 140.001m 1 160m 1 160.001m 0 2000m 0)
D2 OUT N005 BZX84C15L
XU1 N004 N006 N009 0 N008 N005 N001 IN LT1641-2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1
.model myS1 SW(Ron=0.1 Roff=1G Vt=0.5 Vh=-.4)
.model myS2 SW(Ron=0.1 Roff=1K Vt=0.5 Vh=-.4)
.lib LT1641-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1643AH.asc
R1 N001 N002 7m
M§Q1 N002 N004 N003 N003 IRF7413
R2 N004 N009 10
R3 N010 N009 100
M§Q2 N006 N008 N007 N007 IRF7413
R4 N008 N009 10
R5 N005 N006 5m
C1 N010 0 0.047µ
V1 N001 0 PULSE(0 5 5m 5m 5m 250m 300m)
V2 N005 0 PULSE(0 3.3 5m 5m 5m 250m 300m)
V3 N012 0 PULSE(0 12 5m 5m 5m 400m 450m)
V4 N014 0 PULSE(0 -12 5m 5m 5m 400m 450m)
V5 N015 0 PWL(0 0 40m 0 +1u 3.3)
V6 N019 0 12
R6 N017 N019 10K
C2 N007 0 30µ
C3 N011 0 10µ
C4 N013 0 10µ
C5 N016 0 0.1µ
C6 N003 0 30µ
R7 N018 N019 10K
XU1 N012 N014 N007 N016 N015 N017 N018 0 N005 N006 N009 N002 N001 N003 N013 N011 LTC1643AH
Rload1 N003 0 2
Rload2 N007 0 0.87
Rload3 N011 0 30
Rload4 N013 0 150
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
* 5V, 5A
* 3.3V, 7.6A
* 12V, 500mA
* -12V, -100mA
.tran 550m
.lib LTC1643AH.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1643AL-1.asc
R1 N001 N002 7m
M§Q1 N002 N004 N003 N003 IRF7413
R2 N004 N009 10
R3 N010 N009 100
M§Q2 N006 N008 N007 N007 IRF7413
R4 N008 N009 10
R5 N005 N006 5m
C1 N010 0 0.047µ
V1 N001 0 PULSE(0 5 5m 5m 5m 250m 300m)
V2 N005 0 PULSE(0 3.3 5m 5m 5m 250m 300m)
V3 N012 0 PULSE(0 12 5m 5m 5m 400m 450m)
V4 N014 0 PULSE(0 -12 5m 5m 5m 400m 450m)
V5 N015 0 PWL(0 3.3 40m 3.3 +1u 0)
V6 N019 0 12
R6 N017 N019 10K
C2 N007 0 30µ
C3 N011 0 10µ
C4 N013 0 10µ
C5 N016 0 0.1µ
C6 N003 0 30µ
R7 N018 N019 10K
XU1 N012 N014 N007 N016 N015 N017 N018 0 N005 N006 N009 N002 N001 N003 N013 N011 LTC1643AL-1
R8 N003 0 2
R9 N007 0 0.87
R10 N011 0 30
R11 N013 0 150
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
* 5V, 5A
* 3.3V, 7.6A
* 12V, 500mA
* -12V, -100mA
.tran 550m
.lib LTC1643AL-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1643AL.asc
R1 N001 N002 7m
M§Q1 N002 N004 N003 N003 IRF7413
R2 N004 N009 10
R3 N010 N009 100
M§Q2 N006 N008 N007 N007 IRF7413
R4 N008 N009 10
R5 N005 N006 5m
C1 N010 0 0.047µ
V1 N001 0 PULSE(0 5 5m 5m 5m 250m 300m)
V2 N005 0 PULSE(0 3.3 5m 5m 5m 250m 300m)
V3 N012 0 PULSE(0 12 5m 5m 5m 400m 450m)
V4 N014 0 PULSE(0 -12 5m 5m 5m 400m 450m)
V5 N015 0 PWL(0 3.3 40m 3.3 +1u 0)
V6 N019 0 12
R6 N017 N019 10K
C2 N007 0 30µ
C3 N011 0 10µ
C4 N013 0 10µ
C5 N016 0 0.1µ
C6 N003 0 30µ
R7 N018 N019 10K
XU1 N012 N014 N007 N016 N015 N017 N018 0 N005 N006 N009 N002 N001 N003 N013 N011 LTC1643AL
Rload1 N003 0 2
Rload2 N007 0 0.87
Rload3 N011 0 30
Rload4 N013 0 150
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
* 5V, 5A
* 3.3V, 7.6A
* 12V, 500mA
* -12V, -100mA
.tran 550m
.lib LTC1643AL.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1644.asc
R1 5Vin N001 7m
M§Q1 N001 N002 5Vout 5Vout IRF7413
R2 N002 N007 10
R3 N008 N007 1K
M§Q2 N003 N004 3Vout 3Vout IRF7413
R4 N004 N007 10
R5 3Vin N003 5m
C1 N008 0 0.01µ
V1 N019 0 5
R6 N014 N019 10K
C2 3Vout 0 30µ
C3 N015 0 0.1µ
C4 5Vout 0 30µ
R7 N016 N019 10K
V2 N011 0 PWL(0 0 10m 0 +1u 3.3)
R8 N019 N012 10K
R9 N010 N009 18
C5 0 N010 4.7n
Q3 N006 N009 N005 0 2N2222
R10 3Vin N006 12
R11 3Vin N009 1K
XU1 N021 N020 5Vout N015 N013 N014 N016 0 N011 N012 N009 N005 5Vin N001 N007 N003 3Vin 3Vout N018 N017 LTC1644
R12 N017 0 30
C6 N017 0 10µ
R13 N018 0 150
C7 N018 0 10µ
V3 N013 0 PWL(0 3.3 40m 3.3 +1u 0)
V4 N020 0 PULSE(0 -12 5m 5m 5m 400m 450m)
V5 N021 0 PULSE(0 12 5m 5m 5m 400m 450m)
V6 5Vin 0 PULSE(0 5 5m 5m 5m 250m 300m)
V7 3Vin 0 PULSE(0 3.3 5m 5m 5m 250m 300m)
Rload1 5Vout 0 2
Rload2 3Vout 0 0.87
Rload3 N005 0 18
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 550m
.lib LTC1644.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1645.asc
R1 IN2 N001 5m
M§Q1 N001 N002 OUT2 OUT2 IRF7413
R2 N002 N005 10
M§Q2 N003 N004 OUT1 OUT1 IRF7413
R3 IN1 N003 5m
C1 N005 0 0.01µ
V1 IN2 0 PWL(0 0 10m 3.3 570ms 3.3 +1m 0 +20m 0 +1m 3.3 830m 3.3 +1m 0 +100m 0 +1m 3.3)
V2 IN1 0 PWL(0 0 10m 5 570m 5 +1m 0 +20m 0 +1m 5 850m 5 +1m 0 +100m 0 +1m 5)
V3 N008 0 PWL(0 0 40m 0 +1m 3.3 360m 3.3 +1m 0 400m 0 +1m 3.3 500m 3.3 +1m 0 525m 0 +1m 1.2 720m 1.2 +1m 3.3)
V4 N010 0 3.3
R4 N013 N010 3.01K
C2 OUT1 0 30µ
C3 N011 0 0.1µ
C4 OUT2 0 30µ
R5 N011 N012 10K
XU1 IN2 N001 N005 N013 N009 N007 0 NC_01 NC_02 N008 N012 N006 N003 IN1 LTC1645
R6 N004 N006 10
C5 N006 0 0.01µ
R7 OUT1 N007 14.3K
R8 N007 0 10K
R9 N010 N009 3.01K
Rload1 OUT2 0 2
Rload2 OUT1 0 2
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1
.lib LTC1645.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1646.asc
Rsense5 5Vin N001 7m
R10 N002 N007 10
R2 N008 N007 1K
M1 N003 N004 3Vout 3Vout IRF7413
R3 N004 N007 10
Rsense3 3Vin N003 5m
C7 N008 0 0.01µ
V9 5Vin 0 PULSE(0 5 5m 5m 5m 400m 500m)
V1 3Vin 0 PULSE(0 3.3 5m 5m 5m 400m 500m)
V11 N013 0 PWL(0 3.3 40m 3.3 +1u 0 0.17 0 +1u 3.3 +10m 3.3 +1u 0 0.31 0 +1u 3.3 +10m 3.3 +1u 0)
V12 N014 0 3.3
R4 N015 N014 3K
C1 3Vout 0 30µ
R5 3Vout 0 0.8
C5 N017 0 0.1µ
R1 5Vout 0 2
C2 5Vout 0 30µ
R6 N018 N014 3K
XU1 N012 N016 N015 N018 5Vout 0 3Vout 3Vin N003 N007 N001 5Vin N005 N009 N013 N010 LTC1646
V5 N010 0 PWL(0 0 10m 0 +1u 3.3)
R7 N012 3Vout 3K
R8 N011 N009 18
C3 0 N011 4.7n
Q2 N006 N009 N005 0 2N2222
R14 3Vin N006 12
R15 3Vin N009 1K
R16 N005 0 18
R9 N017 N016 10K
M2 N001 N002 5Vout 5Vout IRF7413
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
* 5V, 8A
* 3.3V, 11A
.tran 0.65
.lib LTC1646.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1647-1.asc
C1 0 N003 10n Rser=1K
R1 N002 N003 10
R2 IN N001 20m
M§Q1 N001 N002 OUT1 OUT1 IRF7413A
C2 OUT1 0 30µ
V1 IN 0 PWL(0 0 2.7m 0 +1u 12)
V2 N004 0 PWL(0 0 80m 0 +1u 3.3 300m 3.3 +1u 0)
V3 N005 0 PWL(0 0 130m 0 +1u 3.3)
C3 0 N006 10n Rser=1K
R3 N007 N006 10
R4 IN N008 20m
M§Q2 N008 N007 OUT2 OUT2 IRF7413A
C4 OUT2 0 30µ
XU1 IN N004 N005 0 N006 N003 N008 N001 LTC1647-1
D1 0 N003 UMZ22K
D2 0 N006 UMZ22K
Rload1 OUT1 0 8
Rload2 OUT2 0 6
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 0.4
.lib LTC1647-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1647-2.asc
C1 0 N003 10n Rser=1K
R1 N002 N003 10
R2 IN N001 20m
M§Q1 N001 N002 OUT1 OUT1 IRF7413A
C2 OUT1 0 30µ
V1 IN 0 PWL(0 0 2.7m 0 +1u 12)
D1 0 N003 UMZ22K
V2 N004 0 PWL(0 0 130m 0 +1u 3.3)
C3 0 N005 10n Rser=1K
R3 N006 N005 10
R4 IN N007 20m
M§Q2 N007 N006 OUT2 OUT2 IRF7413A
C4 OUT2 0 30µ
D2 0 N005 UMZ22K
XU1 IN N004 N004 0 N005 N003 N007 N001 LTC1647-2
Rload1 OUT1 0 8
Rload2 OUT2 0 6
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 0.4
.lib LTC1647-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1647-3.asc
C1 0 N002 10n Rser=1K
R1 N003 N002 10
R2 IN1 N001 20m
M§Q1 N001 N003 OUT1 OUT1 IRF7413A
C2 OUT1 0 30µ
V1 IN2 0 PWL(0 0 2.5m 0 +1u 12 160m 12 +1u 0)
D1 0 N002 UMZ22K
C3 0 N006 10n Rser=1K
R3 N009 N006 10
R4 IN2 N010 20m
M§Q2 N010 N009 OUT2 OUT2 IRF7413A
C4 OUT2 0 30µ
D2 0 N006 UMZ22K
C5 N004 0 0.1µ
R5 IN1 N004 15K
XU1 IN1 N004 N005 N008 N007 MP_01 MP_02 0 MP_03 MP_04 MP_05 N006 N002 N010 N001 IN2 LTC1647-3
C6 N008 0 0.1µ
R6 IN2 N008 15K
R7 N005 IN1 10K
R8 N007 IN2 10K
V2 IN1 0 PWL(0 0 5m 0 +1u 12)
Rload1 OUT1 0 8
Rload2 OUT2 0 6
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 240m
.lib LTC1647-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1649.asc
XU1 N005 N002 0 N015 N006 N014 IN N013 N010 N001 N012 N008 N007 N004 N001 N009 LTC1649
M§Q1 IN N005 N003 N003 Si4420DY
M§Q2 N003 N009 0 0 Si4410DY
D1 N001 N002 1N5818
R1 N004 N001 22
R2 IN N008 22K
C1 N004 0 10µ
C2 N010 N013 1µ
L1 N003 OUT 1.2µ
C3 OUT 0 4700µ Rser=0.06
R3 N003 N007 1K
R4 OUT N015 12.4K
R5 N015 0 12.7K
C4 N014 0 .001µ
C5 N012 0 220p
C6 N011 0 .01µ
R6 N012 N011 7.6K
V1 IN 0 3.3
C7 N003 N002 1µ
C8 N001 0 10µ
Rload OUT 0 .5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC1649.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1671.asc
V1 +V 0 5
XU1 +V N001 N003 0 0 0 N002 OUT LT1671
C§Y1 N002 N001 .5p Rser=500 Lser=50m Cpar=5p
C2 N003 0 .068µ
R1 N002 N003 2K
R2 +V N001 2K
R3 N001 0 2K
.tran .5m startup
* 1MHz Crystal Oscillator
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1672.asc
R1 +V N001 .1
XU1 N007 N003 N005 +V 0 LT1672
Q2 N007 N005 CHARGE 0 2N3904
R2 CHARGE 0 2K
R3 N003 +V 200
R4 N007 N001 200
XU2 N006 N002 N004 +V 0 LT1672
Q1 N006 N004 DISCHARGE 0 2N3904
R5 DISCHARGE 0 2K
R6 N002 N001 200
R7 N006 +V 200
I1 0 N001 SINE(0 1 1m)
V2 +V 0 12
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 1K
* Battery Current Monitor
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\1673.asc
R1 +V N001 .1
Q2 N007 N005 CHARGE 0 2N3904
R2 CHARGE 0 2K
R3 N003 +V 200
R4 N007 N001 200
Q1 N006 N004 DISCHARGE 0 2N3904
R5 DISCHARGE 0 2K
R6 N002 N001 200
R7 N006 +V 200
I1 0 N001 SINE(0 1 1m)
V2 +V 0 12
XU1 N007 N003 N005 +V 0 LT1672
XU2 N006 N002 N004 +V 0 LT1672
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 1K
* Battery Current Monitor
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\1674.asc
R1 +V N001 .1
Q2 N007 N005 CHARGE 0 2N3904
R2 CHARGE 0 2K
R3 N003 +V 200
R4 N007 N001 200
Q1 N006 N004 DISCHARGE 0 2N3904
R5 DISCHARGE 0 2K
R6 N002 N001 200
R7 N006 +V 200
I1 0 N001 SINE(0 1 1m)
V2 +V 0 12
XU1 N007 N003 N005 +V 0 LT1672
XU2 N006 N002 N004 +V 0 LT1672
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 1K
* Battery Current Monitor
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\1676.asc
V1 IN 0 30
C1 N005 N004 2200p
C2 N004 0 100p
R1 N005 0 22K
D1 0 N001 MBRS1100
L1 N001 OUT 220µ
C3 OUT 0 100µ
R2 OUT N003 36.5K
R3 N003 0 12.1K
Rload OUT 0 10
XU1 N002 OUT N001 0 IN MP_01 N003 N004 LT1676
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT1676.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1677.asc
V1 +V 0 1.5
V2 -V 0 -1.5
R1 OUT N003 1Meg
R2 N003 N002 10K
XU1 0 N003 +V -V OUT LT1677
C1 N001 0 Q=100p*sin(2*pi*2K*time)
R3 N001 +V 10K
C2 N002 N001 .68µ
.tran 3m
* 3V Electret Microphone Amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1678.asc
V1 +V 0 15
V2 -V 0 -15
XU1 IN+ N006 N007 +V -V LT1678
XU2 N005 N002 OUT +V -V LT1678
XU3 N004 SHEILD SHEILD +V -V LT1678
XU4 IN- N003 N001 +V -V LT1678
R1 OUT N002 30K
R2 0 N005 30K
R3 N002 N001 1K
R4 N005 N007 1K
R5 N001 N003 3.4K
R6 N006 N007 3.4K
R7 N003 N004 100
R8 N004 N006 100
V3 IN- IN+ SINE(0 10m 1K)
V4 IN+ 0 SINE(0 1 100)
.tran 30m
* Instrumentation Amplifier with Shield Driver
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\1679.asc
V1 +V 0 15
V2 -V 0 -15
R1 OUT N002 30K
R2 0 N005 30K
R3 N002 N001 1K
R4 N005 N007 1K
R5 N001 N003 3.4K
R6 N006 N007 3.4K
R7 N003 N004 100
R8 N004 N006 100
V3 IN- IN+ SINE(0 10m 1K)
V4 IN+ 0 SINE(0 1 100)
XU1 IN+ N006 N007 +V -V LT1678
XU2 N005 N002 OUT +V -V LT1678
XU3 N004 SHEILD SHEILD +V -V LT1678
XU4 IN- N003 N001 +V -V LT1678
.tran 30m
* Instrumentation Amplifier with Shield Driver
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\1680.asc
XU1 N006 N009 N005 N012 N010 0 N008 MP_01 IN N001 N002 0 N007 IN MP_02 N006 LT1680
M§Q1 N003 N007 0 0 Si4410DY
R1 IN N001 5m
L1 N001 N003 25µ
C1 N005 N004 2.2n
R2 IN N002 100K
C2 N012 0 .01µ
C3 N009 0 1000p
R3 N006 N009 15K
V1 IN 0 12
D1 N003 OUT MBRS1100
C4 OUT 0 680µ Rser=.1
R4 OUT N008 75K
R5 N008 0 2K
R6 N011 0 4.7K
C5 N010 N011 .0047µ
Rload OUT 0 20
C6 N006 0 1µ
R8 N004 0 2K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 8m startup
.lib LT1680.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1681.asc
XU1 IN 0 0 0 N008 N007 MP_01 N010 N013 N016 N012 N014 N011 IN 0 N006 N006 N005 N002 N001 LT1681
M§Q1 IN N002 N005 N005 IRF7303
M§Q2 N009 N006 N012 N012 IRF7303
V1 IN 0 16
R1 N012 0 25m
C1 N010 0 .001µ
C2 N016 N015 .001µ
R2 N015 N013 100
R3 N013 0 1K
R4 N013 OUT 1K
C3 N007 0 150p
R5 N008 N007 52.3K
L1 N005 N009 300µ
L2 N003 0 300µ
D1 0 N004 MBRS360
L3 N004 OUT 10µ
C4 OUT 0 100µ Rser=50m
Rload OUT 0 .5
C5 N005 N001 .5µ
D2 N003 N004 MBRS360
D3 IN N001 1N5817
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1.
.tran 500u startup
.lib LT1681.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1682-3.3.asc
C1 N002 N004 .22µ
C2 N001 0 4.7µ
V1 IN 0 3.3
C3 OUT 0 2µ
Rload OUT 0 1K
XU1 OUT IN N003 0 N004 IN N002 N001 LTC1682-3.3
C4 N003 0 1000p
.tran 1m startup
.lib LTC1682-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1682-5.asc
C1 N002 N004 .22µ
C2 N001 0 4.7µ
V1 IN 0 3.3
C3 OUT 0 2µ
Rload OUT 0 1K
C4 N003 0 1000p
XU1 OUT IN N003 0 N004 IN N002 N001 LTC1682-5
.tran 1m startup
.lib LTC1682-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1682.asc
XU1 OUT IN N003 0 N004 IN N002 N001 LTC1682
C1 N002 N004 .22µ
C2 N001 0 4.7µ
V1 IN 0 3.3
C3 OUT 0 2µ
R1 OUT N003 300K
R2 N003 0 100K
R3 OUT 0 1K
.tran 1m startup
.lib LTC1682.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1683.asc
V1 IN 0 48
C1 IN 0 39µ V=63
XU1 N012 N008 N006 N018 N011 MP_01 N015 N017 N021 NC_02 0 N023 N022 N007 N020 N019 N004 N013 N016 0 LT1683
D1 0 N006 BZX84C8V2L
R1 N007 0 976
R2 IN N007 23.2K
C3 N015 0 1.3n
R3 N017 0 16.9K
R4 N019 0 7K
C4 N022 0 5n
C5 N023 0 .22µ Rser=15K Cpar=22n
M§Q1 N009 N012 N018 N018 Si7802DN
C6 N005 N008 5p
L1 IN N001 1m Rser=.6
L2 N009 IN 1m Rser=.6
M§Q2 N001 N016 N018 N018 Si7802DN
C7 N014 N013 5p
R5 N018 0 50m
D2 N002 N003 MBR20100CT
C8 OUT 0 150µ Rser=20m
R6 N021 0 2.5K
R7 OUT N021 7.5K
L3 0 N002 423µ Rser=.5
L4 N010 0 423µ Rser=.5
C9 N001 N014 10p
C10 N014 0 30p
C11 N009 N005 10p
C12 N005 0 30p
R8 N011 0 500
V2 N004 0 10
R9 N020 0 7K
D3 N010 N003 MBR20100CT
Rload OUT 0 2.5
L5 N003 OUT 22µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2.5m startup
K1 L1 L2 L3 L4 1
.lib LT1683.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1693-1.asc
V1 N001 0 5
V2 N002 0 PULSE(0 5 0 1n 1n 5u 10u)
XU1 N002 0 N002 0 N004 N001 N003 N001 LTC1693-1
.tran 100u
.lib LTC1693-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1693-2.asc
V1 N001 0 5
V2 N002 0 PULSE(0 5 0 1n 1n 5u 10u)
XU1 N002 0 N002 0 N004 N001 N003 N001 LTC1693-2
.tran 100u
.lib LTC1693-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1693-3.asc
XU1 N001 MP_01 0 0 MP_02 MP_03 N003 IN LTC1693-3
R1 N003 N001 13K
R2 N003 N002 7.5K
C1 N001 0 680p
D1 N001 N002 BZX84C6V2L
M§Q1 N004 N003 0 0 FDS6680A
L1 IN N004 22µ
D2 N004 OUT 1N5819
C2 OUT 0 47µ
Rload OUT 0 10
V1 IN 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC1693-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1693-5.asc
L1 N004 N005 22µ
D1 0 N004 1N5819
C1 N005 0 47µ
R1 N005 0 10
V1 N001 0 5
M§Q1 N004 N003 N001 N001 Si4401DY
V2 N002 0 pulse(0 3.3 0 10n 10n 1u 2u)
XU1 N002 MP_01 0 0 MP_02 MP_03 N003 N001 LTC1693-5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC1693-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1696.asc
XU1 N002 0 N001 N003 N004 N005 LTC1696
V1 N001 0 12
C1 N005 0 1000p
R1 N003 0 1K
V2 N002 0 PWL(0 0 1m 1 2m 0 3m 1)
V3 N004 0 PWL(0 0 2m 1)
.tran 3m startup
.lib LTC1696.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1697.asc
Q1 N003 N006 N008 0 FZT849
Q2 N005 N007 N008 0 FZT849
L1 N003 N004 10µ
L2 N004 N005 10µ
C1 N005 N003 .15µ
L3 N007 N006 .3µ
V1 N004 0 5
L4 0 N001 .2
R1 N002 N011 70K
L5 N008 N009 33µ
R5 N004 N007 330
XU1 N014 N012 N010 N009 0 N011 N004 N013 N015 N004 LTC1697
R2 N008 N010 200K
R3 0 N015 8.25K
C2 0 N013 .01µ
C3 N002 N001 50p
C4 N014 0 .01µ
V2 N012 0 1.5
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 5m startup
K1 L1 L2 L3 L4 1
.lib LTC1697.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1698.asc
M§Q1 IN N003 N002 N002 IRF7303
M§Q2 N008 N011 N016 N016 IRF7303
V1 IN 0 16
R1 N016 0 25m
C1 N015 0 .001µ
C2 N024 N023 3.3n
R2 N023 N019 100
C3 N010 0 150p
R3 N007 N010 52.3K
L1 N002 N008 1m Rser=10m Rpar=500
L2 N004 N013 1m Rser=10m Rpar=500
L3 N004 OUT 3µ Rser=10m Rpar=1K
C4 OUT 0 500µ Rser=.025
C5 N002 N001 .5µ
D1 IN N001 1N5817
XU1 IN 0 0 0 N007 N010 MP_01 N015 N019 N024 N016 N020 IN 0 N011 MP_02 MP_03 N002 N003 N001 LT3781
D2 N008 IN 1N5818
D3 0 N002 1N5818
XU2 N005 N014 0 0 N028 N018 N026 N006 0 N009 0 N022 0 N029 N025 N017 LTC1698
R4 OUT N009 10K
C6 N025 N020 100p
R5 N025 0 1K
V2 N005 0 8
M§Q3 N013 N017 N021 N021 IRF7303
R6 N021 0 .25m
R7 N021 N022 100
C7 N022 0 1000p
M§Q4 N004 N014 N021 N021 IRF7303
R8 OUT N006 2K
R9 N012 N006 300
C8 N006 N018 1000p
C9 N012 N018 .022µ
R10 0 N006 1K
R11 N028 N027 1K
C10 N028 N027 4.7n
R12 N019 0 1K
XU3 N027 0 N007 N019 NC_04 MOC205 Igain=2.44m
R13 N024 N019 3K
Rload 0 OUT 2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1.
.tran 1.6m startup
.lib LT3781.sub
.lib LTC1698.sub
.lib MOC205.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1700.asc
M§Q1 N003 N005 0 0 Si9804DY
M§Q2 N003 N007 OUT OUT Si9803DY
C1 N004 0 .001µ
C2 N001 0 220p
R1 OUT N006 316K
R2 N006 0 100K
R3 N002 N001 5K
L1 IN N003 1.8µ
V1 IN 0 2.5
C4 OUT 0 200µ Rser=50m
Rload OUT 0 20
XU1 0 N002 N006 N004 0 N007 OUT N005 0 N003 LTC1700
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC1700.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1701.asc
XU1 N001 0 N004 N003 IN LTC1701
D1 0 N001 1N5817
L1 N001 OUT 4.7µ
C1 OUT 0 47µ Rser=.1
R1 OUT N004 121K
R2 N004 0 121K
R3 IN N003 1Meg
R4 N003 N002 5.1K
V1 IN 0 5
C2 N002 0 330p
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran .5m startup
.lib LTC1701.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1701B.asc
D1 0 N001 1N5817
L1 N001 OUT 4.7µ
C1 OUT 0 47µ Rser=.1
R1 OUT N004 121K
R2 N004 0 121K
R3 IN N003 1Meg
R4 N003 N002 5.1K
V1 IN 0 5
C2 N002 0 330p
Rload OUT 0 10
XU1 N001 0 N004 N003 IN LTC1701B
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran .5m startup
.lib LTC1701B.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1702.asc
M§Q1 IN N002 N003 N003 FDS6680A
M§Q2 N003 N006 0 0 FDS6680A
R1 IN N004 3.3K
C1 N011 0 .001µ
R2 N007 0 30K
D1 IN N001 1N5818
C2 N001 N003 1µ
L1 N003 OUT 1µ
D2 0 N003 1N5818
C3 N008 N012 27p
R3 OUT N012 10K
R4 N012 0 4.75K
R5 N009 N008 47K
C4 N009 N012 680p
XU1 IN N001 N006 N002 N003 N007 N004 IN N011 N008 0 N012 IN MP_01 MP_02 MP_03 N005 MP_04 0 LTC1702
V1 IN 0 5
C5 OUT 0 180µ Rser=.1 x4
R6 OUT N010 1.2K
C6 N010 N012 820p
Rload OUT 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 750u startup
.lib LTC1702.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1702A.asc
M§Q1 IN N002 N003 N003 FDS6680A
M§Q2 N003 N006 0 0 FDS6680A
R1 IN N004 3.3K
C1 N011 0 .001µ
R2 N007 0 30K
D1 IN N001 1N5818
C2 N001 N003 1µ
L1 N003 OUT 1µ
D2 0 N003 1N5818
C3 N008 N012 27p
R3 OUT N012 10K
R4 N012 0 4.75K
R5 N009 N008 47K
C4 N009 N012 680p
V1 IN 0 5
C5 OUT 0 180µ Rser=.1 x4
R6 OUT N010 1.2K
C6 N010 N012 820p
XU1 IN N001 N006 N002 N003 N007 N004 IN N011 N008 0 N012 IN MP_01 MP_02 MP_03 N005 MP_04 0 LTC1702A
Rload OUT 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 750u startup
.lib LTC1702A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1703.asc
XU1 IN N001 N008 N004 N006 N019 IN N020 N015 0 N017 OUT1 0 0 0 0 0 IN N011 N012 N021 N003 0 N007 N005 N009 N002 N018 LTC1703
M§Q1 IN N005 N007 N007 Si4410DY
M§Q2 N007 N009 0 0 Si4410DY
L1 N007 OUT2 2.2µ
D1 IN N001 1N5818
D2 IN N002 1N5818
C1 N020 0 .001µ
C2 N021 0 .001µ
C3 N002 N007 1µ
R1 0 N018 20K
R2 IN N003 10K
C4 OUT2 0 220µ Rser=50m
C5 N012 N011 15p
C6 N013 N011 220p
R3 N013 N012 100K
R4 OUT2 N011 10.2K
R5 N011 0 11.5K
R6 N010 N011 1K
C7 OUT2 N010 2200p
M§Q3 IN N004 N006 N006 Si4410DY
M§Q4 N006 N008 0 0 Si4410DY
L2 N006 OUT1 2.2µ
C8 N001 N006 1µ
R7 0 N019 20K
C9 OUT1 0 220µ Rser=50m
C10 N015 N017 15p
C11 N014 N017 220p
R8 N014 N015 100K
R9 N016 N017 1K
C12 OUT1 N016 2200p
V1 IN 0 5
Rload2 OUT2 0 10
Rload1 OUT1 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 600u startup
.lib LTC1703.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1706-19.asc
V1 N001 0 3.3
XU1 N005 N007 N001 0 N004 OUT N002 N003 LTC1706-19
V2 N006 0 1.19
G1 0 OUT N006 N004 100m
V3 N002 0 PULSE(0 2.4 0 1n 1n .5m 1m)
V4 N003 0 PULSE(0 2.4 0 1n 1n 1m 2m)
V5 N005 0 PULSE(0 2.4 0 1n 1n 2m 4m)
V6 N007 0 PULSE(0 2.4 0 1n 1n 4m 8m)
C1 OUT 0 .1µ
.tran 8m
.lib LTC1706-19.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1706-61.asc
V1 N001 0 3.3
V2 N007 0 .6
G1 0 OUT N007 N004 1
V3 N002 0 PULSE(0 2.4 0 1n 1n .5m 1m)
V4 N003 0 PULSE(0 2.4 0 1n 1n 1m 2m)
V5 N005 0 PULSE(0 2.4 0 1n 1n 2m 4m)
V6 N006 0 PULSE(0 2.4 0 1n 1n 4m 8m)
C1 OUT 0 .1µ
V7 N008 0 PULSE(0 2.4 0 1n 1n 8m 16m)
XU1 N005 N006 N001 0 N004 OUT N002 N003 N008 LTC1706-61
.tran 16m
.lib LTC1706-61.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1706-63.asc
V1 N001 0 3.3
V2 N007 0 .6
G1 0 OUT N007 N004 1
V3 N002 0 PULSE(0 2.4 0 1n 1n .5m 1m)
V4 N003 0 PULSE(0 2.4 0 1n 1n 1m 2m)
V5 N005 0 PULSE(0 2.4 0 1n 1n 2m 4m)
V6 N006 0 PULSE(0 2.4 0 1n 1n 4m 8m)
C1 OUT 0 .1µ
V7 N008 0 PULSE(0 2.4 0 1n 1n 8m 16m)
XU1 N005 N006 N001 0 N004 OUT N002 N003 N008 LTC1706-63
.tran 16m
.lib LTC1706-63.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1706-81.asc
V1 N001 0 3.3
V2 N007 0 .8
G1 0 OUT N007 N004 100m
V3 N002 0 PULSE(0 2.4 0 1n 1n .5m 1m)
V4 N003 0 PULSE(0 2.4 0 1n 1n 1m 2m)
V5 N005 0 PULSE(0 2.4 0 1n 1n 2m 4m)
V6 N006 0 PULSE(0 2.4 0 1n 1n 4m 8m)
C1 OUT 0 .1µ
XU1 N005 N006 N001 0 N004 OUT N002 N003 N008 LTC1706-81
V7 N008 0 PULSE(0 2.4 0 1n 1n 8m 16m)
.tran 16m
.lib LTC1706-81.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1706-82.asc
V1 N001 0 3.3
V2 N007 0 .8
G1 0 OUT N007 N004 1
V3 N002 0 PULSE(0 2.4 0 1n 1n .5m 1m)
V4 N003 0 PULSE(0 2.4 0 1n 1n 1m 2m)
V5 N005 0 PULSE(0 2.4 0 1n 1n 2m 4m)
V6 N006 0 PULSE(0 2.4 0 1n 1n 4m 8m)
C1 OUT 0 .1µ
V7 N008 0 PULSE(0 2.4 0 1n 1n 8m 16m)
XU1 N005 N006 N001 0 N004 OUT N002 N003 N008 LTC1706-82
.tran 16m
.lib LTC1706-82.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1706-85.asc
V1 N001 0 3.3
V2 N007 0 .8
G1 0 OUT N007 N004 1
V3 N002 0 PULSE(0 2.4 0 1n 1n .5m 1m)
V4 N003 0 PULSE(0 2.4 0 1n 1n 1m 2m)
V5 N005 0 PULSE(0 2.4 0 1n 1n 2m 4m)
V6 N006 0 PULSE(0 2.4 0 1n 1n 4m 8m)
C1 OUT 0 .1µ
V7 N008 0 PULSE(0 2.4 0 1n 1n 8m 16m)
XU1 N005 N006 N001 0 N004 OUT N002 N003 N008 LTC1706-85
.tran 16m
.lib LTC1706-85.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1707.asc
V1 IN 0 5
C1 N004 0 47p
C2 OUT 0 100µ Rser=.05
L1 N001 OUT 15µ
R1 OUT N003 249K
R2 N003 0 80.6K
XU1 N004 IN N003 0 N001 IN IN N002 LTC1707
Rload OUT 0 10
.tran 1m startup
.lib LTC1707.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1709-7.asc
M§Q1 IN N003 N006 N006 FDS6680A
C1 N005 N006 .47µ
M§Q2 N006 N011 0 0 FDS6680A
D1 N001 N005 1N5818
L1 N006 N007 1µ
R1 N007 OUT 2m
D2 0 N006 1N5818
M§Q3 IN N015 N018 N018 FDS6680A
C2 N017 N018 .47µ
M§Q4 N018 N021 0 0 FDS6680A
L2 N018 N019 1µ
D3 0 N018 1N5818
C3 OUT 0 1000µ x2 Rser=25m
C5 N012 0 .01µ
R2 N013 N012 1K
C6 N010 0 250p
D4 N001 N017 1N5818
V1 IN 0 6
R3 N019 OUT 2m
R4 N008 0 10K
C7 N009 N008 .01µ
C8 N001 0 1µ
V2 N004 0 SINE(.5 .5 200K)
XU1 N010 N007 OUT N014 N009 N004 MP_01 N013 0 N016 0 OUT OUT N019 N014 N016 N020 N022 N023 N024 N025 N001 0 N015 N018 N017 N021 0 N001 N002 N011 IN N005 N006 N003 LTC1709-7
Rload OUT 0 .1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 750u startup
.lib LTC1709-7.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1709-8.asc
M§Q1 IN N003 N006 N006 FDS6680A
C1 N005 N006 .47µ
M§Q2 N006 N011 0 0 FDS6680A
D1 N001 N005 1N5818
L1 N006 N007 1µ
R1 N007 OUT 2m
D2 0 N006 1N5818
M§Q3 IN N015 N018 N018 FDS6680A
C2 N017 N018 .47µ
M§Q4 N018 N021 0 0 FDS6680A
L2 N018 N019 1µ
D3 0 N018 1N5818
C3 OUT 0 1000µ x2 Rser=10m
C5 N013 N012 1000p
R2 N012 0 10K
C6 N010 0 250p
D4 N001 N017 1N5818
V1 IN 0 6
R3 N019 OUT 2m
R4 N008 0 10K
C7 N009 N008 .01µ
C8 N001 0 1µ
V2 N004 0 SINE(.5 .5 200K)
XU1 N010 N007 OUT N014 N009 N004 MP_01 N013 0 N016 0 OUT OUT N019 N014 N016 N020 N022 N023 N024 N025 N001 0 N015 N018 N017 N021 0 N001 N002 N011 IN N005 N006 N003 LTC1709-8
Rload OUT 0 .5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC1709-8.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1709-85.asc
M§Q1 IN N003 N006 N006 FDS6680A
C1 N005 N006 .47µ
M§Q2 N006 N011 0 0 FDS6680A
D1 N001 N005 1N5818
L1 N006 N007 1µ
R1 N007 OUT 2m
D2 0 N006 1N5818
M§Q3 IN N015 N018 N018 FDS6680A
C2 N017 N018 .47µ
M§Q4 N018 N021 0 0 FDS6680A
L2 N018 N019 1µ
D3 0 N018 1N5818
C3 OUT 0 1000µ x2 Rser=10m
C4 N013 N012 .01µ
R2 N012 0 2K
C5 N010 0 250p
D4 N001 N017 1N5818
V1 IN 0 6
R3 N019 OUT 2m
R4 N008 0 10K
C6 N009 N008 .01µ
C7 N001 0 1µ
V2 N004 0 SINE(.5 .5 200K)
XU1 N010 N007 OUT N014 N009 N004 MP_01 N013 0 N016 0 OUT OUT N019 N014 N016 N020 N022 N023 N024 N025 N001 0 N015 N018 N017 N021 0 N001 N002 N011 IN N005 N006 N003 LTC1709-85
Rload OUT 0 .5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC1709-85.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1709-9.asc
M§Q1 IN N003 N006 N006 FDS6680A
C1 N005 N006 .47µ
M§Q2 N006 N011 0 0 FDS6680A
D1 N001 N005 1N5818
L1 N006 N007 1µ
R1 N007 OUT 2m
D2 0 N006 1N5818
M§Q3 IN N015 N018 N018 FDS6680A
C2 N017 N018 .47µ
M§Q4 N018 N021 0 0 FDS6680A
L2 N018 N019 1µ
D3 0 N018 1N5818
C3 OUT 0 1000µ x2 Rser=10m
C4 N013 N012 .01µ
R2 N012 0 2K
C5 N010 0 250p
D4 N001 N017 1N5818
V1 IN 0 6
R3 N019 OUT 2m
R4 N008 0 10K
C6 N009 N008 .01µ
C7 N001 0 1µ
V2 N004 0 SINE(.5 .5 200K)
XU1 N010 N007 OUT N014 N009 N004 MP_01 N013 0 N016 0 OUT OUT N019 N014 N016 N020 N022 N023 N024 N025 N001 0 N015 N018 N017 N021 0 N001 N002 N011 IN N005 N006 N003 LTC1709-9
Rload OUT 0 .5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 750u startup
.lib LTC1709-9.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1709.asc
M§Q1 IN N003 N006 N006 FDS6680A
C1 N005 N006 .47µ
M§Q2 N006 N011 0 0 FDS6680A
D1 N001 N005 1N5818
L1 N006 N007 1µ
R1 N007 OUT 2m
D2 0 N006 1N5818
M§Q3 IN N015 N018 N018 FDS6680A
C2 N017 N018 .47µ
M§Q4 N018 N021 0 0 FDS6680A
L2 N018 N019 1µ
D3 0 N018 1N5818
C3 OUT 0 1000µ x2 Rser=10m
C4 N013 N012 .01µ
R2 N012 0 2K
C5 N010 0 250p
D4 N001 N017 1N5818
V1 IN 0 6
R3 N019 OUT 2m
R4 N008 0 10K
C6 N009 N008 .01µ
C7 N001 0 1µ
V2 N004 0 SINE(.5 .5 200K)
XU1 N010 N007 OUT N014 N009 N004 MP_01 N013 0 N016 0 OUT OUT N019 N014 N016 N020 N022 N023 N024 N025 N001 0 N015 N018 N017 N021 0 N001 N002 N011 IN N005 N006 N003 LTC1709
Rload OUT 0 .5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC1709.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1711.asc
V1 +V 0 5
XU2 N006 N001 +V 0 0 N002 SQUARE 0 LT1711
C1 P001 N006 1.6p Rser=45 Lser=15.6m Cpar=6p
R1 N006 0 1K
R2 +V N006 1K
R3 N002 N001 1K
C2 N001 0 .1µ
R4 N002 P001 210
XU1 N007 N005 +V 0 SINE NC_01 LT1806
R5 SINE N005 15.8K
C3 N005 N004 100p
C4 SINE N004 100p
R6 N003 N002 1K
C5 0 N003 100p
R7 N007 0 1K
R8 +V N007 1K
C6 0 N007 .1µ
R9 N004 N003 6.49K
R10 0 N004 162
.tran 150u startup
* 1MHz Crystal Oscillator with Square and Sine Wave Outputs
.lib LTC.lib
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1712.asc
V1 +V 0 5
C1 P001 N006 1.6p Rser=45 Lser=15.6m Cpar=6p
R1 N006 0 1K
R2 +V N006 1K
R3 N002 N001 1K
C2 N001 0 .1µ
R4 N002 P001 210
XU1 N007 N005 +V 0 SINE NC_01 LT1806
R5 SINE N005 15.8K
C3 N005 N004 100p
C4 SINE N004 100p
R6 N003 N002 1K
C5 0 N003 100p
R7 N007 0 1K
R8 +V N007 1K
C6 0 N007 .1µ
R9 N004 N003 6.49K
R10 0 N004 162
XU2 N006 N001 +V 0 0 N002 SQUARE 0 LT1711
.tran 150u startup
* 1MHz Crystal Oscillator with Square and Sine Wave Outputs
.lib LTC.lib
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1713.asc
V1 +V 0 5
R1 N003 0 1K
R2 +V N003 1K
R3 N002 N001 1K
C1 N001 0 .1µ
R4 N002 P001 210
XU1 N007 N006 +V 0 SINE NC_01 LT1806
R5 SINE N006 15.8K
C2 N006 N005 100p
C3 SINE N005 100p
R6 N003 N004 1K
C4 N004 0 100p
R7 N007 0 1K
R8 +V N007 1K
C5 N007 0 .1µ
R9 N004 N005 6.49K
R10 N005 0 162
XU2 N003 N001 +V 0 0 N002 SQUARE 0 LT1713
C§Y1 P001 N003 1.6p Rser=45 Lser=15.6m Cpar=6p
.tran 250u startup
* 1MHz Crystal Oscillator with Square and Sine Wave Outputs
.lib LTC.lib
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1714.asc
V1 +V 0 5
C1 P001 N006 1.6p Rser=45 Lser=15.6m Cpar=6p
R1 N006 0 1K
R2 +V N006 1K
R3 N002 N001 1K
C2 N001 0 .1µ
R4 N002 P001 210
XU1 N007 N005 +V 0 SINE NC_01 LT1806
R5 SINE N005 15.8K
C3 N005 N004 100p
C4 SINE N004 100p
R6 N003 N002 1K
C5 0 N003 100p
R7 N007 0 1K
R8 +V N007 1K
C6 0 N007 .1µ
R9 N004 N003 6.49K
R10 0 N004 162
XU2 N006 N001 +V 0 0 N002 SQUARE 0 LT1713
.tran 150u startup
* 1MHz Crystal Oscillator with Square and Sine Wave Outputs
.lib LTC.lib
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1715.asc
V1 +V 0 5
V2 N001 0 PULSE(0 2 0 .5u .5u 0 1u)
V3 N003 0 1
XU1 N003 N001 +V 0 +V 0 N002 LT1715
.tran 3u
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1716.asc
V1 +V 0 5
V3 N001 0 PULSE(0 2 0 .5m .5m 0 1m)
V2 N003 0 1
XU1 N003 N001 +V 0 N002 LT1716
.tran 3m
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1719.asc
V1 +V 0 3.3
C1 P001 N002 1.6p Rser=45 Lser=15.6m Cpar=6p
R1 N002 0 620
R2 +V N002 2K
R3 OUT N001 2K
C2 N001 0 .1µ
R4 OUT P001 220
XU1 +V N002 N001 0 0 0 OUT +V LT1719
R5 N001 0 1.8K
.tran 250u startup
* 2.7 to 6V Crystal Oscillator with TTL/CMOS Output
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1720.asc
V1 +V 0 3.3
C1 P001 N002 1.6p Rser=45 Lser=15.6m Cpar=6p
R1 N002 0 620
R2 +V N002 2K
R3 OUT N001 2K
C2 N001 0 .1µ
R4 OUT P001 220
R5 N001 0 1.8K
XU1 N002 N001 +V 0 OUT LT1720
.tran 250u startup
* 2.7 to 6V Crystal Oscillator with TTL/CMOS Output
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1721.asc
V1 +V 0 3.3
C1 P001 N002 1.6p Rser=45 Lser=15.6m Cpar=6p
R1 N002 0 620
R2 +V N002 2K
R3 OUT N001 2K
C2 N001 0 .1µ
R4 OUT P001 220
R5 N001 0 1.8K
XU1 N002 N001 +V 0 OUT LT1720
.tran 250u startup
* 2.7 to 6V Crystal Oscillator with TTL/CMOS Output
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1722.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 2K
R2 N001 IN 750
V3 IN 0 SINE(0 1 1Meg)
XU1 IN N001 +V -V N002 LT1722
C1 N002 N001 5p
R3 N004 N003 2K
R4 N003 IN 2K
XU2 0 N003 +V -V N004 LT1722
C2 N004 N003 5p
R5 IN 0 72
R6 N002 OUT+ 62.5
R7 N004 OUT- 62.5
.tran 3u
* Differential Video Line Driver
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1723.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 2K
R2 N001 IN 750
V3 IN 0 SINE(0 1 1Meg)
C1 N002 N001 5p
R3 N004 N003 2K
R4 N003 IN 2K
C2 N004 N003 5p
R5 IN 0 72
R6 N002 OUT+ 62.5
R7 N004 OUT- 62.5
XU1 IN N001 +V -V N002 LT1722
XU2 0 N003 +V -V N004 LT1722
.tran 3u
* Differential Video Line Driver
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1724.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 2K
R2 N001 IN 750
V3 IN 0 SINE(0 1 1Meg)
C1 N002 N001 5p
R3 N004 N003 2K
R4 N003 IN 2K
C2 N004 N003 5p
R5 IN 0 72
R6 N002 OUT+ 62.5
R7 N004 OUT- 62.5
XU1 IN N001 +V -V N002 LT1722
XU2 0 N003 +V -V N004 LT1722
.tran 3u
* Differential Video Line Driver
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1725.asc
M§Q1 N007 N011 N013 N013 Si4410DY
R1 N013 0 .1
C1 N015 0 100p
C2 N004 0 1n
L1 N007 IN 20µ Rpar=5K
R2 N010 0 100K
R3 N012 0 100K
R4 N014 0 100K
R5 N005 0 100K
C3 N008 0 .1µ
R6 N001 N003 10K
R7 N003 0 3K
L2 N002 0 5µ Rpar=5K
L3 N001 0 5µ Rpar=5K
D1 N002 OUT 1N5817
C4 OUT 0 50µ Rser=25m
Rload OUT 0 10
V1 IN 0 16
XU1 0 N013 N006 N005 N008 N015 N004 N003 N009 IN 0 N010 N012 N014 IN N011 LT1725
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 L3 1
.tran 1.2m startup
.lib LT1725.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1726-2.5.asc
V4 N007 0 5
R3 N007 N006 10K
C1 N005 0 47n
C2 N008 0 47n
R1 N001 N004 66.5K
R2 N004 0 100K
XU1 N002 N003 N004 0 N009 N006 N008 N005 LTC1726-2.5
V2 N002 0 PWL(0 0 250m 3.3 3 3.3 3.5 0 4 0 4.5 3.3 100 3.3)
V3 N003 0 PWL(0 0 350m 2.5 1 2.5 1.5 0 2 0 2.5 2.5 100 2.5)
V6 N009 0 PULSE(0 2 5000ms 1u 1u 800ms 1600m 6)
V1 N001 0 PWL(0 0 100m 1.8V 5s 1.8V 5.5s 0V 6s 0V 6.5s 1.8V 6.8s 1.8V 6.8001s 0V 6.8002s 1.8V 6.9s 1.8V 6.9001s 0V 6.9002s 1.8V 100s 1.8V)
.tran 17
.lib LTC1726-2.5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1726-5.asc
V1 N001 0 PULSE(1.2 0 4.5 .5 .5 .5)
V2 N003 0 PULSE(5 0 .5 .5 .5 .5)
V3 N002 0 PULSE(3.3 0 2.5 0.5 0.5 0.5)
V4 N006 0 5
R3 N006 N005 10K
C1 P001 0 47n
C2 P002 0 47n
V6 N007 0 PULSE(0 2 1m 1u 1u 50u 800m 9)
R1 N001 N004 66.5K
R2 N004 0 100K
XU1 N002 N003 N004 0 N007 N005 P002 P001 LTC1726-5
.tran 10
.lib LTC1726-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1727-2.5.asc
XU1 N001 N004 N006 0 N008 N007 N005 N002 LTC1727-2.5
R1 N003 N002 10K
R2 N003 N005 10K
R3 N003 N007 10K
R4 N003 N008 10K
V1 N003 0 5
V2 N006 0 PWL(0 1.05 7 1.05 8 .95 9 1.05)
V3 N004 0 PWL(0 2.5 4 2.5 5 2.25 6 2.5)
V4 N001 0 PWL(0 3.3 1 3.3 2 3 3 3.3)
.tran 10
.lib LTC1727-2.5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1727-5.asc
XU1 N001 N004 N006 0 N008 N007 N005 N002 LTC1727-5
V1 N006 0 PWL(0 1.05 7 1.05 8 .95 9 1.05)
V2 N004 0 PWL(0 5 4 5 5 4.5 6 5)
V3 N001 0 PWL(0 3.3 1 3.3 2 3 3 3.3)
V4 N003 0 5
R1 N003 N002 10K
R2 N003 N005 10K
R3 N003 N007 10K
R4 N003 N008 10K
.tran 10
.lib LTC1727-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1728-1.8.asc
XU1 N002 0 N004 N005 N003 LTC1728-1.8
V1 N004 0 PWL(0 1.05 7 1.05 8 .95 9 1.05)
V2 N005 0 PWL(0 1.8 4 1.8 5 1.5 6 1.8)
V3 N003 0 PWL(0 3 1 3 2 2.5 3 3)
V4 N001 0 5
R1 N002 N001 10K
.tran 10
.lib LTC1728-1.8.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1728-2.5.asc
XU1 N002 0 N004 N005 N003 LTC1728-2.5
R1 N002 N001 10K
V1 N001 0 5
V2 N004 0 PWL(0 1.05 7 1.05 8 0.95 9 1.05)
V3 N005 0 PWL(0 2.5 4 2.5 5 2.25 6 2.5)
V4 N003 0 PWL(0 3.3 1 3.3 2 3 3 3.3)
.tran 10
.lib LTC1728-2.5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1728-3.3.asc
XU1 N002 0 N004 N005 N003 LTC1728-3.3
R1 N002 N001 10K
V1 N001 0 5
V2 N004 0 PWL(0 1.05 7 1.05 8 .95 9 1.05)
V3 N005 0 PWL(0 1.8 4 1.8 5 1.5 6 1.8)
V4 N003 0 PWL(0 3.3 1 3.3 2 3 3 3.3)
.tran 10
.lib LTC1728-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1728-5.asc
XU1 N002 0 N004 N005 N003 LTC1728-5
R1 N002 N001 10K
V1 N004 0 PWL(0 1.05 7 1.05 8 0.95 9 1.05)
V2 N005 0 PWL(0 5 4 5 5 4.5 6 5)
V3 N003 0 PWL(0 3.3 1 3.3 2 3.0 3 3.3)
V4 N001 0 5
.tran 10
.lib LTC1728-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1733.asc
V3 N001 0 PWL(0 0 1m 5)
CBAT N009 0 200m
R1 N011 0 1.5K
R5 N001 N004 1K
R2 N001 N003 1K
D1 N003 N002 NSPW500BS
R3 N001 N007 1K
R4 N001 N008 4K
RTHERMISTOR N008 0 R=9.1K*EXP(3490/(V(temp)+273) - 3490/300)
V1 temp 0 PWL(0 25 5 45 6 65 7 45)
S1 0 N009 N010 0 SLOAD
V2 N010 0 PWL(0 0 24 0 +100n 1)
D2 N007 N006 NSPW500BS
D3 N004 N005 NSPW500BS
XU1 N005 N001 N006 MP_01 0 N008 N011 N001 N009 N002 LTC1733 TimeOut=22
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 30
.model SLOAD SW(Ron=100 Roff=1G Vt=.5 Vh=-.3)
* Current Limit to Control Die Temperature NOT MODELED
.lib LTC1733.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1734-4.1.asc
V1 N001 0 7
R1 N004 0 1K
C1 N005 0 1
Q1 N005 N003 N002 0 2N2907
XU1 N002 0 N001 N004 N005 N003 LTC1734-x.x Ref=4.1
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 5 startup
.lib LTC1734-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1734-4.2.asc
V1 N001 0 7
R1 N004 0 1K
C1 N005 0 1
Q1 N005 N003 N002 0 2N2907
XU1 N002 0 N001 N004 N005 N003 LTC1734-x.x Ref=4.2
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 5 startup
.lib LTC1734-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1734L-4.1.asc
V1 N001 0 7
R1 N004 0 1K
C1 N005 0 .1
Q1 N005 N003 N002 0 2N2907
XU1 N002 0 N001 N004 N005 N003 LTC1734L-x.x Ref=4.1
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 5 startup
.lib LTC1734L-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1734L-4.2.asc
V1 N001 0 7
R1 N004 0 1K
C1 N005 0 .1
Q1 N005 N003 N002 0 2N2907
XU1 N002 0 N001 N004 N005 N003 LTC1734L-x.x Ref=4.2
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 5 startup
.lib LTC1734L-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1735-1.asc
R1 N009 0 10K
R2 OUT N012 20K
R3 N012 0 10K
R4 N008 OUT .006
C1 N010 N009 330p
C2 N013 0 43p
C3 N006 0 .001µ
C4 OUT 0 180µ x4 Rser=.1
V1 IN 0 6
L1 N007 N008 1.5µ
M§Q1 IN N005 N007 N007 Si4410DY
M§Q2 N007 N011 0 0 Si4410DY
C5 N001 0 4.7µ
C6 N004 N007 .22µ
D1 N001 N004 1N5818
D2 0 N007 1N5818
XU1 N013 N006 N010 N003 OUT N008 N012 0 N002 0 N011 N001 IN N007 N004 N005 LTC1735-1
Rload OUT 0 .5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC1735-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1735.asc
R1 N009 0 10K
R2 OUT N012 20K
R3 N012 0 10K
R4 N008 OUT .006
C1 N010 N009 330p
C2 N013 0 43p
C3 N006 0 .001µ
C4 OUT 0 180µ x4 Rser=.1
V1 IN 0 6
L1 N007 N008 1.5µ
M§Q1 IN N005 N007 N007 Si4410DY
M§Q2 N007 N011 0 0 Si4410DY
C5 N001 0 4.7µ
C6 N004 N007 .22µ
D1 N001 N004 1N5818
D2 0 N007 1N5818
XU1 N013 N006 N010 N003 0 N012 OUT N008 N002 0 N011 N001 IN N007 N004 N005 LTC1735
Rload OUT 0 .5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC1735.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1736.asc
XU1 N001 N003 N007 MP_01 0 N009 OUT N005 N011 OUT 0 0 0 0 0 N010 MP_02 0 N012 N010 IN N004 N008 N002 LTC1736
M§Q1 N004 N012 0 0 Si4410DY
M§Q2 IN N002 N004 N004 Si4410DY
L1 N004 N005 1.5µ
R1 N005 OUT 6m
C1 OUT 0 180µ Rser=25m
C2 N004 N008 .22µ
D1 N010 N008 1N5817
C3 N007 N006 330p
R2 N006 0 10K
C4 N001 0 43p
C5 N003 0 .001µ
V1 IN 0 7
R3 N009 OUT 100K
C7 N010 0 4.7µ
D2 0 N004 1N5818
C8 N005 OUT 1000p
Rload OUT 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.2m startup
.lib LTC1736.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1737.asc
M§Q1 N007 N011 N013 N013 Si4410DY
R1 N013 0 .1
C1 N015 0 100p
C2 N004 0 1n
L1 N007 IN 20µ Rpar=5K
R2 N010 0 100K
R3 N012 0 100K
R4 N014 0 100K
R5 N005 0 100K
C3 N008 0 .1µ
R6 N001 N003 10K
R7 N003 0 3K
L2 N002 0 5µ Rpar=5K
L3 N001 0 5µ Rpar=5K
D1 N002 OUT 1N5817
C4 OUT 0 20µ Rser=.1
V1 IN 0 16
XU1 0 N013 N006 N005 N008 N015 N004 N003 N009 IN 0 N010 N012 N014 IN N011 LT1737
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 L3 1
.tran 1.5m startup
.lib LT1737.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1738.asc
D1 N001 OUT B520C
R1 OUT N008 21.5K
R2 N009 0 5K
R3 N007 0 16.9K
C1 N006 0 1300p
C2 0 N011 .22µ Rser=15K Cpar=22n
V1 IN 0 6
C3 OUT 0 200µ Rser=.1
XU1 N004 N002 IN N005 N003 MP_01 N006 N007 N008 NC_02 0 N011 N012 IN N010 N009 IN MP_03 MP_04 0 LT1738
R4 N010 0 5K
C5 N012 0 .01µ
R5 N008 0 2.5K
M§Q1 N001 N004 N005 N005 Si9426DY
R6 N005 0 25m
C6 N001 N002 5p
L1 IN N001 22µ
R7 OUT 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 4m startup
.lib LT1738.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1739.asc
XU1 N003 N001 +V -V N002 +V 0 LT1794
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 10K
R2 N001 0 1K
V3 N003 0 sine(0 .1 1Meg)
.tran 3u
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1751-3.3.asc
C1 N003 N004 1µ
R1 OUT N001 100K
C2 N002 0 .001µ
C3 OUT 0 10µ
V1 IN 0 3
Rload OUT 0 30
XU1 N001 OUT IN 0 N004 N003 IN N002 LTC1751-3.3
.tran 1m startup
.lib LTC1751-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1751-5.asc
C1 N003 N004 1µ
R1 OUT N001 100K
C2 N002 0 .001µ
C3 OUT 0 10µ
V1 IN 0 3
Rload OUT 0 50
XU1 N001 OUT IN 0 N004 N003 IN N002 LTC1751-5
.tran 1m startup
.lib LTC1751-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1751.asc
XU1 N001 OUT IN 0 N004 N003 IN N002 LTC1751
C1 N003 N004 1µ
R1 OUT N001 100K
R2 N001 0 31K
C2 N002 0 .001µ
C3 OUT 0 10µ
V1 IN 0 3
Rload OUT 0 50
.tran 1m startup
.lib LTC1751.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1753.asc
L1 N008 OUT 1.3µ
V1 N001 0 5
M§Q1 N008 N009 0 0 Si4410DY m=2
C1 N011 0 150p
C2 N012 0 4700p
R1 N011 N012 15K
R2 N001 N004 1.2K
M§Q2 N001 N006 N008 N008 Si4410DY m=2
R3 N008 N007 20
C3 OUT 0 2700µ x5 Rser=.05
C4 N013 0 .02µ
R4 N001 N003 5.6K
R5 N001 N005 5.6K
V2 N002 0 12
C9 OUT 0 .1µ
XU1 N009 N002 0 0 N001 OUT N004 N007 N013 N011 N010 N005 N003 0 0 0 0 0 N001 N006 LTC1753
Rload OUT 0 1
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3.5m startup
.lib LTC1753.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1754-3.3.asc
V1 IN 0 2.6
C1 N001 N002 1µ
C2 OUT 0 10µ
Rload OUT 0 100
XU1 OUT 0 IN N002 IN N001 LTC1754-3.3
.tran 1m startup
.lib LTC1754-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1754-5.asc
XU1 OUT 0 IN N002 IN N001 LTC1754-5
V1 IN 0 3.3
C1 N001 N002 1µ
C2 OUT 0 10µ
Rload OUT 0 100
.tran 1m startup
.lib LTC1754-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1761-1.2.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ
Rload OUT 0 500
C2 OUT N001 .01µ
XU1 IN 0 IN N001 OUT LT1761-1.2
.tran 1
.lib LT1761.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1761-1.5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ
Rload OUT 0 500
XU1 IN 0 IN N001 OUT LT1761-1.5
C2 OUT N001 .01µ
.tran 1
.lib LT1761.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1761-1.8.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ
Rload OUT 0 500
C2 OUT N001 .01µ
XU1 IN 0 IN N001 OUT LT1761-1.8
.tran 1
.lib LT1761.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1761-2.5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ
Rload OUT 0 500
C2 OUT N001 .01µ
XU1 IN 0 IN N001 OUT LT1761-2.5
.tran 1
.lib LT1761.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1761-2.8.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ
Rload OUT 0 500
C2 OUT N001 .01µ
XU1 IN 0 IN N001 OUT LT1761-2.8
.tran 1
.lib LT1761.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1761-2.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ
R3 OUT 0 500
C2 OUT N001 .01µ
XU1 IN 0 IN N001 OUT LT1761-2
.tran 1
.lib LT1761.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1761-3.3.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ
Rload OUT 0 500
C2 OUT N001 .01µ
XU1 IN 0 IN N001 OUT LT1761-3.3
.tran 1
.lib LT1761.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1761-3.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ
Rload OUT 0 500
C2 OUT N001 .01µ
XU1 IN 0 IN N001 OUT LT1761-3
.tran 1
.lib LT1761.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1761-5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ
Rload OUT 0 500
C2 OUT N001 .01µ
XU1 IN 0 IN N001 OUT LT1761-5
.tran 1
.lib LT1761.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1761-BYP.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ
Rload OUT 0 500
XU1 IN 0 N001 OUT OUT LT1761-BYP
.tran 1
.lib LT1761.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1761-SD.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ
Rload OUT 0 500
XU1 IN 0 IN OUT OUT LT1761-SD
.tran 1
.lib LT1761.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1762-2.5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ
Rload OUT 0 500
C2 OUT N001 .01µ
XU1 OUT OUT N001 0 IN MP_01 MP_02 IN LT1762-2.5
.tran 1
.lib LT1762.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1762-3.3.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ
Rload OUT 0 500
C2 OUT N001 .01µ
XU1 OUT OUT N001 0 IN MP_01 MP_02 IN LT1762-3.3
.tran 1
.lib LT1762.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1762-3.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ
Rload OUT 0 500
C2 OUT N001 .01µ
XU1 OUT OUT N001 0 IN MP_01 MP_02 IN LT1762-3
.tran 1
.lib LT1762.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1762-5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ
Rload OUT 0 500
C2 OUT N001 .01µ
XU1 OUT OUT N001 0 IN MP_01 MP_02 IN LT1762-5
.tran 1
.lib LT1762.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1762.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ
Rload OUT 0 500
C2 OUT N001 .01µ
XU1 OUT OUT N001 0 IN MP_01 MP_02 IN LT1762
.tran 1
.lib LT1762.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1763-1.5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ
Rload OUT 0 500
C2 OUT N001 .01µ
XU1 OUT OUT 0 N001 IN MP_01 MP_02 IN LT1763-1.5
.tran 1
.lib LT1763.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1763-1.8.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ
Rload OUT 0 500
C2 OUT N001 .01µ
XU1 OUT OUT 0 N001 IN MP_01 MP_02 IN LT1763-1.8
.tran 1
.lib LT1763.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1763-2.5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ
Rload OUT 0 500
C2 OUT N001 .01µ
XU1 OUT OUT 0 N001 IN MP_01 MP_02 IN LT1763-2.5
.tran 1
.lib LT1763.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1763-3.3.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ
Rload OUT 0 500
C2 OUT N001 .01µ
XU1 OUT OUT 0 N001 IN MP_01 MP_02 IN LT1763-3.3
.tran 1
.lib LT1763.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1763-3.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ
Rload OUT 0 500
C2 OUT N001 .01µ
XU1 OUT OUT 0 N001 IN MP_01 MP_02 IN LT1763-3
.tran 1
.lib LT1763.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1763-5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ
Rload OUT 0 500
C2 OUT N001 .01µ
XU1 OUT OUT 0 N001 IN MP_01 MP_02 IN LT1763-5
.tran 1
.lib LT1763.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1763.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ
Rload OUT 0 500
C2 OUT N001 .01µ
XU1 OUT OUT 0 N001 IN MP_01 MP_02 IN LT1763
.tran 1
.lib LT1763.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1764-1.5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ Rser=100m
Rload OUT 0 500
XU1 IN IN 0 OUT OUT LT1764-1.5
.tran 1
.lib LT1764.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1764-1.8.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ Rser=100m
Rload OUT 0 500
XU1 IN IN 0 OUT OUT LT1764-1.8
.tran 1
.lib LT1764.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1764-2.5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ Rser=100m
Rload OUT 0 500
XU1 IN IN 0 OUT OUT LT1764-2.5
.tran 1
.lib LT1764.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1764-3.3.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ Rser=100m
Rload OUT 0 500
XU1 IN IN 0 OUT OUT LT1764-3.3
.tran 1
.lib LT1764.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1764.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ Rser=100m
Rload OUT 0 500
XU1 IN IN 0 OUT OUT LT1764
.tran 1
.lib LT1764.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1764A-1.5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ Rser=.1
Rload OUT 0 500
XU1 IN IN 0 OUT OUT LT1764-1.5
.tran 1
.lib LT1764.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1764A-1.8.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ Rser=.1
Rload OUT 0 500
XU1 IN IN 0 OUT OUT LT1764-1.8
.tran 1
.lib LT1764.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1764A-2.5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ Rser=.1
Rload OUT 0 500
XU1 IN IN 0 OUT OUT LT1764-2.5
.tran 1
.lib LT1764.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1764A-3.3.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ Rser=.1
Rload OUT 0 500
XU1 IN IN 0 OUT OUT LT1764-3.3
.tran 1
.lib LT1764.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1764A.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ Rser=.1
Rload OUT 0 500
XU1 IN IN 0 OUT OUT LT1764
.tran 1
.lib LT1764.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1765.asc
C2 N001 N002 .18µ
L1 N002 OUT 1.5µ
R1 OUT N004 17.4K
R2 N004 0 10K
D1 0 N002 MBRS340
D2 OUT N001 1N914
V1 IN 0 5
C3 N006 0 2.2n
C1 OUT 0 4.7µ Rser=10m
XU1 N001 IN N002 0 N003 N004 N005 LT1765
R3 N006 N005 1K
Rload OUT 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 200u startup
.lib LT1765.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1766.asc
L1 N002 OUT 15µ
C1 N004 0 1000p
C2 N002 N001 .33µ
D1 0 N002 1N5819
C3 OUT 0 100µ Rser=.1
R1 OUT N005 15.4K
R2 N005 0 4.99K
Rload OUT 0 5
D2 OUT N001 1N914
V1 IN 0 20
XU1 0 N002 MP_01 IN MP_02 N001 MP_03 MP_04 MP_05 OUT N004 N005 MP_06 NC_07 N003 LT1766
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT1766.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1767-1.8.asc
C2 N001 N002 .1µ
L1 N002 OUT 5µ
D1 0 N002 MBRS130L
D2 OUT N001 1N914
V1 IN 0 5
C3 N005 0 4000p
C1 OUT 0 2.2µ
R3 N005 N004 1K
XU1 N001 IN N002 0 N003 OUT N004 LT1767-x.x top=5K bot=10K
Rload OUT 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 200u startup
.lib LT1767-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1767-2.5.asc
C1 N001 N002 .1µ
L1 N002 OUT 5µ
D1 0 N002 MBRS130L
D2 OUT N001 1N914
V1 IN 0 5
C2 N005 0 4000p
C3 OUT 0 2.2µ
R1 N005 N004 1K
XU1 N001 IN N002 0 N003 OUT N004 LT1767-x.x top=10.92 bot=10.08
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 200u startup
.lib LT1767-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1767-3.3.asc
C2 N001 N002 .1µ
L1 N002 OUT 5µ
D1 0 N002 MBRS130L
D2 OUT N001 1N914
V1 IN 0 5
C3 N005 0 4000p
C1 OUT 0 2.2µ
R3 N005 N004 1K
XU1 N001 IN N002 0 N003 OUT N004 LT1767-x.x top=17K bot=10K
Rload OUT 0 3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 100u startup
.lib LT1767-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1767-5.asc
C2 N001 N002 .1µ
L1 N002 OUT 5µ
D1 0 N002 MBRS130L
D2 OUT N001 1N914
V1 IN 0 7
C3 N005 0 4000p
C1 OUT 0 2.2µ
R3 N005 N004 1K
XU1 N001 IN N002 0 N003 OUT N004 LT1767-x.x top=31.92K bot=10.08K
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 100u startup
.lib LT1767-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1767.asc
C1 N001 N002 .1µ
L1 N002 OUT 5µ
R1 OUT N004 17.4K
R2 N004 0 10K
D1 0 N002 MBRS130L
D2 OUT N001 1N914
V1 IN 0 5
C2 N006 0 4000p
C3 OUT 0 2.2µ
R3 N006 N005 1K
XU1 N001 IN N002 0 N003 N004 N005 LT1767
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 100u startup
.lib LT1767.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1771.asc
XU1 N005 N003 N006 0 N004 IN N001 IN LTC1771
M§Q1 N007 N004 N001 N001 FDC638P
R1 IN N001 50m
D1 0 N007 1N5817
C1 N005 0 .001µ
C2 N002 0 220p
R2 N003 N002 10K
V1 IN 0 5
L1 N007 OUT 15µ Rpar=5K
C3 OUT 0 150µ Rser=50m
R3 OUT N006 1.64Meg
R4 N006 0 1Meg
C4 OUT N006 5p
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m startup
.lib LTC1771.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1772.asc
L1 N006 OUT 4.7µ
V1 IN 0 5
C1 OUT 0 47µ Rser=.1
C2 N003 N002 220p
R1 N001 IN 0.03
R2 N005 0 78.7K
R3 OUT N005 169K
R4 N002 0 10K
M§Q1 N006 N004 N001 N001 FDC638P
Rload OUT 0 2
XU1 N003 0 N005 N001 IN N004 LTC1772
D1 0 N006 MBRS340
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 250u startup
.lib LTC1772.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1772B.asc
L1 N006 OUT 4.7µ
V1 IN 0 5
C1 OUT 0 47µ Rser=.1
C2 N003 N002 220p
R1 N001 IN 0.03
R2 N005 0 78.7K
R3 OUT N005 169K
R4 N002 0 10K
M§Q1 N006 N004 N001 N001 FDC638P
Rload OUT 0 2
D1 0 N006 MBRS340
XU1 N003 0 N005 N001 IN N004 LTC1772B
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 250u startup
.lib LTC1772B.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1773.asc
L1 N005 OUT 5µ
R1 OUT N006 169K
R2 0 N006 80.6K
V1 IN 0 5
C1 OUT 0 180µ Rser=.1
XU1 N004 N003 IN N006 0 N007 N002 IN N001 N005 LTC1773
M§Q1 N005 N002 N001 N001 FDC638P
M§Q2 N005 N007 0 0 IRF7201
R3 IN N001 .025
C3 N004 0 220p Rser=30K
C4 N003 0 .001µ
Rload OUT 0 2
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC1773.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1775.asc
XU1 N001 MP_01 N002 N004 N007 0 OUT 0 0 N010 N009 N008 N003 N005 IN IN LTC1775
M§Q1 IN N003 N005 N005 Si4410DY
M§Q2 N005 N010 0 0 Si4410DY
D1 N009 N008 1N5818
L1 N005 OUT 6µ
D2 0 N005 1N5818
C1 OUT 0 500µ Rser=.05
R1 N007 N006 10K
C2 N006 0 2200p
C3 N002 0 .01µ
V1 IN 0 6
C4 N005 N008 .22µ
C5 N009 0 4.7µ
Rload OUT 0 2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 6m startup
.lib LTC1775.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1776.asc
V1 IN 0 30
C1 N005 N004 2200p
C2 N004 0 100p
R1 N005 0 22K
D1 0 N001 MBRS1100
L1 N001 OUT 220µ
C3 OUT 0 100µ Rser=.1
R2 OUT N003 36.5K
R3 N003 0 12.1K
XU1 N002 OUT N001 0 IN MP_01 N003 N004 LT1776
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT1776.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1777.asc
XU1 MP_01 MP_02 N001 OUT N003 N002 0 MP_03 MP_04 IN MP_05 MP_06 N006 N005 LT1777
V1 IN 0 24
L1 N003 OUT 220µ
L2 N002 N003 1µ
D1 0 N003 1N5819
C1 N004 0 2200p
C2 N005 0 100p
C3 OUT 0 100µ Rser=0.1
R1 N005 N004 12K
R2 OUT N006 36.5K
R3 N006 0 12.1K
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT1777.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1778-1.asc
R1 IN N001 1.4Meg
R2 OUT N010 30.1K
R3 N010 0 14K
D1 N009 N007 MBR0530L
C1 N009 0 4.7µ
D2 0 N005 MBRS340
M§Q1 IN N003 N005 N005 Si4884DY
L1 N005 OUT 1.8µ Rpar=100K
C2 OUT 0 180µ Rser=.05 x2
R4 N012 N011 20K
C3 N011 0 500p
R5 IN N014 3.3K
V1 IN 0 28
C4 N006 0 .001µ
C5 N005 N007 .22µ
M§Q2 N005 N013 0 0 Si4874DY
XU1 N006 N014 N008 N004 N012 0 N001 N010 N002 IN N009 N013 0 N005 N003 N007 LTC1778-1
Rload OUT 0 .2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3.5m startup
.lib LTC1778-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1778.asc
R1 IN N001 1.4Meg
R2 OUT N010 30.1K
R3 N010 0 14K
D1 N009 N007 MBR0530L
C1 N009 0 4.7µ
D2 0 N005 MBRS340
M§Q1 IN N003 N005 N005 Si4884DY
L1 N005 OUT 1.8µ Rpar=100K
C2 OUT 0 180µ Rser=.05 x2
R4 N012 N011 20K
C3 N011 0 500p
R5 IN N014 3.3K
V1 IN 0 6
C4 N006 0 .001µ
XU1 N006 N014 N008 N004 N012 0 N001 N010 N002 IN N009 N013 0 N005 N003 N007 LTC1778
C5 N005 N007 .22µ
M§Q2 N005 N013 0 0 Si4874DY
Rload OUT 0 .3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2.5m startup
.lib LTC1778.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1779.asc
V1 IN 0 5
XU1 N002 0 N004 N003 IN N005 LTC1779
R1 IN N003 2
D1 0 N005 1N5818
L1 N005 OUT 22µ Rpar=10K
C1 OUT 0 47µ x2
R2 OUT N004 169K
R3 N004 0 78.7K
Rload OUT 0 10
C2 0 N001 500p
R5 N002 N001 10K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LTC1779.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1782.asc
V1 +V 0 10
XU1 N001 N003 +V 0 N004 NC_01 LT1782
Q1 N001 N004 OUT 0 2N3904
R1 +V N002 .2
R2 N001 +V 200
R3 N003 N002 200
R4 OUT 0 2K
I1 N002 0 SINE(1 1 1K)
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 3m
* Positive Supply Rail Current Sense
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1783.asc
V1 +V 0 10
Q1 N001 N004 OUT 0 2N3904
R1 +V N002 .2
R2 N001 +V 200
R3 N003 N002 200
R4 OUT 0 2K
I1 N002 0 SINE(1 1 1K)
XU1 N001 N003 +V 0 N004 NC_01 LT1783
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 3m
* Positive Supply Rail Current Sense
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1784.asc
V1 +V 0 5
R1 N002 +V 1K
R2 N001 IN 1K
V3 IN 0 SINE(0 1 10)
XU1 0 N001 N002 +V 0 NC_01 LT1784
R3 OUT N001 1K
D1 N002 OUT BAT54
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 300m
* Single Supply Full Wave Rectifier
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\1786F.asc
Q1 N004 N006 N010 0 NP
Q2 N005 N007 N010 0 NP
L1 N004 N003 20µ
L2 N003 N005 20µ
C1 N005 N004 .068µ
L3 N007 N006 1µ
V1 N008 0 28
L4 N001 N002 50m
R1 N002 N001 70K
L5 N010 N012 100µ
D1 N012 N008 1N5818
R2 N003 N009 220K
R3 N009 N010 100K
C3 N003 N009 1000p
D2 0 N012 1N5818
C4 N015 0 1µ
V2 N011 0 5
R5 N008 N007 500
R6 N002 0 1G
XU1 0 N013 0 N015 0 N014 N011 0 SDA SCL N013 N011 N003 N008 N009 N012 LT1786F
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 7m
K1 L1 L2 L3 L4 1
* BAT
.model NP NPN
.include SMBus.vector
.lib LT1786F.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1787.asc
I1 N001 0 PULSE(-100 100 10u 200u 200u 200u 600u)
R3 N002 N001 1.6m
V4 N002 0 5
XU1 NC_01 N001 0 Vout N003 N002 NC_02 LT1787
V1 N003 0 1.25
.tran 600u
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1789-1.asc
V1 +v 0 5
V2 -V 0 -5
R1 N001 N002 {R}
V3 IN 0 AC 1
XU1 N001 0 IN -V 0 OUT +v N002 LT1789-1
.ac dec 100 100 1Meg
.step PARAM R list 1e308 22.22K 2.0202K
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1789-10.asc
V1 +V 0 5
V2 -V 0 -5
R1 N001 N002 {R}
XU1 N001 0 IN -V 0 OUT +V N002 LT1789-10
V3 IN 0 AC 1
.ac dec 100 100 1Meg
.step PARAM R list 1e308 22.22K 2.0202K
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1790-1.25.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 1K
XU1 IN 0 OUT LT1790-125
.tran 1
.lib LT1790.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1790-2.048.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 1K
XU1 IN 0 OUT LT1790-2048
.tran 1
.lib LT1790.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1790-2.5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 1K
XU1 IN 0 OUT LT1790-25
.tran 1
.lib LT1790.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1790-3.3.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 1K
XU1 IN 0 OUT LT1790-33
.tran 1
.lib LT1790.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1790-3.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 1K
XU1 IN 0 OUT LT1790-3
.tran 1
.lib LT1790.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1790-4.096.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 1K
XU1 IN 0 OUT LT1790-4096
.tran 1
.lib LT1790.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1790-5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 1K
XU1 IN 0 OUT LT1790-5
.tran 1
.lib LT1790.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1792.asc
V1 +V 0 15
V2 -V 0 -15
V3 IN 0 AC 1
C1 N002 N004 .033µ
R1 N002 N001 237K
R2 N004 N001 249K
R3 N001 IN 237K
C2 OUT N005 .01µ
R4 OUT N003 154K
R5 N005 N003 249K
R6 N003 N002 154K
C3 N003 0 .33µ
C4 N001 0 .1µ
XU1 0 N004 +V -V N002 LT1792
XU2 0 N005 +V -V OUT LT1792
.ac oct 100 1m 1K
* 10Hz 4th Order Chebyshev Lowpass Filter(0.01dB Ripple)
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1793.asc
V1 +V 0 15
V2 -V 0 -15
V3 IN 0 AC 1
C1 N002 N004 .033µ
R1 N002 N001 237K
R2 N004 N001 249K
R3 N001 IN 237K
C2 OUT N005 .01µ
R4 OUT N003 154K
R5 N005 N003 249K
R6 N003 N002 154K
C3 N003 0 .33µ
C4 N001 0 .1µ
XU1 0 N004 +V -V N002 LT1793
XU2 0 N005 +V -V OUT LT1793
.ac oct 100 1m 1K
* 10Hz 4th Order Chebyshev Lowpass Filter(0.01dB Ripple)
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1794.asc
V1 +V 0 15
V2 -V 0 -15
R1 N002 N001 10K
R2 N001 0 1K
V3 N003 0 SINE(0 .1 1Meg)
XU1 N003 N001 +V -V N002 +V 0 LT1794
.tran 3u
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1795.asc
V1 +V 0 10
V2 -V 0 -10
R1 N002 N001 1K
R2 N001 0 1K
V3 N003 0 SINE(0 1 1K)
XU1 N003 N001 +V -V N002 0 N004 NC_01 LT1795
V4 N004 0 5
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1797.asc
V1 +V 0 5
V2 -V 0 -5
R1 OUT N003 10K
R2 N003 0 4.99K
XU1 N002 N003 +V -V OUT LT1797
XU2 IN N001 +V -V N002 LT1028
R3 N002 P001 1K
C1 P001 N001 2200p
R4 N001 0 10
V3 IN 0 sine(0 10m 1K)
R5 OUT N001 4.87K tol=1 pwr=0.1
.tran 3m
* Ultra-Low Noise ±5V Supply, Rail-to-Rail Output Amplier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1798.asc
XU1 0 N001 OUT OUT LTC1798
V1 N001 0 PWL(0 0 1 10)
.tran 1
.lib LTC1798.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1799.asc
R1 N001 N002 10K
V1 N001 0 3
XU1 N001 0 N002 0 OUT LTC1799
.tran 10u
.lib LTC1799.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1800.asc
V1 +V 0 5
XU1 N006 N004 +V 0 N002 LT1800
C1 N002 N004 47p
R1 N004 N001 2.67K
R2 N001 IN 909
R3 N001 N002 909
C2 N001 0 220p
XU2 N006 N005 +V 0 OUT LT1800
C3 OUT N005 22p
R4 N005 N003 2.21K
R5 N003 N002 1.1K
R6 N003 OUT 1.1K
C4 N003 0 470p
V2 IN 0 2.5 AC 1
V3 N006 0 2.5
* 3V, 1MHz, 4th Order Butterworth Filter
.ac oct 100 1K 10Meg
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1801.asc
V1 +V 0 5
C1 N002 N004 47p
R1 N004 N001 2.67K
R2 N001 IN 909
R3 N001 N002 909
C2 N001 0 220p
C3 OUT N005 22p
R4 N005 N003 2.21K
R5 N003 N002 1.1K
R6 N003 OUT 1.1K
C4 N003 0 470p
V2 IN 0 2.5 AC 1
V3 N006 0 2.5
XU1 N006 N004 +V 0 N002 LT1800
XU2 N006 N005 +V 0 OUT LT1800
* 3V, 1MHz, 4th Order Butterworth Filter
.ac oct 100 1K 10Meg
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1802.asc
V1 +V 0 5
C1 N002 N004 47p
R1 N004 N001 2.67K
R2 N001 IN 909
R3 N001 N002 909
C2 N001 0 220p
C3 OUT N005 22p
R4 N005 N003 2.21K
R5 N003 N002 1.1K
R6 N003 OUT 1.1K
C4 N003 0 470p
V2 IN 0 2.5 AC 1
V3 N006 0 2.5
XU1 N006 N004 +V 0 N002 LT1800
XU2 N006 N005 +V 0 OUT LT1800
* 3V, 1MHz, 4th Order Butterworth Filter
.ac oct 100 1K 10Meg
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1803.asc
V1 +V 0 5
V2 -V 0 -5
R1 OUT N002 10K
R2 N002 IN 1K
R3 N005 N006 100K
R4 N006 OUT 10K
D1 N004 N005 1N4148
D2 N004 N003 1N4148
R5 +V N004 2K
R6 N003 -V 1Meg
C1 N003 0 .1µ
V3 IN N001 PULSE(0 50m 10u 1u 1u 88u 100u) Rser=10
V4 N001 0 PWL(0 0 1m .1)
C2 IN 0 .1µ
XU1 N003 N002 OUT +V -V LT1803
XU2 0 N006 N005 +V -V LT1803
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m
.options gminsteps=0 srcsteps=0
* Inverting DC Restore
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\1804.asc
V1 +V 0 5
V2 -V 0 -5
R1 OUT N002 10K
R2 N002 IN 1K
R3 N005 N006 100K
R4 N006 OUT 10K
D1 N004 N005 1N4148
D2 N004 N003 1N4148
R5 +V N004 2K
R6 N003 -V 1Meg
C1 N003 0 .1µ
V3 IN N001 PULSE(0 50m 10u 1u 1u 88u 100u) Rser=10
V4 N001 0 PWL(0 0 1m .1)
C2 IN 0 .1µ
XU1 N003 N002 OUT +V -V LT1803
XU2 0 N006 N005 +V -V LT1803
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m
.options gminsteps=0 srcsteps=0
* Inverting DC Restore
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\1805.asc
V1 +V 0 5
V2 -V 0 -5
R1 OUT N002 10K
R2 N002 IN 1K
R3 N005 N006 100K
R4 N006 OUT 10K
D1 N004 N005 1N4148
D2 N004 N003 1N4148
R5 +V N004 2K
R6 N003 -V 1Meg
C1 N003 0 .1µ
V3 IN N001 PULSE(0 50m 10u 1u 1u 88u 100u) Rser=10
V4 N001 0 PWL(0 0 1m .1)
C2 IN 0 .1µ
XU1 N003 N002 OUT +V -V LT1803
XU2 0 N006 N005 +V -V LT1803
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m
.options gminsteps=0 srcsteps=0
* Inverting DC Restore
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\1806.asc
V1 +V 0 5
XU2 N006 N001 +V 0 0 N002 SQUARE 0 LT1711
C1 N008 N006 1.6p Rser=45 Lser=15.6m Cpar=6p
R1 N006 0 1K
R2 +V N006 1K
R3 N002 N001 1K
C2 N001 0 .1µ
R4 N002 N008 210
XU1 N007 N005 +V 0 SINE NC_01 LT1806
R5 SINE N005 15.8K
C3 N005 N004 100p
C4 SINE N004 100p
R6 N003 N002 1K
C5 0 N003 100p
R7 N007 0 1K
R8 +V N007 1K
C6 0 N007 .1µ
R9 N004 N003 6.49K
R10 0 N004 162
.tran 150u startup
* 1MHz Crystal Oscillator with Square and Sine Wave Outputs
.lib LTC.lib
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1807.asc
V1 +V 0 5
R1 N002 N001 1K
R2 N001 N003 1K
XU1 N004 N001 +V 0 N002 LT1807
C1 N002 N001 3p
C2 N003 0 150µ
R3 +V N004 5K
R4 N004 0 5K
C3 N004 IN 33µ
R5 IN 0 75
C4 N005 N002 1000µ
R6 N005 N006 75
T1 N006 0 OUT 0 Td=50n Z0=75
R7 OUT 0 75
V2 IN 0 AC 2 Rser=75
.ac oct 20 200K 200Meg
* 5V Single Supply Video Line Driver
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1809.asc
V1 +V 0 5
R1 N002 N001 1K
R2 N001 N003 1K
C1 N002 N001 3p
C2 N003 0 150µ
R3 +V N004 5K
R4 N004 0 5K
C3 N004 IN 33µ
R5 IN 0 75
C4 N005 N002 1000µ
R6 N005 N006 75
T1 N006 0 OUT 0 Td=50n Z0=75
R7 OUT 0 75
V2 IN 0 AC 2 Rser=75
XU1 N004 N001 +V 0 N002 NC_01 LT1809
.ac oct 20 200K 200Meg
* 5V Single Supply Video Line Driver
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1810.asc
V1 +V 0 5
R1 N002 N001 1K
R2 N001 N003 1K
C1 N002 N001 3p
C2 N003 0 150µ
R3 +V N004 5K
R4 N004 0 5K
C3 N004 IN 33µ
R5 IN 0 75
C4 N005 N002 1000µ
R6 N005 N006 75
T1 N006 0 OUT 0 Td=50n Z0=75
R7 OUT 0 75
V2 IN 0 AC 2 Rser=75
XU1 N004 N001 +V 0 N002 LT1810
.ac oct 20 200K 200Meg
* 5V Single Supply Video Line Driver
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1812.asc
V1 +V 0 5
V2 -V 0 -5
XU1 0 NC_01 +V -V N002 NC_02 LT1812
C1 N002 N004 47p
R3 N004 N001 665
R4 N001 IN 232
R1 N002 N001 232
C2 N001 0 220p
XU2 0 N005 +V -V OUT NC_03 LT1812
C3 OUT N005 22p
R2 N005 N003 665
R5 N003 N002 274
R6 OUT N003 274
C4 N003 0 470p
V3 IN 0 AC 1
.ac oct 10 100K 100Meg
* 4MHz, 4th Order Butterworth Filter
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1813.asc
V1 +V 0 5
V2 -V 0 -5
R1 OUT N001 {R1}
R2 N001 IN {Rg}
XU1 0 N001 +V -V N002 LT1813
R3 N004 N003 {R}
R4 N003 N002 {R}
XU2 0 N003 +V -V N004 LT1813
R5 N005 N004 {Rf}
XU3 0 N005 +V -V OUT LT1813
C1 OUT N005 {C}
R6 N002 N001 {Rq}
R7 N007 OUT {Rf}
XU4 0 N007 +V -V N006 LT1813
C2 N006 N007 {C}
R8 N003 N006 {R}
V3 IN 0 AC 1
.ac oct 100 1K 10Meg
.param R=499 R1=499 Rf=475 Rq=49.9 Rg=499 C=.003u
* Bandpass Filter with Independently Settable Gain, Q and Center Frequency
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1814.asc
V1 +V 0 5
V2 -V 0 -5
R1 OUT N001 {R1}
R2 N001 IN {Rg}
R3 N004 N003 {R}
R4 N003 N002 {R}
R5 N005 N004 {Rf}
C1 OUT N005 {C}
R6 N002 N001 {Rq}
R7 N007 OUT {Rf}
C2 N006 N007 {C}
R8 N003 N006 {R}
V3 IN 0 AC 1
XU1 0 N001 +V -V N002 LT1813
XU2 0 N003 +V -V N004 LT1813
XU3 0 N005 +V -V OUT LT1813
XU4 0 N007 +V -V N006 LT1813
.ac oct 100 1K 10Meg
.param R=499 R1=499 Rf=475
+ Rq=49.9 Rg=499 C=.003u
* Bandpass Filter with Independently Settable Gain, Q and Center Frequency
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1815.asc
V1 +V 0 5
V2 -V 0 -5
R1 N003 N001 1K
R2 N001 0 10K
XU1 IN- N001 N003 +V -V LT1815
R3 OUT N002 10K
R4 N002 N001 220
XU2 IN+ N002 OUT +V -V LT1815
R5 N002 N003 1K
V3 IN- IN+ SINE(0 10m 10K)
V4 IN+ 0 SINE(0 1 1K)
.tran 3m
* Two Op Amp Instrumentation Amplifier
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\1816.asc
V1 +V 0 5
V2 -V 0 -5
R1 N003 N001 1K
R2 N001 0 10K
R3 OUT N002 10K
R4 N002 N001 220
R5 N002 N003 1K
V3 IN- IN+ SINE(0 10m 10K)
V4 IN+ 0 SINE(0 1 1K)
XU1 IN- N001 N003 +V -V LT1815
XU2 IN+ N002 OUT +V -V LT1815
.tran 3m
* Two Op Amp Instrumentation Amplifier
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\1817.asc
V1 +V 0 5
V2 -V 0 -5
R1 N003 N001 1K
R2 N001 0 10K
R3 OUT N002 10K
R4 N002 N001 220
R5 N002 N003 1K
V3 IN- IN+ SINE(0 10m 10K)
V4 IN+ 0 SINE(0 1 1K)
XU1 IN- N001 N003 +V -V LT1815
XU2 IN+ N002 OUT +V -V LT1815
.tran 3m
* Two Op Amp Instrumentation Amplifier
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\1818.asc
V1 +V 0 5
V2 -V 0 -5
R1 N003 N002 432
R2 N002 0 200
V3 IN 0 AC 1
XU1 IN N002 N003 +V -V LT1818
R3 OUT N001 432
R4 N001 0 200
XU2 N003 N001 OUT +V -V LT1818
.ac oct 10 100K 500Meg
* 80MHz, 20dB Gain Block
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\1819.asc
V1 +V 0 5
V2 -V 0 -5
R1 N003 N002 432
R2 N002 0 200
V3 IN 0 AC 1
R3 OUT N001 432
R4 N001 0 200
XU1 IN N002 N003 +V -V LT1818
XU2 N003 N001 OUT +V -V LT1818
.ac oct 10 100K 100Meg
* 80MHz, 20dB Gain Block
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\1841.asc
V1 +V 0 5
V2 N001 0 PULSE(0 3.3 0 .5m .5m 0 1m)
R1 +V N002 10K
XU1 N003 N001 +V 0 N002 LTC1841
V3 N003 0 1
.tran 3m
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1842.asc
V1 N001 0 5
V2 N002 0 PULSE(0 3.3 0 .5m .5m 0 1m)
R1 N001 N003 10K
XU1 N004 0 N002 N002 N006 N005 N001 N003 LTC1842
R2 N001 N004 10K
.tran 3m
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1843.asc
V1 N001 0 5
V2 N002 0 PULSE(0 3.3 0 .5m .5m 0 1m)
R1 N001 N003 10K
R2 N001 N004 10K
XU1 N004 0 N002 N002 N006 N005 N001 N003 LTC1843
.tran 3m
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1844-1.5.asc
V1 IN 0 5
I1 OUT 0 {iload} load
XU1 IN 0 IN OUT LTC1844-1.5
.dc v1 5 0 10m
.measure DC vdrop WHEN V(out)=1.4
.measure DC dropout param Vdrop-1.4
.param iload=150m
.lib LTC1844.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1844-1.8.asc
V1 IN 0 5
I1 OUT 0 {iload} load
XU1 IN 0 IN OUT LTC1844-1.8
.dc v1 5 1 10m
.measure DC vdrop WHEN V(out)=1.7
.measure DC dropout param Vdrop-1.7
.param iload=150m
.lib LTC1844.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1844-2.5.asc
V1 IN 0 5
I1 OUT 0 {iload} load
XU1 IN 0 IN OUT LTC1844-2.5
.dc v1 5 2 10m
.measure DC vdrop WHEN V(out)=2.4
.measure DC dropout param Vdrop-2.4
.param iload=150m
.lib LTC1844.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1844-2.8.asc
V1 IN 0 5
I1 OUT 0 {iload} load
XU1 IN 0 IN OUT LTC1844-2.8
.dc v1 5 2 10m
.measure DC vdrop WHEN V(out)=2.7
.measure DC dropout param Vdrop-2.7
.param iload=150m
.lib LTC1844.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1844-3.3.asc
V1 IN 0 5
I1 OUT 0 {iload} load
XU1 IN 0 IN OUT LTC1844-3.3
.dc v1 5 2 10m
.measure DC vdrop WHEN V(out)=3.2
.measure DC dropout param Vdrop-3.2
.param iload=150m
.lib LTC1844.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1844-SD.asc
R1 N001 0 100K
R2 OUT N001 164K
V1 IN 0 5
I1 OUT 0 {iload} load
XU1 IN 0 IN N001 OUT LTC1844-SD
.dc v1 5 2 10m
.measure DC vdrop WHEN V(out)=3.2
.measure DC dropout param Vdrop-3.2
.step param iload list 1u 10m 25m 50m 75m 100m 125m 150m
.lib LTC1844.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1871-1.asc
M§Q1 N002 N005 0 0 FDS6699S
R1 N006 0 80.6K
R2 N007 0 12.1K
R3 OUT N007 37.4K
L1 IN N002 1µ
D1 N002 OUT MBR735
C1 OUT 0 150µ x2
R4 N004 N003 22K
C2 N003 0 6800p
C3 N004 0 47p
V1 IN 0 3.3
C4 N001 0 4.7µ
XU1 IN N004 N007 N006 0 0 N005 N001 IN N002 LTC1871-1
Rload OUT 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 500u startup
.lib LTC1871-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1871-7.asc
M§Q1 N002 N005 0 0 IRF7811
R1 N006 0 80.6K
R2 N007 0 4K
R3 OUT N007 36.8K
L1 IN N002 1µ
D1 N002 OUT MBR735
C1 OUT 0 150µ Rser=.05 x2
R4 N004 N003 22K
C2 N003 0 6800p
C3 N004 0 50p
V1 IN 0 8
C4 N001 0 4.7µ
XU1 IN N004 N007 N006 0 0 N005 N001 IN N002 LTC1871-7
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 750u startup
.lib LTC1871-7.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1871.asc
M§Q1 N002 N005 0 0 IRF7811
R1 N006 0 80.6K
R2 N007 0 12K
R3 OUT N007 36.8K
L1 IN N002 1µ
D1 N002 OUT MBR735
C1 OUT 0 150µ Rser=.05 x2
R4 N004 N003 22K
C2 N003 0 6800p
C3 N004 0 50p
XU1 IN N004 N007 N006 0 0 N005 N001 IN N002 LTC1871
V1 IN 0 3.3
C4 N001 0 4.7µ
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 750u startup
.lib LTC1871.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1872.asc
L1 N001 N004 4.7µ Rser=0.02 Rpar=5000
V1 IN 0 3.3
C1 OUT 0 44µ Rser=.1
C3 N003 N002 220p
R1 IN N001 .03
R2 N005 0 80.5K
R3 OUT N005 442K
R4 N002 0 10K
D1 N004 OUT MBRS340
Rload OUT 0 5
XU1 N003 0 N005 N001 IN N006 LTC1872
M§Q1 N004 N006 0 0 FDS6680A
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 500u startup
.lib LTC1872.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1872B.asc
L1 N001 N004 4.7µ Rser=0.02 Rpar=5000
V1 IN 0 3.3
C1 OUT 0 44µ Rser=.1
C3 N003 N002 220p
R1 IN N001 0.03
R2 N005 0 80.5K
R3 OUT N005 442K
R4 N002 0 10K
D1 N004 OUT MBRS340
Rload OUT 0 5
M§Q1 N004 N006 0 0 FDS6680A
XU1 N003 0 N005 N001 IN N006 LTC1872B
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 500u startup
.lib LTC1872B.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1873.asc
XU1 IN N001 N007 N003 N005 N009 IN N023 N013 0 N011 OUT1 N017 N019 N021 N022 N020 IN N016 N014 N024 N018 0 N006 N004 N008 N002 N010 LTC1873
M§Q1 IN N004 N006 N006 Si4410DY
M§Q2 N006 N008 0 0 Si4410DY
R1 0 N010 47K
D1 IN N002 1N5818
C1 N002 N006 1µ
C2 N023 0 .001µ
C3 N024 0 .001µ
C4 N014 N016 56p
C5 N015 N014 330p
R2 N016 N015 68K
L1 N006 OUT2 1µ
R3 OUT2 N016 10K
R4 N016 0 4.75K
M§Q3 IN N003 N005 N005 Si4410DY
M§Q4 N005 N007 0 0 Si4410DY
R5 0 N009 47K
C6 N001 N005 1µ
C7 N013 N011 39p
C8 N012 N013 220p
R6 N011 N012 56K
L2 N005 OUT1 1µ
V1 IN 0 5
D2 IN N001 1N5818
C9 OUT1 0 180µ x2 Rser=.1
C10 OUT2 0 180µ x2 Rser=.1
Rload1 OUT1 0 5
Rload2 OUT2 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 600u startup
.lib LTC1873.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1874.asc
L1 N001 N004 4.7µ
V1 IN 0 3.3
C1 N003 N002 500p
R1 IN N001 0.03
R2 N005 0 80.5K
R3 OUT N005 442K
R4 N002 0 15K
D1 N004 OUT MBRS340
XU1 N003 0 N005 N001 IN N006 LTC1872
M§Q1 N004 N006 0 0 FDS6680A
C3 OUT 0 47µ Rser=10m
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 500u startup
.lib LTC1872.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1875.asc
V1 IN 0 5
C1 N005 0 .001µ
C2 OUT 0 47µ
L1 N002 OUT 6.2µ Rpar=1K
R1 OUT N004 80.6K
R2 N004 0 28K
R3 N006 N005 150K
C3 N008 0 47p
R4 N007 N008 150K
C4 N003 0 .01µ
R5 IN N003 1Meg
R6 IN N001 10K
XU1 0 N003 N004 N007 N002 N002 0 IN MP_01 MP_02 MP_03 MP_04 IN N001 0 N006 LTC1875
Rload OUT 0 3
.tran 5.5m startup
.lib LTC1875.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1877.asc
V1 IN 0 5
C1 N003 0 220p
C2 OUT 0 47µ Rser=.1
C3 OUT N002 20p
L1 N001 OUT 10µ
R1 OUT N002 887K
R2 N002 0 280K
Rload OUT 0 10
XU1 IN N003 N002 0 N001 IN IN LTC1877
.tran 750u startup
.lib LTC1877.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1878.asc
V1 IN 0 5
C1 N003 0 220p
C2 OUT 0 47µ
C3 OUT N002 20p
L1 N001 OUT 10µ
R1 OUT N002 887K
R2 N002 0 280K
Rload OUT 0 10
XU1 IN N003 N002 0 N001 IN IN LTC1878
.tran 750u startup
.lib LTC1878.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1879.asc
V1 IN 0 5
C1 N005 0 .001µ
C2 OUT 0 47µ
L1 N002 OUT 6.2µ Rpar=1K
R1 OUT N004 80.6K
R2 N004 0 28K
R3 N006 N005 150K
C3 N008 0 47p
R4 N007 N008 150K
C4 N003 0 .002µ
R5 IN N003 1Meg
R6 IN N001 10K
XU1 0 N003 N004 N007 N002 N002 0 IN MP_01 MP_02 MP_03 MP_04 IN N001 0 N006 LTC1879
Rload OUT 0 3
.tran 1.5m startup
.lib LTC1879.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1880.asc
V1 +V 0 1.5
V2 -V 0 -1.5
R1 N003 N002 100K
R2 N002 N001 1Meg
V3 N001 0 SINE(0 13.5 1K)
XU1 0 N002 +V -V N003 LT1880
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1881.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 1K
R2 N001 0 1K
V3 N003 0 SINE(0 1 1K)
XU1 N003 N001 +V -V N002 LT1881
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1882.asc
V1 +V 0 10
V2 -V 0 -10
R1 N002 N001 1K
R2 N001 0 1K
V3 N003 0 SINE(0 1 1K)
XU1 N003 N001 +V -V N002 LT1881
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1884.asc
V1 +V 0 5
V2 -V 0 -5
XU1 N009 N007 +V -V N008 LT1884
XU2 N006 N003 +V -V OUT LT1884
XU3 N005 SHIELD +V -V SHIELD LT1884
XU4 N001 N004 +V -V N002 LT1884
R1 OUT N003 10K
R2 0 N006 10K
R3 N003 N002 10K
R4 N006 N008 10K
R5 N002 N004 10K
R6 N004 N005 100
R7 N005 N007 100
R8 N007 N008 10K
C1 N009 0 22p
R9 N009 IN+ 1Meg
C2 N001 0 22p
R10 N001 IN- 1Meg
V3 IN- IN+ SINE(0 10m 100)
V4 IN+ 0 SINE(0 1 10)
* Input Fault Protected Instrumentation Amplifier
.tran .3
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1885.asc
V1 +V 0 5
V2 -V 0 -5
R1 OUT N003 10K
R2 0 N006 10K
R3 N003 N002 10K
R4 N006 N008 10K
R5 N002 N004 10K
R6 N004 N005 100
R7 N005 N007 100
R8 N007 N008 10K
C1 N009 0 22p
R9 N009 IN+ 1Meg
C2 N001 0 22p
R10 N001 IN- 1Meg
V3 IN- IN+ SINE(0 10m 100)
V4 IN+ 0 SINE(0 1 10)
XU1 N009 N007 +V -V N008 LT1884
XU2 N006 N003 +V -V OUT LT1884
XU3 N005 SHIELD +V -V SHIELD LT1884
XU4 N001 N004 +V -V N002 LT1884
* Input Fault Protected Instrumentation Amplifier
.tran .3
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1886.asc
V1 +V 0 12
R1 N010 N009 909
R2 N009 N006 100
XU1 N012 N009 +V 0 N010 LT1886
R3 N003 N005 909
R4 N005 N006 100
XU2 N002 N005 +V 0 N003 LT1886
C1 N006 0 1µ
R5 N004 N003 12.4
R6 N011 N010 12.4
Rload N004 N011 100
R7 N002 N007 20K
R8 N007 0 10K
R9 N007 N012 20K
R10 +V N007 10K
C2 N002 N001 .1µ
C3 N012 N008 .1µ
V2 N001 N008 SINE(0 100m 1Meg)
C4 N007 0 1µ
* Single 12V Supply ADSL Model Line Driver
.tran 30u
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1910.asc
V1 N004 0 PULSE(0 5 0 1u 1u .5 1)
XU1 0 N006 N002 N004 N007 N005 MP_01 N003 LT1910
M§Q1 N005 N007 N008 N008 FDS6612A
R1 N003 N005 10m
V2 N003 0 24
V3 N001 0 5
R2 N002 N001 10K
C1 N006 0 .01µ
C2 N008 0 20µ
R3 N008 0 5K
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3 startup
.lib LT1910.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1911-1.5.asc
C1 N004 N005 1µ
C2 N002 N003 1µ
C3 OUT 0 10µ
Rload OUT 0 18
V1 IN 0 4
C4 0 N001 .01µ
XU1 IN N002 N003 0 N005 OUT N004 N001 LTC1911-1.5
.tran 8m startup
.lib LTC1911-1.5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1911-1.8.asc
C1 N004 N005 1µ
C2 N002 N003 1µ
C3 OUT 0 10µ
Rload OUT 0 18
V1 IN 0 4
C4 0 N001 .01µ
XU1 IN N002 N003 0 N005 OUT N004 N001 LTC1911-1.8
.tran 8m startup
.lib LTC1911-1.8.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1912.asc
L1 N004 OUT 6.8µ Rpar=2K
D1 0 N004 MBRS340
C1 OUT 0 47µ
V1 IN 0 15
R1 OUT N007 316K
R2 N007 0 100K
C2 N004 N006 .47µ
C3 N002 0 470p
R3 N003 N002 20K
R4 N005 0 68.1K
R6 IN N001 500K
C4 N001 0 .01µ
Rload OUT 0 1.65
XU1 OUT N006 N004 IN N001 MP_01 MP_02 N007 N003 N005 0 LT1912
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1912.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1913.asc
L1 N004 OUT 4.7µ Rpar=2K
D1 0 N004 MBRS340
C1 OUT 0 47µ
V1 IN 0 30
R1 OUT N008 536K
R2 N008 0 100K
C2 N004 N006 .47µ
C3 N002 0 680p
R3 N003 N002 15K
R4 N005 0 63.4K
R5 OUT N007 100K
R6 IN N001 500K
C4 N001 0 .01µ
Rload OUT 0 1.43
XU1 OUT N006 N004 IN N001 MP_01 N007 N008 N003 N005 0 LT1913
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT1913.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1920.asc
V1 +V 0 5
V3 0 N003 SINE(0 10m 1K)
XU1 N001 N003 0 -V 0 OUT +V N002 LT1920
R3 N002 N001 1K
V2 -V 0 -5
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1922-1.asc
XU1 MP_01 N012 N012 N019 N014 N017 N022 N006 N011 N009 N013 N020 N015 N008 N003 N005 N007 N004 0 N023 LTC1922-1
R1 N014 0 10K
S1 N002 IN N004 0 SW
S2 N010 N002 N007 0 SW
S3 N001 IN N005 0 SW
S4 N010 N001 N008 0 SW
R2 IN N003 1K
R3 N010 0 100m
L1 N002 N001 1m
V1 IN 0 48
R4 IN N011 310K
R5 N011 0 10K
R6 N019 N018 5K
C1 N022 0 1p
C2 N023 0 152p
R7 N001 N009 28K
R8 N009 0 1K
R9 N002 N006 28K
R10 N006 0 1K
L2 N016 N021 .2m
L3 N016 OUT 2.4µ
S5 0 N021 0 N020 SR
L4 N021 OUT 2.4µ
C3 OUT 0 100µ Rser=50m
R11 OUT N017 3.15K
R12 N017 0 1K
S6 N016 0 0 N015 SR
C4 N003 0 100µ
R13 N010 N012 510
C5 0 N012 100p
C6 N018 N017 1000p
D1 0 N021 DD
D2 0 N016 DD
C7 N002 0 2000p
C8 N001 0 2000p
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
K1 L1 L2 .99
.tran .5m
.model DD D(Ron=1 Roff=10Meg)
.model SW SW(Ron=.1 Roff=10Meg Vt=5 Vh=-3)
.model SR SW(Ron=.01 Roff=10Meg Vt=-5 Vh=-3)
.lib LTC1922-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1922-1full.asc
XU1 MP_01 N017 N017 N026 N019 N024 N029 N012 N016 N014 N018 N028 N027 N020 +10.3 N013 N015 N004 0 N030 LTC1922-1
R1 N019 0 10K
R2 N023 0 100m
L1 N002 N001 1m Rpar=1K
V1 IN 0 48
R3 IN N016 310K
R4 N016 0 12K
R5 N026 N025 5K
C1 N029 0 1p
C2 N030 0 152p
R6 N001 N014 12K
R7 N014 0 600
R8 N002 N012 12K
R9 N012 0 600
L2 N031 N033 .4m Rpar=1K
L3 N031 OUT 2.4µ Rpar=1K
L4 N033 OUT 2.4µ Rpar=1K
C3 OUT 0 100µ Rser=100m
R10 OUT N024 3.15K
R11 N024 0 1K
R12 N023 N017 510
C4 0 N017 100p
C5 N025 N024 1000p
C6 N002 0 5000p
C7 N001 0 5000p
V2 +10.3 0 10.3
XU2 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 LTC1693-2
XU3 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 LTC1693-2
XU4 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 LTC1693-1
M§Q1 N033 N034 0 0 FDS6680A
M§Q2 N031 N032 0 0 FDS6680A
M§Q3 N002 N021 N023 N023 FDS6680A
M§Q4 N001 N022 N023 N023 FDS6680A
M§Q5 IN N009 N001 N001 FDS6680A
L5 N011 0 1m
L6 N010 N001 1m
C8 N009 N010 .2µ
C9 N011 N003 .2µ
D1 N001 N009 BZX84C10L
R13 N009 N001 2K
M§Q6 IN N008 N002 N002 FDS6680A
L7 N006 0 1m
L8 N007 N002 1m
C10 N008 N007 .2µ
C11 N006 N005 .2µ
D2 N002 N008 BZX84C10L
R14 N008 N002 2K
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 .99
K3 L7 L8 1
K2 L5 L6 1
.tran 460u startup
.lib LTC1693-1.sub
.lib LTC1693-2.sub
.lib LTC1922-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1928-5.asc
XU1 IN 0 OUT N001 N002 N003 LTC1928-5
V1 IN 0 3
C1 N002 N003 .47µ
C2 OUT 0 4.7µ
Rload OUT 0 300
C3 0 N001 4.7µ
.tran 1m startup
.lib LTC1928-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1929-PG.asc
M§Q1 IN N004 N006 N006 FDS6680A
C1 N005 N006 .47µ
M§Q2 N006 N010 0 0 FDS6680A
D1 N001 N005 1N5818
L1 N006 N007 1µ
R1 N007 OUT 2m
D2 0 N006 1N5818
M§Q3 IN N014 N016 N016 FDS6680A
C2 N015 N016 .47µ
M§Q4 N016 N020 0 0 FDS6680A
L2 N016 N017 1µ
D3 0 N016 1N5818
C3 OUT 0 1000µ x2 Rser=10m
R2 N018 0 16K
R3 N019 N018 16K
R4 IN N003 3.3K
XU1 N011 N007 OUT N018 N009 N008 MP_01 N013 0 N019 0 OUT OUT N017 N003 N014 N016 N015 N020 0 N001 N002 N010 IN N005 N006 N004 LTC1929-PG
C4 N013 0 100p
C5 N012 0 1000p
R5 N013 N012 10K
C6 N011 0 250p
D4 N001 N015 1N5818
V1 IN 0 6
R6 N017 OUT 2m
C7 N001 0 10µ
Rload OUT 0 .5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC1929-PG.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1929.asc
M§Q1 IN N003 N005 N005 FDS6680A
C1 N004 N005 .47µ
M§Q2 N005 N009 0 0 FDS6680A
D1 N001 N004 1N5818
L1 N005 N006 1µ
R1 N006 OUT 2m
D2 0 N005 1N5818
M§Q3 IN N013 N015 N015 FDS6680A
C2 N014 N015 .47µ
M§Q4 N015 N019 0 0 FDS6680A
L2 N015 N016 1µ
D3 0 N015 1N5818
C3 OUT 0 1000µ x2 Rser=10m
R2 N017 0 16K
R3 N018 N017 16K
C4 N012 0 100p
C5 N011 0 1000p
R4 N012 N011 10K
C6 N010 0 250p
D4 N001 N014 1N5818
V1 IN 0 6
R5 N016 OUT 2m
XU1 N010 N006 OUT N017 N008 N007 MP_01 N012 0 N018 0 OUT OUT N016 0 N013 N015 N014 N019 0 N001 N002 N009 IN N004 N005 N003 LTC1929
C7 N001 0 10µ
Rload OUT 0 .5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC1929.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1930.asc
V1 IN 0 5
R1 OUT N002 113K
R2 N002 0 13.3K
L1 IN N001 10µ Rser=0.182
D1 N001 OUT MBRS130L
C2 OUT 0 4.7µ Rser=.05
XU1 N001 0 N002 IN IN LT1930
Rload OUT 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT1930.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1930A.asc
V1 IN 0 5
R1 OUT N002 113K
R2 N002 0 13.3K
L1 IN N001 10µ Rser=0.182
D1 N001 OUT MBRS130L
C2 OUT 0 4.7µ Rser=.05
XU1 N001 0 N002 IN IN LT1930A
Rload OUT 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 250u startup
.lib LT1930A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1931.asc
D1 N002 0 MBRS140
R1 N003 0 10.0K
R2 OUT N003 29.4K
V1 IN 0 5
C1 N001 N002 1µ
XU1 N001 0 N003 IN IN LT1931
L1 IN N001 10µ
L2 OUT N002 10µ
C2 OUT N003 220p
C4 0 OUT 22µ Rser=50m
Rload OUT 0 20
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
K1 L1 L2 1
.lib LT1931.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1931A.asc
D1 N002 0 MBRS140
R1 N003 0 10.0K
R2 OUT N003 29.4K
V1 IN 0 5
C1 N001 N002 1µ
L1 IN N001 10µ
L2 OUT N002 10µ
C2 OUT N003 220p
C4 0 OUT 22µ Rser=50m
XU1 N001 0 N003 IN IN LT1931A
Rload OUT 0 20
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
K1 L1 L2 1
.lib LT1931A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1932.asc
R1 N003 0 1.5K
L1 IN N001 6µ
V1 IN 0 2
D5 N001 N002 MBR0540
C1 N002 0 1µ
XU1 N001 0 N004 N003 IN IN LT1932
D1 N002 N004 NSPW500BS N=4
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT1932.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1933.asc
C2 N001 N002 .1µ
L1 N002 OUT 22µ
R1 OUT N004 16.5K
R2 0 N004 10K
D1 0 N002 MBRS130L
D2 OUT N001 BAT54
V1 IN 0 5
C1 OUT 0 22µ
C3 N003 0 .1µ
R4 IN N003 15K
XU1 N001 0 N004 N003 IN N002 LT1933
Rload OUT 0 6.6
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1933.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1934-1.asc
C1 N001 N002 .01µ
L1 N002 OUT 22µ
R1 OUT N004 16.5K
R2 0 N004 10K
D1 0 N002 MBRS130L
D2 OUT N001 BAT54
V1 IN 0 5
C2 OUT 0 22µ
C3 N003 0 .1µ
R3 IN N003 15K
XU1 N001 0 N004 N003 IN N002 LT1934-1
Rload OUT 0 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
.lib LT1934-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1934.asc
C1 N001 N002 .01µ
L1 N002 OUT 22µ
R1 OUT N004 16.5K
R2 0 N004 10K
D1 0 N002 MBRS130L
D2 OUT N001 BAT54
V1 IN 0 5
C2 OUT 0 22µ
C3 N003 0 .1µ
R3 IN N003 15K
XU1 N001 0 N004 N003 IN N002 LT1934
Rload OUT 0 20
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT1934.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1935.asc
V1 IN 0 3.3
R1 OUT N004 33.1K
R2 N004 0 10K
L1 IN N001 4.2µ Rser=0.182
D1 N001 OUT 1N5817
C1 OUT 0 20µ
XU1 N001 0 N004 N003 IN LT1935
R3 N003 N002 10K
C3 N003 0 .22µ
V2 N002 0 PWL(0 0 1m 3)
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m
.lib LT1935.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1936.asc
XU1 N001 IN N003 0 N002 N005 N004 N004 LT1936
V1 IN 0 10
R3 IN N002 100K
L1 N003 OUT 10µ
C1 OUT 0 22µ
C2 N001 N003 .22µ
R2 N005 0 10K
R1 OUT N005 17.4K
C3 N002 0 .1µ
D1 OUT N001 1N4148
D2 0 N003 MBRS340
Rload OUT 0 2.75
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT1936.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1937.asc
L1 IN N001 6µ
V1 IN 0 3
D5 N001 N002 MBR0540
C1 N002 0 1µ
XU1 N001 0 N003 IN IN LT1937
R1 N003 0 6.3
D1 N002 N003 NSPW500BS N=3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT1937.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1938.asc
L1 N004 OUT 4.7µ Rpar=2K
D1 0 N004 1N5817
C1 OUT 0 22µ
V1 IN 0 15
R1 OUT N008 324K
R2 N008 0 200K
C2 N004 N006 .47µ
C3 N002 0 680p
R3 N003 N002 16.2K
R4 N005 0 60.4K
R5 OUT N007 100K
R6 IN N001 500K
C4 N001 0 .01µ
Rload OUT 0 1.5
XU1 OUT N006 N004 IN N001 N007 OUT N008 N003 N005 0 LT3684
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 750u startup
.lib LT3684.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1939.asc
XU1 IN IN N010 N006 N008 N005 N003 N004 N011 N009 N001 N002 0 LT1939
R1 OUT1 N004 42.2K
R2 N004 0 8.06K
R3 N009 OUT2 1K
R4 N011 OUT2 24.9K
R5 N011 0 8.06K
L1 N002 OUT1 6.8µ
C1 N001 N002 .47µ
V1 IN 0 12
R6 N005 0 53.6K
R7 N007 0 40.2K
C2 N010 0 .001µ
C3 N008 N007 330p
D1 0 N002 1N5818
C4 OUT1 0 22µ
Q1 OUT1 N009 OUT2 0 FZT849
C5 OUT2 0 22µ
R8 N006 OUT1 100K
Rload1 OUT1 0 5
Rload2 OUT2 0 5
R9 IN N003 100K
D2 OUT1 N001 1N4148
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 500u startup
.lib LT1939.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1940.asc
V1 IN 0 5
C5 N012 0 100p
L2 N004 OUT1 5µ
R3 OUT1 N006 17.4K
R4 0 N006 10K
D3 0 N004 MBRS130L
C8 OUT1 0 2.2µ
Rload1 OUT1 0 2.35
C9 N008 0 2.2n
R5 N010 OUT1 10K
C6 N011 0 100p
L3 N003 OUT2 5µ
R6 OUT2 N005 17.4K
R7 0 N005 10K
D5 0 N003 MBRS130L
C11 OUT2 0 2.2µ
Rload2 OUT2 0 2.35
C12 N007 0 2.2n
R8 N009 OUT2 10K
XU1 N002 MP_01 N004 IN MP_02 N003 0 N001 N005 N007 N009 N011 N012 N010 N008 N006 LT1940
C1 N001 N003 .1µ
C2 N002 N004 .1µ
D1 OUT1 N002 1N4148
D2 OUT2 N001 1N4148
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 160u startup
.lib LT1940.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1941.asc
V1 IN 0 12
C5 N014 0 .00047µ
C7 N008 N010 .1µ
R3 OUT1 N012 10.7K
R4 0 N012 2.49K
D3 0 N010 MBRS340
D4 OUT1 N008 1N914
C8 OUT1 0 22µ
Rload1 OUT1 0 2.35
C9 N017 N018 6800p
R5 IN N001 10K
C6 N011 0 .00047µ
C10 N003 N007 .1µ
R6 OUT2 N009 6.19K
R7 0 N009 3.3K
D5 0 N007 MBRS130L
D6 OUT2 N003 1N914
C11 OUT2 0 22µ
Rload2 OUT2 0 2.35
R8 N004 IN 10K
XU1 IN MP_01 N010 MP_02 N008 N001 N017 N012 N004 N020 N009 N014 N011 N022 OUT1 N005 N002 N023 N015 N016 N006 MP_03 N007 N003 MP_04 MP_05 N013 OUT1 0 LT1941
R1 N006 IN 10K
R2 IN N002 10K
R9 N005 IN 10K
R10 0 N018 4.7K
R11 0 N021 4.7K
C1 N020 N021 6800p
R12 0 N024 4.7K
C2 N023 N024 680p
C3 N022 0 .00047µ
C12 N013 N019 1µ Rser=.1
D1 N019 0 1N5818
C13 OUT3 0 10µ Rser=100m
Rload3 OUT3 0 35
L3 IN N013 10µ
L4 OUT3 N019 10µ
L2 N007 OUT2 3µ
L1 N010 OUT1 3µ
R13 N015 OUT3 133K
R14 N016 N015 13.7K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 600u startup
K1 L3 L4 1
.lib LT1941.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1943.asc
V1 N002 0 12
L1 N002 N005 33µ Rpar=25K
L2 N002 N003 10µ
C2 N003 N004 1µ
D1 N004 AVDD 1N5818
L3 N004 0 10µ
R1 AVDD N008 88.7K
C3 AVDD 0 10µ
R2 N008 0 10K
R3 AVDD 0 24
C4 N010 0 150p
C5 N011 0 150p
C6 N013 0 150p
C7 N001 N007 .47µ
D2 N001 0 MBR0520L
D3 OFF N001 MBR0520L
R4 N006 N009 10K
R5 OFF N006 44.2K
C8 N006 N009 10p
C9 OFF 0 2.2µ
R6 OFF 0 100
L4 Vlogic N007 10µ
D4 Vlogic N014 CMDSH2-3
C10 N014 N015 .22µ
L5 N015 Vlogic 4.7µ
D5 0 N015 B520C
R7 N017 0 10K
R8 Vlogic N017 16.2K
C11 Vlogic 0 22µ
R9 Vlogic 0 2
C12 N019 0 2200p Rser=18K Cpar=100p
C13 N021 0 2200p Rser=6.8K Cpar=100p
C14 N020 0 680p Rser=27K Cpar=100p
C15 N022 0 3000p Rser=5K Cpar=100p
R10 ON 0 1K
C16 ON 0 .47µ
R11 N016 N018 274K
R12 N018 0 10K
C17 N016 0 2.2µ
XU1 0 N019 N021 N017 N008 N018 N006 N009 N020 N022 0 N014 N015 MP_01 N002 MP_02 N011 N010 N007 MP_03 N005 Vlogic N012 N016 N013 ON N003 LT1943
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1943.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1944-1.asc
L1 IN N003 22µ Rpar=10K
L2 IN N002 22µ Rpar=2K
R1 OUT1 N004 2Meg
R2 N004 0 178K
D1 N002 OUT1 1N5819
R3 OUT2 N005 1Meg
R4 N005 0 324K
D2 N003 OUT2 MBRS360
C1 OUT2 0 4.7µ
C2 OUT1 0 1µ
V1 IN 0 3.5
XU1 N004 IN 0 IN N005 N003 0 IN 0 N002 LT1944-1
C3 OUT3 0 1µ
D3 OUT3 N001 1N5819
D4 N001 OUT2 1N5819
C4 N001 N002 .1µ
Rload2 OUT2 0 125
Rload1 OUT1 0 6K
Rload3 OUT3 0 10K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 4m startup
.lib LT1944-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1944.asc
XU1 N003 IN 0 IN N004 N002 0 IN 0 N001 LT1944
L1 IN N002 10µ Rpar=10K
L2 IN N001 4.7µ Rpar=2K
R1 OUT1 N003 1Meg
R2 N003 0 324K
D1 N001 OUT1 1N5819
R3 OUT2 N004 2Meg
R4 N004 0 86.6K
D2 N002 OUT2 MBRS360
C1 OUT2 0 1µ
C2 OUT1 0 10µ
V1 IN 0 3.5
Rload2 OUT2 0 3.75K
Rload1 OUT1 0 62.5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 200u startup
.lib LT1944.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1945.asc
L1 IN N003 10µ Rpar=10K
L2 IN N002 10µ Rpar=2K
R1 OUT1 N004 365K
R2 N004 0 24.9K
D1 OUT1 N001 1N5819
R3 OUT2 N005 1Meg
R4 N005 0 115K
D2 N003 OUT2 MBRS360
C1 OUT2 0 1µ
C2 OUT1 0 1µ
Rload2 OUT2 0 1K
Rload1 OUT1 0 2K
V1 IN 0 3.5
C3 N002 N001 .1µ
D3 N001 0 1N5819
XU1 N004 IN 0 IN N005 N003 0 IN 0 N002 LT1945
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1945.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1946.asc
XU1 N003 N002 IN 0 N001 IN N003 N004 LT1946
L1 IN N001 5.4µ Rser=.05
R1 OUT N002 28.7K
R2 N002 0 5.23K
C3 N004 0 .005µ
D1 N001 OUT MBRS340
C2 OUT 0 20µ Rser=50m
V1 IN 0 3.3
Rload OUT 0 20
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 750u startup
.lib LT1946.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1946A.asc
L1 IN N001 5.4µ Rser=.05
R1 OUT N002 28.7K
R2 N002 0 5.23K
C3 N004 0 .005µ
D1 N001 OUT MBRS340
C2 OUT 0 20µ Rser=50m
V1 IN 0 3.3
XU1 N003 N002 IN 0 N001 IN N003 N004 LT1946A
Rload OUT 0 20
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 750u startup
.lib LT1946A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1947.asc
L1 IN N003 3.3µ
L2 N002 IN 4.7µ
D1 N003 +8 1N5819
R1 +8 N004 53.6K
R2 N004 0 10K
C1 +8 0 3.3µ x2
C2 N008 0 10n
D2 N002 +24 1N5819
R3 N005 0 10K
R4 +24 N005 182K
C3 +24 0 .22µ
C4 N001 N003 .68µ
D3 N001 0 1N5819
D4 -8 N001 1N5819
C5 -8 0 .68µ
R5 N007 0 2.4K
V1 IN 0 5
XU1 N004 N005 N008 N003 0 IN N002 N006 +24 N007 LT1947
Rload2 -8 0 800
Rload3 +8 0 40
Rload1 +24 0 5K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT1947.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1949-1.asc
R1 N006 N007 68K
R2 OUT N003 1Meg
R3 N003 0 140K
C1 N007 0 330p
C2 OUT 0 10µ
D1 N001 OUT MBRS130L
L1 IN N001 10µ
V1 IN 0 3.3
R4 IN N002 1Meg
Rload OUT 0 57.5
XU1 N006 N003 N005 0 N001 IN N004 N002 LT1949-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT1949-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1949.asc
R1 N006 N007 68K
R2 OUT N003 1Meg
R3 N003 0 140K
C1 N007 0 330p
C2 OUT 0 10µ
D1 N001 OUT MBRS130L
L1 IN N001 10µ
V1 IN 0 3.3
R4 IN N002 1Meg
Rload OUT 0 57.5
XU1 N006 N003 N005 0 N001 IN N004 N002 LT1949
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran .5m startup
.lib LT1949.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1950.asc
XU1 N015 N012 N014 MP_01 N010 N008 N004 0 0 N011 N006 N009 0 N005 N004 0 LT1950
R1 N012 0 4.99K
R2 N016 N015 4.7K
C1 N012 N016 .01µ
M§Q1 N007 N009 N011 N011 IRF7413
R3 N011 0 .015
L1 N001 N007 100µ Rpar=10K
L2 N002 0 100µ Rpar=10K
V1 N001 0 54
D1 N002 N003 UPSC600
D2 0 N003 UPSC600
L3 N003 OUT 47µ Rpar=2K
C2 OUT 0 47µ Rser=.2
R4 OUT N012 100K
V2 N004 0 4
R5 N014 0 249K
L4 N004 N005 4.7µ Rpar=2K
D3 N005 N006 1N5817
C3 N006 0 4.7µ
C4 N013 N012 1000p
R6 OUT N013 10K
Rload OUT 0 20
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
K1 L1 L2 1
.lib LT1950.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1952-1.asc
R1 N015 0 40K
R2 N013 0 40K
R3 N010 0 178K
R4 N007 N006 52.3K
R5 N008 0 10m
M§Q1 N003 N005 N008 N008 Si7868DP
C1 N014 N012 .002µ
R6 N012 N011 4.7K
L1 IN N003 100µ
L2 N001 0 100µ
D1 N001 N002 MURS120
D2 0 N002 MURS120
L3 N002 OUT 4µ Rpar=1K
C2 OUT 0 20µ Rser=10m
R7 OUT N014 43.7K
R8 N014 0 4.99K
R9 N004 IN 178K
R10 0 N004 {178K/10}
V1 IN 0 20
C3 N006 0 .005µ
R11 N008 N009 1K
XU1 N011 N014 N010 MP_01 N006 N007 N004 0 N015 N009 N008 N013 0 N005 IN N016 LT1952-1
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1
.tran 1.2m startup
.lib LT1952-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1952.asc
XU1 N011 N014 N010 MP_01 N006 N007 N004 0 N015 N009 N008 N013 0 N005 IN N016 LT1952
R1 N015 0 40K
R2 N013 0 40K
R3 N010 0 178K
R4 N007 N006 52.3K
R5 N008 0 10m
M§Q1 N003 N005 N008 N008 Si7868DP
C1 N014 N012 .002µ
R6 N012 N011 4.7K
L1 IN N003 100µ
L2 N001 0 100µ
D1 N001 N002 MURS120
D2 0 N002 MBRS340
L3 N002 OUT 4µ Rpar=1K
C2 OUT 0 20µ Rser=10m
R7 OUT N014 43.7K
R8 N014 0 4.99K
R9 N004 IN 178K
R10 0 N004 {178K/10}
V1 IN 0 20
C3 N006 0 .005µ
R11 N008 N009 1K
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1
.tran 1.2m startup
.lib LT1952.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1956-5.asc
L1 N002 OUT 5µ
C1 N004 0 1000p
C2 N002 N001 .33µ
D1 0 N002 1N5819
C3 OUT 0 100µ Rser=.1
D2 OUT N001 1N914
V1 IN 0 20
XU1 0 N002 MP_01 IN MP_02 N001 MP_03 MP_04 MP_05 OUT N004 OUT MP_06 MP_07 N003 LT1956-5
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT1956-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1956.asc
L1 N002 OUT 5µ
C1 N004 0 1000p
C2 N002 N001 .33µ
D1 0 N002 1N5819
C3 OUT 0 100µ Rser=.1
R1 OUT N005 15.4K
R2 N005 0 4.99K
D2 OUT N001 1N914
V1 IN 0 20
XU1 0 N002 MP_01 IN MP_02 N001 MP_03 MP_04 MP_05 OUT N004 N005 MP_06 MP_07 N003 LT1956
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT1956.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1959.asc
V1 IN 0 5
C1 N004 0 1500p
C2 OUT 0 100µ Rser=50m
L1 N003 OUT 5µ
C3 N001 N003 .68µ
R1 OUT N005 1.21K
R2 N005 0 2.49K
D1 OUT N001 1N914
D2 0 N003 MBRS340
XU1 IN N001 N005 0 N004 N002 MP_01 N003 LT1959
Rload OUT 0 .5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT1959.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1961.asc
L1 IN N002 6.8µ Rpar=10K
D1 N002 OUT 1N5819
R1 OUT N005 90.9K
R2 N005 0 10K
C1 OUT 0 10µ
C2 0 N004 100p
C3 N003 0 6800p
R3 N004 N003 6.8K
V1 IN 0 5
XU1 IN N002 0 MP_01 N001 N005 N004 LT1961
Rload OUT 0 24
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT1961.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1962-1.5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 1K
XU1 OUT OUT N001 0 IN MP_01 MP_02 IN LT1962-1.5
.tran 1
.lib LT1962.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1962-1.8.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 1K
XU1 OUT OUT N001 0 IN MP_01 MP_02 IN LT1962-1.8
.tran 1
.lib LT1962.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1962-2.5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 1K
XU1 OUT OUT N001 0 IN MP_01 MP_02 IN LT1962-2.5
.tran 1
.lib LT1962.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1962-3.3.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 1K
XU1 OUT OUT N001 0 IN MP_01 MP_02 IN LT1962-3.3
.tran 1
.lib LT1962.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1962-3.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 1K
XU1 OUT OUT N001 0 IN MP_01 MP_02 IN LT1962-3
.tran 1
.lib LT1962.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1962-5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 1K
XU1 OUT OUT N001 0 IN MP_01 MP_02 IN LT1962-5
.tran 1
.lib LT1962.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1962.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 1K
XU1 OUT OUT N001 0 IN MP_01 MP_02 IN LT1962
.tran 1
.lib LT1962.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1963-1.5.asc
V1 IN 0 PWL(0 0 1 10)
Rload OUT 0 1K
XU1 IN IN 0 OUT OUT LT1963-1.5
C1 OUT 0 10µ Rser=50m
.tran 1
.lib LT1963.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1963-1.8.asc
V1 IN 0 PWL(0 0 1 10)
Rload OUT 0 1K
XU1 IN IN 0 OUT OUT LT1963-1.8
C1 OUT 0 10µ Rser=50m
.tran 1
.lib LT1963.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1963-2.5.asc
V1 IN 0 PWL(0 0 1 10)
Rload OUT 0 1K
XU1 IN IN 0 OUT OUT LT1963-2.5
C1 OUT 0 10µ Rser=50m
.tran 1
.lib LT1963.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1963-3.3.asc
V1 IN 0 PWL(0 0 1 10)
Rload OUT 0 1K
XU1 IN IN 0 OUT OUT LT1963-3.3
C1 OUT 0 10µ Rser=50m
.tran 1
.lib LT1963.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1963.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ Rser=50m
Rload OUT 0 10
XU1 IN IN 0 OUT OUT LT1963
.tran 1
.lib LT1963.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1963A-1.5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 1K
XU1 IN IN 0 OUT OUT LT1963-1.5
.tran 1
.lib LT1963.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1963A-1.8.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 1K
XU1 IN IN 0 OUT OUT LT1963-1.8
.tran 1
.lib LT1963.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1963A-2.5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 1K
XU1 IN IN 0 OUT OUT LT1963-2.5
.tran 1
.lib LT1963.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1963A-3.3.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 1K
XU1 IN IN 0 OUT OUT LT1963-3.3
.tran 1
.lib LT1963.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1963A.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 1K
XU1 IN IN 0 OUT OUT LT1963
.tran 1
.lib LT1963.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1964-5.asc
V1 IN 0 PWL(0 0 1 -10)
C1 OUT 0 1µ
Rload OUT 0 1K
XU1 0 IN N001 IN OUT LT1964-5
.tran 1
.lib LT1964.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1964-BYP.asc
V1 IN 0 PWL(0 0 1 -10)
C1 OUT 0 1µ
Rload OUT 0 1K
XU1 0 IN N001 OUT OUT LT1964-BYP
.tran 1
.lib LT1964.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1964-SD.asc
V1 IN 0 PWL(0 0 1 -10)
C1 OUT 0 1µ
Rload OUT 0 1K
XU1 0 IN IN OUT OUT LT1964-SD
.tran 1
.lib LT1964.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1965-1.5.asc
C1 OUT 0 10µ
V1 IN 0 pwl(0 0 1 5)
Rload OUT 0 1.5
XU1 IN IN 0 OUT OUT LT1965-x.x R=2.85K
.tran 1 startup
.lib LT1965.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1965-1.8.asc
C1 OUT 0 10µ
V1 IN 0 pwl(0 0 1 5)
Rload OUT 0 1.8
XU1 IN IN 0 OUT OUT LT1965-x.x R=5.8K
.tran 1 startup
.lib LT1965.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1965-2.5.asc
C1 OUT 0 10µ
V1 IN 0 PWL(0 0 1 5)
Rload OUT 0 2.5
XU1 IN IN 0 OUT OUT LT1965-x.x R=12.66K
.tran 1 startup
.lib LT1965.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1965-3.3.asc
C1 OUT 0 10µ
V1 IN 0 pwl(0 0 1 5)
Rload OUT 0 3.3
XU1 IN IN 0 OUT OUT LT1965-x.x R=20.52K
.tran 1 startup
.lib LT1965.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1965.asc
XU1 IN IN 0 OUT N001 LT1965
R1 OUT N001 5.11K
R2 N001 0 4.75K
C1 OUT 0 10µ
V1 IN 0 PWL(0 0 1 5)
Rload OUT 0 2.5
.tran 1 startup
.lib LT1965.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1965B.asc
R1 OUT N001 5.11K
R2 N001 0 4.75K
C1 OUT 0 10µ
V1 IN 0 PWL(0 0 1 5)
Rload OUT 0 2.5
XU1 IN IN 0 OUT N001 LT1965
.tran 1 startup
.lib LT1965.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1966.asc
V1 +V 0 5
XU1 0 N002 0 -V OUT 0 +V LTC1966
V2 -V 0 -5
C1 OUT 0 1µ
L1 0 N001 20n
L2 0 N002 118m
R1 N002 0 10
I1 0 N001 SINE(0 {ARMS*sqrt(2)} 60)
.tran 3
.step param ARMS list 5 10 70
K1 L1 L2 1
* 70 A current measurement
* V(out) = 4m * ARMS
* AC Current 60 Hz
.lib LTC1966.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1967.asc
V1 +V 0 2.5
V2 -V 0 -2.5
C1 OUT 0 1µ
XU1 -V N004 N005 OUT 0 +V LTC1967
C2 N005 0 .1µ
XU2 IN N002 N003 +V -V LT6202
R1 N004 N003 1K
R2 N003 N002 100K
R4 N002 N001 100
C3 N001 0 1.5µ
I1 0 IN SINE(0 {Vrms/100*sqrt(2)} 10K)
R3 IN 0 100
.tran 150m
.param Vrms=100u
.lib LTC2.LIB
.lib LTC1966.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1968.asc
V1 +V 0 2.5
V2 -V 0 -2.5
C1 OUT 0 1µ
C2 N005 0 .1µ
XU2 IN N002 N003 +V -V LT6202
R1 N004 N003 1K
R2 N003 N002 100K
R4 N002 N001 100
C3 N001 0 1.5µ
I1 0 IN SINE(0 {Vrms/100*sqrt(2)} 10K)
R3 IN 0 100
XU1 -V N004 N005 OUT 0 +V LTC1968
.tran 150m
.param Vrms=100u
.lib LTC2.LIB
.lib LTC1966.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1970.asc
V1 -V 0 -15
V2 +V 0 +15
V3 IN 0 SINE(0 1 100)
XU1 -V -V N004 N004 N005 OUT +V N006 IN MP_01 MP_02 N001 N001 0 +V N003 N003 MP_03 +V LT1970
R1 OUT N004 1
R2 +V N002 3K
R3 OUT N006 10K
R4 N006 0 10K
D1 N002 N003 QTLP690C
V4 N001 0 {X}
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran .1
.step param X list 0 1 2 3 4 5
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1976.asc
L1 N002 OUT 33µ
C1 N006 N005 .01µ
C2 N002 N001 .33µ
D1 0 N002 MBRS340
C3 OUT 0 100µ Rser=100m
R1 OUT N007 165K
R2 N007 0 100K
D2 OUT N001 1N4148
V1 IN 0 20
XU1 MP_01 N002 MP_02 IN MP_03 N001 N008 0 N004 OUT N006 N007 N007 MP_04 IN N003 LT1976
C5 OUT N004 .1µ
R3 N005 0 10K
C6 N008 0 1n
R4 N003 OUT 100K
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT1976.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1976B.asc
L1 N002 OUT 33µ Rpar=2K
C1 N006 N005 .01µ
C2 N002 N001 .33µ
D1 0 N002 MBRS340
C3 OUT 0 100µ Rser=100m
R1 OUT N007 165K
R2 N007 0 100K
D2 OUT N001 1N4148
V1 IN 0 20
C5 OUT N004 .01µ
R3 N005 0 10K
C6 N008 0 1n
R4 N003 OUT 100K
XU1 MP_01 N002 MP_02 IN MP_03 N001 N008 0 N004 OUT N006 N007 N007 MP_04 IN N003 LT1976B
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2.5m startup
.lib LT1976B.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1977.asc
L1 N002 OUT 10µ
C1 N006 N005 1500p
C2 N002 N001 .33µ
D1 0 N002 MBRS340
C3 OUT 0 100µ Rser=.1
R1 OUT N007 165K
R2 N007 0 100K
D2 OUT N001 1N4148
V1 IN 0 14
C5 OUT N004 .1µ
C6 N006 0 330p
R3 N005 0 26K
C7 N008 0 1000p
R4 N003 OUT 100K
C8 OUT N007 10p
XU1 MP_01 N002 MP_02 IN MP_03 N001 N008 0 N004 OUT N006 N007 N007 MP_04 IN N003 LT1977
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT1977.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1981.asc
V1 N001 0 3.3
V2 N003 0 PULSE(0 3 0 100n 100n 2.5m 5m)
M§Q1 N001 N004 N005 N005 Si4838DY
R1 0 N005 10
XU1 N002 0 N003 N004 N001 LTC1981
R2 N001 N002 100K
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 20m startup
.lib LTC1981.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1982.asc
V1 N002 0 3.3
V2 N004 0 PULSE(0 3 .7m 100n 100n 2.5m 5m)
M§Q1 N002 N003 N006 N006 Si4838DY
R1 0 N006 10
XU1 N001 0 N004 N005 N003 N002 LTC1982
V3 N001 0 PULSE(0 3 0 100n 100n 2.5m 5m)
M§Q2 N002 N005 N007 N007 Si4838DY
R2 0 N007 10
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 20m startup
.lib LTC1982.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1983-3.asc
XU1 IN OUT N001 N002 0 IN LTC1983-3
C1 N001 N002 1µ
C2 OUT 0 10µ
V1 IN 0 5
Rload OUT 0 50
.tran 2m startup
.lib LTC1983-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1983-5.asc
C1 N001 N002 1µ
C2 OUT 0 10µ
V1 IN 0 5.5
Rload OUT 0 100
XU1 IN OUT N001 N002 0 IN LTC1983-5
.tran 1m startup
.lib LTC1983-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1986.asc
V1 IN 0 2.7
V4 N002 0 1.6
C1 N001 N003 .047µ
C2 OUT 0 2.2µ
Rload OUT 0 500
XU1 OUT 0 N002 N003 N001 IN LTC1986
.tran 1m startup
.lib LTC1986.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\1990.asc
XU1 0 N002 0 -V N003 OUT +V N001 LT1990
V3 N002 0 SINE(0 1 10K)
V1 +V 0 5
V2 -V 0 -5
.tran 1m
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1991.asc
V1 -V 0 -5
V2 +V 0 +5
XU1 N001 NC_01 NC_02 -V 0 OUT +V NC_03 NC_04 0 LT1991
V4 N001 0 SINE(0 .1 100)
.tran .1
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1992-1.asc
V1 +V 0 2.7
V2 -V 0 0
V3 N001 N005 SINE(0 0.5 10K)
C1 N002 0 10p
C2 N004 0 10p
XU1 N001 N003 +V N002 N004 -V N003 N005 LTC1992-1
.tran 1m
.lib LTC4.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\1992-10.asc
V1 +V 0 2.7
V2 -V 0 0
V3 N001 N005 SINE(0 0.2 10K)
C1 N002 0 10p
C2 N004 0 10p
XU1 N001 N003 +V N002 N004 -V N003 N005 LTC1992-10
.tran 1m
.lib LTC4.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\1992-2.asc
V1 +V 0 2.7
V2 -V 0 0
V3 N001 N005 SINE(0 0.5 10K)
C1 N002 0 10p
C2 N004 0 10p
XU1 N001 N003 +V N002 N004 -V N003 N005 LTC1992-2
.tran 1m
.lib LTC4.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\1992-5.asc
V1 +V 0 2.7
V2 -V 0 0
V3 N001 N005 SINE(0 0.4 10K)
C1 N002 0 10p
C2 N004 0 10p
XU1 N001 N003 +V N002 N004 -V N003 N005 LTC1992-5
.tran 1m
.lib LTC4.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\1992.asc
V1 +V 0 2.7
V2 -V 0 0
V3 N001 N007 SINE(0 0.5 10K)
R1 N002 N001 30K
R2 N003 N002 30K
R3 N006 N007 30K
R4 N005 N006 30K
C1 N003 0 10p
C2 N005 0 10p
XU1 N002 N004 +V N003 N005 -V N004 N006 LTC1992
.tran 1m
.lib LTC4.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\1993-10.asc
V3 N002 0 SINE(0 1m 1Meg)
V1 N001 0 5
XU1 N001 N006 N001 0 N004 N005 N007 N009 0 N001 0 0 N003 N003 N008 N008 LT1993-10
R5 N003 N008 100
C1 N003 N002 .1µ
C2 N008 0 .1µ
V2 N006 0 2.5
.tran 10u
.lib LTC3.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\1993-2.asc
V1 N001 0 5
V4 N002 N007 sine(0 10m 10K)
XU1 N001 N005 N001 0 N003 N004 N006 N008 0 N001 0 0 N002 N002 N007 N007 LT1993-2
V2 N005 0 2.5
.tran 1m
.lib LTC3.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\1993-4.asc
V3 N002 0 SINE(0 1m 1Meg)
V1 N001 0 5
R5 N003 N008 100
C1 N003 N002 .1µ
C2 N008 0 .1µ
XU1 N001 N006 N001 0 N004 N005 N007 N009 0 N001 0 0 N003 N003 N008 N008 LT1993-4
V2 N006 0 2.5
.tran 10u
.lib LTC3.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\1994.asc
V3 N001 0 SINE(0 .5 10K)
V1 +V 0 5
V2 -V 0 -5
XU1 N002 N004 +V N003 N006 -V +V N005 LT1994
R1 N003 N002 499
R2 N002 N001 499
R3 N006 N005 499
R4 N005 0 499
C1 N004 0 .1µ
.tran 1m
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1995.asc
XU1 N002 NC_01 NC_02 -V 0 OUT +V NC_03 NC_04 N001 LT1995
V1 +V 0 +15
V2 -V 0 -15
V3 N001 N002 PULSE(-1 1 0 1n 1n .5u 1u)
.tran 3u
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1996.asc
V1 -V 0 -5
V2 +V 0 +5
V4 N001 0 SINE(0 1m 10)
XU1 NC_01 NC_02 N001 -V 0 OUT +V 0 NC_03 NC_04 LT1996
.tran .5
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1997-1.asc
XU1 N003 MP_01 NC_02 MP_03 NC_04 0 0 V- OUT NC_05 V+ NC_06 MP_07 NC_08 MP_09 N001 LT1997-1
V1 V+ 0 15
V2 V- 0 -15
R1 N002 N001 .1
R2 N003 N002 1
RL N001 0 10
Vs N002 0 0
.dc Vs 0 26.5 10m
* Gain = 10 Difference Amplifier
* V(out) = 1mV/mA in RL
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1997-2.asc
V1 +V 0 15
V2 -V 0 -15
XU1 LINE MP_01 0 MP_02 0 0 0 -V OUT NC_03 +V OUT MP_04 OUT MP_05 0 LT1997-2
V4 0 LINE SINE(0 169.7 60)
.tran 50m
* Direct Line Voltage (120 VAC, 60Hz) Measurement
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1997-3.asc
XU1 N003 MP_01 NC_02 MP_03 NC_04 0 0 V- Out NC_05 V+ NC_06 MP_07 NC_08 MP_09 N001 LT1997-3
V1 V+ 0 15
V2 V- 0 -15
R1 N002 N001 1
R2 N003 N002 1
RL N001 0 10
VS N002 0 0
.dc VS 0 26.5 10m
* Gain = 1 Difference Amplifier
* V(Out) = 1mV/mA in RL
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1999-10.asc
XU1 N001 N002 N004 MP_01 0 N005 OUT N003 LT1999-x Gain=10
C1 0 N005 .1µ
V1 N002 N004 sine(0 .1 5K)
V2 N004 0 sine(5 1 1K)
V3 N001 0 5
.tran 3m
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1999-20.asc
C1 0 N005 .1µ
V1 N002 N004 sine(0 50m 5K)
V2 N004 0 sine(5 1 1K)
V3 N001 0 5
XU1 N001 N002 N004 MP_01 0 N005 OUT N003 LT1999-x Gain=20
.tran 3m
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\1999-50.asc
C1 0 N005 .1µ
V1 N002 N004 sine(0 25m 5K)
V2 N004 0 sine(5 1 1K)
V3 N001 0 5
XU1 N001 N002 N004 MP_01 0 N005 OUT N003 LT1999-x Gain=50
.tran 3m
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2050.asc
V1 +V 0 2.5
V2 -V 0 -2.5
V3 N003 0 SINE(0 1 1K)
R1 N002 N001 10K
R2 N001 0 10K
XU1 N003 N001 +V -V N002 NC_01 LTC2050
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2050HV.asc
V1 +V 0 2.5
V2 -V 0 -2.5
V3 N003 0 SINE(0 1 1K)
R1 N002 N001 10K
R2 N001 0 10K
XU1 N003 N001 +V -V N002 NC_01 LTC2050
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2051.asc
V1 +V 0 2.5
V2 -V 0 -2.5
V3 N003 0 SINE(0 1 1K)
R1 N002 N001 10K
R2 N001 0 10K
XU1 N003 N001 +V -V N002 NC_01 LTC2050
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2052.asc
V1 +V 0 5
V2 -V 0 -5
V3 N003 0 SINE(0 1 1K)
R1 N002 N001 10K
R2 N001 0 10K
XU1 N003 N001 N002 +V -V LTC2052
.tran 3m
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\2053.asc
V1 N001 0 SINE(0 1 10)
V2 +V 0 5
V3 -V 0 -5
V4 N005 0 0
XU1 -V N004 N002 -V N005 N003 N003 +V LTC2053
R1 N002 N001 1K
R2 N004 0 1K
R3 OUT N003 100K
C1 OUT 0 1µ
C2 N002 N004 1µ
.tran .5
.lib LTC4.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2054.asc
V1 +V 0 2.5
V2 -V 0 -2.5
V3 N003 0 SINE(0 1 1K)
R1 N002 N001 10K
R2 N001 0 10K
XU1 N003 N001 N002 +V -V LTC2054
.tran 3m
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\2055.asc
V1 +V 0 2.5
V2 -V 0 -2.5
V3 N003 0 SINE(0 1 1K)
R1 N002 N001 10K
R2 N001 0 10K
XU1 N003 N001 N002 +V -V LTC2054
.tran 3m
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\2057.asc
V1 +V 0 30
V2 -V 0 -30
V3 N004 0 SINE(0 39m 1K)
R1 N002 N001 11.5K
XU2 NC_01 N001 N003 -V N002 +V NC_02 LTC2057
XU1 N007 NC_03 NC_04 -VL 0 OUT +VL NC_05 NC_06 N002 LT1991
R3 N007 N006 11.5K
XU3 NC_07 N006 N008 -V N007 +V NC_08 LTC2057
V4 +VL 0 18
V5 -VL 0 -18
R2 N001 N006 232
E1 N003 N005 N004 0 .5
E2 N005 N008 N004 0 .5
Vcm N005 0 -28
.tran 3m
.lib LTC1.lib
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2057HV.asc
V1 +V 0 30
V2 -V 0 -30
V3 N004 0 SINE(0 39m 1K)
R1 N002 N001 11.5K
XU1 N007 NC_01 NC_02 -VL 0 OUT +VL NC_03 NC_04 N002 LT1991
R3 N007 N006 11.5K
V4 +VL 0 18
V5 -VL 0 -18
R2 N001 N006 232
E1 N003 N005 N004 0 .5
E2 N005 N008 N004 0 .5
Vcm N005 0 -28
XU2 NC_05 N001 N003 -V N002 +V NC_06 LTC2057
XU3 NC_07 N006 N008 -V N007 +V NC_08 LTC2057
.tran 3m
.lib LTC1.lib
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2058.asc
V1 +V 0 28
XU1 N002 N001 N005 0 N003 +V 0 LTC2058
D1 N003 OUT 1N4148
R1 N005 N004 10
Rsense N004 0 1m
Isense 0 N004 0
R2 N001 0 10
R5 OUT N001 1K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
* Low Side Current Sense Amplifier\nV(out) = 101*Rsense*Isense
.dc Isense 0 .1 10m
.lib LTC2.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2063.asc
V1 +V 0 1.8
XU1 N003 N001 OUT +V 0 N004 LTC2063
R2 OUT N001 10Meg
R1 N001 0 100K
R3 N003 N002 100K
R4 N002 0 100
I1 0 N002 100µ
V2 N004 0 PULSE(0 1.8 42m 10n 10n 8m 100m)
.tran 400m
* Oxygen\nSensor
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2064.asc
V1 +V 0 1.8
R2 OUT N001 10Meg
R1 N001 0 100K
R3 N003 N002 100K
R4 N002 0 100
I1 0 N002 100µ
V2 N004 0 PULSE(0 1.8 42m 10n 10n 8m 100m)
XU1 N003 N001 OUT +V 0 N004 LTC2063
.tran 400m
* Oxygen\nSensor
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2066.asc
XU1 N004 N001 +V 0 OUT +V LTC2066
R1 OUT N001 1Meg
R2 N001 0 10K
R3 N004 N003 10K
R4 N003 0 100m
R5 N002 N003 {5/Iload}
V2 N002 0 5
V3 +V 0 3.3
.op
.step dec param Iload .1m 250m 2
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2067.asc
R1 OUT N001 1Meg
R2 N001 0 10K
R3 N004 N003 10K
R4 N003 0 100m
R5 N002 N003 {5/Iload}
V2 N002 0 5
V3 +V 0 3.3
XU1 N004 N001 +V 0 OUT +V LTC2066
.op
.step dec param Iload .1m 250m 2
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2078.asc
V1 +V 0 9
R1 N002 N001 {5.1Meg+120K}
XU1 N006 N001 +V 0 N002 LT1078
C1 N002 N001 100p
R3 N003 N002 2.64Meg
R4 N004 N003 2.64Meg
C2 N003 0 2000p
R5 OUT N007 1.35Meg
C3 N004 N007 1000p
C4 N007 N002 1000p
R2 N006 N005 27.6K
R6 N005 IN 27.6K
C5 N002 N005 .02µ
C6 N006 0 .01µ
V2 IN 0 4.5 AC 1
XU2 N004 OUT +V 0 OUT LT1078
.ac oct 1000 1 10K
* Single Supply µPower, 2nd Order Low Pass Filter with 60Hz Notch
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2078A.asc
V1 +V 0 9
R1 N002 N001 {5.1Meg+120K}
C1 N002 N001 100p
R3 N003 N002 2.64Meg
R4 N004 N003 2.64Meg
C2 N003 0 2000p
R5 OUT N007 1.35Meg
C3 N004 N007 1000p
C4 N007 N002 1000p
R2 N006 N005 27.6K
R6 N005 IN 27.6K
C5 N002 N005 .02µ
C6 N006 0 .01µ
V2 IN 0 4.5 AC 1
XU1 N006 N001 +V 0 N002 LT1078
XU2 N004 OUT +V 0 OUT LT1078
.ac oct 1000 1 10K
* Single Supply µPower, 2nd Order Low Pass Filter with 60Hz Notch
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2079.asc
V1 +V 0 9
R1 N002 N001 {5.1Meg+120K}
C1 N002 N001 100p
R3 N003 N002 2.64Meg
R4 N004 N003 2.64Meg
C2 N003 0 2000p
R5 OUT N007 1.35Meg
C3 N004 N007 1000p
C4 N007 N002 1000p
R2 N006 N005 27.6K
R6 N005 IN 27.6K
C5 N002 N005 .02µ
C6 N006 0 .01µ
V2 IN 0 4.5 AC 1
XU1 N006 N001 +V 0 N002 LT1078
XU2 N004 OUT +V 0 OUT LT1078
.ac oct 1000 1 10K
* Single Supply µPower, 2nd Order Low Pass Filter with 60Hz Notch
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2079A.asc
V1 +V 0 9
R1 N002 N001 {5.1Meg+120K}
C1 N002 N001 100p
R3 N003 N002 2.64Meg
R4 N004 N003 2.64Meg
C2 N003 0 2000p
R5 OUT N007 1.35Meg
C3 N004 N007 1000p
C4 N007 N002 1000p
R2 N006 N005 27.6K
R6 N005 IN 27.6K
C5 N002 N005 .02µ
C6 N006 0 .01µ
V2 IN 0 4.5 AC 1
XU1 N006 N001 +V 0 N002 LT1078
XU2 N004 OUT +V 0 OUT LT1078
.ac oct 1000 1 10K
* Single Supply µPower, 2nd Order Low Pass Filter with 60Hz Notch
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2178.asc
V1 IN 0 {3.3/2} AC 1
R2 N001 IN 301K
XU1 N008 N001 +V 0 N002 LT1178
C1 N002 N001 1000p
R1 N003 N002 86K
XU2 N009 N003 +V 0 N004 LT1178
C2 N004 N003 1000p
R3 N005 N004 121K
XU3 N010 N005 +V 0 N006 LT1178
C3 N006 N005 1000p
R4 N007 N006 221K
XU4 N009 N007 +V 0 OUT LT1178
C4 OUT N007 1000p
R5 N004 N008 301K
R6 OUT N010 121K
R7 N009 +V 50K
R8 0 N009 50K
V2 +V 0 3.3
C5 N009 0 1µ
.ac oct 100 100 10K
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2178A.asc
V1 IN 0 {3.3/2} AC 1
R2 N001 IN 301K
C1 N002 N001 1000p
R1 N003 N002 86K
C2 N004 N003 1000p
R3 N005 N004 121K
C3 N006 N005 1000p
R4 N007 N006 221K
C4 OUT N007 1000p
R5 N004 N008 301K
R6 OUT N010 121K
R7 N009 +V 50K
R8 0 N009 50K
V2 +V 0 3.3
C5 N009 0 1µ
XU1 N008 N001 +V 0 N002 LT1178
XU2 N009 N003 +V 0 N004 LT1178
XU3 N010 N005 +V 0 N006 LT1178
XU4 N009 N007 +V 0 OUT LT1178
.ac oct 100 100 10K
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2179.asc
V1 IN 0 {3.3/2} AC 1
R2 N001 IN 301K
C1 N002 N001 1000p
R1 N003 N002 86K
C2 N004 N003 1000p
R3 N005 N004 121K
C3 N006 N005 1000p
R4 N007 N006 221K
C4 OUT N007 1000p
R5 N004 N008 301K
R6 OUT N010 121K
R7 N009 +V 50K
R8 0 N009 50K
V2 +V 0 3.3
C5 N009 0 1µ
XU1 N008 N001 +V 0 N002 LT1178
XU2 N009 N003 +V 0 N004 LT1178
XU3 N010 N005 +V 0 N006 LT1178
XU4 N009 N007 +V 0 OUT LT1178
.ac oct 100 100 10K
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2179A.asc
V1 IN 0 {3.3/2} AC 1
R2 N001 IN 301K
C1 N002 N001 1000p
R1 N003 N002 86K
C2 N004 N003 1000p
R3 N005 N004 121K
C3 N006 N005 1000p
R4 N007 N006 221K
C4 OUT N007 1000p
R5 N004 N008 301K
R6 OUT N010 121K
R7 N009 +V 50K
R8 0 N009 50K
V2 +V 0 3.3
C5 N009 0 1µ
XU1 N008 N001 +V 0 N002 LT1178
XU2 N009 N003 +V 0 N004 LT1178
XU3 N010 N005 +V 0 N006 LT1178
XU4 N009 N007 +V 0 OUT LT1178
.ac oct 100 100 10K
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2311-12.asc
V2 N001 0 PWL(0 0 .1u 5)
C1 OUT 0 10p
Va+ N003 0 PWL(0 0 400u 4.096)
Va- N005 0 PWL(0 4.096 400u 0)
V1 N007 0 PULSE(0 1.8 227n .1n .1n 40n 199.5n)
Vsclk1 sclk1 0 PULSE(0 1.8 9.5n .1n .1n 4.65n 9.5n)
Bsclk N008 0 V=max(V(sclk1),V(sclk2))
Vsclk2 sclk2 0 PULSE(0 1.81 11.875n .1n .1n 66.5n 199.5n)
V3 N002 0 1.8
C2 N004 0 10µ ic=4.096 Rser=10m
C4 N006 0 10µ ic=1.25
XU1 N001 N003 N005 N006 N004 N007 N008 OUT MP_01 N002 0 LTC2311-12
.tran 400u
* SCLK and _CNV\nare shown in timing\ndiagram on page 11\nof LTC2311-12 data sheet
.lib LTC2311-12.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2311-14.asc
V2 N001 0 PWL(0 0 .1u 5)
C1 OUT 0 10p
Va+ N003 0 PWL(0 0 400u 4.096)
Va- N005 0 PWL(0 4.096 400u 0)
V1 N006 0 PULSE(0 1.8 227n .1n .1n 40n 199.5n)
Vsclk1 sclk1 0 PULSE(0 1.8 9.5n .1n .1n 4.05625n 8.3125n)
Bsclk N007 0 V=max(V(sclk1),V(sclk2))
Vsclk2 sclk2 0 PULSE(0 1.81 11.875n .1n .1n 66.5n 199.5n)
V3 N002 0 1.8
C2 N004 0 10µ ic=4.096 Rser=10m
XU1 N001 N003 N005 REFin N004 N006 N007 OUT MP_01 N002 0 LTC2311-14
C3 REFin 0 10µ ic=1.25
.tran 400u
* SCLK and _CNV\nare shown in timing\ndiagram on page 12\nof LTC2311-14 data sheet
.lib LTC2311-14.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2311-16.asc
V2 N001 0 PWL(0 0 .1u 5)
C1 OUT 0 10p
Va+ N003 0 PWL(0 0 200u 4.096)
Va- N005 0 PWL(0 4.096 200u 0)
V1 N007 0 PULSE(0 1.8 227n .1n .1n 40n 199.5n)
Vsclk1 sclk1 0 PULSE(0 1.8 9.5n .1n .1n 4.05625n 8.3125n)
Bsclk N008 0 V=if(V(sclk2)>V(sclk1),V(sclk2),V(sclk1))
Vsclk2 sclk2 0 PULSE(0 1.81 11.875n .1n .1n 66.5n 199.5n)
V3 N002 0 1.8
C2 N004 0 10µ ic=4.096 Rser=10m
C3 N006 0 10µ ic=1.25
XU1 N001 N003 N005 N006 N004 N007 N008 OUT MP_01 N002 0 LTC2311-16
.tran 200u
* SCLK and _CNV\nare shown in timing\ndiagram on page 12\nof LTC2311-16 data sheet
.lib LTC2311-16.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2323-12.asc
V2 N001 0 PWL(0 0 .1u 5)
C1 OUT1 0 10p
Va+ N003 0 PWL(0 0 400u 4.096)
Va- N005 0 PWL(0 4.096 400u 0)
V1 N006 0 PULSE(0 1.8 227n .1n .1n 40n 199.5n)
Vsclk1 sclk1 0 PULSE(0 1.8 9.5n .1n .1n 4.65n 9.5n)
Bsclk N007 0 V=if(V(sclk2)>V(sclk1),V(sclk2),V(sclk1))
Vsclk2 sclk2 0 PULSE(0 1.81 11.875n .1n .1n 66.5n 199.5n)
V3 N002 0 1.8
XU1 N001 N003 N005 NC_01 N004 N006 N007 OUT1 NC_02 N002 0 LTC2323-12
C2 N004 0 10µ ic=4.096 Rser=10m
.tran 400u
* SCLK and _CNV\nare shown in timing\ndiagram on page 10\nof LTC2323-12 data sheet
.lib LTC2323-12.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2323-14.asc
V2 N001 0 PWL(0 0 .1u 5)
C1 OUT1 0 10p
Va+ N003 0 PWL(0 0 400u 4.096)
Va- N005 0 PWL(0 4.096 400u 0)
V1 N006 0 PULSE(0 1.8 227n .1n .1n 40n 199.5n)
Vsclk1 sclk1 0 PULSE(0 1.8 9.5n .1n .1n 4.05625n 8.3125n)
Bsclk N007 0 V=if(V(sclk2)>V(sclk1),V(sclk2),V(sclk1))
Vsclk2 sclk2 0 PULSE(0 1.81 11.875n .1n .1n 66.5n 199.5n)
V3 N002 0 1.8
XU1 N001 N003 N005 NC_01 N004 N006 N007 OUT1 NC_02 N002 0 LTC2323-14
C2 N004 0 10µ ic=4.096 Rser=10m
.tran 400u
* SCLK and _CNV\nare shown in timing\ndiagram on page 11\nof LTC2323-14 data sheet
.lib LTC2323-14.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2323-16.asc
V2 N001 0 PWL(0 0 .1u 5)
C1 OUT1 0 10p
Va+ N003 0 PWL(0 0 200u 4.096)
Va- N005 0 PWL(0 4.096 200u 0)
V1 N006 0 PULSE(0 1.8 227n .1n .1n 40n 199.5n)
Vsclk1 sclk1 0 PULSE(0 1.8 9.5n .1n .1n 4.05625n 8.3125n)
Bsclk N007 0 V=if(V(sclk2)>V(sclk1),V(sclk2),V(sclk1))
Vsclk2 sclk2 0 PULSE(0 1.81 11.875n .1n .1n 66.5n 199.5n)
V3 N002 0 1.8
XU1 N001 N003 N005 NC_01 N004 N006 N007 OUT1 NC_02 N002 0 LTC2323-16
C2 N004 0 10µ ic=4.096 Rser=10m
.tran 200u
* SCLK and _CNV\nare shown in timing\ndiagram on page 10\nof LTC2323-16 data sheet
.lib LTC2323-16.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2325-12.asc
V2 N001 0 PWL(0 0 .1u 5)
C1 OUT1 0 10p
Va+ N003 0 PWL(0 0 400u 4.096)
Va- N005 0 PWL(0 4.096 400u 0)
V1 N007 0 PULSE(0 1.8 227n .1n .1n 40n 199.5n)
Vsclk1 sclk1 0 PULSE(0 1.8 9.5n .1n .1n 4.65n 9.5n)
Bsclk N008 0 V=if(V(sclk2)>V(sclk1),V(sclk2),V(sclk1))
Vsclk2 sclk2 0 PULSE(0 1.81 11.875n .1n .1n 66.5n 199.5n)
V3 N002 0 1.8
C2 N004 0 10µ ic=4.096 Rser=10m
XU1 N001 N003 N005 N006 N004 N007 N008 OUT1 NC_01 N002 0 MP_02 N009 LTC2325-12
C3 N006 0 10p ic=4.096
V4 N009 0 3
.tran 400u
* SCLK and _CNV\nare shown in timing\ndiagram on page 15, 16\nof LTC2325-12 data sheet
.lib LTC2325-12.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2325-14.asc
V2 N001 0 PWL(0 0 0.1u 5)
C1 Vout1 0 10p
Va+ N003 0 PWL(0 0 400u 4.096)
Va- N005 0 PWL(0 4.096 400u 0)
V1 N007 0 PULSE(0 1.8 227n 0.1n 0.1n 40n 199.5n)
Vsclk1 sclk1 0 PULSE(0 1.8 9.5n 0.1n 0.1n 4.05625n 8.3125n)
Bsclk N008 0 V=if(V(sclk2)>V(sclk1),V(sclk2),V(sclk1))
Vsclk2 sclk2 0 PULSE(0 1.81 11.875n 0.1n 0.1n 66.5n 199.5n)
V3 N002 0 1.8
C2 N004 0 10µ ic=4.096 Rser=10m
C3 N006 0 10p ic=4.096
V4 N009 0 3
XU1 N001 N003 N005 N006 N004 N007 N008 Vout1 NC_01 N002 0 MP_02 N009 LTC2325-14
.tran 400u
* SCLK and _CNV\nare shown in timing\ndiagram on page 15, 16\nof LTC2325-14 data sheet
.lib LTC2325-14.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2641-12.asc
V1 N005 0 PULSE(0 3.3 0 0.1n 0.1n 19.8n 40n)
V2 N002 0 5
V3 N003 0 2.5
V4 N004 0 PULSE(0 3.3 0 0.1n 0.1n 9.9n 20n)
V5 N001 0 PWL(0 3.3 0.6u 3.3 +2n 0 +0.31u 0 +2n 3.3)
V6 N006 0 PWL(0 3.3 2u 3.3 +2n 0 +30n 0 +2n 3.3)
C1 OUT 0 10p
XU1 N003 N001 N004 N005 N006 OUT N002 0 LTC2641-12
.tran 3u
.lib LTC2641-12.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2641-14.asc
V1 N005 0 PULSE(0 3.3 0 0.1n 0.1n 19.8n 40n)
V2 N002 0 5
V3 N003 0 2.5
V4 N004 0 PULSE(0 3.3 0 0.1n 0.1n 9.9n 20n)
V5 N001 0 PWL(0 3.3 0.6u 3.3 +2n 0 +0.31u 0 +2n 3.3)
V6 N006 0 PWL(0 3.3 2u 3.3 +2n 0 +30n 0 +2n 3.3)
C1 OUT 0 10p
XU1 N003 N001 N004 N005 N006 OUT N002 0 LTC2641-14
.tran 3u
.lib LTC2641-14.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2641-16.asc
V1 N005 0 PULSE(0 3.3 0 0.1n 0.1n 19.8n 40n)
V2 N002 0 5
V3 N003 0 2.5
V4 N004 0 PULSE(0 3.3 0 0.1n 0.1n 9.9n 20n)
V5 N001 0 PWL(0 3.3 0.6u 3.3 +2n 0 +0.31u 0 +2n 3.3)
V6 N006 0 PWL(0 3.3 2u 3.3 +2n 0 +30n 0 +2n 3.3)
XU1 N003 N001 N004 N005 N006 OUT N002 0 LTC2641-16
C1 OUT 0 10p
.tran 3u
.lib LTC2641-16.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2641A-16.asc
V1 N005 0 PULSE(0 3.3 0 0.1n 0.1n 19.8n 40n)
V2 N002 0 5
V3 N003 0 2.5
V4 N004 0 PULSE(0 3.3 0 0.1n 0.1n 9.9n 20n)
V5 N001 0 PWL(0 3.3 0.6u 3.3 +2n 0 +0.31u 0 +2n 3.3)
V6 N006 0 PWL(0 3.3 2u 3.3 +2n 0 +30n 0 +2n 3.3)
C1 OUT 0 10p
XU1 N003 N001 N004 N005 N006 OUT N002 0 LTC2641A-16
.tran 3u
.lib LTC2641A-16.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2642-12.asc
XU2 N007 N005 OUT +V -V LT1678
V2 +V 0 5
V3 -V 0 -5
V4 N002 0 5
V5 N003 0 2.5
C1 OUT N005 5p
V1 N001 0 PWL(0 3.3 1.2u 3.3 +2n 0 1.51u 0 +2n 3.3)
V6 N004 0 PULSE(0 3.3 0 0.1n 0.1n 9.9n 20n)
V7 N006 0 PULSE(0 3.3 1.296u 0.1n 0.1n 19.8n 40n)
V8 N008 0 PWL(0 3.3 2.6u 3.3 +2n 0 +30n 0 +2n 3.3)
XU1 N003 N001 N004 N006 N008 N007 N005 OUT N002 0 LTC2642-12
.tran 3.5u
.lib LTC2.LIB
.lib LTC2642-12.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2642-14.asc
XU2 N007 N005 OUT +V -V LT1678
V2 +V 0 5
V3 -V 0 -5
V4 N002 0 5
V5 N003 0 2.5
C1 OUT N005 5p
V1 N001 0 PWL(0 3.3 1.2u 3.3 +2n 0 1.51u 0 +2n 3.3)
V6 N004 0 PULSE(0 3.3 0 0.1n 0.1n 9.9n 20n)
V7 N006 0 PULSE(0 3.3 1.296u 0.1n 0.1n 19.8n 40n)
V8 N008 0 PWL(0 3.3 2.6u 3.3 +2n 0 +30n 0 +2n 3.3)
XU1 N003 N001 N004 N006 N008 N007 N005 OUT N002 0 LTC2642-14
.tran 3.5u
.lib LTC2.LIB
.lib LTC2642-14.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2642-16.asc
XU2 N007 N005 OUT +V -V LT1678
V2 +V 0 5
V3 -V 0 -5
V4 N002 0 5
V5 N003 0 2.5
C1 OUT N005 5p
V1 N001 0 PWL(0 3.3 1.2u 3.3 +2n 0 1.51u 0 +2n 3.3)
V6 N004 0 PULSE(0 3.3 0 0.1n 0.1n 9.9n 20n)
V7 N006 0 PULSE(0 3.3 1.296u 0.1n 0.1n 19.8n 40n)
V8 N008 0 PWL(0 3.3 2.6u 3.3 +2n 0 +30n 0 +2n 3.3)
XU3 N003 N001 N004 N006 N008 N007 N005 OUT N002 0 LTC2642-16
.tran 3.5u
.lib LTC2.LIB
.lib LTC2642-16.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\27C.asc
XU1 IN N001 +V -V OUT RH27C
V1 +V 0 15
V2 -V 0 -15
C1 OUT N001 .05µ
R1 OUT N001 100K
R2 N001 0 10
V3 IN 0 PULSE(0 100u 0 100n 100n 40m 80m)
.tran 200m
* Low noise, bandwidth limited,  AV=10,000 amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2862-1.asc
V1 N001 0 3.3
C1 N006 0 5p Rpar=1Meg
V2 N002 COM 3.3
V3 N012 0 PULSE(0 3.3 .1u 4n 4n 42n 100n 10)
V4 COM 0 SINE(0 20 1Meg)
L1 N004 N003 50n Rser=10
C2 N003 N010 100p
C3 N004 N013 100p
C4 N005 N011 100p
L2 N005 N004 50n Rser=10
L3 N013 N010 50n Rser=10
L4 N011 N013 50n Rser=10
V5 N008 0 PWL(0 3.3 1.2u 3.3 +10n 0)
V6 N009 COM PWL(0 0 1.2u 0 +10n 3.3)
V7 N014 COM PULSE(0 3.3 1.5u 4n 4n 42n 100n 10)
C5 N007 COM 5p Rpar=1Meg
XU1 N006 N008 N008 N012 MP_01 0 MP_02 MP_03 MP_04 N010 N003 N001 LTC2862-1
XU2 N007 N009 N009 N014 MP_05 COM MP_06 MP_07 MP_08 N011 N005 N002 LTC2862-1
.tran 3u
* Twisted pair
* Forward transmission from DIF to ROF  followed by\nreverse transmission from DIR to ROR
.lib LTC2862-1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2862-2.asc
V1 N001 0 3.3
C1 N006 0 5p Rpar=1Meg
V3 N002 COM 3.3
V5 COM 0 SINE(0 20 10K)
L1 N004 N003 50n Rser=10
C4 N003 N010 100p
C3 N004 N013 100p
C5 N005 N011 100p
L2 N005 N004 50n Rser=10
L3 N013 N010 50n Rser=10
L4 N011 N013 50n Rser=10
C2 N007 COM 5p Rpar=1Meg
XU1 N006 N008 N008 N012 MP_01 0 MP_02 MP_03 MP_04 N010 N003 N001 LTC2862-2
XU2 N007 N009 N009 N014 MP_05 COM MP_06 MP_07 MP_08 N011 N005 N002 LTC2862-2
V2 N008 0 PWL(0 0 10n 3.3 40u 3.3 +10n 0)
V4 N012 0 PULSE(0 3.3 1u 4n 4n 2u 4u 10)
V6 N014 COM PULSE(0 3.3 50u 4n 4n 2u 4u 10)
V7 N009 COM PWL(0 0 40u 0 +10n 3.3)
* Twisted pair
* Forward transmission from DIF to ROF  followed by\nreverse transmission from DIR to ROR
.tran 100u
.lib LTC2862-2.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2863-1.asc
V1 N004 0 3.3
C1 N008 0 5p Rpar=1Meg
V2 N009 COM 3.3
V3 N014 0 PULSE(0 3.3 .1u 4n 4n 42n 100n 10)
V4 COM 0 SINE(0 20 1Meg)
L1 N011 N010 50n Rser=10
C2 N010 N016 100p
C3 N011 N017 100p
C4 N012 N013 100p
L2 N012 N011 50n Rser=10
L3 N017 N016 50n Rser=10
L4 N013 N017 50n Rser=10
L5 N002 N001 50n Rser=10
C5 N001 N005 100p
C6 N002 N006 100p
C7 N003 N007 100p
L6 N003 N002 50n Rser=10
L7 N006 N005 50n Rser=10
L8 N007 N006 50n Rser=10
C8 N015 COM 5p Rpar=1Meg
XU1 N008 MP_01 MP_02 N014 MP_03 0 MP_04 N016 N010 N001 N005 N004 LTC2863-1
XU2 N015 MP_05 MP_06 N015 MP_07 COM MP_08 N007 N003 N012 N013 N009 LTC2863-1
.tran 3u
* Twisted pair
* Twisted pair
* Loopback Test
.lib LTC2863-1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2863-2.asc
V1 N004 0 3.3
C1 N008 0 5p Rpar=1Meg
V3 N009 COM 3.3
V4 N014 0 PULSE(0 3.3 1u 4n 4n 2.5u 5u 10)
V5 COM 0 SINE(0 20 10K)
L1 N011 N010 50n Rser=10
C4 N010 N016 100p
C3 N011 N017 100p
C5 N012 N013 100p
L2 N012 N011 50n Rser=10
L3 N017 N016 50n Rser=10
L4 N013 N017 50n Rser=10
L5 N002 N001 50n Rser=10
C6 N001 N005 100p
C7 N002 N006 100p
C8 N003 N007 100p
L6 N003 N002 50n Rser=10
L7 N006 N005 50n Rser=10
L8 N007 N006 50n Rser=10
C2 N015 COM 5p Rpar=1Meg
XU1 N008 MP_01 MP_02 N014 MP_03 0 MP_04 N016 N010 N001 N005 N004 LTC2863-2
XU2 N015 MP_05 MP_06 N015 MP_07 COM MP_08 N007 N003 N012 N013 N009 LTC2863-2
.tran 70u
* Twisted pair
* Twisted pair
* Loopback Test
.lib LTC2863-2.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2864-1.asc
V1 N004 0 3.3
C1 N008 0 5p Rpar=1Meg
V3 N009 COM 3.3
V4 N015 0 PULSE(0 3.3 .1u 4n 4n 42n 100n 10)
V5 COM 0 SINE(0 20 1Meg)
L1 N012 N011 50n Rser=10
C4 N011 N017 100p
C3 N012 N019 100p
C5 N013 N014 100p
L2 N013 N012 50n Rser=10
L3 N019 N017 50n Rser=10
L4 N014 N019 50n Rser=10
L5 N002 N001 50n Rser=10
C6 N001 N005 100p
C7 N002 N006 100p
C8 N003 N007 100p
L6 N003 N002 50n Rser=10
L7 N006 N005 50n Rser=10
L8 N007 N006 50n Rser=10
V6 N010 0 PWL(0 3.3 1.2u 3.3 +10n 0)
V7 N018 COM PWL(0 0 1.2u 0 +10n 3.3)
V8 N020 COM PULSE(0 3.3 1.5u 4n 4n 42n 100n 10)
XU1 N008 N010 N010 N015 MP_01 0 MP_02 N017 N011 N001 N005 N004 LTC2864-1
XU2 N016 N018 N018 N020 MP_03 COM MP_04 N007 N003 N013 N014 N009 LTC2864-1
C2 N016 COM 5p Rpar=1Meg
.tran 3u
* Twisted pair
* Twisted pair
* Forward transmission from DIF to ROF  followed by\nreverse transmission from DIR to ROR
.lib LTC2864-1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2864-2.asc
V1 N004 0 3.3
C1 N008 0 5p Rpar=1Meg
V2 N009 COM 3.3
V3 N015 0 PULSE(0 3.3 1u 4n 4n 2.5u 5u 10)
V4 COM 0 SINE(0 20 10K)
L1 N012 N011 50n Rser=10
C2 N011 N017 100p
C3 N012 N019 100p
C4 N013 N014 100p
L2 N013 N012 50n Rser=10
L3 N019 N017 50n Rser=10
L4 N014 N019 50n Rser=10
L5 N002 N001 50n Rser=10
C5 N001 N005 100p
C6 N002 N006 100p
C7 N003 N007 100p
L6 N003 N002 50n Rser=10
L7 N006 N005 50n Rser=10
L8 N007 N006 50n Rser=10
V5 N010 0 PWL(0 0 10n 3.3 50u 3.3 +10n 0)
V6 N020 COM PULSE(0 3.3 50u 4n 4n 2.5u 5u 10)
V7 N018 COM PWL(0 0 50u 0 +10n 3.3)
C8 N016 COM 5p Rpar=1Meg
XU1 N008 N010 N010 N015 MP_01 0 MP_02 N017 N011 N001 N005 N004 LTC2864-2
XU2 N016 N018 N018 N020 MP_03 COM MP_04 N007 N003 N013 N014 N009 LTC2864-2
.tran 100u
* Twisted pair
* Twisted pair
* Forward transmission from DIF to ROF  followed by\nreverse transmission from DIR to ROR
.lib LTC2864-2.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2865.asc
V1 N004 0 3.3
C1 N008 0 5p Rpar=1Meg
XU1 N008 N010 N010 N015 N004 0 N004 N017 N011 N001 N005 N004 LTC2865
XU2 N016 N018 N018 N020 N009 COM N009 N007 N003 N013 N014 N009 LTC2865
V3 N009 COM 3.3
V4 N015 0 PULSE(0 3.3 .1u 4n 4n 42n 100n 10)
V5 COM 0 SINE(0 20 1Meg)
L1 N012 N011 50n Rser=10
C4 N011 N017 100p
C3 N012 N019 100p
C5 N013 N014 100p
L2 N013 N012 50n Rser=10
L3 N019 N017 50n Rser=10
L4 N014 N019 50n Rser=10
L5 N002 N001 50n Rser=10
C6 N001 N005 100p
C7 N002 N006 100p
C8 N003 N007 100p
L6 N003 N002 50n Rser=10
L7 N006 N005 50n Rser=10
L8 N007 N006 50n Rser=10
V6 N010 0 PWL(0 3.3 1.2u 3.3 +10n 0)
V7 N018 COM PWL(0 0 1.2u 0 +10n 3.3)
V8 N020 COM PULSE(0 3.3 1.5u 4n 4n 42n 100n 10)
C2 N016 COM 5p Rpar=1Meg
.tran 3u
* Twisted pair
* Twisted pair
* Forward transmission from DIF to ROF  followed by\nreverse transmission from DIR to ROR
.lib LTC2865.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2875.asc
V1 N001 0 PWL(0 0 10u 5)
V4 TXD1 0 PULSE(5 0 101u 10n 10n 250n 500n 10)
R1 CANH CANL 60
R2 N003 0 1K
XU2 TXD2 COM N002 RXD2 N006 CANL CANH N004 LTC2875
R3 N004 COM 1K
C1 CANH CANL 100p
V2 TXD2 COM PULSE(5 0 108u 10n 10n 250n 500n 10)
V3 COM 0 PWL(0 0 5u 36)
V5 N002 COM PWL(0 0 10u 5)
XU1 TXD1 0 N001 RXD1 N005 CANL CANH N003 LTC2875
.tran 0 120u 100u
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2900-1.asc
XU1 N006 N001 N009 N002 N010 0 N007 N005 N008 N004 LTC2900-1
R1 N005 N008 121K
R2 N011 N008 464K
C1 N009 0 .001µ
V1 N010 0 PWL(0 5 14 5 14.001 0 15.001 0 15.002 5)
V2 N011 0 PWL(1 -5 11 -5 12 -4 13 -4 14 -5)
R3 N003 N006 2150K
R4 N006 0 100K
V3 N003 0 PWL(1 12 8 12 9 10 10 10 11 12)
R5 N002 0 1Meg
V4 N004 0 PWL(1 3.3 5 3.3 6 3 7 3 8 3.3)
V5 N001 0 PWL(1 5 2 5 3 4 4 4 5 5)
R6 N005 N007 93.1K
R7 N007 0 9.53K
.tran 16
.lib LTC2900-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2900-2.asc
R1 N005 N008 121K
R2 N011 N008 464K
C1 N009 0 .001µ
V1 N010 0 PWL(0 5 14 5 14.001 0 15.001 0 15.002 5)
V2 N011 0 PWL(1 -5 11 -5 12 -4 13 -4 14 -5)
R3 N003 N006 2150K
R4 N006 0 100K
V3 N003 0 PWL(1 12 8 12 9 10 10 10 11 12)
R5 N002 0 1Meg
V4 N004 0 PWL(1 3.3 5 3.3 6 3 7 3 8 3.3)
V5 N001 0 PWL(1 5 2 5 3 4 4 4 5 5)
R6 N005 N007 93.1K
R7 N007 0 9.53K
XU1 N006 N001 N009 N002 N010 0 N007 N005 N008 N004 LTC2900-2
.tran 16
.lib LTC2900-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2902-1.asc
XU1 Comp3 Comp1 N003 N001 N006 _RESET 0 N001 0 0 N005 N005 N004 N002 Comp4 Comp2 LTC2902-1
V1 N001 0 PWL(1 5.0 2 4.1 3 4.1 4 5.0)
V2 N002 0 PWL(5 3.0 6 2.5 7 2.5 8 3.0)
V3 N003 0 PWL(9 1.8 10 1.5 11 1.5 12 1.8)
V4 N004 0 PWL(13 0.7 14 0.4 15 0.4 16 0.7)
C1 N006 0 100p
.tran 16 startup
.lib LTC2902-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2902-2.asc
V1 N001 0 PWL(1 5.0 2 4.1 3 4.1 4 5.0)
V2 N002 0 PWL(5 3.3 6 2.6 7 2.6 8 3.3)
V3 N003 0 PWL(9 0.6 10 0.4 11 0.4 12 0.6)
V4 N004 0 PWL(13 -0.15 14 0.15 15 0.15 16 -0.15)
C1 N007 0 4.34p
XU1 Comp3 Comp1 N003 N001 N007 _RESET N001 N001 N001 0 N006 N005 N004 N002 Comp4 Comp2 LTC2902-2
R1 N006 0 9.53K
R2 N005 N006 93.1K
.tran 16 startup
.lib LTC2902-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2903-A1.asc
XU1 N001 0 N005 N006 N003 N002 LTC2903-A1
V2 N001 0 PULSE(0 3.3 0 3.3)
V1 N005 0 PULSE(0 2.5 0 2.5)
V3 N006 0 PULSE(0 1.8 0 1.8)
V4 N004 0 PULSE(0 1.2 0 1.2)
R3 0 N003 10K
R2 N003 N004 12.4K
R1 N002 N001 10K
.tran 4
.lib LTC2903-A1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2903-B1.asc
XU1 N001 0 N004 N005 N003 N002 LTC2903-B1
V1 N001 0 PULSE(0 5 0 5)
V2 N004 0 PULSE(0 3.3 0 3.3)
V3 N005 0 PULSE(0 2.5 0 2.5)
V4 N003 0 PULSE(0 1.8 0 1.8)
R1 N002 N001 10K
.tran 5.5
.lib LTC2903-B1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2903-C1.asc
XU1 N001 0 N004 N005 N003 N002 LTC2903-C1
V1 N001 0 PULSE(0 5 0 5)
V2 N004 0 PULSE(0 3.3 0 3.3)
V3 N005 0 PULSE(0 1.8 0 1.8)
V4 N003 0 PULSE(0 -5.2 0 5.2)
R1 N002 N001 10K
.tran 5.5
.lib LTC2903-C1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2903-D1.asc
XU1 N001 0 N006 N007 N003 N002 LTC2903-D1
V1 N001 0 PULSE(0 3.3 0 3.3)
R1 N002 N001 10K
R5 N006 N005 36.5K
R2 N006 0 10K
V2 N005 0 PULSE(0 2.5 0 2.5)
R3 N007 0 10K
R4 N003 0 10K
V3 N008 0 PULSE(0 1.8 0 1.8)
V4 N004 0 PULSE(0 1.2 0 1.2)
R6 N008 N007 23.7K
R7 N004 N003 12.4K
.tran 4
.lib LTC2903-D1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2903-E1.asc
XU1 N001 0 N006 N007 N003 N002 LTC2903-E1
V1 N001 0 PULSE(0 5 0 5)
V2 N005 0 PULSE(0 2.5 0 2.5)
R5 N006 N005 36.8K
R2 N006 0 10K
R3 N007 0 10K
R4 N003 0 10K
R6 N008 N007 23.6K
R7 N004 N003 12.4K
R1 N002 N001 10K
V3 N008 0 PULSE(0 1.8 0 1.8)
V4 N004 0 PULSE(0 1.2 0 1.2)
.tran 5.5
.lib LTC2903-E1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2904.asc
XU1 0 N005 N003 N001 N002 N002 N002 N002 LTC2904
V1 N002 0 PWL(0 0 1m 5)
V2 N001 0 PWL(0 0 1m 3.3)
R1 N004 N005 100K
V3 N004 0 5
R2 N004 N003 100K
.tran 230m
.lib LTC2904.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2905.asc
V1 N002 0 PWL(0 0 1u 5)
V2 N001 0 PWL(0 0 1u 3.3)
C1 N003 0 .039µ
R1 N005 N004 100K
V3 N005 0 5
XU1 0 N004 N003 N001 N002 N002 N002 N002 LTC2905
.tran 400m
.lib LTC2905.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2906.asc
V1 N002 0 PWL(0 0 1m 2.5)
V2 N001 0 PWL(0 0 1m .8)
R1 N005 N006 100K
V3 N005 0 5
XU1 0 N006 N004 N002 N002 N003 0 0 LTC2906
R2 N001 N003 49.9K
R3 N003 0 100K
C2 N003 0 .1µ
R4 N005 N004 100K
.tran 300m
.lib LTC2906.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2907.asc
V1 N002 0 PWL(0 0 1m 2.5)
V2 N001 0 PWL(0 0 1m .8)
C1 N004 0 .022µ
R1 N006 N005 100K
V3 N006 0 5
R2 N001 N003 49.9K
R3 N003 0 100K
C2 N003 0 .1µ
XU1 0 N005 N004 N002 N002 N003 0 0 LTC2907
.tran 400m
.lib LTC2907.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2908-A1.asc
V1 N003 0 PWL(0 0 1m 5)
V2 N002 0 PWL(0 0 1m 12)
R1 N010 N009 100K
V3 N010 0 5
R2 N002 N004 2.15Meg
R3 N004 0 100K
XU1 0 N009 N008 N005 N003 N004 N007 N006 LTC2908-A1
V4 N005 0 PWL(0 0 1m 3.3)
V5 N007 0 PWL(0 0 1m 2.5)
V6 N008 0 PWL(0 0 1m 1.8)
R4 N001 N006 86.6K
R5 N006 0 100K
V7 N001 0 PWL(0 0 1m 1)
.tran 300m
.lib LTC2908-A1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2908-B1.asc
V1 N003 0 PWL(0 0 1m 3.3)
V2 N002 0 PWL(0 0 1m 12)
R1 N010 N009 100K
V3 N010 0 5
R2 N002 N004 2.15Meg
R3 N004 0 100K
V4 N005 0 PWL(0 0 1m 2.5)
V5 N007 0 PWL(0 0 1m 1.8)
V6 N008 0 PWL(0 0 1m 1.5)
R4 N001 N006 124K
R5 N006 0 100K
V7 N001 0 PWL(0 0 1m 1.2)
XU1 0 N009 N008 N005 N003 N004 N007 N006 LTC2908-B1 LTC2908-B1
.tran 300m
.lib LTC2908-B1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2908-C1.asc
XU1 0 N007 N005 N001 N002 N004 N006 N003 LTC2908-C1 LTC2908-C1
V7 N006 0 .55
R2 N001 N007 10K
V3 N001 0 2.5
V1 N005 0 .55
V4 N003 0 .55
V2 N002 0 .55
V5 N004 0 PWL(0 0 1 .55 2 .55 2.000001 0)
.tran 15
.lib LTC2908-C1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2909-25.asc
XU1 0 N003 N005 N007 N008 N006 N004 N002 LTC2909-25
V1 N004 0 PWL (0,0 10m,12)
V2 N001 0 PULSE(2.5 5 0 1000m 1000m 3000m 5000m)
R1 N007 N001 57.6K
R2 N007 N005 1.1K
R3 N005 0 10K
I1 N003 0 PWL(0 0 1 0 1.001 1m 2 1m 2.001 -1m 3 -1m 4 -5m 4.001 -5m 5 5m)
C1 0 N006 22n
C2 0 N002 1000p
R4 N001 N002 10K
V3 N008 0 PWL(0 0 5010m 0 5011m 0.9 10010m 0.9 10011m 5)
.tran 15
.lib LTC2909-25.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2909-33.asc
V1 N004 0 PWL (0,0 10m,12)
V2 N001 0 PULSE(2.5 5 0 1000m 1000m 3000m 5000m)
R1 N007 N001 57.6K
R2 N007 N005 1.1K
R3 N005 0 10K
I1 N003 0 PWL(0 0 1 0 1.001 1m 2 1m 2.001 -1m 3 -1m 4 -5m 4.001 -5m 5 5m)
C1 0 N006 22n
C2 0 N002 1000p
R4 N001 N002 10K
V3 N008 0 PWL(0 0 5010m 0 5011m 0.9 10010m 0.9 10011m 5)
XU1 0 N003 N005 N007 N008 N006 N004 N002 LTC2909-33
.tran 15
.lib LTC2909-33.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2909-50.asc
V1 N004 0 PWL (0,0 10m,12)
V2 N001 0 PULSE(2.5 5 0 1000m 1000m 3000m 5000m)
R1 N007 N001 57.6K
R2 N007 N005 1.1K
R3 N005 0 10K
I1 N003 0 PWL(0 0 1 0 1.001 1m 2 1m 2.001 -1m 3 -1m 4 -5m 4.001 -5m 5 5m)
C1 0 N006 22n
C2 0 N002 1000p
R4 N001 N002 10K
V3 N008 0 PWL(0 0 5010m 0 5011m 0.9 10010m 0.9 10011m 5)
XU1 0 N003 N005 N007 N008 N006 N004 N002 LTC2909-50
.tran 15
.lib LTC2909-50.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2910.asc
XU1 N001 N002 N003 N004 N005 N006 N008 N009 0 N007 RST _RST NC_01 0 N010 Vcc LTC2910
R1 2.5V N004 39.2K
R2 0 N004 11K
R3 3.3V N003 54.9K
R4 0 N003 11K
R5 5V N002 88.7K
R6 0 N002 11K
R7 12V N001 226K
R8 0 N001 11K
R9 N007 N009 11K
R10 N009 -5V 107K
R11 N007 N008 11K
R12 N008 -3.3V 76.4K
R13 1.2V N006 12.7K
R14 0 N006 11K
R15 1.8V N005 24.9K
R16 0 N005 11K
V1 12V 0 PWL(0 0 1 12 9 12 10 10 11 10 12 12)
V2 5V 0 PWL(0 0 1 0 2 5 13 5 14 4 15 4 16 5)
V3 3.3V 0 PWL(0 0 2 0 3 3.3 17 3.3 18 2.2 19 2.2 20 3.3)
V4 2.5V 0 PWL(0 0 3 0 4 2.5 21 2.5 22 1.5 23 1.5 24 2.5)
V5 1.8V 0 PWL(0 0 4 0 5 1.8 25 1.8 26 0.8 27 0.8 28 1.8)
V6 1.2V 0 PWL(0 0 5 0 6 1.2 29 1.2 30 0.2 31 0.2 32 1.2)
V7 -3.3V 0 PWL(0 0 6 0 7 -3.3 33 -3.3 34 -2 35 -2 36 -3.3)
V8 -5V 0 PWL(0 0 7 0 8 -5 37 -5 38 -4 39 -4 40 -5 41 -5)
V9 Vcc 0 PWL(0 0 3.3 3.3 45 3.3 48.3 0)
R17 Vcc _RST 10K
R18 Vcc RST 10K
C1 N010 0 10n
.tran 50
.lib LTC2910.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2912-1.asc
XU1 N007 N004 N006 0 N008 N005 N003 N002 LTC2912-1
V1 N007 0 PWL(0 0 3.3 3.3 13 3.3 13.001 0 20 0 20.001 3.3)
V2 N001 0 PWL(0 0 5 5 6 5 7 6 8 6 10 4 11 4 12 5 13 5 14 6 15 6 17 4 18 4 19 5 20 5 25 0)
R1 N003 N005 1K
R2 N001 N003 44.2K
R3 N005 0 4.53K
R4 N002 N004 10K
R5 N002 N006 10K
C1 N008 0 .01µ
V3 N002 0 PWL(0 0 3.3 3.3 20 3.3 23.3 0)
.tran 25
.lib LTC2912-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2912-2.asc
V1 N007 0 PWL(0 0 3.3 0 13 0 13.001 3.3 20 3.3 20.001 0)
V2 N001 0 PWL(0 0 5 5 6 5 7 6 8 6 10 4 11 4 12 5 13 5 14 6 15 6 17 4 18 4 19 5 20 5 25 0)
R1 N003 N005 1K
R2 N001 N003 44.2K
R3 N005 0 4.53K
R4 N002 N004 10K
R5 N002 N006 10K
C1 N008 0 .01µ
V3 N002 0 PWL(0 0 3.3 3.3 20 3.3 23.3 0)
XU1 N007 N004 N006 0 N008 N005 N003 N002 LTC2912-2
.tran 25
.lib LTC2912-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2912-3.asc
V1 N007 0 PWL(0 0 3.3 3.3 13 3.3 13.001 0 20 0 20.001 3.3)
V2 N001 0 PWL(0 0 5 5 6 5 7 6 8 6 10 4 11 4 12 5 13 5 14 6 15 6 17 4 18 4 19 5 25 5 30 0)
R1 N003 N005 1K
R2 N001 N003 44.2K
R3 N005 0 4.53K
R4 N002 N004 10K
R5 N002 N006 10K
C1 N008 0 .01µ
V3 N002 0 PWL(0 0 3.3 3.3 25 3.3 28.3 0)
XU1 N007 N004 N006 0 N008 N005 N003 N002 LTC2912-3
.tran 30
.lib LTC2912-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2913-1.asc
XU1 N004 N006 N008 N009 0 N007 N005 N010 N011 N003 LTC2913-1
R1 N004 N006 1K
R2 N002 N004 44.2K
R3 N006 0 4.53K
R4 N008 N009 1K
R5 N009 0 4.53K
R6 N001 N008 27.4K
C1 N011 0 10n
V1 N002 0 PWL(0 0 5 5 6 5 7 6 8 6 10 4 11 4 12 5 21 5 22 6 23 6 25 4 26 4 27 5)
V2 N001 0 PWL(0 0 3.3 3.3 13 3.3 14 4.3 15 4.3 17 2.3 18 2.3 19 3.3 28 3.3 29 4.3 30 4.3 32 2.3 33 2.3 34 3.3)
V3 N003 0 PWL(0 0 3.3 3.3 35 3.3 38.3 0 39.3 0 42.3 3.3)
R7 N003 N005 10K
R8 N003 N007 10K
V4 N010 0 PWL(0 0 3.3 3.3 19.999 3.3 20 0 27.999 0 28 3.3)
.tran 45
.lib LTC2913-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2913-2.asc
R1 N004 N006 1K
R2 N002 N004 44.2K
R3 N006 0 4.53K
R4 N008 N009 1K
R5 N009 0 4.53K
R6 N001 N008 27.4K
C1 N011 0 10n
V1 N002 0 PWL(0 0 5 5 6 5 7 6 8 6 10 4 11 4 12 5 21 5 22 6 23 6 25 4 26 4 27 5)
V2 N001 0 PWL(0 0 3.3 3.3 13 3.3 14 4.3 15 4.3 17 2.3 18 2.3 19 3.3 28 3.3 29 4.3 30 4.3 32 2.3 33 2.3 34 3.3)
V3 N003 0 PWL(0 0 3.3 3.3 35 3.3 38.3 0 39.3 0 42.3 3.3)
R7 N003 N005 10K
R8 N003 N007 10K
V4 N010 0 PWL(0 0 22.399 0 22.4 3.3 22.6 3.3 22.601 0 32.399 0 32.4 3.3 32.6 3.3 32.601 0)
XU1 N004 N006 N008 N009 0 N007 N005 N010 N011 N003 LTC2913-2
.tran 45
.lib LTC2913-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2914-1.asc
R1 N002 N004 44.2K
R2 N004 N005 1K
R3 N005 0 4.53K
R4 N001 N007 27.4K
R5 N007 N008 1K
R6 N008 0 4.53K
R7 N009 N011 4.64K
R8 N011 N012 845
R9 N012 N018 54.9K
R10 N009 N014 4.64K
R11 N014 N015 768
R12 N015 N017 37.4K
R13 N003 N006 10K
R14 N003 N010 10K
C1 N016 0 .01µ
V1 N002 0 PWL(0 0 5 5 6 5 7 6 8 6 10 4 11 4 12 5)
V2 N001 0 PWL(0 0 3.3 3.3 13 3.3 14 4.3 15 4.3 17 2.3 18 2.3 19 3.3)
V3 N018 0 PWL(0 0 5 -5 20 -5 21 -6 22 -6 24 -4 25 -4 26 -5)
V4 N017 0 PWL(0 0 3.3 -3.3 27 -3.3 28 -4.3 29 -4.3 31 -2.3 32 -2.3 33 -3.3)
V5 N003 0 PWL(0 0 3.3 3.3 34 3.3 37.3 0 38.3 0 41.6 3.3)
V6 N013 0 PWL(0 0 3.3 3.3 19.999 3.3 20 0 24.999 0 25 3.3)
XU1 N004 N005 N007 N008 N011 N012 N014 N015 0 N009 N006 N010 N013 0 N016 N003 LTC2914-1
.tran 45
.lib LTC2914-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2914-2.asc
R12 N002 N004 44.2K
R10 N004 N005 1K
R11 N005 0 4.53K
R9 N001 N007 27.4K
R7 N007 N008 1K
R8 N008 0 4.53K
R4 N009 N011 4.64K
R5 N011 N012 845
R6 N012 N018 54.9K
R1 N009 N014 4.64K
R2 N014 N015 768
R3 N015 N017 37.4K
R13 N003 N006 10K
R14 N003 N010 10K
C1 N016 0 .01µ
V1 N002 0 PWL(0 0 5 5 6 5 7 6 8 6 10 4 11 4 12 5)
V2 N001 0 PWL(0 0 3.3 3.3 13 3.3 14 4.3 15 4.3 17 2.3 18 2.3 19 3.3)
V3 N018 0 PWL(0 0 5 -5 20 -5 21 -6 22 -6 24 -4 25 -4 26 -5)
V4 N017 0 PWL(0 0 3.3 -3.3 27 -3.3 28 -4.3 29 -4.3 31 -2.3 32 -2.3 33 -3.3)
V5 N003 0 PWL(0 0 3.3 3.3 34 3.3 37.3 0 38.3 0 41.6 3.3)
V6 N013 0 PULSE(0 3.3 28.5 1p 1p .1)
XU1 N004 N005 N007 N008 N011 N012 N014 N015 0 N009 N006 N010 N013 0 N016 N003 LTC2914-2
.tran 45
.lib LTC2914-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2919-25.asc
V1 N004 0 PWL(0 0 10m 12)
R1 N005 0 10K
R2 N003 N001 57.6K
R3 N005 N003 1.1K
C1 0 N007 22n
R4 N001 N006 10K
V2 N001 0 PULSE(2.5 5 0 1000m 1000m 3000m 5000m)
C2 0 N010 1000p
I1 N009 0 PWL(0 0 1 0 1.001 1m 2 1m 2.001 -1m 3 -1m 4 -5m 4.001 -5m 5 5m)
R5 N001 N008 10K
R6 N001 N010 10K
V3 N002 0 PWL(0 0 5010m 0 5011m 0.9 10010m 0.9 10011m 5)
XU1 N002 N004 N006 N008 N010 0 N009 N007 N005 N003 LTC2919-25
.tran 15
.lib LTC2919-25.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2919-33.asc
V1 N004 0 PWL(0 0 10m 12)
R1 N005 0 10K
R2 N003 N001 57.6K
R3 N005 N003 1.1K
C1 0 N007 22n
R4 N001 N006 10K
V2 N001 0 PULSE(2.5 5 0 1000m 1000m 3000m 5000m)
C2 0 N010 1000p
I1 N009 0 PWL(0 0 1 0 1.001 1m 2 1m 2.001 -1m 3 -1m 4 -5m 4.001 -5m 5 5m)
R5 N001 N008 10K
R6 N001 N010 10K
V3 N002 0 PWL(0 0 5010m 0 5011m 0.9 10010m 0.9 10011m 5)
XU1 N002 N004 N006 N008 N010 0 N009 N007 N005 N003 LTC2919-33
.tran 15
.lib LTC2919-33.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2919-50.asc
V1 N004 0 PWL(0 0 10m 12)
R1 N005 0 10K
R2 N003 N001 57.6K
R3 N005 N003 1.1K
C1 0 N007 22n
XU1 N002 N004 N006 N008 N010 0 N009 N007 N005 N003 LTC2919-50
R6 N001 N006 10K
V2 N001 0 PULSE(2.5 5 0 1000m 1000m 3000m 5000m)
C2 0 N010 1000p
I1 N009 0 PWL(0 0 1 0 1.001 1m 2 1m 2.001 -1m 3 -1m 4 -5m 4.001 -5m 5 5m)
R4 N001 N008 10K
R5 N001 N010 10K
V3 N002 0 PWL(0 0 5010m 0 5011m 0.9 10010m 0.9 10011m 5)
.tran 15
.lib LTC2919-50.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2920-1.asc
V1 IN 0 5
C1 OUT1 0 0.22µ
Rload1 OUT1 0 512
XU1 N002 N001 IN 0 OUT1 LT1028
R3 OUT1 N001 10K
R4 0 N001 10K
V2 N002 0 1
XU2 IN 0 N001 N003 IN LTC2920-1
R1 N003 0 60.4K
.tran 0.4m startup
.lib LTC.lib
.lib LTC2920-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2920-2.asc
V1 IN 0 5
C1 OUT1 0 2.2µ
Rload1 OUT1 0 165
R1 OUT1 N001 2.8Meg
R2 N001 0 619K
XU1 IN OUT1 N001 0 IN LT3008
R3 N002 IN 21K
R4 N004 0 60.4K
C3 OUT2 0 2.2µ
Rload2 OUT2 0 165
R5 OUT2 N003 1.18Meg
R6 N003 0 590K
XU3 IN OUT2 N003 0 IN LT3008
XU2 N004 0 IN N002 N001 0 N003 IN LTC2920-2
.tran 1m startup
.lib LT3009.lib
.lib LTC2920-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2921-2.5.asc
V1 N004 0 PULSE(0 2.8 10m 1m 1m 10 20)
V2 N013 0 PULSE(0 2.5 20m 1m 1m 10 20)
V3 N018 0 PULSE(0 2.5 27m 1m 1m 10 20)
M§Q1 N002 N007 N003 N003 Si2316DS
R1 N002 N001 50m
C1 N007 0 .47µ
R2 N012 _RESET 4.7K
C2 N022 0 .22µ
R3 N011 N017 86.6K
R4 N017 0 49.9K
R5 N009 N016 113K
R6 N016 0 49.9K
R7 N001 N006 100
R8 N009 N014 100
R9 N011 N019 100
C3 N001 0 10µ
C4 N001 N008 .01µ
C5 N009 N015 .01µ
C6 N009 0 10µ
C7 N011 0 10µ
C8 N011 N020 .01µ
M§Q2 N016 N021 0 0 BSS123
V4 N021 0 PULSE(0 5 2.5 100n 100n 200u 100)
Rload1 N012 0 70
C9 N003 0 10µ
C10 N010 0 10µ
C11 N012 0 10µ
V5 N005 0 PULSE(0 1 2 100n 100n 100u 100)
S1 0 N003 N005 0 SSHRT
XU1 N016 N017 N017 N017 N019 N012 N014 N010 N006 N003 0 _RESET N007 N002 N001 N022 LTC2921-2.5
XU2 N001 N006 0 N008 N004 MP_01 MP_02 N004 LT1763-2.5
XU3 N009 N014 0 N015 N013 MP_03 MP_04 N013 LT1763-1.8
XU4 N011 N019 0 N020 N018 MP_05 MP_06 N018 LT1763-1.5
M§Q3 N009 N007 N010 N010 Si2316DS
M§Q4 N011 N007 N012 N012 Si2316DS
Rload2 N010 0 70
Rload3 N003 0 70
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 4
.model SSHRT SW(Ron=1 Roff=7 Vt=.5 Vh=-.3)
.lib LT1763.lib
.lib LTC2921-2.5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2921-3.3.asc
V1 N004 0 PULSE(0 3.8 10m 1m 1m 10 20)
V2 N013 0 PULSE(0 3.8 20m 1m 1m 10 20)
V3 N018 0 PULSE(0 2.8 27m 1m 1m 10 20)
M§Q3 N002 N007 N003 N003 Si2316DS
R1 N002 N001 50m
C1 N007 0 .47µ
R2 N012 N020 4.7K
C2 N023 0 .22µ
R3 N011 N017 86.6K
R4 N017 0 49.9K
R5 N009 N016 178K
R6 N016 0 49.9K
R7 N001 N006 100
R8 N009 N014 100
R9 N011 N019 100
C3 N001 0 10µ
C4 N001 N008 .01µ
C5 N009 N015 .01µ
C6 N009 0 10µ
C7 N011 0 10µ
C8 N011 N021 .01µ
XU1 N009 N014 0 N015 N013 MP_01 MP_02 N013 LT1763-2.5
M§Q4 N016 N022 0 0 BSS123
V4 N022 0 PULSE(0 5 2.5 100n 100n 200u 100)
Rload1 N012 0 70
C9 N003 0 10µ
C10 N010 0 10µ
C11 N012 0 10µ
V5 N005 0 PULSE(0 1 2 100n 100n 100u 100)
S1 0 N003 N005 0 SSHRT
XU2 N016 N017 N017 N017 N019 N012 N014 N010 N006 N003 0 N020 N007 N002 N001 N023 LTC2921-3.3
XU3 N001 N006 0 N008 N004 MP_03 MP_04 N004 LT1763-3.3
XU4 N011 N019 0 N021 N018 MP_05 MP_06 N018 LT1763-1.5
Rload2 N010 0 70
Rload3 N003 0 70
M§Q1 N009 N007 N010 N010 Si2316DS
M§Q2 N011 N007 N012 N012 Si2316DS
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 4
.model SSHRT SW(Ron=1 Roff=7 Vt=.5 Vh=-.3)
.lib LT1763.lib
.lib LTC2921-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2921.asc
XU1 N016 N017 N017 N017 N019 N012 N014 N010 N006 N003 0 _RESET N007 N002 N001 N021 LTC2921
V1 N004 0 PULSE(0 5.5 10m 1m 1m 10 20)
V2 N013 0 PULSE(0 3.8 20m 1m 1m 10 20)
V3 N018 0 PULSE(0 2.8 27m 1m 1m 10 20)
M§Q1 N002 N007 N003 N003 Si2316DS
R1 N002 N001 50m
C1 N007 0 .47µ
R2 N012 _RESET 4.7K
C2 N021 0 .22µ
R3 N011 N017 169K
R4 N017 0 49.9K
R5 N009 N016 243K
R6 N016 0 49.9K
R7 N001 N006 100
R8 N009 N014 100
R9 N011 N019 100
XU2 N001 N006 0 N008 N004 MP_01 MP_02 N004 LT1763-5
C3 N001 0 10µ
C4 N001 N008 .01µ
C5 N009 N015 .01µ
C6 N009 0 10µ
XU3 N009 N014 0 N015 N013 MP_03 MP_04 N013 LT1763-3.3
C7 N011 0 10µ
C8 N011 N020 .01µ
XU4 N011 N019 0 N020 N018 MP_05 MP_06 N018 LT1763-2.5
M§Q2 N016 N022 0 0 BSS123
V4 N022 0 PULSE(0 5 2.5 100n 100n 200u 100)
Rload1 N012 0 70
C9 N003 0 10µ
C10 N010 0 10µ
C11 N012 0 10µ
V5 N005 0 PULSE(0 1 2 100n 100n 100u 100)
S1 0 N003 N005 0 SSHRT
M§Q3 N009 N007 N010 N010 Si2316DS
M§Q4 N011 N007 N012 N012 Si2316DS
Rload2 N010 0 70
Rload3 N003 0 70
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 4
.model SSHRT SW(Ron=1 Roff=7 Vt=.5 Vh=-.3)
.lib LT1763.lib
.lib LTC2921.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2922-2.5.asc
V1 N004 0 PULSE(0 5.5 10m 1m 1m 10 20)
V2 N016 0 PULSE(0 3.8 20m 1m 1m 10 20)
V3 N026 0 PULSE(0 3.5 27m 1m 1m 10 20)
M§Q1 N024 N027 N025 N025 Si2316DS
M§Q2 N020 N022 N021 N021 Si2316DS
M§Q3 N014 N017 N015 N015 Si2316DS
C1 N007 0 .47µ
R1 N015 N036 4.7K
C2 N039 0 .22µ
R2 N014 N031 178K
R3 N010 N030 178K
R4 N014 N018 100
C3 N014 0 10µ
C4 N001 N009 .01µ
C5 N010 N019 .01µ
C6 N020 0 10µ
C7 N024 0 10µ
C8 N014 N029 .01µ
XU1 N014 N018 0 N029 N026 MP_01 MP_02 N026 LT1763-2.5
M§Q4 N030 N040 0 0 BSS123
V4 N040 0 PULSE(0 5 2.5 100n 100n 200u 100)
C9 N015 0 10µ
C10 N021 0 10µ
C11 N025 0 10µ
V5 N005 0 PULSE(0 1 2 100n 100n 100u 100)
S1 0 N003 N005 0 SSHRT
M§Q5 N010 N012 N011 N011 Si2316DS
R5 N010 N013 100
C12 N010 0 10µ
C13 N011 0 10µ
M§Q6 N002 N008 N003 N003 Si2316DS
R6 N002 N001 50m
R7 N001 N006 100
C14 N001 0 10µ
C15 N003 0 10µ
R8 N020 N033 113K
R9 N033 0 49.9K
R10 N024 N035 86.6K
R11 N035 0 49.9K
R12 N031 0 49.9K
R13 N030 0 49.9K
V6 N032 0 PULSE(0 2.5 27m 1m 1m 10 20)
C16 N020 N034 .01µ
R14 N020 N023 100
V7 N037 0 PULSE(0 2.5 27m 1m 1m 10 20)
C17 N024 N038 .01µ
R15 N024 N028 100
R16 N008 N007 10
R17 N012 N007 10
R18 N017 N007 10
R19 N022 N007 10
R20 N027 N007 10
XU2 N020 N023 0 N034 N032 MP_03 MP_04 N032 LT1763-1.8
XU3 N024 N028 0 N038 N037 MP_05 MP_06 N037 LT1763-1.5
XU4 N030 N031 N033 N035 N023 N021 N018 N015 N013 N011 0 N036 N007 N002 N001 N039 N006 N003 N028 N025 LTC2922-2.5
XU5 N010 N013 0 N019 N016 MP_07 MP_08 N016 LT1763-2.5
XU6 N001 N006 0 N009 N004 MP_09 MP_10 N004 LT1763-2.5
Rload4 N025 0 70
Rload3 N021 0 70
Rload2 N015 0 70
Rload1 N011 0 70
Rload0 N003 0 70
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 4
.model SSHRT SW(Ron=1 Roff=7 Vt=.5 Vh=-.3)
.lib LT1763.lib
.lib LTC2922-2.5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2922-3.3.asc
V1 N004 0 PULSE(0 5.5 10m 1m 1m 10 20)
V2 N016 0 PULSE(0 3.8 20m 1m 1m 10 20)
V3 N026 0 PULSE(0 3.5 27m 1m 1m 10 20)
M§Q1 N024 N027 N025 N025 Si2316DS
M§Q2 N020 N022 N021 N021 Si2316DS
M§Q3 N014 N017 N015 N015 Si2316DS
C1 N007 0 .47µ
R1 N015 _RESET 4.7K
C2 N038 0 .22µ
R2 N014 N031 178K
R3 N010 N030 232K
R4 N014 N018 100
C3 N014 0 10µ
C4 N001 N009 .01µ
C5 N010 N019 .01µ
C6 N020 0 10µ
XU1 N010 N013 0 N019 N016 MP_01 MP_02 N016 LT1763-3.3
C7 N024 0 10µ
C8 N014 N029 .01µ
XU2 N014 N018 0 N029 N026 MP_03 MP_04 N026 LT1763-2.5
M§Q4 N030 N039 0 0 BSS123
V4 N039 0 PULSE(0 5 2.5 100n 100n 200u 100)
C9 N015 0 10µ
C10 N021 0 10µ
C11 N025 0 10µ
V5 N005 0 PULSE(0 1 2 100n 100n 100u 100)
S1 0 N003 N005 0 SSHRT
M§Q5 N010 N012 N011 N011 Si2316DS
R5 N010 N013 100
C12 N010 0 10µ
C13 N011 0 10µ
M§Q6 N002 N008 N003 N003 Si2316DS
R6 N002 N001 50m
R7 N001 N006 100
C14 N001 0 10µ
C15 N003 0 10µ
R8 N020 N033 113K
R9 N033 0 49.9K
R10 N024 N035 86.6K
R11 N035 0 49.9K
R12 N031 0 49.9K
R13 N030 0 49.9K
V6 N032 0 PULSE(0 2.5 27m 1m 1m 10 20)
C16 N020 N034 .01µ
R14 N020 N023 100
V7 N036 0 PULSE(0 2.5 27m 1m 1m 10 20)
C17 N024 N037 .01µ
R15 N024 N028 100
R16 N008 N007 10
R17 N012 N007 10
R18 N017 N007 10
R19 N022 N007 10
R20 N027 N007 10
XU3 N020 N023 0 N034 N032 MP_05 MP_06 N032 LT1763-1.8
XU4 N024 N028 0 N037 N036 MP_07 MP_08 N036 LT1763-1.5
XU5 N030 N031 N033 N035 N023 N021 N018 N015 N013 N011 0 _RESET N007 N002 N001 N038 N006 N003 N028 N025 LTC2922-3.3
XU6 N001 N006 0 N009 N004 MP_09 MP_10 N004 LT1763-3.3
Rload4 N025 0 70
Rload3 N021 0 70
Rload2 N015 0 70
Rload1 N011 0 70
Rload0 N003 0 70
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 4
.model SSHRT SW(Ron=1 Roff=7 Vt=.5 Vh=-.3)
.lib LT1763.lib
.lib LTC2922-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2922.asc
V1 N004 0 PULSE(0 5.5 10m 1m 1m 10 20)
V2 N016 0 PULSE(0 3.8 20m 1m 1m 10 20)
V3 N026 0 PULSE(0 3.5 27m 1m 1m 10 20)
M§Q1 N024 N027 N025 N025 Si2316DS
M§Q2 N020 N022 N021 N021 Si2316DS
M§Q3 N014 N017 N015 N015 Si2316DS
C1 N007 0 .47µ
R1 N015 _RESET 4.7K
C2 N039 0 .22µ
R2 N014 N031 178K
R3 N010 N030 232K
R4 N014 N018 100
XU1 N001 N006 0 N009 N004 MP_01 MP_02 N004 LT1763-5
C3 N014 0 10µ
C4 N001 N009 .01µ
C5 N010 N019 .01µ
C6 N020 0 10µ
XU2 N010 N013 0 N019 N016 MP_03 MP_04 N016 LT1763-3.3
C7 N024 0 10µ
C8 N014 N029 .01µ
XU3 N014 N018 0 N029 N026 MP_05 MP_06 N026 LT1763-2.5
M§Q4 N030 N038 0 0 BSS123
V4 N038 0 PULSE(0 5 2.5 100n 100n 200u 100)
C9 N015 0 10µ
C10 N021 0 10µ
C11 N025 0 10µ
V5 N005 0 PULSE(0 1 2 100n 100n 100u 100)
S1 0 N003 N005 0 SSHRT
XU4 N030 N031 N033 N035 N023 N021 N018 N015 N013 N011 0 _RESET N007 N002 N001 N039 N006 N003 N028 N025 LTC2922
M§Q5 N010 N012 N011 N011 Si2316DS
R5 N010 N013 100
C12 N010 0 10µ
C13 N011 0 10µ
M§Q6 N002 N008 N003 N003 Si2316DS
R6 N002 N001 50m
R7 N001 N006 100
C14 N001 0 10µ
C15 N003 0 10µ
R8 N020 N033 113K
R9 N033 0 49.9K
R10 N024 N035 86.6K
R11 N035 0 49.9K
R12 N031 0 49.9K
R13 N030 0 49.9K
V6 N032 0 PULSE(0 2.5 27m 1m 1m 10 20)
C16 N020 N034 .01µ
R14 N020 N023 100
V7 N036 0 PULSE(0 2.5 27m 1m 1m 10 20)
C17 N024 N037 .01µ
R15 N024 N028 100
R16 N008 N007 10
R17 N012 N007 10
R18 N017 N007 10
R19 N022 N007 10
R20 N027 N007 10
XU5 N020 N023 0 N034 N032 MP_07 MP_08 N032 LT1763-1.8
XU6 N024 N028 0 N037 N036 MP_09 MP_10 N036 LT1763-1.5
Rload4 N025 0 70
Rload3 N021 0 70
Rload2 N015 0 70
Rload1 N011 0 70
Rload0 N003 0 70
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 4
.model SSHRT SW(Ron=1 Roff=7 Vt=.5 Vh=-.3)
.lib LT1763.lib
.lib LTC2922.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2923.asc
R1 N003 N010 100K
R2 N003 N012 100K
V1 N003 0 3.3
R3 N009 N015 887K
R4 N015 0 412K
R5 N009 N011 16.5K
R6 N011 0 13K
R7 N001 N007 1
R8 N007 0 100K
M§Q1 N001 N004 N002 N002 Si4420DY
V2 N001 0 PWL(0 0 1 3.3)
R9 N002 0 100
C1 0 N004 1µ
XU1 N001 N007 N011 N015 N009 0 N013 N005 N012 N010 N004 N002 LTC2923
R10 N013 0 400K
R11 N014 N013 400K
G1 0 N014 N016 N013 1
V3 N016 0 1
R12 N005 0 15K
R13 N006 N005 15K
G2 0 N006 N008 N005 1
V4 N008 0 1
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1 2 0 1m
.lib LTC2923.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2924.asc
XU1 N012 N014 N016 N018 N011 N013 N015 N017 N020 N022 IN N023 0 N021 N019 N010 LTC2924
C1 OUT4 0 10µ
R1 OUT4 0 16
C2 N021 0 150n
C3 N023 0 150n
R2 N019 0 49.9K
R3 IN N020 10K
V1 IN 0 PWL(0 0 20u 5 140m 5 144m 0 192m 5)
V3 N005 0 3.3
V4 N001 0 1
R4 IN N022 10K
R15 IN N010 52.3K
R19 0 N010 11.8K
R16 OUT1 N012 52.3K
R17 0 N012 11.8K
R18 OUT2 N014 45.3K
R20 0 N014 7.68K
R21 OUT3 N016 6.04K
R22 0 N016 1.69K
R5 OUT4 N018 1.62K
R6 0 N018 3.09K
C4 OUT3 0 10µ
R7 OUT3 0 8
C5 OUT2 0 10µ
R8 OUT2 0 8
C6 OUT1 0 10µ
R9 OUT1 0 8
V2 N007 0 5
R10 OUT4 N003 0.01
R11 OUT3 N006 0.01
R12 OUT2 N008 0.01
R13 OUT1 N009 0.01
S2 N002 N003 N004 0 Switch
V6 N004 0 PULSE(1 0 360m 1u 1u 1200m 1400m)
M1 IN N011 N009 N009 AO6408
M2 N007 N013 N008 N008 AO6408
M3 N005 N015 N006 N006 AO6408
M4 N001 N017 N002 N002 AO6408
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 500ms  startup
.model Switch SW(Ron=0.01 Roff=100 Vt=0.5 Vh=-0.4)
.lib LTC2924.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2925.asc
M§Q1 N001 N002 OUT0 OUT0 Si4420DY
R1 OUT0 0 100
C1 0 N002 0.1µ
R2 N001 IN 15m
R3 IN N004 138K
R4 N004 0 100K
R5 N006 IN 10K
R6 N007 IN 10K
R7 N011 N015 118K
R8 N015 0 236K
R9 N011 N017 365K
R10 N017 0 171K
R11 N011 N020 900K
R12 N020 0 171K
C2 0 N021 0.47µ
C3 0 N022 0.082µ
C4 0 N023 0.82µ
V4 IN 0 PWL(0 0 10m 5)
XU2 N033 N034 N030 N016 N029 MP_01 OUT3 MP_02 N019 0 N032 N031 LT3050
C5 N033 0 10n
R17 N031 0 3K
C6 N031 0 .1µ
V3 N029 0 PWL(0 0 10m 12)
R18 N029 N030 120K
R19 N032 0 1.15K
C7 N032 0 10n
R20 N034 0 11.3K
C8 N034 0 10n
R21 OUT3 N019 1.8Meg
R22 N019 0 115K
C9 OUT3 0 2.2µ
Rload1 OUT3 0 100
R15 N029 N016 500K
XU1 N014 N018 N008 N005 IN MP_03 OUT1 MP_04 N003 0 N013 N009 LT3050
C10 N014 0 10n
R13 N009 0 3K
C11 N009 0 .1µ
R14 IN N008 120K
R16 N013 0 1.15K
C12 N013 0 10n
R23 N018 0 11.3K
C13 N018 0 10n
R24 OUT1 N003 118K
R25 N003 0 118K
C14 OUT1 0 2.2µ
Rload2 OUT1 0 25
R26 IN N005 500K
XU3 N027 N028 N024 N010 IN MP_05 OUT2 MP_06 N012 0 N026 N025 LT3050
C15 N027 0 10n
R27 N025 0 3K
C16 N025 0 .1µ
R28 IN N024 120K
R29 N026 0 1.15K
C17 N026 0 10n
R30 N028 0 11.3K
C18 N028 0 10n
R31 OUT2 N012 365K
R32 N012 0 115K
C19 OUT2 0 2.2µ
Rload3 OUT2 0 25
R33 IN N010 500K
XU5 N004 N001 IN N007 N005 N010 N016 N003 N012 N019 N002 NC_07 OUT0 N011 NC_08 N021 N022 N006 N015 N017 N020 IN N023 0 LTC2925
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 200m startup
.lib LT3050.sub
.lib LTC2925.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\2926.asc
M1 N001 N002 Slave1 Slave1 IRF7413ZPbF
V1 N001 0 1.8
R1 N002 N007 10
M2 N003 N004 Slave2 Slave2 IRF7413ZPbF
R2 N004 N006 10
C1 Slave1 0 .1µ
C2 Slave2 0 .1µ
R3 Slave1 0 100
R4 Slave2 0 100
V2 N003 0 3.3
V3 N017 0 PULSE(0 3.3 7m 100n 100n 100m 200m)
R5 Slave1 N010 15K
R6 N010 0 9.53K
R7 Slave2 N013 15K
R8 N013 0 4.02K
R9 N008 N012 15K
R10 N012 0 9.53K
R11 N008 N014 15K
R12 N014 0 4.02K
C4 N019 0 1µ
C5 N005 0 .1µ
XU1 N003 N012 N010 Slave1 N007 N009 N017 N019 N015 0 N005 N005 N018 N016 N011 N006 Slave2 N013 N014 N008 LTC2926
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 200m startup
.lib LTC2926.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2927.asc
R5 N004 N008 16.5K
R6 N008 0 13K
R7 N001 N002 25K
R8 N002 0 10K
V2 N001 0 PWL(0 0 1m 5)
C1 0 N003 0.1µ
R10 N006 0 400K
R11 N007 N006 400K
G1 0 N007 N009 N006 1
V3 N009 0 1
XU1 N001 N002 N004 N008 N003 N005 N006 0 LTC2927
.tran 1 2 0 1m
.lib LTC2927.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2930.asc
XU1 N006 N003 N001 N010 _RST _MR 0 N011 N009 N004 N002 N008 LTC2930
R5 N008 N007 1400K
R6 N008 0 100K
R3 N006 0 100K
R4 N006 N005 1020K
V1 N001 0 PWL(0 0 5 5 15 5 15.0001 4 16 4 16.0001 5)
V3 N003 0 PWL(0 0 2.5 2.5 19 2.5 19.0001 1.5 20 1.5 20.0001 2.5)
V4 N004 0 PWL(0 0 1.8 1.8 21 1.8 21.0001 .8 22 .8 22.0001 1.8)
V5 N005 0 PWL(0 0 6 6 23 6 23.0001 5 24 5 24.0001 6)
V6 N007 0 PWL(0 0 8 8 25 8 25.0001 7 26 7 26.0001 8)
R1 N009 N011 59K
R2 N011 0 40.2K
C1 N010 0 1500p
V7 _MR 0 PULSE(5 0 10 1p 1p 2)
V2 N002 0 PWL(0 0 3.3 3.3 17 3.3 17.0001 2.3 18 2.3 18.001 3.3)
.tran 30
.lib LTC2930.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2932.asc
R1 N005 N006 53.6K
R2 N006 0 47.5K
V1 N002 0 PWL(500u 5 600u 5 600.001u 4.6161 900u 4.6161 901u 5)
V2 N001 0 5
XU1 NC_01 N001 NC_02 N003 N001 N002 NC_03 _RST 0 N001 0 0 N006 N005 N001 N001 NC_04 N004 N001 NC_05 LTC2932
R3 N001 _RST 1K
R4 N001 N003 1K
R5 N001 N004 1K
.tran 1600u startup uic
* Transient Duration vs Comparator Overdrive (V1, V2) Test Jig\nThis circuit is for injecting variable lenght and duration pulses that are\nbelow the typical 5V comparator threshold on V1.  The actual threshold here\nhas been found to be about 4.6557V.  \n \nTo measure the transient duration before _RST is asserted a below threshold\npulse is driven into V1 and the time between that falling edge and the falling /RST\nedge is measured.
.lib LTC2932.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2934-1.asc
R1 N002 N004 11.8K
R2 N004 0 237K
XU1 N002 N004 N001 0 N003 N005 N006 N001 LTC2934-1
R3 N001 N002 750K
R4 N001 N005 10K
V1 N001 0 PULSE(0 3.3 0 3.3 3.3 2)
R5 N001 N003 10K
V2 N007 0 PWL(0 0 3.999 0 4 5 4.599 5 4.6 0)
M§Q1 N006 N007 0 0 BSS123
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 10
.lib LTC2934-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2934-2.asc
R1 N002 N004 11.8K
R2 N004 0 237K
R3 N001 N002 750K
V1 N001 0 PWL(0 0 3.6 3.6 16 3.6 19.6 0 20.1 0 23.7 3.6)
V2 N007 0 PWL(0 0 7.999 0 8 3.6 8.499 3.6 8.5 0 24.999 0 25 3.6 25.5 3.6 25.501 0)
XU1 N002 N004 N001 0 N003 N005 N006 N001 LTC2934-2
M§Q1 N006 N007 0 0 BSS123
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 20
.lib LTC2934-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2935-1.asc
R1 N001 N002 10K
R2 N001 N003 10K
XU1 0 0 0 0 N003 N002 N004 N001 LTC2935-1
V1 N001 0 PULSE(0 3.6 0 3.6 3.6 3.6)
M§Q1 N004 N005 0 0 BSS123
V2 N005 0 PWL(0 0 4.999 0 5 5 6 5 6.001 0)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 14
.lib LTC2935-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2935-2.asc
V1 N001 0 PWL(0 0 3.6 3.6 16 3.6 19.6 0 20.1 0 23.7 3.6)
V2 N005 0 PWL(0 0 9.599 0 9.6 3.6 9.999 3.6 10 0)
XU1 0 0 0 0 N003 N002 N004 N001 LTC2935-2
M§Q1 N004 N005 0 0 BSS123
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 21
.lib LTC2935-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2935-3.asc
V1 N001 0 PWL(0 0 3.6 3.6 16 3.6 19.6 0 20.1 0 23.7 3.6)
R1 N001 N002 10K
R2 N001 N003 10K
XU1 0 0 0 0 N003 N002 N004 N001 LTC2935-3
M§Q1 N004 N005 0 0 BSS123
V2 N005 0 PWL(0 0 9.499 0 9.5 5 10.5 5 10.501 0)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 20
.lib LTC2935-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2935-4.asc
V1 N001 0 PWL(0 0 3.6 3.6 16 3.6 19.6 0 20.1 0 23.7 3.6)
V2 N005 0 PWL(0 0 9.599 0 9.6 3.6 9.999 3.6 10 0)
XU1 0 0 0 0 N003 N002 N004 N001 LTC2935-4
M§Q1 N004 N005 0 0 BSS123
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 20
.lib LTC2935-4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2940.asc
R1 N003 0 10.0K
R2 LOAD N003 110K
Rsense IN LOAD 10m pwr=2W
R5 IMON 0 10.0K
R4 PMON 0 49.9K
Vpup N002 0 5
Vin IN 0 6
Iload LOAD 0 PWL(0 0 120m 12)
XU1 OVRPWR N004 PMON PMON IMON 0 0 N003 N001 LOAD IN IN LT2940
R3 N002 OVRPWR 100K
.tran 120m  startup
.step Vin list 6 10 15 30 60
* 60W Load Power Alarm
* 2W
* Scale = 10 Amps/Volt
* Scale = 48 Watts/Volt
.lib LT2940.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2941-1.asc
Vbatt N001 0 3.7
R1 N001 N003 10K
V2 N002 0 PULSE(3.9 3.5 1s 10m 10m 1 2)
XU1 N001 0 N004 N005 N003 N002 LTC2941-1 B_Reg=60 CD_Reg=32767 EF_Reg=65535 GH_Reg=0 EF_Reg=65535 GH_Reg=0
.tran 5
.lib LTC2941-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2941.asc
Vbatt N001 0 3.7
Rsense N001 N002 100m
R1 N001 N003 10K
V2 N002 0 PULSE(3.9 3.5 1s 10m 10m 1 2)
XU1 N001 0 N004 N005 N003 N002 LTC2941 B_Reg=60 CD_Reg=32767 EF_Reg=65535 GH_Reg=0 EF_Reg=65535 GH_Reg=0
.tran 5
.lib LTC2941.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2942-1.asc
Vbatt IN 0 3.7
R1 IN N003 10K
V2 N002 0 PULSE(3.75 3.65 1s 10m 10m 1 2)
XU1 IN 0 N004 N005 N003 N002 N001 LTC2942-1 B_Reg=60 CD_Reg=32767 EF_Reg=65535 EF_Reg=65535 GH_Reg=0 GH_Reg=0 K_Reg=255 L_Reg=0
.tran 5
.lib LTC2942-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2942.asc
Vbatt IN 0 3.7
Rsense IN N002 100m
R1 IN N003 10K
V2 N002 0 PULSE(3.75 3.65 1s 10m 10m 1 2)
XU1 IN 0 N004 N005 N003 N002 N001 LTC2942 B_Reg=60 CD_Reg=32767 EF_Reg=32768 EF_Reg=65535 GH_Reg=0 GH_Reg=0 K_Reg=255 L_Reg=156
.tran 5
.lib LTC2942.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2943.asc
Vbatt N001 0 3.7
Rsense N001 N004 100m
R1 N001 N005 10K
V2 N004 0 PULSE(3.75 3.65 1s 1m 1m 3 6)
XU1 N001 0 N006 N007 N005 N004 N002 N003 LTC2943 B_Reg=36 CD_Reg=32767 EF_Reg=65535 GH_Reg=0 EF_Reg=65535 GH_Reg=0 KL_Reg=65535 MN_Reg=0 QR_Reg=65535 ST_Reg=0
.tran 15
.lib LTC2943.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2945.asc
XU1 SP N003 0 SP SN 0 N001 N002 N004 N005 N006 N007 N008 N009 N010 N011 N012 N014 N015 N013 LTC2945 A0=1 A2=1 A5=0 A6=0 A7=0
R1 SP SN 20m
R2 SN 0 100
V1 SP 0 PWL(0 0 1u 4 1.5 10 3 5 5 12 6 3)
V2 N013 0 PWL(0 1 .5 1 +1u 0)
B1 InstPower 0 V=V(SP,SN)*V(SP)
C1 N003 0 .1µ
.tran 7
* A0 Multiplier Select 1  Vdd,  0  ADin\nA2 Vin monitor 1 Sense+,  0 Vdd\nA6 A5  channel for Snapshot mode\n0    0    (Sense+  - Sense-)\n0    1    Vin\n1    0    ADin \nA7  Snapshot mode 1 snapshot enabled,  0 continuous scan \n \n>Power, >MaxPower, etc.  Analog Real Number outputs referenced to Spice global ground
.lib LTC2945.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2946.asc
R1 SP SN 20m
R2 SN 0 100
V1 SP 0 PWL(0 0 1u 6 1.5 12 3 7 5 14 6 6)
V2 N014 0 PWL(0 1 .5 1 +1u 0)
B1 InstPower 0 V=V(SP,SN)*V(SP)
C1 SP 0 .1µ
XU1 SP N004 0 SP SN 0 N001 N002 N003 N005 N006 N007 N008 N009 N010 N011 N012 N013 N015 N016 N017 N018 N014 LTC2946 CA2=0 CA1=0 CA0=0 CA4=0 CA3=1 CA7=0 CA6=0 CA5=0
.tran 7
* Control Bits\n \nCA7 ADIN Config\n \nCA7  = 1  ADin measured with respect to IntVcc\nCA7  = 0  Adin measured with respect to Gnd\n \nCA[6:5] Offset Calibration Config\n \nCA6 CA5\n1        1         No calibration\n1        0         Every 128 conversions\n0        1         Every 16 conversions\n0        0         Every conversion\n \nCA[2:0]  Channel Configuration\n \nCA2 CA1 CA0\n1       1      1       Snapshot Mode\n1       1      0        Voltage Once, Followed by Current Indefinately\n1       0      1        ADIN, Voltage, Current at 1/256,  1/256,  and 254/256 Duty Cycle, Respectively\n1       0      0        ADIN, Voltage, Current at 1/32,  1/32,  and 30/32 Duty Cycle, Respectively \n0       1      1       ADIN, Voltage, Current\n0       1      0       Voltage,  Current 1/128 and 127/128 Duty Cycle, Respectively\n0       0      1       Voltage,  Current 1/16 and 15/16 Duty Cycle, Respectively  \n0       0      0       Voltage, Current\n \n>Power, >MaxPower, etc.  Analog Real Number outputs referenced to Spice global ground
.lib LTC2946.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2950-1.asc
R1 IN N001 100K
C1 N005 0 .033µ
C2 N006 0 .033µ
V1 N002 0 PWL(0 3.3 1 3.3 1.001 0 2 0 2.001 3.3 3 3.3 3.001 0 4 0 4.001 3.3 4.5 3.3 4.501 0 5.5 0 5.501 3.3 9 3.3 9.001 0 10 0 10.001 3.3 10.8 3.3 10.801 0)
V2 IN 0 PWL(0 0 0.1 6)
R2 IN N003 10K
R3 IN N004 100K
V3 N007 0 PWL(0 0 6.999 0 7 5 8 5 8.001 0)
XU1 OUT OUT MP_01 0 N001 MP_02 MP_03 IN LT3010-5
C3 OUT 0 1µ
M§Q1 N004 N007 0 0 2N7002
XU2 IN N002 N005 0 N003 N001 N006 N004 LTC2950-1
Rload OUT 0 100
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 13
.lib LT3010.lib
.lib LTC2950-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2950-2.asc
R1 IN N001 100K
C1 N004 0 .033µ
C2 N005 0 .033µ
V1 N002 0 PWL(0 3.3 1 3.3 1.001 0 2 0 2.001 3.3 3 3.3 3.001 0 4 0 4.001 3.3 4.5 3.3 4.501 0 5.5 0 5.501 3.3 9 3.3 9.001 0 10 0 10.001 3.3 10.8 3.3 10.801 0)
V2 IN 0 PWL(0 0 1u 8.4)
R2 OUT N003 909K
C3 OUT 0 1µ
R3 N003 0 100K
XU1 IN N002 N004 0 N003 N001 N005 N003 LTC2950-2
M§Q1 OUT N001 IN IN AO6407
Rload OUT 0 100
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 13
.lib LTC2950-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2952.asc
XU1 N009 N008 N015 N017 N014 N013 N020 N021 0 N019 N004 N007 N003 N001 N002 N006 N018 0 0 N016 LTC2952
R1 OUT N010 1K
R2 OUT N011 1K
R3 OUT N012 1K
R4 OUT N019 100K
C1 N020 0 .016µ
C2 N021 0 .032µ
V1 N002 0 5
V2 N017 0 PWL(0 1 3 1 3.001 0 4 0 4.001 1 4.5 1 4.501 0 5 0 5.001 1 8 1 8.001 0)
V3 N016 0 PWL(0 0 3.1 0 3.101 1 18 1 18.001 0)
V4 N003 0 8
V5 N015 0 PWL(0 0 0.1 0.9 10.2 0.9 10.201 0 10.5 0 10.501 1.5)
C3 N001 0 0.47µ
XU2 OUT N005 MP_01 0 N004 MP_02 MP_03 N001 LT3010
R6 OUT N005 105K
R7 N005 0 100K
C4 OUT 0 2.2µ
R8 N001 N008 1.3Meg
R9 N008 0 100K
D1 N010 N013 D
D2 N011 N014 D
D3 N012 N018 D
R10 OUT N009 365K
R11 N009 0 100K
M§Q1 N002 N006 N001 N001 FDS6875
M§Q2 N003 N007 N001 N001 FDS6875
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 20 startup
.lib LT3010.lib
.lib LTC2952.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2953-1.asc
V1 IN 0 8.4
XU1 0 N003 N010 N008 N006 IN N002 N004 N007 N005 N001 N009 LTC2953-1
R1 IN N002 2150K
R2 N002 N004 23.2K
R3 N004 0 196K
XU2 OUT OUT MP_01 0 N001 MP_02 MP_03 IN LT3010-5
C1 OUT 0 1µ
R4 IN N010 100K
V2 N011 0 PWL(0 0 15.999 0 16 5 17 5 17.001 0)
M§Q1 N010 N011 0 0 2N7002
R5 IN N001 100K
R6 N003 0 100K
R7 OUT N003 499K
R8 OUT N005 100K
R9 OUT N007 100K
R10 OUT N009 100K
C2 N008 0 1µ
V3 N006 0 PWL(0 0 2.8 0 2.801 3.3 3 3.3 3.001 0 4 0 4.001 3.3 6 3.3 6.001 0 6.499 0 6.5 3.3 9 3.3 9.001 0 12.999 0 13 3.3 14 3.3 14.001 0 14.499 0 14.5 3.3)
Rload OUT 0 100
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 20 startup
.lib LT3010.lib
.lib LTC2953-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2953-2.asc
V1 IN 0 8.4
R1 IN N002 2150K
R2 N002 N006 23.2K
R3 N006 0 196K
XU1 OUT OUT MP_01 0 N001 MP_02 MP_03 N001 LT3010-5
C1 OUT 0 1µ
R4 IN N012 100K
M§Q1 N012 N013 0 0 2N7002
R5 IN N003 100K
R6 N005 0 100K
R7 OUT N005 499K
R8 OUT N007 100K
R9 OUT N009 100K
R10 OUT N011 100K
C2 N010 0 1µ
V2 N008 0 PWL(0 0 2.8 0 2.801 3.3 3 3.3 3.001 0 4 0 4.001 3.3 6 3.3 6.001 0 6.499 0 6.5 3.3 9 3.3 9.001 0 12.999 0 13 3.3 14 3.3 14.001 0 14.499 0 14.5 3.3)
XU2 0 N005 N012 N010 N008 IN N002 N006 N009 N007 N003 N011 LTC2953-2
M§Q2 N001 N004 IN IN FDS4435A
R11 N004 N003 100K
V3 N013 0 PWL(0 0 15.999 0 16 5 17 5 17.001 0)
Rload OUT 0 100
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 20 startup
.lib LT3010.lib
.lib LTC2953-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2954-1.asc
R1 N001 N003 100K
C1 N007 0 10n
C2 N008 0 10n
V1 N004 0 PWL(0 3.3 5 3.3 5.001 0 6 0 6.001 3.3 7 3.3 7.001 0 8 0 8.001 3.3 8.5 3.3 8.501 0 9.5 0 9.501 3.3 11 3.3 11.001 0 11.75 0 11.751 3.3)
V2 N001 0 PWL(0 0 3 6)
R2 N001 N005 10K
XU1 N001 N004 N007 0 N005 N003 N008 N006 LTC2954-1
R3 N002 N006 100K
V3 N009 0 PWL(0 0 9.999 0 10 5 11 5 11.001 0)
XU2 N002 N002 MP_01 0 N003 MP_02 MP_03 N001 LT3010-5
C3 N002 0 1µ
R4 N002 0 100
M§Q1 N006 N009 0 0 NMOS
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 15
.lib LT3010.lib
.lib LTC2954-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2954-2.asc
R1 N001 N003 100K
C1 N007 0 10n
C2 N008 0 10n
V1 N004 0 PWL(0 3.3 5 3.3 5.001 0 6 0 6.001 3.3 7 3.3 7.001 0 8 0 8.001 3.3 8.5 3.3 8.501 0 9.5 0 9.501 3.3 11 3.3 11.001 0 11.75 0 11.751 3.3)
V2 N001 0 PWL(0 0 3 6)
R2 N001 N005 10K
R3 N002 N006 100K
V3 N009 0 PWL(0 0 9.999 0 10 5 11 5 11.001 0)
R4 N002 0 100
M§Q1 N006 N009 0 0 NMOS
XU1 N001 N004 N007 0 N005 N003 N008 N006 LTC2954-2
M§Q2 N002 N003 N001 N001 IRF7210
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 15
.lib LTC2954-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2955-1.asc
C1 N008 0 10n
V1 N006 0 PULSE(0 2 3 1u 1u 1 3 4)
V2 IN 0 PWL(0 0 1 6)
R1 OUT N002 10K
R2 OUT N004 100K
C2 OUT 0 1µ
M§Q1 N004 N007 0 0 2N7002
XU1 N002 PGD N001 IN N005 0 IN N008 N004 N003 LTC2955-1
R3 IN N003 2320K
R4 N003 0 402K
S1 0 N005 N006 0 SW
V3 N007 0 PULSE(0 2 3.05 1u 1u 0.1 6 2)
XU2 OUT OUT MP_01 0 N001 MP_02 MP_03 IN LT3010-5
Rload OUT 0 100
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 15
.model SW SW(Ron=100 Roff=1G Vt=0.5 Vh=-.1)
.lib LT3010.lib
.lib LTC2955-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2955-2.asc
C1 N008 0 10n
V1 N006 0 PULSE(0 2 3 1u 1u 1 3 4)
V2 IN 0 PWL(0 0 1 5)
R2 OUT N002 10K
R3 OUT N004 100K
C3 OUT 0 1µ
M§Q1 N004 N007 0 0 2N7002
R1 IN N003 1860K
R5 N003 0 402K
S1 0 N005 N006 0 SW
V3 N007 0 PULSE(0 2 3.05 1u 1u 0.1 6 2)
M§Q2 OUT N001 IN IN IRF7210
XU1 N002 PGD N001 IN N005 0 IN N008 N004 N003 LTC2955-2
Rload OUT 0 100
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 15
.model SW SW(Ron=100 Roff=1G Vt=0.5 Vh=-.1)
.lib LTC2955-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2956-1.asc
XU1 N007 N016 N017 N015 N001 0 N010 N003 N006 N009 N011 N008 LTC2956-1
C1 N007 0 1.5n
R1 N015 0 100K
R2 N016 N017 100K
R3 N017 0 9.76K
R4 N016 0 35.7K
V1 N001 0 PWL(0 0 10u 5)
V2 N013 0 PWL(0 0 1 0 +100n 1 +100m 1 +100n 0 4 0 +100n 1 5.5 1 +100n 0)
XU2 N005 N004 N002 MP_01 N001 MP_02 N003 0 LT3060
R5 N002 N004 279K
R6 N004 0 62K
C2 N005 0 10n
C3 N002 N004 10n
C4 N002 0 10µ
A1 N002 0 0 0 0 0 N012 0 SCHMITT Vt=3 Vh=3m Trise=100n Vhigh=3
A2 0 N012 0 0 N014 0 N011 0 XOR Trise=100n Vhigh=3
A3 0 N012 0 StopEarly 0 0 N014 0 AND Trise=5m Vhigh=3
V3 StopEarly 0 PWL(0 3 2.5 3 +100n 0)
S1 N010 0 N013 0 SPB
R7 N001 N006 10K
R8 N001 N008 10K
R9 N001 N009 10K
Rload N002 0 100
.tran 7
* µProcessor
* Logic representing µProcessor\nterminates EN early at times\nbefore 2.5 secs.
.model SPB SW(Ron=100 Roff=1G Vt=.5 Vh=-.3)
.lib LT3060.sub
.lib LTC2956-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2956-2.asc
C1 N005 0 10n
R1 N013 0 100K
R2 N014 N015 100K
R3 N015 0 9.76K
R4 N014 0 35.7K
V1 N001 0 PWL(0 0 10u 3.3)
V2 N012 0 PWL(0 0 1 0 +100n 1 +100m 1 +100n 0 4 0 +100n 1 5.5 1 +100n 0)
A1 N002 0 0 0 0 0 N010 0 SCHMITT Vt=3 Vh=3m Trise=10m Tfall=50n Vhigh=3
A2 0 N010 0 N011 0 0 N009 0 XOR Trise=100n Vhigh=3
A3 0 N010 0 StopEarly 0 0 N011 0 AND Trise=5m Tfall=50n Vhigh=3
V3 StopEarly 0 PWL(0 3 2.5 3 +100n 0)
S1 N008 0 N012 0 SPB
R5 N001 N004 10K
R6 N001 N006 10K
R7 N001 N007 10K
XU1 N005 N014 N015 N013 N001 0 N008 N003 N004 N007 N009 N006 LTC2956-2
M§Q1 N002 N003 N001 N001 AO6407
R8 N002 0 1K
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 7
.model SPB SW(Ron=100 Roff=1G Vt=.5 Vh=-.3)
* µProcessor
* Logic representing µProcessor\nterminates EN early at times\nbefore 2.5 secs.
.lib LTC2956-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2960-1.asc
Vbat N001 0 PWL(0 0 20 9 40 0)
R1 N001 N002 10Meg
R2 OUT _LOWBAT 1Meg
R3 N001 N004 5.11Meg
R4 N004 N005 49.9K
R5 N005 0 348K
R6 N001 N003 10K
XU1 N003 N003 _LOWBAT N002 0 N003 N005 N004 LTC2960-1
XU2 N001 OUT OUT 0 N002 LT3008-3.3
* Configurable Regulator UVLO and Low Battery Indicator
* 6V to 8.4V
.tran 40
.lib LT3009.lib
.lib LTC2960-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2960-2.asc
R1 N003 N008 100K
R2 OUT _RESET 10Meg
R3 N001 N007 5.6Meg
R4 N007 0 402K
C1 OUT 0 1µ
R5 OUT N006 6.04Meg
R6 N006 0 402K
Vbat N001 0 PWL(0 0 200 9 400 0 400.001 -3)
R7 N002 N003 1Meg
D1 N003 N002 BZX84C15L
M§Q1 OUT N003 N002 N002 Si4427DY
M§Q2 N001 N003 N002 N002 Si4427DY
R8 N001 N004 10K
XU1 N004 0 _RESET N008 0 N005 N006 N007 LTC2960-2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
* Prevention of Excessive Battery Drain in Low Battery Conditions
* 6V to 8.4V
.tran 400
.lib LTC2960-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2960-3.asc
R1 N001 N003 825K
R2 N003 0 80.6K
R3 OUT N004 6.04Meg
R4 N004 0 1Meg
Vbat N001 0 PWL(0 0 20 28 40 0)
XU1 N001 OUT OUT 0 N001 LT3008-3.3
XU2 OUT OUT _UV N002 0 N002 N004 N003 LTC2960-3
C2 OUT 0 22µ
* Automotive Supervisor (H-Grade)
* 12V
* 3.3V
.tran 40
.lib LT3009.lib
.lib LTC2960-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2960-4.asc
R1 N001 N002 118K
R2 N006 0 182K
C1 OUT 0 1µ
Vbat N001 0 PWL(0 0 10m 14 200 20 220 14 300 14 400 0)
R3 N001 N004 10K
R4 N005 N006 68K
R5 N002 N005 7.32Meg
XU1 N004 OUT _FAULT N003 0 N003 N005 N006 LTC2960-4
XU2 N001 OUT OUT 0 N001 LT3008-5
* Window Comparator for High Voltage Input
* 6V to 8.4V
* 5V
.tran 400
.lib LT3009.lib
.lib LTC2960-4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2965.asc
R1 N003 N005 91K
R2 N002 N003 200K
R3 N005 0 909K
V1 IN 0 PWL(0 0 20u 0 10m 24.5 20m 0)
R4 N001 N004 100K
V2 N001 0 5
XU1 IN N002 N003 N005 0 0 0 N004 LTC2965
.tran 25m startup
.lib LTC2965.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2966.asc
R1 N006 N005 100K
V3 N006 0 5
XU1 N001 N003 N004 N007 0 0 N003 N005 0 N002 N004 N007 0 N003 0 N008 LTC2966
R2 N006 N008 100K
R3 N003 N004 200K
R4 N004 N007 90.9K
R5 N007 0 909K
V1 N001 0 PWL(0 0 20u 0 10m 48 20m 0)
V2 N002 0 PWL(0 0 20u 0 10m 24 20m 0)
.tran 22m startup
.lib LTC2966.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2992.asc
V1 SP1 0 PWL(0 10 4 100)
R1 SN1 SP1 2m
R2 SN2 SP2 2m
V2 SP2 0 PWL(0 0 2 100)
I2 SN2 0 PWL(0 0 1 25)
I1 SN1 0 PWL(0 0 1 10)
C2 N001 0 1µ
V9 GPIO1 0 PWL(0 0 10u 0 2 1)
V4 GPIO2 0 PWL(0 0 10u 0 2 2)
V5 GPIO3 0 PWL(0 0 10u 0 2 1.5)
V6 GPIO4 0 PWL(0 0 10u 0 2 1.2)
V7 N002 0 PWL(0 1 1m 0 70m 0 71m 0)
XU1 SP1 0 N001 GPIO1 GPIO2 GPIO3 GPIO4 N002 SP1 SN1 SP2 SN2 P1 P1max P1min P2 P2max P2min D1 D1max D1min D2 D2max D2min S1 S1max S1min S2 S2max S2min G1 G1max G1min G2 G2max G2min G3 G3max G3min G4 G4max G4min LTC2992 CA2=0 CA1=0 CA0=0 CA6=0 CA5=0 CA4=0 CA3=0 NADC7=0 CA7=0
* Control Bits\n \nNADC7 Resolution/ Conversion Rate\n \nNADC7 = 0  12-BIT  \nNADC7 = 1   8-BIT\n \nCA7 Offset Calibration\n \nCA7 = 1  Calibrate on Demand\nCA7 = 0  Every Conversion\n \nCA[6:5]  Measurement Mode\n \nCA6 CA5\n \n1       1        Shutdown\n1       0        Single Cycle Mode\n0       1        Snapshot Mode\n0       0        Continuous Mode\n \nCA[4:3]   Voltage Selection for Continous Mode\n \nCA4 CA3       VADC                          P1                              P2\n \n1        1           GPIO1, GPIO2           GPIO1*DSense1     GPIO2*DSense2\n                        GPIO3, GPIO4\n1         0          GPIO1, GPIO2           GPIO1*DSense1     GPIO2*DSense2\n \n0         1          Sense1+, Sense2+   Sense1+*Dsense1  Sense2+*Dsense2\n \n0         0          Sense1+, Sense2+   Sense1+*Dsense1  Sense2+*Dsense2\n                       GPIO1, GPIO2,\n                       GPIO3, GPIO4\n \nCA[2:0]   Voltage Selection for Snapshot Mode\n \nCA2 CA1 CA0       VADC                          P1                              P2\n \n1       1      1            GPIO1,GPIO2           GPIO1*Dsense1      GPIO2*Dsense2\n1       1      0            Sense1+, Sense2+   Sense1+*Dsense1  Sense2+*Dsense2\n1       0      1           GPIO4\n1       0      0           GPIO3\n0       1      1           GPIO2\n0       1      0           GPIO1\n0       0      1           SENSE2+\n0       0      0           SENSE1+
.tran 2
* >SD pin is shutdown digital input.  Not actual pin of part.\nAll other pins with < or > are digital outputs, not actual pins.
.lib LTC2992.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2995.asc
R2 IN N004 194K
V1 IN 0 PWL(0 0 20u 2.5 3m 2.5 4m 2.1 5m 2.5)
C1 N001 N002 470p
Q1 N001 N001 N002 0 2N3904
R1 N004 N006 10.2K
R3 N006 0 45.3K
R4 N008 N009 64.4K
R5 N009 N011 10.2K
R6 N011 0 45.3K
V2 N008 0 1.2
C2 N013 0 5n
R7 N015 N014 20K
R8 N016 N015 20K
R9 0 N016 140K
XU1 N006 N009 N011 N015 N016 N001 N002 N003 IN MP_01 N014 N007 N005 N010 N012 N013 0 NC_02 IN N004 LTC2995
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 70m startup
.temp -50 100 140
.lib LTC2995.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2996.asc
R2 N001 N003 43K
V1 IN 0 3.3
C1 N002 N004 470p
Q1 N002 N002 N004 0 2N3904
R1 N003 N005 36K
R3 N005 0 102K
XU1 N003 N005 N002 N004 OUT IN 0 N001 NC_01 NC_02 LTC2996
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 13m startup
.temp -50 -25 0 25 50 85
.lib LTC2996.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2997.asc
XU1 N001 N002 OUT IN 0 NC_01 LTC2997
R2 OUT 0 10K
V1 IN 0 3.3
C1 N001 N002 470p
Q1 N001 N001 N002 0 2N3904
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 13m startup
.temp -50 -25 0 25 50 85
.lib LTC2997.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\2ndOrderAllpass.asc
G1 0 N002 1 0 {2/R1}
L2 N002 0 {L1} Rpar={R1} Cpar={C1}
G2 0 N003 1 0 {1/R1}
G3 N003 0 N002 0 {1/R1}
R1 N003 0 {R1}
G4 0 2 N003 0 {10*H}
R2 2 0 .1
* .param f0=1k Q=.7
* Most efficient LTSPICE implementation for f0 and Q set by parameters >>>
.param R1=1k
.param C1=Q/(2*pi*f0*R1)
.param L1= 1/(C1*(2*pi*f0)**2)
* Vin
* Vout
.backanno
.end
* Z:\mnt\design.r\spice\examples\2ndOrderBandpass.asc
L1 N003 0 {L1} Cpar={C1}
G1 0 N002 1 0 {2/R1}
R1 N002 0 {R1/2}
R2 N003 N002 {R1/2}
G2 0 2 N003 0 {10*H}
R3 2 0 .1
* .param f0= 1k Q=.5
.param R1=1k
.param L1=1/(C1*(2*pi*f0)**2)
* Most efficient LTSPICE implementation for f0 and Q set by parameters >>>
* R1 is arbitary >>>
* This version puts 1/2 the R1 resistance in the capacitor
.param C1=Q/(R1*2*pi*f0)
* Vout
* Vin
.backanno
.end
* Z:\mnt\design.r\spice\examples\2ndOrderComplexzero.asc
G1 0 N002 1 0 {2*f0**2/(R1*fn**2)}
R2 N002 0 {R1/2}
G2 0 N003 N002 N005 {2m*K1}
R4 N003 0 1k
L1 N005 N006 {L1}
R1 N002 N005 {R1/2}
C2 N006 0 {C1}
G3 0 N003 N005 N006 {1m}
G4 0 N003 N006 0 {1m*K2}
G5 0 2 N003 0 {10*H}
R3 2 0 .1
* .param f0=1e3 Q=2.5 fn=2e3 Qn=1
* 2nd Order Complex Zero LTSPICE implementation for f0,  Q,  fn, and Qn set by parameters >>>
.param R1=1k
.param K1 = (fn*Q)/(f0*Qn)
.param K2 = (fn/f0)**2
.param L1 = R1*Q/(2*pi*f0)
.param C1 = 1/(L1*(2*pi*f0)**2)
* Vin
* Vout
.backanno
.end
* Z:\mnt\design.r\spice\examples\2ndOrderHighpass.asc
L1 N003 0 {L1}
C1 N002 N003 {C1} Rser={R1/2}
G1 0 N002 1 0 {2/R1}
R1 N002 0 {R1/2}
G2 0 2 N003 0 {10*H}
R2 2 0 .1
* .param f0= 1k Q=.5
.param R1=1k
.param L1=R1*Q/(2*pi*f0)
* Most efficient LTSPICE implementation for f0 and Q set by parameters >>>
* R1 is arbitary >>>
* This version puts 1/2 the R1 resistance in the capacitor
.param C1=1/(L1*(2*pi*f0)**2)
* Vout
* Vin
.backanno
.end
* Z:\mnt\design.r\spice\examples\2ndOrderLowpass.asc
G1 0 N002 1 0 {2/R1}
R2 N002 0 {R1/2}
R4 2 0 .1
L1 N002 N004 {L1} Rser={R1/2}
C2 N004 0 {C1}
G4 0 2 N004 0 {10*H}
* .param f0=1e3 Q=.5
* 2nd Order Low Pass LTSPICE implementation for f0,  Q,  fn, and Qn set by parameters >>>
.param R1=1k
.param L1 = R1*Q/(2*pi*f0)
.param C1 = 1/(L1*(2*pi*f0)**2)
* Vin
* Vout
.backanno
.end
* Z:\mnt\design.r\spice\examples\2ndOrderNotch.asc
G1 0 N002 1 0 {4/R1}
R1 N002 0 {R1/2}
R2 N003 N002 {R1/2}
R3 N003 0 {R1}
C1 N003 0 {C1} Lser={L1}
G2 0 2 N003 0 {10*H}
R4 2 0 .1
* .param f0= 1k Q=.5
.param R1=1k
.param L1=R1*Q/(4*pi*f0)
* Most efficient LTSPICE implementation for f0 and Q set by parameters >>>
* R1 is arbitary >>>
* This version puts 1/2 the R1 resistance in the capacitor
.param C1=1/(L1*(2*pi*f0)**2)
* Vout
* Vin
.backanno
.end
* Z:\mnt\design.r\spice\examples\3007-1.2.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 120
XU1 IN OUT OUT 0 IN LT3008-1.2
.tran 1
.lib LT3009.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3007-1.5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 150
XU1 IN OUT OUT 0 IN LT3008-1.5
.tran 1
.lib LT3009.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3007-1.8.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 180
XU1 IN OUT OUT 0 IN LT3008-1.8
.tran 1
.lib LT3009.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3007-2.5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 250
XU1 IN OUT OUT 0 IN LT3008-2.5
.tran 1
.lib LT3009.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3007-3.3.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 330
XU1 IN OUT OUT 0 IN LT3008-3.3
.tran 1
.lib LT3009.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3007-5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 500
XU1 IN OUT OUT 0 IN LT3008-5
.tran 1
.lib LT3009.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3007.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 60
XU1 IN OUT OUT 0 IN LT3008
.tran 1
.lib LT3009.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3008-1.2.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 120
XU1 IN OUT OUT 0 IN LT3008-1.2
.tran 1
.lib LT3009.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3008-1.5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 150
XU1 IN OUT OUT 0 IN LT3008-1.5
.tran 1
.lib LT3009.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3008-1.8.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 180
XU1 IN OUT OUT 0 IN LT3008-1.8
.tran 1
.lib LT3009.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3008-2.5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 250
XU1 IN OUT OUT 0 IN LT3008-2.5
.tran 1
.lib LT3009.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3008-3.3.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 330
XU1 IN OUT OUT 0 IN LT3008-3.3
.tran 1
.lib LT3009.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3008-5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 500
XU1 IN OUT OUT 0 IN LT3008-5
.tran 1
.lib LT3009.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3008.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 60
XU1 IN OUT OUT 0 IN LT3008
.tran 1
.lib LT3009.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3009-1.2.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 120
XU1 IN OUT MP_01 0 IN LT3009-1.2
.tran 1
.lib LT3009.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3009-1.8.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 180
XU1 IN OUT MP_01 0 IN LT3009-1.8
.tran 1
.lib LT3009.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3009-2.5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 250
XU1 IN OUT MP_01 0 IN LT3009-2.5
.tran 1
.lib LT3009.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3009-3.3.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 330
XU1 IN OUT MP_01 0 IN LT3009-3.3
.tran 1
.lib LT3009.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3009-5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 500
XU1 IN OUT MP_01 0 IN LT3009-5
.tran 1
.lib LT3009.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3009.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 60
XU1 IN OUT OUT 0 IN LT3009
.tran 1
.lib LT3009.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3010-5.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 1K
XU1 OUT OUT MP_01 0 IN MP_02 MP_03 IN LT3010-5
.tran 1
.lib LT3010.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3010.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1µ
Rload OUT 0 1K
XU1 OUT OUT MP_01 0 IN MP_02 MP_03 IN LT3010
.tran 1
.lib LT3010.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3011.asc
V1 IN 0 PWL(0 0 10m 10)
C1 OUT 0 1µ
Rload OUT 0 1K
XU1 OUT OUT N002 0 IN N001 MP_01 IN LT3011
R1 IN N001 1.6Meg
C2 0 N002 1000p
.tran 10m
.lib LT3010.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3012.asc
V1 N001 0 PWL(0 0 1 10)
C1 OUT 0 3.3µ
R1 OUT N002 750K
R2 N002 0 249K
Rload OUT 0 100
XU1 MP_01 OUT MP_02 N002 0 MP_03 MP_04 N001 MP_05 N001 LT3012
.tran 1
.lib LT3012.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3012B.asc
V1 N001 0 PWL(0 0 1 10)
C1 OUT 0 3.3µ
R1 OUT N002 750K
R2 N002 0 249K
XU1 MP_01 OUT MP_02 N002 0 MP_03 MP_04 MP_05 MP_06 N001 LT3012B
Rload OUT 0 100
.tran 1
.lib LT3012.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3013.asc
V1 N001 0 PWL(0 0 1 10)
C1 OUT 0 3.3µ
R1 OUT N002 750K
R2 N002 0 249K
Rload OUT 0 100
XU1 MP_01 OUT MP_02 N002 0 N003 N004 N001 MP_03 N001 LT3013
R3 N001 N003 1.6Meg
C2 0 N004 1000p
.tran 1
.lib LT3013.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3013B.asc
V1 N001 0 PWL(0 0 1 10)
C1 OUT 0 3.3µ
R1 OUT N002 750K
R2 N002 0 249K
Rload OUT 0 100
R3 N001 N003 1.6Meg
C2 0 N004 1000p
XU1 MP_01 OUT MP_02 N002 0 N003 N004 MP_03 MP_04 N001 LT3013B
.tran 1
.lib LT3013.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3014.asc
XU1 OUT N002 MP_01 0 N001 MP_02 MP_03 N001 LT3014
V1 N001 0 PWL(0 0 1 10)
R1 OUT N002 3.92Meg
R2 N002 0 1.27Meg
Rload OUT 0 250
C1 OUT 0 .47µ
.tran 1
.lib LT3014.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3014B.asc
V1 N001 0 PWL(0 0 1 10)
R1 OUT N002 3.92Meg
R2 N002 0 1.27Meg
Rload OUT 0 250
C1 OUT 0 .47µ
XU1 OUT N002 MP_01 0 MP_02 MP_03 MP_04 N001 LT3014B
.tran 1
.lib LT3014.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3015.asc
XU1 IN IN 0 OUT N002 LT3015
R1 OUT N002 10.5K
R2 N002 0 3.4K
V1 IN 0 -10
C1 OUT 0 10µ Rser=.1
S1 0 OUT N001 0 LOAD
V2 N001 0 PULSE(0 1 50u 1u 1u 75u)
.tran 250u
.model LOAD SW(Ron=3.3 Roff=33 Vt=.5 Vh=-.4)
.lib LT3015.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3020-1.2.asc
V1 N001 0 PWL(0 0 1 10)
Rload OUT 0 100
C1 OUT 0 2.2µ
XU1 OUT MP_01 MP_02 0 N001 MP_03 N001 LT3020-1.2
.tran 1
.lib LT3020.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3020-1.5.asc
V1 N001 0 PWL(0 0 1 10)
Rload OUT 0 100
C1 OUT 0 2.2µ
XU1 OUT MP_01 MP_02 0 N001 MP_03 N001 LT3020-1.5
.tran 1
.lib LT3020.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3020-1.8.asc
V1 N001 0 PWL(0 0 1 10)
Rload OUT 0 100
C1 OUT 0 2.2µ
XU1 OUT MP_01 MP_02 0 N001 MP_03 N001 LT3020-1.8
.tran 1
.lib LT3020.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3020.asc
XU1 OUT MP_01 N002 0 N001 MP_02 N001 LT3020
R1 OUT N002 130K
R2 N002 0 20K
V1 N001 0 PWL(0 0 1 10)
Rload OUT 0 100
C1 OUT 0 2.2µ
.tran 1
.lib LT3020.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3021-1.2.asc
V1 N001 0 PWL(0 0 1 10)
Rload OUT 0 100
C1 OUT 0 10µ
XU1 MP_01 MP_02 OUT MP_03 MP_04 MP_05 OUT MP_06 N001 0 MP_07 N001 LT3021-1.2
.tran 1
.lib LT3021.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3021-1.5.asc
V1 N001 0 PWL(0 0 1 10)
Rload OUT 0 100
C1 OUT 0 3.3µ
XU1 MP_01 MP_02 OUT MP_03 MP_04 MP_05 OUT MP_06 N001 0 MP_07 N001 LT3021-1.5
.tran 1
.lib LT3021.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3021-1.8.asc
V1 N001 0 PWL(0 0 1 10)
Rload OUT 0 100
C1 OUT 0 3.3µ
XU1 MP_01 MP_02 OUT MP_03 MP_04 MP_05 OUT MP_06 N001 0 MP_07 N001 LT3021-1.8
.tran 1
.lib LT3021.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3021.asc
R1 OUT N002 130K
R2 N002 0 20K
V1 N001 0 PWL(0 0 1 10)
Rload OUT 0 100
C1 OUT 0 3.3µ
XU1 MP_01 MP_02 OUT MP_03 MP_04 MP_05 N002 MP_06 N001 0 MP_07 N001 LT3021
.tran 1
.lib LT3021.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3022-1.2.asc
V1 IN 0 PWL(0 0 1 10)
Rload OUT 0 10
C1 OUT 0 10µ
XU1 MP_01 MP_02 OUT MP_03 MP_04 MP_05 OUT MP_06 IN 0 MP_07 IN LT3022-1.2
.tran 1
.lib LT3022.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3022-1.5.asc
V1 IN 0 PWL(0 0 1 10)
Rload OUT 0 10
C1 OUT 0 10µ
XU1 MP_01 MP_02 OUT MP_03 MP_04 MP_05 OUT MP_06 IN 0 MP_07 IN LT3022-1.5
.tran 1
.lib LT3022.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3022-1.8.asc
V1 IN 0 PWL(0 0 1 10)
Rload OUT 0 10
C1 OUT 0 10µ
XU1 MP_01 MP_02 OUT MP_03 MP_04 MP_05 OUT MP_06 IN 0 MP_07 IN LT3022-1.8
.tran 1
.lib LT3022.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3022.asc
R1 OUT N001 698
R2 N001 0 200
V1 IN 0 PWL(0 0 1 10)
Rload OUT 0 .9
C1 OUT 0 10µ
XU1 MP_01 MP_02 OUT MP_03 MP_04 MP_05 N001 MP_06 IN 0 MP_07 IN LT3022
.tran 1
.lib LT3022.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3023.asc
C1 N002 N003 .01µ
C2 N005 N006 .01µ
V2 N001 0 PWL(0 0 1 10)
R1 N002 N004 422K
R2 N004 0 249K
C3 N002 0 10µ
R3 N002 0 33
XU1 N006 N007 0 N004 N003 N002 N001 N001 N001 N005 LT3023
R4 N005 N007 261K
R5 N007 0 249K
C4 N005 0 10µ
R6 N005 0 25
.tran 1
.lib LT3023.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3024.asc
C1 N002 N003 .01µ
C2 N005 N006 .01µ
V2 N001 0 PWL(0 0 1 10)
R1 N002 N004 422K
R2 N004 0 249K
C3 N002 0 10µ
R3 N002 0 6.6
R4 N005 N007 261K
R5 N007 0 249K
C4 N005 0 10µ
R6 N005 0 25
XU1 N003 N002 MP_01 0 N005 N006 N007 N001 N001 MP_02 N001 N004 LT3024
.tran 1
.lib LT3024.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3025-1.asc
R1 OUT N002 80.6K
R2 N002 0 40.2K
R3 OUT 0 2.4
C1 OUT 0 1µ
V1 N001 0 PWL(0 0 1 5.5)
V2 IN 0 3.6
XU1 IN 0 N001 OUT N002 N001 LTC3025-1
.tran 1
.lib LTC3025.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3025-2.asc
Rload OUT 0 2.4
C1 OUT 0 1µ
V1 N001 0 PWL(0 0 1 5.5)
V2 IN 0 3.6
XU1 IN 0 N001 OUT OUT N001 LTC3025-2
.tran 1
.lib LTC3025.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3025-3.asc
Rload OUT 0 3
C1 OUT 0 1µ
V1 N001 0 PWL(0 0 1 5.5)
V2 IN 0 3.6
XU1 IN 0 N001 OUT OUT N001 LTC3025-3
.tran 1
.lib LTC3025.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3025-4.asc
Rload OUT 0 3.6
C1 OUT 0 1µ
V1 N001 0 PWL(0 0 1 5.5)
V2 IN 0 3.6
XU1 IN 0 N001 OUT OUT N001 LTC3025-4
.tran 1
.lib LTC3025.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3025.asc
R1 OUT N002 80.6K
R2 N002 0 40.2K
C1 OUT 0 1µ
XU1 IN 0 N001 OUT N002 N001 LTC3025
V1 N001 0 PWL(0 0 1 5.5)
V2 IN 0 3.6
Rload OUT 0 4
.tran 1
.lib LTC3025.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3026-1.asc
V1 IN 0 1.5
R1 OUT N003 100K
R2 OUT N002 8.06K
R3 OUT 0 .8
R4 N002 0 4.02K
C2 OUT 0 10µ
XU1 IN MP_01 0 0 N001 IN N003 N002 OUT LTC3026-1
V2 N001 0 5
.tran .1 startup
.lib LTC3026.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3026.asc
L1 IN N001 10µ
V1 IN 0 1.5
C1 N002 0 4.7µ
R1 OUT N004 100K
XU1 IN MP_01 0 N001 N002 IN N004 N003 OUT LTC3026
R2 OUT N003 8.06K
R3 OUT 0 .8
R4 N003 0 4.02K
C2 OUT 0 10µ
.tran .1 startup
.lib LTC3026.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3027.asc
C1 N002 N003 .01µ
C2 N006 N007 .01µ
V2 N001 0 PWL(0 0 1 10)
R1 N002 N004 422K
R2 N004 0 249K
C3 N002 0 10µ
R3 N002 0 33
R4 N006 N008 261K
R5 N008 0 249K
C4 N006 0 10µ
R6 N006 0 25
XU1 N007 N008 N005 N004 N003 N002 N001 N001 N005 N006 0 LT3027
V1 N005 0 PWL(0 0 1 10)
.tran 1
.lib LT3027.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3028.asc
C1 N002 N003 .01µ
C2 N006 N007 .01µ
V2 N001 0 PWL(0 0 1 20)
R1 N002 N004 422K
R2 N004 0 249K
C3 N002 0 10µ
R3 N002 0 6.6
R4 N006 N008 261K
R5 N008 0 249K
C4 N006 0 10µ
R6 N006 0 25
V1 N005 0 PWL(0 0 1 20)
XU1 N003 MP_01 N002 MP_02 0 N006 MP_03 N007 N008 N005 N005 MP_04 N001 MP_05 N001 N004 LT3028
.tran 1
.lib LT3028.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3029.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT1 0 3.3µ
Rload OUT1 0 36
C2 OUT1 N001 .01µ
XU1 OUT1 N002 0 N001 IN IN IN IN OUT2 N004 N003 LT3029
R1 OUT1 N002 113K
R2 N002 0 237K
C3 OUT2 0 3.3µ
Rload1 OUT2 0 30
C4 OUT2 N003 .01µ
R3 OUT2 N004 54.9K
R4 N004 0 237K
.tran 1
.lib LT1763.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3030.asc
XU1 OUT1 N002 0 N001 IN IN IN IN OUT2 N005 N004 N003 N006 LT3030
V1 IN 0 PWL(0 0 1 2.5)
R1 IN N003 1Meg
R2 IN N006 1Meg
C1 OUT1 N001 10n
R3 OUT1 N002 113K
R4 N002 0 237K
C2 OUT1 0 10µ V=6.3 Irms=0 Rser=0.001 Lser=0 mfg="TDK" pn="C3216X5ROJ106M" type="X5R"
Rload1 OUT1 0 2.4
C3 OUT2 N004 10n
R5 OUT2 N005 54.9K
R6 N005 0 237K
C4 OUT2 0 3.3µ V=6.3 Irms=0 Rser=0.006 Lser=0 mfg="TDK" pn="C2012X5ROJ335K" type="X5R"
Rload2 OUT2 0 6
.tran 2
.lib LT1763.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3032-5.asc
C1 N002 0 10µ
V1 N005 0 pwl(0 0 1 -10)
V2 N001 0 pwl(0 0 1 10)
C2 N006 0 10µ
R5 N002 0 100
R6 N006 0 100
C3 N002 N003 .01µ
C4 N004 N006 .01µ
XU1 N002 MP_01 N003 0 MP_02 N005 N006 MP_03 MP_04 N001 N004 N001 MP_05 N001 LT3032-5
.tran 1
.lib LT3032.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3032.asc
XU1 N002 N003 NC_01 0 MP_02 N005 N006 N004 MP_03 N001 NC_04 N001 MP_05 N001 LT3032
C1 N002 0 10µ
R1 N002 N003 50K
R2 N003 0 29K
V1 N005 0 pwl(0 0 1 -10)
V2 N001 0 pwl(0 0 1 10)
C2 N006 0 10µ
R3 N006 N004 50K
R4 N004 0 29K
R5 N002 0 100
R6 N006 0 100
.tran 1
.lib LT3032.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3033.asc
XU1 IN MP_01 OUT MP_02 0 MP_03 0 N003 NC_04 N001 N002 IN LT3033
V1 IN 0 1.2
R1 OUT N001 13.7K
R2 N001 0 3.92K
R3 0 N003 442
R4 IN N002 100K
Rload OUT 0 900
C1 OUT 0 47µ
.tran 1m startup
.lib LT3033.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3035.asc
XU1 N002 N004 0 IN OUT N003 IN N001 LTC3035
C1 N002 N004 0.1µ
V1 IN 0 3.6
C2 N001 0 1µ
R1 OUT N003 294K
R2 N003 0 40.2K
Rload OUT 0 20
C3 OUT 0 1µ
.tran 5m startup
.lib LTC3035.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3042.asc
V1 IN 0 5
R1 IN N001 200K
R2 OUT N004 450K
R3 N004 0 50K
R4 N003 0 499
C1 N002 0 4.7µ Rpar=33.2K
C2 OUT 0 4.7µ Rser=3m
Rload OUT 0 16.5
XU1 IN MP_01 IN N001 N003 N004 N002 0 OUT OUT LT3042
.tran 1 startup
.lib LT3042.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3045-1.asc
R1 N008 OutSw 200K
C2 OutLDO 0 10µ Rser=3m
XU2 OutSw MP_01 OutSw N008 0 OutSw N009 0 OutLDO OutLDO N006 LT3045-1
R5 N007 0 40.2K
C3 N004 0 1n
V2 IN 0 20
C4 N001 0 1µ
L1 N003 OutSw 2.2µ Rser=3m
C5 N002 N003 .22µ
C6 OutSw 0 47µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
R7 N005 0 7.68K
XU1 N002 N003 N001 N007 NC_02 N005 N004 NC_03 IN IN 0 LT8608
R6 N006 N005 2.21K
R2 OutSw N006 140K
R3 OutLDO 0 10
V4 N009 0 PWL(0 0 500u 0 600u 3 700u 3 900u 4 900u 4 1m 4 1.2m 3) Rser=100
.tran 1.3m startup
* C3 reduced for fast\nstartup simulation
* Switcher output (OutSw) programmed to be 1 volt\ngreater than LT3045-1 output (OutLDO),
.lib LT3045-1.sub
.lib LT8608.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3045.asc
V1 IN 0 5
R1 IN N001 200K
R2 OUT N004 450K
R3 N004 0 50K
R4 N003 0 499
C1 N002 0 4.7µ Rpar=33.2K
C2 OUT 0 4.7µ Rser=3m
Rload OUT 0 16.5
XU1 IN MP_01 IN N001 N003 N004 N002 0 OUT OUT LT3045
.tran 1 startup
.lib LT3045.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3048-12.asc
V1 IN 0 3.3
L1 IN N002 10µ Rser=.65
C1 N001 0 4.7µ
C2 OUT N003 .1n
C3 OUT 0 1µ Rser=10m
Rload OUT 0 413.8
XU1 N002 IN 0 N003 OUT N001 IN N001 LT3048-12
.tran 1.5m startup
.lib LT3048-12.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3048-15.asc
XU1 N002 IN 0 N003 OUT N001 IN N001 LT3048-15
V1 IN 0 3.2
L1 IN N002 10µ Rser=.2
C1 N001 0 4.7µ
C2 OUT N003 .1n
C3 OUT 0 1µ Rser=10m
Rload OUT 0 750
.tran 2.5m startup
.lib LT3048-15.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3048-3.3.asc
V1 IN 0 3.3
L1 IN N002 3.3µ Rser=.285
C1 N001 0 4.7µ
C2 OUT N003 .1n
C3 OUT 0 1µ Rser=10m
Rload OUT 0 82.5
XU1 N002 IN 0 N003 OUT N001 IN N001 LT3048-3.3
.tran 1m startup
.lib LT3048-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3048-5.asc
V1 IN 0 3.3
L1 IN N002 4.7µ Rser=.35
C1 N001 0 4.7µ
C2 OUT N003 .1n
C3 OUT 0 1µ Rser=10m
Rload OUT 0 125
XU1 N002 IN 0 N003 OUT N001 IN N001 LT3048-5
.tran 1m startup
.lib LT3048-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3048.asc
V1 IN 0 3.2
L1 IN N002 5.6µ Rser=.12
C1 N001 0 4.7µ
C2 OUT N003 .1n
C3 OUT 0 1µ Rser=10m
Rload OUT 0 167
XU1 N002 IN 0 N003 OUT N004 IN N001 LT3048
R1 OUT N004 301K
R2 N004 0 100K
.tran 1m startup
.lib LT3048.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3050-3.3.asc
C1 N005 0 10n
R1 N003 0 3K
C2 N003 0 .1µ
V1 IN 0 12
R2 IN N002 120K
R3 N004 0 1.15K
C3 N004 0 10n
R4 N006 0 11.3K
C4 N006 0 10n
C5 OUT 0 2.2µ
Rload OUT 0 33
C6 OUT N001 10n
XU1 N005 N006 N002 IN IN MP_01 OUT MP_02 N001 0 N004 N003 LT3050-3.3
.tran .1 startup
.lib LT3050-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3050-5.asc
C1 N005 0 10n
R1 N003 0 3K
C2 N003 0 .1µ
V1 IN 0 12
R2 IN N002 120K
R3 N004 0 1.15K
C3 N004 0 10n
R4 N006 0 11.3K
C4 N006 0 10n
C5 OUT 0 2.2µ
Rload OUT 0 50
XU1 N005 N006 N002 IN IN MP_01 OUT MP_02 N001 0 N004 N003 LT3050-5
C6 OUT N001 10n
.tran .1 startup
.lib LT3050-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3050.asc
XU1 N005 N006 N002 IN IN MP_01 OUT MP_02 N001 0 N004 N003 LT3050
C1 N005 0 10n
R1 N003 0 3K
C2 N003 0 .1µ
V1 IN 0 12
R2 IN N002 120K
R3 N004 0 1.15K
C3 N004 0 10n
R4 N006 0 11.3K
C4 N006 0 10n
R5 OUT N001 365K
R6 N001 0 115K
C5 OUT 0 2.2µ
Rload OUT 0 25
.tran .1 startup
.lib LT3050.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3055.asc
XU1 IN MP_01 IN N002 N004 N006 NC_02 N005 N008 N007 N003 0 MP_03 N001 OUT LT3055
V1 IN 0 12
R1 IN N002 200K
R2 IN N004 200K
R3 IN N006 200K
R4 N008 0 120K
C1 N008 0 .1µ
R5 N007 0 604
C2 N007 0 22n
R6 N005 0 1K
C3 N005 0 .1µ
C4 N003 0 10n
R7 N001 0 60.4K
R8 OUT N001 442K
C5 OUT N001 10n
C6 OUT 0 10µ V=10 Irms=8.919 Rser=0.005 Lser=0 mfg="KEMET" pn="C1210C106K8PAC" type="X5R"
Rload OUT 0 15
.tran .1 startup
.lib LT3055.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3060-1.2.asc
V1 IN 0 12
C1 N002 0 10n
C2 OUT N001 10n
C3 OUT 0 10µ
Rload OUT 0 12
XU1 N002 N001 OUT MP_01 IN MP_02 IN 0 LT3060-1.2
.tran .1 startup
.lib LT3060-1.2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3060-1.5.asc
V1 IN 0 12
C1 N002 0 10n
C2 OUT N001 10n
C3 OUT 0 10µ
Rload OUT 0 15
XU1 N002 N001 OUT MP_01 IN MP_02 IN 0 LT3060-1.5
.tran .1 startup
.lib LT3060-1.5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3060-1.8.asc
V1 IN 0 12
C1 N002 0 10n
C2 OUT N001 10n
C3 OUT 0 10µ
Rload OUT 0 18
XU1 N002 N001 OUT MP_01 IN MP_02 IN 0 LT3060-1.8
.tran .1 startup
.lib LT3060-1.8.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3060-2.5.asc
V1 IN 0 12
C1 N002 0 10n
C2 OUT N001 10n
C3 OUT 0 10µ
Rload OUT 0 25
XU1 N002 N001 OUT MP_01 IN MP_02 IN 0 LT3060-2.5
.tran .1 startup
.lib LT3060-2.5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3060-3.3.asc
V1 IN 0 12
C1 N002 0 10n
C2 OUT N001 10n
C3 OUT 0 10µ
Rload OUT 0 33
XU1 N002 N001 OUT MP_01 IN MP_02 IN 0 LT3060-3.3
.tran .1 startup
.lib LT3060-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3060-3.asc
V1 IN 0 12
C1 N002 0 10n
C2 OUT N001 10n
C3 OUT 0 10µ
Rload OUT 0 30
XU1 N002 N001 OUT MP_01 IN MP_02 IN 0 LT3060-3
.tran .1 startup
.lib LT3060-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3060-5.asc
V1 IN 0 12
C1 N002 0 10n
C2 OUT N001 10n
C3 OUT 0 10µ
Rload OUT 0 50
XU1 N002 N001 OUT MP_01 IN MP_02 IN 0 LT3060-5
.tran .1 startup
.lib LT3060-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3060.asc
XU1 N002 N001 OUT MP_01 IN MP_02 IN 0 LT3060
V1 IN 0 12
R1 OUT N001 249K
R2 N001 0 124K
C1 N002 0 10n
C2 OUT N001 10n
C3 OUT 0 10µ
Rload OUT 0 18
.tran .1 startup
.lib LT3060.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3061.asc
V1 IN 0 2.2
R1 OUT N001 118K
R2 N001 0 59K
C1 N002 0 10n
C2 OUT 0 10µ Rser=3m
Rload OUT 0 18
XU1 N002 N001 OUT MP_01 IN MP_02 IN 0 LT3061
.tran .1 startup
.lib LT3061.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3062.asc
V1 IN 0 2.3
R1 OUT N001 118K
R2 N001 0 59K
C1 N002 0 10n
C2 OUT 0 10µ Rser=3m
Rload OUT 0 9
XU1 N002 N001 OUT MP_01 IN MP_02 IN 0 LT3062
.tran .1 startup
.lib LT3062.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3063.asc
XU1 N002 N001 OUT MP_01 IN MP_02 IN 0 LT3063
V1 IN 0 2.3
C1 N002 0 .01µ
R1 OUT N001 118K
R2 N001 0 59K
C2 OUT 0 10µ Rser=10m
Rload OUT 0 9
.tran .1 startup
.lib LT3063.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3065.asc
XU1 IN MP_01 IN N002 N003 N004 0 N001 OUT LT3065
C1 N004 0 .01µ
V1 IN 0 10
R1 IN N002 500K
R2 OUT N001 432K
R3 N001 0 59K
C2 N003 0 .022µ Rpar=1.5K
C3 OUT 0 3.3µ Rser=20m
Rload OUT 0 30
.tran .1 startup
.lib LT3065.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3066.asc
C1 N005 0 .01µ
V1 IN 0 10
R1 IN N003 499K
R2 OUT N002 280K
R3 N002 0 61.9K
C2 N004 0 22n Rpar=604
C3 OUT 0 10µ Rser=4m
Rload OUT 0 30
C4 OUT N002 10n
XU1 N001 IN MP_01 IN N003 N004 N005 MP_02 N002 MP_03 OUT MP_04 0 LT3066
R4 N001 IN 140
.tran .1 startup
.lib LT3066.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3070-1.asc
C1 0 N005 .01µ
V1 N001 0 3
V2 IN 0 1.2
C2 0 P001 .01µ
C3 OUT 0 20µ
R1 N001 N002 50K
XU1 0 N001 0 0 N001 N005 N004 N003 IN OUT OUT N001 P001 N002 LT3070-1 LT3070-1
Rload OUT 0 .18
.tran 2m startup
.lib LT3070-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3070.asc
XU1 0 N001 0 0 N001 N006 N004 N003 IN OUT OUT N001 N005 N002 LT3070
C1 0 N006 .01µ
V1 N001 0 3
V2 IN 0 1.2
R1 OUT 0 .18
C2 0 N005 .01µ
C3 OUT 0 20µ
R2 N001 N002 50K
.tran 2m startup
.lib LT3070.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3071.asc
C1 0 N006 .01µ
V1 N001 0 3
V2 IN 0 1.2
R1 OUT 0 .18
C2 0 N005 .01µ
C3 OUT 0 20µ
R2 N001 N002 50K
XU1 0 N001 0 0 N001 N006 N004 N003 IN OUT OUT N001 N005 N002 LT3071
R3 0 N003 1K
.tran 2m startup
.lib LT3071.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3072.asc
C1 N005 0 4.7n
V1 N001 0 5
V2 IN 0 1.65
R1 OUT1 0 4.8
C2 P001 0 20p
C3 OUT1 0 10µ Rser=2m
R2 OUT1 N003 500k
C5 N008 0 4.7n
R3 OUT2 0 4.8
C4 OUT2 0 100µ Rser=3m
I2 OUT2 0 PULSE(0 2.25 1m 1u 1u 100u 200u)
R4 OUT2 N006 500k
XU1 0 0 NC_01 NC_02 N001 N005 0 NC_03 IN OUT1 OUT1 IN N004 N003 N002 0 NC_04 NC_05 N007 N008 NC_06 IN OUT2 OUT2 IN 0 N006 LT3072
I1 OUT1 0 PULSE(0 2.25 .6m 1u 1u 100u 200u)
R5 N004 P001 40k
C6 P002 0 20p
R6 N007 P002 40k
.tran 1.5m startup
* The following parameters can be defined by \nright-clicking on the LT3072 symbol:\n \nTA-- in °C, sets the Ambient Temperature\nRth--- in °C/W, sets Junction-to-Ambient Thermal Resistance
.lib LT3072.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3080-1.asc
R1 N003 0 165K
Rload N002 0 1.5
C1 N002 0 10µ
XU1 MP_01 N003 N002 N001 N001 LT3080-1
V1 N001 0 6
XU2 MP_02 N003 N002 N001 N001 LT3080-1
.tran 50u startup
.lib LT3080-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3080.asc
XU1 MP_01 N003 N002 N001 N001 LT3080
R1 N003 0 100K
V1 N001 0 PWL(1u 0 1.1u 4.5) Rser=5m
R2 N002 0 1
C1 N002 0 2.2µ
C2 N001 0 200µ
.tran 10u startup
.lib LT3080.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3081.asc
R1 N001 0 1K
XU1 N003 N004 N002 OUT N001 IN LT3081
R2 N002 0 1K
R3 N004 0 30.1K
R4 OUT N003 6.04K
V1 IN 0 5
C1 OUT 0 10µ V=6.3 Irms=0 Rser=0.001 Lser=0 mfg="TDK" pn="C3216X5ROJ106M" type="X5R"
Rload OUT 0 1
.tran .1 startup
.lib LT3081.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3082.asc
XU1 MP_01 N001 OUT MP_02 IN LT3082
V1 IN 0 9
C1 N001 0 .1µ
R1 N001 0 500K
C2 OUT 0 2.2µ
Rload OUT 0 25
.tran .5 startup
.lib LT3082.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3083.asc
R1 N003 0 18.2K
V1 N001 0 PWL(1u 0 1.1u 4.5) Rser=5m
R2 N002 0 .9
C1 N002 0 10µ
C2 N001 0 200µ
XU1 MP_01 N003 N002 N001 N001 LT3083
.tran 20u startup
.lib LT3083.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3085.asc
R1 N003 0 100K
V1 N001 0 PWL(1u 0 1.1u 4.5) Rser=5m
R2 N002 0 2
C1 N002 0 2.2µ
C2 N001 0 200µ
XU1 MP_01 N003 N002 N001 N001 LT3085
.tran 10u startup
.lib LT3085.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3086.asc
V1 IN 0 6.5
Rmon N006 0 357
Rset N001 N004 92K
Rpwrgdr N001 N008 82.5K
R4 N001 N010 100K
Cout N001 0 10µ Rser=5m Lser=1n
Rload Out Return 2.38
C2 N001 N004 300p
Lwire1 N001 N002 1µ
Rwire N002 Out 0.1
Lwire2 N005 0 1µ
Rwire2 Return N005 0.1
Rcdc N004 N007 54.9K
Rcdc2 N007 N008 54.9K
C3_Tant Out Return 47µ Rser=0.1
XU1 0 N006 N006 N007 N008 N004 N001 MP_01 MP_02 IN MP_03 IN N009 N003 N010 LT3086 Rpkg=14 Tpkg=10 Rsink=7 Tsink=250
* Rmon*Rset
* 3000*(Rwire+Rwire2)
* Rcdc =
* 5V 2.1A Regulator Driving Two-Wire Cable to Remote Load, With Cable Drop Compensation
* *Equivalent to 6ft #22 wire.  Voltage drop across \nRwire & Rwire2 adds to minimum input voltage requirement.  \nLTC recommends that voltage loss in the wires be < 20% of Vout.\n \n** Actual inductance will vary with cable construction\nbut other circuit values will normally remain the same.
* *
* *
* **
* **
.tran .1 startup
* Package                        Rpkg    Tpkg       Rsink      Tsink\nFE on small board           14        10          12         250\nFE on larger board          14        10           7          350\nDHD on small board        14        10          12         250\nDHD on larger board       14        10           7          350\nR on small board              3          6           13         250\nR on larger board             3          6           10         350\nT7    No heat sink            3          6           37         250\nT7    Small heat sink         3          6           20         150\nT7  Large Heat sink          3          6            6          250
* The LT3086 model breaks new ground by simulating thermal conditions on the die.  \nIt uses a two-stage thermal model to simulate both package & heat sink thermal conditions.  \nThe default values are for an FE package on a moderate size board with thermal vias to internal planes, \ngiving an overall thermal resistance of 21°C/W.  Package resistance is modeled with Rpkg = 14°C/W, \nand a time constant, Tpkg = 10s.  Heat sink (PC board) is modeled with Rsink = 7°C/W and Tsink = 250s.   \nThese numbers can be edited by the user by right clicking on the 3086 symbol.  \n \nThe included chart shows typical values for each package.  Die temperature is accessed by clicking \non the 3086 Temp pin, which is scaled at 10mV/°C, giving 500mV at 50°C.  Keep in mind that when \nyou do DC sweeps, die temperature is at t -> infinite, and that the model does not attempt to change \nparameters as a function of temperature.  It is still the users responsibility to use datasheet \nspecifications as the final determiner of correct part usage.
* cable
.lib LT3086.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3088.asc
XU1 MP_01 N001 OUT MP_02 IN LT3088
V1 IN 0 3.3
R1 N001 0 30.1K
C1 OUT 0 10µ Rser=5m
Rload OUT 0 1.875
.tran 1m startup
.lib LT3088.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3090.asc
XU1 IN MP_01 N002 N003 N001 IN N004 0 OUT LT3090
R1 N004 0 49.9K
C1 N004 0 .1µ
V1 IN 0 -3.3
R2 IN N002 10K
V2 N001 0 3.3
R3 N003 0 3.32K
C2 OUT 0 4.7µ Rser=10m
Rload OUT 0 4.16
.tran .1 startup
.lib LT3090.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3091.asc
R1 N004 0 49.9K
C1 N004 0 0.1µ
V1 IN 0 -3.3
R2 IN N002 5K
V2 N001 0 3.3
R3 N003 0 6.65K
C2 OUT 0 10µ Rser=10m
Rload OUT 0 2.5
XU1 IN MP_01 N002 N003 N001 IN N004 0 OUT LT3091
.tran .1 startup
.lib LT3091.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3092.asc
R1 N003 N004 5
XU1 MP_01 N002 N003 MP_02 N001 LT3092
R2 N002 N004 20K
V1 N001 0 PWL(0 0 1 40)
Rload N004 0 10
.tran 1
.lib LT3092.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3093.asc
V1 IN 0 -5
R1 0 N001 33.2K
R2 0 N002 3.75K
R3 OUT N006 475K
R4 N006 0 50K
R5 N004 N003 100K
C1 OUT 0 10µ Rser=10m Lser=1n
C2 0 N001 4.7µ
R6 N005 0 100K
XU1 IN MP_01 N003 N004 N006 N002 N005 N001 0 OUT OUT LT3093
Rload OUT 0 16.6
V2 N003 0 3.3
.tran .5 startup
.lib LT3093.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3095.asc
XU1 0 N003 MP_01 N007 MP_02 N003 MP_03 OUT1 N005 IN IN N006 OUT2 MP_04 N004 MP_05 N008 0 N004 MP_06 N002 IN MP_07 N001 LT3095
V1 IN 0 4
L1 IN N001 6.8µ Rser=50m
L2 IN N002 6.8µ Rser=50m
C1 N003 0 10µ Rser=10m
C2 N004 0 10µ Rser=10m
C3 N005 0 .001µ
R1 N005 0 100K
C4 N007 0 1µ
C5 OUT1 0 2.2µ Rser=3m
Rload1 OUT1 0 100
C6 N006 0 .001µ
R2 N006 0 300K
C8 OUT2 0 2.2µ Rser=3m
Rload2 OUT2 0 300
R3 N008 0 100K
.tran 2.5m startup
.lib LT3095.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3100.asc
V1 IN 0 2
R1 OUT1 N002 1.87Meg
R2 N002 0 1.07Meg
C1 OUT1 0 10µ
R3 OUT2 N005 2Meg
R4 N005 0 1Meg
C2 OUT2 0 10µ
XU1 N001 OUT1 OUT3 N004 OUT1 N007 0 IN N005 IN N006 N002 0 IN N003 IN LTC3100
L1 IN N001 3.3µ Rser=5m Rpar=2K
R5 OUT1 N003 1Meg
L2 N004 OUT2 4.7µ Rser=5m Rpar=2K
R6 OUT2 N007 1Meg
R7 OUT3 N006 102K
R8 N006 0 25.5K
C3 OUT3 0 2.2µ
Rload1 OUT1 0 33
Rload2 OUT2 0 9
Rload3 OUT3 0 60
.tran 1.5m startup
.lib LTC3100.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3101.asc
XU1 N004 N007 BAT USB N005 N004 N003 NC_01 NC_02 LDO Vmax N009 NC_03 BAT N001 USB OUT3 HotSwap N004 N002 N004 N006 N008 N004 0 LTC3101
C1 N009 0 .001µ
V1 BAT 0 3
V2 USB 0 5
V3 N004 0 5
L1 N001 N002 4.7µ Rser=20m
R1 OUT3 N003 1Meg
R2 N003 0 221K
C2 OUT3 0 10µ V=6.3 Irms=11.832 Rser=0.003 Lser=0 mfg="KEMET" pn="C0805C106K9PAC" type="X5R"
Rout3 OUT3 0 4.125
C3 HotSwap 0 2.2µ V=10 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C2012X5RIA225K" type="X5R"
Rhso HotSwap 0 33
C4 Vmax 0 1µ V=10 Irms=0 Rser=0.009 Lser=0 mfg="TDK" pn="C1608X5RIA105K" type="X5R"
Rmax Vmax 0 25
C5 LDO 0 4.7µ V=6.3 Irms=0 Rser=0.003 Lser=0 mfg="TDK" pn="C2012X5ROJ475M" type="X5R"
Rldo LDO 0 36
L2 N005 OUT2 4.7µ Rser=20m
R4 OUT2 N006 221K
R3 N006 0 110K
C6 OUT2 0 10µ V=6.3 Irms=11.832 Rser=0.003 Lser=0 mfg="KEMET" pn="C0805C106K9PAC" type="X5R"
Rout2 OUT2 0 5.14
L3 N007 OUT1 4.7µ Rser=20m
R5 OUT1 N008 221K
R6 N008 0 147K
C7 OUT1 0 10µ V=6.3 Irms=11.832 Rser=0.003 Lser=0 mfg="KEMET" pn="C0805C106K9PAC" type="X5R"
Rout1 OUT1 0 5.14
.tran 3m startup
.lib LTC3101.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3103.asc
V1 IN 0 12
C1 N001 0 1µ
C2 N002 N003 22n
R1 N001 N005 100K
L1 N003 OUT1 10µ
R2 OUT1 N004 1.78Meg
R3 N004 0 665K
C3 OUT1 N004 12p
C4 OUT1 0 47µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
Rload1 OUT1 0 7.3
XU1 IN N003 N002 0 N005 N001 IN N004 MP_01 IN LTC3103
.tran 2m startup
.lib LTC3103.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3104.asc
XU1 IN IN N003 N002 0 IN N005 MP_01 N001 IN N004 N006 OUT2 OUT1 LTC3104
V1 IN 0 12
C1 N001 0 1µ
C2 N002 N003 22n
R1 N001 N005 100K
L1 N003 OUT1 10µ
R2 OUT1 N004 1.78Meg
R3 N004 0 665K
C3 OUT1 N004 12p
C4 OUT1 0 47µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
R4 OUT2 N006 825K
R5 N006 0 412K
C5 OUT2 0 4.7µ V=6.3 Irms=0 Rser=0.003 Lser=0 mfg="TDK" pn="C2012X5ROJ475M" type="X5R"
Rload1 OUT1 0 7.3
Rload2 OUT2 0 180
.tran 2m startup
.lib LTC3104.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3105.asc
XU1 N003 N004 0 NC_01 N002 IN N001 NC_02 OUT N005 0 LTC3105
V1 IN 0 .5
L1 IN N001 10µ
R1 OUT N003 1020K
R2 N003 0 332K
C1 OUT 0 10µ
R3 OUT 0 500
C2 N004 0 4.7µ
R4 N004 0 350
C3 N005 0 1µ
R5 N002 0 40.2K
.tran 5m startup
.lib LTC3105.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3106.asc
XU1 MP_01 OUT N004 N005 N005 0 NC_02 N005 NC_03 NC_04 IN N005 IN N003 0 IN N002 N001 N003 N003 LTC3106
L1 N001 N002 10µ Rser=5m
C1 N004 0 2.2µ
C2 OUT 0 47µ Rser=10m
C4 N003 0 1µ
R1 OUT 0 66
V1 IN 0 3.5
V3 N003 0 3.6
.tran .5m startup
.lib LTC3106.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3107.asc
XU1 N009 N010 OUT N003 N008 0 NC_01 N002 N005 N007 LTC3107
V1 IN 0 PWL(0 0 40m 0 40.1m 90m 0.5 90m 0.501 0) Rser=1
C1 IN 0 220µ Rser=5m Rpar=1Meg
L1 N007 IN 7.5µ Rser=85m
L2 0 N001 75m Rser=340 Cpar=30p
C2 N002 N001 1n
C3 N005 N001 330p Rpar=499K
C4 OUT 0 47µ
R1 OUT 0 36K
S1 N003 N004 N006 0 SW
V2 N004 0 3.6
V3 N006 0 PWL(0 0 200u 0 +1u 1)
C5 N008 0 10µ
C6 N010 0 10µ
C7 N009 0 10µ
.tran 1 startup
K1 L1 L2 0.98
* 1:100
.model SW SW(Ron=10m Roff=10G Vt=0.5 Vh=-0.3)
.lib LTC3107.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3108-1.asc
C1 N007 0 1µ
V1 N001 0 PWL(.1m 0 .101m 30m)
L1 N001 N006 7.5µ Rser=85m
L2 N002 0 75m Rser=300
C2 N002 N003 1n
C3 N002 N005 330p
C4 N004 0 1m
C5 OUT 0 470µ
C6 N008 0 2.2µ
XU1 0 N007 N004 OUT NC_01 N008 N009 MP_02 MP_03 0 N007 NC_04 N003 N005 N006 LTC3108-1
K1 L1 L2 1
.tran 1 startup
.ic V(out)=2.95
.lib LTC3108-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3108.asc
XU1 0 N007 N004 OUT NC_01 N008 N009 MP_02 MP_03 0 N007 NC_04 N003 N005 N006 LTC3108
C1 N007 0 1µ
V1 N001 0 PWL(.1m 0 .101m 30m)
L1 N001 N006 7.5µ Rser=85m
L2 N002 0 75m Rser=300
C2 N002 N003 1n
C3 N002 N005 330p
C4 N004 0 1m
C5 OUT 0 470µ
C6 N008 0 2.2µ
K1 L1 L2 1
.tran 1 startup
.ic V(out)=3.29
.lib LTC3108.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3109.asc
XU1 N009 N011 OUT NC_01 NC_02 NC_03 N007 0 N006 N008 MP_04 N010 IN+ IN- N004 MP_05 N003 N002 N011 0 LTC3109
C1 N002 N001 1n
C2 N003 N001 470p
L1 IN+ N004 7.5µ Rser=85m
L2 N001 0 75m Rser=305
C3 N006 N005 1n
C4 N008 N005 470p
L3 IN- N010 7.5µ Rser=85m
L4 N005 0 75m Rser=305
C5 N011 0 1µ
C6 N007 0 2.2µ
C7 N009 0 10µ
C8 OUT 0 10µ
V1 IN+ IN- PWL(0 0 100n 60m 1.0001 60m 1.001 -60m 2.001 -60m) Rser=1
C11 IN- 0 1µ Rpar=100K
C10 IN+ IN- 220µ Rser=5m Rpar=1Meg
K1 L1 L2 0.98
K2 L3 L4 0.98
.tran 3
.lib LTC3109.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3111.asc
C2 N007 0 1µ
V1 IN 0 6
C3 N001 N003 .1µ
L1 N001 N002 4.7µ
C4 N002 N004 .1µ
C5 N005 N006 680p Rser=26.1K Cpar=27p
R1 OUT N005 1Meg
R2 N005 0 191K
C6 OUT N005 33p Rser=20K
C7 OUT 0 22µ Rser=5m
Rload OUT 0 3.33
XU1 0 N006 N005 0 IN 0 IN MP_01 OUT MP_02 MP_03 N002 MP_04 N004 N001 MP_05 N003 N007 IN LTC3111
.tran 2.5m startup
.lib LTC3111.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3112.asc
XU1 0 N007 N006 0 IN MP_01 IN N008 OUT MP_02 MP_03 N002 MP_04 N004 N001 MP_05 N003 N005 IN LTC3112
R1 N008 0 42.2K
C1 N008 0 100p
C2 N005 0 1µ
V1 IN 0 6
C3 N001 N003 .1µ
L1 N001 N002 4.7µ
C4 N002 N004 .1µ
C5 N006 N007 680p Rser=33K Cpar=22p
R2 OUT N006 845K
R3 N006 0 158K
C6 OUT N006 47p Rser=10K
C7 OUT 0 47µ
Rload OUT 0 2.5
.tran 2.5m startup
.lib LTC3112.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3113.asc
V1 IN 0 3.6
L1 N001 N002 2.2µ
C5 N003 N005 680p Rser=49.9K Cpar=12p
R2 OUT N003 845K
R3 N003 0 158K
C6 OUT N003 47p Rser=6.49K
C7 OUT 0 100µ
Rload OUT 0 1.22
XU1 N004 0 0 N001 0 MP_01 N002 OUT MP_02 IN MP_03 IN N003 N005 LTC3113
R1 N004 0 90.9K
.tran 2.5m startup
.lib LTC3113.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3114-1.asc
XU1 0 N002 OUT IN N006 N008 N007 0 N005 IN N005 N004 N003 IN N001 0 LTC3114-1
V1 IN 0 12
C1 N006 0 33n Rpar=20K
L1 N001 N002 6.8µ Rser=20m
C2 N001 N003 68n
C3 N002 N004 68n
C4 N005 0 4.7µ
R1 OUT N007 2Meg
R2 N007 0 499K
C5 N008 0 4700p Rser=27.4K
C6 OUT 0 30µ Rser=10m
Rload OUT 0 5
.tran 2m startup
.lib LTC3114-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3115-1.asc
R1 N008 0 23.7K
C1 N007 0 4.7µ
V1 IN 0 12
L1 N001 N002 4.7µ Rser=5m
C2 N001 N003 .1µ
C3 N002 N004 .1µ
R2 OUT N006 1Meg
R3 N006 0 90.9K
C4 N005 N006 1000p Rser=15K
C5 OUT N006 33p Rser=15K
C6 OUT 0 47µ V=10 Irms=10.206 Rser=0.005 Lser=0 mfg="KEMET" pn="C1210C226K8PAC" type="X5R"
Rload OUT 0 12
XU1 0 IN N002 OUT 0 MP_01 N005 N006 N008 MP_02 MP_03 N007 IN N007 N004 N003 IN N001 N007 LTC3115-1
.tran 1.5m startup
.softstart .1
* Using the LTspice built-in directive ".softstart", you can reduce the softstart\ntime of some products models' internal softstart.  ".softstart .1" directs the\nmodel to execute its internal softstart in 10% of the true start-up time.
.lib LTC3115-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3115-2.asc
R1 N008 0 47.5K
C1 N007 0 4.7µ
V1 IN 0 12
L1 N001 N002 10µ Rser=5m
C2 N001 N003 .1µ
C3 N002 N004 .1µ
R2 OUT N006 1Meg
R3 N006 0 249K
C4 N005 N006 3300p Rser=137K
C5 OUT N006 33p Rser=15K
C6 OUT 0 47µ x2 V=10 Irms=10.206 Rser=0.005 Lser=0 mfg="KEMET" pn="C1210C226K8PAC" type="X5R"
Rload OUT 0 2.5
XU1 0 IN N002 OUT 0 MP_01 N005 N006 N008 MP_02 MP_03 N007 IN N007 N004 N003 IN N001 N007 LTC3115-2
.tran 5m startup
.softstart .4
* Using the LTspice built-in directive ".softstart", you can reduce the softstart\ntime of some products models' internal softstart.  ".softstart .4" directs the\nmodel to execute its internal softstart in 40% of the true start-up time.
.lib LTC3115-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3118.asc
XU1 0 IN1 IN1 IN2 N013 0 0 N008 N006 NC_01 NC_02 NC_03 OUT N003 N004 N001 N002 IN2 N011 N010 N012 N005 N009 N007 LTC3118
L1 N002 N003 3.3µ Rser=10m Rpar=20K
C1 N002 N001 .1µ
C2 N004 N003 .1µ
V1 IN1 0 12
V2 IN2 0 5
C3 N012 0 47n
C4 N011 N010 10n
C5 N009 N007 10n
C6 0 N005 47n
C7 N008 0 1.8n Rser=40.2K Cpar=22p
C8 N013 0 4.7µ
C9 OUT 0 150µ
R1 OUT 0 2
R2 OUT N006 400K
R3 N006 0 100K
.tran 2m startup
.lib LTC3118.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3119.asc
V1 IN 0 12
R1 N007 0 105K
L1 N001 N002 3.3µ Rser=10m
C1 N001 N003 .1µ
C2 N002 N004 .1µ
C3 OUT 0 150µ Rser=5m
C4 0 N005 1µ
R2 OUT N006 536K
R3 N006 0 102K
C5 0 N008 680p Rser=78.7K
Rload OUT 0 1
XU1 0 N002 OUT IN MP_01 MP_02 NC_03 MP_04 N006 N008 MP_05 N005 N005 N007 IN IN MP_06 N001 MP_07 MP_08 MP_09 MP_10 N003 MP_11 0 MP_12 MP_13 N004 LTC3119
.tran 7m startup
* Using the LTspice built-in directive ".softstart", you can reduce the softstart\ntime of some products models' internal softstart.  ".softstart 0.1" directs the\nmodel to execute its internal softstart in 10% of the true start-up time.
.softstart 1
.lib LTC3119.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3121.asc
V1 IN 0 5
L1 IN N001 6.8µ Rser=10m
C1 N002 0 4.7µ
R1 N005 0 57.6K
C2 N006 0 390p Rser=210K Cpar=10p
C3 OUT N003 .1µ
R2 N004 0 113K
R3 OUT N004 1.02Meg
C4 OUT 0 22µ V=25 Irms=0 Rser=0.003 Lser=0 mfg="TDK" pn="C575OX5RIE226M" type="X5R"
Rload OUT 0 30
XU1 N001 0 IN N002 N002 N005 N006 N004 IN 0 OUT N003 LTC3121
.tran 3m startup
.softstart .2
* Note: Parameter "softstart", with the valid range of [0.1, 1],\n         can be used to reduce the internal startup timer,\n         for the purpose of simulation. The part has nominal \n         internal startup time of 10mSec.
.lib LTC3121.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3122.asc
XU1 N001 0 IN N002 N002 N005 N006 N004 IN 0 OUT N003 LTC3122
V1 IN 0 5
L1 IN N001 3.3µ Rser=10m
C1 N002 0 4.7µ
R1 N005 0 57.6K
C2 N006 0 390p Rser=210K Cpar=10p
C3 OUT N003 .1µ
R2 N004 0 113K
R3 OUT N004 1.02Meg
C4 OUT 0 22µ V=25 Irms=0 Rser=0.003 Lser=0 mfg="TDK" pn="C575OX5RIE226M" type="X5R"
Rload OUT 0 15
.tran 11m startup
.lib LTC3122.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3124.asc
XU1 N001 0 N003 0 IN IN N004 N006 N007 N005 IN 0 OUT MP_01 OUT N002 LTC3124
V1 IN 0 5
L1 IN N001 4.7µ Rser=20m
L2 IN N003 4.7µ Rser=20m
C1 N004 0 4.7µ
R1 N006 0 28K
C2 N007 0 680p Rser=84.5K Cpar=56p
C3 N002 OUT .1µ
C4 OUT 0 22µ x2 Rser=10m
R2 OUT N005 1.02Meg
R3 N005 0 113K
Rload OUT 0 8
.tran 1.5m startup
.lib LTC3124.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3125.asc
XU1 0 N003 N004 IN N001 IN OUT N002 LTC3125
V1 IN 0 3.3
R1 N004 0 44.2K
L1 N001 N002 2.2µ
R2 OUT N003 1.24Meg
R3 N003 0 536K
C1 OUT 0 10µ Rser=28m
Rload OUT 0 100
.tran 500u startup
.lib LTC3125.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3126.asc
XU1 0 N005 IN2 IN1 N003 N004 N001 N002 0 N011 N008 N013 N015 IN2 N007 IN1 N009 N010 MP_01 N012 N008 NC_02 N006 MP_03 0 0 N014 LTC3126
C1 N002 N001 .1µ Rser=1m
C2 N004 N003 .1µ Rser=1m
V1 IN1 0 15
V2 IN2 0 12
C3 N008 0 1µ
R1 N011 N013 499K
R2 N013 N015 249K
R3 N015 0 249K
L1 N005 OUT 2.2µ Rser=5m
C4 OUT 0 47µ V=6.3 Irms=0 Rser=.001
R4 OUT 0 1.3
R5 N014 0 16.5K
R7 N006 0 374K
C5 OUT N006 10p Rpar=1.13Meg
.tran .9m startup
* Note: LTC3126 has a Soft-Start duration of 7.5ms. \n          Model has soft-start duration of only 0.75ms.
.lib LTC3126.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3127.asc
XU1 0 N001 IN IN 0 N004 0 N003 N005 OUT N002 LTC3127
L1 N001 N002 4.7µ
V1 IN 0 3.6
R1 N004 0 32.4K
C1 N005 0 100p Rpar=499K
C2 OUT 0 2.2m
R2 OUT N003 320K
R3 N003 0 182K
.tran 10m startup
.lib LTC3127.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3128.asc
XU1 N001 0 MP_01 MP_02 N003 N003 N004 N007 MP_03 MP_04 N004 MP_05 NC_06 N004 N008 N006 NC_07 N005 OUT OUT MP_08 MP_09 N002 LTC3128
R1 N008 0 127K
L1 N001 N002 3.3µ Rser=20m
V1 IN 0 3.3
C1 N003 0 10µ
C2 N007 0 470p Rpar=3.57K
R2 OUT N006 1.87Meg
C§SUPCap1 OUT N005 35m Rser=50m
C§SUPCap2 N005 0 35m Rser=50m
R3 N006 0 301K
C3 OUT N005 10µ Rser=5m
C4 N005 0 10µ Rser=5m
R4 IN N004 100m
C5 N004 0 10µ
.tran 50m startup
.lib LTC3128.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3129-1.asc
L1 N001 N002 10µ Rser=20m
C1 N001 N003 22n
C2 N002 N004 22n
V1 IN 0 12
Rload OUT 0 50
C5 OUT 0 10µ Rser=1m
XU1 0 N003 N001 0 IN IN N005 N005 N005 N004 0 N002 N006 OUT N005 LTC3129-1
R1 OUT N006 100K
.tran 2m startup
.lib LTC3129-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3129.asc
L1 N001 N002 10µ Rser=20m
C1 N001 N003 22n
C2 N002 N004 22n
V1 IN 0 12
C3 N007 0 2.2µ
R1 OUT N005 3.32Meg
R2 N005 0 1.02Meg
C4 OUT N005 10p
Rload OUT 0 25
C5 OUT 0 10µ Rser=1m
R3 IN N006 680K
R4 N006 0 100K
XU1 0 N003 N001 MP_01 IN N006 N007 N007 N005 N004 0 N002 NC_02 OUT LTC3129
.tran 5m startup
.lib LTC3129.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3130-1.asc
L1 N001 N002 6.8µ Rser=50m
C1 N001 N003 22n
C2 N002 N004 22n
V1 IN 0 20
C3 Vcc 0 4.7µ
Rload OUT 0 100
C5 OUT 0 10µ Rser=7m
R5 OUT N005 1Meg
XU1 0 N003 N001 IN IN IN Vcc Vcc Vcc Vcc 0 0 N005 OUT N004 N002 LTC3130-1
.tran 7.5m startup
.lib LTC3130-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3130.asc
L1 N001 N002 10µ Rser=50m Rpar=10K
C1 N001 N003 22n
C2 N002 N004 22n
V1 IN 0 3.6
C3 N006 0 4.7µ
R1 OUT N005 3.83Meg
R2 N005 0 348K
C4 OUT N005 10p Rser=200K
Rload OUT 0 240
C5 OUT 0 10µ Rser=7m
XU1 0 N003 N001 IN IN IN N006 N006 N005 N006 0 0 N007 OUT N004 N002 LTC3130
R5 OUT N007 1Meg
.tran 8m startup
.lib LTC3130.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3150.asc
M§Q1 IN N005 OUT OUT Si4410DY
R1 N005 N004 5
R2 N008 N007 1.5K
C1 N007 0 50p
C2 N008 0 6800p
C3 OUT 0 22µ
R3 N006 0 1020
R4 OUT N006 243
V1 IN 0 1.8
XU1 N002 0 IN 0 N001 0 MP_01 N006 N007 MP_02 N004 IN IN IN 0 N003 LT3150
R5 N003 0 1.37K
R6 N001 N003 6.19K
D1 N002 N001 MBR0520L
C4 N001 0 4.7µ
L1 IN N002 10µ
Rload OUT 0 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran .7m startup
.lib LT3150.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3154-1.asc
V1 IN 0 5
L1 N001 N002 1µ Rser=20m
C6 OUT 0 100µ Rser=10m
Rload OUT 0 0.6
R3 N004 0 90.9k
R1 OUT N003 1Meg
XU1 0 N002 OUT IN IN N003 0 0 N004 IN 0 OUT N001 IN LT3154-1
.tran 2.5m startup
.lib LT3154-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3154.asc
V1 IN 0 5
L1 N001 N002 1µ Rser=80m
R1 OUT N003 232k
R2 N003 0 100k
C5 N006 0 820p
C6 OUT 0 100µ Rser=10m
Rload OUT 0 .6
R3 N004 0 90.9k
XU1 0 N002 OUT IN IN N005 N003 0 N004 IN 0 OUT N001 IN LT3154
R4 N006 N005 60.4k
.tran 3m startup
.lib LT3154.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\317A.asc
V1 IN 0 SINE(10 100m 100K)
R1 OUT N001 121
R2 N001 N002 121
Rload OUT 0 10
XU2 N002 0 NC_01 LT1009
XU1 N001 OUT IN LT317A
.tran 50u
.lib LTC.lib
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\318A.asc
V1 +V 0 15
V2 -V 0 -15
R1 N002 N001 1K
R2 N001 0 1K
V3 N003 0 SINE(0 1 1K)
XU1 N003 N001 +V -V N002 LT118A
.tran 3m
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3200-5.asc
C1 N002 N001 1µ
C2 OUT 0 1µ
Rload OUT 0 50
V1 IN 0 3
XU1 OUT 0 IN N001 IN N002 LTC3200-5
.tran 1m startup
.lib LTC3200-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3200.asc
C1 N002 N001 1µ
C2 OUT 0 1µ
Rload OUT 0 50
V1 IN 0 3
XU1 N002 IN N001 0 0 IN N003 OUT LTC3200
R2 OUT N003 746.4K
R3 N003 0 250K
.tran 1m startup
.lib LTC3200.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3201.asc
XU1 N003 N002 N004 N001 0 IN IN IN IN N005 LTC3201
C1 N002 N001 .22µ
C2 N003 0 1µ
C3 N004 0 .22µ
V1 IN 0 3
R1 N005 0 56
D1 N003 N005 NSPW500BS
R2 N006 0 56
D2 N003 N006 NSPW500BS
R3 N007 0 56
D3 N003 N007 NSPW500BS
R4 N008 0 56
D4 N003 N008 NSPW500BS
R5 N009 0 56
D5 N003 N009 NSPW500BS
R6 N010 0 56
D6 N003 N010 NSPW500BS
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LTC3201.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3202.asc
C1 N002 N001 1µ
C2 N008 0 1µ
V1 IN 0 3
R3 N009 0 36
XU1 IN N009 N008 IN 0 N004 N002 N001 N003 IN LTC3202
C3 N004 N003 1µ
D1 N008 N009 NSPW500BS
R1 N010 0 36
D2 N008 N010 NSPW500BS
R2 N011 0 36
D3 N008 N011 NSPW500BS
R4 N005 0 36
D4 N008 N005 NSPW500BS
R5 N006 0 36
D5 N008 N006 NSPW500BS
R6 N007 0 36
D6 N008 N007 NSPW500BS
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LTC3202.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3203-1.asc
XU1 N001 OUT N004 IN 0 N002 IN N003 0 N005 LTC3203-1
V1 IN 0 3.6
C1 N001 N003 2.2µ
C2 OUT 0 10µ
R1 N002 0 100K
R2 IN N002 400K
C3 N004 N005 2.2µ
Rload OUT 0 50
.tran 1m startup
.lib LTC3203-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3203.asc
V1 IN 0 4
C2 N001 N003 2.2µ
C3 OUT 0 10µ
R1 OUT 0 8.2
R2 N002 0 100K
R3 IN N002 350K
C1 N005 N006 2.2µ
R4 N004 0 100K
R5 OUT N004 350K
XU1 N001 OUT N005 IN N004 N002 IN N003 0 N006 LTC3203
.tran 500u startup
.lib LTC3203.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3203B-1.asc
V1 IN 0 3.6
C1 N001 N003 2.2µ
C3 OUT 0 10µ
R2 N002 0 100K
R3 IN N002 400K
XU1 N001 OUT N004 IN 0 N002 IN N003 0 N005 LTC3203B-1
C2 N004 N005 2.2µ
Rload OUT 0 20
.tran 1m startup
.lib LTC3203B-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3203B.asc
V1 IN 0 3.6
C1 N001 N003 2.2µ
C2 OUT 0 10µ
R1 N002 0 100K
R2 IN N002 400K
XU1 N001 OUT N005 IN N004 N002 IN N003 0 N006 LTC3203B
R3 N004 0 100K
R4 OUT N004 350K
C3 N005 N006 2.2µ
Rload OUT 0 20
.tran 1m startup
.lib LTC3203B.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3204-3.3.asc
C1 N001 N002 2.2µ
C2 OUT 0 2.2µ
Rload OUT 0 100
V1 IN 0 2.4
XU1 0 IN OUT N001 N002 IN LTC3204-3.3
.tran 1m startup
.lib LTC3204-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3204-5.asc
C1 N001 N002 2.2µ
C2 OUT 0 2.2µ
Rload OUT 0 300
V1 IN 0 3.6
XU1 0 IN OUT N001 N002 IN LTC3204-5
.tran 1m startup
.lib LTC3204-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3204B-3.3.asc
XU1 0 IN OUT N001 N002 IN LTC3204B-3.3
C1 N001 N002 2.2µ
C2 OUT 0 2.2µ
Rload OUT 0 100
V1 IN 0 2.4
.tran 1m startup
.lib LTC3204B-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3204B-5.asc
C1 N001 N002 2.2µ
C2 OUT 0 2.2µ
Rload OUT 0 100
V1 IN 0 3.6
XU1 0 IN OUT N001 N002 IN LTC3204B-5
.tran 1m startup
.lib LTC3204B-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3205.asc
C1 N005 N007 1µ
C2 N009 N012 1µ
C3 N004 0 1µ
V1 N003 0 3.6
V2 N021 0 PULSE(0 1 50u 10n 10n 20u 40u)
V3 N022 0 PULSE(0 1 10u 10n 10n 50u 110u)
V4 N020 0 PWL(0 0 50n 0 60n 1 661u 1 662u 0)
R1 0 N001 12.4K
R2 0 N002 24.9K
D4 N004 N006 QTLP690C
D1 N004 N008 QTLP690C
D2 N004 N010 QTLP690C
D3 N011 N013 QTLP690C
D5 N004 N015 QTLP690C
D6 N004 N016 QTLP690C
D7 N004 N017 QTLP690C
D8 N004 N018 QTLP690C
D9 N004 N019 QTLP690C
V5 N014 0 3
D10 N004 N011 QTLP690C
XU1 N008 N006 N012 N007 N005 N009 N022 N021 N020 N003 0 N014 N002 N001 N004 N003 0 N019 N018 N017 N016 N015 N013 N010 0 LTC3205
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
.lib LTC3205.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3210-1.asc
V1 N005 0 3.6
C1 N007 N009 2.2µ
C2 N011 N013 2.2µ
R1 N016 0 30.1K
R2 N017 0 24.3K
C3 N006 0 2.2µ
V2 N001 0 PULSE(0 3.3 0 50n 50n 400u 500u)
V3 N003 0 PULSE(0 3.3 1.5m 50n 50n 1.5m 2m)
A1 0 N001 0 N003 0 0 N002 0 OR Trise=10n Vhigh=3.3
D1 N006 N008 NSPW500BS
XU1 N007 N006 N004 N008 N010 N012 N014 N016 N017 N002 N015 0 N013 N009 N005 N011 LTC3210-1
D2 N006 N010 NSPW500BS
D3 N006 N012 NSPW500BS
D4 N006 N014 NSPW500BS
D5 N006 N015 NSPW500BS
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 15m startup
.lib LTC3210-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3210-2.asc
V1 N005 0 3.6
C1 N007 N009 2.2µ
C2 N011 N013 2.2µ
R1 N016 0 30.1K
R2 N017 0 24.3K
C3 N006 0 2.2µ
V2 N001 0 PULSE(0 3.3 0 50n 50n 400u 500u)
V3 N003 0 PULSE(0 3.3 1.5m 50n 50n 1.5m 2m)
A1 0 N001 0 N003 0 0 N002 0 OR Trise=10n Vhigh=3.3
D1 N006 N008 NSPW500BS
XU1 N007 N006 N004 N008 N010 N012 N014 N016 N017 N002 N015 0 N013 N009 N005 N011 LTC3210-2
D2 N006 N010 NSPW500BS
D3 N006 N012 NSPW500BS
D4 N006 N014 NSPW500BS
D5 N006 N015 NSPW500BS
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 15m startup
.lib LTC3210-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3210-3.asc
V1 N005 0 3.6
C1 N007 N009 2.2µ
C2 N011 N013 2.2µ
R1 N015 0 30.1K
R2 N016 0 24.3K
C3 N006 0 2.2µ
V2 N001 0 PULSE(0 3.3 0 50n 50n 400u 500u)
V3 N003 0 PULSE(0 3.3 1.5m 50n 50n 1.5m 2m)
A1 0 N001 0 N003 0 0 N002 0 OR Trise=10n Vhigh=3.3
D1 N006 N008 NSPW500BS
XU1 N007 N006 N004 N008 N010 N012 NC_01 N015 N016 N002 N014 0 N013 N009 N005 N011 LTC3210-3
D2 N006 N010 NSPW500BS
D3 N006 N012 NSPW500BS
D4 N006 N014 NSPW500BS
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 15m startup
.lib LTC3210-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3210.asc
V1 N005 0 3.6
C1 N007 N009 2.2µ
C2 N011 N013 2.2µ
R1 N016 0 30.1K
R2 N017 0 24.3K
C3 N006 0 2.2µ
V2 N001 0 PULSE(0 3.3 0 50n 50n 400u 500u)
V3 N003 0 PULSE(0 3.3 1.5m 50n 50n 1.5m 2m)
A1 0 N001 0 N003 0 0 N002 0 OR Trise=10n Vhigh=3.3
D1 N006 N008 NSPW500BS
XU1 N007 N006 N004 N008 N010 N012 N014 N016 N017 N002 N015 0 N013 N009 N005 N011 LTC3210
D2 N006 N010 NSPW500BS
D3 N006 N012 NSPW500BS
D4 N006 N014 NSPW500BS
D5 N006 N015 NSPW500BS
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 15m startup
.lib LTC3210.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3212.asc
V1 N003 0 3
D1 N004 N006 AOT-2015
C1 N004 0 1µ
XU1 N001 N004 N005 N003 N003 N009 N008 N007 N006 0 N002 N003 LTC3212
C2 N001 N002 1µ
R1 N009 0 11.8K
V2 N005 0 PULSE(1 0 40u 10n 10n 100n 200n 15)
D2 N004 N007 AOT-2015
D3 N004 N008 AOT-2015
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LTC3212.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3214.asc
C1 N007 N008 2.2µ
C2 N003 N005 2.2µ
R1 N002 0 10K
D1 N004 N006 AOT-2015
V1 N001 0 3.6
C3 N004 0 4.7µ
XU1 N003 N007 N004 N006 N002 N001 N001 N005 0 N008 LTC3214
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LTC3214.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3215.asc
XU1 N005 N004 N002 N003 N008 N001 N001 N007 0 N006 LTC3215
C1 N004 N006 2.2µ
C2 N005 N007 2.2µ
R1 N008 0 20K
D1 N002 N003 NSPW500BS
V1 N001 0 3.6
C3 N002 0 4.7µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 4m startup
.lib LTC3215.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3216.asc
XU1 N006 N002 N001 N005 N003 N007 IN IN IN N008 0 N004 LTC3216
V1 IN 0 3.6
C1 N002 N004 2.2µ
C2 N006 N008 2.2µ
D1 N001 N003 NSPW500BS
R1 N005 0 20K
R2 N007 0 6.65K
C3 N001 0 4.7µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 10m startup
.lib LTC3216.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3217.asc
V1 N001 0 3.6
C1 N003 N005 2.2µ
C2 N007 N009 2.2µ
D1 N002 N004 NSPW500BS
R1 N011 0 19.6K
R2 N012 0 6.49K
C3 N002 0 4.7µ
XU1 N003 N002 N001 N004 N006 N008 N010 0 N011 N012 N001 N009 0 N005 N001 N007 LTC3217
D2 N002 N006 NSPW500BS
D3 N002 N008 NSPW500BS
D4 N002 N010 NSPW500BS
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
.lib LTC3217.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3218.asc
XU1 N001 N003 N004 IN N005 N005 IN 0 N002 IN LTC3218
C1 N001 N002 2.2µ
V1 IN 0 3.2
C2 N003 0 4.7µ
D1 N004 0 AOT-2015
R1 N005 0 10.2K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LTC3218.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3221-3.3.asc
C1 N001 N002 1µ
V1 IN 0 2.5
C2 OUT 0 4.7µ
Rload OUT 0 55
XU1 N001 N002 IN 0 IN OUT LTC3221-3.3
.tran 1m startup
.lib LTC3221-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3221-5.asc
C1 N001 N002 1µ
V1 IN 0 3
C2 OUT 0 4.7µ
Rload OUT 0 83
XU1 N001 N002 IN 0 IN OUT LTC3221-5
.tran 1m startup
.lib LTC3221-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3221.asc
XU1 N001 N003 N002 0 IN OUT LTC3221
C1 N001 N003 1µ
V1 IN 0 2.5
C2 OUT 0 4.7µ
R1 OUT N002 154K
R2 N002 0 107K
Rload OUT 0 50
.tran 2m startup
.lib LTC3221.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3225-1.asc
V1 IN 0 2.7
C1 N001 N002 1µ
C2 OUT N004 .1m ic=1.5
C3 N004 0 .3m ic=1.2
R1 N003 0 12K
XU1 N001 N002 N004 IN NC_01 0 N003 0 IN OUT LTC3225-1
.tran 2m startup
* Note: \n1. To emulate the supercapacitor charging process within acceptable \ntime interval, the capcitance is scaled down from its real value;\n2. Load capcitor initial condion can be given to represent the specific \nresidual voltage at the beginning of the charging.
.lib LTC3225-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3225.asc
XU1 N001 N002 Cx IN NC_01 0 N003 0 IN OUT LTC3225
V1 IN 0 3.2
C1 N001 N002 1µ
C2 OUT Cx .1m
C3 Cx 0 .1m
R1 N003 0 12K
.tran 1m startup
.ic V(cx)=2 V(out)=3.5
* Notes:\n \n1. To emulate the supercapacitor charging process within acceptable \ntime interval, the capcitance is scaled down from its real value.\n \n2. Load capcitor initial condion can be given to mimic the specific \nresidual voltage at the beginning of the charging.
.lib LTC3225.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3226.asc
XU1 OUT NC_01 N002 N003 N001 N003 NC_02 IN N007 N009 NC_03 N005 IN N008 N004 N006 0 LTC3226
V1 IN 0 3.3
M§Q1 IN N001 OUT OUT IRF7233
R1 IN N002 1.96Meg
R2 N002 0 1.21Meg
C1 N004 N005 2.2µ
R3 N007 0 33.2K
R4 OUT N003 255K
R5 N003 0 80.6K
C2 OUT 0 47µ V=6.3 Irms=1 Rser=0.07 Lser=0 mfg="KEMET" pn="T520T476M006ATE070" type="Tantalum"
C3 N006 N008 .1m
C4 N008 0 .1m
R6 N006 N009 3.83Meg
R7 N009 0 1.21Meg
Rload OUT 0 1.65
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC3226.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3230.asc
XU1 N005 IN IN N013 N014 N011 N006 N007 N008 N009 N014 NC_01 NC_02 N012 N010 N004 N002 IN N003 N001 0 LTC3230
C1 N001 N002 1µ
C2 N003 N004 1µ
V1 IN 0 3.6
C3 N005 0 1µ
D1 N005 N006 NSPW500BS
R1 N013 0 17.4K
C4 N012 0 1µ
R2 N012 0 14
C5 N010 0 1µ
R3 N010 0 7.5
D2 N005 N007 NSPW500BS
D3 N005 N008 NSPW500BS
D4 N005 N009 NSPW500BS
D5 N005 N011 NSPW500BS
V2 N014 0 PWL(.1m 0 .101m 1)
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LTC3230.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3240-2.5.asc
C1 N001 N002 1µ
C2 OUT 0 4.7µ
V1 IN 0 2
Rload OUT 0 50
XU1 0 IN OUT N001 N002 IN LTC3240-2.5
.tran 2m startup
.lib LTC3240-2.5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3240-3.3.asc
XU1 0 IN OUT N001 N002 IN LTC3240-3.3
C1 N001 N002 1µ
C2 OUT 0 4.7µ
V1 IN 0 3
Rload OUT 0 30
.tran 2m startup
.lib LTC3240-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3245.asc
XU1 IN MP_01 MP_02 0 0 IN OUT N003 N001 OUT N002 0 LTC3245
V1 IN 0 12
C1 N001 N002 1µ
C2 OUT 0 10µ V=6.3 Irms=11.832 Rser=0.003 Lser=0 mfg="KEMET" pn="C0805C106K9PAC" type="X5R"
R1 OUT N003 500K
Rload OUT 0 20
.tran 1m startup
.lib LTC3245.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3246.asc
XU1 MP_01 N004 NC_02 N003 IN IN 0 MP_03 MP_04 MP_05 N001 OUT N002 NC_06 0 OUT LTC3246
V1 IN 0 12
C1 N001 N002 2.2µ
C2 OUT 0 10µ
R1 OUT 0 10
C3 N003 0 10µ
C4 N004 0 1n
.tran 500u startup
.lib LTC3246.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3250-1.2.asc
C1 N002 N001 1µ
C2 0 OUT 2.7µ
V1 IN 0 5
Rload OUT 0 10
XU1 IN 0 IN N001 OUT N002 LTC3250-1.2
.tran 200u startup
.lib LTC3250-1.2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3250-1.5.asc
C1 N002 N001 1µ
C2 0 OUT 2.7µ
V1 IN 0 5
Rload OUT 0 10
XU1 IN 0 IN N001 OUT N002 LTC3250-1.5
.tran 200u startup
.lib LTC3250-1.5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3251.asc
C1 N003 N005 1µ
C2 N001 N002 1µ
R1 N006 0 536K
R2 OUT N006 475K
Rload OUT 0 25
V1 IN 0 5
XU1 N004 IN N001 N002 0 N005 OUT N003 IN N006 LTC3251
C3 OUT 0 10µ Rser=0.01
.tran .5m startup
.lib LTC3251.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3252.asc
C1 N002 N003 1µ
V1 IN 0 5
XU1 N001 IN IN N002 OUT1 N003 0 N006 OUT2 N004 IN N005 LTC3252
R1 OUT2 N005 261K
R2 N005 0 510K
C2 OUT2 0 4.7µ
R3 OUT1 N001 470K
R4 N001 0 510K
C3 OUT1 0 4.7µ
Rload2 OUT2 0 10
C4 N004 N006 1µ
Rload1 OUT1 0 10
.tran 1m startup
.lib LTC3252.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3255.asc
XU1 N002 OUT N004 0 N003 IN N005 0 N001 IN LTC3255
V1 IN 0 36
C1 N005 0 .1µ
C2 N002 N001 1µ
R1 OUT N004 383K
R2 N004 0 121K
R3 OUT N003 510K
C3 OUT 0 10µ Rser=5m
Rload OUT 0 1K
.tran 1m startup
.lib LTC3255.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3260.asc
XU1 IN N008 N006 N007 OUT- N005 N003 N001 IN OUT+ IN 0 N002 N004 0 LTC3260
R1 N008 0 200K
C1 N005 0 10µ Rser=5m
C2 N001 N003 1µ Rser=10m
V1 IN 0 15
R2 OUT+ N002 909K
R3 N002 0 100K
C3 N004 0 10n
C5 OUT+ 0 10µ Rser=5m
Rload+ OUT+ 0 240
R5 OUT- N007 909K
R6 N007 0 100K
C6 OUT- 0 10µ Rser=5m
Rload- OUT- 0 240
C4 N006 0 10n
.tran 10m startup
.lib LTC3260.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3261.asc
V1 IN 0 15
C5 OUT 0 10µ Rser=5m
Rload OUT 0 3K
XU1 MP_01 0 MP_02 OUT N002 MP_03 MP_04 N001 IN IN 0 MP_05 0 LTC3261
C7 N002 N001 1µ
.tran 2m startup
.lib LTC3261.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3265.asc
XU1 IN 0 N007 N009 OUT- N010 N008 N006 IN OUT+ IN 0 N004 N005 0 N001 N002 N001 N003 LTC3265
C1 N002 N003 1µ
V1 IN 0 12
C2 N006 N008 1µ
C3 N010 0 10µ Rser=5m
C4 N001 0 10µ Rser=5m
C5 N005 0 100n
R1 N004 0 52.3K
R2 OUT+ N004 604K
C6 OUT+ 0 10µ Rser=5m
C7 N007 0 100n
R3 N009 0 52.3K
R4 OUT- N009 604K
C8 OUT- 0 10µ Rser=5m
Rload+ OUT+ 0 750
Rload- OUT- 0 750
.tran 6m startup
.lib LTC3265.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3300-1.asc
XU1 N006 N003 N007 N005 N026 N027 N035 N036 N044 N048 N043 N047 N034 N032 MP_01 MP_02 MP_03 MP_04 MP_05 MP_06 0 N039 N041 N037 N040 N042 N038 N033 N029 N028 N024 N021 N014 N013 N017 N011 N010 N016 N008 N020 N015 N025 MP_07 MP_08 MP_09 MP_10 MP_11 N025 LTC3300-1 Bal_Act_01=0 Bal_Act_02=1 Bal_Act_03=2 Bal_Act_04=3 Bal_Act_05=0 Bal_Act_06=1 Freq=500K PHs_0=0 PHs_1=180 Ton0_delay=.3m Ton0_rise=.5m Ton1_delay=.3m Ton1_rise=.5m Toff0_delay=.2m Toff0_fall=.3m Toff1_delay=.2m Toff1_fall=.3m Vout0_range=0 Vout1_range=0
C1 N025 0 10µ
C2 N020 N018 0.1µ
R1 N019 N018 6.81
D1 N008 N019 1N5817
L1 N037 N045 10µ Rser=50m
R2 N039 0 25m
R3 N034 0 11.0k
R4 N032 0 30.1k
M1 N045 N041 N039 N039 Si7368DP
L2 N049 N001 10µ Rser=.1
M2 N049 N043 N047 N047 Si7370DP
R5 N047 0 25m
V1 N037 0 3.6
L3 N038 N046 10µ Rser=50m
R6 N040 N037 25m
M3 N046 N042 N040 N040 Si7368DP
L4 N050 N001 10µ Rser=.1
M4 N050 N044 N048 N048 Si7370DP
R7 N048 0 25m
V2 N038 N037 3.6
L5 N028 N030 10µ Rser=50m
R8 N033 N038 25m
M5 N030 N029 N033 N033 Si7368DP
L6 N031 N001 10µ Rser=.1
M6 N031 N035 N036 N036 Si7370DP
R9 N036 0 25m
V3 N028 N038 3.6
L7 N014 N022 10µ Rser=50m
R10 N024 N028 25m
M7 N022 N021 N024 N024 Si7368DP
L8 N023 N001 10µ Rser=.1
M8 N023 N026 N027 N027 Si7370DP
R11 N027 0 25m
V4 N014 N028 3.6
L9 N011 N012 10µ Rser=50m
R12 N013 N014 25m
M9 N012 N017 N013 N013 Si7368DP
L10 N004 N001 10µ Rser=.1
M10 N004 N007 N005 N005 Si7370DP
R13 N005 0 25m
V5 N011 N014 3.6
L11 N008 N009 10µ Rser=50m
R14 N010 N011 25m
M11 N009 N016 N010 N010 Si7368DP
L12 N002 N001 10µ Rser=.1
M12 N002 N006 N003 N003 Si7370DP
R15 N003 0 25m
V6 N008 N011 3.6
V7 N001 0 43.2
C3 N011 N015 220n
D2 N018 N015 1N5817
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1
K2 L3 L4 1
K3 L5 L6 1
K4 L7 L8 1
K5 L9 L10 1
K6 L11 L12 1
.tran 1m startup
* Note: 1. Serial Interface features are not modeled. Parameters, Bal_Act_0n, are introduced to command \n              each cell balancing action: 0- No balance; 1- Nonsync discharge; 2- Sync discharge; 3- charge\n          2. Single transformer feature is not modeled.\n          3. The model is capable of multi-chip stack operation, even though daisy chain connection of \n              serial ports are not available.\n          4. Watchdog timer is not modeled.
.lib LTC3300-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3307A.asc
L1 N002 OUT 330n
R1 OUT N003 260K
V1 IN 0 5
R2 N003 0 100K
C1 OUT 0 22µ
R4 OUT N001 500K
C3 OUT N003 2.2p
Rload OUT 0 1
XU1 IN IN N002 N003 0 0 IN N001 0 LTC3307A
.tran 1.5m startup
.lib LTC3307A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3308A.asc
L1 N002 OUT 220n
R1 OUT N003 260K
V1 IN 0 4.5
R2 N003 0 100K
C1 OUT 0 22µ
R4 OUT N001 500K
C3 OUT N003 2.2p
Rload OUT 0 0.6
XU1 IN IN N002 N003 0 0 IN N001 0 LTC3308A
.tran 1.5m startup
.lib LTC3308A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3309A.asc
L1 N003 OUT 220n Rser=2m
R1 OUT N004 200K
V1 IN 0 4
R2 N004 0 200K
C1 OUT 0 47µ
R4 OUT N001 500K
C3 OUT N004 4.7p
Rload OUT 0 .2
XU1 IN IN N003 N004 0 0 N002 N001 0 LTC3309A
R3 N002 0 31.6K
.tran 1.5m startup
.lib LTC3309A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3310S-1.asc
L1 N002 OUT 100n Rser=2m
V1 IN 0 3.3
Rload OUT 0 .1
C2 P001 0 4.7n
C3 P002 0 330p
R4 N003 P002 17.5k
C1 OUT 0 47µ x7 Rser=5m
R3 OUT N001 500k
R5 N004 0 274k
XU1 IN IN N002 OUT 0 0 N004 N001 IN N003 P001 LTC3310S-1
.tran .4m startup
.lib LTC3310S-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3310S.asc
L1 N002 OUT 220n Rser=2m
R1 OUT N004 562K
V1 IN 0 5
R2 N004 0 100K
C5 OUT N004 15p
Rload OUT 0 .5
C2 N003 0 4.7n
XU1 IN IN N002 N004 0 0 N007 N001 IN N006 N003 LTC3310S
C3 N005 0 220p
R4 N006 N005 10K
C1 OUT 0 47µ
R3 OUT N001 500K
R5 N007 0 274K
.tran .4m startup
.lib LTC3310S.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3311S.asc
L1 N002 OUT 220n Rser=2m
R1 OUT N004 562K
V1 IN 0 5
R2 N004 0 100K
C5 OUT N004 15p
Rload OUT 0 .5
C2 N003 0 4.7n
C3 N005 0 220p
R4 N006 N005 10K
C1 OUT 0 47µ
R3 OUT N001 500K
R5 N007 0 274K
XU1 IN IN N002 N004 0 0 N007 N001 IN N006 N003 LTC3311S
.tran .4m startup
.lib LTC3311S.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3315A.asc
L1 N002 OUT1 680n Rser=2m
R1 OUT1 N003 140K
V1 IN 0 3.3
R2 N003 0 100K
C1 OUT1 0 33µ
C3 OUT1 N003 6.8p
Rload1 OUT1 0 .8
R3 OUT1 N001 500K
L2 N004 OUT2 680n Rser=2m
R4 OUT2 N005 140K
R5 N005 0 100K
C2 OUT2 0 33µ
C4 OUT2 N005 6.8p
Rload2 OUT2 0 .8
XU1 IN IN N002 N003 0 N005 IN N001 0 N004 LTC3315A
.tran 1.5m startup
.lib LTC3315A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3330.asc
XU1 N012 N005 N010 0 0 0 N001 N003 NC_01 N008 N009 N004 N005 N007 N006 N013 N001 N001 N001 N014 N005 N001 0 N001 N001 N011 NC_02 NC_03 NC_04 0 0 N001 0 LTC3330
I1 0 N002 4m
R1 N002 N003 10
R2 N002 0 5K
D1 N002 0 SOLA
C1 N008 0 10µ
C2 N008 N009 1µ
C3 N010 0 4.7µ
C4 N011 0 1µ
V1 N013 0 4.5
L1 N004 N005 22µ Rser=50m
L2 N006 N007 22µ Rser=50m
C5 N005 0 4.7µ Rser=10m
C6 N005 N012 10m
C7 N012 0 10m
R3 N005 0 66
C8 N014 0 22µ Rser=5m
R4 N014 0 60
V2 N001 0 5
I2 N012 N005 pwl(0 0 20u 800 40u 0)
I3 0 N012 pwl(0 0 20u 800 40u 0)
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model SOLA D(Ron=.5K Roff=1G Vfwd=4 epsilon=1.2)
.tran 30m startup
.lib LTC3330.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3331.asc
I1 0 N001 4m
R1 N001 N002 10
R2 N001 0 5K
D1 N001 0 SOLA
C1 N007 0 22µ
C2 N007 N008 1µ
C3 N009 0 4.7µ
C4 N013 0 .1µ
L1 N003 N004 22µ Rser=50m
L2 N005 N006 22µ Rser=50m
C5 N004 0 4.7µ Rser=10m
C6 N004 N011 10m
C7 N011 0 10m
R3 N004 0 1K
V2 N014 0 5
I2 N011 N004 pwl(0 0 20u 430 40u 0)
I3 0 N011 pwl(0 0 20u 430 40u 0)
XU1 N011 N004 N009 0 0 0 N014 N002 NC_01 N007 N008 N003 N004 N006 N005 N012 N014 N014 N014 N012 N015 0 0 0 NC_02 N013 N010 NC_03 NC_04 0 0 0 0 LTC3331
R4 N010 N012 10K
C8 N015 0 1m ic=3.4
C9 N012 0 4.7µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model SOLA D(Ron=.5K Roff=1G Vfwd=4 epsilon=1.2)
.tran 1 startup
.lib LTC3331.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3350.asc
XU1 MP_01 MP_02 MP_03 NC_04 N014 N016 N001 0 N017 MP_05 N019 MP_06 MP_07 MP_08 MP_09 MP_10 N018 N020 N015 N002 CAP N011 N013 N010 N008 N007 N012 N004 N004 OUT N003 N005 N006 IN MP_11 MP_12 N009 NC_13 0 LTC3350
V1 IN 0 12
R1 IN N009 806K
R2 N009 0 100K
C1 N013 0 1µ
C2 N014 0 .01µ
R3 N017 0 71.5K
R4 N019 0 121
M1 N003 N006 IN IN IRF8910
C3 N003 N005 1µ
R5 OUT N003 16m
M2 OUT N002 CAP CAP IRF8910
C4 N004 0 4.7µ
M3 OUT N008 N010 N010 BSZ060NE2LS
M4 N010 N012 0 0 BSZ060NE2LS
L1 N010 N011 3.3µ Rser=10m
R6 N011 CAP 6m
C5 CAP 0 22µ x4 V=25 Irms=0 Rser=0.003 Lser=0 mfg="TDK" pn="C575OX5RIE226M" type="X5R"
D1 N004 N007 CMDSH2-3
C6 N007 N010 .1µ
C7 CAP N015 .1µ
C8 N018 N020 .1µ
R7 CAP N016 866K
R8 N016 0 118K
Csupercap CAP 0 1m Rser=.1
R9 OUT N001 866K
R10 N001 0 118K
C10 OUT 0 47µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
C11 OUT 0 2.2µ x2 V=25 Irms=6.893 Rser=0.005 Lser=0 mfg="KEMET" pn="C1210C225K3PAC" type="X5R"
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 10m startup
* Note: 1. The real part allows up to 4 supercap to be charged in series, \n              with internal balancer and active shunt regulator to gurantee \n              them to have even voltage. The model does not support these\n              features, even though users can put capacitors in series.\n          2. GPI pin is not modeled.
.lib LTC3350.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3355.asc
XU1 N005 N006 NC_01 IN N004 N001 N003 N002 NC_02 NC_03 N008 N010 NC_04 CAP OUT N007 MP_05 N002 N009 N011 0 LTC3355 Delay_RSTB=1m
V1 IN 0 12
C1 N001 N004 1µ
C2 0 N002 1µ
R1 N004 IN .091
R2 IN N005 2.49Meg
R3 N005 0 200K
R4 N010 0 60.4K
R5 N011 0 200K
C3 N009 0 220p Rser=154K
L1 N003 OUT 6.8µ Rser=20m
D1 0 N003 B520C
R6 OUT N006 402K
R7 N006 0 100K
C4 OUT 0 47µ Rser=20m
C5 OUT N006 4.7p
Rload OUT 0 50
L2 N007 CAP 3.3µ Rser=20m
R8 CAP N008 665K
R9 N008 0 332K
CSCAP CAP 0 1m Rser=20m
D2 N007 OUT B520C
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
.lib LTC3355.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3370.asc
V1 IN 0 5
L1 N001 OUT {2.2µ/chan} Rser=20m
C1 OUT 0 {14µ*chan} Rser={2m/chan}
R1 OUT N002 1.02Meg
R2 N002 0 324K
R3 N003 0 402K
XU1 N003 0 IN N002 N001 IN IN 0 NC_01 LTC3370 LTC3370 CHAN={chan}
Rload OUT 0 {3/chan}
.tran 1.5m startup
.param CHAN=4
* The "CHAN" parameter should be set to the number of power stages used in parallel.\nThe external components have been  scaled appropriately for convenience.  The 14µ\noutput capacitor models a 22µF 0805  capacitance at 3.3V
.lib LTC3370.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3371.asc
V1 IN 0 5
L1 N001 OUT1 2.2µ Rser=7m
C1 OUT1 0 47µ Rser=3m
Rload1 OUT1 0 1.2
R1 N005 IN 100K
R2 N007 IN 100K
R3 N009 IN 100K
R4 N010 IN 100K
R5 OUT1 N002 232K
R6 N002 0 464K
L2 N003 OUT2 2.2µ Rser=7m
C2 OUT2 0 47µ Rser=3m
Rload2 OUT2 0 2.5
R7 OUT2 N004 665K
R8 N004 0 309K
L3 N006 OUT3 2.2µ Rser=7m
C3 OUT3 0 47µ Rser=3m
Rload3 OUT3 0 3.3
R9 OUT3 N008 511K
R10 N008 0 162K
L4 N011 OUT4 2.2µ Rser=7m
C4 OUT4 0 47µ Rser=3m
Rload4 OUT4 0 1.8
R11 OUT4 N012 806K
R12 N012 0 649K
R13 N013 0 402K
XU1 IN NC_01 N005 IN N002 IN N001 N001 IN IN N003 N003 IN N004 IN N007 0 0 0 NC_02 NC_03 NC_04 N009 IN N008 IN N006 N006 IN IN N011 N011 IN N012 IN N010 N013 IN 0 LTC3371
.tran 2m startup
* 1.2V, 2A
* 2.5V, 2A
* 3.3V, 2A
* 1.8V, 2A
.lib LTC3371.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3374.asc
XU1 N001 IN N003 N004 IN N002 N006 IN N005 N007 IN N008 IN IN N010 0 N013 IN IN N011 IN N009 N012 IN N014 N018 IN N016 N015 IN N017 IN IN 0 IN MP_01 IN IN 0 LTC3374
V1 IN 0 5
R1 IN N010 100K
R2 N013 0 402K
L1 N003 OUT1 2.2µ Rser=50m
R3 OUT1 N001 1.02Meg
R4 N001 0 324K
C1 OUT1 0 22µ Rser=20m
Rload1 OUT1 0 3.3
L2 N004 OUT2 2.2µ Rser=50m
R5 OUT2 N002 1Meg
R6 N002 0 365K
C2 OUT2 0 22µ Rser=20m
Rload2 OUT2 0 3
L3 N005 OUT3 2.2µ Rser=50m
R7 OUT3 N006 1.02Meg
R8 N006 0 475K
C3 OUT3 0 22µ Rser=20m
Rload3 OUT3 0 2.5
L4 N007 OUT4 2.2µ Rser=50m
R9 OUT4 N008 1Meg
R10 N008 0 665K
C4 OUT4 0 22µ Rser=20m
Rload4 OUT4 0 2
L5 N009 OUT5 2.2µ Rser=50m
R11 OUT5 N011 255K
R12 N011 0 1.02Meg
C5 OUT5 0 22µ Rser=20m
Rload5 OUT5 0 1
L6 N012 OUT6 2.2µ Rser=50m
R13 OUT6 N014 232K
R14 N014 0 464K
C6 OUT6 0 22µ Rser=20m
Rload6 OUT6 0 1.2
L7 N016 OUT7 2.2µ Rser=50m
R15 OUT7 N018 715K
R16 N018 0 806K
C7 OUT7 0 22µ Rser=20m
Rload7 OUT7 0 1.5
L8 N015 OUT8 2.2µ Rser=50m
R17 OUT8 N017 806K
R18 N017 0 649K
C8 OUT8 0 22µ Rser=20m
Rload8 OUT8 0 1.8
.tran 1.1m startup
.lib LTC3374.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3374A.asc
V1 IN 0 5
R1 IN N010 100K
R2 N013 0 402K
L1 N003 OUT1 2.2µ Rser=50m
R3 OUT1 N001 1.02Meg
R4 N001 0 324K
C1 OUT1 0 22µ Rser=20m
Rload1 OUT1 0 4
L2 N004 OUT2 2.2µ Rser=50m
R5 OUT2 N002 1Meg
R6 N002 0 365K
C2 OUT2 0 22µ Rser=20m
Rload2 OUT2 0 4
L3 N005 OUT3 2.2µ Rser=50m
R7 OUT3 N006 1.02Meg
R8 N006 0 475K
C3 OUT3 0 22µ Rser=20m
Rload3 OUT3 0 3
L4 N007 OUT4 2.2µ Rser=50m
R9 OUT4 N008 1Meg
R10 N008 0 665K
C4 OUT4 0 22µ Rser=20m
Rload4 OUT4 0 3
L5 N009 OUT5 2.2µ Rser=50m
R11 OUT5 N011 255K
R12 N011 0 1.02Meg
C5 OUT5 0 22µ Rser=20m
Rload5 OUT5 0 2
L6 N012 OUT6 2.2µ Rser=50m
R13 OUT6 N014 232K
R14 N014 0 464K
C6 OUT6 0 22µ Rser=20m
Rload6 OUT6 0 2
L7 N016 OUT7 2.2µ Rser=50m
R15 OUT7 N018 715K
R16 N018 0 806K
C7 OUT7 0 22µ Rser=20m
Rload7 OUT7 0 2
L8 N015 OUT8 2.2µ Rser=50m
R17 OUT8 N017 806K
R18 N017 0 649K
C8 OUT8 0 22µ Rser=20m
Rload8 OUT8 0 2.5
XU1 N001 IN N003 N004 IN N002 N006 IN N005 N007 IN N008 IN IN N010 0 N013 IN IN N011 IN N009 N012 IN N014 N018 IN N016 N015 IN N017 IN IN 0 IN MP_01 IN IN 0 LTC3374A
.tran 1.1m startup
.lib LTC3374A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3375.asc
V1 IN 0 5
L1 N001 OUT 2.2µ Rser=20m
C1 OUT 0 14µ Rser=2m
R2 OUT N002 590K
R3 N002 0 200K
Rload OUT 0 3
R4 N003 0 402K
XU1 N003 NC_01 IN N002 N001 MP_02 IN 0 0 LTC3375
.tran 2m startup
.lib LTC3375.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3376.asc
XU1 N004 N002 IN N003 N001 0 IN IN OUT N002 0 N005 N006 NC_01 LTC3376 LTC3376 CHAN={CHAN}
L1 N001 OUT {4.7µ/CHAN}
C1 OUT 0 {8µ*CHAN}
Rload OUT 0 {5/CHAN}
R1 OUT N003 1.15Meg
R2 N003 0 100K
R3 OUT N005 100K
R4 N006 0 {10K/CHAN}
R5 N004 0 402K
C2 N002 0 4.7µ
V1 IN 0 12
.tran 1.5m startup
* The "CHAN" parameter should be set to the number of power stages used in parallel\nwith the buck controller you are simulating.The external components have been \nscaled appropriately for convenience.  The 8µF output cpacitor models a 22µF 0805 \ncapacitance at 5V.
.param CHAN=1
.lib LTC3376.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3388-1.asc
XU1 N001 0 N002 IN N003 OUT N001 0 0 NC_01 0 LTC3388-1
V1 IN 0 5
L1 N003 OUT 100µ Rser=10m Rpar=20K
C1 OUT 0 47µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
Rload OUT 0 24
C2 N002 IN 1µ
.tran 5m startup
.lib LTC3388-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3388-3.asc
V1 IN 0 5
L1 N003 OUT 100µ Rser=10m Rpar=20K
C1 OUT 0 47µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
Rload OUT 0 1K
XU1 N001 0 N002 IN N003 OUT N001 0 0 NC_01 0 LTC3388-3
C2 N002 IN 1µ
.tran 10m startup
.lib LTC3388-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3400-1.asc
L1 IN N001 4.7µ Rser=0.1
R1 OUT N002 1.02Meg
R2 N002 0 604K
V1 IN 0 1.4
C1 OUT 0 4.7µ
XU1 N001 0 N002 IN OUT IN LTC3400-1
Rload OUT 0 50
.tran 250u startup
.lib LTC3400-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3400.asc
XU1 N001 0 N003 N002 OUT IN LTC3400
L1 IN N001 4.7µ Rser=0.1
R1 OUT N003 1.02Meg
R2 N003 0 604K
V1 IN 0 1.4
C1 OUT 0 4.7µ
Rload OUT 0 50
R3 IN N002 1Meg
.tran 250u startup
.lib LTC3400.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3400B.asc
L1 IN N001 4.7µ Rser=0.1
R1 OUT N002 1.02Meg
R2 N002 0 604K
V1 IN 0 1.4
C1 OUT 0 4.7µ
XU1 N001 0 N002 IN OUT IN LTC3400B
Rload OUT 0 25
.tran 200u startup
.lib LTC3400B.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3401.asc
L1 IN N001 4.7µ Rpar=5K
R1 N006 0 15K
R2 N004 N003 40.2K
C1 N003 0 470p
C2 N004 0 20p
R3 OUT N005 909K
R4 N005 0 549K
V1 IN 0 1.2
C3 OUT 0 22µ Rser=.1
R5 IN N002 5K
XU1 N006 0 IN N001 0 N002 OUT N005 N004 IN LTC3401
Rload OUT 0 20
.tran 750u startup
.lib LTC3401.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3402.asc
R1 N006 0 30K
R2 N004 N003 82K
C1 N003 0 470p
C2 N004 0 4.7p
V1 IN 0 3
L1 IN N001 2.2µ
R3 N005 0 549K
R4 OUT N005 909K
C3 OUT 0 22µ Rser=.1
Rload OUT 0 6
R6 IN N002 100K
XU1 N006 0 IN N001 0 N002 OUT N005 N004 IN LTC3402
.tran 250u startup
.lib LTC3402.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3403.asc
V1 IN 0 5
C2 OUT 0 4.7µ
L1 N002 OUT 2.2µ
Rload OUT 0 10
V2 N003 0 PWL(0 0 100u .6)
XU1 N001 IN 0 N002 IN IN N003 OUT LTC3403
.tran 200u startup
.lib LTC3403.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3404.asc
V1 IN 0 5
C1 N003 0 220p
C2 OUT 0 22µ
C3 OUT N002 20p
L1 N001 OUT 4.7µ
R1 OUT N002 887K
R2 N002 0 280K
Rload OUT 0 10
XU1 IN N003 N002 0 N001 IN IN LTC3404
.tran 500u startup
.lib LTC3404.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3405.asc
V1 IN 0 5
C2 OUT 0 22µ
C3 OUT N002 20p
L1 N001 OUT 4.7µ
R1 OUT N002 887K
R2 N002 0 280K
Rload OUT 0 25
XU1 IN 0 N001 IN N002 0 LTC3405
.tran 500u startup
.lib LTC3405.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3405A-1.375.asc
V1 IN 0 5
C2 OUT 0 22µ
L1 N001 OUT 4.7µ
Rload OUT 0 10
XU1 IN 0 N001 IN OUT 0 LTC3405A-x.x top=64.1K bot=440K
.tran 500u startup
.lib LTC3405A-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3405A-1.5.asc
V1 IN 0 5
C2 OUT 0 22µ
L1 N001 OUT 4.7µ
Rload OUT 0 10
XU1 IN 0 N001 IN OUT 0 LTC3405A-x.x top=110K bot=440K
.tran 500u startup
.lib LTC3405A-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3405A-1.8.asc
V1 IN 0 5
C1 OUT 0 22µ
L1 N001 OUT 4.7µ
Rload OUT 0 10
XU1 IN 0 N001 IN OUT 0 LTC3405A-x.x top=180K bot=360K
.tran 500u startup
.lib LTC3405A-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3405A.asc
V1 IN 0 5
C1 OUT 0 22µ
C2 OUT N002 20p
L1 N001 OUT 4.7µ
R1 OUT N002 887K
R2 N002 0 280K
Rload OUT 0 10
XU1 IN 0 N001 IN N002 0 LTC3405A
.tran 1m startup
.lib LTC3405A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3406-1.2.asc
V1 IN 0 5
C1 OUT 0 22µ
L1 N001 OUT 4.7µ
Rload OUT 0 5
XU1 IN 0 N001 IN OUT LTC3406-x.x top=217K bot=220K
.tran 500u startup
.lib LTC3406-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3406-1.5.asc
V1 IN 0 5
C1 OUT 0 22µ
L1 N001 OUT 4.7µ
Rload OUT 0 10
XU1 IN 0 N001 IN OUT LTC3406-x.x top=330K bot=220K
.tran 500u startup
.lib LTC3406-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3406-1.8.asc
V1 IN 0 5
C1 OUT 0 22µ
L1 N001 OUT 4.7µ
Rload OUT 0 10
XU1 IN 0 N001 IN OUT LTC3406-x.x top=360K bot=180K
.tran 500u startup
.lib LTC3406-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3406.asc
V1 IN 0 5
C2 OUT 0 22µ
L1 N001 OUT 4.7µ
XU1 IN 0 N001 IN N002 LTC3406
R1 OUT N002 887K
R2 N002 0 280K
Rload OUT 0 10
.tran 500u startup
.lib LTC3406.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3406A.asc
V1 IN 0 3.5
C2 OUT 0 10µ
L1 N001 OUT 2.2µ
R3 OUT 0 10
R1 OUT N002 619K
R2 N002 0 309K
XU1 IN 0 N001 IN N002 LTC3406A
C1 OUT N002 22p
.tran 1.25m startup
.lib LTC3406A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3406AB.asc
V1 IN 0 3.5
C2 OUT 0 10µ
L1 N001 OUT 2.2µ
R3 OUT 0 10
R1 OUT N002 619K
R2 N002 0 309K
C1 OUT N002 22p
XU1 IN 0 N001 IN N002 LTC3406AB
.tran 1.25m startup
.lib LTC3406AB.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3406B-1.2.asc
V1 IN 0 5
C1 OUT 0 22µ
L1 N001 OUT 4.7µ
Rload OUT 0 10
XU1 IN 0 N001 IN OUT LTC3406B-1.2
.tran 500u startup
.lib LTC3406B-1.2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3406B-1.5.asc
V1 IN 0 5
C1 OUT 0 22µ
L1 N001 OUT 4.7µ
Rload OUT 0 5
XU1 IN 0 N001 IN OUT LTC3406B-x.x top=330K bot=220K
.tran 500u startup
.lib LTC3406B-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3406B-1.8.asc
V1 IN 0 5
C1 OUT 0 22µ
L1 N001 OUT 4.7µ
Rload OUT 0 3
XU1 IN 0 N001 IN OUT LTC3406B-x.x top=360K bot=180K
.tran 500u startup
.lib LTC3406B-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3406B-2.asc
V1 IN 0 5
C2 OUT 0 10µ
L1 N001 OUT 2.2µ
Rload OUT 0 5
R1 OUT N002 887K
R2 N002 0 280K
XU1 IN 0 N001 IN N002 LTC3406B-2
.tran 500u startup
.lib LTC3406B-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3406B.asc
V1 IN 0 5
C2 OUT 0 22µ
L1 N001 OUT 4.7µ
Rload OUT 0 5
R1 OUT N002 887K
R2 N002 0 280K
XU1 IN 0 N001 IN N002 LTC3406B
.tran 500u startup
.lib LTC3406B.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3407-2.asc
V1 IN 0 5
C1 OUT1 0 10µ
L1 N002 OUT1 2.2µ
R1 N004 0 443.5K
R2 OUT1 N004 887K
C3 OUT2 0 10µ
L2 N001 OUT2 2.2µ
R3 N003 0 280K
R4 OUT2 N003 887K
C4 OUT2 N003 22p
C5 OUT1 N004 22p
XU1 N004 IN IN N002 0 IN N001 MP_01 IN N003 LTC3407-2
Rload1 OUT1 0 100
Rload2 OUT2 0 100
.tran 250u startup
.lib LTC3407-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3407-3.asc
V1 IN 0 5
C1 OUT1 0 10µ
L1 N002 OUT1 2.2µ
C3 OUT2 0 10µ
L2 N001 OUT2 2.2µ
Rload1 OUT1 0 3
Rload2 OUT2 0 5
XU1 OUT1 IN IN N002 0 IN N001 MP_01 IN OUT2 LTC3407-3
.tran 200u startup
.lib LTC3407-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3407-4.asc
V1 IN 0 5
C2 OUT1 0 10µ
L1 N002 OUT1 2.2µ
R1 N004 0 443.5K
R2 OUT1 N004 887K
C1 OUT2 0 10µ
L2 N001 OUT2 2.2µ
R5 N003 0 280K
R6 OUT2 N003 887K
C3 OUT2 N003 22p
C5 OUT1 N004 22p
XU1 N004 IN IN N002 0 IN N001 MP_01 IN N003 LTC3407-2
Rload1 OUT1 0 100
Rload2 OUT2 0 100
.tran 250u startup
.lib LTC3407-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3407.asc
V1 IN 0 5
C1 OUT1 0 10µ
L1 N002 OUT1 2.2µ
XU1 N004 IN IN N002 0 IN N001 MP_01 IN N003 LTC3407
R1 N004 0 443.5K
R2 OUT1 N004 887K
C3 OUT2 0 10µ
L2 N001 OUT2 2.2µ
R3 N003 0 280K
R4 OUT2 N003 887K
C4 OUT2 N003 22p
C5 OUT1 N004 22p
Rload1 OUT1 0 100
Rload2 OUT2 0 100
.tran 250u startup
.lib LTC3407.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3407A-2.asc
V1 IN 0 5
C1 OUT1 0 10µ
L1 N002 OUT1 2.2µ
C2 IN 0 22µ
R1 N004 0 443.5K
R2 OUT1 N004 887K
C3 OUT2 0 10µ
L2 N001 OUT2 2.2µ
R3 N003 0 280K
R4 OUT2 N003 887K
C4 OUT2 N003 22p
C5 OUT1 N004 22p
Rload1 OUT1 0 100
Rload2 OUT2 0 100
XU1 N004 IN IN N002 0 IN N001 MP_01 IN N003 LTC3407A-2
.tran 250u startup
.lib LTC3407A-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3407A.asc
V1 IN 0 5
C1 OUT1 0 10µ
L1 N002 OUT1 2.2µ
C2 IN 0 22µ
R1 N004 0 443.5K
R2 OUT1 N004 887K
C3 OUT2 0 10µ
L2 N001 OUT2 2.2µ
R3 N003 0 280K
R4 OUT2 N003 887K
C4 OUT2 N003 22p
C5 OUT1 N004 22p
Rload1 OUT1 0 100
Rload2 OUT2 0 100
XU1 N004 IN IN N002 0 IN N001 MP_01 IN N003 LTC3407A
.tran 250u startup
.lib LTC3407A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3408.asc
V1 IN 0 3.6
L1 N001 OUT 4.7µ
Rload OUT 0 3
XU1 OUT IN 0 N001 IN N002 LTC3408
V2 N002 0 .6
C2 OUT 0 4.7µ
.tran 100u startup
.lib LTC3408.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3409.asc
XU1 N003 0 IN MP_01 0 N001 IN N002 LTC3409
L1 N001 OUT 2.2µ
R1 OUT N003 255K
R2 N003 0 133K
V1 IN 0 5
C1 OUT 0 10µ
C2 OUT N003 10p
Rload OUT 0 100
V2 N002 0 SINE(1 1 1Meg)
.tran 1.2m startup
.lib LTC3409.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3410-1.2.asc
V1 IN 0 5
L1 N001 OUT 4.7µ
Rload OUT 0 10
C2 OUT 0 4.7µ
XU1 IN 0 N001 IN MP_01 OUT LTC3410-x.x top=180K bot=360K
.tran 250u startup
.lib LTC3410-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3410-1.65.asc
V1 IN 0 5
L1 N001 OUT 4.7µ
Rload OUT 0 10
C2 OUT 0 4.7µ
XU1 IN 0 N001 IN MP_01 OUT LTC3410-x.x top=381K bot=360K
.tran 250u startup
.lib LTC3410-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3410-1.875.asc
V1 IN 0 5
L1 N001 OUT 4.7µ
Rload OUT 0 10
C2 OUT 0 4.7µ
XU1 IN 0 N001 IN MP_01 OUT LTC3410-x.x top=484K bot=360K
.tran 250u startup
.lib LTC3410-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3410.asc
V1 IN 0 5
L1 N001 OUT 4.7µ
R1 OUT N002 887K
R2 N002 0 412K
XU1 IN 0 N001 IN MP_01 N002 LTC3410
C1 OUT N002 10p
C2 OUT 0 4.7µ
Rload OUT 0 100
.tran 250u startup
.lib LTC3410.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3410B-1.2.asc
V1 IN 0 5
L1 N001 OUT 4.7µ
Rload OUT 0 20
C1 OUT 0 4.7µ
XU1 IN 0 N001 IN MP_01 OUT LTC3410B-x.x top=180K bot=360K
.tran 250u startup
.lib LTC3410B-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3410B-1.875.asc
V1 IN 0 5
L1 N001 OUT 4.7µ
Rload OUT 0 20
C1 OUT 0 4.7µ
XU1 IN 0 N001 IN MP_01 OUT LTC3410B-x.x top=484K bot=360K
.tran 250u startup
.lib LTC3410B-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3410B.asc
V1 IN 0 5
L1 N001 OUT 4.7µ
R1 OUT N002 887K
R2 N002 0 412K
C1 OUT N002 10p
C2 OUT 0 4.7µ
XU1 IN 0 N001 IN MP_01 N002 LTC3410B
Rload OUT 0 20
.tran 250u startup
.lib LTC3410B.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3411.asc
XU1 N005 IN 0 N001 0 IN IN N006 N004 N003 LTC3411
L1 N001 OUT 2.2µ
R1 OUT N004 887K
V1 IN 0 5
R2 N004 0 412K
R3 N005 0 324K
R4 N003 N002 13K
C1 OUT 0 22µ
Rload OUT 0 10
C2 N002 0 1000p
R6 IN N006 10K
.tran 700u startup
.lib LTC3411.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3411A.asc
L1 N001 OUT 2.2µ
R1 OUT N003 887K
V1 IN 0 4
R2 N003 0 412K
R3 N004 0 549K
C1 OUT 0 22µ
C2 N002 0 680p Rser=12.1K
R4 IN N005 10K
XU1 N004 IN 0 N001 0 IN IN N005 N003 N002 LTC3411A
C3 OUT N003 22p
Rload OUT 0 2
.tran 1.5m startup
.lib LTC3411A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3412.asc
L1 N001 OUT 2.2µ
R1 OUT N003 887K
V1 IN 0 5
R2 N003 0 412K
R3 N007 0 324K
R4 N005 N004 13K
C1 OUT 0 22µ
Rload OUT 0 20
C2 N004 0 1000p
R6 IN N002 10K
XU1 N007 0 0 N001 0 IN IN N002 N003 N005 N006 LTC3412
C3 N006 0 .001µ
R7 IN N006 10K
.tran 500u startup
.lib LTC3412.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3412A.asc
L1 N003 OUT 2.2µ
R1 OUT N006 887K
V1 IN 0 5
R2 N006 0 412K
R3 N007 0 324K
R4 N005 N004 13K
C1 OUT 0 22µ
Rload OUT 0 20
C2 N004 0 1000p
R6 IN N002 10K
R7 IN N001 10K
XU1 N007 0 0 N003 0 IN IN N001 N006 N005 N002 LTC3412A
.tran 500u startup
.lib LTC3412A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3413.asc
L1 N001 OUT .47µ
V1 IN 0 2.5
R3 N006 0 324K
R4 N004 N003 5.11K
C1 OUT 0 200µ Rser=5m
Rload OUT 0 20
C2 N004 0 2200p
R6 IN N002 10K
C3 N005 0 .00001µ
XU1 N006 IN 0 N001 0 IN IN N002 OUT N003 N005 LTC3413
.tran 1m startup
.lib LTC3413.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3414.asc
L1 N003 OUT .47µ
R1 OUT N006 392K
V1 IN 0 5
R2 N006 N008 110K
R3 N007 0 294K
R4 N005 N004 13K
C1 OUT 0 22µ
C2 N004 0 470p
R5 IN N001 10K
C3 N002 0 1000p
XU1 N007 N008 0 N003 0 IN IN N001 N006 N005 N002 LTC3414
R6 N008 0 75K
R7 IN N002 2.2Meg
Rload OUT 0 1
.tran 1m startup
.lib LTC3414.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3415.asc
XU1 MP_01 0 0 IN MP_02 N003 MP_03 MP_04 MP_05 IN 0 N002 0 MP_06 MP_07 MP_08 MP_09 MP_10 MP_11 NC_12 NC_13 N001 MP_14 MP_15 MP_16 MP_17 MP_18 MP_19 N004 IN MP_20 IN 0 IN MP_21 MP_22 IN N005 LTC3415
V1 IN 0 3.6
L1 N003 OUT .2µ
C1 OUT 0 141µ
R1 N004 0 60K
R2 OUT N004 120K
C2 IN 0 66µ
Rload OUT 0 .3
.tran 200u startup
.lib LTC3415.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3416.asc
L1 N002 OUT .2µ
R1 OUT N005 255K
V1 IN 0 5
R2 N005 0 200K
R3 N006 0 127K
R4 N004 N003 7.5K
C1 OUT 0 100µ
C2 N003 0 820p
R5 IN N001 10K
XU1 N006 N007 0 N002 0 IN IN N001 N005 N004 IN LTC3416
V2 N007 0 PWL(0 0 1m 1)
Rload OUT 0 .45
.tran 1m
.lib LTC3416.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3417.asc
XU1 MP_01 IN IN N005 N003 N004 N006 IN IN 0 MP_02 0 N002 N007 0 0 0 N001 0 LTC3417
L1 N001 OUT1 1.5µ
R1 N003 0 412K
C1 OUT1 0 22µ
C2 N005 0 2200p Rser=5.9K
V1 IN 0 5
C3 N003 OUT1 22p Rpar=511K
L2 N002 OUT2 1.5µ
R2 N004 0 412K
C4 OUT2 0 10µ
C5 N004 OUT2 22p Rpar=866K
C6 0 N006 6800p Rser=2.87K
R3 IN N007 50K
Rload1 OUT1 0 5
Rload2 OUT2 0 10
.tran 200u startup
.lib LTC3417.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3417A-1.asc
L1 N001 OUT1 1.5µ
R1 N003 0 412K
C1 OUT1 0 47µ
C2 N005 0 2200p Rser=5.9K
V1 IN 0 3.6
C3 N003 OUT1 22p Rpar=511K
L2 N002 OUT2 2.2µ
R2 N004 0 412K
C4 OUT2 0 10µ
C5 N004 OUT2 22p Rpar=866K
C6 0 N006 6800p Rser=2.87K
Rload1 OUT1 0 1.2
Rload2 OUT2 0 2.5
XU1 MP_01 IN IN N005 N003 N004 N006 IN IN 0 MP_02 0 N002 MP_03 0 0 0 N001 0 LTC3417A
.tran 200u startup
.lib LTC3417A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3417A-2.asc
L1 N001 OUT1 1.5µ
R1 N003 0 412K
C1 OUT1 0 22µ
C2 N005 0 2200p Rser=5.9K
V1 IN 0 5
C3 N003 OUT1 22p Rpar=511K
L2 N002 OUT2 2.2µ
R2 N004 0 412K
C4 OUT2 0 10µ
C5 N004 OUT2 22p Rpar=866K
C6 0 N006 6800p Rser=2.87K
R3 IN N007 50K
Rload1 OUT1 0 5
Rload2 OUT2 0 10
XU1 MP_01 IN IN N005 N003 N004 N006 IN IN 0 MP_02 0 N002 N007 0 0 0 N001 0 LTC3417A
.tran 200u startup
.lib LTC3417A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3417A.asc
L1 N001 OUT1 1.5µ
R1 N003 0 412K
C1 OUT1 0 22µ
C2 N005 0 2200p Rser=5.9K
V1 IN 0 5
C3 N003 OUT1 22p Rpar=511K
L2 N002 OUT2 2.2µ
R2 N004 0 412K
C4 OUT2 0 10µ
C5 N004 OUT2 22p Rpar=866K
C6 0 N006 6800p Rser=2.87K
R3 IN N007 50K
XU1 MP_01 IN IN N005 N003 N004 N006 IN IN 0 MP_02 0 N002 N007 0 0 0 N001 0 LTC3417A
Rload1 OUT1 0 5
Rload2 OUT2 0 10
.tran 200u startup
.lib LTC3417A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3418.asc
L1 N003 OUT .2µ
R1 OUT N006 4.32K
V1 IN 0 5
R2 N006 N008 332
R3 N007 0 30.1K
R4 N005 N004 4.99K
C1 OUT 0 100µ Rser=3m x2
C2 N004 0 820p
R5 OUT N001 10K
C3 N002 0 1000p
R6 N008 0 1.69K
R7 IN N002 2.2Meg
XU1 N007 N008 0 N003 0 IN IN N001 N006 N005 N002 IN LTC3418
Rload OUT 0 .3125
.tran 1m startup
.lib LTC3418.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3419.asc
V1 IN 0 3.6
C3 OUT2 0 10µ
L2 N001 OUT2 3.3µ
Rload2 OUT2 0 3
R5 OUT2 N003 118K
R6 N003 0 59K
C4 OUT2 N003 22p
C1 OUT1 0 10µ
L1 N002 OUT1 3.3µ
Rload1 OUT1 0 4.16
XU1 N004 IN 0 N002 IN N001 IN N003 0 LTC3419
R2 OUT1 N004 187K
R3 N004 0 59K
C2 OUT1 N004 22p
.tran 1.2m startup
.lib LTC3419.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3420-1.asc
L1 IN N003 20µ Rpar=2K Rser=.1
L2 N005 N001 {20u*12*12} Rpar=1Meg
R1 N003 N002 51.1K
C1 OUT 0 .1µ Rpar=.1Meg
D1 N001 OUT D
R2 N006 0 2K
C2 N007 0 1n
R3 N004 IN 10K
V1 IN 0 5
XU1 N006 IN N002 IN 0 N003 N005 N004 IN N007 LT3420-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 10m startup
K1 L1 L2 1
.lib LT3420-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3420.asc
XU1 N006 IN N002 IN 0 N003 N005 N004 IN N007 LT3420
L1 IN N003 20µ Rpar=2K Rser=.1
L2 N005 N001 {20u*12*12} Rpar=1Meg
R1 N003 N002 51.1K
C1 OUT 0 .1µ Rpar=.1Meg
D1 N001 OUT D
R2 N006 0 2K
C2 N007 0 1000p
R3 N004 IN 10K
V1 IN 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 10m
K1 L1 L2 1
.lib LT3420.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3421.asc
XU1 N003 IN N002 0 N010 N009 MP_01 N007 N008 0 0 MP_02 MP_03 N001 MP_04 MP_05 OUT OUT MP_06 MP_07 IN N004 0 N005 LTC3421
C1 N009 0 .001µ
R1 N010 0 28K
R2 N007 0 45.3K
R3 N006 N005 100K
C2 N006 0 470p
R4 N003 0 200K
R5 OUT N003 340K
C3 OUT 0 22µ
L1 IN N001 4.7µ
V1 IN 0 1.8
R6 N008 0 20K
C4 N008 0 .01µ
Rload OUT 0 30
.tran .7m startup
.lib LTC3421.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3422.asc
R4 N002 0 549K
R5 OUT N002 931K
C3 OUT 0 22µ
R6 OUT 0 6.6
L1 IN N001 4.7µ
V1 IN 0 2
XU1 N001 IN N006 N003 IN N002 N004 N005 MP_01 OUT 0 LTC3422
C5 N003 0 .01µ
R9 N005 0 28K
C1 N004 0 1000p Rser=15K Cpar=22p
C7 N006 0 2200p
R1 N006 0 301K
.tran 4m startup
.lib LTC3422.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3423.asc
XU1 N006 N002 N001 N003 0 N002 OUT N007 N005 N002 LTC3423
R1 N006 0 30.1K
R2 N004 0 82K
R3 OUT N007 110K
R4 N007 0 249K
V1 N002 0 3
C1 OUT 0 44µ Rser=.1
V2 N001 0 1.2
L1 N001 N003 2.2µ
C2 N005 N004 470p
D1 N003 OUT 1N5817
Rload OUT 0 30
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LTC3423.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3424.asc
R1 N006 0 30.1K
R2 N005 N004 82K
R3 OUT N007 110K
R4 N007 0 249K
V1 N002 0 3
C1 N005 0 4.7p
C2 OUT 0 44µ
V2 N001 0 1.2
L1 N001 N003 2.2µ
C3 N004 0 470p
D1 N003 OUT 1N5817
Rload OUT 0 1K
XU1 N006 N002 N001 N003 0 N002 OUT N007 N005 N002 LTC3424
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 10m startup
.lib LTC3424.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3425.asc
XU1 0 MP_01 N001 OUT OUT N002 0 MP_02 0 OUT 0 N006 N008 N007 N005 N012 0 MP_03 N003 OUT OUT N004 0 MP_04 MP_05 0 N011 N009 IN MP_06 IN N010 LTC3425
L1 IN N001 2.7µ Rpar=2K
V1 IN 0 1.8
R1 N011 0 75K
R2 N009 0 15K
R3 N007 0 20K
C2 N007 0 .001µ
C3 N010 0 1000p
C4 N008 0 330p Rser=33K
R4 OUT N006 1Meg
R5 N006 0 590K
C5 OUT N006 22p Rser=10K
C6 OUT 0 4.7µ Rser=.01 x4
R6 OUT 0 50
L2 IN N002 2.7µ Rpar=2K
L3 IN N003 2.7µ Rpar=2K
L4 IN N004 2.7µ Rpar=2K
.tran .75m startup
.lib LTC3425.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3426.asc
R1 OUT N002 95.3K
R2 N002 0 30.9K
V1 IN 0 3.3
C1 OUT 0 22µ Rser=100m
L1 IN N001 2.2µ
D1 N001 OUT 1N5817
Rload OUT 0 10
XU1 N001 0 N002 IN OUT IN LTC3426
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran .5m startup
.lib LTC3426.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3427.asc
XU1 N001 0 IN IN N002 OUT LTC3427
L1 IN N001 4.7µ
R1 OUT N002 1Meg
R2 N002 0 604K
C1 OUT 0 4.7µ
V1 IN 0 2
Rload OUT 0 20
.tran 1m startup
.lib LTC3427.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3428.asc
R1 OUT N005 383K
R2 N005 0 121K
V1 IN 0 2.8
C1 OUT 0 22µ Rser=100m
L1 IN N001 2.2µ
D1 N001 OUT 1N5817
XU1 0 N001 OUT IN N003 N005 0 IN N004 0 LTC3428
D2 N004 OUT 1N5817
L2 IN N004 2.2µ
R3 N002 0 10K
C2 N003 N002 1000p
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LTC3428.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3429.asc
XU1 N001 0 N002 IN OUT IN LTC3429
L1 IN N001 4.7µ Rpar=5K
V1 IN 0 2
R1 OUT N002 1.02Meg
R2 N002 0 604K
C1 OUT 0 10µ Rser=1m
Rload OUT 0 20
.tran 1.5m startup
.lib LTC3429.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3430-1.asc
L1 N003 N002 30µ
C1 N005 0 2000p
C2 N003 N001 .33µ
D1 0 N003 MBRS340
C3 N002 0 100µ Rser=.1
R1 N002 N006 15.4K
R2 N006 0 4.99K
D2 N002 N001 1N914
V1 IN 0 20
Rload N002 0 1.5
XU1 0 N003 MP_01 IN MP_02 N001 MP_03 MP_04 MP_05 N002 N005 N006 MP_06 MP_07 N004 LT3430-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT3430-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3430.asc
L1 N003 N002 15µ
C1 N005 0 1000p
C2 N003 N001 .33µ
D1 0 N003 MBRS340
C3 N002 0 100µ Rser=.1
R1 N002 N006 15.4K
R2 N006 0 4.99K
D2 N002 N001 1N914
V1 IN 0 20
XU1 0 N003 MP_01 IN MP_02 N001 MP_03 MP_04 MP_05 N002 N005 N006 MP_06 MP_07 N004 LT3430
Rload N002 0 1.5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT3430.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3431.asc
L1 N002 OUT 10µ
C1 N005 0 250p
C2 N002 N001 .33µ
D1 0 N002 MBRS340
C3 OUT 0 47µ Rser=.1
R1 OUT N006 15.4K
R2 N006 0 4.99K
D2 OUT N001 1N914
V1 IN 0 20
XU1 0 N002 MP_01 IN MP_02 N001 MP_03 MP_04 MP_05 OUT N005 N006 MP_06 MP_07 N003 LT3431
C5 N005 N004 .015µ
R3 N004 0 1.5K
Rload OUT 0 1.5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 750u startup
.lib LT3431.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3433.asc
L1 N002 N006 100µ
V1 IN 0 8
R1 OUT N007 309K
R2 N007 0 50K
C1 OUT 0 22µ Rser=10m
C2 N004 0 1000p
R3 N005 N004 68K
C3 N003 0 .002µ
C4 N002 N001 .1µ
D1 N006 OUT 1N5818
D2 0 N002 1N5818
D3 OUT N001 1N4148
D4 OUT N008 1N4148
C5 0 N008 .01µ
XU1 0 N001 N002 IN IN N005 N007 MP_01 MP_02 N003 IN N008 OUT 0 N006 LT3433
Rload OUT 0 250
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT3433.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3434.asc
L1 N002 OUT 33µ
C1 0 N005 .01µ
C2 N002 N001 .68µ
D1 0 N002 MBRS340
C3 OUT 0 200µ Rser=50m
R1 OUT N007 165K
R2 N007 0 100K
D2 OUT N001 1N4148
V1 IN 0 24
C5 OUT N004 .1µ
C6 N006 0 470p
R3 N006 N005 1K
C7 N008 0 1000p
R4 N003 OUT 100K
C8 OUT N007 27p
XU1 MP_01 N002 MP_02 IN MP_03 N001 N008 0 N004 OUT N006 N007 N007 MP_04 IN N003 LT3434
Rload OUT 0 2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT3434.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3435.asc
L1 N002 OUT 15µ
C1 0 N005 1500p
C2 N002 N001 .33µ
D1 0 N002 MBRS340
C3 OUT 0 47µ Rser=.1
R1 OUT N007 165K
R2 N007 0 100K
D2 OUT N001 1N4148
V1 IN 0 15
C5 OUT N004 .1µ
C6 N006 0 100p
R3 N006 N005 10K
C7 N008 0 .001µ
R4 N003 OUT 100K
XU1 MP_01 N002 MP_02 IN MP_03 N001 N008 0 N004 OUT N006 N007 N007 MP_04 IN N003 LT3435
C8 OUT N007 27p
Rload OUT 0 1.65
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT3435.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3436.asc
L1 IN N002 3.9µ Rpar=10K
D1 N002 OUT PMEG2020AEA
R1 OUT N005 90.9K
R2 N005 0 10K
C1 OUT 0 22µ
C2 0 N004 470p
C3 N003 N004 .01µ
R3 N003 0 4.7K
V1 IN 0 5
XU1 IN N002 0 MP_01 N001 N005 N004 LT3436
Rload OUT 0 15
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 750u startup
.lib LT3436.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3437.asc
XU1 N002 IN N001 0 N003 OUT N005 N006 MP_01 IN LT3437
L1 N002 OUT 68µ
D1 0 N002 1N5817
D2 OUT N001 1N4148
C1 OUT 0 50µ
V1 IN 0 40
R1 OUT N006 165K
R2 N006 0 100K
C2 OUT N003 .1µ
C3 N005 N004 1500p
R3 N004 0 10K
C4 OUT N006 27p
C5 N001 N002 .1µ
Rload OUT 0 13.2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LT3437.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3439.asc
L1 N005 0 500µ
L2 IN N004 500µ
L3 0 N002 500µ
L4 N001 IN 500µ
D1 N005 OUT MBRS140
D2 N002 OUT MBRS140
R1 N006 0 16.9K
R2 N007 0 17K
C1 0 N003 1000p
V1 IN 0 5
C2 OUT 0 47µ
XU1 0 MP_01 N001 N007 MP_02 N003 N006 MP_03 MP_04 0 IN MP_05 IN N004 LT3439
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
K1 L1 L2 L3 L4 1.
.lib LT3439.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3440.asc
R1 N007 0 60K
XU1 N007 IN N001 N002 0 OUT IN N003 N004 N005 LTC3440
L1 N001 N002 10µ
V1 IN 0 3
R2 OUT N004 340K
R3 N004 0 200K
R4 N006 N005 120K
C1 N004 N006 330p
C2 OUT 0 22µ
C3 N003 0 .01µ
R5 IN N003 1Meg
Rload OUT 0 100
.tran 5m startup
.lib LTC3440.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3441.asc
L1 N001 N002 4.7µ
V1 IN 0 3
R1 OUT N003 340K
R2 N003 0 200K
R3 N006 N005 5K
C1 N003 N006 250p
C2 OUT 0 22µ Rser=10m
C3 N004 0 .001µ
R4 IN N004 500K
XU1 N004 0 0 N001 N002 MP_01 0 OUT IN IN N005 N003 LTC3441
C4 N003 OUT 150p
Rload OUT 0 10
.tran 1m startup
.lib LTC3441.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3442.asc
L1 N001 N002 4.7µ
V1 IN 0 3
R1 OUT N004 340K
R2 N004 0 200K
R3 N007 N006 15K
C1 N004 N007 470p
C2 OUT 0 22µ Rser=10m
C3 N004 N005 220p
XU1 N003 N008 0 N001 0 N002 N009 OUT IN 0 N006 N004 LTC3442
R4 N008 0 71.5K
R5 OUT N005 2.2K
R6 N009 0 200K
C4 0 N009 .001µ
C5 0 N003 .001µ
R7 IN N003 1Meg
Rload OUT 0 50
.tran 2m startup
.lib LTC3442.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3443.asc
L1 N001 N002 6µ
V1 IN 0 3
R1 OUT N003 340K
R2 N003 0 200K
C1 N003 N005 560p Rser=15K
C2 OUT 0 22µ Rser=10m
C3 N004 0 .001µ
R3 IN N004 500K
C4 N003 OUT 220p Rser=2.2K
XU1 N004 0 0 N001 N002 MP_01 0 OUT IN IN N005 N003 LTC3443
Rload OUT 0 3.3
.tran 1m startup
.lib LTC3443.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3444.asc
L1 N001 N002 2.2µ
V1 IN 0 3.6
R1 OUT N003 340K
R2 N003 0 267K
C1 OUT 0 4.7µ Rser=10m
XU1 IN N001 0 N002 OUT IN 0 N003 LTC3444
V2 N004 0 PULSE(.28 2.36 100u 10u 10u 140u 300u)
R3 N004 N003 205K
Iload OUT 0 100m
.tran 650u startup
.lib LTC3444.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3446.asc
V1 IN 0 3.6
L1 N001 OUT1 1.8µ
C1 OUT1 0 22µ
R1 OUT1 N003 59K
R2 N003 0 47.5K
C2 OUT2 0 2.2µ
R3 OUT2 N002 110K
R4 N002 0 40.2K
XU1 0 IN N004 NC_01 OUT2 OUT1 OUT3 IN N005 N002 IN N003 IN N001 0 LTC3446
C3 N004 0 1000p Rser=3.3K
C4 OUT3 0 2.2µ
R5 OUT3 N005 80.6K
R6 N005 0 40.2K
Rload1 OUT1 0 4.5
Rload2 OUT2 0 5
Rload3 OUT3 0 4
.tran 1.5m startup
.lib LTC3446.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3448.asc
XU1 N002 OUT OUT IN N001 0 MP_01 IN 0 LTC3448
V1 IN 0 3.3
L1 N001 OUT 2.2µ
R1 OUT N002 474K
R2 N002 0 316K
C1 OUT N002 22p
C2 OUT 0 15µ
Rload OUT 0 2.5
.tran 200u startup
.lib LTC3448.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3452.asc
L1 N001 N002 4.7µ
V1 IN 0 3
C1 N010 0 .02µ
D1 N003 N004 AOT-2015
C2 N003 0 4.7µ
XU1 IN IN N008 N005 N007 N009 N011 N012 0 N004 MP_01 N004 N006 IN N010 N003 N002 0 N001 IN LTC3452
R1 N008 0 10.2K
R2 N006 0 4.87K
D2 N003 N005 NSCW100
D3 N003 N007 NSCW100
D4 N003 N009 NSCW100
D5 N003 N011 NSCW100
D6 N003 N012 NSCW100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
.lib LTC3452.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3453.asc
L1 N001 N002 4.7µ
V1 N003 0 3.6
R1 0 N008 3.48K
R2 0 N007 8.25K
C2 N006 0 .05µ Rser=1K
D1 N004 N005 LXK2-PW14
C3 N004 0 4.7µ
XU1 N003 N003 N007 N005 0 N005 N005 MP_01 N005 N008 N003 N006 N004 N002 N001 N003 LTC3453
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 10m startup
.lib LTC3453.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3454.asc
L1 N001 N002 5µ
V1 N003 0 3.6
R1 0 N006 20.5K
XU1 N003 N003 N006 N008 N005 N002 N004 N007 N003 N001 0 LTC3454
R2 0 N008 3.65K
C2 N007 0 .01µ
D1 N004 N005 LXK2-PW14
C3 N004 0 10µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LTC3454.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3458.asc
L1 IN N001 10µ
R1 OUT N003 1.5Meg
R2 N003 0 316K
V1 IN 0 4.8
C1 OUT 0 22µ
C2 OUT N003 10p
XU1 N001 IN MP_01 IN N004 N002 N003 N005 0 N008 N007 OUT 0 LTC3458
R3 N006 N005 33K
C3 N006 0 560p
C4 N008 0 .001µ
C5 N007 0 .01µ
R4 N007 0 133K
R5 N004 0 124K
R6 N002 0 200K
Rload OUT 0 20
.tran 750u startup
.lib LTC3458.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3458L.asc
L1 IN N001 7.4µ
R1 OUT N003 1Meg
R2 N003 0 324K
V1 IN 0 3.65
C1 OUT 0 22µ
C2 OUT N003 10p
R3 N006 N005 33K
C3 N006 0 560p
C4 N008 0 .001µ
C5 N007 0 .01µ
R4 N007 0 133K
R5 N004 0 84.5K
R6 N002 0 200K
XU1 N001 IN MP_01 IN N004 N002 N003 N005 0 N008 N007 OUT 0 LTC3458L
Rload OUT 0 6.67
.tran 500u startup
.lib LTC3458L.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3459.asc
XU1 N001 0 N002 IN OUT IN LTC3459
L1 IN N001 22µ
R1 OUT N002 2Meg
R2 N002 0 365K
V1 IN 0 5
C1 OUT 0 4.7µ
C2 OUT N002 47p
Rload OUT 0 1K
.tran 1m startup
.lib LTC3459.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3460-1.asc
V1 IN 0 3.6
L1 IN N001 22µ
D1 N001 OUT CMDSH2-3
R1 OUT N002 1.6Meg
R2 N002 0 124K
C1 OUT 0 1µ V=25 Irms=7.25 Rser=0.004 Lser=0 mfg="KEMET" pn="C1206C105K3PAC" type="X5R"
Rload OUT 0 90K
XU1 N001 0 N002 IN IN LT3460-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT3460-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3460.asc
L1 IN N001 22µ Rpar=2K
V1 IN 0 5
D1 N001 OUT MBR0540
C1 OUT 0 1µ
R1 OUT N003 130K
R2 N003 0 15K
C2 OUT N003 22p
Rload OUT 0 171
R3 IN N002 10K
C3 N002 0 .1µ
XU1 N001 0 N003 N002 IN LT3460
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT3460.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3461.asc
L1 IN N001 15µ
V1 IN 0 5
C1 0 OUT 2.2µ
R1 OUT N003 261K
R2 N003 0 30.1K
XU1 N001 0 N003 N002 OUT IN LT3461
Rload OUT 0 300
C2 N003 OUT 15p
V2 N002 0 PWL(0 0 1m 5)
.tran 600u startup
.lib LT3461.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3461A.asc
L1 IN N001 15µ
V1 IN 0 5
C1 0 OUT 2.2µ
R1 OUT N003 261K
R2 N003 0 30.1K
Rload OUT 0 300
C2 N003 OUT 15p
V2 N002 0 PWL(0 0 1m 5)
XU1 N001 0 N003 N002 OUT IN LT3461A
.tran 600u startup
.lib LT3461A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3462.asc
R1 OUT N003 267K
R2 N003 N004 68.1K
L1 IN N001 22µ Rser=10m
V1 IN 0 5
C1 OUT 0 2.2µ
XU1 N001 0 N003 N004 N002 IN LT3462
L2 OUT N002 22µ Rser=10m
C2 N002 N001 1µ Rser=50m
C3 OUT N003 22p
Rload OUT 0 50
.tran 1m startup
.lib LT3462.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3462A.asc
R1 OUT N003 267K
R2 N003 N004 68.1K
L1 IN N001 22µ Rser=10m
V1 IN 0 5
C1 OUT 0 2.2µ
L2 OUT N002 22µ Rser=10m
C2 N002 N001 1µ Rser=50m
C3 OUT N003 22p
Rload OUT 0 50
XU1 N001 0 N003 N004 N002 IN LT3462A
.tran 500u startup
K1 L1 L2 1
.lib LT3462A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3463.asc
XU1 OUT1 N001 IN N005 N006 N004 N003 IN IN N002 0 LT3463
L1 IN N001 10µ
L2 IN N005 10µ
C1 N006 N005 1µ
D1 OUT2 N006 1N5817
V1 IN 0 4
R1 OUT1 N002 1Meg
R2 N002 0 90.9K
R3 N003 N004 154K
R4 N004 OUT2 1Meg
C2 OUT1 0 2.2µ
C3 OUT2 0 4.7µ
Rload2 OUT2 0 500
Rload1 OUT1 0 1.5K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT3463.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3463A.asc
L1 IN N001 10µ
L2 IN N005 10µ
C1 N006 N005 1µ
D1 OUT2 N006 1N5817
V1 IN 0 2.7
R1 OUT1 N002 1Meg
R2 N002 0 90.9K
R3 N003 N004 154K
R4 N004 OUT2 1Meg
C2 OUT1 0 2.2µ
C3 OUT2 0 4.7µ
XU1 OUT1 N001 IN N005 N006 N004 N003 IN IN N002 0 LT3463A
C4 N004 OUT2 10p
Rload2 OUT2 0 160
Rload1 OUT1 0 1.5K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT3463A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3464.asc
L1 IN N001 22µ
V1 IN 0 5
C1 OUT N002 .22µ
C2 N002 0 .33µ
R1 OUT N003 3.48Meg
R2 N003 0 294K
Rload OUT 0 2K
XU1 IN N003 OUT 0 N002 N001 IN IN LT3464
.tran 500u startup
.lib LT3464.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3465.asc
L1 IN N001 22µ
V1 IN 0 5
C1 N002 0 .22µ
R1 N005 0 10
XU1 N002 0 N005 IN IN N001 LT3465
D1 N002 N003 NSPW500BS
D3 N004 N006 NSPW500BS
D2 N003 N004 NSPW500BS
D4 N006 N005 NSPW500BS
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT3465.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3465A.asc
L1 IN N001 22µ
V1 IN 0 5
C1 N002 0 .22µ
R1 N003 0 10
D1 N002 N003 NSPW500BS N=4
XU1 N002 0 N003 IN IN N001 LT3465A
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 100u startup
.lib LT3465A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3466-1.asc
R1 N002 0 24.9K
R2 N004 0 63.4K
L1 IN N001 33µ
V1 IN 0 3
V2 N003 0 2
C1 OUT 0 1µ
R3 OUT N002 475K
Rload OUT 0 533
XU1 OUT N001 IN MP_01 MP_02 MP_03 MP_04 N004 N003 N002 0 LT3466-1
.tran 1m startup
.lib LT3466-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3466.asc
XU1 N002 N001 IN MP_01 MP_02 MP_03 MP_04 N005 N004 N003 0 LT3466
R1 N003 0 10
R2 N005 0 63.4K
L1 IN N001 47µ
V1 IN 0 3
V2 N004 0 2
D1 N002 N003 NSPW500BS N=8
C1 N002 0 2.2µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT3466.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3467.asc
V1 IN 0 3
R1 OUT N002 402K
R2 N002 0 133K
L1 IN N001 2.7µ Rser=0.182
D1 N001 OUT MBR0520L
C1 OUT 0 15µ
XU1 N001 0 N002 IN N003 IN LT3467
C3 N003 0 .0047µ
C4 OUT N002 3.3p
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT3467.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3467A.asc
V1 IN 0 3
R1 OUT N002 402K
R2 N002 0 133K
L1 IN N001 2.7µ Rser=0.182
D1 N001 OUT MBR0520L
C2 OUT 0 15µ
C3 N003 0 .0047µ
C4 OUT N002 3.3p
XU1 N001 0 N002 IN N003 IN LT3467A
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT3467A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3468-1.asc
L1 IN N003 20µ Rpar=2K Rser=.1
L2 0 N001 {20u*10.2*10.2} Rpar=1Meg
C1 OUT 0 .1µ
D1 N001 OUT D
R3 N002 IN 10K
V1 IN 0 5
C3 N001 0 10p
D2 0 N003 1N5817
XU1 N003 0 N002 IN IN LT3468-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 10m startup
K1 L1 L2 1
.lib LT3468-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3468-2.asc
L1 IN N003 20µ Rpar=2K Rser=.1
L2 0 N001 {20u*10.2*10.2} Rpar=1Meg
C1 OUT 0 .1µ
D1 N001 OUT D
R3 N002 IN 10K
V1 IN 0 5
C3 N001 0 10p
D2 0 N003 1N5817
XU1 N003 0 N002 IN IN LT3468-2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 10m startup
K1 L1 L2 1
.lib LT3468-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3468.asc
L1 IN N003 20µ Rpar=2K Rser=.1
L2 0 N001 {20u*10.2*10.2} Rpar=1Meg
C1 OUT 0 .1µ
D1 N001 OUT D
R3 N002 IN 10K
V1 IN 0 5
C3 N001 0 10p
XU1 N003 0 N002 IN IN LT3468
D2 0 N003 1N5817
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 10m startup
K1 L1 L2 1
.lib LT3468.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3469.asc
L1 N001 N002 47µ
V1 N001 0 5
C1 0 N003 .22µ
R1 OUT N007 100K
XU1 OUT N004 N001 0 N002 N003 N006 N007 LT3469
R2 N003 N004 453K
R3 0 N004 16.5K
R4 N007 0 10K
R5 N006 N005 9.09K
V2 N005 0 PULSE(0 3 0 5u 5u 0 10u)
R6 N008 OUT 10K
V3 N008 0 PULSE(0 50 0 1u 1u .5m 1m)
.tran 2m startup
.lib LT3469.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3470.asc
XU1 IN MP_01 IN 0 N002 N001 OUT N003 LT3470
V1 IN 0 10
L1 N002 OUT 33µ
R1 N003 0 200K
R2 OUT N003 604K
C1 N002 N001 .22µ
C2 OUT N003 22p
C3 OUT 0 10µ
Rload OUT 0 500
.tran 500u startup
.lib LT3470.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3470A.asc
V1 IN 0 10
L1 N002 OUT 33µ
R1 N003 0 200K
R2 OUT N003 604K
C1 N002 N001 .22µ
C2 OUT N003 22p
C3 OUT 0 10µ
Rload OUT 0 500
XU1 IN MP_01 IN 0 N002 N001 OUT N003 LT3470A
.tran 500u startup
.lib LT3470A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3471.asc
XU1 N003 N004 N004 N006 0 N007 N005 IN N002 N001 0 LT3471
L1 IN N001 2.2µ
L2 IN N007 10µ
L3 OUT2 N008 10µ
V1 IN 0 3.3
D1 N001 OUT1 1N5817
D2 N008 0 1N5817
C1 N008 N007 1µ
C2 OUT1 0 4.7µ
R1 OUT1 N003 90.9K
R2 N003 0 15K
C3 OUT2 0 10µ
R3 N004 N006 15K
R4 N006 OUT2 105K
C4 N006 OUT2 75p
C5 N005 0 .33µ
R5 N005 IN 4.7K
C6 N002 0 .33µ
R6 N002 IN 4.7K
C7 N004 0 .1µ
Rload1 OUT1 0 20
Rload2 OUT2 0 28
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.2m startup
K1 L2 L3 1.
.lib LT3471.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3472.asc
XU1 N001 IN IN N002 N003 N004 N007 N005 N006 OUT1 0 LT3472
L1 IN N001 22µ
L2 IN N002 47µ
L3 OUT2 N003 47µ
C1 N006 0 10n
C2 N007 0 10n
R1 N005 OUT1 550K
C3 OUT1 N005 4.7p
C4 OUT1 0 2.2µ
R2 OUT2 N004 320K
C5 OUT2 N004 10p
V1 IN 0 3.6
C6 OUT2 0 2.2µ
Rload2 OUT2 0 160
Rload1 OUT1 0 750
C7 N003 N002 1µ
.tran 1.5m startup
K1 L2 L3 1
.lib LT3472.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3473.asc
XU1 N003 OUT IN N005 N002 N004 IN N001 0 LT3473
L1 IN N001 6.8µ
R1 N003 N005 2Meg
R2 N005 0 100K
C1 N003 0 .47µ
C2 OUT 0 2.2µ
V1 IN 0 3.6
Rload OUT 0 312.5
R4 IN N004 100K
C3 N004 0 .1µ
R5 N002 IN 10K
.tran 6m startup
.lib LT3473.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3473A.asc
L1 IN N001 6.8µ
R1 N003 N005 2Meg
R2 N005 0 100K
C1 N003 0 .47µ
C2 OUT 0 2.2µ
V1 IN 0 3.6
Rload OUT 0 312.5
R4 N002 IN 10K
C3 N004 0 .1µ
R5 N004 IN 100K
XU1 N003 OUT N007 N009 N006 N008 N005 IN N002 N004 IN N001 0 LT3473A
.tran 6m startup
.lib LT3473A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3474-1.asc
V1 IN 0 10
L1 N002 N003 10µ Rpar=2K
C1 N001 N002 .22µ
C2 N007 0 .01µ
R1 N005 0 80.6K
D1 0 N002 1N5818
C3 N003 0 2.2µ
D2 N008 0 LXHL-BW02
V2 N006 0 PULSE(0 1 0 1u 1u .25m .5m)
XU1 MP_01 N003 N008 IN N002 N001 N003 0 N005 IN N004 N007 N004 N006 LT3474-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT3474-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3474.asc
V1 IN 0 10
L1 N002 N003 10µ Rpar=2K
C1 N001 N002 .22µ
XU1 MP_01 N003 N008 IN N002 N001 N003 0 N005 IN N004 N007 N004 N006 LT3474
C2 N007 0 .01µ
R1 N005 0 80.6K
D1 0 N002 1N5818
C3 N003 0 2.2µ
D2 N008 0 LXHL-BW02
V2 N006 0 PULSE(0 1 0 1u 1u .25m .5m)
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT3474.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3475-1.asc
C1 N003 N006 .22µ
L1 N006 N004 10µ Rpar=2K
D1 N004 N003 1N5818
D2 0 N006 1N5818
D3 N008 0 NSPW500BS
C2 N004 0 2.2µ
C3 0 N012 .1µ
R1 0 N014 24.3K
C4 N002 N005 .22µ
L2 N005 N001 12µ Rpar=2K
D4 N001 N002 1N5818
D5 0 N005 1N5818
D6 N007 0 NSPW500BS
C5 N001 0 2.2µ
C6 0 N011 .1µ
V1 IN 0 10
V2 N009 0 PULSE(0 2 0 1u 1u 100u 200u)
V3 N010 0 PULSE(0 2 50u 1u 1u 100u 200u)
XU1 N001 N007 N002 N005 IN MP_01 N006 N003 N008 N004 N010 N013 N012 N014 0 IN N013 N011 N013 N009 LT3475-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2.5m startup
.lib LT3475-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3475.asc
XU1 N001 N007 N002 N005 IN MP_01 N006 N003 N008 N004 N010 N013 N012 N014 0 IN N013 N011 N013 N009 LT3475
C1 N003 N006 .22µ
L1 N006 N004 10µ Rpar=2K
D1 N004 N003 1N5818
D2 0 N006 1N5818
D3 N008 0 NSPW500BS
C2 N004 0 2.2µ
C3 0 N012 .1µ
R1 0 N014 24.3K
C4 N002 N005 .22µ
L2 N005 N001 12µ Rpar=2K
D4 N001 N002 1N5818
D5 0 N005 1N5818
D6 N007 0 NSPW500BS
C5 N001 0 2.2µ
C6 0 N011 .1µ
V1 IN 0 10
V2 N009 0 PULSE(0 2 0 1u 1u 100u 200u)
V3 N010 0 PULSE(0 2 50u 1u 1u 100u 200u)
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2.5m startup
.lib LT3475.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3476.asc
L1 N003 N005 10µ Rpar=5K
V1 N004 0 5
C1 N007 0 5n Rser=4.7K
D1 N002 N003 QTLP690C
XU1 N007 N008 N006 N005 N002 N001 N004 N006 N004 N004 0 LT3476
R2 N001 N002 .1
C2 N001 N003 .1µ
V3 N001 0 33
R1 N008 0 21K
D2 N005 N001 1N5817
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT3476.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3477.asc
XU1 MP_01 MP_02 IN N009 IN N006 N008 N004 N005 N005 IN IN N003 OUT IN N001 0 N002 LT3477
L1 N001 N002 10µ
R1 N009 0 22K
C1 N006 0 33n
D1 N002 N003 1N5817
C2 N003 0 3.3µ Rser=50m
R2 N003 OUT .3m
R3 N004 0 10K
R4 N003 N004 100K
V1 IN 0 5
R5 IN N001 .1m
C3 N008 N007 4.7n
R6 0 N007 1K
Rload OUT 0 500
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LT3477.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3478-1.asc
V1 N001 0 10
L1 N002 N003 10µ Rpar=2K
C1 N009 0 .01µ
R1 N007 0 80.6K
C2 N004 0 2.2µ
D1 N006 N012 LXHL-BW02 N=4
V2 N010 0 PULSE(5 0 1.1m 1u 1u .9m 1m)
R2 N005 N008 100K
C3 N011 0 .01µ
M§Q1 N012 N010 0 0 IRF7201
XU1 N003 MP_01 N001 N001 N002 N004 N006 N008 N009 N005 N001 N005 N005 N010 N007 N011 0 LT3478-1
R3 N008 0 121K
D5 N003 N004 1N5818
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 6m startup
.lib LT3478-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3478.asc
V1 N001 0 10
L1 N002 N003 10µ Rpar=2K
C1 N009 0 .01µ
R1 N007 0 47K
C2 N004 0 2.2µ
D1 N006 N012 LXHL-BW02 N=4
V2 N010 0 PULSE(5 0 1.1m 1u 1u .9m 1m)
XU1 N003 MP_01 N001 N001 N002 N004 N006 N008 N009 N005 N001 N005 N005 N010 N007 N011 0 LT3478
R2 N005 N008 100K
R3 N008 0 121K
C3 N011 0 .01µ
M§Q1 N012 N010 0 0 IRF7201
R4 N004 N006 .1
D5 N003 N004 1N5818
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 6m startup
.lib LT3478.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3479.asc
XU1 N002 MP_01 N001 IN IN N006 IN N004 N004 N003 N007 N005 0 LT3479
L1 N001 N002 4.7µ
R1 N008 N007 10K
C1 N008 0 .0022µ
C2 N005 0 .001µ
R2 N006 0 17.8K
V1 IN 0 5
D1 N002 OUT 1N5819
R3 OUT N003 200K
R4 N003 0 23.2K
C3 OUT 0 30µ
Rload OUT 0 25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT3479.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3480.asc
L1 N004 OUT 4.7µ Rpar=2K
D1 0 N004 MBRS340
C1 OUT 0 22µ
V1 IN 0 30
R1 OUT N008 316K
R2 N008 0 100K
C2 N004 N006 .47µ
C3 N002 0 470p
R3 N003 N002 14K
R4 N005 0 40.2K
R5 OUT N007 100K
R6 IN N001 500K
C4 N001 0 .01µ
Rload OUT 0 1.65
XU1 OUT N006 N004 IN N001 MP_01 N007 N008 N003 N005 0 LT3480
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT3480.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3481.asc
L1 N004 OUT 4.7µ Rpar=2K
D1 0 N004 1N5817
C1 OUT 0 22µ
V1 IN 0 30
R1 OUT N008 165K
R2 N008 0 100K
C2 N004 N006 .47µ
C3 N002 0 330p
R3 N003 N002 16.2K
XU1 OUT N006 N004 IN N001 N007 OUT N008 N003 N005 0 LT3481
R4 N005 0 60.4K
R5 OUT N007 100K
R6 IN N001 500K
C4 N001 0 .01µ
Rload OUT 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT3481.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3482.asc
XU1 MP_01 N008 N004 N004 N005 N003 N002 MP_02 0 MP_03 N001 N001 N001 N006 N001 N007 LT3482
V1 N001 0 5
L1 N001 N002 10µ
C2 N003 N002 .1µ
C3 N004 N005 .1µ
C4 N005 0 .1µ
C5 N004 N006 15p
R1 N004 N006 1Meg
R2 N006 0 14K
C6 N007 0 .01µ
R3 N007 0 10K
C7 N008 0 .1µ
R§APD N008 0 40K
.tran 2m startup
.lib LT3482.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3483.asc
XU1 N001 0 N004 IN N002 IN LT3483
L1 IN N001 10µ
V1 IN 0 3.6
C1 N002 N001 .22µ
R1 N004 OUT 806K
R2 N003 OUT 10
D1 N003 N002 1N5817
C2 OUT 0 2.2µ
Rload OUT 0 320
C3 OUT N004 5p
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT3483.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3483A.asc
L1 IN N001 10µ
V1 IN 0 3.6
C1 N002 N001 .22µ
R1 N004 OUT 806K
R2 N003 OUT 10
D1 N003 N002 1N5817
C2 OUT 0 2.2µ
Rload OUT 0 160
C3 OUT N004 5p
XU1 N001 0 N004 IN N002 IN LT3483A
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT3483A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3484-0.asc
L1 IN N003 10µ Rpar=2K Rser=.1
L2 0 N001 {10u*10.2*10.2} Rpar=1Meg
C1 OUT 0 .1µ
D1 N001 OUT D
R3 N002 IN 10K
V1 IN 0 5
XU1 N002 IN IN N003 MP_01 IN 0 LT3484-0
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 10m startup
K1 L1 L2 1
.lib LT3484-0.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3484-1.asc
L1 IN N003 10µ Rpar=2K Rser=.1
L2 0 N001 {10u*10.2*10.2} Rpar=1Meg
C1 OUT 0 .01µ
D1 N001 OUT D
R1 N002 IN 10K
V1 IN 0 5
XU1 N002 IN IN N003 MP_01 IN 0 LT3484-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
K1 L1 L2 1
.lib LT3484-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3484-2.asc
L1 IN N003 10µ Rpar=2K Rser=.1
L2 0 N001 {10u*10.2*10.2} Rpar=1Meg
C1 OUT 0 .01µ
D1 N001 OUT D
R3 N002 IN 10K
V1 IN 0 5
XU1 N002 IN IN N003 MP_01 IN 0 LT3484-2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
K1 L1 L2 1
.lib LT3484-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3485-0.asc
L1 N002 N005 10µ Rpar=2K Rser=.1
L2 0 N003 {10u*10.2*10.2} Rpar=1Meg
C1 OUT 0 .1µ
D1 N003 OUT D
R3 N004 N001 10K
V1 N001 0 5
XU1 N001 N002 N001 N005 MP_01 N008 N007 N001 N004 N006 0 LT3485-0
V2 N002 0 3
V3 N007 0 PWL(30m 0 30.01m 3 30.1m 3 30.11m 0)
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 50m startup
K1 L1 L2 1
.lib LT3485-0.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3485-1.asc
L1 N002 N005 10µ Rpar=2K Rser=.1
L2 0 N003 {10u*10.2*10.2} Rpar=1Meg
C1 OUT 0 .02µ
D1 N003 OUT D
R3 N004 N001 10K
V1 N001 0 5
V2 N002 0 3
V3 N007 0 PWL(30m 0 30.01m 3 30.1m 3 30.11m 0)
XU1 N001 N002 N001 N005 MP_01 N008 N007 N001 N004 N006 0 LT3485-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 50m startup
K1 L1 L2 1
.lib LT3485-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3485-2.asc
L1 N002 N005 10µ Rpar=2K Rser=.1
L2 0 N003 {10u*10.2*10.2} Rpar=1Meg
C1 OUT 0 .02µ
D1 N003 OUT D
R3 N004 N001 10K
V1 N001 0 5
V2 N002 0 3
V3 N007 0 PWL(30m 0 30.01m 3 30.1m 3 30.11m 0)
XU1 N001 N002 N001 N005 MP_01 N008 N007 N001 N004 N006 0 LT3485-2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 50m startup
K1 L1 L2 1
.lib LT3485-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3485-3.asc
L1 N002 N005 10µ Rpar=2K Rser=.1
L2 0 N003 {10u*10.2*10.2} Rpar=1Meg
C1 OUT 0 .2µ
D1 N003 OUT D
R3 N004 N001 10K
V1 N001 0 5
V2 N002 0 3
V3 N007 0 PWL(30m 0 30.01m 3 30.1m 3 30.11m 0)
XU1 N001 N002 N001 N005 MP_01 N008 N007 N001 N004 N006 0 LT3485-3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 50m startup
K1 L1 L2 1
.lib LT3485-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3486.asc
V1 N001 0 4
XU1 N002 N001 N003 N006 N005 N008 N004 N007 MP_01 MP_02 MP_03 MP_04 N001 MP_05 N004 MP_06 0 LT3486
L1 N001 N002 10µ Rpar=2K
D1 N002 N003 MBR0530L
C1 N003 0 2.2µ
C2 0 N005 .01µ
R1 N008 0 8.06
D2 N003 N009 LXHL-BW02 N=8
R2 N006 0 63.4K
C3 0 N004 .1µ
M§Q1 N009 N007 N008 N008 FDS6961A
V2 N007 0 PULSE(0 5 0 1u 1u 50u 100u)
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m startup
.lib LT3486.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3487.asc
V1 IN 0 5
L1 IN N001 15µ Rser=.1
C1 -V 0 22µ
C2 N003 N001 2.2µ
L2 -V N003 15µ Rser=.1
R1 N005 -V 324K
R2 N004 N006 549K
XU1 N004 N002 IN N001 N003 IN N005 N007 N006 +V 0 LT3487
L3 IN N002 10µ
C3 N007 0 .001µ
C4 N004 0 4.7µ
C5 N004 +V .1µ
Rload2 +V 0 333
Rload1 -V 0 100
C6 N005 -V 47p
.tran 2m startup
.lib LT3487.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3489.asc
V1 IN 0 3.3
XU1 N002 N003 IN 0 N001 IN N002 N004 LT3489
L1 IN N001 2.2µ
D1 N001 OUT 1N5818
C1 OUT 0 20µ
R1 OUT N003 28.7K
R2 N003 0 5.23K
C2 N004 0 .001µ
Rload OUT 0 13
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT3489.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3490.asc
XU1 0 IN N001 0 N005 N003 N002 N004 LTC3490
L1 IN N001 3.3µ
C1 0 N003 4.7µ
D1 N005 0 NSPW500BS
R1 IN N002 100K
R2 N004 0 100K
R3 IN N004 100K
V1 IN 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LTC3490.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3491.asc
L1 IN N001 10µ Rpar=2K
V1 IN 0 5
C1 N004 0 1µ
XU1 IN 0 N001 N004 N002 N003 LT3491
R1 N004 N002 10
D1 N002 0 NSPW500BS N=4
V2 N003 0 PULSE(.5 1.25 .1m .1m .1m .5m 1.2m)
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT3491.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3492.asc
R1 N002 N001 200m
M§Q1 N003 N005 N002 N002 FDS4685
D1 N003 N004 LXK2-PW14 N=3
L1 N004 N007 10µ Rpar=2K
D2 N007 N001 MBRS140
C1 N001 N004 .47µ
C2 0 N009 470p Rser=22K
V1 N006 0 5
V2 N001 0 42
V3 N011 0 PULSE(5 0 1.5m 10u 10u .9m 1m)
C3 N010 0 .05µ
R2 N008 N010 100K
R3 N010 0 100K
XU1 N006 N006 N008 N010 MP_01 MP_02 N011 N008 N009 0 MP_03 N002 N001 N005 N007 MP_04 0 LT3492
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5m startup
.lib LT3492.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3493-3.asc
V1 IN 0 6
L1 N002 OUT 20µ
R1 OUT N003 32.4K
R2 0 N003 10K
D1 0 N002 MBRS340
C2 OUT 0 10µ
Rload OUT 0 3
C3 OUT N003 22p
XU1 N003 0 N001 N002 IN IN LT3493-3
C1 N001 N002 .1µ
D3 OUT N001 BAT54
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 250u startup
.lib LT3493-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3493.asc
V1 IN 0 6
C1 N001 N002 .1µ
L1 N002 OUT 20µ
R1 OUT N003 32.4K
R2 0 N003 10K
D1 0 N002 MBRS340
C2 OUT 0 10µ
Rload OUT 0 3
D2 OUT N001 BAT54
XU1 N003 0 N001 N002 IN IN LT3493
C3 OUT N003 22p
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 250u startup
.lib LT3493.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3494.asc
V1 IN 0 3.6
L1 IN N001 15µ
C1 0 N002 .22µ
R1 OUT N003 2.21Meg
C2 OUT 0 2.2µ
XU1 N001 0 IN IN IN N003 OUT N002 LT3494
Rload OUT 0 640
.tran 1m startup
.lib LT3494.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3494A.asc
V1 IN 0 3.6
L1 IN N001 15µ
C1 0 N002 .22µ
R1 OUT N003 2.21Meg
C2 OUT 0 2.2µ
XU1 N001 0 IN IN IN N003 OUT N002 LT3494A
Rload OUT 0 5K
.tran 1m startup
.lib LT3494A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3495-1.asc
R1 OUT N003 909K
V1 IN 0 3.6 Rser=0.1
L1 IN N001 10µ
C1 N002 0 2.2µ
C2 OUT 0 1µ
D1 N001 N002 1N5817
Rload OUT 0 500
XU1 0 MP_01 IN IN IN N003 OUT N002 MP_02 N001 LT3495-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT3495-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3495.asc
R1 OUT N003 909K
V1 IN 0 3.6 Rser=0.1
XU1 0 MP_01 IN IN IN N003 OUT N002 MP_02 N001 LT3495
L1 IN N001 10µ
C1 N002 0 2.2µ Rser=10m
C2 OUT 0 1µ Rser=10m
D1 N001 N002 1N5817
Rload OUT 0 230
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT3495.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3495B-1.asc
R1 OUT N003 909K
V1 IN 0 3.6 Rser=0.1
L1 IN N001 10µ
C1 N002 0 2.2µ
C2 OUT 0 1µ
D1 N001 N002 1N5817
Rload OUT 0 500
XU1 0 MP_01 IN IN IN N003 OUT N002 MP_02 N001 LT3495B-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT3495B-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3495B.asc
R1 OUT N003 909K
V1 IN 0 3.6 Rser=0.1
L1 IN N001 10µ
C1 N002 0 2.2µ
C2 OUT 0 1µ
D1 N001 N002 1N5817
Rload OUT 0 230
XU1 0 MP_01 IN IN IN N003 OUT N002 MP_02 N001 LT3495B
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT3495B.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3496.asc
XU1 N006 N006 N008 N010 MP_01 MP_02 N011 N008 N009 0 MP_03 N002 N001 N005 N007 MP_04 0 LT3496
R1 N002 N001 200m
M§Q1 N003 N005 N002 N002 FDS4685
D1 N003 N004 LXK2-PW14 N=3
L1 N004 N007 10µ Rpar=2K
D2 N007 N001 MBRS140
C1 N001 N004 .47µ
C2 0 N009 470p Rser=22K
V1 N006 0 5
V2 N001 0 42
V3 N011 0 PULSE(5 0 1.5m 10u 10u .9m 1m)
C3 N010 0 .05µ
R2 N008 N010 100K
R3 N010 0 100K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5m startup
.lib LT3496.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3497.asc
L1 IN N001 15µ Rpar=2K
V1 IN 0 4
C1 N004 0 1µ
R1 N004 N002 10
D1 N002 0 NSPW500BS N=4
V2 N003 0 PULSE(.5 1.25 .1m .1m .1m .5m 1.2m)
XU1 IN 0 N001 N004 N002 N003 LT3497
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT3497.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3498.asc
XU1 N005 IN 0 0 IN N006 OUT2 N004 N002 IN N001 N003 LT3498
L1 IN N001 15µ
L2 IN N002 15µ
R1 N003 N005 10
D1 N005 0 NSCW100 N=6
C1 N003 0 1µ
C2 N004 0 .47µ
R2 OUT2 N006 2.21Meg
V1 IN 0 5
Rload OUT2 0 666
C3 OUT2 0 2µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT3498.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3499.asc
V1 IN 0 2.4
C1 N003 0 1000p
C2 IN 0 2.2µ
L1 IN N001 4.7µ
C3 OUT 0 10µ
R1 OUT N002 1Meg
R2 N002 0 324K
R3 N005 N004 100K
C4 N005 0 330p
R4 OUT 0 28
XU1 IN IN N001 0 N003 OUT N002 N004 LTC3499
.tran 750u startup
.lib LTC3499.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3499B.asc
XU1 IN IN N001 0 N003 OUT N002 N004 LTC3499B
V1 IN 0 2.4
C1 N003 0 1000p
C2 IN 0 2.2µ
L1 IN N001 4.7µ
C3 OUT 0 10µ
R1 OUT N002 1Meg
R2 N002 0 324K
R3 N005 N004 100K
C4 N005 0 330p
Rload OUT 0 30
.tran 750u startup
.lib LTC3499B.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3500.asc
XU1 IN IN N010 N006 N008 N005 N003 N004 N011 N009 N001 N002 0 LT3500
R1 OUT1 N004 42.2K
R2 N004 0 8.06K
R3 N009 OUT2 1K
R4 N011 OUT2 24.9K
R5 N011 0 8.06K
L1 N002 OUT1 6.8µ
C1 N001 N002 .47µ
V1 IN 0 12
R6 N005 0 53.6K
R7 N007 0 40.2K
C2 N010 0 .001µ
C3 N008 N007 330p
D1 0 N002 1N5818
C4 OUT1 0 22µ
Q1 OUT1 N009 OUT2 0 FZT849
C5 OUT2 0 22µ
R8 N006 OUT1 100K
Rload1 OUT1 0 5
Rload2 OUT2 0 5
R9 IN N003 100K
D2 OUT1 N001 1N4148
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 500u startup
.lib LT3500.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3501.asc
V1 IN 0 10
C1 N003 N005 .1µ
L1 N005 N007 5µ
R1 OUT1 N009 12.5K
R2 0 N009 10K
D1 0 N005 MBRS340
D2 OUT2 N003 1N914
C2 OUT1 0 20µ
R3 N013 OUT1 10K
C3 N014 0 .01µ
C4 N002 N004 .1µ
L2 N004 N006 5µ
R4 OUT2 N008 31.5K
R5 0 N008 10K
D3 OUT2 N002 1N914
C5 OUT2 0 10µ
R6 N012 OUT2 10K
XU1 IN N005 N007 OUT1 N013 N012 OUT2 N006 N004 IN N002 N014 N010 N008 IN N001 N009 N011 N014 N003 0 LT3501
R7 0 N001 100K
Rload1 OUT1 0 .9
Rload2 OUT2 0 1.32
D4 0 N004 MBRS340
C6 0 N011 1000p Rser=25K
C7 N010 0 1000p Rser=25K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT3501.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3502.asc
XU1 IN OUT N005 N003 0 N004 N001 N002 LT3502
V1 IN 0 5
R1 IN N003 15K
C1 N003 0 .1µ
L1 N002 OUT 15µ
R2 OUT N005 31.6K
R3 N005 0 10K
C2 OUT 0 22µ
R4 OUT 0 6.6
D1 N004 N002 MBR0520L
C3 N001 N002 .1µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 750u startup
.lib LT3502.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3502A.asc
V1 IN 0 5
R1 IN N003 15K
C1 N003 0 .1µ
L1 N002 OUT 6.8µ
R2 OUT N005 31.6K
R3 N005 0 10K
C2 OUT 0 10µ
R4 OUT 0 6.6
D1 N004 N002 MBR0520L
C3 N001 N002 .1µ
XU1 IN OUT N005 N003 0 N004 N001 N002 LT3502A
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.2m startup
.lib LT3502A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3503.asc
V1 IN 0 15
C1 N001 N002 .1µ
L1 N002 OUT 2µ Rpar=2K
R1 OUT N004 32.4K
R2 0 N004 10K
D1 0 N002 MBRS340
C2 OUT 0 10µ
D2 OUT N001 BAT54
C3 OUT N004 22p
R3 IN N003 100K
C4 N003 0 .1µ
XU1 N004 0 N001 N002 IN N003 LT3503
Rload OUT 0 2.7
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT3503.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3504.asc
XU1 N011 N010 N007 N006 N013 N015 N002 N004 IN 0 MP_01 N009 N009 N009 N009 IN N014 MP_02 N005 N016 N008 N012 NC_03 N003 N001 LT3504
V1 IN 0 16
L1 IN N003 10µ Rser=50m
C1 N001 IN 1µ V=50 Irms=0 Rser=0.008 Lser=0 mfg="TDK" pn="C3225X7RlHlO5M" type="X7R"
C2 N009 0 .002µ
R1 N014 0 18.2K
D1 N004 N002 MBRS140
L2 N002 OUT4 10µ Rser=50m
R2 OUT4 N005 52.3K
R3 N005 0 10K
C3 OUT4 0 10µ V=6.3 Irms=0 Rser=0.001 Lser=0 mfg="TDK" pn="C3216X5ROJ106M" type="X5R"
Rload4 OUT4 0 5
D2 N015 N013 MBRS140
L3 N013 OUT1 3.3µ Rser=50m
R4 OUT1 N016 24.9K
R5 N016 0 20K
C4 OUT1 0 22µ V=6.3 Irms=11.588 Rser=0.003 Lser=0 mfg="KEMET" pn="C1206C226K9PAC" type="X5R"
Rload1 OUT1 0 1.6
D3 N011 N010 MBRS140
L4 N010 OUT2 4.7µ Rser=50m
R6 OUT2 N012 22.1K
R7 N012 0 10K
C5 OUT2 0 22µ V=6.3 Irms=11.588 Rser=0.003 Lser=0 mfg="KEMET" pn="C1206C226K9PAC" type="X5R"
Rload2 OUT2 0 2.5
D4 N007 N006 MBRS140
L5 N006 OUT3 6.8µ Rser=50m
R8 OUT3 N008 31.6K
R9 N008 0 10K
Rload3 OUT3 0 3.3
C6 OUT3 0 10µ V=6.3 Irms=0 Rser=0.001 Lser=0 mfg="TDK" pn="C3216X5ROJ106M" type="X5R"
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran .5m startup
.lib LT3504.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3505.asc
V1 IN 0 10
C1 N001 N002 .1µ
L1 N002 OUT 2µ
R1 OUT N004 32.4K
R2 0 N004 10K
D1 0 N002 MBRS340
C2 OUT 0 10µ
D2 OUT N001 BAT54
C3 OUT N004 22p
R3 IN N003 10K
C4 N003 0 .1µ
XU1 N001 N002 IN N003 0 N006 N004 N007 LT3505
R4 N007 N008 10K
C5 N008 0 60p
R5 N006 0 40K
R6 N005 N006 1.5Meg
D3 N005 IN BZX84C12L
Rload OUT 0 30
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 300u startup
.lib LT3505.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3506.asc
V1 IN 0 5
C1 N014 0 100p
C2 N002 N004 .1µ
L1 N004 OUT1 3.3µ
R1 OUT1 N006 15K
R2 0 N006 30.1K
D1 0 N004 MBRS340
C3 OUT1 0 68µ
C4 N009 N010 .0022µ
R4 N012 OUT1 10K
C5 N013 0 100p
C6 N001 N003 .1µ
L2 N003 OUT2 4.7µ
R5 OUT2 N005 22.6K
R6 0 N005 18.2K
D2 0 N003 MBRS340
C7 OUT2 0 47µ
C8 N008 N007 .0022µ
R8 N011 OUT2 10K
XU1 N002 MP_01 N004 IN MP_02 N003 0 N001 N005 N008 N011 N013 N014 N012 N009 N006 LT3506
R9 N007 0 10K
R10 0 N010 10K
D3 IN N001 BAT54
D4 IN N002 BAT54
Rload2 OUT2 0 1.2
Rload1 OUT1 0 .8
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 350u startup
.lib LT3506.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3506A.asc
V1 IN 0 5
C1 N014 0 100p
C2 N002 N004 .1µ
L1 N004 OUT1 3.3µ
R1 OUT1 N006 15K
R2 N006 0 30.1K
D1 0 N004 MBRS340
C3 OUT1 0 68µ
C4 N009 N010 .0022µ
R3 N012 OUT1 10K
C5 N013 0 100p
C6 N001 N003 .1µ
L2 N003 OUT2 4.7µ
R4 OUT2 N005 22.6K
R5 N005 0 18.2K
D2 0 N003 MBRS340
C7 OUT2 0 47µ
C8 N008 N007 .0022µ
R6 N011 OUT2 10K
R7 N007 0 10K
R8 0 N010 10K
D3 IN N001 BAT54
D4 IN N002 BAT54
XU1 N002 MP_01 N004 IN MP_02 N003 0 N001 N005 N008 N011 N013 N014 N012 N009 N006 LT3506A
Rload1 OUT1 0 .8
Rload2 OUT2 0 1.2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 350u startup
.lib LT3506A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3507.asc
XU1 N002 N001 MP_01 N021 N023 N024 N008 N012 N006 N010 N011 N022 N026 N001 N001 N001 OUT2 N025 N020 N018 N013 N007 N009 N015 N017 N019 N003 N005 MP_02 N001 MP_03 N014 N016 MP_04 N001 MP_05 N004 MP_06 0 LT3507
L1 N004 OUT1 4.7µ
C1 N002 N004 .22µ
R1 OUT1 N006 18.7K
R2 N006 0 15K
D1 0 N004 MBRS340
C2 N008 0 680p Rser=18.7K
C3 OUT1 0 100µ
C4 N012 0 500p
L2 N005 OUT2 10µ
C5 N005 N003 .22µ
R3 OUT2 N007 35.7K
R4 N007 0 11.5K
D2 0 N005 MBRS340
C6 N009 0 1000p Rser=16.8K
C7 OUT2 0 22µ
C8 N013 0 500p
R5 N026 0 107K
R6 N021 N023 100K
R7 N023 0 10K
R8 N021 N024 49.9K
R9 N024 0 18.7K
L3 N016 OUT3 15µ
C9 N014 N016 .22µ
R10 OUT3 N018 53.6K
R11 N018 0 10.2K
D3 0 N016 MBRS340
C10 N020 0 680p Rser=24.3K
C11 OUT3 0 22µ
C12 N025 0 500p
V1 N001 0 8
Q1 OUT2 N015 OUT4 0 2N2219A
R12 OUT4 N017 24.3K
R13 N017 0 11.5K
C13 N019 0 500p
C14 OUT4 0 2.2µ
Rload1 OUT1 0 .75
Rload2 OUT2 0 2.54
Rload3 OUT3 0 3.33
Rload4 OUT4 0 12.5
D4 OUT1 N002 BAT54
D5 OUT3 N014 BAT54
D6 OUT2 N003 BAT54
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 500u startup
.lib LT3507.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3507A.asc
L1 N004 OUT1 4.7µ
C1 N002 N004 .22µ
R1 OUT1 N006 18.7K
R2 N006 0 15K
D1 0 N004 MBRS340
C2 N008 0 680p Rser=18.7K
C3 OUT1 0 100µ
C4 N012 0 500p
L2 N005 OUT2 10µ
C5 N005 N003 .22µ
R3 OUT2 N007 35.7K
R4 N007 0 11.5K
D2 0 N005 MBRS340
C6 N009 0 1000p Rser=16.8K
C7 OUT2 0 22µ
C8 N013 0 500p
R5 N026 0 107K
R6 N021 N023 100K
R7 N023 0 10K
R8 N021 N024 49.9K
R9 N024 0 18.7K
L3 N016 OUT3 15µ
C9 N014 N016 .22µ
R10 OUT3 N018 53.6K
R11 N018 0 10.2K
D3 0 N016 MBRS340
C10 N020 0 680p Rser=24.3K
C11 OUT3 0 22µ
C12 N025 0 500p
V1 N001 0 8
Q1 OUT2 N015 OUT4 0 2N2219A
R12 OUT4 N017 24.3K
R13 N017 0 11.5K
C13 N019 0 500p
C14 OUT4 0 2.2µ
Rload1 OUT1 0 .75
Rload2 OUT2 0 2.54
Rload3 OUT3 0 3.33
Rload4 OUT4 0 12.5
D4 OUT1 N002 BAT54
D5 OUT3 N014 BAT54
D6 OUT2 N003 BAT54
XU1 N002 N001 MP_01 N021 N023 N024 N008 N012 N006 N010 N011 N022 N026 N001 N001 N001 OUT2 N025 N020 N018 N013 N007 N009 N015 N017 N019 N003 N005 MP_02 N001 MP_03 N014 N016 MP_04 N001 MP_05 N004 MP_06 0 LT3507A
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 500u startup
.lib LT3507A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3508.asc
V1 IN 0 10
C4 IN 0 2.2µ
C7 N002 N004 .22µ
L2 N004 OUT1 10µ
R3 OUT1 N006 56.2K
R4 N006 0 10.7K
D3 0 N004 MBRS130L
D4 OUT1 N002 1N914
C8 OUT1 0 10µ
Rload1 OUT1 0 3.57
C9 N008 0 100p Rser=43K
R5 N010 OUT1 100K
C10 N001 N003 .22µ
L3 N003 OUT2 6.8µ
R6 OUT2 N005 35.7K
R7 N005 0 11.5K
D5 0 N003 MBRS130L
D6 OUT2 N001 1N914
C11 OUT2 0 22µ
Rload2 OUT2 0 2.36
C12 N007 0 150p Rser=51K
R8 OUT2 N009 100K
XU1 N002 IN N004 IN N013 N003 0 N001 N005 N007 N009 N011 N012 N010 N008 N006 IN LT3508
R1 N013 0 52.3K
C1 N011 0 300p
C2 N012 0 300p
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 250u startup
.lib LT3508.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3509.asc
XU1 IN OUT N006 N005 0 N004 N001 N002 N003 LT3509
L1 N002 OUT 10µ
D1 N004 N002 MBRS140
C1 N001 N002 .1µ
R1 OUT N006 53.6K
R2 N006 0 10.2K
C2 OUT 0 22µ
R3 N003 0 60.4K
C3 N005 0 .001µ
V1 IN 0 10
Rload OUT 0 7
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT3509.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3510.asc
V1 IN 0 10
C1 N003 N005 .1µ
L1 N005 N007 5µ
R1 OUT1 N009 12.5K
R2 0 N009 10K
D1 0 N005 MBRS340
D2 OUT2 N003 1N914
C2 OUT1 0 20µ
R3 N013 OUT1 10K
C3 N014 0 .01µ
C4 N002 N004 .1µ
L2 N004 N006 5µ
R4 OUT2 N008 31.5K
R5 0 N008 10K
D3 OUT2 N002 1N914
C5 OUT2 0 10µ
R6 N012 OUT2 10K
R7 0 N001 100K
Rload1 OUT1 0 1.5
Rload2 OUT2 0 2
D4 0 N004 MBRS340
C6 0 N011 1000p Rser=25K
C7 N010 0 1000p Rser=25K
XU1 IN N005 N007 OUT1 N013 N012 OUT2 N006 N004 IN N002 N014 N010 N008 IN N001 N009 N011 N014 N003 0 LT3510
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT3510.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3511.asc
XU1 N003 MP_01 IN MP_02 0 N010 MP_03 MP_04 MP_05 N009 N006 N007 MP_06 N004 MP_07 N005 LT3511
L1 IN N005 300µ
L2 0 N001 19µ
C1 OUT 0 22µ
D1 N005 N002 1N4148
D2 IN N002 DFLZ33
D3 N001 OUT MBR0540
R1 IN N003 1Meg
R2 N003 0 43.2K
R3 N006 0 69.8K
R4 N005 N004 169K
R5 0 N007 10K
C2 0 N010 4.7µ
C3 N009 N008 2.2n
R6 N008 0 16.9K
V1 IN 0 50
R7 OUT 0 15
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
K1 L1 L2 1.
.lib LT3511.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3512.asc
L1 IN N005 175µ
L2 0 N001 11µ
C1 OUT 0 47µ
D1 N005 N002 1N4148
D2 IN N002 DFLZ33
D3 N001 OUT MBR0540
R1 IN N003 1Meg
R2 N003 0 43.2K
R3 N006 0 57.6K
R4 N005 N004 169K
R5 0 N007 10K
C2 0 N010 4.7µ
C3 N009 N008 2.2n
R6 N008 0 16.9K
V1 IN 0 50
R7 OUT 0 20
XU1 N003 MP_01 IN MP_02 0 N010 MP_03 MP_04 MP_05 N009 N006 N007 MP_06 N004 MP_07 N005 LT3512
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
K1 L1 L2 1.
.lib LT3512.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3513.asc
V1 IN 0 17
L1 N014 N015 4.7µ
D1 N001 N002 1N5818
C1 N002 0 10µ
R1 N002 N004 53.6K
R2 N004 0 10K
R3 N002 N005 100K
R4 IN N003 178K
R5 N003 0 60.4K
C2 N008 0 .001µ
C3 N010 0 .001µ
C4 N011 0 .001µ
C5 N013 0 .01µ
R6 22 N016 232K
C6 22 0 .47µ
L2 5 N001 10µ
C7 N012 N014 .22µ
D2 0 N014 1N5818
R7 5 N017 30.1K
R8 N017 0 10K
C8 5 0 22µ
Q2 5 N019 3.3 0 ZTX1048A
R9 3.3 N021 42.2K
R10 N021 0 10K
C9 3.3 0 10µ
C10 N023 0 .0027µ Rser=7.5K
C11 N024 0 .0047µ Rser=4.7K
C12 N025 0 .0015µ Rser=30K
C13 N026 0 .0022µ Rser=13K
L3 5 N018 6.8µ
XU1 N021 N023 N011 N022 N010 N018 N020 22 N016 0 N005 N025 N013 MP_01 N001 MP_02 MP_03 5 N004 N024 N026 N008 N009 N007 N006 N019 IN N012 MP_04 5 N015 N017 MP_05 N014 MP_06 IN MP_07 N003 0 LT3513
R11 N020 N022 165K
R12 N022 0 10K
C14 N020 0 2.2µ
L4 5 N006 10µ
C15 N006 N007 .47µ
D3 -10 N007 1N5818
R13 N009 0 10K
R14 N009 -10 69.8K
C16 -10 0 2.2µ
Rload1 5 0 10
Rload2 8 0 100
Rload3 22 0 1.1K
Rload4 -10 0 500
Rload5 3.3 0 {6.6*2}
M§Q1 8 N005 N002 N002 IRF7404
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m startup
.lib LT3513.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3514.asc
V1 IN 0 16
L1 IN N003 10µ Rser=50m
C1 N001 IN 1µ V=50 Irms=0 Rser=0.008 Lser=0 mfg="TDK" pn="C3225X7RlHlO5M" type="X7R"
C2 N007 0 4700p
R1 N014 0 18.2K
D1 N004 N002 MBRS140
L2 N002 OUT4 8.2µ Rser=50m
R2 OUT4 N005 53.6K
R3 N005 0 10.2K
C3 OUT4 0 22µ V=10 Irms=10.206 Rser=0.005 Lser=0 mfg="KEMET" pn="C1210C226K8PAC" type="X5R"
Rload4 OUT4 0 5
D2 N012 N010 MBRS140
L3 N010 OUT1 3.3µ Rser=50m
R4 OUT1 N013 12.7K
R5 N013 0 10.2K
C4 OUT1 0 22µ V=6.3 Irms=11.588 Rser=0.003 Lser=0 mfg="KEMET" pn="C1206C226K9PAC" type="X5R"
Rload1 OUT1 0 1.8
D3 N008 N006 MBRS140
L4 N006 OUT3 4.7µ Rser=50m
R6 OUT3 N009 31.6K
R7 N009 0 10.2K
C5 OUT3 0 47µ V=10 Irms=1.8 Rser=0.009 Lser=0 mfg="Rubycon" pn="10SWZ47M R25" type="Al electrolytic"
Rload3 OUT3 0 1.65
XU1 MP_01 MP_02 N008 N006 N010 N012 N002 N004 IN 0 MP_03 N007 N007 MP_04 N007 IN N014 MP_05 N005 N013 N009 MP_06 N011 N003 N001 LT3514
C6 OUT4 N005 22p
C7 OUT3 N009 47p
C8 OUT1 N013 100p
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.2m startup
.lib LT3514.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3517.asc
L1 N003 N006 15µ Rpar=2K
R1 IN N001 .1
C1 IN N003 4.7µ
V1 IN 0 25
D1 N002 N003 LXK2-PW14 N=3
R2 N008 0 16.9K
XU1 N005 N005 N007 N008 0 N010 N007 N007 N009 0 N007 N001 IN N004 N006 MP_01 0 LT3517
M§Q1 N002 N004 N001 N001 FDS4685
V2 N005 0 3.3
C2 N009 0 .005µ
C3 N010 0 .005µ
D2 N006 IN MBRS360
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LT3517.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3518.asc
L1 N003 N006 15µ Rpar=2K
R1 IN N001 68m
C1 IN N003 4.7µ
V1 IN 0 25
D1 N002 N003 LXK2-PW14 N=3
R2 N008 0 16.9K
M§Q1 N002 N004 N001 N001 FDS4685
V2 N005 0 3.3
C2 N009 0 .005µ
C3 N010 0 .005µ
D2 N006 IN MBRS360
XU1 N005 N005 N007 N008 0 N010 N007 N007 N009 0 N007 N001 IN N004 N006 MP_01 0 LT3518
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LT3518.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3519-1.asc
V1 IN 0 12.4
R1 N002 N006 1Meg
R2 IN N003 1Meg
R3 N003 0 243K
R4 N002 N004 2.49
R5 N006 0 29.4K
L1 IN N001 34µ
C1 N002 0 4.7µ
D1 N004 0 LXHL-BW02 N=10
XU1 0 MP_01 N005 N003 IN N001 N001 MP_02 MP_03 N002 N002 N004 N006 N005 N005 LT3519 X=925n
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT3519.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3519-2.asc
V1 IN 0 12.4
R1 N002 N006 1Meg
R2 IN N003 1Meg
R3 N003 0 243K
R4 N002 N004 2.49
R5 N006 0 29.4K
L1 IN N001 17µ
C1 N002 0 4.7µ
D1 N004 0 LXHL-BW02 N=10
XU1 0 MP_01 N005 N003 IN N001 N001 MP_02 MP_03 N002 N002 N004 N006 N005 N005 LT3519 X=380n
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 750u startup
.lib LT3519.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3519.asc
XU1 0 MP_01 N005 N003 IN N001 N001 MP_02 MP_03 N002 N002 N004 N006 N005 N005 LT3519 X=2.4u
V1 IN 0 12.4
R1 N002 N006 1Meg
R2 IN N003 1Meg
R3 N003 0 243K
R4 N002 N004 2.49
R5 N006 0 29.4K
L1 IN N001 68µ
C1 N002 0 4.7µ
D1 N004 0 LXHL-BW02 N=10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LT3519.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3520.asc
V1 IN 0 3.3
R1 OUT1 N009 1Meg
R2 N009 0 309K
C1 OUT1 0 47µ Rser=10m
L1 N001 OUT2 4.7µ
R3 OUT2 N002 255K
R4 N002 0 200K
C2 OUT2 0 10µ Rser=10m
L2 N005 N007 4.7µ
XU1 IN N006 N008 N003 IN IN IN IN IN N001 0 IN N004 N002 N010 0 N011 N009 OUT1 N007 0 N005 IN IN LTC3520
C3 OUT2 N002 27p
C4 N004 0 .005µ
R5 N003 0 54.9K
C5 OUT1 N009 56p Rser=10K
C6 N011 0 .002µ
C7 N009 N010 470p Rser=15K
Q1 OUT3 N006 OUT2 0 2N4403
R6 OUT3 N008 100K
R7 N008 0 110K
C8 OUT3 N008 33p
C9 OUT3 0 4.7µ
Rload1 OUT1 0 3.3
Rload2 OUT2 0 3
Rload3 OUT3 0 7.5
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 1m startup
.lib LTC3520.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3521.asc
V1 IN 0 3
R1 OUT1 N005 1Meg
R2 N005 0 221K
C2 OUT1 0 22µ
L1 N002 OUT2 4.7µ
R3 OUT2 N004 137K
R4 N004 0 68.1K
C3 OUT2 0 10µ
L2 N001 N003 4.7µ
Rload2 OUT2 0 3
Rload1 OUT1 0 4
XU1 IN NC_01 NC_02 NC_03 IN 0 IN N005 IN IN IN 0 MP_04 N003 N001 OUT1 N006 0 MP_05 N002 0 IN N007 N004 LTC3521
L3 N006 OUT3 4.7µ
R5 OUT3 N007 100K
R6 N007 0 100K
C1 OUT3 0 10µ
Rload3 OUT3 0 2
.tran 750u startup
.lib LTC3521.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3522.asc
V1 N001 0 3
R1 OUT1 N008 1Meg
R2 N008 0 422K
C2 OUT1 0 10µ
XU1 N006 N001 0 N002 N008 N003 N001 N001 0 N007 N005 OUT1 0 N004 N001 N001 LTC3522
L1 N004 OUT2 4.7µ
R3 OUT2 N006 137K
R4 N006 0 68.1K
C3 OUT2 0 10µ
L2 N005 N007 4.7µ
R5 N001 N002 511K
R6 N001 N003 511K
Rload2 OUT2 0 9
Rload1 OUT1 0 11
.tran 1m startup
.lib LTC3522.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3523-2.asc
V1 IN 0 2
L1 IN N001 4.7µ
R1 OUT1 N004 634K
R2 N004 0 365K
C1 OUT1 0 10µ
L2 N002 OUT2 4.7µ
R3 OUT2 N003 511K
R4 N003 0 511K
C2 OUT2 0 10µ
C3 OUT2 N003 10p
XU1 N004 IN NC_01 OUT1 N001 0 0 N002 IN NC_02 NC_03 N003 IN 0 IN IN LTC3523-2
Rload1 OUT1 0 16.5
Rload2 OUT2 0 6
.tran .6m startup
.lib LTC3523-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3523.asc
XU1 N004 IN NC_01 OUT1 N001 0 0 N002 IN NC_02 NC_03 N003 IN 0 IN IN LTC3523
V1 IN 0 2
L1 IN N001 4.7µ
R1 OUT1 N004 634K
R2 N004 0 365K
C1 OUT1 0 10µ
L2 N002 OUT2 4.7µ
R3 OUT2 N003 511K
R4 N003 0 511K
C2 OUT2 0 10µ
C3 OUT2 N003 10p
Rload1 OUT1 0 16.5
Rload2 OUT2 0 6
.tran .6m startup
.lib LTC3523.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3524.asc
XU1 IN IN N004 Vout N001 N010 N009 N006 N006 N013 MP_01 N016 N018 N017 N015 N011 N012 N007 N005 N003 N002 IN N008 IN 0 LTC3524
L1 IN N002 3.3µ
L2 IN N001 10µ
V1 IN 0 3.6
D1 N002 N003 MBR0540
C1 N003 0 10µ
D2 N005 0 NSCW100 N=4
R1 N008 0 100K
R2 Vout N004 1Meg
R3 N004 0 324K
C2 N006 0 .47µ
C3 Vout 0 10µ
C4 N009 N010 .1µ
R4 N015 N017 2Meg
R5 N017 0 220K
C5 N015 0 .47µ
C6 N011 N012 .1µ
R6 N016 N018 1Meg
R7 N018 Vout 470K
C7 N016 0 .47µ
D10 N016 N014 CMDSH2-3
D11 N014 0 CMDSH2-3
C8 N013 N014 .1µ
R8 Vout 0 200
R9 N015 0 6.25K
R10 N016 0 3.75K
D3 N007 0 NSCW100 N=4
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 7m startup
.lib LTC3524.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3525-3.3.asc
XU1 IN 0 IN OUT MP_01 N001 LTC3525-3.3
L1 IN N001 10µ
C1 OUT 0 10µ
V1 IN 0 1
Rload OUT 0 55
.tran 1m startup
.lib LTC3525-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3525-3.asc
L1 IN N001 10µ
C1 OUT 0 10µ
V1 IN 0 1
Rload OUT 0 50
XU1 IN 0 IN OUT MP_01 N001 LTC3525-3
.tran 1m startup
.lib LTC3525-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3525-5.asc
L1 IN N001 10µ
C1 OUT 0 10µ
V1 IN 0 1
R1 OUT 0 100
XU1 IN 0 IN OUT MP_01 N001 LTC3525-5
.tran 2m startup
.lib LTC3525-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3526-2.asc
L1 N001 N002 2.2µ Rpar=5K
V1 N001 0 2
R1 OUT N003 1.78Meg
R2 N003 0 1Meg
C1 OUT 0 4.7µ Rser=1m
Rload OUT 0 250
XU1 N002 0 N001 N001 N003 OUT LTC3526-2
.tran 350u startup
.lib LTC3526-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3526.asc
L1 N001 N002 4.7µ Rpar=5K
V1 N001 0 2
R1 OUT N003 1.78Meg
R2 N003 0 1Meg
C1 OUT 0 4.7µ Rser=1m
Rload OUT 0 250
XU1 N002 0 N001 N001 N003 OUT LTC3526
.tran 350u startup
.lib LTC3526.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3526B-2.asc
L1 N001 N002 2.2µ Rpar=5K
V1 N001 0 2
R1 OUT N003 1.78Meg
R2 N003 0 1Meg
C1 OUT 0 4.7µ Rser=1m
Rload OUT 0 250
XU1 N002 0 N001 N001 N003 OUT LTC3526B-2
.tran 350u startup
.lib LTC3526B-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3526B.asc
L1 N001 N002 4.7µ Rpar=5K
V1 N001 0 2
R1 OUT N003 1.78Meg
R2 N003 0 1Meg
C1 OUT 0 4.7µ Rser=1m
Rload OUT 0 250
XU1 N002 0 N001 N001 N003 OUT LTC3526B
.tran 350u startup
.lib LTC3526B.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3526L-2.asc
L1 IN N001 2.2µ Rpar=5K
V1 IN 0 2
R1 OUT N002 1.78Meg
R2 N002 0 1Meg
C1 OUT 0 4.7µ Rser=1m
Rload OUT 0 16.5
XU1 N001 0 IN IN N002 OUT LTC3526L-2
C2 OUT N002 10p
.tran 500u startup
.lib LTC3526L-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3526L.asc
L1 IN N001 4.7µ Rpar=5K
V1 IN 0 2
R1 OUT N002 1.78Meg
R2 N002 0 1Meg
C1 OUT 0 4.7µ Rser=1m
Rload OUT 0 16.5
XU1 N001 0 IN IN N002 OUT LTC3526L
.tran .5m startup
.lib LTC3526L.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3526LB-2.asc
L1 IN N001 2.2µ Rpar=5K
V1 IN 0 1.2
R1 OUT N002 1.4Meg
R2 N002 0 1Meg
C1 OUT 0 4.7µ Rser=1m
Rload OUT 0 28.5
XU1 N001 0 IN IN N002 OUT LTC3526LB-2
.tran 500u startup
.lib LTC3526LB-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3526LB.asc
L1 IN N001 4.7µ Rpar=5K
V1 IN 0 2
R1 OUT N002 1.78Meg
R2 N002 0 1Meg
C1 OUT 0 4.7µ Rser=1m
Rload OUT 0 16.5
XU1 N001 0 IN IN N002 OUT LTC3526LB
.tran .5m startup
.lib LTC3526LB.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3527-1.asc
L1 IN N002 4.7µ Rpar=2K
R1 OUT2 N004 619K
R2 N004 0 1.21Meg
C1 OUT2 0 4.7µ
L2 IN N001 4.7µ Rpar=2K
R3 OUT1 N003 1.78Meg
R4 N003 0 1Meg
C2 OUT1 0 4.7µ
V1 IN 0 2.5
XU1 IN N003 0 IN OUT1 N001 N002 OUT2 IN 0 N004 IN NC_01 0 IN NC_02 LTC3527-1
Rload1 OUT1 0 22
Rload2 OUT2 0 12
.tran 350u startup
.lib LTC3527-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3527.asc
L1 IN N002 4.7µ Rpar=2K
XU1 IN N003 0 IN OUT1 N001 N002 OUT2 IN 0 N004 IN NC_01 0 IN NC_02 LTC3527
R1 OUT2 N004 619K
R2 N004 0 1.21Meg
C1 OUT2 0 4.7µ
L2 IN N001 4.7µ Rpar=2K
R3 OUT1 N003 1.78Meg
R4 N003 0 1Meg
C2 OUT1 0 4.7µ
V1 IN 0 2.5
Rload1 OUT1 0 22
Rload2 OUT2 0 12
.tran 350u startup
.lib LTC3527.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3528-2.asc
L1 IN N001 2.2µ Rpar=5K
V1 IN 0 2
R1 OUT N002 499K
R2 N002 0 287K
C1 OUT 0 10µ Rser=1m
Rload OUT 0 8.25
XU1 IN N002 NC_01 OUT N001 0 0 IN LTC3528-2
C2 OUT N002 68p
.tran .5m startup
.lib LTC3528-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3528.asc
L1 IN N001 4.7µ Rpar=5K
V1 IN 0 2
R1 OUT N002 499K
R2 N002 0 287K
C1 OUT 0 10µ Rser=1m
Rload OUT 0 8.25
XU1 IN N002 NC_01 OUT N001 0 0 IN LTC3528
.tran 500u startup
.lib LTC3528.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3528B-2.asc
L1 IN N001 2.2µ Rpar=5K
V1 IN 0 2
R1 OUT N002 499K
R2 N002 0 287K
C1 OUT 0 10µ Rser=1m
R3 OUT 0 8.25
C2 OUT N002 33p
XU1 IN N002 NC_01 OUT N001 0 0 IN LTC3528B-2
.tran .5m startup
.lib LTC3528B-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3528B.asc
L1 IN N001 4.7µ Rpar=5K
V1 IN 0 2
R1 OUT N002 499K
R2 N002 0 287K
C1 OUT 0 10µ Rser=1m
Rload OUT 0 8.25
C2 OUT N002 33p
XU1 IN N002 NC_01 OUT N001 0 0 IN LTC3528B
.tran 500u startup
.lib LTC3528B.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3529.asc
L1 IN N001 4.7µ Rpar=5K
V1 IN 0 3.6
C1 OUT 0 10µ Rser=1m
Rload OUT 0 10
XU1 OUT N001 IN 0 NC_01 0 NC_02 IN LTC3529
.tran 750u startup
.lib LTC3529.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3530.asc
L1 N001 N002 4.7µ Rpar=1K
V1 IN 0 2.8
R1 IN N003 1Meg
C1 N003 0 .002µ
R2 OUT N005 340K
R3 N005 0 200K
C2 N005 N007 470p Rser=15K
C3 OUT 0 22µ
R4 N006 0 33.2K
R5 N004 0 100K
C4 N004 0 .01µ
C5 OUT N005 100p Rser=4.7K
XU1 N006 N004 N001 N002 0 OUT IN N003 N005 N007 LTC3530
Rload OUT 0 6.6
.tran 2m startup
.lib LTC3530.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3531-3.3.asc
L1 N001 N002 10µ
V1 IN 0 3.6
C1 OUT 0 10µ
Rload OUT 0 20
XU1 N001 IN 0 IN MP_01 OUT N002 0 LTC3531-X Vout=3.3
.tran 500u startup
.lib LTC3531-X.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3531-3.asc
L1 N001 N002 10µ
V1 IN 0 3.6
C1 OUT 0 10µ
Rload OUT 0 20
XU1 N001 IN 0 IN MP_01 OUT N002 0 LTC3531-X Vout=3
.tran 500u startup
.lib LTC3531-X.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3531.asc
XU1 N001 IN 0 IN N003 OUT N002 0 LTC3531
L1 N001 N002 10µ
R1 OUT N003 340K
R2 N003 0 200K
V1 IN 0 2
C1 OUT 0 10µ
Rload OUT 0 40
.tran 500u startup
.lib LTC3531.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3532.asc
XU1 N006 N004 N001 N002 0 OUT IN IN N003 N005 LTC3532
L1 N001 N002 4.7µ Rpar=1K
V1 IN 0 3.2
R1 N006 0 43.2K
R2 N004 0 200K
C1 N004 0 .01µ
R3 OUT N003 340K
R4 N003 0 200K
C3 N005 N003 330p Rser=12.1K
C4 OUT 0 10µ
Rload OUT 0 30
C5 OUT N003 33p Rser=1K
.tran 500u startup
.lib LTC3532.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3533.asc
L1 N001 N002 2.2µ Rpar=1K
V1 IN 0 2.8
R1 IN N003 1Meg
C1 N003 0 .002µ
R2 OUT N005 340K
R3 N005 0 200K
C2 N005 N007 330p Rser=107K Cpar=4.7p
C3 OUT 0 47µ
XU1 N006 N004 0 N001 0 MP_01 N002 OUT OUT IN IN N003 N005 N007 LTC3533
R4 N006 0 33.2K
R5 N004 0 215K
C4 N004 0 .1µ
C5 OUT N005 47p Rser=6.49K
C6 IN 0 10µ
Rload OUT 0 2.2
.tran 2.5m startup
.lib LTC3533.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3534.asc
XU1 0 N004 MP_01 0 N001 N002 0 MP_02 MP_03 0 OUT IN IN N005 N003 LTC3534
L1 N001 N002 5µ
V1 IN 0 5
R1 OUT N003 649K
R2 N003 0 162K
C1 OUT 0 22µ
C2 OUT N003 33p Rser=10K
C3 N003 N005 330p Rser=15K
R3 IN N004 200K
C4 N004 0 .015µ
Rload OUT 0 100
.tran 2m startup
.lib LTC3534.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3535.asc
XU1 OUT1 N002 0 OUT2 N001 0 IN IN N004 IN IN N003 LTC3535
V1 IN 0 1.2
L1 IN N002 4.7µ Rser=5m Rpar=10K
L2 IN N001 4.7µ Rser=5m Rpar=10K
C1 OUT1 0 10µ
R1 OUT1 N003 511K
R2 N003 0 1Meg
C2 OUT2 0 10µ
R3 OUT2 N004 1.78Meg
R4 N004 0 1Meg
Rload1 OUT1 0 18
Rload2 OUT2 0 66
.tran .5m startup
.lib LTC3535.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3536.asc
XU1 IN 0 0 N001 N002 OUT IN IN N003 N004 0 LTC3536
V1 IN 0 3.6
L1 N001 N002 4.7µ
R1 OUT N003 1Meg
C1 OUT N003 47p Rser=6.49K
R2 N003 0 221K
C2 N003 N004 220p Rser=49.9K
C3 OUT 0 22µ V=6.3 Irms=2.1 Rser=0.028 Lser=0 mfg="KEMET" pn="A700V226M006ATE028" type="Al electrolytic"
Rload OUT 0 3.3
.tran 1m startup
.lib LTC3536.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3537.asc
XU1 NC_01 N002 0 IN NC_02 IN NC_03 IN N003 N004 OUT2 OUT1 OUT1 N001 0 NC_04 LTC3537
V1 IN 0 1.5
L1 IN N001 2.2µ Rpar=2K
R1 IN N002 665K
R2 N002 0 1Meg
R3 OUT1 N003 1.74Meg
R4 N003 0 1Meg
C1 OUT1 0 4.7µ
R5 OUT2 N004 2.05Meg
R6 N004 0 511K
C2 OUT2 0 1µ
Rload1 OUT1 0 33
Rload2 OUT2 0 30
.tran 400u startup
.lib LTC3537.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3538.asc
XU1 N005 N006 0 N003 N004 N002 N001 N003 LTC3538
L1 N001 N002 3.3µ
V1 N003 0 3
R1 N004 N005 464K
R2 N005 0 200K
C2 N006 N005 330p Rser=15K
C3 N004 0 22µ Rser=10m
C4 N004 N005 33p Rser=10K
Rload N004 0 5
.tran 2.5m startup
.lib LTC3538.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3539-2.asc
L1 IN N001 2.7µ Rser=5m Rpar=5K
V1 IN 0 2
R1 OUT N002 1Meg
R2 N002 0 562K
C1 OUT 0 22µ Rser=1m
Rload OUT 0 5.5
C2 OUT N002 22p
XU1 N001 0 0 IN IN N002 IN OUT LTC3539-2
.tran 750u startup
.lib LTC3539-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3539.asc
L1 IN N001 4.7µ Rser=5m Rpar=5K
V1 IN 0 2
R1 OUT N002 1Meg
R2 N002 0 562K
C1 OUT 0 22µ Rser=1m
Rload OUT 0 5.5
XU1 N001 0 0 IN IN N002 IN OUT LTC3539
C2 OUT N002 22p
.tran 750u startup
.lib LTC3539.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3541-1.asc
V1 IN 0 3.6
L1 N001 OUT1 2.2µ
C1 OUT1 0 10µ
R1 OUT1 N002 243K
C2 OUT1 N002 22p
R2 N002 0 115K
C3 OUT2 0 2.2µ
R3 OUT2 N003 412K
R4 N003 0 150K
XU1 IN IN N002 N003 OUT2 OUT1 0 0 IN N001 LTC3541-1
Rload1 OUT1 0 12.5
Rload2 OUT2 0 50
.tran 3m startup
.lib LTC3541-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3541-2.asc
V1 IN 0 3.6
L1 N001 OUT1 2.2µ
C1 OUT1 0 10µ
C2 OUT2 0 2.2µ
XU1 IN IN OUT1 MP_01 OUT2 OUT1 0 0 IN N001 LTC3541-2
Rload1 OUT1 0 9.375
Rload2 OUT2 0 5
.tran 1m startup
.lib LTC3541-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3541-3.asc
V1 IN 0 3.6
L1 N001 OUT1 2.2µ
C1 OUT1 0 10µ
Rload1 OUT1 0 9
C2 OUT2 0 2.2µ
Rload2 OUT2 0 52.5
XU1 IN IN OUT1 MP_01 OUT2 OUT1 0 0 IN N001 LTC3541-3
.tran 3m startup
.lib LTC3541-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3541.asc
V1 IN 0 3.6
L1 N001 OUT1 2.2µ
C1 OUT1 0 10µ
R1 OUT1 N002 243K
C2 OUT1 N002 22p
R2 N002 0 115K
C3 OUT2 0 2.2µ
R3 OUT2 N003 412K
R4 N003 0 150K
Rload2 OUT2 0 5
Rload1 OUT1 0 12.5
XU1 IN IN N002 N003 OUT2 OUT1 0 0 IN N001 LTC3541
.tran 1.5m startup
.lib LTC3541.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3542-1.asc
V1 IN 0 3.6
L1 N001 OUT 2.2µ
C1 OUT 0 10µ
Rload OUT 0 5.6
XU1 OUT IN 0 N001 0 IN LTC3542-1
.tran 2.5m startup
.lib LTC3542-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3542.asc
XU1 N002 IN 0 N001 0 IN LTC3542
V1 IN 0 3.6
L1 N001 OUT 2.2µ
R1 OUT N002 150K
R2 N002 0 75K
C1 OUT N002 22p
C2 OUT 0 10µ
Rload OUT 0 3.6
.tran 2m startup
.lib LTC3542.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3543.asc
V1 IN 0 4
C1 OUT N003 10p
L1 N001 OUT 3.3µ Rpar=2K
R1 OUT N003 300K
R2 N003 0 200K
XU1 N001 N002 0 N003 IN IN 0 LTC3543
C2 OUT 0 10µ
Rload OUT 0 2.5
.tran 900u startup
.lib LTC3543.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3544.asc
V1 IN 0 3.6
L1 N002 OUT1 10µ
C1 OUT1 0 4.7µ
R1 OUT1 N003 59K
R2 N003 0 118K
L2 N005 OUT2 3.3µ
C2 OUT2 0 4.7µ
R3 OUT2 N007 133K
R4 N007 0 107K
L3 N001 OUT3 3.3µ
C3 OUT3 0 4.7µ
R5 OUT3 0 100K
L4 N004 OUT4 4.7µ
C4 OUT4 0 4.7µ
R6 OUT4 N006 93.1K
R7 N006 0 107K
XU1 N006 OUT3 IN N004 N001 0 IN N005 IN N007 N003 IN N002 0 IN IN LTC3544
Rload1 OUT1 0 12
Rload2 OUT2 0 6
Rload3 OUT3 0 4
Rload4 OUT4 0 7.5
.tran 900u startup
.lib LTC3544.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3544B.asc
V1 IN 0 3.6
L1 N002 OUT1 10µ
C1 OUT1 0 4.7µ
R1 OUT1 N003 59K
R2 N003 0 118K
L2 N005 OUT2 3.3µ
C2 OUT2 0 4.7µ
R3 OUT2 N007 133K
R4 N007 0 107K
L3 N001 OUT3 3.3µ
C3 OUT3 0 4.7µ
R5 OUT3 0 100K
L4 N004 OUT4 4.7µ
C4 OUT4 0 4.7µ
R6 OUT4 N006 93.1K
R7 N006 0 107K
XU1 N006 OUT3 IN N004 N001 0 IN N005 IN N007 N003 IN N002 0 IN IN LTC3544B
Rload3 OUT3 0 4
Rload4 OUT4 0 7.5
Rload2 OUT2 0 6
Rload1 OUT1 0 12
.tran 900u startup
.lib LTC3544B.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3545-1.asc
V1 IN 0 3.6
C1 OUT1 0 10µ
L1 N001 OUT1 1.5µ
R1 N003 0 255K
R2 OUT1 N003 511K
C2 OUT1 N003 20p
C3 OUT2 0 10µ
L2 N004 OUT2 1.5µ
R3 N006 0 226K
R4 OUT2 N006 226K
C4 OUT2 N006 20p
C5 OUT3 0 10µ
L3 N007 OUT3 1.5µ
R5 N009 0 200K
R6 OUT3 N009 301K
C6 OUT3 N009 20p
R7 IN N002 500K
R8 N005 IN 500K
XU1 N001 N002 IN N005 N004 0 IN N007 N008 IN N009 N006 N003 IN IN 0 LTC3545-1
R9 N008 IN 500K
Rload2 OUT2 0 1.5
Rload1 OUT1 0 2.25
Rload3 OUT3 0 1.875
.tran 1m startup
.lib LTC3545-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3545.asc
V1 IN 0 3.6
C1 OUT1 0 10µ
L1 N001 OUT1 1.5µ
R1 N003 0 255K
XU1 N001 N002 IN N005 N004 0 IN N007 0 IN N008 N006 N003 IN IN 0 LTC3545
R2 OUT1 N003 511K
C2 OUT1 N003 20p
C3 OUT2 0 10µ
L2 N004 OUT2 1.5µ
R3 N006 0 226K
R4 OUT2 N006 226K
C4 OUT2 N006 20p
C5 OUT3 0 10µ
L3 N007 OUT3 1.5µ
R5 N008 0 200K
R6 OUT3 N008 301K
C6 OUT3 N008 20p
R7 N002 IN 500K
R8 IN N005 500K
Rload1 OUT1 0 2.25
Rload2 OUT2 0 1.5
Rload3 OUT3 0 1.875
.tran 1m startup
.lib LTC3545.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3546.asc
L1 N001 OUT1 1.22µ
C1 OUT1 0 22µ
C2 N005 0 1000p Rser=13K
V1 IN 0 5
XU1 IN NC_01 N004 N006 IN IN IN IN IN N002 MP_02 N002 N001 0 0 0 IN 0 N005 N003 NC_03 IN NC_04 IN 0 IN IN NC_05 LTC3546
R1 OUT1 N003 30.1K
R2 N003 0 30.1K
C3 OUT1 N003 100p
L2 N002 OUT2 .56µ
C4 OUT2 0 68µ
C5 N006 0 1000p Rser=13K
R3 OUT2 N004 95.3K
R4 N004 0 30.1K
C6 OUT2 N004 100p
Rload1 OUT1 0 1.2
Rload2 OUT2 0 .83
.tran 350u startup
.lib LTC3546.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3547-1.asc
V1 IN 0 5
C1 OUT2 0 4.7µ
L1 N001 OUT2 4.7µ
Rload2 OUT2 0 4
C2 OUT1 0 4.7µ
L2 N002 OUT1 4.7µ
Rload1 OUT1 0 6
XU1 OUT1 IN IN N002 0 N001 IN OUT2 LTC3547-1
.tran 800u startup
.lib LTC3547-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3547.asc
V1 IN 0 5
XU1 N004 IN IN N002 0 N001 IN N003 LTC3547
L1 N001 OUT2 4.7µ
R1 OUT2 N003 475K
R2 N003 0 237K
C2 OUT2 N003 10p
L2 N002 OUT1 4.7µ
R3 OUT1 N004 475K
R4 N004 0 150K
C3 OUT1 N004 10p
C4 OUT1 0 4.7µ
Rload2 OUT2 0 6
Rload1 OUT1 0 8.33
C1 OUT2 0 4.7µ
.tran 800u startup
.lib LTC3547.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3547B-1.asc
V1 IN 0 5
L2 N001 OUT2 4.7µ
Rload2 OUT2 0 4
L1 N002 OUT1 4.7µ
Rload1 OUT1 0 6
XU1 OUT1 IN IN N002 0 N001 IN OUT2 LTC3547B-1
C2 OUT2 0 4.7µ
C1 OUT1 0 4.7µ
.tran 800u startup
.lib LTC3547B-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3547B.asc
V1 IN 0 3.6
L1 N001 OUT2 4.7µ
R1 OUT2 N003 475K
R2 N003 0 237K
C1 OUT2 N003 10p
L2 N002 OUT1 4.7µ
R3 OUT1 N004 475K
R4 N004 0 150K
C2 OUT1 N004 10p
XU1 N004 IN IN N002 0 N001 IN N003 LTC3547B
Rload2 OUT2 0 1.8K
Rload1 OUT1 0 8.33
C3 OUT2 0 4.7µ
C4 OUT1 0 4.7µ
.tran 800u startup
.lib LTC3547B.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3548-1.asc
V1 IN 0 5
C2 1.8V 0 10µ
L1 N002 1.8V 2.2µ
Rload1 1.8V 0 4
C1 1.575V 0 4.7µ
L2 N001 1.575V 4.7µ
Rload2 1.575V 0 10
XU1 1.8V IN IN N002 0 IN N001 MP_01 IN 1.575V LTC3548-1
.tran 200u startup
.lib LTC3548-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3548.asc
V1 IN 0 2.8
C1 OUT1 0 10µ
L1 N002 OUT1 2.2µ
R1 N004 0 301K
R2 OUT1 N004 604K
C2 OUT2 0 4.7µ
L2 N001 OUT2 4.7µ
R3 N003 0 280K
R4 OUT2 N003 887K
C3 OUT2 N003 68p
C4 OUT1 N004 33p
XU1 N004 IN IN N002 0 IN N001 MP_01 IN N003 LTC3548
Rload1 OUT1 0 5
Rload2 OUT2 0 20
.tran 1m startup
.lib LTC3548.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3548A.asc
V1 IN 0 3.6
L1 N002 OUT1 2.2µ
Rload1 OUT1 0 2.25
R1 N004 0 442K
R2 OUT1 N004 887K
L2 N001 OUT2 4.7µ
Rload2 OUT2 0 6.25
R5 N003 0 280K
R6 OUT2 N003 887K
C3 OUT2 N003 22p
C4 OUT1 N004 22p
XU1 N004 IN IN N002 0 IN N001 MP_01 IN N003 LTC3548A
C1 OUT2 0 4.7µ
C2 OUT1 0 10µ
.tran .5m startup
.lib LTC3548A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3549.asc
L1 N001 OUT 3.3µ
R1 OUT N002 200K
R2 N002 0 137K
V1 IN 0 2.2
C1 OUT 0 4.7µ
C2 OUT N002 22p
R3 OUT 0 6
XU1 IN 0 N001 0 IN N002 LTC3549
.tran 1.2m startup
.lib LTC3549.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3550-1.asc
V1 USB 0 5
R1 N004 0 2K
V2 BAT 0 4
R2 N003 0 1.24K
L1 N001 Vout 2.2µ
C1 Vout 0 10µ
R3 N002 0 2K
XU1 USB N002 N004 NC_01 NC_02 Vout BAT 0 MP_03 N001 BAT NC_04 NC_05 N003 BAT NC_06 LTC3550-1
Rload Vout 0 3.125
.tran 150u startup
.lib LTC3550-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3550.asc
V1 USB 0 5
R1 N005 0 2K
XU1 USB N003 N005 NC_01 NC_02 N002 BAT 0 MP_03 N001 BAT NC_04 NC_05 N004 BAT USB LTC3550
V2 BAT 0 4
R2 N004 0 1.24K
L1 N001 OUT 2.2µ
R3 OUT N002 301K
R4 N002 0 301K
C1 OUT N002 22p
C2 OUT 0 10µ
R5 N003 0 2K
Rload OUT 0 2
.tran 150u startup
.lib LTC3550.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3552-1.asc
V1 IN 0 5
L1 N004 OUT1 2.2µ
C1 OUT1 N006 33p
C2 OUT1 0 10µ
R1 N001 0 619
R2 N002 0 1.24K
L2 N003 OUT2 4.7µ
C3 OUT2 N005 33p
C4 OUT2 0 4.7µ
V2 BAT 0 4
XU1 N001 BAT NC_01 BAT N003 BAT OUT2 N005 N006 OUT1 BAT N004 N002 IN NC_02 NC_03 0 LTC3552-1
Rload1 OUT1 0 2.25
Rload2 OUT2 0 3.9
.tran 200u startup
.lib LTC3552-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3552.asc
V1 IN 0 5
L1 N004 OUT1 2.2µ
R1 OUT1 N006 604K
R2 N006 0 301K
C1 OUT1 N006 33p
C2 OUT1 0 10µ
XU1 N001 BAT NC_01 NC_02 N003 MP_03 BAT N005 N006 BAT BAT N004 N002 IN NC_04 NC_05 0 LTC3552
R3 N001 0 619
R4 N002 0 1.24K
L2 N003 OUT2 4.7µ
R5 OUT2 N005 887K
R6 N005 0 280K
C3 OUT2 N005 68p
C4 OUT2 0 4.7µ
V2 BAT 0 4
Rload1 OUT1 0 2.25
Rload2 OUT2 0 6.25
.tran .5m startup
.lib LTC3552.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3559-1.asc
V1 IN 0 5
R1 N004 0 1.74K
C1 BAT 0 10µ
L1 N001 OUT1 4.7µ
C2 OUT1 N002 22p Rpar=655K
R2 N002 0 309K
C3 OUT1 0 10µ
L2 N003 OUT2 4.7µ
R3 N005 0 649K
C4 OUT2 0 10µ
C5 OUT2 N005 22p Rpar=324K
XU1 0 BAT 0 N002 IN N001 BAT N003 IN N005 NC_01 IN MP_02 N004 NC_03 IN LTC3559-1
Rload1 OUT1 0 6
Rload2 OUT2 0 3
.tran 1.5m startup
.lib LTC3559-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3559.asc
XU1 0 BAT 0 N002 IN N001 BAT N003 IN N005 NC_01 IN MP_02 N004 NC_03 IN LTC3559
V1 IN 0 5
R1 N004 0 1.74K
C1 BAT 0 10µ
L1 N001 OUT1 4.7µ
C2 OUT1 N002 22p Rpar=655K
R2 N002 0 309K
C3 OUT1 0 10µ
L2 N003 OUT2 4.7µ
R3 N005 0 649K
C4 OUT2 0 10µ
C5 OUT2 N005 22p Rpar=324K
Rload1 OUT1 0 6
Rload2 OUT2 0 3
.tran 1.5m startup
.lib LTC3559.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3560.asc
V1 IN 0 3.6
L1 N001 OUT 1.5µ
R1 OUT N002 806K
R2 N002 0 402K
C1 OUT N002 10p
C2 OUT 0 10µ
XU1 IN 0 N001 IN N002 0 LTC3560
Rload OUT 0 2.25
.tran 2m startup
.lib LTC3560.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3561.asc
XU1 N004 MP_01 0 N003 0 IN IN MP_02 N005 N002 LTC3561
R1 N004 0 324K
R2 N002 N001 13K
C1 N001 0 1000p
V1 IN 0 4
L1 N003 OUT 2.2µ
C2 OUT 0 22µ
R3 OUT N005 887K
R4 N005 0 412K
Rload OUT 0 2.5
.tran 1m startup
.lib LTC3561.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3561A.asc
R1 N006 0 549K
R2 N003 N002 16.9K
C1 N002 0 680p
V1 N001 0 4
L1 N004 N005 2.2µ
C2 N005 0 22µ
R3 N005 N007 249K
R4 N007 0 118K
R5 N005 0 2.5
XU1 N006 0 N004 0 N001 N001 N007 N003 LTC3561A
C3 N005 N007 22p
.tran 1.5m startup
.lib LTC3561A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3563.asc
V1 IN 0 3.6
L1 N001 OUT 2.2µ
C1 OUT 0 10µ
Rload OUT 0 2.56
XU1 OUT IN 0 N001 0 IN LTC3563
.tran 2m startup
.lib LTC3563.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3564.asc
V1 IN 0 3.6
L1 N001 OUT 1.1µ Rser=2m
R1 OUT N002 634K
R2 N002 0 316K
C1 OUT N002 22p
C2 OUT 0 22µ Rser=5m
Rload OUT 0 1.44
XU1 N002 0 IN N001 IN LTC3564
.tran 1.5m startup
.lib LTC3564.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3565.asc
L1 N001 out 2.2µ
R1 out N002 931K
V1 IN 0 4
R2 N002 0 294K
R3 N005 0 191K
C1 out 0 22µ
C2 N004 0 680p Rser=12.1K
R4 IN N003 100K
C3 out N002 22p
XU1 N005 IN IN N001 0 IN IN N003 N002 N004 LTC3565
Rload out 0 2
.tran 1.5m startup
.lib LTC3565.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3568.asc
L1 N001 OUT 1.7µ
R1 OUT N003 412K
V1 IN 0 5
R2 N003 0 332K
R3 N004 0 324K
C1 OUT 0 100µ Rser=10m
C2 N005 0 1000p Rser=13K
R4 IN N002 100K
XU1 N004 IN 0 N001 0 IN IN N002 N003 N005 LTC3568
C3 OUT N003 47p
Rload OUT 0 1
.tran 1m startup
.lib LTC3568.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3569.asc
XU1 N005 IN N002 IN IN N007 N003 N006 IN 0 IN IN IN 0 N004 IN IN N001 0 0 LTC3569
V1 IN 0 3.6
R1 IN N002 470K
L1 N001 OUT1 2.2µ
R2 OUT1 N003 510K
R3 N003 0 240K
C1 OUT1 N003 20p
C2 OUT1 0 10µ
L2 N005 OUT2 2.5µ
R4 OUT2 N007 300K
R5 N007 0 240K
C3 OUT2 N007 20p
C4 OUT2 0 4.7µ
L3 N004 OUT3 2.5µ
R6 OUT3 N006 150K
R7 N006 0 300K
C5 OUT3 N006 20p
C6 OUT3 0 4.7µ
Rload1 OUT1 0 2
Rload2 OUT2 0 3
Rload3 OUT3 0 2
.tran 1.1m startup
.lib LTC3569.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3570.asc
V1 IN 0 5
L1 IN N004 6.8µ
D1 N004 OUT1 1N5817
R1 OUT1 N006 143K
R2 N006 0 10K
C1 OUT1 0 10µ
C2 N008 0 .002µ
C3 N010 0 .001µ Rser=22K
R3 N012 0 15.8K
D2 OUT2 N001 CMDSH2-3
D3 0 N002 B520C
L2 N002 OUT2 3.3µ
C4 N001 N002 .1µ
R4 OUT2 N003 32.4K
R5 N003 0 10.2K
C5 N005 0 .002µ
C6 N007 0 .001µ Rser=22K
C7 OUT2 0 22µ
Q1 OUT2 N009 OUT3 0 2N3391A
R6 OUT3 N011 22.1K
R7 N011 0 10.2K
C8 OUT3 0 2.2µ
XU1 IN MP_01 N002 N004 0 MP_02 IN N008 N010 N006 IN IN IN MP_03 N012 MP_04 N005 N007 N003 N011 N009 IN MP_05 N001 LT3570
Rload1 OUT1 0 42
Rload2 OUT2 0 3.3
Rload3 OUT3 0 25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 750u startup
.lib LT3570.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3571.asc
XU1 MP_01 N004 N008 N007 N002 MP_02 0 MP_03 N009 MP_04 N001 N003 N006 N006 N010 N011 LT3571
L1 N001 N002 10µ
R1 N007 N008 20
R2 N008 N010 1Meg
R3 N010 0 20.5K
R4 N011 0 10K
C1 N008 N010 10p
R5 N009 0 12.1K
V1 N001 0 5
C2 N011 0 10n
C3 N007 0 .1µ
D1 0 N004 APD
G1 N004 0 N005 0 1m
V2 N005 0 PULSE(.5 1.5 22m 10u 10u .5m 1m)
R6 N001 N003 100K
C4 N003 0 1µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 25m startup
.model APD D(Is=10n Cjo=10p)
.lib LT3571.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3572.asc
XU1 N002 N001 N013 N014 0 N011 N009 N003 MP_01 N001 N001 N001 N004 N012 N007 N010 N008 N005 N006 LT3572
L1 N001 N002 10µ Rpar=2K
D1 N002 N003 1N5819
R1 N003 N004 576K
R2 N004 0 24.3K
V1 N001 0 5
C1 N003 N004 15p
C2 N003 0 10µ
C3 N005 N006 2.2n
C4 N008 N010 2.2n
C5 0 N012 .01µ
R3 0 N014 42.2K
V2 N009 0 pulse(0 3.3 0 1u 1u 100u 200u)
V3 N011 0 pulse(0 3.3 50u 1u 1u 100u 200u)
R4 N001 N007 100K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
.lib LT3572.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3573.asc
XU1 0 MP_01 MP_02 N003 IN N011 N004 MP_03 MP_04 N012 N007 N010 N005 N008 N006 LT3573
R1 N007 0 10K
R2 N006 0 28.7K
V1 IN 0 18
C1 N010 N009 .001µ
C2 0 N011 4.7µ
R3 N003 N005 80.6K
R4 0 N008 6.04K
L1 IN N003 24µ Rpar=5K
L2 0 N001 2.6µ Rpar=5K
C3 OUT 0 47µ
D1 N001 OUT MBRS340
R5 N009 0 20K
C4 0 N012 .01µ
R6 IN N004 357K
R7 N004 0 51.1K
R8 IN N002 2K
C5 IN N002 .22µ
D2 N003 N002 1N4148
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
K1 L1 L2 1
.tran 2.5m startup
.lib LT3573.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3574.asc
R1 N007 0 10K
R2 N006 0 28.7K
V1 IN 0 18
C1 N010 N009 .001µ
C2 0 N011 4.7µ
R3 N003 N005 80.6K
R4 0 N008 6.04K
L1 IN N003 24µ Rpar=5K
L2 0 N001 2.6µ Rpar=5K
C3 OUT 0 22µ
D1 N001 OUT MBRS340
R5 N009 0 59K
C4 0 N012 .01µ
R6 IN N004 357K
R7 N004 0 51.1K
R8 IN N002 2K
C5 IN N002 .22µ
D2 N003 N002 1N4148
Rload OUT 0 20
XU1 0 MP_01 MP_02 N003 IN N011 N004 MP_03 MP_04 N012 N007 N010 N005 N008 N006 LT3574
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
K1 L1 L2 1.
.tran 2.5m startup
.lib LT3574.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3575.asc
R1 N007 0 10K
R2 N006 0 28.7K
V1 IN 0 18
C1 N010 N009 4.7n
C2 0 N011 4.7µ
R3 N003 N005 80.6K
R4 0 N008 6.04K
L1 IN N003 24µ Rpar=5K
L2 0 N001 2.6µ Rpar=5K
C3 OUT 0 47µ Rser=10m
D1 N001 OUT MBRS340
R5 N009 0 11.5K
C4 0 N012 .01µ
R6 IN N004 357K
R7 N004 0 51.1K
R8 IN N002 1K
C5 IN N002 .22µ
D2 N003 N002 1N4148
Rload OUT 0 3.5
XU1 0 MP_01 MP_02 N003 IN N011 N004 MP_03 MP_04 N012 N007 N010 N005 N008 N006 LT3575
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
K1 L1 L2 .99
.tran 2.5m startup
.lib LT3575.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3579-1.asc
V1 IN 0 5
L1 IN N002 2.2µ Rser=1.5m
D1 N002 N003 1N5818
C1 N003 0 10µ Rser=5m
R1 N003 N004 130K
R2 N003 N001 6.3K
M§Q1 OUT N001 N003 N003 Si4427DY
R3 N008 0 86.6K
C2 N009 0 .02µ
R4 IN N006 100K
R5 N005 0 10K
R6 IN N005 18.7K
C3 N007 0 2200p Rser=8K Cpar=47p
C4 OUT 0 10µ Rser=5m
D2 IN N001 MBR0520L
Rload OUT 0 7
XU1 N004 N007 N001 N006 IN N002 MP_01 MP_02 N002 MP_03 MP_04 MP_05 N005 N008 N009 MP_06 0 LT3579
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LT3579.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3579.asc
V1 IN 0 5
L1 IN N002 2.2µ Rser=1.5m
D1 N002 N003 1N5818
C1 N003 0 10µ Rser=5m
R1 N003 N004 130K
R2 N003 N001 6.3K
M§Q1 OUT N001 N003 N003 Si4427DY
R3 N008 0 86.6K
C2 N009 0 .02µ
R4 IN N006 100K
R5 N005 0 10K
R6 IN N005 18.7K
C3 N007 0 2200p Rser=8K Cpar=47p
C4 OUT 0 10µ Rser=5m
D2 IN N001 MBR0520L
XU1 N004 N007 N001 N006 IN N002 MP_01 MP_02 N002 MP_03 MP_04 MP_05 N005 N008 N009 MP_06 0 LT3579
Rload OUT 0 7
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LT3579.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3580.asc
XU1 N003 N005 IN N001 IN N004 N002 MP_01 0 LT3580
L1 IN N001 4.2µ
D1 N001 OUT 1N5818
C1 OUT 0 10µ
C2 0 N005 1000p Rser=10K
R1 N004 0 75K
C3 N002 0 .001µ
V1 IN 0 5
R2 OUT N003 130K
Rload OUT 0 22
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT3580.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3581.asc
XU1 N004 N007 N001 N006 IN N002 MP_01 MP_02 N002 MP_03 MP_04 MP_05 N005 N008 N009 MP_06 0 LT3581
V1 IN 0 5
L1 IN N002 1.5µ Rser=1.5m
D1 N002 N003 1N5818
C1 N003 0 4.7µ Rser=5m
R1 N003 N004 130K
R2 N003 N001 130K
M§Q1 OUT N001 N003 N003 Si4427DY
R3 N008 0 43.2K
C2 N009 0 .02µ
R4 IN N006 100K
R5 N005 0 10K
R6 IN N005 18.7K
C3 N007 0 1000p Rser=10.5K Cpar=56p
C4 OUT 0 4.7µ Rser=5m
D2 IN N001 MBR0520L
Rload OUT 0 14
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LT3581.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3585-0.asc
L1 N002 N005 10µ Rpar=2K Rser=.1
L2 0 N003 {10u*10.2*10.2} Rpar=1Meg
C1 OUT 0 .1µ
D1 N003 OUT D
R3 N004 N001 10K
V1 N001 0 5
V2 N002 0 3
V3 N007 0 PWL(30m 0 30.01m 3 30.1m 3 30.11m 0)
XU1 N001 N002 N001 N005 N006 N006 N007 N001 N004 MP_01 0 LT3585-0
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 50m startup
K1 L1 L2 1
.lib LT3585-0.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3585-1.asc
L1 N002 N005 10µ Rpar=2K Rser=.1
L2 0 N003 {10u*10.2*10.2} Rpar=1Meg
C1 OUT 0 .02µ
D1 N003 OUT D
R3 N004 N001 10K
V1 N001 0 5
V2 N002 0 3
V3 N007 0 PWL(30m 0 30.01m 3 30.1m 3 30.11m 0)
XU1 N001 N002 N001 N005 N006 N006 N007 N001 N004 MP_01 0 LT3585-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 50m startup
K1 L1 L2 1
.lib LT3585-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3585-2.asc
L1 N002 N006 10µ Rpar=2K Rser=.1
L2 0 N003 {10u*10.2*10.2} Rpar=1Meg
C1 OUT 0 .02µ
D1 N003 OUT D
R3 N005 N001 10K
V1 N001 0 5
V2 N002 0 3
V3 N008 0 PWL(30m 0 30.01m 3 30.1m 3 30.11m 0)
XU1 N001 N002 N001 N006 N007 N007 N008 N004 N005 MP_01 0 LT3585-2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 50m startup
K1 L1 L2 1
.lib LT3585-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3585-3.asc
L1 N002 N005 10µ Rpar=2K Rser=.1
L2 0 N003 {10u*10.2*10.2} Rpar=1Meg
C1 OUT 0 .2µ
D1 N003 OUT D
R3 N004 N001 10K
V1 N001 0 5
V2 N002 0 3
V3 N007 0 PWL(30m 0 30.01m 3 30.1m 3 30.11m 0)
XU1 N001 N002 N001 N005 N006 N006 N007 N001 N004 MP_01 0 LT3585-3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 50m startup
K1 L1 L2 1
.lib LT3585-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3587.asc
L1 IN N002 10µ Rpar=1K
L2 IN N003 15µ Rpar=1K
D1 N003 N004 PMEG6010AED
D2 N002 N001 PMEG6010AED
C1 N001 0 2.2µ
C2 N004 0 10µ
L3 IN N012 15µ Rpar=1K
D3 N013 0 PMEG6010AED
C3 N013 N012 2.2µ
L4 OUT2 N013 15µ Rpar=1K
V1 IN 0 4.25
R1 IN N007 100K
C4 OUT2 0 10µ
R2 OUT2 N011 1Meg
C5 OUT2 N011 6.8p
D4 N008 0 AOT-2015 N=6
R3 OUT1 N006 1Meg
C6 OUT1 N006 2.7p
R4 0 N005 8.06K
Rload1 OUT1 0 300
Rload2 OUT2 0 80
XU1 N008 N001 N002 0 N007 N011 MP_01 MP_02 N012 MP_03 N003 MP_04 N004 OUT1 N006 N009 IN N010 N005 0 LT3587
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 750u startup
K1 L3 L4 1.
.lib LT3587.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3588-1.asc
XU1 N001 N002 N005 N003 N004 OUT N006 0 0 N007 0 LTC3588-1
C1 N003 0 2µ
L1 N004 OUT 10µ
C2 OUT 0 47µ
I1 N002 N001 SINE(0 200u 100 0 0 0 100)
Rload OUT 0 25K
C3 N003 N005 1µ
C4 N006 0 1µ
.tran 5
.lib LTC3588-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3588-2.asc
C1 N003 0 2µ
L1 N004 OUT 22µ
C2 OUT 0 47µ
I1 N002 N001 SINE(0 200u 100 0 0 0 100)
Rload OUT 0 25K
C3 N003 N005 1µ
C4 N006 0 1µ
XU1 N001 N002 N005 N003 N004 OUT N006 0 0 N007 0 LTC3588-2
.tran 2
.lib LTC3588-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3589.asc
XU1 IN LDO2 LDO3 LDO4 IN IN N004 NC_01 NC_02 NC_03 NC_04 N003 NC_05 NC_06 IN OUT4 MP_07 NC_08 N002 MP_09 MP_10 MP_11 N001 IN N007 N010 IN MP_12 NC_13 MP_14 MP_15 MP_16 N008 N011 N012 LDO1 IN N009 N005 N006 0 LTC3589 LTC3589 Vref1=.5 Freq1=0 Mode1=0 Vref1_slew=0 DVDT1=0 Phase1=0 OVEN1=1 Vref2=.5 Freq2=0 Mode2=0 Vref2_slew=0 DVDT2=0 Phase2=0 OVEN2=1 Vref3=.5 Freq3=0 Mode3=0 Vref3_slew=0 DVDT3=0 Phase3=0 OVEN3=1 Vref_LDO2=.6 LDO2_slew=3 OVEN_LDO2=1 OVEN_LDO3=1 LDO4_ref=0 OVEN_LDO4=1 Mode_BB=0 OVEN_BB=1
V1 IN 0 3.3
R1 IN N001 10K
L1 N004 OUT1 1µ
C1 OUT1 0 22µ
R2 OUT1 0 1
R4 N005 0 100K
L2 N007 OUT2 1.5µ
C2 OUT2 0 22µ
R5 OUT2 0 1
R7 N008 0 100K
L3 N010 OUT3 1.5µ
C3 OUT3 0 22µ
R8 OUT3 0 1
R10 N011 0 100K
L4 N003 N002 2.7µ Rser=10m
C4 OUT4 0 22µ
R11 OUT4 0 5
R12 OUT4 N006 3Meg
R13 N006 0 1Meg
C5 0 LDO2 1µ
R14 LDO2 N009 1Meg
R15 N009 0 1Meg
C6 LDO3 0 1µ
C7 LDO4 0 1µ
C8 LDO1 0 1µ
R16 N012 LDO1 1Meg
R17 0 N012 1Meg
C9 OUT1 N005 10p Rpar=100K
C10 OUT2 N008 10p Rpar=100K
C11 OUT3 N011 10p Rpar=100K
.tran .7m startup
* The following I2C functions have been modeled:\n \n\nVrefx    :     Sets the reference voltage for the regulator\nFreqx    :     Sets the switching frequency ( 0 => 2.25MHz, 1 => 1.225MHz)\nModex  :     Sets the operation mode of buck regulators\n                   0 - Pulse Skip Mode, 1 - Burst Mode, 2 - Forced Continuous Mode\nVrefx_slew: Sets the slew rate of reference votlage\n                   0 - 0.88mV/us, 1 - 1.75mV/us, 2 - 3.5mV/us, 3 - 7mV/us\nDVDTx :     Sets the slew of switching edge\n                   0 - 1ns, 1 - 2ns, 2 - 4ns, 3 - 8ns\nPhasex :     Sets the phase of switching\n                   0 - switch on Clock Phase 1, 1 - switch on Clock Phase 2\nOVENx :     Output Voltage Enable\n \nLDO2_slew: Sets the slew rate of LDO2\n                     0 - 0.88mV/us, 1 - 1.75mV/us, 2 - 3.5mV/us, 3 - 7mV/us\nLDO4_ref   : Sets output voltage of LDO4\n                     0 - 2.8V, 1 - 2.5V, 2 - 1.8V, 3 - 3.3V
.lib LTC3589.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3590.asc
XU1 N003 0 N004 IN N002 N003 LT3590
R1 IN N002 4
D1 N002 N001 QTLP690C N=4
L1 N001 N004 470µ
C1 IN N001 1µ
C2 N003 0 .1µ
V1 IN 0 48
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 300u startup
.lib LT3590.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3591.asc
L1 IN N001 22µ Rpar=2K
V1 IN 0 5
C1 N004 0 2.2µ
R1 N004 N002 10
D1 N002 0 NSPW500BS N=7
V2 N003 0 PULSE(.5 1.25 .2m .2m .2m 1m 2.4m)
XU1 IN 0 N001 N004 N002 N003 LT3591
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LT3591.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3592.asc
L1 N002 N003 10µ Rpar=2K
R1 N003 N008 .4
R2 N010 0 10K
D1 N008 0 AOT-2015
V1 N004 0 14.5
C1 N003 0 4.7µ
R3 N009 0 140K
D2 N005 N002 MBRS140
C2 N002 N001 .1µ
XU1 N009 N007 N006 N004 N005 N002 N001 N003 N008 N010 0 LT3592
R4 N008 N010 51K
V2 N007 0 pulse(3 0 .5m 1u 1u .25m .5m)
R5 N004 N006 20K
C3 N006 0 .1µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.25m startup
.lib LT3592.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3595.asc
D1 N002 N001 QTLP690C N=5
L1 N001 N004 100µ
C1 IN N001 .47µ
V1 IN 0 30
XU1 N003 IN N002 N004 0 N005 N007 N003 N006 LT3595
V2 N003 0 3.3
R1 0 N005 30.1K
R2 N006 N003 100K
V3 N007 0 PULSE(0 3.3 0 1u 1u 50u 100u)
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 300u startup
.lib LT3595.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3596.asc
L1 N005 N002 100µ Rpar=20K
R1 N002 N008 100K
R2 N008 0 3.65K
D1 N002 N009 AOT-2015 N=8
D2 N002 N010 AOT-2015 N=8
D3 N002 N011 AOT-2015 N=8
R3 N006 N014 90.9K
R4 N014 0 49.9K
V1 N001 0 48
C1 N002 0 4.7µ
R5 N006 N016 10K
R6 N016 0 100K
XU1 N006 N007 N001 N005 N001 N017 N004 N012 N006 N006 N008 N013 N015 0 N002 N003 N006 N006 N006 N016 N006 N009 N010 N011 N014 LT3596
R7 0 N017 33.2K
R8 0 N012 20K
R9 0 N013 20K
R10 0 N015 20K
D4 N007 N005 MBRS140
C2 N003 N005 .1µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.25m startup
.lib LT3596.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3597.asc
L1 N006 N002 100µ Rpar=20K
R1 N002 N010 97K
R2 N010 0 9.1K
D1 N002 N009 AOT-2015 N=3
R3 N007 N011 90.9K
R4 N011 0 49.9K
V1 N001 0 48
C1 N002 0 3.3µ
R5 N007 N013 10K
R6 N013 0 100K
R7 0 N012 33.2K
R8 0 N014 20K
D2 N008 N006 MBRS140
C2 N004 N006 .1µ
XU1 N007 N008 N001 N006 N003 N012 N005 N014 MP_01 MP_02 N010 MP_03 MP_04 0 N002 N004 MP_05 N007 MP_06 N013 N007 N009 MP_07 MP_08 N011 LT3597
R9 N001 N003 270KK
R10 N003 0 91K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran .75m startup
.lib LT3597.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3598.asc
XU1 N008 N010 N012 N014 N016 N019 MP_01 N015 N011 N018 N005 N013 MP_02 MP_03 N006 N007 N020 N009 MP_04 N001 N001 N002 N003 N004 0 LT3598
L1 N001 N002 10µ
D1 N002 N003 10MQ060N
R1 N007 0 51.1K
R2 N004 N005 1Meg
R3 N005 0 30.9K
D2 N003 N008 AOT-2015 N=10
D3 N003 N010 AOT-2015 N=10
D4 N003 N012 AOT-2015 N=10
D5 N003 N014 AOT-2015 N=10
D6 N003 N016 AOT-2015 N=10
D7 N003 N019 AOT-2015 N=10
C1 N020 0 .05µ
R4 N009 N011 10K
R5 N011 0 100K
R7 N017 0 2.61K
V1 N001 0 8
R8 N015 0 14.7K
C2 N003 0 4.7µ
C3 N018 N017 .005µ
R6 N009 N013 64.4K
R9 N013 0 100K
V2 N006 0 PULSE(0 3.3 2m 10n 10n .5m 1m)
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 8m startup
.lib LT3598.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3599.asc
L1 N001 N002 10µ
D1 N002 N003 10MQ060N
R1 N007 0 53.3K
R2 N004 N005 1Meg
R3 N005 0 30.9K
D2 N003 N008 AOT-2015 N=10
D3 N003 N010 AOT-2015 N=10
D4 N003 N012 AOT-2015 N=10
D5 N003 N014 AOT-2015 N=10
C1 N016 0 .05µ
R4 N009 N011 10K
R5 N011 0 100K
R6 N018 0 10K
V1 N001 0 8
R7 N015 0 13.3K
C2 N003 0 4.7µ
C3 N017 N018 2200p
R8 N009 N013 53.6K
R9 N013 0 80.6K
V2 N006 0 PULSE(0 3.3 2m 10n 10n .5m 1m)
XU1 N008 N010 N012 N014 0 MP_01 MP_02 N015 N011 N017 N005 N013 MP_03 MP_04 N006 N007 N016 N009 MP_05 N001 N001 N002 N003 N004 0 LT3599
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 8.5m startup
.lib LT3599.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3600.asc
V1 IN 0 12
C1 OUT 0 22µ Rser=10m
Rload OUT 0 1.6
XU1 N003 N001 N001 N001 IN N001 N004 IN N002 N001 OUT NC_01 0 LTC3600
R1 N003 0 49.9K
C2 N003 0 .002µ
C3 0 N001 1µ
L1 N004 OUT 2.2µ Rser=2m
C4 N002 N004 .1µ
.tran 1m startup
.lib LTC3600.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3601.asc
XU1 N001 NC_01 N003 MP_02 MP_03 N002 N001 OUT 0 N001 N004 N001 NC_04 IN IN MP_05 0 LTC3601
V1 IN 0 12
C1 N002 N003 .1µ
L1 N003 OUT 2.2µ
R1 OUT N004 180K
R2 N004 0 40K
C2 OUT N004 10p
C3 OUT 0 22µ
Rload OUT 0 2
C4 N001 0 2.2µ
.tran .5m startup
.lib LTC3601.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3602.asc
XU1 N007 N001 N004 N008 N007 IN N006 0 MP_01 MP_02 N005 MP_03 MP_04 N003 IN N002 0 LTC3602
V1 IN 0 5
R1 N004 0 105K
C1 N008 0 1n Rser=4.32K
C2 N002 0 1µ
D1 N002 N003 CMDSH2-3
C3 N003 N005 .22µ
L1 N005 OUT 2.2µ Rpar=2K
R3 OUT N007 475K
R4 N007 0 105K
C4 OUT N007 22p
C5 OUT 0 100µ
Rload OUT 0 1.3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.2m startup
.lib LTC3602.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3603.asc
V1 IN 0 5
R1 N004 0 105K
C1 N008 0 1n Rser=4.32K
C2 N002 0 1µ
D1 N002 N003 CMDSH2-3
C3 N003 N005 .22µ
L1 N005 OUT 2.2µ
R2 OUT N007 475K
R3 N007 0 105K
C4 OUT N007 22p
C5 OUT 0 100µ
XU1 N007 N001 N004 N008 N007 IN N006 0 MP_01 MP_02 N005 MP_03 MP_04 N003 IN N002 0 LTC3603
Rload OUT 0 1.3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.2m startup
.lib LTC3603.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3604.asc
V1 IN 0 12
C1 N002 N003 .1µ
L1 N003 OUT 1µ
R1 OUT N004 180K
R2 N004 0 40K
C2 OUT N004 22p
C3 OUT 0 47µ
Rload OUT 0 1.32
C4 N001 0 2.2µ
XU1 N001 NC_01 N003 MP_02 MP_03 N002 N001 OUT 0 N001 N004 N001 NC_04 IN IN MP_05 0 LTC3604
.tran .5m startup
.lib LTC3604.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3605.asc
XU1 N006 NC_01 NC_02 N005 N002 N007 IN NC_03 OUT 0 N004 MP_04 MP_05 MP_06 MP_07 MP_08 IN MP_09 IN N003 N001 0 NC_10 0 LTC3605
V1 IN 0 12
R1 N006 0 162K
C1 N002 0 .001µ
C2 N001 0 2.2µ
C3 N003 N004 .1µ
D1 N001 N003 CMDSH2-3
L1 N004 OUT 1µ
R2 OUT N005 22.6K
R3 N005 0 4.99K
C4 N007 0 220p Rser=16K
C5 OUT 0 100µ
Rload OUT 0 .66
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 400u startup
.lib LTC3605.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3605A.asc
V1 IN 0 12
R1 N006 0 162K
C1 N002 0 .001µ
C2 N001 0 2.2µ
C3 N003 N004 .1µ
D1 N001 N003 CMDSH2-3
L1 N004 OUT 1µ
R2 OUT N005 11.5K
R3 N005 0 2.55K
C4 N007 0 220p Rser=16K
C5 OUT 0 47µ X2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
Rload OUT 0 .66
XU1 N006 NC_01 NC_02 N005 N002 N007 IN NC_03 OUT 0 N004 MP_04 MP_05 MP_06 MP_07 MP_08 IN MP_09 IN N003 N001 0 NC_10 0 LTC3605
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 400u startup
.lib LTC3605.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3606B.asc
V1 IN 0 4.2
L1 N001 OUT 1.5µ
R1 N004 0 116K
C1 N004 0 1000p
R2 OUT N003 1210K
R3 N003 0 255K
C2 OUT 0 100µ
XU1 0 N004 MP_01 N001 IN N002 IN N003 LTC3606B
R4 IN N002 499K
Rload OUT 0 20
.tran 1.5m startup
.lib LTC3606B.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3607.asc
XU1 NC_01 NC_02 IN 0 N001 IN IN N002 0 0 NC_03 MP_04 IN N004 N003 IN LTC3607
V1 IN 0 12
L1 N001 OUT1 4.7µ Rser=20m
R1 OUT1 N003 887K
C1 OUT1 N003 22p
R2 N003 0 121K
C2 OUT1 0 10µ V=10 Irms=8.919 Rser=0.005 Lser=0 mfg="KEMET" pn="C1210C106K8PAC" type="X5R"
L2 N002 OUT2 4.7µ Rser=20m
R3 OUT2 N004 549K
C3 OUT2 N004 22p
R4 N004 0 121K
C4 OUT2 0 10µ V=10 Irms=8.919 Rser=0.005 Lser=0 mfg="KEMET" pn="C1210C106K8PAC" type="X5R"
Rload1 OUT1 0 8.33
Rload2 OUT2 0 5.5
.tran .5m startup
.lib LTC3607.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3608.asc
R1 OUT N006 30.1K
R2 N006 0 9.53K
D1 N005 N004 CMDSH2-3
C1 N005 0 4.7µ
L1 N002 OUT .8µ
C2 OUT 0 200µ
V1 IN 0 12
C3 N003 0 .001µ
C4 N002 N004 .22µ
C5 IN 0 47µ
C6 N008 0 1500p Rser=11.3K
R3 IN N001 187K
XU1 0 MP_01 MP_02 N002 MP_03 MP_04 MP_05 MP_06 MP_07 MP_08 MP_09 IN MP_10 MP_11 MP_12 MP_13 MP_14 MP_15 MP_16 MP_17 MP_18 MP_19 MP_20 MP_21 MP_22 MP_23 MP_24 0 N004 N003 MP_25 MP_26 MP_27 MP_28 OUT NC_29 0 N008 N005 MP_30 N001 MP_31 N006 N007 MP_32 MP_33 MP_34 MP_35 MP_36 MP_37 MP_38 MP_39 N005 LTC3608
Rload OUT 0 .3125
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2.2m startup
.lib LTC3608.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3609.asc
XU1 0 MP_01 MP_02 N002 MP_03 MP_04 MP_05 MP_06 MP_07 MP_08 MP_09 IN MP_10 MP_11 MP_12 MP_13 MP_14 MP_15 MP_16 MP_17 MP_18 MP_19 MP_20 MP_21 MP_22 MP_23 MP_24 0 N004 N003 MP_25 MP_26 MP_27 MP_28 OUT NC_29 0 N007 N005 MP_30 N001 MP_31 N006 NC_32 MP_33 MP_34 MP_35 MP_36 MP_37 MP_38 MP_39 MP_40 N005 LTC3609
C1 N003 0 .001µ
C2 N007 0 1000p Rser=15.8K Cpar=100p
V1 IN 0 12
L1 N002 OUT 1.2µ
C3 N002 N004 .22µ
D1 N005 N004 CMDSH2-3
R1 N006 0 9.53K
R2 OUT N006 30.1K
C4 OUT 0 200µ Rser=10m
Rload OUT 0 .4
R3 IN N001 187K
C5 N005 0 4.7µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2.2m startup
.lib LTC3609.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3610.asc
R1 N002 N001 100K
R2 OUT N007 30.1K
R3 N007 0 9.5K
D1 N002 N006 CMDSH2-3
C1 N002 0 4.7µ
L1 N004 OUT .47µ
C2 OUT 0 200µ
V1 IN 0 12
C3 N005 0 .0005µ
C4 N004 N006 .22µ
XU1 0 MP_01 MP_02 N004 MP_03 MP_04 MP_05 MP_06 MP_07 MP_08 MP_09 IN MP_10 MP_11 MP_12 MP_13 MP_14 MP_15 MP_16 MP_17 MP_18 MP_19 MP_20 MP_21 MP_22 MP_23 MP_24 0 N006 N005 MP_25 MP_26 MP_27 MP_28 OUT N001 0 N009 0 MP_29 N003 MP_30 N007 N008 MP_31 MP_32 MP_33 MP_34 MP_35 MP_36 MP_37 MP_38 N002 LTC3610
C6 N009 0 470p Rser=31.84K Cpar=100p
R4 IN N003 182K
Rload OUT 0 .25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LTC3610.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3611.asc
R2 OUT N007 30.1K
R3 N007 0 9.5K
Rload OUT 0 .25
D1 N006 N004 CMDSH2-3
C1 N006 0 4.7µ
L1 N002 OUT 1µ
C2 OUT 0 200µ
V1 IN 0 12
C4 N003 0 .001µ
C5 N002 N004 .22µ
C7 N009 0 680p Rser=12.5K Cpar=100p
R5 IN N001 182K
XU1 0 MP_01 MP_02 N002 MP_03 MP_04 MP_05 MP_06 MP_07 MP_08 MP_09 IN MP_10 MP_11 MP_12 MP_13 MP_14 MP_15 MP_16 MP_17 MP_18 MP_19 MP_20 MP_21 MP_22 MP_23 MP_24 0 N004 N003 MP_25 MP_26 MP_27 MP_28 OUT NC_29 N005 N009 N006 MP_30 N001 MP_31 N007 N008 MP_32 MP_33 MP_34 MP_35 MP_36 MP_37 MP_38 MP_39 N006 LTC3611
R1 N005 N006 39.2K
R6 N005 0 11K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2.5m startup
.lib LTC3611.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3612.asc
XU1 0 IN 0 MP_01 MP_02 MP_03 MP_04 IN MP_05 MP_06 N001 MP_07 IN IN IN NC_08 0 N002 IN IN 0 LTC3612
V1 IN 0 3.6
L1 N001 OUT .56µ Rpar=5K
C1 OUT 0 47µ Rser=2m
R1 OUT N002 665K
R2 N002 0 210K
Rload OUT 0 .82
.tran 1.2m startup
.lib LTC3612.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3613.asc
R2 OUT N009 15K
R3 N009 0 10K
D1 N001 N003 1N5818
L1 N005 N006 .47µ Rser=1.45m
C2 OUT 0 330µ x2 V=10 Irms=4.1 Rser=0.01 Lser=0 mfg="KEMET" pn="T520X337M010ASE010" type="Tantalum"
C3 N007 0 270p Rser=21K Cpar=47p
V1 IN 0 16
C4 N008 0 .001µ
C5 N003 N005 .22µ
Rload OUT 0 .1
C7 0 N001 4.7µ
R1 N004 0 115K
XU1 0 N009 N008 N007 0 N004 NC_01 NC_02 0 IN N001 0 IN N005 MP_03 N003 N002 N006 OUT OUT 0 LTC3613
R6 N001 N002 100K
R4 N006 OUT 1.5m
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 750u startup
.lib LTC3613.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3614.asc
V1 IN 0 3.6
L1 N001 OUT .33µ Rser=1m Rpar=5K
C1 OUT 0 47µ x2 Rser=5m
R1 OUT N002 665K
R2 N002 0 210K
Rload OUT 0 .62
XU1 0 IN 0 MP_01 MP_02 MP_03 MP_04 IN MP_05 MP_06 N001 MP_07 MP_08 IN IN NC_09 0 N002 IN IN 0 LTC3614
.tran 1.2m startup
.lib LTC3614.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3615.asc
XU1 IN N003 0 0 N004 IN IN 0 IN MP_01 N002 MP_02 IN IN IN NC_03 IN NC_04 N001 MP_05 IN MP_06 IN IN 0 LTC3615
V1 IN 0 5
L1 N002 OUT2 .47µ
R1 OUT1 N003 422K
R2 N003 0 210K
C1 OUT2 0 47µ Rser=5m
Rload2 OUT2 0 .8
L2 N001 OUT1 .47µ
C2 OUT1 0 47µ Rser=5m
Rload1 OUT1 0 .6
R3 OUT2 N004 665K
R4 N004 0 210K
.tran 1.2m startup
.lib LTC3615.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3616.asc
XU1 0 IN 0 MP_01 MP_02 MP_03 MP_04 IN MP_05 MP_06 N001 MP_07 MP_08 IN IN NC_09 0 N002 IN IN 0 LTC3616
V1 IN 0 3.6
L1 N001 OUT .22µ Rser=1m Rpar=5K
C1 OUT 0 47µ x2 Rser=5m
R1 OUT N002 665K
R2 N002 0 210K
Rload OUT 0 .41
.tran 1.2m startup
.lib LTC3616.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3617.asc
V1 IN 0 2.5
L1 N002 OUT .15µ Rser=1m Rpar=5K
C1 OUT 0 47µ x2 Rser=5m
Rload OUT 0 .2
XU1 IN 0 N001 IN N002 MP_01 MP_02 MP_03 MP_04 MP_05 MP_06 MP_07 MP_08 MP_09 MP_10 MP_11 MP_12 IN IN MP_13 NC_14 OUT IN IN 0 LTC3617
C2 N001 0 .1µ
.tran 2m startup
.lib LTC3617.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3618.asc
V1 IN 0 3.3
L1 N002 OUT2 1µ
R1 OUT1 N003 422K
R2 N003 0 210K
C1 OUT2 0 47µ Rser=5m
Rload2 OUT2 0 .3
L2 N001 OUT1 1µ
C2 OUT1 0 47µ Rser=5m
Rload1 OUT1 0 .6
XU1 IN OUT2 IN OUT1 0 IN MP_01 N002 MP_02 IN IN N005 NC_03 N004 NC_04 N001 MP_05 IN MP_06 IN IN N003 IN IN 0 LTC3618
C3 N004 0 .1µ
R5 N005 0 392K
.tran 1.5m startup
.lib LTC3618.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3619.asc
XU1 N004 IN N005 NC_01 N002 IN N001 NC_02 IN N003 0 LTC3619
V1 IN 0 4.2
L1 N002 OUT1 3.3µ
L2 N001 OUT2 1.5µ
C1 OUT1 N004 22p
R1 OUT1 N004 511K
R2 N004 0 255K
C2 OUT1 0 10µ
R3 N005 0 116K
C3 N005 0 1000p
R4 OUT2 N003 1190K
R5 N003 0 255K
C4 OUT2 0 100µ Rser=50m
Rload1 OUT1 0 4.5
Rload2 OUT2 0 20
.tran 1.5m startup
.lib LTC3619.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3619B.asc
V1 IN 0 4.2
L1 N002 OUT1 3.3µ
L2 N001 OUT2 1.5µ
C1 OUT1 N004 22p
R1 OUT1 N004 511K
R2 N004 0 255K
C2 OUT1 0 10µ
R3 N005 0 116K
C3 N005 0 1000p
R4 OUT2 N003 1190K
R5 N003 0 255K
C4 OUT2 0 100µ Rser=50m
XU1 N004 IN N005 NC_01 N002 IN N001 NC_02 IN N003 0 LTC3619B
Rload1 OUT1 0 4.5
Rload2 OUT2 0 20
.tran 1.2m startup
.lib LTC3619B.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3620-1.asc
V1 IN 0 3.6
L1 N001 OUT 22µ Rpar=10K
C1 OUT 0 1µ
Rload OUT 0 100
XU1 N001 0 0 NC_01 MP_02 OUT IN IN LTC3620-1
.tran 1m startup
.lib LTC3620-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3620.asc
XU1 N001 0 0 NC_01 MP_02 N002 IN IN LTC3620
V1 IN 0 3.6
L1 N001 OUT 22µ Rpar=10K
R1 OUT N002 432K
R2 N002 0 523K
C1 OUT N002 22p
C2 OUT 0 1µ
Rload OUT 0 100
.tran 1m startup
.lib LTC3620.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3621-2.asc
C1 N002 0 1µ
V1 IN 0 12
L1 N001 OUT 3.3µ Rser=20m
R1 OUT N003 187K
C2 OUT N003 22p
R2 N003 0 25.5K
C3 OUT 0 22µ Rser=10m
Rload OUT 0 5
XU1 N001 IN IN NC_01 N003 N002 N002 0 0 LTC3621-2
.tran 1m startup
.lib LTC3621-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3621.asc
XU1 N001 IN IN NC_01 N003 N002 N002 0 0 LTC3621
C1 N002 0 1µ
V1 IN 0 12
L1 N001 OUT 4.7µ Rser=20m
R1 OUT N003 604K
C2 OUT N003 22p
R2 N003 0 191K
C3 OUT 0 22µ Rser=10m
Rload OUT 0 2.5
.tran 1m startup
.lib LTC3621.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3622-2.asc
V1 IN 0 12
C1 N001 0 1µ
L1 N003 OUT2 1µ Rser=10m
R1 OUT2 N005 604K
C2 OUT2 N005 22p
R2 N005 0 134K
C3 OUT2 0 22µ Rser=10m
L2 N002 OUT1 3.3µ Rser=10m
R3 OUT1 N004 604K
C4 OUT1 N004 22p
R4 N004 0 82.5K
C5 OUT1 0 22µ Rser=10m
Rload1 OUT1 0 5
Rload2 OUT2 0 3.3
XU1 IN NC_01 N001 0 NC_02 0 IN N003 IN N005 N001 N004 IN N002 0 LTC3622-2
.tran .75m startup
.lib LTC3622-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3622.asc
XU1 IN NC_01 N001 0 NC_02 0 IN N003 IN N005 N001 N004 IN N002 0 LTC3622
V1 IN 0 12
C1 N001 0 1µ
L1 N003 OUT2 6.8µ Rser=10m
R1 OUT2 N005 619K
C2 OUT2 N005 22p
R2 N005 0 84.5K
C3 OUT2 0 22µ Rser=10m
L2 N002 OUT1 4.7µ Rser=10m
R3 OUT1 N004 619K
C4 OUT1 N004 22p
R4 N004 0 196K
C5 OUT1 0 22µ Rser=10m
Rload1 OUT1 0 2.5
Rload2 OUT2 0 5
.tran .75m startup
.lib LTC3622.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3623.asc
XU1 N004 NC_01 IN 0 IN N003 MP_02 N001 0 MP_03 MP_04 MP_05 OUT MP_06 MP_07 MP_08 IN N002 N001 NC_09 0 N001 N001 N001 LTC3623
V1 IN 0 12
C1 0 N001 2.2µ
C2 N002 N003 .1µ
L1 N003 OUT 1µ Rser=5m
C3 OUT 0 100µ Rser=10m
C4 0 N004 2.2n Rpar=100K
Rload OUT 0 1
.tran 1.8m startup
.lib LTC3623.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3624-2.asc
C1 N002 0 2.2µ
V1 IN 0 16
L1 N001 OUT 1.5µ Rser=10m Rpar=1K
R1 OUT N003 619K
C2 OUT N003 15p
R2 N003 0 32.4K
C3 OUT 0 47µ Rser=5m
Rload OUT 0 6
XU1 N001 IN IN NC_01 N003 N002 N002 0 0 LTC3624-2
.tran 1.3m startup
.lib LTC3624-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3624.asc
C1 N002 0 2.2µ
V1 IN 0 12
L1 N001 OUT 3.3µ Rser=10m
R1 OUT N003 619K
C2 OUT N003 15p
R2 N003 0 84.5K
C3 OUT 0 47µ Rser=5m
Rload OUT 0 2.5
XU1 N001 IN IN NC_01 N003 N002 N002 0 0 LTC3624
.tran 1.3m startup
.lib LTC3624.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3625-1.asc
R1 N004 0 61.9K
V1 IN 0 3.6
C1 OUT N002 1m
C2 N002 0 1m
L1 N002 N001 3.3µ Rser=5m
L2 N003 N002 3.3µ Rser=5m
XU1 N003 IN 0 0 IN N004 NC_01 NC_02 NC_03 N002 OUT N001 0 LTC3625-1
.tran 3m startup
.lib LTC3625-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3625.asc
XU1 N003 IN 0 0 IN N004 NC_01 NC_02 NC_03 N002 OUT N001 0 LTC3625
R1 N004 0 61.9K
V1 IN 0 3.6
C1 OUT N002 1m
C2 N002 0 1m
L1 N002 N001 3.3µ Rser=5m
L2 N003 N002 3.3µ Rser=5m
.tran 3m startup
.lib LTC3625.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3626.asc
V1 IN 0 12
R1 N006 0 324K
C3 N002 N003 .1µ
L1 N003 OUT 2.2µ Rser=5m
R2 OUT N004 115K
R3 N004 0 25.5K
C5 OUT 0 47µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
Rload OUT 0 1.32
XU1 N002 N001 OUT MP_01 MP_02 0 N001 N005 N001 N004 N001 N006 IN IN IN MP_03 N001 NC_04 N003 MP_05 0 LTC3626
C6 0 N001 2.2µ
C1 OUT N004 22p
C2 N005 0 1µ Rpar=5.1K
.tran 1m startup
.lib LTC3626.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3630.asc
XU1 N001 MP_01 IN MP_02 N002 N003 0 0 OUT N003 NC_03 NC_04 LTC3630
V1 IN 0 24
L1 N001 OUT 47µ Rser=50m
C1 OUT 0 100µ x2 V=4 Irms=1.5 Rser=0.04 Lser=0 mfg="KEMET" pn="T520B107M004ASE040" type="Tantalum"
Rload OUT 0 6.6
R1 IN N002 200K
R2 N002 0 15K
.tran 5m startup
.lib LTC3630.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3630A.asc
V1 IN 0 72
L1 N001 OUT 22µ Rser=50m
C1 OUT 0 22µ V=25 Irms=0 Rser=0.003 Lser=0 mfg="TDK" pn="C575OX5RIE226M" type="X5R"
Rload OUT 0 24
R1 OUT N003 200K
R2 N003 0 147K
XU1 N001 MP_01 IN MP_02 N002 0 N004 0 N003 N004 NC_03 NC_04 LTC3630
.tran 2m startup
.lib LTC3630.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3631-3.3.asc
V1 IN 0 36
L1 N001 OUT 100µ
C1 OUT 0 10µ
Rload OUT 0 33
XU1 N001 IN NC_01 NC_02 IN OUT NC_03 0 LTC3631-3.3
.tran 1.5m startup
.lib LTC3631-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3631-5.asc
V1 IN 0 36
L1 N001 OUT 100µ
C1 OUT 0 10µ
Rload OUT 0 50
XU1 N001 IN NC_01 NC_02 IN OUT NC_03 0 LTC3631-5
.tran 1.5m startup
.lib LTC3631-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3631.asc
V1 IN 0 36
L1 N001 OUT 100µ
R1 OUT N002 470K
R2 N002 0 88.7K
C1 OUT 0 10µ
Rload OUT 0 50
XU1 N001 IN NC_01 NC_02 IN N002 NC_03 0 LTC3631
.tran 1.5m startup
.lib LTC3631.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3632.asc
V1 IN 0 36
L1 N001 OUT 1m
R1 OUT N002 1.47Meg
R2 N002 0 280K
C1 OUT 0 10µ
Rload OUT 0 250
XU1 N001 IN NC_01 NC_02 IN N002 NC_03 0 LTC3632
.tran 5m startup
.lib LTC3632.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3633.asc
V1 IN 0 12
XU1 NC_01 N001 IN 0 N010 IN 0 NC_02 N007 NC_03 N009 OUT2 N005 MP_04 IN MP_05 N003 N011 N001 N002 IN MP_06 N004 MP_07 OUT1 N008 NC_08 N006 0 LTC3633
C1 0 N001 2.2µ
L1 N004 OUT1 .47µ
C4 N002 N004 .1µ
R1 OUT1 N006 10K
R2 N006 0 10K
C5 N008 0 220p Rser=6.98K Cpar=10p
R3 N010 0 80.1K
C6 N011 0 .1µ
C7 N009 0 220p Rser=6.98K Cpar=10p
C2 OUT1 0 47µ
Rload1 OUT1 0 .4
L2 N005 OUT2 .82µ
C3 N003 N005 .1µ
R4 OUT2 N007 31.6K
R5 N007 0 10K
C9 OUT2 0 22µ
Rload2 OUT2 0 .83
.tran .5m startup
.lib LTC3633.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3633A-1.asc
V1 IN 0 12
C1 0 N001 2.2µ
L1 N004 OUT1 1µ Rser=10m
C4 N002 N004 .1µ
R1 OUT1 N006 45.3K
R2 N006 0 10K
C2 OUT1 0 22µ Rser=5m
Rload1 OUT1 0 1.1
L2 N005 OUT2 1.5µ Rser=10m
C3 N003 N005 .1µ
R4 OUT2 N007 73.2K
R5 N007 0 10K
C9 OUT2 0 22µ Rser=5m
Rload2 OUT2 0 1.667
XU1 NC_01 N001 IN N001 N001 IN 0 NC_02 N007 NC_03 N001 OUT2 N005 MP_04 IN MP_05 N003 NC_06 N001 N002 IN MP_07 N004 MP_08 OUT1 N001 NC_09 N006 0 LTC3633A-1
.tran .5m startup
.lib LTC3633A-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3633A-2.asc
V1 IN 0 12
C1 0 N001 2.2µ
L1 N004 OUT1 1µ Rser=10m
C4 N002 N004 .1µ
R1 OUT1 N006 45.3K
R2 N006 0 10K
C2 OUT1 0 22µ Rser=5m
Rload1 OUT1 0 1.1
L2 N005 OUT2 1.5µ Rser=10m
C3 N003 N005 .1µ
R4 OUT2 N007 73.2K
R5 N007 0 10K
C9 OUT2 0 22µ Rser=5m
Rload2 OUT2 0 1.667
XU1 NC_01 N001 IN N001 N001 IN 0 NC_02 N007 NC_03 N001 OUT2 N005 IN IN MP_04 N003 MP_05 N001 N002 IN MP_06 N004 MP_07 OUT1 N001 NC_08 N006 0 LTC3633A-2
.tran .5m startup
.lib LTC3633A-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3633A-3.asc
V1 IN 0 12
C1 0 N001 2.2µ
L1 N004 OUT1 1µ Rser=10m
C4 N002 N004 .1µ
R1 OUT1 N006 45.3K
R2 N006 0 10K
C2 OUT1 0 22µ Rser=5m
Rload1 OUT1 0 1.1
L2 N005 OUT2 1.5µ Rser=10m
C3 N003 N005 .1µ
R4 OUT2 N007 73.2K
R5 N007 0 10K
C9 OUT2 0 22µ Rser=5m
Rload2 OUT2 0 1.667
XU1 NC_01 N001 IN N001 N001 IN 0 NC_02 N007 NC_03 N001 OUT2 N005 IN IN MP_04 N003 MP_05 N001 N002 IN MP_06 N004 MP_07 OUT1 N001 NC_08 N006 0 LTC3633A-3
.tran .5m startup
.lib LTC3633A-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3633A.asc
V1 IN 0 12
C1 0 N001 2.2µ
L1 N004 OUT1 1µ Rser=10m
C4 N002 N004 .1µ
R1 OUT1 N006 45.3K
R2 N006 0 10K
C2 OUT1 0 22µ Rser=5m
Rload1 OUT1 0 1.1
L2 N005 OUT2 1.5µ Rser=10m
C3 N003 N005 .1µ
R4 OUT2 N007 73.2K
R5 N007 0 10K
C9 OUT2 0 22µ Rser=5m
Rload2 OUT2 0 1.667
XU1 NC_01 N001 IN 0 N001 IN 0 NC_02 N007 NC_03 N001 OUT2 N005 MP_04 IN MP_05 N003 NC_06 N001 N002 IN MP_07 N004 MP_08 OUT1 N001 NC_09 N006 0 LTC3633A
.tran .5m startup
.lib LTC3633A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3634.asc
V1 IN 0 12
C1 0 N001 2.2µ
L1 N004 OUT1 1.5µ
C4 N002 N004 .1µ
R1 OUT1 N006 24.3K
R2 N006 0 12.1K
C5 N007 0 560p Rser=26.4K
R3 N009 0 324K
C6 N010 0 .01µ
C7 N008 0 910p Rser=18K
C2 OUT1 0 100µ Rser=5m x2
Rload1 OUT1 0 .6
L2 N005 OUT2 .82µ
C3 N003 N005 .1µ
Rload2 OUT2 0 .3
XU1 NC_01 N001 IN 0 N009 IN 0 NC_02 OUT2 OUT1 N008 OUT2 N005 MP_03 IN MP_04 N003 N010 N001 N002 IN MP_05 N004 MP_06 OUT1 N007 NC_07 N006 0 LTC3634
C8 OUT2 0 100µ Rser=5m x4
.tran 750u startup
.lib LTC3634.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3636.asc
XU1 NC_01 MP_02 IN N001 N010 IN 0 NC_03 N007 NC_04 N009 MP_05 N005 MP_06 IN MP_07 N003 MP_08 N001 N002 IN MP_09 N004 MP_10 MP_11 N008 NC_12 N006 0 LTC3636
V1 IN 0 12
L1 N005 OUT2 .5µ Rser=10m
R2 N007 0 10K
C3 OUT2 0 47µ Rser=5m
Rload2 OUT2 0 .55
C4 OUT2 N007 22p Rpar=45.3K
C5 N003 N005 .1µ
L2 N004 OUT1 .5µ Rser=10m
R1 N006 0 10K
C6 OUT1 0 47µ Rser=5m
Rload1 OUT1 0 .833
C7 OUT1 N006 22p Rpar=73.2K
C8 N002 N004 .1µ
C9 0 N001 2.2µ
R3 N010 0 536K
C1 N008 0 1n
C2 0 N009 1n
.tran .6m startup
.lib LTC3636.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3637.asc
V1 IN 0 48
L1 N001 OUT 10µ Rser=50m
C1 OUT 0 47µ V=10 Irms=8.919 Rser=0.005 Lser=0 mfg="KEMET" pn="C1210C106K8PAC" type="X5R"
Rload OUT 0 12
XU1 N001 0 IN MP_01 IN N003 N003 0 N002 N003 NC_02 NC_03 LTC3637
R1 OUT N002 200K
R2 N002 0 35.7K
D1 0 N001 MBRS1100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LTC3637.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3638.asc
V1 IN 0 75
L1 N001 OUT 220µ Rser=50m
C1 OUT 0 22µ V=10 Irms=8.919 Rser=0.005 Lser=0
Rload OUT 0 20
XU1 N001 0 IN MP_01 IN 0 N002 0 OUT N002 NC_02 NC_03 LTC3638
D1 0 N001 MBRS1100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LTC3638.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3639.asc
V1 IN 0 75
L1 N001 OUT 470µ Rser=50m
C1 OUT 0 10µ V=10 Irms=8.919 Rser=0.005 Lser=0 mfg="KEMET" pn="C1210C106K8PAC" type="X5R"
Rload OUT 0 50
XU1 N001 0 IN MP_01 IN 0 N002 0 OUT N002 NC_02 NC_03 LTC3639
.tran 1.5m startup
.lib LTC3639.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3640.asc
XU1 MP_01 N011 N005 N009 NC_02 NC_03 NC_04 N006 N007 0 NC_05 0 MP_06 MP_07 N004 N003 N002 N001 IN MP_08 OUT1 N008 MP_09 OUT1 N012 N010 NC_10 IN LT3640
C1 N011 0 .001µ
V1 IN 0 24
R1 N009 0 32.4K
C3 N007 0 15p
C4 N006 0 15p
D1 N004 N003 1N5371B
L1 N003 OUT1 3.3µ Rser=5m
R2 OUT1 N005 80.6K
R3 N005 0 49.9K
C5 OUT1 0 22µ Rser=5m
Rload1 OUT1 0 4
C6 N001 N002 .22µ
D2 OUT1 N001 CMDSH2-3
L2 N008 OUT2 3.3µ Rser=5m
R4 OUT2 N010 100K
R5 N010 0 49.9K
C7 OUT2 0 22µ Rser=5m
Rload2 OUT2 0 2.25
C2 N012 0 .001µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.2m startup
.lib LT3640.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3641.asc
C1 N012 0 .001µ
V1 IN 0 24
R1 N010 0 32.4K
C3 N008 0 15p
C4 N007 0 15p
D1 N005 N004 1N5817
L1 N004 OUT1 4.7µ Rser=5m
R2 OUT1 N006 301K
R3 N006 0 100K
C5 OUT1 0 22µ Rser=5m
Rload1 OUT1 0 6.25
C6 N002 N003 .22µ
D2 OUT1 N002 CMDSH2-3
L2 N009 OUT2 2.2µ Rser=5m
R4 OUT2 N011 226K
R5 N011 0 49.9K
C7 OUT2 0 22µ Rser=5m
Rload2 OUT2 0 6.6
C2 N013 0 .001µ
XU1 MP_01 N012 N006 N010 NC_02 NC_03 NC_04 N007 N008 0 NC_05 0 MP_06 MP_07 N005 N004 N003 N002 IN MP_08 OUT1 N009 MP_09 OUT1 N013 N011 N001 IN LT3641
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.2m startup
.lib LT3641.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3642-3.3.asc
V1 IN 0 45
L1 N001 OUT 150µ
C1 OUT 0 10µ
Rload OUT 0 66
XU1 N001 IN NC_01 NC_02 IN OUT NC_03 0 LTC3642-3.3
.tran 1.5m startup
.lib LTC3642-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3642-5.asc
V1 IN 0 45
L1 N001 OUT 150µ
C1 OUT 0 10µ
Rload OUT 0 100
XU1 N001 IN NC_01 NC_02 IN OUT NC_03 0 LTC3642-5
.tran 2.5m startup
.lib LTC3642-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3642.asc
XU1 N001 IN NC_01 NC_02 IN N002 NC_03 0 LTC3642
V1 IN 0 45
L1 N001 OUT 150µ
R1 OUT N002 4.2Meg
R2 N002 0 800K
C1 OUT 0 10µ
Rload OUT 0 100
.tran 2.5m startup
.lib LTC3642.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3643.asc
XU1 N016 N010 N003 N013 N002 N011 N002 N007 N004 N017 N005 N009 N006 N014 N015 N008 0 LTC3643
R1 N002 N003 10m
L1 N004 N005 4.7µ
C1 N006 N005 .1µ
M§Q1 N001 N007 N002 N002 Si4427DY
C2 N003 0 47µ
C3 0 N009 4.7µ
R2 N014 N016 392K
R3 N016 0 6.04K
C4 N014 0 2µ
R4 N012 N011 400K
C5 0 N012 470p
R5 N002 N013 44.2K
R6 N013 0 6.04K
R7 N001 N010 35.7K
R8 N010 0 12.1K
Rload N003 0 20
R10 N003 N015 20K
R11 N003 N008 20K
V1 N001 0 PWL(0 0 1u 5 1m 5 +20u 0)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5m
.lib LTC3643.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3644.asc
XU1 0 N001 IN IN IN IN IN 0 MP_01 0 N002 N004 N006 N008 N003 N005 N007 N009 NC_02 NC_03 NC_04 NC_05 IN IN IN IN LTC3644
V1 IN 0 12
C1 N001 0 4.7µ
L1 N002 OUT1 3.3µ
C2 OUT1 0 47µ
C3 OUT1 N004 22p Rpar=619K
R1 N004 0 196K
L2 N006 OUT2 4.7µ
C4 OUT2 0 47µ
C5 OUT2 N008 22p Rpar=619K
R2 N008 0 137K
L3 N003 OUT3 3.3µ
C6 OUT3 0 47µ
C7 OUT3 N005 10p Rpar=619K
R3 N005 0 309K
L4 N007 OUT4 6.8µ
C8 OUT4 0 47µ
C9 OUT4 N009 22p Rpar=619K
R4 N009 0 84.5K
Rload1 OUT1 0 2
Rload2 OUT2 0 2.7
Rload3 OUT3 0 1.4
Rload4 OUT4 0 4
.tran 1.2m startup
.lib LTC3644.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3645.asc
V1 IN 0 7
L1 N002 OUT 15µ
R1 OUT N005 52.3K
R2 N005 0 10K
C1 OUT 0 22µ
D1 N003 N002 MBR0520L
C2 N001 N002 .1µ
XU1 IN OUT N005 IN 0 N003 N001 N002 N006 OUT OUT2 N004 LT3645
R3 OUT2 N006 31.6K
R4 N006 0 10K
C3 OUT2 0 2.2µ
Rload OUT 0 16.7
Rload1 OUT2 0 16.5
R5 N004 OUT2 100K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT3645.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3646-1.asc
V1 IN 0 24
C1 N002 0 4.7µ
L1 N003 OUT 3.3µ Rser=50m
C2 OUT 0 15µ Rser=10m
Rload OUT 0 5
C3 N001 N003 .1µ
R1 OUT N004 412K
R2 N004 0 56.2K
XU1 0 N004 N002 N002 OUT NC_01 N002 IN N003 N001 N002 0 IN IN 0 LTC3646-1
.tran 500u startup
.lib LTC3646-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3646.asc
XU1 0 N004 N002 N002 OUT NC_01 N002 IN N003 N001 N002 0 IN IN 0 LTC3646
V1 IN 0 24
C1 N002 0 4.7µ
L1 N003 OUT 3.3µ Rser=50m
C2 OUT 0 15µ Rser=10m
Rload OUT 0 5
C3 N001 N003 .1µ
R1 OUT N004 412K
R2 N004 0 56.2K
.tran 500u startup
.lib LTC3646.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3649.asc
XU1 0 MP_01 IN MP_02 IN 0 0 NC_03 0 N005 N001 N004 OUT N006 N001 OUT N001 N002 N003 LTC3649
R1 N006 0 100K
C1 N006 0 1n
R2 N004 0 200K
V1 IN 0 24
C2 0 N001 2.2µ Rser=10m
R3 N005 0 10K
C3 N005 0 10n
L1 N003 OUT 6.8µ Rser=10m
C4 N002 N003 .1µ
C5 OUT 0 47µ x2 Rser=20m
Rload OUT 0 1.25
.tran 1m startup
.lib LTC3649.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3650-4.1.asc
V1 IN 0 12
L1 N001 N002 6.8µ
R1 N002 OUT 50m
C1 OUT 0 .2m
C2 N001 N003 1µ
D1 OUT N003 1N5817
D2 0 N001 MBRS340
XU1 IN IN IN NC_01 NC_02 0 NC_03 NC_04 OUT N002 N003 N001 0 LT3650-4.1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LT3650-4.1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3650-4.2.asc
V1 IN 0 12
L1 N001 N002 6.8µ
R1 N002 OUT 50m
C1 OUT 0 .2m
C2 N001 N003 1µ
D1 OUT N003 1N5817
D2 0 N001 MBRS340
XU1 IN IN IN NC_01 NC_02 0 NC_03 NC_04 OUT N002 N003 N001 0 LT3650-4.2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LT3650-4.2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3650-8.2.asc
V1 IN 0 24
L1 N001 N002 10µ
R1 N002 OUT 50m
C1 OUT 0 .1m
C2 N001 N003 1µ
D1 OUT N003 1N5817
D2 0 N001 MBRS340
XU1 IN IN IN NC_01 NC_02 0 NC_03 NC_04 OUT N002 N003 N001 0 LT3650-8.2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LT3650-8.2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3650-8.4.asc
V1 IN 0 24
L1 N001 N002 10µ
R1 N002 OUT 50m
C1 OUT 0 .1m
C2 N001 N003 1µ
D1 OUT N003 1N5817
D2 0 N001 MBRS340
XU1 IN IN IN NC_01 NC_02 0 NC_03 NC_04 OUT N002 N003 N001 0 LT3650-8.4
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LT3650-8.4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3651-4.1.asc
XU1 NC_01 NC_02 BAT N003 N002 0 N001 0 NC_03 IN IN NC_04 IN IN IN NC_05 N004 LT3651-4.1
R1 N004 0 301K
V1 IN 0 16
C1 N001 N002 1µ
D1 BAT N002 1N5819
L1 N001 N003 6.5µ Rser=10m
R2 N003 BAT 24m
C2 BAT 0 100µ V=6.3 Irms=3.2 Rser=0.012 Lser=0 mfg="KEMET" pn="T520V107M006ASE012" type="Tantalum"
C§BATT BAT 0 1m
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 10m startup
.lib LT3651-4.1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3651-4.2.asc
R1 N004 0 301K
V1 IN 0 16
C1 N001 N002 1µ
D1 BAT N002 1N5819
L1 N001 N003 6.5µ Rser=10m
R2 N003 BAT 24m
C2 BAT 0 100µ V=6.3 Irms=3.2 Rser=0.012 Lser=0 mfg="KEMET" pn="T520V107M006ASE012" type="Tantalum"
C§BATT BAT 0 1m
XU1 NC_01 NC_02 BAT N003 N002 0 N001 0 NC_03 IN IN NC_04 IN IN IN NC_05 N004 LT3651-4.2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 10m startup
.lib LT3651-4.2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3651-8.2.asc
R1 N004 0 301K
V1 IN 0 16
C1 N001 N002 1µ
D1 BAT N002 1N5819
L1 N001 N003 6.5µ Rser=10m
R2 N003 BAT 24m
C2 BAT 0 100µ V=6.3 Irms=3.2 Rser=0.012 Lser=0 mfg="KEMET" pn="T520V107M006ASE012" type="Tantalum"
C§BATT BAT 0 1m
XU1 NC_01 NC_02 BAT N003 N002 0 N001 0 NC_03 IN IN NC_04 IN IN IN NC_05 N004 LT3651-8.2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 12m startup
.lib LT3651-8.2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3651-8.4.asc
R1 N004 0 301K
V1 IN 0 16
C1 N001 N002 1µ
D1 BAT N002 1N5819
L1 N001 N003 6.5µ Rser=10m
R2 N003 BAT 24m
C2 BAT 0 100µ V=6.3 Irms=3.2 Rser=0.012 Lser=0 mfg="KEMET" pn="T520V107M006ASE012" type="Tantalum"
C§BATT BAT 0 1m
XU1 NC_01 NC_02 BAT N003 N002 0 N001 0 NC_03 IN IN NC_04 IN IN IN NC_05 N004 LT3651-8.4
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 15m startup
.lib LT3651-8.4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3652.asc
XU1 IN IN IN NC_01 NC_02 0 OUT NC_03 OUT N002 N003 N001 0 LT3652
V1 IN 0 12
L1 N001 N002 6.8µ Rpar=10K
R1 N002 OUT 50m
C1 OUT 0 .2m
C2 N001 N003 1µ
D1 OUT N003 1N5817
D2 0 N001 MBRS340
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LT3652.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3652HV.asc
V1 IN 0 25
L1 N002 N003 20µ Rser=20m Rpar=10K
R1 N003 OUT 68m
C1 OUT 0 .02m
C2 N002 N005 1µ
D1 OUT N005 1N4148
D2 0 N002 MBRS340
XU1 N001 N004 N006 NC_01 NC_02 0 N007 NC_03 OUT N003 N005 N002 0 LT3652
D3 IN N001 MBRS340
C3 IN 0 10µ
R2 N004 IN 750K
R3 N004 N006 44.2K
R4 N006 0 51.1K
R5 N008 N007 127K
R6 OUT N008 665K
R7 N008 0 150K
C4 OUT 0 10µ Rser=5m
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LT3652.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3663-3.3.asc
L1 N002 N003 6.8µ
D1 0 N002 MBRS140
C1 N002 N001 .1µ
C2 OUT 0 22µ
V1 IN 0 12
R3 N004 0 28.7K
R4 OUT 0 5
XU1 IN IN OUT N004 OUT N003 N001 N002 0 LT3663-x x=27.8K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT3663-x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3663-5.asc
L1 N002 N003 6.8µ
D1 0 N002 MBRS140
C1 N002 N001 .1µ
C2 OUT 0 22µ
V1 IN 0 12
R3 N004 0 28.7K
R4 OUT 0 10
XU1 IN IN OUT N004 OUT N003 N001 N002 0 LT3663-x x=46.7K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT3663-x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3663.asc
XU1 IN IN N005 N004 OUT N003 N001 N002 0 LT3663
R1 OUT N005 59K
R2 N005 0 11K
L1 N002 N003 6.8µ
D1 0 N002 MBRS140
C1 N002 N001 .1µ
C2 OUT 0 22µ
V1 IN 0 12
R3 N004 0 28.7K
R4 OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT3663.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3667.asc
XU1 N001 MP_01 IN N005 OUT1 OUT1 OUT3 N007 NC_02 N004 NC_03 NC_04 N006 OUT2 OUT1 0 0 NC_05 IN IN MP_06 MP_07 N003 N002 0 LT3667
V1 IN 0 24
R1 N005 0 174K
R2 OUT2 N006 340K
R3 N006 0 158K
C1 OUT2 0 4.7µ Rser=10m
R4 OUT3 N007 499K
R5 N007 0 158K
C2 OUT3 0 2.2µ Rser=10m
L1 N002 OUT1 22µ Rser=50m
D1 N003 N002 1N5817
R6 OUT1 N004 931K
R7 N004 0 294K
C3 N001 N002 .22µ
C4 OUT1 N004 22p
C5 OUT1 0 22µ Rser=10m
Rload1 OUT1 0 25
Rload2 OUT2 0 25
Rload3 OUT3 0 33
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT3667.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3668.asc
V1 IN1 0 12
R1 N007 0 174K
C1 OUT2 0 10µ Rser=10m
R5 OUT1 N006 232K
C2 OUT3 0 10µ Rser=10m
L1 N002 OUT1 27µ Rser=50m
D1 N004 N002 1N5817
R6 N006 N005 931K
R7 N005 0 294K
C3 N001 N002 0.22µ
C4 OUT1 N005 22p
C5 OUT1 0 22µ Rser=10m
Rload1 OUT1 0 120
Rload2 OUT2 0 36
Rload3 OUT3 0 62
XU1 N002 N001 IN1 N007 OUT1 OUT3 N006 N005 OUT3 OUT2 OUT1 0 0 N003 IN1 N004 0 LT3668
R3 N003 IN1 200K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT3668.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3670.asc
V1 IN 0 3.6
L1 N001 OUT1 4.7µ
C1 OUT1 0 4.7µ
R1 OUT1 0 3
R2 OUT1 N002 232K
R3 N002 0 464K
C3 OUT2 0 1µ
R4 OUT2 0 18.6
R5 OUT2 N003 806K
R6 N003 0 324K
C4 OUT3 0 1µ
R7 OUT3 0 22
R8 OUT3 N004 1.02Meg
R9 N004 0 324K
XU1 N001 0 IN IN IN N002 NC_01 N004 N003 OUT2 OUT3 IN LTC3670
C2 OUT1 N002 10p
.tran .5m startup
.lib LTC3670.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3672B-1.asc
V1 IN 0 3.6
L1 N001 OUT1 4.7µ
C1 OUT1 0 10µ
C2 OUT2 0 1µ
C3 OUT3 0 1µ
XU1 N001 0 IN OUT1 OUT1 OUT2 OUT3 IN LTC3672B-1
Rload1 OUT1 0 7.2
Rload2 OUT2 0 8
Rload3 OUT3 0 18.6
.tran .5m startup
.lib LTC3672B-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3672B-2.asc
V1 IN 0 3.6
L1 N001 OUT1 4.7µ
C1 OUT1 0 4.7µ
C2 OUT2 0 1µ
C3 OUT3 0 1µ
XU1 N001 0 IN OUT1 IN OUT2 OUT3 IN LTC3672B-2
Rload1 OUT1 0 3
Rload2 OUT2 0 18.6
Rload3 OUT3 0 12
.tran 250u startup
.lib LTC3672B-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3680.asc
L1 N004 OUT 4.7µ Rpar=2K
D1 0 N004 MBRS340
C1 OUT 0 47µ
V1 IN 0 30
R1 OUT N008 536K
R2 N008 0 100K
C2 N004 N006 .47µ
C3 N002 0 680p
R3 N003 N002 15K
R4 N005 0 63.4K
R5 OUT N007 100K
R6 IN N001 500K
C4 N001 0 .01µ
Rload OUT 0 1.43
XU1 OUT N006 N004 IN N001 MP_01 N007 N008 N003 N005 0 LT3680
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT3680.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3681.asc
L1 N005 OUT 6.8µ Rpar=2K
C1 OUT 0 22µ
V1 IN 0 30
R1 OUT N008 590K
R2 N008 0 200K
C2 N002 N005 .47µ
C3 N003 0 330p
R3 N004 N003 20K
R4 N006 0 60.4K
R5 OUT N007 100K
R6 IN N001 500K
C4 N001 0 .01µ
Rload OUT 0 2.5
XU1 OUT N002 N005 IN N001 N007 OUT N008 N004 N006 0 N005 0 LT3681
.tran 500u startup
.lib LT3681.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3682.asc
L1 N003 OUT 10µ Rpar=2K
D1 N005 N003 1N5817
C1 OUT 0 10µ
V1 IN 0 30
R1 OUT N008 536K
R2 N008 0 102K
C2 N002 N003 .22µ
C3 N006 0 470p
R3 N007 N006 16.2K
R4 N004 0 40.2K
R5 IN N001 500K
C4 N001 0 .01µ
XU1 N007 N008 NC_01 0 OUT N002 N005 N003 N001 N004 MP_02 IN LT3682
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT3682.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3684.asc
L1 N004 OUT 4.7µ Rpar=2K
D1 0 N004 MBRS340
C1 OUT 0 22µ
V1 IN 0 30
R1 OUT N008 165K
R2 N008 0 100K
C2 N004 N006 .47µ
C3 N002 0 330p
R3 N003 N002 16.2K
R4 N005 0 60.4K
R5 OUT N007 100K
R6 IN N001 500K
C4 N001 0 .01µ
Rload OUT 0 4
XU1 OUT N006 N004 IN N001 N007 OUT N008 N003 N005 0 LT3684
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT3684.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3685.asc
L1 N004 OUT 4.7µ Rpar=2K
D1 0 N004 MBRS340
C1 OUT 0 22µ
V1 IN 0 30
R1 OUT N008 316K
R2 N008 0 100K
C2 N004 N006 .47µ
C3 N002 0 470p
R3 N003 N002 14K
R4 N005 0 40.2K
R5 OUT N007 100K
R6 IN N001 500K
C4 N001 0 .01µ
Rload OUT 0 1.65
XU1 OUT N006 N004 IN N001 MP_01 N007 N008 N003 N005 0 LT3685
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT3685.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3686.asc
XU1 IN OUT N006 N005 N003 IN 0 N001 N004 N002 0 LT3686
L1 N002 OUT 6.8µ
D1 N004 N002 MBRS140
C1 N001 N002 .22µ
R1 OUT N006 31.6K
R2 N006 0 10K
C2 OUT 0 22µ Rser=50m
R3 N003 0 15.4K
C3 N005 0 .001µ
V1 IN 0 12
Rload OUT 0 2.75
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT3686.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3686A.asc
L1 N003 OUT 6.8µ
D1 N004 N003 MBRS140
C1 N001 N003 .22µ
R1 OUT N006 31.6K
R2 N006 0 10K
C2 OUT 0 22µ Rser=50m
R3 N002 0 31.6K
C3 N005 0 .001µ
V1 IN 0 12
Rload OUT 0 2.75
XU1 IN OUT N006 N005 N002 IN 0 N001 N004 N003 0 LT3686A
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT3686A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3688.asc
R1 OUT N006 316K
C1 0 N010 .01n
C2 0 N008 .047n
R2 N006 0 100K
R3 0 N011 110K
D1 N004 N003 1N5818
L1 N003 OUT 12µ Rpar=2K
C3 OUT N006 10p
C4 OUT 0 22µ
C5 N001 N003 .1µ
V1 IN 0 12
Rload OUT 0 1K
V2 N005 0 pulse(0 2 0 1u 1u 250u 500u)
XU1 N007 N010 N008 N011 0 OUT N001 IN N003 N004 IN N006 0 N002 N005 N009 0 LT3688
C6 N002 0 1000p
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LT3688.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3689-5.asc
C1 0 N009 .1n
C2 0 N007 .68n
R3 0 N010 20.5K
D1 N003 N002 1N5818
L1 N002 OUT 12µ Rpar=2K
C3 OUT N005 10p
C4 OUT 0 22µ
C5 N001 N002 .1µ
V1 IN 0 12
Rload OUT 0 1K
V2 N004 0 pulse(0 2 0 1u 1u 250u 500u)
XU1 N006 N009 N007 N010 0 OUT N001 IN N002 N003 IN N005 0 IN N004 N008 0 LT3689-5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LT3689-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3689.asc
XU1 N006 N009 N007 N010 0 OUT N001 IN N002 N003 IN N005 0 IN N004 N008 0 LT3689
R1 OUT N005 316K
C1 0 N009 .1n
C2 0 N007 .68n
R2 N005 0 100K
R3 0 N010 20.5K
D1 N003 N002 1N5818
L1 N002 OUT 12µ Rpar=2K
C3 OUT N005 10p
C4 OUT 0 22µ
C5 N001 N002 .1µ
V1 IN 0 12
Rload OUT 0 1K
V2 N004 0 pulse(0 2 0 1u 1u 250u 500u)
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LT3689.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3690.asc
L1 N005 OUT 3.3µ Rpar=2K
C1 OUT 0 100µ
V1 IN 0 20
R1 OUT N006 316K
R2 N006 0 102K
C2 N003 N005 .68µ
C3 N007 0 680p
R3 N008 N007 22K
R4 N004 0 34.4K
R5 N001 OUT 100K
C4 N009 0 .001µ
Rload OUT 0 1.65
C5 0 N002 .47µ
XU1 OUT N003 N005 IN IN IN N001 N006 N008 N004 0 N009 N002 LT3690
.tran 750u startup
.lib LT3690.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3692.asc
XU1 N002 NC_01 NC_02 N008 N007 NC_03 NC_04 N001 OUT2 MP_05 N005 MP_06 N003 IN IN N011 N013 N009 0 MP_07 NC_08 N014 N010 N013 N012 IN IN N004 MP_09 N006 MP_10 OUT1 0 LT3692
R1 N014 0 13K
V1 IN 0 12
L1 N004 N006 6.8µ
D1 0 N004 B520C
C1 N004 N002 1µ
D2 OUT2 N002 1N5817
R2 OUT1 N008 10K
R3 N008 0 8.06K
C2 N010 0 680p Rser=17.8K Cpar=47p
C3 N012 0 .01µ
R4 N013 0 60K
C4 OUT1 0 100µ x2 V=6.3 Irms=3.2 Rser=0.012 Lser=0 mfg="KEMET" pn="T520V107M006ASE012" type="Tantalum"
Rload1 OUT1 0 .5
L2 N003 N005 6.8µ
D3 0 N003 B520C
C5 N003 N001 1µ
D4 OUT2 N001 1N5817
R5 OUT2 N007 42K
R6 N007 0 8.06K
C6 N009 0 330p Rser=36.5K Cpar=33p
C7 N011 0 .01µ
C8 OUT2 0 47µ V=6.3 Irms=1.5 Rser=0.04 Lser=0 mfg="KEMET" pn="T520B476M006ASE040" type="Tantalum"
Rload2 OUT2 0 1.4
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 800u startup
.lib LT3692.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3692A.asc
R1 N016 0 68.1K
V1 IN 0 24
L1 N004 N006 4.7µ
D1 0 N004 B520C
C1 N004 N002 .22µ
D2 OUT1 N002 1N5817
R2 OUT1 N008 24.9K
R3 N008 0 8.06K
C2 N013 0 680p Rser=13K Cpar=33p
C3 N011 0 .01µ
R4 N015 0 100K
C4 OUT1 0 47µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
Rload1 OUT1 0 1.32
L2 N003 N005 .5µ
D3 0 N003 B520C
R5 OUT2 N007 4.02K
R6 N007 0 8.06K
C6 N012 0 220p Rser=40.2K Cpar=22p
C7 N009 0 .01µ
C8 OUT2 0 47µ V=6.3 Irms=1.5 Rser=0.04 Lser=0 mfg="KEMET" pn="T520B476M006ASE040" type="Tantalum"
Rload2 OUT2 0 1.2
XU1 N002 N010 N008 N008 N007 N008 N009 N001 OUT2 MP_01 N005 MP_02 N003 OUT1 OUT1 N009 N014 N012 N017 MP_03 NC_04 N016 N013 N015 N011 IN IN N004 MP_05 N006 MP_06 OUT1 0 LT3692A
R7 OUT1 N010 100K
R8 N017 0 100K
R9 N014 0 33.2K
C9 OUT2 N007 100p
C5 N003 N001 .1µ
D4 OUT1 N001 1N5817
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT3692A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3693.asc
L1 N004 OUT 4.7µ Rpar=2K
D1 0 N004 MBRS340
C1 OUT 0 47µ
V1 IN 0 30
R1 OUT N008 536K
R2 N008 0 100K
C2 N004 N006 .47µ
C3 N002 0 680p
R3 N003 N002 15K
R4 N005 0 63.4K
R5 OUT N007 100K
R6 IN N001 500K
C4 N001 0 .01µ
Rload OUT 0 1.43
XU1 OUT N006 N004 IN N001 MP_01 N007 N008 N003 N005 0 LT3693
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT3693.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3694-1.asc
L1 N004 OUT1 4.7µ
C1 N004 N002 .22µ
D1 N006 N004 MBRS340
R1 OUT1 N007 34K
R2 N007 0 10K
C2 N016 0 .001µ
R3 OUT1 N011 .1
C3 OUT1 0 47µ
Q1 N011 N013 OUT3 0 2N2219A
R4 OUT3 N015 15.4K
R5 N015 0 11K
C4 OUT3 0 2.2µ
R6 OUT1 N010 .1
Q2 N010 N012 OUT2 0 2N2219A
R7 OUT2 N014 24.9K
R8 N014 0 10.7K
C5 OUT2 0 2.2µ
R9 N005 0 51.1K
R10 N009 N008 41.2K
C6 N008 0 330p
V1 IN 0 20
Rload3 OUT3 0 8
Rload2 OUT2 0 12
Rload1 OUT1 0 4
R11 N001 OUT1 100K
XU1 IN IN N003 N001 N005 N016 N016 N014 N012 N010 N011 N013 N015 N016 N007 N009 OUT1 N002 N006 N004 0 LT3694-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 250u startup
.lib LT3694-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3694.asc
XU1 IN IN 0 N001 N004 N015 N015 N013 N011 N009 N010 N012 N014 N015 N006 N008 OUT1 N002 N005 N003 0 LT3694
L1 N003 OUT1 4.7µ
C1 N003 N002 .22µ
D1 N005 N003 MBRS340
R1 OUT1 N006 34K
R2 N006 0 10K
C2 N015 0 .001µ
R3 OUT1 N010 .1
C3 OUT1 0 47µ
Q1 N010 N012 OUT3 0 2N2219A
R4 OUT3 N014 15.4K
R5 N014 0 11K
C4 OUT3 0 2.2µ
R6 OUT1 N009 .1
Q2 N009 N011 OUT2 0 2N2219A
R7 OUT2 N013 24.9K
R8 N013 0 10.7K
C5 OUT2 0 2.2µ
R9 N004 0 51.1K
R10 N008 N007 41.2K
C6 N007 0 330p
V1 IN 0 20
Rload3 OUT3 0 8
Rload2 OUT2 0 12
Rload1 OUT1 0 4
R11 N001 OUT1 100K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 250u startup
.lib LT3694.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3695-3.3.asc
V1 IN 0 12
C1 N008 N007 470p
R1 N007 0 16.3K
R2 N005 0 40.2K
C2 N003 N004 .22µ
D1 N006 N004 MBRS140
L1 N004 OUT 10µ
C3 OUT 0 10µ
R3 OUT 0 6
C4 N002 0 .1µ
R4 IN N002 10K
XU1 0 N006 MP_01 N004 N002 N005 0 IN N008 MP_02 MP_03 MP_04 N001 0 OUT N003 LT3695-x R=313.3K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT3695-x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3695-5.asc
V1 IN 0 12
C1 N008 N007 470p
R1 N007 0 16.3K
R2 N005 0 40.2K
C2 N003 N004 .22µ
D1 N006 N004 MBRS140
L1 N004 OUT 10µ
C3 OUT 0 10µ
R3 OUT 0 6
C4 N002 0 .1µ
R4 IN N002 10K
XU1 0 N006 MP_01 N004 N002 N005 0 IN N008 MP_02 MP_03 MP_04 N001 0 OUT N003 LT3695-x R=526K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT3695-x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3695.asc
XU1 0 N006 MP_01 N004 N002 N005 0 IN N008 MP_02 N009 MP_03 N001 0 OUT N003 LT3695
V1 IN 0 12
C1 N008 N007 470p
R1 OUT N009 536K
R2 N009 0 102K
R3 N007 0 16.3K
R4 N005 0 40.2K
C2 N003 N004 .22µ
D1 N006 N004 MBRS140
L1 N004 OUT 10µ
C3 OUT 0 10µ
R5 OUT 0 6
C4 N002 0 .1µ
R6 IN N002 10K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT3695.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3697.asc
R1 N006 0 255K
V1 IN 0 20
L1 N003 N002 10µ Rser=10m
C3 N001 N003 1µ
C4 N002 0 47µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
R2 N004 N009 10K
C5 N004 N009 .01µ
Rload OUT 0 2
R4 N002 N004 22m
R3 N004 OUT .26
R5 0 N008 16.5K
XU1 MP_01 N010 N006 IN IN MP_02 MP_03 MP_04 MP_05 MP_06 MP_07 MP_08 N003 MP_09 MP_10 N001 MP_11 N002 N005 N009 N002 N004 N008 N007 0 LT3697
C6 N010 0 1000p Rser=7.5K Cpar=330p
D1 N002 N001 1N914
C1 N004 0 100µ Rser=5m
D2 0 N003 B550C
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT3697.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3700.asc
V1 IN 0 5
XU1 IN N002 N004 N009 0 N003 IN N001 N007 N008 LTC3700
R1 IN N001 .068
M§Q1 N006 N003 N001 N001 FDC638P
D1 0 N006 1N5818
L1 N006 N005 10µ
C1 N005 0 47µ Rser=50m
R2 N002 N004 169K
R3 N004 0 78.7K
C2 N002 0 2.2µ
R4 N007 0 80.6K
R5 N005 N007 100K
R6 N008 N010 10K
R7 IN N009 100K
C3 N010 0 220p
Rload1 N002 0 16.7
Rload2 N005 0 1.8
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 250u startup
.lib LTC3700.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3701.asc
XU1 N002 N005 N001 0 N010 N008 N012 N013 IN IN N011 N009 0 N006 IN IN LTC3701
R1 N002 IN .03
M§Q1 N003 N006 N002 N002 FDC638P
D1 0 N003 MBRS340
L1 N003 OUT1 4.7µ Rpar=5K
R2 N013 IN .03
M§Q2 N014 N009 N013 N013 FDC638P
D2 0 N014 MBRS340
L2 N014 OUT2 4.7µ Rpar=5K
C1 OUT1 0 47µ Rser=50m
C2 0 OUT2 47µ Rser=50m
V1 IN 0 5
C3 N005 N004 220p
R3 N004 0 10K
C4 N008 N007 220p
R4 N007 0 10K
R5 N001 0 78.7K
R6 OUT1 N001 169K
R7 N010 0 80.6K
R8 OUT2 N010 100K
R9 IN N011 10K
Rload1 OUT1 0 10
Rload2 0 OUT2 2.5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2.5m startup
.lib LTC3701.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3703-5.asc
M§Q1 IN N006 N008 N008 Si7850DP
M§Q2 N008 N011 0 0 Si7850DP
V1 N001 0 5
V2 IN 0 33
L1 N008 OUT 8µ
C1 OUT 0 270µ Rser=10m
R1 N009 0 12K
R2 N002 0 30K
R3 N005 N004 10K
C2 N004 N007 1000p
C3 N010 0 .001µ
C4 N003 N008 .1µ
D1 0 N008 1N5817
C5 N005 N007 470p
D2 N001 N003 1N5817
XU1 N001 N002 N005 N007 N009 0 N010 0 0 N011 N001 N001 N008 N006 N003 IN LTC3703-5
R4 N007 OUT 113K
C6 OUT N007 2200p Rser=100
R5 N007 0 21.5K
Rload OUT 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC3703-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3703.asc
XU1 N001 N002 N005 N007 N009 0 N011 0 0 N012 N001 N001 N008 N006 N003 IN LTC3703
M§Q1 IN N006 N008 N008 FDS6680A
M§Q2 N008 N012 0 0 FDS6680A
V1 N001 0 10
V2 IN 0 15
L1 N008 OUT 10µ
C1 OUT 0 270µ x2 Rser=10m
R1 N009 0 10K
R2 N002 0 25K
R3 N005 N004 100K
C2 N004 N007 2200p
R4 OUT N007 113K
R5 OUT N010 100
C3 N010 N007 2200p
C4 N011 0 .001µ
C5 N003 N008 .1µ
D1 0 N008 1N5817
R6 N007 0 8.06K
C6 N005 N007 1000p
D2 N001 N003 1N5817
Rload OUT 0 2.4
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC3703.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3704.asc
M§Q1 N003 N006 0 0 Si4410DY
R1 N008 0 80K
R2 N007 0 1.21K
R3 OUT N007 3.65K
D1 N002 0 1N5818
C1 0 OUT 100µ x2 Rser=50m
R4 N005 N004 3K
C2 N004 0 .0047µ
Rload OUT 0 2
V1 IN 0 10
C3 N001 0 4.7µ
XU1 IN N005 N007 N008 0 0 N006 N001 IN N003 LTC3704
L1 IN N003 5µ
L2 OUT N002 5µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
K1 L1 L2 1
.lib LTC3704.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3705.asc
XU1 0 N013 N023 N015 N021 N005 N016 N018 0 N012 N009 MP_01 MP_02 N010 N001 N002 LTC3705
R1 N018 0 100K
M§Q1 IN N005 N009 N009 BSS123
R2 IN N005 100K
R3 IN N015 365K
R4 N015 0 15K
V1 IN 0 50
C1 N009 0 2.2µ
M§Q2 N006 N012 N013 N013 Si4484EY
R5 N013 0 25m
M§Q3 IN N001 N002 N002 Si4484EY
L1 N006 N002 500µ
L2 0 N003 281µ
C2 N002 N010 .22µ
D1 N009 N010 1N914
D2 N006 IN MBR20100CT
D3 0 N002 MBR20100CT
D4 N003 N004 1N5817
D5 0 N004 1N5817
C3 OUT 0 75µ Rser=0.015
R6 N023 IN 301K
C4 N023 0 270p
C5 N021 0 .001µ
C6 N016 0 470p
XU2 N017 N014 N016 0 NC_03 MOC205 Igain=2.44m
XU3 N014 N019 OUT N022 0 0 N020 N011 LT1431
C7 N011 N014 {.047µ/5} Rser=3K Cpar={4.7u/500}
C8 OUT N017 {.018µ/2.5} Rpar={2K*5}
R7 OUT N011 9.53K
R8 N011 0 2.49K
C9 OUT N011 {4.7n/5} Rser=910
L3 0 N007 281µ
D6 N007 N008 1N5817
D7 0 N008 1N5817
L4 N009 N008 1m
Rload OUT 0 6
L5 N004 OUT 25µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 L3 1.
.tran 600u startup
.lib LT1431.sub
.lib LTC3705.sub
.lib MOC205.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3706.asc
R1 N014 0 100K
C1 N012 0 .0025µ
C2 OUT 0 330µ
R2 N010 N011 110K
R3 N011 0 24.9K
XU1 N004 N007 N009 N014 0 N011 N013 N012 N010 OUT 0 0 N015 0 0 N008 0 N005 N005 N001 NC_01 N006 0 N005 LTC3706
R4 N015 0 100K
C3 N013 0 330p Rser=24K
L1 IN N002 490µ Rpar=10K
L2 N001 N003 40µ Rpar=2K
M§Q1 N002 N006 N008 N008 Si4484EY
R5 N008 0 20m
V1 IN 0 36
M§Q2 N003 N007 0 0 Si4490DY
M§Q3 N001 N004 0 0 Si4490DY
R6 N005 N009 20K
V2 N005 0 7.5
L3 N001 OUT 1.5µ Rpar=2K
Rload OUT 0 1
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
K1 L1 L2 1
.lib LTC3706.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3707-SYNC.asc
M§Q1 IN N003 N005 N005 FDS6680A
M§Q2 N005 N011 0 0 FDS6680A
C1 N006 N005 .1µ
D1 N001 N006 1N5817
C2 N001 0 1µ
D2 0 N005 1N5817
L1 N005 N009 6.3µ Rpar=10000
C3 N009 OUT1 1000p
R1 N013 0 20K
R2 N013 OUT1 105K
C4 OUT1 0 47µ
C5 N016 N015 220p
C6 N019 0 .002µ
R3 N015 0 15K
V1 IN 0 7
M§Q3 IN N004 N008 N008 FDS6680A
M§Q4 N008 N012 0 0 FDS6680A
C7 N007 N008 .1µ
D3 N001 N007 1N5817
D4 0 N008 1N5817
R4 N010 OUT2 .01
C8 N010 OUT2 1000p
R5 N014 0 20K
R6 N014 OUT2 63.4K
C9 OUT2 0 47µ
C10 N017 N018 220p
C11 N020 0 .002µ
R7 N018 0 15K
L2 N008 N010 6.3µ Rpar=10000
R8 N009 OUT1 .01
R9 OUT1 N022 10K
V2 N025 0 SIN(1 1 160K)
R10 N023 N024 10K
C12 N024 0 500p
XU1 N019 N009 OUT1 N013 N023 N025 N001 N016 0 N021 N017 N014 OUT2 N010 N020 N004 N008 N007 N012 0 N001 N002 N011 IN N006 N005 N003 N022 LTC1628-SYNC
Rload2 OUT2 0 100
Rload1 OUT1 0 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3.5m startup
.lib LTC1628-SYNC.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3707.asc
M§Q1 IN N003 N005 N005 FDS6680A
M§Q2 N005 N011 0 0 FDS6680A
C1 N006 N005 .1µ
C2 N001 0 1µ
L1 N005 N009 6.3µ Rpar=10000
C3 N009 OUT1 1000p
R1 N013 0 20K
R2 N013 OUT1 105K
C4 OUT1 0 47µ Rser=50m
C5 N016 N015 220p
C6 N019 0 .001µ
R3 N015 0 15K
V1 IN 0 7
M§Q3 IN N004 N008 N008 FDS6680A
M§Q4 N008 N012 0 0 FDS6680A
C7 N007 N008 .1µ
R4 N010 OUT2 .01
C8 N010 OUT2 1000p
R5 N014 0 20K
R6 N014 OUT2 63.4K
C9 OUT2 0 47µ Rser=50m
C10 N017 N018 220p
C11 N020 0 .001µ
R7 N018 0 15K
L2 N008 N010 6.3µ Rpar=10000
R8 N009 OUT1 .01
R9 OUT1 N023 10K
XU1 N019 N009 OUT1 N013 N024 N025 N021 N016 0 N022 N017 N014 OUT2 N010 N020 N004 N008 N007 N012 0 N001 N002 N011 IN N006 N005 N003 N023 LTC1628-PG
Rload2 OUT2 0 2
Rload1 OUT1 0 2
D1 N001 N006 1N5817
D3 N001 N007 1N5817
D2 0 N005 1N5817
D4 0 N008 1N5817
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC1628-PG.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3708.asc
XU1 N019 N012 N010 IN 0 N014 N011 N013 N017 N018 N022 N016 N005 N003 N007 N007 IN 0 0 N009 IN N008 0 0 N006 N006 N002 N004 N015 N001 N020 N021 LTC3708
C1 N019 0 1000p
C2 N017 0 .1µ Rser=1K
C3 N018 0 .01µ Rser=10K
R1 IN N001 100K
V1 IN 0 5
M§Q1 IN N003 N007 N007 HAT2168H
M§Q2 N007 N009 0 0 HAT2168H
L1 N007 OUT2 1.2µ
C4 N005 N007 .22µ
D1 IN N005 CMDSH2-3
R2 OUT2 N011 12.1K
R3 N011 0 6.04K
C5 OUT2 0 470µ Rser=10m
C6 N013 0 180p Rser=33K
M§Q3 IN N002 N006 N006 HAT2168H
M§Q4 N006 N008 0 0 HAT2168H
L2 N006 OUT1 1.4µ
C7 N004 N006 .22µ
D2 IN N004 CMDSH2-3
R4 OUT1 N010 19.1K
R5 N010 0 6.04K
C8 OUT1 0 470µ Rser=10m
C9 N012 0 180p Rser=33K
R6 OUT1 N014 12.1K
R7 N014 0 6.04K
R8 N016 IN 1Meg
R9 N015 IN 1.5Meg
V2 N020 0 sine(1.5 1.5 250K)
Rload1 OUT1 0 .2
Rload2 OUT2 0 .12
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC3708.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3709.asc
C1 N007 0 500p
C2 N009 0 .1µ Rser=3.32K
V1 IN 0 5
M§Q1 IN N002 N004 N004 HAT2168H
M§Q2 N004 N006 0 0 HAT2168H
L1 N004 OUT 1.22µ
C3 N003 N004 .22µ
D1 IN N003 CMDSH2-3
C4 OUT 0 500µ
C5 N011 0 680p Rser=20K
R1 N014 N013 15K
R2 N013 0 10K
XU1 N007 N011 N013 IN 0 MP_01 0 N014 OUT NC_02 N009 MP_03 N008 N010 N012 N012 IN 0 0 N015 IN N006 0 0 N004 N004 N002 N003 N005 N001 IN NC_04 LTC3709
M§Q3 IN N010 N012 N012 HAT2168H
M§Q4 N012 N015 0 0 HAT2168H
L2 N012 OUT 1.22µ
C6 N008 N012 .22µ
D2 IN N008 CMDSH2-3
R3 IN N001 324K
R4 IN N005 100K
Rload OUT 0 .05
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3709.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3711.asc
M§Q1 N004 N011 0 0 Si4420DY
R1 IN N001 1.5Meg
D1 N008 N006 1N5818
C1 N008 0 4.7µ
D2 0 N004 1N5818
M§Q2 IN N003 N004 N004 Si4420DY
L1 N004 OUT 1.8µ
C2 OUT 0 470µ Rser=50m
R2 N010 N009 1K
C3 N009 0 .01µ
R3 IN N002 3.3K
V1 IN 0 6
C4 N005 0 .001µ
C5 N004 N006 .22µ
XU1 0 N005 OUT N002 N007 NC_01 N010 0 N001 N012 OUT 0 0 NC_02 IN N008 N011 0 N004 N004 N003 N006 0 0 LTC3711
Rload OUT 0 .25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2.5m startup
.lib LTC3711.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3713.asc
M§Q1 N003 N011 0 0 Si4420DY
R1 IN N001 1.5Meg
D1 N008 N007 1N5818
C1 N008 0 4.7µ
D2 0 N003 1N5818
M§Q2 IN N002 N003 N003 Si4420DY
L1 N003 OUT 3µ
C2 OUT 0 470µ Rser=50m
R2 N013 N012 1K
C3 N012 0 .01µ
R3 N010 IN 3.3K
V1 IN 0 6
C4 N015 0 .0001µ
C5 N003 N007 .22µ
XU1 N015 OUT N010 N014 N009 N013 0 N001 N016 NC_01 0 N006 N005 0 IN IN N008 N011 0 0 N003 N003 N002 N007 LTC3713
R4 OUT N016 30.1K
R5 N016 0 14K
L2 IN N005 4.7µ
D3 N005 N004 1N5817
C7 N004 0 15µ Rser=.1
R6 N004 N006 100K
R7 N006 0 15K
Rload1 OUT 0 .25
Rload2 N004 0 20
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3713.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3714.asc
M§Q1 N005 N013 0 0 Si4420DY
R1 IN N001 1.5Meg
D1 N010 N008 1N5818
C1 N010 0 4.7µ
D2 0 N005 1N5818
M§Q2 IN N003 N005 N005 Si4420DY
L1 N005 OUT 3µ
C2 OUT 0 470µ Rser=50m
R2 N012 N011 2K
C3 N011 0 .005µ
R3 IN N002 3.3K
V1 IN 0 6
C4 N007 0 .001µ
C5 N005 N008 .22µ
XU1 0 N007 OUT N002 N009 N006 N012 0 N001 N014 OUT 0 0 N004 IN N010 N013 0 N005 N005 N003 N008 0 0 N015 OUT N010 N015 LTC3714
Rload OUT 0 .25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2.5m startup
.lib LTC3714.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3716.asc
M§Q1 IN N004 N007 N007 FDS6680A
C1 N006 N007 .47µ
M§Q2 N007 N012 0 0 FDS6680A
D1 N001 N006 1N5818
L1 N007 N008 1µ
R1 N008 OUT 2m
D2 0 N007 1N5818
M§Q3 IN N017 N020 N020 FDS6680A
C2 N019 N020 .47µ
M§Q4 N020 N022 0 0 FDS6680A
L2 N020 N021 1µ
D3 0 N020 1N5818
C3 OUT 0 1000µ x2 Rser=10m
C4 N014 N013 1000p
R2 N013 0 10K
C5 N011 0 250p
D4 N001 N019 1N5818
V1 IN 0 6
R3 N021 OUT 2m
R4 N009 0 10K
C6 N010 N009 .01µ
C7 N001 0 1µ
V2 N005 0 SINE(.5 .5 200K)
XU1 N011 N008 OUT N015 N010 N005 N016 N014 0 N018 0 OUT OUT N021 N015 N018 0 0 0 0 0 N001 0 N017 N020 N019 N022 0 N001 N002 N012 IN N006 N007 N004 N003 LTC3716
R5 IN N003 10K
Rload OUT 0 .5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3716.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3717-1.asc
XU1 N013 N006 N008 N011 0 N003 OUT N001 N004 N002 N012 N014 0 N007 N005 N009 0 N012 0 N007 LTC3717-1
M§Q1 N002 N005 N007 N007 Si7866DP
M§Q2 N007 N014 0 0 Si7866DP
R1 N002 N003 715K
D1 N012 N009 1N5817
C1 N009 N007 .22µ
L1 N007 OUT 0.68µ
C2 OUT 0 180µ x2 Rser=.05
R2 N011 N010 2K
C3 N010 0 4700p
C4 N013 0 .001µ
V1 N002 0 15
V2 N001 0 2.5
R3 N001 N006 100K
D2 N007 N002 1N5817
D3 0 N007 1N5817
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC3717-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3717.asc
M§Q1 N005 N012 0 0 IRF7303
R1 N001 N002 715K
D1 N009 N007 1N5818
C1 N009 0 4.7µ
D2 0 N005 1N5818
M§Q2 N001 N003 N005 N005 IRF7303
L1 N005 OUT 1.8µ
C2 OUT 0 360µ Rser=.02
R2 N011 N010 20K
C3 N010 0 470p
R3 IN N013 3.3K
V1 IN 0 6
C4 N006 0 .001µ
C5 N005 N007 .22µ
XU1 N006 N013 N008 N011 0 N002 OUT N001 N004 IN N009 N012 0 N005 N003 N007 LTC3717
V2 N001 0 2.5
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC3717.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3718.asc
R1 N011 N010 20K
C1 N010 0 500p
C2 N013 0 .001µ
XU1 N013 OUT N009 NC_01 N011 0 N004 OUT N003 N003 0 N007 N002 0 N003 N001 N001 N012 0 0 N006 N006 N005 N008 LTC3718
M§Q1 N006 N012 0 0 IRF7303
D1 N001 N008 1N5818
C3 N001 0 10µ
D2 0 N006 1N5818
M§Q2 N003 N005 N006 N006 IRF7303
L1 N006 OUT .8µ
C4 OUT 0 470µ
C5 N006 N008 .33µ
R2 N003 N004 237K
L2 N002 N003 1.8µ
D3 N002 N001 BAT54
R3 N001 N007 37.4K
R4 N007 0 12.1K
V1 N003 0 2.5
D4 N006 N003 1N5818
R5 N009 N001 20K
Rload OUT 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC3718.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3719.asc
M§Q1 IN N004 N007 N007 FDS6680A
C1 N006 N007 .47µ
M§Q2 N007 N012 0 0 FDS6680A
D1 N001 N006 1N5818
L1 N007 N008 1µ
R1 N008 OUT 2m
D2 0 N007 1N5818
M§Q3 IN N018 N021 N021 FDS6680A
C2 N020 N021 .47µ
M§Q4 N021 N023 0 0 FDS6680A
L2 N021 N022 1µ
D3 0 N021 1N5818
C3 OUT 0 1000µ x2 Rser=10m
C4 N014 0 100p
C5 N013 0 1000p
R2 N014 N013 10K
C6 N011 0 250p
D4 N001 N020 1N5818
V1 IN 0 6
R3 N022 OUT 2m
R4 N009 0 10K
C7 N010 N009 .01µ
C8 N001 0 1µ
R5 IN N003 10K
XU1 N011 N008 OUT N016 N010 N005 N017 N014 0 N019 0 OUT OUT N022 N016 N015 0 0 0 0 0 N001 N019 N018 N021 N020 N023 0 N001 N002 N012 IN N006 N007 N004 N003 LTC3719
R6 N015 N001 100K
Rload OUT 0 .5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3719.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3720.asc
M§Q1 N005 N013 0 0 Si4420DY
R1 IN N001 1.5Meg
D1 N010 N008 1N5818
C1 N010 0 4.7µ
D2 0 N005 1N5818
M§Q2 IN N003 N005 N005 Si4420DY
L1 N005 OUT 3.8µ
C2 OUT 0 470µ Rser=50m
R2 N012 N011 2K
C3 N011 0 .005µ
R3 IN N002 3.3K
V1 IN 0 6
C4 N007 0 .001µ
C5 N005 N008 .22µ
XU1 0 N007 OUT N002 N009 N006 N012 0 N001 N014 OUT 0 0 NC_01 IN N010 N013 0 N005 N005 N003 N008 0 0 0 LTC3720
Rload OUT 0 .25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC3720.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3721-1.asc
XU1 N011 N004 N007 0 0 N019 MP_01 N009 N012 N015 N014 N018 N017 N006 N010 LTC3721-1
M§Q1 N001 N007 N013 N013 IRF7201
M§Q2 N005 N011 N013 N013 IRF7201
R1 N013 0 75m
R2 N013 N012 100
C1 N019 0 270p
R3 N010 N009 100K
R4 N014 0 100K
C2 N017 0 .1µ
V1 IN 0 12
L1 N001 IN .5m
L2 IN N005 .5m
L3 N002 N003 .5m
L4 N002 OUT 20µ
L5 N003 OUT 20µ
D1 0 N002 1N5817
D2 0 N003 1N5817
R5 OUT N018 15.8K
R6 N018 0 5K
C3 N018 N016 .001µ
R7 N016 N015 50K
C4 OUT 0 100µ
Q3 IN N008 N004 0 2N3904
R8 IN N004 2K
R9 IN N008 2K
C5 0 N004 1µ
D3 0 N008 MMBZ9V1AL
Rload OUT 0 10
R10 IN N006 107K
R11 N006 0 100K
C6 N006 0 .001µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 L3 1
.tran 8m startup
.lib LTC3721-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3722-1.asc
XU1 MP_01 N026 N023 N031 N028 N029 N032 MP_02 N014 N022 N014 N008 N024 N022 N017 N025 N007 N012 N016 N015 N004 0 0 N030 LTC3722-1
M§Q1 IN N005 N009 N009 Si7852DP m=2
XU2 N001 0 N004 N009 N005 N002 LTC4440
C1 N002 N009 .22µ
D1 N001 N002 GSD2004W-V
M§Q2 N009 N018 N020 N020 Si7852DP m=2
Q3 N001 N015 N018 0 2N4401
Q4 0 N015 N018 0 2N4403
M§Q5 IN N006 N010 N010 Si7852DP m=2
XU3 N001 0 N007 N010 N006 N003 LTC4440
C2 N003 N010 .22µ
D2 N001 N003 GSD2004W-V
M§Q6 N010 N019 N020 N020 Si7852DP m=2
Q7 N001 N016 N019 0 2N4401
Q8 0 N016 N019 0 2N4403
R1 N020 0 10m
C3 N023 0 100p
R2 N023 N020 510
L1 N010 N009 50µ Rser=3.25m Rpar=5K
L2 N013 N011 32µ Rser=1m Rpar=2K
M§Q9 N013 N021 0 0 Si7852DP m=4
L4 N011 OUT 2.4µ Rser=2m Rpar=1K
C4 OUT 0 1000µ Rser=5m
Q10 N001 N017 N021 0 2N4401
Q11 0 N017 N021 0 2N4403
M§Q12 N011 N027 0 0 Si7852DP m=4
Q13 N001 N025 N027 0 2N4401
Q14 0 N025 N027 0 2N4403
R3 OUT N029 3.15K
R4 N029 0 1K
C5 N031 N029 .15µ Rser=5K
V1 IN 0 48
C6 N030 0 180p
C7 N032 0 .001µ
R5 0 N024 30K
R6 N022 N026 60K
R7 N028 0 10K
R8 N001 N012 150
C8 N012 0 1µ
R9 0 N014 4.99K
R13 IN N008 182K
R14 N008 0 30.1K
R15 N022 N014 80.6K
V2 N001 0 12
Rload OUT 0 .25
L3 N013 OUT 2.4µ Rser=2m Rpar=1K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 .99
.tran 750u startup
.lib LTC3722-1.sub
.lib LTC4440.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3722-2.asc
M§Q1 IN N006 N009 N009 Si7852DP
XU1 N001 0 N005 N009 N006 N002 LTC4440
C1 N002 N009 .22µ
D1 N001 N002 GSD2004W-V
M§Q2 N009 N014 N016 N016 Si7852DP
M§Q3 IN N007 N010 N010 Si7852DP
XU2 N001 0 N008 N010 N007 N003 LTC4440
C2 N003 N010 .22µ
D2 N001 N003 GSD2004W-V
M§Q4 N010 N015 N016 N016 Si7852DP
R1 N016 0 10m
C3 N018 0 100p
R2 N018 N016 510
L1 N010 N009 50µ Rpar=5K
L2 N011 N013 8µ Rpar=1K
M§Q5 N013 N019 0 0 IRF6644
L3 N011 OUT 1.5µ Rpar=1K
C4 OUT 0 750µ Rser=5m
R3 N024 0 20K
C5 N025 N024 125p Rser=250K Cpar=25p
V1 IN 0 48
C6 N022 0 180p
C7 N026 0 .003µ
R4 0 N020 30K
R5 N017 N021 60K
R6 0 N012 4.99K
R7 IN N004 182K
R8 N004 0 30.1K
R9 N017 N012 80.6K
V2 N001 0 10.26
L4 N013 OUT 1.5µ Rpar=1K
XU3 MP_01 N022 N018 N025 N021 N024 N026 MP_02 N012 N017 N012 N004 N020 N017 N023 N019 N008 N001 N015 N014 N005 0 0 N022 LTC3722-2
R10 OUT 0 .25
C8 OUT N024 125p Rpar=63K Rser=1K
M§Q6 N011 N023 0 0 IRF6644
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 .99
.tran 750u startup
.lib LTC3722-2.sub
.lib LTC4440.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3723-1.asc
XU1 N008 IN N005 N013 0 N019 N014 N006 N010 N017 N012 N009 N016 IN N007 N015 LTC3723-1
M§Q1 N001 N005 N011 N011 IRF7201
M§Q2 N004 N008 N011 N011 IRF7201
R1 N011 0 75m
R2 N011 N010 100
C1 N019 0 270p
R3 N007 N006 200K
R4 N012 0 500K
C2 N016 0 .1µ
V1 IN 0 12
L1 N001 IN 1m Rpar=1K
L2 IN N004 1m Rpar=1K
L3 N002 N003 1m Rpar=1K
L4 N002 OUT 20µ
L5 N003 OUT 20µ
R5 OUT N009 15.8K
R6 N009 0 5K
C3 N009 N018 .006µ
R7 N018 N017 5K
C4 OUT 0 50µ
R8 N014 0 10K
C5 0 N010 .001µ
Rload OUT 0 2.5
D1 0 N003 DFLS220L
D2 0 N002 DFLS220L
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 L3 1
.tran 7m startup
.lib LTC3723-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3723-2.asc
M§Q1 N001 N005 0 0 IRF7201
M§Q2 N004 N008 0 0 IRF7201
C1 N016 0 270p
R1 N007 N006 200K
R2 IN N010 300K
C2 N014 0 .1µ
V1 IN 0 12
L1 N001 IN 1m Rpar=1K
L2 IN N004 1m Rpar=1K
L3 N002 N003 1m Rpar=1K
L4 N002 OUT 20µ
L5 N003 OUT 20µ
R3 OUT N009 15.8K
R4 N009 0 5K
C3 N015 N009 .003µ Rser=10K
C4 OUT 0 50µ Rser=.1
R5 N012 0 10K
M§Q3 N003 N011 0 0 IRF7201
M§Q4 N002 N013 0 0 IRF7201
XU1 N008 IN N005 N011 0 N016 N012 N006 0 N015 N010 N009 N014 IN N007 N013 LTC3723-2
C5 N010 0 270p
C6 OUT N009 .001µ Rser=10K
Rload OUT 0 2.5
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 L3 1
.tran 10m startup
.lib LTC3723-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3724.asc
M§Q1 IN N007 N008 N008 Si4886DY
D1 N002 N005 MBRS140
C1 N005 N008 1µ
R1 IN N001 1Meg
R2 N010 N009 82.5K
C2 N009 0 680p
D2 0 N008 MBRS1100
L1 N008 N011 15µ Rpar=2K
R3 N011 OUT 15m
R4 N006 0 20K
R5 N006 OUT 174K
R6 N003 OUT 200K
C3 N004 N003 {.0015µ/10}
C4 OUT 0 100µ
V1 IN 0 36
D3 OUT N002 1N4148
XU1 IN MP_01 N001 N004 N006 N006 N010 OUT N011 0 MP_02 N002 MP_03 N008 N007 N005 0 LT3724
Rload OUT 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LT3724.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3725-3726.asc
L1 N017 N022 300µ Rser=.38
L2 N016 N023 1200µ Rser=.91
C1 N020 N022 1µ
XU1 N014 N024 N013 N016 N023 0 N007 N019 0 N009 0 LTC3725
C6 N024 0 .001µ
R1 N023 0 162K
R2 IN N013 100K
R3 IN N014 365K
R4 N014 0 15K
C7 N019 0 1µ
M§Q1 IN N013 N019 N019 FDC2512
XU2 N010 N008 0 N015 N018 N021 0 0 0 N012 0 N003 0 N020 N017 N011 LTC3726
C8 N021 0 .001µ
C9 N018 0 680p Rser=20K
R5 OUT N015 110K
R6 N015 0 24.9K
V1 IN 0 36
L3 IN N005 194µ Rpar=10K
M§Q2 N005 N007 N009 N009 Si7540DP_N
R8 N009 0 25m
L4 N003 N006 9.58µ Rpar=10K
M§Q3 N003 N010 0 0 IRF6623
M§Q4 N006 N008 N012 N012 IRF6623
C14 OUT 0 1000µ
L5 N001 0 100µ Rser=2 Rpar=10K
D1 N001 N002 CMDSH2-3
C15 N002 0 10µ
R10 N002 N004 500
D2 0 N004 BZX84C8V2L
Q5 N002 N004 N011 0 FZT849
C16 N011 0 34µ
L6 N003 OUT 1.5µ Rpar=1K
Rload OUT 0 .165
R9 N012 0 2m
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L3 L4 L5 1
K2 L1 L2 1
.tran .75m startup
.lib LTC3725.sub
.lib LTC3726.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3725.asc
R1 N015 0 105K
R2 IN N009 1K
R3 IN N010 115K
R4 N010 0 15K
V1 IN 0 12
C1 N014 0 1µ
M§Q1 N003 N005 N007 N007 Si7370DP
R5 N007 0 10m
L1 N003 IN 20µ Rser=50m
L2 0 N001 200µ Rser=.2 Rpar=5K
D1 N001 N002 1N5817
D2 0 N002 1N5817
C2 OUT 0 20µ
L3 N002 OUT 25µ Rpar=2.5K
C3 N016 0 .001µ
C4 N012 0 470p
C5 N008 N011 .002µ Rser=1K
C6 OUT N013 .01µ Rpar=1K
R6 N008 0 2.49K
C7 OUT N008 .001µ Rser=1K Rpar=21.5K
XU1 N010 N016 N009 N012 N015 0 N005 N014 0 N006 0 LTC3725
D3 N004 N014 MMSD4148
D4 IN N004 MMSD4148
R7 N007 N006 100
C8 N006 0 500p
R8 OUT N017 4.8K
Rload OUT 0 50
XU2 N013 N011 N012 0 NC_01 MOC205 Igain=2.44m
XU3 N011 NC_02 N017 NC_03 0 0 NC_04 N008 LT1431
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1
.tran 1m startup
.lib LT1431.sub
.lib LTC3725.sub
.lib MOC205.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3726.asc
XU1 N004 N007 N014 N010 N011 N013 0 0 N009 0 N008 N001 0 N012 N006 N005 LTC3726
R1 N014 0 100K
C1 N013 0 .0025µ
C2 N011 0 330p Rser=24K
L1 IN N002 490µ Rpar=10K
L2 N001 N003 40µ Rpar=2K
M§Q1 N002 N006 N008 N008 Si4484EY
R2 N008 0 20m
V1 IN 0 36
V2 N005 0 7.5
L3 N001 OUT 1.5µ Rpar=2K
C3 OUT 0 330µ
R6 N009 0 100K
R7 OUT N010 110K
R8 N010 0 24.9K
M§Q5 N003 N007 0 0 Si4490DY
M§Q6 N001 N004 0 0 Si4490DY
Rload OUT 0 1
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1
.tran 1m startup
.lib LTC3726.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3727-1.asc
M§Q1 IN N003 N005 N005 FDS6680A
M§Q2 N005 N011 0 0 FDS6680A
C1 N006 N005 .1µ
C2 N001 0 4.7µ
D1 0 N005 MBRS140
L1 N005 N009 8µ Rpar=10000
C3 N009 OUT1 1000p
R1 N013 0 20K
R2 N013 OUT1 105K
C4 OUT1 0 56µ Rser=0.05
C5 N016 N015 220p
C6 N019 0 .0001µ
R3 N015 0 15K
V1 IN 0 18
M§Q3 IN N004 N008 N008 FDS6680A
M§Q4 N008 N012 0 0 FDS6680A
C7 N007 N008 .1µ
R4 N010 OUT2 .015
C8 N010 OUT2 1000p
R5 N014 0 20K
R6 N014 OUT2 280K
C9 OUT2 0 56µ Rser=0.065
C10 N017 N018 220p
C11 N020 0 .0001µ
R7 N018 0 15K
L2 N008 N010 15µ
R8 N009 OUT1 .015
R9 IN N022 10K
D2 0 N008 MBRS140
D3 N001 N006 MBRS140
D4 N001 N007 MBRS140
C12 N024 N023 .01µ
R10 0 N024 10K
V2 N025 0 SINE(.8 .8 300K)
XU1 N019 N009 OUT1 N013 N023 N025 N001 N016 0 N021 N017 N014 OUT2 N010 N020 N004 N008 N007 N012 0 N001 N002 N011 IN N006 N005 N003 N022 LTC3727
Rload2 OUT2 0 2.4
Rload1 OUT1 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 800u startup
.lib LTC3727.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3727.asc
M§Q1 IN N003 N005 N005 FDS6680A
M§Q2 N005 N011 0 0 FDS6680A
C1 N006 N005 .1µ
C2 N001 0 4.7µ
D1 0 N005 MBRS140
L1 N005 N009 8µ Rpar=2K
C3 N009 OUT1 1000p
R1 N013 0 20K
R2 N013 OUT1 105K
C4 OUT1 0 56µ Rser=0.05
C5 N016 N015 220p
C6 N019 0 .0001µ
R3 N015 0 15K
V1 IN 0 18
M§Q3 IN N004 N008 N008 FDS6680A
M§Q4 N008 N012 0 0 FDS6680A
C7 N007 N008 .1µ
R4 N010 OUT2 .015
C8 N010 OUT2 1000p
R5 N014 0 20K
R6 N014 OUT2 280K
C9 OUT2 0 56µ Rser=0.065
C10 N017 N018 220p
C11 N020 0 .0001µ
R7 N018 0 15K
L2 N008 N010 15µ Rpar=2K
R8 N009 OUT1 .015
R9 IN N022 10K
XU1 N019 N009 OUT1 N013 N023 N025 N001 N016 0 N021 N017 N014 OUT2 N010 N020 N004 N008 N007 N012 0 N001 N002 N011 IN N006 N005 N003 N022 LTC3727
D2 0 N008 MBRS140
D3 N001 N006 MBRS140
D4 N001 N007 MBRS140
C12 N024 N023 .01µ
R10 0 N024 10K
V2 N025 0 SINE(.8 .8 300K)
Rload2 OUT2 0 2.4
Rload1 OUT1 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 800u startup
.lib LTC3727.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3727A-1.asc
M§Q1 IN N003 N005 N005 FDS6680A
M§Q2 N005 N011 0 0 FDS6680A
C1 N006 N005 .1µ
C2 N001 0 4.7µ
D1 0 N005 MBRS140
L1 N005 N009 8µ Rpar=2K
C3 N009 OUT1 1000p
R1 N013 0 20K
R2 N013 OUT1 105K
C4 OUT1 0 56µ Rser=0.05
C5 N015 0 220p Rser=15K
C6 N017 0 .0001µ
V1 IN 0 18
M§Q3 IN N004 N008 N008 FDS6680A
M§Q4 N008 N012 0 0 FDS6680A
C7 N007 N008 .1µ
R4 N010 OUT2 .015
C8 N010 OUT2 1000p
R5 N014 0 20K
R6 N014 OUT2 280K
C9 OUT2 0 56µ Rser=0.065
C11 N018 0 .0001µ
L2 N008 N010 15µ Rpar=2K
R8 N009 OUT1 .015
R9 IN N020 10K
D2 0 N008 MBRS140
D3 N001 N006 MBRS140
D4 N001 N007 MBRS140
C12 0 N021 .01µ Rser=10K
V2 N022 0 SINE(.8 .8 300K)
C10 0 N016 220p Rser=15K
Rload1 OUT1 0 1
Rload2 OUT2 0 2.4
XU1 N017 N009 OUT1 N013 N021 N022 N001 N015 0 N019 N016 N014 OUT2 N010 N018 N004 N008 N007 N012 0 N001 N002 N011 IN N006 N005 N003 N020 LTC3727A-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 800u startup
.lib LTC3727A-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3727LX-1.asc
M§Q1 IN N003 N005 N005 FDS6680A
M§Q2 N005 N011 0 0 FDS6680A
C1 N006 N005 .1µ
C2 N001 0 4.7µ
D1 0 N005 MBRS140
L1 N005 N009 8µ Rpar=2K
C3 N009 OUT1 1000p
R1 N013 0 20K
R2 N013 OUT1 105K
C4 OUT1 0 56µ Rser=0.05
C5 N015 0 220p Rser=15K
C6 N017 0 .0001µ
V1 IN 0 18
M§Q3 IN N004 N008 N008 FDS6680A
M§Q4 N008 N012 0 0 FDS6680A
C7 N007 N008 .1µ
R4 N010 OUT2 .015
C8 N010 OUT2 1000p
R5 N014 0 20K
R6 N014 OUT2 280K
C9 OUT2 0 56µ Rser=0.065
C11 N018 0 .0001µ
L2 N008 N010 15µ Rpar=2K
R8 N009 OUT1 .015
R9 IN N020 10K
D2 0 N008 MBRS140
D3 N001 N006 MBRS140
D4 N001 N007 MBRS140
C12 0 N021 .01µ Rser=10K
V2 N022 0 SINE(.8 .8 300K)
XU1 N017 N009 OUT1 N013 N021 N022 N001 N015 0 N019 N016 N014 OUT2 N010 N018 N004 N008 N007 N012 0 N001 N002 N011 IN N006 N005 N003 N020 LTC3727A-1
C10 0 N016 220p Rser=15K
Rload1 OUT1 0 1
Rload2 OUT2 0 2.4
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 800u startup
.lib LTC3727A-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3728.asc
M§Q1 IN N002 N004 N004 FDS6680A
M§Q2 N004 N010 0 0 FDS6680A
C1 N005 N004 .1µ
D1 N001 N005 1N5817
C2 N001 0 1µ
D2 0 N004 1N5817
L1 N004 N008 6.3µ Rpar=2K
C3 N008 OUT1 1000p
R1 N012 0 20K
R2 N012 OUT1 105K
C4 OUT1 0 47µ Rser=50m
C5 N015 N014 220p
C6 N018 0 .002µ
R3 N014 0 15K
V1 IN 0 7
M§Q3 IN N003 N007 N007 FDS6680A
M§Q4 N007 N011 0 0 FDS6680A
C7 N006 N007 .1µ
D3 N001 N006 1N5817
D4 0 N007 1N5817
R4 N009 OUT2 .01
C8 N009 OUT2 1000p
R5 N013 0 20K
R6 N013 OUT2 63.4K
C9 OUT2 0 47µ Rser=50m
C10 N016 N017 220p
C11 N019 0 .002µ
R7 N017 0 15K
L2 N007 N009 6.3µ Rpar=2K
R8 N008 OUT1 .01
R9 IN N021 10K
XU1 N018 N008 OUT1 N012 N022 0 N001 N015 0 N020 N016 N013 OUT2 N009 N019 N003 N007 N006 N011 0 N001 NC_01 N010 IN N005 N004 N002 N021 LTC3728
Rload2 OUT2 0 100
Rload1 OUT1 0 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m startup
.lib LTC3728.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3728L.asc
M§Q1 IN N003 N005 N005 FDS6680A
M§Q2 N005 N011 0 0 FDS6680A
C1 N006 N005 .1µ
C2 N001 0 1µ
D2 0 N005 1N5817
L1 N005 N009 6.3µ Rpar=10000
C3 N009 OUT1 1000p
R1 N013 0 20K
R2 N013 OUT1 105K
C4 OUT1 0 47µ Rser=50m
C5 N016 N015 220p
C6 N019 0 .001µ
R3 N015 0 15K
V1 IN 0 7
M§Q3 IN N004 N008 N008 FDS6680A
M§Q4 N008 N012 0 0 FDS6680A
C7 N007 N008 .1µ
D4 0 N008 1N5817
R4 N010 OUT2 .01
C8 N010 OUT2 1000p
R5 N014 0 20K
R6 N014 OUT2 63.4K
C9 OUT2 0 47µ Rser=50m
C10 N017 N018 220p
C11 N020 0 .001µ
R7 N018 0 15K
L2 N008 N010 6.3µ Rpar=10000
R8 N009 OUT1 .01
R9 IN N022 10K
XU1 N019 N009 OUT1 N013 N023 0 N001 N016 0 N021 N017 N014 OUT2 N010 N020 N004 N008 N007 N012 0 N001 N002 N011 IN N006 N005 N003 N022 LTC3728
Rload2 OUT2 0 10
Rload1 OUT1 0 10
D1 N001 N006 1N5817
D3 N001 N007 1N5817
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.6m startup
.lib LTC3728.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3729.asc
M§Q1 IN N004 N007 N007 IRF7811
C1 N006 N007 .47µ
M§Q2 N007 N011 0 0 IRF7809A
D1 N001 N006 MBR0520L
L1 N007 N008 1µ
R1 N008 OUT .003
M§Q3 IN N015 N018 N018 IRF7811
C2 N017 N018 .47µ
M§Q4 N018 N022 0 0 IRF7809A
L2 N018 N019 1µ
R2 N020 0 16K
R3 N021 N020 16K
R4 OUT N016 3.3K
C3 N014 N013 1000p
R5 N013 0 5K
C4 N012 0 250p
D2 N001 N017 MBR0520L
V1 IN 0 6
R6 N019 OUT .003
C5 N001 0 1µ
XU1 N012 N008 OUT N020 N010 N009 N003 N014 0 N021 0 OUT OUT N019 N016 N015 N018 N017 N022 0 N001 N002 N011 IN N006 N007 N004 N005 LTC3729
C7 OUT 0 1000µ Rser=10m x2
D3 0 N007 MBRS130L
D4 0 N018 MBRS130L
Rload OUT 0 .2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 700u startup
.lib LTC3729.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3729L-6.asc
C1 N007 N008 .47µ
D1 N002 N007 MBR0520L
L1 N008 N009 1µ Rser=2m
R1 N009 OUT .002
M§Q3 IN N016 N019 N019 Si4816BDY_2
C2 N018 N019 .47µ
M§Q4 N019 N023 0 0 Si7386DP m=2
L2 N019 N020 1µ Rser=2m
R2 N021 0 60.4K
R3 N022 N021 10K
R4 OUT N017 3.3K
C3 N015 N014 3300p
R5 N014 0 1.5K
C4 N013 0 250p
D2 N002 N018 MBR0520L
V1 IN 0 6
R6 N020 OUT .002
C5 N002 0 10µ
C7 OUT 0 270µ V=2 Irms=4.2 Rser=0.01 Lser=0 mfg="KEMET" pn="A700X277M002ATE010" type="Al electrolytic" x4
D4 0 N019 MBR0540
Rload OUT 0 .0175
XU1 N013 N009 OUT N021 N011 N010 N004 N015 0 N022 0 OUT OUT N020 N017 N016 N019 N018 N023 0 N002 N003 N012 N001 N007 N008 N005 N006 LTC3729L-6
R7 IN N001 10
C8 N001 0 .1µ Rser=1m
D3 0 N008 MBR0540
M§Q1 N008 N012 0 0 Si7386DP m=2
M§Q2 IN N005 N008 N008 Si4816BDY_2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 700u startup
.lib LTC3729L-6.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3731.asc
V1 IN 0 6
M§Q1 IN N002 N004 N004 Si4866DY
M§Q2 N004 N008 0 0 Si4866DY
C1 N003 N004 .1µ
D1 IN N003 1N5817
D2 0 N004 1N5817
R1 N006 OUT .003
C2 N006 OUT 1000p
L1 N004 N006 1µ
R2 IN N001 10K
M§Q3 IN N009 N011 N011 Si4866DY
M§Q4 N011 N013 0 0 Si4866DY
C3 N010 N011 .1µ
D3 IN N010 1N5817
D4 0 N011 1N5817
R3 N012 OUT .003
C4 N012 OUT 1000p
L2 N011 N012 1µ
M§Q5 IN N018 N020 N020 Si4866DY
M§Q6 N020 N024 0 0 Si4866DY
C5 N019 N020 .1µ
D5 0 N020 1N5817
R4 N022 OUT .003
L3 N020 N022 1µ
D6 IN N019 1N5817
C6 N022 OUT 1000p
C7 OUT 0 480µ Rser=.01
C8 N021 N023 100p
C9 N017 0 100p
C10 N015 0 680p
R5 N016 N015 5K
XU1 MP_01 N007 N005 N014 OUT 0 N023 N021 0 N006 OUT N012 OUT OUT N022 N017 N016 MP_02 MP_03 MP_04 N019 N018 N020 N024 N013 0 N008 IN N011 N009 N010 N004 N002 N003 N001 LTC3731
R6 N021 N023 7.5K
R7 0 N021 6.04K
Rload OUT 0 .1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 300u startup
.lib LTC3731.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3731H.asc
V1 IN 0 6
M§Q1 IN N002 N004 N004 Si4866DY
M§Q2 N004 N008 0 0 Si4866DY
C1 N003 N004 .1µ
D1 IN N003 1N5817
D2 0 N004 1N5817
R1 N006 OUT .003
C2 N006 OUT 1000p
L1 N004 N006 1µ
R2 IN N001 10K
M§Q3 IN N009 N011 N011 Si4866DY
M§Q4 N011 N013 0 0 Si4866DY
C3 N010 N011 .1µ
D3 IN N010 1N5817
D4 0 N011 1N5817
R3 N012 OUT .003
C4 N012 OUT 1000p
L2 N011 N012 1µ
M§Q5 IN N018 N020 N020 Si4866DY
M§Q6 N020 N024 0 0 Si4866DY
C5 N019 N020 .1µ
D5 0 N020 1N5817
R4 N022 OUT .003
L3 N020 N022 1µ
D6 IN N019 1N5817
C6 N022 OUT 1000p
C7 OUT 0 480µ Rser=.01
C8 N021 N023 100p
C9 N017 0 100p
C10 N015 0 680p
R5 N016 N015 5K
R6 N021 N023 7.5K
R7 0 N021 6.04K
XU1 MP_01 N007 N005 N014 OUT 0 N023 N021 0 N006 OUT N012 OUT OUT N022 N017 N016 MP_02 MP_03 MP_04 N019 N018 N020 N024 N013 0 N008 IN N011 N009 N010 N004 N002 N003 N001 LTC3731
Rload OUT 0 .1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 300u startup
.lib LTC3731.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3732.asc
V1 IN 0 6
M§Q1 IN N002 N004 N004 Si4866DY
M§Q2 N004 N008 0 0 Si4866DY
C1 N003 N004 .1µ
D1 IN N003 1N5817
D2 0 N004 1N5817
R1 N006 OUT .003
C2 N006 OUT 1000p
L1 N004 N006 1µ
R2 IN N001 10K
M§Q3 IN N011 N014 N014 Si4866DY
M§Q4 N014 N018 0 0 Si4866DY
C3 N013 N014 .1µ
D3 IN N013 1N5817
D4 0 N014 1N5817
R3 N016 OUT .003
C4 N016 OUT 1000p
L2 N014 N016 1µ
M§Q5 IN N023 N025 N025 Si4866DY
M§Q6 N025 N029 0 0 Si4866DY
C5 N024 N025 .1µ
D5 0 N025 1N5817
R4 N027 OUT .003
L3 N025 N027 1µ
D6 IN N024 1N5817
C6 N027 OUT 1000p
C7 OUT 0 500µ Rser=25m
C8 N026 N028 100p
C9 N022 0 100p
C10 N020 0 680p
R5 N021 N020 5K
XU1 N010 N007 N005 N019 OUT 0 N028 N026 0 N006 OUT N016 OUT OUT N027 N022 N021 N012 N015 N017 N024 N023 N025 N029 N018 0 N008 IN N014 N011 N013 N004 N002 N003 N001 N009 LTC3732
Rload OUT 0 .1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 300u startup
.lib LTC3732.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3733-1.asc
V1 IN 0 6
M§Q1 IN N002 N004 N004 Si4866DY
M§Q2 N004 N009 0 0 Si4866DY
C1 N003 N004 .1µ
D1 IN N003 1N5817
D2 0 N004 1N5817
R1 N007 OUT .003
C2 N007 OUT 1000p
L1 N004 N007 1µ
R2 IN N001 10K
M§Q3 IN N010 N012 N012 Si4866DY
M§Q4 N012 N014 0 0 Si4866DY
C3 N011 N012 .1µ
D3 IN N011 1N5817
D4 0 N012 1N5817
R3 N013 OUT .003
C4 N013 OUT 1000p
L2 N012 N013 1µ
M§Q5 IN N019 N021 N021 Si4866DY
M§Q6 N021 N025 0 0 Si4866DY
C5 N020 N021 .1µ
D5 0 N021 1N5817
R4 N023 OUT .003
L3 N021 N023 1µ
D6 IN N020 1N5817
C6 N023 OUT 1000p
C7 OUT 0 1500µ Rser=5m
C8 N022 OUT 100p
C9 N018 0 100p
C10 N016 0 680p
R5 N017 N016 5K
V2 N008 0 SIN(1 1 300K)
R6 N005 0 10K
C11 N006 N005 .001µ
XU1 0 IN N006 N015 OUT 0 N024 N022 0 N007 OUT N013 OUT OUT N023 N018 N017 0 0 0 N020 N019 N021 N025 N014 0 N009 IN N012 N010 N011 N004 N002 N003 N001 0 N008 LTC3733-1
Rload OUT 0 .1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 300u startup
.lib LTC3733-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3733.asc
V1 IN 0 6
M§Q1 IN N002 N004 N004 Si4866DY
M§Q2 N004 N006 0 0 Si4866DY
C1 N003 N004 .1µ
D1 IN N003 1N5817
D2 0 N004 1N5817
R1 N005 OUT .003
C2 N005 OUT 1000p
L1 N004 N005 1µ
R2 IN N001 10K
M§Q3 IN N007 N009 N009 Si4866DY
M§Q4 N009 N011 0 0 Si4866DY
C3 N008 N009 .1µ
D3 IN N008 1N5817
D4 0 N009 1N5817
R3 N010 OUT .003
C4 N010 OUT 1000p
L2 N009 N010 1µ
M§Q5 IN N016 N018 N018 Si4866DY
M§Q6 N018 N022 0 0 Si4866DY
C5 N017 N018 .1µ
D5 0 N018 1N5817
R4 N020 OUT .003
L3 N018 N020 1µ
D6 IN N017 1N5817
C6 N020 OUT 1000p
C7 OUT 0 1500µ Rser=5m
C8 N019 OUT 100p
C9 N015 0 100p
C10 N013 0 680p
R5 N014 N013 5K
XU1 0 IN 0 N012 OUT 0 N021 N019 0 N005 OUT N010 OUT OUT N020 N015 N014 0 0 0 N017 N016 N018 N022 N011 0 N006 IN N009 N007 N008 N004 N002 N003 N001 0 LTC3733
Rload OUT 0 .1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 300u startup
.lib LTC3733.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3736-1.asc
M§Q1 N007 N009 0 0 FDS6680A
M§Q2 N007 N005 IN IN FDC638P
C1 OUT2 0 147µ Rser=50m
R1 OUT2 N011 118K
R2 N011 0 59K
C2 N015 N014 220p
R3 0 N015 15K
M§Q3 N006 N008 0 0 FDS6680A
M§Q4 N006 N004 IN IN FDC638P
L1 N006 OUT1 2.47µ
R4 OUT1 N010 118K
R5 N010 0 59K
C3 N012 N013 220p
R6 0 N012 15K
V1 IN 0 5
R7 IN N001 10K
R8 N017 0 59K
R9 OUT1 N017 118K
C4 OUT1 0 147µ Rser=50m
L2 N007 OUT2 2.47µ
XU1 N006 N002 N010 N013 N003 N016 0 IN N017 N011 N014 N001 N007 IN 0 N009 N018 N005 0 N004 0 N008 MP_01 IN LTC3736-1
C5 N016 0 2200p
Rload2 OUT2 0 5
Rload1 OUT1 0 30
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC3736-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3736-2.asc
M§Q1 N007 N009 0 0 FDS6680A
M§Q2 N007 N005 IN IN FDC638P
C1 OUT2 0 47µ Rser=50m
R1 OUT2 N011 118K
R2 N011 0 59K
C2 N015 N014 220p
R3 0 N015 15K
M§Q3 N006 N008 0 0 FDS6680A
M§Q4 N006 N004 IN IN FDC638P
L1 N006 OUT1 2.2µ Rpar=1K
R4 OUT1 N010 118K
R5 N010 0 59K
C3 N012 N013 220p
R6 0 N012 15K
V1 IN 0 5
R7 IN N001 10K
R8 N017 0 59K
R9 OUT1 N017 118K
C4 OUT1 0 47µ Rser=50m
L2 N007 OUT2 2.2µ Rpar=1K
XU1 N006 N013 N010 N002 N003 N016 0 IN N001 N011 N014 N017 N007 IN 0 N009 N018 N005 MP_01 N004 0 N008 0 IN LTC3736-2
Rload2 OUT2 0 50
Rload1 OUT1 0 50
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.8m startup
.lib LTC3736-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3736.asc
XU1 N006 N013 N010 N002 N003 N016 0 IN N001 N011 N014 N017 N007 IN 0 N009 N018 N005 MP_01 N004 0 N008 0 IN LTC3736
M§Q1 N007 N009 0 0 FDS6680A
M§Q2 N007 N005 IN IN FDC638P
C1 OUT2 0 147µ Rser=50m
R1 OUT2 N011 118K
R2 N011 0 59K
C2 N015 N014 220p
R3 0 N015 15K
M§Q3 N006 N008 0 0 FDS6680A
M§Q4 N006 N004 IN IN FDC638P
L1 N006 OUT1 2.47µ
R4 OUT1 N010 118K
R5 N010 0 59K
C3 N012 N013 220p
R6 0 N012 15K
V1 IN 0 5
R7 IN N001 10K
R8 N017 0 59K
R9 OUT1 N017 118K
C4 OUT1 0 147µ Rser=50m
L2 N007 OUT2 2.47µ
Rload2 OUT2 0 30
Rload1 OUT1 0 30
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.8m startup
.lib LTC3736.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3740.asc
XU1 0 0 N008 IN N006 N006 N005 N003 N001 IN IN N004 N002 IN N009 N007 0 LT3740
L1 IN N001 22µ Rpar=5K
R1 OUT N009 21K
C1 N007 P001 100p
M§Q1 N006 N008 0 0 Si4840DY
M§Q2 IN N005 N006 N006 Si4840DY
C2 IN N003 1µ
V1 IN 0 6
L2 N006 OUT 2µ
C3 OUT 0 800µ Rser=.01
R2 N009 0 10K
R3 P001 0 100K
C4 N002 0 .02µ
R4 IN N002 150K
Rload OUT 0 .2
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.2m startup
.lib LT3740.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3741.asc
XU1 0 N003 N005 N005 MP_01 N011 MP_02 N013 MP_03 N015 N009 N010 MP_04 N014 N007 MP_05 MP_06 MP_07 MP_08 MP_09 MP_10 MP_11 N006 N008 N004 N012 N002 N001 LT3741
V1 N001 0 24
C1 0 N002 10µ
C2 N004 N008 .22µ
D1 N002 N004 1N5819
M§Q1 N001 N006 N008 N008 Si7884DP
M§Q2 N008 N012 0 0 Si7884DP
L1 N008 N009 2.2µ
R1 N009 N010 2.5m
R2 N010 N015 88.7K
R3 N015 0 12.1K
C3 N010 0 300µ
C4 N014 0 5.6n Rser=39.2K
C5 N013 0 .01µ
R4 N007 0 82.5K
V2 N003 0 5
V3 N011 0 1
C6 N005 0 .01µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2.25m startup
.lib LT3741.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3742.asc
XU1 N004 IN N002 N001 N003 N005 N008 MP_01 MP_02 N009 OUT2 N011 N017 N013 N015 N014 N012 N016 N010 OUT1 N006 MP_03 MP_04 N007 0 LT3742
C1 IN N001 4.7µ
R1 IN N002 45.3K
R2 N002 0 20K
M§Q1 IN N004 N007 N007 IRF7201
L1 N007 N006 6.5µ Rpar=1K
R3 N006 OUT1 10m
R4 OUT1 N010 1.8K
R5 N010 0 200
C2 OUT1 0 47µ
M§Q2 IN N005 N008 N008 IRF7201
L2 N008 N009 6.5µ Rpar=1K
R6 N009 OUT2 10m
R7 OUT2 N011 1.05K
R8 N011 0 200
C3 OUT2 0 47µ
R9 OUT1 N012 100K
C4 N014 0 .001µ
C5 N015 0 .001µ
C6 N016 0 1000p Rser=30K
C7 N017 0 1000p Rser=30K
R10 OUT2 N013 100K
V1 IN 0 14
D1 0 N008 MBRS360
D2 0 N007 MBRS360
Rload1 OUT1 0 4
Rload2 OUT2 0 1.25
L3 IN N003 10µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LT3742.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3743.asc
XU1 0 N003 N002 N003 MP_01 N007 0 N011 MP_02 N012 N009 OUT NC_03 N016 N005 MP_04 N003 N013 N015 MP_05 MP_06 NC_07 N006 N008 N004 N010 N001 IN LT3743
V1 IN 0 12
M1 IN N006 N008 N008 Si7884DP
M2 N008 N010 0 0 Si7884DP
D1 N001 N004 1N5817
C1 N001 0 10µ
C2 N002 0 2n
C3 N004 N008 .15µ
L1 N008 N009 1.1µ Rser=15m Rpar=5K
R1 N009 OUT 2.5m
C4 OUT 0 1000µ
D2 OUT N014 PT-121-B
M3 N014 N015 0 0 IRF6620
R2 N012 0 10K
R3 OUT N012 60.4K
C5 N016 0 4.7n Rser=34K
R4 N005 0 82.5K
C6 N011 0 .005µ
V2 N007 0 1.5
V3 N003 0 5
V4 N013 0 PULSE(0 2 1m 1u 1u .1m .3m)
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5m startup
.lib LT3743.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3744.asc
XU1 IN N008 N001 N005 N001 N001 N015 N011 N010 0 NC_01 0 N024 N025 VEE N016 N023 N029 N028 N027 0 N007 N019 N026 N018 VEE N017 MP_02 N004 N006 N003 N009 MP_03 N002 MP_04 IN LT3744
V1 IN 0 10
C1 N001 0 1µ
C2 N002 VEE 4.7µ
V2 N010 0 PULSE(0 2 35u 10n 10n 30u 1m)
R1 N001 N005 1Meg
R2 N005 N008 500K
R3 N008 0 500K
V3 N011 0 PULSE(0 2 15u 10n 10n 70u 1m)
V4 N015 0 PULSE(0 2 0 10n 10n .1m 1m)
R4 N024 VEE 82.5K
C3 N025 VEE 10n
D1 VEE 0 1N5817
C6 N029 VEE 4.7n Rser=51K
D2 N002 N003 CMDSH2-3
M1 IN N004 N006 N006 Si4408DY
M2 N006 N009 VEE VEE Si4408DY
L1 N006 N007 .47µ
R5 N007 0 1m
C7 0 VEE 10µ Rser=5m
D3 0 N016 PT-121-B
R6 N016 VEE 3m
R7 0 N023 51K
R8 N023 VEE 10K
M3 N020 N017 VEE VEE Si4408DY
M4 N020 N017 N012 N012 Si4408DY
C8 0 N012 330µ Rser=20m
M5 N021 N018 VEE VEE Si4408DY
M6 N021 N018 N013 N013 Si4408DY
C9 0 N013 330µ Rser=20m
M7 N022 N019 VEE VEE Si4408DY
M8 N022 N019 N014 N014 Si4408DY
C10 0 N014 330µ Rser=20m
D4 N026 N012 MBR0520L
D5 N026 N013 MBR0520L
D6 N026 N014 MBR0520L
D7 N026 VEE MBR0520L
C11 N003 N006 .1µ
C4 N028 VEE 4.7n Rser=51K
C5 N027 VEE 4.7n Rser=51K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 10m startup
.lib LT3744.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3745.asc
M1 N003 N010 IN IN FDS4885C_P
L1 N003 N004 22µ Rser=40m
R1 OUT N004 25m
C1 0 OUT 220µ Rser=8m
R2 OUT N001 23.2K
R3 N001 0 10K
D1 0 N003 MBRS140
V1 IN 0 12
XU1 N008 N021 N020 N019 N018 N017 N016 N015 N014 0 MP_01 MP_02 MP_03 MP_04 N006 N002 MP_05 MP_06 MP_07 MP_08 MP_09 N029 N028 N027 N026 N025 N024 N023 N022 0 N011 N012 N001 OUT N004 N009 N010 IN N005 N007 N013 N030 N013 N031 N013 N031 N013 N031 N013 N031 N013 N031 N013 N031 N013 N031 N013 N031 N013 N031 N013 N031 N013 N031 N013 N031 N013 N031 N013 N031 N013 N031 LT3745
C2 0 N012 10n
R4 0 N011 105K
C3 IN N009 .47µ
D§LED0 OUT N014 AOT-2015
D§LED1 OUT N015 AOT-2015
D§LED2 OUT N016 AOT-2015
D§LED3 OUT N017 AOT-2015
D§LED4 OUT N018 AOT-2015
D§LED5 OUT N019 AOT-2015
D§LED6 OUT N020 AOT-2015
D§LED7 OUT N021 AOT-2015
D§LED8 OUT N022 AOT-2015
D§LED9 OUT N023 AOT-2015
D§LED10 OUT N024 AOT-2015
D§LED11 OUT N025 AOT-2015
D§LED12 OUT N026 AOT-2015
D§LED13 OUT N027 AOT-2015
D§LED14 OUT N028 AOT-2015
D§LED15 OUT N029 AOT-2015
R5 N006 N008 100K
V2 N006 0 PWL(0 0 200u 0 +20u 5)
Vgs N013 0 1003
Vdc0 N030 0 PWL(0 15 2m 15 +1u 55)
R6 0 N007 60.4K
Vc1 N005 0 PWL(0 0 0.5m 0 +1u 3.3)
V3 N002 0 PULSE(0 3.3 0 100n 100n 1.1207u 2.341406u)
Vdc1-15 N031 0 32
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 4m startup
* GS Register Value\n12 bit: 0 to 4095\nEach input can \nhave its own value.
* DC Register Value\n6 bit: 0 to 63\nEach input can have its own value.
* Enable Channels
* 50mA
* 409.6kHz
* 500kHz
* 4V max.
.lib LT3745.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3750.asc
L1 IN N003 10µ Rpar=2K Rser=.1
L2 0 N001 1m Rpar=1Meg
C1 OUT 0 1µ
D1 N001 OUT D
R1 N004 IN 100K
V1 IN 0 8
XU1 IN N004 IN IN 0 N008 N006 N005 N002 N007 LT3750
M§Q1 N003 N006 N008 N008 FDS6680A
R3 N003 N002 60.4K
R4 N003 N005 43K
R5 N008 0 12m
R6 N007 0 2.5K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5m startup
K1 L1 L2 1
.lib LT3750.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3751.asc
XU1 N002 N008 N011 N003 N006 N013 N014 N012 0 0 0 N010 IN IN N009 N015 MP_01 N007 MP_02 N004 0 LT3751
V1 IN 0 24
R1 IN N002 40.2K
R2 N005 N004 18.2K
R3 N005 N007 40.2K
M§Q1 N005 N009 N010 N010 IRFP4668
R4 N010 0 2.5m
R5 N015 0 1.4K
R6 IN N008 191K
R7 IN N011 475K
R8 IN N003 191K
R9 IN N006 475K
R10 IN N013 100K
R11 IN N014 100K
V2 N012 0 PWL(.1m 0 .101m 5)
L1 IN N005 20µ Rser=15m
L2 0 N001 2000µ
D1 N001 OUT MUR460
C1 OUT 0 120µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1
.tran .1 startup
.lib LT3751.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3752-1.asc
XU1 0 MP_01 0 MP_02 N017 Vaux Vaux Vaux N030 N050 N037 N048 NC_03 N049 N041 N009 MP_04 N032 MP_05 N031 0 LT8311
R1 N024 0 5m
L1 IN N004 530µ Rser=18m
L2 N001 N005 190.8µ Rser=6.3m
L3 N001 OUT 15µ Rser=5m Rpar=10K
C2 OUT 0 22µ x4 Rser=10m
R2 OUT N037 100K
R3 N037 0 5.36K
R4 N027 N025 6.04K
R5 0 N027 5.76K
V1 IN 0 100
Rload OUT 0 2
C3 0 INTVcc 4.7µ
M1 N004 N023 N024 N024 IPB200N25N3
R6 N025 IN 704.98K
R7 N030 N029 3.16K
R8 N028 INTVcc 100
R9 0 N036 1.2K
XU3 N029 0 N028 N036 PC817 Igain=3.4m
C5 N037 OUT 68p
L4 0 N040 785µ Rser=.6
C6 N039 N040 220p
R12 N041 0 560
C8 0 N033 .02µ
C9 0 N038 .047µ
R13 N042 0 52.3K
R14 N043 0 82.5K
R15 N044 0 80.1K
R16 N045 0 93.1K
R17 N046 0 53K
R18 N047 0 10K
R19 N026 N024 2K
M2 N005 N017 0 0 BSC082N10LS
C10 OUT 0 470µ V=25 Irms=985m Rser=0.07 Lser=0 mfg="Nichicon" pn="UPL1E471MRH6" type="Al electrolytic"
L6 IN N006 4m Rser=24.3
M5 N006 N020 N011 N011 STP8NM60
R21 N011 0 .15
R22 N011 N019 499
L8 0 N002 62.5µ Rser=.45
D2 N002 INTVcc BAT46WJ
R23 0 N008 806
R24 N008 INTVcc 10K
C13 0 N018 3.3n Rser=22K
L7 0 N003 46µ Rser=.65
D3 N003 Vaux BAT46WJ
C14 Vaux 0 4.7µ
L5 0 N041 785µ Rser=.6
C15 0 INTVcc 10µ
R25 N034 N035 22K
R26 N035 N036 22K
C16 N028 0 1µ
C4 Vaux 0 4.7µ
R11 0 N032 100
R27 N010 N031 100
R10 N048 0 365K
C1 N049 0 .015µ
C7 N050 0 .022µ Rser=5.11K Cpar=100p
M3 N001 N009 N010 N010 BSC082N10LS
XU2 N008 N018 N042 N035 N034 NC_06 N033 N043 N025 N027 N045 N046 N047 N044 MP_07 MP_08 N038 0 0 0 N026 N024 MP_09 N022 MP_10 INTVcc MP_11 N016 MP_12 N039 MP_13 N021 MP_14 N020 MP_15 N019 LT3752-1
M4 N007 N015 N004 N004 BSC16DN25NS3
C11 IN N007 15n Rser=1K Cpar=4.7n
D1 N004 N015 UPSC600
C17 N015 N004 470p Rpar=10K
C18 N014 N015 3.3n
L9 N013 0 2m Rser=1.4
L10 N014 N004 2m Rser=1.4
C19 N012 N013 220n
R20 N012 N021 100
R28 N010 0 2m
C12 N016 0 10µ ic=9.4
R29 IN N016 204K
D4 INTVcc N016 1N5817
R30 N022 N023 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1
.tran 10m startup uic
K2 L5 L4 1
K3 L6 L7 L8 1
K4 L9 L10 1
.lib LT3752-1.sub
.lib LT8311.sub
.lib PC817.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3752-2.asc
R1 N017 0 .25
V1 IN 0 350
R2 OUT 0 2
M§Q1 N010 N015 N017 N017 IPB200N25N3
C1 0 N019 .02µ
C2 0 N021 .047µ
R3 N022 0 66.5K
R4 N023 0 88.7K
R5 N024 0 49.9K
R6 N025 0 49.9K
R7 N026 0 53K
M§Q2 N005 N012 0 0 BSC082N10LS
C3 OUT 0 470µ
M§Q3 N001 N003 0 0 BSC082N10LS
M§Q4 N004 N009 N010 N010 BSC16DN25NS3
C4 IN N004 15n Rser=1K Cpar=4.7n
D1 N010 N009 UPSC600
C5 N009 N010 470p Rpar=10K
C6 N008 N009 3.3n
L1 N007 0 2m Rser=1.4
L2 N008 N010 2m Rser=1.4
C7 N006 N007 220n
R8 N006 N013 100
XU1 MP_01 MP_02 N022 0 N020 NC_03 N019 N023 N016 N018 N025 N026 N027 N024 MP_04 MP_05 N021 0 0 0 N017 MP_06 MP_07 N015 MP_08 N014 MP_09 N014 MP_10 NC_11 MP_12 N013 LT3752-2
V2 N014 0 13
R9 N018 0 5.9K
R10 N016 N018 3.01K
R11 IN N016 2Meg
L3 N010 IN 2m Rser=18m
L4 N005 N001 13.9µ Rser=6.3m
L5 N002 N011 1.54µ Rser=6.3m
L6 N001 OUT 15µ Rser=5m Rpar=10K
D2 N003 N005 1N5818
D3 N012 N001 1N5818
D4 0 N011 1N5818
R12 N003 N002 10
R13 N012 N011 10
D5 0 N002 1N5818
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K2 L3 L4 L5 1.
.tran 10m startup
K1 L1 L2 1
.lib LT3752-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3752.asc
XU1 0 MP_01 0 MP_02 N011 Vaux Vaux Vaux N024 N044 N031 N042 NC_03 N043 N035 N012 MP_04 N026 MP_05 N025 0 LT8311
R1 N018 0 5m
L1 IN N004 50µ Rser=12m Rpar=5k
L2 N001 N005 50µ Rser=4.5m
L3 N001 OUT 6.8µ Rser=5m Rpar=10K
C2 OUT 0 22µ x2 Rser=10m
R2 OUT N031 100K
R3 N031 0 11.3K
R4 N021 N019 5.9K
R5 0 N021 1.82K
V1 IN 0 30
Rload1 OUT 0 .96
C3 0 INTVcc 4.7µ
M1 N004 N017 N018 N018 BSC077N12NS3
R6 N019 IN 100K
R7 N024 N023 3.16K
R8 N022 INTVcc 100
R9 0 N030 1K
XU3 N023 0 N022 N030 PC817 Igain=3.4m
C5 N031 OUT 68p
L4 0 N034 785µ Rser=.6
C6 N033 N034 220p
R12 N035 0 560
XU5 N008 N013 N036 N029 N028 NC_06 N027 N037 N019 N021 N039 N040 N041 N038 MP_07 MP_08 N032 0 0 0 N020 N018 MP_09 N017 MP_10 INTVcc MP_11 IN MP_12 N033 MP_13 N016 MP_14 N015 MP_15 N014 LT3752
C8 0 N027 .01µ
C9 0 N032 .01µ
R13 N036 0 31.6K
R14 N037 0 71.5K
R15 N038 0 34K
R16 N039 0 49.9K
R17 N040 0 22.6K
R18 N041 0 7.32K
R19 N020 N018 2K
M2 N005 N011 0 0 BSC082N10LS
C10 OUT 0 470µ V=16 Irms=825m Rser=0.084 Lser=0 mfg="United Chemi-Con" pn="LXF16VB471M10X16LL" type="Al electrolytic"
C11 N004 N007 15n
M4 N007 N010 0 0 Si7113DN
C12 N010 N016 100n
R20 N010 0 10K
D1 N010 0 BAT46WJ
L6 IN N006 222µ Rser=1.6
M5 N006 N015 N009 N009 Si7802DN
R21 N009 0 .15
R22 N009 N014 499
L8 0 N002 25.66µ Rser=.45
D2 N002 INTVcc BAT46WJ
R23 0 N008 1.1K
R24 N008 INTVcc 10K
C13 0 N013 4.2n Rser=25K Cpar=50p
L7 0 N003 25.66µ Rser=.65
D3 N003 Vaux BAT46WJ
C14 Vaux 0 2.2µ
L5 0 N035 785µ Rser=.6
C15 0 INTVcc 6.8µ
R25 N028 N029 100K
R26 N029 N030 100K
C16 N022 0 1µ
C4 Vaux 0 4.7µ
R11 0 N026 100
R27 N001 N025 100
R10 N042 0 499K
C1 N043 0 .015µ
C7 N044 0 2200p Rser=3.7K Cpar=68p
M3 N001 N012 0 0 BSC082N10LS
D4 0 N001 MBRS1100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1
.tran 6.2m startup uic
K2 L5 L4 1
K3 L6 L7 L8 1
.lib LT3752.sub
.lib LT8311.sub
.lib PC817.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3753.asc
R1 N015 0 .012
L1 IN N002 216µ Rser=12m Rpar=5K
L2 N001 N003 10.7µ Rser=4.5m
L3 N001 OUT 3.3µ Rser=5m Rpar=10K
C2 OUT 0 47µ Rser=10m
R2 OUT N021 137K
R3 N021 0 137K
R4 N014 N011 1.96K
R5 0 N014 1.87K
V1 IN 0 48
Rload1 OUT 0 .25
C3 0 N009 4.7µ
M1 N002 N012 N015 N015 BSC190N15NS3
R6 N011 IN 105K
R7 N019 N018 1K
R8 N013 N009 100
R9 0 N025 1K
XU3 N018 N020 N013 N025 PC817 Igain=3.4m
C8 0 N016 .01µ
C9 0 N022 .01µ
R13 N010 0 30.1K
R14 N026 0 57.6K
R15 N027 0 14.7K
R16 N028 0 44.2K
R19 N017 N015 1K
M2 N003 N006 0 0 BSC0902NSI
C10 OUT 0 560µ V=16 Irms=920m Rser=0.08 Lser=0 mfg="Nichicon" pn="UPL1C561MRH6" type="Al electrolytic"
C11 N002 N004 68n
M4 N004 N008 0 0 Si7113DN
C12 N008 N007 100n
R20 N008 0 10K
D1 N008 0 BAT46WJ
R25 N023 N024 100K
R26 N024 N025 100K
C4 N019 N018 4.7n
XU2 MP_01 MP_02 N010 N024 N023 NC_03 N016 N026 N011 N014 N028 NC_04 NC_05 N027 MP_06 MP_07 N022 0 0 0 N017 N015 MP_08 N012 MP_09 N009 MP_10 IN MP_11 NC_12 MP_13 N007 LT3753
C6 N013 0 1µ
M3 N001 N005 0 0 BSC0902NSI
R11 N003 N005 5
R12 N001 N006 5
XU1 N020 NC_14 OUT NC_15 0 0 NC_16 N021 LT1431
C5 N020 N021 3.3n Rser=34.8K
C1 OUT 0 1µ
R10 OUT N019 100
C7 N019 0 22µ
D2 0 N019 1N750
C13 N002 N004 .22µ Rser=200
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1
.tran 5m startup
.lib LT1431.sub
.lib LT3753.sub
.lib PC817.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3754.asc
XU1 N009 N010 N011 N013 N014 N015 N016 N017 N006 N004 N005 N001 N001 MP_01 0 N003 N018 N020 N021 N023 N024 N026 N027 N029 N025 N008 N012 N022 N012 N019 N012 N028 0 LT3754
R1 N028 0 5.7K
R2 N025 0 200K
R3 N012 N019 20K
R4 N019 0 30.9K
R5 N007 0 10K
C1 N008 N007 2200p
R6 N012 N022 11K
R7 N022 0 20K
C2 N005 0 4.7µ
V1 N001 0 PWL(0 0 .5m 20)
M§Q1 N002 N004 N006 N006 Si4482DY
R8 0 N006 15m
D1 N002 N003 MBRS1100
C3 N003 0 2.2µ x5
D2 N003 N009 AOT-2015 N=10
D3 N003 N010 AOT-2015 N=10
D4 N003 N011 AOT-2015 N=10
D5 N003 N013 AOT-2015 N=10
D6 N003 N014 AOT-2015 N=10
D7 N003 N015 AOT-2015 N=10
D8 N003 N016 AOT-2015 N=10
D9 N003 N017 AOT-2015 N=10
D10 N003 N018 AOT-2015 N=10
D11 N003 N020 AOT-2015 N=10
D12 N003 N021 AOT-2015 N=10
D13 N003 N023 AOT-2015 N=10
D14 N003 N024 AOT-2015 N=10
D15 N003 N026 AOT-2015 N=10
D16 N003 N027 AOT-2015 N=10
D17 NC_02 N029 AOT-2015 N=10
L1 N001 N002 10µ Rpar=5K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m
.lib LT3754.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3755-1.asc
C1 N004 0 4.7µ
M§Q1 N001 N005 N007 N007 Si4850EY
R1 N007 0 10m
L1 IN N001 22µ Rpar=2K
R2 N002 N008 2Meg
R3 N008 0 57K
D1 N001 N002 MBRS360
R4 N002 N009 .1
C2 N002 0 5µ
V1 IN 0 10
R5 IN N003 1Meg
R6 N003 0 200K
C3 N010 0 1000p Rser=10K
M§Q2 N012 N014 0 0 Si4850EY
D2 N009 N012 LXK2-PW14 N=10
C4 N011 0 .01µ
R7 N013 0 28.7K
XU1 N006 N006 0 N011 N013 N003 N004 IN N007 N005 N014 N008 N009 N002 N010 N006 0 LT3755-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LT3755-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3755-2.asc
C1 N003 0 4.7µ
M§Q1 N001 N006 N008 N008 Si7850DP
R1 N008 0 10m
L1 IN N001 22µ Rpar=2K
R2 N002 N009 1Meg
R3 N009 0 23.7K
D1 N001 N002 MBRS360
R4 N002 N011 .1
C2 N002 0 4.7µ
V1 IN 0 10
R5 IN N004 1Meg
R6 N004 0 185K
C3 N012 0 1000p Rser=10K
M§Q2 N014 N016 0 0 Si7850DP
D2 N011 N014 LXK2-PW14 N=10
C4 N013 0 .001µ
R7 N015 0 28.7K
R8 N003 N005 100K
R9 IN N010 332K
R10 N010 0 40.2K
XU1 N007 N007 N005 N013 N015 N004 N003 IN N008 N006 N016 N009 N011 N002 N012 N010 0 LT3755-2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LT3755-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3755.asc
XU1 N007 N007 N005 N013 N015 N004 N003 IN N008 N006 N016 N009 N011 N002 N012 N010 0 LT3755
C1 N003 0 4.7µ
M§Q1 N001 N006 N008 N008 Si7850DP
R1 N008 0 10m
L1 IN N001 22µ Rpar=2K
R2 N002 N009 1Meg
R3 N009 0 23.7K
D1 N001 N002 MBRS360
R4 N002 N011 .1
C2 N002 0 4.7µ
V1 IN 0 10
R5 IN N004 1Meg
R6 N004 0 185K
C3 N012 0 1000p Rser=10K
M§Q2 N014 N016 0 0 Si7850DP
D2 N011 N014 LXK2-PW14 N=10
C4 N013 0 .001µ
R7 N015 0 28.7K
R8 N003 N005 100K
R9 IN N010 332K
R10 N010 0 40.2K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LT3755.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3756-1.asc
C1 N004 0 4.7µ
M§Q1 N001 N006 N008 N008 Si4850EY
R1 N008 0 10m
L1 IN N001 22µ Rpar=2K
R2 N002 N009 2Meg
R3 N009 0 57K
D1 N001 N002 MBRS360
R4 N002 N010 .1
C2 N002 0 5µ
V1 IN 0 10
R5 IN N003 1Meg
R6 N003 0 200K
C3 N011 0 1000p Rser=10K
M§Q2 N013 N016 0 0 Si4850EY
D2 N010 N013 LXK2-PW14 N=10
C4 N012 0 .01µ
R7 N014 0 28.7K
V2 N015 0 3.3
V3 N005 0 PULSE(0 3.3 2m 10n 10n 1.5u 3u)
XU1 N007 N015 N005 N012 N014 N003 N004 IN N008 N006 N016 N009 N010 N002 N011 N007 0 LT3756-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2.75m startup
.lib LT3756-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3756.asc
C1 N003 0 4.7µ
M§Q1 N001 N006 N008 N008 Si7850DP
R1 N008 0 10m
L1 IN N001 22µ Rpar=2K
R2 N002 N009 1Meg
R3 N009 0 23.7K
D1 N001 N002 MBRS360
R4 N002 N011 .1
C2 N002 0 4.7µ
V1 IN 0 10
R5 IN N004 1Meg
R6 N004 0 185K
C3 N012 0 1000p Rser=10K
M§Q2 N014 N017 0 0 Si7850DP
D2 N011 N014 LXK2-PW14 N=10
C4 N013 0 .001µ
R7 N015 0 28.7K
V2 N016 0 PULSE(0 5 2m 1u 1u 125u 250u)
R8 N003 N005 100K
R9 IN N010 332K
R10 N010 0 40.2K
XU1 N007 N016 N005 N013 N015 N004 N003 IN N008 N006 N017 N009 N011 N002 N012 N010 0 LT3756
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m startup
.lib LT3756.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3757.asc
XU1 N009 N010 N004 N007 MP_01 N006 N005 N003 N002 IN 0 LT3757
M§Q1 N001 N005 N006 N006 FDS6680A
R1 N007 0 41.2K
R2 N010 0 16.2K
R3 OUT N010 226K
L1 IN N001 10µ
D1 N001 OUT MBR735
C1 OUT 0 47µ Rser=.1 x2
R4 N009 N008 22K
C2 N008 0 6800p
V1 IN 0 12
C3 N003 0 4.7µ
C4 N004 0 .01µ
R5 N002 0 43.2K
R6 IN N002 200K
Rload OUT 0 12
R7 N006 0 .01
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LT3757.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3757A.asc
M§Q1 N001 N005 N006 N006 FDS6680A
R1 N007 0 41.2K
R2 N010 0 16.2K
R3 OUT N010 226K
L1 IN N001 10µ
D1 N001 OUT MBR735
C1 OUT 0 47µ Rser=.1 x2
R4 N009 N008 22K
C2 N008 0 6800p
V1 IN 0 12
C3 N003 0 4.7µ
C4 N004 0 .01µ
R5 N002 0 43.2K
R6 IN N002 200K
Rload OUT 0 12
R7 N006 0 .01
XU1 N009 N010 N004 N007 MP_01 N006 N005 N003 N002 IN 0 LT3757A
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LT3757A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3758.asc
M§Q1 N006 N008 N009 N009 Si4848DY
R1 N010 0 63.4K
R2 N013 0 15.8K
R3 OUT N013 105K
L1 IN N006 28.8µ Rpar=3K
D1 N003 OUT MBRS360
R4 N012 N011 10K
C2 N011 0 .01µ
V1 IN 0 54
C3 N001 0 4.7µ
C4 N007 0 .01µ
R5 N004 0 44.2K
R6 IN N004 1Meg
R7 N009 0 .03
XU1 N012 N013 N007 N010 MP_01 N009 N008 N001 N004 IN 0 LT3758
C5 N012 0 100p
R8 IN N005 6.2K
C6 IN N005 .022µ
D2 N006 N005 ES1D
L2 0 N003 3.2µ Rpar=1K
D3 N002 N001 1N4148
R9 OUT N002 5.1
Rload OUT 0 10
C1 OUT 0 47µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
K1 L1 L2 .99
.lib LT3758.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3758A.asc
M§Q1 N006 N008 N009 N009 Si4848DY
R1 N010 0 63.4K
R2 N013 0 15.8K
R3 OUT N013 105K
L1 IN N006 28.8µ Rpar=3K
D1 N003 OUT MBRS360
R4 N012 N011 10K
C2 N011 0 .01µ
V1 IN 0 54
C3 N001 0 4.7µ
C4 N007 0 .01µ
R5 N004 0 44.2K
R6 IN N004 1Meg
R7 N009 0 .03
C5 N012 0 100p
R8 IN N005 6.2K
C6 IN N005 .022µ
D2 N006 N005 ES1D
L2 0 N003 3.2µ Rpar=1K
D3 N002 N001 1N4148
R9 OUT N002 5.1
Rload OUT 0 10
C1 OUT 0 47µ
XU1 N012 N013 N007 N010 MP_01 N009 N008 N001 N004 IN 0 LT3758A
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
K1 L1 L2 .99
.lib LT3758A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3759.asc
XU1 N010 N011 N006 N009 MP_01 N005 N008 N007 N003 OUT IN N004 0 LT3759
C1 N010 0 22n Rser=7.5K
R1 N009 0 41.2K
C2 N006 0 .05µ
V1 IN 0 12
C3 N003 0 4.7µ
R2 IN N004 105K
R3 N004 0 118K
R4 N003 N005 100K
L1 N001 IN 15µ Rser=50m
L2 N002 0 15µ Rser=50m
M§Q1 N001 N007 N008 N008 IPB081N06L3
R5 N008 0 5m
C4 N001 N002 4.7µ
D1 N002 OUT MBRS360
R6 OUT N011 105K
R7 N011 0 15.8K
C5 OUT 0 47µ x4 V=20 Irms=0 Rser=0.15 Lser=0 mfg="KEMET" pn="T495X476M020AS" type="Tantalum"
C6 OUT 0 10µ V=10 Irms=8.919 Rser=0.005 Lser=0 mfg="KEMET" pn="C1210C106K8PAC" type="X5R"
Rload OUT 0 12
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1
.tran 4m startup
.lib LT3759.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3760.asc
R1 N020 0 5.7K
R2 N018 0 200K
R3 N010 N014 20K
R4 N014 0 30.9K
R5 N007 0 10K
C1 N008 N007 2200p
R6 N010 N016 11K
R7 N016 0 20K
C2 N005 0 4.7µ
V1 N001 0 PWL(0 0 .5m 20)
M§Q1 N002 N004 N006 N006 Si4482DY
R8 0 N006 15m
C3 N003 0 2.2µ x5
D1 N003 N009 AOT-2015 N=9
D2 N003 N011 AOT-2015 N=9
D3 N003 N012 AOT-2015 N=9
D4 N003 N013 AOT-2015 N=9
D5 N003 N015 AOT-2015 N=9
D6 N003 N017 AOT-2015 N=9
D7 N003 N019 AOT-2015 N=9
L1 N001 N002 10µ Rpar=5K
XU1 N009 N011 N012 N013 N015 N017 N019 N021 N006 N004 N005 N001 N001 MP_01 0 N003 MP_02 MP_03 MP_04 MP_05 MP_06 MP_07 MP_08 MP_09 N018 N008 N010 N016 N010 N014 N010 N020 0 LT3760
D8 N003 N021 AOT-2015 N=9
D9 N002 N003 MBRS1100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m
.lib LT3760.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3761.asc
C1 N004 0 1µ
M§Q1 N001 N005 N007 N007 IRF1310
R1 N007 0 10m
L1 IN N001 10µ Rser=10m Rpar=2K
R2 N002 N008 1Meg
R3 N008 0 16.9K
D1 N001 N002 MBRS360
R4 N002 N009 .25
C2 N002 0 2.2µ x4 Rser=10m
V1 IN 0 PWL(0 0 .2m 48)
R5 IN N003 499K
R6 N003 0 90.9K
C3 N010 0 4700p Rser=5.1K
C4 N012 0 .01µ
R7 N014 0 28.7K tol=1 pwr=0.1
D4 N009 N013 LXK2-PW14 N=17
XU1 N006 N015 NC_01 N012 N014 N003 N004 IN N007 N005 N016 N008 N009 N002 N010 N006 0 LT3761
C5 N015 0 47n
M§Q2 N013 N016 0 0 IRF1310
V2 N011 0 4
R8 N011 N012 124K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 20m startup
.lib LT3761.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3761A.asc
C1 N004 0 1µ
M§Q1 N001 N005 N007 N007 IRF1310
R1 N007 0 10m
L1 IN N001 10µ Rser=10m
R2 N002 N008 1Meg
R3 N008 0 16.9K
D1 N001 N002 MBRS360
R4 N002 N009 0.25
C2 N002 0 2.2µ x4 Rser=10m
V1 IN 0 PWL(0 0 0.2m 48)
R5 IN N003 499K
R6 N003 0 90.9K
C3 N010 0 4700p Rser=5.1K
C4 N012 0 0.01µ
R7 N014 0 28.7K tol=1 pwr=0.1
D4 N009 N013 LXK2-PW14 N=17
C5 N015 0 47n
M§Q2 N013 N016 0 0 IRF1310
V2 N011 0 4
R8 N011 N012 124K
XU1 N006 N015 NC_01 N012 N014 N003 N004 IN N007 N005 N016 N008 N009 N002 N010 N006 0 LT3761A
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 20m startup
.lib LT3761A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3762.asc
R1 N022 0 39.2K
C1 N024 0 10n
V1 IN 0 pwl(0 0 2m 12)
R2 IN N001 6m
R3 IN N004 576K
R4 N004 0 412K
C2 N015 0 10µ
C3 N005 N002 0.1µ
L1 N001 N002 22µ Rser=14.6m
R5 OUT N012 125m
D1 N019 0 LUW-W5AP N=6
R6 N007 N006 100K
R7 OUT N008 1Meg
R8 N008 0 36.5K
C4 N013 0 10n
C5 N023 0 6.8n
L2 N017 N018 47µ Rser=0.5
C6 N018 N021 .1µ
XU1 N013 N011 N022 N023 N024 N006 N007 N010 N025 N008 0 N014 N012 OUT N009 N002 N005 N003 N001 IN IN N018 N021 N017 N015 N004 N020 N016 LT3762
C7 N025 0 10n Rser=4.99K
M§Q1 N002 N003 0 0 BSC340N08NS3
M§Q2 N019 N014 N012 N012 Si7113DN
M§Q3 OUT N009 N002 N002 BSC340N08NS3
V2 N011 0 2.5
R9 N016 N015 100K
R10 N020 N015 100K
C8 OUT 0 4.7µ x4 Rser=12m
R11 N010 N006 100K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m
* 200kHz
.lib LT3762.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3763.asc
XU1 N011 N005 N001 N002 N006 N004 N003 N013 NC_01 N006 N018 0 N006 N006 N020 OUT N010 N017 N015 N022 MP_02 N021 MP_03 N019 N008 N009 N007 LT3763
R1 N022 0 82.5K
V1 N021 0 PULSE(0 2 .1m 10n 10n 20u 50u)
C1 N020 0 .01µ
C2 N017 0 4700p Rser=59K
R2 N015 N014 50
C3 N014 0 .001µ
R3 N013 N012 50
C4 N012 0 .001µ
C5 N006 0 .22µ
V2 IN 0 24
R4 IN N001 2.5m
R5 IN N003 1K
R6 N001 N004 1K
C6 N003 N004 1µ
R7 IN N002 84.5K
R8 N002 0 15.4K
C7 N001 0 4.7µ
C8 N005 0 4.7µ
D1 N005 N007 1N5819
C9 N007 N009 .22µ
M§Q1 N001 N008 N009 N009 RJK0305DPB
M§Q2 N009 N011 0 0 RJK0301DPB
L1 N009 N010 1.5µ Rser=2m
R9 N010 OUT 2.5m
R10 OUT N018 47.5K
R11 N018 0 12.1K
C10 OUT 0 220µ x2 V=6.3 Irms=3.2 Rser=0.012 Lser=0 mfg="KEMET" pn="T520V227M006ASE012" type="Tantalum"
D2 OUT N016 PT-121-B
M§Q3 N016 N019 0 0 IRFH6200
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m startup
.lib LT3763.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3765.asc
L1 N002 IN 173µ Rser=25m
L2 N004 N001 19.2µ Rser=1.7m
L3 N001 OUT 1.4µ
C1 OUT 0 220µ X2 V=10 Irms=5 Rser=0.01 Lser=0 mfg="KEMET" pn="T530D227M010ASE010" type="Tantalum"
C2 OUT 0 1µ V=10 Irms=0 Rser=0.009 Lser=0 mfg="TDK" pn="C1608X5RIA105K" type="X5R"
R1 N030 0 26.1K
M§Q1 N002 N005 N007 N007 BSC190N15NS3
R2 N028 0 15K
C3 N017 N016 1µ IC=0
L4 N018 N016 300µ Rser=.76 Rpar=1K
L5 N022 N015 1.2m Rser=.91
C4 N015 N014 .1µ IC=0
C5 N014 N022 220p Rser=100
R3 N024 0 10.5K
C6 N021 0 4n
R4 IN N019 365K
C7 N013 0 4.7µ
M§Q2 IN N012 N013 N013 Si3440DV
R5 IN N012 200K
R6 N007 0 15m
C8 N002 N006 100n Rser=168 Cpar=33n
R7 N011 N013 1
M§Q3 N004 N008 N010 N010 BSC0901NS
M§Q4 N001 N003 0 0 BSC027N04LS
R8 0 N010 3m
R9 N019 0 15K
V1 IN 0 48
M§Q5 N006 N009 N011 N011 IRF9640
C9 N027 0 10n
R10 N029 0 22.1K
R11 OUT N020 4.42K
R12 N020 0 604
C10 N023 0 470p Rser=17.8K Cpar=48p
C11 N001 0 1n Rser=10
XU1 0 N005 N013 N009 N011 N025 N007 0 0 N026 N024 N019 N021 N012 N014 N022 LTC3765
XU2 N003 N008 0 0 0 N020 N023 OUT N027 N030 NC_01 OUT OUT 0 OUT 0 N010 0 N028 N029 OUT OUT N001 OUT N018 N017 0 OUT LTC3766
R14 N026 0 18.2K
R15 N025 0 14K
Rload OUT 0 1K
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.2m startup
K1 L1 L2 1
K2 L4 L5 1
.lib LTC3765.sub
.lib LTC3766.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3766.asc
XU1 N014 N007 0 N020 N024 N019 N021 N009 N026 N025 N018 N015 N016 0 N012 N027 0 N013 N022 N023 N010 N008 N001 N005 N017 N011 0 N012 LTC3766
C1 N026 0 3.3n
R1 N022 0 16.2K
R2 N023 0 22K
R3 N024 0 100K
R4 N025 0 20.5K
C2 N027 0 .22µ
C3 N021 0 2.2n Rser=6.2K Cpar=47p
R5 N018 N019 8.62K
R6 N019 0 1.82K
R7 N016 0 100
M§Q1 N002 N011 N013 N013 BSC320N20NS3
R8 N013 0 15m
C4 N002 N013 1.5n
L1 IN N002 345µ Rser=.1
L2 N001 N004 9.58µ Rser=50m
V1 IN 0 48
M§Q2 N004 N007 0 0 BSC0901NSI
M§Q3 N001 N014 0 0 BSC0901NSI
C5 N004 N001 1n Rser=2.4
R9 N020 0 50K
L3 N003 0 86.25µ Rser=.1
D1 N003 N006 BAT54
D2 0 N006 BAT54
L4 N005 N006 1m
C6 N005 0 1µ
M§Q4 IN N010 N012 N012 BSH114
R10 IN N008 16.5K
C7 N008 0 .1µ
R11 IN N009 210K
C8 N009 0 1n Rpar=7.87K
L5 N001 OUT .85µ
C9 OUT 0 100µ X2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C575OX5ROJI07M" type="X5R"
C10 OUT 0 220µ V=6.3 Irms=3.2 Rser=0.012 Lser=0 mfg="KEMET" pn="T520V227M006ASE012" type="Tantalum"
R12 OUT N015 100
C11 N012 0 1µ
Rload OUT 0 .165
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 L3 1
.tran 1.5m startup
.lib LTC3766.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3769.asc
C1 N001 0 4.7µ
V1 IN 0 10
C3 OUT 0 220µ Rser=10m
R4 N004 0 12.1K
R5 OUT N004 232K
C5 N010 0 15n Rser=8.66K Cpar=100p
R6 IN N007 4m
L2 N007 N006 3.3µ Rser=10m
M§Q3 OUT N003 N006 N006 Si4840DY
M§Q4 N006 N008 0 0 Si4840DY
C6 N005 N006 .1µ
D2 N001 N005 MBR0540
Rload OUT 0 10
XU1 MP_01 0 MP_02 MP_03 0 0 N002 0 N007 IN MP_04 MP_05 MP_06 MP_07 N006 N003 N005 N008 N001 NC_08 MP_09 IN MP_10 MP_11 MP_12 MP_13 NC_14 NC_15 N009 N010 N004 LTC3769
C2 N009 0 .002µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC3769.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3770.asc
M§Q1 N002 N013 0 0 Si4866DY
R1 N015 0 68K
R2 OUT N008 100K
R3 N008 0 60K
D1 N005 N004 BAT54
C1 N005 0 4.7µ
D2 0 N002 1N5818
M§Q2 IN N001 N002 N002 Si4866DY
L1 N002 OUT 1.8µ
C2 OUT 0 180µ Rser=15m
C3 N006 0 1000p Rser=10K
V1 IN 0 12
C4 N003 0 .001µ
C5 N002 N004 .1µ
XU1 0 N008 N006 0 0 0 N015 N011 N011 N014 N003 N009 N007 IN IN MP_01 0 MP_02 N005 N005 N013 0 0 N002 N002 N001 N004 N010 0 IN OUT N012 LTC3770
C7 N009 0 .01µ Rser=10K
V2 N007 0 SINE(1 1 500K)
R4 N005 N010 75K
R5 N005 N012 100K
R6 0 N010 100K
Rload OUT 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 500u startup
.lib LTC3770.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3772.asc
XU1 N002 N005 N006 0 N003 IN N001 LTC3772
V1 IN 0 5
M§Q1 N001 N003 IN IN FDC638P
R1 N005 N004 20K
C1 N004 0 680p
D1 0 N001 1N5817
L1 N001 OUT 3.3µ
C2 OUT 0 47µ
R2 OUT N006 174K
R3 0 N006 82.5K
Rload 0 OUT 2.5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC3772.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3772B.asc
V1 IN 0 5
M§Q1 N001 N003 IN IN FDC638P
R1 N005 N004 20K
C1 N004 0 680p
D1 0 N001 1N5817
L1 N001 OUT 3.3µ
C2 OUT 0 47µ
R2 OUT N006 174K
R3 0 N006 82.5K
Rload 0 OUT 2.5
XU1 N002 N005 N006 0 N003 IN N001 LTC3772B
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC3772B.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3773.asc
V1 IN 0 5
M§Q1 IN N002 N004 N004 HAT2168H
M§Q2 N004 N006 0 0 HAT2160H
C1 N003 N004 .1µ
D1 0 N004 1N5818
R1 N005 OUT1 .002
C2 N005 OUT1 1000p
L1 N004 N005 .6µ
R2 IN N001 10K
C3 N009 N010 .1µ
D2 0 N010 1N5817
R3 N011 OUT2 .002
C4 N011 OUT2 1000p
L2 N010 N011 .6µ
C5 N019 N020 .1µ
D3 0 N020 1N5817
R4 N022 OUT3 .002
L3 N020 N022 .36µ
D4 IN N019 CMDSH2-3
C6 N022 OUT3 1000p
XU1 N012 N014 N023 0 N025 N026 N016 N021 N015 N018 OUT2 N011 OUT3 N022 IN IN 0 N008 N024 IN N013 N006 N020 N017 N019 N009 N007 N010 N004 N002 N003 N001 0 N005 OUT1 IN IN IN 0 LTC3773
C7 N012 0 .0002µ
C8 N015 0 .0002µ
C9 N018 0 .0002µ
D5 IN N009 CMDSH2-3
D6 IN N003 CMDSH2-3
C10 OUT1 0 700µ Rser=5m
R5 OUT1 0 .17
M§Q3 IN N007 N010 N010 HAT2168H
M§Q4 IN N017 N020 N020 HAT2168H
M§Q5 N010 N013 0 0 HAT2160H
M§Q6 N020 N024 0 0 HAT2160H
C11 OUT2 0 700µ Rser=5m
R6 OUT2 0 .12
C12 OUT3 0 700µ Rser=5m
R7 OUT3 0 .08
C13 N023 0 1000p Cpar=100p Rser=5.1K
C14 N025 0 680p Cpar=47p Rser=3.9K
C15 N026 0 1500p Cpar=100p Rser=3.3K
R8 OUT1 N014 47.5K
R9 N014 0 15K
R10 OUT2 N016 20K
R11 N016 0 10K
R12 OUT3 N021 10K
R13 N021 0 10K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 250u startup
.lib LTC3773.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3774.asc
V1 IN 0 12
C1 0 N001 4.7µ
XU2 MP_01 MP_02 N007 N005 N011 0 N010 N001 N001 N004 LTC4449
M1 IN N007 N005 N005 RJK0305DPB
M2 N005 N011 0 0 RJK0301DPB
L1 N005 OUT .33µ Rser=.32m Rpar=5K
R3 N005 N013 931
C2 N013 OUT .22µ
XU3 MP_03 MP_04 N006 N002 N008 0 N009 N001 N001 N003 LTC4449
M3 IN N006 N002 N002 RJK0305DPB
M4 N002 N008 0 0 RJK0301DPB
L2 N002 OUT .33µ Rser=.32m Rpar=5K
R4 N002 N012 931
C3 N012 OUT .22µ
C4 OUT 0 330µ Rser=10m
Rload OUT 0 25m
D1 N001 N003 1N5818
C7 N003 N002 .22µ
D2 N001 N004 1N5818
C8 N004 N005 .22µ
C9 N017 0 2200p Rser=15K
R1 N005 N015 4.64K
C5 OUT N015 .22µ
R2 N019 0 37.5K
R5 N002 N014 4.64K
C6 OUT N014 .22µ
R6 OUT N016 15K
R7 N016 0 10K
C10 OUT 0 330µ Rser=10m
R8 N001 N018 3.05K
R9 N018 0 1K
R10 N001 N020 3.05K
R11 N020 0 1K
XU1 NC_05 N017 0 N016 NC_06 IN NC_07 N010 NC_08 0 N015 OUT N013 NC_09 NC_10 N012 OUT N014 MP_11 NC_12 N009 NC_13 IN NC_14 N016 0 N017 NC_15 N018 NC_16 N019 NC_17 NC_18 N001 IN N020 LTC3774
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3774.sub
.lib LTC4449.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3775.asc
XU1 N004 N006 N011 N013 N007 N009 0 N010 N001 N003 IN N008 N005 N002 NC_01 N012 0 LTC3775
V1 IN 0 12
R1 IN N004 464
M1 N003 N005 N008 N008 Si4840DY
M2 N008 N010 0 0 Si4840DY
L1 N008 OUT 1.2µ Rser=2m Rpar=5K
C1 N002 N008 .1µ
D1 N001 N002 CMDSH2-3
R2 IN N003 3m
C2 OUT 0 330µ x3 V=4 Irms=2.32 Rser=0.027 Lser=0 mfg="Sanyo OSCON" pn="4SVPC330M" type="Al electrolytic"
C3 N001 0 4.7µ
R3 N006 0 133K
C4 N007 0 .001µ
R4 N009 0 39.2K
R5 IN N012 43.2K
R6 N012 0 10K
R7 OUT N011 10K
R8 N011 0 3.16K
C5 N011 N013 2200p Rser=15K Cpar=330p
Rload OUT 0 .25
C6 OUT N011 1500p Rser=390
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3775.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3776.asc
M§Q1 N007 N009 0 0 FDS6680A
M§Q2 N007 N005 IN IN FDC638P
C1 OUT2 0 147µ Rser=50m
C2 N013 N014 220p
R1 N014 0 15K
M§Q3 N006 N008 0 0 FDS6680A
M§Q4 N006 N004 IN IN FDC638P
L1 N006 OUT1 2.47µ
R2 OUT1 N010 118K
R3 N010 0 59K
C3 N012 N011 220p
R4 N011 0 15K
V1 IN 0 5
R5 IN N001 10K
Rload2 OUT2 0 5
Rload1 OUT1 0 30
C4 OUT1 0 147µ Rser=50m
L2 N007 OUT2 2.47µ
XU1 N006 N002 N010 N012 N003 N015 0 IN OUT1 OUT2 N013 N001 N007 IN 0 N009 N016 N005 0 N004 0 N008 MP_01 IN LTC3776
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.8m startup
.lib LTC3776.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3777.asc
M§Q1 IN N012 N014 N014 PHM21NQ15T
D2 DRVcc N010 RF04UA2D
C1 0 N003 2.2µ
M§Q2 N004 N013 N015 N015 PHM21NQ15T
M§Q3 N015 N017 N023 N023 PHM21NQ15T
V1 IN 0 36
C2 N004 0 30µ
R1 N022 0 12.1K
R2 OUT1 N022 475K
R3 N023 0 4m
C3 N010 N014 0.22µ
C4 N011 N015 0.22µ
C5 N018 0 .005µ
C6 N020 0 10n
R4 N021 N020 10K
M§Q4 N014 N016 N023 N023 PHM21NQ15T
L1 N014 N015 15µ Rpar=1K
R5 N004 OUT1 4m
R6 N019 0 56.2K
C7 OUT1 0 56µ
R7 OUT1 N005 100
R8 N004 N007 100
C8 N005 N007 4.7µ
Rload OUT1 0 10
R9 IN N008 10K
R11 N006 0 1.21K
R12 IN N006 133K
C9 DRVcc 0 10µ
C10 N021 0 100p
D1 DRVcc N011 RF04UA2D
XU1 N022 N018 N023 0 N021 0 NC_01 N019 N008 IN N004 0 N007 N005 N006 N015 N013 N011 N017 NC_02 N003 IN N016 0 N010 N012 N014 N009 DRVcc IN NC_03 MP_04 MP_05 IN N001 N002 MP_06 MP_07 MP_08 MP_09 MP_10 0 LTC3777
L2 N001 BOUT 220µ Rpar=1K
C11 BOUT 0 44µ
R10 BOUT N002 715K
R13 N002 0 51.1K
R14 BOUT 0 200
R15 N009 N003 100K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 7m startup
.lib LTC3777.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3778.asc
M§Q1 N005 N015 0 0 IRF7303
R1 IN N001 1.5Meg
R2 OUT N008 30.1K
R3 N008 0 14K
D1 N010 N007 1N5818
D2 0 N005 1N5818
M§Q2 IN N003 N005 N005 IRF7303
L1 N005 OUT 3.8µ
C1 OUT 0 150µ Rser=50m x2
R4 N012 N011 2K
C2 N011 0 5000p
R5 IN N013 3.3K
V1 IN 0 6
C3 N006 0 .001µ
C4 N005 N007 .22µ
XU1 N006 N014 N009 N004 N012 0 N001 N008 N002 IN N010 N015 0 N005 N003 N007 N005 N013 0 N010 LTC3778
C6 N010 0 4.7µ
Rload OUT 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2.75m startup
.lib LTC3778.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3779.asc
M§Q1 IN N015 N017 N017 PHM21NQ15T
D2 N001 N013 RF04UA2D
C1 N002 0 2.2µ
M§Q2 N004 N016 N018 N018 PHM21NQ15T
M§Q3 N018 N020 N026 N026 PHM21NQ15T
V1 IN 0 70
C2 N004 0 30µ
R1 N025 0 12.1K
R2 OUT N025 475K
R3 N026 0 4m
C3 N013 N017 .22µ
C4 N014 N018 .22µ
C5 N021 0 .005µ
C6 N023 0 10n
R4 N024 N023 10K
M§Q4 N017 N019 N026 N026 PHM21NQ15T
L1 N017 N018 15µ Rpar=1K
R5 N004 OUT 4m
R6 N022 0 56.2K
C7 OUT 0 56µ
R7 OUT N006 100
R8 N004 N008 100
C8 N006 N008 4.7µ
Rload OUT 0 10
XU1 N025 N021 N026 0 N024 0 N012 N022 N007 IN N004 0 N008 N006 N005 N018 N016 N014 N020 N003 N002 IN N019 0 N013 N015 N017 N009 N001 N010 N011 LTC3779
R9 IN N007 10K
R11 N005 0 1.21K
R12 IN N005 133K
M1 IN N010 N001 N001 Si9420DY
C9 N001 0 10µ
C10 N024 0 100p
D1 N001 N014 RF04UA2D
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2.5m startup
.lib LTC3779.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3780.asc
XU1 N003 N017 N012 0 N016 N014 0 IN 0 N018 N020 N013 N004 N006 N009 N010 0 N011 N001 N002 IN N008 N007 N005 LTC3780
M§Q1 IN N006 N009 N009 IRF7831
D1 N001 N005 BAT54
D2 N001 N004 BAT54
C1 N001 0 4.7µ
M§Q2 OUT N007 N008 N008 IRF7831
M§Q3 N008 N011 N012 N012 IRF7831
V1 IN 0 5
C2 OUT 0 100µ
R1 N014 0 7.5K
R2 OUT N014 105K
R3 N012 0 10m
C3 N004 N009 .1µ
C4 N005 N008 .1µ
C5 N017 0 .001µ
C6 N016 N015 2200p
R4 N015 0 20K
M§Q4 N009 N010 N012 N012 IRF7831
D3 N012 N009 1N5817
D4 N008 OUT 1N5817
L1 N009 N008 2µ
C7 N019 N018 .01µ
R5 N019 0 10K
V2 N020 0 SIN(1 1 250K)
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC3780.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3781.asc
M§Q1 IN N003 N002 N002 IRF7303
M§Q2 N008 N009 N011 N011 IRF7303
V1 IN 0 16
R1 N011 0 25m
C1 N010 0 .001µ
C2 N015 N014 .001µ
R2 N014 N012 100
R3 N012 0 1K
R4 N012 OUT 1K
C3 N006 0 150p
R5 N007 N006 52.3K
L1 N002 N008 300µ
L2 N004 0 300µ
D1 0 N005 MBRS360
L3 N005 OUT 10µ
C4 OUT 0 100µ Rser=50m
C5 N002 N001 .5µ
D2 IN N001 1N5817
D3 N004 N005 MBRS360
XU1 IN 0 0 0 N007 N006 MP_01 N010 N012 N015 N011 N013 IN 0 N009 MP_02 MP_03 N002 N003 N001 LT3781
Rload 0 OUT 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1.
.tran .5m startup
.lib LT3781.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3782.asc
XU1 MP_01 MP_02 MP_03 0 N014 MP_04 N010 N006 0 N013 N010 0 N007 N012 N011 N009 N008 MP_05 0 N005 N003 N003 N004 0 MP_06 MP_07 IN N003 LT3782
M§Q1 N002 N005 N007 N007 FDS6570A
L1 IN N002 10µ Rpar=1K
D1 N002 OUT MBRS360
M§Q2 N001 N004 N006 N006 FDS6570A
D2 N001 OUT MBRS360
R1 N010 0 80K
R2 N013 0 100K
R3 OUT N009 475K
R4 N009 0 24.9K
L2 IN N001 10µ Rpar=1K
C1 0 N012 .002µ
C2 N011 0 6800p Rser=13K
R6 IN N008 825K
R7 N008 0 274K
V1 IN 0 10
C3 OUT 0 10µ Rser=10m
Rload OUT 0 100
R9 N006 0 4m
R10 N007 0 4m
C4 0 N003 1µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LT3782.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3782A.asc
M§Q1 N002 N005 N007 N007 Si7852DP
L1 IN N002 20µ Rser=10m Rpar=1K
D1 N002 OUT MBRS360
M§Q2 N001 N004 N006 N006 Si7852DP
D2 N001 OUT MBRS360
R1 N010 0 80K
R2 N013 0 100K
R3 OUT N009 475K
R4 N009 0 24.9K
L2 IN N001 20µ Rser=10m Rpar=1K
C1 0 N012 .004µ
C2 N011 0 6800p Rser=13K Cpar=100p
R5 IN N008 825K
R6 N008 0 274K
V1 IN 0 15
C3 OUT 0 240µ Rser=10m
R7 N006 0 4m
R8 N007 0 4m
C4 0 N003 1µ
XU1 MP_01 MP_02 MP_03 0 N014 MP_04 N010 N006 0 N013 N010 0 N007 N012 N011 N009 N008 MP_05 0 N005 N003 N003 N004 0 MP_06 MP_07 IN N003 LT3782
Rload OUT 0 12.5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m startup
.lib LT3782.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3783.asc
M§Q1 N003 N009 N008 N008 Si4470DY
R1 N010 0 100K
R2 N015 0 20K
C1 N014 0 .01µ
V1 IN 0 17.5
XU1 IN N001 N010 N007 N015 MP_01 N011 N012 N009 N005 IN N008 N014 N006 N013 N004 0 LTC3783
L1 IN N003 10µ Rpar=2K
C2 N005 0 4.7µ
R3 N001 IN .3
C3 N013 0 .01µ
R4 N007 N010 100K
R5 IN N004 1Meg
R6 N008 0 50m
C4 0 N002 5µ
R7 N002 N006 40.2K
R8 N006 0 1.6K
D1 N002 N001 LXHL-BW02 N=4
D5 N003 N002 MBRS340
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 500u startup
.lib LTC3783.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3784.asc
C1 N001 0 4.7µ
R2 N001 N003 100K
V1 IN 0 7
R3 IN N008 4m
L1 N008 N009 3.3µ Rser=2m
M§Q1 OUT N004 N009 N009 Si4840DY
M§Q2 N009 N012 0 0 Si4840DY
C2 N006 N009 .1µ
D1 N001 N006 MBR0540
C3 OUT 0 220µ Rser=10m
R4 N014 0 12.1K
R5 OUT N014 232K
C4 N016 0 .005µ
C5 N015 0 15n Rser=8.66K Cpar=100p
R6 IN N011 4m
L2 N011 N010 3.3µ Rser=2m
M§Q3 OUT N005 N010 N010 Si4840DY
M§Q4 N010 N013 0 0 Si4840DY
C6 N007 N010 .1µ
D2 N001 N007 MBR0540
Rload OUT 0 2.4
XU1 N008 0 NC_01 NC_02 N001 0 N002 0 N011 IN MP_03 MP_04 MP_05 MP_06 N010 N005 N007 N013 N001 NC_07 0 OUT N012 N006 N004 N009 N003 N001 N016 N015 N014 IN LTC3784
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC3784.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3785-1.asc
V1 IN 0 3.6
M§Q1 IN N004 N001 N001 FDS6890A
M§Q2 N001 N008 0 0 FDS6890A
D1 IN N006 CMDSH2-3
C1 N006 N001 .22µ
L1 N001 N002 2.2µ Rpar=1K
M§Q3 OUT N005 N002 N002 FDS6890A
D2 N003 N007 CMDSH2-3
C2 N007 N002 .22µ
M§Q4 N002 N009 0 0 FDS6890A
D3 0 N001 PMEG2020AEA
D4 0 N002 PMEG2020AEA
C3 OUT 0 220µ Rser=2m
R1 OUT N010 215K
R2 N010 0 127K
C4 OUT N010 220p Rser=10K
C5 N010 N013 470p Rser=31.6K Cpar=10p
R3 OUT N011 215K
R4 N011 0 127K
R5 N015 0 42.2K
R6 N014 0 49.9K
C6 N012 0 500p
Rload OUT 0 5
XU1 N012 N013 N010 N011 N015 0 N014 0 NC_01 OUT N007 N005 N002 N002 N009 N003 N008 N001 N001 N004 N006 IN N003 IN 0 LTC3785-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 900u startup
.lib LTC3785-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3785.asc
V1 IN 0 3.6
XU1 N012 N014 N010 N011 N015 0 N013 0 MP_01 OUT N004 N006 N002 N002 N009 N003 N008 N001 N001 N005 N007 IN N003 IN 0 LTC3785
M§Q1 IN N005 N001 N001 FDS6890A
M§Q2 N001 N008 0 0 FDS6890A
D1 IN N007 CMDSH2-3
C1 N007 N001 .22µ
L1 N001 N002 2.2µ Rpar=1K
M§Q3 OUT N006 N002 N002 FDS6890A
D2 N003 N004 CMDSH2-3
C2 N004 N002 .22µ
M§Q4 N002 N009 0 0 FDS6890A
D3 0 N001 PMEG2020AEA
D4 0 N002 PMEG2020AEA
C3 OUT 0 220µ Rser=2m
R1 OUT N010 215K
R2 N010 0 127K
C4 OUT N010 220p Rser=10K
C5 N010 N014 470p Rser=31.6K Cpar=10p
R3 OUT N011 215K
R4 N011 0 127K
R5 N015 0 42.2K
R6 N013 0 49.9K
C6 N012 0 500p
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 900u startup
.lib LTC3785.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3786.asc
C1 N001 0 4.7µ
V1 IN 0 10
C2 OUT 0 220µ Rser=5m
R1 N003 0 12.1K
R2 OUT N003 232K
C3 N009 0 .005µ
C4 N010 0 15n Rser=8.66K Cpar=220p
R3 IN N007 4m
L1 N007 N006 3.3µ Rser=2m
M§Q1 OUT N004 N006 N006 Si4840DY
M§Q2 N006 N008 0 0 Si4840DY
C5 N005 N006 .1µ
D1 N001 N005 MBR0540
Rload OUT 0 4.8
XU1 N007 0 MP_01 MP_02 0 0 N002 MP_03 MP_04 MP_05 MP_06 MP_07 MP_08 MP_09 MP_10 MP_11 MP_12 MP_13 N001 MP_14 MP_15 OUT N008 N005 N004 N006 NC_16 MP_17 N009 N010 N003 IN LTC3786
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC3786.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3787.asc
C1 N001 0 4.7µ
R2 N001 N003 100K
V1 IN 0 7
R3 IN N008 4m
L1 N008 N009 3.3µ Rser=2m
M§Q1 OUT N004 N009 N009 Si4840DY
M§Q2 N009 N012 0 0 Si4840DY
C2 N006 N009 .1µ
D1 N001 N006 MBR0540
C3 OUT 0 220µ Rser=5m
R4 N014 0 12.1K
R5 OUT N014 232K
C4 N016 0 .005µ
C5 N015 0 15n Rser=8.66K Cpar=100p
R6 IN N011 4m
L2 N011 N010 3.3µ Rser=2m
M§Q3 OUT N005 N010 N010 Si4840DY
M§Q4 N010 N013 0 0 Si4840DY
C6 N007 N010 .1µ
D2 N001 N007 MBR0540
Rload OUT 0 2.4
XU1 N008 0 NC_01 NC_02 N001 0 N002 MP_03 N011 IN MP_04 MP_05 MP_06 MP_07 N010 N005 N007 N013 N001 NC_08 0 OUT N012 N006 N004 N009 N003 N001 N016 N015 N014 IN LTC3787
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC3787.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3788-1.asc
C1 N001 0 4.7µ
R1 N001 N002 100K
V1 IN 0 8
R2 IN N007 4m
L1 N007 N008 3.3µ
M§Q1 OUT1 N003 N008 N008 Si4840DY
M§Q2 N008 N011 0 0 Si4840DY
C2 N005 N008 .1µ
D1 N001 N005 MBR0540
C3 OUT1 0 300µ
R3 N013 0 12.1K
R4 OUT1 N013 232K
C4 N017 0 .005µ
C5 N015 0 15n Rser=8.66K Cpar=100p
R5 IN N010 3m
L2 N010 N009 1.25µ
M§Q3 OUT2 N004 N009 N009 Si4840DY
M§Q4 N009 N012 0 0 Si4840DY
C6 N006 N009 .1µ
C7 OUT2 0 300µ
R6 N014 0 12.1K
R7 OUT2 N014 110K
C8 N018 0 .005µ
C9 N016 0 15n Rser=2.7K Cpar=100p
D2 N001 N006 MBR0540
XU1 N007 0 MP_01 MP_02 0 0 NC_03 NC_04 N010 IN N014 N016 N018 MP_05 N009 N004 N006 N012 N001 NC_06 0 OUT2 N011 N005 N003 N008 N002 MP_07 N017 N015 N013 IN LTC3788-1
Rload1 OUT1 0 8
Rload2 OUT2 0 1.2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC3788-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3788.asc
XU1 N008 0 NC_01 NC_02 N001 0 NC_03 NC_04 N011 IN N015 N017 N019 N003 N010 N005 N007 N013 N001 NC_05 0 OUT2 N012 N006 N004 N009 N002 N001 N018 N016 N014 IN LTC3788
C1 N001 0 4.7µ
R1 N002 N001 100K
R2 N001 N003 100K
V1 IN 0 7
R3 IN N008 4m
L1 N008 N009 3.3µ Rser=2m
M§Q1 OUT1 N004 N009 N009 Si4840DY
M§Q2 N009 N012 0 0 Si4840DY
C2 N006 N009 .1µ
D1 N001 N006 MBR0540
C3 OUT1 0 300µ Rser=5m
R4 N014 0 12.1K
R5 OUT1 N014 232K
C4 N018 0 .005µ
C5 N016 0 15n Rser=8.66K Cpar=100p
R6 IN N011 3m
L2 N011 N010 1.25µ Rser=2m
M§Q3 OUT2 N005 N010 N010 Si4840DY
M§Q4 N010 N013 0 0 Si4840DY
C6 N007 N010 .1µ
C7 OUT2 0 300µ Rser=5m
R7 N015 0 12.1K
R8 OUT2 N015 110K
C8 N019 0 .005µ
C9 N017 0 15n Rser=2.7K Cpar=100p
D2 N001 N007 MBR0540
Rload1 OUT1 0 8
Rload2 OUT2 0 1.2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC3788.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3789.asc
M§Q1 IN N009 N012 N012 IRF7831
D1 N001 N008 BAT54
D2 N001 N007 BAT54
C1 N001 0 4.7µ
M§Q2 N002 N010 N011 N011 IRF7831
M§Q3 N011 N014 N015 N015 IRF7831
V1 IN 0 8
C2 N002 0 10µ
R1 N020 0 7.5K
R2 OUT N020 105K
R3 N015 0 10m
C3 N007 N012 .1µ
C4 N008 N011 .1µ
C5 N016 0 .002µ
C6 N019 N018 2200p
R4 N018 0 8K
M§Q4 N012 N013 N015 N015 IRF7831
D3 N015 N012 1N5817
D4 N011 N002 1N5817
L1 N012 N011 4.7µ Rpar=1K
XU1 N020 N016 N015 0 N019 0 N001 N017 N005 IN N002 0 N006 N004 MP_01 N011 N010 N008 N014 N002 N001 IN N013 0 N007 N009 N012 N003 LTC3789
R5 N002 OUT 10m
R6 N017 0 121K
C7 OUT 0 150µ Rser=100m
R7 OUT N004 100
R8 N002 N006 100
C8 N004 N006 1µ
Rload OUT 0 60
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3789.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3790.asc
C1 N022 0 33n
C2 N024 0 10n Rser=5.1K
V1 IN 0 32
R1 IN N001 3m
R2 IN N005 499K
R3 N005 0 56.2K
R4 N003 N001 50
C3 IN N003 470n
C4 0 N004 4.7µ
R5 IN N007 499K
R6 N007 0 27.4K
R7 N023 0 147K
C5 N021 0 .1µ
M§Q1 N001 N010 N013 N013 RJK0651DPB
M§Q2 N013 N016 N019 N019 RJK0651DPB
L1 N013 N014 10µ Rser=20m Rpar=5K
C6 N008 N013 .1µ
D1 N004 N008 MBRS1100
C7 N006 N014 .1µ
D2 N004 N006 MBRS1100
M§Q3 N002 N011 N014 N014 Si4840DY
M§Q4 N014 N017 N019 N019 Si4840DY
R8 N019 0 4m
R9 OUT N026 73.2K
R10 N026 0 3.83K
R11 N002 OUT 9m
C8 N002 0 4.7µ x2 V=50 Irms=0 Rser=0.004 Lser=0 mfg="TDK" pn="C575OX7RIH475M" type="X7R"
C9 N002 0 220µ V=35 Irms=760m Rser=0.09 Lser=0 mfg="Panasonic" pn="ECA1VFQ221" type="Al electrolytic"
Rload OUT 0 4.8
R12 N004 N018 200K
R13 N004 N020 100K
R14 N021 N022 100K
XU1 N021 N022 N021 N020 N018 N021 N015 N012 N005 IN N003 N001 N004 N010 N008 N013 0 N016 N017 MP_01 N014 N006 MP_02 N011 N002 OUT N019 0 MP_03 0 N025 N020 N009 0 N023 N024 N026 N007 LT3790
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LT3790.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3791-1.asc
C1 N022 0 20n
C2 N024 0 10n Rser=5.1K
V1 IN 0 32
R1 IN N001 3m
R2 IN N005 499K
R3 N005 0 56.2K
R4 N003 N001 50
C3 IN N003 470n
C4 0 N004 4.7µ
R5 IN N007 499K
R6 N007 0 27.4K
R7 N023 0 147K
C5 N021 0 .1µ
M§Q1 N001 N010 N013 N013 RJK0651DPB
M§Q2 N013 N016 N019 N019 RJK0651DPB
L1 N013 N014 10µ Rser=20m Rpar=5K
C6 N008 N013 .1µ
D1 N004 N008 MBRS1100
C7 N006 N014 .1µ
D2 N004 N006 MBRS1100
M§Q3 N002 N011 N014 N014 Si4840DY
M§Q4 N014 N017 N019 N019 Si4840DY
R8 N019 0 4m
R9 OUT N026 73.2K
R10 N026 0 3.83K
R11 N002 OUT 15m
C8 N002 0 4.7µ x2 V=50 Irms=0 Rser=0.004 Lser=0 mfg="TDK" pn="C575OX7RIH475M" type="X7R"
XU1 N021 N022 N021 N020 N018 N021 N015 N012 N005 IN N003 N001 N004 N010 N008 N013 0 N016 N017 MP_01 N014 N006 MP_02 N011 N002 OUT N019 0 MP_03 0 N025 N020 N009 0 N023 N024 N026 N007 LT3791-1
C9 N002 0 220µ V=35 Irms=760m Rser=0.09 Lser=0 mfg="Panasonic" pn="ECA1VFQ221" type="Al electrolytic"
Rload OUT 0 4.8
R12 N004 N018 200K
R13 N004 N020 100K
R14 N021 N022 100K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LT3791-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3791.asc
XU1 N018 N020 N018 NC_01 NC_02 N018 NC_03 NC_04 N005 IN N003 N001 N004 N009 N008 N011 0 N013 N014 MP_05 N012 N006 MP_06 N010 OUT N002 N015 0 MP_07 0 N022 MP_08 NC_09 0 N017 N021 N016 N007 LT3791
C1 N020 0 20n
C2 N021 0 22n Rser=1K
V1 IN 0 16
R1 IN N001 3m
R2 IN N005 332K
R3 N005 0 121K
C3 IN N003 470n
C4 0 N004 4.7µ
R5 IN N007 1Meg
R6 N007 0 54.9K
R7 N017 0 86.6K
C5 N018 0 .1µ
M§Q1 N001 N009 N011 N011 RJK0651DPB
M§Q2 N011 N013 N015 N015 RJK0651DPB
L1 N011 N012 10µ Rser=20m Rpar=5K
C6 N008 N011 .1µ
D1 N004 N008 MBRS1100
C7 N006 N012 .1µ
D2 N004 N006 MBRS1100
M§Q3 OUT N010 N012 N012 Si4840DY
M§Q4 N012 N014 N015 N015 Si4840DY
R8 N015 0 4m
R9 OUT N016 1Meg
R10 N016 0 44.2K
R11 OUT N002 50m
D3 N002 N019 LUW-W5AP N=7
C8 OUT 0 4.7µ x5
M§Q5 N019 N022 0 0 Si4840DY
R4 N003 N001 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 4m startup
.lib LT3791.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3795.asc
V1 IN 0 36
R2 IN N003 499K
R3 N003 N004 115K
C2 N009 0 10n
C3 N016 N019 6.8n
R4 N017 0 31.6K
C4 N018 0 .05µ
C5 N012 0 4.7µ
M§Q1 N002 N005 N008 N008 BSH114
R5 N008 0 15m
R6 OUT N010 620m
M§Q2 N013 N011 N010 N010 IRF9640
D1 N013 0 LXHL-BW02 N=25
R7 OUT N006 1Meg
R8 N006 0 13.3K
C6 OUT 0 2.2µ x4 Rser=10m
L1 N001 N002 22µ Rser=20m
D2 N002 OUT PDS5100
R9 N019 0 10K
XU1 OUT N010 N011 0 N014 N007 N006 N016 N007 N007 N018 N017 N015 N007 NC_01 NC_02 MP_03 N008 N005 N012 MP_04 MP_05 IN N003 N004 N001 IN N009 LT3795
C1 N015 0 47n
C7 N014 0 .1µ
R1 N004 0 12.4K
R11 IN N001 15m
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LT3795.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3796-1.asc
V1 IN 0 PWL(0 0 100u 16)
R2 IN N004 499K
R3 N004 0 97.6K
C2 N010 0 .1µ
C3 N016 N019 22n
R4 N017 0 31.6K
C4 N018 0 .05µ
C5 N013 0 4.7µ
M§Q1 N001 N005 N008 N008 BSH114
R5 N008 0 15m
R6 OUT N011 500m
M§Q2 N014 N012 N011 N011 IRF9640
D1 N014 0 LXHL-BW02 N=9
R7 OUT N006 1Meg
R8 N006 0 22.6K
C6 OUT 0 2.2µ x4 Rser=10m
L1 IN N001 22µ Rser=20m
D2 N001 OUT PDS5100
R9 N019 0 1K
XU1 OUT N011 N012 0 N010 N009 N006 N016 N007 N007 N018 N017 N007 N007 NC_01 NC_02 MP_03 N008 N005 N013 MP_04 MP_05 IN N004 OUT N003 N002 N009 LT3796-1
R1 N009 0 40.2K
M§Q3 N015 N012 N003 N003 IRF9640
D3 N015 0 LXHL-BW02 N=9
R10 OUT N003 500m
R11 OUT N002 10K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LT3796-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3796.asc
XU1 OUT N011 N012 0 N010 0 N004 N015 N007 N007 N017 N016 MP_01 N007 NC_02 NC_03 MP_04 N008 N006 N013 MP_05 MP_06 IN N005 IN N001 N003 N009 LT3796
V1 IN 0 36
R1 IN N001 50m
R2 IN N005 499K
R3 N005 0 97.6K
C1 N009 0 10n Rpar=40.2K
C2 N010 0 .1µ
C3 N015 N018 10n
R4 N016 0 31.6K
C4 N017 0 .05µ
C5 N013 0 4.7µ
M§Q1 N002 N006 N008 N008 BSH114
R5 N008 0 15m
R6 OUT N011 620m
M§Q2 N014 N012 N011 N011 IRF9640
D1 N014 0 LXHL-BW02 N=25
R7 OUT N004 1Meg
R8 N004 0 13.7K
C6 OUT 0 2.2µ x4 Rser=10m
L1 N001 N002 22µ Rser=20m
D2 N002 OUT PDS5100
R9 N018 0 10K
R10 IN N003 2K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LT3796.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3797.asc
XU1 NC_01 NC_02 NC_03 N013 N013 N013 N013 N021 N021 N021 N012 0 MP_04 N015 N014 OUT1 N016 MP_05 N026 N005 0 N011 N010 N019 N020 0 N006 N027 MP_06 N024 OUT2 N022 N023 MP_07 N033 N035 OUT3 N029 MP_08 N028 N007 0 N031 N030 N004 MP_09 N001 N003 N002 IN N009 0 0 LT3797
V1 IN 0 25
L1 N001 N002 47µ Rser=.2
C1 N002 N003 .1µ
C2 0 N004 10µ
C3 0 N005 .05µ
C4 0 N006 .05µ
C5 0 N007 .05µ
R1 IN N009 47.5K
R2 N009 0 49.9K
R3 N012 0 48.7K
R4 IN N021 487K
R5 N021 0 75K
C6 N026 0 .01µ Rser=4.7K
L2 IN N008 10µ Rser=50m
M1 N008 N010 N011 N011 Si4470DY
R6 N011 0 8m
D1 N008 OUT1 MBRS360
R7 OUT1 N014 .25
M2 N017 N015 N014 N014 Si7465DP
R8 OUT1 N016 20.5K
R9 N016 0 1Meg
C9 OUT1 0 4.7µ x2 Rser=5m
D2 N017 0 LXK2-PW14 N=15
L3 IN N018 10µ Rser=50m
M3 N018 N019 N020 N020 Si4470DY
R10 N020 0 8m
D3 N018 OUT2 MBRS360
R11 OUT2 N022 .25
M4 N025 N023 N022 N022 Si7465DP
R12 OUT2 N024 20.5K
R13 N024 0 1Meg
C10 OUT2 0 4.7µ x2 Rser=5m
D4 N025 0 LXK2-PW14 N=15
L4 IN N032 10µ Rser=50m
M5 N032 N030 N031 N031 Si4470DY
R14 N031 0 8m
D5 N032 OUT3 MBRS360
R15 OUT3 N035 .25
M6 N034 N033 N035 N035 Si7465DP
R16 OUT3 N029 20.5K
R17 N029 0 1Meg
C11 OUT3 0 4.7µ x2 Rser=5m
D6 N034 0 LXK2-PW14 N=15
C7 N027 0 .01µ Rser=4.7K
C8 N028 0 .01µ Rser=4.7K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LT3797.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3798.asc
C2 N017 0 4.7µ
C3 N022 N024 .001µ
M1 N018 N019 N020 N020 BSC42DN25NS3
R1 N020 0 .05
R2 N016 N021 40.2K
R3 N016 N023 40.2K
R4 N023 0 90.9K
L1 N001 N018 400µ Rpar=10K
L2 0 N007 25µ
L3 0 N009 25µ
C4 N007 N011 4.7p Rser=2K
C5 N005 0 10µ
R7 N001 N013 1Meg
D1 N006 N005 1N4148
R9 N001 N004 200K
D2 N018 N015 GSD2004W-V
D3 N001 N015 DFLZ33 N=4
D4 N009 N010 MBRS360
C6 N010 0 100µ
R10 N014 0 4.99K
R11 N007 N014 90K
D6 N002 N001 1N4007
D7 0 N003 1N4007
D8 0 N002 1N4007
D9 N003 N001 1N4007
V1 N002 N003 167
C7 N001 0 .1µ
XU1 N016 N016 N021 N016 N023 N025 N022 N024 N014 N011 N005 N008 N017 N019 N020 N013 0 LT3798
R5 N008 0 95.3K
R6 N005 N008 1Meg
C1 N025 0 .01µ Rser=50K
R13 N021 0 15.8K
R8 N007 N006 20
D5 N004 N005 1N4007
I1 0 N005 pwl(0 0 50u 6 100u 0)
C8 N014 0 22p
S§Load 0 N010 N012 0 LD
V2 N012 0 PULSE(0 1 3m 10u 10u .75m 1.5m)
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 L3 1.
.tran 10m startup
.model 1N4007 D(Is=90p
+ Rs=40m Cjo=30p N=1.4 TT=5u)
.model LD SW(Ron=50 Roff=100 Vt=.5 Vh=-.4)
.lib LT3798.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3799-1.asc
C1 N011 0 .01µ
C2 N015 0 4.7µ
C3 N020 N022 .001µ
M1 N016 N018 N019 N019 BSC42DN25NS3
R1 N019 0 .05
R2 N014 N017 200K
R3 N017 N021 40.2K
R4 N021 0 16.2K
L1 N001 N016 80µ
L2 0 N006 5µ
L3 0 N007 5µ
C4 N006 N010 4.7p Rser=2K
C5 N004 0 10µ
R7 N001 N009 1Meg
R8 N009 0 6.34K
D1 N006 N004 1N4148
R9 N001 N004 200K
D2 N016 N013 GSD2004W-V
D3 N001 N013 DFLZ33 N=4
D4 N007 N008 MBRS360
C6 N008 0 112µ
D5 N008 0 W5AP-LZMZ-5K8L N=6
I1 0 N004 pwl(0 0 10u 28 20u 0)
R10 N012 0 4.99K
R11 N006 N012 100K
D6 N002 N001 1N4007
D7 0 N003 1N4007
D8 0 N002 1N4007
D9 N003 N001 1N4007
V1 N002 N003 SINE(0 167 600)
C7 N001 0 .01µ
C8 N001 N005 .022µ
R12 N005 0 200
XU1 N017 N017 N021 N017 N014 N011 N020 N022 N012 N010 N004 MP_01 N015 N018 N019 N009 0 LT3799-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 L3 1.
.tran 5m
.model 1N4007 D(Is=90p Rs=40m
+  Cjo=30p N=1.4 TT=5u)
.lib LT3799-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3799.asc
XU1 N017 N017 N021 N017 N014 N011 N020 N022 N012 N010 N004 MP_01 N015 N018 N019 N009 0 LT3799
C1 N011 0 .01µ
C2 N015 0 4.7µ
C3 N020 N022 .001µ
M1 N016 N018 N019 N019 BSC42DN25NS3
R1 N019 0 .05
R2 N014 N017 200K
R3 N017 N021 40.2K
R4 N021 0 16.2K
L1 N001 N016 80µ
L2 0 N006 5µ
L3 0 N007 5µ
C4 N006 N010 4.7p Rser=2K
C5 N004 0 10µ
R7 N001 N009 1Meg
R8 N009 0 6.34K
D1 N006 N004 1N4148
R9 N001 N004 200K
D2 N016 N013 GSD2004W-V
D3 N001 N013 DFLZ33 N=4
D4 N007 N008 MBRS360
C6 N008 0 112µ
D5 N008 0 W5AP-LZMZ-5K8L N=6
I1 0 N004 pwl(0 0 10u 28 20u 0)
R10 N012 0 4.99K
R11 N006 N012 100K
D6 N002 N001 1N4007
D7 0 N003 1N4007
D8 0 N002 1N4007
D9 N003 N001 1N4007
V1 N002 N003 SINE(0 167 600)
C7 N001 0 .01µ
C8 N001 N005 .022µ
R12 N005 0 200
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 L3 1.
.tran 5m
.model 1N4007 D(Is=90p Rs=40m
+  Cjo=30p N=1.4 TT=5u)
.lib LT3799.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\37C.asc
V1 +V 0 15
V2 -V 0 -15
C1 OUT N001 .05µ
R1 OUT N001 100K
R2 N001 0 10
V3 IN 0 PULSE(0 100u 0 100n 100n 40m 80m)
XU1 IN N001 +V -V OUT RH37C
.tran 200m
* Low noise, bandwidth limited,  AV=10,000 amplifier
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\3800.asc
XU1 IN MP_01 N003 N005 N007 N007 N011 OUT N012 0 N009 N001 MP_02 N008 N006 N002 0 LT3800
M§Q1 IN N006 N008 N008 Si4886DY
M§Q2 N008 N009 0 0 Si4886DY
D1 N001 N002 MBRS140
C1 N002 N008 1µ
R1 IN N003 1Meg
R2 N011 N010 82.5K
C2 N010 0 680p
D2 0 N008 MBRS1100
L1 N008 N012 15µ Rpar=2K
R3 N012 OUT 15m
R4 N007 0 20K
R5 N007 OUT 174K
R6 N004 OUT 200K
C3 N005 N004 {.0015µ/10}
C4 OUT 0 100µ
Rload OUT 0 10
V1 IN 0 36
D3 OUT N001 1N4148
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LT3800.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3801.asc
XU1 N004 0 N006 N001 IN N002 LTC3801
V1 IN 0 5
R1 N001 IN 25m
M§Q1 N005 N002 N001 N001 Si4465DY
R2 N004 N003 10K
C1 N003 0 220p
L1 N005 OUT 4.7µ
R3 OUT N006 866K
R4 N006 0 402K
Rload OUT 0 1
C2 OUT 0 47µ Rser=50m
D1 0 N005 MBRS340
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3801.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3801B.asc
V1 IN 0 5
R1 IN N001 25m
M§Q1 N005 N002 N001 N001 Si4465DY
R2 N004 N003 10K
C1 N003 0 220p
D1 0 N005 MBRS360
L1 N005 OUT 4.7µ
C2 OUT 0 47µ Rser=50m
R3 OUT N006 866K
R4 N006 0 402K
Rload OUT 0 1
XU1 N004 0 N006 N001 IN N002 LTC3801B
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3801B.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3802.asc
XU1 N001 N010 N006 N004 N008 0 N012 N018 N018 N016 N014 0 N020 N023 N002 IN N003 N015 N017 N001 N019 N013 N022 N021 N009 N005 N007 N011 LTC3802
V1 IN 0 12
R1 N001 N002 10K
V2 N001 0 5
M§Q1 IN N005 N009 N009 HAT2168H
M§Q2 N009 N011 0 0 HAT2165H
C2 N007 N009 .1µ
D1 N001 N007 CMDSH2-3
D2 0 N009 B540C
L1 N009 OUT2V5 1µ
C3 OUT2V5 0 300µ Rser=5m
R2 OUT2V5 N015 10K
R3 N015 0 3.16K
R4 N013 0 51.1K
C4 N023 0 .01µ
C5 N015 N017 180p
C6 N015 N017 2200p Rser=15K
C7 OUT2V5 N015 1200p Rser=301
C8 OUT2V5 N019 560p Rpar=10K
R5 N019 0 3.16K
M§Q3 IN N004 N008 N008 HAT2168H
M§Q4 N008 N010 0 0 HAT2165H
C9 N006 N008 .1µ
D3 N001 N006 CMDSH2-3
D4 0 N008 B540C
L2 N008 OUT3V3 1µ
C10 OUT3V3 0 300µ Rser=5m
R6 OUT3V3 N014 10K
R7 N014 0 2.21K
R8 N012 0 51.1K
C11 N014 N016 180p
C12 N014 N016 2200p Rser=15K
C13 OUT3V3 N014 1200p Rser=301
C14 OUT3V3 N018 560p Rpar=10K
R9 N018 0 2.21K
Rload1 OUT3V3 0 .22
Rload2 OUT2V5 0 .17
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3.25m startup
.lib LTC3802.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3803-3.asc
V1 IN 0 30
L1 IN N003 50µ
L2 0 N002 2µ
M§Q1 N003 N005 N006 N006 BSS123
R1 N006 0 68m
R2 IN N001 10K
C1 N001 0 10µ
R3 OUT N004 105K
R4 N004 0 20K
D1 N002 OUT 1N5817
C2 OUT 0 300µ Rser=50m
Rload OUT 0 2.5
C3 N007 0 .001µ
XU1 N007 0 N004 N006 N001 N005 LTC3803-3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1.
.tran 38m startup
.lib LTC3803-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3803-5.asc
V1 IN 0 5
L1 IN N002 25µ
L2 0 N001 25µ
M§Q1 N002 N004 N005 N005 HAT2168H
R1 N005 0 12m
R2 OUT N003 105K
R3 N003 0 20K
D1 N001 OUT 1N5817
C1 OUT 0 25µ Rser=150m
XU1 N007 0 N003 N008 IN N004 LTC3803-5
C2 N007 N006 .01µ
R4 N006 0 7.5K
R5 N005 N008 4.7K
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1.
.tran 9m startup
.lib LTC3803-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3803.asc
XU1 N006 0 N008 N007 N002 N004 LTC3803
L1 IN N003 76µ Rser=.01 Cpar=1p
L2 0 N001 1µ Rser=1m Cpar=2p
M§Q1 N003 N004 N007 N007 Si4848DY
R1 N007 0 0.068
R2 IN N002 6.8K
D1 N001 OUT 1N5817
R3 N008 OUT 105K
R4 0 N008 20K
C1 OUT 0 300µ Rser=10m
C2 N002 0 10µ
R5 N006 N005 56K
C3 N005 0 .0047µ
V1 IN 0 36
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1
.tran 22ms  startup
.lib LTC3803.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3805-5.asc
XU1 N003 N009 N008 IN N006 MP_01 N007 N004 IN N002 0 LTC3805-5
V1 IN 0 5
C1 N009 0 470p Rser=20K
R1 N006 0 118K
C2 N003 0 .002µ
M§Q1 N001 N002 N005 N005 IRF7456
L1 IN N001 4.3µ Rpar=5K
R2 N005 0 18m
R3 N005 N004 1.33K
R4 N007 N005 3K
R5 OUT N008 191K
R6 N008 0 13.7K
D1 N001 OUT MBRS340
Rload OUT 0 12
C3 OUT 0 50µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m startup
.lib LTC3805-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3805.asc
L1 IN N003 76µ Rser=.01 Cpar=1p
L2 0 N001 1µ Rser=1m Cpar=2p
M§Q1 N003 N005 N007 N007 Si4848DY
R1 N007 0 0.068
R2 IN N002 6.8K
D1 N001 OUT 1N5817
R3 OUT N011 105K
R4 N011 0 20K
C1 OUT 0 300µ Rser=10m
C2 N002 0 10µ
R5 N010 N009 56K
C3 N009 0 .0047µ
V1 IN 0 36
Rload OUT 0 5 pwr=12
XU1 N006 N010 N011 N004 N008 MP_01 N007 N007 N002 N005 0 LTC3805
R6 IN N004 100K
R7 N004 0 10K
R8 N008 0 118K
C4 N006 0 .01µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1
.tran 22ms startup
.lib LTC3805.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3806.asc
XU1 N007 N013 N011 MP_01 N002 N006 0 N004 N008 N010 MP_02 N009 LTC3806
C1 N006 0 4.7µ
C2 N010 0 .001µ
C3 N013 N012 .001µ
R1 N012 0 3.4K
M§Q1 N005 N008 N009 N009 Si4490DY
R2 N009 0 .056
L1 N005 N001 100µ Rpar=5K
L2 OUT N003 50µ
M§Q2 N003 N004 0 0 Si4490DY
V1 N002 0 15
V2 N001 0 50
C4 OUT 0 470µ Rser=50m
R3 OUT N011 21K
R4 N011 0 12.4K
R5 N002 N007 1Meg
Rload OUT 0 1.1
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1
.tran 1.5m startup
.lib LTC3806.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3807.asc
M§Q1 IN N002 N005 N005 RJK0305DPB
L1 N005 N006 10µ Rser=1.5m
C1 OUT 0 150µ Rser=5m
R1 OUT N011 100K
R2 N011 0 6.98K
C2 N004 N005 .1µ
C3 N001 0 2.2µ
C4 N010 0 4700p Rser=15.4K Cpar=47p
C5 N009 0 .01µ
V1 IN 0 24
D1 N001 N004 CMDSH2-3
M§Q2 N005 N008 0 0 RJK0301DPB
Rload OUT 0 1.2
R4 N006 OUT 4m
R3 N007 0 60.4K
XU1 OUT N007 MP_01 MP_02 NC_03 0 NC_04 MP_05 MP_06 MP_07 MP_08 MP_09 MP_10 MP_11 MP_12 MP_13 MP_14 MP_15 N001 NC_16 0 IN N008 N004 N005 N002 N003 NC_17 N009 N010 N011 N006 LTC3807
R5 N001 N003 100K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3807.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3808.asc
M§Q1 N005 N008 0 0 FDS6680A
M§Q2 N005 N003 IN IN FDC638P
C1 OUT 0 47µ Rser=50m
C2 N009 N010 220p
R1 0 N009 15K
V1 IN 0 5
R2 IN N001 100K
L1 N005 OUT 2.2µ Rpar=1K
XU1 N004 0 N007 N001 N011 N010 N006 N002 N008 N003 IN IN N005 N005 0 LTC3808
R3 OUT N011 187K
R4 N011 0 59K
Rload OUT 0 5
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2.5m startup
.lib LTC3808.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3809-1.asc
M§Q1 N002 N004 0 0 FDS6680A
M§Q2 N002 N001 IN IN FDC638P
C1 OUT 0 47µ Rser=50m
C2 0 N005 220p Rser=15K
V1 IN 0 5
L1 N002 OUT 2.2µ Rpar=1K
R1 OUT N006 187K
R2 N006 0 59K
XU1 IN IN N006 N005 N003 0 N004 N001 IN N002 0 LTC3809-1
Rload OUT 0 50
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC3809-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3809.asc
M§Q1 N003 N005 0 0 FDS6680A
M§Q2 N003 N001 IN IN FDC638P
C1 N006 N007 470p
R1 0 N006 15K
V1 IN 0 5
L1 N003 OUT 2.2µ Rpar=1K
R2 OUT N008 187K
R3 N008 0 59K
XU1 N002 IN N008 N007 N004 0 N005 N001 IN N003 0 LTC3809
C2 OUT 0 47µ Rser=50m
Rload OUT 0 10
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC3809.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3810-5.asc
R1 IN N003 274K
M§Q1 IN N001 N002 N002 BSH114
R2 IN N001 100K
D1 N002 N004 1N4148
C1 N004 N007 .1µ
M§Q2 IN N006 N007 N007 Si7850DP
M§Q3 N007 N012 0 0 Si7850DP
C2 N002 0 1µ
L1 N007 OUT 10µ
D2 0 N007 MBRS1100
R3 OUT N013 14K
R4 N013 0 1K
C3 OUT 0 270µ Rser=18m
C4 N011 N013 5p
C5 N008 0 1000p
XU1 MP_01 N002 N002 N005 0 N011 N013 N010 N008 MP_02 MP_03 N002 N002 N001 OUT N002 N002 N012 0 0 MP_04 MP_05 MP_06 N007 N007 N006 N004 MP_07 MP_08 MP_09 N003 MP_10 0 LTC3810-5
R5 N005 N002 100K
C6 N010 N009 .01µ
R6 N009 0 10K
C7 N011 N014 47p
R7 N013 N014 200K
V1 IN 0 42
Rload OUT 0 2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3810-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3810.asc
R1 IN N003 274K
M§Q1 IN N001 N002 N002 BSH114
R2 IN N001 100K
D1 N002 N004 1N4148
C1 N004 N007 .1µ
M§Q2 IN N006 N007 N007 Si7850DP
M§Q3 N007 N012 0 0 Si7850DP
C2 N002 0 1µ
L1 N007 OUT 7.7µ
D2 0 N007 MBRS1100
R3 OUT N013 14K
R4 N013 0 1K
C3 OUT 0 270µ Rser=10m
C4 N011 N013 33p
C5 N008 0 560p
R5 N005 N002 100K
C6 N010 N009 .01µ
XU1 N003 MP_01 MP_02 N002 N002 N005 0 N011 N013 N010 N008 0 N002 N002 N001 OUT N002 N002 N012 0 0 MP_03 MP_04 MP_05 N007 N007 N006 N004 LTC3810
R6 N014 N013 90.9K
C7 N011 N014 220p
R7 N009 0 10K
V1 IN 0 24
Rload OUT 0 3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 750u startup
.lib LTC3810.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3811.asc
XU1 N012 N014 N023 N018 N016 0 N001 N017 N019 N021 N015 N013 NC_01 N022 0 OUT2 0 0 0 N007 N005 N009 N011 IN N001 0 NC_02 N010 N008 N004 N006 NC_03 0 NC_04 N003 N002 N020 N020 LTC3811
V1 IN 0 12
M§Q1 IN N005 N009 N009 RJK0305DPB
M§Q2 IN N004 N008 N008 RJK0305DPB
M§Q3 N009 N011 0 0 RJK0301DPB
M§Q4 N008 N010 0 0 RJK0301DPB
C1 N007 N009 .1µ
C2 N006 N008 .1µ
D1 N001 N006 BAT54
D2 N001 N007 BAT54
L1 N009 OUT2 .4µ Rser=.5m
L2 N008 OUT1 .4µ Rser=.5m
R1 N009 N013 1.21K
C3 N013 OUT2 .68µ
R2 OUT2 N015 1.21K
R3 N008 N012 1.21K
C4 N012 OUT1 .68µ
R4 OUT1 N014 1.21K
R5 N001 N003 100K
R6 N001 N002 100K
C5 N023 0 .001µ
R7 OUT1 N016 11.8K
R8 N016 0 4.99K
C6 N016 N018 100p Rser=56K Cpar=33p
C7 OUT1 0 680µ Rser=5m
R9 OUT1 N021 2.43K
R10 N021 0 1.21K
C8 OUT2 0 680µ Rser=5m
R11 N022 N017 7.5K
R12 N017 0 4.99K
C9 N017 N019 100p Rser=56K Cpar=33p
C10 N001 0 1µ
C11 N001 0 4.7µ
V2 N020 0 2
Rload2 OUT2 0 .1
Rload1 OUT1 0 .13
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 300u startup
.lib LTC3811.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3812-5.asc
XU1 N003 N002 N004 N002 N009 N010 N008 0 N001 OUT N002 N011 0 N007 N006 N005 LTC3812-5
R1 IN N003 110K
M§Q1 IN N001 N002 N002 BSH114
R2 IN N001 100K
D1 N002 N005 1N4148
C1 N005 N007 .1µ
M§Q2 IN N006 N007 N007 Si7850DP
M§Q3 N007 N011 0 0 Si7850DP
C2 N002 0 1µ
L1 N007 OUT 4.7µ
D2 0 N007 MBRS1100
R3 OUT N010 10K
R4 N010 0 1.89K
C3 OUT 0 270µ Rser=10m
C4 N009 N010 47p Rser=200K Cpar=5p
C5 N008 0 1000p
R5 OUT N004 100K
V1 IN 0 42
Rload OUT 0 2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC3812-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3813.asc
V1 IN 0 PWL(0 0 1m 24)
R1 OUT N003 806K
M§Q1 IN N001 N002 N002 IRF1310
R2 IN N001 100K
D1 N002 N005 1N4148
C1 N005 N007 .1µ
C2 N002 0 1µ
L1 IN N007 10µ Rser=10m
D2 N007 OUT MBRS1100
R3 OUT N014 30.9K
R4 N014 0 499
C3 OUT 0 500µ Rser=10m
C4 N012 N014 330p Rser=300K Cpar=150p
C5 N010 0 1000p
M§Q2 N007 N013 0 0 Si7850DP m=2
XU1 N003 MP_01 MP_02 N004 N002 NC_03 N008 N012 N014 N011 N010 0 N009 N002 N001 0 N002 N002 N013 0 0 MP_04 MP_05 MP_06 N007 N007 N006 N005 LTC3813
M§Q3 OUT N006 N007 N007 Si7850DP
V2 N009 0 PWL(1m 0 1.01m 2)
R5 IN N004 143K
R6 N004 0 10K
V3 N008 0 SINE(1 1 250K)
C7 N011 0 .01µ Rser=10K
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5m
.lib LTC3813.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3814-5.asc
V1 IN 0 PWL(0 0 .2m 12)
R1 OUT N001 263K
D1 IN N003 MMSD4148
C1 N003 N005 .1µ
M§Q1 N005 N009 0 0 Si7884DP
C2 IN 0 1µ
D2 N005 OUT MBRS1100
R2 OUT N008 29.4K
R3 N008 0 1K
C3 OUT 0 500µ Rser=10m
C4 N007 N008 .01µ Rser=100K Cpar=100p
C5 N006 0 1000p
XU1 N001 IN IN N002 N007 N008 N006 0 IN IN IN N009 0 N005 N004 N003 LTC3814-5
L1 IN N005 4.7µ Rpar=1K
M§Q2 OUT N004 N005 N005 Si7884DP
Rload OUT 0 6
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m
.lib LTC3814-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3815.asc
XU1 N006 MP_01 NC_02 MP_03 MP_04 NC_05 MP_06 MP_07 NC_08 N001 MP_09 MP_10 MP_11 MP_12 IN MP_13 MP_14 MP_15 MP_16 MP_17 MP_18 MP_19 MP_20 IN N008 IN MP_21 NC_22 NC_23 N002 0 OUT N003 N005 N004 N007 0 0 0 LTC3815 Vout_margin_high=.1 Vout_margin_low=.1
V1 IN 0 3.3
C1 N002 0 10n
R1 N007 0 12K
L1 N001 OUT 1µ
C2 OUT 0 100µ x2
R2 N004 N003 1K
C3 N005 N004 1n Rser=10K Cpar=47p
R3 N008 0 28K
R4 N006 0 80K
Rload OUT 0 .2
.tran 3m startup
.lib LTC3815.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3816.asc
XU1 N013 N014 N002 NC_01 0 OUT N019 N018 N017 N016 NC_02 N015 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 N001 NC_10 0 N006 N001 NC_11 IN N004 N003 N005 NC_12 NC_13 NC_14 NC_15 N007 N009 N008 N012 N011 0 LTC3816
C1 N016 0 470p
C2 N015 0 22p
C3 N018 N019 22p Rpar=10K
C4 N017 N018 2200p Rser=12K Cpar=10p
R1 0 N002 470
V1 IN 0 12
C5 0 N001 4.7µ
M1 IN N003 N005 N005 RJK0305DPB
D1 IN N004 1N5817
C6 N004 N005 .1µ
M2 N005 N006 0 0 RJK0301DPB
L1 N005 OUT .33µ Rser=1.3m Rpar=2K
R2 N007 N005 2.55K
C7 N007 N008 .1µ
R3 N009 N008 6.98K
R4 N012 N005 8.25K
C8 N012 N011 15n
R5 N012 N010 14K
R6 N010 N011 10K
R7 N010 N011 10K
R8 N013 N011 5.1K
C9 OUT 0 330µ x3 V=6.3 Irms=0 Rser=0.9 Lser=0 mfg="AVX" pn="TAJE337M006" type="Tantalum"
C10 OUT 0 10µ x20 V=6.3 Irms=0 Rser=0.001 Lser=0 mfg="TDK" pn="C3216X5ROJ106M" type="X5R"
R9 OUT 0 .1
C11 N014 0 15n Rpar=21K
R10 N008 OUT 1m
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3816.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3822-1.asc
C1 OUT 0 100µ
C2 0 N009 1000p Rser=10.2K
V1 IN 0 3.3
R1 IN N003 100K
L1 N004 OUT .47µ Rpar=1K
R2 OUT N007 118K
R3 N007 0 59K
XU1 0 0 IN N003 N008 N007 N009 N005 MP_01 IN N006 N002 N001 IN N004 N004 LTC3822-1
M§Q1 IN N002 N004 N004 Si4866DY
C5 N001 N004 .22µ
D1 IN N001 MBR0520L
M§Q2 N004 N006 0 0 Si4866DY
R4 OUT 0 .225
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC3822-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3822.asc
M§Q1 N004 N006 0 0 FDS6890A
C1 OUT 0 100µ
C2 0 N007 680p Rser=5.1K
V1 IN 0 3.5
L1 N004 OUT .47µ Rpar=1K
R1 OUT N008 118K
R2 N008 0 59K
XU1 N003 N001 N008 N007 N005 IN N006 N002 IN N004 0 LTC3822
D1 IN N001 BAT54
C3 N001 N004 .22µ
M§Q2 IN N002 N004 N004 FDS6890A
Rload OUT 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC3822.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3823.asc
M§Q1 N007 N014 0 0 Si4842DY
R1 N015 0 100K
D1 N001 N009 BAT54
C1 N001 0 4.7µ
D2 0 N007 1N5818
M§Q2 IN N005 N007 N007 Si4842DY
L1 N007 OUT 1.2µ
C2 N010 0 1000p Rser=10K
V1 IN 0 12
C3 N006 0 .001µ
C4 N007 N009 .22µ
C6 N011 0 .01µ Rser=10K
XU1 N008 N012 N010 0 N015 N013 MP_01 OUT 0 MP_02 N006 N011 NC_03 IN IN MP_04 0 MP_05 N001 N001 N014 0 0 N007 N007 N005 N009 N003 N002 N002 OUT N004 LTC3823
C7 OUT 0 220µ
C8 N013 N012 200p Rpar=16.2K
R2 N012 0 5.11K
R3 N001 N004 100K
R4 N001 N003 23.2K
R5 N003 0 27.1K
R6 N001 N008 42.5K
R7 N008 0 7.5K
Rload OUT 0 .25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 750u startup
.lib LTC3823.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3824.asc
XU1 0 0 N008 N003 N009 N005 N004 IN N006 N001 LTC3824
M§Q1 N007 N006 N004 N004 IRF7343P
R1 IN N004 .025
C1 IN N001 .1µ
R2 N008 0 392K
R3 N002 0 10K
C2 N003 N002 3300p
C3 N005 0 .01µ
V1 IN 0 30
D1 0 N007 1N5819
L1 N007 OUT 22µ
C4 OUT 0 200µ
R4 N009 0 80.6K
R5 OUT N009 422K
R6 N010 N009 51
C5 OUT N010 100p
Rload OUT 0 2.5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m startup
.lib LTC3824.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3825.asc
L1 N002 N001 200µ Rser=.2
L2 OUT N003 3.125µ Rser=12m
L3 N022 0 50µ Rser=.215
M§Q1 N002 N009 N011 N011 Si4490DY
R1 N011 0 .04
C1 0 N019 1500p
R2 N014 N015 330
C2 N016 N015 .1µ
C3 N007 N017 2200p
R3 N007 0 10K
D1 0 N007 BAT54
Q2 0 N007 N010 0 2N2907
M§Q3 N003 N010 0 0 Si4466DY
Q4 N006 N007 N010 0 2N2222
C4 N006 0 1µ
D2 N003 N005 BAT54
R4 N005 N006 47
C5 OUT 0 150µ x3
C8 OUT 0 1µ
R7 N021 0 3.4K
R8 N022 N021 33.8K
L4 0 N016 1500µ Rser=1.5
L5 0 N017 1500µ Rser=1.5
V1 N001 0 48
R9 N023 0 1.225K
C9 N024 0 .1µ
C10 N012 0 47p
R10 N018 0 51K
R11 N020 0 100K
R12 N013 0 50K
V2 N004 0 16
Rload OUT 0 1
XU1 N014 N004 N020 N018 0 N008 N012 N021 N019 N004 0 N011 N024 N023 N013 N009 0 LT3825
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 L3 1
K2 L4 L5 1
.tran 1m startup
.lib LT3825.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3826-1.asc
V1 IN 0 10
M§Q1 IN N003 N008 N008 FDS6680A
M§Q2 N008 N011 0 0 FDS6680A
C1 N008 N007 .1µ
L1 N008 N009 7.2µ Rpar=2K
R1 N009 OUT2 .015
D1 N001 N007 BAT54
R2 OUT2 N013 192.5K
R3 N013 0 20K
C2 0 N017 .001µ
M§Q3 IN N002 N005 N005 FDS6680A
M§Q4 N005 N010 0 0 FDS6680A
C4 N005 N006 .1µ
L2 N005 N004 3.3µ Rpar=2K
R5 N004 OUT1 .015
D2 N001 N006 BAT54
R6 OUT1 N012 62.5K
R7 N012 0 20K
C5 0 N016 .001µ
C6 N001 0 4.7µ
C7 OUT2 0 150µ Rser=50m
C8 OUT1 0 150µ Rser=50m
C9 N014 0 220p Rser=15K
R9 N012 N018 100K
Rload2 OUT2 0 2.5
Rload1 OUT1 0 .66
XU1 N014 N012 N004 OUT1 0 0 0 IN IN OUT2 N009 N013 N015 N017 N003 N008 N007 N011 N001 NC_01 0 IN N010 N006 N005 N002 N018 N016 LTC3826-1
C3 0 N015 220p Rser=15K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3826-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3826.asc
V1 IN 0 10
M§Q1 IN N005 N010 N010 FDS6680A
M§Q2 N010 N013 0 0 FDS6680A
C1 N009 N010 .1µ
L1 N010 N011 7.2µ Rpar=2K
R1 N011 OUT2 .015
D1 N001 N009 BAT54
R2 OUT2 N015 192.5K
R3 N015 0 20K
C2 0 N019 .001µ
M§Q3 IN N004 N007 N007 FDS6680A
M§Q4 N007 N012 0 0 FDS6680A
C4 N008 N007 .1µ
L2 N007 N006 3.3µ Rpar=2K
R5 N006 OUT1 .015
D2 N001 N008 BAT54
R6 OUT1 N014 62.5K
R7 N014 0 20K
C5 0 N018 .001µ
C6 N001 0 4.7µ
R8 N001 N002 100K
R9 N001 N003 100K
C7 OUT2 0 150µ Rser=10m
C8 OUT1 0 150µ Rser=10m
C9 N016 0 220p Rser=15K
Rload1 OUT1 0 .66
Rload2 OUT2 0 2.5
XU1 OUT1 0 0 N020 N021 0 IN IN OUT2 N011 N015 N017 N019 0 N005 N010 N009 N013 N001 NC_01 0 IN N012 N008 N007 N004 N002 N003 N018 N016 N014 N006 LTC3826
C3 0 N017 220p Rser=15K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3826.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3827-1.asc
V1 IN 0 10
M§Q1 IN N004 N009 N009 FDS6680A
M§Q2 N009 N012 0 0 FDS6680A
C1 N008 N009 .1µ
L1 N009 N010 7.2µ Rpar=2K
R1 N010 OUT2 .015
D1 N001 N008 BAT54
R2 OUT2 N014 192.5K
R3 N014 0 20K
C2 0 N020 .001µ
C3 N018 0 220p
R4 N018 N017 15K
M§Q3 IN N003 N006 N006 FDS6680A
M§Q4 N006 N011 0 0 FDS6680A
C4 N007 N006 .1µ
L2 N006 N005 3.3µ Rpar=2K
R5 N005 OUT1 .015
D2 N001 N007 BAT54
R6 OUT1 N013 62.5K
R7 N013 0 20K
C5 0 N019 .001µ
C6 N001 0 4.7µ
C7 OUT2 0 150µ Rser=50m
C8 OUT1 0 150µ Rser=50m
C9 N015 0 220p
R8 N015 N016 15K
XU1 OUT1 0 MP_01 MP_02 0 0 IN IN OUT2 N010 N014 N017 N020 MP_03 N004 N009 N008 N012 N001 N002 0 IN N011 N007 N006 N003 N021 MP_04 N019 N016 N013 N005 LTC3827-1
R9 N013 N021 100K
Rload2 OUT2 0 2.5
Rload1 OUT1 0 .66
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3827-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3827.asc
XU1 OUT1 0 MP_01 MP_02 0 0 IN IN OUT2 N012 N016 N019 N022 0 N006 N011 N010 N014 N001 N002 0 IN N013 N009 N008 N005 N003 N004 N021 N018 N015 N007 LTC3827
V1 IN 0 10
M§Q1 IN N006 N011 N011 FDS6680A
M§Q2 N011 N014 0 0 FDS6680A
C1 N010 N011 .1µ
L1 N011 N012 7.2µ Rpar=2K
R1 N012 OUT2 .015
D1 N001 N010 BAT54
R2 OUT2 N016 192.5K
R3 N016 0 20K
C2 0 N022 .001µ
C3 N020 0 220p
R4 N020 N019 15K
M§Q3 IN N005 N008 N008 FDS6680A
M§Q4 N008 N013 0 0 FDS6680A
C4 N009 N008 .1µ
L2 N008 N007 3.3µ Rpar=2K
R5 N007 OUT1 .015
D2 N001 N009 BAT54
R6 OUT1 N015 62.5K
R7 N015 0 20K
C5 0 N021 .001µ
C6 N001 0 4.7µ
R8 N001 N003 100K
R9 N001 N004 100K
C7 OUT2 0 150µ Rser=50m
C8 OUT1 0 150µ Rser=50m
C9 N017 0 220p
R10 N017 N018 15K
Rload1 OUT1 0 .66
Rload2 OUT2 0 2.5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3827.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3828.asc
M§Q1 IN N002 N004 N004 FDS6680A
M§Q2 N004 N010 0 0 FDS6680A
C1 N004 N005 .1µ
D1 N001 N005 1N5817
C2 N001 0 1µ
D2 0 N004 1N5817
L1 N004 N008 3.2µ Rpar=2K
C3 N008 OUT1 1000p
R1 N012 0 20K
R2 OUT1 N012 63.4K
C4 OUT1 0 47µ
C5 N015 N014 220p
C6 N018 0 .001µ
R3 N014 0 15K
V1 IN 0 6
M§Q3 IN N003 N007 N007 FDS6680A
M§Q4 N007 N011 0 0 FDS6680A
C7 N007 N006 .1µ
D3 N001 N006 1N5817
D4 0 N007 1N5817
R4 N009 OUT2 .01
C8 N009 OUT2 1000p
R5 N013 0 20K
R6 OUT2 N013 42.5K
C9 OUT2 0 47µ
C10 N016 N017 220p
C11 N019 0 .001µ
R7 N017 0 15K
L2 N007 N009 3.2µ Rpar=2K
R8 N008 OUT1 .01
R9 IN N020 20K
C12 N021 0 .01µ Rser=10K
XU1 N018 N008 OUT1 N012 N021 N022 IN N015 0 IN N016 N013 OUT2 N009 N019 N003 N007 N006 N011 0 N001 MP_01 N010 IN N005 N004 N002 N020 N001 LTC3828
V2 N022 0 SINE(1 1 300K)
Rload1 OUT1 0 10
Rload2 OUT2 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3828.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3829.asc
V1 IN 0 12
C1 0 N004 4.7µ
M§Q1 IN N007 N010 N010 RJK0305DPB
M§Q2 N010 N012 0 0 RJK0301DPB
C2 N008 N010 .1µ
D1 N004 N008 CMDSH2-3
L1 N010 N011 .6µ Rser=4m
R1 N011 OUT 2m
M§Q3 IN N013 N015 N015 RJK0305DPB
M§Q4 N015 N017 0 0 RJK0301DPB
C3 N014 N015 .1µ
D2 N004 N014 CMDSH2-3
L2 N015 N016 .6µ Rser=4m
R2 N016 OUT 2m
R3 N009 0 100K
C4 OUT 0 470µ x4 Rser=10m
XU1 0 N018 NC_01 N019 N011 OUT N016 OUT N021 N009 N001 OUT N023 N022 NC_02 NC_03 NC_04 NC_05 N003 N006 N002 N005 NC_06 N004 IN N014 N013 N015 N017 N012 N010 N007 N008 NC_07 0 NC_08 NC_09 N020 0 LTC3829
C5 N021 0 .001µ
C6 N022 0 680p Rser=5K
R4 N019 N018 75
R5 OUT N018 100
R6 N020 N023 20K
R7 N023 0 20K
M§Q5 IN N006 N002 N002 RJK0305DPB
M§Q6 N002 N005 0 0 RJK0301DPB
C7 N003 N002 .1µ
D3 N004 N003 CMDSH2-3
L3 N002 N001 .6µ Rser=4m
R8 N001 OUT 2m
Rload OUT 0 20m
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 750u startup
.lib LTC3829.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3830-1.asc
C1 N003 0 .01µ
C2 N001 0 .01µ
R1 N004 N003 15K
M§Q1 IN N002 N006 N006 Si9428DY
M§Q2 N006 N008 0 0 Si9428DY
D1 IN N005 MBR0520L
C3 N006 N005 .1µ
L1 N006 OUT 3.2µ
C4 OUT 0 270µ Rser=.01
V1 IN 0 5
R2 OUT N007 4.3K
R3 N007 0 10.2K
C5 OUT N007 .0033µ
XU1 N002 N005 0 N007 N001 N004 IN N008 LTC3830-1
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3830-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3830.asc
XU1 N004 N001 0 0 0 N010 OUT N009 N006 N012 N008 N003 N005 IN IN N007 LTC3830
C1 N011 0 .01µ
C2 N006 0 .018µ
R1 N012 N011 15K
M§Q1 IN N004 N002 N002 Si9428DY
M§Q2 N002 N007 0 0 Si9428DY
R2 N002 N005 1K
R3 IN N003 10K
D1 IN N001 MBR0520L
C3 N002 N001 .1µ
L1 N002 OUT 3.2µ
C4 OUT 0 270µ Rser=.05 x5
V1 IN 0 5
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m startup
.lib LTC3830.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3830ES8.asc
C1 N003 0 .01µ
R1 N004 N003 15K
M§Q1 IN N002 N006 N006 Si9428DY
M§Q2 N006 N008 0 0 Si9428DY
D1 IN N005 MBR0520L
C2 N006 N005 .1µ
L1 N006 OUT 3.2µ
C3 OUT 0 270µ Rser=15m
V1 IN 0 5
XU1 N002 N005 0 N007 N001 N004 IN N008 LTC3830ES8
R2 OUT N007 5.36K
R3 N007 0 12.7K
C4 OUT N007 .0033µ
Rload OUT 0 2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC3830ES8.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3831.asc
C1 N012 0 1500p
C2 N008 0 .01µ
R1 N013 N012 15K
M§Q1 N001 N006 N004 N004 Si4410DY
M§Q2 N004 N009 0 0 Si4410DY
R2 N004 N007 1K
R3 N001 N005 10K
D1 N002 N003 MBR0520L
C3 N004 N003 .1µ
L1 N004 OUT 1.2µ
C4 OUT 0 470µ Rser=10m x3
V1 N002 0 5
XU1 N006 N003 0 0 0 OUT N001 N011 N008 N013 N010 N005 N007 N002 N002 N009 LTC3831
C5 N013 0 33p
V2 N001 0 2.5
R4 N010 0 130K
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC3831.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3832-1.asc
C1 N003 0 .01µ
R1 N004 N003 15K
M§Q1 IN N002 N006 N006 Si9428DY
M§Q2 N006 N008 0 0 Si9428DY
D1 IN N005 MBR0520L
L1 N006 OUT 3.2µ
C2 OUT 0 270µ Rser=10m
V1 IN 0 5
XU1 N002 N005 0 N007 N001 N004 IN N008 LTC3832-1
C3 N006 N005 .1µ
R2 N007 0 6.42K
R3 OUT N007 4.32K
Rload OUT 0 .1
C4 OUT N007 680p
C5 N001 0 .01µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3832-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3832.asc
C1 N010 0 .01µ
C2 N006 0 .01µ
R1 N011 N010 15K
M§Q1 IN N004 N002 N002 Si9428DY
M§Q2 N002 N007 0 0 Si9428DY
R2 N002 N005 1K
R3 N003 IN 10K
D1 IN N001 MBR0520L
C3 N002 N001 .1µ
L1 N002 OUT 3.2µ
C4 OUT 0 270µ Rser=10m
V1 IN 0 5
XU1 N004 N001 0 0 0 OUT IN N009 N006 N011 N008 N003 N005 IN IN N007 LTC3832
Rload OUT 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3832.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3833.asc
M§Q1 N007 N009 0 0 RJK0301DPB
R2 OUT N014 15K
R3 N014 0 10K
D1 N001 N004 1N5818
M§Q2 IN N006 N007 N007 RJK0305DPB
L1 N007 OUT .47µ Rser=1.45m
C2 OUT 0 660µ Rser=5m
R4 N011 N010 10K
C3 N010 0 470p
V1 IN 0 12
C4 N013 0 .001µ
C5 N004 N007 .22µ
C6 IN 0 47µ
Rload OUT 0 .08
XU1 0 N014 N013 N011 N001 N008 N002 NC_01 N005 IN N001 0 N009 N007 N006 N004 N003 N012 OUT OUT 0 LTC3833
C7 0 N001 4.7µ
R1 N008 0 137K
R5 N007 N012 3.24K
C1 N012 OUT .1µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3833.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3834-1.asc
M§Q1 IN N002 N005 N005 Si4840DY
M§Q2 N005 N008 0 0 Si4840DY
L1 N005 N006 3.3µ
R1 N006 OUT .012
C1 OUT 0 150µ Rser=10m
R2 OUT N010 215K
R3 N010 0 68.1K
C2 N004 N005 .1µ
D1 N001 N004 MBR0540
C3 N001 0 4.7µ
C4 N009 0 1200p Rser=9.53K Cpar=150p
C5 N007 0 .001µ
V1 IN 0 12
V2 N003 0 2
XU1 NC_01 N009 N007 N010 0 0 N008 N001 IN N005 N002 N004 NC_02 OUT N006 N003 LTC3834-1
Rload OUT 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3834-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3834.asc
M§Q1 IN N002 N005 N005 Si4840DY
M§Q2 N005 N007 0 0 Si4840DY
L1 N005 N006 3.2µ
R1 N006 OUT .012
C1 OUT 0 150µ Rser=10m
R2 OUT N010 215K
R3 N010 0 68.1K
C2 N004 N005 .1µ
D1 N001 N004 MBR0540
C3 N001 0 4.7µ
C4 N009 0 1200p Rser=9.53K Cpar=150p
C5 N008 0 .001µ
V1 IN 0 12
V2 N003 0 2
XU1 NC_01 NC_02 N009 N008 N010 0 0 N007 N001 NC_03 IN N005 N002 N004 NC_04 OUT N006 NC_05 N003 NC_06 LTC3834
Rload OUT 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3834.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3835-1.asc
M§Q1 IN N003 N006 N006 Si4840DY
M§Q2 N006 N010 0 0 Si4840DY
L1 N006 N008 3.2µ
R1 N008 OUT .012
R2 OUT N012 215K
R3 N012 0 68.1K
C1 N005 N006 .1µ
D1 N001 N005 MBR0540
C2 N001 0 4.7µ
C3 N011 0 1200p Rser=9.53K Cpar=150p
C4 N009 0 1000p
V1 IN 0 12
XU1 N002 N011 N009 N012 0 0 N010 N001 IN N006 N003 N005 N007 OUT N008 N004 LTC3835-1
C5 OUT 0 150µ
R4 N001 N004 50K
R5 N004 0 100K
Rload OUT 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3835-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3835.asc
XU1 N003 N004 N015 N014 N016 0 0 N012 N001 N002 IN N008 N005 N007 N013 OUT N010 N011 N006 N009 LTC3835
M§Q1 IN N005 N008 N008 Si4840DY
M§Q2 N008 N012 0 0 Si4840DY
L1 N008 N010 3.2µ Rpar=5K
R1 N010 OUT .012
R2 OUT N016 215K
R3 N016 0 68.1K
C1 N007 N008 .1µ
D1 N001 N007 MBR0540
C2 N001 0 4.7µ
C3 N015 0 1200p Rser=9.53K Cpar=150p
C4 N014 0 1000p
V1 IN 0 12
C5 OUT 0 150µ
R4 N001 N006 50K
R5 N006 0 100K
Rload OUT 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3835.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3836.asc
C1 OUT2 0 100µ Rser=5m
R1 OUT2 N011 59K
R2 N011 0 59K
M§Q3 IN N004 N006 N006 Si4866DY
L1 N006 OUT1 .47µ
R4 OUT1 N010 118K
R5 N010 0 59K
V1 IN 0 3.3
R7 IN N001 1Meg
R8 N015 0 11.8K
R9 OUT1 N015 12.4K
C4 OUT1 0 100µ Rser=5m
L2 N007 OUT2 .47µ
Rload2 OUT2 0 .1
Rload1 OUT1 0 .15
XU1 N006 MP_01 IN N010 N012 IN N014 0 IN N015 N011 N013 N001 N007 IN N003 0 MP_02 N009 N016 N005 MP_03 N004 0 N008 MP_04 N002 IN LTC3836
D1 IN N002 CMDSH2-3
D2 IN N003 CMDSH2-3
C6 N002 N006 .22µ
C2 N003 N007 .22µ
M§Q2 N006 N008 0 0 Si4866DY
C3 N012 0 410p Rser=15.8K Cpar=100p
M§Q1 IN N005 N007 N007 Si4866DY
M§Q4 N007 N009 0 0 Si4866DY
C7 N013 0 410p Rser=15.8K Cpar=100p
C8 N016 0 250p
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2.5m startup
.lib LTC3836.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3837.asc
L1 N002 N001 7µ
L2 OUT N003 .98µ
M§Q1 N002 N011 N012 N012 Si7852DP
R1 N012 0 .006
C1 0 N023 .002µ Rser=2K
C2 N016 N015 .1µ Rser=330
C3 N007 N017 2200p
R3 N007 0 10K
D1 0 N007 BAT54
Q2 0 N007 N009 0 2N2907
M§Q3 N003 N009 0 0 HAT2166H
Q4 N006 N007 N009 0 2N2222
C4 N006 0 1µ
D2 N003 N005 BAT54
R4 N005 N006 30
L3 0 N016 1500µ
L4 0 N017 1500µ
V1 N001 0 15
R5 N019 0 1.2K
C5 N021 0 .1µ
C6 N014 0 47p
R6 N020 0 150K
R7 N022 0 100K
R8 N018 0 20K
C7 OUT 0 330µ Rser=5m
Q5 N010 N001 N004 0 2N3906
D3 N001 N004 1N4148
R9 N004 N002 20K
R10 0 N010 3K
R11 0 N008 40.2K
R12 N008 N001 287K
Rload OUT 0 1
XU1 N015 N001 N022 N020 0 N013 N014 N010 N023 N008 0 N012 N021 N019 N018 N011 0 LT3837
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1
K2 L3 L4 1
.tran 1m startup
.lib LT3837.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3838-1.asc
R1 N019 0 115K
V1 IN 0 24
C1 0 N001 4.7µ
R2 N001 N002 2.2
M§Q1 IN N003 N007 N007 BSC093N04LS
M§Q2 N007 N009 0 0 BSC035N04LS
D1 N001 N005 MBRS140
C2 N005 N007 .1µ
L1 N007 OUT1 .56µ Rser=1.8m
R3 N011 N007 3.57K
R4 N011 OUT1 15K
C3 N011 OUT1 .1µ
C4 OUT1 0 330µ x2 V=2.5 Irms=3.7 Rser=0.009 Lser=0 mfg="KEMET" pn="T520V337M2R5ASE009" type="Tantalum"
C5 OUT1 0 100µ x2 V=6.3 Irms=3.2 Rser=0.012 Lser=0 mfg="KEMET" pn="T520V107M006ASE012" type="Tantalum"
C6 N013 0 220p Rser=20K Cpar=22p
C7 N015 0 .001µ
R5 OUT1 N017 10K
R6 N017 0 10K
M§Q3 IN N004 N008 N008 BSC093N04LS
M§Q4 N008 N010 0 0 BSC035N04LS
D2 N001 N006 MBRS140
C8 N006 N008 .1µ
L2 N008 OUT2 .56µ Rser=1.8m
R7 N012 N008 3.57K
R8 N012 OUT2 15K
C9 N012 OUT2 .1µ
C10 OUT2 0 330µ x2 V=2.5 Irms=3.7 Rser=0.009 Lser=0 mfg="KEMET" pn="T520V337M2R5ASE009" type="Tantalum"
C11 OUT2 0 100µ x2 V=6.3 Irms=3.2 Rser=0.012 Lser=0 mfg="KEMET" pn="T520V107M006ASE012" type="Tantalum"
C12 N014 0 220p Rser=20K Cpar=22p
C13 N016 0 .001µ
R9 OUT2 N018 15K
R10 N018 0 6K
Rload1 OUT1 0 .08
Rload2 OUT2 0 .1
XU1 N016 N014 N018 NC_01 NC_02 NC_03 0 N019 0 N013 N015 N017 0 N011 OUT1 N002 NC_04 NC_05 N005 N003 N007 N009 N001 IN 0 N002 NC_06 N001 N010 N008 N004 N006 NC_07 NC_08 N002 OUT2 N012 0 LTC3838-1
C14 N002 0 1µ
R11 N018 0 10K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3838-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3838-2.asc
R1 N019 0 115K
V1 IN 0 24
C1 0 N001 4.7µ
R2 N001 N002 2.2
M§Q1 IN N003 N007 N007 BSC093N04LS
M§Q2 N007 N009 0 0 BSC035N04LS
D1 N001 N005 MBRS140
C2 N005 N007 .1µ
L1 N007 OUT1 .56µ Rser=1.8m
R3 N011 N007 3.57K
R4 N011 OUT1 15K
C3 N011 OUT1 .1µ
C4 OUT1 0 330µ x2 V=2.5 Irms=3.7 Rser=0.009 Lser=0 mfg="KEMET" pn="T520V337M2R5ASE009" type="Tantalum"
C5 OUT1 0 100µ x2 V=6.3 Irms=3.2 Rser=0.012 Lser=0 mfg="KEMET" pn="T520V107M006ASE012" type="Tantalum"
C6 N013 0 220p Rser=20K Cpar=22p
C7 N015 0 .001µ
R5 OUT1 N017 10K
R6 N017 0 10K
M§Q3 IN N004 N008 N008 BSC093N04LS
M§Q4 N008 N010 0 0 BSC035N04LS
D2 N001 N006 MBRS140
C8 N006 N008 .1µ
L2 N008 OUT2 .56µ Rser=1.8m
R7 N012 N008 3.57K
R8 N012 OUT2 15K
C9 N012 OUT2 .1µ
C10 OUT2 0 330µ x2 V=2.5 Irms=3.7 Rser=0.009 Lser=0 mfg="KEMET" pn="T520V337M2R5ASE009" type="Tantalum"
C11 OUT2 0 100µ x2 V=6.3 Irms=3.2 Rser=0.012 Lser=0 mfg="KEMET" pn="T520V107M006ASE012" type="Tantalum"
C12 N014 0 220p Rser=20K Cpar=22p
C13 N016 0 .001µ
R9 OUT2 N018 20K
R10 N018 0 10K
Rload1 OUT1 0 .08
Rload2 OUT2 0 .12
C14 N002 0 1µ
R11 N018 0 20K
XU1 N016 N014 N018 NC_01 NC_02 NC_03 0 N019 N020 N013 N015 N017 0 N011 OUT1 N002 NC_04 NC_05 N005 N003 N007 N009 N001 IN 0 N002 NC_06 N001 N010 N008 N004 N006 NC_07 NC_08 N002 OUT2 N012 0 LTC3838-2
V2 N020 0 .9
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3838-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3838.asc
XU1 N016 N014 0 NC_01 NC_02 NC_03 0 N019 0 N013 N015 N017 0 N011 OUT1 N002 NC_04 NC_05 N005 N003 N007 N009 N001 IN 0 N002 NC_06 N001 N010 N008 N004 N006 NC_07 NC_08 N002 OUT2 N012 N018 LTC3838
R1 N019 0 115K
V1 IN 0 24
C1 0 N001 4.7µ
R2 N001 N002 2.2
M§Q1 IN N003 N007 N007 BSC093N04LS
M§Q2 N007 N009 0 0 BSC035N04LS
D1 N001 N005 MBRS140
C2 N005 N007 .1µ
L1 N007 OUT1 .56µ Rser=1.8m
R3 N011 N007 3.57K
R4 N011 OUT1 15K
C3 N011 OUT1 .1µ
C4 OUT1 0 330µ X2 V=2.5 Irms=3.7 Rser=0.009 Lser=0 mfg="KEMET" pn="T520V337M2R5ASE009" type="Tantalum"
C5 OUT1 0 100µ X2 V=6.3 Irms=3.2 Rser=0.012 Lser=0 mfg="KEMET" pn="T520V107M006ASE012" type="Tantalum"
C6 N013 0 220p Rser=40.2K Cpar=22p
C7 N015 0 .001µ
R5 OUT1 N017 10K
R6 N017 0 10K
M§Q3 IN N004 N008 N008 BSC093N04LS
M§Q4 N008 N010 0 0 BSC035N04LS
D2 N001 N006 MBRS140
C8 N006 N008 .1µ
L2 N008 OUT2 .56µ Rser=1.8m
R7 N012 N008 3.57K
R8 N012 OUT2 15K
C9 N012 OUT2 .1µ
C10 OUT2 0 330µ X2 V=2.5 Irms=3.7 Rser=0.009 Lser=0 mfg="KEMET" pn="T520V337M2R5ASE009" type="Tantalum"
C11 OUT2 0 100µ X2 V=6.3 Irms=3.2 Rser=0.012 Lser=0 mfg="KEMET" pn="T520V107M006ASE012" type="Tantalum"
C12 N014 0 220p Rser=40.2K Cpar=22p
C13 N016 0 .001µ
R9 OUT2 N018 15K
R10 N018 0 10K
Rload1 OUT1 0 .08
Rload2 OUT2 0 .1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3838.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3839.asc
R1 N016 0 18.7K
V1 IN 0 10
C1 0 N001 4.7µ
R2 N001 N002 2.2
M§Q1 IN N003 N008 N008 BSC093N04LS
M§Q2 N008 N011 0 0 BSC035N04LS
D1 N001 N005 MBRS140
C2 N005 N008 .1µ
L1 N008 N007 .3µ Rser=.8m
C3 OUT 0 100µ x6 V=6.3 Irms=3.2 Rser=0.012 Lser=0 mfg="KEMET" pn="T520V107M006ASE012" type="Tantalum"
C4 N015 0 .001µ
R3 OUT N013 45.3K
R4 N013 0 10K
M§Q3 IN N004 N009 N009 BSC093N04LS
M§Q4 N009 N012 0 0 BSC035N04LS
D2 N001 N006 MBRS140
C5 N006 N009 .1µ
L2 N009 N010 .3µ Rser=.8m
C6 N014 0 150p Rser=33.2K
XU1 MP_01 MP_02 N016 NC_03 NC_04 NC_05 0 N016 MP_06 N014 N015 N013 0 N007 OUT N002 MP_07 NC_08 N005 N003 N008 N011 N001 IN 0 N002 NC_09 N001 N012 N009 N004 N006 MP_10 NC_11 MP_12 OUT N010 LTC3839
C7 0 N002 1µ
R5 N007 OUT 4m
R6 N010 OUT 4m
Rload OUT 0 .132
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 750u startup
.lib LTC3839.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3840.asc
XU1 N002 0 IN MP_01 N010 N013 N011 N012 NC_02 0 0 IN IN IN 0 N014 NC_03 N015 N008 OUT N007 N006 N005 0 N009 N004 N003 N001 LT3840
C1 N015 0 470p Rser=7.68K
C2 N014 0 2200p
C3 N013 0 100p
C4 N012 0 1500p Rser=20K
R1 N010 0 49.9K
V1 IN 0 24
C5 N002 N001 1µ
L1 N002 N003 33µ Rser=.1
C6 N004 0 4.7µ
D1 N004 N005 BAT46WJ
M1 IN N006 N007 N007 BSC265N10LSF
C7 N005 N007 1µ
M2 N007 N009 0 0 BSC252N10NSF
L2 N007 N008 1.5µ Rser=10m
R2 N008 OUT 2m
R3 OUT N011 16.9K
R4 N011 0 10K
C8 OUT 0 330µ x2 Rser=20m
Rload OUT 0 .165
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 500u startup
.lib LT3840.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3844.asc
M§Q1 IN N005 N007 N007 Si7850DP
D1 N001 N004 MBRS1100
C1 N004 N007 .22µ
R1 IN N002 1Meg
C2 N009 0 680p Rser=10K Cpar=120p
D2 0 N007 PDS760
L1 N007 N008 10µ
R3 N008 OUT 15m
R4 N006 0 49.9K
C3 N003 0 1000p
C4 OUT 0 100µ Rser=50m
V1 IN 0 48
D3 OUT N001 1N4148
R5 N010 OUT 130K
R6 0 N010 14.7K
C5 N001 0 1µ
R7 N002 0 82.5K
Rload OUT 0 2.9
XU1 IN N002 N003 0 N010 N009 MP_01 N006 0 OUT N008 0 N001 N007 N005 N004 LT3844
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LT3844.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3845.asc
M§Q1 IN N005 N006 N006 Si7370DP
M§Q2 N006 N009 0 0 Si7370DP
D1 N001 N002 MBRS140
C1 N002 N006 1µ
R1 IN N003 1Meg
R2 N011 N010 20K
C2 N010 0 2200p
D2 0 N006 MBRS1100
L1 N006 N007 15µ Rpar=2K
R3 N007 OUT 10m
R4 N008 0 49.9K
C3 N004 0 .002µ
C4 OUT 0 100µ
V1 IN 0 36
D3 OUT N001 1N4148
XU1 IN N003 N004 0 N012 N011 MP_01 N008 OUT N007 0 N009 N001 N006 N005 N002 0 LT3845
R5 N012 OUT 143K
R6 0 N012 16.2K
C5 N001 0 1µ
R7 N003 0 82.5K
Rload OUT 0 2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LT3845.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3845A.asc
M§Q1 IN N005 N006 N006 Si7370DP
M§Q2 N006 N009 0 0 Si7370DP
D1 N001 N002 MBRS140
C1 N002 N006 .1µ
R1 IN N003 1Meg
C2 N010 0 2200p Rser=20K Cpar=100p
D2 0 N006 MBRS1100
L1 N006 N007 15µ Rpar=2K
R3 N007 OUT 8m
R4 N008 0 49.9K
C3 N004 0 .002µ
C4 OUT 0 100µ
V1 IN 0 36
D3 OUT N001 1N4148
R5 N011 OUT 143K
R6 0 N011 16.2K
C5 N001 0 1µ
R7 N003 0 82.5K
Rload OUT 0 2
XU1 IN N003 N004 0 N011 N010 MP_01 N008 OUT N007 0 N009 N001 N006 N005 N002 0 LT3845A
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LT3845A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3850-1.asc
M§Q1 IN N002 N004 N004 FDS6680A
M§Q2 N004 N008 0 0 FDS6680A
C1 N004 N005 .1µ
D1 N001 N005 1N5817
C2 N001 0 4.7µ
L1 N004 OUT1 2.2µ Rser=10m Rpar=2K
C3 N010 OUT1 .1µ
R1 N012 0 20K
R2 OUT1 N012 63.4K
C4 OUT1 0 147µ
C5 N014 0 220p Rser=15K
C6 N016 0 .0005µ
V1 IN 0 10
M§Q3 IN N003 N007 N007 FDS6680A
M§Q4 N007 N009 0 0 FDS6680A
C7 N007 N006 .1µ
D3 N001 N006 1N5817
C8 N011 OUT2 .1µ
R5 N013 0 20K
R6 OUT2 N013 43.2K
C9 OUT2 0 147µ
L2 N007 OUT2 2.2µ Rser=10m Rpar=2K
R9 OUT1 N020 20K
C12 N021 0 .002µ Rser=10K
Rload1 OUT1 0 1
Rload2 OUT2 0 1
C10 N015 0 220p Rser=15K
C11 N017 0 .0005µ
V3 N022 0 SINE(1 1 500K)
R3 N010 N004 2.2K
R4 N007 N011 2.2K
XU1 N016 N010 OUT1 N012 N021 N022 N019 N014 0 N018 N015 N013 OUT2 N011 N017 N003 N007 N006 N009 0 N001 0 N008 IN N005 N004 N002 N020 LTC3850-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 450u startup
.lib LTC3850-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3850-2.asc
M§Q1 IN N002 N004 N004 FDS6680A
M§Q2 N004 N008 0 0 FDS6680A
C1 N004 N005 .1µ
D1 N001 N005 1N5817
C2 N001 0 4.7µ
L1 N004 OUT1 2.2µ Rser=5m Rpar=2K
C3 N010 OUT1 .1µ
R1 N012 0 20K
R2 OUT1 N012 63.4K
C4 OUT1 0 147µ
C5 N014 0 220p Rser=15K
C6 N016 0 .0005µ
V1 IN 0 10
M§Q3 IN N003 N007 N007 FDS6680A
M§Q4 N007 N009 0 0 FDS6680A
C7 N007 N006 .1µ
D3 N001 N006 1N5817
C8 N011 OUT2 .1µ
R5 N013 0 20K
R6 OUT2 N013 43.2K
C9 OUT2 0 147µ
L2 N007 OUT2 2.2µ Rser=5m Rpar=2K
R9 OUT1 N020 20K
C12 N021 0 .002µ Rser=10K
Rload1 OUT1 0 .66
Rload2 OUT2 0 .5
C10 N015 0 220p Rser=15K
C11 N017 0 .0005µ
V3 N022 0 SINE(1 1 500K)
R3 N010 N004 2.2K
R4 N007 N011 2.2K
XU1 N016 N010 OUT1 N012 N021 N022 N019 N014 0 N018 N015 N013 OUT2 N011 N017 N003 N007 N006 N009 0 N001 0 N008 IN N005 N004 N002 N020 LTC3850-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 450u startup
.lib LTC3850-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3850.asc
M§Q1 IN N002 N004 N004 FDS6680A
M§Q2 N004 N008 0 0 FDS6680A
C1 N004 N005 .1µ
D1 N001 N005 1N5817
C2 N001 0 4.7µ
L1 N004 OUT1 2.2µ Rser=10m Rpar=2K
C3 N010 OUT1 .1µ
R1 N012 0 20K
R2 OUT1 N012 63.4K
C4 OUT1 0 147µ
C5 N014 0 220p Rser=15K
C6 N016 0 .0005µ
V1 IN 0 10
M§Q3 IN N003 N007 N007 FDS6680A
M§Q4 N007 N009 0 0 FDS6680A
C7 N007 N006 .1µ
D3 N001 N006 1N5817
C8 N011 OUT2 .1µ
R5 N013 0 20K
R6 OUT2 N013 43.2K
C9 OUT2 0 147µ
L2 N007 OUT2 2.2µ Rser=10m Rpar=2K
R9 OUT1 N020 20K
C12 N021 0 .002µ Rser=10K
Rload1 OUT1 0 .66
Rload2 OUT2 0 .5
XU1 N016 N010 OUT1 N012 N021 N022 N019 N014 0 N018 N015 N013 OUT2 N011 N017 N003 N007 N006 N009 0 N001 N001 N008 IN N005 N004 N002 N020 NC_01 LTC3850
C10 N015 0 220p Rser=15K
C11 N017 0 .0005µ
V3 N022 0 SINE(1 1 500K)
R3 N010 N004 2.2K
R4 N007 N011 2.2K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 450u startup
.lib LTC3850.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3851-1.asc
M§Q1 IN N003 N005 N005 STD30NF06L
L1 N005 OUT .68µ Rser=1.5m
C1 OUT 0 660µ
R1 OUT N009 62.5K
R2 N009 0 20K
C2 N004 N005 .1µ
C3 N001 0 4.7µ
C4 N010 0 3300p Rser=1K Cpar=100p
C5 N006 0 .002µ
V1 IN 0 12
D1 N001 N004 CMDSH2-3
M§Q2 N005 N007 0 0 STD30NF06L
C6 OUT N009 47p
D2 0 N005 MBRS340
R3 N005 N011 10K
C7 N011 OUT .22µ Rpar=13K
C8 N008 0 .1µ Rpar=80K
Rload OUT 0 .22
XU1 NC_01 N008 NC_02 N006 N010 N009 OUT N011 N002 0 N007 N001 IN N004 N003 N005 LTC3851-1
R4 N001 N002 100K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC3851-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3851.asc
M§Q1 IN N002 N004 N004 STD30NF06L
L1 N004 OUT .68µ Rser=1.5m
C1 OUT 0 660µ
R1 OUT N008 62.5K
R2 N008 0 20K
C2 N003 N004 .1µ
C3 N001 0 4.7µ
C4 N009 0 3300p Rser=1K Cpar=100p
C5 N005 0 .002µ
V1 IN 0 12
XU1 NC_01 N007 NC_02 N005 N009 N008 OUT N010 NC_03 0 N006 N001 IN N003 N002 N004 LTC3851
D1 N001 N003 CMDSH2-3
M§Q2 N004 N006 0 0 STD30NF06L
C6 OUT N008 47p
D2 0 N004 MBRS340
R3 N004 N010 10K
C7 N010 OUT .22µ Rpar=13K
C8 N007 0 .1µ Rpar=80K
Rload OUT 0 .22
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC3851.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3851A-1.asc
M§Q1 IN N003 N005 N005 STD30NF06L
L1 N005 OUT .68µ Rser=1.5m
C1 OUT 0 660µ
R1 OUT N009 154K
R2 N009 0 48.7K
C2 N004 N005 .1µ
C3 N001 0 4.7µ
C4 N010 0 2200p Rser=15K Cpar=330p
C5 N006 0 .002µ
V1 IN 0 12
D1 N001 N004 CMDSH2-3
M§Q2 N005 N007 0 0 STD30NF06L
R3 N005 N011 3.01K
C7 N011 OUT .047µ Rpar=30.1K
C8 N008 0 .1µ Rpar=82.5K
Rload OUT 0 .22
R4 N001 N002 100K
XU1 NC_01 N008 NC_02 N006 N010 N009 OUT N011 N002 0 N007 N001 IN N004 N003 N005 LTC3851A-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC3851A-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3851A.asc
M§Q1 IN N002 N004 N004 STD30NF06L
L1 N004 OUT .68µ Rser=1.5m
C1 OUT 0 660µ
R1 OUT N008 154K
R2 N008 0 48.7K
C2 N003 N004 .1µ
C3 N001 0 4.7µ
C4 N009 0 2200p Rser=15K Cpar=330p
C5 N005 0 .002µ
V1 IN 0 12
D1 N001 N003 CMDSH2-3
M§Q2 N004 N006 0 0 STD30NF06L
C6 OUT N008 47p
R3 N004 N010 3.01K
C7 N010 OUT .047µ Rpar=30.1K
C8 N007 0 .1µ Rpar=82.5K
Rload OUT 0 .22
XU1 NC_01 N007 NC_02 N005 N009 N008 OUT N010 NC_03 0 N006 N001 IN N003 N002 N004 LTC3851A
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC3851A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3852.asc
M§Q1 IN N002 N004 N004 STD30NF06L
L1 N004 OUT .36µ Rser=1.4m
C1 OUT 0 470µ x2 V=6.3 Irms=4 Rser=0.01 Lser=0 mfg="KEMET" pn="T520Y477M006ATE010" type="Tantalum"
R1 OUT N006 20K
R2 N006 0 40.2K
C2 N003 N004 .1µ
C3 N001 0 4.7µ
C4 N011 0 1000p Rser=12.1K Cpar=100p
C5 N009 0 .001µ
V1 IN 0 3
D1 N001 N003 CMDSH2-3
M§Q2 N004 N005 0 0 STD30NF06L
R3 N004 N007 2.1K
C7 N007 OUT .1µ
Rload OUT 0 60m
XU1 NC_01 N008 IN N009 N011 N006 OUT N007 NC_02 0 N005 N001 N001 N003 N002 N004 0 IN IN N001 N012 N010 LTC3852
R4 N008 0 95.3K
C8 N010 N012 2.2µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC3852.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3853.asc
XU1 N025 N028 N016 N018 N017 N019 N029 N030 N020 N022 0 N021 N023 N035 N027 N004 N003 N031 N026 N032 N033 Vcc NC_01 Vin N009 N007 N012 N015 Vcc N014 N011 N005 N008 N001 N001 N001 N002 N006 Vcc N024 LTC3853
V1 Vin 0 12
C1 Vcc 0 4.7µ
R1 N001 N003 100K
R2 N001 N004 100K
V2 N001 0 5
M§Q1 Vin N005 N011 N011 Si4816BDY_1
C2 N008 N011 .1µ
D1 Vcc N008 CMDSH2-3
M§Q2 N011 N014 0 0 Si4816BDY_1
L1 N011 N010 1.5µ
R3 N010 Vout1 8m
R4 N010 N016 10
R5 Vout1 N018 10
C3 N016 N018 1000p
C4 Vout1 0 220µ
C5 N022 0 1500p Rser=18K Cpar=220p
C6 N024 0 .001µ
R6 Vout1 N020 43.2K
R7 N020 0 20K
C7 Vout1 N020 10p
M§Q3 Vin N007 N012 N012 Si4816BDY_1
C8 N009 N012 .1µ
D2 Vcc N009 CMDSH2-3
M§Q4 N012 N015 0 0 Si4816BDY_1
L2 N012 N013 1.5µ
R8 N013 Vout2 8m
R9 N013 N017 10
R10 Vout2 N019 10
C9 N017 N019 1000p
C10 Vout2 0 220µ
C11 N023 0 1500p Rser=12K Cpar=220p
C12 N025 0 .001µ
R11 Vout2 N021 24.9K
R12 N021 0 20K
M§Q5 Vin N026 N032 N032 Si4816BDY_1
C13 N031 N032 .1µ
D3 Vcc N031 CMDSH2-3
M§Q6 N032 N033 0 0 Si4816BDY_1
L3 N032 N034 2.2µ
R13 N034 Vout3 8m
R14 N034 N029 10
R15 Vout3 N030 10
C14 N029 N030 1000p
C15 Vout3 0 220µ
C16 N027 0 1500p Rser=18K Cpar=220p
C17 N028 0 .001µ
R16 Vout3 N035 63.4K
R17 N035 0 20K
C18 Vout3 N035 10p
V3 N002 0 SINE(1 1 500K)
C19 0 N006 .002µ Rser=10K
Rload1 Vout1 0 .5
Rload2 Vout2 0 .36
Rload3 Vout3 0 .66
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 750U startup
.lib LTC3853.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3854.asc
M§Q1 IN N005 N007 N007 RJK0305DPB
L1 N007 OUT 6µ Rser=5.8m
C1 OUT 0 660µ Rser=4.5m
R1 OUT N006 42.2K
R2 N006 0 8.06K
C2 N001 0 4.7µ
C3 N002 0 .002µ
V1 IN 0 12
D1 N001 N003 CMDSH2-3
M§Q2 N007 N008 0 0 RJK0301DPB
R3 N007 N009 10.2K
C4 N009 OUT .1µ
C5 N004 0 2200p Rser=15K Cpar=100p
XU1 N006 N004 N002 N003 N005 N007 0 N008 N001 IN OUT N009 LTC3854
C6 N003 N007 .1µ
Rload OUT 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3.5m startup
.lib LTC3854.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3855.asc
XU1 N016 N014 N012 0 N013 N015 N017 N011 OUT2 OUT2 0 N023 NC_01 NC_02 NC_03 NC_04 NC_05 MP_06 N007 N003 N005 0 N009 NC_07 N001 IN N008 0 N004 N002 N006 NC_08 NC_09 NC_10 N022 N020 N019 NC_11 N010 OUT1 LTC3855
M§Q1 IN N003 N007 N007 RJK0305DPB
M§Q2 N007 N009 0 0 RJK0301DPB
L1 N007 OUT2 .68µ Rser=2.3m Rpar=5K
C1 0 N001 4.7µ
C2 N005 N007 .1µ
D1 N001 N005 CMDSH2-3
C3 OUT2 0 760µ Rser=2m
R1 N007 N011 3.01K
C5 N015 0 1000p Rser=15K Cpar=100p
C6 N017 0 .001µ
R3 N020 N021 20K
R4 N021 0 100K
R5 N021 0 49.9K
R6 N022 0 86.6K
M§Q3 IN N002 N006 N006 RJK0305DPB
M§Q4 N006 N008 0 0 RJK0301DPB
L2 N006 OUT1 .68µ Rser=2.3m Rpar=5K
C7 N004 N006 .1µ
D2 N001 N004 CMDSH2-3
C8 OUT1 0 760µ Rser=2m
C9 N010 OUT1 .1µ Rpar=24.9K
R7 N006 N010 3.01K
C10 N014 0 1000p Rser=20K Cpar=100p
C11 N016 0 .001µ
R9 N019 N018 20K
R10 N018 0 100K
R11 N018 0 49.9K
R12 N013 N023 40.2K
R13 0 N013 20K
R14 N012 0 20K
R15 OUT1 N012 63.4K
V1 IN 0 12
Rload1 OUT1 0 .166
Rload2 OUT2 0 .12
C4 N011 OUT2 .1µ Rpar=24.9K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 750u startup
.lib LTC3855.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3856.asc
V1 IN 0 12
C1 0 N001 4.7µ
M§Q1 IN N003 N006 N006 RJK0305DPB
M§Q2 N006 N008 0 0 RJK0301DPB
C2 N004 N006 .1µ
D1 N001 N004 CMDSH2-3
L1 N006 N007 .22µ Rser=4m
R1 N007 OUT 1m
C3 N009 N010 10p
R2 N007 N009 200
R3 OUT N010 200
M§Q3 IN N011 N013 N013 RJK0305DPB
M§Q4 N013 N016 0 0 RJK0301DPB
C4 N012 N013 .1µ
D2 N001 N012 CMDSH2-3
L2 N013 N014 .22µ Rser=4m
R4 N014 OUT 1m
C5 N018 N020 10p
R5 N014 N018 200
R6 OUT N020 200
R7 N005 0 100K
R8 OUT N021 100
R9 N019 N021 49.9
C6 N017 0 .001µ
C7 N015 0 330p Rser=2.68K Cpar=47p
R10 N022 N023 30.1K
R11 N023 0 20K
C8 OUT N023 100p
R12 IN N002 80K
R13 N002 0 40K
C9 OUT 0 100µ x8 Rser=5m
Rload OUT 0 30m
XU1 N005 N002 N009 N010 MP_01 N017 N023 N015 0 N019 NC_02 NC_03 N018 N020 N021 0 N022 NC_04 NC_05 NC_06 NC_07 N013 N011 N012 MP_08 0 N016 NC_09 N001 IN N008 0 N004 MP_10 N003 N006 NC_11 NC_12 LTC3856
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 750u startup
.lib LTC3856.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3857-1.asc
V1 IN 0 23
C1 N009 N010 .1µ
L1 N010 N011 7.2µ Rpar=2K
R1 N011 OUT2 10m
D1 N001 N009 BAT54
R2 OUT2 N015 193K
R3 N015 0 20K
C2 0 N019 .001µ
M§Q3 IN N004 N007 N007 Si7884DP
C4 N008 N007 .1µ
L2 N007 N006 3.3µ Rpar=2K
R5 N006 OUT1 7m
D2 N001 N008 BAT54
R6 OUT1 N014 62.5K
R7 N014 0 20K
C5 0 N018 .001µ
C6 N001 0 1µ
C7 OUT2 0 150µ Rser=50m
C8 OUT1 0 150µ Rser=50m
C9 N016 0 680p Rser=15K
Rload1 OUT1 0 1.5
Rload2 OUT2 0 5
M§Q1 N007 N012 0 0 Si7884DP
M§Q2 IN N005 N010 N010 Si7884DP
M§Q4 N010 N013 0 0 Si7884DP
V2 RUN 0 5
C3 N017 0 680p Rser=15K
XU1 N016 N014 N006 OUT1 0 0 0 RUN RUN OUT2 N011 N015 N017 N019 N005 N010 N009 N013 N001 N002 0 IN N012 N008 N007 N004 N003 N018 LTC3857-1
R4 N003 RUN 100K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3857-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3857.asc
V1 IN 0 10
C1 N010 N011 .1µ
L1 N011 N012 7.2µ Rpar=2K
R1 N012 OUT2 .01
D1 N001 N010 BAT54
R2 OUT2 N016 193K
R3 N016 0 20K
C2 N020 0 .001µ
M§Q1 IN N005 N008 N008 Si7884DP
C3 N009 N008 .1µ
L2 N008 N007 3.3µ Rpar=2K
R4 N007 OUT1 .007
D2 N001 N009 BAT54
R5 OUT1 N015 62.5K
R6 N015 0 20K
C4 N019 0 .001µ
C5 N001 0 4.7µ
R7 N001 N003 100K
R8 N001 N004 100K
C6 OUT2 0 150µ Rser=50m
C7 OUT1 0 150µ Rser=50m
C8 N017 0 680p Rser=15K
XU1 OUT1 0 0 NC_01 NC_02 0 RUN RUN OUT2 N012 N016 N018 N020 N004 N006 N011 N010 N014 N001 N002 0 IN N013 N009 N008 N005 N003 N001 N019 N017 N015 N007 LTC3857
M§Q2 N008 N013 0 0 Si7884DP
M§Q3 IN N006 N011 N011 Si7884DP
M§Q4 N011 N014 0 0 Si7884DP
V2 RUN 0 5
C9 N018 0 680p Rser=15K
Rload1 OUT1 0 .66
Rload2 OUT2 0 2.4
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3857.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3858-1.asc
V1 IN 0 10
C1 N009 N010 .1µ
L1 N010 N011 7.2µ Rpar=2K
R1 N011 OUT2 .008
D1 N001 N009 BAT54
R2 OUT2 N015 422K
R3 N015 0 44.2K
C2 0 N019 .001µ
M§Q3 IN N004 N007 N007 Si7884DP
C4 N008 N007 .1µ
L2 N007 N006 3.3µ Rpar=2K
R5 N006 OUT1 .006
D2 N001 N008 BAT54
R6 OUT1 N014 215K
R7 N014 0 68.1K
C5 0 N018 .001µ
C6 N001 0 4.7µ
C7 OUT2 0 150µ Rser=50m
C8 OUT1 0 150µ Rser=50m
C9 N016 0 820p Rser=15K Cpar=150p
Rload1 OUT1 0 .66
Rload2 OUT2 0 2.4
M§Q1 N007 N012 0 0 Si7884DP
M§Q2 IN N005 N010 N010 Si7884DP
M§Q4 N010 N013 0 0 Si7884DP
V2 RUN 0 5
C3 N017 0 680p Rser=27K Cpar=100p
C10 N014 OUT1 15p
C11 OUT2 N015 39p
R4 N003 RUN 100K
XU1 N016 N014 N006 OUT1 0 0 0 RUN RUN OUT2 N011 N015 N017 N019 N005 N010 N009 N013 N001 N002 0 IN N012 N008 N007 N004 N003 N018 LTC3858-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3858-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3858-2.asc
V1 IN 0 12
C1 N010 N011 .1µ
L1 N011 N012 7.2µ Rpar=2K
R1 N012 OUT2 .01
D1 N001 N010 BAT54
R2 OUT2 N016 193K
R3 N016 0 20K
C2 0 N020 .001µ
M§Q1 IN N005 N008 N008 Si7884DP
C3 N009 N008 .1µ
L2 N008 N007 3.3µ Rpar=2K
R4 N007 OUT1 .007
D2 N001 N009 BAT54
R5 OUT1 N015 62.5K
R6 N015 0 20K
C4 0 N019 .001µ
C5 N001 0 4.7µ
R7 N001 N003 100K
R8 N001 N004 100K
C6 OUT2 0 150µ Rser=50m
C7 OUT1 0 150µ Rser=50m
C8 N017 0 680p Rser=15K
M§Q2 N008 N013 0 0 Si7884DP
M§Q3 IN N006 N011 N011 Si7884DP
M§Q4 N011 N014 0 0 Si7884DP
V2 RUN 0 5
C9 N018 0 680p Rser=15K
XU1 OUT1 0 0 NC_01 NC_02 0 RUN RUN OUT2 N012 N016 N018 N020 N004 N006 N011 N010 N014 N001 N002 0 IN N013 N009 N008 N005 N003 N001 N019 N017 N015 N007 LTC3858-2
Rload2 OUT2 0 2.4
Rload1 OUT1 0 .66
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3858-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3858.asc
V1 IN 0 12
C1 N010 N011 .1µ
L1 N011 N012 7.2µ Rpar=2K
R1 N012 OUT2 .01
D1 N001 N010 BAT54
R2 OUT2 N016 193K
R3 N016 0 20K
C2 0 N020 .001µ
M§Q3 IN N005 N008 N008 Si7884DP
C4 N009 N008 .1µ
L2 N008 N007 3.3µ Rpar=2K
R5 N007 OUT1 .007
D2 N001 N009 BAT54
R6 OUT1 N015 62.5K
R7 N015 0 20K
C5 0 N019 .001µ
C6 N001 0 4.7µ
R8 N001 N003 100K
R9 N001 N004 100K
C7 OUT2 0 150µ Rser=50m
C8 OUT1 0 150µ Rser=50m
C9 N017 0 680p Rser=15K
Rload1 OUT1 0 .66
Rload2 OUT2 0 2.4
M§Q1 N008 N013 0 0 Si7884DP
M§Q2 IN N006 N011 N011 Si7884DP
M§Q4 N011 N014 0 0 Si7884DP
V2 RUN 0 5
C3 N018 0 680p Rser=15K
XU1 OUT1 0 0 NC_01 NC_02 0 RUN RUN OUT2 N012 N016 N018 N020 N004 N006 N011 N010 N014 N001 N002 0 IN N013 N009 N008 N005 N003 N001 N019 N017 N015 N007 LTC3858
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3858.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3859.asc
XU1 0 NC_01 NC_02 IN N018 N011 N023 0 NC_03 NC_04 NC_05 OUT2 N017 N022 N024 N008 NC_06 N012 N016 N014 N020 N001 NC_07 OUT3 N021 N013 N015 N019 N006 N003 N004 N002 NC_08 N007 N010 N009 N005 OUT1 0 LTC3859
V1 IN 0 6
L1 N018 N019 1.2µ
R1 N018 IN 2m
M§Q1 OUT3 N015 N019 N019 BSC027N04LS
M§Q2 N019 N021 0 0 BSC018N04LS
C1 OUT3 0 220µ Rser=1m
C2 N013 N019 .1µ
R2 N011 OUT3 499K
R3 0 N011 68.1K
C3 N008 0 .001µ
C4 N007 0 .001µ
C5 0 N001 4.7µ
C6 N018 IN .001µ
D1 N001 N013 BAT54
C7 N023 0 .01µ Rser=3.6K Cpar=820p
M§Q3 OUT3 N002 N004 N004 BSZ097N04LS
M§Q4 N004 N006 0 0 BSZ097N04LS
C9 N003 N004 .1µ
D2 N001 N003 BAT54
L2 N004 N005 4.9µ Rser=4m
R4 N005 OUT1 6m
C10 OUT1 0 220µ Rser=5m
C11 N005 OUT1 .001µ
R5 N009 OUT1 357K
R6 0 N009 68.1K
C12 N010 0 1500p Cpar=100p Rser=15K
M§Q5 OUT3 N012 N016 N016 BSZ097N04LS
M§Q6 N016 N020 0 0 BSZ097N04LS
C13 N014 N016 .1µ
D3 N001 N014 BAT54
L3 N016 N017 6.5µ Rser=4m
R7 N017 OUT2 8m
C14 OUT2 0 68µ Rser=3m
C15 N017 OUT2 .001µ
R8 N022 OUT2 649K
R9 0 N022 68.1K
C16 N024 0 2200p Rser=15K Cpar=68p
Rload1 OUT1 0 1
Rload2 OUT2 0 2.8
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3859.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3859AL.asc
V1 IN 0 6
L1 N018 N019 1.2µ
R1 N018 IN 2m
M§Q1 OUT3 N013 N019 N019 BSC027N04LS
M§Q2 N019 N021 0 0 BSC018N04LS
C1 OUT3 0 220µ Rser=1m
C2 N015 N019 0.1µ
R2 N010 OUT3 499K
R3 0 N010 68.1K
C3 N008 0 0.0047µ
C4 N007 0 0.0047µ
C5 IntVcc 0 4.7µ
C6 N018 IN 0.001µ
D1 IntVcc N015 BAT54
C7 N023 0 0.01µ Rser=3.6K Cpar=820p
M§Q3 OUT3 N002 N004 N004 BSZ097N04LS
M§Q4 N004 N006 0 0 BSZ097N04LS
C9 N003 N004 0.1µ
D2 IntVcc N003 BAT54
L2 N004 N005 4.9µ Rser=4m
R4 N005 OUT1 6m
C10 OUT1 0 220µ Rser=5m
C11 N005 OUT1 0.001µ
R5 N009 OUT1 357K
R6 0 N009 68.1K
C12 N011 0 1500p Cpar=100p Rser=15K
M§Q5 OUT3 N012 N016 N016 BSZ097N04LS
M§Q6 N016 N020 0 0 BSZ097N04LS
C13 N014 N016 0.1µ
D3 IntVcc N014 BAT54
L3 N016 N017 6.5µ Rser=4m
R7 N017 OUT2 8m
C14 OUT2 0 68µ Rser=3m
C15 N017 OUT2 0.001µ
R8 N022 OUT2 649K
R9 0 N022 68.1K
C16 N024 0 2200p Rser=15K Cpar=68p
Rload1 OUT1 0 1
Rload2 OUT2 0 2.8
R10 N001 OUT3 100K
XU1 0 NC_01 NC_02 IN N018 N010 N023 0 NC_03 NC_04 NC_05 OUT2 N017 N022 N024 N008 NC_06 N012 N016 N014 N020 IntVcc NC_07 OUT3 N021 N015 N013 N019 N006 N003 N004 N002 N001 N007 N011 N009 N005 OUT1 0 LTC3859AL
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3859AL.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3860.asc
XU1 N001 N020 N021 N023 0 OUT N021 N001 N022 N002 NC_01 NC_02 0 NC_03 NC_04 N016 N005 N001 N019 OUT OUT N018 N011 N004 N015 NC_05 N006 N003 0 MP_06 IN N022 LTC3860
V1 IN 0 12
V2 N001 0 5
C1 0 N003 100p
R1 0 N002 43.5K
R2 N001 N006 100K
XU2 MP_07 MP_08 N013 N010 N017 0 N016 N001 N001 N009 LTC4449
M§Q1 IN N013 N010 N010 RJK0305DPB
M§Q2 N010 N017 0 0 RJK0301DPB
L1 N010 OUT .3µ Rser=.5m Rpar=5K
R3 N010 N019 2.74K
C2 N019 OUT .22µ
XU3 MP_09 MP_10 N012 N007 N014 0 N015 N001 N001 N008 LTC4449
M§Q3 IN N012 N007 N007 RJK0305DPB
M§Q4 N007 N014 0 0 RJK0301DPB
L2 N007 OUT .3µ Rser=.5m Rpar=5K
R4 N007 N018 2.74K
C3 N018 OUT .22µ
R5 0 N011 49.9K
C4 OUT 0 330µ X6 Rser=10m
C5 OUT 0 47µ X6 Rser=3m
R6 N020 N023 20K
R7 0 N020 20K
C6 N021 N020 220p Rser=12.7K Cpar=33p
D1 N001 N008 1N5818
C7 N008 N007 .22µ
D2 N001 N009 1N5818
C8 N009 N010 .22µ
C9 N022 0 .005µ
C10 N020 N023 1500p Rser=1.33K
Rload OUT 0 24m
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3860.sub
.lib LTC4449.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3861-1.asc
V1 IN 0 12
V2 N001 0 5
C1 0 N002 100p
R1 0 N022 28.7K
R2 N001 N005 100K
XU2 MP_01 MP_02 N012 N009 N016 0 N015 N001 N001 N008 LTC4449
M§Q1 IN N012 N009 N009 RJK0305DPB
M§Q2 N009 N016 0 0 RJK0301DPB
L1 N009 OUT .47µ Rser=.7m Rpar=5K
R3 N009 N018 2.87K
C2 N018 OUT .22µ
XU3 MP_03 MP_04 N011 N006 N013 0 N014 N001 N001 N007 LTC4449
M§Q3 IN N011 N006 N006 RJK0305DPB
M§Q4 N006 N013 0 0 RJK0301DPB
L2 N006 OUT .47µ Rser=.7m Rpar=5K
R4 N006 N017 2.87K
C3 N017 OUT .22µ
R5 0 N010 59K
C4 OUT 0 330µ X6 Rser=10m
C5 OUT 0 100µ X4 Rser=3m
R6 N019 N023 20K
R7 0 N019 20K
C6 N020 N019 1000p Rser=13K Cpar=220p
D1 N001 N007 1N5818
C7 N007 N006 .22µ
D2 N001 N008 1N5818
C8 N008 N009 .22µ
C9 N021 0 .005µ
C10 N019 N023 1000p Rser=221
Rload OUT 0 20m
XU1 N001 N019 N020 N023 0 OUT N020 N001 N021 N022 NC_05 NC_06 0 NC_07 NC_08 N015 N004 N001 N018 OUT OUT N017 N010 N003 N014 NC_09 N005 N002 0 NC_10 IN N021 LTC3861-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3861-1.sub
.lib LTC4449.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3861.asc
V1 IN 0 12
XU1 MP_01 MP_02 N006 N001 N008 0 N009 N003 N003 N002 LTC4449
M§Q1 IN N006 N001 N001 BSC010NE2LS
L1 N001 OUT .47µ Rser=.74m Rpar=5K
R1 N001 N012 2.87K
C1 N012 OUT .22µ
C2 OUT 0 330µ X6 Rser=10m
C3 OUT 0 100µ X4 Rser=3m
R2 OUT N017 10K
R3 N017 0 10K
D1 N003 N002 1N5818
C4 N002 N001 .22µ
C5 N015 N016 3300p Rser=280 Rpar=10K
XU2 N015 N014 N017 0 N016 NC_03 NC_04 NC_05 N014 N003 NC_06 N019 NC_07 NC_08 NC_09 NC_10 NC_11 N010 NC_12 N003 0 N013 OUT OUT N012 MP_13 N018 NC_14 N009 NC_15 NC_16 N020 NC_17 IN NC_18 N003 LTC3861
M§Q2 N001 N008 0 0 BSC010NE2LS
XU3 MP_19 MP_20 N007 N005 N011 0 N010 N003 N003 N004 LTC4449
M§Q3 IN N007 N005 N005 BSC010NE2LS
L2 N005 OUT .47µ Rser=.74m Rpar=5K
R4 N005 N013 2.87K
C6 N013 OUT .22µ
D2 N003 N004 1N5818
C7 N004 N005 .22µ
M§Q4 N005 N011 0 0 BSC010NE2LS
C8 N014 N015 4700p Rser=5.9K Cpar=100p
R5 N018 0 59K
R6 N019 0 28K
C9 N020 0 100p
V2 N003 0 5
Rload OUT 0 20m
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3861.sub
.lib LTC4449.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3862-1.asc
M§Q1 N001 N005 N006 N006 Si7370DP
L1 IN N001 19.4µ Rser=5m Rpar=5K
D1 N001 OUT PDS760
R1 N009 0 66.5K
R2 OUT N011 475K
R3 N011 0 12.4K
R4 IN N004 84.5K
R5 N004 0 24.9K
V1 IN 0 10
C1 OUT 0 100µ Rser=10m
R6 N006 0 6m
C2 0 N002 4.7µ
C3 0 N013 .002µ
C4 0 N003 .001µ
C5 0 N012 .01µ Rser=68.1K Cpar=100p
L2 IN N007 19.4µ Rser=5m Rpar=5K
R7 N010 0 6m
M§Q2 N007 N008 N010 N010 Si7370DP
D2 N007 OUT PDS760
XU1 0 NC_01 NC_02 0 N009 N013 N012 N011 0 NC_03 NC_04 0 N010 0 MP_05 N008 0 N005 N002 IN N004 0 N006 N003 LTC3862-1
Rload OUT 0 20
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC3862-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3862-2.asc
M§Q1 N001 N005 N006 N006 Si7370DP
L1 IN N001 16µ Rser=5m Rpar=5K
R1 N009 0 110K
R2 OUT N011 796K
R3 N011 0 12.4K
R4 IN N004 100K
R5 N004 0 24.9K
V1 IN 0 24
C1 OUT 0 100µ x2 Rser=10m
R6 N006 0 3.3m
C2 0 N002 4.7µ
C3 0 N013 .01µ
C4 0 N003 .001µ
C5 0 N012 .01µ Rser=12.1K Cpar=220p
L2 IN N007 16µ Rser=5m Rpar=5K
R7 N010 0 3.3m
M§Q2 N007 N008 N010 N010 Si7370DP
D1 N007 OUT MBR20100CT
XU1 0 NC_01 NC_02 0 N009 N013 N012 N011 0 NC_03 NC_04 0 N010 0 MP_05 N008 0 N005 N002 IN N004 0 N006 N003 LTC3862-2
D2 N001 OUT MBR20100CT
Rload OUT 0 11.4
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3.5m startup
.lib LTC3862-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3862.asc
M§Q1 N001 N005 N006 N006 Si7370DP
L1 IN N001 19.4µ Rser=5m Rpar=5K
D1 N001 OUT PDS760
R1 N009 0 66.5K
R2 OUT N011 475K
R3 N011 0 12.4K
R4 IN N004 84.5K
R5 N004 0 24.9K
V1 IN 0 10
C1 OUT 0 100µ Rser=20m
R6 N006 0 6m
C2 0 N002 4.7µ
XU1 0 NC_01 NC_02 0 N009 N013 N012 N011 0 NC_03 NC_04 0 N010 0 MP_05 N008 0 N005 N002 IN N004 0 N006 N003 LTC3862
C3 0 N013 .002µ
C4 0 N003 .001µ
C5 0 N012 .01µ Rser=50K Cpar=100p
L2 IN N007 19.4µ Rser=5m Rpar=5K
R7 N010 0 6m
M§Q2 N007 N008 N010 N010 Si7370DP
D2 N007 OUT PDS760
Rload OUT 0 20
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC3862.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3863.asc
C1 N004 0 2700p Rser=14.7K
V1 IN 0 12
C2 IN N001 .47µ
R1 IN N003 16m
M1 N007 N005 N003 N003 FDS6675
D1 OUT N007 B540C
L1 N007 0 10µ Rser=20m
R3 OUT N006 511K
R4 N006 N009 80.6K
C3 0 OUT 33µ x2 Rser=.04
Rload OUT 0 2.94
V2 N002 0 PULSE(0 2 .2m 10n 10n 1u 2.86u)
XU1 N002 N008 0 NC_01 N009 N004 N006 NC_02 N001 N003 IN N005 0 LTC3863
R5 N008 0 61.9K
C4 0 OUT 150µ x2 Rser=.1
C5 N006 N009 68p
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3863.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3864.asc
XU1 N002 0 0 NC_01 N006 N004 N008 NC_02 N001 N003 IN N005 0 LTC3864
C1 N004 0 3300p Rser=9.09K
V1 IN 0 24
C2 IN N001 .47µ
R1 IN N003 25m
M1 N007 N005 N003 N003 Si7469DP
D1 0 N007 PDS5100
L1 N007 OUT 10µ Rser=20m
R2 OUT N008 100K
R3 OUT N006 422K
R4 N006 0 80.6K
C3 OUT 0 47µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
Rload OUT 0 2.5
V2 N002 0 PULSE(0 2 .2m 10n 10n 1u 2.86u)
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3864.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3865-1.asc
V1 IN 0 6
C1 N006 N007 .1µ
L1 N007 N008 .47µ Rpar=2K
D1 INTVcc N006 BAT54
M§Q3 IN N001 N004 N004 Si7884DP
C4 N005 N004 .1µ
L2 N004 N003 .47µ Rpar=2K
R5 N003 OUT1 2m
D2 INTVcc N005 BAT54
C6 INTVcc 0 4.7µ
C8 OUT1 0 540µ
C9 N011 0 1000p Rser=10K Cpar=100p
Rload1 OUT1 0 .1
M§Q1 N004 N009 0 0 Si7884DP
M§Q2 IN N002 N007 N007 Si7884DP
M§Q4 N007 N010 0 0 Si7884DP
C3 N012 0 1000p Rser=15K Cpar=100p
R4 N015 0 162K
C10 N013 0 .002µ
C11 N014 0 .002µ
R1 N008 OUT2 2m
C2 OUT2 0 540µ
Rload2 OUT2 0 .08
XU1 NC_01 N003 OUT1 MP_02 OUT1 N013 N011 0 NC_03 0 N012 N014 OUT2 MP_04 OUT2 N008 NC_05 0 MP_06 NC_07 NC_08 N007 N002 MP_09 N006 0 N010 NC_10 INTVcc IN N009 0 N005 N001 N004 NC_11 INTVcc N015 LTC3865-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3865-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3865.asc
V1 IN 0 6
C1 N006 N007 .1µ
L1 N007 N008 .47µ Rpar=2K
D1 INTVcc N006 BAT54
M§Q3 IN N001 N004 N004 Si7884DP
C4 N005 N004 .1µ
L2 N004 N003 .47µ Rpar=2K
R5 N003 OUT1 2m
D2 INTVcc N005 BAT54
C6 INTVcc 0 4.7µ
C8 OUT1 0 540µ
C9 N011 0 1000p Rser=10K Cpar=100p
Rload1 OUT1 0 .1
M§Q1 N004 N009 0 0 Si7884DP
M§Q2 IN N002 N007 N007 Si7884DP
M§Q4 N007 N010 0 0 Si7884DP
C3 N012 0 1000p Rser=15K Cpar=100p
XU1 NC_01 N003 OUT1 MP_02 OUT1 N013 N011 0 NC_03 0 N012 N014 OUT2 MP_04 OUT2 N008 NC_05 0 NC_06 NC_07 NC_08 N007 N002 MP_09 N006 0 N010 NC_10 INTVcc IN N009 0 N005 N001 N004 NC_11 INTVcc N015 LTC3865
R4 N015 0 162K
C10 N013 0 .002µ
C11 N014 0 .002µ
R1 N008 OUT2 2m
C2 OUT2 0 540µ
Rload2 OUT2 0 .08
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3865.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3866.asc
XU1 N010 N002 N012 N013 N018 N017 0 OUT N011 OUT N014 N008 N016 0 N009 N007 N005 N003 N001 IN NC_01 N015 N004 N006 0 LTC3866
V1 IN 0 12
C1 0 N001 4.7µ
R1 N010 0 100K
C2 N013 0 1500p Rser=10K Cpar=220p
C3 N012 0 .002µ
D1 N001 N003 CMDSH2-3
C4 N003 N007 .1µ
M§Q1 IN N005 N007 N007 BSC0901NS
M§Q2 N007 N009 0 0 BSC0901NS
L1 N007 OUT .33µ Rser=.32m
C5 OUT 0 470µ x4 V=2.5 Irms=5 Rser=0.01 Lser=0 mfg="KEMET" pn="T530D477M2R5ASE010" type="Tantalum"
R2 N007 N011 4.64K
R3 N007 N014 931
C6 N011 OUT 220n
C7 OUT N014 220n
R4 N017 N018 30.1K
R5 N018 0 20K
R6 OUT 0 50m
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC3866.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3867.asc
XU1 NC_01 N013 N014 N015 N016 N010 N001 N012 N009 N011 NC_02 0 N001 NC_03 IN N001 N007 0 N005 N004 N002 N003 NC_04 N008 0 LTC3867
V1 IN 0 12
C1 0 N001 4.7µ
M§Q1 IN N004 N005 N005 RJK0305DPB
M§Q2 N005 N007 0 0 RJK0301DPB
L1 N005 N006 .4µ Rser=.47m
R1 N006 OUT 2m
C2 OUT 0 100µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C575OX5ROJI07M" type="X5R"
C3 OUT 0 330µ x2 V=2.5 Irms=2.9 Rser=0.015 Lser=0 mfg="KEMET" pn="T520V337M2R5ASE015" type="Tantalum"
R2 N009 N006 100
R3 N011 OUT 100
R4 OUT N013 10
R5 N014 0 10
R6 N015 N016 75K
R7 N016 0 49.9K
C4 N012 0 .001µ
C5 N010 0 330p Rser=49.9K Cpar=100p
R8 N008 0 37.4K
R9 N003 N001 100K
C6 N002 N005 .1µ
D1 N001 N002 CMDSH2-3
Rload OUT 0 .1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3867.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3868-1.asc
V1 IN 0 10
C1 N009 N010 .1µ
L1 N010 N011 7.2µ Rpar=2K
R1 N011 OUT2 .008
D1 N001 N009 BAT54
R2 OUT2 N015 422K
R3 N015 0 44.2K
C2 0 N019 .001µ
M§Q3 IN N004 N007 N007 Si7884DP
C4 N008 N007 .1µ
L2 N007 N006 3.3µ Rpar=2K
R5 N006 OUT1 .006
D2 N001 N008 BAT54
R6 OUT1 N014 215K
R7 N014 0 68.1K
C5 0 N018 .001µ
C6 N001 0 4.7µ
C7 OUT2 0 150µ Rser=50m
C8 OUT1 0 150µ Rser=50m
C9 N016 0 820p Rser=15K Cpar=150p
Rload1 OUT1 0 .66
Rload2 OUT2 0 2.4
M§Q1 N007 N012 0 0 Si7884DP
M§Q2 IN N005 N010 N010 Si7884DP
M§Q4 N010 N013 0 0 Si7884DP
V2 RUN 0 5
C3 N017 0 680p Rser=27K Cpar=100p
C10 N014 OUT1 15p
C11 OUT2 N015 39p
R4 N003 RUN 100K
XU1 N016 N014 N006 OUT1 0 0 0 RUN RUN OUT2 N011 N015 N017 N019 N005 N010 N009 N013 N001 N002 0 IN N012 N008 N007 N004 N003 N018 LTC3868-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3868-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3868.asc
V1 IN 0 12
C1 N010 N011 .1µ
L1 N011 N012 7.2µ Rpar=2K
R1 N012 OUT2 .01
D1 N001 N010 BAT54
R2 OUT2 N016 193K
R3 N016 0 20K
C2 0 N020 .001µ
M§Q3 IN N005 N008 N008 Si7884DP
C4 N009 N008 .1µ
L2 N008 N007 3.3µ Rpar=2K
R5 N007 OUT1 .007
D2 N001 N009 BAT54
R6 OUT1 N015 62.5K
R7 N015 0 20K
C5 0 N019 .001µ
C6 N001 0 4.7µ
R8 N001 N003 100K
R9 N001 N004 100K
C7 OUT2 0 150µ Rser=50m
C8 OUT1 0 150µ Rser=50m
C9 N017 0 680p Rser=15K
Rload1 OUT1 0 .66
Rload2 OUT2 0 2.4
M§Q1 N008 N013 0 0 Si7884DP
M§Q2 IN N006 N011 N011 Si7884DP
M§Q4 N011 N014 0 0 Si7884DP
V2 RUN 0 5
C3 N018 0 680p Rser=15K
XU1 OUT1 0 0 NC_01 NC_02 0 RUN RUN OUT2 N012 N016 N018 N020 N004 N006 N011 N010 N014 N001 N002 0 IN N013 N009 N008 N005 N003 N001 N019 N017 N015 N007 LTC3868
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3868.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3869-2.asc
M§Q1 IN N002 N004 N004 FDS6680A
M§Q2 N004 N008 0 0 FDS6680A
C1 N004 N005 .1µ
D1 N001 N005 1N5817
C2 N001 0 4.7µ
L1 N004 OUT1 3.2µ Rser=6m Rpar=2K
C3 N010 OUT1 .1µ
R1 N012 0 20K
R2 OUT1 N012 147K
C4 OUT1 0 47µ
C5 N014 0 470p Rser=15K
C6 N016 0 .001µ
V1 IN 0 10
M§Q3 IN N003 N007 N007 FDS6680A
M§Q4 N007 N009 0 0 FDS6680A
C7 N007 N006 .1µ
D2 N001 N006 1N5817
C8 N011 OUT2 .1µ
R3 N013 0 20K
R4 OUT2 N013 90.9K
C9 OUT2 0 56µ
L2 N007 OUT2 2.2µ Rser=10m Rpar=2K
R5 OUT1 N020 20K
C10 N015 0 470p Rser=15K
C11 N017 0 .001µ
R6 N010 N004 2.2K
R7 N007 N011 2.2K
R8 N021 0 122K
XU1 N016 N010 OUT1 N012 N021 NC_01 N018 N014 0 N019 N015 N013 OUT2 N011 N017 N003 N007 N006 N009 0 N001 MP_02 N008 IN N005 N004 N002 N020 NC_03 LTC3869-2
Rload1 OUT1 0 1
Rload2 OUT2 0 .66
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran .6m startup
.lib LTC3869-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3869.asc
M§Q1 IN N002 N004 N004 FDS6680A
M§Q2 N004 N008 0 0 FDS6680A
C1 N004 N005 .1µ
D1 N001 N005 1N5817
C2 N001 0 4.7µ
L1 N004 OUT1 3.2µ Rser=10m Rpar=2K
C3 N010 OUT1 .1µ
R1 N012 0 20K
R2 OUT1 N012 147K
C4 OUT1 0 47µ
C5 N014 0 470p Rser=15K
C6 N016 0 .001µ
V1 IN 0 10
M§Q3 IN N003 N007 N007 FDS6680A
M§Q4 N007 N009 0 0 FDS6680A
C7 N007 N006 .1µ
D2 N001 N006 1N5817
C8 N011 OUT2 .1µ
R3 N013 0 20K
R4 OUT2 N013 90.9K
C9 OUT2 0 56µ
L2 N007 OUT2 2.2µ Rser=10m Rpar=2K
R5 OUT1 N020 20K
C10 N015 0 470p Rser=15K
C11 N017 0 .001µ
R6 N010 N004 2.2K
R7 N007 N011 2.2K
XU1 N016 N010 OUT1 N012 N021 NC_01 N018 N014 0 N019 N015 N013 OUT2 N011 N017 N003 N007 N006 N009 0 N001 N001 N008 IN N005 N004 N002 N020 NC_02 LTC3869
R8 N021 0 122K
Rload1 OUT1 0 1
Rload2 OUT2 0 .66
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran .6m startup
.lib LTC3869.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3870-1.asc
V1 IN 0 12
M§Q1 IN N004 N006 N006 RJK0305DPB
M§Q2 N006 N008 0 0 RJK0301DPB
L1 N007 OUT0 .56µ Rser=1.61m
C3 N013 OUT0 .22µ
R1 N007 N013 1.58K
C4 N014 0 2200p Rser=6.04K Cpar=220p
C5 OUT1 0 530µ X2 Rser=5m
R2 OUT1 0 .0825
R3 N016 N020 10K
R4 0 N016 15.8k
R6 N021 N022 4.99K
R9 N017 N020 30.1K
R10 0 N017 3.57K
C6 N015 0 4700p Rser=4.99K Cpar=220p
M§Q3 IN N005 N007 N007 RJK0305DPB
M§Q4 N007 N011 0 0 RJK0301DPB
L2 N006 OUT1 1µ Rser=2.3m
C7 N003 N007 .1µ
D2 N002 N003 CMDSH2-3
C8 N012 OUT1 .22µ
R11 N006 N012 2K
C9 OUT0 0 530µ X2 Rser=5m
R12 OUT0 0 .045
R13 N022 N019 10K
C10 N020 0 1µ
C11 N022 0 1µ
XU1 OUT0 0 N012 OUT1 N015 N013 OUT0 N021 NC_01 MP_02 MP_03 MP_04 MP_05 N019 N018 MP_06 N017 NC_07 N016 MP_08 MP_09 N020 MP_10 MP_11 N022 N014 OUT1 MP_12 MP_13 N009 N002 MP_14 N002 MP_15 IN MP_16 N002 N010 MP_17 MP_18 0 LTC3887-1 VIN_ON=5.5 VIN_OFF=5 Vout_0=1.8 Vout_1=2.5 Ilim0_range=1 Ilim1_range=1 OC_limit0=1 OC_limit1=1 Mode_ll=2 Fault_response=0 Retry_delay=.1m Freq=500K PHs_0=0 PHs_1=180 Ton0_delay=.3m Ton0_rise=.5m Ton1_delay=.3m Ton1_rise=.5m Toff0_delay=.2m Toff0_fall=.3m Toff1_delay=.2m Toff1_fall=.3m Vout0_range=0 Vout1_range=0
C12 0 N002 1µ
XU2 MP_19 MP_20 N005 N007 N011 0 N010 N002 N002 N003 LTC4449
C1 N001 N006 .1µ
D1 N002 N001 CMDSH2-3
XU3 MP_21 MP_22 N004 N006 N008 0 N009 N002 N002 N001 LTC4449
XU4 0 N035 OUT0 N019 N018 OUT1 N034 0 N014 N036 N023 N021 0 N031 MP_23 N023 MP_24 NC_25 N023 IN MP_26 N023 MP_27 N032 N018 N019 MP_28 N015 0 LTC3870-1
C2 N023 0 1µ
R7 N018 N022 10K
L3 N029 OUT0 .56µ Rser=1.61m
C13 N035 OUT0 .22µ
R5 N029 N035 1.58K
M§Q5 IN N027 N029 N029 RJK0305DPB
M§Q6 N029 N033 0 0 RJK0301DPB
C14 N025 N029 .1µ
D3 N023 N025 CMDSH2-3
XU5 MP_29 MP_30 N027 N029 N033 0 N032 N023 N023 N025 LTC4449
R8 N036 0 100K
M§Q7 IN N026 N028 N028 RJK0305DPB
M§Q8 N028 N030 0 0 RJK0301DPB
L4 N028 OUT1 1µ Rser=2.3m
C15 N034 OUT1 .22µ
R14 N028 N034 2K
C16 N024 N028 .1µ
D4 N023 N024 CMDSH2-3
XU6 MP_31 MP_32 N026 N028 N030 0 N031 N023 N023 N024 LTC4449
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.1m startup
* Please read the following notes carefully, since the model presents different user interface\nthan the real part.\n \n(1) All PMBus communication and memory address related functions and pins are not modeled. \n \n(2) Changes to parameter values during simulation run will not have any effect, unless the\nsimulation is stopped and restarted. This is different from the operation of the part, which will\n respond to the commanded changes while running. \n \n(3) Share_clk is not modeled. The default time reference of LTspice is used as the common time \nbase for all time related parameters.\n \n(4) The following parameters can be defined, by right-clicking the symbol of LTC3887. Different \nnomenclature from the datasheet is adopted here. If any value of these parameters are set beyond \nthe scope discribed in the datasheet, the resulting simulation outcomes are not meaningful.\n \n     VIN_ON & VIN_OFF -- in volts, set the unit start/stop input voltages;\n     Freq -- in Hz, sets switching frequency as one of values of 250K, 350K, \n                425K, 500K, 575K, 650K, 750K, 1000K. FREQ_CFG pin needs to float \n                (or short to VDD25), to make the value be in effect;\n     PHs_0 & PHs_1 -- in degree,  set phase angle related to SYNC signal. \n                Certain combinations are restricted as in datasheet. FREQ_CFG \n                pin needs to float (or short to VDD25), to make the value be in effect;\n     Ton0_delay & Ton0_rise; Ton1_delay & Ton1_rise -- in sec, set delay and soft-start timers for \n                channel0 and channel1. Initialization time is not modeled;\n     Toff0_delay & Toff0_fall; Toff1_delay & Toff1_fall -- in sec, set delay and soft-off timers for \n                channel0 and channel1;\n     Vout_0 & Vout_1 -- in volt, set output voltages respectively;\n     Vout0_range & Vout1_range -- set maximum output range, with value 0\n                                                      5.5V; value 1 for 2.75V\n     Ilim0_range & Ilim1_range -- set maximum sensed peak current range, with value 0\n                           for low 50mV, and 1 for high 75mV;\n     OC_limit0 & OC_limit1 -- set ratio of peak current limit to the maximum value defined\n                      by Ilimit_range. It must be one of values: 0.5, 0.572, 0.642, \n                      0.714, 0.786, 0.858, 0.928, 1;\n     Mode_II -- sets light load operation mode: 0 for discontinuous, 2 for forced continuous;\n     Fault_response -- sets the response mode of the unit to occuring faults:\n                                 0 for ignore, 1 for latch up, 2 for Hiccup after Retry_delay time;\n     Retry_delay -- in sec, sets the timer before the unit turns on after a fault;
.lib LTC3870-1.sub
.lib LTC3887-1.sub
.lib LTC4449.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3870.asc
V1 IN 0 12
C1 0 N001 1µ
M§Q1 IN N002 N004 N004 RJK0305DPB
M§Q2 N004 N008 0 0 RJK0301DPB
L1 N004 OUT1 .56µ Rser=1.61m
C2 N005 N004 .1µ
D1 N001 N005 CMDSH2-3
C3 N010 OUT1 .2µ
R1 N004 N010 1.74K
C4 N012 0 2200p Rser=4.99K Cpar=220p
C5 OUT1 0 530µ Rser=5m
R2 OUT1 0 .06
R3 N014 N019 24.9K
R4 0 N014 11.3K
R5 N021 N017 10K
R6 N020 N021 4.99K
R7 N015 N019 10K
R8 0 N015 15.8K
R9 N016 N019 20K
R10 0 N016 12.7K
C6 N013 0 4700p Rser=4.99K Cpar=220p
M§Q3 IN N003 N007 N007 RJK0305DPB
M§Q4 N007 N009 0 0 RJK0301DPB
L2 N007 OUT0 1µ Rser=2.3m
C7 N006 N007 .1µ
D2 N001 N006 CMDSH2-3
C8 N011 OUT0 .2µ
R11 N007 N011 2.15K
C9 OUT0 0 530µ Rser=5m
Rload0 OUT0 0 .11
C10 N019 0 1µ
C11 N021 0 1µ
XU1 OUT0 0 N010 OUT1 N013 N011 OUT0 N020 MP_01 MP_02 MP_03 MP_04 MP_05 N018 N017 MP_06 N016 N015 N014 NC_07 0 N019 MP_08 MP_09 N021 N012 OUT1 MP_10 N004 N002 N005 N008 N001 0 IN N009 N006 N003 N007 MP_11 0 LTC3880 VIN_ON=5.5 VIN_OFF=5 Vout_0=1.6 Vout_1=2.5 Ilim0_range=0 Ilim1_range=0 OC_limit0=1 OC_limit1=1 Mode_ll=2 Fault_response=0 Retry_delay=.1m Freq=500K PHs_0=0 PHs_1=180 Ton0_delay=.3m Ton0_rise=.5m Ton1_delay=.3m Ton1_rise=.5m Toff0_delay=.2m Toff0_fall=.3m Toff1_delay=.2m Toff1_fall=.3m Vout0_range=0 Vout1_range=0
C12 N022 0 4.7µ
R14 N021 N018 10K
M§Q5 IN N024 N028 N028 RJK0305DPB
M§Q6 N028 N030 0 0 RJK0301DPB
L3 N028 OUT0 1µ Rser=2.3m
C13 N027 N028 .1µ
D3 N022 N027 CMDSH2-3
C14 N032 OUT0 .2µ
R13 N028 N032 2.15K
C15 OUT0 0 530µ Rser=5m
R12 N033 0 100K
M§Q7 IN N023 N025 N025 RJK0305DPB
M§Q8 N025 N029 0 0 RJK0301DPB
L4 N025 OUT1 .56µ Rser=1.61m
C16 N026 N025 .1µ
D4 N022 N026 CMDSH2-3
C17 N031 OUT1 .2µ
R15 N025 N031 1.74K
C18 OUT1 0 530µ Rser=5m
XU2 0 N032 OUT0 N018 N017 OUT1 N031 0 N012 N033 0 N020 0 N023 N025 N026 N029 NC_12 N022 IN N030 N027 N028 N024 N017 N018 0 N013 0 LTC3870
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran  1.2m startup
* Please read the following notes carefully, since the model presents different user interface\nthan the real part does.\n \n(1) All PMBus communication and memory address related functions and pins are not modeled. \n \n(2) Changes to all parameter values during the simulation running will not be in effect, unless the\nsimulation is stopped and restarted. This is different from the operation of the part, which will\n respond to the commanded changes while running. \n \n(3) Share_clk is not modeled. The default time reference of LTspice is used as the common time \nbase for all time related parameters.\n \n(4) The following parameters can be defined, by right-clicking the symbol of LTC3880. Different \nnomenclature from the datasheet is adopted here. If any value of these parameters are set beyond \nthe scope discribed in the datasheet, the resulting simulation outcomes are not meaningful.\n \n     VIN_ON & VIN_OFF -- in volts, set the unit start/stop input voltages;\n     Freq -- in Hz, sets switching frequency as one of values of 250K, 350K, \n                425K, 500K, 575K, 650K, 750K, 1000K. FREQ_CFG pin needs to float \n                (or short to VDD25), to make the value be in effect;\n     PHs_0 & PHs_1 -- in degree,  set phase angle related to SYNC signal. \n                Certain combinations are restricted as in datasheet. FREQ_CFG \n                pin needs to float (or short to VDD25), to make the value be in effect;\n     Ton0_delay & Ton0_rise; Ton1_delay & Ton1_rise -- in sec, set delay and soft-start timers for \n                channel0 and channel1. Initialization time is not modeled;\n     Toff0_delay & Toff0_fall; Toff1_delay & Toff1_fall -- in sec, set delay and soft-off timers for \n                channel0 and channel1;\n     Vout_0 & Vout_1 -- in volt, set output voltages respectively;\n     Vout0_range & Vout1_range -- set maximum output range, with value 0\n                                                      for 4.096V (CH0) and 5.5V (CH1); value 1\n                                                      for 2.75V\n     Ilim0_range & Ilim1_range -- set maximum sensed peak current range, with value 0\n                           for low 50mV, and 1 for high 75mV;\n     OC_limit0 & OC_limit1 -- set ratio of peak current limit to the maximum value defined\n                      by Ilimit_range. It must be one of values: 0.5, 0.572, 0.642, \n                      0.714, 0.786, 0.858, 0.928, 1;\n     Mode_II -- sets light load operation mode: 0 for discontinuous, 1 for Burst,\n                      2 for forced continuous;\n     Fault_response -- sets the response mode of the unit to occuring faults:\n                                 0 for ignore, 1 for latch up, 2 for Hiccup after Retry_delay time;\n     Retry_delay -- in sec, sets the timer before the unit turns on after a fault;
.lib LTC3870.sub
.lib LTC3880.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3871.asc
XU1 NC_01 N025 N022 N023 N005 N011 0 N007 N006 N026 N027 N014 N017 OUT N016 NC_02 N011 NC_03 NC_04 NC_05 MP_06 N020 N021 N019 N024 0 OUT MP_07 N003 MP_08 N002 MP_09 N004 MP_10 0 N015 N010 N013 N012 MP_11 NC_12 NC_13 N018 NC_14 NC_15 N008 OUT N009 LTC3871
V1 IN 0 48
M1 IN N004 N001 N001 Si7489DP
R1 N001 N002 2.2
C1 0 N003 4.7µ
M2 N001 N012 N013 N013 BSC123N08NS3 m=2
M3 N013 N015 0 0 BSC042NE7NS3 m=2
L1 N013 N008 10µ Rser=2.4m
R2 N008 OUT 3m
C2 N010 N013 .22µ
D1 N003 N010 BAT46WJ
C3 OUT N009 .22µ
R3 OUT N009 300
R4 N009 N013 3.74K
M4 N001 N020 N021 N021 BSC123N08NS3 m=2
M5 N021 N024 0 0 BSC042NE7NS3 m=2
L2 N021 N016 10µ Rser=2.4m
R5 N016 OUT 3m
C4 N019 N021 .22µ
D2 N003 N019 BAT46WJ
C5 OUT N017 .22µ
R6 OUT N017 300
R7 N017 N021 3.74K
C6 OUT 0 10µ x2 V=25 Irms=7.16 Rser=0.00732742 Lser=0 mfg="KEMET" pn="C1206C106K3PAC" type="X5R"
C7 OUT 0 1µ x2 V=16 Irms=3.41 Rser=0.0133158 Lser=0 mfg="KEMET" pn="C1206C105K4RAC" type="X7R"
C8 OUT 0 100µ x2 V=25 Irms=2.02896 Rser=0.06 Lser=0 mfg="KEMET" pn="T521X107M025ATE060" type="Tantalum"
R8 OUT N025 90.9K
R9 N025 0 10K
R10 OUT N026 100K
R11 N026 0 10K
R12 IN N007 649K
R13 N007 0 10K
R14 IN N006 243K
R15 N006 0 10K
R16 IN N005 499K
R17 N005 0 12.7K
C9 N011 0 4.7µ
C10 N002 0 .1µ
R19 N014 0 280K
R20 N018 0 41.2K
C11 N022 0 10n Rser=1.5K Cpar=470p
C12 N023 0 10n Rser=1.5K Cpar=470p
C13 N027 0 10p
Rload OUT 0 .48
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC3871.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3872.asc
XU1 IN N005 N006 0 N003 IN N002 N001 LTC3872
M§Q1 N001 N003 0 0 Si3460DV
L1 IN N001 2.2µ
V1 IN 0 3.3
C1 N002 0 100p
C2 N004 0 4700p
D1 N001 OUT 1N5817
C3 OUT 0 10µ
R1 OUT N006 38K
R2 N006 0 12K
R3 N005 N004 6.81K
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC3872.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3873-5.asc
M§Q1 N001 N003 0 0 Si4820DY
V1 IN 0 5
C1 N004 0 4700p Rser=11.8K
L1 IN N001 10µ Rser=20m
D1 N001 OUT B520C
C2 OUT 0 150µ Rser=15m
R1 OUT N005 108K
R2 N005 0 12K
XU1 IN N004 N005 0 N003 IN N002 N001 LTC3873-5
C3 N002 0 1000p
Rload OUT 0 6
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 7m startup
.lib LTC3873-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3873.asc
M§Q1 N003 N005 N006 N006 Si4848DY
V1 IN 0 48
C1 N009 0 .0022µ Rser=7.5K
C2 OUT 0 100µ
R1 OUT N007 38.3K
R2 N007 0 12.1K
XU1 N008 N009 N007 0 N005 N002 N004 N006 LTC3873
L1 N003 IN 25µ Rser=100m
L2 N001 0 .25µ Rser=5m
R3 IN N002 20K
C3 N002 0 4.7µ
D1 N001 OUT MBR735
R4 N006 0 68m
C4 N004 0 .01µ
Rload OUT 0 2.5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 25m startup
K1 L1 L2 1
.lib LTC3873.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3874-1.asc
XU1 N018 N004 N024 N027 N033 N031 0 OUT N019 OUT N028 N012 N029 0 N015 N011 N010 N006 N003 IN NC_01 NC_02 N009 0 0 LTC3866
V1 IN 0 12
C1 0 N003 4.7µ
R1 N018 0 100K
C2 N027 0 1500p Rser=10K Cpar=220p
C3 N024 0 .002µ
D1 N003 N006 CMDSH2-3
C4 N006 N011 .1µ
M1 IN N010 N011 N011 BSC050NE2LS
M2 N011 N015 0 0 BSC010NE2LS
L1 N011 OUT .33µ Rser=.32m
C5 OUT 0 100µ x6 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C575OX5ROJI07M" type="X5R"
R2 N011 N019 4.64K
R3 N011 N028 931
C6 N019 OUT 220n
C7 OUT N028 220n
R4 N031 N033 30.1K
R5 N033 0 20K
Rload1 OUT 0 16.7m
C8 OUT 0 330µ x6 V=6.3 Irms=2.2 Rser=0.025 Lser=0 mfg="KEMET" pn="T520V337M006ASE025" type="Tantalum"
R6 N003 N009 120K
R7 N003 N012 30.1K
R8 N012 0 10K
R9 N003 N005 1K
Q1 N005 N029 0 0 2N3904
XU2 N009 N026 OUT N004 N004 OUT N025 N009 N027 N032 0 N005 N002 N021 MP_03 N001 MP_04 NC_05 N001 IN MP_06 N001 MP_07 N022 N030 N030 N001 N027 0 LTC3874-1
XU3 MP_08 MP_09 N014 N017 N023 0 N022 N001 N001 N008 LTC4449
XU4 MP_10 MP_11 N013 N016 N020 0 N021 N001 N001 N007 LTC4449
M3 IN N014 N017 N017 BSC050NE2LS
M4 N017 N023 0 0 BSC010NE2LS
M5 IN N013 N016 N016 BSC050NE2LS
M6 N016 N020 0 0 BSC010NE2LS
R10 N032 0 75K
L2 N017 OUT .33µ Rser=.32m
R11 N017 N026 931
C9 N026 OUT 220n
C10 N001 0 4.7µ
R12 N016 N025 931
C11 N025 OUT 220n
L3 N016 OUT .33µ Rser=.32m
C12 N008 N017 .1µ
D2 N001 N008 CMDSH2-3
R13 N030 N001 120K
M7 N030 N024 N009 N009 2N7002
R14 N001 N002 20K
R15 N002 0 10K
C13 N007 N016 .1µ
D3 N001 N007 CMDSH2-3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC3866.sub
.lib LTC3874-1.sub
.lib LTC4449.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3874.asc
XU1 N018 N002 N022 N025 N030 N029 0 OUT N019 OUT N026 N012 N027 0 N015 N011 N008 N007 N006 IN NC_01 NC_02 N001 0 0 LTC3866
V1 IN 0 12
C1 0 N006 4.7µ
R1 N018 0 100K
C2 N025 0 1500p Rser=10K Cpar=220p
C3 N022 0 .002µ
D1 N006 N007 CMDSH2-3
C4 N007 N011 .1µ
M1 IN N008 N011 N011 BSC050NE2LS
M2 N011 N015 0 0 BSC010NE2LS
L1 N011 OUT .33µ Rser=.32m
C5 OUT 0 100µ x6 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C575OX5ROJI07M" type="X5R"
R2 N011 N019 4.64K
R3 N011 N026 931
C6 N019 OUT 220n
C7 OUT N026 220n
R4 N029 N030 30.1K
R5 N030 0 20K
Rload OUT 0 16.7m
C8 OUT 0 330µ x6 V=6.3 Irms=2.2 Rser=0.025 Lser=0 mfg="KEMET" pn="T520V337M006ASE025" type="Tantalum"
C9 0 N004 4.7µ
R6 N006 N001 120K
D2 N004 N010 CMDSH2-3
C10 N010 N017 .1µ
M3 IN N014 N017 N017 BSC050NE2LS
M4 N017 N021 0 0 BSC010NE2LS
L2 N017 OUT .33µ Rser=.32m
R8 N017 N024 931
C12 N024 OUT 220n
D3 N004 N009 CMDSH2-3
C11 N009 N016 .1µ
M5 IN N013 N016 N016 BSC050NE2LS
M6 N016 N020 0 0 BSC010NE2LS
L3 N016 OUT .33µ Rser=.32m
R7 N016 N023 931
C13 N023 OUT 220n
R9 N031 0 75K
R10 N004 N028 120K
M7 N028 N022 N001 N001 2N7002
R11 N006 N012 30.1K
R12 N012 0 10K
R13 N004 N005 20K
R14 N005 0 10K
R15 N006 N003 1K
XU2 N001 N023 OUT N002 N002 OUT N024 N001 N025 N031 0 N003 N005 N014 N017 N010 N021 NC_03 N004 IN N020 N009 N016 N013 N028 N028 N004 N025 0 LTC3874
Q1 N003 N027 0 0 2N3904
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC3866.sub
.lib LTC3874.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3875.asc
XU1 N018 N015 0 N017 N017 N016 0 N018 N012 OUT N014 NC_01 NC_02 NC_03 N019 NC_04 NC_05 NC_06 NC_07 N008 N004 N006 N010 NC_08 N002 IN N009 N005 N003 N007 NC_09 NC_10 NC_11 NC_12 N001 NC_13 NC_14 N013 OUT N011 0 LTC3875
V1 IN 0 12
C1 0 N002 4.7µ
M1 IN N003 N007 N007 BSC050NE2LS
M2 N007 N009 0 0 BSC010NE2LSI
L1 N007 OUT .3µ Rser=.32m
C2 N005 N007 .1µ
D1 N002 N005 BAT54
C3 N011 OUT 220n
C4 OUT N013 220n
R1 N007 N011 845
R2 N007 N013 4.22K
R3 OUT N015 20K
R4 N015 0 20K
C5 N017 0 1500p Rser=15K Cpar=200p
C6 N018 0 .005µ
M3 IN N004 N008 N008 BSC050NE2LS
M4 N008 N010 0 0 BSC010NE2LSI
L2 N008 OUT .3µ Rser=.32m
C7 N006 N008 .1µ
D2 N002 N006 BAT54
C8 N012 OUT 220n
C9 OUT N014 220n
R5 N008 N012 845
R6 N008 N014 4.22K
R7 OUT N016 20K
R8 N016 0 20K
R9 N019 0 122K
C10 OUT 0 470µ x2 V=4 Irms=6.5 Rser=0.006 Lser=0 mfg="KEMET" pn="T530D477M004ASE006" type="Tantalum"
C11 OUT 0 470µ x2 V=4 Irms=6.5 Rser=0.006 Lser=0 mfg="KEMET" pn="T530D477M004ASE006" type="Tantalum"
Rload OUT 0 20m
R10 N002 N001 30K
R11 N001 0 10K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC3875.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3876.asc
R1 N017 0 100K
V1 IN 0 10
C1 0 N001 4.7µ
M§Q1 IN N002 N006 N006 BSC093N04LS
M§Q2 N006 N008 0 0 BSC035N04LS
D1 N001 N004 MBRS140
C2 N004 N006 .1µ
L1 N006 OUT1 .47µ Rser=2.1m
R2 N010 N006 3.57K
R3 N010 OUT1 15K
C3 N010 OUT1 .1µ
C4 OUT1 0 330µ X2 V=2.5 Irms=3.7 Rser=0.009 Lser=0 mfg="KEMET" pn="T520V337M2R5ASE009" type="Tantalum"
C5 OUT1 0 100µ V=6.3 Irms=3.2 Rser=0.012 Lser=0 mfg="KEMET" pn="T520V107M006ASE012" type="Tantalum"
C6 N012 0 1000p Rser=15K
C7 N014 0 .001µ
R4 OUT1 N016 30.1K
R5 N016 0 20K
M§Q3 IN N003 N007 N007 BSC093N04LS
M§Q4 N007 N009 0 0 BSC035N04LS
D2 N001 N005 MBRS140
C8 N005 N007 .1µ
L2 N007 OUT2 .47µ Rser=2.1m
R6 N011 N007 3.57K
R7 N011 OUT2 15K
C9 N011 OUT2 .1µ
C10 OUT2 0 330µ V=2.5 Irms=3.7 Rser=0.009 Lser=0 mfg="KEMET" pn="T520V337M2R5ASE009" type="Tantalum"
C11 OUT2 0 100µ V=6.3 Irms=3.2 Rser=0.012 Lser=0 mfg="KEMET" pn="T520V107M006ASE012" type="Tantalum"
C12 N013 0 1000p Rser=15K Cpar=220p
C13 N015 0 2.2µ
XU1 N001 N013 N001 NC_01 NC_02 NC_03 0 N017 N001 N012 N014 N016 0 N010 OUT1 N001 NC_04 NC_05 N004 N002 N006 N008 N001 IN 0 N001 NC_06 N001 N009 N007 N003 N005 N001 OUT1 N015 OUT2 N011 OUT2 LTC3876
Rload2 OUT2 0 75m
Rload1 OUT1 0 75m
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 750u startup
.lib LTC3876.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3878.asc
M§Q1 N003 N010 0 0 RJK0301DPB
R1 IN N001 432K
R2 OUT N007 5.11K
R3 N007 0 10K
D1 N006 N005 1N5818
C1 N006 0 4.7µ
M§Q2 IN N002 N003 N003 RJK0305DPB
L1 N003 OUT .56µ Rpar=1K
C2 OUT 0 750µ
R4 N009 N008 20K
C3 N008 0 120p
V1 IN 0 12
C4 N004 0 .001µ
C5 N003 N005 .22µ
XU1 N004 NC_01 NC_02 NC_03 N009 0 N001 N007 MP_04 IN N006 N010 0 N003 N002 N005 LTC3878
Rload OUT 0 .08
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC3878.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3879.asc
M§Q1 N003 N010 0 0 RJK0301DPB
R1 IN N001 432K
R2 OUT N007 10K
R3 N007 0 10K
D1 N006 N005 1N5818
C1 N006 0 4.7µ
M§Q2 IN N002 N003 N003 RJK0305DPB
L1 N003 OUT .56µ Rpar=100
C2 OUT 0 660µ Rser=5m
R4 N009 N008 27K
C3 N008 0 220p
V1 IN 0 12
C4 N004 0 .001µ
C5 N003 N005 .22µ
XU1 N004 NC_01 NC_02 NC_03 N009 0 N001 N007 NC_04 IN N006 N010 0 N003 N002 N005 LTC3879
Rload OUT 0 .08
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3879.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3880-1.asc
V1 IN 0 12
M§Q1 IN N002 N004 N004 RJK0305DPB
M§Q2 N004 N008 0 0 RJK0301DPB
L1 N004 OUT1 .56µ Rser=1.61m
C1 N005 N004 .1µ
D1 N001 N005 CMDSH2-3
C2 N010 OUT1 .22µ
R1 N004 N010 1.58K
C3 N012 0 2200p Rser=4.99K Cpar=220p
C4 OUT1 0 530µ Rser=5m
R2 N014 N020 24.9K
R3 0 N014 11.3K
R4 N017 N018 10K
R5 N021 N017 4.99K
R6 N015 N020 10K
R7 0 N015 15.8K
R8 N016 N020 20K
R9 0 N016 12.7K
C5 N013 0 4700p Rser=4.99K Cpar=220p
M§Q3 IN N003 N007 N007 RJK0305DPB
M§Q4 N007 N009 0 0 RJK0301DPB
L2 N007 OUT0 1µ Rser=2.3m
C6 N006 N007 .1µ
D2 N001 N006 CMDSH2-3
C7 N011 OUT0 .22µ
R10 N007 N011 2K
C8 OUT0 0 530µ Rser=5m
R11 N017 N019 10K
V2 N001 0 5
C9 N017 0 1µ
XU1 OUT0 0 N010 OUT1 N013 N011 OUT0 N021 MP_01 MP_02 MP_03 MP_04 MP_05 N019 N018 MP_06 N016 N015 N014 NC_07 0 N020 MP_08 MP_09 N017 N012 OUT1 MP_10 N004 N002 N005 N008 N001 0 IN N009 N006 N003 N007 MP_11 0 LTC3880-1 VIN_ON=5.5 VIN_OFF=5 Vout_0=1.6 Vout_1=2.5 Ilim0_range=0 Ilim1_range=0 OC_limit0=1 OC_limit1=1 Mode_ll=2 Fault_response=0 Retry_delay=.1m Freq=500K PHs_0=0 PHs_1=180 Ton0_delay=.3m Ton0_rise=.5m Ton1_delay=.3m Ton1_rise=.5m Toff0_delay=.2m Toff0_fall=.3m Toff1_delay=.2m Toff1_fall=.3m Vout0_range=0 Vout1_range=0
Rload0 OUT0 0 .22
Rload1 OUT1 0 .12
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
* Please read the following notes carefully, since the model presents different user interface\nthan the real part does.\n \n(1) All PMBus communication and memory address related functions and pins are not modeled. \n \n(2) Changes to all parameter values during the simulation running will not be in effect, unless the\nsimulation is stopped and restarted. This is different from the operation of the part, which will\n respond to the commanded changes while running. \n \n(3) Share_clk is not modeled. The default time reference of LTspice is used as the common time \nbase for all time related parameters.\n \n(4) The following parameters can be defined, by right-clicking the symbol of LTC3880. Different \nnomenclature from the datasheet is adopted here. If any value of these parameters are set beyond \nthe scope discribed in the datasheet, the resulting simulation outcomes are not meaningful.\n \n     VIN_ON & VIN_OFF -- in volts, set the unit start/stop input voltages;\n     Freq -- in Hz, sets switching frequency as one of values of 250K, 350K, \n                425K, 500K, 575K, 650K, 750K, 1000K. FREQ_CFG pin needs to float \n                (or short to VDD25), to make the value be in effect;\n     PHs_0 & PHs_1 -- in degree,  set phase angle related to SYNC signal. \n                Certain combinations are restricted as in datasheet. FREQ_CFG \n                pin needs to float (or short to VDD25), to make the value be in effect;\n     Ton0_delay & Ton0_rise; Ton1_delay & Ton1_rise -- in sec, set delay and soft-start timers for \n                channel0 and channel1. Initialization time is not modeled;\n     Toff0_delay & Toff0_fall; Toff1_delay & Toff1_fall -- in sec, set delay and soft-off timers for \n                channel0 and channel1;\n     Vout_0 & Vout_1 -- in volt, set output voltages respectively;\n     Vout0_range & Vout1_range -- set maximum output range, with value 0\n                                                      for 4.096V (CH0) and 5.5V (CH1); value 1\n                                                      for 2.75V\n     Ilim0_range & Ilim1_range -- set maximum sensed peak current range, with value 0\n                           for low 50mV, and 1 for high 75mV;\n     OC_limit0 & OC_limit1 -- set ratio of peak current limit to the maximum value defined\n                      by Ilimit_range. It must be one of values: 0.5, 0.572, 0.642, \n                      0.714, 0.786, 0.858, 0.928, 1;\n     Mode_II -- sets light load operation mode: 0 for discontinuous, 1 for Burst,\n                      2 for forced continuous;\n     Fault_response -- sets the response mode of the unit to occuring faults:\n                                 0 for ignore, 1 for latch up, 2 for Hiccup after Retry_delay time;\n     Retry_delay -- in sec, sets the timer before the unit turns on after a fault;
.lib LTC3880-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3880.asc
V1 IN 0 12
C1 0 N001 1µ
M§Q1 IN N002 N004 N004 RJK0305DPB
M§Q2 N004 N008 0 0 RJK0301DPB
L1 N004 OUT1 .56µ Rser=1.61m
C2 N005 N004 .1µ
D1 N001 N005 CMDSH2-3
C3 N010 OUT1 .22µ
R1 N004 N010 1.58K
C4 N012 0 2200p Rser=4.99K Cpar=220p
C5 OUT1 0 530µ Rser=5m
R2 OUT1 0 .12
R3 N014 N020 24.9K
R4 0 N014 11.3K
R5 N017 N018 10K
R6 N021 N017 4.99K
R7 N015 N020 10K
R8 0 N015 15.8K
R9 N016 N020 20K
R10 0 N016 12.7K
C6 N013 0 4700p Rser=4.99K Cpar=220p
M§Q3 IN N003 N007 N007 RJK0305DPB
M§Q4 N007 N009 0 0 RJK0301DPB
L2 N007 OUT0 1µ Rser=2.3m
C7 N006 N007 .1µ
D2 N001 N006 CMDSH2-3
C8 N011 OUT0 .22µ
R11 N007 N011 2K
C9 OUT0 0 530µ Rser=5m
R12 OUT0 0 .22
R13 N017 N019 10K
C10 N020 0 1µ
C11 N017 0 1µ
XU1 OUT0 0 N010 OUT1 N013 N011 OUT0 N021 MP_01 MP_02 MP_03 MP_04 MP_05 N019 N018 MP_06 N016 N015 N014 NC_07 0 N020 MP_08 MP_09 N017 N012 OUT1 MP_10 N004 N002 N005 N008 N001 0 IN N009 N006 N003 N007 MP_11 0 LTC3880 VIN_ON=5.5 VIN_OFF=5 Vout_0=1.6 Vout_1=2.5 Ilim0_range=0 Ilim1_range=0 OC_limit0=1 OC_limit1=1 Mode_ll=2 Fault_response=0 Retry_delay=.1m Freq=500K PHs_0=0 PHs_1=180 Ton0_delay=.3m Ton0_rise=.5m Ton1_delay=.3m Ton1_rise=.5m Toff0_delay=.2m Toff0_fall=.3m Toff1_delay=.2m Toff1_fall=.3m Vout0_range=0 Vout1_range=0
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran  1.2m startup
* Please read the following notes carefully, since the model presents different user interface\nthan the real part does.\n \n(1) All PMBus communication and memory address related functions and pins are not modeled. \n \n(2) Changes to all parameter values during the simulation running will not be in effect, unless the\nsimulation is stopped and restarted. This is different from the operation of the part, which will\n respond to the commanded changes while running. \n \n(3) Share_clk is not modeled. The default time reference of LTspice is used as the common time \nbase for all time related parameters.\n \n(4) The following parameters can be defined, by right-clicking the symbol of LTC3880. Different \nnomenclature from the datasheet is adopted here. If any value of these parameters are set beyond \nthe scope discribed in the datasheet, the resulting simulation outcomes are not meaningful.\n \n     VIN_ON & VIN_OFF -- in volts, set the unit start/stop input voltages;\n     Freq -- in Hz, sets switching frequency as one of values of 250K, 350K, \n                425K, 500K, 575K, 650K, 750K, 1000K. FREQ_CFG pin needs to float \n                (or short to VDD25), to make the value be in effect;\n     PHs_0 & PHs_1 -- in degree,  set phase angle related to SYNC signal. \n                Certain combinations are restricted as in datasheet. FREQ_CFG \n                pin needs to float (or short to VDD25), to make the value be in effect;\n     Ton0_delay & Ton0_rise; Ton1_delay & Ton1_rise -- in sec, set delay and soft-start timers for \n                channel0 and channel1. Initialization time is not modeled;\n     Toff0_delay & Toff0_fall; Toff1_delay & Toff1_fall -- in sec, set delay and soft-off timers for \n                channel0 and channel1;\n     Vout_0 & Vout_1 -- in volt, set output voltages respectively;\n     Vout0_range & Vout1_range -- set maximum output range, with value 0\n                                                      for 4.096V (CH0) and 5.5V (CH1); value 1\n                                                      for 2.75V\n     Ilim0_range & Ilim1_range -- set maximum sensed peak current range, with value 0\n                           for low 50mV, and 1 for high 75mV;\n     OC_limit0 & OC_limit1 -- set ratio of peak current limit to the maximum value defined\n                      by Ilimit_range. It must be one of values: 0.5, 0.572, 0.642, \n                      0.714, 0.786, 0.858, 0.928, 1;\n     Mode_II -- sets light load operation mode: 0 for discontinuous, 1 for Burst,\n                      2 for forced continuous;\n     Fault_response -- sets the response mode of the unit to occuring faults:\n                                 0 for ignore, 1 for latch up, 2 for Hiccup after Retry_delay time;\n     Retry_delay -- in sec, sets the timer before the unit turns on after a fault;
.lib LTC3880.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3882-1.asc
C1 OUT 0 470µ X4 Rser=25m
C2 OUT 0 100µ X2 Rser=3m
XU2 MP_01 MP_02 N009 N006 N013 0 N012 N001 N004 N005 LTC4449
L1 N006 OUT .2µ Rser=.3m Rpar=5K
R1 N006 N015 3.09K
C3 N015 OUT .22µ
D1 N004 N005 1N5818
C4 N005 N006 .22µ
V1 N004 0 5
Rload1 OUT 0 82.5m
M§Q1 IN N009 N006 N006 BSC050N04LS
M§Q2 N006 N013 0 0 BSC017N04NS
V2 IN 0 32
XU3 MP_03 MP_04 N008 N002 N010 0 N011 N001 N004 N003 LTC4449
M§Q3 IN N008 N002 N002 BSC050N04LS
L2 N002 OUT .2µ Rser=.3m Rpar=5K
R2 N002 N014 3.09K
C5 N014 OUT .22µ
D2 N004 N003 1N5818
C6 N003 N002 .22µ
M§Q4 N002 N010 0 0 BSC017N04NS
C7 N001 0 2.2µ
C8 N019 0 1µ
C9 N018 0 100p
C10 N017 OUT 200p Rser=1.07K
C11 N016 N017 270p Rser=100K Cpar=11p
R3 N007 N001 2K
XU1 N017 N016 OUT 0 NC_05 NC_06 N018 OUT N016 N001 0 NC_07 N007 N019 NC_08 MP_09 MP_10 N011 N004 MP_11 0 N014 OUT OUT N015 N001 MP_12 N004 N012 MP_13 MP_14 N018 0 IN NC_15 N004 MP_16 NC_17 LTC3882-1 Vout_0=1 Vout_1=1 Iout0_fault=29.75 Iout1_fault=29.75 Iout0_warn=20 Iout1_warn=20 Iout0_gain=1m Iout1_gain=1m Vout0_AVP=0 Vout1_AVP=1 Freq=500K PHAS_0=0 PHAS_1=180 Ton0_delay=.3m Ton0_rise=.5m Ton1_delay=.3m Ton1_rise=.5m Toff0_delay=.2m Toff0_fall=.3m Toff1_delay=.2m Toff1_fall=.3m Vout0_rng=0 Vout1_rng=0
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
* Please read the following notes carefully, since the model presents different user interface\nthan the real part does.\n \n(1) All PMBus communication and memory address related functions and pins are not modeled. \n \n(2) Changes to all parameter values during the simulation running will not be in effect, unless the\nsimulation is stopped and restarted. This is different from the operation of the part, which will\n respond to the commanded changes while running. \n \n(3) Share_clk is not modeled. The default time reference of LTspice is used as the common time \nbase for all time related parameters.\n \n(4) The following parameters can be defined, by right-clicking the symbol of LTC3882. Different \nnomenclature from the datasheet is adopted here. If any value of these parameters are set beyond \nthe scope discribed in the datasheet, the resulting simulation outcomes are not meaningful.\n \n    Freq -- in Hz, sets switching frequency as one of values of 250K, 300K, 350K, \n                400K, 450K, 500K, 600K, 750K, 900K, 1000K, 1250K. FREQ_CFG pin needs to float \n                (or short to VDD25), to make the value be in effect;\n     PHAS_0 & PHAS_1 -- in degree,  set phase angle related to SYNC signal. \n                Certain combinations are restricted as in datasheet. PHAS_CFG \n                pin needs to float (or short to VDD25), to make the value be in effect;\n     Ton0_delay & Ton0_rise; Ton1_delay & Ton1_rise -- in sec, set delay and soft-start timers for \n                channel0 and channel1. Initialization time is not modeled;\n     Toff0_delay & Toff0_fall; Toff1_delay & Toff1_fall -- in sec, set delay and soft-off timers for \n                channel0 and channel1;\n     Vout_0 & Vout_1 -- in volt, set output voltages respectively. Vout#_CFG pin needs to float \n                (or short to VDD25), to make the value be in effect;\n     Vout0_range & Vout1_range -- set maximum output range, with value 0\n                                                      for 5.5V; value 1 for 2.75V;\n     Iout0_fault & Iout1_fault -- in Amper, set maximum inductor peak current value, OC will be triggered \n                                               when the value is exceeded;\n     Iout0_warn & Iout1_warn -- in aMper, set the average load current maximum value, which will be used  \n                                                with Vout#_AVP to define the AVP operation;\n     Iout0_gain & Iout1_gain -- in Ohm, set sensing resistor or inductor DCR values used in the circuit;\n     Vout0_AVP & Vout1_AVP -- set the maximum value reference will reduce at Iout#_warn level:
.tran 1m startup
.lib LTC3882-1.sub
.lib LTC4449.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3882.asc
V1 IN 0 32
XU1 MP_01 MP_02 N008 N003 N012 0 N010 N001 N005 N004 LTC4449
M§Q1 IN N008 N003 N003 BSC050N04LS
L1 N003 OUT .2µ Rser=.3m Rpar=5K
R1 N003 N014 3.09K
C1 N014 OUT .22µ
C2 OUT 0 470µ X4 Rser=25m
C3 OUT 0 100µ X2 Rser=3m
D1 N005 N004 1N5818
C4 N004 N003 .22µ
C5 N017 OUT 200p Rser=1.07K
M§Q2 N003 N012 0 0 BSC017N04NS
XU3 MP_03 MP_04 N009 N007 N013 0 N011 N001 N005 N006 LTC4449
L2 N007 OUT .2µ Rser=.3m Rpar=5K
R4 N007 N015 3.09K
C6 N015 OUT .22µ
D2 N005 N006 1N5818
C7 N006 N007 .22µ
C8 N016 N017 270p Rser=100K Cpar=11p
C9 N018 0 100p
V2 N005 0 5
Rload OUT 0 82.5m
M§Q3 IN N009 N007 N007 BSC050N04LS
M§Q4 N007 N013 0 0 BSC017N04NS
C10 N001 0 2.2µ
C11 N019 0 1µ
R2 N002 N001 2K
XU2 N017 N016 OUT 0 NC_05 NC_06 N018 OUT N016 N001 0 NC_07 N002 N019 NC_08 MP_09 NC_10 N010 N005 MP_11 0 N014 OUT OUT N015 N001 MP_12 N005 N011 NC_13 MP_14 N018 MP_15 IN MP_16 N005 LTC3882 Vout_0=1 Vout_1=1 Iout0_fault=29.75 Iout1_fault=29.75 Iout0_warn=20 Iout1_warn=20 Iout0_gain=1m Iout1_gain=1m Vout0_AVP=0 Vout1_AVP=1 PWM0_Protocol=0 PWM1_Protocol=0 Freq=500K PHAS_0=0 PHAS_1=180 Ton0_delay=.3m Ton0_rise=.5m Ton1_delay=.3m Ton1_rise=.5m Toff0_delay=.2m Toff0_fall=.3m Toff1_delay=.2m Toff1_fall=.3m Vout0_rng=0 Vout1_rng=0
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
* Please read the following notes carefully, since the model presents different user interface\nthan the real part does.\n \n(1) All PMBus communication and memory address related functions and pins are not modeled. \n \n(2) Changes to all parameter values during the simulation running will not be in effect, unless the\nsimulation is stopped and restarted. This is different from the operation of the part, which will\n respond to the commanded changes while running. \n \n(3) Share_clk is not modeled. The default time reference of LTspice is used as the common time \nbase for all time related parameters.\n \n(4) The following parameters can be defined, by right-clicking the symbol of LTC3882. Different \nnomenclature from the datasheet is adopted here. If any value of these parameters are set beyond \nthe scope discribed in the datasheet, the resulting simulation outcomes are not meaningful.\n \n    Freq -- in Hz, sets switching frequency as one of values of 250K, 300K, 350K, \n                400K, 450K, 500K, 600K, 750K, 900K, 1000K, 1250K. FREQ_CFG pin needs to float \n                (or short to VDD25), to make the value be in effect;\n     PHAS_0 & PHAS_1 -- in degree,  set phase angle related to SYNC signal. \n                Certain combinations are restricted as in datasheet. PHAS_CFG \n                pin needs to float (or short to VDD25), to make the value be in effect;\n     Ton0_delay & Ton0_rise; Ton1_delay & Ton1_rise -- in sec, set delay and soft-start timers for \n                channel0 and channel1. Initialization time is not modeled;\n     Toff0_delay & Toff0_fall; Toff1_delay & Toff1_fall -- in sec, set delay and soft-off timers for \n                channel0 and channel1;\n     Vout_0 & Vout_1 -- in volt, set output voltages respectively. Vout#_CFG pin needs to float \n                (or short to VDD25), to make the value be in effect;\n     Vout0_range & Vout1_range -- set maximum output range, with value 0\n                                                      for 5.5V; value 1 for 2.75V;\n     Iout0_fault & Iout1_fault -- in Amper, set maximum inductor peak current value, OC will be triggered \n                                               when the value is exceeded;\n     Iout0_warn & Iout1_warn -- in aMper, set the average load current maximum value, which will be used  \n                                                with Vout#_AVP to define the AVP operation;\n     Iout0_gain & Iout1_gain -- in Ohm, set sensing resistor or inductor DCR values used in the circuit;\n     Vout0_AVP & Vout1_AVP -- set the maximum value reference will reduce at Iout#_warn level:\n     PWM0_Protocol & PWM1_Protocol-- sets TG/BG output rules: 0 for 3-state PWM output; 1 for 2-state PWM output with active-high EN;\n                                 2 for 2-state PWM output with active-low open drain disable; 4 for indenpendent TG/BG outputs.
.lib LTC3882.sub
.lib LTC4449.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3883-1.asc
V1 IN 0 12
R1 IN N001 5m
R2 IN N002 100
R3 N001 N003 100
C1 N002 N003 1µ
C2 N002 0 10n
C3 N003 0 10n
C5 N013 0 1µ
C6 N006 0 1µ
C7 N018 0 2200p Rser=4.99K Cpar=100p
R4 N006 N007 10K
R5 N006 N009 10K
R6 N006 N011 5K
R7 N013 N016 20K
R8 N016 0 12.7K
R9 N013 N015 24.9K
R10 N015 0 9.09K
R11 N013 N017 10K
R12 N017 0 23.2K
M1 N001 N005 N010 N010 BSC050N03LS
M2 N010 N012 0 0 BSC011N03LS
C8 N008 N010 .1µ
D1 N004 N008 CMDSH2-3
L1 N010 OUT .56µ Rser=1.8m
R13 N010 N014 1.4K
C9 N014 OUT .22µ
C10 OUT 0 330µ V=6.3 Irms=6.6 Rser=0.006 Lser=0 mfg="KEMET" pn="T530Y337M006ATE006" type="Tantalum"
C11 OUT 0 100µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C575OX5ROJI07M" type="X5R"
Rload OUT 0 90m
V2 N004 0 5
XU1 OUT 0 N003 N002 N018 N014 OUT N011 N009 MP_01 MP_02 MP_03 MP_04 N007 MP_05 MP_06 N016 N015 MP_07 N017 MP_08 N013 MP_09 MP_10 N006 MP_11 MP_12 MP_13 MP_14 MP_15 MP_16 MP_17 N004 0 IN N012 N008 N005 N010 MP_18 0 LTC3883-1 VIN_ON=5.5 VIN_OFF=5 Vout=1.6 Ilim_range=0 OC_limit=1 Mode_ll=2 Fault_response=0 Retry_delay=.1m Freq=500K PHs=0 Ton_delay=.3m Ton_rise=.5m Toff_delay=.2m Toff_fall=.3m Vout_range=0
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC3883-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3883.asc
XU1 OUT 0 N003 N002 N018 N014 OUT N011 N009 MP_01 MP_02 MP_03 MP_04 N007 MP_05 MP_06 N016 N015 MP_07 N017 MP_08 N013 MP_09 MP_10 N006 MP_11 MP_12 MP_13 MP_14 MP_15 MP_16 MP_17 N004 0 IN N012 N008 N005 N010 MP_18 0 LTC3883 VIN_ON=5.5 VIN_OFF=5 Vout=1.6 Ilim_range=1 OC_limit=1 Mode_ll=2 Fault_response=0 Retry_delay=.1m Freq=500K PHs=0 Ton_delay=.3m Ton_rise=.5m Toff_delay=.2m Toff_fall=.3m Vout_range=0
V1 IN 0 12
R1 IN N001 5m
R2 IN N002 100
R3 N001 N003 100
C1 N002 N003 1µ
C2 N002 0 10n
C3 N003 0 10n
C4 N004 0 1µ
C5 N013 0 1µ
C6 N006 0 1µ
C7 N018 0 2200p Rser=4.99K Cpar=100p
R4 N006 N007 10K
R5 N006 N009 10K
R6 N006 N011 5K
R7 N013 N016 20K
R8 N016 0 12.7K
R9 N013 N015 24.9K
R10 N015 0 9.09K
R11 N013 N017 10K
R12 N017 0 23.2K
M1 N001 N005 N010 N010 BSC050N03LS
M2 N010 N012 0 0 BSC011N03LS
C8 N008 N010 .1µ
D1 N004 N008 CMDSH2-3
L1 N010 OUT .56µ Rser=1.8m
R13 N010 N014 1.4K
C9 N014 OUT .22µ
C10 OUT 0 330µ V=6.3 Irms=6.6 Rser=0.006 Lser=0 mfg="KEMET" pn="T530Y337M006ATE006" type="Tantalum"
C11 OUT 0 100µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C575OX5ROJI07M" type="X5R"
Rload OUT 0 90m
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC3883.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3884.asc
V1 IN 0 12
C1 0 N001 1µ
M§Q1 IN N002 N004 N004 RJK0305DPB
M§Q2 N004 N008 0 0 RJK0301DPB
C2 N005 N004 .1µ
D1 N001 N005 CMDSH2-3
C3 N010 OUT1 .22µ
R1 N004 N010 931
C5 OUT1 0 330µ x2 Rser=5m
R2 OUT1 0 .05
M§Q3 IN N003 N007 N007 RJK0305DPB
M§Q4 N007 N009 0 0 RJK0301DPB
L2 N007 OUT0 .33µ Rser=.32m
C7 N006 N007 .1µ
D2 N001 N006 CMDSH2-3
C8 N011 OUT0 .22µ
R11 N007 N011 931
C9 OUT0 0 330µ x2 Rser=5m
R12 OUT0 0 .06
L1 N004 OUT1 .33µ Rser=.32m
XU1 OUT0 0 N010 OUT1 N015 N013 N011 OUT0 MP_01 MP_02 N021 MP_03 MP_04 MP_05 MP_06 MP_07 N022 N020 MP_08 MP_09 N017 N016 NC_10 N018 N019 MP_11 MP_12 N023 N012 N014 0 OUT1 NC_13 N004 N002 N005 N008 N001 IN 0 0 N009 N006 N003 N007 MP_14 MP_15 NC_16 0 LTC3884 VIN_ON=5.5 VIN_OFF=5 Vout_0=1.6 Vout_1=2.5 Ilim0_range=0 Ilim1_range=0 OC_limit0=1 OC_limit1=1 Mode_ll=2 Fault_response=0 Retry_delay=.1m gm0=3m gm1=3m Rth0=5K Rth1=5K LowDcr=1 Freq=500K PHs_0=0 PHs_1=180 Ton0_delay=.3m Ton0_rise=.5m Ton1_delay=.3m Ton1_rise=.5m Toff0_delay=.2m Toff0_fall=.3m Toff1_delay=.2m Toff1_fall=.3m Vout0_range=0 Vout1_range=0 Sync=0
C4 N013 0 220p
C6 N015 0 4700p
C10 N012 0 220p
C11 N014 0 2200p
R3 N020 N023 10K
R4 N022 N023 10K
R5 N021 N023 4.99K
C12 N023 0 1µ
R6 N017 0 17.8K
R7 N019 N017 20K
R8 N016 0 7.32K
R9 N019 N016 24.9K
R10 0 N018 11.3K
R13 N019 N018 24.9K
C13 N019 0 1µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran  1.2m startup
* Please read the following notes carefully since the model behaves differently from the user \ninterface for the LTC3884.\n \n(1) PMBus communication and memory address related functions and pins are not modeled.\n \n(2) Changes to parameter values while the simulation is running will not take effect unless the\nsimulation is stopped and restarted. This is different from the way the part operates which will\nrespond to the changes while running.  \n \n(3) Share_clk is not modeled. The default time reference of LTspice is used as the common time \nbase for all time-related parameters.\n \n(4)The following parameters can be defined by right-clicking on the LTC3884 symbol.\nThe nomenclature used here differs from the one in the data sheet. If any value of these parameters is\nset beyond the scope described in the data sheet, the resulting simulation will not be meaningful.\n \n     VIN_ON & VIN_OFF -- in volts, set the unit start/stop input voltages; \n     Freq -- in Hz, sets switching frequency as one of values of 250k, 350k, 425k, 500k, 575k, 650k, \n                 750k,1000k. Freq_cfg pin needs to float or short to VDD25, to make the value be in effect;\n     PHs_0 & PHs_1 -- in degree, set phase angle related to SYNC signal. \n                Certain combinations are restricted as in data sheet. Phase_cfg pin needs to float or \n                short to VDD25, to make the value be in effect;  \n     Ton0_delay & Ton0_rise; Ton1_delay & Ton1_rise -- in sec, set delay and soft-start timers for \n                channel0 and channel1. Initialization time is not modeled; \n     Toff0_delay & Toff0_fall; Toff1_delay & Toff1_fall -- in sec, set delay and soft-off timers for \n                channel0 and channel1;\n     Vout_0 & Vout_1 -- in volt, set output voltages respectively. Vout_cfgn pin needs to float or \n                short to VDD25, to make the value be in effect;\n     Vout0_range & Vout1_range -- set maximum output range, with value 0\n                for 4.096V (CH0) and 5.5V (CH1), value 1 for 2.75V;\n     Ilim0_range & Ilim1_range -- set maximum sensed peak current range, with value 0\n               for low (45.14mV), and 1 for high (81.25mV);\n     OC_limit0 & OC_limit1 -- set ratio of peak current limit to the maximum value defined by Ilimit_range. \n               It must be one of values: 0.5, 0.572, 0.642, 0.714, 0.786, 0.858, 0.928, 1;\n     Mode_II -- sets light load operation mode: 0 for discontinuous, 1 for forced continuous;\n     Fault_response -- sets the response mode of the LTC3884 to occuring faults:\n              0 for ignore, 1 for latch up, 2 for Hiccup after Retry_delay time;\n     Retry_delay -- in sec, sets the timer before the LTC3884 turns on after a fault;\n     gm -- transconductance of the error amplifier. It must be between 1m mho and 5.73m mho;\n     Rth -- Compensation resistor. It must be set between 0k ohms and 62k ohms;\n     LowDCR -- set to 1 if DCR is below 1m ohm and make RC = L/(5*DCR), set to 0 if DCR is above \n               1m ohm and make RC = L/DCR.
.lib LTC3884.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3886-1.asc
V1 IN 0 30
C1 0 N001 1µ
M§Q1 IN N002 N004 N004 RJK0305DPB
M§Q2 N004 N008 0 0 RJK0301DPB
L1 N007 OUT0 6.82µ Rser=4.13m
C2 N005 N004 0.1µ
D1 N001 N005 CMDSH2-3
C3 N011 OUT0 0.22µ
R1 N007 N011 7.5K
C5 OUT1 0 530µ Rser=5m
R2 OUT1 0 0.33
M§Q3 IN N003 N007 N007 RJK0305DPB
M§Q4 N007 N009 0 0 RJK0301DPB
L2 N004 OUT1 3.1µ Rser=2m
C7 N006 N007 0.1µ
D2 N001 N006 CMDSH2-3
C8 N010 OUT1 0.22µ
R11 N004 N010 6.81K
C9 OUT0 0 530µ Rser=5m
R12 OUT0 0 2
R14 N017 N018 10K
R15 N021 N017 4.99K
R16 N016 N020 24.9K
R17 0 N016 11.3K
R18 N017 N019 10K
C14 N020 0 1µ
C15 N017 0 1µ
C4 N013 0 220p
C6 N015 0 2.2n
C10 N012 0 220p
C11 N014 0 4.7n
XU1 OUT0 0 N010 OUT1 N015 N011 OUT0 N021 NC_01 N013 N012 MP_02 MP_03 N019 N018 MP_04 N016 NC_05 NC_06 MP_07 MP_08 N020 MP_09 MP_10 N017 N014 OUT1 MP_11 N004 N002 N005 N008 N001 0 IN N009 N006 N003 N007 MP_12 0 LTC3886-1 VIN_ON=5.5 VIN_OFF=5 Vout_0=12 Vout_1=5 Ilim0_range=0 Ilim1_range=0 OC_limit0=1 OC_limit1=1 Mode_ll=2 Fault_response=0 Retry_delay=.1m gm0=3m gm1=3m Rth0=5K Rth1=5K MFR_Voff0_Thres=100m MFR_Voff1_Thres=100m Freq=500K PHs_0=0 PHs_1=180 Ton0_delay=.3m Ton0_rise=.5m Ton1_delay=.3m Ton1_rise=.5m Toff0_delay=.2m Toff0_fall=.3m Toff1_delay=.2m Toff1_fall=.3m Vout0_range=0 Vout1_range=1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
* Please read the following notes carefully, since the model presents different user interface\nthan the real part does.\n \n(1) All PMBus communication and memory address related functions and pins are not modeled. \n \n(2) Changes to all parameter values during the simulation running will not be in effect, unless the\nsimulation is stopped and restarted. This is different from the operation of the part, which will\n respond to the commanded changes while running. \n \n(3) Share_clk is not modeled. The default time reference of LTspice is used as the common time \nbase for all time related parameters.\n \n(4) The following parameters can be defined, by right-clicking the symbol of LTC3887. Different \nnomenclature from the datasheet is adopted here. If any value of these parameters are set beyond \nthe scope discribed in the datasheet, the resulting simulation outcomes are not meaningful.\nMFR_Voff_Thres to PWM off has a 90ms to 300ms delay.  This delay is set to 0ms in the model.\nOutput OV and UV setpoints are defaulted to +/-10%.\n \n \n     VIN_ON & VIN_OFF -- in volts, set the unit start/stop input voltages;\n     Freq -- in Hz, sets switching frequency as one of values of 250K, 350K, \n                425K, 500K, 575K, 650K, 750K, 1000K. FREQ_CFG pin needs to float \n                (or short to VDD25), to make the value be in effect;\n     PHs_0 & PHs_1 -- in degree,  set phase angle related to SYNC signal. \n                Certain combinations are restricted as in datasheet. FREQ_CFG \n                pin needs to float (or short to VDD25), to make the value be in effect;\n     Ton0_delay & Ton0_rise; Ton1_delay & Ton1_rise -- in sec, set delay and soft-start timers for \n                channel0 and channel1. Initialization time is not modeled;\n     Toff0_delay & Toff0_fall; Toff1_delay & Toff1_fall -- in sec, set delay and soft-off timers for \n                channel0 and channel1;\n     Vout_0 & Vout_1 -- in volt, set output voltages respectively;\n     Vout0_range & Vout1_range -- set maximum output range, with value 0\n                                                      14V; value 1 for 7V\n     Ilim0_range & Ilim1_range -- set maximum sensed peak current range, with value 0\n                           for low 50mV, and 1 for high 75mV;\n     OC_limit0 & OC_limit1 -- set ratio of peak current limit to the maximum value defined\n                      by Ilimit_range. It must be one of values: 0.5, 0.572, 0.642, \n                      0.714, 0.786, 0.858, 0.928, 1;\n     Mode_II -- sets light load operation mode: 0 for discontinuous, 2 for forced continuous;\n     Fault_response -- sets the response mode of the unit to occuring faults:\n                                 0 for ignore, 1 for latch up, 2 for Hiccup after Retry_delay time;\n     Retry_delay -- in sec, sets the timer before the unit turns on after a fault;\n     gm0, gm1 -- in A/V, sets the transconductance of the error amplifier\n     Rth0, Rth1 -- in ohms, sets the value of resistor in series with compensation \n                           capacitor on pin IthR0 (or IthR1)\n     MFR_Voff0_Thres, MFR_Voff1_Thres -- in V, sets threshold at which PWM\n                            is allowed to turn off
.lib LTC3886-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3886.asc
V1 IN 0 30
C1 0 N001 1µ
M§Q1 IN N002 N004 N004 RJK0305DPB
M§Q2 N004 N008 0 0 RJK0301DPB
L1 N007 OUT0 6.82µ Rser=4.13m
C2 N005 N004 .1µ
D1 N001 N005 CMDSH2-3
C3 N011 OUT0 .22µ
R1 N007 N011 7.5K
C5 OUT1 0 530µ Rser=5m
R2 OUT1 0 .33
M§Q3 IN N003 N007 N007 RJK0305DPB
M§Q4 N007 N009 0 0 RJK0301DPB
L2 N004 OUT1 3.1µ Rser=2m
C7 N006 N007 .1µ
D2 N001 N006 CMDSH2-3
C8 N010 OUT1 .22µ
R11 N004 N010 6.81K
C9 OUT0 0 530µ Rser=5m
R12 OUT0 0 1
C4 N013 0 220p
C6 N015 0 2.2n
C10 N012 0 220p
C11 N014 0 4.7n
R3 N016 N017 10K
R4 N020 N016 4.99K
R5 N019 N021 24.9K
R6 N021 0 11.3K
R7 N016 N018 10K
C12 N019 0 1µ
C13 N016 0 1µ
XU1 OUT0 0 N010 OUT1 N015 N011 OUT0 N020 NC_01 N013 N012 MP_02 MP_03 N018 N017 MP_04 N021 NC_05 NC_06 MP_07 MP_08 N019 MP_09 MP_10 N016 N014 OUT1 MP_11 N004 N002 N005 N008 N001 0 IN N009 N006 N003 N007 MP_12 0 LTC3886 Vout_0=12 Vout_1=5 Ilim0_range=1 Ilim1_range=1 OC_limit0=1 OC_limit1=1 Mode_ll=2 Fault_response=0 Retry_delay=.1m gm0=3m gm1=3m Rth0=5K Rth1=5K Freq=500K PHs_0=0 PHs_1=180 Ton0_delay=.3m Ton0_rise=.5m Ton1_delay=.3m Ton1_rise=.5m Toff0_delay=.2m Toff0_fall=.3m Toff1_delay=.2m Toff1_fall=.3m Vout0_range=0 Vout1_range=1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.6m startup
* Notes for simulation\n \nPlease read the following notes carefully since the model behaves differently from the user \ninterface for the LTC3886.\n \n(1) PMBus communication and memory address related functions and pins are not modeled.  \n(2) Changes to parameter values while the simulation is running will not take effect unless the\nsimulation is stopped and restarted. This is different from the way the part operates which will\nrespond to the changes while running.  \n(3) Share_clk is not modeled. The default time reference of LTspice is used as the common time \nbase for all time-related parameters.\n \n \nDescription of parameters\n \nThe following parameters can be defined by right-clicking on the LTC3886 symbol.\nThe nomenclature used here differs from the one in the data sheet. If any value of these parameters is\nset beyond the scope described in the data sheet, the resulting simulation will not be meaningful.\n \nFreq -- in Hz, sets switching frequency as one of values of 250k, 350k, 425k, 500k, 575k, 650k, 750k.\n          FREQ_CFG pin needs to float or short to VDD25;\nPHs_0 & PHs_1 -- in degree, set phase angle related to SYNC signal. \n                             Certain combinations are restricted as in data sheet;\nFREQ_CFG pin needs to float or short to VDD25, to make the value be in effect;\nTon0_delay & Ton0_rise; Ton1_delay & Ton1_rise -- in sec, set delay and soft-start timers for \n                channel0 and channel1. Initialization time is not modeled;\nToff0_delay & Toff0_fall; Toff1_delay & Toff1_fall -- in sec, set delay and soft-off timers for \n                channel0 and channel1;\nVout_0 & Vout_1 -- in volt, set output voltages respectively;\nVout0_range & Vout1_range -- set maximum output range, with value 0 for 14V, value 1 for 7V;\nIlim0_range & Ilim1_range -- set maximum sensed peak current range,\n                   with value 0 for low 50mV, and 1 for high 75mV;\nOC_limit0 & OC_limit1 -- set ratio of peak current limit to the maximum value defined by Ilimit_range.\n                    It must be one of these values: 0.5, 0.572, 0.642, 0.714, 0.786, 0.858, 0.928, 1;\nMode_II -- sets light load operation mode: 0 for discontinuous, 2 for forced continuous;\nFault_response -- sets the response mode of the LTC3886 to occurring faults:\n                                 0 for ignore, 1 for latch up, 2 for hiccup after Retry_delay time;\nRetry_delay -- in sec, sets the timer before the LTC3886 turns on after a fault;\n                      gm0, gm1 -- in A/V, sets the transconductance of the error amplifier;\nRth0, Rth1 -- in ohm, sets the value of resistor in series with compensation \n                           capacitor on pin IthR0 (or IthR1).
.lib LTC3886.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3887-1.asc
V1 IN 0 12
M§Q1 IN N004 N006 N006 RJK0305DPB
M§Q2 N006 N008 0 0 RJK0301DPB
L1 N007 OUT0 .56µ Rser=1.61m
C3 N013 OUT0 .22µ
R1 N007 N013 1.58K
C4 N014 0 2200p Rser=6.04K Cpar=220p
C5 OUT1 0 530µ Rser=5m
R2 OUT1 0 .165
R3 N016 N021 10K
R4 0 N016 15.8K
R5 N018 N019 10K
R6 N022 N018 4.99K
R9 N017 N021 30.1K
R10 0 N017 3.57K
C6 N015 0 4700p Rser=4.99K Cpar=220p
M§Q3 IN N005 N007 N007 RJK0305DPB
M§Q4 N007 N011 0 0 RJK0301DPB
L2 N006 OUT1 1µ Rser=2.3m
C7 N003 N007 .1µ
D2 N002 N003 CMDSH2-3
C8 N012 OUT1 .22µ
R11 N006 N012 2K
C9 OUT0 0 530µ Rser=5m
R12 OUT0 0 .025
R13 N018 N020 10K
C10 N021 0 1µ
C11 N018 0 1µ
XU1 OUT0 0 N012 OUT1 N015 N013 OUT0 N022 NC_01 MP_02 MP_03 MP_04 MP_05 N020 N019 MP_06 N017 NC_07 N016 MP_08 MP_09 N021 MP_10 MP_11 N018 N014 OUT1 MP_12 MP_13 N009 N002 MP_14 N002 MP_15 IN MP_16 N002 N010 MP_17 MP_18 0 LTC3887-1 VIN_ON=5.5 VIN_OFF=5 Vout_0=0.5 Vout_1=2.5 Ilim0_range=1 Ilim1_range=1 OC_limit0=1 OC_limit1=1 Mode_ll=2 Fault_response=0 Retry_delay=.1m Freq=500K PHs_0=0 PHs_1=180 Ton0_delay=.3m Ton0_rise=.5m Ton1_delay=.3m Ton1_rise=.5m Toff0_delay=.2m Toff0_fall=.3m Toff1_delay=.2m Toff1_fall=.3m Vout0_range=0 Vout1_range=0
C12 0 N002 1µ
XU2 MP_19 MP_20 N005 N007 N011 0 N010 N002 N002 N003 LTC4449
C1 N001 N006 .1µ
D1 N002 N001 CMDSH2-3
XU3 MP_21 MP_22 N004 N006 N008 0 N009 N002 N002 N001 LTC4449
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.1m startup
* Please read the following notes carefully, since the model presents different user interface\nthan the real part.\n \n(1) All PMBus communication and memory address related functions and pins are not modeled. \n \n(2) Changes to parameter values during simulation run will not have any effect, unless the\nsimulation is stopped and restarted. This is different from the operation of the part, which will\n respond to the commanded changes while running. \n \n(3) Share_clk is not modeled. The default time reference of LTspice is used as the common time \nbase for all time related parameters.\n \n(4) The following parameters can be defined, by right-clicking the symbol of LTC3887. Different \nnomenclature from the datasheet is adopted here. If any value of these parameters are set beyond \nthe scope discribed in the datasheet, the resulting simulation outcomes are not meaningful.\n \n     VIN_ON & VIN_OFF -- in volts, set the unit start/stop input voltages;\n     Freq -- in Hz, sets switching frequency as one of values of 250K, 350K, \n                425K, 500K, 575K, 650K, 750K, 1000K. FREQ_CFG pin needs to float \n                (or short to VDD25), to make the value be in effect;\n     PHs_0 & PHs_1 -- in degree,  set phase angle related to SYNC signal. \n                Certain combinations are restricted as in datasheet. FREQ_CFG \n                pin needs to float (or short to VDD25), to make the value be in effect;\n     Ton0_delay & Ton0_rise; Ton1_delay & Ton1_rise -- in sec, set delay and soft-start timers for \n                channel0 and channel1. Initialization time is not modeled;\n     Toff0_delay & Toff0_fall; Toff1_delay & Toff1_fall -- in sec, set delay and soft-off timers for \n                channel0 and channel1;\n     Vout_0 & Vout_1 -- in volt, set output voltages respectively;\n     Vout0_range & Vout1_range -- set maximum output range, with value 0\n                                                      5.5V; value 1 for 2.75V\n     Ilim0_range & Ilim1_range -- set maximum sensed peak current range, with value 0\n                           for low 50mV, and 1 for high 75mV;\n     OC_limit0 & OC_limit1 -- set ratio of peak current limit to the maximum value defined\n                      by Ilimit_range. It must be one of values: 0.5, 0.572, 0.642, \n                      0.714, 0.786, 0.858, 0.928, 1;\n     Mode_II -- sets light load operation mode: 0 for discontinuous, 2 for forced continuous;\n     Fault_response -- sets the response mode of the unit to occuring faults:\n                                 0 for ignore, 1 for latch up, 2 for Hiccup after Retry_delay time;\n     Retry_delay -- in sec, sets the timer before the unit turns on after a fault;
.lib LTC3887-1.sub
.lib LTC4449.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3887.asc
V1 IN 0 12
C1 0 N001 1µ
M§Q1 IN N002 N004 N004 RJK0305DPB
M§Q2 N004 N008 0 0 RJK0301DPB
L1 N007 OUT0 .56µ Rser=1.61m
C2 N005 N004 .1µ
D1 N001 N005 CMDSH2-3
C3 N011 OUT0 .22µ
R1 N007 N011 1.58K
C4 N012 0 2200p Rser=6.04K Cpar=220p
C5 OUT1 0 530µ Rser=5m
R2 OUT1 0 .165
R3 N014 N019 10K
R4 0 N014 15.8k
R5 N016 N017 10K
R6 N020 N016 4.99K
R9 N015 N019 30.1K
R10 0 N015 3.57K
C6 N013 0 4700p Rser=4.99K Cpar=220p
M§Q3 IN N003 N007 N007 RJK0305DPB
M§Q4 N007 N009 0 0 RJK0301DPB
L2 N004 OUT1 1µ Rser=2.3m
C7 N006 N007 .1µ
D2 N001 N006 CMDSH2-3
C8 N010 OUT1 .22µ
R11 N004 N010 2K
C9 OUT0 0 530µ Rser=5m
R12 OUT0 0 .025
R13 N016 N018 10K
C10 N019 0 1µ
C11 N016 0 1µ
XU1 OUT0 0 N010 OUT1 N013 N011 OUT0 N020 NC_01 MP_02 MP_03 MP_04 MP_05 N018 N017 MP_06 N015 NC_07 N014 MP_08 MP_09 N019 MP_10 MP_11 N016 N012 OUT1 MP_12 N004 N002 N005 N008 N001 0 IN N009 N006 N003 N007 MP_13 0 LTC3887 VIN_ON=5.5 VIN_OFF=5 Vout_0=0.5 Vout_1=2.5 Ilim0_range=1 Ilim1_range=1 OC_limit0=1 OC_limit1=1 Mode_ll=2 Fault_response=0 Retry_delay=.1m Freq=500K PHs_0=0 PHs_1=180 Ton0_delay=.3m Ton0_rise=.5m Ton1_delay=.3m Ton1_rise=.5m Toff0_delay=.2m Toff0_fall=.3m Toff1_delay=.2m Toff1_fall=.3m Vout0_range=0 Vout1_range=0
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran  1.2m startup
* Please read the following notes carefully, since the model presents different user interface\nthan the real part does.\n \n(1) All PMBus communication and memory address related functions and pins are not modeled. \n \n(2) Changes to all parameter values during the simulation running will not be in effect, unless the\nsimulation is stopped and restarted. This is different from the operation of the part, which will\n respond to the commanded changes while running. \n \n(3) Share_clk is not modeled. The default time reference of LTspice is used as the common time \nbase for all time related parameters.\n \n(4) The following parameters can be defined, by right-clicking the symbol of LTC3887. Different \nnomenclature from the datasheet is adopted here. If any value of these parameters are set beyond \nthe scope discribed in the datasheet, the resulting simulation outcomes are not meaningful.\n \n     VIN_ON & VIN_OFF -- in volts, set the unit start/stop input voltages;\n     Freq -- in Hz, sets switching frequency as one of values of 250K, 350K, \n                425K, 500K, 575K, 650K, 750K, 1000K. FREQ_CFG pin needs to float \n                (or short to VDD25), to make the value be in effect;\n     PHs_0 & PHs_1 -- in degree,  set phase angle related to SYNC signal. \n                Certain combinations are restricted as in datasheet. FREQ_CFG \n                pin needs to float (or short to VDD25), to make the value be in effect;\n     Ton0_delay & Ton0_rise; Ton1_delay & Ton1_rise -- in sec, set delay and soft-start timers for \n                channel0 and channel1. Initialization time is not modeled;\n     Toff0_delay & Toff0_fall; Toff1_delay & Toff1_fall -- in sec, set delay and soft-off timers for \n                channel0 and channel1;\n     Vout_0 & Vout_1 -- in volt, set output voltages respectively;\n     Vout0_range & Vout1_range -- set maximum output range, with value 0\n                                                      5.5V; value 1 for 2.75V\n     Ilim0_range & Ilim1_range -- set maximum sensed peak current range, with value 0\n                           for low 50mV, and 1 for high 75mV;\n     OC_limit0 & OC_limit1 -- set ratio of peak current limit to the maximum value defined\n                      by Ilimit_range. It must be one of values: 0.5, 0.572, 0.642, \n                      0.714, 0.786, 0.858, 0.928, 1;\n     Mode_II -- sets light load operation mode: 0 for discontinuous, 2 for forced continuous;\n     Fault_response -- sets the response mode of the unit to occuring faults:\n                                 0 for ignore, 1 for latch up, 2 for Hiccup after Retry_delay time;\n     Retry_delay -- in sec, sets the timer before the unit turns on after a fault;
.lib LTC3887.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3888-1.asc
V1 IN 0 12
C1 N002 0 2.2µ
C3 N004 0 4.7µ
R1 N002 N005 100K
R2 N002 N012 100K
XU5 N003 N015 N003 0 MP_01 MP_02 N020 N003 N003 IN N009 0 N007 N005 N005 N018 N014 LTC7050 RTon=5m RBon=1.2m OV=14.8
L1 N009 OUT0 0.2µ
C2 OUT0 0 1320µ Rser=2.5m
R3 OUT0 0 300m
R4 N018 N001 500
R5 N007 N001 500
R6 N002 N011 100K
L2 N014 OUT0 0.2µ
C4 N026 0 100p
C5 N030 0 3300p
C6 N027 0 100p
C7 N031 0 3300p
XU2 N003 N034 N003 0 MP_03 MP_04 N040 N003 N003 IN N032 0 N028 N005 N005 N038 N036 LTC7050 RTon=5m RBon=1.2m OV=14.8
L3 N032 OUT0 0.2µ
L4 N036 OUT0 0.2µ
R8 N028 N001 500
R9 N001 N038 500
XU3 N003 N016 N003 0 MP_05 MP_06 N021 N003 N003 IN N010 0 N008 N006 N006 N019 N017 LTC7050 RTon=5m RBon=1.2m OV=14.8
L5 N010 OUT1 0.2µ
C8 OUT1 0 1320µ Rser=2.5m
R10 OUT1 0 500m
L6 N017 OUT1 0.2µ
XU4 N003 N035 N003 0 MP_07 MP_08 N041 N003 N003 IN N033 0 N029 N006 N006 N039 N037 LTC7050 RTon=5m RBon=1.2m OV=14.8
L7 N033 OUT1 0.2µ
L8 N037 OUT1 0.2µ
R11 N008 N001 500
R12 N019 N001 500
R13 N029 N001 500
R14 N001 N039 500
R15 N002 N013 10K
V2 N003 0 6
R7 N002 N006 100K
R16 N022 N024 42.2K
R17 0 N024 28K
R18 N023 N025 97.6K
R19 0 N025 28K
XU1 N015 N016 N007 N008 N020 0 OUT0 N022 N026 N030 N011 N023 N024 0 N025 N013 MP_09 MP_10 MP_11 N005 N006 MP_12 MP_13 MP_14 MP_15 MP_16 MP_17 MP_18 MP_19 N002 N004 IN N001 MP_20 MP_21 N012 N031 N027 MP_22 OUT1 0 N034 N018 N028 N040 N041 N038 N039 N035 N021 N029 N019 0 LTC3888-1 LTC3888-1 Frequency_Switch=500 Vout0=2.5 Vout1=3 PWM_config=3 GM0=3m GM1=3m Vout_Trans_Rate0=1m Vout_Trans_Rate1=1m Vout_Scale_Loop0=2.507 Vout_Scale_Loop1=4.487 Ton_Delay0=0 Ton_Delay1=0 Toff_Delay0=0 Toff_Delay1=0 Rith0=5k Rith1=5k OC_Limit0=20 OC_Limit1=20 Ton_Min=45n VOUT_UV_Fault_Limit0=2.2 VOUT_UV_Fault_Limit1=2.8 VOUT_OV_Fault_Limit0=2.6 VOUT_OV_Fault_Limit1=3.1 Iout_Cal_Gain=5m Slave0=0 Slave1=0
* *************** READ ME **********************************************************************\n \nThis model does not cover the PMBUS and SPI functions of this IC.\nTherefore, many things controlled by the PMBUS are configured by CTRL + right click on the IC.\nShare_CLK is NOT modelled. The SYNC pin can only be used as an input and\n   it?s grounded when it?s not used. CLK_OUT pin is provided to allow clock out function.\nResistor setting pins like Vout_CFG are not modeled.\nVout and PWM_config must be set by CTRL by right-clicking on the IC.\n \nFrequency_Switch=500 sets the frequency in kHz between 250 and 1000.\nPWM_config=3 controls the phasing and master/slave configuration of the 8 channels.\nA decimal number is used for the 3-bit binary number. The description starts on page 72 of the datasheet.\n \n# (PWM0: PWM1)\n7 (7 phase: 1 Phase)\n6 (6 phase: 2 Phase)\n5 (6 phase: 1 phase)\n4 (5 phase: 3 phase)\n3 (4 phase: 4 phase)\n2 (4 phase: 3 phase)\n1 (4 phase: 2 phase)\n0 (3 phase: 3 phase)\n \nVout0=2.5 and Vout1=3 program the output voltage in a range from 0.3 to 3.45V\nGM0=3m and GM1=3m program the gain the Error Amplifier in range from 1 to 5.73mS\nIout_Cal_Gain=5m should match the voltage gain of the chosen current sense (V/A)\nRith0=5k and Rith1=5k program the compensation resistor in series\n   with Cithr on the output of the error amplifier in a range from 1k to 62k\nTon_Min=45n programs the minimum on time of the PWM outputs\n \nOC_Limit0=20  OC_Limit1=20 program approximately the\n   DC the current limit of the each phase used for that converter. \n \nTon_Delay0=0 and Ton_Delay1=0 set the delay from when the RUN pin goes high until the soft-start begins\nToff_Delay0=0 and Toff_Delay1=0 set the delay from when the RUN pin goes low until the turn-off ramp begins\n \nVOUT_UV_Fault_Limit0=2.2 and VOUT_UV_Fault_Limit1=2.8 program the undervoltage fault limit for the Pgood output\nVOUT_OV_Fault_Limit0=2.6 and VOUT_OV_Fault_Limit1=3.1 program the overvoltage fault limit for the Pgood output\n \nSlave0 and Slave1 set slave channel. 0 disable,1 enable. If enabled the error amplifier is open circuit
.tran 1m startup
.lib LTC3888-1.sub
.lib LTC7050.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3888.asc
V1 IN 0 12
C1 N002 0 2.2µ
C3 N004 0 4.7µ
R1 N005 N002 100K
R2 N002 N012 100K
XU5 N003 N015 N003 0 MP_01 MP_02 N020 N003 N003 IN N009 0 N007 N005 N005 N018 N014 LTC7050 RTon=5m RBon=1.2m OV=14.8
L1 N009 OUT0 0.2µ
C2 OUT0 0 1320µ Rser=2.5m
R3 OUT0 0 100m
R4 N018 N001 500
R5 N007 N001 500
R6 N011 N002 100K
L2 N014 OUT0 0.2µ
C4 N022 0 100p
C5 N026 0 3300p
C6 N023 0 100p
C7 N027 0 3300p
XU2 N003 N030 N003 0 MP_03 MP_04 N036 N003 N003 IN N028 0 N024 N005 N005 N034 N032 LTC7050 RTon=5m RBon=1.2m OV=14.8
L3 N028 OUT0 0.2µ
L4 N032 OUT0 0.2µ
R8 N024 N001 500
R9 N001 N034 500
XU1 N015 N016 N007 N008 N020 0 OUT0 MP_05 N022 N026 N011 MP_06 MP_07 0 MP_08 N013 MP_09 MP_10 MP_11 N005 N006 MP_12 MP_13 MP_14 MP_15 MP_16 MP_17 MP_18 MP_19 N002 N004 IN N001 MP_20 MP_21 N012 N027 N023 MP_22 OUT1 0 N030 N018 N024 N036 N037 N034 N035 N031 N021 N025 N019 0 LTC3888 LTC3888 Frequency_Switch=500 Vout0=2.5 Vout1=3 PWM_config=3 GM0=3m GM1=3m Ton_Rise0=300u Ton_Rise1=300u Toff_Fall0=300u Toff_Fall1=300u Ton_Delay0=0 Ton_Delay1=0 Toff_Delay0=0 Toff_Delay1=0 Rith0=5k Rith1=5k OC_Limit0=20 OC_Limit1=20 Ton_Min=45n VOUT_UV_Fault_Limit0=2.2 VOUT_UV_Fault_Limit1=2.8 VOUT_OV_Fault_Limit0=2.6 VOUT_OV_Fault_Limit1=3.1 Iout_Cal_Gain=5m Slave0=0 Slave1=0
XU3 N003 N016 N003 0 MP_23 MP_24 N021 N003 N003 IN N010 0 N008 N006 N006 N019 N017 LTC7050 RTon=5m RBon=1.2m OV=14.8
L5 N010 OUT1 0.2µ
C8 OUT1 0 1320µ Rser=2.5m
R10 OUT1 0 100m
L6 N017 OUT1 0.2µ
XU4 N003 N031 N003 0 MP_25 MP_26 N037 N003 N003 IN N029 0 N025 N006 N006 N035 N033 LTC7050 RTon=5m RBon=1.2m OV=14.8
L7 N029 OUT1 0.2µ
L8 N033 OUT1 0.2µ
R11 N008 N001 500
R12 N019 N001 500
R13 N025 N001 500
R14 N001 N035 500
R15 N002 N013 10K
V2 N003 0 5
R7 N002 N006 100K
.tran 800u startup
* *************** READ ME **********************************************************************\n \nThis model does not cover the PMBUS and SPI functions of this IC.\nTherefore, many things controlled by the PMBUS are configured by CTRL + right click on the IC.\nShare_CLK is NOT modelled. The SYNC pin can only be used as an input and\n   it?s grounded when it?s not used. CLK_OUT pin is provided to allow clock out function.\nResistor setting pins like Vout_CFG are not modeled.\nVout and PWM_config must be set by CTRL by right-clicking on the IC.\n \nFrequency_Switch=500 sets the frequency in kHz between 250 and 1000.\nPWM_config=3 controls the phasing and master/slave configuration of the 8 channels.\nA decimal number is used for the 3-bit binary number. The description starts on page 72 of the datasheet.\n \n# (PWM0: PWM1)\n7 (7 phase: 1 Phase)\n6 (6 phase: 2 Phase)\n5 (6 phase: 1 phase)\n4 (5 phase: 3 phase)\n3 (4 phase: 4 phase)\n2 (4 phase: 3 phase)\n1 (4 phase: 2 phase)\n0 (3 phase: 3 phase)\n \nVout0=2.5 and Vout1=3 program the output voltage in a range from 0.3 to 3.45V\nGM0=3m and GM1=3m program the gain the Error Amplifier in range from 1 to 5.73mS\nIout_Cal_Gain=5m should match the voltage gain of the chosen current sense (V/A)\nRith0=5k and Rith1=5k program the compensation resistor in series\n   with Cithr on the output of the error amplifier in a range from 1k to 62k\nTon_Min=45n programs the minimum on time of the PWM outputs\n \nOC_Limit0=20  OC_Limit1=20 program approximately the\n   DC the current limit of the each phase used for that converter. \n \nTon_Rise0=300u and Ton_Rise1=300u set the soft start time minimum is 250us\nToff_Fall0=300u and Toff_Fall1=300u are the soft turn off ramp.\nTon_Delay0=0 and Ton_Delay1=0 set the delay from when the RUN pin goes high until the soft-start begins\nToff_Delay0=0  and  Toff_Delay1=0 set the delay from when the RUN pin goes low until the turn-off ramp begins\n \nVOUT_UV_Fault_Limit0=2.2 and VOUT_UV_Fault_Limit1=2.8 program the undervoltage fault limit for the Pgood output\nVOUT_OV_Fault_Limit0=2.6 and VOUT_OV_Fault_Limit1=3.1 program the overvoltage fault limit for the Pgood output\n \nSlave0 and Slave1 set slave channel. 0 disable,1 enable. If enabled the error amplifier is open circuit
.lib LTC3888.sub
.lib LTC7050.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3890-1.asc
XU1 N014 N012 N006 OUT1 N001 N018 0 RUN RUN OUT2 N009 N013 N015 N017 N003 N008 N005 N011 N001 NC_01 0 IN N010 N004 N007 N002 NC_02 N016 LTC3890-1
V1 IN 0 48
M§Q1 IN N003 N008 N008 Si4896DY
M§Q2 N008 N011 0 0 Si4896DY
D1 N001 N005 1N4148
C1 N001 0 4.7µ
C2 N005 N008 .1µ
L1 N008 N009 7.2µ
R1 N009 OUT2 7m
C3 OUT2 0 150µ
R2 OUT2 N013 280K
R3 N013 0 20K
C4 N015 0 220p Rser=15K
C5 N017 0 .001µ
M§Q3 IN N002 N007 N007 Si4896DY
M§Q4 N007 N010 0 0 Si4896DY
D2 N001 N004 1N4148
C6 N004 N007 .1µ
L2 N007 N006 7.2µ
R4 N006 OUT1 7m
C7 OUT1 0 150µ
R5 OUT1 N012 62.5K
R6 N012 0 20K
C8 N014 0 220p Rser=15K
C9 N016 0 .001µ
V2 RUN 0 5
Rload2 OUT2 0 3.4
Rload1 OUT1 0 .67
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3890-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3890-2.asc
V1 IN 0 48
M§Q1 IN N005 N010 N010 RJK0651DPB
D1 N001 N007 1N4148
C1 N001 0 4.7µ
C2 N007 N010 .1µ
L1 N010 N011 10µ Rser=22m
R1 N011 OUT 3m
D2 N001 N006 1N4148
C6 N006 N009 .1µ
L2 N009 N008 10µ
R4 N008 OUT 3m
C7 OUT 0 150µ x2 Rser=22m
R5 OUT N014 499K
R6 N014 0 35.7K
C8 N015 0 4700p Rser=9.76K Cpar=100p
C9 N016 0 .002µ
Rload OUT 0 .48
XU1 OUT N017 NC_01 NC_02 NC_03 0 N002 N002 OUT N011 N014 N015 N016 NC_04 N005 N010 N007 N013 N001 NC_05 0 IN N012 N006 N009 N004 N003 NC_06 N016 N015 N014 N008 LTC3890-2
R7 IN N002 1Meg
R8 N002 0 57.6K
R9 N001 N003 100K
M§Q2 N010 N013 0 0 RJK0651DPB
M§Q3 N009 N012 0 0 RJK0651DPB
M§Q4 IN N004 N009 N009 RJK0651DPB
R10 N017 0 30.1K
C4 OUT N014 10p
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3890-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3890-3.asc
V1 IN 0 48
M§Q1 IN N007 N012 N012 RJK0651DPB
D1 N001 N009 1N4148
C1 N001 0 4.7µ
C2 N009 N012 .1µ
L1 N012 N013 8µ Rser=10m
R1 N013 OUT2 .01
C3 OUT2 0 330µ V=10 Irms=4.1 Rser=0.01 Lser=0 mfg="KEMET" pn="T520X337M010ASE010" type="Tantalum"
R2 OUT2 N017 100K
R3 N017 0 10.5K
C5 N021 0 .001µ
D2 N001 N008 1N4148
C6 N008 N011 .1µ
L2 N011 N010 4.7µ Rser=5.75m
R4 N010 OUT1 .008
C7 OUT1 0 470µ V=6.3 Irms=4.1 Rser=0.01 Lser=0 mfg="KEMET" pn="T520X477M006ASE010" type="Tantalum"
R5 OUT1 N016 100K
R6 N016 0 31.6K
C8 N018 0 1000p Rser=34.8K Cpar=100p
C9 N020 0 .001µ
Rload2 OUT2 0 2.83
Rload1 OUT1 0 .66
XU1 N018 N016 N010 OUT1 N003 N022 0 N004 N005 OUT2 N013 N017 N019 N021 N007 N012 N009 N015 N001 OUT2 0 IN N014 N008 N011 N006 N002 N020 LTC3890-3
R7 N001 N002 100K
R8 N003 0 41.2K
M§Q2 N012 N015 0 0 RJK0651DPB
M§Q3 IN N006 N011 N011 RJK0651DPB
M§Q4 N011 N014 0 0 RJK0651DPB
C4 N019 0 470p Rser=34.8K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3890-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3890.asc
V1 IN 0 48
M§Q1 IN N003 N008 N008 Si4896DY
M§Q2 N008 N011 0 0 Si4896DY
D1 N001 N005 1N4148
C1 N001 0 4.7µ
C2 N005 N008 .1µ
L1 N008 N009 7.2µ
R1 N009 OUT2 7m
C3 OUT2 0 150µ
R2 OUT2 N013 280K
R3 N013 0 20K
C4 N015 0 220p Rser=15K
C5 N017 0 .001µ
M§Q3 IN N002 N007 N007 Si4896DY
M§Q4 N007 N010 0 0 Si4896DY
D2 N001 N004 1N4148
C6 N004 N007 .1µ
L2 N007 N006 7.2µ
R4 N006 OUT1 7m
C7 OUT1 0 150µ
R5 OUT1 N012 62.5K
R6 N012 0 20K
C8 N014 0 220p Rser=15K
C9 N016 0 .001µ
V2 RUN 0 5
XU1 OUT1 N001 N018 NC_01 NC_02 0 RUN RUN OUT2 N009 N013 N015 N017 NC_03 N003 N008 N005 N011 N001 NC_04 0 IN N010 N004 N007 N002 NC_05 NC_06 N016 N014 N012 N006 LTC3890
Rload1 OUT1 0 .67
Rload2 OUT2 0 3.4
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3890.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3891.asc
M§Q1 IN N003 N005 N005 RJK0305DPB
L1 N005 N006 4.7µ Rser=1.5m
C1 OUT 0 150µ Rser=5m
R1 OUT N011 100K
R2 N011 0 31.6K
C2 N004 N005 .1µ
C3 N001 0 4.7µ
C4 N010 0 2200p Rser=10K
C5 N009 0 .01µ
V1 IN 0 12
D1 N001 N004 CMDSH2-3
M§Q2 N005 N008 0 0 RJK0301DPB
Rload OUT 0 .66
XU1 OUT N007 MP_01 MP_02 NC_03 0 N002 MP_04 MP_05 MP_06 MP_07 MP_08 MP_09 MP_10 MP_11 MP_12 MP_13 MP_14 N001 NC_15 0 IN N008 N004 N005 N003 NC_16 NC_17 N009 N010 N011 N006 LTC3891
R4 N006 OUT 8m
R3 N007 0 41.2K
V2 N002 0 3.3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3891.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3892-1.asc
V1 IN 0 48
C1 N001 0 .1µ
C2 N005 N008 .1µ
R1 N009 OUT 3m
C3 OUT 0 150µ V=16 Irms=1.285 Rser=50m Lser=0
R2 OUT N012 100K
R3 N012 0 7.15K
C6 N004 N007 .1µ
L2 N007 N006 10µ Rser=5.75m
R4 N006 OUT 3m
C8 N013 0 4700p Rser=9.78K Cpar=47p
C9 N014 0 .001µ
Rload OUT 0 .4
M§Q3 IN N002 N007 N007 BSC057N08NS3
M§Q4 N007 N010 0 0 BSC042NE7NS3
C10 N016 0 4.7µ
M§Q1 N008 N011 0 0 BSC042NE7NS3
M§Q2 IN N003 N008 N008 BSC057N08NS3
R5 N015 0 29.4K
C11 OUT 0 10µ V=10 Irms=10.158 Rser=0.004 Lser=0 mfg="KEMET" pn="C1206C106K8PAC" type="X5R"
C12 OUT 0 10µ V=25 Irms=0 Rser=0.001 Lser=0 mfg="TDK" pn="C575OX7RIE106M" type="X7R"
XU1 OUT N015 MP_01 N016 NC_02 N001 IN IN OUT N009 N012 N013 N014 MP_03 N003 N008 N005 N011 N001 OUT N001 IN N010 N004 N007 N002 MP_04 MP_05 N014 N013 N012 N006 0 LTC3892-1
C7 OUT 0 150µ V=16 Irms=1.285 Rser=50m Lser=0
L1 N008 N009 10µ Rser=5.75m
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3892-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3892.asc
V1 IN 0 48
C1 N001 0 .1µ
C2 N005 N008 .1µ
L1 N008 N009 15µ Rser=10m
R1 N009 OUT2 8m
C3 OUT2 0 150µ V=16 Irms=1.285 Rser=50m Lser=0
R2 OUT2 N012 100K
R3 N012 0 7.15K
C5 N016 0 .001µ
C6 N004 N007 .1µ
L2 N007 N006 5.6µ Rser=5.75m
R4 N006 OUT1 5m
C7 OUT1 0 220µ V=6.3 Irms=4.1 Rser=0.009 Lser=0 mfg="KEMET" pn="T520D227M006ASE009" type="Tantalum"
C8 N013 0 2200p Rser=7.5K Cpar=100p
C9 N015 0 .001µ
Rload2 OUT2 0 2.4
Rload1 OUT1 0 .625
M§Q3 IN N002 N007 N007 BSC057N08NS3
M§Q4 N007 N010 0 0 BSC042NE7NS3
C4 N014 0 1000p Rser=34.8K Cpar=100p
XU1 OUT1 N017 N001 N018 0 N001 IN IN OUT2 N009 N012 N014 N016 NC_01 N003 N008 N005 N011 N001 OUT2 N001 IN N010 N004 N007 N002 NC_02 NC_03 N015 N013 OUT1 N006 0 LTC3892
C10 N018 0 4.7µ
M§Q1 N008 N011 0 0 BSC042NE7NS3
M§Q2 IN N003 N008 N008 BSC057N08NS3
R5 N017 0 35.7K
C11 OUT1 0 10µ V=10 Irms=10.158 Rser=0.004 Lser=0 mfg="KEMET" pn="C1206C106K8PAC" type="X5R"
C12 OUT2 0 10µ V=25 Irms=0 Rser=0.001 Lser=0 mfg="TDK" pn="C575OX7RIE106M" type="X7R"
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC3892.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3894.asc
XU1 N004 IN MP_01 MP_02 N002 OUT N008 N005 N005 N007 0 NC_03 N006 0 0 NC_04 MP_05 N003 MP_06 IN 0 LTC3894
M§Q1 N001 N004 IN IN FDS4435A
L1 N001 N002 22µ
R1 OUT N002 20m
C1 IN N003 .47µ
C2 OUT 0 330µ
R2 OUT N005 422K
R3 N005 0 80.6K
V1 IN 0 12
C3 N007 0 .1µ
C4 N008 0 3.3n Cpar=47p Rser=5.76K
R4 N006 0 36.5K
D1 0 N001 1N5818
Rload OUT 0 1.67
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 10m startup
.lib LTC3894.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3895.asc
M§Q1 IN N002 N004 N004 BSC082N10LS
L1 N004 N005 33µ Rser=15m
C1 OUT 0 150µ x3 Rser=0.1
R1 OUT N010 511K
R2 N010 0 36.5K
C2 N003 N004 0.1µ
C3 0 N001 0.1µ
C4 N014 0 4.7n Rser=10K Cpar=100p
C5 N013 0 0.01µ
V1 IN 0 30
M§Q2 N004 N008 0 0 BSC082N10LS
Rload OUT 0 10
R4 N005 OUT 6m
R3 N009 0 30.1K
C6 N005 OUT 1n
R5 N006 N001 511K
R6 IN N007 1Meg
R7 N007 0 18.7K
XU1 N007 NC_01 N005 OUT N013 N010 N014 0 MP_02 N001 N011 MP_03 0 N006 MP_04 MP_05 N009 N012 0 N002 N004 N003 MP_06 N008 MP_07 N016 MP_08 N015 MP_09 IN MP_10 OUT MP_11 IN MP_12 N001 NC_13 N001 0 LTC3895
R8 0 N012 75K
M§Q3 IN N015 N016 N016 Si4482DY
C7 0 N016 4.7µ
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC3895.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3896.asc
M§Q1 IN N002 N005 N005 BSC082N10LS
L1 N005 N009 47µ Rser=15m
C1 OUT 0 4.7µ x4 Rser=50m
R1 OUT N010 10K
R2 N010 0 590K
C2 N004 N005 0.1µ
C3 OUT N001 0.1µ
C4 N012 OUT 15n Rser=4.99K Cpar=100p
C5 N011 OUT 0.01µ
V1 IN 0 48
M§Q2 N005 N008 OUT OUT BSC082N10LS
Rload OUT 0 48
R4 N009 0 20m
C6 N009 0 1n
R5 N007 N006 100K
M§Q3 IN N013 N014 N014 Si4482DY
C7 OUT N014 4.7µ
XU1 OUT NC_01 N009 0 N011 N010 N012 N001 MP_02 0 NC_03 MP_04 0 N007 MP_05 MP_06 OUT N001 N001 N002 N005 N004 MP_07 N008 MP_08 N014 MP_09 N013 MP_10 IN MP_11 NC_12 MP_13 N003 MP_14 NC_15 NC_16 N001 OUT LTC3896
V3 N006 0 5
V4 N003 0 PWL(0 0 100u 0 +1u 5)
C9 OUT IN 0.1µ x3
C8 OUT IN 4.7µ x2 Rser=50m
R3 N001 N011 301K
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5m startup
.lib LTC3896.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3897.asc
XU1 N014 N014 NC_01 0 NC_02 NC_03 N003 N004 NC_04 0 0 N012 N014 N021 N017 N003 N023 N024 NC_05 N022 N018 N020 N019 N011 NC_06 N007 N013 N015 N005 N016 IN N009 N001 N010 N002 N003 N008 0 0 LTC3897
V1 IN 0 16
M1 IN N006 N001 N001 IPD082N10N3
R1 N006 N009 10
M2 N002 N010 N001 N001 IPD082N10N3
R2 N002 N003 2m
C1 0 N007 10µ
D1 IN N007 MBRS1100
C2 N003 0 33µ Rser=10m
R3 N003 N008 549K
R4 N008 0 12.1K
R5 N003 N004 4m
L1 N004 N005 3.3µ Rser=5m
M3 N005 N013 0 0 BSC100N03LS
M4 OUT N016 N005 N005 BSC100N03LS
C3 N015 N005 .1µ
R6 N003 N017 4m
L2 N017 N018 3.3µ Rser=5m
M5 N018 N019 0 0 BSC100N03LS
M6 OUT N022 N018 N018 BSC100N03LS
C4 N020 N018 .1µ
R7 OUT N023 232K
R8 N023 0 12.1K
C5 OUT 0 220µ Rser=8m
Rload OUT 0 2.4
C6 N011 0 4.7µ
C7 N012 0 1µ
C8 N024 0 .05µ
C9 N021 0 .015µ Rser=8.66K Cpar=100p
V2 N014 0 5
C10 0 N009 6.8n
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 15m startup
.lib LTC3897.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3899.asc
V1 IN 0 6
L1 N019 N020 1.2µ
R1 N019 IN 3m
M§Q1 OUT3 N016 N020 N020 BSC082N10LS
C1 OUT3 0 33µ Rser=15m
C2 N014 N020 .1µ
C3 N009 0 .01µ
C4 N008 0 .01µ
C5 0 N002 4.7µ
C7 N024 0 .01µ Rser=3.6K Cpar=820p
M§Q3 OUT3 N003 N005 N005 BSZ097N04LS
M§Q4 N005 N007 0 0 BSZ097N04LS
C9 N004 N005 .1µ
L2 N005 N006 4.9µ Rser=4m
R4 N006 OUT1 9m
C10 OUT1 0 220µ Rser=20m
R5 N011 OUT1 357K
R6 0 N011 68.1K
C12 N012 0 1500p Cpar=100p Rser=15K
M§Q5 OUT3 N013 N017 N017 BSZ097N04LS
M§Q6 N017 N021 0 0 BSZ097N04LS
C13 N015 N017 .1µ
L3 N017 N018 6.5µ Rser=4m
R7 N018 OUT2 15m
C14 OUT2 0 68µ Rser=3m
R8 N023 OUT2 649K
R9 0 N023 68.1K
C16 N025 0 2200p Rser=15K Cpar=68p
Rload1 OUT1 0 1
Rload2 OUT2 0 2.8
XU1 0 0 N010 IN N019 OUT3 N024 0 OUT3 OUT3 OUT3 OUT2 N018 N023 N025 N009 0 N013 N017 N015 N021 N001 OUT2 OUT3 N022 N014 N016 N020 N007 N004 N005 N003 0 N008 N012 N011 N006 OUT1 N002 LTC3899
M§Q2 N020 N022 0 0 BSC082N10LS
C6 OUT3 0 2.2µ X6 Rser=3m
C8 N010 0 .001µ
C15 0 N001 .1µ
C17 OUT1 0 22µ Rser=3m
C11 OUT2 0 4.7µ Rser=3m
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC3899.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3900.asc
XU1 N002 0 N009 N001 N008 0 N010 N013 LTC3900
R1 N001 N010 500K
C1 N010 0 100p
R2 N013 0 100
C2 N013 N012 100p
V1 N001 0 10
V2 N011 0 PULSE(0 10 0 10n 10n 10u 20u)
M§Q1 N004 N008 0 0 Si9936DY
L1 N004 N002 1m Rpar=10K
L2 N003 N001 1m Rpar=10K
M§Q2 N005 N009 0 0 Si9936DY
L3 N002 OUT 10µ Rpar=1K
C3 OUT 0 100µ
M§Q3 N003 N007 0 0 IRF7201
A1 N006 0 0 0 0 0 N007 0 BUF Vhigh=10
A2 N011 0 0 0 0 N012 0 0 BUF Vhigh=10
D1 N006 N011 D
C4 N006 0 100p
R3 N002 N005 100m
Rload OUT 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m
.model D D(Ron=1 Roff=700)
K1 L1 L2 1.
.lib LTC3900.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3901.asc
V1 N005 0 PULSE(0 5 .1m 10n 10n 2u 8u)
V2 N006 0 PULSE(0 5 .104m 10n 10n 2u 8u)
V3 0 N010 PULSE(0 5 .1021m 10n 10n 5.8u 8u)
V4 N008 N010 PULSE(0 5 .1061m 10n 10n 5.8u 8u)
M§Q1 N004 N006 0 0 FDS8962C_N
L1 N001 IN .5m Rpar=1K
L2 IN N004 .5m Rpar=1K
L3 N002 N003 1m Rpar=1K
L4 N002 OUT 10µ
L5 N003 OUT 10µ
C1 OUT 0 50µ Rser=.1
Rload OUT 0 3
V5 IN 0 12
XU1 Vcc N007 MP_01 0 0 0 0 0 N008 MP_02 0 0 MP_03 N009 MP_04 Vcc LTC3901
V6 Vcc 0 5
M§Q2 N001 N005 0 0 FDS8962C_N
M§Q3 N003 N007 0 0 FDS8962C_N
M§Q4 N002 N009 0 0 FDS8962C_N
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran .5m startup
K1 L1 L2 L3 1
.lib LTC3901.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3905.asc
XU1 NC_01 N007 N005 N006 N003 OUT N001 OUT 0 IN IN IN NC_02 IN N002 0 LT3905
V1 IN 0 6
L1 IN N001 10µ Rser=80m Rpar=10K
R1 N006 0 4.99K
R2 OUT N002 634K
R3 N002 0 15K
C1 OUT 0 220n
R4 N007 0 1Meg
R5 N005 0 9.09K
D1 0 N003 APD
G1 N003 0 N004 0 1m
V2 N004 0 PULSE(10m 1.5 1m 10u 10u .5m 1m)
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model APD D(Is=10n Cjo=10p)
.tran 3m startup
.lib LT3905.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3909.asc
R1 N009 0 24.9K
C1 N007 0 1µ
R2 OUT N002 787K
R3 0 N002 31.6K
C2 OUT 0 2.2µ
R4 IN N008 100K
V1 IN 0 12
R5 IN N003 402K
R6 N003 0 102K
L1 IN N001 6.8µ Rser=160m
D1 N004 0 LXHL-BW02 N=10
D2 N006 0 LXHL-BW02 N=10
XU1 N007 IN N003 N009 N007 N002 N005 N008 N006 N004 OUT N001 0 LT3909
V2 N005 0 3.3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
* 40mA each
.lib LT3909.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3922-1.asc
L1 IN N001 4.7µ
C1 N002 N001 .1µ
C2 N003 0 4.7µ
C3 N017 0 1n Rser=10K
C4 N013 0 .001µ
C6 N012 0 2.2µ
R3 N012 N014 100K
R4 N016 0 45.3K
R5 N003 N007 300m
R6 N003 N005 1Meg
R7 N005 0 33.2K
C5 N008 0 1µ
V1 IN 0 20
D1 N011 0 LXHL-BW02 n=10
M1 N011 N009 N007 N007 IRF7343P
R2 IN N004 1Meg
R8 N004 N006 365K
R9 N006 0 59K
R1 N012 N015 100K
XU1 N001 N002 N012 IN N004 N006 N008 N008 N003 N007 N017 N005 N013 N010 N014 N016 0 0 N015 N009 N003 0 LT3922-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 750u startup
.lib LT3922-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3922.asc
L1 IN N001 4.7µ
C1 N002 N001 .1µ
C2 N003 0 4.7µ
C3 N017 0 1n Rser=10K
C4 N013 0 .001µ
C6 N012 0 2.2µ
R3 N012 N014 100K
R4 N016 0 45.3K
R5 N003 N007 300m
R6 N003 N005 1Meg
R7 N005 0 33.2K
C5 N008 0 1µ
V1 IN 0 20
D1 N011 0 LXHL-BW02 n=10
M1 N011 N009 N007 N007 IRF7343P
R2 IN N004 1Meg
R8 N004 N006 365K
R9 N006 0 59K
R1 N012 N015 100K
XU1 N001 N002 N012 IN N004 N006 N008 N008 N003 N007 N017 N005 N013 N010 N014 N016 0 0 N015 N009 N003 0 LT3922
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 750u startup
.lib LT3922.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3942.asc
XU1 IN MP_01 IN N009 N007 N008 0 N009 N012 N012 OUT N005 NC_02 N010 N016 N006 N014 N017 0 N011 OUT MP_03 N003 MP_04 N004 N001 N002 MP_05 0 LT3942
L1 N002 N003 3.3µ
C1 N002 N001 100n
C2 N004 N003 100n
R1 N010 N009 100k
R2 IN N007 499k
C3 N009 0 4.7µ
C4 N012 0 0.22µ
R3 N007 0 115k
R4 IN N008 1Meg
R5 N008 0 34.8k
V1 IN 0 PWL(0 0 100u 12 1m 12)
R6 OUT N006 1000k
R7 N006 0 69.8k
C6 OUT 0 10µ
R8 OUT N005 100m
D§LED1 N013 0 LUW-W5AP N=4
M1 N013 N011 N005 N005 SP8M24_P
R9 N015 N014 3.92k
C7 0 N015 3.3n
C8 0 N016 10n
R10 0 N017 14.3k
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5m startup
.lib LT3942.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3952.asc
XU1 OUT N005 N007 0 NC_01 N002 N004 N010 N003 N003 N012 N011 N003 NC_02 NC_03 NC_04 N008 MP_05 MP_06 N008 MP_07 MP_08 IN IN 0 N001 IN N006 LT3952
V1 IN 0 12
R1 IN N001 15m
L1 N001 N002 10µ Rser=.1
D1 N002 OUT MBRS1100
C1 OUT 0 2.2µ x2 Rser=25m
C2 N006 0 1µ
C3 N010 0 8.2n Rser=3.65K
R2 N011 0 90.9K
C4 N012 0 .005µ
C5 N008 0 4.7µ
D2 N009 0 LXHL-BW02 n=17
M1 N009 N007 N005 N005 Si7113DN
R3 OUT N005 .75
R4 N004 0 21.5K
R5 OUT N004 1Meg
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LT3952.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3952A.asc
V1 IN 0 12
R1 IN N001 15m
L1 N001 N002 10µ Rser=0.1 Rpar=5K
D1 N002 OUT MBRS1100
C1 OUT 0 2.2µ x2 Rser=25m
C2 N006 0 1µ
C3 N010 0 8.2n Rser=3.65K
R2 N011 0 90.9K
C4 N012 0 0.005µ
C5 N008 0 4.7µ
D2 N009 0 LXHL-BW02 n=17
M1 N009 N007 N005 N005 Si7113DN
R3 OUT N005 0.75
R4 N004 0 21.5K
R5 OUT N004 1Meg
XU1 OUT N005 N007 0 NC_01 N002 N004 N010 N003 N003 N012 N011 N003 NC_02 NC_03 NC_04 N008 MP_05 MP_06 N008 MP_07 MP_08 IN IN 0 N001 IN N006 LT3952A
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LT3952A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3954.asc
C1 N004 0 1µ
L1 IN N001 22µ Rser=10m Rpar=2K
R1 N002 N006 1Meg
R2 N006 0 37.4K
D1 N001 N002 MBRS360
R3 N002 N008 .38
C2 N002 0 4.7µ x3 Rser=10m
V1 IN 0 PWL(0 0 .2m 16)
R4 IN N003 499K
R5 N003 0 147K
C3 N014 0 4700p Rser=5.1K
C4 N013 0 .01µ
R6 N009 0 28.7K
D2 N008 N011 LXK2-PW14 N=8
C5 N015 0 47n
M§Q1 N011 N010 0 0 IRF1310
V2 N012 0 4
R7 N012 N013 124K
R8 IN N007 1Meg
R9 N007 0 165K
XU1 N005 N015 NC_01 N013 N009 N003 N004 IN N001 N010 N010 N006 N008 N002 N014 N007 0 0 0 LT3954
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 25m startup
.lib LT3954.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3955.asc
C1 N004 0 1µ
L1 IN N001 22µ Rser=10m Rpar=2K
R2 N002 N006 1Meg
R3 N006 0 16.9K
D1 N001 N002 MBRS360
R4 N002 N008 .5
C2 N002 0 2.2µ x5 Rser=10m
V1 IN 0 PWL(0 0 .2m 24)
R5 IN N003 332K
R6 N003 0 100K
C3 N014 0 4700p Rser=20K
C4 N013 0 .01µ
R7 N009 0 28.7K tol=1 pwr=0.1
D4 N008 N011 LXK2-PW14 N=12
C5 N015 0 47n
M§Q2 N011 N010 0 0 IRF1310
V2 N012 0 4
R8 N012 N013 124K
XU1 N005 N015 NC_01 N013 N009 N003 N004 IN N001 N010 N010 N006 N008 N002 N014 N007 0 0 0 LT3955
R9 IN N007 332K
R10 N007 0 40.2K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 25m startup
.lib LT3955.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3956.asc
C1 N003 0 4.7µ
L1 IN N001 22µ Rpar=2K
R2 N002 N007 1Meg
R3 N007 0 16.2K
D1 N001 N002 MBRS360
R4 N002 N009 .68
C2 N002 0 10µ
V1 IN 0 10
R5 IN N004 332K
R6 N004 0 100K
C3 N012 0 4700p Rser=34K
M§Q2 N013 N015 0 0 Si7850DP
D2 N009 N013 LXK2-PW14 N=10
C4 N010 0 .001µ
R7 N011 0 28.7K
V2 N014 0 3.3
R8 N003 N005 100K
R9 IN N008 332K
R10 N008 0 40.2K
XU1 N006 N014 N005 N010 N011 N004 N003 IN MP_01 N001 N015 N007 N009 N002 N012 N008 0 LT3956
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m startup
.lib LT3956.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3957.asc
R1 N007 N004 41.2K
R2 N010 N004 15.8K
R3 OUT N010 226K
L1 IN N001 10µ
D1 N001 OUT MBR735
C1 OUT 0 10µ Rser=.1 x2
R4 N009 N008 6.8K
C2 N008 N004 22n
V1 IN 0 12
C3 N003 N004 4.7µ
C4 N005 N004 .01µ
R5 N002 N004 95.3K
R6 IN N002 200K
Rload OUT 0 40
XU1 N009 N010 N005 N007 N001 N006 N006 N003 N002 IN N004 0 LT3957
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3m startup
.lib LT3957.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3957A.asc
R1 N007 N004 41.2K
R2 N010 N004 15.8K
R3 OUT N010 226K
L1 IN N001 10µ
D1 N001 OUT MBR735
C1 OUT 0 10µ Rser=.1 x2
R4 N009 N008 6.8K
C2 N008 N004 22n
V1 IN 0 12
C3 N003 N004 4.7µ
C4 N005 N004 .01µ
R5 N002 N004 95.3K
R6 IN N002 200K
Rload OUT 0 40
XU1 N009 N010 N005 N007 N001 N006 N006 N003 N002 IN N004 0 LT3957A
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2.5m startup
.lib LT3957A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3958.asc
R1 N007 N004 41.2K
R2 N010 N004 15.8K
R3 OUT N010 464K
L1 IN N001 33µ
D1 N001 OUT MBRS360
C1 OUT 0 4.7µ Rser=.1 x2
R4 N009 N008 10K
C2 N008 N004 .01µ
V1 IN 0 24
C3 N003 N004 4.7µ
C4 N005 N004 .01µ
R5 N002 N004 53.6K
R6 IN N002 392K
Rload OUT 0 96
XU1 N009 N010 N005 N007 N001 N006 N006 N003 N002 IN N004 0 LT3958
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2.5m startup
.lib LT3958.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3959.asc
C1 N009 0 22n Rser=7.5K
R1 N007 0 27.4K
C2 N006 0 .05µ
V1 IN 0 12
C3 N004 0 4.7µ
R2 IN N003 124K
R3 N003 0 121K
R4 IN N005 150K
L1 IN N001 15µ Rser=25m Cpar=50p
L2 0 N002 15µ Rser=25m Cpar=50p
C4 N001 N002 4.7µ Rser=5m
D1 N002 OUT MBRS360
R6 OUT N008 105K
R7 N008 0 15.8K
Rload OUT 0 8
XU1 N009 N008 N006 N007 N001 N005 0 MP_01 N004 OUT IN N003 0 LT3959
C5 OUT 0 47µ x2 Rser=2m
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
K1 L1 L2 1
.tran 4m startup
.lib LT3959.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3964.asc
V1 IN 0 35
C1 N007 0 2.2µ
L1 N005 OUT 10µ Rser=4m Rpar=5K
C2 N003 N005 0.22µ
R1 OUT N008 1Meg
R2 0 N008 43.2K
C3 0 OUT 2.2µ ic=0 Rser=1m
V2 N004 0 PULSE(3.3 0 .45m 10n 10n 100u 200u)
R3 IN N001 100K
R4 N001 0 3.92K
R5 0 N002 27.4K
R6 OUT N009 100m
M§Q1 N011 N010 N009 N009 IRF7343P
D1 N011 0 LXHL-BW02 N=7
XU1 N005 N003 N007 IN N001 MP_01 MP_02 N007 OUT N009 MP_03 N008 MP_04 MP_05 N006 N002 0 MP_06 N004 N010 MP_07 0 LT3964 ADIM=255
R7 N006 N007 100K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
* 2MHz
.lib LT3964.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3970-3.3.asc
L1 N002 OUT 22µ
R3 N004 0 226K
C1 N001 N002 .22µ
C2 OUT 0 22µ
R4 IN N003 100K
V1 IN 0 10
Rload OUT 0 10
XU1 OUT IN IN 0 MP_01 N002 N001 OUT N003 N004 LT3970-3.3
.tran 750u startup
.lib LT3970-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3970-5.asc
L1 N002 OUT 22µ
R3 N004 0 226K
C1 N001 N002 .22µ
C2 OUT 0 22µ
R4 IN N003 100K
V1 IN 0 10
Rload OUT 0 15
XU1 OUT IN IN 0 MP_01 N002 N001 OUT N003 N004 LT3970-5
.tran 750u startup
.lib LT3970-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3970.asc
XU1 N005 IN IN 0 MP_01 N002 N001 OUT N003 N004 LT3970
L1 N002 OUT 22µ
R1 OUT N005 1Meg
R2 N005 0 316K
R3 N004 0 226K
C1 N001 N002 .22µ
C2 OUT 0 22µ
R4 IN N003 100K
V1 IN 0 10
Rload OUT 0 14.3
C3 OUT N005 22p
.tran 750u startup
.lib LT3970.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3971-3.3.asc
R1 N005 0 49.9K
L1 N006 OUT 4.7µ
C1 OUT 0 22µ
Rload OUT 0 2.75
V1 IN 0 24
D1 0 N006 DFLS220L
C2 N004 N006 .47µ
R5 N001 0 1Meg
R6 IN N001 5Meg
C3 N003 0 .001µ
XU1 OUT N004 N006 IN N001 OUT N003 N005 N002 MP_01 0 LT3971-3.3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.2m startup
.lib LT3971-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3971-5.asc
R1 N005 0 49.9K
L1 N006 OUT 4.7µ
C1 OUT 0 22µ
Rout OUT 0 4.16
V1 IN 0 24
D1 0 N006 DFLS220L
C2 N004 N006 .47µ
R5 N001 0 1Meg
R6 IN N001 5Meg
C3 N003 0 .001µ
XU1 OUT N004 N006 IN N001 OUT N003 N005 N002 MP_01 0 LT3971-5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT3971-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3971.asc
XU1 OUT N004 N006 IN N001 N007 N003 N005 N002 MP_01 0 LT3971
R1 N005 0 49.9K
R2 N007 0 562K
L1 N006 OUT 4.7µ
R3 OUT N007 1Meg
C1 OUT 0 22µ
Rload OUT 0 2.75
V1 IN 0 12
D1 0 N006 DFLS220L
C2 N004 N006 .47µ
R5 N001 0 1Meg
R6 IN N001 5Meg
C3 N003 0 .001µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.2m startup
.lib LT3971.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3971A-5.asc
R1 N005 0 118K
R2 N007 0 715K
L1 N006 OUT 10µ
R3 OUT N007 20K
C1 OUT 0 47µ Rser=5m
Rload OUT 0 3.96
V1 IN 0 24
D1 0 N006 DFLS220L
C2 N004 N006 .47µ
R5 N001 0 1Meg
R6 IN N001 5Meg
C3 N003 0 .001µ
XU1 OUT N004 N006 IN N001 N007 N003 N005 N002 MP_01 0 LT3971-5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT3971-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3971A.asc
R1 N005 0 49.9K
R2 N007 0 309K
L1 N006 OUT 4.7µ
R3 OUT N007 1Meg
C1 OUT 0 22µ
Rload OUT 0 3.84
V1 IN 0 24
D1 0 N006 DFLS220L
C2 N004 N006 .47µ
R5 N001 0 1Meg
R6 IN N001 5Meg
C3 N003 0 .001µ
C4 OUT N007 10p
XU1 OUT N004 N006 IN N001 N007 N003 N005 N002 MP_01 0 LT3971
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT3971.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3972.asc
L1 N004 OUT 4.7µ Rpar=2K
D1 0 N004 MBRS340
C1 OUT 0 47µ
V1 IN 0 30
R1 OUT N008 536K
R2 N008 0 100K
C2 N004 N006 .47µ
C3 N002 0 680p
R3 N003 N002 15K
R4 N005 0 63.4K
R5 OUT N007 100K
R6 IN N001 500K
C4 N001 0 .01µ
Rload OUT 0 1.43
XU1 OUT N006 N004 IN N001 MP_01 N007 N008 N003 N005 0 LT3972
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LT3972.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3973.asc
L1 N002 OUT 15µ
R1 OUT N005 1Meg
R2 N005 0 316K
R3 N004 0 215K
C1 OUT 0 22µ
R4 IN N003 100K
V1 IN 0 10
C2 OUT N005 15p
XU1 N005 OUT IN IN 0 N002 N001 OUT N003 N004 LT3973
C3 N002 N001 .47µ
Rload OUT 0 10
.tran 750u startup
.lib LT3973.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3975.asc
R1 N004 0 78.7K
C1 N002 0 .002µ
V1 IN 0 24
L1 N005 OUT 3.3µ Rser=10m
C3 N003 N005 .47µ
C4 OUT 0 47µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
R2 OUT N006 1Meg
R3 N006 0 576K
C5 OUT N006 10p
Rload OUT 0 1.32
XU1 N006 N002 OUT N003 N005 MP_01 MP_02 MP_03 MP_04 IN MP_05 MP_06 IN N004 N001 MP_07 0 LT3975
D1 0 N005 B560C
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT3975.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3976.asc
R1 N004 0 78.7K
C1 N002 0 .002µ
V1 IN 0 24
L1 N005 OUT 3.3µ Rser=10m
C3 N003 N005 .47µ
C4 OUT 0 47µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
R2 OUT N006 1Meg
R3 N006 0 576K
C5 OUT N006 10p
Rload OUT 0 .66
D1 0 N005 B540C
XU1 N006 N002 OUT N003 N005 MP_01 MP_02 MP_03 MP_04 IN MP_05 MP_06 IN N004 N001 MP_07 0 LT3976
C2 N005 0 470p Rser=2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT3976.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3980.asc
XU1 OUT N001 N002 IN IN N004 NC_01 N006 N005 N003 0 LT3980
V1 IN 0 48
R1 N003 0 97.6K
C1 N005 0 1000p Rser=4.75K
C2 N001 N002 .47µ
L1 N002 OUT 8.2µ Rser=5m Rpar=2K
D1 N004 N002 MBRS360
R2 OUT N006 536K
R3 N006 0 100K
C3 OUT N006 22p
C4 OUT 0 47µ Rser=5m
Rload OUT 0 2.5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran .5m startup
.lib LT3980.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3988.asc
V1 IN 0 10
C1 N003 N004 .22µ
L1 N004 OUT2 15µ
R1 OUT2 N008 34K
R2 N008 0 10K
D1 N006 N004 MBRS130L
C2 OUT2 0 47µ
C3 N002 N001 .22µ
L2 N001 OUT1 22µ
R4 OUT1 N007 57.6K
R5 N007 0 10.2K
D2 N005 N001 MBRS130L
C4 OUT1 0 47µ
R7 N011 0 200K
C5 N009 0 1000p
C6 N010 0 1000p
XU1 N005 N001 N002 OUT2 IN N003 N004 N006 IN N010 N008 MP_01 N011 N007 N009 IN 0 LT3988
C7 OUT2 N008 22p
Rload1 OUT1 0 5
Rload2 OUT2 0 3.3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup uic
.lib LT3988.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3990.asc
L1 N002 OUT 33µ
R1 OUT N005 1Meg
R2 N005 0 316K
R3 N004 0 374K
C1 N001 N002 .22µ
C2 OUT 0 22µ
R4 IN N003 100K
V1 IN 0 10
Rload OUT 0 14.3
C3 OUT N005 22p
XU1 N005 IN IN 0 MP_01 N002 N001 OUT N003 N004 LT3990
.tran 750u startup
.lib LT3990.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3991.asc
R1 N005 0 118K
R2 N007 0 562K
L1 N006 OUT 4.7µ
R3 OUT N007 1Meg
C1 OUT 0 22µ
Rout OUT 0 2.75
V1 IN 0 12
D1 0 N006 DFLS220L
C2 N004 N006 .47µ
R5 N001 0 1Meg
R6 IN N001 5Meg
C3 N003 0 .001µ
XU1 OUT N004 N006 IN N001 N007 N003 N005 N002 MP_01 0 LT3991
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT3991.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3992.asc
R1 N016 0 48.7K
V1 IN 0 24
L1 N004 N006 22µ Rser=10m
D1 0 N004 B520C
C1 N004 N002 .1µ
D2 OUT1 N002 1N5817
R2 OUT1 N008 113K
R3 N008 0 8.06K
C2 N013 0 680p Rser=15K Cpar=33p
C3 N011 0 .01µ
R4 N015 0 100K
C4 OUT1 0 47µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
Rload1 OUT1 0 12
L2 N003 N005 2.2µ Rser=50m
D3 0 N003 B520C
R5 OUT2 N007 42.2K
R6 N007 0 8.06K
C6 N012 0 680p Rser=10K Cpar=33p
C7 N009 0 .01µ
C8 OUT2 0 47µ V=6.3 Irms=1.5 Rser=0.04 Lser=0 mfg="KEMET" pn="T520B476M006ASE040" type="Tantalum"
Rload2 OUT2 0 2.5
R7 OUT1 N010 100K
R8 N017 0 102K
R9 N014 0 60.4K
C9 OUT2 N007 47p
C5 N003 N001 .1µ
D4 OUT1 N001 1N5817
XU1 N002 N010 N008 N008 N007 N008 N009 N001 OUT2 MP_01 N005 MP_02 N003 OUT1 OUT1 N009 N014 N012 N017 MP_03 NC_04 N016 N013 N015 N011 IN IN N004 MP_05 N006 MP_06 OUT1 0 LT3992
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT3992.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3995.asc
R1 N004 0 182K
C1 N002 0 .002µ
V1 IN 0 48
L1 N005 OUT 8.2µ Rser=10m
C3 N003 N005 .47µ
C4 OUT 0 47µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
R2 OUT N006 1Meg
R3 N006 0 576K
C5 OUT N006 10p
Rload OUT 0 1.1
D1 0 N005 B560C
XU1 N006 N002 OUT N003 N005 MP_01 MP_02 MP_03 MP_04 IN MP_05 MP_06 IN N004 N001 MP_07 0 LT3995
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT3995.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\3999.asc
XU1 N001 N010 IN IN N004 N008 N005 0 N009 N006 0 LT3999
V1 IN 0 12
R1 IN N004 255K
R2 N004 0 10K
C1 N009 0 .01µ
R3 N005 0 28K
R4 N010 0 49.9K
R5 N008 0 15.8K
L1 N001 IN 82.5µ Rser=50m
L2 IN N006 82.5µ Rser=50m
L3 N002 0 165µ Rser=72m
L4 0 N007 165µ Rser=72m
D1 N002 N003 MBRS1100
D2 N007 N003 MBRS1100
L5 N003 OUT 15.3µ Rser=20m
C2 OUT 0 10µ Rser=10m
Rout OUT 0 30
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
K1 L1 L2 L3 L4 1
.tran 1.5m startup
.lib LT3999.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4000-1.asc
M§Q1 N003 N009 N011 N011 BSC123N08NS3
M§Q2 N011 N014 0 0 BSC123N08NS3
D1 N004 N006 MBRS140
C1 N006 N011 .1µ
C2 N016 N017 47n
D2 0 N011 MBRS1100
L1 N011 N012 10µ Rpar=2K
R1 N012 N005 3m
R2 N013 0 49.9K
C3 N008 0 .002µ
C4 N005 0 100µ
D3 N005 N004 1N4148
R3 N010 N005 150K
R4 0 N010 16.2K
C5 N004 0 1µ
XU1 N003 N007 N008 N010 N010 N015 MP_01 N013 N005 N012 0 N014 N004 N011 N009 N006 0 LT3845A
R5 N016 N015 14.7K
R6 N036 N007 1Meg
R7 N002 N023 1.1Meg
R8 N023 0 100K
C6 N002 0 1µ
C7 N029 0 10n
C8 N032 0 10n
R9 N036 N028 100K
R10 N036 N026 100K
M§Q3 N005 N018 OUT OUT Si4427DY
M§Q4 N021 N020 N019 N019 Si4427DY
R11 OUT N022 1.15Meg
R12 N022 N024 127K
R13 N024 N027 133K
R14 N021 N027 1.13Meg
V1 N031 0 7.35
C9 N036 0 1µ
R15 N030 N036 10K
R16 N030 0 10K
R17 0 N035 22.1K
R18 0 N034 24.9K
C10 N033 0 .0047µ
R19 OUT N019 5m
C11 N015 0 2200p Rser=20K Cpar=100p
C12 N021 N031 10m Rser=1m
D4 0 N023 zener_2V
V2 IN 0 pwl(0 36 6m 36 6.001m 40)
R20 N002 N003 5m
L2 N001 N002 10n
C13 N003 0 100µ
XU2 N023 N007 N029 N037 N025 N032 N035 N034 N033 0 N026 N028 N036 N030 N024 N027 N021 N020 N019 OUT N022 N018 N005 N015 N017 N003 N002 LTC4000-1 period=19
R21 N002 N037 31.6K
R22 N037 0 10K
R23 IN N001 2
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 0 25m 0.1m uic
.model zener_2V D(Ron=100 Roff=1G vfwd=0.01 vrev=2 rrev=100)
.lib LT3845A.sub
.lib LTC4000-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4000.asc
M§Q1 N001 N007 N009 N009 BSC123N08NS3
M§Q2 N009 N012 0 0 BSC123N08NS3
D1 N002 N004 MBRS140
C1 N004 N009 .1µ
C2 N013 N014 47n Rser=14.7K
D2 0 N009 MBRS1100
L1 N009 N010 10µ Rpar=2K
R1 N010 N003 3m
R2 N011 0 49.9K
C3 N006 0 .002µ
C4 N003 0 100µ
D3 N003 N002 1N4148
R3 N008 N003 150K
R4 0 N008 16.2K
C5 N002 0 1µ
XU1 N001 N005 N006 N008 N008 N013 MP_01 N011 N003 N010 0 N012 N002 N009 N007 N004 0 LT3845A
R5 N032 N005 1Meg
R6 IN N020 1.1Meg
R7 N020 0 100K
C6 IN 0 1µ
C7 N026 0 10n
C8 N028 0 10n
R8 N032 N025 100K
R9 N032 N023 100K
M§Q3 N003 N015 OUT OUT Si4427DY
M§Q4 N018 N017 N016 N016 Si4427DY
R10 OUT N019 1.15Meg
R11 N019 N021 127K
R12 N021 N024 133K
R13 N018 N024 1.13Meg
C9 N032 0 1µ
R14 N032 N027 10K
R15 0 N027 10K
R16 0 N031 22.1K
R17 0 N030 24.9K
C10 N029 0 .01µ
R18 OUT N016 5m
C11 N013 0 2200p Rser=20K Cpar=100p
C12 N018 0 500µ
D4 0 N020 2V
XU2 N020 N005 N026 N033 N022 N028 N031 N030 N029 0 N023 N025 N032 N027 N021 N024 N018 N017 N016 OUT N019 N015 N003 N013 N014 N001 IN LTC4000 period=2
V1 IN 0 36
R19 IN N001 5m
C13 N001 0 100µ
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5m startup
.model 2V D(Ron=100 Roff=1G epsilon=1 Vrev=2 revepsilon=.1)
.lib LT3845A.sub
.lib LTC4000.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4009-1.asc
V1 IN 0 16
D1 IN N001 B530C
R1 IN N003 14.3K
R2 N003 0 1.5K
C1 N011 0 .1µ Rser=6.04K
C2 N013 0 4.7n Rpar=26.7K
C3 BATT 0 22µ V=25 Irms=0 Rser=0.003 Lser=0 mfg="TDK" pn="C575OX5RIE226M" type="X5R"
C4 N001 N004 .1µ
R3 N002 N004 5.1K
R4 N001 N002 33m
M§Q1 N002 N008 N006 N006 BSC019NE2LSI
M§Q2 N006 N012 0 0 BSC019NE2LSI
D2 N010 N005 CMDSH2-3
C5 N005 N006 .1µ
C6 N010 0 2µ
L1 N006 N015 6.8µ Rser=10m
R5 N015 BATT 33m
R6 N015 N014 3.01K
R7 BATT N016 3.01K
R8 IN N007 500K
R9 IN N009 500K
C7 N002 0 22µ V=25 Irms=0 Rser=0.003 Lser=0 mfg="TDK" pn="C575OX5RIE226M" type="X5R"
XU1 N004 N001 IN N007 N003 N003 NC_01 N009 0 N010 BATT N011 N013 N016 N014 N012 N010 N006 N008 N005 0 LTC4009-1
C§BATT BATT 0 1000µ V=25 Irms=0 Rser=0.003 Lser=0 mfg="TDK" pn="C575OX5RIE226M" type="X5R"
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 10m startup
.lib LTC4009-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4009-2.asc
V1 IN 0 16
D1 IN N001 B530C
R1 IN N003 14.3K
R2 N003 0 1.5K
C1 N011 0 .1µ Rser=6.04K
C2 N013 0 4.7n Rpar=26.7K
C3 BATT 0 22µ V=25 Irms=0 Rser=0.003 Lser=0 mfg="TDK" pn="C575OX5RIE226M" type="X5R"
C4 N001 N004 .1µ
R3 N002 N004 5.1K
R4 N001 N002 33m
M§Q1 N002 N008 N006 N006 BSC019NE2LSI
M§Q2 N006 N012 0 0 BSC019NE2LSI
D2 N010 N005 CMDSH2-3
C5 N005 N006 .1µ
C6 N010 0 2µ
L1 N006 N015 6.8µ Rser=10m
R5 N015 BATT 33m
R6 N015 N014 3.01K
R7 BATT N016 3.01K
R8 IN N007 500K
R9 IN N009 500K
C7 N002 0 22µ V=25 Irms=0 Rser=0.003 Lser=0 mfg="TDK" pn="C575OX5RIE226M" type="X5R"
XU1 N004 N001 IN N007 N003 N003 NC_01 N009 0 N010 BATT N011 N013 N016 N014 N012 N010 N006 N008 N005 0 LTC4009-2
C§BATT BATT 0 1000µ V=25 Irms=0 Rser=0.003 Lser=0 mfg="TDK" pn="C575OX5RIE226M" type="X5R"
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 10m startup
.lib LTC4009-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4009.asc
XU1 N004 N001 IN N007 N003 N003 NC_01 N009 N016 N018 BATT N011 N013 N017 N014 N012 N010 N006 N008 N005 0 LTC4009
V1 IN 0 16
D1 IN N001 B530C
R1 IN N003 14.3K
R2 N003 0 1.5K
C1 N011 0 .1µ Rser=6.04K
C2 N013 0 4.7n Rpar=26.7K
R3 N016 N018 301K
R4 N018 0 32.8K
C3 BATT 0 22µ V=25 Irms=0 Rser=0.003 Lser=0 mfg="TDK" pn="C575OX5RIE226M" type="X5R"
C4 N001 N004 .1µ
R5 N002 N004 5.1K
R6 N001 N002 33m
M§Q1 N002 N008 N006 N006 BSC019NE2LSI
M§Q2 N006 N012 0 0 BSC019NE2LSI
D2 N010 N005 CMDSH2-3
C5 N005 N006 .1µ
C6 N010 0 2µ
L1 N006 N015 6.8µ Rser=10m
R7 N015 BATT 33m
R8 N015 N014 3.01K
R9 BATT N017 3.01K
R10 IN N007 500K
R11 IN N009 500K
C7 N002 0 22µ V=25 Irms=0 Rser=0.003 Lser=0 mfg="TDK" pn="C575OX5RIE226M" type="X5R"
C§BATT BATT 0 1000µ V=25 Irms=0 Rser=0.003 Lser=0 mfg="TDK" pn="C575OX5RIE226M" type="X5R"
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 10m startup
.lib LTC4009.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4020.asc
XU1 N003 N011 0 0 N009 N002 IN N024 N017 N010 N010 NC_01 NC_02 0 NC_03 N025 N023 N022 N016 BAT N021 N019 N018 N015 NC_04 N016 N014 N013 MP_05 N012 N004 N006 N008 N010 0 IN N007 N005 LTC4020
V1 IN 0 15
M1 N002 N003 N005 N005 Si4840DY
L1 N005 N006 15µ Rser=25m
R1 IN N002 8m
R2 N009 0 8m
C1 N005 N011 1µ
D1 N010 N011 MBRS360
C2 N006 N012 1µ
D2 N010 N012 MBRS360
C3 N010 0 4.7µ
C4 N013 0 680p Rser=33K
C5 N014 N015 2n
R3 N024 0 130K
R5 IN N017 284K
R6 N017 0 100K
C6 N001 0 .1µ Rser=20m
C7 N001 0 4.7µ Rser=5m
C8 N001 0 56µ x3 Rser=.1
M5 BAT N021 N020 N020 Si4425BDY
R7 N001 N020 20m
R8 N001 N018 100
R9 N020 N019 100
C9 N018 N019 .33µ
R10 BAT N023 95.3K
R11 N023 N022 20K
R12 N001 N016 95.3K
R13 N016 N022 20K
C10 N001 N016 2n
Vbatt BAT 0 PWL(0 0 1m 1 4m 15)
M2 N005 N007 N009 N009 Si4840DY
M3 N001 N004 N006 N006 Si4840DY
M4 N006 N008 0 0 Si4840DY
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5m startup
.lib LTC4020.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4053-4.2.asc
V3 N001 0 PWL(0 0 1m 5)
CBAT N010 0 200m
R1 N012 0 1.5K
R5 N001 N005 1K
R2 N001 N004 1K
D1 N004 N003 NSPW500BS
R3 N001 N008 1K
R4 N001 N009 4K
RTHERMISTOR N009 0 R=9.1K*EXP(3490/(V(temp)+273) - 3490/300)
V1 temp 0 PWL(0 25 10 45 11 65 12 45)
S1 0 N010 N011 0 SLOAD
V2 N011 0 PWL(0 0 29 0 +100n 1)
D2 N008 N007 NSPW500BS
D3 N005 N006 NSPW500BS
V4 N002 0 PWL(0 0 5 0 +100n 5)
XU1 N006 N001 N007 MP_01 0 N009 N012 N002 N010 N003 LTC4053-4.2 TimeOut=22
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 30
.model SLOAD SW(Ron=100 Roff=1G Vt=.5 Vh=-.3)
* Current Limit to Control Die Temperature NOT MODELED
.lib LTC4053-4.2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4054-4.2.asc
CBAT OUT 0 1500m
R1 N003 0 1.5K
XU1 N002 0 OUT IN N003 LTC4054-4.2
R2 N001 N002 330
D1 IN N001 NSCW100
V1 IN 0 PWL(0 0 20u 5)
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 900
.lib LTC4054-4.2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4054L-4.2.asc
CBAT OUT 0 1
R1 N001 0 1.69K
V2 IN 0 PWL(0 0 20u 5)
XU1 NC_01 0 OUT IN N001 LTC4054L-4.2
.tran 600
.lib LTC4054L-4.2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4054X-4.2.asc
CBAT OUT 0 10
R1 N003 0 1.5K
R2 N001 N002 330
D1 IN N001 NSCW100
V2 IN 0 PWL(0 0 20u 5)
XU1 N002 0 OUT IN N003 LTC4054X-4.2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 600
.lib LTC4054X-4.2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4065.asc
CBAT BATT 0 150m
R1 N004 0 2K
S1 0 BATT N001 0 LOAD
R2 IN N002 510
V3 N001 0 PWL(0 0 17 0 +100n 1 +0.5 1 +100n 0)
V1 IN 0 PWL(0 0 20u 5)
D2 N002 N003 NSCW100
XU1 0 N003 BATT IN 0 N004 LTC4065
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 30
.model LOAD SW( Ron=2 Roff=1G Vt=0.5 Vh=-0.3 )
* Try ReduceBadBattTime=500
.lib LTC4065.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4070.asc
R1 N006 0 R=10K*exp(3490/(V(tempC)+273) - 3490/298)
V1 tempC 0 PWL(0 0 300 80)
V3 N001 0 PWL(0 0 1 10)
R2 N002 N001 1K
R3 N004 N006 10K
C1 N002 0 1µ
XU1 N004 N006 0 N005 0 N003 N007 N002 LTC4070
.tran 300
.lib LTC4070.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4071.asc
R1 N006 0 R=10K*exp(3490/(V(tempC)+273) - 3490/298)
V1 tempC 0 PWL(0 0 300 80)
V2 N001 0 PWL(0 0 1 10)
R2 N002 N001 1K
R3 N005 N006 10K
C1 N003 0 1µ
XU1 N005 N006 0 N004 0 0 N003 N002 LTC4071
.tran 300
.lib LTC4071.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4077.asc
XU1 N002 N003 N005 N007 N008 N009 N001 N006 N004 N001 0 LTC4077
R1 N003 0 2K
R2 N005 0 2K
R3 N006 0 1.24K
R4 N007 N001 1K
R5 N008 N001 1K
V2 N001 0 5
C1 N004 0 1 Rpar=1K
.tran 1000 startup
.lib LTC4077.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4079.asc
C1 N002 0 4 IC=6
R1 N002 N004 1.54Meg
R2 N004 N007 249K
R3 N008 0 3K
V1 N001 0 PWL(0 0 100u 9)
Rthermistor N010 0 R=9.1K*exp(3447/(V(temp)+273) - 3477/300)
R4 N009 N010 9.1K
D1 N001 N005 NSPW500BS
R5 N006 N005 5K
V2 TEMP 0 PWL(0 25 60 45 80 45 100 30)
XU1 N001 N001 N008 N009 N010 N006 N007 N004 N002 0 LTC4079 TIMEOUT=-1
S1 N002 0 N003 0 SDIS
V3 N003 0 PWL(0 0 180 0 +10u 1 +1 1 +10u 0)
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 300
.model SDIS SW(Ron=1 Roff=1G Vt=.5 Vh=-.3)
* Timing is Paused When NTC voltage out of range
* Current Limit to Control Die Temperature NOT MODELED
* Initial Condition Required on Capacitor\nto Avoid Bad Battery Shutdown
.lib LTC4079.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4085-1.asc
M§Q1 N001 N002 OUT OUT FDS4685
C1 OUT 0 4.7µ Rser=5m
R1 OUT N006 1K
D1 N006 N010 LXHL-BW02
R2 OUT N002 5.1K
M§Q2 N004 N005 OUT OUT FDS4685
C2 N004 0 2.5 ic=2.78 Rser=200m
R3 N012 N013 10K
V1 N001 0 PWL(0 0 7 0 +10u 5)
V2 N003 0 PWL(0 0 1m 0 +1u 5)
C3 N011 0 0.1µ
R4 N013 0 10K
R5 0 N008 66.5K
R6 N007 0 2K
R7 N003 N009 10K
Rload OUT 0 250
XU1 N003 OUT N007 N009 NC_01 N011 N001 N013 N012 N002 N010 N008 N005 N004 0 LTC4085-1 TerminationCycles=392
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 10
* NTC
* USB Power
* Wall Adapter
.lib LTC4085-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4085-3.asc
M§Q1 N001 N002 OUT OUT FDS4685
C1 OUT 0 4.7µ Rser=5m
R1 OUT N006 1K
D1 N006 N010 LXHL-BW02
R2 OUT N002 5.1K
M§Q2 N004 N005 OUT OUT FDS4685
C2 N004 0 2.5 ic=2.78 Rser=200m
R3 N012 N013 10K
V1 N001 0 PWL(0 0 7 0 +10u 5)
V2 N003 0 PWL(0 0 1m 0 +1u 5)
C3 N011 0 0.1µ
R4 N013 0 10K
R5 0 N008 66.5K
R6 N007 0 2K
R7 N003 N009 10K
Rload OUT 0 250
XU1 N003 OUT N007 N009 NC_01 N011 N001 N013 N012 N002 N010 N008 N005 N004 0 LTC4085-3 TerminationCycles=392
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 10
* NTC
* USB Power
* Wall Adapter
.lib LTC4085-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4085-4.asc
M§Q1 N001 N002 OUT OUT FDS4685
C1 OUT 0 4.7µ Rser=5m
R1 OUT N006 1K
D1 N006 N010 LXHL-BW02
R2 OUT N002 5.1K
M§Q2 N004 N005 OUT OUT FDS4685
C2 N004 0 2.5 ic=2.78 Rser=200m
R3 N012 N013 10K
V1 N001 0 PWL(0 0 7 0 +10u 5)
V2 N003 0 PWL(0 0 1m 0 +1u 5)
C3 N011 0 0.1µ
R4 N013 0 10K
R5 0 N008 66.5K
R6 N007 0 2K
R7 N003 N009 10K
Rload OUT 0 250
XU1 N003 OUT N007 N009 NC_01 N011 N001 N013 N012 N002 N010 N008 N005 N004 0 LTC4085-4 TerminationCycles=392
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 10
* NTC
* USB Power
* Wall Adapter
.lib LTC4085-4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4085.asc
M§Q1 N001 N002 OUT OUT FDS4685
C1 OUT 0 4.7µ Rser=5m
R1 OUT N006 1K
D1 N006 N010 LXHL-BW02
R2 OUT N002 5.1K
M§Q2 N004 N005 OUT OUT FDS4685
C2 N004 0 2.5 ic=2.78 Rser=200m
R3 N012 N013 10K
V1 N001 0 PWL(0 0 7 0 +10u 5)
V2 N003 0 PWL(0 0 1m 0 +1u 5)
C3 N011 0 0.1µ
R4 N013 0 10K
R5 0 N008 66.5K
R6 N007 0 2K
R7 N003 N009 10K
XU1 N003 OUT N007 N009 NC_01 N011 N001 N013 N012 N002 N010 N008 N005 N004 0 LTC4085 TerminationCycles=392
Rload OUT 0 250
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 10
* NTC
* USB Power
* Wall Adapter
.lib LTC4085.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4090.asc
C1 OUT 0 4.7µ Rser=5m
M2 N010 N008 OUT OUT FDS4685
Cbat N010 0 2.5 ic=2.78 Rser=200m
R3 N012 N013 10K
V2 IN 0 PWL(1m 0 +1u 5)
C4 N009 0 0.1µ
R4 N013 0 10K
R5 0 N015 66.5K
R6 N011 0 2K
R7 OUT 0 100
R8 IN N006 10K
R2 N005 OUT 1K
L1 N002 N003 6.8µ
C2 N003 0 22µ
M1 N003 N005 OUT OUT FDS4685
R9 N016 0 40.2K
C3 N007 0 270p Rser=59K
V4 N001 0 PWL(7 0 +10u 12)
R1 N004 N001 499K
C5 N004 0 200p
R10 OUT N014 1K
D1 N014 N017 LXHL-BW02
XU1 MP_01 NC_02 N016 N007 N013 N012 N005 N017 N015 N008 N010 IN OUT N011 N006 NC_03 N009 N003 MP_04 N002 N001 N004 0 LTC4090 L1=6.8uH TerminationCycles=400
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 11
* NTC
* USB or Wall Power
.lib LTC4090.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4120.asc
V1 N001 0 5
R2 N003 N012 1K
R3 N004 N011 1K
D4 0 N011 BZX84C15L
D2 0 N012 BZX84C15L
M2 N003 N011 0 0 Si4470DY
M1 N004 N012 0 0 Si4470DY
C3 N004 N011 10n
C2 N003 N012 10n
D3 N011 N004 BAT54
D1 N012 N003 BAT54
C1 N004 N003 280n Rser=8m
L1 N003 N001 68µ Rser=.95
L2 N001 N004 68µ Rser=.95
L3 N004 N003 5.4µ Rser=80m
L4 N005 0 48.6µ Rser=.24 Cpar=250p
D6 N006 IN BAT54
D5 0 N006 BAT54
D7 N009 IN BAT54
C6 N009 0 100p
C5 N005 N009 10n Rser=10m
C4 N005 N006 21.3n Rser=10m
C7 IN 0 10µ Rser=10m
R4 IN N013 470K
R5 IN N015 470K
C8 0 N002 2.2µ
R6 N018 0 3.01K
R7 N016 N017 1.35Meg
R8 N014 N016 1.01Meg
L5 N008 N010 33µ Rser=.1
C9 N007 N008 .022µ
C10 N014 0 10µ Rser=10m
C§BATT N014 0 1m ic=2.9
XU1 N002 N007 IN N008 0 N009 N002 N010 N014 N016 N017 0 N018 N013 N015 IN LTC4120 Ttime_out=2m
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L3 L4 .18
.tran 10m startup
.lib LTC4120.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4123.asc
V1 N002 0 5
R1 N003 0 1K
C1 N001 0 10µ Rser=5m
C§BAT N001 0 .1
XU1 NC_01 N002 NC_02 N003 N001 0 LTC4123 Tzn_air=2 Tchg=100
.tran 100 startup
* Notes:\n1. To simulate rectifier and input power control, the user needs to construct\n     a proper AC source to connect to ACIN pin.\n2. The model supports the charge voltage temperature compensation feature.\n    However, the user needs to specify ".temp" for the certain die temperature.\n3. Variables Tzn_air and Tchg, are introduced to reduce the simulation time\n    artificially. Please make sure to have Tchg>Tzn_air for meaningful results.
.lib LTC4123.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4150.asc
XU1 N002 N004 N005 N006 N007 N008 0 N002 N003 N003 LTC4150
R1 N001 N008 10K
R2 N001 N003 10K
R3 N001 N007 10K
V1 N001 0 3.3
Vbatt N004 0 3.7
Rsense N002 N004 100m
Rload N002 0 10
C1 N005 N006 4.7µ
I2 0 N002 PWL(0 0 0.35 0 +1u 0.8 0.7 0.8 +1u 0 +200m 0 +1u 0.45 +400m 0.45 +300m 0.8)
.tran 2.2
.lib LTC4150.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4180.asc
XU1 N016 N014 N015 MP_01 MP_02 MP_03 MP_04 MP_05 MP_06 N012 N007 0 N010 N008 N011 0 0 0 MP_07 N009 N004 N002 MP_08 N001 LT4180
R1 N008 0 {41.7K*3}
C1 N010 0 .001µ
C2 0 N016 1µ
C3 N013 N015 220p Rser=4K Cpar=10p
R2 N001 N002 .1
R3 N001 N004 64.9K
R4 N004 N007 3.74K
R5 N007 N009 2.2K
R6 N009 0 5.36K
R7 N003 N002 4
R8 N005 0 4
C4 N003 N005 100µ
Q1 N013 N016 N014 0 2N2222
M§Q2 IN N006 N001 N001 Si4886DY
V1 IN 0 20
R9 N006 N013 10K
R10 IN N006 27K
C5 N001 0 1µ
E1 OUT 0 N003 N005 1
C6 N012 0 .1µ
I§LoadCurrent N003 N005 PULSE(40m 400m 0 2m 2m 18m 40m)
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 80m
* Cable\nResistance
.lib LT4180.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4210-1.asc
M§Q1 N001 N002 OUT OUT Si4410DY
C1 OUT 0 470µ
R1 N002 N003 100
R2 N003 N004 100
C2 N004 0 .01µ
C3 N005 0 .22µ
V1 IN 0 PWL(0 0 15m 0 15.001m 5)
R3 N001 IN .01
XU1 N005 0 IN N003 N001 IN LTC4210-1
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 100m
.lib LTC4210-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4210-2.asc
M§Q1 N001 N002 OUT OUT Si4410DY
C1 OUT 0 470µ
R1 N002 N003 100
R2 N003 N004 100
C2 N004 0 .01µ
C3 N005 0 .22µ
V1 IN 0 PWL(0 0 15m 0 15.001m 5)
R3 N001 IN .01
XU1 N005 0 IN N003 N001 IN LTC4210-2
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 100m
.lib LTC4210-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4211.asc
XU1 N010 N005 N009 N011 0 N007 N006 N002 N001 N008 LTC4211
R1 N002 N001 7m
M§Q1 N002 N006 N003 N003 Si4410DY
R2 N003 N007 36K
R3 N007 0 15K
R4 N003 N010 10K
C1 N011 0 .01µ
C2 N009 0 .01µ
R5 N005 0 10K
R6 N001 N005 20K
V1 N001 0 5
R7 N001 N008 20K
C3 N003 0 100µ
Rload N003 0 1
S1 0 N003 N004 0 Short
V2 N004 0 PULSE(0 1 50m 1u 1u 1100m 200m)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 100m startup
.model Short SW(Ron=.1 Roff=100K Vt=.5 Vh=-.4)
.lib LTC4211.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4214-1.asc
C1 N014 N008 5.6n
C2 N010 N014 3.3n
R2 0 N006 34K
R3 N006 N014 32.4K
C3 N009 N013 10n
R4 N001 N004 470
C4 N004 N014 .1µ
C5 0 OUT 100µ
C6 N006 N014 1n
R6 OUT N007 75K
R7 N012 N014 10m
V1 N014 0 -5.2
R8 N013 N014 10
M§Q1 OUT N009 N012 N012 IRF7413
V2 N001 0 3.3
R9 N002 N001 2K
M§Q2 N002 N003 0 0 BSS123
R5 N012 N011 22
S1 0 OUT N005 0 SLD
V3 N005 0 PULSE(0 1 10m 100n 100n 5m 10)
XU1 N004 N003 N010 N011 N014 N009 N007 N006 N006 N008 LTC4214-1
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 20m startup
.model SLD SW(Ron=100m Roff=1K Vt=.5 Vh=-.3)
.lib LTC4214-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4214-2.asc
C1 N013 N007 5.6n
C2 N009 N013 3.3n
R2 0 N005 34K
R3 N005 N013 32.4K
C3 N008 N012 10n
R4 N001 N003 470
C4 N003 N013 .1µ
C5 0 OUT 100µ
C6 N005 N013 1n
R6 OUT N006 75K
R7 N011 N013 10m
V1 N013 0 -5.2
R8 N012 N013 10
M§Q1 OUT N008 N011 N011 IRF7413
XU1 N003 N002 N009 N010 N013 N008 N006 N005 N005 N007 LTC4214-2
V2 N001 0 3.3
R9 EN N001 2K
M§Q2 EN N002 0 0 BSS123
R5 N011 N010 22
S1 0 OUT N004 0 SLD
V3 N004 0 PULSE(0 1 10m 100n 100n 5m 10)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 25m startup
.model SLD SW(Ron=100m Roff=1K Vt=.5 Vh=-.3)
.lib LTC4214-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4215-1.asc
M§Q1 N002 N005 N003 N003 Si4864DY
R1 N001 N002 5m
R2 N001 N007 34K
R3 N010 N007 1.74K
R4 N010 0 2.67K
R5 N003 N008 25.1K
R6 0 N008 3.57K
R7 N003 N011 24K
C1 N014 0 .068µ
C2 N015 0 .068µ
C3 N016 0 4µ
V1 N012 0 3.1
V2 N001 0 PWL(0 0 10u 0 100u 12 6 12)
C4 N003 0 2000µ
R8 0 N003 10
M§Q2 N003 N006 N004 N004 Si4864DY
V3 N006 0 PWL(0 0 4 0 4.0001 12)
R9 N005 N009 10
R10 0 N004 .05
V4 N013 0 PWL(0 3.1 1 3.1 +100u 0)
XU1 N007 N010 N014 0 N012 N013 N016 N015 N011 N008 N003 N009 N002 N001 N001 LTC4215 uvautoretry=1 ovautoretry=1 ocautoretry=0
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 12
* Simulate shorts
* simulate board detection
.lib LTC4215.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4215-2.asc
M§Q1 N002 N005 N003 N003 Si4864DY
R1 N001 N002 5m
R2 N001 N009 34K
R3 N010 N009 1.74K
R4 N010 0 2.67K
R5 N003 N007 25.1K
R6 0 N007 3.57K
R7 N003 N011 24K
C1 N014 0 .068µ
C2 N015 0 .068µ
C3 N016 0 4µ
V1 N012 0 3.1
V2 N001 0 PWL(0 0 10u 0 100u 12 6 12)
C4 N003 0 2000µ
R8 0 N003 10
M§Q2 N003 N006 N004 N004 Si4864DY
R9 N005 N008 10
R10 0 N004 .05
V4 N013 0 PWL(0 3.1 1 3.1 +100u 0)
XU1 N009 N010 N014 0 N012 N013 N016 N015 N011 N007 N003 N008 N002 N001 N001 LTC4215-2 uvautoretry=1 ovautoretry=1 ocautoretry=1
V3 N006 0 PWL(0 0 4 0 +100u 12 +200m 12 +100n 0)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 12
* Simulate shorts
* simulate board detection
.lib LTC4215-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4215-3.asc
M§Q1 N002 N005 N003 N003 Si4864DY
R1 N001 N002 5m
R2 N001 N007 34K
R3 N010 N007 1.74K
R4 N010 0 2.67K
R5 N003 N008 25.1K
R6 0 N008 3.57K
R7 N003 N011 24K
C1 N014 0 .068µ
C2 N015 0 .068µ
C3 N016 0 4µ
V1 N012 0 3.1
V2 N001 0 PWL(0 0 10u 0 100u 12 6 12)
C4 N003 0 2000µ
R8 0 N003 10
M§Q2 N003 N006 N004 N004 Si4864DY
V3 N006 0 PWL(0 0 4 0 +100u 12 +200m 12 +100n 0)
R9 N005 N009 10
R10 0 N004 .05
V4 N013 0 PWL(0 3.1 1 3.1 +100u 0)
XU1 N007 N010 N014 0 N012 N013 N016 N015 N011 N008 N003 N009 N002 N001 N001 LTC4215-2 uvautoretry=1 ovautoretry=1 ocautoretry=1
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 12
* Simulate shorts
* simulate board detection
.lib LTC4215-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4215.asc
M§Q1 N002 N005 N003 N003 Si4864DY
R1 N001 N002 5m
R2 N001 N007 34K
R3 N010 N007 1.74K
R4 N010 0 2.67K
R5 N003 N008 25.1K
R6 0 N008 3.57K
R7 N003 N011 24K
C1 N014 0 .068µ
C2 N015 0 .068µ
C3 N016 0 4µ
V1 N012 0 PWL(0 3.1 1 3.1 1.0001 3.1)
V2 N001 0 PWL(0 0 10u 0 100u 12 6 12)
C4 N003 0 2000µ
R8 0 N003 10
M§Q2 N003 N006 N004 N004 Si4864DY
V3 N006 0 PWL(0 0 4 0 4.0001 12)
R9 N005 N009 10
R10 0 N004 .05
V4 N013 0 PWL(0 3.1 1 3.1 1.0001 0 1.2 0 1.20001 0)
XU1 N007 N010 N014 0 N012 N013 N016 N015 N011 N008 N003 N009 N002 N001 N001 LTC4215 uvautoretry=1 ovautoretry=1 ocautoretry=0
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 16
* Simulate shorts
* simulate board detection
.lib LTC4215.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4216.asc
M1 N001 N003 OUT OUT Si4864DY
R1 N001 IN 4m
R2 OUT N002 17.4K
R3 N002 0 10K
C1 N006 0 10n
C2 N007 0 10n
C3 N008 0 18n
V1 VCC 0 PWL(0 0 1u 3.3)
V2 IN 0 PWL(0 0 1u 1.8)
R4 VCC N004 10K
R5 OUT N005 10K
C4 OUT 0 1000µ
XU1 N005 IN N008 N006 N007 0 N002 N003 N001 IN VCC N004 LTC4216
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 20m
.lib LTC4216.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4217-12.asc
C1 N005 0 .1µ
V1 IN 0 12
C2 OUT 0 330µ
XU1 NC_01 IN N002 NC_02 N005 N005 0 OUT MP_03 MP_04 MP_05 MP_06 NC_07 N003 N002 NC_08 N004 NC_09 LTC4217-12
R1 N004 0 20K
R2 OUT N003 20K
S1 0 OUT N001 0 SHORT
V2 N001 0 PULSE(0 1 240m 1m 1m 10m)
.model SHORT SW(Ron=10m Roff=1K Vt=.5 Vh=-.4)
.tran 600m startup
.lib LTC4217-12.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4217.asc
C1 N006 0 .1µ
V1 IN 0 12
C2 OUT 0 330µ
R1 N005 0 20K
R2 N002 IN 20K
R3 N003 0 20K
R4 OUT N003 150K
R5 OUT N004 20K
XU1 NC_01 IN N002 0 N006 N006 0 OUT MP_02 MP_03 MP_04 MP_05 NC_06 N004 N002 N003 N005 NC_07 LTC4217
S1 0 OUT N001 0 SHORT
V2 N001 0 PULSE(0 1 240m 1m 1m 10m)
.model SHORT SW(Ron=10m Roff=1K Vt=.5 Vh=-.4)
.tran 600m startup
.lib LTC4217.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4218-12.asc
C1 N010 0 .1µ
M§Q1 N001 N003 OUT OUT Si4410DY
V1 IN 0 12
C2 OUT 0 330µ
C3 N005 0 .01µ
XU1 MP_01 IN N006 NC_02 N009 N010 0 OUT N004 N007 N006 NC_03 N008 NC_04 N001 IN LTC4218-12
R1 N001 IN .002
R2 OUT N007 20K
R3 N008 0 20K
R4 N003 N004 10
R5 N004 N005 1K
C4 N009 0 .1µ
S1 0 OUT N002 0 SHORT
V2 N002 0 PULSE(0 1 240m 1m 1m 10m)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 600m startup
.model SHORT SW(Ron=10m Roff=1K Vt=.5 Vh=-.4)
.lib LTC4218-12.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4218.asc
M§Q1 N001 N003 OUT OUT Si4410DY
V1 IN 0 12
C1 OUT 0 330µ
C2 N005 0 .01µ
R1 N009 0 20K
R2 N006 0 20K
R3 OUT N008 20K
R4 OUT N006 150K
R5 N004 N005 1K
R6 N003 N004 10
R7 N001 IN .002
R8 IN N007 20K
C3 N010 0 .1µ
XU1 MP_01 IN N007 0 N010 N011 0 OUT N004 N008 N007 N006 N009 NC_02 N001 IN LTC4218
C4 N011 0 .1µ
S1 0 OUT N002 0 SHORT
V2 N002 0 PULSE(0 1 240m 1m 1m 10m)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 600m startup
.model SHORT SW(Ron=10m Roff=1K Vt=.5 Vh=-.4)
.lib LTC4218.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4219-12.asc
C1 N004 0 .1µ
V1 IN 0 12
C2 OUT 0 330µ
R1 N003 0 20K
R2 OUT N002 20K
S1 0 OUT N001 0 SHORT
V2 N001 0 PULSE(0 1 240m 1m 1m 10m)
XU1 NC_01 IN 0 0 N004 N004 0 OUT MP_02 MP_03 MP_04 MP_05 NC_06 N002 NC_07 NC_08 N003 NC_09 LTC4219-12
.tran 600m startup
.model SHORT SW(Ron=10m Roff=1K Vt=.5 Vh=-.4)
.lib LTC4219-12.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4219-5.asc
C1 N004 0 .1µ
V1 IN 0 5
C2 OUT 0 330µ
R1 N003 0 20K
R2 OUT N002 20K
S1 0 OUT N001 0 SHORT
V2 N001 0 PULSE(0 1 240m 1m 1m 10m)
XU1 NC_01 IN 0 0 N004 N004 0 OUT MP_02 MP_03 MP_04 MP_05 NC_06 N002 NC_07 NC_08 N003 NC_09 LTC4219-5
.tran 600m startup
.model SHORT SW(Ron=10m Roff=1K Vt=.5 Vh=-.4)
.lib LTC4219-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4220.asc
R1 IN+ N004 100K
R2 N001 IN+ 5m
R3 N002 N003 10
C1 0 N003 10n Rser=1K
R4 IN+ N007 20K
R5 IN+ N005 36.5K
V1 IN+ 0 PULSE(0 12 0 20u 1u 200m 250m)
C2 0 N010 10n
C3 N009 0 1µ
C4 N005 0 10n
R6 N005 0 4.99K
R7 0 N010 4.99K
R8 N010 IN- 36.5K
C5 N013 0 0.1µ
R9 N013 IN- 1
R10 N015 IN- 5m
R11 OUT+ N008 20K
R12 OUT+ N006 36.5K
R13 N011 OUT- 36.5K
R14 N006 0 4.99K
R15 0 N011 4.99K
C6 OUT- N012 10n Rser=1K
C7 N012 N015 100n
C8 OUT+ 0 33µ Rser=25m
C9 0 OUT- 33µ Rser=25m
R16 OUT+ 0 10
R17 0 OUT- 10
R18 N012 N014 10
M§Q1 N001 N002 OUT+ OUT+ SUM85N03-06P
M§Q2 OUT- N014 N015 N015 SUM85N03-06P
XU1 N013 IN- N015 N012 N011 N010 N004 N009 0 N008 N007 N005 N006 N003 N001 IN+ LT4220
I1 OUT+ 0 PWL(0 0 60m 0 120m 10 200m 10 260m 0) load
V2 0 IN- PULSE(0 12 0 20u 1u 200m 250m)
I2 0 OUT- PWL(0 0 60m 0 120m 10 200m 10 260m 0) load
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 400m startup
.lib LT4220.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4221.asc
R1 N003 IN2 4m
M§Q1 N003 N006 OUT2 OUT2 IRF7413
R2 OUT2 N004 14.3K
R3 N004 0 5.11K
R4 OUT2 N007 10K
C1 N011 0 100n
C3 OUT2 0 100µ
Rload OUT2 0 .5
C2 N012 0 1n
M§Q2 N001 N005 OUT1 OUT1 IRF7413
R5 N001 IN1 4m
V3 IN1 0 PWL(0 0 100u 3.3)
R6 OUT2 N010 20K
R7 N010 0 5.11K
R8 OUT2 N009 10K
C4 OUT1 0 100µ
Rload1 OUT1 0 .66
S2 0 OUT1 N002 0 Sload
V4 N002 0 PULSE(0 1 200m 10n 10n 10m 5)
V5 ON1 0 PWL(0 0 10m 0 +100n 3.3 + 300m 3.3 +100n .2 +20u .2 +100n 3.3)
XU1 ON1 IN1 N001 N005 N010 N009 N008 N012 N011 0 N007 N004 N006 N003 IN2 ON2 LTC4221
V1 IN2 0 PWL(0 0 100u 2.5)
V6 ON2 0 PWL(0 0 10m 0 +100n 3.3)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 500m
.model Sload SW(Ron=1 Roff=1Meg Vt=.5 Vh=-.4)
.lib LTC4221.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4222.asc
M§Q1 N021 N019 OUT2 OUT2 Si4864DY
R1 N020 N021 5m
R2 N019 N016 10
M§Q2 N002 N003 OUT1 OUT1 Si4864DY
R3 N001 N002 5m
R4 N003 N005 10
R5 OUT2 N018 10K
R6 OUT2 N017 17.8K
R7 N017 0 12.1K
R8 OUT1 N006 10K
R9 OUT1 N004 93.1K
R10 N004 0 12.1K
R11 N008 N001 93.1K
R12 N007 N008 2K
R13 0 N007 10.2K
C1 0 N008 .1µ
R14 N015 N020 17.8K
R15 N014 N015 2K
R16 0 N014 10.2K
C2 0 N015 .1µ
C3 0 N013 8µ
C4 0 N010 .1µ
C5 0 N009 .01µ
V1 N001 0 PWL(0 0 10u 0 11u 12)
V2 N020 0 PWL(0 0 10u 0 11u 3.3)
C6 0 OUT2 1000µ
C7 0 OUT1 1000µ
V3 N011 0 3
V4 N012 0 3
XU1 N002 N001 N001 N008 N007 N009 N010 N010 0 MP_01 MP_02 MP_03 N013 N014 N015 N020 N020 N021 N016 OUT2 N017 N018 0 MP_04 MP_05 MP_06 MP_07 MP_08 N012 N011 MP_09 0 N006 N004 OUT1 N005 LTC4222 LTC4222 LTC4222 uvautoretry1=1 ovautoretry1=1 ocautoretry1=0 uvautoretry2=1 ovautoretry2=1 ocautoretry2=0
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 500m
.lib LTC4222.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4224-1.asc
R1 OUT2 0 1.65
R2 N003 IN2 10m
M§Q1 N001 N004 OUT1 OUT1 FDS6911
R3 OUT1 0 5
R4 N001 IN1 15m
V1 IN2 0 PWL(0 0 +100n 3.3)
V2 IN1 0 PWL(0 0 +100n 5)
S1 N006 0 N008 0 SON
V3 N008 0 PWL(0 0 200m 0 +10n 1 2.5 1 +10n 0 +100u 0 +10n 1)
R5 IN1 N007 1K
M§Q2 N003 N005 OUT2 OUT2 FDS6911
C1 OUT1 0 150µ
C2 OUT2 0 150µ
S2 0 OUT1 N002 0 SSHORT
V4 N002 0 PULSE(0 1 500m 10n 10n 8m 100)
XU1 N001 IN1 N004 N007 N006 N006 0 N005 IN2 N003 LTC4224-1
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5
.model SON SW(Ron=100 Roff=1G Vt=.5 Vh=-.3)
.model SSHORT SW(Ron=200m Roff=50 Vt=.5 Vh=-.3)
.lib LTC4224-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4224-2.asc
XU1 N001 IN1 N004 N007 N006 N006 0 N005 IN2 N003 LTC4224-2
R1 OUT2 0 1.65
R2 N003 IN2 10m
M§Q1 N001 N004 OUT1 OUT1 FDS6911
R3 OUT1 0 5
R4 N001 IN1 15m
V1 IN2 0 PWL(0 0 +100n 3.3)
V2 IN1 0 PWL(0 0 +100n 5)
S1 N006 0 N008 0 SON
V3 N008 0 PWL(0 0 200m 0 +10n 1)
R5 IN1 N007 1K
M§Q2 N003 N005 OUT2 OUT2 FDS6911
C1 OUT1 0 150µ
C2 OUT2 0 150µ
S2 0 OUT1 N002 0 SSHORT
V4 N002 0 PULSE(0 1 500m 10n 10n 8m 100)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5
.model SON SW(Ron=100 Roff=1G Vt=.5 Vh=-.3)
.model SSHORT SW(Ron=200m Roff=50 Vt=.5 Vh=-.3)
.lib LTC4224-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4225-1.asc
XU1 N001 IN1 N011 0 N015 IN2 N022 N020 N018 N017 OUT N014 N016 0 N013 N012 0 N008 N009 N010 OUT N006 N007 N005 LTC4225-1
M§Q1 N002 N003 OUT OUT Si7386DP
M§Q2 N002 N005 N001 N001 Si7386DP
M§Q3 N023 N020 N022 N022 Si7386DP
M§Q4 N023 N021 OUT OUT Si7386DP
C1 IN1 N007 .1µ
R2 IN1 N009 100K
R3 IN1 N010 100K
R4 N006 N004 47
R5 N006 N003 10
C2 N004 0 .015µ
C3 0 N012 .047µ
C4 0 N013 .047µ
R6 N016 IN2 100K
R7 N014 IN2 100K
R8 N017 N019 47
C5 N019 0 .015µ
R9 N017 N021 10
C6 N018 IN2 .1µ
R11 N008 IN1 137K
R12 0 N008 20K
R13 N015 0 20K
C7 N008 0 .01µ
C8 0 N015 .01µ
C9 N011 0 .1µ
R14 IN2 N015 137K
C10 OUT 0 100µ
Rload OUT 0 1.7
V1 IN1 0 PWL(0 0 20u 0 +1u 11 +200m 11 +100m 13 +100m 13 +100m 11)
V2 IN2 0 PWL(0 0 10u 0 +1u 12)
R1 N001 IN1 .004
R10 N022 IN2 .004
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 600m
.lib LTC4225-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4225-2.asc
M§Q2 N002 N003 OUT OUT Si7386DP
M§Q1 N002 N005 N001 N001 Si7386DP
M§Q3 N024 N021 N023 N023 Si7386DP
M§Q4 N024 N022 OUT OUT Si7386DP
C1 IN1 N007 .1µ
R7 IN1 N009 100K
R8 IN1 N010 100K
R5 N006 N004 47
R3 N006 N003 10
C3 N004 0 .015µ
C5 0 N012 .047µ
C6 0 N014 .047µ
R9 N017 IN2 100K
R10 N015 IN2 100K
R6 N018 N020 47
C4 N020 0 .015µ
R4 N018 N022 10
C2 N019 IN2 .1µ
R12 N008 IN1 137K
R11 0 N008 20K
R13 N016 0 20K
C7 N008 0 .01µ
C8 0 N016 .01µ
C9 N011 0 .1µ
R14 IN2 N016 137K
V1 IN1 0 PWL(0 0 20u 0 +1u 11)
V2 IN2 0 PWL(0 0 10u 0 +1u 12)
R1 N001 IN1 .004
R2 N023 IN2 .004
XU1 N001 IN1 N011 0 N016 IN2 N023 N021 N019 N018 OUT N015 N017 0 N014 N012 0 N008 N009 N010 OUT N006 N007 N005 LTC4225-2
C10 OUT 0 100µ
S1 OUT 0 N013 0 SCSW
V3 N013 0 PWL(0 0 300m 0 +100u 1 + 10m 1 +100u 0 )
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1
.model SCSW SW(Ron=10m Roff=1.7 Vt=.5 Vh=-200m)
.lib LTC4225-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4226-1.asc
M§Q1 N003 N007 N004 N004 FDMS86500DC
R1 N002 N003 30m
V1 N001 0 PWL(0 0 2m 12)
M§Q2 N013 N012 N014 N014 FDMS86500DC
R2 N002 N013 30m
S1 N005 N004 N006 0 SW
R3 N005 0 1K
C1 N005 0 1m Rser=10m
V2 N006 0 PWL(0 0 60m 0 60.01m 1)
C2 N008 0 220n
C3 N011 0 220n
R4 N002 N009 10K
R5 N002 N010 10K
XU1 N009 N002 N002 N003 N007 N004 N008 0 0 N011 N014 N012 N013 N002 N002 N010 LTC4226-1
D1 N001 N002 SS3P5
S2 N015 N014 N016 0 SW
R6 N015 0 1K
C4 N015 0 1m Rser=10m
V3 N016 0 PWL(0 0 60m 0 60.01m 1)
D2 0 N002 SMCJ33A
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.model SW SW(Ron=1m Roff=1K Vt=.5 Vh=.1)
.tran 70m
.lib LTC4226-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4226-2.asc
M§Q1 N003 N007 N004 N004 FDMS86500DC
R1 N002 N003 30m
V1 N001 0 PWL(0 0 2m 12)
M§Q2 N013 N012 N014 N014 FDMS86500DC
R2 N002 N013 30m
S1 N005 N004 N006 0 SWIT
R3 N004 0 20
C1 N005 0 1µ Rser=10m
V2 N006 0 PWL(0 0 60m 0 60.01m 1 100m 1 100.01m 0)
C2 N008 0 220n
C3 0 N011 220n
R4 N002 N009 10K
R5 N002 N010 10K
D1 N001 N002 SS3P5
R6 N014 0 100
C4 N014 0 1m Rser=10m
D2 0 N002 SMCJ33A
XU1 N009 N002 N002 N003 N007 N004 N008 0 0 N011 N014 N012 N013 N002 N002 N010 LTC4226-2
R7 N005 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1
.model SWIT SW(Ron=1m Roff=1K Vt=.5 Vh=.1)
.lib LTC4226-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4227-1.asc
M§Q3 N002 N003 OUT OUT Si7386DP
M§Q1 N001 N007 IN1 IN1 Si7386DP
C1 IN1 N006 .1µ
R6 N001 N011 100K
R7 N001 N013 100K
R3 N004 N005 47
R2 N004 N003 10
C3 N005 0 .015µ
C6 0 N014 .1µ
C2 IN2 N008 .1µ
R5 N010 N001 137K
R4 0 N010 20K
C4 N010 0 .01µ
C5 N012 0 .1µ
C7 OUT 0 100µ
Rload OUT 0 1.7
V1 IN1 0 PWL(0 0 10u 0 +1u 11 +200m 11 +100m 13 +100m 13 +100m 11)
V2 IN2 0 PWL(0 0 10u 0 +1u 12)
R1 N002 N001 .006
M§Q2 N001 N009 IN2 IN2 Si7386DP
XU1 N002 N001 IN1 N012 0 IN2 N009 N008 MP_01 N013 N011 0 N014 0 N010 MP_02 OUT N004 N006 N007 LTC4227-1
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 600m
.lib LTC4227-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4227-2.asc
M§Q3 N002 N004 OUT OUT Si7386DP
M§Q1 N001 N008 IN1 IN1 Si7386DP
C1 IN1 N007 .1µ
R6 N001 N012 100K
R7 N001 N014 100K
R3 N005 N006 47
R2 N005 N004 10
C3 N006 0 .015µ
C6 0 N015 .1µ
C2 IN2 N009 .1µ
R5 N011 N001 137K
R4 0 N011 20K
C4 N011 0 .01µ
C5 N013 0 .1µ
C7 OUT 0 100µ
V1 IN1 0 PWL(0 0 10u 0 +1u 11)
V2 IN2 0 PWL(0 0 10u 0 +1u 12)
R1 N002 N001 .006
M§Q2 N001 N010 IN2 IN2 Si7386DP
S1 0 OUT N003 0 SCSW
V3 N003 0 PWL(0 0 300m 0 +1m 1 +10m 1 +1m 0)
XU1 N002 N001 IN1 N013 0 IN2 N010 N009 MP_01 N014 N012 0 N015 0 N011 MP_02 OUT N005 N007 N008 LTC4227-2
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1600m
.model SCSW SW(Ron=10m Roff=1.7 Vt=.5 Vh=-.4)
.lib LTC4227-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4227-3.asc
M§Q3 N002 N003 OUT OUT Si7386DP
M§Q1 N001 N007 IN1 IN1 Si7386DP
C1 IN1 N006 .1µ
R6 N001 N011 100K
R7 N001 N013 100K
R3 N004 N005 47
R2 N004 N003 10
C3 N005 0 .015µ
C6 0 N014 .1µ
C2 IN2 N008 .1µ
R5 N010 N001 137K
R4 0 N010 20K
C4 N010 0 .01µ
C5 N012 0 .1µ
C7 OUT 0 100µ
Rload OUT 0 1.7
V1 IN1 0 PWL(0 0 10u 0 +1u 11 +200m 11 +100m 13 +100m 13 +100m 11)
V2 IN2 0 PWL(0 0 10u 0 +1u 12)
R1 N002 N001 .006
M§Q2 N001 N009 IN2 IN2 Si7386DP
XU1 N002 N001 IN1 N012 0 IN2 N009 N008 MP_01 N013 N011 0 N014 0 N010 MP_02 OUT N004 N006 N007 LTC4227-3
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 600m
.lib LTC4227-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4227-4.asc
M§Q3 N002 N004 OUT OUT Si7386DP
M§Q1 N001 N008 IN1 IN1 Si7386DP
C1 IN1 N007 .1µ
R6 N001 N012 100K
R7 N001 N014 100K
R3 N005 N006 47
R2 N005 N004 10
C3 N006 0 .015µ
C6 0 N015 .1µ
C2 IN2 N009 .1µ
R5 N011 N001 137K
R4 0 N011 20K
C4 N011 0 .01µ
C5 N013 0 .1µ
C7 OUT 0 100µ
V1 IN1 0 PWL(0 0 10u 0 +1u 11)
V2 IN2 0 PWL(0 0 10u 0 +1u 12)
R1 N002 N001 .006
M§Q2 N001 N010 IN2 IN2 Si7386DP
S1 0 OUT N003 0 SCSW
V3 N003 0 PWL(0 0 300m 0 +1m 1 +10m 1 +1m 0)
XU1 N002 N001 IN1 N013 0 IN2 N010 N009 MP_01 N014 N012 0 N015 0 N011 MP_02 OUT N005 N007 N008 LTC4227-4
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1600m
.model SCSW SW(Ron=10m Roff=1.7 Vt=.5 Vh=-.4)
.lib LTC4227-4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4228-1.asc
M§Q2 N002 N003 OUT OUT SiR158DP
M§Q1 N001 N007 IN1 IN1 SiR158DP
C1 IN1 N006 .1µ
R7 N001 N008 100K
R9 N001 N011 100K
R5 N005 N004 47
R3 N005 N003 10
C3 N004 0 .015µ
C5 0 N013 .047µ
C6 0 N014 .047µ
R14 N009 N001 137K
R13 0 N009 20K
R15 N017 0 20K
C7 N009 0 .01µ
C8 0 N017 .01µ
C9 N012 0 .1µ
R16 N020 N017 137K
C10 OUT 0 100µ
Rload OUT 0 1.7
V2 IN2 0 PWL(0 0 10u 0 +1u 12)
XU1 N002 N001 IN1 N012 0 IN2 N020 N025 N023 N021 N018 N019 OUT N015 N016 N017 0 N014 N013 0 N009 N010 N011 OUT N005 N008 N006 N007 LTC4228-1
R1 N002 N001 .004
R8 N001 N010 100K
M§Q4 N025 N024 OUT OUT SiR158DP
M§Q3 N020 N023 IN2 IN2 SiR158DP
C2 IN2 N021 .1µ
R6 N019 N022 47
R4 N019 N024 10
C4 N022 0 .015µ
R2 N025 N020 .004
R10 N018 N020 100K
R12 N015 N020 100K
R11 N016 N020 100K
V1 IN1 0 PWL(0 0 10u 0 +1u 11 +200m 11 +100m 13 +100m 13 +100m 11)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 600m
.lib LTC4228-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4228-2.asc
M§Q2 N002 N003 OUT OUT SiR158DP
M§Q1 N001 N007 IN1 IN1 SiR158DP
C1 IN1 N006 .1µ
R7 N001 N008 100K
R9 N001 N011 100K
R5 N005 N004 47
R3 N005 N003 10
C3 N004 0 .015µ
R14 N009 N001 137K
R13 0 N009 20K
R15 N018 0 20K
C7 N009 0 .01µ
C8 0 N018 .01µ
C9 N012 0 .1µ
R16 N021 N018 137K
R1 N002 N001 .004
R8 N001 N010 100K
M§Q4 N026 N025 OUT OUT SiR158DP
M§Q3 N021 N024 IN2 IN2 SiR158DP
C2 IN2 N022 .1µ
R6 N020 N023 47
R4 N020 N025 10
C4 N023 0 .015µ
R2 N026 N021 .004
R10 N019 N021 100K
R12 N016 N021 100K
R11 N017 N021 100K
C10 OUT 0 100µ
V1 IN1 0 PWL(0 0 20u 0 +1u 12)
V2 IN2 0 PWL(0 0 20u 0 +1u 11)
C5 0 N013 .047µ
C6 0 N014 .047µ
XU1 N002 N001 IN1 N012 0 IN2 N021 N026 N024 N022 N019 N020 OUT N016 N017 N018 0 N014 N013 0 N009 N010 N011 OUT N005 N008 N006 N007 LTC4228-2
S1 OUT 0 N015 0 SCSW
V3 N015 0 PWL(0 0 300m 0 +100u 1 + 10m 1 +100u 0)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1
.model SCSW SW(Ron=10m Roff=1.7 Vt=.5 Vh=-200m)
.lib LTC4228-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4229.asc
XU1 IN N002 N001 IN N001 N015 0 N015 N015 N016 0 N010 N013 0 0 N014 N012 N011 N009 N007 OUT N005 N004 N008 LTC4229
R1 N001 N010 21.5K
R2 N010 N013 1.1K
R3 N013 0 2K
C1 N015 0 .1µ
M§Q1 N001 N008 IN IN SiR818DP
M§Q2 N002 N003 OUT OUT SiR818DP
R4 N002 N001 2.5m
V1 IN 0 PWL(0 0 .1m 12 200m 12 +100u 12 +100n 0 +100u 0 +100n 12)
C2 IN N004 .1µ
R5 N003 N005 10
R6 N006 N005 1K
C3 N006 0 10n
R7 OUT N007 15K
R8 N007 0 2K
C4 OUT 0 680µ Rser=50m
R9 N001 N009 100K
R10 N001 N011 100K
R11 N001 N012 100K
R12 N001 N014 100K
C5 N016 0 .1µ
Rload OUT 0 10
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 0 200.5m 200m
* LTC4229 protects from Input Brownout
.lib LTC4229.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4230.asc
XU1 N011 N012 N010 N007 N006 N001 N002 N008 N017 N016 N019 N018 N013 0 N013 N004 N005 N009 N015 N014 LTC4230
C1 N013 0 .1µ
C2 N018 0 .1µ
C3 N019 0 15p
V1 N001 0 PWL(0 0 100u 3.3)
R1 N002 N001 7m
M§Q1 N002 N008 OUT1 OUT1 IRF7413
R2 N005 N004 7m
M§Q2 N005 N009 OUT2 OUT2 IRF7413
R3 N007 N006 7m
M§Q3 N007 N010 OUT3 OUT3 IRF7413
S1 OUT1 0 N003 0 SL
C4 OUT1 0 1m
V2 N003 0 PULSE(0 1 100m 100n 100n 40u 1)
V3 N004 0 PWL(0 0 100u 2.5)
V4 N006 0 PWL(0 0 100u 1.8)
C5 OUT2 0 100µ
C6 OUT3 0 100µ
R4 OUT3 N011 5.1K
R5 N011 0 12K
R6 OUT3 N012 10K
R7 OUT2 N014 11K
R8 N014 0 12K
R9 OUT2 N015 10K
R10 OUT1 N016 18K
R11 N016 0 12K
R12 OUT1 N017 10K
Rload2 OUT2 0 2
Rload3 OUT3 0 2
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 400m
.model SL SW(Ron=300m Roff=2 Vt=.5 Vh=-.3)
* Configured for Autoretry
.lib LTC4230.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4231-1.asc
M§Q1 N001 N004 N002 N002 Si7164DP
C1 OUT 0 220µ
R1 N001 IN 22.5m
C2 N010 0 180n
R2 IN N005 1020K
R3 N005 N007 1.65K
R4 N007 N008 4.22K
R5 N008 N009 32.4K
V1 IN 0 PWL(0 0 1u 24)
S1 0 OUT N003 0 SLD
V2 N003 0 PULSE(0 1 100m 100n 100n 10m 1000m)
XU1 N001 IN IN N005 N007 N008 N009 0 N006 N010 N002 N004 LTC4231-1
R6 OUT N006 20K
M§Q2 OUT N004 N002 N002 SI5410DU
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 700m
.model SLD SW(Ron=1 Roff=1K Vt=.5 Vh=-.3)
.lib LTC4231-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4231-2.asc
M§Q1 N001 N004 N002 N002 Si7164DP
C1 OUT 0 220µ
R1 N001 IN 22.5m
C2 N010 0 180n
R2 IN N005 1020K
R3 N005 N007 1.65K
R4 N007 N008 4.22K
R5 N008 N009 32.4K
V1 IN 0 PWL(0 0 1u 24)
S1 0 OUT N003 0 SLD
V2 N003 0 PULSE(0 1 100m 100n 100n 10m 1000m)
R6 OUT N006 20K
M§Q2 OUT N004 N002 N002 SI5410DU
XU1 N001 IN IN N005 N007 N008 N009 0 N006 N010 N002 N004 LTC4231-2
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 700m
.model SLD SW(Ron=1 Roff=1K Vt=.5 Vh=-.3)
.lib LTC4231-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4232-1.asc
C1 N009 0 .1µ
V1 IN 0 PWL(0 0 10u 12)
C2 OUT 0 150µ
R1 N008 0 20K
R2 N004 IN 107K
R3 N005 0 20K
R4 OUT N005 150K
R5 OUT N006 10K
S1 0 OUT N003 0 SHORT
V2 N003 0 PULSE(0 1 240m 1m 1m 10m)
XU1 IN N004 0 N009 N009 0 OUT MP_01 MP_02 N002 N006 N007 N005 N008 NC_03 NC_04 LTC4232-1
R6 N002 N001 100K
C3 0 N001 4.7n
C4 OUT N002 3.3n
R7 N007 N004 5.23K
R8 0 N007 10K
.model SHORT SW(Ron=10m Roff=1K Vt=.5 Vh=-.4)
.tran 600m
.lib LTC4232-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4232.asc
C1 N006 0 .1µ
V1 IN 0 12
C2 OUT 0 330µ
R1 N005 0 20K
R2 N002 IN 20K
R3 N003 0 20K
R4 OUT N003 150K
R5 OUT N004 20K
S1 0 OUT N001 0 SHORT
V2 N001 0 PULSE(0 1 240m 1m 1m 10m)
XU1 IN N002 0 N006 N006 0 OUT MP_01 MP_02 NC_03 N004 N002 N003 N005 NC_04 NC_05 LTC4232
.model SHORT SW(Ron=10m Roff=1K Vt=.5 Vh=-.4)
.tran 600m startup
.lib LTC4232.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4233.asc
V1 IN 0 12
C2 OUT 0 680µ
R1 N006 0 20K
R2 N003 IN 20K
R3 N004 0 20K
R4 OUT N004 150K
R5 OUT N005 20K
C1 N008 0 1µ
S1 0 OUT N002 0 SHORT
V3 N002 0 PULSE(0 1 240m 1m 1m 10m)
XU1 N007 IN N003 0 N008 N008 0 OUT TjFET N007 MP_01 MP_02 N001 N005 N003 N004 N006 NC_03 LTC4233 Rpcb=15 Tamb=25
.model SHORT SW(Ron=10m Roff=1K Vt=.5 Vh=-.4)
.tran 1.4 startup
.lib LTC4233.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4234.asc
V1 IN 0 12
C2 OUT 0 680µ
R1 N006 0 20K
R2 N003 IN 20K
R3 N004 0 20K
R4 OUT N004 150K
R5 OUT N005 20K
C1 N008 0 1µ
S1 0 OUT N002 0 SHORT
V3 N002 0 PULSE(0 1 240m 1m 1m 10m)
XU1 N007 IN N003 0 N008 N008 0 OUT TjFET N007 MP_01 MP_02 N001 N005 N003 N004 N006 NC_03 LTC4234 Rpcb=15 Tamb=25
.model SHORT SW(Ron=10m Roff=1K Vt=.5 Vh=-.4)
.tran 1.4 startup
.lib LTC4234.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4235-1.asc
M§Q1 N004 P001 N005 N005 SiR158DP
C1 N005 0 10µ
R1 N004 N001 3m
C2 N001 N011 .1µ
M§Q2 N001 N010 N003 N003 SiR158DP
C3 N003 N009 .1µ
M§Q3 N001 N008 N002 N002 SiR158DP
C4 N016 0 .1µ
C5 N017 0 .1µ
R2 N001 N012 13.7K
R3 N012 0 2K
R4 N001 N013 100K
R5 N001 N014 100K
V1 N002 0 PWL(0 0 100u 10 150m 10.5 2.15 13.5)
V2 N003 0 PWL(0 0 100u 12)
C6 N002 N007 .1µ
XU1 N004 N001 N002 N016 0 N003 N010 N009 N017 0 N015 N011 0 N012 N013 N014 N005 N006 N007 N008 LTC4235-1
R6 P001 N006 10
R7 P002 N006 1K
C7 0 P002 10n
Rload N005 0 1.7
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2.5
.lib LTC4235-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4235-2.asc
M§Q1 N004 P001 N005 N005 SiR158DP
C1 N005 0 10µ
R1 N004 N001 3m
C2 N001 N011 .1µ
M§Q2 N001 N010 N003 N003 SiR158DP
C3 N003 N009 .1µ
M§Q3 N001 N008 N002 N002 SiR158DP
C4 N016 0 .1µ
C5 N017 0 .1µ
R2 N001 N012 13.7K
R3 N012 0 2K
R4 N001 N013 100K
R5 N001 N014 100K
V1 N002 0 PWL(0 0 100u 10 150m 10.5 2.15 13.5)
V2 N003 0 PWL(0 0 100u 12)
C6 N002 N007 .1µ
R6 P001 N006 10
R7 P002 N006 1K
C7 0 P002 10n
XU1 N004 N001 N002 N016 0 N003 N010 N009 N017 0 N015 N011 0 N012 N013 N014 N005 N006 N007 N008 LTC4235-2
Rload N005 0 1.7
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2.5
.lib LTC4235-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4236-1.asc
M§Q1 N004 P001 N005 N005 SiR158DP
C1 N005 0 10µ
R1 N004 N001 3m
C2 N001 N012 .1µ
M§Q2 N001 N011 N003 N003 SiR158DP
C3 N003 N010 .1µ
M§Q3 N001 N009 N002 N002 SiR158DP
C4 N019 0 .1µ
C5 N021 0 .1µ
R2 N001 N014 13.7K
R3 N014 0 2K
R4 N001 N013 100K
R5 N001 N015 100K
V1 N002 0 PWL(0 0 100u 10 150m 10.5 2.15 13.5)
V2 N003 0 PWL(0 0 100u 12)
C6 N002 N008 .1µ
R6 P001 N006 10
R7 P002 N006 1K
C7 0 P002 10n
C8 N020 0 .1µ
R8 N005 N007 15K
R9 N007 0 2K
R10 N001 N016 100K
R11 N001 N017 100K
XU1 N004 N001 N002 N019 0 N003 N011 N010 N021 0 N018 N012 0 N014 N013 N015 N005 N006 N008 N009 N001 N007 N003 N016 N017 N020 LTC4236-1
Rload N005 0 1.7
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2.5
.lib LTC4236-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4236-2.asc
M§Q1 N004 P001 N005 N005 SiR158DP
C1 N005 0 10µ
R1 N004 N001 3m
C2 N001 N012 .1µ
M§Q2 N001 N011 N003 N003 SiR158DP
C3 N003 N010 .1µ
M§Q3 N001 N009 N002 N002 SiR158DP
C4 N019 0 .1µ
C5 N021 0 .1µ
R2 N001 N014 13.7K
R3 N014 0 2K
R4 N001 N013 100K
R5 N001 N015 100K
V1 N002 0 PWL(0 0 100u 10 150m 10.5 2.15 13.5)
V2 N003 0 PWL(0 0 100u 12)
C6 N002 N008 .1µ
R6 P001 N006 10
R7 P002 N006 1K
C7 0 P002 10n
XU1 N004 N001 N002 N019 0 N003 N011 N010 N021 0 N018 N012 0 N014 N013 N015 N005 N006 N008 N009 N001 N007 N003 N016 N017 N020 LTC4236-2
C8 N020 0 .1µ
R8 N005 N007 15K
R9 N007 0 2K
R10 N001 N016 100K
R11 N001 N017 100K
Rload N005 0 1.7
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2.5
.lib LTC4236-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4240.asc
Rsense5 5Vin N001 7m
M3 N001 N002 5Vout 5Vout IRF7413
R10 N002 N007 10
R2 N008 N007 1K
M1 N003 N004 3Vout 3Vout IRF7413
R3 N004 N007 10
Rsense3 3Vin N003 5m
C7 N008 0 0.01µ
V12 N021 0 5
R4 N016 N021 10K
C1 3Vout 0 30µ
R5 3Vout 0 0.87
C5 N017 0 0.1µ
R1 5Vout 0 2
C2 5Vout 0 30µ
R6 N018 N021 10K
V5 N013 0 PWL(0 0 10m 0 +1u 3.3)
R7 N021 N015 10K
R8 N010 N009 18
C3 0 N010 4.7n
Q2 N006 N009 N005 0 2N2222
R14 3Vin N006 12
R15 3Vin N009 1K
R16 N005 0 18
R11 N019 0 30
C4 N019 0 10µ
R12 N020 0 150
C6 N020 0 10µ
V7 N014 0 PWL(0 3.3 40m 3.3 +1u 0)
V8 N022 0 PULSE(0 -12 5m 5m 5m 400m 450m)
V4 N023 0 PULSE(0 12 5m 5m 5m 400m 450m)
V6 5Vin 0 PULSE(0 5 5m 5m 5m 250m 300m)
V10 3Vin 0 PULSE(0 3.3 5m 5m 5m 250m 300m)
XU1 MP_01 MP_02 N023 N022 N017 5Vout N016 N018 NC_03 0 MP_04 MP_05 MP_06 N015 N011 MP_07 N009 N005 N007 N001 5Vin 3Vin N003 3Vout N020 N019 N013 N014 LTC4240
D2 N012 N011 NSCW100
R13 5Vin N012 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
* 5V, 8A
* 3.3V, 11A
.tran 550m
.lib LTC4240.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4242.asc
XU1 N019 0 N015 N014 OUT3p3_1 N011 N005 N004 N013 N010 N028 N034 N035 N029 OUT3p3_2 N027 N026 0 N022 N025 N024 N023 N037 N038 N031 OUT12_2 OUTAUX2 0 OUTAUX_1 OUT12_1 N008 N002 N001 N018 N017 N016 N020 N021 LTC4242
V1 N010 0 3.3
M1 N002 N003 OUT12_1 OUT12_1 Si7336ADP
R1 N002 N001 8m
V2 N013 0 3.3
V4 N001 0 12
M2 N005 N006 OUT3p3_1 OUT3p3_1 Si7336ADP
R2 N005 N004 13m
V5 N004 0 3.3
R3 0 OUT3p3_1 10
R4 0 OUT12_1 10
R5 0 OUTAUX_1 8.8
V7 N022 0 PWL(0 3.3 1m 3.3 +100n 0)
R6 N008 N007 47
C1 N007 0 15n
R7 N012 N011 18
C2 N012 0 47n
R8 N003 N008 10
R9 N006 N011 10
R10 0 OUTAUX2 8.8
R11 N033 N032 18
C3 N033 0 47n
R12 N029 N032 10
M3 N035 N032 OUT3p3_2 OUT3p3_2 Si7336ADP
R13 0 OUT3p3_2 10
R14 N035 N034 13m
V9 N034 0 3.3
R15 N031 N030 47
C4 N030 0 15n
M4 N038 N031 OUT12_2 OUT12_2 Si7336ADP
R16 0 OUT12_2 10
V10 N037 0 12
R17 N038 N037 8m
V11 N028 0 3.3
V3 N014 0 3.3
V6 N015 0 3.3
V12 N027 0 3.3
V13 N026 0 3.3
C5 OUT12_1 0 2n
C6 OUT3p3_1 0 1n
C7 OUT12_2 0 2n
C8 OUT3p3_2 0 1n
C9 OUTAUX_1 0 100µ
C10 OUTAUX2 0 100µ
S1 OUT3p3_1 0 N009 0 SOVRLD
V14 N009 0 PULSE(0 1 60m 100n 100n 100u 10)
V8 N019 0 PWL(0 3.3 10m 3.3 +100n 0)
S2 OUT3p3_2 0 N036 0 SOVRLD
V15 N036 0 PULSE(0 1 80m 100n 100n 100u 10)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 200m
.model SOVRLD SW(level=2 Ron=10m Roff=1K Vt=.5 Vh=-.2 Ilimit=20)
.lib LTC4242.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4250H.asc
R1 N006 N005 1K
C4 OUT- N006 15n
R5 N005 N008 10
C2 N005 N004 470n
M1 OUT- N008 N004 N004 IRF530
R6 N004 0 20m
R3 N001 N003 6.49K
R4 OUT+ N001 549K
C1 N001 0 0.1µ
R7 N003 0 10K
C3 OUT+ OUT- 100µ Rser=25m
V3 N007 OUT- PWL(0 0 360m 0 360.001m 1)
S2 OUT- OUT+ N007 OUT- SoftShort
XU1 N002 N003 N001 0 N004 N005 OUT- OUT+ LT4250H
Sload OUT- OUT+ N002 OUT- Load
V1 0 OUT+ PWL(0 0 10m -48 220m -48 220.1m -70)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 400m startup
.model SoftShort SW(Ron=3 Roff=10G Vt=0.5 Vh=-0.1)
.model Load SW(Ron=40 Roff=10G Vt=0.5 Vh=-0.1)
.lib LT4250H.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4250L.asc
XU1 N002 N003 N001 0 N004 N005 OUT- OUT+ LT4250L
R1 N006 N005 1K
C4 OUT- N006 15n
R5 N005 N008 10
C2 N005 N004 470n
M1 OUT- N008 N004 N004 IRF530
R6 N004 0 20m
R3 N001 N003 6.49K
R4 OUT+ N001 549K
C1 N001 0 0.1µ
R7 N003 0 10K
V1 0 OUT+ PWL(0 0 10m -48 220m -48 220.1m -70)
C3 OUT+ OUT- 100µ Rser=25m
V3 N007 OUT- PWL(0 0 360m 0 360.001m 1)
S2 OUT- OUT+ N007 OUT- SoftShort
Sload OUT- OUT+ N002 OUT- Load
R2 N002 OUT+ 100K
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 400m startup
.model SoftShort SW(Ron=3 Roff=10G Vt=0.5 Vh=-0.1)
.model Load SW(Ron=10G Roff=40 Vt=0.5 Vh=-0.1)
.lib LT4250L.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4251-1.asc
M1 OUT N003 N007 N007 IRF530
R6 N007 IN 20m
R4 0 N002 442K
C1 N002 IN 10n
R7 N002 IN 34.8K
V1 IN 0 PWL(0 0 1m 0 1.001m -48 220m -48 221m -70)
C3 N008 IN 22n
R2 N003 N008 10
Rload 0 OUT 50
C5 0 OUT 100µ
C2 N005 IN 220n
C4 N001 IN 1µ
R1 0 N001 10K
XU1 N006 IN N001 N005 N002 N003 LTC4251-1
R3 N007 N006 22
D1 N006 N004 BZX84C36
R5 0 N004 31.6K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 400m
.model BZX84C36 D(IS=110.88E-18 N=.92657 RS=.85899 IKF=149.75 CJO=18.666E-12 M=.36733 VJ=.74368 ISR=42.919E-12 BV=36.134 IBV=.37878 TT=810.79E-9)
.lib LTC4251-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4251-2.asc
M1 OUT N003 N005 N005 IRF530
R6 N005 IN 20m
R4 0 N002 402K
C1 N002 IN 10n
R7 N002 IN 32.4K
V1 IN 0 PWL(0 0 1m 0 1.001m -48 220m -48 221m -70)
C3 N006 IN 18n
R2 N003 N006 10
Rload 0 OUT 50
C5 0 OUT 100µ
C2 N004 IN 150n
C4 N001 IN 1µ
R1 0 N001 10K
XU1 N005 IN N001 N004 N002 N003 LTC4251-2
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 400m
.lib LTC4251-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4251.asc
M1 OUT N003 N005 N005 IRF530
R6 N005 IN 20m
R4 0 N002 402K
C1 N002 IN 10n
R7 N002 IN 32.4K
V1 IN 0 PWL(0 0 1m 0 1.001m -48 220m -48 221m -70)
C3 N006 IN 18n
R2 N003 N006 10
Rload 0 OUT 50
C5 0 OUT 100µ
XU1 N005 IN N001 N004 N002 N003 LTC4251
C2 N004 IN 150n
C4 N001 IN 1µ
R1 0 N001 10K
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 400m
.lib LTC4251.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4252C-1.asc
C1 N010 N005 .33µ
R1 N002 N001 5.1K
C2 N007 N010 .068µ
R2 0 N003 402K
R3 N003 N010 32.4K
C3 N006 N009 .01µ
R4 0 N001 5K
C4 N001 N010 1µ
C5 0 OUT 100µ
R5 0 OUT 50
C6 N003 N010 .01µ
R6 OUT N004 1Meg
R7 N008 N010 20m
V1 N010 0 -48
R8 N009 N010 10
M§Q1 OUT N006 N008 N008 IRF530
XU1 N001 N002 N007 N008 N010 N006 N004 N003 N003 N005 LTC4252A-1
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1 startup
.lib LTC4252A-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4252C-2.asc
C1 N010 N005 .33µ
R1 N002 N001 5.1K
C2 N007 N010 .068µ
R2 0 N003 402K
R3 N003 N010 32.4K
C3 N006 N009 .01µ
R4 0 N001 5K
C4 N001 N010 1µ
C5 0 OUT 100µ
R5 0 OUT 50
C6 N003 N010 .01µ
R6 OUT N004 1Meg
R7 N008 N010 20m
V1 N010 0 -48
R8 N009 N010 10
M§Q1 OUT N006 N008 N008 IRF530
XU1 N001 N002 N007 N008 N010 N006 N004 N003 N003 N005 LTC4252A-2
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1 startup
.lib LTC4252A-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4256-1.asc
R1 N001 N005 64.9K
R2 N005 0 8.06K
C1 N009 0 33n
C2 0 N007 10n
R3 N004 N006 10
R4 N007 N006 100
R5 N002 N001 20m
M§Q1 N002 N004 N003 N003 IRF530
R6 N003 N008 36.5K
R7 N008 0 4.02K
R8 N003 N010 27K
C3 N003 0 220µ
V1 N001 0 PWL(0 0 2.7m 0 2.701m 48)
C4 N005 0 .1µ
XU1 N005 N008 N010 0 N009 N006 N002 N001 LT4256-1
Rload N003 0 200G
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 25m
.lib LT4256-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4256-2.asc
XU1 N005 N008 N010 0 N009 N006 N002 N001 LT4256-2
R1 N001 N005 64.9K
R2 N005 0 8.06K
C1 N009 0 33n
C2 0 N007 10n
R3 N004 N006 10
R4 N007 N006 100
R5 N002 N001 20m
M§Q1 N002 N004 N003 N003 IRF530
R6 N003 N008 36.5K
R7 N008 0 4.02K
R8 N003 N010 27K
C3 N003 0 220µ
V1 N001 0 PWL(0 0 2.7m 0 2.701m 48)
C4 N005 0 .1µ
Rload N003 0 200g
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 25m
.lib LT4256-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4256-3.asc
R1 IN N005 64.9K
R2 N005 N006 4.02K
C1 N010 0 33n
C2 0 N004 20n
R3 N002 N003 10
R4 N004 N003 100
R5 IN N001 20m
M1 N001 N002 OUT OUT SUD40N10-25
R6 OUT N007 36.5K
R7 N007 0 4.02K
C3 OUT 0 225µ Rser=10m
V1 IN 0 PWL(0 0 20u 48 0.1 48 0.2 90 0.3 48)
R9 OUT 0 24
C4 N005 0 .1µ
XU1 N005 N006 MP_01 N008 N009 MP_02 0 0 N010 N007 MP_03 OUT N003 MP_04 N001 IN LT4256-3
D1 OUT N002 BZX84C12L
R8 OUT N009 51K
R10 N006 0 4.02K
R11 N008 N011 10K
C5 N008 0 .01µ
V2 N011 0 3.3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 0.4 startup
.model Ideal D( Ron=0.001 Roff=10G Vfwd=0 Epsilon=0.01 )
.model OverCurrent SW(Ron=1 Roff=10G Vt=0.5 Vh=-0.1)
.lib LT4256-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4257-1.asc
VPSE 0 IN PWL(0 0 10m 6 250m 6 260m 5 500m 5 505m 17.5 515m 17.5 516m 57)
Rclass N003 N002 30.9
R2 N001 N004 100K
Cload N001 OUT 100µ Rser=10m
C1 N001 N002 .1µ Rser=10m
D1 0 N001 MURS120
D2 N002 IN MURS120
Rload N001 OUT 1.3K
XU1 NC_01 N003 NC_02 N002 OUT N004 N002 N001 LTC4257-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 0.7
* Diode Bridge
* Set for Class 4 Load
.lib LTC4257-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4257.asc
VPSE 0 N004 PWL(0 0 10m 6 250m 6 260m 5 500m 5 505m 8 555m 8 560m 4 610m 4 611m 17 621m 17 622m 8 627m 8 628m 17 638m 17 639m 8 659m 8 660m 57)
Rclass N002 IN 30.9
R2 N001 N003 100K
Cload N001 OUT 100µ Rser=10m
C1 N001 IN .1µ Rser=10m
D1 0 N001 MURS120
D2 IN N004 MURS120
Rload N001 OUT 1.3K
XU1 MP_01 N002 MP_02 IN OUT N003 MP_03 N001 LTC4257
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 0.8
* Diode Bridge
* Set for Class 4 Load
.lib LTC4257.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4260.asc
M§Q1 N002 N005 N003 N003 IRL530NS_L
R1 N001 N002 5m
R2 N001 N010 49.9K
R3 N011 N010 1.74K
R4 N011 0 2.67K
R5 N003 N009 43.5K
R6 0 N009 3.57K
R7 N003 N012 24K
C2 N015 0 .1µ
C3 N016 0 68n
V1 N013 0 PWL(0 3.1 1 3.1 1.0001 3.1)
V2 N001 0 PWL(0 0 10u 0 100u 48 )
C4 N003 0 330µ
R8 0 N003 10
M§Q2 N003 N006 N004 N004 IRL530NS_L
V3 N006 0 PWL(0 0 4 0 4.0001 0)
R9 N005 N008 10
R10 0 N004 .05
V4 N014 0 PWL(0 3.1 1 3.1 1.0001 0 1.2 0 1.20001 0)
R11 N007 N008 100K
C1 N007 0 6.8n
C5 N010 0 0.1µ
XU1 N002 N001 MP_01 N010 N011 0 N013 MP_02 MP_03 MP_04 MP_05 N016 MP_06 N014 MP_07 MP_08 MP_09 N009 N015 N012 MP_10 MP_11 N003 N008 LTC4260 uvautoretry=1 ovautoretry=1 ocautoretry=1
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2
* Simulate shorts
* simulate board detection
.lib LTC4260.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4261.asc
S1 VOUT RTN N005 0 SHORT
S2 VOUT RTN RTN N007 LOAD
S3 VOUT RTN RTN N003 LOAD
V1 0 RTN PWL(0 0 10u -48 200m -48 +10u -48 +1m -48 +1u -48 300m -48)
V2 N005 0 PWL(0 0 200m 0 200.001m 0 220m 0 220.1m 0)
C1 N002 0 .01µ
R1 RTN N002 453K
R2 N002 N004 1
R3 N004 N006 16.9K
R4 N006 0 11.8K
C2 N008 0 .1µ
R5 N016 0 .008
R6 N013 N014 10
M§Q1 VOUT N013 N016 N016 IRF1310
C3 0 N014 .047µ
C4 N001 0 1µ
R7 RTN N001 4K
R8 RTN N003 24K
R9 RTN N007 24K
C5 RTN VOUT 330µ
C6 N011 0 .220µ
C7 N012 0 .047µ
C8 0 N009 .033µ
R10 N009 N015 1K
R11 N010 VOUT 1Meg
C9 N015 VOUT .01µ
XU1 N001 N002 N004 N006 N008 N008 N011 N012 0 N016 N013 N010 N009 N007 N003 0 0 LTC4261 OVRTRY=1 UVRTRY=1 OCRTRY=0 PBRTRY=0
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 300m
.model SHORT SW(Ron=10m Roff=1G Vt=1.1 Vh=-.1)
.model LOAD SW(Ron=50 Roff=1G Vt=5 Vh=-1)
.lib LTC4261.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4265.asc
VPSE 0 N006 PWL(0 0 10m 6 250m 6 260m 5 500m 5 505m 8 555m 8 560m 4 610m 4 611m 17 621m 17 622m 8 627m 8 628m 17 638m 17 639m 8 659m 8 660m 57)
Rclass N004 IN 30.9
R2 N001 N003 100K
R3 N001 N005 100K
R1 N001 N002 100K
Cload N001 OUT 100µ Rser=10m
C1 N001 IN .1µ Rser=10m
D1 0 N001 MURS120
D2 IN N006 MURS120
Rload N001 OUT 1.3K
XU1 IN N002 N004 MP_01 IN IN OUT OUT N005 N003 MP_02 N001 LTC4265
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1
* Diode Bridge
* Set for Class 4 Load
.lib LTC4265.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4267-1.asc
M§Q1 N005 N007 N009 N009 Si3440DV
R1 N009 0 0.1
C1 IN 0 5µ Rser=100m Rser=100m
L1 IN N005 150µ Rser=0.1
L2 0 N001 5µ Rser=10m
D1 N001 OUT MBR745
C2 OUT 0 320µ Rser=10m
R2 IN N003 100K
C3 IN N002 .1µ Rser=10m
R3 N009 N008 4.99K
R4 N002 N004 30.9
R5 IN N006 10K
C4 0 N006 4.7µ
R6 OUT N010 3.16K
R7 N010 0 1K
C5 N005 0 68p Rser=280
C6 0 N011 22n Rser=26.7K
D2 N002 N013 MBRS1100
D3 N013 N012 MBRS1100
XU1 N011 0 N007 N006 N004 MP_01 N002 MP_02 MP_03 0 N003 NC_04 IN N008 MP_05 N010 LTC4267-1
V1 IN N012 57
Rload OUT 0 2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran  27m startup
K1 L1 L2 0.97
* Diode Bridge
* 3.3V @ 1.5A
.lib LTC4267-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4267-3.asc
M§Q1 N005 N007 N009 N009 Si3440DV
R1 N009 0 0.1
C1 IN 0 5µ Rser=100m Rser=100m
L1 IN N005 150µ Rser=0.1
L2 0 N001 5µ Rser=10m
D1 N001 OUT MBR745
C2 OUT 0 320µ Rser=10m
R2 IN N003 100K
C3 IN N002 .1µ Rser=10m
R3 N009 N008 4.99K
R4 N002 N004 30.9
R5 IN N006 10K
C4 0 N006 4.7µ
R6 OUT N010 3.16K
R7 N010 0 1K
C5 N005 0 68p Rser=280
C6 0 N011 22n Rser=26.7K
D2 N002 N013 MBRS1100
D3 N013 N012 MBRS1100
XU1 N011 0 N007 N006 N004 MP_01 N002 MP_02 MP_03 0 N003 NC_04 IN N008 MP_05 N010 LTC4267-3
V1 IN N012 57
Rload OUT 0 2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran  27m startup
K1 L1 L2 0.97
* Diode Bridge
* 3.3V @ 1.5A
.lib LTC4267-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4267.asc
M§Q1 N005 N007 N009 N009 Si3440DV
R1 N009 0 0.1
C1 IN 0 5µ Rser=100m Rser=100m
L1 IN N005 150µ Rser=0.1
L2 0 N001 5µ Rser=10m
D1 N001 OUT MBR745
C2 OUT 0 320µ Rser=10m
V1 IN N012 57
R2 IN N003 100K
C3 IN N002 .1µ Rser=10m
R3 N009 N008 4.99K
R4 N002 N004 30.9
R5 IN N006 10K
C4 0 N006 4.7µ
R6 OUT N010 3.16K
R7 N010 0 1K
C5 N005 0 68p Rser=280
C6 0 N011 22n Rser=26.7K
D2 N002 N013 MBRS1100
D3 N013 N012 MBRS1100
XU1 N011 0 N007 N006 N004 MP_01 N002 MP_02 MP_03 0 N003 NC_04 IN N008 MP_05 N010 LTC4267
Rload OUT 0 2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran  27m startup
K1 L1 L2 0.97
* Diode Bridge
* 3.3V @ 1.5A
.lib LTC4267.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4269-1.asc
XU1 0 NC_01 N003 0 N022 N009 N012 N015 0 NC_02 N019 N021 N006 N004 0 N017 N016 N013 N010 N007 0 N004 NC_03 IN 0 LTC4269-1
C1 0 N016 .1µ
C2 0 N006 1.5n
C3 0 N019 47p
V1 IN 0 54
R1 IN N009 39K
C4 IN 0 22µ
L1 IN N001 200µ Rser=.2
L2 N002 OUT 3.125µ Rser=12m
C5 N009 0 10µ
M§Q1 N001 N007 N017 N017 Si4490DY
R2 N022 P001 330
C6 N023 P001 .1µ
C7 N011 N024 2.2n
R3 N011 0 10K
D1 0 N011 BAT54
Q2 0 N011 N014 0 2N2907
M§Q3 N002 N014 0 0 Si4466DY
Q4 N008 N011 N014 0 2N2222
C8 N008 0 1µ
D2 N002 N005 BAT54
R4 N005 N008 47
C9 OUT 0 150µ x3
C10 OUT 0 1µ
L3 0 N020 50µ Rser=.215
R5 N021 0 3.4K
R6 N020 N021 33.8K
D3 N018 N009 MMSD4148
R7 N018 N020 10
R8 N015 0 51K
R9 N012 0 100K
R10 N003 0 30.9K
R11 N013 0 1.225K
R12 N010 0 50K
R13 N004 IN 100K
L4 0 N023 1.5m Rser=1.5
L5 0 N024 1.5m Rser=1.5
R14 N017 0 .04
Rload OUT 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 L3 1
.tran 145m startup
K2 L4 L5 1
.lib LTC4269-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4269-2.asc
R4 N014 N012 52.3K
R5 N015 0 5m
M§Q1 N010 N013 N015 N015 Si4470DY
C1 N008 N009 .0047µ
R6 N008 N007 47K tol=1 pwr=0.1
L1 IN N010 400µ Rser=1 Rpar=2K
L2 N001 0 100µ Rser=.2
L3 N002 OUT 2µ Rpar=1K
C2 OUT 0 50µ
R7 OUT N007 43.7K
R8 N007 0 4.99K
R9 N006 N003 500K
R10 0 N006 {50K*2}
C3 N012 0 {.01u/1000}
R11 N015 N017 500
Rload OUT 0 7
R12 0 N016 100K
R13 N011 0 365K
R14 N005 0 30.9
V1 IN 0 54
D3 0 N004 BZX84C15L
R1 IN N004 100K
R2 IN N003 100K
C4 N003 0 10µ
Q2 IN N004 N003 0 2N3019
C5 0 IN 22µ
D1 0 N002 1N5817
D2 N001 N002 1N5817
XU1 0 NC_01 N005 0 N009 N007 N011 N012 N014 N006 0 0 N017 N015 N016 0 N013 N003 NC_02 0 N006 NC_03 IN LTC4269-2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1
.tran 4m startup
.lib LTC4269-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4274.asc
Rclass N007 N004 30.9
R2 N003 N006 100K
R3 N003 N008 100K
R1 N003 N005 100K
Cload N003 N009 100µ Rser=10m
C1 N003 N004 .22µ Rser=10m
D1 0 N003 MURS120
D2 N004 N013 MURS120
Rload N003 N009 1.3K
XU1 N004 N005 N007 MP_01 N004 N004 N009 N009 N008 N006 MP_02 N003 LTC4265
XU2 N001 0 0 N011 N012 N010 N013 Status Class N002 NC_03 NC_04 NC_05 LTC4274
V1 N002 0 3.3
V2 N001 0 PWL(0 0 100u 3.3)
M1 N013 N010 N012 N012 BSH114
R4 N012 N011 .25
V3 0 N011 56
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1
* Diode Bridge
* Set for Class 4 Load
* Status Pin Voltage  Result  (see datasheet Table 3) \n \n0    Detect Status unknown  \n1    Detect Good                            \n2    Rsig too Low                        \n3    Rsig too High  \n4    Cpd too High                          \n5    Short Circuit \n6    Open Circuit
* >Status and >Class are not pins of the LTC4274,\nthey substitute for I2C interface
.lib LTC4265.sub
.lib LTC4274.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4275A.asc
M1 N003 N004 OUT OUT SUD40N10-25
C10 N006 0 47n
R6 N004 N006 3.32K
C6 OUT 0 10µ Rser=1.8
C12 N005 0 .1µ
R5 N003 N005 8.25
Rcable N001 N002 12
R1 OUT N009 100K
R2 OUT N010 100K
D1 N002 N003 MURS120 N=2
Rload OUT 0 4K
Rcls N007 0 49.9
Rcls++ N008 0 118
Vpse N001 0 PWL(0 0 10m 7 160m 7 170m 5 325m 5 330m 8 360m 8 370m 6 400m 6 401m 17 415m 17 416m 6 420m 6 421m 17 425m 17 426m 6 430m 6 431m 17 435m 17 436m 6 450m 6 451m 57 700m 57 +40m 0)
XU1 0 0 N007 N008 0 N010 N009 OUT N004 N005 LT4275A
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1
* Diode Bridge
.lib LT4275A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4276A.asc
Laux N031 0 8.02µ Rser=233m
R18 N031 N030 5.9K
R19 N030 0 1.96K
Rsense N019 0 30m
C7 N004 N009 100p Rser=80
Lpri N009 N004 26µ Rser=233m Rser=94m Rpar=500K
Lsec N005 N010 1.284µ Rser=233m Rser=7m Rpar=500K
M1 N010 N014 0 0 PSMN2R430MLD
C4 0 N027 220p
C3 0 N028 3.3n
C5 N024 N023 1µ Rser=100
M3 N009 N018 N019 N019 BSZ900N20NS3
C6 N005 0 47µ x2 Rser=25m
L2 OUT N005 180n Rser=5m
C8 OUT 0 47µ Rser=50m
R1 OUT 0 0.72
Ltp 0 N024 785µ Rser=0.6 Rser=0.6
C9 N015 N025 2.2n
Lts 0 N025 785µ Rser=0.6 Rser=0.6
R3 N015 0 10K
D1 0 N015 RB068L100
R4 N012 N015 15
Q3 0 N012 N014 0 2N3906
Q4 OUT N012 N014 0 2N3904
R9 N002 N016 8.2
C10 N013 0 10n Rser=3.3K
M4 N002 N013 N003 N003 BSC265N10LSF
D2 N001 N002 MURS120 N=2
C12 N003 0 10µ Rser=1
L4 N003 N004 10µ Rser=100m
C13 N004 0 2.2µ Rser=5m
R5 0 N017 7.5K
R6 N006 N004 20
Q2 N007 N011 N006 0 2SA1579
C14 N008 0 10µ ic=0
L3 N007 N008 100µ Rser=5m
D3 0 N007 1N5817
R8 N020 0 35.7
C11 N021 0 .01µ
R10 N026 0 51K
VPSE IN 0 PWL(0 0 10m 7 160m 7 170m 5 325m 5 330m 8 360m 8 370m 6 400m 6 401m 17 415m 17 416m 6 420m 6 421m 17 425m 17 426m 6 430m 6 431m 17 435m 17 436m 6 450m 6 451m 57)
XU1 0 0 N020 NC_01 N029 N008 MP_02 MP_03 MP_04 N022 N021 N017 N027 N030 N026 0 N019 N023 MP_05 N018 MP_06 MP_07 N011 N004 N003 N013 MP_08 N016 LT4276A
R2 N029 0 10K
C15 0 N010 1n Rser=5.1
C2 N016 0 .1µ
Rline N001 IN 6.25
C16 N001 0 1µ
R11 N022 0 107K
R7 N028 N027 20K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran  485m
K1 Lpri Lsec Laux 0.985
* 5V @ 7A
K2 Ltp Lts 0.9994
* Diode Bridge
* Fault logic not modeled.
.lib LT4276A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4278.asc
C1 0 N016 .1µ
C2 0 N006 1.5n
C3 0 N019 47p
V1 IN 0 54
R1 IN N009 39K
C4 IN 0 22µ
L1 IN N001 200µ Rser=.2
L2 N002 OUT 3.125µ Rser=12m
C5 N009 0 10µ
M§Q1 N001 N007 N017 N017 Si4490DY
R2 N022 P001 330
C6 N023 P001 .1µ
C7 N011 N024 2.2n
R3 N011 0 10K
D1 0 N011 BAT54
Q2 0 N011 N014 0 2N2907
M§Q3 N002 N014 0 0 Si4466DY
Q4 N008 N011 N014 0 2N2222
C8 N008 0 1µ
D2 N002 N005 BAT54
R4 N005 N008 47
C9 OUT 0 150µ x3
C10 OUT 0 1µ
L3 0 N020 50µ Rser=.215
R5 N021 0 3.4K
R6 N020 N021 33.8K
D3 N018 N009 MMSD4148
R7 N018 N020 10
R8 N015 0 51K
R9 N012 0 100K
R10 N003 0 30.9K
R11 N013 0 1.225K
R12 N010 0 50K
R13 N004 IN 100K
L4 0 N023 1.5m Rser=1.5
L5 0 N024 1.5m Rser=1.5
R14 N017 0 .04
Rload OUT 0 1
XU1 0 NC_01 N003 0 N022 N009 N012 N015 0 NC_02 N019 N021 N006 N004 0 N017 N016 N013 N010 N007 0 N004 NC_03 IN 0 LTC4278
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 L3 1
.tran 43m startup
K2 L4 L5 1
.lib LTC4278.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4280.asc
M§Q1 N001 N003 OUT OUT Si4864DY
R1 IN N001 0.5m
R2 IN N007 34K
R3 N008 N007 1.74K
R4 N008 0 2.67K
R5 OUT N005 25.1K
R6 0 N005 3.57K
R7 OUT N009 24K
C1 N012 0 .068µ
C2 N013 0 .068µ
C3 N014 0 4µ
V1 N010 0 PWL(0 3.1)
V2 IN 0 PWL(0 0 100u 10 6 10 6.0000001 14)
C4 OUT 0 2000µ
R8 0 OUT 1000
M§Q2 OUT N004 N002 N002 Si4864DY
V3 N004 0 PWL(0 0 6.2 0 6.2001 12)
R9 N003 N006 10
R10 0 N002 .05
V4 N011 0 PWL(0 3.1 1 3.1 1.0001 0)
XU1 N007 N008 N012 0 N010 N011 N014 N013 N009 N005 OUT N006 N001 IN IN LTC4280 LTC4280 LTC4280 uvautoretry=1 ovautoretry=1 ocautoretry=0
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 16
* Simulates short
* Simulates board detection
.lib LTC4280.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4281.asc
M1 N001 N002 OUT OUT Si7868DP
R1 N002 N004 10
C1 OUT 0 100µ
R3 OUT 0 1.2
R5 N001 IN .25m
C2 N011 0 10n
C3 N008 0 1µ
V1 IN 0 PWL(0 0 1m 12)
S1 OUT 0 N003 0 SLD
V2 N003 0 PULSE(0 1 500m 10n 10n 10m 100)
R8 OUT N007 30.1K
R6 IN N009 10K
R7 IN N010 10K
R9 IN N005 34.8K
R10 N005 N006 1.18K
R11 N006 0 3.4K
XU1 N008 N006 0 MP_01 N008 N011 MP_02 MP_03 MP_04 MP_05 MP_06 MP_07 MP_08 MP_09 MP_10 MP_11 MP_12 N010 N009 MP_13 N007 OUT N004 MP_14 MP_15 MP_16 N001 MP_17 IN MP_18 IN N005 LTC4281 OVRTRY=1 UVRTRY=1 OCRTRY=1 FETBADRTRY=1 FETBADTIMOUT=10m
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2
.model SLD SW(Ron=50m Roff=5 Vt=.5 Vh=-.3)
* Enter FETBADTIMOUT in seconds on symbol
.lib LTC4281.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4282.asc
XU1 N011 N009 0 MP_01 N011 N014 MP_02 MP_03 MP_04 MP_05 MP_06 MP_07 MP_08 MP_09 MP_10 MP_11 MP_12 N013 N012 MP_13 N010 OUT N006 N007 N002 MP_14 N001 IN IN MP_15 IN N008 LTC4282 OVRTRY=1 UVRTRY=1 OCRTRY=1 FETBADRTRY=1 FETBADTIMOUT=10m ILIM_ADJUST=4
R1 N004 N007 10
M§Q1 N001 N003 OUT OUT Si7868DP
R2 N003 N006 10
C1 OUT 0 100µ
R3 N001 IN .25m
R4 N002 IN .25m
C2 N014 0 10n
C3 N011 0 1µ
V1 IN 0 PWL(0 0 1m 12)
S1 OUT 0 N005 0 SLD
V2 N005 0 PULSE(0 1 500m 10n 10n 10m 100)
R5 OUT N010 30.1K
R6 IN N012 10K
R7 IN N013 10K
R8 IN N008 34.8K
R9 N008 N009 1.18K
R10 N009 0 3.4K
M§Q2 N002 N004 OUT OUT Si7868DP
Rload OUT 0 .6
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2
.model SLD SW(Ron=50m Roff=5 Vt=.5 Vh=-.3)
* Enter FETBADTIMOUT in seconds on symbol.\nFETBADTIMOUT < 1e-30 Disables FETBAD check\n \nILIM_ADJUST controls FB as per datasheet.\nA value of 4  ( 1 0  0 )  is default\nFB values in mV \n \nValue  (B7 B6 B5)   FB LOW  FB HIGH\n0           ( 0    0   0 )   3.7500     12.5\n1           ( 0    0   1 )   4.6875     15.625\n2           ( 0    1   0 )   5.6250     18.75\n3           ( 0    1   1 )   6.5625     21.875\n4           ( 1    0   0 )   7.5000     25\n5           ( 1    0   1 )   8.4375     28.125\n6           ( 1    1   0 )   9.3750     31.25\n7           ( 1    1   1 )  10.3125    34.375
.lib LTC4282.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4283.asc
V1 0 VEE PWL(0 0 10u 48)
M1 OUT N017 N018 N018 PSMN4R8100BSE M=2
RS1 N018 VEE .5m
RD N015 OUT 100K
RDT N012 OUT 200K
RDB N012 VEE 5.11K
R6 N001 N008 100K
R7 N001 PGIO1 100K
RRT N002 0 200K
RRB VEE N002 5.11K
RIN 0 N001 4K
RUV3 0 N005 487K
RUV1 N005 N007 14.3K
CTMR N010 VEE 4.7n
CL 0 OUT 500µ
ROT N004 N006 1.4K
ROB N006 VEE 10K
S1 0 OUT N013 0 SSHORT
V2 N013 0 PWL(0 0 1.2 0 +10n 0 +20m 0 +10n 0)
CVCC VEE N003 1µ
CIN N001 VEE .1µ
XU1 VEE N005 N005 N007 N004 N006 MP_01 MP_02 MP_03 MP_04 VEE MP_05 MP_06 VEE N018 MP_07 MP_08 N014 MP_09 N015 N012 N002 N011 N010 MP_10 MP_11 MP_12 MP_13 PGIO1 N008 VEE N003 MP_14 MP_15 MP_16 MP_17 MP_18 MP_19 MP_20 MP_21 MP_22 N003 N001 N001 LTC4283 A6=0 A5=0 A4=1 A3=1 A2=0 B7=0 B6=0 B5=0 B4=0 B3=0 B2=0 B1=1 B0=1 D7=0 D6=0 D5=0 D4=1 D3=1 D2=1 D1=0 D0=0 E7=1 E6=1 E5=0 E4=0 E3=0 E2=0 E1=0 F7=0
RG2 N014 N016 470
CG2 N016 VEE 100n
RUV2 N007 VEE 10K
R1 N010 N009 18.2K
CTMR1 N009 VEE 68n
R2 N009 VEE 1.13Meg
RG1 N014 N017 10
B1 0 OUT I=if(V(PGIO1,VEE)<.5 & time > .1,MIN(Power/MAX(V(0,OUT),12),Imax),0)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.6
.model SSHORT SW(Ron=10m Roff=1k vt=.5 vh=-200m)
* UV ON = -38.6V\nUV OFF = -71.9V\nOV OFF = 70.7V
* Non Default Bits:\n(set as params on symbol)\nDVDT = 0                (A6)\nVILIM = 0001         (D7,D6,D5,D4) \nFB = 11b                 (D3,D2)\nFTBD_DL = 00b     (E5,4)
* Note: All bits must be set to 0 or 1\nUndefined behaivor for other values\n \nSee datasheet for further description.\n \nBit  Name   Default\n      Description\n \nCONTROL_1 (0x0A)\n                                                     \nA6   DVDT 0\n                                                  1->Enable DVDT startup\nA5   THERM_TMR 0\n                                                  1->Turns off 2 uA TMR pulldown\nA4   FET_BAD_TURN_OFF 1\n                                                  1-> Turn MOSFET Off after FET_BAD\nA3   PWRG_RESET_CNTRL 1\n                                                  1-> Vout Low resets Power Good\n                                                  0-> MOSFET Off resets Power Good\nA2   PGIO2_ACLB  0\n                                                  1-> PGIO2 configured as inverted ACL\n                                                  0-> PGIO2 configured as inverted second Power Good\n \nCONTROL_2 (0x0B)\n \nB7   EXT_FAULT_RETRY 0\n                                                  1->Enables Auto Retry after EXT_FAULT\nB6   PGI_RETRY 0\n                                                  1->Enables Auto Retry after PGI_FAULT\nB5-4 FET_BAD_RETRY 00  \n                                                        Configures FET_BAD Retry\n     B5,B4  Number of Retries\n     00     0 (Latch-Off)\n     01     1\n     10     7\n     11     infinite\n \nB3-2 OC_RETRY 00\n                                                       Configures OC (Over Current) Retry\n     B3,B2  Number of Retries\n     00     0 (Latch-Off)\n     01     1\n     10     7\n     11     infinite\n \nB1   UV_RETRY 1\n                                                  1-> Enables Auto Retry after UV_FAULT\nB0   OV_RETRY 1\n                                                  1-> Enables Auto Retry after OV_FAULT
* CONFIG_1 (0x0D) \n \nD7-4 ILIM 0000\n                            Configures Current Limit Voltage (VILIM)\n                         (VILIM(FAST) = 2*VILIM)\n     D7,D6,D5,D4 VILIM\n     0000    15m      1000    23m\n     0001    16m      1001    24m\n     0010    17m      1010    25m\n     0011    18m      1011    26m\n     0100    19m      1100    27m\n     0101    20m      1101    28m\n     0110    21m      1110    29m\n     0111    22m      1111    30m\n \nD3-2 FB  00\n                            Configures Current Limit Foldback\n    D3,D2  Foldback Factor\n    00     100% (no foldback)\n    01     50%\n    10     20%\n    11     10%\n \nD1   FB_DIS 0\n                          1->Foldback after Startup Disabled\nD0   LPFB  0\n                          1->Load Power Foldback after Startup Enabled
* CONFIG_2 (0x0E) \n \nE7-6 VDTH 11\n                              Configures Drain Voltage threshold\n                              for starting FET bad timer\n \n    E7,E6  VD,FET(TH)\n     00     72  mV\n     01     102 mV\n     10     143 mV\n     11     203 mV\n \nE5-4 FTBD_DL 00\n                            Configures FET_BAD filtering timer delay\n \n    E5,E4  TDL(FETBAD)\n     00     0.256 sec\n     01     0.512 sec\n     10     1.02 sec\n     11     2.05 sec\n \nE3-1 COOLING_DL   000\n                            Configures Cooling delay before retry\n                             for OC_FAULT, FET_BAD_FAULT or EXT_FAULT\n \n    E3,E2,E1 TDL(RTRY)\n     000    0.512 sec      100    8.19 sec\n     001    1.02 sec      101    16.4 sec\n     010    2.05 sec      110    32.8 sec\n     011    4.1  sec      111    65.5 sec\n \nCONFIG_3 (0x0F) \n \nF7  EXTFLT_TURN_OFF  0\n                           1->Turn MOSFET off after External Fault
* LTC4283 Programing Parameters
* Use PWL(0 0 1.2 0 +10n 1 +20m 1 +10n 0) to short the output at 1.2sec
* M=2 Indicates 2\nparallel devices
* Increase CTMR1 to prevent timeout
.param Power=600
.param Imax=120
* 600W Constant Power Switched Load
.lib LTC4283.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4284.asc
V1 0 VEE PWL(0 0 10u 48)
M1 OUT N010 N012 N012 PSMN7R6100BSE
RS1 N012 VEE 5m
RD N009 OUT 100K
RDT N008 OUT 392K
RDB N008 VEE 10K
R6 N001 PGIO2 100K
R7 N001 PGIO1 100K
RRT N002 0 392K
RRB VEE N002 10K
RIN 0 N001 4K
RUV3 0 N004 200K
RUV1 N004 VEE 10K
CTMR TMR VEE 2.2n
CL 0 OUT 2000µ
M2A OUT N014 N015 N015 IPT020N10N3
RM1 GATE1 N010 10
RG1 GATE1 P001 1k
CG1 P001 VEE 10n
RM2B GATE2 N016 10
RM2A GATE2 N014 10
CUV N004 VEE 10n
CR N007 VEE 470n
ROV2 0 N006 523K
ROV1 N006 VEE 10K
COV N006 VEE 10n
M2B OUT N016 N015 N015 IPT020N10N3
RS2 N015 VEE 0.33m
CG2 N013 VEE 220n
RG2 GATE2 N013 150
ROT N003 N005 1.4k
ROB N005 VEE 10k
S1 0 OUT N011 0 SSHORT
V2 N011 0 PWL(0 0 1.2 0 +10n 0 +20m 0 +10n 0)
XU1 VEE N004 N004 N006 N003 N005 MP_01 MP_02 MP_03 MP_04 VEE VEE MP_05 VEE N012 MP_06 N015 GATE1 GATE2 N009 N008 N002 N007 TMR MP_07 MP_08 MP_09 MP_10 PGIO1 PGIO2 VEE INTVCC MP_11 MP_12 MP_13 MP_14 MP_15 MP_16 MP_17 INTVCC MP_18 INTVCC N001 N001 LTC4284 A6=1 A5=0 A4=1 A3=1 A2=0 B7=0 B6=0 B5=0 B4=0 B3=0 B2=0 B1=1 B0=1 D7=0 D6=0 D5=1 D4=1 D3=0 D2=1 D1=0 D0=0 E7=1 E6=1 E5=0 E4=1 E3=0 E2=0 E1=0 F7=0
CVCC VEE INTVCC 1µ
CIN N001 VEE .1µ
B1 0 OUT I=if(V(PGIO1,Vee)<.5 & time > .1,MIN(Power/MAX(V(0,OUT),12),Imax),0)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.6
.model SSHORT SW(Ron=10m Roff=1k vt=.5 vh=-200m)
* UV ON = -43V\nUV OFF = -38.5V\nOV OFF = -75V
* Ratio 1/40.2
* 1/40.2
* VOUT LOW = -36.1V
* 2500W Constant Power Switched Load
.param Power=2500
.param VminLoad=12
.param Imax=120
* LOW STRESS STAGED START MODE
* Non Default Bits:\n(set as params on symbol)\n \nILIM = 0011b          (D7-D4)\nFB = 10b                 (D3,D2)\nFTBD_DL = 01b    (E5,4)
* LINE REGULATED\nINPUT STEPS LIMITED TO <4V
* (USE PARALLEL MODE OR HIGH STRESS STAGED START MODE\nTO RIDE THROUGH LARGE INPUT STEPS)
* Note: All bits must be set to 0 or 1\nUndefined behaivor for other values\n \nSee datasheet for further description.\n \nBit  Name   Default\n      Description\n \nCONTROL_1 (0x0A)\n                                                     \nA6   DVDT 1\n                                                  1->Enable DVDT startup\nA5   THERM_TMR 0\n                                                  1->Turns off 2 uA TMR pulldown\nA4   FET_BAD_TURN_OFF 1\n                                                  1-> Turn MOSFET Off after FET_BAD\nA3   PWRG_RESET_CNTRL 1\n                                                  1-> Vout Low resets Power Good\n                                                  0-> MOSFET Off resets Power Good\nA2   PGIO2_ACLB  0\n                                                  1-> PGIO2 configured as inverted ACL\n                                                  0-> PGIO2 configured as inverted second Power Good\n \nCONTROL_2 (0x0B)\n \nB7   EXT_FAULT_RETRY 0\n                                                  1->Enables Auto Retry after EXT_FAULT\nB6   PGI_RETRY 0\n                                                  1->Enables Auto Retry after PGI_FAULT\nB5-4 FET_BAD_RETRY 00  \n                                                        Configures FET_BAD Retry\n     B5,B4  Number of Retries\n     00     0 (Latch-Off)\n     01     1\n     10     7\n     11     infinite\n \nB3-2 OC_RETRY 00\n                                                       Configures OC (Over Current) Retry\n     B3,B2  Number of Retries\n     00     0 (Latch-Off)\n     01     1\n     10     7\n     11     infinite\n \nB1   UV_RETRY 1\n                                                  1-> Enables Auto Retry after UV_FAULT\nB0   OV_RETRY 1\n                                                  1-> Enables Auto Retry after OV_FAULT
* CONFIG_1 (0x0D) \n \nD7-4 ILIM 0000\n                            Configures Current Limit Voltage (VILIM)\n                         (VILIM(FAST) = 2*VILIM)\n     D7,D6,D5,D4 VILIM\n     0000    15m      1000    23m\n     0001    16m      1001    24m\n     0010    17m      1010    25m\n     0011    18m      1011    26m\n     0100    19m      1100    27m\n     0101    20m      1101    28m\n     0110    21m      1110    29m\n     0111    22m      1111    30m\n \nD3-2 FB  00\n                            Configures Current Limit Foldback\n    D3,D2  Foldback Factor\n    00     100% (no foldback)\n    01     50%\n    10     20%\n    11     10%\n \nD1   FB_DIS 0\n                          1->Foldback after Startup Disabled\nD0   LPFB  0\n                          1->Load Power Foldback after Startup Enabled
* CONFIG_2 (0x0E) \n \nE7-6 VDTH 11\n                              Configures Drain Voltage threshold\n                              for starting FET bad timer\n \n    E7,E6  VD,FET(TH)\n     00     72  mV\n     01     102 mV\n     10     143 mV\n     11     203 mV\n \nE5-4 FTBD_DL 00\n                            Configures FET_BAD filtering timer delay\n \n    E5,E4  TDL(FETBAD)\n     00     0.256 sec\n     01     0.512 sec\n     10     1.02 sec\n     11     2.05 sec\n \nE3-1 COOLING_DL   000\n                            Configures Cooling delay before retry\n                             for OC_FAULT, FET_BAD_FAULT or EXT_FAULT\n \n    E3,E2,E1 TDL(RTRY)\n     000    0.512 sec      100    8.19 sec\n     001    1.02 sec      101    16.4 sec\n     010    2.05 sec      110    32.8 sec\n     011    4.1  sec      111    65.5 sec\n \nCONFIG_3 (0x0F) \n \nF7  EXTFLT_TURN_OFF  0\n                           1->Turn MOSFET off after External Fault
* Ratio
* LTC4284 Programing Parameters
* Use PWL(0 0 1.2 0 +10n 1 +20m 1 +10n 0) to short the output at 1.2sec
.lib LTC4284.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4294.asc
M1 N003 N004 OUT OUT SUD40N10-25
C10 N006 0 47n
R6 N004 N006 3.32K
C6 OUT 0 10µ Rser=1.8
C12 N005 0 .1µ
R5 N003 N005 8.25
Rcable N001 N002 12
R1 OUT N009 100K
R2 OUT N010 100K
D1 N002 N003 MURS120 N=2
Rload OUT 0 4K
Vpse N001 0 PWL(0 0 10m 7 160m 7 170m 5 325m 5 330m 8 360m 8 370m 6 400m 6 401m 17 415m 17 416m 6 420m 6 421m 17 425m 17 426m 6 430m 6 431m 17 435m 17 436m 6 440m 6 441m 17 445m 17 446m 6 450m 6 451m 17 455m 17 456m 6 460m 6 461m 57)
XU1 MP_01 0 N007 N008 0 N010 N009 OUT N004 N005 LT4294
Rcls N007 0 49.9
Rcls++ N008 0 118
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 0.7
* Diode Bridge
.lib LT4294.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4295.asc
L1 N030 0 8.02µ Rser=233m
R1 N030 N029 5.9K
R2 N029 0 1.96K
R3 N017 0 30m
C1 N004 N009 100p Rser=80
L2 N009 N004 26µ Rser=233m Rser=94m Rpar=500K
L3 N005 N010 1.284µ Rser=233m Rser=7m Rpar=500K
M§Q1 N010 N013 0 0 PSMN2R430MLD
C2 0 N027 3.3n Rser=20K Cpar=220p
C3 N023 N022 1µ Rser=100
M§Q2 N009 N016 N017 N017 BSZ900N20NS3
C4 N005 0 47µ x2 Rser=25m
L4 OUT N005 180n Rser=5m
C5 OUT 0 47µ Rser=50m
L5 0 N023 785µ Rser=0.6 Rser=0.6
C6 N025 N024 2.2n
L6 0 N024 785µ Rser=0.6 Rser=0.6
R4 N025 0 10K
D1 0 N025 RB068L100
R5 N018 N025 15
Q3 0 N018 N013 0 2N3906
Q4 OUT N018 N013 0 2N3904
R6 N002 N014 8.2
C7 N011 0 10n Rser=3.3K
M§Q5 N002 N011 N003 N003 BSC265N10LSF
D2 N001 N002 MURS120 N=2
C8 N003 0 10µ Rser=1
L7 N003 N004 10µ Rser=100m
C9 N004 0 2.2µ Rser=5m
R7 0 N015 7.5K
R8 N006 N004 20
Q6 N007 N012 N006 0 2SA1579
C10 N008 0 10µ ic=0
L8 N007 N008 100µ Rser=5m
D3 0 N007 1N5817
R9 N019 0 35.7
C11 N020 0 0.01µ
R10 N026 0 51K
V1 PSE 0 PWL(0 0 10m 7 160m 7 170m 5 325m 5 330m 8 360m 8 370m 6 400m 6 401m 17 415m 17 416m 6 420m 6 421m 17 425m 17 426m 6 430m 6 431m 17 435m 17 436m 6 440m 6 441m 17 445m 17 446m 6 450m 6 451m 17 455m 17 456m 6 460m 6 461m 57)
R11 N028 0 10K
C12 0 N010 1n Rser=5.1
C13 N014 0 .1µ
R12 N021 0 107K
XU1 0 0 N019 NC_01 N028 N008 MP_02 MP_03 MP_04 N021 N020 N015 N027 N029 N026 0 N017 N022 MP_05 N016 MP_06 MP_07 N012 N004 N003 N011 MP_08 N014 LT4295
Rline N001 PSE 6.25
Rload OUT 0 .72
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran  492m
K1 L1 L2 L3 1.
* 5V @ 7A
K2 L5 L6 1.
* Diode Bridge
.lib LT4295.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4300A-1.asc
XU1 N001 N003 N002 0 N005 N002 N004 N001 LTC4300A-1
R1 N001 N003 10K
R2 N001 N004 10K
R3 N001 N005 10K
R4 N001 N002 10K
R5 N001 N002 10K
V1 N001 0 3.3
V2 N002 0 PULSE(0 3.3 0 10n 10n 50u 100u)
C1 N004 0 150p
C2 N003 0 300p
.tran 300u
.lib LTC4300A-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4320-1.asc
C1 OUT 0 200µ
V1 N002 N001 SINE(0 36 400) Rser=.5
M§Q1 OUT N003 N001 N001 IPD220N06L3
M§Q2 OUT N004 N002 N002 IPD220N06L3
M§Q3 N001 N006 0 0 IPD220N06L3
M§Q4 N002 N005 0 0 IPD220N06L3
XU1 N001 N003 N005 N006 0 OUT N004 N002 LT4320-1
Rload OUT 0 32
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 12.5m
.lib LT4320-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4320.asc
C1 OUT 0 1000µ
V1 N002 N001 SINE(0 36 60) Rser=.5
XU1 N001 N003 N005 N006 0 OUT N004 N002 LT4320
M§Q1 OUT N003 N001 N001 IPP084N06L3
M§Q2 OUT N004 N002 N002 IPP084N06L3
M§Q3 N001 N006 0 0 IPP084N06L3
M§Q4 N002 N005 0 0 IPP084N06L3
Rload OUT 0 15
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 33m
.lib LT4320.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4321.asc
M1 N005 N006 COM COM PSMN075100MSE
M2 N004 N007 COM COM PSMN075100MSE
M3 N001 N002 N005 N005 PSMN075100MSE
M4 N001 N003 N004 N004 PSMN075100MSE
M5 N005 N023 COM COM PSMN075100MSE
M6 N004 N024 COM COM PSMN075100MSE
M7 N001 N018 N005 N005 PSMN075100MSE
M8 N001 N019 N004 N004 PSMN075100MSE
M9 N001 N008 OUT OUT PSMN040100MSE
C1 N012 COM 47n
R1 N008 N012 3.32K
C2 OUT COM 10µ IC=0 Rser=1.8
C3 N010 COM .047µ
R2 N001 N010 8.25
R3 OUT N014 100K
R4 OUT N017 100K
Rload1 OUT COM 100
Rcls1 N013 COM 49.9
Rcls2 N015 COM 118
XU2 COM COM N013 N015 COM N017 N014 OUT N008 N010 LT4275A
Rcable1 0 N005 12
XU3 N009 0 0 N021 N022 N020 N004 Status Class N011 NC_01 N011 N016 LTC4274
V1 N011 0 3.3
V2 N009 0 PWL(0 0 100u 3.3)
M10 N004 N020 N022 N022 PSMN075100MSE
R5 N022 N021 .25
V3 0 N021 56
V4 N016 0 PWL(0 0 10u 3.3 0.7 3.3 +10u 0)
CPSE 0 N004 .22µ Rser=10m
XU1 N003 N004 N005 N018 N019 N004 N024 N023 COM N001 N014 N001 N007 N006 N005 N002 LT4321
C4 N001 COM .047µ
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran .8 startup
.lib LT4275A.sub
.lib LT4321.sub
.lib LTC4274.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4350.asc
R1 IN2 N026 274K
R2 IN2 N027 43.2K
R3 N026 0 121K
R4 N027 0 12.1K
C1 N026 0 0.1µ
C2 N028 0 0.1µ
R5 N033 0 34K
C3 N034 0 1000p
R6 N031 N035 150
C4 N035 0 4.7µ
R7 N022 N024 100
C5 N024 0 0.1µ
R8 IN2 N023 51
C6 N023 0 0.1µ
Rsense2 N021 OUT 10m
R10 OUT N025 37.4K
R11 N025 0 12.1K
C7 OUT 0 100µ
Rload OUT 0 1
R13 N029 0 100
R15 IN1 N008 274K
R16 IN1 N009 43.2K
R17 N008 0 121K
R18 N009 0 12.1K
C8 N008 0 0.1µ
C9 N011 0 0.1µ
R19 N016 0 34K
C10 N017 0 1000p
R20 N014 N018 150
C11 N018 0 4.7µ
M2 IN1 N004 N003 N003 SUD40N04-10A
R21 N004 N006 100
C12 N006 0 0.1µ
R22 IN1 N005 51
C13 N005 0 0.1µ
Rsense1 N003 OUT 10m
R24 OUT N007 37.4K
R25 N007 0 12.1K
R26 N012 0 100
Bdc1 N002 N013 V=(2.350-V(Vea1+))
Bdc2 N020 N030 V=(2.350-V(Vea2+))
XU1 N008 N009 N011 N016 N014 N017 N010 0 N007 N012 N001 OUT N003 N006 Status1 N005 LTC4350
XU2 N026 N027 N028 N033 N031 N034 N010 0 N025 N029 N019 OUT N021 N024 Status2 N023 LTC4350
R28 IN1 Status1 10K
R29 IN2 Status2 10K
M1 IN2 N022 N021 N021 SUD40N04-10A
R30 N002 N001 100
R31 N001 Vea1+ 10K
R32 Vea1+ N015 10K
R33 N015 0 27
R35 N020 N019 100
R36 N019 Vea2+ 10K
R37 Vea2+ N032 10K
R38 N032 0 27
V1 N013 0 PWL(0 0 2m 5.1)
V2 N030 0 PWL(0 0 2m 5)
V3 IN1 N002 PULSE(0 0.75 300m 10u 10u 50m 200m 2)
V4 IN2 N020 PULSE(0 0.75 500m 10u 10u 50m 200m 2)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1
.lib LTC4350.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4351.asc
V1 IN1 0 PWL(0 0 100u 5 0.4m 5 +10u 4.5 +200u 4.5 +10u 5 1.3m 5 +1u 6.5 +1u 5 2m 5 +10u 0 +200u 0 +10u 5)
M§Q1 IN1 N010 N009 N009 Si4862DY
R1 IN1 N014 24.9K
R2 N014 N016 232
R3 N016 0 1.47K
L1 IN1 N011 4.7µ Rser=175m Rpar=2K
C1 N012 0 1µ
C2 OUT 0 22µ Rser=10m
XU1 N010 N012 IN1 N011 0 N016 N014 N015 N013 OUT LT4351
R4 IN2 N006 24.9K
R5 N006 N008 232
R6 N008 0 1.47K
L2 IN2 N003 4.7µ Rser=175m Rpar=2K
C3 N004 0 1µ
XU2 N002 N004 IN2 N003 0 N008 N006 N007 N005 OUT LT4351
R7 N015 IN1 10K
R8 N013 IN1 10K
R9 N005 IN2 10K
R10 N007 IN2 10K
V2 IN2 0 PWL(0 0 160u 5 0.8m 5 +10u 4.5 +200u 4.5 +10u 5)
M§Q2 OUT N010 N009 N009 Si4862DY
M§Q3 OUT N002 N001 N001 Si4862DY
M§Q4 IN2 N002 N001 N001 Si4862DY
D1 0 N011 MBR0530L
D2 N011 N012 MBR0530L
D3 N003 N004 MBR0530L
D4 0 N003 MBR0530L
Rload OUT 0 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2.5m
.lib LT4351.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4352.asc
V1 N001 0 PULSE(0 12 1m 30m 65m 10m 200m)
M§Q1 N002 N004 N001 N001 Si4864DY
C1 0 N005 .1µ
XU1 N001 N005 N005 0 N006 N007 0 N002 0 N003 N004 N001 LTC4352
C2 N003 N001 .1µ
R1 N002 N006 100K
R2 N002 N007 100K
V2 N008 0 PULSE(0 5 1m 45m 45m 100m 200m)
C3 0 N002 100µ
D1 N008 N002 MBR735
Rload N002 0 3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 100m
.lib LTC4352.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4353.asc
M1 N002 N009 N010 N010 Si4864DY
C1 N008 N010 39n
V1 N010 0 PWL(0 0 1m 12)
I1 N002 0 PULSE(0 6 10u 100u 100u 10 20)
C3 N002 0 100µ Rpar=1Meg
M2 N002 N004 N001 N001 Si4864DY
C4 N003 N001 39n
V3 N001 0 PWL(0 0 1m 11 100m 11 9.9 13)
C5 N005 0 0.1µ
XU1 0 N010 N009 N008 N002 N007 N006 N002 N003 N004 N001 N005 0 0 LTC4353
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 10 startup
.lib LTC4353.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4354.asc
XU1 N001 N008 N003 N005 MP_01 N006 N004 N002 LTC4354
R1 0 N003 12K
R2 N001 N007 2K
M§Q1 N007 N005 N008 N008 Si4486EY
M§Q2 N009 N006 N008 N008 Si4486EY
R3 N002 N009 2K
R4 0 N004 33K
C1 N003 N008 1µ
V1 0 N007 48
V2 0 N009 PULSE(0 55 10m 100u 100u 10m 100m)
C2 0 N008 100µ Rser=1m
R5 0 N008 10
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 100m startup
.lib LTC4354.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4355.asc
D1 N007 0 QTLP690C
V1 N003 0 PWL(0 0 50m 48 100m 0)
XU1 N001 N004 N002 N005 N003 N007 0 0 N009 N012 N010 N008 N011 N006 LTC4355 LTC4355 LTC4355
M§Q1 N002 N004 N001 N001 Si4486EY
M§Q2 N002 N005 N003 N003 Si4486EY
V2 N001 0 PWL(0 48 50m 0 100m 48)
R1 N001 N006 340K
R2 N003 N009 340K
R3 N009 0 12.7K
R4 N006 0 12.7K
R5 N002 N007 22K
R6 N002 N008 22K
R7 N002 N010 22K
R8 N002 N011 22K
R9 N002 N012 22K
R10 N002 0 100
D2 N008 0 QTLP690C
D3 N010 0 QTLP690C
D4 N011 0 QTLP690C
D5 N012 0 QTLP690C
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 100m
.lib LTC4355.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4356-1.asc
S1 0 OUT N002 0 SHORT
V1 IN 0 PWL(0 0 1m 12 20m 12 20.2m 80 30m 45 43m 26.9 80m 12)
V2 N002 0 PWL(0 0 150m 0 151m 1 170m 1 171m 0)
R1 IN N009 383K
R2 N009 0 100K
R3 IN N001 10m
R4 N003 N005 10
R5 OUT N010 102K
R6 N010 0 4.99K
C1 N004 0 22µ
C2 N011 0 .22µ
XU1 N011 N010 OUT N005 N001 IN IN N008 N006 0 N007 N009 LT4356-1
R7 OUT N004 .5
R8 OUT N006 27K
R9 OUT N008 27K
R10 IN N007 27K
C3 N005 0 .0068µ
M§Q1 N001 N003 OUT OUT IRF1310
Rload OUT 0 50
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 300m
.model SHORT SW(Ron=10m Roff=1G Vt=0.5 Vh=-.1)
.lib LT4356-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4356-2.asc
S1 0 OUT N002 0 SHORT
V1 IN 0 PWL(0 0 1m 12 20m 12 40m 4 50m 4 70m 12 120m 12 120.2m 80 130m 45 160m 12)
V2 N002 0 PWL(0 0 100m 0 101m 0 120m 0 121m 0)
R6 IN N008 280K
R7 N008 0 100K
RSNS IN N001 20m
R3 N003 N005 10
R1 OUT N010 59K
R2 N010 0 4.99K
C1 N004 0 22µ
C2 N011 0 1µ
R10 OUT N004 .5
R8 OUT N007 27K
R9 OUT N009 27K
R4 IN N006 1Meg
M§Q1 N001 N003 OUT OUT IRF1310
Rload OUT 0 50
R5 N008 N006 1Meg
XU1 N011 N010 OUT N005 N001 IN N006 N009 N007 0 N006 N008 LT4356-2
C3 N005 0 .0068µ
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 240m
.model SHORT SW(Ron=10m Roff=1G Vt=0.5 Vh=-.1)
.lib LT4356-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4356-3.asc
S1 0 OUT N002 0 SHORT
V1 IN 0 PWL(0 0 1m 12 20m 12 20.2m 80 30m 45 43m 26.9 80m 12)
V2 N002 0 PWL(0 0 150m 0 151m 5 170m 5 171m 0)
R1 IN N011 383K
R2 N011 0 100K
R3 IN N001 10m
R4 N003 N005 10
R5 OUT N012 102K
R6 N012 0 4.99K
C1 N004 0 22µ
C2 N013 0 .22µ
R7 OUT N004 .05
R8 OUT N007 27K
R9 OUT N010 27K
R10 IN N009 27K
C3 N005 0 .0068µ
M§Q1 N001 N003 OUT OUT IRF1310
R11 OUT 0 10
XU1 N013 N012 OUT N005 N001 IN N006 N010 N007 0 N009 N011 LT4356-3
V3 N008 0 PWL(0 0 90m 0 90.1m 5 100m 5 100.1m 0)
M§Q2 N006 N008 0 0 SUD40N10-25
R12 IN N006 10K
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 200m
.model SHORT SW(Ron=10m Roff=1G Vt=0.5 Vh=-.1)
* Use SHDN# to reset GATE off latch
.lib LT4356-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4357.asc
XU1 N002 N001 N003 0 N002 LTC4357
V1 N001 0 PWL(0 48 50m 0 100m 48)
Rload N002 0 10
XU2 N002 N004 N005 0 N002 LTC4357
V2 N004 0 PWL(0 0 50m 48 100m 0)
M§Q1 N002 N003 N001 N001 IRF530
M§Q2 N002 N005 N004 N004 IRF530
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 100m
.lib LTC4357.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4358.asc
V1 N001 0 PWL(0 12 50m 0 100m 12)
V2 N003 0 PWL(0 0 50m 12 100m 0)
XU1 N002 N001 N002 NC_01 N002 0 LTC4358
XU2 N002 N003 N002 NC_02 N002 0 LTC4358
Rload N002 0 2
.tran 100m
.lib LTC4358.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4359.asc
M§Q1 N002 N003 N001 N001 BSC060N10NS3
V1 N001 0 PWL(0 0 1m 12 10m 12 10.001m 0)
C1 N002 N004 1.5µ
R1 N004 0 1K
Rload N002 0 1
C2 N002 0 300µ Rser=.01
XU1 N002 N003 N001 N001 N001 N004 LTC4359
D1 N001 N004 SMBJ24CA
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 20m
.lib LTC4359.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4360-1.asc
C1 N002 0 10µ
R1 N002 0 10
L1 N003 N001 1µ Rser=150m
V1 N007 0 5
R2 N007 N006 1K
V2 N005 0 PWL(0u 0 +1n 0)
M§Q1 N001 N004 N002 N002 Si4892DY
D1 N002 N001 Davalanche
V3 N003 0 PWL(0u 0 100m 0 +1u 20 150m 20 +10u 0 400m 0 +1u 5 800m 5 +1u 20)
XU1 N001 N004 N005 N002 N006 0 LTC4360-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1000m startup
.model Davalanche D (Vfwd=0.7 Vrev=32 Ron=0.1 Rrev=0.1 epsilon=.1 revepsilon=.1)
* To model avalanche behavior of NFET
.lib LTC4360-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4360-2.asc
C1 N002 0 10µ
R1 N002 0 10
L1 N003 N004 1µ Rser=150m
V1 N008 0 5
R2 N008 N007 1K
M§Q1 N001 N005 N002 N002 Si4892DY
D1 N002 N001 Davalanche
M§Q2 N004 N006 N001 N001 FDS4953
V2 N003 0 PWL(0u 0 100m 0 +1us 20 150m 20 +10u 0 200m 0 +1u -20 250m -20 +10u 0 400m 0 +1u 5 800m 5 +1u 20)
XU1 N001 N005 N006 N002 N007 0 LTC4360-2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1000m startup
.model Davalanche D (Vfwd=0.7 Vrev=32 Ron=0.1 Rrev=0.1 epsilon=.1 revepsilon=.1)
* To model avalanche behavior of NFET
.lib LTC4360-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4361-1.asc
R1 N005 N001 25m
C1 N002 0 10µ
R2 N002 0 10
M§Q1 N004 N008 N005 N005 FDS4953
L1 N003 N004 1µ Rser=150m
V1 N010 0 5
R3 N010 N009 1K
M§Q2 N001 N007 N002 N002 Si4892DY
D1 N002 N001 Davalanche
V3 N003 0 PWL(0u 0 100m 0 +1u 20 150m 20 +10u 0 200m 0 +1u -20 250m -20 +10u 0 400m 0 +1u 5 800m 5 +1u 20 900m 20 +10u 5)
S1 0 N002 N006 0 SHORT
V4 N006 0 PWL(0u 0 1200m 0 +5n 1 1201m 1 +5n 0)
XU1 N008 N005 N001 N007 0 N002 N009 0 LTC4361-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1500m startup
.model SHORT SW (Ron=1 Roff=1T Vt=0.5 Vh=-0.4)
.model Davalanche D (Vfwd=0.7 Vrev=32 Ron=0.1 Rrev=0.1 epsilon=.1 revepsilon=.1)
* To model avalanche behavior of NFET
.lib LTC4361-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4361-2.asc
R1 N005 N001 25m
C1 N002 0 10µ
R2 N002 0 10
M§Q1 N004 N008 N005 N005 FDS4953
L1 N003 N004 1µ Rser=150m
V1 N010 0 5
R3 N010 N009 1K
M§Q2 N001 N007 N002 N002 Si4892DY
D1 N002 N001 Davalanche
V2 N003 0 PWL(0u 0 100m 0 +1u 20 150m 20 +10u 0 200m 0 +1u -20 250m -20 +10u 0 400m 0 +1u 5 800m 5 +1u 20 900m 20 +10u 5)
S1 0 N002 N006 0 SHORT
V3 N006 0 PWL(0us 0V 1200m 0 +5n 1 1201m 1 +5n 0)
XU1 N008 N005 N001 N007 0 N002 N009 0 LTC4361-2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1500m startup
.model SHORT SW(Ron=1 Roff=1T Vt=0.5 Vh=-0.4)
.model Davalanche D(Vfwd=0.7 Vrev=32 Ron=0.1 Rrev=0.1 epsilon=.1 revepsilon=.1)
* To model avalanche behavior of NFET
.lib LTC4361-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4362-1.asc
C1 N004 0 10µ
R1 N004 0 10
M§Q1 N002 N006 N003 N003 FDS4953
L1 N001 N002 1µ Rser=150m
V1 N008 0 5
R2 N008 N007 1K
V2 N001 0 PWL(0u 0 100m 0 +1u 20 150m 20 +10u 0 200m 0 +1u -20 250m -20 +10u 0 400m 0 +1u 5 800m 5 +3u 20 900m 20 +10u 5)
S1 0 N004 N005 0 SHORT
V3 N005 0 PWL(0us 0V 1200m 0 +5n 1 1201m 1 +5n 0)
XU1 N006 N003 NC_01 N004 0 N007 0 LTC4362-1
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1500m startup
.model SHORT SW (Ron=1 Roff=1T Vt=0.5 Vh=-0.4)
.lib LTC4362-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4362-2.asc
C1 N004 0 10µ
R1 N004 0 10
M§Q1 N002 N006 N003 N003 FDS4953
L1 N001 N002 1µ Rser=150m
V1 N008 0 5
R2 N008 N007 1K
V2 N001 0 PWL(0u 0 100m 0 +1u 20 150m 20 +10u 0 200m 0 +1u -20 250m -20 +10u 0 400m 0 +1u 5 800m 5 +3u 20 900m 20 +10u 5)
S1 0 N004 N005 0 SHORT
V3 N005 0 PWL(0u 0 1200m 0 +5n 1 1201m 1 +5n 0)
XU1 N006 N003 NC_01 N004 0 N007 0 LTC4362-2
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1500m startup
.model SHORT SW (Ron=1 Roff=1T Vt=0.5 Vh=-0.4)
.lib LTC4362-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4363-1.asc
R1 N004 N007 10
R2 N002 N003 15m
R3 N003 N008 221K
R4 N008 0 4.02K
M§Q1 N001 N004 N002 N002 IRLR2908
C1 N007 0 47n
C2 N010 0 6.8µ
C3 N003 0 300µ
V1 N001 N005 EXP(0 60 5m 10m 10m 150m)
R5 N001 N006 1K
D1 0 N006 1N5371B
R6 N001 N009 604K
R7 N009 0 23K
C4 N006 0 0.1µ
Rload N003 0 100
XU1 N008 N003 N002 N007 N006 NC_01 N009 0 NC_02 NC_03 N010 LT4363-1
V2 N005 0 40
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 30 startup
.lib LT4363-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4363-2.asc
R1 N004 N007 10
R2 N002 N003 15m
R3 N003 N008 221K
R4 N008 0 4.02K
M§Q1 N001 N004 N002 N002 IRLR2908
C1 N007 0 47n
C2 N011 0 6.8µ
C3 N003 0 300µ
V1 N001 N005 EXP(0 60 5m 10m 10m 150m)
R5 N001 N006 1K
D1 0 N006 1N5371B
R6 N001 N009 604K
R7 N009 N010 13K
R8 N010 0 10K
C4 N006 0 0.1µ
XU1 N008 N003 N002 N007 N006 NC_01 N010 N009 0 NC_02 NC_03 N011 LT4363-2
Rload N003 0 100
V2 N005 0 40
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 30 startup
.lib LT4363-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4364-1.asc
V1 IN 0 PWL(0 0 +10u 12 +100m 12 +10u 92 +250m 12)
R1 IN N008 383K
R2 N010 0 10K
R3 N002 OUT 50m
R4 N003 N004 10
R5 OUT N011 102K
R6 N011 0 4.99K
R7 OUT N007 100K
R8 OUT N009 100K
M§Q1 IN N003 N001 N001 FDB33N25
C1 0 N004 6.8n
R9 IN N005 2.2K
R10 N008 N010 90.9K
C2 N012 0 6.8µ
D1 0 N005 1N5373B
C3 N005 0 0.1µ
M§Q2 N002 N006 N001 N001 FDB3682
XU1 OUT N002 N006 N001 N004 N005 N005 N008 N010 0 N009 N007 N012 N011 LTC4364-1
Cload OUT 0 22µ Rser=100m
Rload OUT 0 47
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1
.lib LTC4364-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4364-2.asc
V1 IN 0 PWL(0 0 +10u 12 +100m 12 +10u 92 +250m 12)
R1 IN N008 383K
R2 N010 0 10K
R3 N002 OUT 50m
R4 N003 N005 10
R5 OUT N011 102K
R6 N011 0 4.99K
R7 OUT N007 100K
R8 OUT N009 100K
M§Q1 IN N003 N001 N001 FDB33N25
C1 0 N005 6.8n
R9 IN N004 2.2K
R10 N008 N010 90.9K
C2 N012 0 6.8µ
D1 0 N004 1N5373B
C3 N004 0 0.1µ
XU1 OUT N002 N006 N001 N005 N004 N004 N008 N010 0 N009 N007 N012 N011 LTC4364-2
M§Q2 N002 N006 N001 N001 FDB3682
Cload OUT 0 22µ Rser=100m
Rload OUT 0 47
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1
.lib LTC4364-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4365-1.asc
R1 N003 IN 510K
R2 IN N004 1820K
R3 N004 N006 243K
R4 N006 0 59K
M§Q1 IN N002 N001 N001 Si4850EY
M§Q2 OUT N002 N001 N001 Si4850EY
C1 OUT 0 100µ
R5 OUT N005 10K
V1 IN 0 PWL(0 0 10m 12 60m 12 70m 12 80m 3.125 85m 3.125 85.1m 2.25 90m 2.25 100m 12 140m 12 140.1m 12 150m 19.825 155m 19.825 155.1m 19.825 165m 12 205m 12)
Rload OUT 0 34
XU1 0 N006 N004 IN N002 OUT N005 N003 LTC4365-1
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 210m
* OV/UV Test Jig\n \nThis circuit tests the LT4365's behavior with "normal" Overvoltage and Undervoltage\nconditions.  The part is configured to pass 12V nominally, down to 3V and up to 18V,\nthe same typical automotive application in the datasheet.\n \nV(in) is driven to 12V and held until the part turns on and stabilizes.  \nV(in) is then driven below 3V to test the Undervoltage lockout, then below 2.5V\nto test the miniumum voltage threshold.\nV(in) is returned to 12V and held until the part is on and stable again.\nV(in) is driven above 18V to test the Overvoltage lockout.\nFinally, V(in) is returned to 12V and held until the part turns on and stabilizes again.
.lib LTC4365-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4365.asc
R1 N003 IN 510K
R2 IN N004 1820K
R3 N004 N006 243K
R4 N006 0 59K
M§Q1 IN N002 N001 N001 Si4850EY
M§Q2 OUT N002 N001 N001 Si4850EY
C1 OUT 0 100µ
R5 OUT N005 10K
XU1 0 N006 N004 IN N002 OUT N005 N003 LTC4365
V1 IN 0 PWL(0 0 10m 12 60m 12 70m 12 80m 3.125 85m 3.125 85.1m 2.25 90m 2.25 100m 12 140m 12 140.1m 12 150m 19.825 155m 19.825 155.1m 19.825 165m 12 205m 12)
Rload OUT 0 34
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 210m
* OV/UV Test Jig\n \nThis circuit tests the LT4365's behavior with "normal" Overvoltage and Undervoltage\nconditions.  The part is configured to pass 12V nominally, down to 3V and up to 18V,\nthe same typical automotive application in the datasheet.\n \nV(in) is driven to 12V and held until the part turns on and stabilizes.  \nV(in) is then driven below 3V to test the Undervoltage lockout, then below 2.5V\nto test the miniumum voltage threshold.\nV(in) is returned to 12V and held until the part is on and stable again.\nV(in) is driven above 18V to test the Overvoltage lockout.\nFinally, V(in) is returned to 12V and held until the part turns on and stabilizes again.
.lib LTC4365.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4366-1.asc
C1 N007 N011 10n
M§Q1 N001 N003 N002 N002 IRLHS6342
V1 N001 0 PWL(0 0 0.8u 30 340m 30 341m 12 500m 12 500.8m 30)
C2 N002 0 220µ
C3 N006 0 0.01µ
R1 N002 N008 12.4K
R2 N011 0 1.91K
R3 N003 N006 10
R4 N008 0 169K
R5 N002 0 100
R6 N001 N004 29.4K
C4 N002 N011 0.47µ
V2 N010 0 PWL(0 0 340m 0 340.01m 1 340.8m 1 340.81m 0)
S1 0 N009 N010 0 X
R7 N005 N009 470K
XU1 N004 N005 N007 N011 N011 N008 N002 N006 LTC4366-1
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 11
.model X SW(Ron=87 Roff=1T Vt=0.5 Vh=-.4)
.lib LTC4366-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4366-2.asc
C1 N007 N011 10n
M§Q1 N001 N003 N002 N002 IRLHS6342
V1 N001 0 PWL(0 0 0.8u 30 340m 30 341m 12 500m 12 500.8m 30)
C2 N002 0 220µ
C3 N006 0 0.01µ
R1 N002 N008 12.4K
R2 N011 0 1.91K
R3 N003 N006 10
R4 N008 0 169K
R5 N002 0 100
R6 N001 N004 29.4K
C4 N002 N011 0.47µ
V2 N010 0 PWL(0 0 340m 0 340.01m 1 340.8m 1 340.81m 0)
S1 0 N009 N010 0 X
R7 N005 N009 470K
XU1 N004 N005 N007 N011 N011 N008 N002 N006 LTC4366-2
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 11
.model X SW(Ron=87 Roff=1T Vt=0.5 Vh=-.4)
.lib LTC4366-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4367-1.asc
R3 N004 N006 121K
R4 N006 0 29.4K
M§Q1 IN N002 N001 N001 Si7942DP
M§Q2 OUT N002 N001 N001 Si7942DP
C1 OUT 0 10µ
R5 OUT N005 10K
V1 IN 0 PWL(0 -40 200m -40 2.1 70)
Rload OUT 0 6
R1 IN N003 464K
R2 N003 N004 1500K
XU1 0 N006 N004 IN N002 OUT N005 N003 LTC4367-1
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2.2
.lib LTC4367-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4367.asc
R3 N004 N006 121K
R4 N006 0 29.4K
M§Q1 IN N002 N001 N001 Si7942DP
M§Q2 OUT N002 N001 N001 Si7942DP
C1 OUT 0 10µ
R5 OUT N005 10K
V1 IN 0 PWL(0 -40 200m -40 2.1 70)
Rload OUT 0 6
XU1 0 N006 N004 IN N002 OUT N005 N003 LTC4367
R1 IN N003 464K
R2 N003 N004 1500K
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2.2
.lib LTC4367.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4368-1.asc
R1 N008 N010 121K
R2 N007 N008 1500K
R3 IN N007 464K
M1 IN N003 N001 N001 Sir870ADP
M2 N002 N003 N001 N001 SiR870ADP
R4 IN N006 100K
R5 N005 N003 22K
C2 N005 0 3.3n
C1 OUT 0 100µ
V1 IN 0 PWL(0 -40 200m -40 1.7 70 2 24)
R7 N002 OUT 5m
C3 N009 0 0.22µ
XU1 IN N008 N010 N009 0 N007 N006 OUT N002 N003 LTC4368-1
R8 N010 0 29.4K
S1 OUT 0 N004 0 Sload
V2 N004 0 PULSE(0 1 2.2 10n 10n 20u 100)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5
.model Sload SW(Ron=1 Roff=5 Vt=.5 Vh=-.2)
.lib LTC4368-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4368-2.asc
R1 N008 N010 121K
R2 N007 N008 1500K
R3 IN N007 464K
M1 IN N003 N001 N001 Sir870ADP
M2 N002 N003 N001 N001 SiR870ADP
R4 IN N006 100K
R5 N005 N003 22K
C2 N005 0 3.3n
C1 OUT 0 100µ
V1 IN 0 PWL(0 -40 200m -40 1.7 70 2 24)
R7 N002 OUT 5m
C3 N009 0 0.22µ
R8 N010 0 29.4K
S1 OUT 0 N004 0 Sload
V2 N004 0 PULSE(0 1 2.2 10n 10n 20u 100)
XU1 IN N008 N010 N009 0 N007 N006 OUT N002 N003 LTC4368-2
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5
.model Sload SW(Ron=1 Roff=5 Vt=.5 Vh=-.2)
.lib LTC4368-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4370.asc
M§Q1 N007 N011 IN1 IN1 Si4864DY
C1 N010 IN1 39n
V1 IN1 0 PWL(0 0 1m 12)
C2 N009 0 0.18µ
R1 N008 0 301K
R2 N007 N006 100K
I1 OUT 0 PULSE(0 6 10u 100u 100u 10 20)
R3 N007 OUT 2m
R4 N001 OUT 2m
R5 N005 N001 100K
C3 OUT 0 100µ
M§Q2 N001 N003 IN2 IN2 Si4864DY
C4 N002 IN2 39n
V2 IN2 0 PWL(0 0 1m 11 100m 11 9.9 13)
C5 N004 0 0.1µ
XU1 0 N008 N009 IN1 N011 N010 N007 N006 N005 N001 N002 N003 IN2 N004 0 0 LTC4370
C6 N008 0 1p
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 10
.lib LTC4370.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4371.asc
V2 0 InA PWL(0 0 50m 72 100m 0)
XU1 N003 N005 Out N001 N001 Out N002 Out N006 N004 LTC4371 LTC4371
M2 InB N006 Out Out IPT020N10N3 M=2
Rz 0 N001 30K
C1 N001 Out 2.2µ
M1 InA N005 Out Out IPT020N10N3 M=2
RDA N003 InA 20K
RDB N004 InB 20K
R1 0 N002 33K
V1 0 InB 48
I1 0 Out 50
D1 N002 Out QTLP690C
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 100m startup
* Note:\n   M=2 indicates two Power MOSFETS in parallel.
.lib LTC4371.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4380-1.asc
R1 N002 N003 10
R2 N001 OUT 10m
M§Q1 IN N002 N001 N001 FDB33N25
C2 N007 0 0.2µ
Cload OUT 0 22µ
V1 IN 0 PWL(0 0 20u 0 50u 12 100m 12 101m 80 200m 80 201m 12 10 12 +100n 0 +100m 0 +100n 12)
D1 0 N005 1N5371B
C4 N005 0 .1µ
Rload OUT 0 100
R7 N005 N006 40K
C1 N003 P001 47n
R4 P001 0 100
XU1 0 OUT N001 N003 N005 N004 N005 N007 0 N006 LTC4380-1
R6 IN N005 10K
R3 IN N004 80K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 12
.lib LTC4380-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4380-2.asc
R1 N002 N003 10
R2 N001 OUT 10m
M§Q1 IN N002 N001 N001 FDB33N25
C2 N007 0 0.2µ
Cload OUT 0 22µ
V1 IN 0 pwl(0 0 20u 0 50u 12 100m 12 101m 80 200m 80 201m 12)
D1 0 N005 1N5371B
C4 N005 0 .1µ
Rload OUT 0 100
R7 N005 N006 40K
C1 N003 P001 47n
R4 P001 0 100
XU1 0 OUT N001 N003 N005 N004 N005 N007 0 N006 LTC4380-2
R3 IN N004 80K
R5 IN N005 10K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 10
.lib LTC4380-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4380-3.asc
R1 N002 N003 10
R2 N001 OUT 10m
M§Q1 IN N002 N001 N001 FDB33N25
C2 N007 0 0.2µ
Cload OUT 0 22µ
V1 IN 0 PWL(0 0 20u 0 50u 12 100m 12 101m 80 200m 80 201m 12 10 12 +100n 0 +100m 0 +100n 12)
D1 0 N005 1N5371B
C4 N005 0 .1µ
Rload OUT 0 100
R7 N005 N006 40K
C1 N003 P001 47n
R4 P001 0 100
XU1 0 OUT N001 N003 N005 N004 N005 N007 0 N006 LTC4380-3
R3 IN N005 10K
R5 IN N004 80K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 12
.lib LTC4380-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4380-4.asc
R1 N002 N003 10
R2 N001 OUT 10m
M§Q1 IN N002 N001 N001 FDB33N25
C2 N007 0 0.2µ
Cload OUT 0 22µ
V1 IN 0 pwl(0 0 20u 0 50u 12 100m 12 101m 80 200m 80 201m 12)
D1 0 N005 1N5371B
C4 N005 0 .1µ
Rload OUT 0 100
R7 N005 N006 40K
C1 N003 P001 47n
R4 P001 0 100
XU1 0 OUT N001 N003 N005 N004 N005 N007 0 N006 LTC4380-4
R3 IN N005 10K
R5 IN N004 80K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 10
.lib LTC4380-4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4411.asc
XU1 N001 0 0 N003 N002 LTC4411
V§Battery N001 0 3.6
C1 N002 0 4.7µ
R§Load N002 0 10
R2 N003 N004 470K
Vcc N004 0 5
.tran 1m startup
.lib LTC4411.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4412.asc
XU1 N002 0 0 N004 N003 OUT LTC4412
D1 N001 OUT 1N5819
M§Q1 N002 N003 OUT OUT FDC638P
R1 OUT N004 470K
C1 OUT 0 10µ
Rload OUT 0 100
V1 N002 0 5
V2 N001 0 PWL(0 0 1 7)
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1
.lib LTC4412.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4412HV.asc
D1 N001 N002 1N5819
M§Q1 N003 N004 N002 N002 FDC638P
R1 N002 N005 470K
C1 N002 0 10µ
R2 N002 0 100
V1 N003 0 5
V2 N001 0 PWL(0 0 1 7)
XU1 N003 0 0 N005 N004 N002 LTC4412
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1
.lib LTC4412.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4413-1.asc
V§Wall N001 0 5
R§Load N002 0 10
R2 N003 N004 470K
Vcc N004 0 5
C2 N002 0 4.7µ
V§Battery N005 0 3.6
XU1 N001 0 0 0 N005 N002 MP_01 MP_02 N003 N002 LTC4413-1
.tran 1m startup
.lib LTC4413-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4413-2.asc
V§Wall N001 0 5
R§Load N002 0 10
R2 N004 N005 470K
Vcc N005 0 5
C2 N002 0 4.7µ
V§Battery N006 0 3.6
XU1 N001 0 0 0 N006 N002 N003 N001 N004 N002 LTC4413-2
R1 0 N003 10K
.tran 1m startup
.lib LTC4413-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4413.asc
V§Wall N001 0 5
R§Load N002 0 10
R2 N003 N004 470K
Vcc N004 0 5
XU1 N001 0 0 0 N005 N002 MP_01 MP_02 N003 N002 LTC4413
C2 N002 0 4.7µ
V§Battery N005 0 3.6
.tran 1m startup
.lib LTC4413.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4414.asc
V1 N001 0 5
C1 N002 0 4.7µ
R1 N002 0 2
R2 N004 N005 470K
V2 N005 0 5
XU1 N001 0 0 N004 N002 N003 LTC4414
M§Q1 N001 N003 N002 N002 FDR840P
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 100m startup
.lib LTC4414.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4415.asc
R1 IN1 N002 47K
R2 IN1 N004 47K
R3 IN1 N006 47K
R4 IN1 N007 47K
R5 N003 0 124
V1 IN2 0 3.6
C1 OUT 0 47µ
R6 N005 0 124
R7 IN1 N001 100K
R8 N001 0 21.5K
XU1 IN1 N001 N003 N005 N001 IN2 OUT N007 N006 N004 N002 OUT 0 LTC4415
V2 IN1 0 PWL(0 0 100u 5 1m 5 +.1u 1 +150u 1 +.1u 5)
Rload OUT 0 3.6
.tran 2m
.lib LTC4415.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4416-1.asc
V1 N001 0 PWL(0 9 1 14 2 14 3 9)
M§Q1 N001 N004 N002 N002 IRF7210
M§Q2 N003 N004 N002 N002 IRF7210
R1 0 N005 24.9K
R2 N006 N005 187K
R3 N005 N001 221K
M§Q3 N009 N007 N003 N003 IRF7210
V2 N009 0 10.8
Rload N003 0 100
C1 N003 0 10µ
XU1 N006 N005 0 0 N008 N007 N009 N003 N001 N004 LTC4416-1
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3.2 startup
* Automatic PowerPath Switchover
* Primary Supply
* Backup Supply
* LOAD
.lib LTC4416-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4416.asc
V1 N001 0 PWL(0 9 1 14 2 14 3 9)
M§Q1 N001 N004 N002 N002 IRF7210
M§Q2 N003 N004 N002 N002 IRF7210
R1 0 N005 24.9K
R2 N006 N005 187K
R3 N005 N001 221K
M§Q3 N008 N007 N003 N003 IRF7210
V2 N008 0 10.8
Rload N003 0 100
C1 N003 0 10µ
XU1 N006 N005 0 0 NC_01 N007 N008 N003 N001 N004 LTC4416
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3.2 startup
* Automatic PowerPath Switchover
* Primary Supply
* Backup Supply
* LOAD
.lib LTC4416.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4417.asc
R1 N013 0 60.4K tol=1 pwr=0.1
R2 N012 N013 39.2K tol=1 pwr=0.1
R3 N001 N012 806K tol=1 pwr=0.1
R4 N019 0 68.1K
R5 N017 N019 31.6K
R6 N005 N017 1.05Meg
R7 N015 N014 1Meg
R8 N021 0 49.9K
R9 N020 N021 16.9K
R10 N009 N020 698K
C1 N003 N007 15n
R11 N007 N008 1.43K
D1 N008 N007 BAT54
R12 N015 N016 1Meg
R13 N015 N018 1Meg
M§Q1 N001 N004 N002 N002 FDS4685
C2 N003 0 100µ V=25 Irms=2.4 Rser=0.05 Lser=0 mfg="KEMET" pn="T510E107K025AS" type="Tantalum"
I1 N003 0 2 load
V1 N005 0 PULSE(0 14.8 3 1m 1m 24 48)
V2 N009 0 PULSE(0 12 3 1m 1m 40 80)
M§Q2 N003 N004 N002 N002 FDS4685
M§Q3 N005 N007 N006 N006 FDS4685
M§Q4 N003 N007 N006 N006 FDS4685
M§Q5 N009 N011 N010 N010 FDS4685
M§Q6 N003 N011 N010 N010 FDS4685
V3 N001 0 PWL(0 0 15 18 24 7.2 24.1 -20 25 -20 25.1 20)
V4 N015 0 PULSE(0 12 0 1m 1m 40 80)
XU1 EN _SHDN 0 N012 N013 N017 N019 N020 N021 N014 N016 N018 0 CAS N003 N011 N010 N008 N006 N004 N002 N009 N005 N001 LTC4417
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 30
.lib LTC4417.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4418.asc
R1 N009 0 226K tol=1 pwr=0.1
R2 N007 N009 60.4K tol=1 pwr=0.1
R3 IN1 N007 1Meg tol=1 pwr=0.1
R4 N013 0 78.7K
R5 N012 N013 33.2K
R6 IN2 N012 1Meg
R7 OUT N006 1Meg
C1 OUT N004 47n
R11 N004 N005 698
D1 N005 N004 BAT46WJ
R12 OUT N008 1Meg
M§Q1 IN1 N002 N001 N001 FDS4465
C2 OUT 0 100µ V=25 Irms=2.4 Rser=0.05 Lser=0 mfg="KEMET" pn="T510E107K025AS" type="Tantalum"
V1 IN2 0 PWL(0 0 300m 13.8)
M§Q2 OUT N002 N001 N001 FDS4465
M§Q3 IN2 N004 N003 N003 FDS4465
M§Q4 OUT N004 N003 N003 FDS4465
V3 IN1 0 PWL(0 0 100m 5 500m 5 +1.7m 2.7 +4m .8 +6m 0)
XU1 N015 N007 N009 N012 N013 N006 N008 0 N010 N011 N005 N003 N002 N001 OUT IN2 IN1 N011 N011 N014 LTC4418
R8 N014 0 255K
C3 N015 0 1n
C4 N011 0 100n
Rload OUT 0 5
C5 N001 0 100n
C6 N003 0 470n
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1
.lib LTC4418.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4419.asc
C1 OUT 0 10µ
R6 V1 N001 1Meg
R7 N001 N003 237K
R8 N003 0 121K
R9 V2 N005 4.02Meg
R10 N005 0 280K
R1 OUT 0 100
XU1 V1 N003 N001 0 N002 N004 V2on OUT N005 V2 LTC4419
V1 V1 0 PWL(0 0 10u 5 80m 5 +300u 2)
V2 V2 0 PWL(0 0 10u 7.4)
R2 OUT N002 1Meg
R3 OUT N004 1Meg
.tran 100m
.lib LTC4419.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4420.asc
C1 OUT 0 10µ
R6 V1 N001 1Meg
R7 N001 N003 237K
R8 N003 0 121K
R9 V2 N004 4.02Meg
R10 N004 N006 280K
R1 OUT 0 100
V1 V1 0 PWL(0 0 10u 5 200m 5 +40m 0)
V2 V2 0 PWL(0 0 10u 7.4 220m 7.4 340m 5)
XU1 V1 N003 N001 0 N002 N005 V2ok OUT 0 V2 N004 N006 LTC4420
R2 OUT N002 1Meg
R3 OUT N005 1Meg
.tran 500ms
.lib LTC4420.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4421.asc
R4 N001 N010 1110K
R3 N010 N011 33.2K
R2 N011 N012 29.4K
R1 N012 0 37.4K
R8 N004 N013 2206K
R7 N013 N014 66.5K
R6 N014 N016 100K
R5 N016 0 33.2K
M1 N001 N007 N002 N002 PSMN4R8100BSE
Rsense_1 N003 OUT 1.2m
Rsense_2 N006 OUT 1.2m
C_qual N017 0 2.20n
C_tmr1 N018 0 33n
C_tmr2 N019 0 33n
C_IntVcc N015 0 1µ
C_EXTVcc OUT 0 .1µ
C_CPO OUT N009 1µ
CSN1 N004 0 10µ Rser=1.15
Lsource_1 Primary_Supply N001 10n Rser=10m
Lsource_2 Secondary_Supply N004 10n Rser=10m
CGS1 N002 N007 47n
CGS2 N005 N008 47n
V§Secondary_Supply Secondary_Supply 0 24V
V§Primary_Supply Primary_Supply 0 PWL(0 12 1 12 +10m 0)
XU1 N009 OUT OUT N003 N002 N007 N001 N010 N011 N012 N018 N015 NC_01 NC_02 NC_03 N015 N015 NC_04 N017 0 N015 NC_05 NC_06 NC_07 N015 N019 N016 N014 N013 N004 N008 N005 N006 OUT 0 OUT LTC4421
M2 N004 N008 N005 N005 PSMN4R8100BSE
M3 N003 N007 N002 N002 PSMN4R8100BSE
M4 N006 N008 N005 N005 PSMN4R8100BSE
Rload OUT 0 2
Cload OUT 0 400µ
CSN3 N001 0 10µ Rser=.58
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
* Parasitic Source Resistance\n & Inductance
.tran 2
.lib LTC4421.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4430.asc
XU1 N005 0 N008 N006 N002 N004 LTC3803
V1 IN 0 13
R1 IN N002 399
C1 N002 0 4.7µ
R2 N008 0 1000
M§Q1 N003 N004 N007 N007 FDS6680A
R3 N007 0 0.2
R4 N007 N006 5.1K
D1 N001 OUT MBRS1100
L1 0 N001 200µ Rser=0.344
L2 IN N003 200µ Rser=0.344
C2 OUT 0 100µ Rser=0.1
XU2 N015 0 N014 0 N016 MOC205 Igain=2.44m
R5 OUT N010 73.2K
R6 N010 0 10K
R7 N016 0 475K
R8 N009 N015 3K
C3 N011 0 .05µ
R9 N010 N013 200K
C4 N013 N012 .001µ
D2 N005 N014 1N4148
R10 N014 N017 4.99K
XU3 OUT 0 N011 N010 N012 N009 LT4430
V2 N017 0 5
C5 N007 0 .1µ
Rload OUT 0 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1
.tran 7m startup
.lib LT4430.sub
.lib LTC3803.sub
.lib MOC205.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4440-5.asc
V1 N001 0 5
V2 N002 0 PULSE(0 8 0 1n 1n 1u 2u)
XU1 N001 0 N002 0 N003 N001 LTC4440-5
.tran 50u
.lib LTC4440-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4440.asc
XU1 N001 0 N002 0 N003 N001 LTC4440
V1 N001 0 8
V2 N002 0 PULSE(0 8 0 1n 1n 1u 2u)
.tran 50u
.lib LTC4440.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4440A-5.asc
V1 N001 0 5
V2 N002 0 PULSE(0 8 0 1n 1n 1u 2u)
XU1 N001 0 N002 0 N003 N001 LTC4440-5
.tran 50u
.lib LTC4440-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4441-1.asc
M§Q1 N001 N005 N006 N006 Si7370DP
R1 N006 0 5m
R2 N002 0 86.6K
R3 N003 N002 330K
C1 N003 0 10µ
R4 IN N004 100K
R5 N004 0 20K
L1 IN N001 10µ Rpar=2K
D1 N001 OUT MBR745
C2 OUT 0 25µ
XU1 N009 0 N010 N006 IN N007 LTC3803
V1 IN 0 10
R6 N010 0 10K
R7 OUT N010 300K
C3 N008 0 .0047µ
R8 N009 N008 56K
XU2 0 0 N007 N004 N002 IN N003 N005 LTC4441-1
Rload OUT 0 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 4m startup
.lib LTC3803.sub
.lib LTC4441-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4441.asc
XU1 0 N009 N008 0 N007 N004 N002 IN N003 N005 LTC4441
M§Q1 N001 N005 N006 N006 Si7370DP
R1 N006 0 5m
R2 N008 0 100K
R3 N002 0 86.6K
R4 N003 N002 330K
C1 N003 0 10µ
R5 IN N004 100K
R6 N004 0 20K
L1 IN N001 10µ Rpar=2K
D1 N001 OUT MBR745
C2 OUT 0 25µ
XU2 N011 0 N012 N009 IN N007 LTC3803
R7 N006 N009 250
V1 IN 0 10
R8 N012 0 10K
R9 OUT N012 300K
C3 N010 0 .0047µ
R10 N011 N010 56K
Rload OUT 0 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 4m startup
.lib LTC3803.sub
.lib LTC4441.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4442-1.asc
V1 N001 0 7
V2 N007 0 PULSE(0 5 0 10n 10n .1u 1u)
M§Q1 N004 N005 N003 N003 IRF7468
M§Q2 N003 N008 0 0 IRF7468
C1 N003 N002 .1µ
D1 N001 N002 1N5819
V3 N004 0 32
L1 N003 N006 1µ
C2 N006 0 10µ
R1 N006 0 .5
XU1 N005 N003 N008 0 N007 N001 N001 N002 LTC4442-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 100u startup
.lib LTC4442-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4442.asc
XU1 N005 N003 N008 0 N007 N001 N001 N002 LTC4442
V1 N001 0 5
V2 N007 0 PULSE(0 5 0 10n 10n .1u 1u)
M§Q1 N004 N005 N003 N003 IRF7468
M§Q2 N003 N008 0 0 IRF7468
C1 N003 N002 .1µ
D1 N001 N002 1N5819
V3 N004 0 32
L1 N003 N006 1µ
C2 N006 0 10µ
R1 N006 0 .5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 100u startup
.lib LTC4442.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4444-5.asc
V1 N001 0 10
V2 N008 0 PULSE(0 5 0 10n 10n 1u 2u)
M§Q1 N004 N005 N003 N003 IRF7468
M§Q2 N003 N009 0 0 IRF7468
C1 N003 N002 .1µ
D1 N001 N002 1N5819
V3 N004 0 50
L1 N003 N007 1µ
C2 N007 0 10µ
R1 N007 0 .5
V4 N006 0 PULSE(5 0 0 10n 10n 1u 2u)
XU1 N006 N008 N001 N009 MP_01 N002 N005 N003 0 LTC4444-5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 100u startup
.lib LTC4444-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4444.asc
V1 N001 0 10
V2 N008 0 PULSE(0 5 0 10n 10n 1u 2u)
M§Q1 N004 N005 N003 N003 IRF7468
M§Q2 N003 N009 0 0 IRF7468
C1 N003 N002 .1µ
D1 N001 N002 1N5819
V3 N004 0 50
L1 N003 N007 1µ
C2 N007 0 10µ
R1 N007 0 .5
XU1 N006 N008 N001 N009 MP_01 N002 N005 N003 0 LTC4444
V4 N006 0 PULSE(5 0 0 10n 10n 1u 2u)
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 100u startup
.lib LTC4444.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4446.asc
V1 N001 0 10
V2 N008 0 PULSE(0 5 20n 10n 10n .96u 2u)
M§Q1 N004 N005 N003 N003 IRF7468
M§Q2 N003 N009 0 0 IRF7468
C1 N003 N002 .1µ
D1 N001 N002 1N5819
V3 N004 0 50
L1 N003 N007 1µ
C2 N007 0 10µ
R1 N007 0 .5
V4 N006 0 PULSE(5 0 0 10n 10n .99u 2u)
XU1 N006 N008 N001 N009 MP_01 N002 N005 N003 0 LTC4446
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 100u startup
.lib LTC4446.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4449.asc
V1 N001 0 6
V2 N007 0 PULSE(0 6 0 10n 10n 1u 2u)
M§Q1 N004 N005 N003 N003 IRF7468
M§Q2 N003 N008 0 0 IRF7468
C1 N003 N002 .1µ
V3 N004 0 32
L1 N003 N006 1µ
C2 N006 0 10µ
R1 N006 0 1
XU1 MP_01 MP_02 N005 N003 N008 0 N007 N001 N001 N002 LTC4449
D1 N001 N002 1N5819
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 250u startup
.lib LTC4449.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4600.asc
V1 IN 0 7
XU1 N001 N006 N002 N003 N005 N007 N008 N004 0 0 OUT IN LTM4600
R1 N004 0 67K
R2 OUT N008 100K
Rload OUT 0 .15
C1 OUT 0 22µ
.tran 2.2m startup
.lib LTM4600.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4600HV.asc
V1 IN 0 7
R1 N004 0 67K
R2 OUT N008 100K
Rload OUT 0 .15
XU1 N001 N006 N002 N003 N005 N007 N008 N004 0 0 OUT IN LTM4600
.tran 2.2m startup
.lib LTM4600.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4601-1.asc
C1 OUT N004 100p
R1 N004 0 40.2K
R2 N008 0 392K
C2 OUT 0 100µ
R3 IN N001 100K
R4 IN N002 100K
C3 N009 0 .001µ
V1 IN 0 6
XU1 IN 0 OUT MP_01 OUT MP_02 MP_03 0 N001 N004 N005 N007 N006 N011 N008 N003 N002 N009 N010 N005 LTM4601-1
Rload OUT 0 .25
.tran 750u startup
.lib LTM4601-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4601.asc
XU1 IN 0 OUT 0 N006 N006 OUT 0 N002 N004 N007 N012 N010 N009 N008 N005 N003 N011 N001 N007 LTM4601
C1 OUT N004 100p
R1 N004 0 40.2K
R2 N008 0 392K
C2 OUT 0 100µ
R3 IN N002 100K
R4 IN N003 100K
C3 N011 0 .001µ
V1 IN 0 6
Rload OUT 0 .25
.tran 750u startup
.lib LTM4601.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4601A-1.asc
C1 OUT N004 100p
R1 N004 0 8.25K
R2 N008 0 392K
C2 OUT 0 100µ
R3 OUT N001 100K
R4 IN N002 100K
C3 N009 0 .001µ
V1 IN 0 15
Rload OUT 0 .625
XU1 IN 0 OUT MP_01 OUT MP_02 MP_03 0 N001 N004 N005 N007 N006 N011 N008 N003 N002 N009 N010 N005 LTM4601-1
R5 N011 0 100K
.tran 750u startup
.lib LTM4601-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4601A.asc
C1 OUT N003 100p
R1 N003 0 40.2K
R2 N007 0 392K
C2 OUT 0 570µ
R3 OUT N001 100K
R4 IN N002 100K
C3 N010 0 .001µ
V1 IN 0 12
Rload OUT 0 .125
XU1 IN 0 OUT 0 N005 N005 OUT 0 N001 N003 N006 N011 N009 N008 N007 N004 N002 N010 NC_01 N006 LTM4601
.tran 750u startup
.lib LTM4601.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4601AHV.asc
C1 OUT N004 100p
R1 N004 0 19.1K
R2 N008 0 392K
C2 OUT 0 660µ
R3 OUT N002 100K
R4 IN N003 100K
C3 N011 0 .001µ
V1 IN 0 12
Rload OUT 0 .2
XU1 IN 0 OUT 0 N006 N006 OUT 0 N002 N004 N007 N012 N010 N009 N008 N005 N003 N011 N001 N007 LTM4601
.tran 750u startup
.lib LTM4601.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4601HV.asc
C1 OUT N004 100p
R1 N004 0 40.2K
R2 N008 0 392K
C2 OUT 0 100µ
R3 IN N002 100K
R4 IN N003 100K
C3 N011 0 .001µ
V1 IN 0 6
Rload OUT 0 .25
XU1 IN 0 OUT 0 N006 N006 OUT 0 N002 N004 N007 N012 N010 N009 N008 N005 N003 N011 N001 N007 LTM4601
.tran 750u startup
.lib LTM4601.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4602.asc
V1 IN 0 7
R1 N004 0 67K
R2 OUT N008 100K
Rload OUT 0 .25
XU1 N001 N006 N002 N003 N005 N007 N008 N004 0 0 OUT IN LTM4602
.tran 2.5m startup
.lib LTM4602.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4602HV.asc
V1 IN 0 12
R1 N004 0 31.6K
R2 OUT N008 100K
Rload OUT 0 .41
XU1 N001 N006 N002 N003 N005 N007 N008 N004 0 0 OUT IN LTM4602
.tran 2.5m startup
.lib LTM4602.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4603-1.asc
C1 OUT N004 100p
R1 N004 0 40.2K
R2 N008 0 392K
C2 OUT 0 100µ
R3 IN N001 100K
R4 IN N002 100K
C3 N009 0 .001µ
V1 IN 0 6
XU1 IN 0 OUT MP_01 OUT MP_02 MP_03 0 N001 N004 N005 N007 N006 N011 N008 N003 N002 N009 N010 N005 LTM4603-1
Rload OUT 0 1.5
.tran 750u startup
.lib LTM4603-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4603.asc
C1 OUT N004 100p
R1 N004 0 40.2K
R2 N008 0 392K
C2 OUT 0 100µ Rser=5m
R3 IN N002 100K
R4 IN N003 10K
C3 N011 0 .001µ
V1 IN 0 6
XU1 IN 0 OUT 0 N006 N006 OUT 0 N002 N004 N007 N012 N010 N009 N008 N005 N003 N011 N001 N007 LTM4603
Rload OUT 0 .25
.tran 750u startup
.lib LTM4603.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4603HV.asc
C1 OUT N004 100p
R1 N004 0 19.1K
R2 N008 0 392K
C2 OUT 0 440µ
R3 OUT N002 100K
R4 IN N003 100K
C3 N011 0 .001µ
V1 IN 0 12
Rload OUT 0 .41
XU1 IN 0 OUT 0 N006 N006 OUT 0 N002 N004 N007 N012 N010 N009 N008 N005 N003 N011 N001 N007 LTM4603
.tran 750u startup
.lib LTM4603.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4604.asc
V1 IN 0 3.3
R1 N003 0 2.37K
Rload OUT 0 0.625
XU1 0 IN N004 N001 N003 N002 OUT IN LTM4604
C1 OUT 0 22µ
.tran 1.2m startup
.lib LTM4604.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4604A.asc
V1 IN 0 3.3
R1 N003 0 2.37K
Rload OUT 0 0.625
C1 OUT 0 44µ
XU1 0 IN N004 N001 N003 N002 OUT IN LTM4604
.tran 1.2m startup
.lib LTM4604.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4605.asc
L1 N001 N002 4.7µ
C1 OUT 0 100µ
R1 N003 0 6m
R2 0 N009 7.15K
V1 IN 0 15
C2 N011 0 .002µ
R3 N006 N004 100K
Rload OUT 0 2.4
XU1 N009 OUT 0 N001 IN N002 N003 N003 0 N006 N004 N010 N005 N011 IN N007 N008 0 0 NC_01 LTM4605
.tran 100m startup
.lib LTM4605.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4606.asc
C1 OUT N004 100p
R1 N004 0 19.1K
R2 N012 0 392K
C2 OUT 0 100µ
R3 IN N002 100K
R4 IN N003 100K
C3 N011 0 .001µ
V1 IN 0 16
XU1 IN 0 OUT 0 N005 MP_01 MP_02 0 N002 N004 N008 N010 N009 N007 N012 N006 N003 N011 N001 N008 LTM4606
C4 N005 0 10µ Rser=1
Rload OUT 0 .42
.tran 750u startup
.lib LTM4606.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4607.asc
XU1 N009 OUT 0 N001 IN N002 N003 N003 0 N006 N004 N010 N005 N011 IN N007 N008 0 0 NC_01 LTM4607
L1 N001 N002 4.7µ
C1 OUT 0 330µ
R1 N003 0 7m
R2 0 N009 4.12K
V1 IN 0 15
C2 N011 0 .002µ
R3 N006 N004 100K
Rload OUT 0 8
.tran 100m startup
.lib LTM4607.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4608.asc
V1 IN 0 3.6
C1 OUT 0 100µ
Rload OUT 0 .225
R2 N001 0 4.87K
XU1 OUT 0 NC_01 IN MP_02 NC_03 MP_04 MP_05 MP_06 NC_07 NC_08 NC_09 0 MP_10 MP_11 MP_12 MP_13 MP_14 MP_15 NC_16 NC_17 NC_18 MP_19 MP_20 MP_21 MP_22 MP_23 MP_24 N001 IN MP_25 NC_26 0 IN MP_27 MP_28 IN NC_29 LTM4608
.tran 200u startup
.lib LTM4608.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4608A.asc
V1 IN 0 3.6
C1 OUT 0 100µ
Rload OUT 0 .225
R2 N001 0 4.87K
XU1 OUT 0 NC_01 IN MP_02 NC_03 MP_04 MP_05 MP_06 NC_07 NC_08 NC_09 0 MP_10 MP_11 MP_12 MP_13 MP_14 MP_15 NC_16 NC_17 NC_18 MP_19 MP_20 MP_21 MP_22 MP_23 MP_24 N001 IN MP_25 NC_26 0 IN MP_27 MP_28 IN NC_29 LTM4608
.tran 200u startup
.lib LTM4608.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4609.asc
L1 N001 N002 5.6µ
C1 OUT 0 330µ
R1 N003 0 7.5m
R2 0 N009 2.74K
V1 IN 0 18
C2 N011 0 .002µ
R3 N006 N004 100K
Rload OUT 0 15
XU1 N009 OUT 0 N001 IN N002 N003 N003 0 N006 N004 N010 N005 N011 IN N007 N008 0 0 NC_01 LTM4609
.tran 100m startup
.lib LTM4609.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4611.asc
XU1 0 NC_01 OUT 0 OUT N001 N001 NC_02 0 N002 N005 N003 N004 IN IN 0 LTM4611
V1 IN 0 3.3
R1 N005 0 240K
C1 OUT 0 500µ
Rload OUT 0 67m
C2 N004 0 .001µ
.tran 1m startup
.lib LTM4611.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4612.asc
R1 0 N006 2Meg
C1 OUT 0 240µ
R2 N001 IN 100K
R3 N002 IN 100K
C2 N008 0 10µ
V1 IN 0 30
XU1 IN 0 OUT N008 N004 N004 NC_01 0 N007 N009 N006 N003 NC_02 NC_03 0 N005 N001 N002 LTM4612
C3 N007 0 .002µ
R4 N009 0 392K
R5 N003 0 5.23K
C4 OUT N003 22p
Rload OUT 0 2.4
.tran 1.2m startup
.lib LTM4612.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4613.asc
C1 OUT 0 47µ x4 Rser=4m
R3 N002 IN 51K
C2 N008 0 10µ x3 Rser=2m
V1 IN 0 30
C3 N007 0 .002µ
R4 N009 0 392K
R5 N003 0 5.23K
C4 OUT N003 22p
Rload OUT 0 1.5
XU1 IN 0 OUT N008 N004 N004 NC_01 0 N007 N009 N006 N003 NC_02 NC_03 0 N005 N001 N002 LTM4613
.tran 1.5m startup
.lib LTM4613.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4614.asc
V1 IN 0 3.6
R1 N001 0 10K
Rload1 OUT1 0 0.3
C1 OUT1 0 100µ
XU1 0 IN NC_01 NC_02 N001 NC_03 OUT1 IN MP_04 MP_05 0 IN OUT2 N002 NC_06 NC_07 NC_08 IN LTM4614
R2 N002 0 5.76K
Rload2 OUT2 0 0.375
C2 OUT2 0 100µ
.tran 1m startup
.lib LTM4614.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4615.asc
V1 IN 0 3.6
R1 N001 0 10K
Rload1 OUT1 0 0.3
C1 OUT1 0 100µ
R2 N002 0 5.76K
Rload2 OUT2 0 0.375
C2 OUT2 0 100µ
R3 N004 0 3.32K
Rload3 OUT3 0 1
C3 OUT3 0 10µ
C4 OUT1 0 10µ
XU1 0 IN NC_01 NC_02 N001 NC_03 OUT1 IN MP_04 MP_05 0 IN OUT2 N002 NC_06 NC_07 NC_08 IN OUT1 N003 OUT1 0 MP_09 OUT3 N004 NC_10 LTM4615
.tran 1.5m startup
.lib LTM4615.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4616.asc
V1 IN1 0 5
C1 OUT1 0 100µ
Rload1 OUT1 0 .4125
R2 N001 0 2.21K
XU1 OUT1 0 NC_01 IN1 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 0 IN2 0 MP_10 0 IN2 NC_11 NC_12 NC_13 NC_14 N002 NC_15 NC_16 IN2 IN2 NC_17 N001 IN1 NC_18 NC_19 0 IN1 0 NC_20 IN1 NC_21 OUT2 LTM4616
C3 OUT2 0 100µ
Rload2 OUT2 0 .3125
R1 N002 0 3.09K
V2 IN2 0 3.6
.tran 300u startup
.lib LTM4616.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4618.asc
XU1 0 NC_01 NC_02 NC_03 OUT MP_04 MP_05 N001 0 N001 N003 NC_06 N002 NC_07 IN 0 LTM4618
C1 N002 0 .001µ
R1 N003 0 28K
V1 IN 0 12
C2 OUT 0 47µ Rser=6m
Rload OUT 0 .4
.tran 1m startup
.lib LTM4618.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4619.asc
XU1 N004 OUT1 OUT2 N002 N001 NC_01 NC_02 NC_03 0 NC_04 NC_05 N003 MP_06 MP_07 N005 MP_08 NC_09 MP_10 MP_11 0 N001 MP_12 MP_13 IN MP_14 NC_15 MP_16 NC_17 NC_18 LTM4619
V1 IN 0 12
C1 N004 0 .0005µ
R1 N002 0 28K
C2 OUT1 N002 22p
C3 OUT1 0 100µ
R2 N003 0 19.1K
C4 OUT2 N003 22p
C5 OUT2 0 100µ
C6 N005 0 .0005µ
Rload1 OUT1 0 .625
Rload2 OUT2 0 .825
.tran 400u startup
.lib LTM4619.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4620.asc
C1 N003 0 4.7µ
R1 0 N002 100K
V1 IN 0 12
R2 IN N001 100K
R3 N001 0 20K
R4 N005 0 19.1K
C2 N007 0 .001µ
C3 OUT1 0 470µ Rser=0.05
C4 OUT1 0 100µ
Rload1 OUT1 0 .3125
R5 N006 0 60.4K
C5 N008 0 .001µ
C6 OUT2 0 470µ Rser=0.05
C7 OUT2 0 100µ
Rload2 OUT2 0 .15
XU1 N007 NC_01 N005 0 N006 NC_02 N008 OUT2 OUT1 OUT2 0 N004 N001 OUT1 N004 NC_03 NC_04 0 NC_05 MP_06 MP_07 MP_08 MP_09 NC_10 N003 IN MP_11 MP_12 MP_13 MP_14 NC_15 NC_16 0 0 N002 MP_17 MP_18 N001 LTM4620
.tran 750u startup
.lib LTM4620.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4620A.asc
C1 N002 0 4.7µ
V1 IN 0 12
R2 IN N001 10K
R5 N004 0 8.25K
C5 N006 0 .0033µ
C7 OUT 0 100µ x4 V=6.3 Irms=3 Rser=0.015 Lser=0 mfg="Panasonic" pn="EEFUD0J101R" type="Al electrolytic"
Rload OUT 0 .19
XU1 N006 N005 N004 0 N004 N005 N006 OUT OUT 0 0 NC_01 N001 OUT NC_02 N003 N003 0 NC_03 MP_04 MP_05 MP_06 MP_07 OUT N002 IN MP_08 MP_09 MP_10 MP_11 NC_12 NC_13 0 0 N002 MP_14 MP_15 N001 LTM4620A
D1 0 N001 1N750
R1 N002 N003 5K
C2 OUT N004 220p
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LTM4620A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4622.asc
XU1 NC_01 OUT2 IN NC_02 NC_03 IN 0 NC_04 N002 NC_05 NC_06 OUT1 MP_07 MP_08 MP_09 MP_10 MP_11 MP_12 NC_13 MP_14 IN MP_15 MP_16 MP_17 MP_18 NC_19 NC_20 N001 LTM4622
V1 IN 0 12
R1 N002 0 40.2K
R2 N001 0 90.9K
C1 OUT1 0 47µ Rser=5m
Rload1 OUT1 0 .4
C2 OUT2 0 47µ Rser=5m
Rload2 OUT2 0 .6
.tran .5m startup
.lib LTM4622.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4622A.asc
V1 IN 0 12
R1 N002 0 40.2K
R2 N001 0 90.9K
C1 OUT1 0 47µ Rser=5m
Rload1 OUT1 0 .4
C2 OUT2 0 47µ Rser=5m
Rload2 OUT2 0 .6
XU1 NC_01 OUT2 IN NC_02 NC_03 IN 0 NC_04 N002 NC_05 NC_06 OUT1 NC_07 IN IN NC_08 NC_09 N001 LTM4622A
.tran .5m startup
.lib LTM4622A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4623.asc
V1 IN 0 12
C1 N002 0 .005µ
R1 N003 0 40.2K
C2 OUT 0 47µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
Rload OUT 0 .5
XU1 NC_01 N001 N001 N003 N002 NC_02 IN NC_03 OUT 0 0 IN IN MP_04 MP_05 MP_06 NC_07 NC_08 NC_09 LTM4623
.tran 1.5m startup
.lib LTM4623.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4624.asc
XU1 NC_01 N001 N001 N002 N003 NC_02 IN NC_03 OUT 0 0 IN IN LTM4624
V1 IN 0 12
C1 N003 0 .005µ
R1 N002 0 40.2K
C2 OUT 0 47µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
Rload OUT 0 .375
.tran 2m startup
.lib LTM4624.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4625.asc
V1 IN 0 12
C1 N002 0 .005µ
R1 N003 0 40.2K
C2 OUT 0 47µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
Rload OUT 0 .3
XU1 NC_01 NC_02 N001 N003 N002 N004 IN NC_03 OUT 0 MP_04 MP_05 MP_06 MP_07 MP_08 MP_09 IN MP_10 IN MP_11 N001 0 NC_12 NC_13 LTM4625
.tran 1.5m startup
.lib LTM4625.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4626.asc
R2 IN N002 150K
R3 N002 0 100K
V1 IN 0 12
C1 N004 0 .001µ
C2 0 N001 2.2µ
C3 OUT 0 100µ
R4 OUT N003 100K
R5 0 N005 90.9K
R6 OUT 0 .1
XU1 NC_01 NC_02 0 N005 N004 N006 N002 N003 N006 0 NC_03 OUT OUT 0 0 MP_04 IN MP_05 MP_06 MP_07 N001 MP_08 NC_09 N001 LTM4626
.tran 1m startup
.lib LTM4626.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4627.asc
XU1 0 NC_01 OUT 0 OUT N003 N003 N001 0 N004 N007 N005 N006 N002 IN 0 NC_02 LTM4627
V1 IN 0 12
R1 IN N002 10K
R2 N004 0 100K
C1 N006 0 .001µ
C2 N005 0 150p
R3 N007 0 60.4K
C3 OUT 0 600µ Rser=5m
Rload OUT 0 80m
.tran 750u startup
.lib LTM4627.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4628.asc
XU1 N007 NC_01 N005 0 N006 NC_02 N008 OUT2 OUT1 OUT2 0 N004 N001 OUT1 N004 NC_03 NC_04 MP_05 NC_06 MP_07 MP_08 MP_09 MP_10 NC_11 N003 IN MP_12 MP_13 MP_14 MP_15 NC_16 NC_17 0 0 N002 MP_18 MP_19 N001 LTM4628
C1 N003 0 4.7µ
R1 N002 0 100K
V1 IN 0 12
R2 IN N001 100K
R3 N001 0 20K
R4 N005 0 19.1K
C2 N007 0 .001µ
C3 OUT1 0 470µ V=6.3 Irms=1.816 Rser=0.05 Lser=0 mfg="KEMET" pn="T495X477K006AS4823" type="Tantalum"
C4 OUT1 0 100µ V=6.3 Irms=3 Rser=0.015 Lser=0 mfg="Panasonic" pn="EEFUD0J101R" type="Al electrolytic"
Rload1 OUT1 0 .3125
R5 N006 0 13.3K
C5 N008 0 .001µ
C6 OUT2 0 470µ V=6.3 Irms=1.816 Rser=0.05 Lser=0 mfg="KEMET" pn="T495X477K006AS4823" type="Tantalum"
C7 OUT2 0 100µ V=6.3 Irms=3 Rser=0.015 Lser=0 mfg="Panasonic" pn="EEFUD0J101R" type="Al electrolytic"
Rload2 OUT2 0 .4125
.tran 750u startup
.lib LTM4628.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4630-1.asc
C1 N002 0 4.7µ
R1 0 N001 121K
V1 IN 0 12
R5 N007 0 60.4K
C5 N009 0 .001µ
Rload OUT 0 .033
XU1 N009 N008 N007 0 N007 N008 N009 OUT N005 OUT 0 N005 N004 OUT N006 NC_01 NC_02 0 NC_03 MP_04 MP_05 MP_06 MP_07 NC_08 N002 IN MP_09 MP_10 MP_11 MP_12 NC_13 NC_14 0 0 N001 MP_15 MP_16 N003 LTM4630-1
C2 N008 0 2200p Rser=3.75K
C3 OUT N007 33p
C4 OUT 0 220µ x5 Rser=15m
.tran .5m startup
.lib LTM4630-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4630.asc
C1 N003 0 4.7µ
R1 0 N002 121K
V1 IN 0 12
R2 IN N001 10K
C3 OUT 0 470µ V=6.3 Irms=1.816 Rser=0.05 Lser=0 mfg="KEMET" pn="T495X477K006AS4823" type="Tantalum"
C4 OUT 0 100µ V=6.3 Irms=3 Rser=0.015 Lser=0 mfg="Panasonic" pn="EEFUD0J101R" type="Al electrolytic"
R5 N006 0 60.4K
C5 N008 0 .001µ
C6 OUT 0 470µ V=6.3 Irms=1.816 Rser=0.05 Lser=0 mfg="KEMET" pn="T495X477K006AS4823" type="Tantalum"
C7 OUT 0 100µ V=6.3 Irms=3 Rser=0.015 Lser=0 mfg="Panasonic" pn="EEFUD0J101R" type="Al electrolytic"
Rload OUT 0 .033
XU1 N008 N007 N006 0 N006 N007 N008 OUT N004 OUT 0 N004 N001 OUT N005 NC_01 NC_02 0 NC_03 MP_04 MP_05 MP_06 MP_07 NC_08 N003 IN MP_09 MP_10 MP_11 MP_12 NC_13 NC_14 0 0 N002 MP_15 MP_16 N001 LTM4630
D1 0 N001 1N750
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran .5m startup
.lib LTM4630.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4630A.asc
C1 N003 0 4.7µ
R1 0 N002 75K
V1 IN 0 12
R2 IN N001 10K
C3 OUT 0 470µ V=6.3 Irms=1.816 Rser=0.05 Lser=0 mfg="KEMET" pn="T495X477K006AS4823" type="Tantalum"
C4 OUT 0 100µ V=6.3 Irms=3 Rser=0.015 Lser=0 mfg="Panasonic" pn="EEFUD0J101R" type="Al electrolytic"
R5 N006 0 60.4K
C5 N008 0 .002µ
C6 OUT 0 470µ V=6.3 Irms=1.816 Rser=0.05 Lser=0 mfg="KEMET" pn="T495X477K006AS4823" type="Tantalum"
C7 OUT 0 100µ V=6.3 Irms=3 Rser=0.015 Lser=0 mfg="Panasonic" pn="EEFUD0J101R" type="Al electrolytic"
Rload OUT 0 .033
D1 0 N001 1N750
XU1 N008 N007 N006 0 N006 N007 N008 OUT N004 OUT 0 N004 N001 OUT N005 NC_01 NC_02 0 NC_03 MP_04 MP_05 MP_06 MP_07 NC_08 N003 IN MP_09 MP_10 MP_11 MP_12 NC_13 NC_14 0 0 N002 MP_15 MP_16 N001 LTM4630A
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran .65m startup
.lib LTM4630A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4631.asc
C1 N003 0 4.7µ
R1 0 N002 121K
V1 IN 0 12
R2 IN N001 10K
C3 OUT 0 470µ V=6.3 Irms=1.816 Rser=0.05 Lser=0 mfg="KEMET" pn="T495X477K006AS4823" type="Tantalum"
C4 OUT 0 100µ V=6.3 Irms=3 Rser=0.015 Lser=0 mfg="Panasonic" pn="EEFUD0J101R" type="Al electrolytic"
R5 N006 0 60.4K
C5 N008 0 .001µ
C6 OUT 0 470µ V=6.3 Irms=1.816 Rser=0.05 Lser=0 mfg="KEMET" pn="T495X477K006AS4823" type="Tantalum"
C7 OUT 0 100µ V=6.3 Irms=3 Rser=0.015 Lser=0 mfg="Panasonic" pn="EEFUD0J101R" type="Al electrolytic"
Rload OUT 0 .06
D1 0 N001 1N750
XU1 N008 N007 N006 0 N006 N007 N008 OUT N004 OUT 0 N004 N001 OUT N005 NC_01 NC_02 0 NC_03 MP_04 MP_05 MP_06 MP_07 NC_08 N003 IN MP_09 MP_10 MP_11 MP_12 NC_13 NC_14 0 0 N002 MP_15 MP_16 N001 LTM4631
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran .5m startup
.lib LTM4631.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4632.asc
V1 IN 0 12
R2 N003 0 52.3K
C1 N001 0 22µ Rser=5m
Rload1 N001 0 .433
C2 N002 0 22µ Rser=5m
Rload2 N002 0 .217
XU1 NC_01 N002 IN 0 MP_02 IN 0 NC_03 MP_04 N001 NC_05 N001 MP_06 MP_07 MP_08 MP_09 MP_10 N004 NC_11 MP_12 IN MP_13 MP_14 MP_15 MP_16 NC_17 NC_18 N003 LTM4632
.tran 1m startup
.lib LTM4632.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4633.asc
XU1 NC_01 NC_02 OUT1 IN IN OUT3 0 NC_03 N003 NC_04 0 N004 NC_05 N005 NC_06 NC_07 NC_08 NC_09 MP_10 NC_11 MP_12 N001 NC_13 IN IN OUT2 NC_14 MP_15 MP_16 MP_17 NC_18 MP_19 MP_20 N002 N002 N002 NC_21 N001 MP_22 NC_23 LTM4633
V1 IN 0 12
C1 0 N001 4.7µ
R1 IN N002 13.3K
R2 N003 0 242K
C2 OUT1 0 670µ Rser=2m
R3 N004 0 69.8K
C3 OUT2 0 670µ Rser=2m
R4 N005 0 19.1K
C4 OUT3 0 220µ Rser=2m
Rload1 OUT1 0 .1
Rload2 OUT2 0 .15
Rload3 OUT3 0 .33
.tran 350u startup
.lib LTM4633.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4634.asc
V1 IN 0 24
C1 0 N001 4.7µ
R1 IN N002 50K
R2 N003 0 19.1K
C2 OUT1 0 100µ x2 Rser=5m
R3 N004 0 11.5K
R4 N008 0 4.32K
C4 OUT3 0 22µ x3 Rser=10m
Rload1 OUT1 0 .66
Rload2 OUT2 0 1
Rload3 OUT3 0 3
XU1 N006 N007 OUT1 IN IN OUT3 0 NC_01 N003 NC_02 0 N004 NC_03 N008 NC_04 NC_05 NC_06 NC_07 MP_08 NC_09 MP_10 N001 OUT2 IN IN OUT2 NC_11 MP_12 MP_13 MP_14 NC_15 MP_16 MP_17 N002 N002 N002 0 N001 MP_18 N005 LTM4634
C5 OUT1 N003 47p
C6 N005 0 .002µ
C7 OUT3 N008 47p
C8 N007 0 .002µ
C9 N006 0 .002µ
C3 OUT2 0 100µ x2 Rser=5m
C10 OUT2 N004 47p
.tran 1.5m startup
.lib LTM4634.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4636-1.asc
V1 IN 0 12
C1 N009 0 100p
C2 OUT 0 470µ x3 Rser=5m
C3 OUT 0 100µ x4 Rser=1m
R3 OUT 0 25m
R4 N005 N008 15K
C4 N008 0 .1µ
XU2 MP_01 N006 0 N010 N009 N001 MP_02 N006 N008 0 OUT N007 N007 NC_03 N005 IN NC_04 NC_05 OUT MP_06 0 MP_07 N002 N003 N001 NC_08 MP_09 MP_10 MP_11 NC_12 N004 0 NC_13 N001 IN LTM4636-1
R5 N001 N002 86.6K
M1 OUT N003 0 0 BSC016N03MS
C5 N003 0 .01µ Rpar=100K
R2 N010 0 7.5K
R1 N004 0 34.8K
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.2m startup
* 1V @40A
.lib LTM4636-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4636.asc
XU1 IN N004 0 N008 N007 N001 N001 N004 N006 0 OUT N005 N005 NC_01 N003 IN NC_02 NC_03 OUT NC_04 0 0 N002 NC_05 LTM4636
V1 IN 0 12
C1 N007 0 100p
C2 OUT 0 470µ x3 Rser=5m
C3 OUT 0 100µ x4 Rser=1m
R3 OUT 0 25m
R4 N003 N006 15K
C4 N006 0 .1µ
R2 N008 0 7.5K
R1 N002 0 34.8K
.tran 1.2m startup
.lib LTM4636.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4637.asc
V1 IN 0 12
R1 IN N002 10K
C1 N004 0 .001µ
R3 N005 0 60.4K
C3 OUT 0 470µ x2 V=6.3 Irms=6.7 Rser=0.006 Lser=0 mfg="KEMET" pn="T530X477M006ASE006" type="Tantalum"
Rload OUT 0 60m
C2 OUT N005 330p
XU1 0 NC_01 OUT 0 OUT N003 N003 N001 0 0 N005 NC_02 N004 N002 IN 0 NC_03 LTM4637
C4 OUT 0 100µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C575OX5ROJI07M" type="X5R"
C5 0 N001 2.2µ
.tran 1m startup
.lib LTM4637.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4638.asc
R2 IN N002 150K
R3 N002 0 100K
V1 IN 0 12
C1 N004 0 .001µ
C2 0 N001 2.2µ
C3 OUT 0 100µ
R4 OUT N003 100K
R5 0 N005 90.9K
R6 OUT 0 .1
XU1 NC_01 NC_02 0 N005 N004 N006 N002 N003 N006 0 NC_03 OUT OUT 0 0 MP_04 IN MP_05 MP_06 MP_07 N001 MP_08 NC_09 N001 LTM4638
.tran 1m startup
.lib LTM4638.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4639.asc
XU1 0 NC_01 OUT 0 OUT N004 N004 N002 0 N005 N007 N009 N006 N003 IN 0 NC_02 N009 N001 N008 0 LTM4639
C1 N006 0 .002µ
R1 N005 0 100K
V1 IN 0 3.3
R2 IN N003 5K
V2 N001 0 5
C2 0 N002 2.2µ
R3 N007 0 40.2K
C3 N007 0 22p
C4 N009 0 180p
C5 OUT N007 180p
C6 OUT 0 100µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C575OX5ROJI07M" type="X5R"
C7 OUT 0 680µ x2 V=2.5 Irms=6.5 Rser=0.006 Lser=0 mfg="KEMET" pn="T530D687M2R5ASE006" type="Tantalum"
Rload OUT 0 75m
.tran 1.2m startup
.lib LTM4639.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4641.asc
XU1 0 N006 0 0 N004 0 N008 N009 0 NC_01 OUT NC_02 NC_03 NC_04 NC_05 NC_06 N005 N007 N003 N011 N010 IN N004 0 N004 N001 MP_07 N012 N002 N002 LTM4641
V1 IN 0 12
M§Q1 IN N002 N001 N001 FDMC8462
C1 OUT 0 100µ x3 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C575OX5ROJI07M" type="X5R"
R1 OUT N005 5.49K
R2 0 N007 5.49K
M§Q2 OUT N008 0 0 FDC637AN
R3 N009 0 5.6Meg
C2 N012 0 2n
R4 IN N010 750K
Rload OUT 0 .125
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTM4641.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4642.asc
C1 N002 0 4.7µ
V1 IN 0 12
R5 N006 0 60.4K
C5 N008 0 .001µ
Rload2 OUT2 0 0.5
C3 OUT2 0 220µ Rser=3m
R2 IN N004 133K
R3 IN N003 133K
R1 N002 N001 2.2
R6 N009 0 61.9K
Rload1 OUT1 0 0.5
C2 OUT1 0 220µ Rser=3m
C4 N007 0 .001µ
R4 N005 0 90.9K
XU1 IN 0 NC_01 OUT1 N001 OUT1 N005 0 NC_02 IN NC_03 OUT2 N006 0 NC_04 NC_05 N001 N002 N004 N008 NC_06 N009 NC_07 N001 NC_08 N003 N007 NC_09 IN LTM4642
C6 N005 OUT1 470p
C7 OUT2 N006 470p
.tran 1m startup
.lib LTM4642.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4643.asc
V1 IN 0 12
R1 IN N002 150K
R2 N002 0 100K
C1 OUT1 0 47µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
Rload1 OUT1 0 0.75
R3 N001 0 40.2K
C2 N003 0 0.001µ
Rload2 OUT2 0 0.6
R4 N004 0 60.4K
C4 N005 0 0.001µ
Rload3 OUT3 0 0.5
R5 N006 0 90.9K
C6 N007 0 0.001µ
Rload4 OUT4 0 0.45
R6 N008 0 121K
C8 N009 0 0.001µ
C3 OUT2 0 47µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
C5 OUT3 0 47µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
C7 OUT4 0 47µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
XU1 NC_01 IN 0 N001 N003 NC_02 N002 NC_03 OUT1 0 NC_04 0 IN IN IN IN IN NC_05 N002 N004 NC_06 N005 NC_07 NC_08 OUT2 N002 0 N006 N007 NC_09 NC_10 OUT3 0 IN IN NC_11 N002 N008 N009 NC_12 NC_13 OUT4 0 NC_14 LTM4643
.tran 350u startup
* 1.5V/3A
* 1.2V/3A
* 1V/3A
* 0.9V/3A
.lib LTM4643.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4644-1.asc
V1 IN 0 12
R1 IN N002 150K
R2 N002 0 100K
C1 OUT1 0 47µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
Rload1 OUT1 0 .825
C2 N003 0 .001µ
Rload2 OUT2 0 .625
R4 N004 0 19.1K
C4 N005 0 .001µ
Rload3 OUT3 0 .375
C6 N007 0 .001µ
Rload4 OUT4 0 .3
C8 N009 0 .001µ
C3 OUT2 0 47µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
C5 OUT3 0 47µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
C7 OUT4 0 47µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
XU1 NC_01 IN 0 N001 N003 NC_02 N002 NC_03 OUT1 0 NC_04 0 IN IN IN IN IN NC_05 N002 N004 NC_06 N005 NC_07 NC_08 OUT2 N002 0 N006 N007 NC_09 NC_10 OUT3 0 IN IN NC_11 N002 N008 N009 NC_12 NC_13 OUT4 0 NC_14 LTM4644-1
R7 OUT2 N004 60.4K
R8 N006 0 40.2K
R9 OUT3 N006 60.4K
R10 N008 0 60.4K
R11 OUT4 N008 60.4K
R12 N001 0 13.3K
R13 OUT1 N001 60.4K
.tran .3m startup
.lib LTM4644-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4644.asc
XU1 NC_01 IN 0 N001 N003 NC_02 N002 NC_03 OUT1 0 NC_04 0 IN IN IN IN IN NC_05 N002 N004 NC_06 N005 NC_07 NC_08 OUT2 N002 0 N006 N007 NC_09 NC_10 OUT3 0 IN IN NC_11 N002 N008 N009 NC_12 NC_13 OUT4 0 NC_14 LTM4644
V1 IN 0 12
R1 IN N002 150K
R2 N002 0 100K
C1 OUT1 0 47µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
Rload1 OUT1 0 .825
R3 N001 0 13.3K
C2 N003 0 .001µ
Rload2 OUT2 0 .625
R4 N004 0 19.1K
C4 N005 0 .001µ
Rload3 OUT3 0 .375
R5 N006 0 40.2K
C6 N007 0 .001µ
Rload4 OUT4 0 .3
R6 N008 0 60.4K
C8 N009 0 .001µ
C3 OUT2 0 47µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
C5 OUT3 0 47µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
C7 OUT4 0 47µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
.tran .5m startup
.lib LTM4644.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4645.asc
V1 IN 0 12
R1 N002 0 43.2K
C1 N005 0 1n
C2 OUT 0 100µ Rser=3m x10
R2 OUT 0 40m
C3 OUT N004 47p
R3 N004 0 90.6K
C4 N001 0 4.7µ
XU1 IN IN 0 OUT N005 IN OUT N004 NC_01 0 N003 N003 MP_02 NC_03 NC_04 NC_05 N001 MP_06 MP_07 MP_08 0 MP_09 MP_10 MP_11 MP_12 MP_13 MP_14 MP_15 MP_16 NC_17 N002 NC_18 NC_19 N001 LTM4645
.tran 1m startup
.lib LTM4645.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4646.asc
R1 N008 0 115K
C1 0 N007 1n
C2 N006 0 1n
R2 N002 0 90K
R3 0 N003 20K
C3 OUT1 0 330µ x4
C4 OUT2 0 330µ x4
C5 OUT1 0 100µ x2
R4 OUT1 0 .1
C6 OUT2 0 100µ x2
R5 OUT2 0 .12
V1 IN 0 12
XU1 N007 N005 N003 NC_01 NC_02 NC_03 0 N008 Vcc N004 N006 N002 0 MP_04 OUT1 MP_05 NC_06 NC_07 MP_08 MP_09 NC_10 MP_11 N001 IN MP_12 Vcc NC_13 MP_14 MP_15 NC_16 MP_17 MP_18 NC_19 NC_20 MP_21 OUT2 MP_22 0 MP_23 N004 N005 IN IN OUT1 OUT2 LTM4646
C7 0 N001 10µ
.tran .8m startup
.lib LTM4646.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4647.asc
XU1 IN IN 0 OUT N005 IN OUT N004 NC_01 0 N003 N003 MP_02 NC_03 NC_04 NC_05 N001 MP_06 MP_07 MP_08 0 MP_09 MP_10 MP_11 MP_12 MP_13 MP_14 MP_15 MP_16 NC_17 N002 NC_18 NC_19 N001 LTM4647
V1 IN 0 12
R1 N002 0 43.2K
C1 N005 0 1n
C2 OUT 0 100µ Rser=3m x10
R2 OUT 0 33m
C3 OUT N004 47p
R3 N004 0 90.6K
C4 N001 0 4.7µ
.tran 1m startup
.lib LTM4647.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4648.asc
V1 IN 0 4
C1 N002 0 .001µ
R1 N003 0 6.65K
C2 OUT 0 100µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C575OX5ROJI07M" type="X5R"
Rload OUT 0 .15
XU1 N002 NC_01 N003 MP_02 MP_03 MP_04 MP_05 MP_06 N001 OUT 0 N001 MP_07 OUT MP_08 NC_09 MP_10 0 MP_11 0 MP_12 MP_13 MP_14 MP_15 NC_16 IN MP_17 MP_18 MP_19 MP_20 NC_21 NC_22 NC_23 NC_24 NC_25 MP_26 MP_27 NC_28 LTM4648
.tran 1m startup
.lib LTM4648.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4649.asc
XU1 N002 NC_01 N003 MP_02 MP_03 MP_04 MP_05 MP_06 N001 OUT 0 N001 MP_07 OUT MP_08 NC_09 MP_10 0 MP_11 0 MP_12 MP_13 MP_14 MP_15 NC_16 IN MP_17 MP_18 MP_19 MP_20 NC_21 NC_22 NC_23 NC_24 NC_25 MP_26 MP_27 NC_28 LTM4649
V1 IN 0 12
C1 N002 0 .001µ
R1 N003 0 6.65K
C2 OUT 0 100µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C575OX5ROJI07M" type="X5R"
Rload OUT 0 .15
.tran 1m startup
.lib LTM4649.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4650-1.asc
C1 N003 0 4.7µ
R1 0 N002 121K
V1 IN 0 12
R5 N005 0 90.9K
C5 N007 0 0.001µ
Rload OUT 0 0.025
XU1 N007 N006 N005 0 N005 N006 N007 OUT NC_01 OUT 0 N004 N001 OUT N004 NC_02 NC_03 0 NC_04 MP_05 MP_06 MP_07 MP_08 NC_09 N003 IN MP_10 MP_11 MP_12 MP_13 NC_14 NC_15 0 0 N002 MP_16 MP_17 N001 LTM4650-1
C3 N006 0 10n Rser=3.24K
C6 N005 N004 68p
C4 OUT 0 220µ X6 Rser=6m
.tran .5m startup
.lib LTM4650-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4650.asc
C1 N003 0 4.7µ
R1 0 N002 121K
V1 IN 0 12
R2 IN N001 10K
C4 OUT 0 220µ X3 V=6.3 Irms=3.2 Rser=0.012 Lser=0 mfg="KEMET" pn="T520V227M006ASE012" type="Tantalum"
R5 N006 0 60.4K
C5 N008 0 .001µ
Rload OUT 0 .024
D1 0 N001 1N750
XU1 N008 N007 N006 0 N006 N007 N008 OUT N004 OUT 0 N004 N001 OUT N005 NC_01 NC_02 0 NC_03 MP_04 MP_05 MP_06 MP_07 NC_08 N003 IN MP_09 MP_10 MP_11 MP_12 NC_13 NC_14 0 0 N002 MP_15 MP_16 N001 LTM4650
C2 OUT 0 220µ x3 V=6.3 Irms=3.2 Rser=0.012 Lser=0 mfg="KEMET" pn="T520V227M006ASE012" type="Tantalum"
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran .5m startup
.lib LTM4650.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4650A-1.asc
C1 N001 0 4.7µ
V1 IN 0 12
R2 IN N002 10K
C4 OUT 0 220µ x3 V=6.3 Irms=3.2 Rser=0.012 Lser=0 mfg="KEMET" pn="T520V227M006ASE012" type="Tantalum"
R5 N005 0 13.3K
C5 N007 0 .001µ
Rload OUT 0 .066
D1 0 N002 1N750
C2 OUT 0 220µ x3 V=6.3 Irms=3.2 Rser=0.012 Lser=0 mfg="KEMET" pn="T520V227M006ASE012" type="Tantalum"
XU1 N007 N006 N005 0 N005 N006 N007 OUT N003 OUT 0 N003 N002 OUT N004 NC_01 NC_02 0 NC_03 MP_04 MP_05 MP_06 MP_07 NC_08 N001 IN MP_09 MP_10 MP_11 MP_12 NC_13 NC_14 0 0 N001 MP_15 MP_16 N002 LTM4650A-1
C3 N006 0 1n Rser=10K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran .4m startup
.lib LTM4650A-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4650A.asc
C1 N001 0 4.7µ
V1 IN 0 12
R2 IN N002 10K
C4 OUT 0 220µ x3 V=6.3 Irms=3.2 Rser=0.012 Lser=0 mfg="KEMET" pn="T520V227M006ASE012" type="Tantalum"
R5 N005 0 13.3K
C5 N007 0 .001µ
Rload OUT 0 .066
D1 0 N002 1N750
C2 OUT 0 220µ x3 V=6.3 Irms=3.2 Rser=0.012 Lser=0 mfg="KEMET" pn="T520V227M006ASE012" type="Tantalum"
XU1 N007 N006 N005 0 N005 N006 N007 OUT N003 OUT 0 N003 N002 OUT N004 NC_01 NC_02 0 NC_03 MP_04 MP_05 MP_06 MP_07 NC_08 N001 IN MP_09 MP_10 MP_11 MP_12 NC_13 NC_14 0 0 N001 MP_15 MP_16 N002 LTM4650A
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran .4m startup
.lib LTM4650A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4651.asc
XU1 OUT 0 IN N004 IN 0 NC_01 NC_02 NC_03 OUT N001 N002 0 N005 N004 NC_04 N001 IN NC_05 NC_06 N003 LTM4651
V1 IN 0 24
R1 N005 OUT 481K
R2 N002 OUT 90.9K
C2 N003 OUT 4.7µ
Rload OUT 0 12
C3 OUT 0 22µ Rser=1m
.tran .6m startup
.lib LTM4651.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4653.asc
XU1 0 OUT N002 N001 N002 0 0 N004 N006 N007 N005 N010 OUT N009 N011 N008 N005 0 N003 N009 N007 0 0 N001 0 LTM4653
C1 OUT 0 20µ
C2 N002 0 4.7µ
V1 N001 0 43
R1 N010 0 124K
R2 N009 0 481K
R4 OUT 0 24
C3 N011 0 10n Rser=499
.tran 5m startup
.softstart .1 ; shortens internal softstart time
.lib LTM4653.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4655.asc
V1 IN 0 24
C1 OUT1 0 47µ
R2 OUT1 0 2
C3 N007 0 4.7n Rser=1K Cpar=220p
C4 N012 OUT2 4.7n Rser=1K Cpar=220p
R1 N008 OUT2 100K
R3 0 N004 100K
C2 0 OUT2 47µ
R4 0 OUT2 2
R5 N001 N006 200K
XU2 0 IN IN IN IN 0 N003 NC_01 NC_02 N005 N002 NC_03 OUT1 N004 N007 0 N002 IN NC_04 N004 NC_05 OUT1 0 N005 N001 N006 IN N011 MP_06 IN N010 OUT2 NC_07 0 NC_08 0 NC_09 N008 N012 N009 N010 NC_10 IN IN IN N008 NC_11 0 OUT2 N009 N003 N011 N011 IN LTM4655
.tran 1m startup
.lib LTM4655.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4656.asc
C1 N002 0 20µ Rser=15m
C2 N002 0 100µ Rser=30m
D1 0 N002 RBR2M40C
R1 N003 N004 100k
R2 N001 0 20k
R3 N006 N003 4.99k
R4 N008 0 1
V1 IN 0 12 Rser=25m
R5 N005 0 11.5k
R6 0 N007 87.6k
C3 0 N009 0.01µ
C4 OUT 0 20µ Rser=15m
C5 OUT 0 100µ Rser=30m
D2 0 OUT dLoad
I1 OUT 0 PULSE(1.0 100 15m 1m 0 10m)
XU1 IN N001 NC_01 NC_02 NC_03 N002 N003 N002 N004 N003 N007 N009 NC_04 OUT N005 N006 N008 0 LTM4656
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 30m startup
.model dLoad D(Ron=10m Roff=10G Vfwd=10m Epsilon=5m)
.lib LTM4656.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4657.asc
V1 IN 0 12
C7 0 INTVcc 2.2µF
I1 OUT 0 PULSE(0 5 0.65m 10n 10n 0.15m)
R1 N001 IN 150k
C1 N003 0 0.002µ
R2 N004 INTVcc 2.87Meg
C2 N006 0 470p
C3 OUT 0 300µ
C4 OUT N005 100p
R3 0 N005 6.65k
R4 INTVcc N002 100k
XU1 IN N001 N003 NC_01 NC_02 NC_03 N004 N002 INTVcc NC_04 OUT OUT N005 0 N006 N006 0 LTM4657
.tran 1m startup
.lib LTM4657.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4660.asc
V1 IN 0 48
C1 N003 N006 10µ x12
C2 N005 0 10µ x12
C3 OUT 0 150µ
R1 0 N008 4.32K
C4 N007 0 10n
R2 N004 0 61.9K
R3 N002 0 100K
Rload OUT 0 .5
C5 N001 0 .1µ
XU1 NC_01 NC_02 NC_03 NC_04 NC_05 N001 N007 NC_06 N002 N009 N004 OUT N008 N009 MP_07 NC_08 MP_09 MP_10 NC_11 N006 MP_12 MP_13 MP_14 MP_15 N005 N005 IN IN N003 MP_16 MP_17 MP_18 0 LTM4660
.tran 0 1.182 1.1805 startup
.lib LTM4660.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4661.asc
XU1 MP_01 MP_02 MP_03 MP_04 IN IN N003 N004 N002 N001 IN 0 OUT LTM4661
R1 N001 0 31.6K
V1 IN 0 3.3
C2 OUT 0 22µ x2
R2 OUT 0 2.5
.tran 2m startup
.lib LTM4661.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4662.asc
XU1 N006 N004 N002 NC_01 NC_02 NC_03 0 N007 Vcc N003 N005 N001 0 MP_04 OUT1 MP_05 NC_06 NC_07 MP_08 MP_09 NC_10 MP_11 NC_12 IN MP_13 Vcc NC_14 MP_15 MP_16 NC_17 MP_18 MP_19 NC_20 NC_21 MP_22 OUT2 MP_23 0 MP_24 N003 N004 IN IN OUT1 OUT2 LTM4662
R1 N007 0 115K
C1 0 N006 1n
C2 N005 0 1n
R2 N001 0 90K
R3 0 N002 20K
C3 OUT1 0 330µ x4
C4 OUT2 0 330µ x4
C5 OUT1 0 100µ x2
R4 OUT1 0 66.6m
C6 OUT2 0 100µ x2
R5 OUT2 0 80m
V1 IN 0 12
.tran .8m startup
.lib LTM4662.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4664.asc
XU1 OUT0 0 NC_01 NC_02 N013 N011 NC_03 NC_04 N001 N001 NC_05 N016 N015 N008 N017 NC_06 N014 N014 N023 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 N022 NC_13 N021 N010 N012 0 OUT1 NC_14 NC_15 NC_16 N019 OUT1 NC_17 N018 NC_18 0 OUT0 N009 N020 NC_19 NC_20 N014 NC_21 N002 MP_22 N024 NC_23 N023 N004 N007 N003 N002 MP_24 IN N006 N001 N005 N007 N007 N007 NC_25 LTM4664 VIN_ON=5.5 VIN_OFF=5 Vout_0=1 Vout_1=1 Ilim0_range=1 Ilim1_range=1 OC_limit0=1 OC_limit1=1 Mode_ll=2 Fault_response=0 Retry_delay=.1m gm0=3m gm1=3m Rth0=5K Rth1=5K Sync=0 Freq=500K PHs_0=0 PHs_1=180 Ton0_delay=.3m Ton0_rise=.5m Ton1_delay=.3m Ton1_rise=.5m Toff0_delay=.2m Toff0_fall=.3m Toff1_delay=.2m Toff1_fall=.3m Vout0_range=0 Vout1_range=0
V1 IN 0 48
R1 N002 IN 10m
C1 N002 0 2.2µ x4
C2 N004 N003 10µ x6
C3 0 N007 10µ x6
C4 0 N008 4.7µ
R2 N015 0 100K
C5 N017 0 .47µ
R3 N016 0 40.2K
R4 N018 0 100K
C6 N020 0 .1µ
R5 N019 0 75K
C7 N006 N005 10µ
C8 0 N001 10µ x3
C9 0 N009 4.7µ
R6 N022 0 8.87K
R7 N022 N007 130K
R8 N024 0 9.53K
R9 N001 N024 64.9K
R10 N021 N014 10K
C10 N010 0 100p
C11 N012 0 1n
C12 OUT1 0 330µ x5
R11 OUT1 0 40m
C13 0 N013 1n
C14 0 N011 100p
C15 OUT0 0 330µ x5
R12 OUT0 0 40m
.tran 121m startup
.lib LTM4664.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4668.asc
V1 IN 0 12
C1 OUT1 0 47µ
C2 OUT1 N002 150p
R1 N002 0 90.6K
C3 OUT2 0 47µ
R2 N004 0 60.4K
C4 OUT3 0 47µ
R3 N003 0 40.2K
C5 OUT4 0 47µ
R4 N005 0 30.1K
XU1 0 N001 MP_01 IN IN IN IN 0 MP_02 MP_03 OUT1 N002 OUT2 N004 OUT3 N003 OUT4 N005 NC_04 NC_05 NC_06 NC_07 IN LTM4668
C6 0 N001 4.7µ
C7 OUT2 N004 150p
C8 OUT4 N005 100p
C9 OUT3 N003 150p
Rload3 OUT3 0 1
Rload4 OUT4 0 1.4
Rload1 OUT1 0 .67
Rload2 OUT2 0 .8
.tran 1.2m startup
.lib LTM4668.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4671.asc
XU1 NC_01 OUT0 IN NC_02 NC_03 IN 0 NC_04 N008 N010 NC_05 OUT0 OUT2 N003 NC_06 NC_07 OUT2 IN NC_08 OUT1 IN IN OUT1 N001 N002 NC_09 N009 N007 MP_10 MP_11 N005 NC_12 N003 NC_13 NC_14 NC_15 NC_16 0 N006 NC_17 N004 NC_18 NC_19 NC_20 NC_21 0 OUT3 OUT3 N004 LTM4671
V1 IN 0 12
C1 OUT3 0 100µ X4 Rser=10m
R1 OUT3 0 .083
R2 0 N002 90.9K
C2 0 N006 1n
C3 OUT0 0 100µ X4 Rser=10m
R3 OUT0 0 .066
R4 N001 0 182K
C4 N005 0 1n
C5 OUT2 0 47µ
R5 OUT2 0 .66
R6 0 N008 13.3K
C6 N009 0 1n
C7 N010 0 1n
C8 OUT1 0 47µ
R7 OUT1 0 .36
R8 N007 0 30.1K
.tran .8m startup
.lib LTM4671.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4675.asc
V1 IN 0 12
C1 OUT1 0 330µ V=6.3 Irms=5 Rser=0.01 Lser=0 mfg="KEMET" pn="T530D337M006ASE010" type="Tantalum"
Rload1 OUT1 0 .2
C2 OUT1 0 100µ x3 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C575OX5ROJI07M" type="X5R"
R1 N005 0 6.34K
C3 OUT0 0 330µ V=6.3 Irms=5 Rser=0.01 Lser=0 mfg="KEMET" pn="T530D337M006ASE010" type="Tantalum"
Rload0 OUT0 0 .1
C4 OUT0 0 100µ x3 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C575OX5ROJI07M" type="X5R"
R2 N007 N001 10K
R3 N001 N003 10K
R4 N001 N002 10K
XU1 OUT0 0 MP_01 MP_02 N006 MP_03 MP_04 N007 IN MP_05 OUT0 MP_06 MP_07 N003 N002 N006 NC_08 NC_09 N005 NC_10 0 NC_11 N004 IN N001 N004 OUT1 MP_12 NC_13 OUT1 MP_14 MP_15 NC_16 0 IN NC_17 NC_18 NC_19 NC_20 MP_21 0 LTM4675 VIN_ON=5.5 VIN_OFF=5 Vout_0=.9 Vout_1=1.8 Ilim0_range=1 Ilim1_range=1 OC_limit0=1 OC_limit1=1 Mode_ll=2 Fault_response=0 Retry_delay=.1m Freq=500K PHs_0=0 PHs_1=180 Ton0_delay=.3m Ton0_rise=.5m Ton1_delay=.3m Ton1_rise=.5m Toff0_delay=.2m Toff0_fall=.3m Toff1_delay=.2m Toff1_fall=.3m Vout0_range=0 Vout1_range=0
.tran 1.2m startup
* Please read the following notes carefully, since the model presents different user interface\nthan the real part does.\n \n(1) All PMBus communication and memory address related functions and pins are not modeled. \n \n(2) Changes to all parameter values during the simulation running will not be in effect, unless the\nsimulation is stopped and restarted. This is different from the operation of the part, which will\n respond to the commanded changes while running. \n \n(3) Share_clk is not modeled. The default time reference of LTspice is used as the common time \nbase for all time related parameters.\n \n(4) The following parameters can be defined, by right-clicking the symbol of LTM4675. Different \nnomenclature from the datasheet is adopted here. If any value of these parameters are set beyond \nthe scope discribed in the datasheet, the resulting simulation outcomes are not meaningful.\n \n     VIN_ON & VIN_OFF -- in volts, set the unit start/stop input voltages;\n     Freq -- in Hz, sets switching frequency as one of values of 250K, 350K, \n                425K, 500K, 575K, 650K, 750K, 1000K. FREQ_CFG pin needs to float \n                (or short to VDD25), to make the value be in effect;\n     PHs_0 & PHs_1 -- in degree,  set phase angle related to SYNC signal. \n                Certain combinations are restricted as in datasheet. FREQ_CFG \n                pin needs to float (or short to VDD25), to make the value be in effect;\n     Ton0_delay & Ton0_rise; Ton1_delay & Ton1_rise -- in sec, set delay and soft-start timers for \n                channel0 and channel1. Initialization time is not modeled;\n     Toff0_delay & Toff0_fall; Toff1_delay & Toff1_fall -- in sec, set delay and soft-off timers for \n                channel0 and channel1;\n     Vout_0 & Vout_1 -- in volt, set output voltages respectively;\n     Vout0_range & Vout1_range -- set maximum output range, with value 0\n                                                      for 5.5V; value 1 for 2.75V\n     Ilim0_range & Ilim1_range -- set maximum sensed peak current range, with value 0\n                           for low 50mV, and 1 for high 75mV;\n     OC_limit0 & OC_limit1 -- set ratio of peak current limit to the maximum value defined\n                      by Ilimit_range. It must be one of values: 0.5, 0.572, 0.642, \n                      0.714, 0.786, 0.858, 0.928, 1;\n     Mode_II -- sets light load operation mode: 0 for discontinuous, 2 for forced continuous;\n     Fault_response -- sets the response mode of the unit to occuring faults:\n                                 0 for ignore, 1 for latch up, 2 for Hiccup after Retry_delay time;\n     Retry_delay -- in sec, sets the timer before the unit turns on after a fault;
.lib LTM4675.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4676.asc
V1 IN 0 16
C1 OUT1 0 330µ V=6.3 Irms=5 Rser=0.01 Lser=0 mfg="KEMET" pn="T530D337M006ASE010" type="Tantalum"
Rload1 OUT1 0 .138
C2 OUT1 0 100µ x3 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C575OX5ROJI07M" type="X5R"
R1 N009 0 6.34K
C3 OUT0 0 330µ V=6.3 Irms=5 Rser=0.01 Lser=0 mfg="KEMET" pn="T530D337M006ASE010" type="Tantalum"
Rload0 OUT0 0 .077
C4 OUT0 0 100µ x3 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C575OX5ROJI07M" type="X5R"
R2 N011 N001 10K
R3 N001 N003 10K
R4 N001 N002 10K
XU1 OUT0 0 N004 N006 N010 N005 N007 N011 IN NC_01 OUT0 N005 N007 N003 N002 N010 NC_02 NC_03 N009 NC_04 0 NC_05 N008 IN N001 N008 OUT1 NC_06 NC_07 OUT1 N004 N006 NC_08 0 IN NC_09 NC_10 NC_11 NC_12 MP_13 0 LTM4676 VIN_ON=5.5 VIN_OFF=5 Vout_0=1 Vout_1=1.8 Ilim0_range=1 Ilim1_range=1 OC_limit0=1 OC_limit1=1 Mode_ll=2 Fault_response=0 Retry_delay=.1m Freq=500K PHs_0=0 PHs_1=180 Ton0_delay=.3m Ton0_rise=.5m Ton1_delay=.3m Ton1_rise=.5m Toff0_delay=.2m Toff0_fall=.3m Toff1_delay=.2m Toff1_fall=.3m Vout0_range=0 Vout1_range=0
.tran 1.5m startup
* Please read the following notes carefully, since the model presents different user interface\nthan the real part does.\n \n(1) All PMBus communication and memory address related functions and pins are not modeled. \n \n(2) Changes to all parameter values during the simulation running will not be in effect, unless the\nsimulation is stopped and restarted. This is different from the operation of the part, which will\n respond to the commanded changes while running. \n \n(3) Share_clk is not modeled. The default time reference of LTspice is used as the common time \nbase for all time related parameters.\n \n(4) The following parameters can be defined, by right-clicking the symbol of LTM4676. Different \nnomenclature from the datasheet is adopted here. If any value of these parameters are set beyond \nthe scope discribed in the datasheet, the resulting simulation outcomes are not meaningful.\n \n     VIN_ON & VIN_OFF -- in volts, set the unit start/stop input voltages;\n     Freq -- in Hz, sets switching frequency as one of values of 250K, 350K, \n                425K, 500K, 575K, 650K, 750K, 1000K. FREQ_CFG pin needs to float \n                (or short to VDD25), to make the value be in effect;\n     PHs_0 & PHs_1 -- in degree,  set phase angle related to SYNC signal. \n                Certain combinations are restricted as in datasheet. FREQ_CFG \n                pin needs to float (or short to VDD25), to make the value be in effect;\n     Ton0_delay & Ton0_rise; Ton1_delay & Ton1_rise -- in sec, set delay and soft-start timers for \n                channel0 and channel1. Initialization time is not modeled;\n     Toff0_delay & Toff0_fall; Toff1_delay & Toff1_fall -- in sec, set delay and soft-off timers for \n                channel0 and channel1;\n     Vout_0 & Vout_1 -- in volt, set output voltages respectively;\n     Vout0_range & Vout1_range -- set maximum output range, with value 0\n                                                      for 4.096V (CH0) and 5.5V (CH1); value 1\n                                                      for 2.75V\n     Ilim0_range & Ilim1_range -- set maximum sensed peak current range, with value 0\n                           for low 50mV, and 1 for high 75mV;\n     OC_limit0 & OC_limit1 -- set ratio of peak current limit to the maximum value defined\n                      by Ilimit_range. It must be one of values: 0.5, 0.572, 0.642, \n                      0.714, 0.786, 0.858, 0.928, 1;\n     Mode_II -- sets light load operation mode: 0 for discontinuous, 1 for Burst,\n                      2 for forced continuous;\n     Fault_response -- sets the response mode of the unit to occuring faults:\n                                 0 for ignore, 1 for latch up, 2 for Hiccup after Retry_delay time;\n     Retry_delay -- in sec, sets the timer before the unit turns on after a fault;
.lib LTM4676.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4676A.asc
V1 IN 0 12
C1 OUT1 0 330µ V=6.3 Irms=5 Rser=0.01 Lser=0 mfg="KEMET" pn="T530D337M006ASE010" type="Tantalum"
Rload1 OUT1 0 .138
C2 OUT1 0 100µ x3 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C575OX5ROJI07M" type="X5R"
R1 N009 0 6.34K
C3 OUT0 0 330µ V=6.3 Irms=5 Rser=0.01 Lser=0 mfg="KEMET" pn="T530D337M006ASE010" type="Tantalum"
Rload0 OUT0 0 .077
C4 OUT0 0 100µ x3 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C575OX5ROJI07M" type="X5R"
R2 N011 N001 10K
R3 N001 N003 10K
R4 N001 N002 10K
XU1 OUT0 0 N004 N006 N010 N005 N007 N011 IN NC_01 OUT0 N005 N007 N003 N002 N010 NC_02 NC_03 N009 NC_04 0 NC_05 N008 IN N001 N008 OUT1 NC_06 NC_07 OUT1 N004 N006 NC_08 0 IN NC_09 NC_10 NC_11 NC_12 MP_13 0 LTM4676A VIN_ON=5.5 VIN_OFF=5 Vout_0=1 Vout_1=1.8 Ilim0_range=1 Ilim1_range=1 OC_limit0=1 OC_limit1=1 Mode_ll=2 Fault_response=0 Retry_delay=.1m Freq=500K PHs_0=0 PHs_1=180 Ton0_delay=.3m Ton0_rise=.5m Ton1_delay=.3m Ton1_rise=.5m Toff0_delay=.2m Toff0_fall=.3m Toff1_delay=.2m Toff1_fall=.3m Vout0_range=0 Vout1_range=0
.tran 1.3m startup
* Please read the following notes carefully, since the model presents different user interface\nthan the real part does.\n \n(1) All PMBus communication and memory address related functions and pins are not modeled. \n \n(2) Changes to all parameter values during the simulation running will not be in effect, unless the\nsimulation is stopped and restarted. This is different from the operation of the part, which will\n respond to the commanded changes while running. \n \n(3) Share_clk is not modeled. The default time reference of LTspice is used as the common time \nbase for all time related parameters.\n \n(4) The following parameters can be defined, by right-clicking the symbol of LTM4676A. Different \nnomenclature from the datasheet is adopted here. If any value of these parameters are set beyond \nthe scope discribed in the datasheet, the resulting simulation outcomes are not meaningful.\n \n     VIN_ON & VIN_OFF -- in volts, set the unit start/stop input voltages;\n     Freq -- in Hz, sets switching frequency as one of values of 250K, 350K, \n                425K, 500K, 575K, 650K, 750K, 1000K. FREQ_CFG pin needs to float \n                (or short to VDD25), to make the value be in effect;\n     PHs_0 & PHs_1 -- in degree,  set phase angle related to SYNC signal. \n                Certain combinations are restricted as in datasheet. FREQ_CFG \n                pin needs to float (or short to VDD25), to make the value be in effect;\n     Ton0_delay & Ton0_rise; Ton1_delay & Ton1_rise -- in sec, set delay and soft-start timers for \n                channel0 and channel1. Initialization time is not modeled;\n     Toff0_delay & Toff0_fall; Toff1_delay & Toff1_fall -- in sec, set delay and soft-off timers for \n                channel0 and channel1;\n     Vout_0 & Vout_1 -- in volt, set output voltages respectively;\n     Vout0_range & Vout1_range -- set maximum output range, with value 0\n                                                      for 5.5V; value 1 for 2.75V\n     Ilim0_range & Ilim1_range -- set maximum sensed peak current range, with value 0\n                           for low 50mV, and 1 for high 75mV;\n     OC_limit0 & OC_limit1 -- set ratio of peak current limit to the maximum value defined\n                      by Ilimit_range. It must be one of values: 0.5, 0.572, 0.642, \n                      0.714, 0.786, 0.858, 0.928, 1;\n     Mode_II -- sets light load operation mode: 0 for discontinuous, 2 for forced continuous;\n     Fault_response -- sets the response mode of the unit to occuring faults:\n                                 0 for ignore, 1 for latch up, 2 for Hiccup after Retry_delay time;\n     Retry_delay -- in sec, sets the timer before the unit turns on after a fault;
.lib LTM4676A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4677.asc
V1 IN 0 12
C1 OUT1 0 330µ V=6.3 Irms=5 Rser=0.01 Lser=0 mfg="KEMET" pn="T530D337M006ASE010" type="Tantalum"
Rload1 OUT1 0 .1
C2 OUT1 0 100µ x3 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C575OX5ROJI07M" type="X5R"
R1 N009 0 6.34K
C3 OUT0 0 330µ V=6.3 Irms=5 Rser=0.01 Lser=0 mfg="KEMET" pn="T530D337M006ASE010" type="Tantalum"
Rload0 OUT0 0 .055
C4 OUT0 0 100µ x3 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C575OX5ROJI07M" type="X5R"
R2 N011 N001 10K
R3 N001 N003 10K
R4 N001 N002 10K
XU1 OUT0 0 N004 N006 N010 N005 N007 N011 IN NC_01 OUT0 N005 N007 N003 N002 N010 NC_02 NC_03 N009 NC_04 0 NC_05 N008 IN N001 N008 OUT1 NC_06 NC_07 OUT1 N004 N006 NC_08 0 IN NC_09 NC_10 NC_11 NC_12 MP_13 0 LTM4677 VIN_ON=5.5 VIN_OFF=5 Vout_0=1 Vout_1=1 Ilim0_range=0 Ilim1_range=0 OC_limit0=1 OC_limit1=1 Mode_ll=2 Fault_response=0 Retry_delay=.1m Freq=500K PHs_0=0 PHs_1=180 Ton0_delay=.1m Ton0_rise=.6m Ton1_delay=.1m Ton1_rise=.6m Toff0_delay=.2m Toff0_fall=.3m Toff1_delay=.2m Toff1_fall=.3m Vout0_range=0 Vout1_range=0
.tran 1m startup
* Please read the following notes carefully, since the model presents different user interface\nthan the real part does.\n \n(1) All PMBus communication and memory address related functions and pins are not modeled. \n \n(2) Changes to all parameter values during the simulation running will not be in effect, unless the\nsimulation is stopped and restarted. This is different from the operation of the part, which will\n respond to the commanded changes while running. \n \n(3) Share_clk is not modeled. The default time reference of LTspice is used as the common time \nbase for all time related parameters.\n \n(4) The following parameters can be defined, by right-clicking the symbol of LTM4677. Different \nnomenclature from the datasheet is adopted here. If any value of these parameters are set beyond \nthe scope discribed in the datasheet, the resulting simulation outcomes are not meaningful.\n \n     VIN_ON & VIN_OFF -- in volts, set the unit start/stop input voltages;\n     Freq -- in Hz, sets switching frequency as one of values of 250K, 350K, \n                425K, 500K, 575K, 650K, 750K, 1000K. FREQ_CFG pin needs to float \n                (or short to VDD25), to make the value be in effect;\n     PHs_0 & PHs_1 -- in degree,  set phase angle related to SYNC signal. \n                Certain combinations are restricted as in datasheet. FREQ_CFG \n                pin needs to float (or short to VDD25), to make the value be in effect;\n     Ton0_delay & Ton0_rise; Ton1_delay & Ton1_rise -- in sec, set delay and soft-start timers for \n                channel0 and channel1. Initialization time is not modeled;\n     Toff0_delay & Toff0_fall; Toff1_delay & Toff1_fall -- in sec, set delay and soft-off timers for \n                channel0 and channel1;\n     Vout_0 & Vout_1 -- in volt, set output voltages respectively;\n     Vout0_range & Vout1_range -- set maximum output range, with value 0\n                                                      for 5.5V; value 1 for 2.75V\n     Ilim0_range & Ilim1_range -- set maximum sensed peak current range, with value 0\n                           for low 50mV, and 1 for high 75mV;\n     OC_limit0 & OC_limit1 -- set ratio of peak current limit to the maximum value defined\n                      by Ilimit_range. It must be one of values: 0.5, 0.572, 0.642, \n                      0.714, 0.786, 0.858, 0.928, 1;\n     Mode_II -- sets light load operation mode: 0 for discontinuous, 2 for forced continuous;\n     Fault_response -- sets the response mode of the unit to occuring faults:\n                                 0 for ignore, 1 for latch up, 2 for Hiccup after Retry_delay time;\n     Retry_delay -- in sec, sets the timer before the unit turns on after a fault;
.lib LTM4677.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4678.asc
V1 IN 0 12
C5 OUT1 0 330µ x2 Rser=5m
R2 OUT1 0 .055
C9 OUT0 0 330µ X2 Rser=5m
R12 OUT0 0 .083
C12 0 N001 220p
C13 0 N003 4700p
C14 0 N002 220p
C15 0 N004 2200p
R14 N007 N008 10K
R15 N005 N008 10K
R16 N006 N008 4.99K
C1 OUT1 0 100µ x3 Rser=5m
C2 OUT0 0 100µ X3 Rser=5m
XU1 OUT1 0 MP_01 MP_02 N004 N002 MP_03 MP_04 IN IN N006 MP_05 MP_06 MP_07 MP_08 MP_09 N007 N005 MP_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 MP_17 MP_18 N008 N001 N003 0 OUT0 NC_19 NC_20 MP_21 MP_22 OUT0 NC_23 IN 0 0 OUT1 MP_24 MP_25 NC_26 MP_27 MP_28 NC_29 0 LTM4678 VIN_ON=5.5 VIN_OFF=5 Vout_0=1 Vout_1=2 Ilim0_range=1 Ilim1_range=1 OC_limit0=1 OC_limit1=1 Mode_ll=1 Fault_response=0 Retry_delay=.1m gm0=3m gm1=3m Rth0=5K Rth1=5K Sync=0 Freq=500K PHs_0=0 PHs_1=180 Ton0_delay=.3m Ton0_rise=.5m Ton1_delay=.3m Ton1_rise=.5m Toff0_delay=.2m Toff0_fall=.3m Toff1_delay=.2m Toff1_fall=.3m Vout0_range=0 Vout1_range=0
.tran 1.2m startup
* Please read the following notes carefully, since the model presents different user interface\nthan the real part does.\n \n(1) All PMBus communication and memory address related functions and pins are not modeled. \n \n(2) Changes to all parameter values during the simulation running will not be in effect, unless the\nsimulation is stopped and restarted. This is different from the operation of the part, which will\n respond to the commanded changes while running. \n \n(3) Share_clk is not modeled. The default time reference of LTspice is used as the common time \nbase for all time related parameters.\n \n(4) The following parameters can be defined, by right-clicking the symbol of LTC3880. Different \nnomenclature from the datasheet is adopted here. If any value of these parameters are set beyond \nthe scope discribed in the datasheet, the resulting simulation outcomes are not meaningful.\n \n     VIN_ON & VIN_OFF -- in volts, set the unit start/stop input voltages;\n     Freq -- in Hz, sets switching frequency as one of values of 250K, 350K, \n                425K, 500K, 575K, 650K, 750K, 1000K. FREQ_CFG pin needs to float \n                (or short to VDD25), to make the value be in effect;\n     PHs_0 & PHs_1 -- in degree,  set phase angle related to SYNC signal. \n                Certain combinations are restricted as in datasheet. FREQ_CFG \n                pin needs to float (or short to VDD25), to make the value be in effect;\n     Ton0_delay & Ton0_rise; Ton1_delay & Ton1_rise -- in sec, set delay and soft-start timers for \n                channel0 and channel1. Initialization time is not modeled;\n     Toff0_delay & Toff0_fall; Toff1_delay & Toff1_fall -- in sec, set delay and soft-off timers for \n                channel0 and channel1;\n     Vout_0 & Vout_1 -- in volt, set output voltages respectively;\n     Vout0_range & Vout1_range -- set maximum output range, with value 0\n                                                      for 3.6V; value 1 for 2.75V\n     Ilim0_range & Ilim1_range -- set maximum sensed peak current range, with value 0\n                           for low, and 1 for high;\n     OC_limit0 & OC_limit1 -- set ratio of peak current limit to the maximum value defined\n                      by Ilimit_range. It must be one of values: 0.5, 0.572, 0.642, \n                      0.714, 0.786, 0.858, 0.928, 1;\n     Mode_II -- sets light load operation mode: 0 for discontinuous, 1 for forced continuous;\n     Fault_response -- sets the response mode of the unit to occuring faults:\n                                 0 for ignore, 1 for latch up, 2 for Hiccup after Retry_delay time;\n     Retry_delay -- in sec, sets the timer before the unit turns on after a fault;\n     gm -- transconductance of the error amplifier. It must be between 1m mho and 5.73m mho;\n     Rth -- Compensation resistor. It must be set between 0k ohms and 62k ohms;
.lib LTM4678.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4680.asc
V1 IN 0 12
C1 OUT1 0 330µ x2 Rser=5m
C2 OUT0 0 330µ x2 Rser=5m
C3 0 N001 220p
C4 0 N003 4700p
C5 0 N002 220p
C6 0 N004 2200p
R1 N007 N008 10K
R2 N005 N008 10K
R3 N006 N008 4.99K
C7 OUT1 0 100µ x3 Rser=5m
C8 OUT0 0 100µ x3 Rser=5m
Rload1 OUT0 0 .055
Rload2 OUT1 0 .055
XU1 OUT1 0 MP_01 MP_02 N004 N002 MP_03 MP_04 IN IN N006 MP_05 MP_06 MP_07 MP_08 MP_09 N007 N005 MP_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 MP_17 MP_18 N008 N001 N003 0 OUT0 NC_19 NC_20 MP_21 MP_22 OUT0 NC_23 IN NC_24 0 OUT1 MP_25 MP_26 NC_27 MP_28 MP_29 NC_30 0 LTM4680 VIN_ON=5.5 VIN_OFF=5 Vout_0=1 Vout_1=1 Ilim0_range=1 Ilim1_range=1 OC_limit0=1 OC_limit1=1 Mode_ll=1 Fault_response=0 Retry_delay=.1m gm0=3m gm1=3m Rth0=5K Rth1=5K Sync=0 Freq=500K PHs_0=0 PHs_1=180 Ton0_delay=.3m Ton0_rise=.5m Ton1_delay=.3m Ton1_rise=.5m Toff0_delay=.2m Toff0_fall=.3m Toff1_delay=.2m Toff1_fall=.3m Vout0_range=0 Vout1_range=0
.tran 1.2m startup
* Please read the following notes carefully, since the model presents different user interface\nthan the real part does.\n \n(1) All PMBus communication and memory address related functions and pins are not modeled. \n \n(2) Changes to all parameter values during the simulation running will not be in effect, unless the\nsimulation is stopped and restarted. This is different from the operation of the part, which will\n respond to the commanded changes while running. \n \n(3) Share_clk is not modeled. The default time reference of LTspice is used as the common time \nbase for all time related parameters.\n \n(4) The following parameters can be defined, by right-clicking the symbol of LTC3880. Different \nnomenclature from the datasheet is adopted here. If any value of these parameters are set beyond \nthe scope discribed in the datasheet, the resulting simulation outcomes are not meaningful.\n \n     VIN_ON & VIN_OFF -- in volts, set the unit start/stop input voltages;\n     Freq -- in Hz, sets switching frequency as one of values of 250K, 350K, \n                425K, 500K, 575K, 650K, 750K, 1000K. FREQ_CFG pin needs to float \n                (or short to VDD25), to make the value be in effect;\n     PHs_0 & PHs_1 -- in degree,  set phase angle related to SYNC signal. \n                Certain combinations are restricted as in datasheet. FREQ_CFG \n                pin needs to float (or short to VDD25), to make the value be in effect;\n     Ton0_delay & Ton0_rise; Ton1_delay & Ton1_rise -- in sec, set delay and soft-start timers for \n                channel0 and channel1. Initialization time is not modeled;\n     Toff0_delay & Toff0_fall; Toff1_delay & Toff1_fall -- in sec, set delay and soft-off timers for \n                channel0 and channel1;\n     Vout_0 & Vout_1 -- in volt, set output voltages respectively;\n     Vout0_range & Vout1_range -- set maximum output range, with value 0\n                                                      for 3.6V; value 1 for 2.75V\n     Ilim0_range & Ilim1_range -- set maximum sensed peak current range, with value 0\n                           for low  and 1 for high;\n     OC_limit0 & OC_limit1 -- set ratio of peak current limit to the maximum value defined\n                      by Ilimit_range. It must be one of values: 0.5, 0.572, 0.642, \n                      0.714, 0.786, 0.858, 0.928, 1;\n     Mode_II -- sets light load operation mode: 0 for discontinuous, 1 for forced continuous;\n     Fault_response -- sets the response mode of the unit to occuring faults:\n                                 0 for ignore, 1 for latch up, 2 for Hiccup after Retry_delay time;\n     Retry_delay -- in sec, sets the timer before the unit turns on after a fault;\n     gm -- transconductance of the error amplifier. It must be between 1m mho and 5.73m mho;\n     Rth -- Compensation resistor. It must be set between 0k ohms and 62k ohms;\n    Sync - value 0 for Master, value 1 for Slave
.lib LTM4680.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4686-1.asc
V1 IN 0 12
C1 OUT1 0 330µ V=6.3 Irms=5 Rser=0.01 Lser=0 mfg="KEMET" pn="T530D337M006ASE010" type="Tantalum"
Rload1 OUT1 0 .18
C2 OUT1 0 100µ x3 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C575OX5ROJI07M" type="X5R"
R1 N005 0 6.34K
C3 OUT0 0 330µ V=6.3 Irms=5 Rser=0.01 Lser=0 mfg="KEMET" pn="T530D337M006ASE010" type="Tantalum"
Rload0 OUT0 0 .1
C4 OUT0 0 100µ x3 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C575OX5ROJI07M" type="X5R"
R2 N007 N001 10K
R3 N001 N003 10K
R4 N001 N002 10K
XU1 OUT0 0 MP_01 MP_02 N006 MP_03 MP_04 N007 IN MP_05 OUT0 MP_06 MP_07 N003 N002 N006 NC_08 NC_09 N005 NC_10 0 NC_11 N004 IN N001 N004 OUT1 MP_12 NC_13 OUT1 MP_14 MP_15 NC_16 0 IN NC_17 NC_18 NC_19 NC_20 MP_21 0 LTM4686-1 Vout_0=1 Vout_1=1.8 Ilim0_range=1 Ilim1_range=1 OC_limit0=1 OC_limit1=1 Mode_ll=2 Fault_response=0 Retry_delay=.1m Freq=500K PHs_0=0 PHs_1=180 Ton0_delay=.3m Ton0_rise=.5m Ton1_delay=.3m Ton1_rise=.5m Toff0_delay=.2m Toff0_fall=.3m Toff1_delay=.2m Toff1_fall=.3m Vout0_range=0 Vout1_range=0
.tran 1.2m startup
* Please read the following notes carefully, since the model presents different user interface\nthan the real part does.\n \n(1) All PMBus communication and memory address related functions and pins are not modeled. \n \n(2) Changes to all parameter values during the simulation running will not be in effect, unless the\nsimulation is stopped and restarted. This is different from the operation of the part, which will\n respond to the commanded changes while running. \n \n(3) Share_clk is not modeled. The default time reference of LTspice is used as the common time \nbase for all time related parameters.\n \n(4) The following parameters can be defined, by right-clicking the symbol of LTM4675. Different \nnomenclature from the datasheet is adopted here. If any value of these parameters are set beyond \nthe scope discribed in the datasheet, the resulting simulation outcomes are not meaningful.\n \n     VIN_ON & VIN_OFF -- in volts, set the unit start/stop input voltages;\n     Freq -- in Hz, sets switching frequency as one of values of 250K, 350K, \n                425K, 500K, 575K, 650K, 750K, 1000K. FREQ_CFG pin needs to float \n                (or short to VDD25), to make the value be in effect;\n     PHs_0 & PHs_1 -- in degree,  set phase angle related to SYNC signal. \n                Certain combinations are restricted as in datasheet. FREQ_CFG \n                pin needs to float (or short to VDD25), to make the value be in effect;\n     Ton0_delay & Ton0_rise; Ton1_delay & Ton1_rise -- in sec, set delay and soft-start timers for \n                channel0 and channel1. Initialization time is not modeled;\n     Toff0_delay & Toff0_fall; Toff1_delay & Toff1_fall -- in sec, set delay and soft-off timers for \n                channel0 and channel1;\n     Vout_0 & Vout_1 -- in volt, set output voltages respectively;\n     Vout0_range & Vout1_range -- set maximum output range, with value 0\n                                                      for 2.5V; value 1 for 3.6V\n     Ilim0_range & Ilim1_range -- set maximum sensed peak current range, with value 0\n                           for low and 1 for high;\n     OC_limit0 & OC_limit1 -- set ratio of peak current limit to the maximum value defined\n                      by Ilimit_range. It must be one of values: 0.5, 0.572, 0.642, \n                      0.714, 0.786, 0.858, 0.928, 1;\n     Mode_II -- sets light load operation mode: 0 for discontinuous, 2 for forced continuous;\n     Fault_response -- sets the response mode of the unit to occuring faults:\n                                 0 for ignore, 1 for latch up, 2 for Hiccup after Retry_delay time;\n     Retry_delay -- in sec, sets the timer before the unit turns on after a fault;
.lib LTM4686-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4686.asc
V1 IN 0 12
C1 OUT1 0 330µ V=6.3 Irms=5 Rser=0.01 Lser=0 mfg="KEMET" pn="T530D337M006ASE010" type="Tantalum"
Rload1 OUT1 0 .18
C2 OUT1 0 100µ x3 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C575OX5ROJI07M" type="X5R"
R1 N005 0 6.34K
C3 OUT0 0 330µ V=6.3 Irms=5 Rser=0.01 Lser=0 mfg="KEMET" pn="T530D337M006ASE010" type="Tantalum"
Rload0 OUT0 0 .1
C4 OUT0 0 100µ x3 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C575OX5ROJI07M" type="X5R"
R2 N007 N001 10K
R3 N001 N003 10K
R4 N001 N002 10K
XU1 OUT0 0 MP_01 MP_02 N006 MP_03 MP_04 N007 IN MP_05 OUT0 MP_06 MP_07 N003 N002 N006 NC_08 NC_09 N005 NC_10 0 NC_11 N004 IN N001 N004 OUT1 MP_12 NC_13 OUT1 MP_14 MP_15 NC_16 0 IN NC_17 NC_18 NC_19 NC_20 MP_21 0 LTM4686 VIN_ON=5.5 VIN_OFF=5 Vout_0=1 Vout_1=1.8 Ilim0_range=1 Ilim1_range=1 OC_limit0=1 OC_limit1=1 Mode_ll=2 Fault_response=0 Retry_delay=.1m Freq=500K PHs_0=0 PHs_1=180 Ton0_delay=.3m Ton0_rise=.5m Ton1_delay=.3m Ton1_rise=.5m Toff0_delay=.2m Toff0_fall=.3m Toff1_delay=.2m Toff1_fall=.3m Vout0_range=0 Vout1_range=0
.tran 1.2m startup
* Please read the following notes carefully, since the model presents different user interface\nthan the real part does.\n \n(1) All PMBus communication and memory address related functions and pins are not modeled. \n \n(2) Changes to all parameter values during the simulation running will not be in effect, unless the\nsimulation is stopped and restarted. This is different from the operation of the part, which will\n respond to the commanded changes while running. \n \n(3) Share_clk is not modeled. The default time reference of LTspice is used as the common time \nbase for all time related parameters.\n \n(4) The following parameters can be defined, by right-clicking the symbol of LTM4675. Different \nnomenclature from the datasheet is adopted here. If any value of these parameters are set beyond \nthe scope discribed in the datasheet, the resulting simulation outcomes are not meaningful.\n \n     VIN_ON & VIN_OFF -- in volts, set the unit start/stop input voltages;\n     Freq -- in Hz, sets switching frequency as one of values of 250K, 350K, \n                425K, 500K, 575K, 650K, 750K, 1000K. FREQ_CFG pin needs to float \n                (or short to VDD25), to make the value be in effect;\n     PHs_0 & PHs_1 -- in degree,  set phase angle related to SYNC signal. \n                Certain combinations are restricted as in datasheet. FREQ_CFG \n                pin needs to float (or short to VDD25), to make the value be in effect;\n     Ton0_delay & Ton0_rise; Ton1_delay & Ton1_rise -- in sec, set delay and soft-start timers for \n                channel0 and channel1. Initialization time is not modeled;\n     Toff0_delay & Toff0_fall; Toff1_delay & Toff1_fall -- in sec, set delay and soft-off timers for \n                channel0 and channel1;\n     Vout_0 & Vout_1 -- in volt, set output voltages respectively;\n     Vout0_range & Vout1_range -- set maximum output range, with value 0\n                                                      for 2.5V; value 1 for 3.6V\n     Ilim0_range & Ilim1_range -- set maximum sensed peak current range, with value 0\n                           for low and 1 for high;\n     OC_limit0 & OC_limit1 -- set ratio of peak current limit to the maximum value defined\n                      by Ilimit_range. It must be one of values: 0.5, 0.572, 0.642, \n                      0.714, 0.786, 0.858, 0.928, 1;\n     Mode_II -- sets light load operation mode: 0 for discontinuous, 2 for forced continuous;\n     Fault_response -- sets the response mode of the unit to occuring faults:\n                                 0 for ignore, 1 for latch up, 2 for Hiccup after Retry_delay time;\n     Retry_delay -- in sec, sets the timer before the unit turns on after a fault;
.lib LTM4686.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4691.asc
R1 N001 VIN 500k
R3 N002 0 1Meg
R5 N004 0 1Meg
R2 N002 VIN 100k
R4 N004 VIN 100k
R8 0 N003 100K
R9 0 N005 100K
R6 vOUT1 N003 140K
R7 vOUT2 N005 261K
C1 vOUT1 N003 2.7p
C3 vOUT2 N005 1.2p
V1 VIN 0 3.3
Rload1 vOUT1 0 10
Rload2 vOUT2 0 10
C2 vOUT1 0 22µ Rser=6m
C4 vOUT2 0 22µ Rser=6m
XU1 VIN N002 vOUT1 N003 0 VIN N004 N001 0 vOUT2 N005 LTM4691
.tran 2m startup
.lib LTM4691.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4693.asc
V1 IN 0 2.8
C5 N003 0 2.2n
C6 OUT 0 22µ x3 Rser=1m
Rload OUT 0 1
XU1 NC_01 NC_02 OUT IN IN N002 N001 0 NC_03 IN 0 LTM4693
R1 N001 0 26.4k
C1 OUT N001 100p
R2 N003 N002 10k
.tran 2.5m startup
.lib LTM4693.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4699.asc
V1 IN 0 48
C1 N002 N004 6µ x8
C2 N003 0 6µ x4
C3 N001 0 150µ x2
R1 N007 0 4.32K
C5 N009 0 10n
R3 N013 0 60.2K
R4 N014 0 100K
C6 N015 0 .47µ
R5 N016 N017 4.99K
C7 OUT0 0 470µ X2 Rser=5m
R6 OUT0 0 30m
C8 OUT0 0 100µ X6 Rser=5m
C9 0 N006 2.2n
C10 OUT1 0 330µ X2 Rser=5m
R7 OUT1 0 20m
C11 OUT1 0 100µ X6 Rser=5m
C12 0 N012 2.2n
C13 0 N010 100p
C14 0 N005 100p
R8 N011 N017 4.99K
XU2 OUT0 0 N013 OUT1 N006 N005 N014 OUT0 NC_01 NC_02 N016 N002 N003 N004 NC_03 IN N011 N011 N015 NC_04 NC_05 NC_06 N011 NC_07 NC_08 N001 NC_09 N017 N010 N012 0 OUT1 NC_10 NC_11 N007 N008 N009 NC_12 N001 NC_13 0 NC_14 NC_15 N001 NC_16 N008 MP_17 NC_18 0 MP_19 NC_20 N001 LTM4699 VIN_ON=5.5 VIN_OFF=5 Vout_0=1.6 Vout_1=2.5 Ilim0_range=0 Ilim1_range=0 OC_limit0=1 OC_limit1=1 Mode_ll=1 Fault_response=0 Retry_delay=.1m gm0=3m gm1=3m Rth0=5K Rth1=5K Sync=0 Freq=500K PHs_0=0 PHs_1=180 Ton0_delay=.3m Ton0_rise=.5m Ton1_delay=.3m Ton1_rise=.5m Toff0_delay=.2m Toff0_fall=.3m Toff1_delay=.2m Toff1_fall=.3m Vout0_range=0 Vout1_range=0
* Please read the following notes carefully, since the model presents different user interface\nthan the real part does.\n \n(1) All PMBus communication and memory address related functions and pins are not modeled. \n \n(2) Changes to all parameter values during the simulation running will not be in effect, unless the\nsimulation is stopped and restarted. This is different from the operation of the part, which will\n respond to the commanded changes while running. \n \n(3) Share_clk is not modeled. The default time reference of LTspice is used as the common time \nbase for all time related parameters.\n \n(4) The following parameters can be defined, by right-clicking the symbol of LTM4699. Different \nnomenclature from the datasheet is adopted here. If any value of these parameters are set beyond \nthe scope discribed in the datasheet, the resulting simulation outcomes are not meaningful.\n \n     VIN_ON & VIN_OFF -- in volts, set the unit start/stop input voltages;\n     Freq -- in Hz, sets switching frequency as one of values of 250K, 350K, \n                425K, 500K, 575K, 650K, 750K, 1000K. FSWPH_CFG pin needs to float \n                (or short to VDD25), to make the value be in effect;\n     PHs_0 & PHs_1 -- in degree,  set phase angle related to SYNC signal. \n                Certain combinations are restricted as in datasheet. FSWPH_CFG \n                pin needs to float (or short to VDD25), to make the value be in effect;\n     Ton0_delay & Ton0_rise; Ton1_delay & Ton1_rise -- in sec, set delay and soft-start timers for \n                channel0 and channel1. Initialization time is not modeled;\n     Toff0_delay & Toff0_fall; Toff1_delay & Toff1_fall -- in sec, set delay and soft-off timers for \n                channel0 and channel1;\n     Vout_0 & Vout_1 -- in volt, set output voltages respectively;\n     Vout0_range & Vout1_range -- set maximum output range, with value 0\n                                                      for 4.096V (CH0) and 5.5V (CH1); value 1\n                                                      for 2.75V\n     Ilim0_range & Ilim1_range -- set maximum sensed peak current range, with value 0\n                           for low, and 1 for high;\n     OC_limit0 & OC_limit1 -- set ratio of peak current limit to the maximum value defined\n                      by Ilimit_range. It must be one of values: 0.5, 0.572, 0.642, \n                      0.714, 0.786, 0.858, 0.928, 1;\n     Mode_II -- sets light load operation mode: 0 for discontinuous, 1 for forced continuous;\n     Fault_response -- sets the response mode of the unit to occuring faults:\n                                 0 for ignore, 1 for latch up, 2 for Hiccup after Retry_delay time;\n     Retry_delay -- in sec, sets the timer before the unit turns on after a fault;\n     gm -- transconductance of the error amplifier. It must be between 1m mho and 5.73m mho;\n     Rth -- Compensation resistor. It must be set between 0k ohms and 62k ohms;\n     Sync - value 0 for configuring module as Master, value 1 for Slave
.tran 108.2m startup
.lib LTM4699.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4700.asc
V1 N001 0 12
C1 OUT1 0 330µ X2 Rser=5m
R1 OUT1 0 20m
C2 OUT1 0 100µ X3 Rser=5m
C3 OUT0 0 330µ X2 Rser=5m
R2 OUT0 0 30m
C4 OUT0 0 100µ X3 Rser=5m
C5 0 N003 1n
C6 0 N002 1n
R3 N006 N007 10K
R4 N004 N007 10K
R5 N005 N007 4.99K
XU1 OUT0 0 MP_01 OUT1 NC_02 N003 MP_03 OUT0 NC_04 NC_05 N005 MP_06 MP_07 MP_08 MP_09 MP_10 N006 N004 MP_11 MP_12 NC_13 NC_14 MP_15 NC_16 NC_17 MP_18 MP_19 N007 N002 NC_20 0 OUT1 NC_21 NC_22 MP_23 MP_24 MP_25 NC_26 N001 NC_27 0 MP_28 MP_29 MP_30 NC_31 MP_32 MP_33 NC_34 0 MP_35 NC_36 N001 N001 LTM4700 VIN_ON=5.5 VIN_OFF=5 Vout_0=1.5 Vout_1=1 Ilim0_range=1 Ilim1_range=1 OC_limit0=1 OC_limit1=1 Mode_ll=1 Fault_response=0 Retry_delay=.1m gm0=3m gm1=3m Rth0=5K Rth1=5K Sync=0 Freq=500K PHs_0=0 PHs_1=180 Ton0_delay=.3m Ton0_rise=.5m Ton1_delay=.3m Ton1_rise=.5m Toff0_delay=.2m Toff0_fall=.3m Toff1_delay=.2m Toff1_fall=.3m Vout0_range=0 Vout1_range=0
* Please read the following notes carefully, since the model presents different user interface\nthan the real part does.\n \n(1) All PMBus communication and memory address related functions and pins are not modeled. \n \n(2) Changes to all parameter values during the simulation running will not be in effect, unless the\nsimulation is stopped and restarted. This is different from the operation of the part, which will\n respond to the commanded changes while running. \n \n(3) Share_clk is not modeled. The default time reference of LTspice is used as the common time \nbase for all time related parameters.\n \n(4) The following parameters can be defined, by right-clicking the symbol of LTM4700. Different \nnomenclature from the datasheet is adopted here. If any value of these parameters are set beyond \nthe scope discribed in the datasheet, the resulting simulation outcomes are not meaningful.\n \n     VIN_ON & VIN_OFF -- in volts, set the unit start/stop input voltages;\n     Freq -- in Hz, sets switching frequency as one of values of 250K, 350K, \n                425K, 500K, 575K, 650K, 750K, 1000K. FSWPH_CFG pin needs to float \n                (or short to VDD25), to make the value be in effect;\n     PHs_0 & PHs_1 -- in degree,  set phase angle related to SYNC signal. \n                Certain combinations are restricted as in datasheet. FSWPH_CFG \n                pin needs to float (or short to VDD25), to make the value be in effect;\n     Ton0_delay & Ton0_rise; Ton1_delay & Ton1_rise -- in sec, set delay and soft-start timers for \n                channel0 and channel1. Initialization time is not modeled;\n     Toff0_delay & Toff0_fall; Toff1_delay & Toff1_fall -- in sec, set delay and soft-off timers for \n                channel0 and channel1;\n     Vout_0 & Vout_1 -- in volt, set output voltages respectively;\n     Vout0_range & Vout1_range -- set maximum output range, with value 0\n                                                      for 4.096V (CH0) and 5.5V (CH1); value 1\n                                                      for 2.75V\n     Ilim0_range & Ilim1_range -- set maximum sensed peak current range, with value 0\n                           for low, and 1 for high;\n     OC_limit0 & OC_limit1 -- set ratio of peak current limit to the maximum value defined\n                      by Ilimit_range. It must be one of values: 0.5, 0.572, 0.642, \n                      0.714, 0.786, 0.858, 0.928, 1;\n     Mode_II -- sets light load operation mode: 0 for discontinuous, 1 for forced continuous;\n     Fault_response -- sets the response mode of the unit to occuring faults:\n                                 0 for ignore, 1 for latch up, 2 for Hiccup after Retry_delay time;\n     Retry_delay -- in sec, sets the timer before the unit turns on after a fault;\n     gm -- transconductance of the error amplifier. It must be between 1m mho and 5.73m mho;\n     Rth -- Compensation resistor. It must be set between 0k ohms and 62k ohms;\n     Sync - value 0 for configuring module as Master, value 1 for Slave
.tran 1.2m startup
.lib LTM4700.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\4701.asc
V1 IN 0 12
C1 N001 0 1n
R1 OUT N002 100k
R2 N002 0 11k
C2 OUT 0 100µ x2
R3 OUT 0 0.5
XU2 NC_01 NC_02 0 N002 N001 NC_03 IN NC_04 MP_05 0 NC_06 OUT MP_07 MP_08 MP_09 MP_10 IN MP_11 IN MP_12 NC_13 MP_14 MP_15 0 LTM4701
.tran 1m startup
.lib LTM4701.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\5400-1.asc
XU1 OUT IN 0 0 N002 N002 N001 N001 NC_01 LT5400-1
XU2 N002 N001 +V -V OUT LT1468
V1 +V 0 15
V2 -V 0 -15
V3 IN 0 AC 1
C1 N001 OUT 4.7p
C2 N002 0 4.7p
.ac oct 10 1K 10Meg
.lib LT5400.lib
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\5400-2.asc
XU2 N002 N001 +V -V OUT LT1468
V1 +V 0 15
V2 -V 0 -15
V3 IN 0 AC 1
C1 N001 OUT 4.7p
C2 N002 0 4.7p
XU1 OUT IN 0 0 N002 N002 N001 N001 NC_01 LT5400-2
.ac oct 10 1K 10Meg
.lib LT5400.lib
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\5400-3.asc
XU2 N002 N001 +V -V OUT LT1468
V1 +V 0 15
V2 -V 0 -15
V3 IN 0 AC 1
C1 N001 OUT 4.7p
C2 N002 0 4.7p
XU1 OUT IN 0 0 N002 N002 N001 N001 NC_01 LT5400-3
.ac oct 10 1K 10Meg
.lib LT5400.lib
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\5400-4.asc
XU2 N002 N001 +V -V OUT LT1468
V1 +V 0 15
V2 -V 0 -15
V3 IN 0 AC 1
C1 N001 OUT 4.7p
C2 N002 0 4.7p
XU1 OUT IN 0 0 N002 N002 N001 N001 NC_01 LT5400-4
.ac oct 10 1K 100Meg
.lib LT5400.lib
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\5400-5.asc
XU2 N002 N001 +V -V OUT LT1468
V1 +V 0 15
V2 -V 0 -15
V3 IN 0 AC 1
C1 N001 OUT 4.7p
C2 N002 0 4.7p
XU1 OUT IN 0 0 N002 N002 N001 N001 NC_01 LT5400-5
.ac oct 10 1K 1Meg
.lib LT5400.lib
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\5400-6.asc
XU2 N002 N001 +V -V OUT LT1468
V1 +V 0 15
V2 -V 0 -15
V3 IN 0 AC 1
C1 N001 OUT 4.7p
C2 N002 0 4.7p
XU1 OUT IN 0 0 N002 N002 N001 N001 NC_01 LT5400-6
.ac oct 10 1K 10Meg
.lib LT5400.lib
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\5400-7.asc
XU2 N002 N001 +V -V OUT LT1468
V1 +V 0 15
V2 -V 0 -15
V3 IN 0 AC 1
C1 N001 OUT 4.7p
C2 N002 0 4.7p
XU1 OUT IN 0 0 N002 N002 N001 N001 NC_01 LT5400-7
.ac oct 10 1K 10Meg
.lib LT5400.lib
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\5400-8.asc
XU2 N002 N001 +V -V OUT LT1468
V1 +V 0 15
V2 -V 0 -15
V3 IN 0 AC 1
C1 N001 OUT 4.7p
C2 N002 0 4.7p
XU1 OUT IN 0 0 N002 N002 N001 N001 NC_01 LT5400-8
.ac oct 10 1K 10Meg
.lib LT5400.lib
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\5401.asc
V1 +V 0 10
XU2 N002 N004 +V N001 N006 0 NC_01 N005 LTC6363
C1 N004 0 .1µ
XU1 N003 N001 NC_02 NC_03 N002 N005 NC_04 NC_05 N006 0 NC_06 LT5401
V2 N003 0 SINE(0 1 250K)
.tran 100u
.lib LT5400.lib
.lib LTC2.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\5505-1.asc
XU1 N003 0 N001 OUT N001 LTC5505-1
V1 N001 0 3.3
V2 N004 0 SINE(0 {V} 1G)
R1 N003 N002 100
C1 N002 N004 .3p
.tran 1u
.step param V list 1m 10m 100m 1
.lib LTC5505-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\5505-2.asc
V1 N001 0 3.3
V2 N004 0 SINE(0 {V} 1G)
R1 N003 N002 100
C1 N002 N004 .3p
XU1 N003 0 N001 OUT N001 LTC5505-2
.tran 1u
.step param V list 1m 10m 100m 1
.lib LTC5505-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\5507.asc
V1 N001 0 3.3
V2 RF 0 SINE(0 .1 100Meg)
C1 N005 N004 5p
XU1 N005 0 N001 OUT N001 N002 LTC5507
C2 N001 N002 28p
B1 N003 0 V=V(rf)*(1+sin(2*pi*50K*time))
R1 N004 N003 50
.tran 60u
.lib LTC5507.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\5532.asc
V1 N001 0 3.6
V2 N002 0 SINE(0 {V} 1G) Rser=50
C1 N003 N002 39p
XU1 N003 0 0 N004 OUT N001 LTC5532
R2 OUT N004 10K
R3 N004 0 10K
.tran 2u
.step param V list 1m 10m 100m 1
.lib LTC5532.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6000.asc
V1 +V 0 2
V2 -V 0 -2
V3 IN 0 PULSE(-.1 .1 0 1u 1u 100m 200m)
XU1 IN N001 +V -V OUT NC_01 LT6000
R1 OUT N001 90.9K
R2 N001 0 10K
.tran 1
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6001.asc
V1 +V 0 2
V2 -V 0 -2
V3 IN 0 PULSE(-.1 .1 0 1u 1u 100m 200m)
R1 OUT N001 90.9K
R2 N001 0 10K
XU1 IN N001 +V -V OUT NC_01 LT6000
.tran 1
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6002.asc
V1 +V 0 2
V2 -V 0 -2
V3 IN 0 PULSE(-.1 .1 0 1u 1u 100m 200m)
R1 OUT N001 90.9K
R2 N001 0 10K
XU1 IN N001 +V -V OUT LT6002
.tran 1
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6003.asc
V1 +V 0 2
V2 -V 0 -2
V3 IN 0 PULSE(-1 1 0 1u 1u 100m 200m)
XU1 IN OUT +V -V OUT LT6003
.tran 1
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6004.asc
V1 +V 0 2
V2 -V 0 -2
V3 IN 0 PULSE(-1 1 0 1u 1u 100m 200m)
XU1 IN OUT +V -V OUT LT6003
.tran 1
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6005.asc
V1 +V 0 2
V2 -V 0 -2
V3 IN 0 PULSE(-1 1 0 1u 1u 100m 200m)
XU1 IN OUT +V -V OUT LT6003
.tran 1
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6010.asc
V1 +V 0 10
V2 -V 0 -10
R1 N002 N001 1K
R2 N001 0 1K
V3 N003 0 SINE(0 1 1K)
XU1 N003 N001 N002 +V -V NC_01 LT6010
.tran 3m
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6011.asc
V1 +V 0 10
V2 -V 0 -10
R1 N002 N001 1K
R2 N001 0 1K
V3 N003 0 SINE(0 1 1K)
XU1 N003 N001 N002 +V -V LT6011
.tran 3m
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6012.asc
V1 +V 0 10
V2 -V 0 -10
R1 N002 N001 1K
R2 N001 0 1K
V3 N003 0 SINE(0 1 1K)
XU1 N003 N001 N002 +V -V LT6011
.tran 3m
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6013.asc
V1 +V 0 15
V2 -V 0 -15
R1 OUT- N002 10K
R2 N002 IN 2K
V3 IN 0 SINE(0 1 1K)
XU1 0 N002 OUT- +V -V LT6013
XU2 IN N001 OUT+ +V -V LT6013
R3 OUT+ N001 8.06K
R4 N001 0 2K
.tran 3m
* Gain of 10 Single Ended to Differential Converter
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6014.asc
V1 +V 0 15
V2 -V 0 -15
R1 OUT- N002 10K
R2 N002 IN 2K
V3 IN 0 SINE(0 1 1K)
R3 OUT+ N001 8.06K
R4 N001 0 2K
XU1 0 N002 OUT- +V -V LT6013
XU2 IN N001 OUT+ +V -V LT6013
.tran 3m
* Gain of 10 Single Ended to Differential Converter
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6015.asc
V1 +V 0 5
V2 -V 0 -5
Vcom N001 0 50
R1 N002 N001 1K
R2 N003 N004 1K
Vin N001 N004 SINE(0 10m 1K)
R3 0 N003 100K
R4 Out N002 100K
XU1 N003 N002 +V -V Out LT6016
.tran 5m
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6016.asc
XU1 N003 N002 +V -V Out LT6016
V1 +V 0 5
V2 -V 0 -5
Vcom N001 0 50
R1 N002 N001 1K
R2 N003 N004 1K
Vin N001 N004 SINE(0 10m 1K)
R3 0 N003 100K
R4 Out N002 100K
.tran 5m
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6017.asc
V1 +V 0 5
V2 -V 0 -5
Vcom N001 0 50
R1 N002 N001 1K
R2 N003 N004 1K
Vin N001 N004 SINE(0 10m 1K)
R3 0 N003 100K
R4 Out N002 100K
XU1 N003 N002 +V -V Out LT6016
.tran 5m
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6018.asc
V1 +V 0 15
V2 0 -V 15
XU2 IN+ N004 +V -V N003 +V 0 LT6018
XU3 N003 MP_01 NC_02 0 NC_03 0 +V OUT +V NC_04 0 NC_05 MP_06 N002 -V LT6375
R1 N002 N001 49.9K
XU1 IN- N001 +V -V N002 +V 0 LT6018
R2 N001 N004 49.9
R3 N004 N003 49.9K
V3 IN- IN+ SINE(0 1m 1K)
V4 IN+ 0 0
.tran 100m
* Low Noise Instrumentation Amplifier\nGain= 2000V/V
.lib LTC1.lib
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6020-1.asc
V1 +V 0 15
V2 -V 0 -15
V3 DAC_OUT 0 PULSE(0 2.5 20u 170n 170n 1m 2m)
R1 N002 N001 10K
R2 N001 REF 10K
XU1 DAC_OUT N001 +V -V OUT +V -V LT6020-1
XU2 N003 N002 +V -V N002 +V -V LT6020-1
R3 OUT N003 30K
R4 N003 0 10K
C1 OUT N001 10p
V4 REF 0 2.5
.tran 200u
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6020.asc
V1 +V 0 15
V2 -V 0 -15
V3 DAC_OUT 0 PULSE(0 2.5 20u 170n 170n 1m 2m)
R1 N002 N001 10K
R2 N001 REF 10K
R3 OUT N003 30K
R4 N003 0 10K
C1 OUT N001 10p
V4 REF 0 2.5
XU1 DAC_OUT N001 +V -V OUT LT6020
XU2 N003 N002 +V -V N002 LT6020
.tran 200u
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6078.asc
V1 +V 0 2.5
V2 -V 0 -2.5
XU1 N003 N001 +V -V OUT LTC6078
V3 IN 0 ac 1
R1 OUT N001 10Meg
R2 N001 0 10Meg
R3 N002 IN 10Meg
R4 N003 N002 10Meg
R5 0 N004 5Meg
C1 N004 IN 270p
C2 N003 N004 270p
C3 N002 0 540p
.ac oct  1000 1 1K
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6079.asc
V1 +V 0 2.5
V2 -V 0 -2.5
V3 IN 0 ac 1
R1 OUT N001 10Meg
R2 N001 0 10Meg
R3 N002 IN 10Meg
R4 N003 N002 10Meg
R5 0 N004 5Meg
C1 N004 IN 270p
C2 N003 N004 270p
C3 N002 0 540p
XU1 N003 N001 +V -V OUT LTC6078
.ac oct  1000 1 1K
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6081.asc
V1 +V 0 2.5
V2 -V 0 -2.5
C1 OUT N001 47p
R1 N001 0 10K
R2 OUT N001 1Meg
V3 IN 0 ac 1
R3 N002 IN 2Meg
R4 N003 N002 2Meg
R5 0 N004 1Meg
C2 N004 IN 3.9p
C3 N003 N004 3.9p
C4 N002 0 8.2p
XU1 N003 N001 +V -V OUT NC_01 LTC6081
.ac oct 10 1 1Meg
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6082.asc
V1 +V 0 2.5
V2 -V 0 -2.5
C1 OUT N001 47p
R1 N001 0 10K
R2 OUT N001 1Meg
V3 IN 0 ac 1
R3 N002 IN 2Meg
R4 N003 N002 2Meg
R5 0 N004 1Meg
C2 N004 IN 3.9p
C3 N003 N004 3.9p
C4 N002 0 8.2p
XU1 N003 N001 +V -V OUT LTC6082
.ac oct 10 1 1Meg
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6084.asc
V1 +V 0 2.5
V2 N003 0 SINE(0 .2 1K)
XU1 0 N001 +V -V N002 NC_01 LTC6084
R1 N001 N003 1K
R2 N002 N001 10K
V3 -V 0 -2.5
.tran 3m
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6085.asc
V1 +V 0 2.5
V2 N003 0 SINE(0 .2 1K)
R1 N001 N003 1K
R2 N002 N001 10K
V3 -V 0 -2.5
XU1 0 N001 +V -V N002 LTC6085
.tran 3m
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6087.asc
V1 IN 0 PULSE(2 3 0.2u 10n 10n 2u 4u 10)
V2 N002 0 5
R1 OUT N001 10K
R2 N001 IN 10K
R3 N003 N002 10K
R4 0 N003 10K
C1 N003 0 1µ
C2 OUT N001 4.7p
R5 0 OUT 1K
C3 OUT 0 47p
XU1 N003 N001 N002 0 OUT NC_01 LTC6087
.tran 10u
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6088.asc
V1 IN 0 SINE(2.5 0.5 10K 0 0 0 25)
V2 N002 0 5
R1 OUT- N001 10K
R2 N001 IN 10K
XU1 N003 N001 N002 0 OUT- LTC6088
R3 OUT+ N004 10K
R4 N004 IN 10K
XU2 IN N004 N002 0 OUT+ LTC6088
R5 N003 N002 10K
R6 0 N003 10K
C1 N003 0 1µ
.tran 1m
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6090-5.asc
V1 -V 0 -70
V2 +V 0 70
R1 OUT N002 435K
C1 OUT N002 10p
V3 N001 0 2.5
R2 N001 N002 16.2K
R3 N002 0 16.9K
V4 IN 0 SINE(1.25 1.35 10K)
XU1 NC_01 N002 IN -V NC_02 OUT +V NC_03 LTC6090-5
.tran 250u
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6090.asc
V1 -V 0 -70
XU1 NC_01 N002 IN -V NC_02 OUT +V NC_03 LTC6090
V2 +V 0 70
R1 OUT N002 435K
C1 OUT N002 10p
V3 N001 0 2.5
R2 N001 N002 16.2K
R3 N002 0 16.9K
V4 IN 0 SINE(1.25 1.35 10K)
.tran 250u
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6100.asc
V1 N001 0 48
I1 N002 0 PULSE(.9 1 100n 1u 1u .5m 1m)
R1 N002 N001 0.01
V2 +V 0 5
XU1 N002 +V FIL 0 OUT N003 N003 N001 LT6100
.tran 3m
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6101.asc
V1 N002 0 12
R1 N002 N001 .1
Iload N001 0 0
XU1 OUT 0 N003 N001 N002 LTC6101
R2 N002 N003 100
R3 OUT 0 5K
.dc Iload 0 1 0.01
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6102.asc
V1 N002 0 50
XU1 OUT 0 N003 N001 N002 N003 LTC6102
R1 N002 N001 1m
R2 N002 N003 20
R3 OUT 0 4.99K
Iload N001 0 SINE(1 1 10)
.tran 300m
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6103.asc
R1 N003 N001 1m
R2 N001 N005 100
Iload1 N002 0 SINE(2 1 10)
XU1 OUT1 OUT2 0 N003 N005 N004 N002 LTC6103
R3 OUT2 0 4.99K
R4 OUT1 0 4.99K
R5 N001 N002 1m
R6 N001 N004 100
Iload2 N003 0 SINE(2 1 20)
V1 N001 0 50
.tran 300m
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6104.asc
XU1 N005 MP_01 MP_02 0 N002 N003 N004 N001 LTC6104
R1 N002 N001 50m
R2 N003 N001 100
R3 N004 N002 100
V1 N002 0 12
I1 0 N001 sine(0 2 100)
V2 N006 0 2
R4 N005 N006 1K
.tran 30m
.lib LTC4.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6105.asc
XU1 N004 N005 0 N006 MP_01 N003 LT6105
R1 N001 N002 50m
R2 N001 N003 100
R3 N002 N004 100
R4 N006 0 100
V1 N001 0 36
V2 N005 0 5
I1 N002 0 SINE(1 .9 1K)
.tran 3m
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6106.asc
XU1 N004 0 N003 N001 N002 LT6106
R1 N004 0 1K
V1 N002 0 20
R2 N002 N001 20m
R3 N002 N003 100
I1 N001 0 SINE(1 1 1K)
.tran 3m
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6107.asc
R1 N004 0 1K
V1 N002 0 20
R2 N002 N001 20m
R3 N002 N003 100
I1 N001 0 SINE(1 1 1K)
XU1 N004 0 N003 N001 N002 LT6106
.tran 3m
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6108-1.asc
V1 N001 0 12
R1 N001 N004 100
V2 N006 0 PWL(4u 0 4.01u 5)
R2 N001 N002 .1
M§Q1 N003 N005 N002 N002 IRF9640
I1 N003 0 PWL(20u 0 40u 500m)
R3 N007 N010 6.04K
R5 N010 0 1.6K
R6 N001 N005 1K
V3 N008 0 3.3
R7 N008 N009 10K
R9 N005 N011 1K
C1 N002 0 .1µ
D1 N005 N001 BZX84C6V2L
D2 0 N003 1N914
M§Q2 N011 N009 0 0 2N7002
XU1 N002 N006 N009 0 N010 N007 N001 N004 LT6108-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 60u
* NOTE:  The reset signal must be applied low on startup.
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6108-2.asc
V1 N001 0 12
R1 N001 N003 100
V2 N004 0 PWL(4u 0 4.01u 5)
R2 N001 N002 .1
I1 N002 0 PWL(10u 0 30u 500m 50u 0)
R3 N005 N008 6.04K
R5 N008 0 1.6K
V3 N006 0 3.3
R7 N006 N007 10K
C1 N002 0 .1µ
XU1 N002 N004 N007 0 N008 N005 N001 N003 LT6108-2
.tran 60u
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6109-1.asc
V1 N001 0 PWL(0 40 1.2m 10)
V2 N006 0 PULSE(5 0 1n 5n 5n 4u 1ms 2)
R1 N001 N002 .1
M§Q1 N003 N005 N002 N002 IRF9640
I1 N003 0 PWL(20u 0 500u 1 800u 1 900u .2)
R2 N007 N010 9.53K
R3 N010 0 475
V3 N008 0 5
R4 N008 N009 10K
D1 0 N003 1N914
D2 N005 N002 BZX84C6V2L
R6 N002 N005 100K
R7 N005 N012 100K
R8 N001 N004 100
R9 N001 N011 1Meg
R10 N011 0 13.3K
C1 N011 0 .1µ
XU1 N002 N006 N009 N009 0 N010 N011 N007 N001 N004 LT6109-1
M§Q2 N012 N009 0 0 2N7002
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.4m
* NOTE:  The reset signal must be applied low on startup.
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6109-2.asc
V1 N001 0 12
R1 N001 N004 100
V2 N006 0 PULSE(5 0 1n 5n 5n 4u)
R2 N001 N002 .1
XU1 N002 N006 N009 N012 0 N013 N010 N007 N001 N004 LT6109-2
M§Q1 N003 N005 N002 N002 IRF9640
I1 N003 0 PWL(20u 0 40u 500m)
R3 N007 N010 6.04K
R4 N010 N013 2.37K
R5 N013 0 1.6K
R6 N001 N005 1K
V3 N008 0 3.3
R7 N008 N012 10K
R8 N008 N009 10K
R9 N005 N011 1K
C1 N002 0 10µ
D1 N005 N001 BZX84C6V2L
D2 0 N003 1N914
M§Q2 N011 N012 0 0 2N7002
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 60u
* NOTE:  The reset signal must be applied low on startup.
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6110.asc
R1 N001 N005 200
XU1 N005 N001 N002 N002 0 N007 N001 LT6110
V3 N003 0 5
R3 VPload N002 .25
R4 VNload 0 .25
S1 VNload VPload N004 0 Sload
V1 N004 0 PULSE(0 1 5m 500n 500n 2m 10m)
XU2 MP_01 N006 N001 N003 N003 LT3080
C1 N001 0 1µ
R6 N007 0 1.69K
R5 N006 N007 301K
C2 VPload VNload 1µ
C3 N006 0 100p
.tran 0 10m 1m startup
.model Sload SW(Ron=5 Roff=100 Vt=.5 Vh=-100m)
.lib LT3080.sub
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6115.asc
V1 VS 0 5
V2 +V 0 12
XU1 N001 MP_01 OutI 0 OutV OutV VS MP_02 +V MP_03 +V N002 LTC6115
R4 OutI 0 5K
R1 N001 +V 100
R2 +V N002 250m
I1 N002 0 PULSE(0 400m 1u 100n 100n 50u 100u)
.tran 100u
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6118.asc
V1 N001 0 PWL(0 0 4u 12)
R1 N001 N004 100
R2 N001 N002 .1
M§Q1 N003 N005 N002 N002 IRF9640
R3 N007 N010 6.04K
R5 N010 0 1.6K
R6 N001 N005 1K
V3 N008 0 3.3
R7 N008 N009 10K
R9 N005 N011 1K
C1 N002 0 .1µ
D1 N005 N001 BZX84C6V2L
M§Q2 N011 N009 0 0 2N7002
XU1 N002 N006 N009 0 N010 N007 N001 N004 LT6118
C2 N006 0 100n
R4 N001 N006 24.9K
I1 N003 0 PWL(0 0 515u 0 535u 500m) load
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 0 540u 500u
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6119-1.asc
V1 N001 0 PWL(0 0 5u 12)
R1 N001 N002 .1
I1 N002 0 PWL(20u 0 250u .5 400u .5 500u .2 600u .2 700u 0) load
R4 N006 N009 10K
R8 N001 N003 100
XU1 N002 N004 N007 N009 0 N008 N010 N005 N001 N003 LT6119-1
R2 N005 N010 6.04K
R3 N008 N010 2.73K
R5 N008 0 1.6K
C1 N002 0 .1µ
V4 N006 0 5
R9 N006 N007 10K
C2 N004 0 100n
R6 N001 N004 24.9K
.tran .7m
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6119-2.asc
V1 N001 0 PWL(0 0 4u 12)
R1 N001 N004 100
R2 N001 N002 .1
M§Q1 N003 N005 N002 N002 IRF9640
R3 N007 N010 6.04K
R4 N010 N013 2.37K
R5 N013 0 1.6K
R6 N001 N005 1K
V3 N008 0 3.3
R7 N008 N012 10K
R8 N008 N009 10K
R9 N005 N011 1K
C1 N002 0 .1µ
D1 N005 N001 BZX84C6V2L
M§Q2 N011 N012 0 0 2N7002
XU1 N002 N006 N009 N012 0 N013 N010 N007 N001 N004 LT6119-2
R10 N001 N006 24.9K
C2 N006 0 100n
I1 N003 0 PWL(0 0 515u 0 535u 500m) load
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 0 540u 500u
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6200-10.asc
V1 +V 0 5
V2 -V 0 -5
XU1 0 N006 N007 +V -V NC_01 LT6200-10
R3 OUT N002 1K
R4 N002 N001 100
XU2 N005 N002 OUT +V -V NC_02 LT6200-10
R5 N001 N003 604
R6 N003 N004 49.9
XU3 IN- N003 N001 +V -V NC_03 LT6200-10
R7 0 N005 1K
R8 N005 N007 100
R2 N004 N006 49.9
C1 N004 0 150p
V3 IN- 0 AC 1
R1 N006 N007 604
.ac oct 10 1Meg 200Meg
* Rail-to-Rail High Speed Low Noise instrumentation Amplifier
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6200-5.asc
V1 +V 0 5
V2 -V 0 -5
R1 OUT N001 5K
R2 N001 0 1K
V3 N002 0 SINE(0 .1 1K)
XU1 N002 N001 OUT +V -V NC_01 LT6200-5
.tran 3m
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6200.asc
V1 +V 0 5
V2 -V 0 -5
R1 OUT N001 1K
R2 N001 0 1K
V3 N002 0 SINE(0 1 1Meg)
XU1 N002 N001 OUT +V -V NC_01 LT6200
.tran 10u
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6201.asc
V1 +V 0 5
V2 -V 0 -5
R1 OUT N001 1K
R2 N001 0 1K
V3 IN 0 SINE(0 1 1Meg)
XU1 IN N001 OUT +V -V LT6201
.tran 10u
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6202.asc
V1 +V 0 5
V2 -V 0 -5
R1 OUT N001 1K
R2 N001 0 1K
V3 N002 0 SINE(0 1 1Meg)
XU1 N002 N001 OUT +V -V LT6202
.tran 10u
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6203.asc
V1 +V 0 5
V2 -V 0 -5
R1 OUT N001 1K
R2 N001 0 1K
V3 IN 0 SINE(0 1 1Meg)
XU1 IN N001 OUT +V -V LT6202
.tran 10u
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6204.asc
V1 +V 0 5
V2 -V 0 -5
R1 OUT N001 1K
R2 N001 0 1K
V3 IN 0 SINE(0 1 1Meg)
XU1 IN N001 OUT +V -V LT6202
.tran 10u
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6205.asc
V1 +V 0 3.3
R1 N002 N001 499
R2 N001 0 499
V3 IN 0 SINE(1.5 1 1Meg) Rser=75
XU1 IN N001 N002 +V 0 LT6205
R3 N004 N006 499
R4 N006 0 499
XU2 IN N006 N004 +V 0 LT6205
R5 IN 0 75
R6 N003 N002 75
R7 N005 N004 75
R8 OUT1 0 75
R9 OUT2 0 75
T1 N003 0 OUT1 0 Td=50n Z0=75
T2 N005 0 OUT2 0 Td=50n Z0=75
.tran 30u
* Baseband Video Splitter/Cable Driver
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6206.asc
V1 +V 0 3.3
R1 N002 N001 499
R2 N001 0 499
V3 IN 0 SINE(1.5 1 1Meg) Rser=75
R3 N004 N006 499
R4 N006 0 499
R5 IN 0 75
R6 N003 N002 75
R7 N005 N004 75
R8 OUT1 0 75
R9 OUT2 0 75
T1 N003 0 OUT1 0 Td=50n Z0=75
T2 N005 0 OUT2 0 Td=50n Z0=75
XU1 IN N001 N002 +V 0 LT6205
XU2 IN N006 N004 +V 0 LT6205
.tran 30u
* Baseband Video Splitter/Cable Driver
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6207.asc
V1 +V 0 3.3
R1 N002 N001 499
R2 N001 0 499
V3 IN 0 SINE(1.5 1 1Meg) Rser=75
R3 N004 N006 499
R4 N006 0 499
R5 IN 0 75
R6 N003 N002 75
R7 N005 N004 75
R8 OUT1 0 75
R9 OUT2 0 75
T1 N003 0 OUT1 0 Td=50n Z0=75
T2 N005 0 OUT2 0 Td=50n Z0=75
XU1 IN N001 N002 +V 0 LT6205
XU2 IN N006 N004 +V 0 LT6205
.tran 30u
* Baseband Video Splitter/Cable Driver
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6210.asc
XU1 N003 N001 +V -V N002 P001 LT6210
R1 P001 0 56K
V1 +V 0 5
V2 -V 0 -5
R2 N002 N001 1.1K
R3 N001 0 1.1K
V3 N003 0 pulse(-25m 25m 30n 1n 1n 35n 70n)
R4 N002 0 150
.tran 100n
.lib LTC4.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6211.asc
R1 P001 0 56K
V1 +V 0 5
V2 -V 0 -5
R2 N002 N001 1.1K
R3 N001 0 1.1K
V3 N003 0 pulse(-25m 25m 30n 1n 1n 35n 70n)
R4 N002 0 150
XU1 N003 N001 +V -V N002 P001 LT6210
.tran 100n
.lib LTC4.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6220.asc
V1 +V 0 3.3
V2 -V 0 -3.3
C1 N002 N004 47p
R1 N004 N001 2.67K
R2 N001 N006 909
R3 N002 N001 909
C2 N001 0 220p
V3 N006 0 AC 1
C3 OUT N005 22p
R4 N005 N003 2.21K
R5 N003 N002 1.1K
R6 OUT N003 1.1K
C4 N003 0 470p
XU1 0 N004 +V -V N002 LT6220
XU2 0 N005 +V -V OUT LT6220
.ac oct 10 10K 10Meg
* 1MHz, 4th Order Butterworth Filter
.lib LTC4.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6221.asc
V1 +V 0 3.3
V2 -V 0 -3.3
C1 N002 N004 47p
R1 N004 N001 2.67K
R2 N001 N006 909
R3 N002 N001 909
C2 N001 0 220p
V3 N006 0 AC 1
C3 OUT N005 22p
R4 N005 N003 2.21K
R5 N003 N002 1.1K
R6 OUT N003 1.1K
C4 N003 0 470p
XU1 0 N004 +V -V N002 LT6220
XU2 0 N005 +V -V OUT LT6220
.ac oct 10 10K 10Meg
* 1MHz, 4th Order Butterworth Filter
.lib LTC4.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6222.asc
V1 +V 0 3.3
V2 -V 0 -3.3
C1 N002 N004 47p
R1 N004 N001 2.67K
R2 N001 N006 909
R3 N002 N001 909
C2 N001 0 220p
V3 N006 0 AC 1
C3 OUT N005 22p
R4 N005 N003 2.21K
R5 N003 N002 1.1K
R6 OUT N003 1.1K
C4 N003 0 470p
XU1 0 N004 +V -V N002 LT6220
XU2 0 N005 +V -V OUT LT6220
.ac oct 10 10K 10Meg
* 1MHz, 4th Order Butterworth Filter
.lib LTC4.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6226.asc
V1 V+ 0 5
V2 V- 0 -5
V3 In 0 PULSE(-75m 75m 100n 1n 1n 400n 800n)
XU2 In N001 Out V+ V- V+ LTC6226
R1 Out N001 100
R2 N001 0 11
.tran 1u
.lib LTC6226.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6227.asc
V1 V+ 0 5
V2 V- 0 -2.5
XU1 In1 N001 N001 V+ V- V+ LTC6226
XU2 In2 N004 N004 V+ V- V+ LTC6226
R1 N002 N001 33
R2 N005 N004 33
C1 N002 0 68p
C2 0 N005 68p
C3 N002 N005 330p
V3 N003 0 SINE(0 1.65 50k)
E1 In1 0 N003 0 1
E2 In2 0 0 N003 1
.tran .5m
* To ADC IN+
* To ADC IN-
.lib LTC6226.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6228.asc
V1 +V 0 5
V2 -V 0 -5
XU1 N005 N001 N002 +V -V +V LTC6228
R2 OUT N002 49.9
C1 N002 N001 18p
R1 N002 N001 200
R3 N001 N004 348
R4 N004 N003 49.9
C2 N004 N007 18p
R5 N007 N006 49.9
R6 N005 N007 150
R7 0 N005 101
V3 N003 N006 AC 1
.ac oct 8 100K 200Meg
* Differential to Single-Ended Converter
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6230-10.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 10K
R2 N001 0 1K
V3 N003 0 SINE(0 .1 1K)
XU1 N003 N001 N002 +V -V 0 LT6230-10
.tran 3m
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6230.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 5K
R2 N001 0 1K
V3 N003 0 SINE(0 .1 1K)
XU1 N003 N001 N002 +V -V NC_01 LT6230
.tran 3m
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6231.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 1K
R2 N001 0 1K
V3 N003 0 SINE(0 1 1K)
XU1 N003 N001 N002 +V -V LT6231
.tran 3m
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6232.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 1K
R2 N001 0 1K
V3 N003 0 SINE(0 1 1K)
XU1 N003 N001 N002 +V -V LT6231
.tran 3m
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6233-10.asc
V1 +V 0 10
R1 OUT N001 732
R3 +V N003 10K
R4 N003 0 10K
C1 N003 0 .1µ
C2 OUT N002 47p
R5 N002 N001 732
C3 N001 IN 1000p
V2 IN 0 ac 1
XU1 N003 N002 OUT +V 0 0 LT6233-10
.ac oct 100 100K 10Meg
* Single Supply, Low Noise, Low Power, Bandpass Filter with Gain=10
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6233.asc
V1 +V 0 10
R1 OUT N001 732
R3 +V N003 10K
R4 N003 0 10K
C1 N003 0 .1µ
C2 OUT N002 47p
R5 N002 N001 732
C3 N001 IN 1000p
V2 IN 0 ac 1
XU1 N003 N002 OUT +V 0 0 LT6233
.ac oct 100 100K 10Meg
* Single Supply, Low Noise, Low Power, Bandpass Filter with Gain=10
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6234.asc
V1 +V 0 10
R1 OUT N001 732
R3 +V N003 10K
R4 N003 0 10K
C1 N003 0 .1µ
C2 OUT N002 47p
R5 N002 N001 732
C3 N001 IN 1000p
V2 IN 0 ac 1
XU1 N003 N002 OUT +V 0 LT6234
.ac oct 100 100K 10Meg
* Single Supply, Low Noise, Low Power, Bandpass Filter with Gain=10
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6235.asc
V1 +V 0 10
R1 OUT N001 732
R3 +V N003 10K
R4 N003 0 10K
C1 N003 0 .1µ
C2 OUT N002 47p
R5 N002 N001 732
C3 N001 IN 1000p
V2 IN 0 ac 1
XU1 N003 N002 OUT +V 0 LT6234
.ac oct 100 100K 10Meg
* Single Supply, Low Noise, Low Power, Bandpass Filter with Gain=10
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6236.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 5K
R2 N001 0 1K
V3 N003 0 SINE(0 .1 1K)
XU1 N003 N001 N002 +V -V NC_01 LT6236
.tran 3m
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6237.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 1K
R2 N001 0 1K
V3 N003 0 SINE(0 1 1K)
XU1 N003 N001 N002 +V -V LT6237
.tran 3m
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6238.asc
V1 +V 0 5
V2 -V 0 -5
R1 N002 N001 1K
R2 N001 0 1K
V3 N003 0 SINE(0 1 1K)
XU1 N003 N001 N002 +V -V LT6237
.tran 3m
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6240.asc
V1 +V 0 5
V2 -V 0 -5
V3 IN 0 PULSE(-1 1 0 1n 1n 100u 200u)
R1 OUT 0 1K
C1 OUT 0 5p
XU1 IN OUT +V -V OUT LTC6241
.tran 1m
.lib LTC4.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6241.asc
V1 +V 0 5
V2 -V 0 -5
V3 IN 0 PULSE(-1 1 0 1n 1n 100u 200u)
XU1 IN OUT +V -V OUT LTC6241
R1 OUT 0 1K
C1 OUT 0 5p
.tran 1m
.lib LTC4.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6242.asc
V1 +V 0 5
V2 -V 0 -5
V3 IN 0 PULSE(-1 1 0 1n 1n 100u 200u)
R1 OUT 0 1K
C1 OUT 0 5p
XU1 IN OUT +V -V OUT LTC6241
.tran 1m
.lib LTC4.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6244.asc
V1 +V 0 2.5
V2 -V 0 -2.5
XU1 IN OUT +V -V OUT LTC6244
V3 IN 0 PULSE(-1 1 0 1n 1n 10u 20u)
.tran 100u
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6244HV.asc
V1 +V 0 5
V2 -V 0 -5
XU1 IN OUT +V -V OUT LTC6244
V3 IN 0 PULSE(-1 1 0 1n 1n 10u 20u)
.tran 100u
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6246.asc
V1 +V 0 5
V2 N002 0 2.5
V3 IN N002 PULSE(200m -200m 200n 10n 10n 200n 400n 10)
R1 OUT 0 1K
C1 OUT 0 47p
R2 N001 IN 1K
R3 OUT N001 1K
C2 OUT N001 2.7p
V4 N003 0 5
XU1 OUT 0 N002 N001 N003 +V LTC6246
.tran 2u
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6247.asc
V1 IN 0 AC 1
R2 N001 0 50
R3 N002 N001 1.5K
V2 +V 0 2.5
V3 -V 0 -2.5
R1 N004 N003 1K
R4 OUT N004 30K
C1 N003 0 660n
XU1 N002 -V IN N001 +V LTC6247
XU2 OUT -V N002 N004 +V LTC6247
.ac dec 250 10K 20Meg
* 60dB 5.5 MHz Gain Block
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6248.asc
V1 +V 0 3
R1 OUT- N001 1K
R2 OUT+ N005 1K
C1 OUT- N001 68p
R3 OUT- N002 1K
C2 N005 0 68p
R4 N002 OUT+ 1K
V2 N003 0 PULSE(0 1 0 10n 10n 5u 10us 25)
R5 N001 IN+ 1K
R6 IN- N005 1K
V3 N004 0 1
E1 IN+ 0 N003 0 0.5
E2 0 IN- N003 N006 0.5
V4 N006 0 1
XU1 OUT- 0 N005 N001 +V LTC6247
XU2 OUT+ 0 N004 N002 +V LTC6247
.tran 50u
* 5MHz Differential Amplifier
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6252.asc
V2 +V 0 5
V4 IN 0 SINE(2.5 1 250K)
XU1 OUT 0 IN OUT NC_01 +V LTC6252
.tran 500u
.lib LTC4.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6253-7.asc
XU1 N008 V- IN- N007 V+ V+ LTC6253-7
V1 V+ 0 1.65
V2 V- 0 -1.65
R1 N001 N003 1.2K
XU2 N001 V- IN+ N003 V+ V+ LTC6253-7
R2 N003 N005 30.1
R3 N005 N007 30.1
R4 N008 N007 1.2K
XU3 OUT V- N002 N006 V+ LTC6253
R5 N002 N001 750
R6 0 N002 750
R7 N006 N008 750
R8 OUT N006 750
C1 N005 N004 15p
R9 N004 0 200
V3 IN- 0 0
V4 IN+ IN- AC 1
.ac oct 50 10k 400Meg
* High Speed Low Voltage Instrumentation Amplifier
.lib LTC4.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6253.asc
V2 +V 0 5
V4 IN 0 SINE(2.5 1 250K)
R1 OUT+ N001 1K
R2 N001 IN 1K
R3 OUT- N002 1K
R4 N002 IN 1K
R5 N003 +V 1K
R6 0 N003 1K
C1 N003 0 0.1µ
XU1 OUT+ 0 IN N001 +V LTC6253
XU2 OUT- 0 N003 N002 +V LTC6253
.tran 25u
* Single-ended in to differential out
.lib LTC4.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6254.asc
V2 +V 0 5
V4 IN 0 SINE(2.5 1 250K)
R1 OUT+ N001 1K
R2 N001 IN 1K
R3 OUT- N002 1K
R4 N002 IN 1K
R5 N003 +V 1K
R6 0 N003 1K
C1 N003 0 0.1µ
XU1 OUT+ 0 IN N001 +V LTC6253
XU2 OUT- 0 N003 N002 +V LTC6253
.tran 25u
* Single-ended in to differential out
.lib LTC4.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6255.asc
V2 +V 0 5
V4 IN 0 SINE(2.5 1 25K)
XU1 IN OUT+ +V 0 OUT+ NC_01 LTC6255
.tran 250u
.lib LTC4.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6258.asc
V1 +V 0 5
XU1 N006 N002 OUT +V 0 +V LTC6258
R1 OUT N002 21K
C1 OUT N001 4.7n
C2 N002 N001 4.7n
R2 N001 N005 10K
R3 N005 N004 10K
R4 N001 0 562
C3 N005 0 4.7n
C4 N006 0 1µ
R5 N006 0 499K
R6 +V N006 499K
XU2 N003 0 N007 N008 +V N004 LTC6992-1
R7 N007 N003 154K
R8 N003 0 154K
R9 +V N008 976K
R10 N008 0 182K
.tran 0 4.5m 3.5m
* Low Power 10 KHz Sinewave Generator
.lib LTC3.lib
.lib LTC6992-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6259.asc
V1 +V 0 5
R1 OUT N002 21K
C1 OUT N001 4.7n
C2 N002 N001 4.7n
R2 N001 N005 10K
R3 N005 N004 10K
R4 N001 0 562
C3 N005 0 4.7n
C4 N006 0 1µ
R5 N006 0 499K
R6 +V N006 499K
XU2 N003 0 N007 N008 +V N004 LTC6992-1
R7 N007 N003 154K
R8 N003 0 154K
R9 +V N008 976K
R10 N008 0 182K
XU1 N006 N002 OUT +V 0 +V LTC6258
.tran 0 4.5m 3.5m
* Low Power 10 KHz Sinewave Generator
.lib LTC3.lib
.lib LTC6992-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6260.asc
V1 +V 0 5
R1 OUT N002 21K
C1 OUT N001 4.7n
C2 N002 N001 4.7n
R2 N001 N005 10K
R3 N005 N004 10K
R4 N001 0 562
C3 N005 0 4.7n
C4 N006 0 1µ
R5 N006 0 499K
R6 +V N006 499K
XU2 N003 0 N007 N008 +V N004 LTC6992-1
R7 N007 N003 154K
R8 N003 0 154K
R9 +V N008 976K
R10 N008 0 182K
XU1 N006 N002 OUT +V 0 +V LTC6258
.tran 0 4.5m 3.5m
* Low Power 10 KHz Sinewave Generator
.lib LTC3.lib
.lib LTC6992-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6261.asc
V1 +V 0 3.3
V3 IN 0 1.5 AC 1
XU1 N004 N002 OUT +V 0 +V LTC6261
C2 OUT N002 47p
R1 N002 N001 5.54K
R2 OUT N001 15.4K
R3 N001 N003 7.7K
C1 N001 0 470p
C3 N003 0 470p
R4 N003 IN 7.7K
V4 N004 0 1.5
* Third Order Butterworth Filter
.ac oct 8 1K 2Meg
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6262.asc
V1 +V 0 3.3
V3 IN 0 1.5 AC 1
C2 OUT N002 47p
R1 N002 N001 5.54K
R2 OUT N001 15.4K
R3 N001 N003 7.7K
C1 N001 0 470p
C3 N003 0 470p
R4 N003 IN 7.7K
V4 N004 0 1.5
XU1 N004 N002 OUT +V 0 +V LTC6261
* Third Order Butterworth Filter
.ac oct 8 1K 2Meg
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6263.asc
V1 +V 0 3.3
V3 IN 0 1.5 AC 1
C2 OUT N002 47p
R1 N002 N001 5.54K
R2 OUT N001 15.4K
R3 N001 N003 7.7K
C1 N001 0 470p
C3 N003 0 470p
R4 N003 IN 7.7K
V4 N004 0 1.5
XU1 N004 N002 OUT +V 0 +V LTC6261
* Third Order Butterworth Filter
.ac oct 8 1K 2Meg
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6268-10.asc
V1 +V 0 2.25
V2 -V 0 -2.75
V3 N003 0 PULSE(-10m 10m 0 1n 1n 50n 100n)
C1 N002 0 2.7p
R1 N002 0 1K
XU1 N003 N001 N002 +V -V +V LTC6268-10
R2 N002 N001 900
R3 N001 0 100
.tran 200n
.lib LTC2.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6268.asc
V1 +V 0 2.5
V2 -V 0 -2.5
R3 Out N001 20K
XU1 0 N001 Out +V -V +V LTC6268
I1 +V N001 0 AC 1
Cparasitic Out N001 150f
C3 +V N001 700f
.ac oct 10 10K 1G
* PhotoDiode
* FCI-125G-006
* 20K Ohm Gain Trans-Impedance Amplifier
.lib LTC2.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6269-10.asc
V1 +V 0 2.25
V2 -V 0 -2.75
V3 N003 0 PULSE(-10m 10m 0 1n 1n 50n 100n)
C1 N002 0 2.7p
R1 N002 0 1K
R2 N002 N001 900
R3 N001 0 100
XU1 N003 N001 N002 +V -V +V LTC6268-10
.tran 200n
.lib LTC2.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6269.asc
V1 +V 0 2.5
V2 -V 0 -2.5
R3 Out N001 20K
I1 +V N001 0 AC 1
Cparasitic Out N001 150f
C3 +V N001 700f
XU1 0 N001 Out +V -V +V LTC6268
.ac oct 10 10K 1G
* PhotoDiode
* FCI-125G-006
* 20K Ohm Gain Trans-Impedance Amplifier
.lib LTC2.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6274.asc
V1 +V 0 15
V2 -V 0 -15
R1 N003 N002 1K
V3 N001 0 SINE(0 10 3Meg)
R2 N002 N001 1K
XU1 0 N002 +V -V N003 LT6275
.tran 10u
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6275.asc
XU1 0 N002 +V -V N003 LT6275
V1 +V 0 15
V2 -V 0 -15
R1 N003 N002 1K
V3 N001 0 SINE(0 10 3Meg)
R2 N002 N001 1K
.tran 10u
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6300.asc
V1 +V 0 15
V2 -V 0 -15
R1 N002 N001 10K
R2 N001 0 1K
V3 N003 0 SINE(0 .1 1Meg)
XU1 N003 N001 +V -V N002 +V 0 LT1794
.tran 3u
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6301.asc
V1 +V 0 15
V2 -V 0 -15
R1 N002 N001 10K
R2 N001 0 1K
V3 N003 0 SINE(0 .1 1Meg)
XU1 N003 N001 +V -V N002 +V 0 LT1794
.tran 3u
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6350.asc
V1 -V 0 -5
V2 N002 0 2
V3 N001 0 SINE(2 2 100K)
R1 N003 N002 499
XU1 OUT1 N003 +V OUT1 OUT2 -V +V N001 LT6350
C1 N003 0 0.1µ
V4 +V 0 5
.tran 50u
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6360.asc
V2 N001 0 5
XU1 N003 N003 N001 N001 N002 N002 NC_01 IN 0 LTC6360
V1 IN 0 SINE(2.5 1 300K)
C1 OUT 0 330p
C2 N002 0 1.1µ
R1 N003 OUT 10
.tran 50u
.lib LTC6360.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6362.asc
XU1 N002 N005 N004 N003 N007 0 NC_01 N006 LTC6362
R1 N003 N002 1K
R2 N002 N001 1K
R3 N007 N006 1K
R4 N006 0 1K
V1 N001 0 SINE(0 1 250K) AC 1
V2 N004 0 5
C1 N005 0 .1µ
.tran 100u
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6363-.5.asc
V1 +V 0 6
V2 -V 0 -1
V3 IN 0 SINE(0 500m 250K)
C1 N001 0 .1µ
XU1 0 N001 +V +OUT -OUT -V +V IN LTC6363-.5
.tran 20u
.lib LTC2.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6363-1.asc
V1 +V 0 6
V2 -V 0 -1
XU1 0 N001 +V +OUT -OUT -V +V IN LTC6363-1
V3 IN 0 SINE(0 500m 250K)
C1 N001 0 .1µ
.tran 20u
.lib LTC2.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6363-2.asc
V1 +V 0 6
V2 -V 0 -1
V3 IN 0 SINE(0 500m 250K)
C1 N001 0 .1µ
XU1 0 N001 +V +OUT -OUT -V +V IN LTC6363-2
.tran 20u
.lib LTC2.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6363.asc
R1 N003 N002 1K
R2 N002 N001 1K
R3 N006 N005 1K
R4 N005 0 1K
V1 N001 0 SINE(0 1 250K)
V2 +V 0 10
C1 N004 0 .1µ
XU1 N002 N004 +V N003 N006 0 NC_01 N005 LTC6363
.tran 100u
.lib LTC2.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6370.asc
V1 +V 0 15
V2 -V 0 -15
R1 N004 N005 243
R2 N001 N002 350
R3 N001 N003 350
R4 N002 0 R=V(RVAL)
R5 N003 0 350
V3 N001 0 10
V4 RVAL 0 PWL(0 350 1m 345 1.1m 345 1.5m 355)
XU1 N005 N002 N003 -V 0 OUT +V N004 LT6370
.tran 10m
* Precision Bridge Transducer
* This circuit simulates a transducer, R4,\nresistance change of +/-5? around the nominal\n350? and shows the transient response
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6372-0.2.asc
V1 +V 0 15
V2 -V 0 -15
V5 N001 0 5
XU1 N004 0 N002 -V 0 OUT +V N003 N004 N003 N001 N001 0 LT6372-0.2
V4 N002 0 SINE(0 10 1K)
.tran 10m
.lib LT6372-0.2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6372-1.asc
V1 +V 0 15
V2 -V 0 -15
R1 N005 N006 243
R2 N001 N003 350
R3 N001 N004 350
R4 N003 0 R=V(RVAL)
R5 N004 0 350
V3 N001 0 10
V4 RVAL 0 PWL(0 350 1m 345 1.1m 345 1.5m 355)
XU1 N006 N003 N004 -V 0 OUT +V N005 N006 N005 N002 N002 0 LT6372-1
V5 N002 0 5
.tran 10m
* Precision Bridge Transducer
* This circuit simulates a transducer, R4,\nresistance change of +/-5? around the nominal\n350? and shows the transient response\nincluding clamping action
.lib LTC2.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6373.asc
C1 N006 0 180p
V3 N005 0 {vocm}
VDD V+ 0 {VS/2}
VSS V- 0 {-VS/2}
R1 OutP OutN {RL}
E2 0 InN N004 0 0.5
E3 OutDiff 0 OutP OutN 1
V2 N001 0 5
V1 N003 0 5
V0 N002 0 0
C2 OutP OutN {CL}
Vin N004 0 SINE({vicm} {ampl} {sigfreq} 0 0 0) AC 1 0
E1 InP 0 N004 0 0.5
XU2 InN N002 N003 V+ V+ OutP OutN N005 N006 0 N001 InP V- LTC6373
.param VS=30
.param vicm=0
.param vocm=2.5
.param ampl=20
.param sigfreq=1k
.param CL=10p
.param RL=2k
.tran 2m
;.ac oct 8 10k 100MEG
* A2
* A1
* A0
* Gain (V/V)
* L
* 16
* H
* 8
* 4
* 2
* 1
* 0.5
* 0.25
* SHDN
* L
* L
* L
* L
* L
* L
* L
* L
* L
* L
* L
* H
* H
* H
* H
* H
* H
* H
* H
* H
* H
* H
.lib LTC6373.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6375.asc
XU1 N001 MP_01 0 0 0 0 NC_02 OUT +V 0 0 0 MP_03 N002 -V LT6375
V1 +V 0 15
V3 0 -V 15
Rload N002 0 500
Rsense N001 N002 10
V2 N001 0 PWL(0 0 10m 270 30m -270)
.tran 30m
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6376.asc
V1 +V 0 15
V3 0 -V 15
Rload N002 0 500
Rsense N001 N002 1
V2 N001 0 PWL(0 0 10m 220 30m -140)
XU1 N001 MP_01 0 0 0 0 NC_02 OUT +V 0 0 0 MP_03 N002 -V LT6376
.tran 30m
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6400-14.asc
V1 N004 0 SINE(0 100m 100Meg)
V2 N007 0 -1.5
V4 N001 0 1.5
XU1 0 0 N001 N002 N006 N007 N007 N004 N005 N003 LTC6400-14
.tran 100n
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6400-20.asc
V1 N004 0 SINE(0 10m 100Meg)
XU1 0 0 N001 N002 N006 N007 N007 N004 N005 N003 LTC6400-20
V2 N001 0 1.5
V3 N007 0 -1.5
.tran 100n
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6400-26.asc
V1 N004 0 SINE(0 10m 100Meg)
V2 N001 0 1.5
V3 N007 0 -1.5
XU1 0 0 N001 N002 N006 N007 N007 N004 N005 N003 LTC6400-26
.tran 100n
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6400-8.asc
V1 N004 0 SINE(0 100m 100Meg)
V2 N007 0 -1.5
V4 N001 0 1.5
XU1 0 0 N001 N002 N006 N007 N007 N004 N005 N003 LTC6400-8
.tran 100n
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6401-14.asc
V1 N004 0 SINE(0 100m 100Meg)
V2 N007 0 -1.5
V4 N001 0 1.5
XU1 0 0 N001 N002 N006 N007 N007 N004 N005 N003 LTC6401-14
.tran 100n
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6401-20.asc
V1 N004 0 SINE(0 10m 100Meg)
V2 N007 0 -1.5
V4 N001 0 1.5
XU1 0 0 N001 N002 N006 N007 N007 N004 N005 N003 LTC6401-20
.tran 100n
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6401-26.asc
V1 N004 0 SINE(0 10m 100Meg)
V2 N001 0 1.5
V3 N007 0 -1.5
XU1 0 0 N001 N002 N006 N007 N007 N004 N005 N003 LTC6401-26
.tran 100n
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6401-8.asc
V1 N004 0 SINE(0 10m 100Meg)
XU1 0 0 N001 N002 N006 N007 N007 N004 N005 N003 LTC6401-8
V4 N001 0 1.5
V2 N007 0 -1.5
.tran 100n
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6402-12.asc
V1 N001 0 5
V2 N003 0 2.2
XU1 N001 N003 N001 0 _OUT NC_01 NC_02 OUT 0 N001 0 0 N002 N002 N004 N004 LT6402-12
V3 N002 N004 SINE(0 .1 10Meg)
.tran 1u
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6402-20.asc
V1 N001 0 5
V2 N003 0 2.2
XU1 N001 N003 N001 0 _OUT NC_01 NC_02 OUT 0 N001 0 0 N002 N002 N004 N004 LT6402-20
V3 N002 N004 SINE(0 .1 10Meg)
.tran 1u
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6402-6.asc
V1 N001 0 5
V2 N003 0 2.2
XU1 N001 N003 N001 0 _OUT NC_01 NC_02 OUT 0 N001 0 0 N002 N002 N004 N004 LT6402-6
V3 N002 N004 SINE(0 .1 10Meg)
.tran 1u
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6403-1.asc
XU1 N007 N005 +V N008 N003 0 NC_01 N002 N006 N004 LTC6403-1
V1 +V 0 3
R1 N003 N002 402
R2 N008 N007 402
R3 N007 0 422
R4 N002 N001 422
V2 N001 0 sine(0 1 1Meg)
C1 N005 0 .01µ
.tran 10u
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6404-1.asc
V1 N004 0 SINE(0 10m 10Meg)
V2 N003 0 3.3
R1 N002 N001 100
R2 N009 N008 100
R3 N001 N004 93.1
R4 N008 0 93.1
C1 N006 0 .1µ
XU1 N008 N006 N003 N009 N002 0 N003 N001 N005 N007 LTC6404-1
.tran 1u
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6404-2.asc
V1 N004 0 SINE(0 10m 10Meg)
V2 N003 0 3.3
R1 N002 N001 200
R2 N009 N008 200
R3 N001 N004 100
R4 N008 0 100
C1 N006 0 .1µ
XU1 N008 N006 N003 N009 N002 0 N003 N001 N005 N007 LTC6404-2
.tran 1u
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6404-4.asc
V1 N004 0 SINE(0 10m 10Meg)
V2 N003 0 3.3
R1 N002 N001 400
R2 N009 N008 400
R3 N001 N004 100
R4 N008 0 100
C1 N006 0 .1µ
XU1 N008 N006 N003 N009 N002 0 N003 N001 N005 N007 LTC6404-4
.tran 1u
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6405.asc
V1 +V 0 5
R1 N003 N002 402
R2 N008 N007 402
R3 N007 0 100
R4 N002 N001 100
V2 N001 0 sine(0 .5 1Meg)
C1 N005 0 .1µ
XU1 N007 N005 +V N008 N003 0 NC_01 N002 N004 N006 LTC6405
.tran 10u
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6406.asc
V1 +V 0 3
R1 N003 N002 402
R2 N008 N007 402
R3 N007 0 100
R4 N002 N001 100
V2 N001 0 sine(0 .2 1Meg)
C1 N005 0 .1µ
XU1 N007 N005 +V N008 N003 0 NC_01 N002 N004 N006 LTC6406
.tran 10u
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6409.asc
V3 N003 0 PULSE(-.1 .1 .5n .01n .01n 6n 12n)
V1 N004 0 5
R1 N002 N001 150
R2 N001 N003 150
R3 N007 N006 150
R4 N006 0 150
C1 N005 0 .1µ
XU1 N007 N006 N008 N004 N005 N001 N002 0 LTC6409
C2 N002 N001 1.3p
C3 N007 N006 1.3p
.tran 30n
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6411.asc
V1 +V 0 5
V2 -V 0 -5
V3 N001 0 SIN(0 1 10Meg)
R1 0 OUTR 150
XU1 -V OUTG +V OUTR 0 0 N001 0 0 N001 LT6411
.tran 1u
.lib LTC4.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6416.asc
V1 N001 0 3.6
V3 N005 0 3.6
V4 N006 0 PULSE(0 500m 10n .1n .1n 20n 40n)
R4 P001 N003 50
C2 N004 P001 .1µ
C1 N007 P002 .1µ
R1 P002 N008 50
E1 N003 0 N006 0 .5
E2 N008 0 0 N006 .5
V2 N002 0 1.25
XU1 N002 N005 N004 N007 0 0 OUT- OUT+ N001 LTC6416
.tran 50n
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6417.asc
V1 N001 0 5
V2 N007 0 1
V3 N004 0 PULSE(0 500m 10n .1n .1n 20n 40n)
R1 P001 N002 50
R2 N008 0 1K
C1 P002 0 2.2µ
C2 N003 P001 .1µ
C3 N005 P003 .1µ
R3 P003 N006 50
E1 N002 0 N004 0 .5
E2 N006 0 0 N004 .5
XU1 N001 0 N003 N005 OUT+ OUT- N007 N001 N001 P002 N008 LTC6417
.tran 50n
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6419.asc
V3 N003 0 PULSE(-.1 .1 .5n .01n .01n 6n 12n)
V1 N004 0 5
R1 N002 N001 150
R2 N001 N003 150
R3 N007 N006 150
R4 N006 0 150
C1 N005 0 .1µ
C2 N002 N001 1.3p
C3 N007 N006 1.3p
XU1 N007 N006 N008 N004 N005 N001 N002 0 LTC6409
.tran 30n
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6550.asc
V1 +V 0 5
V2 -V 0 -5
XU1 N001 0 +V -V N002 LT6550
V3 N001 0 SINE(0 1 1K)
.tran 3m
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6551.asc
V1 +V 0 5
V2 -V 0 -5
V3 N001 0 SINE(-2.5 1 1K)
XU1 N001 -V +V N002 LT6551
.tran 3m
.lib LTC2.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6552.asc
V1 +V 0 5
V2 -V 0 -5
V3 N001 0 SINE(0 1 100K)
R1 OUT N002 500
C1 OUT N002 .1p
R2 N002 0 500
XU1 0 0 N001 -V +V OUT +V N002 LT6552
.tran 100u
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6553.asc
V1 +V 0 5
V2 -V 0 -5
XU1 0 0 IN 0 0 0 0 -V OUTB +V OUTG OUTR LT6553
V3 IN 0 AC 1
R1 0 OUTR 150
.ac dec 100 100K 1G
.lib LTC4.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6554.asc
V1 +V 0 5
V2 -V 0 -5
V3 IN 0 SIN(0 1 10Meg) AC 1
R1 0 OUTR 1K
XU1 0 0 +V -V IN 0 0 OUTR OUTG OUTB LT6554
C1 0 OUTR .1p
.ac dec 50 10Meg 1G
.lib LTC4.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6557.asc
V1 N001 0 5
XU1 0 0 N002 0 N004 0 N006 0 N001 OUT N001 N005 N001 N003 N001 N007 LT6557
R1 N007 0 350
C1 N002 0 .1µ
C2 N004 0 .1µ
C3 N006 IN .1µ
V2 IN 0 SINE(0 .1 10Meg)
.tran 1u
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6558.asc
V1 N001 0 5
R1 N007 0 350
C1 N002 0 .1µ
C2 N004 0 .1µ
XU1 0 0 N002 0 N004 0 N006 0 N001 OUT N001 N005 N001 N003 N001 N007 LT6558
C3 N006 IN .1µ
V2 IN 0 SINE(0 0.1 10Meg)
.tran 1u
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6559.asc
V1 +V 0 5
V2 -V 0 -5
XU1 IN N001 +V -V OUT -V LT6559
R1 OUT 0 150
R2 OUT N001 301
R3 N001 0 182
V3 IN 0 PULSE(-1 1 0 .1n .1n 10u 20u)
.tran 100u
.lib LTC5.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6560.asc
V1 N001 0 5
C1 IN1 0 4p
R1 OUT N002 50
I1 IN1 0 PULSE(0 30u 1.5n .1n .1n 6.5n 60n)
R2 OUT 0 50
XU1 N001 MP_01 MP_02 MP_03 IN1 N003 MP_04 MP_05 MP_06 MP_07 N001 N004 MP_08 NC_09 N002 MP_10 0 LTC6560
C2 N003 0 1µ
V2 N004 0 PWL(0 5 10n 5 +5n 0)
.tran 150n
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6561.asc
C10 IN2 0 4p
XU2 N001 N001 N001 N010 N011 N012 N013 0 NC_01 NC_02 NC_03 IN2 N009 N001 N003 NC_04 LTC6561
V1 N001 0 5
C1 N002 0 1µ
C2 N004 0 1µ
C3 N005 0 1µ
C4 N006 0 1µ
C5 IN1 0 4p
XU1 N001 0 N001 N002 N004 N005 N006 0 IN1 NC_05 NC_06 NC_07 N007 0 N003 NC_08 LTC6561
R2 OUT N003 50
A1 N008 0 0 0 0 N009 N007 0 BUF Ref=.5 Trise=1n Vlow=0 Vhigh=5
V4 N008 0 PWL(0 0 50n 0 +.1n 1)
I3 IN1 0 PULSE(0 30u 1.5n .1n .1n 6.5n 300n)
I4 IN2 0 PULSE(0 20u 100n .1n .1n 6.5n 300n)
R3 OUT 0 50
C6 N010 0 1µ
C7 N011 0 1µ
C8 N012 0 1µ
C9 N013 0 1µ
.tran 200n
* Current Inputs from Avalance Photodiodes\nTop instance In1 selected \nBottom instance In4 selected
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\660.asc
XU1 NC_01 N001 0 N004 OUT N003 N002 IN LTC660
C1 N001 N004 150µ
V1 IN 0 5
C2 OUT 0 150µ
Rload OUT 0 43.7
.tran 10m startup
.lib LTC660.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6600-10.asc
V1 N008 0 2.5
V2 N001 0 PULSE(0 .5 300n 10n 10n 50u 100u)
E1 N003 0 N001 0 .5
E2 0 N002 N001 0 .5
R1 N004 N006 200
R2 N005 N007 200
V3 0 N009 2.5
R3 N002 N004 200
R4 N003 N005 200
C1 N005 N004 82p
XU1 N006 0 N008 N010 N011 N009 0 N007 LT6600-10
.tran 900n
.lib LT6600-10.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6600-15.asc
V1 N008 0 -2.5
V2 N001 0 PULSE(0 500m 100n 5n 5n 10u 20u)
C1 0 N006 .01µ
V3 N007 0 2.5
R1 N002 N004 536
R2 N003 N005 536
E1 N003 0 N001 0 .5
E2 0 N002 N001 0 .5
XU1 N004 0 N007 N009 N010 N008 N006 N005 LT6600-15
.tran .5u
.lib LT6600-15.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6600-2.5.asc
V1 N008 0 2.5
V2 N001 0 PULSE(0 .5 1.5u 10n 10n 50u 100u)
XU1 N006 0 N008 N010 N011 N009 0 N007 LT6600-2.5
E1 N003 0 N001 0 .5
E2 0 N002 N001 0 .5
R1 N004 N006 787
R2 N005 N007 787
V3 0 N009 2.5
R3 N002 N004 787
R4 N003 N005 787
C1 N005 N004 80.9p
.tran 5u
.lib LT6600-2.5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6600-20.asc
V1 N008 0 2.5
V2 N001 0 PULSE(0 .5 300n 10n 10n 50u 100u)
E1 N003 0 N001 0 .5
E2 0 N002 N001 0 .5
R1 N004 N006 200
R2 N005 N007 200
V3 0 N009 2.5
R3 N002 N004 200
R4 N003 N005 200
C1 N005 N004 39p
XU1 N006 0 N008 N010 N011 N009 0 N007 LT6600-20
.tran 1u
.lib LT6600-20.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6600-5.asc
V1 N007 0 -2.5
V2 N001 0 PULSE(0 450m 400n 5n 5n 10u 20u)
C1 0 P001 .01µ
V3 N006 0 2.5
R1 N002 N004 806
R2 N003 N005 806
E1 N003 0 N001 0 .5
E2 0 N002 N001 0 .5
XU1 N004 0 N006 N008 N009 N007 P001 N005 LT6600-5
.tran 2u
.lib LT6600-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6601-1.asc
XU1 N001 N002 +V N005 N004 N004 N004 N004 N004 N004 N004 0 -V +V N001 N001 N001 N001 N001 N001 LTC6601-1
V1 +V 0 1.5
V2 -V 0 -1.5
E1 N002 0 N003 0 .5
E2 0 N005 N003 0 .5
E3 OUT 0 N004 N001 1
R1 0 N001 300
R2 0 N004 300
V3 N003 0 AC 1
.measure pt1 find V(out) at 1Meg
.measure pt2 find V(out) at 2Meg
.measure pt3 find V(out) at 5Meg
.measure pt4 find V(out) at 10Meg
.measure pt5 find V(out) at 14.45Meg
.measure pt6 find V(out) at 20Meg
.measure pt7 find V(out) at 50Meg
.ac oct 20 100K 100Meg
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6601-2.asc
V1 +V 0 1.5
V2 -V 0 -1.5
E1 N002 0 N003 0 .5
E2 0 N005 N003 0 .5
E3 OUT 0 N004 N001 1
R1 0 N001 300
R2 0 N004 300
V3 N003 0 AC 1
XU1 N001 N002 +V N005 N004 N004 N004 N004 N004 N004 N004 0 -V +V N001 N001 N001 N001 N001 N001 LTC6601-1
.measure pt1 find V(out) at 1Meg
.measure pt2 find V(out) at 2Meg
.measure pt3 find V(out) at 5Meg
.measure pt4 find V(out) at 10Meg
.measure pt5 find V(out) at 14.45Meg
.measure pt6 find V(out) at 20Meg
.measure pt7 find V(out) at 50Meg
.ac oct 20 100K 100Meg
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6605-10.asc
V1 +V 0 1.5
V2 -V 0 -1.5
E1 N001 0 N002 0 .5
E2 0 N006 N002 0 .5
E3 OUT 0 N005 N003 1
R1 0 N003 300
R2 0 N005 300
XU1 N001 N004 +V N004 N006 N005 0 -V +V N003 LTC6605-10
V3 N002 0 AC 1
.ac oct 20 100K 100Meg
.measure pt1 find V(out) at 5Meg
.measure pt2 find V(out) at 7.5Meg
.measure pt3 find V(out) at 10Meg
.measure pt4 find V(out) at 20Meg
.measure pt5 find V(out) at 50Meg
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6605-14.asc
V1 +V 0 1.5
V2 -V 0 -1.5
E1 N001 0 N002 0 .5
E2 0 N006 N002 0 .5
E3 OUT 0 N005 N003 1
R1 0 N003 300
R2 0 N005 300
XU1 N001 N004 +V N004 N006 N005 0 -V +V N003 LTC6605-14
V3 N002 0 AC 1
.ac oct 20 100K 200Meg
.measure pt1 find V(out) at 7Meg
.measure pt2 find V(out) at 10.5Meg
.measure pt3 find V(out) at  14Meg
.measure pt4 find V(out) at 28Meg
.measure pt5 find V(out) at 70Meg
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6605-7.asc
V1 +V 0 1.5
V2 -V 0 -1.5
E1 N001 0 N002 0 .5
E2 0 N006 N002 0 .5
E3 OUT 0 N005 N003 1
R1 0 N003 300
R2 0 N005 300
XU1 N001 N004 +V N004 N006 N005 0 -V +V N003 LTC6605-7
V3 N002 0 AC 1
.ac oct 20 100K 100Meg
.measure pt1 find V(out) at 3.5Meg
.measure pt2 find V(out) at 5.25Meg
.measure pt3 find V(out) at 7Meg
.measure pt4 find V(out) at 14Meg
.measure pt5 find V(out) at 35Meg
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6650.asc
V1 N001 0 5
XU1 N001 0 OUT OUT LT6650
C1 OUT 0 1µ Rser=5
I1 OUT 0 pulse(100u -100u 200u 10u 10u 800u 1.6m)
.tran 2m
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6654-1.25.asc
V1 IN 0 2
C1 OUT 0 1µ
S1 0 OUT N002 0 5mA
V2 N002 0 PULSE(0 1 600u 10n 10n 200u 10m)
S2 OUT IN N001 0 5mA
V3 N001 0 PULSE(0 1 100u 10n 10n 200u 10m)
XU1 0 IN OUT LT6654-1.25
.tran 1m
.model 5mA SW(Ron=10 Roff=1Meg Vt=.5 Vh=-.1 Ilimit=5m level=2)
* Turn on and off 5mA of sink current\nand then on and off 5mA of source current
.lib LT6654.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6654-2.048.asc
V1 IN 0 2.5
C1 OUT 0 1µ
S1 0 OUT N002 0 5mA
V2 N002 0 PULSE(0 1 600u 10n 10n 200u 10m)
S2 OUT IN N001 0 5mA
V3 N001 0 PULSE(0 1 100u 10n 10n 200u 10m)
XU1 0 IN OUT LT6654-2.048
.tran 1m
.model 5mA SW(Ron=10 Roff=1Meg Vt=.5 Vh=-.1 Ilimit=5m level=2)
* Turn on and off 5mA of sink current\nand then on and off 5mA of source current
.lib LT6654.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6654-2.5.asc
V1 IN 0 3
C1 OUT 0 1µ
XU1 0 IN OUT LT6654-2.5
S1 0 OUT N002 0 5mA
V2 N002 0 PULSE(0 1 600u 10n 10n 200u 10m)
S2 OUT IN N001 0 5mA
V3 N001 0 PULSE(0 1 100u 10n 10n 200u 10m)
.tran 1m
.model 5mA SW(Ron=10 Roff=1Meg Vt=.5 Vh=-.2 Ilimit=5m level=2)
* Turn on and off 5mA of sink current\nand then on and off 5mA of source current
.lib LT6654.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6654-3.3.asc
V1 IN 0 4
C1 OUT 0 1µ
S1 0 OUT N002 0 5mA
V2 N002 0 PULSE(0 1 600u 10n 10n 200u 10m)
S2 OUT IN N001 0 5mA
V3 N001 0 PULSE(0 1 100u 10n 10n 200u 10m)
XU1 0 IN OUT LT6654-3.3
.tran 1m
.model 5mA SW(Ron=10 Roff=1Meg Vt=.5 Vh=-.1 Ilimit=5m level=2)
* Turn on and off 5mA of sink current\nand then on and off 5mA of source current
.lib LT6654.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6654-3.asc
V1 IN 0 4
C1 OUT 0 1µ
S1 0 OUT N002 0 5mA
V2 N002 0 PULSE(0 1 600u 10n 10n 200u 10m)
S2 OUT IN N001 0 5mA
V3 N001 0 PULSE(0 1 100u 10n 10n 200u 10m)
XU1 0 IN OUT LT6654-3
.tran 1m
.model 5mA SW(Ron=10 Roff=1Meg Vt=.5 Vh=-.1 Ilimit=5m level=2)
* Turn on and off 5mA of sink current\nand then on and off 5mA of source current
.lib LT6654.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6654-4.096.asc
V1 IN 0 5
C1 OUT 0 1µ
S1 0 OUT N002 0 5mA
V2 N002 0 PULSE(0 1 600u 10n 10n 200u 10m)
S2 OUT IN N001 0 5mA
V3 N001 0 PULSE(0 1 100u 10n 10n 200u 10m)
XU1 0 IN OUT LT6654-4.096
.tran 1m
.model 5mA SW(Ron=10 Roff=1Meg Vt=.5 Vh=-.1 Ilimit=5m level=2)\
* Turn on and off 5mA of sink current\nand then on and off 5mA of source current
.lib LT6654.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6654-5.asc
V1 IN 0 6
C1 OUT 0 1µ
S1 0 OUT N002 0 5mA
V2 N002 0 PULSE(0 1 600u 10n 10n 200u 10m)
S2 OUT IN N001 0 5mA
V3 N001 0 PULSE(0 1 100u 10n 10n 200u 10m)
XU1 0 IN OUT LT6654-5
.tran 1m
.model 5mA SW(Ron=10 Roff=1Meg Vt=.5 Vh=-.1 Ilimit=5m level=2)
* Turn on and off 5mA of sink current\nand then on and off 5mA of source current
.lib LT6654.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6655-1.25.asc
V1 IN 0 3
C1 OUT 0 3.3µ
S1 0 OUT N002 0 5mA
V2 N002 0 PULSE(0 1 600u 10n 10n 200u 10m)
S2 OUT IN N001 0 5mA
V3 N001 0 PULSE(0 1 100u 10n 10n 200u 10m)
XU1 IN IN 0 OUT OUT LTC6655-1.25
.tran 1m
.model 5mA SW(Ron=10 Roff=1G Vt=.5 Vh=-.2 Ilimit=5m level=2)
* Turn on and off 5mA of sink current\nand then on and off 5mA of source current
.lib LTC6655.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6655-2.048.asc
V1 IN 0 3
C1 OUT 0 3.3µ
S1 0 OUT N002 0 5mA
V2 N002 0 PULSE(0 1 600u 10n 10n 200u 10m)
S2 OUT IN N001 0 5mA
V3 N001 0 PULSE(0 1 100u 10n 10n 200u 10m)
XU1 IN IN 0 OUT OUT LTC6655-2.048
.tran 1m
.model 5mA SW(Ron=10 Roff=1G Vt=.5 Vh=-.2 Ilimit=5m level=2)
* Turn on and off 5mA of sink current\nand then on and off 5mA of source current
.lib LTC6655.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6655-2.5.asc
V1 IN 0 3
C1 OUT 0 3.3µ
S1 0 OUT N002 0 5mA
V2 N002 0 PULSE(0 1 600u 10n 10n 200u 10m)
S2 OUT IN N001 0 5mA
V3 N001 0 PULSE(0 1 100u 10n 10n 200u 10m)
XU1 IN IN 0 OUT OUT LTC6655-2.5
.tran 1m
.model 5mA SW(Ron=10 Roff=1G Vt=.5 Vh=-.2 Ilimit=5m level=2)
* Turn on and off 5mA of sink current\nand then on and off 5mA of source current
.lib LTC6655.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6655-3.3.asc
V1 IN 0 3.8
C1 OUT 0 3.3µ
S1 0 OUT N002 0 5mA
V2 N002 0 PULSE(0 1 600u 10n 10n 200u 10m)
S2 OUT IN N001 0 5mA
V3 N001 0 PULSE(0 1 100u 10n 10n 200u 10m)
XU1 IN IN 0 OUT OUT LTC6655-3.3
.tran 1m
.model 5mA SW(Ron=10 Roff=1G Vt=.5 Vh=-.2 Ilimit=5m level=2)
* Turn on and off 5mA of sink current\nand then on and off 5mA of source current
.lib LTC6655.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6655-3.asc
V1 IN 0 3.5
C1 OUT 0 3.3µ
S1 0 OUT N002 0 5mA
V2 N002 0 PULSE(0 1 600u 10n 10n 200u 10m)
S2 OUT IN N001 0 5mA
V3 N001 0 PULSE(0 1 100u 10n 10n 200u 10m)
XU1 IN IN 0 OUT OUT LTC6655-3
.tran 1m
.model 5mA SW(Ron=10 Roff=1G Vt=.5 Vh=-.2 Ilimit=5m level=2)
* Turn on and off 5mA of sink current\nand then on and off 5mA of source current
.lib LTC6655.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6655-4.096.asc
V1 IN 0 4.6
C1 OUT 0 3.3µ
S1 0 OUT N002 0 5mA
V2 N002 0 PULSE(0 1 600u 10n 10n 200u 10m)
S2 OUT IN N001 0 5mA
V3 N001 0 PULSE(0 1 100u 10n 10n 200u 10m)
XU1 IN IN 0 OUT OUT LTC6655-4.096
.tran 1m
.model 5mA SW(Ron=10 Roff=1G Vt=.5 Vh=-.2 Ilimit=5m level=2)
* Turn on and off 5mA of sink current\nand then on and off 5mA of source current
.lib LTC6655.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6655-5.asc
V1 IN 0 5.5
C1 OUT 0 3.3µ
S1 0 OUT N002 0 5mA
V2 N002 0 PULSE(0 1 600u 10n 10n 200u 10m)
S2 OUT IN N001 0 5mA
V3 N001 0 PULSE(0 1 100u 10n 10n 200u 10m)
XU1 IN IN 0 OUT OUT LTC6655-5
.tran 1m
.model 5mA SW(Ron=10 Roff=1G Vt=.5 Vh=-.2 Ilimit=5m level=2)
* Turn on and off 5mA of sink current\nand then on and off 5mA of source current
.lib LTC6655.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6656-1.25.asc
C1 N002 0 1µ
V1 N001 0 PWL(0 0 1m 0 +100n 1.75)
XU1 0 N001 N002 LT6656-1.25
.tran 20m
.lib LT6656.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6656-2.048.asc
C1 N002 0 1µ
V1 N001 0 PWL(0 0 1m 0 +100n 2.55)
XU1 0 N001 N002 LT6656-2.048
.tran 20m
.lib LT6656.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6656-2.5.asc
C1 N002 0 1µ
V1 N001 0 PWL(0 0 1m 0 +100n 3)
XU1 0 N001 N002 LT6656-2.5
.tran 20m
.lib LT6656.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6656-3.3.asc
C1 N002 0 1µ
V1 N001 0 PWL(0 0 1m 0 +100n 3.8)
XU1 0 N001 N002 LT6656-3.3
.tran 20m
.lib LT6656.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6656-3.asc
C1 N002 0 1µ
V1 N001 0 PWL(0 0 1m 0 +100n 3.5)
XU1 0 N001 N002 LT6656-3
.tran 20m
.lib LT6656.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6656-4.096.asc
C1 N002 0 1µ
V1 N001 0 PWL(0 0 1m 0 +100n 4.6)
XU1 0 N001 N002 LT6656-4.096
.tran 50m
.lib LT6656.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6656-5.asc
C1 N002 0 1µ
V1 N001 0 PWL(0 0 1m 0 +100n 5.5)
XU1 0 N001 N002 LT6656-5
.tran 50m
.lib LT6656.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6657-1.25.asc
C1 OUT 0 1µ
V1 IN 0 PWL(0 0 3m 3 7m 3 10m 0)
R1 OUT 0 250
C2 IN 0 .1µ
XU1 IN IN OUT 0 LT6657-1.25
.tran 10m
.lib LT6657.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6657-2.5.asc
C1 OUT 0 1µ
V1 IN 0 PWL(0 0 3m 3 7m 3 10m 0)
R1 OUT 0 250
C2 IN 0 .1µ
XU1 IN IN OUT 0 LT6657-2.5
.tran 10m
.lib LT6657.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6657-3.asc
C1 OUT 0 1µ
V1 IN 0 PWL(0 0 3m 3.5 7m 3.5 10m 0)
R1 OUT 0 500
C2 IN 0 .1µ
XU1 IN IN OUT 0 LT6657-3
.tran 10m
.lib LT6657.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6657-4.096.asc
C1 OUT 0 1µ
V1 IN 0 PWL(0 0 3m 4.6 7m 4.6 10m 0)
R1 OUT 0 1K
C2 IN 0 .1µ
XU1 IN IN OUT 0 LT6657-4.096
.tran 10m
.lib LT6657.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6657-5.asc
C1 OUT 0 1µ
V1 IN 0 PWL(0 0 3m 5.5 7m 5.5 10m 0)
R1 OUT 0 1K
C2 IN 0 .1µ
XU2 IN IN OUT 0 LT6657-5
.tran 10m
.lib LT6657.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6658-1.2.asc
C1 N001 0 1µ
V3 IN 0 PWL(0 0 100u 0 +2u 4.5)
C2 OUT2 0 1µ
C3 OUT1 0 1µ
XU1 IN IN IN IN N001 OUT1 OUT1 OUT2 OUT2 0 N002 LT6658-1.2
.tran 500u
.lib LT6658.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6658-1.8.asc
C1 N001 0 1µ
V3 IN 0 PWL(0 0 100u 0 +2u 4.5)
C2 OUT2 0 1µ
C3 OUT1 0 1µ
XU1 IN IN IN IN N001 OUT1 OUT1 OUT2 OUT2 0 N002 LT6658-1.8
.tran 500u
.lib LT6658.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6658-2.5.asc
C1 N001 0 1µ
V3 IN 0 PWL(0 0 100u 0 +2u 5)
XU1 IN IN IN IN N001 OUT1 OUT1 OUT2 OUT2 0 N002 LT6658-2.5
C2 OUT2 0 1µ
C3 OUT1 0 1µ
.tran 500u
.lib LT6658.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6658-3.3.asc
C1 N001 0 1µ
V3 IN 0 PWL(0 0 100u 0 +2u 5.8)
C2 OUT2 0 1µ
C3 OUT1 0 1µ
XU1 IN IN IN IN N001 OUT1 OUT1 OUT2 OUT2 0 N002 LT6658-3.3
.tran 500u
.lib LT6658.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6658-3.asc
C1 N001 0 1µ
V3 IN 0 PWL(0 0 100u 0 +2u 5.5)
C2 OUT2 0 1µ
C3 OUT1 0 1µ
XU1 IN IN IN IN N001 OUT1 OUT1 OUT2 OUT2 0 N002 LT6658-3
.tran 500u
.lib LT6658.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6658-5.asc
C1 N001 0 1µ
V3 IN 0 PWL(0 0 100u 0 +2u 7.5)
C2 OUT2 0 1µ
C3 OUT1 0 1µ
XU2 IN IN IN IN N001 OUT1 OUT1 OUT2 OUT2 0 N002 LT6658-5
.tran 500u
.lib LT6658.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6658.asc
XU1 IN IN IN IN N001 OUT1 OUT1 OUT2 OUT2 0 N002 LT6658-2.5
C1 N001 0 1µ
C2 OUT1 0 10µ
V3 IN 0 5
I1 OUT1 0 PULSE(10m 150m 100u 5n 5n 200u 1)
C3 N002 0 .1µ
C4 OUT2 0 10µ
.tran 500u
.lib LT6658.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6700-1.asc
V1 N001 0 5
V3 N002 0 PULSE(0 5 0 .5m .5m 0 1m)
XU1 N004 0 N002 N002 N001 N003 LT6700-1
R1 N001 N003 10K
R2 N001 N004 10K
.tran 3m
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6700-2.asc
V1 N001 0 5
V3 N002 0 PULSE(0 5 0 .5m .5m 0 1m)
XU1 N004 0 N002 N002 N001 N003 LT6700-2
R1 N001 N003 10K
R2 N001 N004 10K
.tran 3m
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6700-3.asc
V1 N001 0 5
V3 N002 0 PULSE(0 5 0 .5m .5m 0 1m)
R1 N001 N003 10K
R2 N001 N004 10K
XU1 N004 0 N002 N002 N001 N003 LT6700-3
.tran 3m
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6702.asc
V2 N005 0 SINE(0 100m 3.2Meg)
XU2 N001 0 N002 N002 LT6650
V5 N001 0 3
R1 N002 N004 1K
C1 N004 N005 .1µ
XU1 N004 N002 N001 0 N003 LTC6702
.tran 10u
.lib LTC1.lib
.lib LTC3.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6703-2.asc
XU1 N003 0 N002 N001 LT6703-2
V1 N001 0 5
V2 N002 0 PULSE(390m 410m 0 .5m .5m 0 1m)
R1 N001 N003 10K
.tran 3m
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6703-3.asc
V1 N001 0 PWL(0 0 1 3.3)
XU1 N003 0 N002 N001 LT6703-3
R1 N001 N002 1Meg
R2 N002 0 154K
R3 N001 N003 1Meg
.tran 1
.lib LTC6.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6752-2.asc
V1 N001 0 5
V2 N002 0 2.7
XU1 N002 N001 0 N004 N003 NC_01 NC_02 Q LTC6752-2
V3 N004 N003 SINE(0 100m 200Meg 0 0 90)
B1 N003 0 V=.5+2.5*Random(time/50n)
.tran 500n
* High Speed Differential Line Receiver
* Small differential input\nsignal with large common\nmode component
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6752-3.asc
XU1 N002 N001 0 N004 N003 NC_01 NC_02 _Q Q LTC6752-3
V1 N001 0 5
V2 N002 0 2.7
V3 N004 N003 SINE(0 100m 200Meg 0 0 90)
B1 N003 0 V=.5+2.5*Random(time/50n)
.tran 500n
* High Speed Differential Line Receiver
* Small differential input\nsignal with large common\nmode component
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6752.asc
V1 N003 N001 SINE(0 100m 200Meg 0 0 90)
V2 N002 0 5
B1 N001 0 V=.5+2.5*Random(time/50n)
XU1 N003 N001 N002 0 Q LTC6752
.tran 500n
* Small differential input\nsignal with large common\nmode component
* High Speed Differential Line Receiver
.lib LTC7.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\6754.asc
V1 N001 0 5
V2 N002 0 5
V3 N004 N003 SINE(0 100m 300Meg 0 0 90)
B1 N003 0 V=.3+1.2*Random(time/20n)
XU1 N002 N001 0 N004 N003 NC_01 NC_02 _Q Q LTC6754
R1 Q _Q 100
.tran 200n
* High Speed Differential Line Receiver
* Small differential input\nsignal with large common\nmode component
.lib LTC1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\690.asc
XU1 OUT N001 0 N005 N006 N003 _Reset N002 LTC690
V1 IN 0 PWL(20u 0 25u 7.5) Rser=10m
C1 N001 0 100µ
XU2 0 N001 IN LT1086-5
V2 N002 0 3 Rser=10m
R1 IN N005 51K
R2 N005 0 10K
R3 N001 N006 10K
V3 N003 N004 PULSE(0 2 0 1u 1u 20m 40m 6) Rser=0.1
V4 N004 0 PULSE(0 2 0.4 1u 1u 20m 40m) Rser=0.1
Rload OUT 0 100
.tran 0.5
.lib LT1083.lib
.lib LTC690.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6900.asc
XU1 N001 0 N002 0 OUT LTC6900
R1 N001 N002 20K
V1 N001 0 3
.tran 10u
.lib LTC6900.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6905-100.asc
V1 N001 0 3
XU1 N001 0 N002 N003 OUT LTC6905-100
V2 N002 0 PULSE(0 3 100n 10n 10n 200n 300n)
V3 N003 0 PWL(0 3 .35u 3 +10n 1.5 .65u 1.5 +10n 0)
.tran 1u
.lib LTC6905-100.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6905-133.asc
V1 N001 0 3
V2 N002 0 PULSE(0 3 100n 10n 10n 200n 300n)
V3 N003 0 PWL(0 3 .35u 3 +10n 1.5 .65u 1.5 +10n 0)
XU1 N001 0 N002 N003 OUT LTC6905-133
.tran 1u
.lib LTC6905-133.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6905-80.asc
V1 N001 0 3
V2 N002 0 PULSE(0 3 100n 10n 10n 200n 300n)
V3 N003 0 PWL(0 3 .35u 3 +10n 1.5 .65u 1.5 +10n 0)
XU1 N001 0 N002 N003 OUT LTC6905-80
.tran 1u
.lib LTC6905-80.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6905-96.asc
V1 N001 0 3
V2 N002 0 PULSE(0 3 100n 10n 10n 200n 300n)
V3 N003 0 PWL(0 3 .35u 3 +10n 1.5 .65u 1.5 +10n 0)
XU1 N001 0 N002 N003 OUT LTC6905-96
.tran 1u
.lib LTC6905-96.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6905.asc
V1 N001 0 5
R1 N001 N003 25K
XU1 N001 0 N003 N004 N002 LTC6905
.tran 20u
.lib LTC6905.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6906.asc
V1 N001 0 3
R1 N003 0 100K
XU1 N002 0 0 N003 NC_01 N001 LTC6906
.tran .1m startup
.lib LTC6906.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6907.asc
V1 N001 0 3.2
R1 N003 0 50K
XU1 N002 0 0 N003 NC_01 N001 LTC6907
.tran .1m startup
.lib LTC6907.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6908-1.asc
XU1 N001 0 N004 0 N003 N002 LTC6908-1
V1 N001 0 5
R1 N001 N004 44.2K
.tran 20u
.lib LTC6908-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6908-2.asc
V1 N001 0 5
R1 N001 N004 44.2K
XU1 N001 0 N004 0 N003 N002 LTC6908-2
.tran 20u
.lib LTC6908-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6909.asc
XU1 N001 0 N001 N001 N002 N003 N004 N005 N006 N007 N009 N011 N001 N010 0 N008 LTC6909
V1 N001 0 3.3
R1 N001 N008 71.5K
C1 N010 0 .01µ
.tran .5m startup
.lib LTC6909.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\691.asc
V1 IN 0 PWL(20u 0 25u 7.5) Rser=10m
C1 N001 0 100µ
XU1 0 N001 IN LT1086-5
V2 N002 0 3 Rser=10m
R1 IN N007 51K
R2 N007 0 10K
R3 N001 N003 10K
R4 N001 N006 10K
V3 N004 N005 PULSE(0 2 0 1u 1u 20m 40m 6) Rser=0.1
V4 N005 0 PULSE(0 2 0.4 1u 1u 20m 40m) Rser=0.1
XU2 N002 OUT N001 0 NC_01 NC_02 NC_03 NC_04 N007 N006 N004 NC_05 NC_06 _WDO N003 NC_07 LTC691
Rload OUT 0 2K
.tran 0.5
.lib LT1083.lib
.lib LTC691.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6910-1.asc
V2 +V 0 +5
V3 N004 0 SINE(2.5 10m 1K)
C1 0 N005 1µ
V4 N003 0 PULSE(0 5 0 1u 1u 5m 10m)
V5 N002 0 PULSE(0 5 0 1u 1u 10m 20m)
V6 N001 0 PULSE(0 5 0 1u 1u 20m 40m)
XU1 OUT N005 N004 0 N003 N002 N001 +V LTC6910-1
.tran 40m
.lib LTC1.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6910-2.asc
V2 +V 0 +5
V3 N004 0 SINE(2.5 10m 1K)
C1 0 N005 1µ
V4 N003 0 PULSE(0 5 0 1u 1u 5m 10m)
V5 N002 0 PULSE(0 5 0 1u 1u 10m 20m)
V6 N001 0 PULSE(0 5 0 1u 1u 20m 40m)
XU1 OUT N005 N004 0 N003 N002 N001 +V LTC6910-2
.tran 40m
.lib LTC1.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6910-3.asc
V2 +V 0 +5
V3 N004 0 SINE(2.5 10m 1K)
C1 0 N005 1µ
V4 N003 0 PULSE(0 5 0 1u 1u 5m 10m)
V5 N002 0 PULSE(0 5 0 1u 1u 10m 20m)
V6 N001 0 PULSE(0 5 0 1u 1u 20m 40m)
XU1 OUT N005 N004 0 N003 N002 N001 +V LTC6910-3
.tran 40m
.lib LTC1.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6911-1.asc
V2 +V 0 +5
V3 N001 0 SINE(2.5 10m 1K)
V4 N005 0 PULSE(0 5 0 1u 1u 5m 10m)
V5 N007 0 PULSE(0 5 0 1u 1u 10m 20m)
V6 N006 0 PULSE(0 5 0 1u 1u 20m 40m)
XU1 N001 N003 N001 N005 N007 N006 +V N004 0 N002 LTC6911-1
C2 N003 0 1µ
.tran 40m
.lib LTC1.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\6911-2.asc
V2 +V 0 +5
V3 N001 0 SINE(2.5 10m 1K)
V4 N005 0 PULSE(0 5 0 1u 1u 5m 10m)
V5 N007 0 PULSE(0 5 0 1u 1u 10m 20m)
V6 N006 0 PULSE(0 5 0 1u 1u 20m 40m)
C2 N003 0 1µ
XU1 N001 N003 N001 N005 N007 N006 +V N004 0 N002 LTC6911-2
.tran 40m
.lib LTC1.LIB
.backanno
.end
* Z:\mnt\design.r\spice\examples\692.asc
C1 N001 0 22µ
XU1 0 N001 IN LT1086-5
V1 N002 0 3 Rser=10m
R1 IN N006 51K
R2 N006 0 20K
R3 N001 N007 10K
R4 N001 N003 10K
XU2 OUT N001 0 N006 N007 N004 N003 N002 LTC692
V2 N004 N005 PULSE(0 2 0 1u 1u 20m 40m 6) Rser=0.1
V3 N005 0 PULSE(0 2 0.4 1u 1u 20m 40m) Rser=0.1
V4 IN 0 PWL(0 0 25u 7.5 510m 7.5 +1u 2 +50m 2 +1u 7.5) Rser=10m
Rload OUT 0 100
.tran 0.7
.lib LT1083.lib
.lib LTC692.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\693.asc
V1 IN 0 PWL(20u 0 25u 7.5) Rser=10m
C1 N001 0 100µ
XU1 0 N001 IN LT1086-5
V2 N002 0 3 Rser=10m
R1 IN N007 51K
R2 N007 0 10K
R3 N001 N003 10K
R4 N001 N006 10K
V3 N004 N005 PULSE(0 2 0 1u 1u 20m 40m 6) Rser=0.1
V4 N005 0 PULSE(0 2 0.4 1u 1u 20m 40m) Rser=0.1
XU2 N002 OUT N001 0 NC_01 NC_02 NC_03 NC_04 N007 N006 N004 NC_05 NC_06 NC_07 N003 NC_08 LTC693
Rload OUT 0 100
.tran 0.7
.lib LT1083.lib
.lib LTC693.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\694-3.3.asc
C1 N001 0 100µ Rser=10m
V2 N002 0 1.8 Rser=10m
R1 OUT 0 100
R2 IN N007 51K
R3 N007 0 10K
R5 N001 N008 10K
R4 N001 N003 10K
V3 N005 N006 PULSE(0 2 0 1u 1u 20m 40m 6) Rser=0.1
V4 N006 0 PULSE(0 2 0.4 1u 1u 20m 40m) Rser=0.1
XU2 N001 N001 0 N004 IN LT1129-3.3
R7 IN N004 10K
XU1 OUT N001 0 N007 N008 N005 N003 N002 LTC694-3.3
V1 IN 0 PWL(20u 0 25u 7.5) Rser=10m
.tran 0.7
.lib LT1129.lib
.lib LTC694-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\694.asc
V1 IN 0 PWL(20u 0 25u 7.5) Rser=10m
C1 N001 0 100µ
XU1 0 N001 IN LT1086-5
V2 N002 0 3 Rser=10m
R1 IN N005 51K
R2 N005 0 10K
R3 N001 N006 10K
XU2 OUT N001 0 N005 N006 N003 _Reset N002 LTC694
V3 N003 N004 PULSE(0 2 0 1u 1u 20m 40m 6) Rser=0.1
V4 N004 0 PULSE(0 2 0.4 1u 1u 20m 40m) Rser=0.1
R4 OUT 0 100
.tran 0.7
.lib LT1083.lib
.lib LTC694.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\695-3.3.asc
C1 N001 0 100µ
V2 N002 0 1.8 Rser=10m
R1 OUT 0 100
R4 N001 N003 10K
R5 N001 N007 10K
V4 N005 N006 PULSE(0 2 0 1u 1u 20m 40m 6) Rser=0.1
V3 N006 0 PULSE(0 2 0.4 1u 1u 20m 40m) Rser=0.1
XU2 N002 OUT N001 0 NC_01 NC_02 NC_03 NC_04 N008 N007 N005 NC_05 NC_06 _WDO N003 NC_07 LTC695-3.3
R6 IN N008 51K
R7 N008 0 10K
XU1 N001 N001 0 N004 IN LT1129-3.3
R8 IN N004 10K
V1 IN 0 PWL(20u 0 25u 7.5) Rser=10m
.tran 0.7
.lib LT1129.lib
.lib LTC695-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\695.asc
V1 IN 0 PWL(20u 0 25u 7.5) Rser=10m
C1 N001 0 100µ
XU2 0 N001 IN LT1086-5
V2 N002 0 3 Rser=10m
R2 IN N007 51K
R3 N007 0 10K
R4 N001 N003 10K
R5 N001 N006 10K
V4 N004 N005 PULSE(0 2 0 1u 1u 20m 40m 6) Rser=0.1
V3 N005 0 PULSE(0 2 0.4 1u 1u 20m 40m) Rser=0.1
XU1 N002 OUT N001 0 NC_01 NC_02 NC_03 NC_04 N007 N006 N004 NC_05 NC_06 _WDO N003 NC_07 LTC695
Rload OUT 0 100
.tran 0.5
.lib LT1083.lib
.lib LTC695.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\699.asc
C1 N001 0 22µ
XU1 0 N001 IN LT1086-5
V1 N002 N003 PULSE(0 2 0 1u 1u 20m 40m 6) Rser=0.1
V2 N003 0 PULSE(0 2 0.4 1u 1u 20m 40m) Rser=0.1
R1 N001 OUT 10K
XU2 NC_01 N001 0 NC_02 NC_03 N002 OUT NC_04 LTC699
V3 IN 0 PWL(0 0 200u 9) Rser=10m
.tran 0.7
.lib LT1083.lib
.lib LTC699.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6990.asc
XU1 N001 0 N003 N004 N001 OUT LTC6990
R1 N001 N004 1Meg
R2 N004 0 887K
R3 N003 0 196K
R4 N003 N002 261K
V1 N001 0 5
V2 N002 0 PULSE(2 1 5m 20m 20m 5m 50m)
* TimerBlox\n500Hz to 2KHz Voltage Controlled Oscillator\nControl Voltage Ramps from 2V to 1V\nStartup Modeled
.tran 60m startup
.lib LTC6990.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6991.asc
R1 N001 N003 887K
R2 N003 0 1Meg
R3 N002 0 84.5K
V1 N001 0 5
XU1 N001 0 N002 N003 N001 OUT LTC6991
* One Hour Clock Period\nStartup Modeled
.tran 15000 startup
.lib LTC6991.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6992-1.asc
R1 N003 0 487K
R2 N004 0 1000K
R3 N002 N004 392K
R4 PWMout 0 10K
V1 N002 0 3
V2 N001 0 PULSE(0 1 10m 50m 50m 5m 110m)
XU1 N001 0 N003 N004 N002 PWMout LTC6992-1
.tran 120m startup
* 400Hz, 100% to 0% Duty Cycle\nSwept Pulse Width Modulated Output\nStartup Modeled
.lib LTC6992-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6992-2.asc
R1 N003 0 487K
R2 N004 0 1000K
R3 N002 N004 392K
R4 PWMout 0 10K
V1 N002 0 3
V2 N001 0 PULSE(0 1 10m 50m 50m 5m 110m)
XU1 N001 0 N003 N004 N002 PWMout LTC6992-2
.tran 120m startup
* 400Hz, 95% to 5% Duty Cycle\nSwept Pulse Width Modulated Output\nStartup Modeled
.lib LTC6992-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6992-3.asc
R1 N003 0 487K
R2 N004 0 1000K
R3 N002 N004 392K
R4 PWMout 0 10K
V1 N002 0 3
V2 N001 0 PULSE(0 1 10m 50m 50m 5m 110m)
XU1 N001 0 N003 N004 N002 PWMout LTC6992-3
.tran 120m startup
* 400Hz, 100% to 5% Duty Cycle\nSwept Pulse Width Modulated Output\nStartup Modeled
.lib LTC6992-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6992-4.asc
R1 N003 0 487K
R2 N004 0 1000K
R3 N002 N004 392K
R4 PWMout 0 10K
V1 N002 0 3
V2 N001 0 PULSE(0 1 10m 50m 50m 5m 110m)
XU1 N001 0 N003 N004 N002 PWMout LTC6992-4
.tran 120m startup
* 400Hz, 95% to 0% Duty Cycle\nSwept Pulse Width Modulated Output\nStartup Modeled
.lib LTC6992-4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6993-1.asc
R1 N003 0 243K
R2 N002 N004 1000K
R3 N004 0 392K
R4 OUT 0 100K
V1 N002 0 5
V2 N001 0 PULSE(0 3.3 1m 1n 1n 2m 15m 3)
XU1 N001 0 N003 N004 N002 OUT LTC6993-1
.tran 60m startup
* LTC6993-1 Non-Retriggerable 20ms One Shot\nRising Edge Triggered, Positive Output Pulse\nStartup Modeled
.lib LTC6993-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6993-2.asc
R1 N003 0 121K
R2 N002 N004 1000K
R3 N004 0 392K
R4 OUT 0 100K
V1 N002 0 5
V2 N001 0 PULSE(0 3.3 1m 1n 1n 1m 8m 3)
XU1 N001 0 N003 N004 N002 OUT LTC6993-2
.tran 50m startup
* LTC6993-2 Retriggerable 10ms One Shot\nRising Edge Triggered, Positive Output Pulse\nStartup Modeled
.lib LTC6993-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6993-3.asc
R1 N003 0 243K
R2 N002 N004 1000K
R3 N004 0 392K
R4 OUT 0 100K
V1 N002 0 5
V2 N001 0 PULSE(0 3.3 0.25m 1n 1n 2m 15m 3)
XU1 N001 0 N003 N004 N002 OUT LTC6993-3
.tran 60m startup
* LTC6993-3 Non-Retriggerable 20ms One Shot\nFalling Edge Triggered, Positive Output Pulse\nStartup Modeled
.lib LTC6993-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6993-4.asc
R1 N003 0 121K
R2 N002 N004 1000K
R3 N004 0 392K
R4 OUT 0 100K
V1 N002 0 5
V2 N001 0 PULSE(0 3.3 0.1m 1n 1n 1m 8m 3)
XU1 N001 0 N003 N004 N002 OUT LTC6993-4
.tran 50m startup
* LTC6993-4 Retriggerable 10ms One Shot\nFalling Edge Triggered, Positive Output Pulse\nStartup Modeled
.lib LTC6993-4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6994-1.asc
R1 N003 0 121K
R2 N002 N004 1000K
R3 N004 0 392K
R4 OUT 0 100K
V1 N002 0 5
V2 N001 0 PULSE(3.3 0 0.25m 1n 1n 0.5m 25m 3)
XU1 N001 0 N003 N004 N002 OUT LTC6994-1
.tran 100m startup
* LTC6994-1 10ms Delay Interval Generator\nOutput Low When IN is Low\nRising Edge On IN Starts Delay to Output Rising Edge\nStartup Modeled
.lib LTC6994-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6994-2.asc
R1 N003 0 121K
R2 N002 N004 1000K
R3 N004 0 392K
R4 OUT 0 100K
V1 N002 0 5
V2 N001 0 PULSE(0 3.3 0.5m 1n 1n 12.5m 25m 3)
XU1 N001 0 N003 N004 N002 OUT LTC6994-2
.tran 100m startup
* LTC6994-2 10ms Delay Interval Generator\nOutput Transitions to IN Level After Delay From Either IN Edge\nStartup Modeled
.lib LTC6994-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6995-1.asc
R1 N001 N003 1000K
R2 N003 0 523K
R3 N002 OUT 178K
V1 N001 0 PULSE(0 5 5 10 10 100 200 2)
XU1 0 0 N002 N003 N001 OUT LTC6995-1
* 60 Second Power On Reset\nStartup Modeled
.tran 500 startup
.lib LTC6995-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\6995-2.asc
R1 N001 N003 1000K
R2 N003 0 523K
R3 N002 OUT 178K
V1 N001 0 PULSE(0 5 5 10 10 100 200 2)
XU1 N001 0 N002 N003 N001 OUT LTC6995-2
* 60 Second Power On Reset\nStartup Modeled
.tran 400 startup
.lib LTC6995-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7000-1.asc
V1 IN 0 135
V2 N008 0 PULSE(0 3.3 50m 10n 10n 50m 100m 1)
M1 N001 N003 OUT OUT BSC320N20NS3
C1 OUT 0 1µ Rser=7m
R1 OUT 0 13.5
C2 OUT N004 0.1µ
R3 N005 N006 100K
C3 N007 0 1n
R6 IN N001 5m
C4 N005 0 1µ
V4 N002 0 PWL(0 0 60m 0 +1u 1 +10m 1 +1u 0)
S1 0 OUT N002 0 SW
XU1 MP_01 IN N005 NC_02 N006 N007 N008 MP_03 MP_04 MP_05 N003 N003 OUT N004 N001 IN 0 LTC7000-1
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 100m startup
.model SW SW(Ron=100m Roff=1G Vt=0.5 Vh=-0.3)
.lib LTC7000-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7000.asc
V1 IN 0 135
V2 N009 0 PULSE(0 3.3 50m 10n 10n 50m 100m 1)
M1 N001 N003 OUT OUT BSC320N20NS3
C1 OUT 0 1µ Rser=7m
R1 OUT 0 13.5
C2 OUT N004 0.1µ
R2 N008 0 150K
R3 N005 N006 100K
C3 N007 0 1n
R6 IN N001 5m
C4 N005 0 1µ
V3 N002 0 PWL(0 0 60m 0 +1u 1 +10m 1 +1u 0)
S1 0 OUT N002 0 SW
XU1 IN IN N005 NC_01 N006 N007 N009 0 N008 NC_02 N003 N003 OUT N004 N001 IN 0 LTC7000
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
* Short load with 10mohm\nto test current limit.
.tran 100m startup
.model SW SW(Ron=10m Roff=1G Vt=0.5 Vh=-0.3)
.lib LTC7000.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7001.asc
V1 N001 0 10
V2 N003 0 PULSE(0 8 0 10n 10n 0.3u 3.33u)
D1 N001 N002 RF071M2S
M1 IN N004 N005 N005 IPB039N10N3
L1 N005 OUT 10µ Rser=3m
C1 OUT 0 10µ Rser=7m
R1 OUT 0 10
V3 IN 0 48
C2 N002 N005 0.1µ
D2 0 N005 RF1001NS2D
XU1 N001 0 0 N003 0 N004 N004 N005 N002 LTC7001
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 0.5m startup
.lib LTC7001.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7003.asc
V1 IN 0 36
V2 N009 0 PULSE(0 3.3 50m 10n 10n 50m 100m 1)
M1 N001 N003 OUT OUT BSC265N10LSF
C1 OUT 0 1µ Rser=7m
R1 OUT 0 13.5
C2 OUT N004 .1µ
R2 N008 0 150K
R3 N005 N006 100K
C3 N007 0 1n
R6 IN N001 5m
C4 N005 0 1µ
V4 N002 0 PWL(0 0 60m 0 +1u 1 +10m 1 +1u 0)
S1 0 OUT N002 0 SW
XU1 IN IN N005 NC_01 N006 N007 N009 0 N008 NC_02 N003 N003 OUT N004 N001 IN 0 LTC7003
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 100m startup
.model SW SW(Ron=100m Roff=1G Vt=0.5 Vh=-0.3)
.lib LTC7003.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7004.asc
V1 N001 0 10
V2 N004 0 PULSE(0 8 0 10n 10n 0.3u 3.33u)
D1 N001 N002 RF071M2S
M1 N003 N005 N006 N006 IPB039N10N3
L1 N006 OUT 10µ Rser=3m
C1 OUT 0 10µ Rser=7m
R1 OUT 0 10
V3 N003 0 36
C2 N002 N006 .1µ
D2 0 N006 RF1001NS2D
XU1 N001 0 0 N004 0 N005 N005 N006 N002 LTC7004
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran .5m startup
.lib LTC7004.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7050-1.asc
V1 IN 0 12
V2 N003 0 5
V3 N006 0 PULSE(0 5 0 1n 1n 100n 1u)
L1 N001 N002 0.1µ
L2 N007 N008 0.1µ
V5 N010 0 1
R1 N004 N005 100
R2 N009 N010 100
V6 N005 0 1
C1 N002 0 200µ
C2 N008 0 200µ
Rload1 N002 0 100m
Rload2 N008 0 100m
V4 N011 0 PULSE(0 5 0 1n 1n 100n 1u)
XU1 N003 N006 N003 0 MP_01 MP_02 N011 N003 N003 IN N001 0 N004 NC_03 NC_04 N009 N007 LTC7050-1 RTon=8m RBon=1.5m OV=18
.tran 300u
.lib LTC7050-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7050.asc
V1 IN 0 12
V2 N002 0 5
V3 N005 0 PULSE(0 5 0 1n 1n 100n 1u)
L1 N001 OUT1 0.1µ
L2 N006 OUT2 0.1µ
V5 N008 0 1
R1 N003 N004 100
R2 N007 N008 100
V6 N004 0 1
C1 OUT1 0 200µ
C2 OUT2 0 200µ
Rload1 OUT1 0 100m
Rload2 OUT2 0 100m
V4 N009 0 PULSE(0 5 0 1n 1n 100n 1u)
XU2 N002 N005 N002 0 MP_01 MP_02 N009 N002 N002 IN N001 0 N003 NC_03 NC_04 N007 N006 LTC7050 RTon=5m RBon=1.2m OV=14.8
.tran 300u
.lib LTC7050.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7060.asc
V1 IN 0 12
V3 PWM 0 PULSE(0 5 200u 1n 1n 1.25u 2.5u)
M§Q1 IN N003 SW SW BSC090N03LS
M§Q2 SW N005 0 0 BSC090N03LS
L1 SW OUT 100n Rser=1m
C2 OUT 0 40µ Rser=10m
R3 OUT 0 0.1
R1 N004 IN 51.1k
C1 N001 SW 0.47µ
V2 N002 0 PWL(0 0 10u 0 100u 5)
XU1 PWM N002 N004 N006 IN IN 0 N005 SW N003 N001 0 LTC7060
R2 N006 0 499k
D1 IN N001 RSX205L-30
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 0.4m startup
.lib LTC7060.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7101.asc
L1 N002 OUT 47µ Rser=5m
C1 OUT 0 47µ Rser=15m
V1 IN 0 50
Rload OUT 0 10
C6 N003 0 1µ IC=0 Rser=20m
C2 N001 N002 0.1µ Rser=15m
XU1 MP_01 MP_02 IN MP_03 MP_04 0 0 NC_05 N003 OUT 0 0 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 0 OUT N003 MP_12 MP_13 N002 MP_14 MP_15 N001 MP_16 MP_17 IN MP_18 MP_19 MP_20 MP_21 0 LT7101
.tran 1.8m startup
.lib LT7101.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7103.asc
L1 N001 OUT 18µ Rser=5m
C1 OUT 0 100µ Rser=15m
V1 IN 0 50
Rload OUT 0 5
XU1 MP_01 MP_02 IN MP_03 MP_04 0 0 NC_05 N002 OUT 0 0 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 0 OUT N002 MP_12 MP_13 N001 MP_14 MP_15 MP_16 MP_17 MP_18 IN MP_19 MP_20 MP_21 MP_22 0 LTC7103
C6 N002 0 1µ IC=0 Rser=20m
.tran 1.8m startup
.lib LTC7103.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7124.asc
XU1 0 MP_01 IN 0 N008 IN MP_02 MP_03 N007 N001 NC_04 IN N005 MP_05 N003 N001 N001 N002 N004 MP_06 IN NC_07 N001 N006 LTC7124
V1 IN 0 12
C1 N001 0 2.2µ
C2 N002 N004 .1µ
L1 N004 OUT1 1.2µ Rser=5m
C3 OUT1 0 100µ Rser=10m
C4 N006 OUT1 22p Rpar=619K
R1 N006 0 309K
C5 N003 N005 .1µ
L2 N005 OUT2 1.8µ Rser=5m
C6 OUT2 0 100µ Rser=10m
C7 N007 OUT2 16p Rpar=619K
R2 N007 0 137K
R3 N008 0 100K
Rload1 OUT1 0 .5
Rload2 OUT2 0 1
.tran 2m startup
.lib LTC7124.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7130.asc
XU1 N006 IN N007 N009 N011 N010 0 OUT N005 OUT N008 N004 NC_01 0 MP_02 N003 IN N002 N001 IN NC_03 NC_04 NC_05 NC_06 0 LTC7130
V1 IN 0 12
C1 N009 0 1n Rser=20K Cpar=220p
R1 N006 0 121K
C2 N007 0 1n
C3 0 N001 4.7µ
D1 N001 N002 CMDSH2-3
C4 N002 N003 .1µ
L1 N003 OUT .25µ Rser=.37m Rpar=2K
C5 OUT 0 470µ x2 V=2.5 Irms=5 Rser=0.01 Lser=0 mfg="KEMET" pn="T530D477M2R5ASE010" type="Tantalum"
R2 OUT 0 75m
R3 N003 N005 3.09K
R4 N003 N008 619
C6 N005 OUT 220n
C7 OUT N008 220n
R5 N010 N011 30.1K
R6 N011 0 20K
R7 N001 N004 3.01K
R8 N004 0 1K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran .7m startup
.lib LTC7130.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7138.asc
XU1 N001 0 IN N002 IN 0 N003 0 OUT N003 N004 NC_01 LTC7138
V1 IN 0 72
L1 N001 OUT 220µ Rser=.5
D1 N002 N001 MURS120
C1 OUT 0 22µ Rser=10m
Rload OUT 0 12.5
R2 N004 0 150K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LTC7138.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7149.asc
R1 N005 OUT 100K
C1 N005 OUT 1n
R2 N004 OUT 100K
V1 IN 0 24
C2 OUT N001 2.2µ Rser=10m
L1 N003 0 3.3µ Rser=10m
C4 N002 N003 .1µ
C5 OUT 0 47µ x2 Rser=20m
Rload OUT 0 1.25
XU1 OUT MP_01 IN MP_02 IN 0 0 NC_03 OUT OUT N001 N004 0 N005 N001 0 N001 N002 N003 LTC7149
.tran 1m startup
.lib LTC7149.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7150S.asc
V1 IN 0 12
R1 N006 0 162K
C1 N002 0 .001µ
C2 N003 0 4.7µ
L1 N004 OUT .25µ
R2 OUT N005 10K
R3 N005 0 10K
C4 N007 0 1n Rser=10K
C5 OUT 0 100µ
Rload OUT 0 1
XU1 N006 NC_01 0 N005 N002 N007 IN N001 MP_02 0 N004 MP_03 MP_04 MP_05 MP_06 MP_07 IN MP_08 IN MP_09 N003 0 NC_10 0 LTC7150S
R4 OUT N001 10K
.tran 500u startup
.softstart 0 ; turn off internal softstart
.lib LTC7150S.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7151S.asc
V1 IN 0 12
R1 N006 0 162K
C1 N002 0 .001µ
C2 N003 0 4.7µ
L1 N004 OUT .25µ
R2 OUT N005 10K
R3 N005 0 10K
C4 N007 0 1n Rser=10K
C5 OUT 0 100µ
Rload OUT 0 1
R4 OUT N001 10K
XU1 N006 NC_01 0 N005 N002 N007 IN N001 MP_02 0 N004 MP_03 MP_04 MP_05 MP_06 MP_07 IN MP_08 IN MP_09 N003 MP_10 NC_11 0 LTC7151S
.tran 300u startup
.softstart 0 ; turn off internal softstart
.lib LTC7151S.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7652.asc
V1 +V 0 5
V2 -V 0 -5
J1 +V IN N002 2N5486
D1 N002 N003 1N4148
XU2 N003 +V -V NC_01 OUT LT1010
Q1 N003 N005 N008 0 2N2222
R3 -V N008 100
C1 0 N004 .1µ
R1 OUT N004 10Meg
C2 N007 N006 2000p
R2 N005 N006 10K
C3 0 N005 .01µ
R4 IN N009 10Meg
V3 N001 0 PULSE(-100m 100m 0 10n 10n 1u 2u)
R5 N009 N007 1K
C4 0 N009 .1µ
R6 IN N001 10K
C5 OUT IN 30p
XU1 N004 N007 +V 0 N006 LTC1052
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NJF NJF
.model PJF PJF
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.jft
.tran 250u
* DC Stabilized FET Probe
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\7800.asc
M§Q1 IN N003 N005 N005 RJK0305DPB
L1 N005 N006 .33µ Rser=1.5m
C1 OUT 0 150µ Rser=5m
R1 OUT N011 357K
R2 N011 0 115K
C2 N004 N005 .1µ
C3 N001 0 4.7µ
C4 N010 0 820p Rser=2.49K
C5 N009 0 .01µ
V1 IN 0 12
D1 N001 N004 CMDSH2-3
M§Q2 N005 N008 0 0 RJK0301DPB
Rload OUT 0 .66
R4 N006 OUT 4m
R3 N007 0 100K
V2 N002 0 3.3
XU1 OUT N007 MP_01 MP_02 NC_03 0 N002 MP_04 MP_05 MP_06 MP_07 MP_08 MP_09 MP_10 MP_11 MP_12 MP_13 MP_14 N001 NC_15 0 IN N008 N004 N005 N003 NC_16 NC_17 N009 N010 N011 N006 LTC7800
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC7800.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7801.asc
M§Q1 IN N002 N004 N004 BSC082N10LS
L1 N004 N005 33µ Rser=15m
C1 OUT 0 150µ x3 Rser=0.1
R1 OUT N010 511K
R2 N010 0 36.5K
C2 N003 N004 0.1µ
C3 0 N001 0.1µ
C4 N013 0 4.7n Rser=10K Cpar=100p
C5 N012 0 0.01µ
V1 IN 0 30
M§Q2 N004 N008 0 0 BSC082N10LS
Rload OUT 0 100
R4 N005 OUT 6m
R3 N009 0 30.1K
C6 N005 OUT 1n
R5 N006 N001 511K
R6 IN N007 1Meg
R7 N007 0 18.7K
R8 0 N011 75K
M§Q3 IN N014 N015 N015 Si4482DY
C7 0 N015 4.7µ
XU1 N007 MP_01 N005 OUT N012 N010 N013 0 MP_02 N001 MP_03 MP_04 0 N006 MP_05 MP_06 N009 N011 0 N002 N004 N003 MP_07 N008 MP_08 N015 MP_09 N014 MP_10 IN MP_11 OUT MP_12 IN MP_13 MP_14 MP_15 N001 0 LTC7801
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.2m startup
.lib LTC7801.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7804.asc
V1 IN 0 12
C3 N008 0 0.01µ
L1 N002 N005 2µ Rser=2m
M2 OUT N004 N005 N005 Si4840DY
M1 N005 N006 0 0 Si4840DY
C2 N003 N005 0.1µ
C5 OUT 0 150µ Rser=5m
R3 N007 0 31.6K
R2 OUT N007 604K
C4 N009 0 22n Rser=8.06K Cpar=220p
D1 N001 N003 MBR0540
Rload OUT 0 20
XU1 N002 0 IN 0 0 0 IN N001 0 N003 N004 N005 N006 IN N009 N007 N008 LTC7804
C1 N001 0 4.7µ
R1 IN N002 2m
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LTC7804.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7810.asc
XU1 OUT1 N018 N018 0 0 MP_01 MP_02 0 0 NC_03 0 OUT2 N009 N013 N015 N017 0 MP_04 N005 N008 N003 MP_05 MP_06 N011 0 N001 MP_07 MP_08 IN MP_09 MP_10 IN MP_11 MP_12 IN MP_13 N010 MP_14 MP_15 N002 N007 N004 MP_16 MP_17 N016 N014 N012 N006 LTC7810
V1 IN 0 48
C1 0 N001 4.7µ
M§Q1 IN N004 N007 N007 BSC082N10LS
M§Q2 N007 N010 0 0 BSC082N10LS
C2 N002 N007 .1µ
L1 N007 N006 10µ
C3 OUT1 0 470µ
R1 N006 OUT1 8m
R2 OUT1 N012 220K
R3 N012 0 55K
C4 N014 0 1.5n Rser=12.1K
C5 N016 0 10n
C6 N018 0 .1µ
C7 N017 0 10n
C8 N003 N008 .1µ
L2 N008 N009 33µ
C9 OUT2 0 150µ
R4 OUT2 N009 10m
R5 OUT2 N013 220K
R6 N013 0 20K
C10 N015 0 1.5n Rser=17.4K
M§Q3 IN N005 N008 N008 BSC082N10LS
M§Q4 N008 N011 0 0 BSC082N10LS
D1 N001 N002 1N5818
D2 N001 N003 1N5818
C11 OUT2 N013 22p
Rload1 OUT1 0 1
Rload2 OUT2 0 2.5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.2m startup
.lib LTC7810.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7812.asc
XU1 0 NC_01 NC_02 IN N010 N003 N015 0 MP_03 NC_04 NC_05 OUT N009 N014 N016 N002 NC_06 N004 N008 N006 N012 N001 NC_07 MID N013 N005 N007 N011 MP_08 MP_09 MP_10 MP_11 MP_12 MP_13 MP_14 MP_15 MP_16 MP_17 0 LTC7812
M§Q1 MID N004 N008 N008 BSZ097N04LS
M§Q2 N008 N012 0 0 BSZ097N04LS
C1 N006 N008 .1µ
D1 N001 N006 BAT54
L1 N008 N009 4.9µ Rser=4m
R1 N009 OUT 6m
C2 OUT 0 220µ Rser=5m
C3 N009 OUT .001µ
R2 N014 OUT 357K
R3 0 N014 68.1K
C4 N016 0 1500p Cpar=100p Rser=15K
Rload OUT 0 1
V1 IN 0 6
L2 N010 N011 1.2µ
R4 N010 IN 2m
M§Q3 MID N007 N011 N011 BSC027N04LS
M§Q4 N011 N013 0 0 BSC018N04LS
C5 MID 0 220µ Rser=1m
C6 N005 N011 .1µ
R5 N003 MID 499K
R6 0 N003 68.1K
C7 N010 IN .001µ
D2 N001 N005 BAT54
C8 N015 0 .01µ Rser=3.6K Cpar=820p
C9 0 N001 4.7µ
C11 N002 0 .001µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC7812.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7813.asc
XU1 0 0 N007 IN N014 N001 N020 0 N006 N001 N001 OUT N017 N021 N009 N008 0 N013 N016 N011 N019 N002 OUT N001 N018 N010 N012 N015 N005 0 MP_01 MP_02 N004 MP_03 MP_04 MP_05 MP_06 MP_07 N003 LTC7813
C1 0 N003 4.7µ
C2 0 N002 .1µ
V1 IN 0 6
L1 N014 N015 1.2µ
R1 IN N014 3m
M§Q1 N001 N012 N015 N015 BSC082N10LS
C3 N001 0 33µ Rser=15m
C4 N010 N015 .1µ
C5 N020 0 .01µ Rser=3.6K Cpar=820p
M§Q2 N015 N018 0 0 BSC082N10LS
C6 N001 0 2.2µ X6 Rser=3m
M§Q3 N001 N013 N016 N016 BSZ097N04LS
M§Q4 N016 N019 0 0 BSZ097N04LS
C7 N011 N016 .1µ
L2 N016 N017 6.5µ Rser=4m
R2 N017 OUT 15m
C8 OUT 0 68µ Rser=20m
R3 OUT N021 649K
R4 N021 0 68.1K
C9 N009 0 1500p Cpar=100p Rser=15K
Rload OUT 0 2.8
C10 OUT 0 4.7µ Rser=3m
C11 N007 0 .001µ
C12 N008 0 .01µ
R5 OUT N005 100K
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC7813.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7815.asc
V1 IN 0 6
L1 N018 N019 .16µ
R1 N018 IN 3m
M§Q1 OUT3 N015 N019 N019 BSC027N04LS
M§Q2 N019 N021 0 0 BSC018N04LS
C1 OUT3 0 220µ Rser=1m
C2 N013 N019 .1µ
R2 N011 OUT3 499K
R3 0 N011 68.1K
C3 N008 0 220p
C4 N007 0 220p
C5 0 N001 4.7µ
C6 N018 IN .001µ
D1 N001 N013 BAT54
C7 N023 0 4.7n Rser=8K Cpar=470p
M§Q3 OUT3 N002 N004 N004 BSZ097N04LS
M§Q4 N004 N006 0 0 BSZ097N04LS
C9 N003 N004 .1µ
D2 N001 N003 BAT54
L2 N004 N005 .33µ Rser=4m
R4 N005 OUT1 3m
C10 OUT1 0 220µ Rser=5m
C11 N005 OUT1 .001µ
R5 N009 OUT1 357K
R6 0 N009 68.1K
C12 N010 0 820p Cpar=100p Rser=5K
M§Q5 OUT3 N012 N016 N016 BSZ097N04LS
M§Q6 N016 N020 0 0 BSZ097N04LS
C13 N014 N016 .1µ
D3 N001 N014 BAT54
L3 N016 N017 .33µ Rser=4m
R7 N017 OUT2 3m
C14 OUT2 0 68µ Rser=3m
C15 N017 OUT2 .001µ
R8 N022 OUT2 210K
R9 0 N022 68.1K
C16 N024 0 820p Rser=2K Cpar=68p
Rload1 OUT1 0 .7
Rload2 OUT2 0 .33
XU1 0 NC_01 NC_02 IN N018 N011 N023 0 NC_03 NC_04 NC_05 OUT2 N017 N022 N024 N008 NC_06 N012 N016 N014 N020 N001 NC_07 OUT3 N021 N013 N015 N019 N006 N003 N004 N002 NC_08 N007 N010 N009 N005 OUT1 0 LTC7815
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 250u startup
.lib LTC7815.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7820.asc
M§Q1 N020 N021 0 0 BSC031N06NS3
M§Q2 OUT N018 N020 N020 BSC031N06NS3
M§Q3 N006 N008 OUT OUT BSC034N03LS
R1 OUT N013 10
C1 N013 0 .1µ
C2 N016 N020 1µ
C3 N007 OUT 1µ
C4 N003 N006 .1µ
D1 N009 N016 CMDSH2-3
D2 N016 N007 CMDSH2-3
D3 N007 N003 CMDSH2-3
C5 N009 0 4.7µ
R2 IN N001 5m
V1 IN 0 24
C6 N005 0 .1µ
R3 N012 N009 10K
R4 N015 N009 10K
R5 N017 0 40K
R6 N010 N009 10K
C7 OUT 0 10µ
C8 N006 N020 10µ x6
R7 N001 N002 100
C9 N002 IN .1µ
M§Q4 OUT N014 N011 N011 BSC034N03LS
R8 N014 N019 10K
C10 N019 0 10n
R9 N019 N007 200K
M§Q5 N001 N004 N006 N006 BSC100N06LS3
XU1 N005 N012 NC_01 N017 N001 N019 N015 N010 N009 N021 N020 N018 N016 N013 OUT N008 N007 N006 N004 N003 N001 N002 IN 0 NC_02 LTC7820
Rload N011 0 2.5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 28m startup
* Load connected \nafter startup
.lib LTC7820.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7821.asc
XU1 NC_01 NC_02 NC_03 N015 N013 N005 N021 N012 N008 N020 N010 MP_04 N019 OUT N018 NC_05 0 N017 N012 N016 N014 N011 N002 N006 N007 N009 IN IN N004 N003 N001 MP_06 0 LTC7821
V1 IN 0 48
C1 N005 0 .47µ
R1 N008 0 100K
R2 N010 0 68K
R3 N013 N012 10K
R4 N015 N012 10K
C2 N012 0 4.7µ
C3 N020 0 1n Rser=4.7K
C4 N021 0 10n
D1 N012 N011 CMDSH2-3
D2 N011 N002 CMDSH2-3
D3 N002 N001 CMDSH2-3
M§Q1 N016 N017 0 0 BSC014N03LS
M§Q2 N007 N014 N016 N016 BSC034N03LS
M§Q3 N004 N006 N007 N007 BSC034N03LS
R5 N007 N009 1
M§Q4 IN N003 N004 N004 BSZ065N03LS
C5 N009 0 .1µ
C6 N011 N016 1µ
C7 N002 N007 .47µ
C8 N001 N004 .22µ
L1 N016 OUT 2µ Rser=1.33m
C9 OUT 0 150µ x2
R6 OUT 0 .6
R7 N016 N018 6.81K
C10 OUT N018 .22µ
R8 OUT N019 140K
R9 N019 0 10K
C11 N007 0 6µ x4
C12 N004 N016 6µ x8
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 0 107m 105m startup
.lib LTC7821.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7840.asc
V1 IN 0 10
L1 IN N003 19.4µ
C1 0 N005 4.7µ
C2 0 N006 1n
M1 N003 N007 N009 N009 Si7370DP
R1 N009 0 3m
D1 N003 OUT1 PDS760
C3 OUT1 0 100µ
R2 OUT1 0 20
R3 OUT1 N011 475K
R4 N011 0 12.4K
C4 N013 0 10n Rser=10K Cpar=100p
C5 N015 0 10n
R5 N017 0 100K
R6 N020 0 100K
L2 IN N004 19.4µ
M2 N004 N008 N010 N010 Si7370DP
R7 N010 0 3m
D2 N004 OUT2 PDS760
C6 OUT2 0 100µ
R8 OUT2 0 20
R9 OUT2 N012 475K
R10 N012 0 12.4K
C7 N014 0 10n Rser=10K Cpar=100p
C8 N016 0 10n
R11 N018 0 100K
R12 IN N001 84.5K
R13 N001 0 12.1K
R14 IN N002 84.5K
R15 0 N002 12.1K
XU1 0 N020 N015 N011 N013 N001 N002 N016 N012 N014 N010 0 N018 NC_01 NC_02 N008 0 N007 N005 IN 0 N006 N017 0 N009 NC_03 N019 NC_04 LTC7840
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2.2m startup
.lib LTC7840.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7851-1.asc
R1 0 N008 30.9K
V1 N003 0 5
XU2 MP_01 MP_02 N007 N005 N012 0 N011 N003 N003 N004 LTC4449
D1 N003 N004 CMDSH2-3
M1 IN N007 N005 N005 Si4408DY
M2 N005 N012 0 0 Si4408DY
C1 N005 N004 .1µ
L1 N005 OUT .25µ Rser=.3m
C2 OUT 0 220µ x15
R3 OUT 0 10m
R5 N016 0 15K
C4 N016 N015 2.2n Rser=4.02K Cpar=100p
C5 0 N021 100p
XU3 MP_03 MP_04 N006 N001 N009 0 N010 N003 N003 N002 LTC4449
D2 N003 N002 CMDSH2-3
M3 IN N006 N001 N001 Si4408DY
M4 N001 N009 0 0 Si4408DY
C6 N001 N002 .1µ
XU4 MP_05 MP_06 N022 N017 N024 0 N025 N003 N003 N018 LTC4449
D3 N003 N018 CMDSH2-3
M5 IN N022 N017 N017 Si4408DY
M6 N017 N024 0 0 Si4408DY
C8 N017 N018 .1µ
XU5 MP_07 MP_08 N023 N020 N027 0 N026 N003 N003 N019 LTC4449
D4 N003 N019 CMDSH2-3
M7 IN N023 N020 N020 Si4408DY
M8 N020 N027 0 0 Si4408DY
C10 N020 N019 .1µ
R8 N031 0 42.2K
V2 IN 0 12
R9 OUT N016 10K
C3 OUT N016 3.3n Rser=332
C12 N014 OUT .22µ
L4 N020 OUT .25µ Rser=.3m
C13 N029 OUT .22µ
L2 N001 OUT .25µ Rser=.3m
C14 N013 OUT .22µ
L3 N017 OUT .25µ Rser=.3m
R10 N028 N017 3.57K
C7 N028 OUT .22µ
R6 N029 N020 3.57K
R11 N014 N005 3.57K
R2 N013 N001 3.57K
XU1 N015 NC_09 NC_10 NC_11 MP_12 NC_13 NC_14 NC_15 N015 N003 N003 N003 N015 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 N015 N003 N030 NC_22 N025 NC_23 N010 NC_24 NC_25 N031 N021 N028 OUT OUT N013 N021 N031 N030 NC_26 IN N030 N031 N021 N029 OUT OUT N014 N021 N031 NC_27 N026 NC_28 N011 NC_29 NC_30 NC_31 N008 N030 N016 0 LTC7851-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran .55m startup
.lib LTC4449.sub
.lib LTC7851-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7851.asc
XU1 N015 NC_01 NC_02 NC_03 MP_04 NC_05 NC_06 NC_07 N015 N003 N003 N003 N015 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 N015 N003 N030 NC_14 N025 NC_15 N010 NC_16 NC_17 N031 N021 N028 OUT OUT N013 N021 N031 N030 NC_18 IN N030 N031 N021 N029 OUT OUT N014 N021 N031 NC_19 N026 NC_20 N011 NC_21 NC_22 NC_23 N008 N030 N016 0 LTC7851
R1 0 N008 30.9K
V1 N003 0 5
XU2 MP_24 MP_25 N007 N005 N012 0 N011 N003 N003 N004 LTC4449
D1 N003 N004 CMDSH2-3
M1 IN N007 N005 N005 Si4408DY
M2 N005 N012 0 0 Si4408DY
C1 N005 N004 .1µ
L1 N005 OUT .25µ Rser=.3m
C2 OUT 0 220µ X15
R3 OUT 0 10m
R5 N016 0 15K
C4 N016 N015 2.2n Rser=4.02K Cpar=100p
C5 0 N021 100p
XU3 MP_26 MP_27 N006 N001 N009 0 N010 N003 N003 N002 LTC4449
D2 N003 N002 CMDSH2-3
M3 IN N006 N001 N001 Si4408DY
M4 N001 N009 0 0 Si4408DY
C6 N001 N002 .1µ
XU4 MP_28 MP_29 N022 N017 N024 0 N025 N003 N003 N018 LTC4449
D3 N003 N018 CMDSH2-3
M5 IN N022 N017 N017 Si4408DY
M6 N017 N024 0 0 Si4408DY
C8 N017 N018 .1µ
XU5 MP_30 MP_31 N023 N020 N027 0 N026 N003 N003 N019 LTC4449
D4 N003 N019 CMDSH2-3
M7 IN N023 N020 N020 Si4408DY
M8 N020 N027 0 0 Si4408DY
C10 N020 N019 .1µ
R8 N031 0 42.2K
V2 IN 0 12
R9 OUT N016 10K
C3 OUT N016 3.3n Rser=332
C12 N014 OUT .22µ
L4 N020 OUT .25µ Rser=.3m
C13 N029 OUT .22µ
L2 N001 OUT .25µ Rser=.3m
C14 N013 OUT .22µ
L3 N017 OUT .25µ Rser=.3m
R10 N028 N017 3.57K
C7 N028 OUT .22µ
R6 N029 N020 3.57K
R11 N014 N005 3.57K
R2 N013 N001 3.57K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran .55m startup
.lib LTC4449.sub
.lib LTC7851.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7852.asc
XU1 N015 N013 OUT2 N027 N025 OUT2 N041 N037 OUT2 NC_01 N047 N045 0 OUT2 N003 NC_02 NC_03 N050 NC_04 N003 NC_05 N049 NC_06 N003 OUT1 0 N046 N048 NC_07 OUT1 N014 N016 OUT1 N026 N028 OUT1 N038 N042 N007 NC_08 N011 N022 N032 N010 N021 N031 NC_09 0 LTC7852
XU2 MP_10 MP_11 N008 N005 N012 0 N011 N007 N003 N004 LTC4449
C4 N014 N016 220n
R4 N016 OUT1 3.3K
C5 N014 OUT1 220n
R5 N005 N014 931
M3 IN N008 N005 N005 BSC050NE2LS
M4 N005 N012 0 0 BSC010NE2LS
L1 N005 OUT1 .33µ Rser=.32m
C1 OUT1 0 330µ
R1 OUT1 0 10m
C2 N005 N004 .1µ
D1 N003 N004 1N5819
V1 IN 0 12
C3 0 N007 2.2µ
V2 N003 0 5
XU3 MP_12 MP_13 N024 N020 N030 0 N022 N007 N003 N019 LTC4449
M1 IN N024 N020 N020 BSC050NE2LS
M2 N020 N030 0 0 BSC010NE2LS
L2 N020 OUT1 .33µ Rser=.32m
C6 N020 N019 .1µ
D2 N003 N019 1N5819
C7 N026 N028 220n
R2 N028 OUT1 3.3K
C8 N026 OUT1 220n
R3 N020 N026 931
XU4 MP_14 MP_15 N040 N036 N044 0 N032 N007 N003 N035 LTC4449
M5 IN N040 N036 N036 BSC050NE2LS
M6 N036 N044 0 0 BSC010NE2LS
L3 N036 OUT1 .33µ Rser=.32m
C9 N036 N035 .1µ
D3 N003 N035 1N5819
C10 N038 N042 220n
R6 N042 OUT1 3.3K
C11 N038 OUT1 220n
R7 N036 N038 931
XU5 MP_16 MP_17 N006 N001 N009 0 N010 N007 N003 N002 LTC4449
C12 N013 N015 220n
R8 N015 OUT2 3.3K
C13 N013 OUT2 220n
R9 N001 N013 931
M7 IN N006 N001 N001 BSC050NE2LS
M8 N001 N009 0 0 BSC010NE2LS
L4 N001 OUT2 .33µ Rser=.32m
C14 OUT2 0 330µ
R10 OUT2 0 10m
C15 N002 N001 .1µ
D4 N003 N002 1N5819
XU6 MP_18 MP_19 N023 N017 N029 0 N021 N007 N003 N018 LTC4449
M9 IN N023 N017 N017 BSC050NE2LS
M10 N017 N029 0 0 BSC010NE2LS
L5 N017 OUT2 .33µ Rser=.32m
C16 N018 N017 .1µ
D5 N003 N018 1N5819
C17 N025 N027 220n
R11 N027 OUT2 3.3K
C18 N025 OUT2 220n
R12 N017 N025 931
XU7 MP_20 MP_21 N039 N033 N043 0 N031 N007 N003 N034 LTC4449
M11 IN N039 N033 N033 BSC050NE2LS
M12 N033 N043 0 0 BSC010NE2LS
L6 N033 OUT2 .33µ Rser=.32m
C19 N034 N033 .1µ
D6 N003 N034 1N5819
C20 N037 N041 220n
R13 N041 OUT2 3.3K
C21 N037 OUT2 220n
R14 N033 N037 931
R15 N049 0 37.5K
C22 N047 0 4.7n
C24 N045 0 2.2n Rser=1K Cpar=100p
C23 N048 0 4.7n
C25 N046 0 2.2n Rser=1K Cpar=100p
C26 N050 0 1µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 600u startup
.lib LTC4449.sub
.lib LTC7852.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7860.asc
XU1 N004 N008 0 N007 N009 N005 N008 IN N003 N001 IN N006 0 LTC7860
V1 IN 0 PWL(0 0 20u 16 2m 16 +1u 40 +2m 16)
C1 IN N003 .47µ
M1 N002 N006 N001 N001 Si7489DP
R1 IN N001 12m
C2 N004 0 .025µ
C3 N005 0 680p Rser=10K
C4 N007 0 .001µ
R2 OUT N009 1Meg
R3 N009 0 48.7K
C5 OUT 0 10µ Rser=5m
Rload OUT 0 3
L1 N002 OUT 6.8µ Rser=10m
D1 0 N002 PDS5100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 30m
.lib LTC7860.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\7862.asc
XU1 N008 N007 N011 N010 P001 NC_01 N005 N001 N002 N006 0 N004 IN NC_02 IN 0 N009 0 N003 OUT LTC7862
V1 IN 0 pwl(0 0 20u 28 30m 28 35m 100)
M1 IN N005 N001 N001 Si7336ADP m=2
M2 N001 N006 0 0 Si7336ADP
L1 N001 OUT 6.8µ Rser=1.5m
C1 OUT 0 100µ
R2 OUT 0 2
R3 OUT N007 1Meg
R4 N007 0 24.3K
C2 N004 0 4.7µ
C3 0 N008 .1µ
C4 0 N009 .1µ
C5 0 N010 1µ
R5 P001 0 36.5K
C6 0 N011 6.8n Rser=4.75K Cpar=100p
C7 N002 N001 .47µ
D1 N004 N002 1N5818
R1 N001 N003 2K
C8 OUT N003 2.2µ Rpar=2.2K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 36m startup
.lib LTC7862.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8001.asc
XU1 IN N001 NC_01 MP_02 N002 N002 NC_03 0 N008 N006 N004 N004 OUT0 N007 OUT45 N007 OUT45 N005 OUT23 N005 OUT23 N003 OUT1 OUT0 LTM8001
R1 N008 0 118K
R2 N006 0 19.6K
V1 IN 0 24
R3 IN N001 510K
V2 N004 0 3.3
C1 OUT0 0 570µ Rser=25m
Rload0 OUT0 0 1.8
C2 OUT1 0 2.2µ Rser=10m
Rload1 OUT1 0 1.2
R6 N003 0 121K
R7 N005 0 54.9K
C3 OUT23 0 4.7µ Rser=10m
Rload23 OUT23 0 .73
R9 N007 0 45.3K
C4 OUT45 0 4.7µ Rser=10m
Rload45 OUT45 0 .6
.tran 1.5m startup
.lib LTM8001.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8002.asc
XU1 NC_01 MP_02 MP_03 IN MP_04 MP_05 MP_06 OUT MP_07 MP_08 MP_09 MP_10 MP_11 IN N002 N003 0 0 NC_12 N001 LTM8002
V1 IN 0 12
R1 N002 0 41.2K
R2 N001 0 24.3K
C1 0 N003 1n
C2 OUT 0 22µ
R3 OUT 0 10
.tran 750u startup
.lib LTM8002.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8003-3.3.asc
V1 IN 0 24
R1 N002 0 41.2K
R2 OUT 0 3
C1 OUT 0 47µ
C2 N001 0 0.001µ
XU1 0 NC_01 NC_02 MP_03 N002 MP_04 MP_05 MP_06 MP_07 0 N001 IN IN OUT LTM8003-3.3
.tran 750u startup
* 1MHz
.lib LTM8003-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8003.asc
V1 IN 0 24
R1 N002 0 41.2K
Rload OUT 0 3
C1 OUT 0 47µ
R2 0 N003 24.3K
C2 N001 0 0.001µ
XU1 0 NC_01 NC_02 MP_03 N002 MP_04 N003 MP_05 MP_06 0 N001 IN IN OUT LTM8003
.tran 750u startup
* 1MHz
.lib LTM8003.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8005.asc
XU1 N005 NC_01 MP_02 0 N009 N006 N008 N011 N004 N004 N013 N012 N010 N004 0 0 MP_03 MP_04 MP_05 MP_06 MP_07 MP_08 IN N002 N003 NC_09 NC_10 NC_11 MP_12 OUT N001 N001 N007 LTM8005
V1 IN 0 12
L1 IN N001 8.2µ
C1 N005 0 4.7µ x2
D1 OUT 0 LXHL-BW02 N=10
R1 N007 N008 402K
R2 N008 0 12.4K
R3 IN N002 1Meg
R4 N002 N003 93.1K
R5 N003 0 19.1K
R6 N006 0 20K
R7 N004 N006 100K
C2 N011 N014 10n
R8 N012 0 23.2K
C3 N013 0 100n
R9 N014 0 4.8K
C4 N010 0 6.8n
C5 N009 0 .1µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2.5m startup
.lib LTM8005.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8008.asc
XU1 N005 OUT0 N004 N003 MP_01 NC_02 N001 N006 IN IN 0 MP_03 OUT2 OUT3 OUT4 OUT5 OUT1 OUT6 LTM8008
C1 N006 0 4.7µ
V1 IN 0 12
R1 N003 0 41.2K
C2 N004 0 4.7n
C3 N005 0 22n Rser=10K
L1 IN N001 10µ
C4 N002 N001 10µ
D1 N002 OUT0 1N5818
L2 N002 0 10µ
C5 OUT0 0 47µ
R2 OUT0 0 100
C6 OUT1 0 10µ Rser=.01
R3 OUT1 0 50
C7 OUT2 0 10µ Rser=.01
R4 OUT2 0 50
C8 OUT3 0 10µ Rser=.01
R5 OUT3 0 50
C9 OUT4 0 10µ Rser=.01
R6 OUT4 0 50
C10 OUT5 0 10µ Rser=.01
R7 OUT5 0 50
C11 OUT6 0 10µ Rser=.01
R8 OUT6 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 20m startup
.lib LTM8008.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8020.asc
XU1 IN IN 0 N001 OUT OUT LTM8020
V1 IN 0 25
R1 N001 0 165K
Rload OUT 0 25
C1 OUT 0 10µ
.tran 1m startup
.lib LTM8020.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8021.asc
XU1 IN IN 0 N001 OUT OUT LTM8021
V1 IN 0 20
R1 N001 0 19.1K
Rload OUT 0 10
C1 OUT 0 2.2µ
.tran 500u startup
.lib LTM8021.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8022.asc
R1 N002 0 29.4K
R2 N003 0 93.1K
V1 IN 0 20
R3 OUT N004 100K
Rload OUT 0 5
C1 OUT 0 4.7µ
XU1 IN IN N002 N003 0 N004 N001 N001 OUT LTM8022
.tran 250u startup
.lib LTM8022.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8023.asc
XU1 IN IN N002 N003 0 N004 N001 N001 OUT LTM8023
R1 N002 0 49.9K
R2 N003 0 154K
V1 IN 0 20
R3 OUT N004 100K
Rload OUT 0 1.65
C1 OUT 0 22µ
.tran 250u startup
.lib LTM8023.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8024.asc
V1 vIN 0 12
C1 vOUT2 0 22µ
C2 vOUT1 0 22µ
R1 vOUT2 0 1.5
R2 vOUT1 0 2
R3 0 N003 78.7K
R4 N002 0 47.5K
C3 0 N005 1n
C4 0 N004 1n
R5 N006 0 35.7K
Vbias N007 0 PWL(0 2.5 1m 5)
V2 N001 0 5
R6 PG1 N001 100k
R7 N001 PG2 100k
XU1 N006 0 vOUT1 vIN vOUT2 NC_01 vIN MP_02 MP_03 NC_04 vIN vIN MP_05 PG1 PG2 NC_06 NC_07 MP_08 MP_09 MP_10 MP_11 MP_12 MP_13 MP_14 MP_15 N007 NC_16 N002 N004 N005 N003 NC_17 LTM8024
.tran 1m startup
.lib LTM8024.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8025.asc
C1 OUT 0 22µ
V1 IN 0 30
R1 N003 0 34.8K
R2 N002 0 47.5K
XU1 N001 OUT N001 IN IN MP_01 NC_02 N003 NC_03 N002 0 LTM8025
Rload OUT 0 4
.tran 500u startup
.lib LTM8025.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8026.asc
V1 IN 0 24
R1 IN N001 100K
R2 N007 0 90.9K
R3 N004 0 9.09K
C1 OUT 0 330µ V=6.3 Irms=3.9 Rser=0.01 Lser=0 mfg="KEMET" pn="T520D337M006ASE010" type="Tantalum"
Rload OUT 0 .5
XU1 0 N001 N002 N002 OUT N002 MP_01 N006 MP_02 N004 MP_03 MP_04 MP_05 N005 N007 MP_06 MP_07 MP_08 MP_09 MP_10 MP_11 MP_12 MP_13 MP_14 MP_15 MP_16 MP_17 IN LTM8026
C2 OUT 0 100µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C575OX5ROJI07M" type="X5R"
.tran 1.2m startup
.lib LTM8026.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8027.asc
R1 IN N001 1Meg
R2 N004 0 48.7K
C1 N002 0 1000p
C2 OUT 0 100µ
V1 IN 0 24
XU1 IN N001 N002 N003 N005 N003 OUT N004 N003 MP_01 MP_02 MP_03 MP_04 MP_05 MP_06 MP_07 0 LTM8027
R3 N005 0 56.2K
Rload OUT 0 2.88
.tran 1m startup
.lib LTM8027.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8028.asc
XU1 OUT N003 0 IN N002 N002 0 NC_01 OUT N002 NC_02 N004 N005 N001 NC_03 LTM8028
R1 N005 0 165K
C1 N004 0 .01µ
V1 IN 0 24
R2 IN N001 402K
C2 OUT 0 137µ Rser=5m
Rload OUT 0 .24
C3 N003 0 570µ Rser=10m
.tran 2.5m startup
.lib LTM8028.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8029.asc
R3 N003 0 158K
C2 OUT 0 22µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
R4 IN N001 100K
V1 IN 0 10
Rload OUT 0 8.6
XU1 N002 OUT IN IN 0 MP_01 MP_02 OUT N001 N003 LTM8029
R1 N002 0 309K
.tran 750u startup
.lib LTM8029.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8031.asc
XU1 0 IN N003 NC_01 IN NC_02 N001 N002 OUT N002 NC_03 LTM8031
V1 IN 0 24
R1 N001 0 44.2K
R2 N003 0 47.5K
C1 OUT 0 10µ
Rload OUT 0 5
.tran 1m startup
.lib LTM8031.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8032.asc
XU1 0 IN N005 N004 IN N006 N002 N003 OUT N003 N001 LTM8032
R1 N002 0 44.2K
R2 N005 0 47.2K
R3 OUT N006 100K
C1 OUT 0 10µ
Rload OUT 0 5
V1 IN 0 20
.tran 500u startup
.lib LTM8032.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8033.asc
C1 OUT 0 47µ
V1 IN 0 30
R1 N005 0 34.8K
R2 N003 0 41.2K
Rload OUT 0 4
XU1 N002 OUT N002 IN N001 N001 NC_01 N005 N004 N003 0 LTM8033
C2 N001 0 1µ
.tran 500u startup
.lib LTM8033.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8040.asc
XU1 0 N001 N001 N003 N004 N004 N002 N006 N005 LTM8040
V1 N001 0 24
R1 N003 0 215K
D1 N002 0 LXK2-PW14 N=2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 500u startup
.lib LTM8040.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8042-1.asc
V1 IN 0 16
R1 N003 0 33.2K
C1 N001 0 4.7µ
D1 N002 0 LXHL-BW02 N=8
XU1 IN IN IN N003 0 NC_01 IN NC_02 MP_03 MP_04 0 N002 N001 NC_05 MP_06 MP_07 0 LTM8042-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LTM8042-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8042.asc
XU1 IN IN IN N003 0 NC_01 IN NC_02 MP_03 MP_04 0 N002 N001 NC_05 MP_06 MP_07 0 LTM8042
V1 IN 0 24
R1 N003 0 33.2K
C1 N001 0 4.7µ
D1 N002 0 LXK2-PW14 N=8
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LTM8042.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8045.asc
XU1 N002 0 IN OUT- IN N001 NC_01 MP_02 0 LTM8045
V1 IN 0 12
R1 N001 0 130K
R2 OUT- N002 60.4K
C1 OUT- 0 22µ V=10 Irms=10.206 Rser=0.005 Lser=0 mfg="KEMET" pn="C1210C226K8PAC" type="X5R"
Rload- OUT- 0 10
XU2 N004 OUT+ IN 0 IN N003 NC_03 MP_04 0 LTM8045
R3 N003 0 115K
R4 OUT+ N004 45.3K
Rload+ OUT+ 0 10
C2 OUT+ 0 100µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C575OX5ROJI07M" type="X5R"
.tran 1m startup
.lib LTM8045.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8046.asc
V1 IN 0 12
C1 N001 0 1µ
R1 N003 0 8.45K
C2 OUT 0 100µ Rser=10m
Rload OUT 0 12.5
XU1 0 OUT 0 N003 IN N001 IN N002 LTM8046
.tran 2.5m startup
.lib LTM8046.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8047.asc
V1 IN 0 10
C1 N001 0 4.7µ
R1 N003 0 6.19K
C2 OUT 0 22µ
Rload OUT 0 32
XU1 0 OUT 0 N003 IN N001 IN N002 LTM8047
.tran 2m startup
.lib LTM8047.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8047A.asc
V1 IN 0 10
C1 N001 0 4.7µ
R1 N003 0 6.19K
C2 OUT 0 22µ
Rload OUT 0 32
XU1 0 OUT 0 N003 IN N001 IN N002 LTM8047
.tran 2.5m startup
.lib LTM8047.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8048.asc
V1 IN 0 10
C1 N001 0 4.7µ
R1 N005 0 6.19K
C2 OUT1 0 22µ
XU1 0 OUT1 0 N005 IN N001 IN N003 N002 OUT2 N004 LTM8048
R2 N004 0 162K
C3 OUT2 0 10µ
Rload2 OUT2 0 64
Rload1 OUT1 0 64
.tran 2m startup
.lib LTM8048.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8048A.asc
V1 IN 0 10
C1 N001 0 4.7µ
R1 N005 0 6.19K
C2 OUT1 0 22µ
R2 N004 0 162K
C3 OUT2 0 10µ
Rload2 OUT2 0 64
Rload1 OUT1 0 64
XU1 0 OUT1 0 N005 IN N001 IN N003 N002 OUT2 N004 LTM8048
.tran 3m startup
.lib LTM8048.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8049.asc
V1 IN 0 12
R1 N001 0 80.6K
R2 OUT1 N002 130K
Rload1 OUT1 0 24
R3 N004 0 80.6K
R4 OUT2 N005 143K
Rload2 0 OUT2 24
C1 OUT1 0 22µ Rser=5m
C2 0 OUT2 47µ Rser=7m
XU1 OUT1 IN NC_01 MP_02 NC_03 N002 N005 NC_04 MP_05 NC_06 IN MP_07 MP_08 NC_09 IN N004 NC_10 N003 0 NC_11 N001 IN N003 0 0 MP_12 0 OUT2 LTM8049
.tran 1.2m startup
.lib LTM8049.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8050.asc
C1 OUT 0 22µ
V1 IN 0 48
R1 N003 0 34.8K
R2 N002 0 57.6K
Rload OUT 0 6
XU1 N001 OUT N001 IN IN MP_01 NC_02 N003 NC_03 N002 0 LTM8050
.tran 500u startup
.lib LTM8050.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8051.asc
V1 N003 0 12
C1 N008 0 47µ
C2 N004 0 1n
R1 N006 0 47.5K
C3 N014 0 1n
R2 0 N012 200K
R3 N008 0 5
R4 N016 0 40K
R5 N017 0 100K
C4 N009 0 100µ
C5 N005 0 1n
R6 0 N007 78.7K
C6 N015 0 1n
R7 N013 0 118K
R8 N009 0 3.3
C7 N010 0 100µ
C8 N011 0 100µ
R9 N010 0 1.8
R10 N011 0 2.5
XU2 N003 N009 NC_01 NC_02 NC_03 NC_04 N008 N010 N001 N008 N001 N006 N004 N014 N012 N009 N016 N003 N003 N003 0 N002 N002 N005 N017 MP_05 MP_06 NC_07 N007 N003 NC_08 N011 N015 N013 NC_09 NC_10 LTM8051
.tran .6m startup
.lib LTM8051.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8052.asc
XU1 0 N001 N002 N002 OUT N002 MP_01 N005 MP_02 N003 MP_03 MP_04 MP_05 N004 N006 MP_06 MP_07 MP_08 MP_09 MP_10 MP_11 MP_12 MP_13 MP_14 MP_15 MP_16 MP_17 IN LTM8052
V1 IN 0 24
R1 IN N001 510K
R2 N006 0 90.9K
R3 N003 0 9.09K
C1 OUT 0 330µ V=6.3 Irms=3.9 Rser=0.01 Lser=0 mfg="KEMET" pn="T520D337M006ASE010" type="Tantalum"
Rload OUT 0 .5
.tran 1.2m startup
.lib LTM8052.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8052A.asc
V1 IN 0 24
R1 IN N001 510K
R2 N007 0 90.9K
R3 N004 0 9.09K
C1 OUT 0 330µ V=6.3 Irms=3.9 Rser=0.01 Lser=0 mfg="KEMET" pn="T520D337M006ASE010" type="Tantalum"
Rload OUT 0 .5
XU1 0 N001 N002 N002 OUT N002 MP_01 N006 MP_02 N004 MP_03 MP_04 MP_05 N005 N007 MP_06 MP_07 MP_08 MP_09 MP_10 MP_11 MP_12 MP_13 MP_14 MP_15 MP_16 MP_17 IN LTM8052A
C2 OUT 0 100µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C575OX5ROJI07M" type="X5R"
.tran 1.2m startup
.lib LTM8052A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8053.asc
V1 IN 0 24
R1 N003 0 41.2K
Rload OUT 0 3
C1 OUT 0 100µ
XU1 0 N001 NC_01 NC_02 N003 MP_03 N004 N001 MP_04 0 N002 IN IN OUT LTM8053
R2 0 N004 60.4K
C2 N002 0 0.001µ
.tran 1m startup
* 1MHz
.lib LTM8053.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8054.asc
R1 N002 0 36.5K
V1 IN 0 24
R2 OUT N001 100K
R3 N001 0 11K
C1 OUT 0 22µ V=25 Irms=0 Rser=0.003 Lser=0 mfg="TDK" pn="C575OX5RIE226M" type="X5R"
C2 OUT 0 68µ V=50 Irms=410m Rser=0.2 Lser=0 mfg="Nichicon" pn="UPL1H680MPH" type="Al electrolytic"
Rload OUT 0 2.5
XU1 NC_01 NC_02 MP_03 0 MP_04 MP_05 NC_06 NC_07 IN IN IN IN MP_08 MP_09 MP_10 MP_11 MP_12 MP_13 MP_14 MP_15 MP_16 MP_17 MP_18 MP_19 OUT OUT MP_20 MP_21 MP_22 0 MP_23 NC_24 NC_25 NC_26 N002 NC_27 N001 LTM8054
.tran 1.5m startup
.lib LTM8054.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8055-1.asc
R1 N003 0 36.5K
V1 IN 0 24
R2 OUT N001 100K
R3 N001 0 11K
C1 OUT 0 22µ V=25 Irms=0 Rser=0.003 Lser=0 mfg="TDK" pn="C575OX5RIE226M" type="X5R"
C2 OUT 0 68µ V=50 Irms=410m Rser=0.2 Lser=0 mfg="Nichicon" pn="UPL1H680MPH" type="Al electrolytic"
Rload OUT 0 2
XU1 NC_01 NC_02 MP_03 0 MP_04 MP_05 NC_06 NC_07 IN IN IN IN MP_08 MP_09 MP_10 MP_11 MP_12 MP_13 MP_14 MP_15 MP_16 MP_17 MP_18 MP_19 OUT OUT MP_20 MP_21 MP_22 0 MP_23 NC_24 NC_25 NC_26 N003 N002 N001 LTM8055-1
C3 N002 0 4700p Rser=5.11K
.tran 1m startup
.lib LTM8055-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8055.asc
XU1 NC_01 NC_02 MP_03 0 MP_04 MP_05 NC_06 NC_07 IN IN IN IN MP_08 MP_09 MP_10 MP_11 MP_12 MP_13 MP_14 MP_15 MP_16 MP_17 MP_18 MP_19 OUT OUT MP_20 MP_21 MP_22 0 MP_23 NC_24 NC_25 NC_26 N002 NC_27 N001 LTM8055
R1 N002 0 36.5K
V1 IN 0 12
R2 OUT N001 100K
R3 N001 0 11K
C1 OUT 0 22µ V=25 Irms=0 Rser=0.003 Lser=0 mfg="TDK" pn="C575OX5RIE226M" type="X5R"
C2 OUT 0 68µ V=50 Irms=410m Rser=0.2 Lser=0 mfg="Nichicon" pn="UPL1H680MPH" type="Al electrolytic"
Rload OUT 0 2
.tran 1m startup
.lib LTM8055.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8056.asc
R1 N002 0 43.2K
V1 IN 0 32
R2 OUT N001 100K
R3 N001 0 5.32K
C1 OUT 0 22µ V=25 Irms=0 Rser=0.003 Lser=0 mfg="TDK" pn="C575OX5RIE226M" type="X5R"
C2 OUT 0 33µ V=20 Irms=0 Rser=0.2 Lser=0 mfg="KEMET" pn="T495D336M020AS" type="Tantalum"
Rload OUT 0 6
XU1 NC_01 NC_02 MP_03 0 MP_04 MP_05 NC_06 NC_07 IN IN IN IN MP_08 MP_09 MP_10 MP_11 MP_12 MP_13 MP_14 MP_15 MP_16 MP_17 MP_18 MP_19 OUT OUT MP_20 MP_21 MP_22 0 MP_23 NC_24 NC_25 NC_26 N002 NC_27 N001 LTM8056
.tran 1.5m startup
.lib LTM8056.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8057.asc
XU1 0 OUT 0 N002 IN N001 IN NC_01 LTM8057
V1 IN 0 24
C1 N001 0 4.7µ
R1 N002 0 6.98K
C2 OUT 0 22µ Rser=10m
Rload OUT 0 16.7
.tran 2m startup
.lib LTM8057.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8058.asc
V1 IN 0 16
C1 N001 0 4.7µ
R1 N005 0 6.19K
C2 OUT1 0 22µ
R2 N004 0 162K
C3 OUT2 0 10µ
Rload2 OUT2 0 64
Rload1 OUT1 0 64
XU1 0 OUT1 0 N005 IN N001 IN N003 N002 OUT2 N004 LTM8058
.tran 2m startup
.lib LTM8058.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8060.asc
V1 IN 0 12
R1 N003 0 47.5k
C2 OUT1 0 47µ x2 Rser=7m
C3 N005 0 0.1n
R2 N010 0 28k
R3 N004 0 78.7k
C5 OUT2 0 47µ x2 Rser=7m
Rload1 OUT1 0 5
Rload2 OUT2 0 3.3
C1 OUT1 N003 100p
R4 N008 OUT1 100k
R5 N001 IN 1Meg
R6 N011 IN 1Meg
R7 N018 OUT3 100k
R8 N013 0 280k
C8 OUT3 0 47µ x2 Rser=7m
Rload3 OUT3 0 1.5
C10 OUT3 N013 220p
C6 0 N006 0.1n
C4 OUT2 N004 100p
R9 OUT4 N019 100k
R10 OUT2 N009 100k
C7 0 N007 1µ
C9 0 N017 1µ
R11 IN N002 1Meg
C11 N015 0 0.1n
C12 0 N016 0.1n
R12 N020 0 100k
R13 N014 0 499k
C13 OUT4 0 47µ x2 Rser=7m
Rload4 OUT4 0 1.2
C14 OUT4 N014 680p
R14 IN N012 1Meg
XU1 IN IN IN N001 N002 N011 N012 OUT1 OUT2 OUT3 OUT4 N003 N004 N013 N014 N008 N009 N018 N019 N010 N020 N007 N017 N005 N006 N015 N016 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 0 LTM8060
.tran 0.4m startup
* fsw=1.2MHz
* fsw=400kHz
.lib LTM8060.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8061-4.1.asc
V1 IN 0 12
C1 OUT 0 .2m
XU1 N001 N001 N001 N002 N003 0 N005 N004 OUT IN OUT MP_01 0 LTM8061-4.1
C3 N001 0 4.7µ
.tran 3m startup
.lib LTM8061-4.1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8061-4.2.asc
V1 IN 0 12
C1 OUT 0 .2m
C3 N001 0 4.7µ
XU1 N001 N001 N001 N002 N003 0 N005 N004 OUT IN OUT MP_01 0 LTM8061-4.2
.tran 3m startup
.lib LTM8061-4.2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8061-8.2.asc
V1 IN 0 12
C1 OUT 0 .1m
C3 N001 0 4.7µ
XU1 N001 N001 N001 N002 N003 0 N005 N004 OUT IN OUT MP_01 0 LTM8061-8.2
.tran 3m startup
.lib LTM8061-8.2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8061-8.4.asc
V1 IN 0 12
C1 OUT 0 .1m
C3 N001 0 4.7µ
XU1 N001 N001 N001 N002 N003 0 N005 N004 OUT IN OUT MP_01 0 LTM8061-8.4
.tran 3m startup
.lib LTM8061-8.4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8062.asc
V1 IN 0 12
C1 OUT 0 .1m
XU1 IN IN IN NC_01 NC_02 0 N001 NC_03 OUT MP_04 OUT IN 0 LTM8062
R1 OUT N001 274K
R2 N001 0 2.87Meg
.tran 2m startup
.lib LTM8062.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8062A.asc
V1 IN 0 25
C1 OUT 0 .1m
R1 OUT N001 1.24Meg
R2 N001 0 312K
XU1 IN IN IN NC_01 NC_02 0 N001 NC_03 OUT MP_04 OUT IN 0 LTM8062
.tran 6m startup
.lib LTM8062.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8063.asc
V1 IN 0 12
C1 OUT 0 22µ
R1 N004 0 27.4K
R2 N001 0 45.3K
Rload OUT 0 2.5
C2 N003 0 1n
XU1 MP_01 OUT MP_02 N004 NC_03 N001 N003 N002 IN IN 0 LTM8063
R3 N002 OUT 50K
.tran 750u startup
.lib LTM8063.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8064.asc
XU1 OUT MP_01 IN IN N001 MP_02 MP_03 MP_04 NC_05 MP_06 N002 0 N001 N001 NC_07 MP_08 MP_09 MP_10 NC_11 N003 MP_12 NC_13 LTM8064
V1 IN 0 55
R1 N003 0 130K
C1 OUT 0 100µ Rser=5m
C2 OUT 0 330µ Rser=50m
R2 N002 0 5.11K
Rload OUT 0 .833
.tran 2m startup
.lib LTM8064.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8065.asc
XU1 N001 MP_01 MP_02 IN MP_03 MP_04 MP_05 OUT MP_06 MP_07 MP_08 MP_09 N001 IN N003 N002 NC_10 0 NC_11 N004 LTM8065
V1 IN 0 12
R1 N004 0 60.4K
R2 OUT 0 2
C1 OUT 0 22µ
R3 N003 0 41.2K
C2 N002 0 1n
.tran .7m startup
.lib LTM8065.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8067.asc
V1 IN 0 24
C1 OUT 0 22µ Rser=30m
R1 N001 0 8.25K
Rload OUT 0 10
XU1 IN 0 IN 0 OUT MP_01 N001 LTM8067
.tran 7m startup
.lib LTM8067.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8068.asc
V1 IN 0 24
C2 OUT1 0 22µ Rser=30m
R2 N001 0 162K
XU1 IN 0 IN 0 OUT1 OUT2 N002 N001 MP_01 NC_02 LTM8068
R1 N002 0 7.32K
C1 OUT2 0 10µ Rser=5m
Rload OUT2 0 16.67
.tran 7m startup
.lib LTM8068.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8071.asc
XU1 N001 N001 MP_01 IN MP_02 MP_03 MP_04 OUT MP_05 MP_06 MP_07 MP_08 MP_09 IN N002 N003 NC_10 0 NC_11 N004 MP_12 MP_13 MP_14 MP_15 MP_16 MP_17 MP_18 MP_19 MP_20 NC_21 LTM8071
V1 IN 0 22
R1 N002 0 56.2K
C1 N003 0 1n
R2 0 N004 102K
C2 OUT 0 100µ
R3 OUT 0 1
.tran 10m startup
.lib LTM8071.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8073.asc
V1 IN 0 48
R1 N002 0 32.4K
R2 0 N003 47.5K
Rload OUT 0 15
C1 OUT 0 100µ Rser=5m
XU1 N001 MP_01 MP_02 IN NC_03 MP_04 MP_05 OUT N001 MP_06 MP_07 MP_08 MP_09 IN N002 N004 0 0 NC_10 N003 LTM8073
C2 N004 0 0.001µ
.tran 1m startup
* 1.2MHz
.lib LTM8073.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8074.asc
R1 0 N003 76.8K
R3 N005 0 18.2K
C7 N004 0 .002µ
R4 OUT N002 100K
R5 IN N001 1Meg
V1 IN 0 12
C10 OUT 0 4.7µ Rser=3m
C11 OUT 0 47µ Rser=8m
R6 OUT 0 2.75
XU1 MP_01 OUT MP_02 N005 NC_03 N003 N004 N002 IN N001 0 LTM8074
.tran 1m startup
.lib LTM8074.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8078.asc
Rload2 OUT2 0 2.5
Rload1 OUT1 0 1.2
C25 OUT2 0 1µ
V1 IN 0 12
R1 N002 0 249k
C1 N004 0 1n
C2 N005 0 1n
C3 OUT1 0 47µ x2 Rser=10m
C4 OUT2 0 47µ x2 Rser=10m
R3 0 N003 46.4k
R2 N006 0 78.7k
XU1 IN 0 NC_01 NC_02 NC_03 NC_04 OUT1 OUT2 N001 OUT2 N001 N002 N004 N005 N006 IN N003 IN LTM8078
.tran .6m startup
.lib LTM8078.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8210.asc
V1 IN 0 12
M§Q1 N003 N001 IN IN NTMFS5C646NL
C1 N003 0 440µ
M§Q2 N003 N004 N008 N008 BSC032NE2LS
M§Q3 N016 N019 0 0 BSC032NE2LS
C2 N005 N008 220n
R1 N024 OUT 2m
L1 N013 N016 4.7µ
M§Q4 N008 N010 0 0 BSC032NE2LS
R2 N008 N013 2m
C3 N006 0 1µ
M§Q5 N024 N023 N016 N016 BSC032NE2LS
R3 N022 OUT 100K
R4 N022 0 14.3K
R5 N012 0 64.9K
C4 N011 0 2n
R6 N009 0 46.4K
C5 OUT 0 960µ
D1 N006 N021 MURS120
D2 N006 N005 MURS120
C6 N021 N016 220n
C7 N002 0 1µ
R7 N002 N007 10K
XU1 IN N002 N002 0 N007 N009 0 N002 N011 N012 N015 N018 N020 N022 MP_01 OUT MP_02 OUT N024 N023 N016 N021 MP_03 N019 0 N010 N006 OUT MP_04 N005 N008 N004 N013 N008 MP_05 N003 N001 IN LT8210
R8 N020 OUT 100K
R9 0 N020 6.65K
C8 N012 0 15n
R10 OUT 0 2
R11 N015 N014 2.61K
C9 N014 0 6.8n
C10 N015 0 820p
R12 N018 N017 60.4K
C11 N017 0 2.2n
C12 0 N018 220p
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 10m startup
.lib LT8210.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8228.asc
R1 N005 N006 2m
R2 N002 N003 2m
C1 N010 N004 0.1µ
C2 N006 0 200µ Rser=.01
C3 N003 0 270µ Rser=.01
C4 N002 0 10µ Rser=.01
C5 N023 0 1µ
C6 N014 0 3.3µ
R3 N021 0 12.1k
R4 IN N021 226k
R5 N024 0 12.1k
R6 N002 N024 464k
R7 N020 0 12.1k
R8 OUT N020 68.1k
R9 N013 0 12.1k
R10 N006 N013 130k
R11 N033 0 61.9k
C7 N035 0 10n
C8 P001 0 15n
R12 N030 P001 4.32k
C9 P002 0 100n
R13 N029 P002 4.32k
R14 N034 0 37.4k
R15 N002 N015 1.5k
R16 N003 N016 1.5k
R17 N005 N018 1.5k
R18 N006 N019 1.5k
L1 N004 N005 10µ Rser=60m
R19 N022 N023 100k
R20 N026 N023 100k
R21 N037 0 100k
M1 N004 N011 0 0 IPD220N06L3
M2 N003 N017 N004 N004 IPD220N06L3
D1 N014 P003 MBR20100CT
C10 OUT 0 10µ
R23 N027 0 88.7k
R24 N028 0 22.6k
R25 N032 0 22.6k
R26 N031 0 37.4k
C11 N032 0 10n
C12 N031 0 10n
M3 N006 N009 N007 N007 IPD220N06L3
M4 OUT N009 N007 N007 IPD220N06L3
M5 N002 N008 N001 N001 IPD220N06L3
M6 IN N008 N001 N001 IPD220N06L3
R27 N025 N023 100k
R28 N008 N012 20k
C13 N012 0 10p
R29 N009 P004 10k
C14 P004 0 1n
C15 N027 0 10n
C17 N028 0 10n
C18 N036 0 300n
C19 OUT 0 5m
V1 IN 0 48
Rload OUT 0 1.5
R22 N010 P003 1
XU1 N015 N016 N021 N024 N033 N027 N028 N029 N035 N030 N031 N032 N034 N013 N020 N037 NC_01 N018 N019 N026 N023 N022 0 N025 0 N036 N011 N014 IN N004 N017 N010 IN N007 N009 N002 N001 N008 LT8228
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 8m startup
.lib LT8228.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8300.asc
XU1 N003 0 N004 N002 IN LT8300
V1 IN 0 60
R1 IN N003 1Meg
R2 N003 0 40.2K
L1 IN N002 300µ Rser=500m Cpar=1p
L2 0 N001 19µ Rser=20m Cpar=.2p
R3 N002 N004 210K
D1 N001 OUT MBRS1100
C1 OUT 0 4.7µ V=6.3 Irms=0 Rser=0.003 Lser=0 mfg="TDK" pn="C2012X5ROJ475M" type="X5R"
Rload OUT 0 16.6
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
K1 L1 L2 1
.tran 3m startup
.lib LT8300.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8301.asc
V1 IN 0 24
L1 IN N002 40µ Rser=500m Cpar=1p
L2 0 N001 4.4µ Rser=20m Cpar=.2p
R3 N002 N003 154K
D1 N001 OUT MBRS360
C1 OUT 0 100µ V=10 Irms=2.2 Rser=0.025 Lser=0 mfg="KEMET" pn="T520V107M010ASE025" type="Tantalum"
Rload OUT 0 5
XU1 IN 0 N003 N002 IN LT8301
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
K1 L1 L2 1
.tran 5m startup
.lib LT8301.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8302.asc
XU1 IN N004 IN 0 N002 N003 N005 N006 LT8302
V1 IN 0 24
C1 N004 0 1µ
L1 IN N002 9µ Rser=36m
L2 0 N001 1µ Rser=7m
D1 N001 OUT B520C
C2 OUT 0 220µ
C3 IN N002 470p Rser=39
R1 N002 N003 154K
R2 N005 0 10K
R3 N005 N006 115K
Rload OUT 0 1.7
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
K1 L1 L2 1
.tran 7m startup
.lib LT8302.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8303.asc
V1 IN 0 40
L1 IN N002 150µ Rser=500m Cpar=1p
L2 0 N001 4.2µ Rser=20m Cpar=.2p
R3 N002 N003 316K
D1 N001 OUT MBRS340
C1 OUT 0 47µ
Rload OUT 0 20
XU1 IN 0 N003 N002 IN LT8303
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
K1 L1 L2 1
.tran 3m startup
.lib LT8303.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8304-1.asc
V1 IN 0 20
C1 N004 0 1µ
L1 IN N002 40µ Rser=100m
L2 0 N001 1m Rser=.2
D1 N001 OUT B520C
C2 OUT 0 .33µ
C3 IN N002 220p Rser=100
R1 N002 N003 392K
R3 N005 N006 100K
Rload OUT 0 5K
C4 0 N005 10p Rpar=10K
XU1 IN N004 IN 0 N002 N003 N005 N006 LT8304-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
K1 L1 L2 1
.tran 5m startup
* 1:5 turns ratio
.lib LT8304-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8304.asc
V1 IN 0 48
C1 N004 0 1µ
L1 IN N002 40µ Rser=100m
L2 0 N001 1.1µ Rser=15m
D1 N001 OUT B520C
C2 OUT 0 100µ x3
C3 IN N002 220p Rser=100
R1 N002 N003 309K
R2 N005 0 10K
R3 N005 N006 100K
Rload OUT 0 1.7
XU1 IN N004 IN 0 N002 N003 N005 N006 LT8304
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
K1 L1 L2 1
.tran 7m startup
.lib LT8304.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8309.asc
R2 N008 0 30.9K
V1 IN 0 48
C1 N012 N011 1500p
C2 0 N017 4.7µ
R3 N001 N006 147K
R4 0 N009 6.04K
L1 IN N001 28.5µ Rser=39m Rpar=5K
L2 N002 OUT 1µ Rser=3.5m Rpar=5K
C3 OUT 0 400µ
R5 N011 0 12.1K
C4 0 N015 .005µ
R6 IN N005 412K
R7 N005 0 15.4K
Rload OUT 0 .625
XU1 0 MP_01 MP_02 N013 IN N017 N005 MP_03 MP_04 N015 N016 N012 N006 N009 N008 LT3748
M1 N001 N013 N016 N016 BSC320N20NS3
R1 N016 0 12m
XU2 N014 0 N007 N004 N010 LT8309
M2 N002 N014 0 0 BSC028N06LS3
R8 N010 N002 2.3K
D1 N002 N003 PMEG6010AED
R9 N004 N003 10
C5 N004 0 1µ
C6 N007 0 4.7µ
C7 IN N001 100p Rser=60
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1
.tran 2m startup
.lib LT3748.sub
.lib LT8309.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8310.asc
XU1 N003 MP_01 N006 MP_02 N008 N010 MP_03 N012 N015 N013 N016 MP_04 N011 N009 N004 N007 MP_05 IN MP_06 MP_07 0 LT8310
V1 IN 0 36
R1 IN N003 280K
R2 N003 N006 30.9K
R3 N006 0 6.65K
C1 N008 0 6.8n Rser=50m
R4 N010 0 40.2K
C2 N012 0 100n
R5 N004 N007 105K
C3 N004 0 4.7µ
L1 IN N005 420µ Rser=65mm Rpar=5K
L2 N001 0 125µ Rser=15m Rpar=5K
M§Q1 N005 N009 N011 N011 IPB107N20N3
R6 N011 0 20m
C4 N005 0 1000p
D1 N001 N002 B530C
D2 0 N002 B530C
C5 OUT 0 200µ Rser=20m
L3 N002 OUT 33µ Rser=10m
Rload OUT 0 5
R7 N015 N014 20K
C6 N014 0 1500p
R8 OUT N013 5K
R9 N013 0 1K
C7 N015 0 100p
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 .99
.tran 7m startup
.lib LT8310.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8311.asc
XU1 0 MP_01 0 MP_02 N011 Vaux Vaux Vaux N024 N044 N031 N042 NC_03 N043 N035 N012 MP_04 N026 MP_05 N025 0 LT8311
R1 N018 0 5m
L1 IN N004 216µ Rser=12m Rpar=5k
L2 N001 N005 216µ Rser=4.5m
L3 N001 OUT 6.8µ Rser=5m Rpar=10K
C2 OUT 0 22µ x2 Rser=10m
R2 OUT N031 100K
R3 N031 0 11.3K
R4 N021 N019 5.9K
R5 0 N021 1.82K
V1 IN 0 30
Rload1 OUT 0 .96
C3 0 INTVcc 4.7µ
M1 N004 N017 N018 N018 BSC077N12NS3
R6 N019 IN 100k
R7 N024 N023 3.16K
R8 N022 INTVcc 100
R9 0 N030 1K
XU3 N023 0 N022 N030 PC817 Igain=3.4m
C5 N031 OUT 68p
L4 0 N034 785µ Rser=.6
C6 N033 N034 220p
R12 N035 0 560
XU5 N008 N013 N036 N029 N028 NC_06 N027 N037 N019 N021 N039 N040 N041 N038 MP_07 MP_08 N032 0 0 0 N020 N018 MP_09 N017 MP_10 INTVcc MP_11 IN MP_12 N033 MP_13 N016 MP_14 N015 MP_15 N014 LT3752
C8 0 N027 .01µ
C9 0 N032 .01µ
R13 N036 0 31.6K
R14 N037 0 71.5K
R15 N038 0 34K
R16 N039 0 49.9K
R17 N040 0 22.6K
R18 N041 0 7.32K
R19 N020 N018 2K
M2 N005 N011 0 0 BSC082N10LS
C10 OUT 0 470µ V=16 Irms=825m Rser=0.084 Lser=0 mfg="United Chemi-Con" pn="LXF16VB471M10X16LL" type="Al electrolytic"
C11 N004 N007 15n
M4 N007 N010 0 0 Si7113DN
C12 N010 N016 100n
R20 N010 0 10K
D1 N010 0 BAT46WJ
L6 IN N006 222µ Rser=1.6
M5 N006 N015 N009 N009 Si7802DN
R21 N009 0 .15
R22 N009 N014 499
L8 0 N002 25.66µ Rser=.45
D2 N002 INTVcc BAT46WJ
R23 0 N008 1.1K
R24 N008 INTVcc 10K
C13 0 N013 3.5n Rser=25K Cpar=50p
L7 0 N003 25.66µ Rser=.65
D3 N003 Vaux BAT46WJ
C14 Vaux 0 2.2µ
L5 0 N035 785µ Rser=.6
C15 0 INTVcc 2.2µ
R25 N028 N029 100K
R26 N029 N030 100K
C16 N022 0 1µ
C4 Vaux 0 4.7µ
R11 0 N026 100
R27 N001 N025 100
R10 N042 0 499K
C1 N043 0 .015µ
C7 N044 0 2200p Rser=3.7K Cpar=68p
M3 N001 N012 0 0 BSC082N10LS
D4 0 N001 MBRS1100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1
.tran 5.5m startup
K2 L5 L4 1
K3 L6 L7 L8 1
.lib LT3752.sub
.lib LT8311.sub
.lib PC817.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8312.asc
XU1 0 MP_01 MP_02 N014 N016 N019 MP_03 MP_04 N011 N009 N003 N008 N018 N015 N017 N010 LT8312
C1 N018 0 4.7µ
R1 N014 N016 100K
R2 N016 0 221K
Vline N001 N007 SINE(0 170 60)
D1 0 N001 RRE02VS4S
D2 N001 Vin RRE02VS4S
D3 0 N007 RRE02VS4S
D4 N007 Vin RRE02VS4S
C2 Vin 0 .01µ
R3 N003 N008 1Meg
R4 N008 0 95.3K
R5 Vin N010 1Meg
L1 Vin N012 400µ Rpar=2K
M1 N012 N015 N017 N017 SPA11N60C3
R6 N017 0 10m
C3 N019 0 10n Rser=5K
D5 N012 Vout RF505TF6S
C4 Vout 0 560µ x2 Rser=.1
L2 0 N006 25µ Rpar=1K
C5 N006 N009 4.7p Rser=2K
C6 N003 0 10µ
D6 N005 N003 1N4148
R7 N006 N005 20
D7 N002 N003 1N4148
R8 Vin N002 200K
R9 Vout N011 3Meg
R10 N011 0 9.53K
Rload Vout 0 800
V2 N013 0 {390*precharge}
D8 N013 Vout Initial
V1 N004 0 {24*precharge}
D9 N004 N003 Initial
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1
.tran .1
.model INITIAL D(Ron=.5
+ Roff=1G epsilon=.5)
.param precharge=1
* Artificial Precharging Circuit\n(You can simulate the startup, by changing \nthe parameter "precharge=0")
.lib LT8312.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8315.asc
V1 IN 0 100
C2 0 N013 22n
L1 IN N012 4m Rser=6
L2 0 N007 160µ Rser=0.5 Cpar=0.5p
C3 OUT 0 150µ Rser=50m
D1 N007 OUT RB058L150
Rsen N015 0 330m
Rload OUT 0 60
XU1 N012 MP_01 MP_02 MP_03 MP_04 MP_05 MP_06 N008 N001 N005 N009 N006 N014 N016 0 0 N001 N015 LT8315
R8 N016 0 121K
C5 N003 N004 47p
R9 N004 N005 20K
D2 N003 N002 RF04UA2D
R10 N002 N001 600
R11 N006 N009 61.9K
R12 N003 N006 93.1K
R13 N006 0 5.11K
D3 IN N011 SMAJ120A
D4 N012 N011 RFN1L7S
L3 0 N003 640µ Rser=2.4
C1 N014 0 470p
C4 N008 0 10µ
C6 N001 0 10µ
C7 IN N010 120p
R1 N010 N012 200
C8 OUT 0 47µ Rser=7m
R2 N014 N013 100K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
K1 L1 L2 L3 0.993
* 5:1:2
.tran 325m startup
.model SMAJ120A D(Is=10u Rs=3.5 N=1.5 IBV=10m BV=133 Cjo=1400p)
.lib LT8315.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8316.asc
Vin IN 0 420
L1 IN N007 540µ Rser=0.5
L2 0 N001 8.44µ Rser=0.03 Cpar=0.5p
C2 OUT 0 1200µ Rser=50m
D1 N001 OUT RB058L150
Rsense N012 0 40m
Rload OUT 0 4
C3 N006 N003 47p Rser=10K
R4 N008 N009 108K
R5 N003 N008 44.2K
R6 N008 0 4.99K
D4 N007 N004 RFN1L7S
L3 0 N003 8.44µ Rser=0.6
C5 N005 0 4.7µ
C7 IN N007 90p Rser=25
C8 OUT 0 100µ Rser=2m
C9 N011 0 100n Rser=20K
R9 N013 0 61.9K
M1 N007 N010 N012 N012 STW11NM80
C1 N002 0 4.7µ
XU1 IN MP_01 MP_02 MP_03 MP_04 MP_05 MP_06 N005 N002 N006 N009 N008 N011 N013 0 0 N005 N012 N010 LT8316
D2 N003 N002 RB058L150
D5 IN N004 1N5378B N=2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 L3 0.993
* 8:1:1
.tran 160m startup
.lib LT8316.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8330.asc
XU1 N002 MP_01 N001 MP_02 0 IN N003 IN LT8330
C1 N003 0 1µ
V1 IN 0 12
L1 IN N001 6.8µ Rser=.1
R1 OUT N002 1Meg
R2 N002 0 34.8K
C2 OUT N002 4.7p
C3 OUT 0 4.7µ Rser=10m
Rload OUT 0 355
D1 N001 OUT BAT46WJ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT8330.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8331.asc
XU1 N003 MP_01 IN MP_02 N004 MP_03 OUT MP_04 N005 N006 N007 0 MP_05 N001 MP_06 MP_07 0 LT8331
C1 N007 0 .01µ
R1 N006 0 63.4K
V1 IN 0 48
L1 N001 IN 220µ Rser=20m
C2 N001 N002 2.2µ Rser=10m
L2 N002 0 220µ Rser=20m
R2 IN N003 1Meg
R3 N003 0 59K
D1 N002 OUT MBRS1100
C3 OUT 0 4.7µ x4 V=63 Irms=1.73205 Rser=0.075 Lser=0 mfg="KEMET" pn="T521D475M063ATE075" type="Tantalum"
R4 OUT N005 1Meg
R5 N005 0 34.8K
Rload OUT 0 290
C4 N004 0 1µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 10m startup
K1 L1 L2 1
.lib LT8331.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8335.asc
C1 N003 0 1µ
V1 IN 0 6
L1 IN N001 1.2µ Rser=75m
R1 OUT N002 1Meg
R2 N002 0 154K
C2 OUT N002 4.7p
C3 OUT 0 22µ Rser=10m
Rload OUT 0 75
D1 N001 OUT BAT46WJ
XU1 N002 MP_01 N001 MP_02 0 IN N003 IN LT8335
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.2m startup
.lib LT8335.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8336.asc
C1 N003 0 1µ
V1 vIN 0 12
L1 vIN N001 6.8µ Rser=65m
R1 vOUT FB 1Meg
R2 FB 0 43.2k
C3 vOUT 0 10µ x2 Rser=10m
Rload vOUT 0 40
R3 vIN PG 100k
R4 N004 0 47.5k
C2 N001 N002 0.1µ
XU1 0 N004 0 FB vOUT N001 N002 N003 vIN vIN PG LT8336
.tran 3m startup
* 2MHz
.lib LT8336.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8337.asc
C1 N005 0 1µ
V1 IN 0 9
L1 IN N001 2.2µ Rser=9m
R1 OUT N004 1Meg
R2 N004 0 71.5k
C3 OUT 0 22µ x4 Rser=10m
Rload OUT 0 75
R3 IN N003 100k
R4 N006 0 47.5k
C2 N001 N002 0.1µ
XU1 0 N006 0 N004 OUT N001 N002 N005 IN IN N003 LT8337
.tran 2m startup
* 2MHz
.lib LT8337.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8350S.asc
L1 N001 N002 2.2µ
R1 N007 N006 100k
R2 IN N004 499k
R3 N004 0 115K
C5 IN 0 10µ
V1 IN 0 PWL(0 0 100u 12 1m 12)
R6 OUT N005 110k
R7 N005 0 10k
C6 N003 0 4.7µ
R8 N003 OUT 30m
R9 N010 N009 3.9k
C7 0 N010 3.3n
C8 0 N011 10n
R10 0 N012 14.3k
C10 OUT 0 47µ
Rload OUT 0 6
XU1 MP_01 IN MP_02 MP_03 N004 N006 N006 N006 N008 NC_04 N003 OUT N008 N005 N009 N007 N011 N012 0 N013 0 NC_05 MP_06 N003 MP_07 MP_08 N002 MP_09 NC_10 NC_11 N001 MP_12 0 LT8350S
C1 0 N013 15p
.tran 5m startup
.lib LT8350S.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8357.asc
L1 IN N001 2.2µ
R1 IN N002 1Meg
R2 N002 0 196k
XU1 N009 N008 N007 N012 N010 0 N005 N004 N003 N006 N002 IN 0 LT8357
R3 N007 N006 100k
C3 N012 0 47n
C2 N011 0 10n
R4 N009 N011 22k
C4 N006 0 2.2µ
R5 N010 0 15k
C1 IN 0 10µ
R6 N004 N003 5
M1 N001 N004 N005 N005 BSC093N04LS
D1 N001 OUT B540C
R7 N005 0 10m
R8 OUT N008 1Meg
R9 N008 0 43.2k
C5 OUT 0 47µ
R10 OUT 0 12
V1 IN 0 PWL(0 0 10u 0 100u 12)
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 4m
.lib LT8357.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8361.asc
V1 IN 0 12
L1 IN N001 6.8µ Rser=.5
D1 N001 OUT MBRS1100
C1 OUT 0 4.7µ
R1 N003 0 34.8K
C2 N005 0 150p Rser=57.6K
C3 N006 0 6.8n
R2 N004 0 20K
C4 N002 0 1µ
C5 OUT N003 4.7p Rpar=1Meg
Rload OUT 0 150
XU1 IN N005 IN MP_01 N002 MP_02 0 MP_03 N003 N004 N006 NC_04 MP_05 N001 MP_06 MP_07 0 LT8361
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT8361.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8362.asc
XU1 IN N005 IN MP_01 N002 MP_02 0 MP_03 N003 N004 N006 NC_04 MP_05 N001 MP_06 MP_07 0 LT8362
V1 IN 0 12
L1 IN N001 6.8µ Rser=.5
D1 N001 OUT MBRS1100
C1 OUT 0 4.7µ
R1 N003 0 34.8K
C2 N005 0 150p Rser=57.6K
C3 N006 0 2.2n
R2 N004 0 20K
C4 N002 0 1µ
C5 OUT N003 4.7p Rpar=1Meg
Rload OUT 0 150
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.4m startup
.lib LT8362.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8364.asc
V1 IN 0 12
L1 IN N001 3.3µ Rser=.5
D1 N001 OUT MBRS1100
C1 OUT 0 4.7µ x2
R1 N003 0 34.8K
C2 0 N005 2.2n Rser=36.5K
C3 N006 0 3.3n
R2 N004 0 20K
C4 N002 0 1µ
XU1 IN N005 IN MP_01 N002 MP_02 0 MP_03 N003 N004 N006 NC_04 MP_05 N001 MP_06 MP_07 0 LT8364
R3 OUT N003 1Meg
Rload OUT 0 75
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT8364.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8365.asc
C1 N006 0 10n
R1 N005 0 107k
V1 vIN 0 12
L1 vIN N001 47µ Rser=6m
C2 N001 N002 1µ Rser=3m
L2 0 N002 47µ Rser=6m
D1 N002 vOUT MBRS1100
R4 vOUT N004 1Meg
R5 N004 0 34.8k
Rload vOUT 0 500
C4 N003 0 1µ
C5 N007 0 6.8n Rser=33.2k
C6 vOUT 0 10µ Rser=9m
XU1 vIN N007 vIN MP_01 N003 MP_02 vOUT MP_03 N004 N005 N006 0 MP_04 N001 MP_05 MP_06 0 LT8365
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
K1 L1 L2 1
.tran 5m startup
.lib LT8365.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8390.asc
C1 N019 0 50n
C2 N020 0 4.7n Rser=27K Cpar=100p
V1 IN 0 6
R1 N001 N002 4m
C3 N004 N001 .1µ
M§Q1 IN N009 N001 N001 BSZ100N06LS3
M§Q2 N001 N007 0 0 BSZ100N06LS3
L1 N002 N003 6µ
R2 N006 OUT 15m
C4 N006 0 50µ
M§Q3 N006 N010 N003 N003 BSC034N03LS
M§Q4 N003 N008 0 0 BSC034N03LS
C5 N003 N005 .1µ
R3 N021 0 100K
R4 OUT N014 100K
C6 N012 0 4.7µ
C7 N015 0 .47µ
C8 OUT 0 50µ
XU1 N007 N004 N001 N009 N001 N002 IN N012 N011 MP_01 N015 N015 N018 N006 OUT N017 N013 N019 N014 N020 N021 0 N016 N006 N010 N003 N005 N008 0 LT8390
R5 N015 N018 280K
R6 N018 0 100K
R7 N014 0 9.09K
R8 N013 N012 100K
R9 N011 0 165K
R10 IN N011 383K
Rload OUT 0 10
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 6m startup
.lib LT8390.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8390A.asc
C1 N019 0 30n
C2 N020 0 1n Rser=15K
V1 IN 0 6
R1 N001 N002 5m
R2 IN N011 383K
C3 N004 N001 .1µ
M§Q1 IN N009 N001 N001 BSZ100N06LS3
M§Q2 N001 N007 0 0 BSZ100N06LS3
L1 N002 N003 1µ
R3 N006 OUT 15m
C4 N006 0 22µ
R4 N011 0 165K
M§Q3 N006 N010 N003 N003 BSC034N03LS
M§Q4 N003 N008 0 0 BSC034N03LS
C5 N003 N005 .1µ
R5 N021 0 59K
R6 OUT N014 100K
R7 N014 0 9.09K
C6 N012 0 4.7µ
R8 N012 N013 100K
C8 OUT 0 22µ
XU1 N007 N004 N001 N009 N001 N002 IN N012 N011 MP_01 N015 N015 N018 N006 OUT N017 N013 N019 N014 N020 N021 0 N016 N006 N010 N003 N005 N008 0 LT8390A
Rload OUT 0 10
C7 N015 0 .47µ
R9 N015 N018 280K
R10 N018 0 100K
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m startup
* 2MHz
.lib LT8390A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8391.asc
C1 N021 0 10n
C2 N022 0 10n Rser=2.21K
V1 IN 0 12
R1 N001 N002 4m
R2 IN N011 383K
C3 N004 N001 .1µ
M§Q1 IN N009 N001 N001 BSC067N06LS3
M§Q2 N001 N007 0 0 BSC100N06LS3
L1 N002 N003 10µ Rser=2m
R3 N006 OUT 50m
D1 N020 0 LUW-W5AP N=7
C4 N006 0 10µ x2 Rser=4m
R4 N011 0 165K
M§Q3 N006 N010 N003 N003 BSC093N04LS
M§Q4 N003 N008 0 0 BSC093N04LS
C5 N003 N005 .1µ
M§Q5 N020 N018 OUT OUT FDS4885C_P
R5 N023 0 100K
R7 N014 0 34.8K
C6 N012 0 4.7µ
R9 N012 N013 100K
C7 N015 0 0.47µ
R10 N019 0 150K
XU1 N007 N004 N001 N009 N001 N002 IN N012 N011 N016 N019 N015 N017 N006 OUT N015 N013 N021 N014 N022 N023 0 N018 N006 N010 N003 N005 N008 0 LT8391
R11 N015 N017 280K
R12 OUT N014 1Meg
R8 N015 N019 50K
R6 0 N016 51K
R13 N017 0 100K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 10m startup
.lib LT8391.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8391A.asc
C1 N021 0 10n
C2 N022 0 3.3n Rser=4.7K
V1 IN 0 12
R1 N001 N002 6m
R2 IN N011 383K
C3 N004 N001 .1µ
M§Q1 IN N009 N001 N001 BSC067N06LS3
M§Q2 N001 N007 0 0 BSC100N06LS3
L1 N002 N003 2.2µ Rser=2m
R3 N006 OUT 56m
D1 N020 0 LUW-W5AP N=6
C4 N006 0 10µ x2 Rser=4m
R4 N011 0 165K
M§Q3 N006 N010 N003 N003 BSC093N04LS
M§Q4 N003 N008 0 0 BSC093N04LS
C5 N003 N005 .1µ
M§Q5 N020 N018 OUT OUT FDS4885C_P
R5 N023 0 59k
R7 N014 0 48.7K
C6 N012 0 4.7µ
R9 N012 N013 100K
C7 N015 0 0.47µ
R10 N019 0 150K
R11 N015 N017 280K
R12 OUT N014 1Meg
R8 N015 N019 50K
R6 0 N016 51K
XU1 N007 N004 N001 N009 N001 N002 IN N012 N011 N016 N019 N015 N017 N006 OUT N015 N013 N021 N014 N022 N023 0 N018 N006 N010 N003 N005 N008 0 LT8391A
R13 N017 0 100K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m startup
.lib LT8391A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8410-1.asc
R1 N003 N004 499K
V1 IN 0 3.6 Rser=0.1
L1 IN N001 200µ
C1 N002 0 .01µ
C2 OUT 0 .01µ
Rload OUT 0 200K
R2 N004 0 499K
C3 N003 0 .01µ Rser=10m
XU1 IN IN 0 N001 OUT N002 N003 N004 LT8410-1
.tran 2m startup
.lib LT8410-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8410.asc
R1 N003 N004 604K
V1 IN 0 3.6 Rser=0.1
L1 IN N001 100µ
C1 N002 0 .1µ
C2 OUT 0 .1µ
Rload OUT 0 20K
XU1 IN IN 0 N001 OUT N002 N003 N004 LT8410
R2 N004 0 412K
C3 N003 0 .01µ Rser=10m
.tran 2m startup
.lib LT8410.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8415.asc
R1 N007 N008 604K
V1 IN 0 3.6 Rser=0.1
L1 IN N001 100µ
C1 N002 0 22000p
C2 N003 0 .1µ
R2 N008 0 412K
C3 N007 0 .01µ Rser=10m
XU1 IN IN 0 N001 N004 N004 N006 N005 N003 N002 N007 N008 LT8415
V2 N004 0 PULSE(0 3.3 0 1u 1u 50u 100u) Rser=0.1
.tran 2m startup
.lib LT8415.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8471.asc
R1 N010 0 187K
R2 0 N009 59K
R3 N009 OUT2 316K
R4 IN N005 475K
C1 N006 0 3n
C2 OUT2 0 47µ Rser=3m
V1 IN 0 32
L1 N007 0 10µ Rser=5m
C3 N008 0 3n
D1 OUT2 N007 MBRS340
R5 N011 IN 100K
R6 N012 IN 100K
C4 N001 0 1.2µ
C5 IN 0 2.2µ
C6 IN 0 2.2µ
D2 0 N002 MBRS340
L2 N002 OUT1 10µ Rser=5m
R7 0 N003 59K
R8 N003 OUT1 316K
C7 OUT1 0 47µ Rser=3m
L3 IN N004 15µ
Rload1 OUT1 0 10
Rload2 OUT2 0 10
XU1 IN N002 N001 N011 N003 N005 N010 N006 MP_01 0 MP_02 MP_03 N004 N001 N008 N009 N012 N001 N007 IN LT8471
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib LT8471.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8494.asc
R1 N006 0 169K
C5 OUT 0 100µ
D1 N002 OUT MBRS1100
R5 OUT N005 100K
XU1 OUT MP_01 N003 MP_02 MP_03 MP_04 N005 N004 MP_05 N006 MP_06 IN MP_07 0 MP_08 MP_09 MP_10 IN MP_11 N001 LT8494
C2 OUT N003 4.7p
C1 N004 0 .01µ
C4 N002 N001 2.2µ Rser=1m
R2 OUT N003 1Meg
R3 N003 0 316K
V1 IN 0 12
L1 0 N002 15µ Rser=1m Rpar=10K
L2 IN N001 15µ Rpar=10K
Rload OUT 0 1K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
K1 L1 L2 0.99
.tran 10m startup
.lib LT8494.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8495.asc
D1 N002 OUT MBRS1100
XU1 OUT MP_01 N005 MP_02 N004 N006 N010 N007 MP_03 N009 N003 IN N010 0 N008 N011 MP_04 IN MP_05 N001 LT8495
V1 N011 0 PULSE(0 2 10n 10n 10n 0.5m 1m)
C1 OUT 0 94µ
C2 N004 0 4.7n
C3 N006 0 1n
C4 N007 0 10n
C5 N002 N001 2.2µ Rser=0.01
R1 N009 0 169K
R2 OUT N008 100K
R3 OUT N010 100K
R4 N005 0 316K
R5 OUT N003 1Meg
L1 0 N002 15µ Rser=0.01
L2 IN N001 15µ Rser=0.01
V2 IN 0 12
R6 N003 N005 8.87K
Rload OUT 0 5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
K1 L1 L2 0.99
.lib LT8495.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8570-1.asc
L1 IN N001 220µ Rser=50m
D1 N001 OUT 1N4148
C1 OUT 0 .22µ Rser=5m
C2 0 N006 3300p Rser=8.87K Cpar=47p
R1 N005 0 69.8K
C3 N003 0 .001µ
V1 IN 0 12
R2 OUT N004 562K
Rload OUT 0 960
R3 IN N002 576K
XU1 N004 N006 IN N001 N002 N005 N003 MP_01 0 LT8570-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran .5m startup
.lib LT8570-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8570.asc
L1 IN N001 22µ Rser=50m
D1 N001 OUT 1N5818
C1 OUT 0 2.2µ Rser=5m
C2 0 N006 2200p Rser=6.19K Cpar=47p
R1 N005 0 56.2K
C3 N003 0 .001µ
V1 IN 0 5
R2 OUT N004 130K
Rload OUT 0 96
R3 IN N002 10K
XU1 N004 N006 IN N001 N002 N005 N003 MP_01 0 LT8570
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran .5m startup
.lib LT8570.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8580.asc
L1 IN N001 15µ Rser=50m
D1 N001 OUT 1N5818
C1 OUT 0 4.7µ Rser=5m
C2 0 N006 3300p Rser=6.04K Cpar=47p
R1 N005 0 56.2K
C3 N003 0 .001µ
V1 IN 0 5
R2 OUT N004 130K
Rload OUT 0 60
XU1 N004 N006 IN N001 N002 N005 N003 MP_01 0 LT8580
R3 IN N002 10K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran .5m startup
.lib LT8580.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8582.asc
V1 IN 0 5
L1 IN N001 4.7µ Rser=1.5m
D1 N001 N002 1N5818
C1 N002 0 10µ Rser=5m
R1 N002 N003 130K
R3 N010 0 53.6K
C2 N008 0 .002µ
C3 N007 0 4700p Rser=6.49K Cpar=47p
C4 OUTp 0 10µ V=25 Irms=0 Rser=0.001 Lser=0 mfg="TDK" pn="C575OX7RIE106M" type="X7R"
Rload OUTp 0 15
XU1 N001 IN N006 N005 N007 N003 N016 N014 NC_01 N013 IN N017 N017 NC_02 N015 N011 N012 N009 0 N008 N010 N004 N009 N001 0 LT8582
R2 IN N004 215K
R4 IN N006 100K
M1 OUTp N005 N002 N002 FDS6575
R5 N002 N005 6.04K
R6 N011 0 53.6K
C5 N012 0 .002µ
C6 N014 0 2200p Rser=14.7K Cpar=47p
R7 IN N013 100K
R8 IN N015 215K
L2 IN N017 4.7µ Rser=1.5m
C7 N017 N018 2.2µ
D2 N018 0 1N5818
L3 OUTn N018 4.7µ Rser=1.5m
R9 OUTn N016 143K
C8 OUTn 0 10µ V=25 Irms=0 Rser=0.001 Lser=0 mfg="TDK" pn="C575OX7RIE106M" type="X7R"
Rload2 OUTn 0 21
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
K1 L2 L3 1
.lib LT8582.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8584.asc
XU1 0 MP_01 MP_02 MP_03 Vbatt 0 0 N004 N003 Vbatt N003 N005 N002 LT8584
V1 Vbatt 0 4.2
R1 N003 Vbatt 12m
C1 N003 0 100µ Rser=10m
D1 N001 Vpack MMSD4148
C2 Vpack 0 1µ
V2 Vpack 0 50
C3 N004 0 47n
V3 N005 0 PWL(.5m 0 .51m 2)
L1 N003 N002 10µ Rser=10m Rpar=5K
L2 0 N001 160µ Rser=.1 Rpar=2K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
K1 L1 L2 .99
.tran 1.5m startup
.lib LT8584.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8601.asc
R1 0 N011 60.4K
C1 N013 0 1000p
C2 N012 0 1000p
C3 N008 0 4.7µ
L3 N009 OUT3 2.2µ Rser=50m
R5 OUT3 N010 215K
R6 N010 0 174K
C6 OUT3 N010 22p
C7 OUT3 0 47µ Rser=5m
Rload3 OUT3 0 1.2
L2 N006 OUT2 4.7µ Rser=10m
R8 OUT2 N007 287K
R9 N007 0 124K
C8 OUT2 N007 22p
C9 OUT2 0 22µ Rser=5m
Rload2 OUT2 0 3.3
C10 N004 N006 0.1µ
L1 N002 OUT1 10µ Rser=1m
R11 OUT1 N003 1Meg
R12 N003 0 249K
C11 OUT1 N003 22p
C12 OUT1 0 10µ Rser=5m
Rload1 OUT1 0 3.3
C13 N001 N002 0.1µ
C14 OUT2 0 4.7µ x2 Rser=5m
V1 IN 0 24
R4 OUT2 N005 100K
XU1 NC_01 0 N002 N001 N004 N006 MP_02 MP_03 MP_04 OUT2 N005 NC_05 MP_06 IN N009 MP_07 OUT2 N005 MP_08 N013 N012 IN IN N010 N007 N003 MP_09 N008 N011 MP_10 NC_11 NC_12 0 MP_13 MP_14 MP_15 IN MP_16 0 LT8601
.tran 2.5m startup
.lib LT8601.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8602.asc
XU1 NC_01 0 N002 N001 N004 N006 MP_02 MP_03 MP_04 OUT2 N005 NC_05 MP_06 IN N012 MP_07 OUT2 N005 MP_08 N016 N015 IN IN N013 N007 N003 N010 N009 N014 N005 N011 NC_09 0 OUT2 MP_10 N008 IN MP_11 0 NC_12 LT8602
R1 N014 0 60.4K
C1 N016 0 1000p
C2 N015 0 1000p
C3 N009 0 4.7µ
L1 N012 OUT4 2.2µ Rser=50m
R2 OUT4 N013 150K
R3 N013 0 301K
C4 OUT4 N013 22p
C5 OUT4 0 47µ Rser=5m
Rload4 OUT4 0 .8
L2 N008 OUT3 2.2µ Rser=50m
R5 OUT3 N010 215K
R6 N010 0 174K
C6 OUT3 N010 22p
C7 OUT3 0 47µ Rser=5m
Rload3 OUT3 0 1.2
L3 N006 OUT2 4.7µ Rser=10m
R8 OUT2 N007 287K
R9 N007 0 124K
C8 OUT2 N007 22p
C9 OUT2 0 22µ Rser=5m
Rload2 OUT2 0 3.3
C10 N004 N006 .1µ
L4 N002 OUT1 10µ Rser=1m
R11 OUT1 N003 1Meg
R12 N003 0 249K
C11 OUT1 N003 22p
C12 OUT1 0 10µ Rser=5m
Rload1 OUT1 0 3.3
C13 N001 N002 .1µ
C14 OUT2 0 4.7µ x2 Rser=5m
V1 IN 0 24
R4 OUT2 N005 100K
.tran 2.5m startup
.lib LT8602.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8603.asc
R1 N018 0 30.1K
C3 N003 0 4.7µ
R2 OUT4 N017 900K
C5 OUT4 0 100µ Rser=30m
L2 N009 OUT3 2.2µ Rser=50m
R5 OUT3 N011 40.1K
R6 N011 0 100K
C6 OUT3 N011 16p
C7 OUT3 0 47µ Rser=5m
Rload3 OUT3 0 .8
L3 N007 OUT2 1.5µ Rser=10m
R8 OUT2 N008 230K
R9 N008 0 100K
C8 OUT2 N008 15p
C9 OUT2 0 47µ Rser=5m
Rload2 OUT2 0 1.32
C10 N006 N007 .1µ
L4 N004 OUT1 2.2µ Rser=10m
R11 OUT1 N005 399K
R12 N005 0 100K
C11 OUT1 N005 10p
C12 OUT1 0 22µ Rser=10m
Rload1 OUT1 0 3.3
C13 N002 N004 .1µ
V1 IN 0 PWL(0 0 100u 12 2m 5)
L5 N012 N015 2.2µ Rser=10m
XU1 NC_01 0 N004 N002 N006 N007 MP_02 MP_03 OUT2 NC_04 NC_05 N003 MP_06 OUT4 N014 N010 0 N012 IN N016 N013 N001 OUT4 N017 N008 N005 N011 N003 N018 N003 0 NC_07 0 OUT2 MP_08 N009 OUT4 MP_09 N003 NC_10 LT8603
R7 IN N012 4m
M1 N015 N014 0 0 RSS065N06
D1 N015 OUT4 MBRS360
R3 N017 0 100K
C4 OUT4 0 4.7µ x2 Rser=5m
R4 OUT4 N001 1.8Meg
R10 N001 0 1.2Meg
C1 N010 0 4.7µ
C2 N013 0 .001µ
C15 N016 0 .001µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2.5m startup
.lib LT8603.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8606.asc
R1 N006 0 18.2K
C1 N004 0 0.001µ
V1 IN 0 12
C2 N001 0 1µ
L1 N003 OUT 6.8µ Rser=3m
C3 N002 N003 0.1µ
C4 OUT 0 10µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
R2 OUT N005 1Meg
R3 N005 0 310K
C5 OUT N005 10p
Rload OUT 0 15
XU1 N002 N003 N001 N006 NC_01 N005 N004 NC_02 IN IN 0 LT8606
.tran 500u startup
.lib LT8606.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8607.asc
R1 N006 0 18.2K
C1 N004 0 .001µ
V1 IN 0 24
C2 N001 0 1µ
L1 N003 OUT 4.7µ Rser=3m
C3 N002 N003 0.1µ
C4 OUT 0 22µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
R2 OUT N005 1Meg
R3 N005 0 187K
C5 OUT N005 10p
Rload OUT 0 6.67
XU1 N002 N003 N001 N006 NC_01 N005 N004 NC_02 IN IN 0 LT8607
.tran 500u startup
.lib LT8607.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8608.asc
R1 N006 0 18.2K
C1 N004 0 .001µ
V1 IN 0 24
C2 N001 0 1µ
L1 N003 OUT 2.2µ Rser=3m
C3 N002 N003 0.1µ
C4 OUT 0 22µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
R2 OUT N005 976K
R3 N005 0 178K
C5 OUT N005 10p
Rload OUT 0 2.5
XU1 N002 N003 N001 N006 NC_01 N005 N004 NC_02 IN IN 0 LT8608
.tran 500u startup
.lib LT8608.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8609.asc
R1 N007 0 18.2K
C1 N005 0 .001µ
V1 IN 0 24
C2 N001 0 1µ
L1 N004 OUT 2.2µ Rser=3m
C3 N003 N004 .1µ
C4 OUT 0 22µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
R2 OUT N006 1Meg
R3 N006 0 187K
C5 OUT N006 10p
Rload OUT 0 2.5
XU1 N003 N004 N001 N007 N002 N006 N005 NC_01 IN IN 0 LT8609
.tran 500u startup
.lib LT8609.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8609A.asc
R1 N007 0 18.2K
C1 N005 0 .001µ
V1 IN 0 24
C2 N001 0 1µ
L1 N004 OUT 2.2µ Rser=3m
C3 N003 N004 0.1µ
C4 OUT 0 22µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
R2 OUT N006 1Meg
R3 N006 0 187K
C5 OUT N006 10p
Rload OUT 0 2.5
XU1 N003 N004 N001 N007 N002 N006 N005 NC_01 IN IN 0 LT8609A
.tran 500u startup
.lib LT8609A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8609B.asc
R1 N006 0 18.2K
C1 N004 0 .001µ
V1 IN 0 24
C2 N001 0 1µ
L1 N003 OUT 2.2µ Rser=3m
C3 N002 N003 .1µ
C4 OUT 0 22µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
R2 OUT N005 1Meg
R3 N005 0 187K
C5 OUT N005 10p
Rload OUT 0 2.5
XU1 N002 N003 N001 N006 MP_01 N005 N004 NC_02 IN IN 0 LT8609
.tran 500u startup
.lib LT8609.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8609S.asc
R1 N004 0 18.2K
C1 N002 0 .001µ
V1 IN 0 12
R2 OUT N003 1Meg
R3 N003 0 187K
C5 OUT N003 10p
Rload OUT 0 2.5
XU1 MP_01 N001 NC_02 N004 NC_03 N003 N002 NC_04 IN IN 0 LT8609S
C2 OUT 0 22µ Rser=2m
L1 N001 OUT 2.2µ Rser=37m
.tran 500u startup
.lib LT8609S.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8610.asc
XU1 N002 N004 N006 IN IN MP_01 0 MP_02 N005 MP_03 MP_04 N003 N001 OUT NC_05 N007 0 LT8610
R1 N006 0 52.3K
C1 N004 0 .001µ
V1 IN 0 12
C2 N001 0 1µ
L1 N005 OUT 4.7µ Rser=3m
C3 N003 N005 .1µ
C4 OUT 0 47µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
R2 OUT N007 1Meg
R3 N007 0 432K
C5 OUT N007 10p
Rload OUT 0 1.32
.tran 750u startup
.lib LT8610.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8610A.asc
R1 N006 0 60.4K
C1 N004 0 .001µ
V1 IN 0 24
C2 N001 0 1µ
L1 N005 OUT 4.7µ Rser=3m
C3 N003 N005 .1µ
C4 OUT 0 47µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
R2 OUT N007 1Meg
R3 N007 0 243K
C5 OUT N007 10p
Rload OUT 0 1.42
XU1 MP_01 N004 N006 IN IN MP_02 0 MP_03 N005 MP_04 MP_05 N003 N001 OUT NC_06 N007 0 LT8610A
.tran 750u startup
.lib LT8610A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8610AB.asc
R1 N006 0 60.4K
C1 N004 0 .001µ
V1 IN 0 24
C2 N001 0 1µ
L1 N005 OUT 4.7µ Rser=3m
C3 N003 N005 .1µ
C4 OUT 0 47µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
R2 OUT N007 1Meg
R3 N007 0 243K
C5 OUT N007 10p
Rload OUT 0 1.42
XU1 MP_01 N004 N006 IN IN MP_02 0 MP_03 N005 MP_04 MP_05 N003 N001 OUT NC_06 N007 0 LT8610AB
.tran 750u startup
.lib LT8610AB.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8610AC.asc
R1 N006 0 60.4K
C1 N004 0 .001µ
V1 IN 0 24
C2 N001 0 1µ
L1 N005 OUT 4.7µ Rser=3m
C3 N003 N005 .1µ
C4 OUT 0 47µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
R2 OUT N007 1Meg
R3 N007 0 191K
C5 OUT N007 10p
Rload OUT 0 1.42
XU1 N002 N004 N006 IN IN MP_01 0 MP_02 N005 MP_03 MP_04 N003 N001 OUT NC_05 N007 0 LT8610AC
.tran 750u startup
.lib LT8610AC.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8611.asc
R1 N009 0 30.9K
C1 N008 0 .001µ
V1 IN 0 12
C2 N001 0 1µ
L1 N005 N006 4.7µ Rser=3m
C3 N004 N005 .1µ
C4 OUT 0 22µ V=6.3 Irms=11.588 Rser=0.003 Lser=0 mfg="KEMET" pn="C1206C226K9PAC" type="X5R"
R2 OUT N010 1.15Meg
R3 N010 0 499K
C5 OUT N010 10p
Rload OUT 0 1.65
XU1 N003 N008 N009 IN IN N007 0 N006 N005 OUT N002 N004 N001 OUT NC_01 N010 0 LT8611
R4 N006 OUT 25m
C6 N006 OUT 1µ
.tran 750u startup
.lib LT8611.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8612.asc
R1 N005 0 60.4K
C1 N003 0 .001µ
V1 IN 0 12
C2 N001 0 1µ
L1 N004 OUT 3.9µ Rser=3m
C3 N002 N004 .1µ
C4 OUT 0 100µ Rser=0.005
R2 OUT N006 1Meg
R3 N006 0 243K
C5 OUT N006 10p
Rload OUT 0 .833
XU1 0 N003 N005 IN IN MP_01 0 MP_02 N004 MP_03 MP_04 N002 N001 OUT NC_05 N006 0 LT8612
.tran 750u startup
.lib LT8612.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8613.asc
R1 N009 0 60.4K
C1 N008 0 .001µ
V1 IN 0 12
C2 N001 0 1µ
L1 N005 N006 3.9µ Rser=3m
C3 N004 N005 .1µ
C4 OUT 0 100µ V=6.3 Irms=11.588 Rser=0.003 Lser=0
R2 OUT N010 1Meg
R3 N010 0 243K
C5 OUT N010 10p
Rload OUT 0 .833
R4 N006 OUT 8m
XU1 N003 N008 N009 IN IN N007 0 N006 N005 OUT N002 N004 N001 OUT NC_01 N010 0 LT8613
.tran 1m startup
.lib LT8613.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8614.asc
R1 N006 0 41.2K
V1 IN 0 36
C2 N001 0 1µ
L1 N003 OUT 2.2µ Rser=10m
C3 N002 N003 .1µ
C4 OUT 0 47µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
R2 OUT N005 1Meg
R3 N005 0 243K
C5 OUT N005 10p
Rload OUT 0 1.25
XU1 OUT N001 N002 IN MP_01 0 MP_02 N003 MP_03 0 MP_04 MP_05 IN IN N006 N004 NC_06 0 NC_07 N005 LT8614
C6 IN 0 .1µ
C7 IN 0 .1µ
C1 N004 0 1n
.tran 750u startup
.lib LT8614.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8616.asc
XU1 IN NC_01 N008 MP_02 MP_03 N007 MP_04 N001 N002 MP_05 NC_06 N005 N003 MP_07 N009 IN NC_08 MP_09 IN MP_10 N004 OUT2 MP_11 IN MP_12 N010 MP_13 N006 0 LT8616
V1 IN 0 12
C1 N004 0 1µ
C2 N005 0 .002µ
C3 N006 0 .002µ
R1 N009 0 56.2K
L1 N002 OUT1 10µ Rser=30m
R2 OUT1 N003 1Meg
R3 N003 0 187K
C4 OUT1 N003 5.6p
Rload1 OUT1 0 3.33
C5 OUT1 0 47µ Rser=10m
C6 N001 N002 .1µ
L2 N008 OUT2 4.7µ Rser=30m
R4 OUT2 N010 1Meg
R5 N010 0 316K
C7 OUT2 N010 10p
Rload2 OUT2 0 1.32
C8 OUT2 0 47µ x2 Rser=10m
C9 N007 N008 .1µ
.tran 1m startup
.lib LT8616.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8618-3.3.asc
R1 N006 0 110K
C1 N005 0 10n
V1 IN 0 12
C2 N003 0 1µ
L1 N004 OUT 120µ Rser=0.8
C3 N002 N004 47n
C4 OUT 0 22µ Rser=5m
Rload OUT 0 200
R4 OUT N001 100K
XU1 N002 N004 OUT N003 N006 OUT N005 N001 IN IN 0 LT8618-3.3
.tran 5m startup
.lib LT8618-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8618.asc
R1 N006 0 110K
C1 N005 0 10n
V1 IN 0 12
C2 N003 0 1µ
L1 N004 OUT 120µ Rser=.2
C3 N002 N004 47n
C4 OUT 0 22µ Rser=10m
R2 OUT N007 1.62Meg
R3 N007 0 301K
Rload OUT 0 100
XU1 N002 N004 OUT N003 N006 N007 N005 N001 IN IN 0 LT8618
R4 OUT N001 100K
.tran 5m startup
.lib LT8618.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8619-5.asc
R1 N003 0 60.4K
V1 IN 0 48
C2 N001 0 1µ
L1 N004 OUT 10µ Rser=3m
C3 N002 N004 .1µ
C4 OUT 0 22µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
Rload OUT 0 4
XU1 0 MP_01 N003 IN IN MP_02 MP_03 MP_04 N004 MP_05 MP_06 N002 N001 OUT NC_07 MP_08 0 OUT LT8619-5
.tran 350u startup
.lib LT8619-5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8619.asc
R1 N003 0 60.4K
V1 IN 0 48
C2 N001 0 1µ
L1 N004 OUT 10µ Rser=3m
C3 N002 N004 .1µ
C4 OUT 0 22µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
R2 OUT N005 1.05Meg
R3 N005 0 200K
C5 OUT N005 10p
Rload OUT 0 4
XU1 0 MP_01 N003 IN IN MP_02 MP_03 MP_04 N004 MP_05 MP_06 N002 N001 OUT NC_07 N005 0 LT8619
.tran 350u startup
.lib LT8619.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8620.asc
R1 N006 0 60.4K
C1 N004 0 .001µ
V1 IN 0 48
C2 N001 0 1µ
L1 N005 OUT 4.7µ Rser=3m
C3 N003 N005 .1µ
C4 OUT 0 47µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
R2 OUT N007 1Meg
R3 N007 0 243K
C5 OUT N007 10p
Rload OUT 0 2.5
XU1 N002 N004 N006 IN IN MP_01 MP_02 MP_03 N005 MP_04 MP_05 N003 N001 OUT NC_06 N007 0 LT8620
.tran 750u startup
.lib LT8620.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8630.asc
V1 IN 0 50
C1 N001 N002 .1µ
L1 N002 N004 22µ
R1 OUT N007 1Meg
C2 OUT N007 4.7p
R2 N007 0 191K
C3 OUT 0 47µ
R3 N006 0 8.66K
C4 N005 0 .005µ
C5 N003 0 2.2µ
Rload OUT 0 20
XU1 IN MP_01 IN MP_02 0 MP_03 MP_04 N006 MP_05 N005 N007 OUT MP_06 N004 MP_07 N003 MP_08 N001 MP_09 N002 0 LT8630
.tran 2m startup
.lib LT8630.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8631.asc
XU1 IN MP_01 IN MP_02 NC_03 MP_04 0 N006 MP_05 N005 N007 OUT MP_06 N004 MP_07 N001 MP_08 N002 MP_09 N003 0 LT8631
V1 IN 0 72
C1 N002 N003 .1µ
L1 N003 N004 22µ Rser=10m
R1 OUT N007 1Meg
C2 OUT N007 4.7p
R2 N007 0 191K
C3 OUT 0 47µ Rser=5m
R3 N006 0 25.5K
C4 N005 0 .005µ
C5 N001 0 2.2µ
Rload OUT 0 5
.tran 1.5m startup
.lib LT8631.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8640-1.asc
R1 N006 0 41.2K
V1 IN 0 24
C2 N001 0 1µ
L1 N003 OUT 3.3µ Rser=10m
C3 N002 N003 .1µ
C4 OUT 0 47µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
R2 OUT N005 1Meg
R3 N005 0 243K
C5 OUT N005 4.7p
Rload OUT 0 1
C6 IN 0 1µ
C7 IN 0 1µ
C1 N004 0 1n
XU1 OUT N001 N002 IN MP_01 0 MP_02 N003 MP_03 0 MP_04 MP_05 IN IN N006 N004 NC_06 0 NC_07 N005 LT8640-1
.tran 1m startup
.lib LT8640-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8640.asc
R1 N006 0 41.2K
V1 IN 0 24
C2 N001 0 1µ
L1 N003 OUT 3.3µ Rser=10m
C3 N002 N003 .1µ
C4 OUT 0 47µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
R2 OUT N005 1Meg
R3 N005 0 243K
C5 OUT N005 4.7p
Rload OUT 0 1
C6 IN 0 1µ
C7 IN 0 1µ
C1 N004 0 1n
XU1 OUT N001 N002 IN MP_01 0 MP_02 N003 MP_03 0 MP_04 MP_05 IN IN N006 N004 NC_06 0 NC_07 N005 LT8640
.tran 750u startup
.lib LT8640.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8640S.asc
R1 N002 0 41.2K
V1 IN 0 24
C2 N001 0 1µ
L1 N003 OUT 3.3µ Rser=10m
C4 OUT 0 47µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
R2 OUT N005 1Meg
R3 N005 0 243K
C5 OUT N005 4.7p
Rload OUT 0 1
C6 IN 0 1µ
C7 IN 0 1µ
C1 N004 0 1n
XU2 OUT N001 NC_01 IN NC_02 0 MP_03 N003 MP_04 0 MP_05 MP_06 IN IN N002 N004 NC_07 0 NC_08 N005 LT8640S
.tran 750u startup
.lib LT8640S.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8641.asc
R1 N007 0 41.2K
V1 IN 0 48
L1 N004 OUT 3.3µ Rser=10m
C3 N002 N004 .1µ
C4 OUT 0 47µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
R2 OUT N006 1Meg
R3 N006 0 191K
C5 OUT N006 4.7p
Rload OUT 0 1.428
C6 IN 0 1µ
C7 IN 0 1µ
C1 N005 0 2n
XU1 OUT N001 N002 IN MP_01 0 MP_02 N004 MP_03 0 MP_04 MP_05 IN IN N007 N005 0 0 N003 N006 LT8641
C2 N001 0 1µ
R4 N001 N003 100K
.tran 1m startup
.lib LT8641.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8642S.asc
XU1 NC_01 NC_02 0 IN MP_03 MP_04 NC_05 N001 MP_06 MP_07 MP_08 MP_09 MP_10 MP_11 MP_12 MP_13 IN N004 NC_14 NC_15 N005 N003 NC_16 N002 LT8642S
V1 IN 0 12
R1 N004 0 17.8K
C1 N005 0 1n
L1 N001 OUT .28µ
R2 N002 0 100K
C2 OUT 0 220µ x2
C3 N003 0 1n Rser=11K
C4 OUT N002 47p Rpar=100K
Rload OUT 0 .1
.tran 1m startup
.lib LT8642S.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8643S.asc
R1 N003 0 41.2K
V1 IN 0 24
L1 N004 OUT 3.3µ Rser=10m
C4 OUT 0 47µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
R2 OUT N006 1Meg
R3 N006 0 243K
C5 OUT N006 4.7p
Rload OUT 0 .833
C1 N005 0 1n
XU1 OUT NC_01 NC_02 IN NC_03 0 N002 N004 MP_04 0 MP_05 MP_06 IN IN N003 N005 NC_07 0 NC_08 N006 LT8643S
C6 N002 N001 330p
R4 N001 0 8.45K
.tran 1m startup
.lib LT8643S.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8645S.asc
R1 N001 0 41.2K
V1 IN 0 12
L1 N002 OUT 2.2µ Rser=10m
C4 OUT 0 100µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
R2 OUT N004 1Meg
R3 N004 0 243K
C5 OUT N004 2.2p
Rload OUT 0 .625
C1 N003 0 1n
XU1 OUT NC_01 NC_02 IN NC_03 0 MP_04 N002 MP_05 0 MP_06 MP_07 IN IN N001 N003 0 0 NC_08 N004 LT8645S
.tran 1m startup
.lib LT8645S.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8646S.asc
R1 N001 0 41.2K
V1 IN 0 12
L1 N002 OUT 2.2µ Rser=10m
C4 OUT 0 100µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
R2 OUT N004 1Meg
R3 N004 0 243K
C5 OUT N004 2.2p
Rload OUT 0 .625
C1 N003 0 1n
XU1 OUT NC_01 NC_02 IN NC_03 0 MP_04 N002 MP_05 0 MP_06 MP_07 IN IN N001 N003 0 0 NC_08 N004 MP_09 MP_10 MP_11 MP_12 MP_13 MP_14 MP_15 MP_16 MP_17 N005 LT8646S
C2 N005 0 330p Rser=7.5K
.tran 1m startup
.lib LT8646S.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8648S.asc
R1 N005 0 41.2K
C1 N003 0 .001µ
V1 IN 0 24
L1 N006 OUT 3.3µ Rser=9m
R2 OUT N007 1Meg
R3 N007 0 137K
C5 OUT N007 10p
Rload OUT 0 1
C2 OUT 0 100µ Rser=6m
C3 0 N008 330p Rser=13.7K Cpar=10p
R4 N002 N001 100K
C4 N004 N006 .22µ
C6 N001 0 1µ
XU1 N004 N006 N001 N005 0 N007 N003 N002 N008 IN 0 IN NC_01 OUT LT8648S
.tran 1m startup
.lib LT8648S.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8650S.asc
XU1 N010 0 MP_01 IN1 MP_02 MP_03 IN2 MP_04 MP_05 MP_06 IN1 IN2 MP_07 NC_08 NC_09 0 NC_10 N002 MP_11 N004 MP_12 N003 MP_13 N001 N007 0 N007 N005 N008 N009 N006 N007 LT8650S
V1 IN1 0 24
L1 N003 OUT1 1µ Rser=10m
R1 N005 0 191K
C1 OUT1 N005 4.7p Rpar=1Meg
C2 OUT1 0 47µ x2 Rser=10m
C3 N008 0 470p
R2 N010 0 15K
V2 IN2 0 24
L2 N004 OUT2 1µ Rser=10m
R3 N006 0 316K
C4 OUT2 N006 4.7p Rpar=1Meg
C5 OUT2 0 47µ x2 Rser=10m
C6 N009 0 470p
C7 N007 0 1µ
Rload1 OUT1 0 2
Rload2 OUT2 0 1
C8 N001 N003 .1µ
C9 N002 N004 .1µ
.tran .4m startup
* fsw=2MHz
.lib LT8650S.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8652S.asc
V1 IN1 0 12
L1 N001 OUT1 1µ Rser=10m
R1 N003 0 222K
C1 OUT1 N003 10p Rpar=1Meg
C2 OUT1 0 47µ x3 Rser=10m
V2 IN2 0 12
L2 N002 OUT2 .33µ Rser=10m
R3 N004 0 1.5Meg
C4 OUT2 N004 10p Rpar=1Meg
C5 OUT2 0 47µ x4 Rser=10m
C7 N007 0 1n
Rload1 OUT1 0 .39
Rload2 OUT2 0 .12
XU1 N010 N007 N008 0 IN1 MP_01 MP_02 MP_03 IN2 MP_04 MP_05 MP_06 IN1 MP_07 NC_08 NC_09 0 NC_10 NC_11 N002 MP_12 MP_13 N001 MP_14 MP_15 NC_16 0 N005 N006 N009 N005 N003 0 0 N004 N005 LT8652S
C3 N006 0 1n
R2 N008 0 27.4K
C6 N005 0 1µ
R4 0 N010 4.02K
R5 N009 0 4.02K
.tran .4m startup
.lib LT8652S.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8653S.asc
XU1 NC_01 NC_02 NC_03 NC_04 0 NC_05 N001 N002 N003 0 N003 OUT1 N004 N005 OUT2 N003 N003 IN IN MP_06 0 LT8653S
L5 N002 OUT2 1µ Rser=10m
C20 OUT2 0 47µ x2 Rser=10m
Rload2 OUT2 0 1.65
L6 N001 OUT1 1µ Rser=10m
C22 OUT1 0 47µ x2 Rser=10m
Rload1 OUT1 0 2.5
C23 N004 0 470p
C24 N005 0 470p
C25 N003 0 1µ
V1 IN 0 24
.tran .4m startup
.lib LT8653S.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8672.asc
XU1 OUT 0 N005 MP_01 MP_02 N004 N003 OUT IN N002 LT8672
M§Q1 OUT N002 IN IN BSC028N06LS3
C1 OUT N003 1µ
L1 OUT N004 100µ Rser=5
C2 OUT 0 10µ Rser=10m
C3 OUT 0 1000µ Rser=20m
D1 N001 0 UMZ15K
D2 N001 IN UMZ33K
V1 IN 0 SINE(12 3 50K 0.2)
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 210m
.lib LT8672.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8697.asc
R1 N008 0 18.2K
C1 N004 0 .002µ
V1 IN 0 12
C2 N001 0 1µ
L1 N005 N002 3.3µ Rser=3m
C3 N003 N005 .1µ
C4 N002 0 47µ x2 V=10 Irms=1.8 Rser=0.009 Lser=0 mfg="Rubycon" pn="10SWZ47M R25" type="Al electrolytic"
R2 N006 N009 10K
C5 N006 N009 1n
Rload OUT 0 2.08
R4 N002 N006 18m
XU1 MP_01 N004 N007 IN IN MP_02 0 MP_03 MP_04 MP_05 MP_06 MP_07 N005 MP_08 MP_09 N003 N001 N002 NC_10 N009 N002 N006 N008 NC_11 0 LT8697
R3 N006 OUT .2
R5 0 N007 16.5K
.tran 1m startup
.lib LT8697.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8705.asc
XU1 N016 N009 N008 N018 N018 N017 0 N028 N025 N029 MP_01 N023 0 N003 N020 N012 N013 N015 N002 MP_02 N001 N014 N010 MP_03 N021 N024 N026 N022 OUT OUT OUT IN IN IN N020 N019 0 0 0 LT8705
V1 IN 0 36
C1 IN 0 440µ Rser=30m
R1 N006 N014 2
R2 N004 N012 2
R3 N007 N015 2
R4 N005 0 10m
R5 N005 N008 10
R6 0 N009 10
C2 0 N008 1n
C3 N009 0 1n
C4 N001 N010 0.22µ
C5 N013 N002 0.22µ
C6 OUT 0 28.2µ
C7 OUT 0 440µ Rser=30m
R7 N020 N026 100K
R8 N020 N024 100K
R9 N020 N022 100K
R10 N020 N021 100K
R11 OUT N017 388K
R12 N017 0 10K
R13 N011 N020 4
C9 N020 0 2.2µ x2
C10 N018 0 1µ
R14 N019 N018 100K
R15 N016 IN 71.5K
R16 N016 0 20K
R17 0 N023 215K
C11 N027 0 3.3n
R18 N028 N027 56.2K
C12 N028 0 220p
C13 N025 0 5n
C14 0 IN 1µ
M§Q1 IN N006 N001 N001 IRLR2908
L1 N001 N002 22µ Rser=14.6m
M§Q2 N001 N003 N005 N005 IRLR2908
M§Q3 N002 N004 N005 N005 IRLR2908
M§Q4 OUT N007 N002 N002 IRLR2908
D1 N011 N010 MURS120
D2 N011 N013 MURS120
R19 OUT 0 48
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 4m startup
.lib LT8705.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8705A.asc
XU1 N016 N009 N008 N018 N018 N017 0 N028 N025 N029 MP_01 N023 0 N003 N020 N012 N013 N015 N002 MP_02 N001 N014 N010 MP_03 N021 N024 N026 N022 OUT OUT OUT IN IN IN N020 N019 0 0 0 LT8705A
V8 IN 0 36
C13 IN 0 440µ Rser=30m
R14 N006 N014 2
R20 N004 N012 2
R21 N007 N015 2
R22 N005 0 10m
R23 N005 N008 10
R24 0 N009 10
C15 0 N008 1n
C16 N009 0 1n
C17 N001 N010 0.22µ
C18 N013 N002 0.22µ
C19 OUT 0 28.2µ
C20 OUT 0 440µ Rser=30m
R25 N020 N026 100K
R26 N020 N024 100K
R27 N020 N022 100K
R28 N020 N021 100K
R29 OUT N017 388K
R30 N017 0 10K
R31 N011 N020 4
C21 N020 0 2.2µ x2
C22 N018 0 1µ
R32 N019 N018 100K
R33 N016 IN 71.5K
R34 N016 0 20K
R35 0 N023 215K
C23 N027 0 3.3n
R36 N028 N027 56.2K
C24 N028 0 220p
C25 N025 0 5n
C26 0 IN 1µ
M§Q5 IN N006 N001 N001 IRLR2908
L2 N001 N002 22µ Rser=14.6m
M§Q6 N001 N003 N005 N005 IRLR2908
M§Q7 N002 N004 N005 N005 IRLR2908
M§Q9 OUT N007 N002 N002 IRLR2908
D5 N011 N010 MURS120
D6 N011 N013 MURS120
R37 OUT 0 48
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 4m startup
.lib LT8705A.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8708-1.asc
R1 N008 N017 1
R2 N006 N015 1
R3 N009 N018 1
R4 N007 0 2m
R5 N007 N010 10
R6 0 N011 10
C1 0 N010 1n
C2 N011 0 1n
C3 N002 N012 0.22µ
C4 N016 N003 0.22µ
C5 N023 0 4.7µ
R7 N021 0 100K
R8 N028 0 365K
C6 N029 0 10n Cpar=680p Rser=10K
C7 N030 0 10n
C8 N001 N020 47n
L1 N002 N003 3.3µ Rser=.47m Rpar=1K
D1 N013 N012 MURS120
D2 N013 N016 MURS120
R9 N004 N019 100
R10 N004 OUT 2m
R11 N022 0 12.1K
V1 IN 0 12
R12 IN N026 93.1K
R13 N026 0 12.1K
R14 _Rvsoff N023 100K
V2 OUT 0 12
M§Q1 N001 N008 N002 N002 BSC016N04LS
M§Q2 N002 N005 N007 N007 BSC016N04LS
M§Q3 N004 N009 N003 N003 BSC016N04LS
M§Q4 N003 N006 N007 N007 BSC016N04LS
R15 N001 IN 2m
R16 N005 N014 1
C9 N001 0 100n
R17 IN N020 100
R18 IN N021 665K
R19 N023 N024 127K
R20 N024 0 54.9K
R21 OUT N022 133K
C10 OUT N019 47n
C11 0 OUT 100n
R22 N026 N033 27.4K
A1 N037 0 0 Dir 0 0 N040 0 XOR Trise=10n
S1 0 N033 N034 0 SW1
S2 0 N034 N037 0 SW1
R23 N023 N034 100K
V3 N037 0 PWL 0 0 +10u 3.3 3m 3.3 +10u 0
R24 N037 Dir 68.1K
C12 Dir 0 220p
S3 0 Swen N040 0 SW1
C13 0 N013 4.7µ
C14 N001 0 10µ
C15 N004 0 10µ
C16 N025 0 4.7n Rpar=17.4K
C17 N027 0 4.7n Rpar=17.4K
C18 N032 0 22n Rpar=23.7K
C19 N031 0 4.7n Rpar=17.4K
C20 N036 0 4.7n Rpar=17.4K
C21 N035 0 22n Rpar=23.7K
XU1 N021 N011 N010 N023 N026 N022 N032 N029 N030 Clk _Rvsoff N028 0 N014 N013 N015 N016 N018 N003 MP_01 N002 N017 N012 MP_02 MP_03 MP_04 MP_05 MP_06 NC_07 OUT N019 N001 N020 IN N013 Swen N024 N031 0 MP_08 MP_09 Dir N036 N035 0 N038 N025 N027 LT8708
R25 N039 0 20K
R26 OUT N039 100K
R27 N038 N039 154K
R30 N048 N057 1
R31 N046 N055 1
R32 N049 N058 1
R33 N047 0 2m
R34 N047 N050 10
R35 0 N051 10
C22 0 N050 1n
C23 N051 0 1n
C24 N042 N052 0.22µ
C25 N056 N043 0.22µ
C26 N062 0 4.7µ
R36 N061 0 100K
R37 N064 0 365K
C27 N065 0 10n Cpar=680p Rser=10K
C28 N066 0 10n
C29 N041 N060 47n
L2 N042 N043 3.3µ Rser=.47m Rpar=1K
D3 N053 N052 MURS120
D4 N053 N056 MURS120
R38 N044 N059 100
R39 N044 OUT 2m
M§Q5 N041 N048 N042 N042 BSC016N04LS
M§Q6 N042 N045 N047 N047 BSC016N04LS
M§Q7 N044 N049 N043 N043 BSC016N04LS
M§Q8 N043 N046 N047 N047 BSC016N04LS
R44 N041 IN 2m
R45 N045 N054 1
C30 N041 0 100n
R46 IN N060 100
R47 IN N061 665K
R48 N062 N063 127K
R49 N063 0 54.9K
C31 OUT N059 47n
C32 0 OUT 100n
C34 0 N053 4.7µ
C35 N041 0 10µ
C36 N044 0 10µ
C39 N068 0 10n Rpar=17.4K Rser=200
C40 N067 0 4.7n Rpar=17.4K
C41 N070 0 4.7n Rpar=17.4K
C42 N069 0 4.7n Rpar=17.4K
XU2 N061 N051 N050 N062 N062 0 N068 N065 N066 NC_10 _Rvsoff N064 0 N054 N053 N055 N056 N058 N043 MP_11 N042 N057 N052 MP_12 MP_13 MP_14 MP_15 MP_16 NC_17 OUT N059 N041 N060 IN N053 Swen N063 N067 Clk MP_18 MP_19 Dir N070 N069 0 N062 N025 N027 LT8708-1
R28 N023 Swen 20K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5m startup
.model SW1 SW Ron=1 Roff=10Meg Vt=.5 Vh=-.4
* 12V Bidirectional Dual Battery System with FHCM and RHCM
.lib LT8708-1.sub
.lib LT8708.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8708.asc
R1 N008 N017 1
R2 N006 N015 1
R3 N009 N018 1
R4 N007 0 2m
R5 N007 N010 10
R6 0 N011 10
C1 0 N010 1n
C2 N011 0 1n
C3 N002 N012 0.22µ
C4 N016 N003 0.22µ
C5 N023 0 4.7µ
R7 N021 0 100K
R8 N029 0 365K
C6 N030 0 10n Cpar=680p Rser=10K
C7 N031 0 10n
C8 N001 N020 47n
L1 N002 N003 3.3µ Rser=.47m Rpar=1K
D1 N013 N012 MURS120
D2 N013 N016 MURS120
R9 N004 N019 100
R10 N004 OUT 2m
R11 N022 0 12.1K
V1 IN 0 12
R12 IN N027 93.1K
R13 N027 0 12.1K
R14 N036 N023 100K
V2 OUT 0 12
M§Q1 N001 N008 N002 N002 BSC016N04LS
M§Q2 N002 N005 N007 N007 BSC016N04LS
M§Q3 N004 N009 N003 N003 BSC016N04LS
M§Q4 N003 N006 N007 N007 BSC016N04LS
R15 N001 IN 2m
R16 N005 N014 1
C9 N001 0 100n
R17 IN N020 100
R18 IN N021 665K
R19 N023 N025 127K
R20 N025 0 54.9K
R21 OUT N022 133K
C10 OUT N019 47n
C11 0 OUT 100n
R22 N027 N034 27.4K
A1 N039 0 0 N043 0 0 N042 0 XOR Trise=10n
S1 0 N034 N035 0 SW1
S2 0 N035 N039 0 SW1
R23 N023 N035 100K
V3 N039 0 PWL 0 0 +10u 3.3 2.5m 3.3 +10u 0
R24 N039 N043 68.1K
C12 N043 0 220p
S3 0 N024 N042 0 SW1
C13 0 N013 4.7µ
C14 N001 0 10µ
C15 N004 0 10µ
C16 N026 0 4.7n Rpar=17.4K
C17 N028 0 4.7n Rpar=17.4K
C18 N033 0 22n Rpar=23.7K
C19 N032 0 4.7n Rpar=17.4K
C20 N038 0 4.7n Rpar=17.4K
C21 N037 0 22n Rpar=23.7K
XU1 N021 N011 N010 N023 N027 N022 N033 N030 N031 NC_01 N036 N029 0 N014 N013 N015 N016 N018 N003 MP_02 N002 N017 N012 MP_03 MP_04 MP_05 MP_06 MP_07 NC_08 OUT N019 N001 N020 IN N013 N024 N025 N032 0 MP_09 MP_10 N043 N038 N037 0 N040 N026 N028 LT8708
R25 N041 0 20K
R26 OUT N041 154K
R27 N040 N041 100K
R28 OUT N024 681K
R29 N024 0 100K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5m startup
.model SW1 SW Ron=1 Roff=10Meg Vt=.5 Vh=-.4
* 12V Bidirectional Dual Battery System with FHCM and RHCM
.lib LT8708.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8709.asc
XU1 N010 N011 N014 NC_01 N013 N002 OUT 0 N008 N003 N004 N007 0 IN N005 N006 N007 N009 MP_02 IN LT8709
V1 0 IN 24 Rser=1m
L1 N002 N001 7.3µ
R1 N002 OUT 4m
R2 OUT N010 33K
R3 N010 0 4.99K
R4 OUT 0 1.4
C1 OUT 0 66µ Rser=1m
C2 N011 IN 100p
C3 N012 IN 2.2n
R5 N011 N012 5.9K
C4 N014 IN 10n
C5 N013 IN 68n
R6 N009 IN 143K
R7 N006 IN 10K
R8 0 N006 62.5K
C6 N007 IN 2.2µ
C7 0 N008 2.2µ
R9 N005 IN 2m
C8 0 IN 60µ Rser=2m
C9 0 IN 120µ Rser=100m
C10 0 OUT 150µ Rser=30m
M§Q1 N001 N003 0 0 Si4401DY
M§Q2 N001 N004 N005 N005 BSC027N04LS
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LT8709.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8710.asc
V1 IN 0 12
R1 N008 0 10K
R2 IN N008 13.3K
R3 N010 0 118K
C1 N009 0 4.4µ Rser=2m
L1 IN N001 2.2µ Rser=4.2m
L2 OUT N002 2.2µ Rser=4.2m
C2 N015 0 47n Rser=2m
C3 N016 0 10n Rser=2m
C4 N013 0 100p
C5 N014 0 3.3n
R4 N013 N014 11.5K
C6 N004 N007 0.47µ Rser=2m
R5 N006 0 4m
R6 N005 0 1.5m
R7 OUT N011 60.4K
M§Q1 N001 N003 N005 N005 IPP039N04L
D1 N004 N006 PMEG2010EA
R8 N004 N006 499
M§Q2 N002 N004 N006 N006 Si4401DY
C7 N001 N002 20µ Rser=2m
C8 0 OUT 330µ Rser=16m
C9 OUT 0 200µ V=6.3 Irms=0 Rser=0.001 Lser=0
R9 N009 N012 100K
R10 OUT 0 1
XU1 N011 N013 N016 N012 N015 0 N006 N009 0 N007 N003 N009 IN 0 N005 N008 0 N010 MP_01 0 LT8710
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
K1 L1 L2 0.98
.lib LT8710.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8711.asc
XU1 N008 N009 0 N004 OUT N001 IN N002 MP_01 N005 MP_02 N006 IN NC_03 OUT N004 0 N007 IN N010 0 LT8711
V1 IN 0 12
C1 IN N001 2.2µ
C2 N006 0 2.2µ
R1 N007 0 60.4K
C3 N008 0 1.5n Rser=51K Cpar=68p
C4 N009 0 10n
M§Q1 N003 N002 IN IN Si9434BDY
M§Q2 N003 N005 0 0 Si4816BDY_2
L1 N003 N004 4.7µ
R2 N004 OUT 4.5m
C5 OUT 0 100µ x2
R3 OUT N010 1Meg
R4 N010 0 316K
Rload OUT 0 .5
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LT8711.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\8714.asc
R1 N008 N009 100K
C1 N003 N002 34µ Rser=2m
XU1 N012 N014 N017 N009 N016 IN N001 IN N010 N006 N004 N008 IN 0 N005 N007 N013 N011 MP_01 0 LT8714
L1 IN N003 10µ Rser=13.9m
L2 OUT N002 10µ Rser=13.9m
R2 N005 0 2.5m
R3 IN N001 6m
M§Q1 N003 N004 N005 N005 BSC093N04LS
M§Q2 N002 N006 N001 N001 Si4401DY m=2
C2 N016 0 47n
C3 N017 0 10n
C4 N014 0 100p
C5 N015 0 10n
R4 N014 N015 4.75K
R5 N011 0 178K
R6 N007 0 10K
R7 IN N007 51.1K
C6 N008 0 2.2µ
C7 OUT 0 200µ Rser=1m
C8 IN N010 2.2µ
R8 OUT N012 73.2K
V1 IN 0 12
V2 N013 0 PWL(0 0 10u 0 50u 0.1 3m 0.1 4m 1)
Rload OUT 0 1
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5m startup
K1 L1 L2 .985
* SS Cap 10nF for faster simulation
.lib LT8714.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\9100.asc
XU1 N013 N012 N010 MP_01 MP_02 N007 N007 N007 0 N006 N005 N004 MP_03 MP_04 N003 N002 COM MP_05 N017 N016 N001 N015 N014 N011 N008 COM N001 N001 LTM9100 OVRTRY=1 UVRTRY=1 OCRTRY=1
V1 N010 0 PULSE(0 3.3 1m 5n 5n 1 2)
V2 N007 0 5
M§Q1 VBUS+ N014 N015 N015 IRF1310
R1 N015 COM .008
R2 VBUS+ N011 1Meg
R3 N009 N008 1K
C1 VBUS+ N009 47n
C2 COM VBUS- 1500µ
V3 VBUS+ VBUS- 48
R4 N014 N018 10
C3 N018 COM 47n
R5 N001 N003 10K
Visodiff COM 0 0
R6 COM VBUS- 2Meg
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 500m startup
* Set Visodiff non-zero to show operation with \ndifferent voltages on either side of the isolation barrier.
.lib LTM9100.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD4002.asc
V6 N006 0 5
V5 N001 0 1.8
V1 N002 0 PWL(0 0 100u 5)
R1 N003 N002 10
V4 N008 0 PWL(0 1.8 1.1u 1.8 +0.1u 0)
C1 0 N004 10p
V3 N007 0 PULSE(0 1.8 227n 0.1n 0.1n 40n 1u)
V2 N005 0 5
XU1 N006 N001 N003 Slew_Warning 0 N007 N005 N008 N004 AD4002
.tran 110u
* IN_SlewAlarm is a warning signal to\nalert user that the IN+ signal is slewing\ntoo fast. This appears in the model only.
.lib AD4002.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD4003.asc
V7 N008 0 5
V6 N001 0 1.8
V1 N002 0 PWL(0 0 100u 5)
R1 N003 N002 10
V5 N010 0 PWL(0 1.8 1.1u 1.8 +0.1u 0)
C1 0 N004 10p
V4 N009 0 PULSE(0 1.8 227n 0.1n 0.1n 40n 1u)
V3 N007 0 5
V2 N005 0 PWL(0 5 100u 0)
R2 N006 N005 10
XU1 N008 N001 N003 Slew_Warning 0 N009 N007 N010 N004 N006 AD4003
.tran 110u
* IN_SlewAlarm is a warning signal to\nalert user that the IN+ or IN- signal is slewing\ntoo fast. This appears in the model only.
.lib AD4003.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD549.asc
V1 +V 0 15
R2 OUT N001 1G
V2 -V 0 -15
XU1 0 N001 +V -V OUT AD549
I1 0 N001 SINE(0 1n 1K)
C1 OUT N001 .1p
.tran 3m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD5535Bopamp.asc
V1 IN 0 PWL(0 0 1m 0 +10n 4 +1m 4 +10n 1 +1m 1 +1m 0 +1m 5 9m 5 +10n 0 9.1m 0 +0.5m 2.5)
V2 N001 0 200
R1 OUT 0 1T
C1 OUT 0 200p
XU1 N001 IN OUT 0 AD5535Bopamp AD5535Bopamp
.tran 14m startup
.lib AD5535Bopamp.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD5679R.asc
RLOAD NC_01 0 1k
CLOAD vOUT 0 10n
Vdac vDAC 0 PWL(0 0 10u 0 +1u 1.875)
V1 Vdd 0 5.5
XU1 vDAC Vdd 0 vOUT AD5679R AD5679R Gain=2
.tran 50u
.lib AD5679R.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD5683R.asc
CLOAD NC_01 0 10n
Vdac vDAC 0 PWL(0 0.625 10u 0.625 +1u 1.875)
V1 Vdd 0 5
Vdac1 NC_02 0 1.25
I1 0 0 1m AC 1
XU2 vDAC Vdd 0 vOUT AD5683R AD5683R Gain=2
.tran 200u
* .dc I1 0 40m 1m
* .ac oct 100 1u 1G
.lib AD5683R.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD5686R.asc
CLOAD vOUT 0 10n
Vdac vDAC 0 PWL(0 0.625 10u 0.625 +1u 1.875)
V1 Vdd 0 5
Vdac1 NC_01 0 1.25
I1 0 0 100µ AC 1
XU1 vDAC Vdd 0 vOUT AD5686R AD5686R Gain=2
.tran 200u
* .dc I1 0 40m 1m
* .ac oct 100 1u 1G
* Gain parameter can be 1 or 2
.lib AD5686R.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD5766.asc
V1 N001 0 25
V2 N003 0 -25
V3 IN 0 PWL(0 0 100u 0 +1u 0.625 +100u 0.625 +1u 1.25 +100u 1.25 +1u 1.875 +100u 1.875 +1u 2.5)
I1 OUT 0 100µ
V5 N002 0 SINE(0.125 0.125 30k)
XU2 IN N002 N001 N003 OUT 0 AD5766 Range=8 dither_scale=0 dither_inv=0
.tran 1m
* Dither with 0.125V offset and amplitude\nRange is one of {1,2,...,8}\ndither_scale is one of {0,1,2,3}\ndither_inv is one of {0,1}
.lib AD5766.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD5770R.asc
RLOAD iOUT 0 5
CLOAD iOUT 0 4.7µ
Vdac vDAC 0 PWL(0 0 10u 0 +10n 1.95 200u 1.95 +10n 0.9)
V1 N001 0 1.95
V2 N002 0 -1.5
XU1 vDAC iOUT N001 N002 0 AD5770R AD5770R Range=1
.tran 350u
.lib AD5770R.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD590.asc
V1 IN 0 0
XU1 IN 0 AD590
.dc V1 0 10 1m
.temp -55 25 150
.lib ADR.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD711.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
XU1 IN N001 +V -V OUT AD712
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD712.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
XU1 IN N001 +V -V OUT AD712
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD713.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
XU1 IN N001 +V -V OUT AD712
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD744.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
XU1 IN N001 +V -V OUT AD746
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD746.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
XU1 IN N001 +V -V OUT AD746
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD795.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
XU1 IN N001 +V -V OUT AD795
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8029.asc
V1 +V 0 5
Vin1 IN 0 SINE(0 1 100K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -5
XU1 IN N001 +V -V OUT NC_01 AD8029
.tran 100u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8030.asc
V1 +V 0 5
Vin1 IN 0 SINE(0 1 100K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -5
XU1 IN N001 +V -V OUT AD8040
.tran 100u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8031.asc
V1 +V 0 5
Vin IN 0 SINE(0 1 100K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT AD8031
V2 -V 0 -5
.tran 100u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8032.asc
V1 +V 0 5
Vin IN 0 SINE(0 1 100K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -5
XU1 IN N001 +V -V OUT AD8031
.tran 100u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8033.asc
V1 +V 0 12
Vin IN 0 SINE(0 1 100K)
R1 N001 0 1K
R2 OUT N001 1K
XU1 IN N001 +V -V OUT AD8033
V2 -V 0 -12
.tran 100u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8034.asc
V1 +V 0 12
Vin IN 0 SINE(0 1 100K)
R1 N001 0 1K
R2 OUT N001 1K
XU1 IN N001 +V -V OUT AD8033
V2 -V 0 -12
.tran 100u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8038.asc
Vin IN 0 PULSE(-1 1 20n 10n 10n 90n 200n 10)
R1 N001 0 2K
R2 OUT N001 2K
XU1 IN N001 +V -V OUT AD8038
V1 +V 0 5
V2 -V 0 -5
.tran 2u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8039.asc
R1 N001 0 2K
R2 OUT N001 2K
XU1 IN N001 +V -V OUT AD8038
Vin IN 0 PULSE(-1 1 20n 10n 10n 90n 200n 10)
V1 +V 0 5
V2 -V 0 -5
.tran 2u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8040.asc
V1 +V 0 5
Vin1 IN 0 SINE(0 1 100K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -5
XU1 IN N001 +V -V OUT AD8040
.tran 100u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8041.asc
V1 +V 0 5
Vin IN 0 SINE(0 1 100K)
R1 N001 0 1K
R2 OUT N001 1K
V2 -V 0 -5
XU1 IN N001 +V -V OUT NC_01 AD8041
.tran 100u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8047.asc
R1 N001 0 200
R2 OUT N001 200
XU1 IN N001 +V -V OUT AD8047
Rload OUT 0 150
Vin IN 0 SINE(0 1 10Meg)
V1 +V 0 5
V2 -V 0 -5
.tran 1u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8065.asc
V1 +V 0 12
Vin N002 0 SINE(0 1 10Meg) Rser=50
R1 N001 0 499
R2 OUT N001 499
XU1 N003 N001 +V -V OUT AD8065
V2 -V 0 -12
Rload OUT 0 1K
R4 N003 N002 249
C1 OUT N001 2.2p
.tran 1u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8066.asc
V1 +V 0 12
Vin IN 0 SINE(0 1 10Meg) Rser=50
R1 N001 0 499
R2 OUT N001 499
V2 -V 0 -12
Rload OUT 0 1K
R4 N002 IN 249
C1 OUT N001 2.2p
XU1 N002 N001 +V -V OUT AD8066
.tran 1u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8067.asc
V1 +V 0 12
Vin N002 0 SINE(0 1 1Meg)
R1 N001 0 110
R2 OUT N001 1K
V2 -V 0 -12
Rload OUT 0 1K
R4 N003 N002 49.9
XU1 N003 N001 +V -V OUT AD8067
.tran 10u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8091.asc
Vin IN 0 SINE(0 1 10Meg)
R1 N001 0 1K
R2 OUT N001 1K
XU1 IN N001 +V -V OUT AD8091
Rload OUT 0 2K
V1 +V 0 5
V2 -V 0 -5
.tran 1u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8092.asc
XU1 IN N001 +V -V OUT AD8092
Vin IN 0 SINE(0 1 10Meg)
R1 N001 0 1K
R2 OUT N001 1K
Rload OUT 0 2K
V1 +V 0 5
V2 -V 0 -5
.tran 1u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD811.asc
Vin IN 0 PULSE(-1 1 20n 10n 10n 90n 200n)
R1 N001 0 649
R2 OUT N001 649
XU1 IN N001 +V -V OUT AD811
Rload OUT 0 150
V1 +V 0 15
V2 -V 0 -15
.tran 1u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD820.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
XU1 IN N001 +V -V OUT AD820
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8205.asc
V1 IN 0 5
V2 N001 N002 SINE(0 10m 1K)
XU1 N002 0 0 MP_01 OUT IN IN N001 AD8205
.tran 5m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD822.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
XU1 IN N001 +V -V OUT AD820
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8220.asc
V1 +V 0 15
Vin N001 N004 SINE(0 100m 10K)
R1 N002 N003 5.49K
V2 -V 0 -15
Rload OUT 0 10K
XU1 N004 N002 N003 N001 -V N005 OUT +V AD8220
Vcm N004 0 1
Vref N005 0 .5
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8221.asc
V1 +V 0 15
Vin N001 N004 SINE(0 100m 10K)
R1 N002 N003 5.49K
V2 -V 0 -15
Rload OUT 0 10K
Vcm N004 0 1
Vref N005 0 .5
XU1 N004 N002 N003 N001 -V N005 OUT +V AD8221
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8222.asc
V1 +V 0 15
Vin N001 N004 SINE(0 100m 10K)
R1 N002 N003 5.49K
V2 -V 0 -15
Rload OUT 0 10K
Vcm N004 0 1
Vref N005 0 .5
XU1 N004 N002 N003 N001 -V N005 OUT +V AD8222
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8224.asc
V1 +V 0 15
Vin N001 N004 SINE(0 100m 10K)
R1 N002 N003 5.49K
V2 -V 0 -15
Rload OUT 0 10K
Vcm N004 0 1
Vref N005 0 .5
XU1 N004 N002 N003 N001 -V N005 OUT +V AD8224
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8226.asc
V1 +V 0 15
Vin N001 N004 SINE(0 100m 10K)
R1 N002 N003 5.49K
V2 -V 0 -15
Rload OUT 0 10K
Vcm N004 0 1
Vref N005 0 .5
XU1 N004 N002 N003 N001 -V N005 OUT +V AD8226
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8227.asc
V1 +V 0 15
Vin N001 N004 SINE(0 100m 10K)
R1 N002 N003 16K
V2 -V 0 -15
Rload OUT 0 10K
Vcm N004 0 1
Vref N005 0 .5
XU1 N004 N002 N003 N001 -V N005 OUT +V AD8227
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD823.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
XU1 IN N001 +V -V OUT AD823
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8235.asc
XU1 N005 N004 N003 N002 N001 0 N006 OUT +V AD8235
Rgain N003 N004 84.5K
Vdiff N002 N005 SINE(0 .1 1K)
Vcm N005 0 2.5
Vref N006 0 2.5
Vsdn N001 0 PULSE(0 5 1m 1u 1u 10m 20m 10)
V1 +V 0 5
Rload OUT 0 10K
.tran 100m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8236.asc
XU1 N004 N003 N002 N001 0 N005 OUT +V AD8236
Vcm N004 0 2.5
Vref N005 0 2.5
V1 +V 0 5
Rload OUT 0 10K
Vdiff N001 N004 SINE(0 .1 1K)
Rgain N002 N003 84.5K
.tran 100m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD824.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
XU1 IN N001 +V -V OUT AD820
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8418A.asc
XU1 N003 0 0 OUT N001 N001 N002 AD8418A
V1 N001 0 5
VCM N003 0 4
VDIFF N002 N003 SINE(0 0.1 1k)
.tran 10m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8421.asc
V1 +V 0 15
Vin N001 N004 SINE(0 100m 10K)
R1 N002 N003 1.1K
V2 -V 0 -15
Rload OUT 0 10K
Vcm N004 0 1
Vref N005 0 .5
XU1 N004 N002 N003 N001 -V N005 OUT +V AD8421
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8422.asc
V1 +V 0 15
Vin N001 N004 SINE(0 100m 10K)
R1 N002 N003 2.21K
V2 -V 0 -15
Rload OUT 0 10K
Vcm N004 0 1
Vref N005 0 0.5
XU1 N004 N002 N003 N001 -V N005 OUT +V AD8422
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8429.asc
V1 +V 0 15
Vin N001 N004 SINE(0 100m 10K)
R1 N002 N003 665
V2 -V 0 -15
Rload OUT 0 10K
Vcm N004 0 1
Vref N005 0 0.5
XU1 N004 N002 N003 N001 -V N005 OUT +V AD8429
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8452.asc
R1 0 N013 4.02K
R2 0 N015 100K
R3 0 N016 499K
R4 0 N018 10K
C1 0 ss 10n
R5 N024 N025 499K
R6 N024 N026 10K
R7 N024 N027 10K
V1 N010 0 12
V2 N028 0 -5
R8 N006 N004 1K
R9 N007 N006 64.9K
R10 N008 N007 15K
C2 N007 N006 1n
C3 N003 N007 270p
C4 N003 N008 2n
R11 N001 N004 1K
R12 N002 N001 64.9K
R13 N005 N002 15K
C5 N002 N001 1n
C6 N003 N002 270p
C7 N003 N005 2n
R14 N037 N038 6.65K
R15 N034 N037 78.7K
R16 N036 N034 121K
C8 N034 N037 560p
C9 0 N034 39p
C10 0 N036 1n
R20 N024 N029 10K
V3 N019 0 12
S1 N023 N019 N021 0 FET_SW
S2 0 N023 N022 0 FET_SW
D1 N023 N019 BD
D2 0 N023 BD
L1 N023 N012 6.8µ Rser=5m
R21 N012 N011 5m
C14 N019 N023 500p
C15 N023 0 500p
C16 N011 0 150µ x4
R22 N011 BATT 3m
C17 BATT 0 .3 Rser=10m
R24 N014 0 10K
V4 N031 0 5
V5 N030 0 5
V6 N009 0 1.98
V7 N032 0 1.68
R17 N039 N038 6.65K
R18 N035 N039 78.7K
R19 N040 N035 121K
C11 N035 N039 560p
C12 N033 N035 39p
C13 N033 N040 1n
R25 N043 N042 6.65K
R26 N041 N043 78.7K
R27 N044 N041 121K
C18 N041 N043 560p
C19 N033 N041 39p
C20 N033 N044 1n
XU1 0 0 MP_01 N017 N020 BATT MP_02 0 MP_03 0 MP_04 0 N028 N032 N034 N038 N042 N041 N035 N033 MP_05 N031 N030 N029 N027 N026 N025 N024 N019 N022 N021 0 N018 ss N016 N015 N013 N012 N011 N010 N003 N007 N002 N004 N009 MP_06 0 N014 AD8452
R23 N017 N011 10K
R28 N020 BATT 10K
C21 N017 N020 1n
C22 0 N017 100p
C23 N020 0 100p
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
* Simple Battery Model
.ic V(batt)=3.2
.tran 50m
.model FET_SW SW(Ron=2m Roff=1G Vt=2 Vh=50m)
.model BD D(Ron=10m Roff=1G epsilon=10m Vfwd=0.35)
* Voltage Setpoint
* Current Setpoint
* Charge CC Loop
* Discharge CC Loop
* Charge CV Loop
* Discharge CV Loop
* Mode
* Enable
.ic V(ss)=0
.lib AD8452.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8479.asc
V1 N002 0 SINE(0 10 500)
V2 +V 0 15
V3 -V 0 -15
V4 N001 N002 SINE(0 5 1K)
R1 OUT 0 10K
XU1 0 N001 N002 -V 0 OUT +V AD8479
.tran 10m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8505.asc
V1 +V 0 2.5
Vin IN 0 SINE(0 1 1K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -2.5
Rload OUT 0 10K
XU1 IN N001 +V -V OUT AD8505
.tran 10m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8506.asc
V1 +V 0 2.5
Vin IN 0 SINE(0 1 1K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -2.5
Rload OUT 0 10K
XU1 IN N001 +V -V OUT AD8506
.tran 10m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8508.asc
V1 +V 0 2.5
Vin IN 0 SINE(0 1 1K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -2.5
Rload OUT 0 10K
XU1 IN N001 +V -V OUT AD8508
.tran 10m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8510.asc
XU1 IN N001 +V -V OUT AD8510
V1 +V 0 5
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -5
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8512.asc
XU1 IN N001 +V -V OUT AD8510
V1 +V 0 5
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -5
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8513.asc
V1 +V 0 5
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT AD8510
V2 -V 0 -5
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8515.asc
XU1 IN N001 +V -V OUT AD8515
V1 +V 0 2.5
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -2.5
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8538.asc
XU1 IN N001 +V -V OUT AD8538
V1 +V 0 2.5
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -2.5
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8539.asc
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT AD8539
Rload OUT 0 10K
V1 +V 0 2.5
V2 -V 0 -2.5
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8541.asc
V1 +V 0 2.5
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT AD8541
V2 -V 0 -2.5
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8542.asc
XU1 IN N001 +V -V OUT AD8542
V1 +V 0 2.5
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -2.5
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8544.asc
XU1 IN N001 +V -V OUT AD8544
V1 +V 0 2.5
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -2.5
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8546.asc
Vin IN 0 SINE(0 .1 10K)
R1 N001 0 1K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT AD8546
V1 +V 0 5
V2 -V 0 -5
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8548.asc
Vin IN 0 SINE(0 .1 10K)
R2 OUT N001 10K
XU1 IN N001 +V -V OUT AD8548
R1 N001 0 1K
V1 +V 0 5
V2 -V 0 -5
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8551.asc
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT AD8551
Rload OUT 0 10K
V1 +V 0 2.5
V2 -V 0 -2.5
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8552.asc
XU1 IN N001 +V -V OUT AD8552
V1 +V 0 5
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -5
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8554.asc
XU1 IN N001 +V -V OUT AD8554
V1 +V 0 5
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -5
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8565.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
Rload OUT 0 10K
XU1 IN N001 +V -V OUT AD8565
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8571.asc
XU1 IN N001 +V -V OUT AD8571
V1 +V 0 2.5
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -2.5
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8572.asc
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT AD8572
Rload OUT 0 10K
V1 +V 0 2.5
V2 -V 0 -2.5
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8574.asc
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT AD8574
Rload OUT 0 10K
V1 +V 0 2.5
V2 -V 0 -2.5
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8601.asc
Vin IN 0 SINE(0 1 100K)
XU1 IN N001 +V -V OUT AD8601
V1 +V 0 2.5
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -2.5
Rload OUT 0 10K
.tran 100u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8602.asc
Vin IN 0 SINE(0 1 100K)
XU1 IN N001 +V -V OUT AD8602
V1 +V 0 2.5
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -2.5
Rload OUT 0 10K
.tran 100u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8604.asc
Vin IN 0 SINE(0 1 100K)
XU1 IN N001 +V -V OUT AD8604
V1 +V 0 2.5
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -2.5
Rload OUT 0 10K
.tran 100u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8605.asc
Vin IN 0 SINE(0 1 100K)
XU1 IN N001 +V -V OUT AD8605
V1 +V 0 2.5
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -2.5
Rload OUT 0 10K
.tran 100u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8606.asc
Vin IN 0 SINE(0 1 100K)
XU1 IN N001 +V -V OUT AD8605
V1 +V 0 2.5
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -2.5
Rload OUT 0 10K
.tran 100u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8608.asc
Vin IN 0 SINE(0 1 100K)
XU1 IN N001 +V -V OUT AD8608
V1 +V 0 2.5
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -2.5
Rload OUT 0 10K
.tran 100u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8613.asc
V1 +V 0 2.5
Vin IN 0 SINE(0 1 1K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -2.5
Rload OUT 0 10K
XU1 IN N001 +V -V OUT AD8613
.tran 10m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8614.asc
Vin IN 0 SINE(0 1 10K)
XU1 IN OUT +V -V OUT AD8614
Cload OUT 0 47n
Rx OUT N001 5
Cx N001 0 10µ
V1 +V 0 5
V2 -V 0 -5
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8617.asc
V1 +V 0 2.5
Vin IN 0 SINE(0 1 1K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -2.5
Rload OUT 0 10K
XU1 IN N001 +V -V OUT AD8617
.tran 10m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8618.asc
Vin IN 0 SINE(0 1 500K)
R1 N001 0 1K
R2 OUT N001 1K
XU1 IN N001 +V -V OUT AD8618
Rload OUT 0 2K
V1 +V 0 5
V2 -V 0 -5
.tran 20u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8619.asc
V1 +V 0 2.5
Vin IN 0 SINE(0 1 1K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -2.5
Rload OUT 0 10K
XU1 IN N001 +V -V OUT AD8619
.tran 10m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8624.asc
Vin IN 0 SINE(0 1 1K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT AD8624
Rload OUT 0 10K
V1 +V 0 15
V2 -V 0 -15
.tran 10m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8628.asc
V1 +V 0 2.5
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -2.5
Rload OUT 0 10K
XU1 IN N001 +V -V OUT AD8628
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8629.asc
XU1 IN N001 +V -V OUT AD8629
V1 +V 0 2.5
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -2.5
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8630.asc
XU1 IN N001 +V -V OUT AD8630
V1 +V 0 2.5
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -2.5
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8634.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
Rload OUT 0 10K
XU1 IN N001 +V -V OUT AD8634
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8641.asc
Vin IN 0 SINE(0 1 100K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT AD8641
Rload OUT 0 10K
V1 +V 0 12
V2 -V 0 -12
.tran 100u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8642.asc
Vin IN 0 SINE(0 1 100K)
R1 N001 0 10K
R2 OUT N001 10K
Rload OUT 0 10K
XU1 IN N001 +V -V OUT AD8642
V1 +V 0 12
V2 -V 0 -12
.tran 100u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8643.asc
Vin IN 0 SINE(0 1 100K)
R1 N001 0 10K
R2 OUT N001 10K
Rload OUT 0 10K
XU1 IN N001 +V -V OUT AD8643
V1 +V 0 12
V2 -V 0 -12
.tran 100u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8648.asc
V1 +V 0 2.5
Vin IN 0 SINE(0 1 1Meg)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT AD8648
V2 -V 0 -2.5
Rload OUT 0 10K
.tran 10u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8657.asc
V1 +V 0 9
Vin IN 0 SINE(0 1 1K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -9
Rload OUT 0 10K
XU1 IN N001 +V -V OUT AD8657
.tran 10m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8662.asc
V1 +V 0 8
Vin IN 0 SINE(0 1 1K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -8
Rload OUT 0 10K
XU1 IN N001 +V -V OUT AD8662
.tran 10m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8663.asc
XU1 IN N001 +V -V OUT AD8663
V1 +V 0 5
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -5
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8664.asc
V1 +V 0 8
Vin IN 0 SINE(0 1 1K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -8
Rload OUT 0 10K
XU1 IN N001 +V -V OUT AD8664
.tran 10m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8665.asc
V1 +V 0 8
Vin IN 0 SINE(0 1 1K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -8
Rload OUT 0 10K
XU1 IN N001 +V -V OUT AD8665
.tran 10m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8666.asc
V1 +V 0 8
Vin IN 0 SINE(0 1 1K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -8
Rload OUT 0 10K
XU1 IN N001 +V -V OUT AD8666
.tran 10m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8667.asc
XU1 IN N001 +V -V OUT AD8667
V1 +V 0 5
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -5
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8668.asc
V1 +V 0 8
Vin IN 0 SINE(0 1 1K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -8
Rload OUT 0 10K
XU1 IN N001 +V -V OUT AD8668
.tran 10m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8669.asc
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT AD8669
Rload OUT 0 10K
V1 +V 0 5
V2 -V 0 -5
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8671.asc
Vin IN 0 SINE(0 1 100K)
R1 N001 0 1K
R2 OUT N001 1K
XU1 IN N001 +V -V OUT AD8671
Rload OUT 0 2K
V1 +V 0 15
V2 -V 0 -15
.tran 100u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8672.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 100K)
R1 N001 0 1K
R2 OUT N001 1K
V2 -V 0 -15
Rload OUT 0 2K
XU1 IN N001 +V -V OUT AD8672
.tran 100u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8674.asc
Vin IN 0 SINE(0 1 100K)
R1 N001 0 1K
R2 OUT N001 1K
Rload OUT 0 2K
XU1 IN N001 +V -V OUT AD8674
V1 +V 0 15
V2 -V 0 -15
.tran 100u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8675.asc
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT AD8675
Rload OUT 0 10K
V1 +V 0 15
V2 -V 0 -15
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8682.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
Rload OUT 0 10K
XU1 IN N001 +V -V OUT AD8682
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8684.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
Rload OUT 0 10K
XU1 IN N001 +V -V OUT AD8684
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\AD8691.asc
V1 +V 0 2.5
Vin IN 0 SINE(0 1 100K)
R1 N001 0 1K
R2 OUT N001 1K
XU1 IN N001 +V -V OUT AD8691
V2 -V 0 -2.5
Rload OUT 0 2K
.tran 100u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4000-1.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 500K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT ADA4000
V2 -V 0 -15
.tran 20u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4000-2.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 500K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT ADA4000
V2 -V 0 -15
.tran 20u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4000-4.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 500K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT ADA4000
V2 -V 0 -15
.tran 20u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4051.asc
V1 +V 0 2.5
Vin IN 0 SINE(0 1 1K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT ADA4051
V2 -V 0 -2.5
Rload OUT 0 10K
.tran 10m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4077-2.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT ADA4077-2
V2 -V 0 -15
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4091.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT ADA4091
V2 -V 0 -15
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4092.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT ADA4092
V2 -V 0 -15
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4096.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT ADA4096
V2 -V 0 -15
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4177-1.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
XU1 IN N001 +V -V OUT ADA4177-1
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4177-2.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
XU1 IN N001 +V -V OUT ADA4177-1
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4177-4.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
XU1 IN N001 +V -V OUT ADA4177-1
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4254.asc
V2 AVDD 0 5
V4 VDDH 0 28
V5 0 VSSH 28
V6 N002 0 2.5
XU1 0 N004 VDDH VSSH AVDD 0 N002 N001 N003 N005 N005 N005 0 0 0 ADA4254
V1 N004 0 PULSE(-.5 .5 10u 100n 100n 40u 1)
E1 Out 0 N003 N001 1
V7 N005 0 5
.tran 80u
* Gain of 8 Configuration
.lib ADA4254.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4500.asc
V1 +V 0 2.5
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT ADA4500
V2 -V 0 -2.5
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4505.asc
V1 +V 0 2.5
Vin IN 0 SINE(0 1 1K)
XU1 IN OUT +V -V OUT ADA4505
V2 -V 0 -2.5
Rload OUT 0 10K
.tran 10m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4522-1.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT ADA4522-1
V2 -V 0 -15
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4522-2.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
Rload OUT 0 10K
XU1 IN N001 +V -V OUT ADA4522-1
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4522-4.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
Rload OUT 0 10K
XU1 IN N001 +V -V OUT ADA4522-1
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4523-1.asc
V1 +V 0 28
XU1 +V N001 N003 0 N002 +V 0 ADA4523-1
R1 OUT N001 1K
R2 N001 0 10
D1 N002 OUT 1N4148
Rsense N003 0 1K
Isense 0 N003 0
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
* V(OUT) = 101*Rsense*Isense
.dc Isense 0 1u 10n
.lib ADA4523-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4528-2.asc
V1 +V 0 2.5
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT ADA4528
V2 -V 0 -2.5
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4530-1.asc
V1 +V 0 5
V2 0 -V 5
XU1 0 IN +V -V OUT N001 ADA4530-1
I1 IN 0 PULSE(0 10n 1m 1u 1u 1 2)
R1 OUT IN 100Meg
C1 OUT IN 5p
R2 OUT 0 10K
.tran 10
;.options gmin=1e-15 ; Uncomment to see actual  ADA4530 input impedance
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4610.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
Rload OUT 0 10K
XU1 IN N001 +V -V OUT ADA4610
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4622.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
Rload OUT 0 10K
XU1 IN N001 +V -V OUT ADA4622
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4625-1.asc
V1 +V 0 15
Rf OUT N001 49.9K
Id N001 0 PULSE(0 200u 1u 1p 1p 2u 3u 2)
CF OUT N001 3p
Cd N001 0 6p
Rsh N001 0 2G
XU1 0 N001 +V 0 OUT ADA4625-1
* PhotoDiode
* PDB-C134
.tran 6u
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4625-2.asc
V1 +V 0 15
Rf OUT N001 49.9K
Id N001 0 PULSE(0 200u 1u 1p 1p 2u 3u 2)
Cf OUT N001 3p
Cd N001 0 6p
Rsh N001 0 2G
XU1 0 N001 +V 0 OUT ADA4625-2
* PhotoDiode
* PDB-C134
.tran 6u
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4627.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
Rload OUT 0 10K
XU1 IN N001 +V -V OUT ADA4627
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4637.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 1K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
Rload OUT 0 10K
XU1 IN N001 +V -V OUT ADA4637
.tran 10m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4661-2.asc
V1 +V 0 9
Vin IN 0 SINE(0 1 1K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -9
Rload OUT 0 10K
XU1 IN N001 +V -V OUT ADA4661-2
.tran 10m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4665.asc
V1 +V 0 5
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT ADA4665
V2 -V 0 -5
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4666-2.asc
V1 +V 0 9
Vin IN 0 SINE(0 1 1K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -9
Rload OUT 0 10K
XU1 IN N001 +V -V OUT ADA4666-2
.tran 10m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4700-1.asc
V1 +V 0 25
Vin IN 0 SINE(0 10 1K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -25
Rload OUT 0 10K
XU1 IN N001 +V -V OUT ADA4700-1
.tran 10m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4805.asc
V1 +V 0 5
V2 IN 0 SINE(2.5 0.5 250K)
R1 N002 N001 1K
R2 OUT N002 1K
Vref N001 0 2.5
XU1 IN N002 +V 0 OUT +V ADA4805
.tran 50u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4807-1.asc
V1 +V 0 5
V2 IN 0 SINE(0 0.5 250K)
R1 N001 0 1K
R2 OUT N001 1K
XU1 IN N001 +V -V OUT NC_01 ADA4807-1
V3 -V 0 -5
.tran 50u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4807-2.asc
V1 +V 0 5
V2 IN 0 SINE(0 0.5 250K)
R1 N001 0 1K
R2 OUT N001 1K
V3 -V 0 -5
XU1 IN N001 +V -V OUT NC_01 ADA4807-1
.tran 50u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4807-4.asc
V1 +V 0 5
V2 IN 0 SINE(0 0.5 250K)
R1 N001 0 1K
R2 OUT N001 1K
V3 -V 0 -5
XU1 IN N001 +V -V OUT ADA4807-4
.tran 50u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4830.asc
R1 N001 N002 5K
R2 OUT 0 1K
V1 N001 0 5
V3 N004 0 SINE(0 1 1Meg)
V4 N003 0 2.5
V5 N005 0 PULSE(0 3 1u 1n 1n 10u 20u)
XU1 N003 N004 0 N001 0 N005 N002 OUT ADA4830
.tran 100u
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4841.asc
V2 +V 0 5
V4 IN 0 SINE(2.5 1 250K)
XU1 IN OUT +V 0 OUT NC_01 ADA4841
.tran 500u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4857.asc
V1 V+ 0 5
V2 V- 0 -5
V3 N002 0 -5
V4 IN 0 SINE(0 1 1Meg)
R3 OUT N001 499
R4 OUT 0 1K
R5 N001 0 499
XU1 IN N001 V+ V- OUT N002 ADA4857
.tran 10u
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4860.asc
V1 +V 0 5
Vin IN 0 SINE(0 1 1K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -5
Rload OUT 0 10K
XU1 IN N001 +V -V OUT N002 ADA4860
V3 N002 0 -5
.tran 10m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4891.asc
V1 +V 0 5
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT ADA4891
V2 -V 0 -5
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4895.asc
V1 +V 0 5
Vin IN 0 PULSE(-0.1 0.1 20n 10n 10n 90n 200n 10)
R1 N001 0 24.9
R2 OUT N001 249
V2 -V 0 -5
Rload OUT 0 1K
XU1 IN N001 +V -V OUT +V ADA4895
.tran 2u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADA4896.asc
V1 +V 0 5
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT ADA4896
V2 -V 0 -5
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG1201.asc
V1 +V 0 15
V2 -V 0 -15
V3 N001 0 SINE(0 15 1k)
V4 N003 0 pulse(0 3.3 0 1u 1u 5m 10m)
R1 N002 0 1K
XU1 N003 N002 N001 -V 0 +V ADG1201
.tran 30m
.lib ADG1201.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG1208.asc
V1 +V 0 15
V2 -V 0 -15
V3 N009 0 SINE(0 5 8K)
V4 N010 0 PULSE(3.3 0 0 1u 1u 5m 10m)
R1 N005 0 10K
V5 N011 0 PULSE(3.3 0 0 1u 1u 10m 20m)
V6 N012 0 PULSE(3.3 0 0 1u 1u 20m 40m)
V7 N002 0 SINE(0 5 2K)
V8 N004 0 SINE(0 5 4K)
V9 N007 0 SINE(0 5 6K)
V10 N001 0 SINE(0 5 1K)
V11 N003 0 SINE(0 5 3K)
V12 N006 0 SINE(0 5 5K)
V13 N008 0 SINE(0 5 7K)
XU1 N010 +V -V N001 N002 N003 N004 N005 N009 N008 N007 N006 +V 0 N012 N011 ADG1208
.tran 40m
.lib ADG1208.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG1209.asc
V1 +V 0 15
V2 -V 0 -15
V3 N006 0 PULSE(3.3 0 0 1u 1u 5m 10m)
R1 N003 0 10K
V4 N007 0 PULSE(3.3 0 0 1u 1u 10m 20m)
V5 N002 0 SINE(0 5 2K)
V6 N005 0 SINE(0 5 4K)
V7 N001 0 SINE(0 5 1K)
V8 N004 0 SINE(0 5 3K)
XU1 N006 +V -V N001 N002 N004 N005 N003 MP_01 MP_02 MP_03 MP_04 +V 0 MP_05 N007 ADG1209
.tran 20m
.lib ADG1209.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG1211.asc
V1 +V 0 15
V2 -V 0 -15
V3 N001 0 SINE(0 10 1k)
V4 N003 0 pulse(0 3.3 0 1u 1u 5m 10m)
R1 N002 0 1K
XU2 N003 N002 N001 -V 0 +V ADG1211
.tran 30m
.lib ADG1211.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG1212.asc
V1 +V 0 15
V2 -V 0 -15
V3 N001 0 SINE(0 15 1k)
V4 N003 0 pulse(0 3.3 0 1u 1u 5m 10m)
R1 N002 0 1K
XU1 N003 N002 N001 -V 0 +V ADG1212
.tran 15m
.lib ADG1212.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG1219.asc
V1 +V 0 15
V2 -V 0 -15
V4 N004 0 pulse(0 3.3 0 1u 1u 5m 10m)
R1 N001 0 1K
R2 N003 0 1K
V5 N002 0 SINE(0 10 2k)
XU1 N005 +V 0 -V N003 N002 N001 N004 ADG1219
V3 N005 0 5
.tran 30m
.lib ADG1219.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG1236.asc
V1 +V 0 15
V2 -V 0 -15
V4 N004 0 pulse(0 3.3 0 1u 1u 5m 10m)
R1 N001 0 1K
R2 N003 0 1K
XU1 N004 N001 N002 N003 -V 0 +V ADG1236
V5 N002 0 SINE(0 10 2k)
.tran 30m
.lib ADG1236.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG1401.asc
V1 +V 0 15
V2 -V 0 -15
V3 N001 0 10
V4 N003 0 pulse(0 3.3 0 1u 1u 5m 10m)
R1 N002 0 300
XU1 N003 N002 N001 -V 0 +V ADG1401
.tran 30m
.lib ADG1401.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG1411.asc
V1 +V 0 15
V2 -V 0 -15
V3 N001 0 10
V4 N003 0 pulse(0 5 0 20n 20n 10u 20u)
R1 N002 0 300
XU1 N003 N002 N001 -V 0 +V ADG1411
C1 N002 0 35p
.tran 0.0001
.lib ADG1411.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG1412.asc
V1 +V 0 15
V2 -V 0 -15
V3 N001 0 10
V4 N003 0 pulse(0 5 0 20n 20n 10u 20u)
R1 N002 0 300
XU1 N003 N002 N001 -V 0 +V ADG1412
C1 N002 0 35p
.tran 0.0001
.lib ADG1412.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG1419.asc
V1 +V 0 15
V2 -V 0 -15
V4 N004 0 PULSE(0 5 0 20n 20n 10u 20u)
R2 N001 0 300
V5 N002 0 10
V3 N005 0 5;PULSE(0 5 0 20n 20n 10u 20u)
XU1 N004 N002 N001 N003 N005 -V 0 +V ADG1419
V6 N003 0 0
C1 0 N001 35p
.tran 0.0001
.lib ADG1419.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG1436.asc
V1 +V 0 15
V2 -V 0 -15
V4 N004 0 pulse(0 3.3 0 1u 1u 5m 10m)
R1 N001 0 1K
R2 N003 0 1K
V5 N002 0 SINE(0 10 2k)
XU1 N004 N001 N002 N003 N005 -V 0 +V ADG1436
V3 N005 0 5
.tran 30m
.lib ADG1436.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG1611.asc
V1 +V 0 8
V2 -V 0 -8
V3 N001 0 sine(0 5 1K)
XU1 N003 N001 N002 -V 0 MP_01 MP_02 MP_03 MP_04 MP_05 MP_06 MP_07 +V ADG1611
V4 N003 0 pulse(0 3.3 0 1u 1u 5m 10m)
R1 N002 0 1K
.tran 30m
.lib ADG.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG1612.asc
V1 +V 0 8
V2 -V 0 -8
V3 N001 0 sine(0 5 1K)
V4 N003 0 pulse(0 3.3 0 1u 1u 5m 10m)
R1 N002 0 1K
XU1 N003 N001 N002 -V 0 MP_01 MP_02 MP_03 MP_04 MP_05 MP_06 MP_07 +V ADG1612
.tran 30m
.lib ADG.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG1633.asc
V1 +V 0 8
V2 -V 0 -8
V3 N002 0 sine(0 5 1K)
V4 N004 0 pulse(0 3.3 0 1u 1u 5m 10m)
XU1 +V N003 N002 N001 MP_01 MP_02 MP_03 MP_04 MP_05 MP_06 MP_07 MP_08 -V NC_09 N004 0 ADG1633
R1 N001 0 1K
R2 N003 0 1K
.tran 30m
.lib ADG.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG1634.asc
V1 +V 0 8
V2 -V 0 -8
V3 N002 0 sine(0 5 1K)
V4 N004 0 pulse(0 3.3 0 1u 1u 5m 10m)
R1 N001 0 1K
R2 N003 0 1K
XU1 +V N003 N002 N001 MP_01 MP_02 MP_03 MP_04 MP_05 MP_06 MP_07 MP_08 -V NC_09 N004 0 ADG1633
.tran 30m
.lib ADG.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG411.asc
V1 +V 0 15
V2 -V 0 -15
V3 N001 0 SINE(0 10 1k)
V4 N003 0 pulse(0 3.3 0 1u 1u 5m 10m)
R1 N002 0 1K
XU1 N003 N002 N001 -V 0 +V ADG411
.tran 30m
.lib ADG411.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG412.asc
V1 +V 0 15
V2 -V 0 -15
V3 N001 0 SINE(0 15 1k)
V4 N003 0 pulse(0 3.3 0 1u 1u 5m 10m)
R1 N002 0 1K
XU1 N003 N002 N001 -V 0 +V ADG412
.tran 30m
.lib ADG412.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG436.asc
V1 +V 0 15
V2 -V 0 -15
V4 N004 0 pulse(0 3.3 0 1u 1u 5m 10m)
R1 N001 0 1K
R2 N003 0 1K
V5 N002 0 SINE(0 10 2k)
XU1 N004 N001 N002 N003 -V 0 +V ADG436
.tran 30m
.lib ADG436.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG451.asc
V1 +V 0 15
V2 -V 0 -15
V3 N001 0 SINE(0 10 1k)
V4 N003 0 pulse(0 3.3 0 1u 1u 5m 10m)
R1 N002 0 1K
XU2 N003 N002 N001 -V 0 +V ADG451
.tran 30m
.lib ADG451.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG452.asc
V1 +V 0 15
V2 -V 0 -15
V3 N001 0 SINE(0 15 1k)
V4 N003 0 pulse(0 3.3 0 1u 1u 5m 10m)
R1 N002 0 1K
XU2 N003 N002 N001 -V 0 +V ADG452
.tran 30m
.lib ADG452.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG5212.asc
V1 +V 0 15
V2 -V 0 -15
V3 N001 0 SINE(0 15 1k)
V4 N003 0 pulse(0 3.3 0 1u 1u 5m 10m)
R1 N002 0 1K
XU2 N003 N002 N001 -V 0 +V ADG5212
.tran 30m
.lib ADG5212.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG5236.asc
V1 +V 0 15
V2 -V 0 -15
V4 IN 0 pulse(0 3.3 0 1u 1u 5m 10m)
R1 SA 0 1K
R2 SB 0 1K
V5 N001 0 SINE(0 10 2k)
XU1 IN SA N001 SB -V 0 +V ADG5236
.tran 30m
.lib ADG5236.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG5248F.asc
V1 +V 0 15
V2 -V 0 -15
V4 N010 0 PULSE(3.3 0 0 1u 1u 5m 10m)
XU1 N010 +V -V N001 N002 N003 N004 N005 N009 N008 N007 N006 +V 0 N013 N011 -V +V N012 N014 ADG5248F
R1 0 N005 10Meg
V5 N013 0 PULSE(3.3 0 0 1u 1u 20m 40m)
V6 N011 0 PULSE(3.3 0 0 1u 1u 10m 20m)
V3 N002 0 SINE(0 2 2K)
V7 N004 0 SINE(0 4 4K)
V8 N001 0 SINE(0 1 1K)
V9 N003 0 SINE(0 3 3K)
V10 N007 0 SINE(0 6 6K)
V11 N009 0 SINE(0 8 8K)
V12 N006 0 SINE(0 5 5K)
V13 N008 0 SINE(0 7 7K)
.tran 40m
.lib ADG.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG5249F.asc
V1 +V 0 15
V2 -V 0 -15
V5 N012 0 PULSE(3.3 0 0 1u 1u 10m 20m)
V7 N002 0 SINE(0 2 2K)
V8 N005 0 SINE(0 4 4K)
V10 N001 0 SINE(0 1 1K)
V11 N004 0 SINE(0 3 3K)
R1 0 N003 10Meg
XU1 N011 +V -V N001 N002 N004 N005 N003 N010 N009 N007 N006 +V 0 N008 N012 -V +V N013 N014 ADG5249F
R2 0 N008 10Meg
V3 N007 0 SINE(0 2 4K)
V4 N010 0 SINE(0 4 12K)
V6 N006 0 SINE(0 1 2K)
V9 N009 0 SINE(0 3 6K)
V12 N011 0 PULSE(3.3 0 0 1u 1u 5m 10m)
.tran 20m
.lib ADG.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG5412.asc
V1 +V 0 15
V2 -V 0 -15
V3 N001 0 10
V4 N003 0 pulse(0 5 0 20n 20n 10u 20u)
R1 N002 0 300
C1 N002 0 35p
XU1 N003 N002 N001 -V 0 +V ADG5412
.tran 0.1m
.lib ADG5412.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG918.asc
V1 +V 0 {Vdd}
V2 N001 0 PULSE({Vdd} 0 0 2n 2n 5u 10u)
V3 IN 0 SINE({Vdd/2} 1 10Meg)
XU1 +V N001 0 IN OUT2 MP_01 MP_02 OUT1 ADG918
.tran 30u
.param Vdd=2.75
.lib ADG.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADG919.asc
V1 +V 0 {Vdd}
V2 N001 0 PULSE({Vdd} 0 0 2n 2n 5u 10u)
V3 IN 0 SINE({Vdd/2} 1 10Meg)
XU1 +V N001 0 IN OUT2 MP_01 MP_02 OUT1 ADG919
.tran 30u
.param Vdd=2.75
.lib ADG.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADGS1414D.asc
V1 +V 0 15
V2 -V 0 -15
V3 N001 0 10
V4 N003 0 pulse(0 5 0 20n 20n 10u 20u)
R1 N002 0 300
XU1 N003 N002 N001 -V 0 +V ADGS1414D
C1 N002 0 35p
.tran 0.0001
.lib ADGS1414D.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADHV4702-1.asc
XU1 N002 N001 OUT +V -V 0 +V ADHV4702-1
V1 +V 0 110
V2 -V 0 -110
Vin N002 0 PWL(0 0 100n 5 20u 5 +200n -5 40u -5 +100n 0)
R1 OUT 0 10K
R2 OUT N001 100K
R3 N001 0 5K
.tran 60u
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7154-1.2.asc
V1 IN 0 2.3
C1 OUT 0 10µ
C2 N003 0 1µ
C3 N004 0 1µ
C4 N002 0 1µ
R1 IN N001 100K
Rload OUT 0 12
XU1 N004 OUT N002 0 N003 N003 N001 IN ADM7154_5 Vreg=2.1022 Vref=1.2152
.tran 5m startup
.lib ADM7154_5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7154-1.8.asc
V1 IN 0 2.9
C1 OUT 0 10µ Rser=10m Lser=1n
C2 N003 0 1µ
C3 N004 0 1µ
C4 N002 0 1µ
R1 IN N001 100K
Rload OUT 0 18
XU1 N004 OUT N002 0 N003 N003 N001 IN ADM7154_5 Vreg=2.6022 Vref=1.8154
.tran 5m startup
.lib ADM7154_5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7154-2.5.asc
V1 IN 0 3.4
C1 OUT 0 10µ
C2 N003 0 1µ
C3 N004 0 1µ
C4 N002 0 1µ
R1 IN N001 100K
Rload OUT 0 25
XU1 N004 OUT N002 0 N003 N003 N001 IN ADM7154_5 Vreg=3.2022 Vref=2.5157
.tran 5m startup
.lib ADM7154_5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7154-3.0.asc
V1 IN 0 3.9
C1 OUT 0 10µ
C2 N003 0 1µ
C3 N004 0 1µ
C4 N002 0 1µ
R1 IN N001 100K
Rload OUT 0 30
XU1 N004 OUT N002 0 N003 N003 N001 IN ADM7154_5 Vreg=3.6022 Vref=3.0158
.tran 5m startup
.lib ADM7154_5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7154-3.3.asc
V1 IN 0 3.9
C1 OUT 0 10µ
C2 N003 0 1µ
C3 N004 0 1µ
C4 N002 0 1µ
R1 IN N001 100K
Rload OUT 0 33
XU1 N004 OUT N002 0 N003 N003 N001 IN ADM7154_5 Vreg=3.6022 Vref=3.3160
.tran 5m startup
.lib ADM7154_5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7155-01.asc
V1 IN 0 2.3
C3 OUT 0 10µ
R1 N003 N005 50K
R2 N005 0 100K
C4 N003 0 1µ
C1 N004 0 1µ
C2 N002 0 1µ
R3 IN N001 100K
R5 OUT 0 18
XU1 N004 OUT N002 0 N005 N003 N001 IN ADM7154_5 Vreg=2.1022 Vref=1.2152
.tran 5m startup
.lib ADM7154_5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7155-02.asc
V1 IN 0 2.9
C3 OUT 0 10µ
R1 N003 N005 50K
R2 N005 0 100K
C4 N003 0 1µ
C1 N004 0 1µ Rser=10m Lser=1n
C2 N002 0 1µ
R3 IN N001 100K
R5 OUT 0 18
XU1 N004 OUT N002 0 N005 N003 N001 IN ADM7154_5 Vreg=2.6022 Vref=1.2152
.tran 5m startup
.lib ADM7154_5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7155-03.asc
V1 IN 0 3.4
C3 OUT 0 10µ
R1 N003 N005 110k
R2 N005 0 100K
C4 N003 0 1µ
C1 N004 0 1µ
C2 N002 0 1µ
R3 IN N001 100K
R5 OUT 0 25
XU1 N004 OUT N002 0 N005 N003 N001 IN ADM7154_5 Vreg=3.2022 Vref=1.2152
.tran 5m startup
.lib ADM7154_5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7155-04.asc
V1 IN 0 3.9
C3 OUT 0 10µ
R1 N003 N005 175k
R2 N005 0 100K
C4 N003 0 1µ
C1 N004 0 1µ
C2 N002 0 1µ
R3 IN N001 100K
R5 OUT 0 33
XU1 N004 OUT N002 0 N005 N003 N001 IN ADM7154_5 Vreg=3.6022 Vref=1.2152
.tran 5m startup
.lib ADM7154_5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7160-1.8.asc
V1 IN 0 5
Rload OUT 0 18
XU1 IN 0 IN MP_01 OUT ADM7160-x.x T=800K
C1 OUT 0 1µ
.tran 500u startup
.lib ADM7160-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7160-2.5.asc
V1 IN 0 5
Rload OUT 0 25
XU1 IN 0 IN MP_01 OUT ADM7160-x.x T=1.5Meg
C1 OUT 0 1µ
.tran 500u startup
.lib ADM7160-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7160-3.3.asc
V1 IN 0 5
Rload OUT 0 33
XU1 IN 0 IN MP_01 OUT ADM7160-x.x T=2.3Meg
C1 OUT 0 1µ
.tran 500u startup
.lib ADM7160-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7170-1.3.asc
C2 N001 0 1n
V1 IN 0 2.3
Rload OUT 0 6
C1 OUT 0 4.7µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADM7170 Vref=1.3
.tran 5m startup
.lib ADM7170.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7170-1.8.asc
C2 N001 0 1n
V1 IN 0 2.3
Rload OUT 0 6
C1 OUT 0 4.7µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADM7170 Vref=1.8
.tran 5m startup
.lib ADM7170.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7170-2.5.asc
C2 N001 0 1n
V1 IN 0 3
Rload OUT 0 7.5
C1 OUT 0 4.7µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADM7170 Vref=2.5
.tran 5m startup
.lib ADM7170.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7170-3.0.asc
C2 N001 0 1n
V1 IN 0 3.5
Rload OUT 0 7.5
C1 OUT 0 4.7µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADM7170 Vref=3
.tran 5m startup
.lib ADM7170.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7170-3.3.asc
C2 N001 0 1n
V1 IN 0 3.8
Rload OUT 0 10
C1 OUT 0 4.7µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADM7170 Vref=3.3
.tran 5m startup
.lib ADM7170.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7170-4.2.asc
C2 0 N001 1n
V1 IN 0 4.5
Rload OUT 0 15
C1 OUT 0 4.7µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADM7170 Vref=4.2
.tran 5m startup
.lib ADM7170.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7170-5.0.asc
C2 N001 0 1n
V1 IN 0 5.5
Rload OUT 0 12.5
C1 OUT 0 4.7µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADM7170 Vref=5
.tran 5m startup
.lib ADM7170.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7170.asc
C2 0 N001 1n
V1 IN 0 3.5
Rload OUT 0 15
C1 OUT 0 4.7µ Rser=1.5m
XU1 IN N002 IN N001 OUT 0 ADM7170 Vref=1.2
R1 OUT N002 15K
R2 N002 0 10K
.tran 5m startup
.lib ADM7170.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7171-1.3.asc
C2 N001 0 1n
V1 IN 0 2.3
Rload OUT 0 2
C1 OUT 0 4.7µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADM7171 Vref=1.3
.tran 5m startup
.lib ADM7171.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7171-1.8.asc
C2 N001 0 1n
V1 IN 0 2.3
Rload OUT 0 3
C1 OUT 0 4.7µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADM7171 Vref=1.8
.tran 5m startup
.lib ADM7171.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7171-2.5.asc
C2 N001 0 1n
V1 IN 0 3
Rload OUT 0 4
C1 OUT 0 4.7µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADM7171 Vref=2.5
.tran 5m startup
.lib ADM7171.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7171-3.0.asc
C2 N001 0 1n
V1 IN 0 3.5
Rload OUT 0 5
C1 OUT 0 4.7µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADM7171 Vref=3
.tran 5m startup
.lib ADM7171.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7171-3.3.asc
C2 N001 0 1n
V1 IN 0 3.8
Rload OUT 0 6
C1 OUT 0 4.7µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADM7171 Vref=3.3
.tran 5m startup
.lib ADM7171.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7171-4.2.asc
C2 0 N001 1n
V1 IN 0 4.5
Rload OUT 0 7
C1 OUT 0 4.7µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADM7171 Vref=4.2
.tran 5m startup
.lib ADM7171.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7171-5.0.asc
C2 N001 0 1n
V1 IN 0 5.5
Rload OUT 0 8
C1 OUT 0 4.7µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADM7171 Vref=5
.tran 5m startup
.lib ADM7171.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7171.asc
C2 0 N001 1n
V1 IN 0 3.5
Rload OUT 0 4
C1 OUT 0 4.7µ Rser=1.5m
R1 OUT N002 15K
R2 N002 0 10K
XU1 IN N002 IN N001 OUT 0 ADM7171 Vref=1.2
.tran 5m startup
.lib ADM7171.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7172-1.3.asc
C2 N001 0 1n
V1 IN 0 2.3
Rload OUT 0 1.2
C1 OUT 0 4.7µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADM7172 Vref=1.3
.tran 5m startup
.lib ADM7172.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7172-1.8.asc
C2 N001 0 1n
V1 IN 0 2.3
Rload OUT 0 1.5
C1 OUT 0 4.7µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADM7172 Vref=1.8
.tran 5m startup
.lib ADM7172.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7172-2.5.asc
C2 N001 0 1n
V1 IN 0 3
Rload OUT 0 2
C1 OUT 0 4.7µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADM7172 Vref=2.5
.tran 5m startup
.lib ADM7172.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7172-3.0.asc
C2 N001 0 1n
V1 IN 0 3.5
Rload OUT 0 2.5
C1 OUT 0 4.7µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADM7172 Vref=3
.tran 5m startup
.lib ADM7172.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7172-3.3.asc
C2 N001 0 1n
V1 IN 0 3.8
Rload OUT 0 3
C1 OUT 0 4.7µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADM7172 Vref=3.3
.tran 5m startup
.lib ADM7172.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7172-4.2.asc
C2 0 N001 1n
V1 IN 0 4.5
Rload OUT 0 3.5
C1 OUT 0 4.7µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADM7172 Vref=4.2
.tran 5m startup
.lib ADM7172.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7172-5.0.asc
C2 N001 0 1n
V1 IN 0 5.5
Rload OUT 0 4
C1 OUT 0 4.7µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADM7172 Vref=5
.tran 5m startup
.lib ADM7172.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADM7172.asc
C2 0 N001 1n
V1 IN 0 3.5
Rload OUT 0 2.5
C1 OUT 0 4.7µ Rser=1.5m
R1 OUT N002 15K
R2 N002 0 10K
XU1 IN N002 IN N001 OUT 0 ADM7172 Vref=1.2
.tran 5m startup
.lib ADM7172.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1071-1.asc
L2 N002 OUT 25µ Rser=80m
L1 IN N001 100µ Rser=.28
M§Q1 N001 N003 N004 N004 Si4488DY
R1 N004 0 8m
M§Q3 N002 N005 0 0 Si4480DY
C5 OUT 0 330µ Rser=15m
C8 OUT 0 1µ Rser=1m
V1 IN 0 36
C9 N014 0 22n
R10 N004 N006 1.2K
R11 N011 0 120K
Rload OUT 0 12
C2 0 N007 2.2µ
R2 N013 N012 50K
C3 N012 0 200p
C6 N013 0 10n
R3 OUT N008 8.87K
R5 N008 0 .976K
R6 OUT N009 8.87K
R7 N009 0 .976K
R4 N003 0 100K
XU1 N003 0 N010 0 IN N006 N011 0 N014 N012 N009 N008 OUT N007 0 N005 ADP1071-1
V2 N010 0 8
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1
.tran 4.5m startup
.lib ADP1071-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1071-2.asc
L2 N002 OUT 25µ Rser=80m
L1 IN N001 100µ Rser=.28
M§Q1 N001 N003 N004 N004 Si4488DY
R1 N004 0 8m
C1 0 N010 1µ
M§Q3 N002 N005 0 0 Si4480DY
C5 OUT 0 330µ Rser=15m
C8 OUT 0 1µ Rser=1m
V1 IN 0 36
C9 N014 0 22n
R10 N004 N006 1.2K
R11 N011 0 120K
Rload OUT 0 12
XU1 N003 0 N010 IN IN N006 N011 0 N014 N012 N009 N008 OUT N007 0 N005 ADP1071-2
C2 0 N007 2.2µ
R2 N013 N012 50K
C3 N012 0 200p
C6 N013 0 10n
R3 OUT N008 8.87K
R5 N008 0 .976K
R6 OUT N009 8.87K
R7 N009 0 .976K
R4 N003 0 100K
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1
.tran 4.5m startup
.lib ADP1071-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1074.asc
L2 N005 N001 20µ Rser=80m
L1 N004 IN 80µ Rser=80m
M§Q1 N004 N006 N009 N009 Si4490DY
R1 N009 0 8m
C5 OUT 0 220µ Rser=10m
C8 OUT 0 1µ Rser=1m
V1 IN 0 48
R2 N009 N010 1.2K
Rload OUT 0 12
C2 0 N020 22n
R10 N018 N017 30K
C3 N017 0 200p
C6 N018 0 10n
R8 OUT N014 8.87K
R9 N014 0 .976K
R6 OUT N015 8.87K
R7 N015 0 .976K
R3 N006 0 10K
L3 N001 OUT 4.7µ Rser=5m
M§Q2 N005 N011 0 0 Si4466DY
C4 0 N013 2.2µ
R4 N021 N019 1
C7 N016 0 10n
M§Q3 N001 N002 0 0 Si4466DY
R5 N019 0 120K
C9 N003 N004 22n
M§Q4 N003 N007 0 0 IRFP9240
C1 N007 N008 100n
D1 N007 0 BAT46WJ
C10 N012 0 1µ
XU1 N006 0 N008 0 N012 IN IN N010 N021 0 N016 N019 0 NC_01 0 N017 N014 N015 OUT N013 N020 0 N002 N011 ADP1074
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1
.tran 2.5m startup
.lib ADP1074.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP150-1.8.asc
V1 IN 0 5
Rload OUT 0 18
XU1 IN 0 IN MP_01 OUT ADP150-x.x T=.6Meg
C1 OUT 0 1µ
.tran 500u startup
.lib ADP150-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP150-2.5.asc
V1 IN 0 5
Rload OUT 0 25
XU1 IN 0 IN MP_01 OUT ADP150-x.x T=1.3Meg
C1 OUT 0 1µ
.tran 500u startup
.lib ADP150-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP150-2.6.asc
V1 IN 0 5
Rload OUT 0 26
XU1 IN 0 IN MP_01 OUT ADP150-x.x T=1.4Meg
C1 OUT 0 1µ
.tran 500u startup
.lib ADP150-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP150-2.75.asc
V1 IN 0 5
Rload OUT 0 28
XU1 IN 0 IN MP_01 OUT ADP150-x.x T=1.55Meg
C1 OUT 0 1µ
.tran 500u startup
.lib ADP150-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP150-2.8.asc
V1 IN 0 5
Rload OUT 0 28
C1 OUT 0 1µ
XU1 IN 0 IN MP_01 OUT ADP150-x.x T=1.6Meg
.tran 500u startup
.lib ADP150-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP150-2.85.asc
V1 IN 0 5
Rload OUT 0 12
XU1 IN 0 IN MP_01 OUT ADP150-x.x T=1.65Meg
C1 OUT 0 1µ
.tran 500u startup
.lib ADP150-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP150-3.0.asc
V1 IN 0 5
Rload OUT 0 30
XU1 IN 0 IN MP_01 OUT ADP150-x.x T=1.8Meg
C1 OUT 0 1µ
.tran 500u startup
.lib ADP150-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP150-3.3.asc
V1 IN 0 5
Rload OUT 0 33
XU1 IN 0 IN MP_01 OUT ADP150-x.x T=2.1Meg
C1 OUT 0 1µ
.tran 500u startup
.lib ADP150-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP151-1.1.asc
V1 IN 0 5
Rload OUT 0 11
XU1 IN 0 IN MP_01 OUT ADP151-x.x T=100K
C1 OUT 0 1µ
.tran 500u startup
.lib ADP151-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP151-1.2.asc
V1 IN 0 5
Rload OUT 0 12
XU1 IN 0 IN MP_01 OUT ADP151-x.x T=200K
C1 OUT 0 1µ
.tran 500u startup
.lib ADP151-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP151-1.5.asc
V1 IN 0 5
Rload OUT 0 15
XU1 IN 0 IN MP_01 OUT ADP151-x.x T=500K
C1 OUT 0 1µ
.tran 500u startup
.lib ADP151-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP151-1.8.asc
V1 IN 0 5
Rload OUT 0 18
XU1 IN 0 IN MP_01 OUT ADP151-x.x T=800K
C1 OUT 0 1µ
.tran 500u startup
.lib ADP151-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP151-2.5.asc
V1 IN 0 5
Rload OUT 0 25
XU1 IN 0 IN MP_01 OUT ADP151-x.x T=1.5Meg
C1 OUT 0 1µ
.tran 500u startup
.lib ADP151-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP151-2.6.asc
V1 IN 0 5
Rload OUT 0 26
XU1 IN 0 IN MP_01 OUT ADP151-x.x T=1.6Meg
C1 OUT 0 1µ
.tran 500u startup
.lib ADP151-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP151-2.75.asc
V1 IN 0 5
Rload OUT 0 27
XU1 IN 0 IN MP_01 OUT ADP151-x.x T=1.75Meg
C1 OUT 0 1µ
.tran 500u startup
.lib ADP151-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP151-2.8.asc
V1 IN 0 5
Rload OUT 0 28
XU1 IN 0 IN MP_01 OUT ADP151-x.x T=1.8Meg
C1 OUT 0 1µ
.tran 500u startup
.lib ADP151-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP151-2.85.asc
V1 IN 0 5
Rload OUT 0 28
XU1 IN 0 IN MP_01 OUT ADP151-x.x T=100K
C1 OUT 0 1µ
.tran 500u startup
.lib ADP151-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP151-3.0.asc
V1 IN 0 5
Rload OUT 0 30
XU1 IN 0 IN MP_01 OUT ADP151-x.x T=2Meg
C1 OUT 0 1µ
.tran 500u startup
.lib ADP151-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP151-3.3.asc
V1 IN 0 5
Rload OUT 0 33
XU1 IN 0 IN MP_01 OUT ADP151-x.x T=2.3Meg
C1 OUT 0 1µ
.tran 500u startup
.lib ADP151-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP160-1.2.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 120
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xfd K=833.3u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP160-1.5.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 150
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xfd K=666.7u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP160-1.8.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 180
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xfd K=555.6u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP160-2.1.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 210
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xfd K=476.2u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP160-2.3.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 230
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xfd K=434.8u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP160-2.5.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 250
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xfd K=400u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP160-2.7.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 270
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xfd K=370.4u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP160-2.75.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 275
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xfd K=363.6u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP160-2.8.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 280
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xfd K=357.1u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP160-2.85.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 285
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xfd K=350.9u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP160-3.0.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 300
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xfd K=333.3u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP160-3.3.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 330
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xfd K=303u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP160-4.2.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 420
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xfd K=238.1u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1606.asc
V1 IN 0 0.9
Cout OUT 0 6µ Rser=2m
L1 IN N001 2.2µ Rser=22m
Rload OUT 0 22
XU1 OUT 0 IN MP_01 N001 MP_02 IN MP_03 MP_04 MP_05 0 ADP1606
.tran 1m startup
.lib ADP1606.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1607-001.asc
V1 IN 0 0.9
Cout OUT 0 6µ Rser=2m
L1 IN N001 2.2µ Rser=22m
Rload OUT 0 22
R1 OUT N002 100K
R2 N002 0 60K
XU1 OUT N002 IN MP_01 N001 MP_02 IN MP_03 MP_04 MP_05 0 ADP1607-001
.tran 1.6m startup
.lib ADP1607-001.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1607.asc
V1 IN 0 0.9
Cout OUT 0 6µ Rser=10m
L1 IN N001 2.2µ Rser=22m
Rload OUT 0 22K
XU1 OUT N002 IN MP_01 N001 MP_02 IN MP_03 MP_04 MP_05 0 ADP1607
R1 OUT N002 100K
R2 N002 0 60K
.tran 1.6m startup
.lib ADP1607.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP161.asc
V1 IN 0 5
R1 OUT N002 230K
R2 N002 0 100K
C1 OUT 0 1µ
Rload OUT 0 330
XU1 IN 0 N001 OUT N002 ADP16xad
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1612.asc
R1 N004 N003 20K
C1 N003 0 33n
R3 N002 0 10K
R4 OUT N002 88.7K
V1 IN 0 5
L1 IN N001 15µ Rser=200m
D1 N001 OUT MBRS130L
C2 OUT 0 8.7µ Rser=2m
C3 N004 0 10p
Rload OUT 0 150
XU1 N004 N002 IN 0 N001 IN 0 ADP1613
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 4m startup
.lib ADP1613.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1613.asc
R1 N004 N003 20K
C1 N003 0 33n
R3 N002 0 10K
R4 OUT N002 88.7K
V1 IN 0 5
L1 IN N001 15µ Rser=200m
D1 N001 OUT MBRS130L
C2 OUT 0 8.7µ Rser=2m
C3 N004 0 10p
Rload OUT 0 100
XU1 N004 N002 IN 0 N001 IN 0 ADP1613
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 4m startup
.lib ADP1613.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1614-1.3.asc
R1 N005 N004 12.1K
C1 N004 0 33n
R3 N003 0 10K
R4 OUT N003 71.5K
V1 IN 0 5
L1 IN N001 15µ Rser=200m
C2 OUT 0 35µ Rser=2m
C3 N005 0 10p
Rload OUT 0 20
D1 N001 OUT MBRS340
R2 N002 0 60.4K
XU1 N005 N003 IN 0 N001 IN N002 ADP1614-1.3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 4m startup
.lib ADP1614-1.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1614-650.asc
R1 N005 N004 12.1K
C1 N004 0 33n
R3 N003 0 10K
R4 OUT N003 71.5K
V1 IN 0 5
L1 IN N001 15µ Rser=200m
C2 OUT 0 35µ Rser=2m
C3 N005 0 10p
Rload OUT 0 20
D1 N001 OUT MBRS340
R2 N002 0 60.4K
XU1 N005 N003 IN 0 N001 IN N002 ADP1614-650
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 4m startup
.lib ADP1614-650.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1614.asc
R1 N004 N003 7.87K
C1 N003 0 120n
R3 N002 0 10K
R4 OUT N002 88.7K
V1 IN 0 5
L1 IN N001 6.8µ Rser=173m
C2 OUT 0 30µ Rser=2m
C3 N004 0 10p
Rload OUT 0 30
XU1 N004 N002 IN 0 N001 IN 0 ADP1614
D1 N001 OUT MBRS340
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
.lib ADP1614.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP162-1.2.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 120
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xf K=833.3u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP162-1.8.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 180
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xf K=555.6u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP162-2.1.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 210
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xf K=476.2u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP162-2.3.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 230
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xf K=434.8u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP162-2.8.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 280
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xf K=357.1u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP162-3.0.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 300
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xf K=333.3u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP162-3.1.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 310
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xf K=322.6u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP162-3.3.asc
V1 IN 0 5
C1 OUT 0 1µ
R1 OUT 0 330
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xf K=303u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP162-4.2.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 420
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xf K=238.1u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1621.asc
XU1 N007 IN IN IN N002 N003 N006 N008 MP_01 0 ADP1621
R1 N006 N005 3.65K
C1 N005 0 6.8n
R2 N007 0 34.8K
R3 N008 0 8.45K
R4 OUT N008 75K
R5 N004 0 18m
V1 IN 0 5
L1 IN N001 4.7µ Rser=100m
D1 N001 OUT MBRS130L
C2 OUT 0 4.7µ
R6 N004 N003 953
C3 N006 0 330p
M§Q1 N001 N002 N004 N004 BSC090N03MS
Rload OUT 0 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 4.5m startup
.lib ADP1621.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP163.asc
V1 IN 0 5
R1 OUT N002 230K
R2 N002 0 100K
C1 OUT 0 1µ
Rload OUT 0 330
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT N002 ADP16xa
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP165-1.2.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 120
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xfd K=833.3u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP165-1.8.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 180
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xfd K=555.6u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP165-2.2.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 220
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xfd K=454.5u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP165-2.3.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 230
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xfd K=434.8u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP165-2.85.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 285
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xfd K=350.9u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP165-3.0.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 300
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xfd K=333.3u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP165-3.3.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 330
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xfd K=303.0u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP165-ADJ.asc
V1 IN 0 5
R1 OUT N002 230K
R2 N002 0 100K
C1 OUT 0 1µ
Rload OUT 0 330
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT N002 ADP16xad
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP166-1.2.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 120
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xf K=833.3u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP166-1.8.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 180
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xf K=555.6u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP166-2.2.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 220
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xf K=454.5u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP166-2.3.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 230
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xf K=434.8u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP166-2.85.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 285
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xfd K=350.9u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP166-3.0.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 300
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xf K=333.3u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP166-3.3.asc
V1 IN 0 5
C1 OUT 0 1µ
Rload OUT 0 330
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT ADP16xf K=303.0u
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP166-ADJ.asc
V1 IN 0 5
R1 OUT N002 230K
R2 N002 0 100K
C1 OUT 0 1µ
Rload OUT 0 330
V2 N001 0 PULSE(0 5 100u 50n 50n 2.5m)
XU1 IN 0 N001 OUT N002 ADP16xa
.tran 4m
.lib ADP16x.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1761-0.9.asc
C1 N004 0 1µ
C2 N003 0 10n
V1 IN 0 1.3
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 2
C4 OUT 0 10µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1761 Radj=6K
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1761-0.95.asc
C1 N004 0 1µ
V1 IN 0 1.3
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 2
C4 OUT 0 10µ
C2 N003 0 10n
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1761 Radj=6333.33
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1761-1.0.asc
C1 N004 0 1µ
C2 N003 0 10n
V1 IN 0 1.3
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 2
C4 OUT 0 10µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1761 Radj=6666.67
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1761-1.1.asc
C1 N004 0 1µ
C2 0 N003 10n
V1 IN 0 1.4
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 1.5
C4 OUT 0 10µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1761 Radj=7333.33
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1761-1.2.asc
C1 N004 0 1µ
C2 N003 0 10n
V1 IN 0 1.4
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 1.5
C4 OUT 0 10µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1761 Radj=8K
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1761-1.25.asc
C1 N004 0 1µ
V1 IN 0 1.6
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 2
C4 OUT 0 10µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1761 Radj=8333.33
C2 N003 0 10n
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1761-1.3.asc
C1 N004 0 1µ
V1 IN 0 1.6
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 2
C4 OUT 0 10µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1761 Radj=8666.67
C2 N003 0 10n
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1761-1.5.asc
C1 N004 0 1µ
V1 IN 0 1.8
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 2
C4 OUT 0 10µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1761 Radj=10K
C2 N003 0 10n
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1761.asc
C1 N004 0 1µ
V1 IN 0 1.8
R2 N001 IN 50K
R3 N005 0 10K
C3 N002 0 1µ
R1 OUT 0 2
C4 OUT 0 10µ
C2 N003 0 10n
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1761 Radj=1T
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1762-0.9.asc
C1 N004 0 1µ
C2 N003 0 10n
V1 IN 0 1.1
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 .6
C4 OUT 0 10µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1762 Radj=6K
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1762-0.95.asc
C1 N004 0 1µ
V1 IN 0 1.3
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 1
C4 OUT 0 10µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1762 Radj=6333.33
C2 N003 0 10n
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1762-1.0.asc
C1 N004 0 1µ
V1 IN 0 1.6
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 1
C4 OUT 0 10µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1762 Radj=6666.67
C2 N003 0 10n
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1762-1.1.asc
C1 N004 0 1µ
V1 IN 0 1.6
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 1
C4 OUT 0 10µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1762 Radj=7333.33
C2 N003 0 10n
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1762-1.2.asc
C1 N004 0 1µ
V1 IN 0 1.6
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 2
C4 OUT 0 10µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1762 Radj=8K
C2 N003 0 10n
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1762-1.25.asc
C1 N004 0 1µ
V1 IN 0 1.6
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 1
C4 OUT 0 10µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1762 Radj=8333.33
C2 N003 0 10n
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1762-1.3.asc
C1 N004 0 1µ
V1 IN 0 1.6
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 1
C4 OUT 0 10µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1762 Radj=8666.67
C2 N003 0 10n
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1762-1.5.asc
C1 N004 0 1µ
V1 IN 0 1.8
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 1
C4 OUT 0 10µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1762 Radj=10K
C2 N003 0 10n
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1762.asc
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1762 Radj=1T
C1 N004 0 1µ
V1 IN 0 1.8
R2 N001 IN 50K
R3 N005 0 10K
C3 N002 0 1µ
R1 OUT 0 1
C4 OUT 0 10µ
C2 N003 0 10n
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1763-0.9.asc
C1 N004 0 1µ
V1 IN 0 1.3
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 .6
C4 OUT 0 10µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1763 Radj=6K
C2 N003 0 10n
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1763-0.95.asc
C1 N004 0 1µ
V1 IN 0 1.2
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 .6
C4 OUT 0 10µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1763 Radj=6333.33
C2 N003 0 10n
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1763-1.0.asc
C1 N004 0 1µ
V1 IN 0 1.3
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 .5
C4 OUT 0 10µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1763 Radj=6666.67
C2 N003 0 10n
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1763-1.1.asc
C1 N004 0 1µ
C2 N003 0 10n
V1 IN 0 1.5
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 .6
C4 OUT 0 10µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1763 Radj=7333.33
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1763-1.2.asc
C1 N004 0 1µ
C2 N003 0 10n
V1 IN 0 1.5
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 .6
C4 OUT 0 10µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1763 Radj=8K
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1763-1.25.asc
C1 N004 0 1µ
V1 IN 0 1.6
R2 N001 IN 50K
C3 N002 0 1µ
C4 OUT 0 10µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1763 Radj=8333.33 m=1.5
C2 N003 0 10n
R1 OUT 0 .6
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1763-1.3.asc
C1 N004 0 1µ
V1 IN 0 1.6
R2 N001 IN 50K
C3 N002 0 1µ
C4 OUT 0 10µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1763 Radj=8666.67
C2 N003 0 10n
R1 OUT 0 .8
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1763-1.5.asc
C1 N004 0 1µ
C2 N003 0 10n
V1 IN 0 1.8
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 .8
C4 OUT 0 10µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1763 Radj=10K
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1763.asc
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1763 Radj=1T
C1 N004 0 1µ
V1 IN 0 1.8
R2 N001 IN 50K
R3 0 N005 10K
C3 N002 0 1µ
R1 OUT 0 .6
C4 OUT 0 10µ
C2 N003 0 10n
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1764-0.55.asc
C1 N004 0 1µ
V1 IN 0 1.1
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 .3
C4 OUT 0 10µ
C2 N003 0 10n
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1764 Radj=3678.93
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1764-0.9.asc
C1 N004 0 1µ
V1 IN 0 1.3
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 .6
C4 OUT 0 10µ
C2 N003 0 10n
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1764 Radj=6020.07
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1764-0.95.asc
C1 N004 0 1µ
V1 IN 0 1.2
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 .6
C4 OUT 0 10µ
C2 N003 0 10n
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1764 Radj=6354.52
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1764-1.0.asc
C1 N004 0 1µ
V1 IN 0 1.3
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 .5
C4 OUT 0 10µ
C2 N003 0 10n
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1764 Radj=6688.96
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1764-1.1.asc
C1 N004 0 1µ
C2 N003 0 10n
V1 IN 0 1.5
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 .6
C4 OUT 0 10µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1764 Radj=7357.86
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1764-1.2.asc
C1 N004 0 1µ
C2 N003 0 10n
V1 IN 0 1.5
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 .6
C4 OUT 0 10µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1764 Radj=8026.76
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1764-1.25.asc
C1 N004 0 1µ
V1 IN 0 1.6
R2 N001 IN 50K
C3 N002 0 1µ
C4 OUT 0 10µ
C2 N003 0 10n
R1 OUT 0 .6
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1764 Radj=8361.2
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1764-1.3.asc
C1 N004 0 1µ
V1 IN 0 1.6
R2 N001 IN 50K
C3 N002 0 1µ
C4 OUT 0 10µ
C2 N003 0 10n
R1 OUT 0 .8
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1764 Radj=8695.65
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1764-1.5.asc
C1 N004 0 1µ
C2 N003 0 10n
V1 IN 0 1.8
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 .8
C4 OUT 0 10µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1764 Radj=10033.44
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1764.asc
C1 N004 0 1µ
V1 IN 0 1.8
R2 N001 IN 50K
R3 0 N005 10K
C3 N002 0 1µ
R1 OUT 0 .6
C4 OUT 0 10µ
C2 N003 0 10n
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1764 Radj=1T
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1765-0.55.asc
C1 N004 0 1µ
V1 IN 0 1.1
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 .3
C4 OUT 0 22µ
C2 N003 0 10n
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1765 Radj=3678.93
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1765-0.9.asc
C1 N004 0 1µ
V1 IN 0 1.3
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 .6
C4 OUT 0 22µ
C2 N003 0 10n
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1765 Radj=6020.07
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1765-0.95.asc
C1 N004 0 1µ
V1 IN 0 1.2
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 .6
C4 OUT 0 22µ
C2 N003 0 10n
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1765 Radj=6354.52
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1765-1.0.asc
C1 N004 0 1µ
V1 IN 0 1.3
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 .5
C4 OUT 0 22µ
C2 N003 0 10n
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1765 Radj=6688.96
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1765-1.1.asc
C1 N004 0 1µ
C2 N003 0 10n
V1 IN 0 1.5
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 .6
C4 OUT 0 22µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1765 Radj=7357.86
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1765-1.2.asc
C1 N004 0 1µ
C2 N003 0 10n
V1 IN 0 1.5
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 .6
C4 OUT 0 22µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1765 Radj=8026.76
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1765-1.25.asc
C1 N004 0 1µ
V1 IN 0 1.6
R2 N001 IN 50K
C3 N002 0 1µ
C4 OUT 0 22µ
C2 N003 0 10n
R1 OUT 0 .6
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1765 Radj=8361.2
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1765-1.3.asc
C1 N004 0 1µ
V1 IN 0 1.6
R2 N001 IN 50K
C3 N002 0 1µ
C4 OUT 0 22µ
C2 N003 0 10n
R1 OUT 0 .8
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1765 Radj=8695.65
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1765-1.5.asc
C1 N004 0 1µ
C2 N003 0 10n
V1 IN 0 1.8
R2 N001 IN 50K
C3 N002 0 1µ
R1 OUT 0 .8
C4 OUT 0 22µ
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1765 Radj=10033.44
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1765.asc
C1 N004 0 1µ
V1 IN 0 1.8
R2 N001 IN 50K
R3 0 N005 10K
C3 N002 0 1µ
R1 OUT 0 .6
C4 OUT 0 22µ
C2 N003 0 10n
XU1 N002 IN IN OUT OUT N001 0 N003 N004 N005 ADP1765 Radj=1T
.tran 1m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1850.asc
Rc1 N012 0 29.4K
Cc2 N006 N005 500p
Rc3 OUT1 N009 93.1K
L1 N007 OUT1 2.2µ Rser=5.1m
C1 OUT1 0 178µ Rser=7m
Rload1 OUT1 0 2
M1 N007 N011 0 0 BSZ0901NS
M2 IN N002 N007 N007 BSC080N03MS
R2 N007 N008 2K
C2 N004 N007 100n
Rr1 IN N001 150K
Cc6 N009 N012 150p Rpar=1.91K
V1 IN 0 12
XU1 N006 N012 N010 N007 0 0 N004 IN IN NC_01 N010 N001 N003 N010 N011 N002 N010 N010 N008 MP_02 MP_03 MP_04 N015 MP_05 MP_06 N021 N022 IN N014 NC_07 0 MP_08 MP_09 N019 N023 N017 N013 MP_10 MP_11 N016 MP_12 N010 ADP1850
Rc2 N022 0 29.4K
Cc1 N021 N020 500p
Rc4 OUT2 N018 93.1K
L2 N015 OUT2 1.5µ Rser=5.1m
C3 OUT2 0 178µ Rser=7m
Rload2 OUT2 0 2
M3 N015 N017 0 0 BSZ0901NS
M4 IN N013 N015 N015 BSC080N03MS
R1 N015 N016 2K
C4 N014 N015 100n
Cc5 N018 N022 220p Rpar=1.91K
Rc6 N005 0 133K
Rr2 N023 IN 150K
C5 N010 0 1µ
C6 N019 0 2n
C7 N003 0 2n
Rc5 N020 0 133K
R3 N011 0 22K
R4 N017 0 22K
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 400u startup
.lib ADP1850.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1851.asc
Rc1 N010 0 8.87k
C5 N011 N012 39p
C6 N012 N010 8.2p
Rc3 OUT N009 8.25K
L1 N005 OUT 1µ Rser=5.1m
C1 OUT 0 330µ Rser=7m
Rload OUT 0 0.18
M1 N005 N008 0 0 BSC0902NSI
M2 IN N002 N005 N005 BSC080N03MS
R2 N005 N006 1.5k
C2 N004 N005 100n
Rr IN N001 162K
Cvcc N003 0 1µ
V1 IN 0 12
C3 N007 0 2n
R1 N009 N010 9.53k
C4 N009 N010 150p
R3 N010 N012 267k
XU1 N011 N010 N003 N005 0 0 N004 IN IN NC_01 N003 N001 N007 N008 N002 N003 N006 ADP1851
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran .5m startup
.lib ADP1851.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP1853.asc
Rc1 N012 0 8.78K
Cc1||Rc4 N010 N011 39p
Cc3||Rc5 N011 N012 8.2p Rpar=267k
Rc3 OUT N009 8.25K
L1 N005 OUT 1.5µ Rser=5.1m
C1 OUT 0 330µ Rser=7m
Rload OUT 0 1
M1 N005 N008 0 0 BSC100N03LS
M2 IN N002 N005 N005 BSC080N03MS
R2 N005 N006 2K
C2 N004 N005 100n
Css N007 0 2n
Rr IN N001 162K
C§Rc2||Cc1 N009 N012 150p Rpar=9.53k
Cvcc N003 0 1µ
V1 IN 0 12
XU1 N010 N012 N003 N005 0 0 N004 IN IN NC_01 N003 N001 N007 N003 N008 N002 N005 N003 N006 NC_02 ADP1853
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 400u startup
.lib ADP1853.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2108-1.0.asc
V1 IN 0 5
L1 N001 OUT 1µ
Rload OUT 0 4
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 ADP2108-x.x Rtop=80K
.tran .5m startup
.lib ADP2108-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2108-1.1.asc
V1 IN 0 5
L1 N001 OUT 1µ
Rload OUT 0 4
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 ADP2108-x.x Rtop=96K
.tran .5m startup
.lib ADP2108-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2108-1.2.asc
V1 IN 0 5
L1 N001 OUT 1µ
Rload OUT 0 4
C1 OUT 0 10µ V=4 Irms=8.88 Rser=0.00522854 Lser=0 mfg="KEMET" pn="C0805C106K7PAC" type="X5R"
XU1 IN IN N001 OUT 0 ADP2108-x.x Rtop=112K
.tran .5m startup
.lib ADP2108-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2108-1.3.asc
V1 IN 0 5
L1 N001 OUT 1µ
Rload OUT 0 4
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 ADP2108-x.x Rtop=128K
.tran .5m startup
.lib ADP2108-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2108-1.5.asc
V1 IN 0 5
L1 N001 OUT 1µ
Rload OUT 0 5
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 ADP2108-x.x Rtop=160K
.tran .5m startup
.lib ADP2108-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2108-1.8.asc
V1 IN 0 5
L1 N001 OUT 1µ
Rload OUT 0 5
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 ADP2108-x.x Rtop=208K
.tran .5m startup
.lib ADP2108-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2108-1.82.asc
V1 IN 0 5
L1 N001 OUT 1µ
Rload OUT 0 5
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 ADP2108-x.x Rtop=211.2K
.tran .5m startup
.lib ADP2108-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2108-2.3.asc
V1 IN 0 5
L1 N001 OUT 1µ
Rload OUT 0 5
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 ADP2108-x.x Rtop=288K
.tran .5m startup
.lib ADP2108-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2108-2.5.asc
V1 IN 0 5
L1 N001 OUT 1µ
Rload OUT 0 5
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 ADP2108-x.x Rtop=320K
.tran .5m startup
.lib ADP2108-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2108-3.0.asc
V1 IN 0 5
L1 N001 OUT 1µ
Rload OUT 0 8
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 ADP2108-x.x Rtop=400K
.tran .5m startup
.lib ADP2108-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2108-3.3.asc
V1 IN 0 5
L1 N001 OUT 1µ
Rload OUT 0 10
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 ADP2108-x.x Rtop=448K
.tran .5m startup
.lib ADP2108-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2109-1.0.asc
V1 IN 0 5
L1 N001 OUT 1µ
Rload OUT 0 4
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 ADP2109-x.x Rtop=80K
.tran .5m startup
.lib ADP2109-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2109-1.1.asc
V1 IN 0 5
L1 N001 OUT 1µ
Rload OUT 0 4
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 ADP2109-x.x Rtop=96K
.tran .5m startup
.lib ADP2109-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2109-1.2.asc
V1 IN 0 5
L1 N001 OUT 1µ
Rload OUT 0 4
C1 OUT 0 10µ V=4 Irms=8.88 Rser=0.00522854 Lser=0 mfg="KEMET" pn="C0805C106K7PAC" type="X5R"
XU1 IN IN N001 OUT 0 ADP2109-x.x Rtop=112K
.tran .5m startup
.lib ADP2109-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2109-1.3.asc
V1 IN 0 5
L1 N001 OUT 1µ
Rload OUT 0 4
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 ADP2109-x.x Rtop=128K
.tran .5m startup
.lib ADP2109-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2109-1.5.asc
V1 IN 0 5
L1 N001 OUT 1µ
Rload OUT 0 5
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 ADP2109-x.x Rtop=160K
.tran .5m startup
.lib ADP2109-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2109-1.8.asc
V1 IN 0 5
L1 N001 OUT 1µ
Rload OUT 0 5
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 ADP2109-x.x Rtop=208K
.tran .5m startup
.lib ADP2109-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2109-1.82.asc
V1 IN 0 5
L1 N001 OUT 1µ
Rload OUT 0 5
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 ADP2109-x.x Rtop=211.2K
.tran .5m startup
.lib ADP2109-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2109-2.3.asc
V1 IN 0 5
L1 N001 OUT 1µ
Rload OUT 0 5
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 ADP2109-x.x Rtop=288K
.tran .5m startup
.lib ADP2109-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2109-2.5.asc
V1 IN 0 5
L1 N001 OUT 1µ
Rload OUT 0 5
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 ADP2109-x.x Rtop=320K
.tran .5m startup
.lib ADP2109-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2109-3.0.asc
V1 IN 0 5
L1 N001 OUT 1µ
Rload OUT 0 8
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 ADP2109-x.x Rtop=400K
.tran .5m startup
.lib ADP2109-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2109-3.3.asc
V1 IN 0 5
L1 N001 OUT 1µ
Rload OUT 0 10
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 ADP2109-x.x Rtop=448K
.tran .5m startup
.lib ADP2109-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2118-1.0.asc
L1 N002 OUT 1µ
C1 OUT 0 147µ
R1 OUT N001 100K
V1 IN 0 5
XU1 IN IN IN OUT 0 0 N002 IN IN IN N001 ADP2118-x.x Rtop=400k Rbot=600k Ctop=4p
Rload OUT 0 .33
.tran 2m startup
.lib ADP2118-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2118-1.2.asc
L1 N002 OUT 1µ
C1 OUT 0 100µ
R1 OUT N001 100K
V1 IN 0 5
XU1 IN IN IN OUT 0 0 N002 IN IN IN N001 ADP2118-x.x Rtop=500k Rbot=500k Ctop=4p
Rload OUT 0 .4
.tran 2m startup
.lib ADP2118-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2118-1.5.asc
L1 N002 OUT 1µ
C1 OUT 0 100µ
R1 OUT N001 100K
V1 IN 0 5
XU1 IN IN IN OUT 0 0 N002 IN IN IN N001 ADP2118-x.x Rtop=600k Rbot=400k Ctop=4p
Rload OUT 0 .5
.tran 2m startup
.lib ADP2118-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2118-1.8.asc
L1 N002 OUT 1µ
C1 OUT 0 100µ
R1 OUT N001 100K
V1 IN 0 5
XU1 IN IN IN OUT 0 0 N002 IN IN IN N001 ADP2118-x.x Rtop=666.7k Rbot=333.3k Ctop=4p
Rload OUT 0 .6
.tran 2m startup
.lib ADP2118-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2118-2.5.asc
L1 N002 OUT 1µ
C1 OUT 0 100µ
R1 OUT N001 100K
V1 IN 0 5
XU1 IN IN IN OUT 0 0 N002 IN IN IN N001 ADP2118-x.x Rtop=760k Rbot=240k Ctop=4p
Rload1 OUT 0 .833
.tran 2m startup
.lib ADP2118-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2118-3.3.asc
L1 N002 OUT 1µ
C1 OUT 0 100µ
R1 OUT N001 100K
V1 IN 0 5
XU1 IN IN IN OUT 0 0 N002 IN IN IN N001 ADP2118-x.x Rtop=818.2k Rbot=181.8k Ctop=4p
Rload1 OUT 0 1.1
.tran 2m startup
.lib ADP2118-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2118-ADJ.asc
L1 N002 OUT 1µ
C1 OUT 0 147µ
R1 OUT N001 100K
V1 IN 0 5
R2 OUT N003 13.5K
R3 N003 0 3K
Rload OUT 0 1.1
XU1 IN IN IN N003 0 0 N002 IN IN IN N001 ADP2118-x.x Rtop=10 Rbot=1T Ctop=4p
.tran 2m startup
.lib ADP2118-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2119-1.0.asc
L1 N002 OUT 1µ
C1 OUT 0 22µ
R1 OUT N001 100K
V1 IN 0 5
Rload OUT 0 1
XU1 IN IN N002 0 0 OUT IN N001 IN IN ADP2119-1.0
C2 OUT 0 22µ
.tran 1m
.lib ADP2119-1.0.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2119-1.2.asc
L1 N002 OUT 1.5µ
C1 OUT 0 22µ
R1 OUT N001 100K
V1 IN 0 5
Rload OUT 0 1.2
C2 OUT 0 22µ
XU1 IN IN N002 0 0 OUT IN N001 IN IN ADP2119-1.2
.tran 1m
.lib ADP2119-1.2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2119-1.5.asc
L1 N002 OUT 1.5µ
C1 OUT 0 22µ
R1 OUT N001 100K
V1 IN 0 5
Rload OUT 0 1.5
C2 OUT 0 10µ
XU1 IN IN N002 0 0 OUT IN N001 IN IN ADP2119-1.5
.tran 1m
.lib ADP2119-1.5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2119-1.8.asc
L1 N002 OUT 1.5µ
C1 OUT 0 22µ
R1 OUT N001 100K
V1 IN 0 5
Rload OUT 0 1.8
C2 OUT 0 10µ
XU1 IN IN N002 0 0 OUT IN N001 IN IN ADP2119-1.8
.tran 1m
.lib ADP2119-1.8.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2119-2.5.asc
L1 N002 OUT 1.5µ
C1 OUT 0 22µ
R1 OUT N001 100K
V1 IN 0 5
Rload OUT 0 2.5
XU1 IN IN N002 0 0 OUT IN N001 IN IN ADP2119-2.5
.tran 1m
.lib ADP2119-2.5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2119-3.3.asc
L1 N002 OUT 1.5µ
C1 OUT 0 22µ
R1 OUT N001 100K
V1 IN 0 5
Rload OUT 0 3.3
XU1 IN IN N002 0 0 OUT IN N001 IN IN ADP2119-3.3
.tran 1m
.lib ADP2119-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2119-ADJ.asc
R1 OUT N003 13.5K
L1 N002 OUT 1.5µ
C1 OUT 0 22µ
R2 N003 0 3K
R3 OUT N001 100K
V1 IN 0 5
Rload OUT 0 1.65
XU1 IN IN N002 0 0 N003 IN N001 IN IN ADP2119-ADJ
.tran 1m
.lib ADP2119-ADJ.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2120-1.0.asc
L1 N002 OUT 1.5µ
C1 OUT 0 22µ
R1 OUT N001 100K
V1 IN 0 5
Rload OUT 0 1
XU1 IN IN N002 0 0 OUT IN N001 IN IN ADP2120-1.0
C2 OUT 0 22µ
.tran 1m
.lib ADP2120-1.0.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2120-1.2.asc
L1 N002 OUT 1.5µ
C1 OUT 0 22µ
R1 OUT N001 100K
V1 IN 0 5
Rload OUT 0 1.2
C2 OUT 0 10µ
XU1 IN IN N002 0 0 OUT IN N001 IN IN ADP2120-1.2
.tran 1m
.lib ADP2120-1.2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2120-1.5.asc
L1 N002 OUT 2.2µ
C1 OUT 0 22µ
R1 OUT N001 100K
V1 IN 0 5
Rload OUT 0 1.5
C2 OUT 0 10µ
XU1 IN IN N002 0 0 OUT IN N001 IN IN ADP2120-1.5
.tran 1m
.lib ADP2120-1.5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2120-1.8.asc
L1 N002 OUT 2.2µ
C1 OUT 0 10µ
R1 OUT N001 100K
V1 IN 0 5
Rload OUT 0 1.8
C2 OUT 0 10µ
XU1 IN IN N002 0 0 OUT IN N001 IN IN ADP2120-1.8
.tran 1m
.lib ADP2120-1.8.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2120-2.5.asc
L1 N002 OUT 2.2µ
C1 OUT 0 20µ
R1 OUT N001 100K
V1 IN 0 5
Rload OUT 0 2.5
XU1 IN IN N002 0 0 OUT IN N001 IN IN ADP2120-2.5
.tran 1m
.lib ADP2120-2.5.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2120-3.3.asc
L1 N002 OUT 2.2µ
C1 OUT 0 20µ
R1 OUT N001 100K
V1 IN 0 5
Rload OUT 0 3.3
XU1 IN IN N002 0 0 OUT IN N001 IN IN ADP2120-3.3
.tran 1m
.lib ADP2120-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2120-ADJ.asc
R1 OUT N003 13.5K
L1 N002 OUT 2.2µ
C1 OUT 0 20µ
R2 N003 0 3K
R3 OUT N001 100K
V1 IN 0 5
Rload OUT 0 1.65
XU1 IN IN N002 0 0 N003 IN N001 IN IN ADP2120-ADJ
.tran 1m
.lib ADP2120-ADJ.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2138-0.8.asc
V1 IN 0 4
L1 N001 OUT 1µ Rser=60m
Rload OUT 0 2
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 IN ADP2138-x.x Rtop=48K
.tran .5m startup
.lib ADP2138-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2138-1.0.asc
V1 IN 0 5
L1 N001 OUT 1µ Rser=60m
Rload OUT 0 2
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 IN ADP2138-x.x Rtop=80K
.tran .5m startup
.lib ADP2138-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2138-1.2.asc
V1 IN 0 5
L1 N001 OUT 1µ Rser=60m
Rload OUT 0 3
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 IN ADP2138-x.x Rtop=112K
.tran .5m startup
.lib ADP2138-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2138-1.5.asc
V1 IN 0 5
L1 N001 OUT 1µ Rser=60m
Rload OUT 0 3
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 IN ADP2138-x.x Rtop=160K
.tran .5m startup
.lib ADP2138-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2138-1.8.asc
V1 IN 0 5
L1 N001 OUT 1µ Rser=60m
Rload OUT 0 3
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 IN ADP2138-x.x Rtop=208K
.tran .5m startup
.lib ADP2138-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2138-2.5.asc
V1 IN 0 5
L1 N001 OUT 1µ Rser=60m
Rload OUT 0 5
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 IN ADP2138-x.x Rtop=320K
.tran .5m startup
.lib ADP2138-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2138-2.8.asc
V1 IN 0 5
L1 N001 OUT 1µ Rser=60m
Rload OUT 0 5
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 IN ADP2138-x.x Rtop=368K
.tran .5m startup
.lib ADP2138-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2138-3.0.asc
V1 IN 0 5
L1 N001 OUT 1µ Rser=60m
Rload OUT 0 5
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 IN ADP2138-x.x Rtop=400K
.tran .5m startup
.lib ADP2138-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2138-3.3.asc
V1 IN 0 5
L1 N001 OUT 1µ Rser=60m
Rload OUT 0 5
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 IN ADP2138-x.x Rtop=448K
.tran .5m startup
.lib ADP2138-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2139-0.8.asc
V1 IN 0 4
L1 N001 OUT 1µ Rser=60m
Rload OUT 0 2
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 IN ADP2139-x.x Rtop=48K
.tran .5m startup
.lib ADP2139-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2139-1.0.asc
V1 IN 0 5
L1 N001 OUT 1µ Rser=60m
Rload OUT 0 2
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 IN ADP2139-x.x Rtop=80K
.tran .5m startup
.lib ADP2139-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2139-1.2.asc
V1 IN 0 5
L1 N001 OUT 1µ Rser=60m
Rload OUT 0 3
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 IN ADP2139-x.x Rtop=112K
.tran .5m startup
.lib ADP2139-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2139-1.5.asc
V1 IN 0 5
L1 N001 OUT 1µ Rser=60m
Rload OUT 0 3
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 IN ADP2139-x.x Rtop=160K
.tran .5m startup
.lib ADP2139-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2139-1.8.asc
V1 IN 0 5
L1 N001 OUT 1µ Rser=60m
Rload OUT 0 3
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 IN ADP2139-x.x Rtop=208K
.tran .5m startup
.lib ADP2139-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2139-2.5.asc
V1 IN 0 5
L1 N001 OUT 1µ Rser=60m
Rload OUT 0 5
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 IN ADP2139-x.x Rtop=320K
.tran .5m startup
.lib ADP2139-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2139-2.8.asc
V1 IN 0 5
L1 N001 OUT 1µ Rser=60m
Rload OUT 0 5
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 IN ADP2139-x.x Rtop=368K
.tran .5m startup
.lib ADP2139-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2139-3.0.asc
V1 IN 0 5
L1 N001 OUT 1µ Rser=60m
Rload OUT 0 5
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 IN ADP2139-x.x Rtop=400K
.tran .5m startup
.lib ADP2139-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2139-3.3.asc
V1 IN 0 5
L1 N001 OUT 1µ Rser=60m
Rload OUT 0 5
C1 OUT 0 10µ
XU1 IN IN N001 OUT 0 IN ADP2139-x.x Rtop=448K
.tran .5m startup
.lib ADP2139-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2164-1.0.asc
L1 N002 OUT 1µ Rser=6m
R4 N003 0 45.3K
V1 IN 0 5
Rload OUT 0 .3
R3 OUT N004 100K
R5 IN N001 10
C3 OUT 0 85µ Rser=2m
C1 N001 0 100n
XU1 N001 N003 IN OUT 0 0 N002 IN N001 N001 N004 ADP2164-x.x Rtop=400K Rbot=600K
.tran 2m startup
.lib ADP2164-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2164-1.2.asc
L1 N002 OUT 1µ Rser=6m
R4 N003 0 45.3K
V1 IN 0 5
Rload OUT 0 0.4
R3 OUT N004 100K
R5 IN N001 10
C3 OUT 0 85µ Rser=2m
C1 N001 0 100n
XU1 N001 N003 IN OUT 0 0 N002 IN N001 N001 N004 ADP2164-x.x Rtop=500K Rbot=500K
.tran 2m startup
.lib ADP2164-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2164-1.5.asc
L1 N002 OUT 1µ Rser=6m
R4 N003 0 45.3K
V1 IN 0 5
Rload OUT 0 0.5
R3 OUT N004 100K
R5 IN N001 10
C3 OUT 0 83µ Rser=2m
C1 N001 0 100n
XU1 N001 N003 IN OUT 0 0 N002 IN N001 N001 N004 ADP2164-x.x Rtop=600K Rbot=400K
.tran 2m startup
.lib ADP2164-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2164-1.8.asc
L1 N002 OUT 1µ Rser=6m
R4 N003 0 45.3K
V1 IN 0 5
Rload OUT 0 0.6
R3 OUT N004 100K
R5 IN N001 10
C3 OUT 0 80µ Rser=2m
C1 N001 0 100n
XU1 N001 N003 IN OUT 0 0 N002 IN N001 N001 N004 ADP2164-x.x Rtop=667K Rbot=333K
.tran 2m startup
.lib ADP2164-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2164-2.5.asc
L1 N002 OUT 1µ Rser=6m
R4 N003 0 45.3K
V1 IN 0 5
Rload OUT 0 0.8
R3 OUT N004 100K
R5 IN N001 10
C3 OUT 0 70µ Rser=2m
C1 N001 0 100n
XU1 N001 N003 IN OUT 0 0 N002 IN N001 N001 N004 ADP2164-x.x Rtop=776K Rbot=240K
.tran 2m startup
.lib ADP2164-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2164-3.3.asc
L1 N002 OUT 1µ Rser=6m
R4 N003 0 45.3K
V1 IN 0 5
Rload OUT 0 1
R3 OUT N004 100K
R5 IN N001 10
C3 OUT 0 60µ Rser=2m
C1 N001 0 100n
XU1 N001 N003 IN OUT 0 0 N002 IN N001 N001 N004 ADP2164-x.x Rtop=818K Rbot=182K
.tran 2m startup
.lib ADP2164-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2164.asc
L1 N002 OUT 1µ Rser=6m
R1 OUT N003 10K
R2 N003 0 10K
R4 N004 0 45.3K
V1 IN 0 5
Rload OUT 0 .4
R3 OUT N005 100K
R5 IN N001 10
C3 OUT 0 85µ Rser=2m
C1 N001 0 100n
XU1 N001 N004 IN N003 0 0 N002 IN N001 N001 N005 ADP2164
.tran 2m startup
.lib ADP2164.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2165-1.0.asc
C1 N008 0 2n
L1 N004 OUT .47µ Rser=6m
C2 N003 N004 .1µ
C3 OUT 0 90µ Rser=2m
R1 N005 0 100K
C5 N006 0 820p
R2 N007 N006 27.4K
V1 IN 0 5
R3 OUT N001 100K
C4 N002 0 1µ
C6 N007 0 1p
Rload OUT 0 .2
XU1 N002 N005 N002 OUT 0 0 N004 IN IN IN N001 N008 N007 N003 N002 ADP2165-x.x Rtop=400K Rbot=600K
.tran 1m startup
.lib ADP2165-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2165-1.2.asc
C1 N008 0 2n
L1 N004 OUT .47µ Rser=6m
C2 N003 N004 .1µ
C3 OUT 0 87µ Rser=2m
R1 N005 0 100K
C5 N006 0 820p
R2 N007 N006 27.4K
V1 IN 0 5
R3 OUT N001 100K
C4 N002 0 1µ
C6 N007 0 1p
Rload OUT 0 .24
XU1 N002 N005 N002 OUT 0 0 N004 IN IN IN N001 N008 N007 N003 N002 ADP2165-x.x Rtop=500K Rbot=500K
.tran 1m startup
.lib ADP2165-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2165-1.5.asc
C1 N008 0 2n
L1 N004 OUT 1.5µ Rser=6m
C2 N003 N004 .1µ
C3 OUT 0 84µ Rser=2m
R1 N005 0 100K
C5 N006 0 680p
R2 N007 N006 36K
V1 IN 0 5
R3 OUT N001 100K
C4 N002 0 1µ
C6 N007 0 1p
Rload OUT 0 .3
XU1 N002 N005 N002 OUT 0 0 N004 IN IN IN N001 N008 N007 N003 N002 ADP2165-x.x Rtop=600K Rbot=400K
.tran 1m startup
.lib ADP2165-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2165-1.8.asc
C1 N008 0 2n
L1 N004 OUT 1.5µ Rser=6m
C2 N003 N004 .1µ
C3 OUT 0 80µ Rser=2m
R1 N005 0 100K
C5 N006 0 680p
R2 N007 N006 36K
V1 IN 0 5
R3 OUT N001 100K
C4 N002 0 1µ
C6 N007 0 1p
Rload OUT 0 .36
XU1 N002 N005 N002 OUT 0 0 N004 IN IN IN N001 N008 N007 N003 N002 ADP2165-x.x Rtop=667K Rbot=333K
.tran 1m startup
.lib ADP2165-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2165-2.5.asc
C1 N008 0 2n
L1 N004 OUT 1.5µ Rser=6m
C2 N003 N004 .1µ
C3 OUT 0 70µ Rser=2m
R1 N005 0 100K
C5 N006 0 680p
R2 N007 N006 36K
V1 IN 0 5
R3 OUT N001 100K
C4 N002 0 1µ
C6 N007 0 1p
Rload OUT 0 .5
XU1 N002 N005 N002 OUT 0 0 N004 IN IN IN N001 N008 N007 N003 N002 ADP2165-x.x Rtop=760K Rbot=240K
.tran 1m startup
.lib ADP2165-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2165-3.3.asc
C1 N008 0 2n
L1 N004 OUT 1.5µ Rser=6m
C2 N003 N004 .1µ
C3 OUT 0 60µ Rser=2m
R1 N005 0 100K
C5 N006 0 680p
R2 N007 N006 36K
V1 IN 0 5
R3 OUT N001 100K
C4 N002 0 1µ
C6 N007 0 1p
Rload OUT 0 .66
XU1 N002 N005 N002 OUT 0 0 N004 IN IN IN N001 N008 N007 N003 N002 ADP2165-x.x Rtop=818K Rbot=182K
.tran 1m startup
.lib ADP2165-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2165.asc
C1 N009 0 2n
L1 N004 OUT .47µ Rser=6m
R3 OUT N006 10K
R4 N006 0 10K
C2 N003 N004 .1µ
C3 OUT 0 87µ Rser=2m
R1 N005 0 100K
C5 N007 0 820p
R2 N008 N007 27.4K
V1 IN 0 5
R5 OUT N001 100K
C4 N002 0 1µ
C6 N008 0 1p
Rload OUT 0 .3
XU1 N002 N005 N002 N006 0 0 N004 IN IN IN N001 N009 N008 N003 N002 ADP2165
.tran 1m startup
.lib ADP2165.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2166-1.0.asc
C1 N008 0 2n
L1 N004 OUT .47µ Rser=6m
C2 N003 N004 .1µ
C3 OUT 0 90µ Rser=2m
R1 N005 0 100K
C5 N006 0 820p
R2 N007 N006 27.4K
V1 IN 0 5
R3 OUT N001 100K
C4 N002 0 1µ
C6 N007 0 1p
Rload OUT 0 .2
XU1 N002 N005 N002 OUT 0 0 N004 IN IN IN N001 N008 N007 N003 N002 ADP2166-x.x Rtop=400K Rbot=600K
.tran 1m startup
.lib ADP2166-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2166-1.2.asc
C1 N008 0 2n
L1 N004 OUT .47µ Rser=6m
C2 N003 N004 .1µ
C3 OUT 0 87µ Rser=2m
R1 N005 0 100K
C5 N006 0 820p
R2 N007 N006 27.4K
V1 IN 0 5
R3 OUT N001 100K
C4 N002 0 1µ
C6 N007 0 1p
Rload OUT 0 .24
XU1 N002 N005 N002 OUT 0 0 N004 IN IN IN N001 N008 N007 N003 N002 ADP2166-x.x Rtop=500K Rbot=500K
.tran 1m startup
.lib ADP2166-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2166-1.5.asc
C1 N008 0 2n
L1 N004 OUT 1.5µ Rser=6m
C2 N003 N004 .1µ
C3 OUT 0 84µ Rser=2m
R1 N005 0 100K
C5 N006 0 680p
R2 N007 N006 36K
V1 IN 0 5
R3 OUT N001 100K
C4 N002 0 1µ
C6 N007 0 1p
Rload OUT 0 .3
XU1 N002 N005 N002 OUT 0 0 N004 IN IN IN N001 N008 N007 N003 N002 ADP2166-x.x Rtop=600K Rbot=400K
.tran 1m startup
.lib ADP2166-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2166-1.8.asc
C1 N008 0 2n
L1 N004 OUT 1.5µ Rser=6m
C2 N003 N004 .1µ
C3 OUT 0 80µ Rser=2m
R1 N005 0 100K
C5 N006 0 680p
R2 N007 N006 36K
V1 IN 0 5
R3 OUT N001 100K
C4 N002 0 1µ
C6 N007 0 1p
Rload OUT 0 .36
XU1 N002 N005 N002 OUT 0 0 N004 IN IN IN N001 N008 N007 N003 N002 ADP2166-x.x Rtop=667K Rbot=333K
.tran 1m startup
.lib ADP2166-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2166-2.5.asc
C1 N008 0 2n
L1 N004 OUT 1.5µ Rser=6m
C2 N003 N004 .1µ
C3 OUT 0 70µ Rser=2m
R1 N005 0 100K
C5 N006 0 680p
R2 N007 N006 36K
V1 IN 0 5
R3 OUT N001 100K
C4 N002 0 1µ
C6 N007 0 1p
Rload OUT 0 .5
XU1 N002 N005 N002 OUT 0 0 N004 IN IN IN N001 N008 N007 N003 N002 ADP2166-x.x Rtop=760K Rbot=240K
.tran 1m startup
.lib ADP2166-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2166-3.3.asc
C1 N008 0 2n
L1 N004 OUT 1.5µ Rser=6m
C2 N003 N004 .1µ
C3 OUT 0 60µ Rser=2m
R1 N005 0 100K
C5 N006 0 680p
R2 N007 N006 36K
V1 IN 0 5
R3 OUT N001 100K
C4 N002 0 1µ
C6 N007 0 1p
Rload OUT 0 .66
XU1 N002 N005 N002 OUT 0 0 N004 IN IN IN N001 N008 N007 N003 N002 ADP2166-x.x Rtop=818K Rbot=182K
.tran 1m startup
.lib ADP2166-x.x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2166.asc
C1 N009 0 2n
L1 N004 OUT .47µ Rser=6m
R3 OUT N006 10K
R4 N006 0 10K
C2 N003 N004 .1µ
C3 OUT 0 87µ Rser=2m
R1 N005 0 100K
C5 N007 0 820p
R2 N008 N007 27.4K
V1 IN 0 5
R5 OUT N001 100K
C4 N002 0 1µ
C6 N008 0 1p
Rload OUT 0 .3
XU2 N002 N005 N002 N006 0 0 N004 IN IN IN N001 N009 N008 N003 N002 ADP2166
.tran 1m startup
.lib ADP2166.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2300.asc
V1 IN 0 12
L1 N002 OUT 6.8µ Ipk=1.84 Rser=0.056 Rpar=942 Cpar=0 mfg="Coilcraft" pn="MSS6132-103"
C1 OUT 0 10µ
C2 N001 N002 100n
R1 OUT N003 69.8K
R2 N003 0 13.3K
D1 0 N002 MBRS340
XU1 IN IN N001 N002 N003 0 ADP2300_1 FREQ=0 CSGain=0.25
Rload OUT 0 10
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib ADP2300_1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2301.asc
V1 IN 0 12
L1 N002 OUT 6.8µ Ipk=1.84 Rser=0.056 Rpar=942 Cpar=0 mfg="Coilcraft" pn="MSS6132-103"
C1 OUT 0 10µ
C2 N001 N002 100n
R1 OUT N003 69.8K
R2 N003 0 13.3K
D1 0 N002 MBRS340
XU1 IN IN N001 N002 N003 0 ADP2300_1 FREQ=1 CSGain=0.25
Rload OUT 0 15
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m startup
.lib ADP2300_1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2302.asc
V1 IN 0 12
L1 N002 OUT 6.8µ Ipk=1.84 Rser=0.056 Rpar=942 Cpar=0 mfg="Coilcraft" pn="MSS6132-103"
C1 OUT 0 10µ
C2 N001 N002 100n
R1 OUT N003 69.8K
R2 N003 0 13.3K
D1 0 N002 MBRS340
XU1 IN IN N001 N002 N003 0 NC_01 ADP2302_3 FREQ=0 CSGain=0.12 CL=0.42
Rload OUT 0 20
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3.5m startup
.lib ADP2302_3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2303.asc
V1 IN 0 12
L1 N002 OUT 6.8µ Ipk=1.84 Rser=0.056 Rpar=942 Cpar=0 mfg="Coilcraft" pn="MSS6132-103"
C1 OUT 0 10µ
C2 N001 N002 100n
R1 OUT N003 69.8K
R2 N003 0 13.3K
D1 0 N002 MBRS340
XU1 IN IN N001 N002 N003 0 NC_01 ADP2302_3 FREQ=0 CSGain=0.12 CL=0.66
Rload OUT 0 20
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 3.5m startup
.lib ADP2302_3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2360-3.3.asc
V1 IN 0 5
R1 IN N001 100K
R2 IN N003 22Meg
C1 N004 0 1n
L1 N002 OUT 100µ Rpar=50k
C2 OUT 0 10µ Rser=3m
Rload OUT 0 66
XU1 N001 N003 0 OUT N004 0 N002 IN 0 ADP2360-3.3
.tran 3m startup
.lib ADP2360-3.3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2360-5.0.asc
V1 IN 0 12
R1 IN N001 100K
R2 IN N003 22Meg
C1 N004 0 1.8n
L1 N002 OUT 100µ Rpar=50k
C2 OUT 0 10µ Rser=3m
Rload OUT 0 100
XU1 N001 N003 0 OUT N004 0 N002 IN 0 ADP2360-5.0
.tran 3m startup
.lib ADP2360-5.0.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2360.asc
V1 IN 0 5
R1 IN N001 100K
R2 IN N003 22Meg
C1 N005 0 1n
L1 N002 OUT 100µ Rpar=50k
C2 OUT 0 10µ Rser=3m
R3 OUT N004 357K
R4 N004 0 115K
C3 OUT N004 10p
Rload OUT 0 66
XU1 N001 N003 0 N004 N005 0 N002 IN 0 ADP2360
.tran 3m startup
.lib ADP2360.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2370-1.2.asc
V1 IN 0 12
L1 N002 OUT 10µ Ipk=1.84 Rser=0.056 Rpar=942 Cpar=0 mfg="Coilcraft" pn="MSS6132-103"
C1 OUT 0 10µ
R1 OUT N001 10K
XU1 IN IN IN IN N002 OUT N001 0 ADP2370 IPSM=320m Rt=166.6667k Rb=333.33333k C1=9.6p Rc1=100k R3=5.92k Rshort=100MEG PD=0
Rload OUT 0 10
.tran 500u startup
.lib ADP2370.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2370-1.5.asc
V1 IN 0 12
L1 N002 OUT 10µ Ipk=1.84 Rser=0.056 Rpar=942 Cpar=0 mfg="Coilcraft" pn="MSS6132-103"
C1 OUT 0 10µ
R1 OUT N001 10K
XU1 IN IN IN IN N002 OUT N001 0 ADP2370 IPSM=400m Rt=233333.3 Rb=266666.7 C1=9.6p Rc1=100k R3=5.92k Rshort=100MEG PD=0
Rload OUT 0 20
.tran 500u startup
.lib ADP2370.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2370-1.8.asc
V1 IN 0 12
L1 N002 OUT 10µ Ipk=1.84 Rser=0.056 Rpar=942 Cpar=0 mfg="Coilcraft" pn="MSS6132-103"
C1 OUT 0 10µ
R1 OUT N001 10K
XU1 IN IN IN IN N002 OUT N001 0 ADP2370 IPSM=400m Rt=277777.8 Rb=222222.2 C1=9.6p Rc1=100k R3=5.92k Rshort=100MEG PD=0
Rload OUT 0 20
.tran 500u startup
.lib ADP2370.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2370-2.5.asc
V1 IN 0 12
L1 N002 OUT 10µ Ipk=1.84 Rser=0.056 Rpar=942 Cpar=0 mfg="Coilcraft" pn="MSS6132-103"
C1 OUT 0 10µ
R1 OUT N001 10K
XU1 IN IN IN IN N002 OUT N001 0 ADP2370 IPSM=420m Rt=340000 Rb=160000 C1=1.6p Rc1=300k R3=5.92k Rshort=100MEG PD=0
Rload OUT 0 20
.tran 500u startup
.lib ADP2370.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2370-3.0.asc
V1 IN 0 12
L1 N002 OUT 10µ Ipk=1.84 Rser=0.056 Rpar=942 Cpar=0 mfg="Coilcraft" pn="MSS6132-103"
C1 OUT 0 10µ
R1 OUT N001 10K
XU1 IN IN IN IN N002 OUT N001 0 ADP2370 IPSM=440m Rt=366.6666k Rb=133.3333k C1=1.6p Rc1=300k R3=5.92k Rshort=100MEG PD=0
Rload OUT 0 20
.tran 500u startup
.lib ADP2370.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2370-3.3.asc
V1 IN 0 12
L1 N002 OUT 10µ Ipk=1.84 Rser=0.056 Rpar=942 Cpar=0 mfg="Coilcraft" pn="MSS6132-103"
C1 OUT 0 10µ
R1 OUT N001 10K
XU1 IN IN IN IN N002 OUT N001 0 ADP2370 IPSM=440m Rt=378787.879 Rb=121212.121 C1=1.6p Rc1=300k R3=5.92k Rshort=100MEG PD=0
Rload OUT 0 20
.tran 500u startup
.lib ADP2370.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2370-5.0.asc
V1 IN 0 12
L1 N002 OUT 10µ Ipk=1.84 Rser=0.056 Rpar=942 Cpar=0 mfg="Coilcraft" pn="MSS6132-103"
C1 OUT 0 10µ
R1 OUT N001 10K
XU1 IN IN IN IN N002 OUT N001 0 ADP2370 IPSM=440m Rt=420000 Rb=80000 C1=1.6p Rc1=300k R3=5.92k Rshort=100MEG PD=0
Rload OUT 0 20
.tran 500u startup
.lib ADP2370.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2370-adj.asc
V1 IN 0 12
L1 N002 OUT 10µ Ipk=1.84 Rser=0.056 Rpar=942 Cpar=0 mfg="Coilcraft" pn="MSS6132-103"
C1 OUT 0 10µ
R1 OUT N003 232K
R2 N003 0 44.2K
R3 OUT N001 10K
XU1 IN IN IN IN N002 N003 N001 0 ADP2370 IPSM=400m Rt=100MEG Rb=100MEG C1=1.6p Rc1=100k R3=5.92k Rshort=100m PD=0
Rload OUT 0 20
.tran 500u startup
.lib ADP2370.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2371-1.2.asc
V1 IN 0 12
L1 N002 OUT 10µ Ipk=1.84 Rser=0.056 Rpar=942 Cpar=0 mfg="Coilcraft" pn="MSS6132-103"
C1 OUT 0 10µ
R1 OUT N001 10K
XU1 IN IN IN IN N002 OUT N001 0 ADP2370 IPSM=320m Rt=166666 Rb=333333 C1=9.6p Rc1=100k R3=5.92k Rshort=100MEG PD=1
Rload OUT 0 20
.tran 500u startup
.lib ADP2370.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2371-1.8.asc
V1 IN 0 12
L1 N002 OUT 10µ Ipk=1.84 Rser=0.056 Rpar=942 Cpar=0 mfg="Coilcraft" pn="MSS6132-103"
C1 OUT 0 10µ
R1 OUT N001 10K
XU1 IN IN IN IN N002 OUT N001 0 ADP2370 IPSM=400m Rt=277777.8 Rb=222222.2 C1=9.6p Rc1=100k R3=5.92k Rshort=100MEG PD=1
Rload OUT 0 20
.tran 500u startup
.lib ADP2370.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2371-3.3.asc
V1 IN 0 12
L1 N002 OUT 10µ Ipk=1.84 Rser=0.056 Rpar=942 Cpar=0 mfg="Coilcraft" pn="MSS6132-103"
C1 OUT 0 10µ
R1 OUT N001 10K
XU1 IN IN IN IN N002 OUT N001 0 ADP2370 IPSM=440m Rt=378787.879 Rb=121212.121 C1=1.6p Rc1=300k R3=5.92k Rshort=100MEG PD=1
Rload OUT 0 20
.tran 500u startup
.lib ADP2370.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2371-ADJ.asc
V1 IN 0 12
L1 N002 OUT 10µ Ipk=1.84 Rser=0.056 Rpar=942 Cpar=0 mfg="Coilcraft" pn="MSS6132-103"
C1 OUT 0 10µ
R1 OUT N001 10K
XU1 IN IN IN IN N002 N003 N001 0 ADP2370 IPSM=400m Rt=100MEG Rb=100MEG C1=1.6p Rc1=100k R3=5.92k Rshort=100m PD=1
R2 OUT N003 232K
R3 N003 0 44.2K
Rload OUT 0 20
.tran 500u startup
.lib ADP2370.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2384.asc
C1 N008 0 1n
L1 N004 OUT 3.3µ
R1 OUT N007 64.9K
R2 N007 0 16.2K
C2 N003 N004 .1µ
C3 OUT 0 54µ
R3 N009 0 215K
C4 N005 0 2.7n
R4 N006 N005 7.5K
V1 IN 0 13.2
R5 OUT N001 100K
C5 N002 0 1µ
XU1 N009 IN N004 N006 N007 IN N003 N008 0 NC_01 N001 N002 ADP2384
C6 N006 0 27p
Rload OUT 0 900m
.tran 4m startup
.lib ADP2384.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2386.asc
C1 N008 0 1n
L1 N004 OUT 3.3µ
R1 OUT N007 64.9K
R2 N007 0 16.2K
C2 N003 N004 .1µ
C3 OUT 0 54µ
R3 N009 0 215K
C4 N005 0 2.7n
R4 N006 N005 7.5K
V1 IN 0 13.2
R5 OUT N001 100K
C5 N002 0 1µ
C6 N006 0 27p
XU1 N009 IN N004 N006 N007 IN N003 N008 0 NC_01 N001 N002 ADP2386
Rload OUT 0 900m
.tran 5m startup
.lib ADP2386.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2387.asc
C1 N009 0 1n
L1 N005 OUT 3.3µ
R1 OUT N008 64.9K
R2 N008 0 16.2K
C2 N003 N005 .1µ
C3 OUT 0 54µ
R3 N010 0 215K
C4 N006 0 2.7n
R4 N007 N006 7.5K
V1 IN 0 13.2
R5 OUT N001 100K
C5 N002 0 1µ
C6 N007 0 27p
XU1 N010 IN N005 N007 N008 IN N003 N009 0 N004 N001 N002 ADP2387
R6 N004 0 66.5K
Rload OUT 0 900m
.tran 5m startup
.lib ADP2387.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2389.asc
C1 N010 0 2n
L1 N005 OUT 1µ Rser=2m
R1 OUT N009 20K
R2 N009 0 10K
C2 N003 N005 .1µ
C3 OUT 0 305µ Rser=2m
R3 N011 0 121K
C4 N007 0 1.5n
R4 N008 N007 27K
V1 IN 0 12
R5 OUT N001 100K
C5 N002 0 1µ
C6 N008 0 22p
R6 N004 0 150K
Rload OUT 0 .18
XU1 N011 IN N005 N008 N009 IN N003 N010 0 N006 N001 N002 N004 IN 0 ADP2389
R7 N006 0 59K
.tran 1m startup
.lib ADP2389.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2390.asc
C1 N010 0 2n
L1 N005 OUT 1µ Rser=2m
R1 OUT N009 20K
R2 N009 0 10K
C2 N003 N005 .1µ
C3 OUT 0 305µ Rser=2m
R3 N011 0 121K
C4 N007 0 1.5n
R4 N008 N007 27K
V1 IN 0 12
R5 OUT N001 100K
C5 N002 0 1µ
C6 N008 0 22p
R6 N004 0 150K
Rload OUT 0 .18
R7 N006 0 59K
XU1 N011 IN N005 N008 N009 IN N003 N010 0 N006 N001 N002 N004 IN 0 ADP2390
.tran 1m startup
.lib ADP2390.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2441.asc
L1 N003 OUT 27.3µ Rser=89m
R1 OUT N005 73.2K
R2 N005 0 10K
C2 N001 N003 10n
C4 N009 N008 270p
R4 N008 0 118K
V1 IN 0 24
Rload OUT 0 5
R6 N006 0 182K
R3 N007 N010 50K
R7 IN N002 182K
R8 N002 0 10K
C3 OUT 0 38µ Rser=1m
C1 N007 0 1µ
XU1 N009 N005 N007 N003 0 0 N001 IN N002 N010 N006 N004 ADP2441
.tran 3m startup
.lib ADP2441.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2442.asc
L1 N003 OUT 27.3µ Rser=89m
R1 OUT N004 73.2k
R2 N004 0 10k
C2 N001 N003 10n
C4 N008 N007 270p
R4 N007 0 118k
V1 IN 0 24
Rload OUT 0 5
R6 N005 0 182k
R3 N006 N009 50K
R7 IN N002 182k
R8 N002 0 10K
C3 OUT 0 38µ Rser=1m
C1 N006 0 1µ
XU1 N008 N004 N006 N003 0 0 N001 IN N002 N009 N005 0 ADP2442
.tran 3m startup
.lib ADP2442.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2443.asc
C1 N005 0 5n
L1 N004 OUT 3.3µ
R1 OUT N006 22K
R2 N006 0 3K
C2 N002 N004 .1µ
C4 N010 N009 2.7n
R4 N009 0 20K
V1 IN 0 24
Rload OUT 0 5
XU1 N010 N006 N008 0 N004 MP_01 MP_02 0 MP_03 MP_04 MP_05 MP_06 MP_07 MP_08 N002 IN MP_09 MP_10 MP_11 N003 N011 N007 N001 N005 ADP2443
R6 N007 0 280K
R3 N008 N011 50K
R5 IN N001 1.5Meg
R7 IN N003 75K
R8 N003 0 10K
C3 OUT 0 47µ
C5 N008 0 1µ
.tran 1.5m startup
.lib ADP2443.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2503-2.8.asc
XU1 N001 N002 OUT IN IN 0 OUT NC_01 ADP2503_4 Vout=2.8 Limit=1.2 R2=100k
L1 N001 N002 1.5µ Rser=80m
C1 OUT 0 18µ
V1 IN 0 3.3
Rload OUT 0 10
.tran 400u startup
* PSM and forced PWM modes are modelled\nClock Sync is not modelled
.lib ADP2503_4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2503-3.3.asc
L1 N001 N002 1.5µ Rser=80m
C1 OUT 0 10µ
V1 IN 0 3.3
Rload OUT 0 50
XU1 N001 N002 OUT IN IN 0 OUT NC_01 ADP2503_4 Vout=3.3 Limit=1.2 R2=100k
.tran 400u startup
* PSM and forced PWM modes are modelled\nClock Sync is not modelled
.lib ADP2503_4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2503-3.5.asc
L1 N001 N002 1.5µ Rser=80m
C1 OUT 0 10µ
V1 IN 0 3.3
Rload OUT 0 50
XU1 N001 N002 OUT IN IN 0 OUT NC_01 ADP2503_4 Vout=3.5 Limit=1.2 R2=100k
.tran 400u startup
* PSM and forced PWM modes are modelled\nClock Sync is not modelled
.lib ADP2503_4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2503-4.2.asc
L1 N001 N002 1.5µ Rser=80m
C1 OUT 0 10µ
V1 IN 0 3.3
Rload OUT 0 50
XU1 N001 N002 OUT IN IN 0 OUT NC_01 ADP2503_4 Vout=4.2 Limit=1.2 R2=100k
.tran 400u startup
* PSM and forced PWM modes are modelled\nClock Sync is not modelled
.lib ADP2503_4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2503-4.5.asc
L1 N001 N002 1.5µ Rser=80m
C1 OUT 0 10µ
V1 IN 0 3.3
Rload OUT 0 50
XU1 N001 N002 OUT IN IN 0 OUT NC_01 ADP2503_4 Vout=4.5 Limit=1.2 R2=100k
.tran 400u startup
* PSM and forced PWM modes are modelled\nClock Sync is not modelled
.lib ADP2503_4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2503-5.0.asc
L1 N001 N002 1.5µ Rser=80m
C1 OUT 0 10µ
V1 IN 0 3.3
Rload OUT 0 50
XU1 N001 N002 OUT IN IN 0 OUT NC_01 ADP2503_4 Vout=5.0 Limit=1.2 R2=100k
.tran 400u startup
* PSM and forced PWM modes are modelled\nClock Sync is not modelled
.lib ADP2503_4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2503-ADJ.asc
L1 N001 N002 1.5µ Rser=80m
C1 OUT 0 10µ
V1 IN 0 3.3
Rload OUT 0 50
R1 OUT N003 900K
R2 N003 0 100K
XU1 N001 N002 N003 IN IN 0 OUT NC_01 ADP2503_4 Vout=0.5001 Limit=1.2 R2=1G
.tran 400u startup
* PSM and forced PWM modes are modelled\nClock Sync is not modelled
.lib ADP2503_4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2504-2.8.asc
L1 N001 N002 1.5µ Rser=80m
C1 OUT 0 10µ
V1 IN 0 3.3
Rload OUT 0 50
XU1 N001 N002 OUT IN IN 0 OUT NC_01 ADP2503_4 Vout=2.8 Limit=1.65 R2=100k
.tran 400u startup
* PSM and forced PWM modes are modelled\nClock Sync is not modelled
.lib ADP2503_4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2504-3.3.asc
L1 N001 N002 1.5µ Rser=80m
C1 OUT 0 10µ
V1 IN 0 3.3
Rload OUT 0 50
XU1 N001 N002 OUT IN IN 0 OUT NC_01 ADP2503_4 Vout=3.3 Limit=1.65 R2=100k
.tran 400u startup
* PSM and forced PWM modes are modelled\nClock Sync is not modelled
.lib ADP2503_4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2504-3.5.asc
L1 N001 N002 1.5µ Rser=80m
C1 OUT 0 10µ
V1 IN 0 3.3
Rload OUT 0 50
XU1 N001 N002 OUT IN IN 0 OUT NC_01 ADP2503_4 Vout=3.5 Limit=1.65 R2=100k
.tran 400u startup
* PSM and forced PWM modes are modelled\nClock Sync is not modelled
.lib ADP2503_4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2504-4.2.asc
L1 N001 N002 1.5µ Rser=80m
C1 OUT 0 10µ
V1 IN 0 3.3
Rload OUT 0 50
XU1 N001 N002 OUT IN IN 0 OUT NC_01 ADP2503_4 Vout=4.2 Limit=1.65 R2=100k
.tran 400u startup
* PSM and forced PWM modes are modelled\nClock Sync is not modelled
.lib ADP2503_4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2504-4.5.asc
L1 N001 N002 1.5µ Rser=80m
C1 OUT 0 10µ
V1 IN 0 3.3
Rload OUT 0 50
XU1 N001 N002 OUT IN IN 0 OUT NC_01 ADP2503_4 Vout=4.5 Limit=1.65 R2=100k
.tran 400u startup
* PSM and forced PWM modes are modelled\nClock Sync is not modelled
.lib ADP2503_4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2504-5.0.asc
L1 N001 N002 1.5µ Rser=80m
C1 OUT 0 10µ
V1 IN 0 3.3
Rload OUT 0 50
XU1 N001 N002 OUT IN IN 0 OUT NC_01 ADP2503_4 Vout=5.0 Limit=1.65 R2=100k
.tran 400u startup
* PSM and forced PWM modes are modelled\nClock Sync is not modelled
.lib ADP2503_4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP2504-ADJ.asc
L1 N001 N002 1.5µ Rser=80m
C1 OUT 0 10µ
V1 IN 0 3.3
Rload OUT 0 50
R1 OUT N003 900K
R2 N003 0 100K
XU1 N001 N002 N003 IN IN 0 OUT NC_01 ADP2503_4 Vout=0.5001 Limit=1.65 R2=1G
.tran 400u startup
* PSM and forced PWM modes are modelled\nClock Sync is not modelled
.lib ADP2503_4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP3654.asc
V1 N004 0 5
V2 N001 0 PULSE(0 2 0 1n 1n 5u 10u)
XU1 0 N001 N001 N002 N003 N004 ADP3654
.tran 100u
.lib ADP3654.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5003.asc
C1 OUT1 0 47µ
L1 N001 OUT1 2.2µ Rser=50m
R8 N007 N008 43.2K
Rload1 OUT1 0 1
R3 N008 0 52.3K
R4 N003 N002 1.8K
C3 N002 0 22n
R1 N005 0 180K
C2 OUT2 0 10µ
Rload2 OUT2 0 2
V1 IN 0 10
C4 0 N004 1µ
C6 0 N010 1µ
C7 0 N009 1µ
V2 N006 0 5.5
C5 N003 0 22p
XU1 0 OUT1 IN IN 0 0 N004 OUT1 OUT2 N006 N001 OUT2 0 N009 IN N010 N008 N007 N004 NC_01 N003 N005 ADP5003
.tran 4m startup
.lib ADP5003.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5014_chan1_2.asc
R3 N005 0 2.43K
L1 N001 OUT1 1µ Rser=33m
C2 N004 N005 5.6n
C4 N002 0 100n
C1 OUT1 0 200µ
V1 IN 0 5
Rload1 OUT1 0 250m
R6 N009 0 165K
R7 N008 0 2.43K
L2 N006 OUT2 1µ Rser=33m
C3 N007 N008 5.6n
C5 OUT2 0 200µ
Rload2 OUT2 0 250m
R2 N003 0 48.7K
R1 N002 N003 48.7K
XU1 N009 NC_01 N003 IN N001 OUT1 N004 IN N002 0 0 IN NC_02 NC_03 NC_04 NC_05 N006 N007 OUT2 IN IN N003 ADP5014 RP=49m RN=37m CS=0.06 CL1=6.9 CL2=6.9 PSM=0 timer=1 parallel=0
.tran 500u startup
.softstart .2 ; This option reduces the internal softstart time by 5x.
* This model simulates two channels of ADP5014\nFeatures configured by the CFG1 and CFG2 pins are controlled\nby features of the IC found by Ctrl right click.\n--CL is current limit and and can be set to 6.9 for 4 A,\n  or 3.5 for  2 A.  It is also a good to simulate startup using the minimum values\n --Paralllel should be set to 1 if using channels in parallel, else 0\n--Timer should be set to 1 or 8 depending on the length hiccup required\n--PSM should be 0 for forced PWM and 1 for PSM (low power pulse\n   skip mode) enabled\n--Outputs of the GPIO pin are pinned out seperately for your convenience\n--Enable mode is always manual mode\n--See the datasheet to configure channels for parallelt operation
.lib ADP5014.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5014_chan3_4.asc
R3 N005 0 309
L1 N001 OUT1 2.2µ Rser=47m
C2 N004 N005 12n
C4 N003 0 100n
C1 OUT1 0 22µ
V1 IN 0 5
Rload1 OUT1 0 5
R6 N010 0 165K
R7 N009 0 255
L2 N006 OUT2 2.2µ Rser=20m
C3 N008 N009 22n
C5 OUT2 0 22µ
Rload2 OUT2 0 3.3
R1 OUT1 N002 22.1K
R2 N002 0 34K
R4 OUT2 N007 16.9K
R5 N007 0 64.9K
C6 OUT1 N002 82p
XU1 N010 NC_01 N003 IN N001 N002 N004 IN N003 0 0 IN NC_02 NC_03 NC_04 NC_05 N006 N008 N007 IN IN N003 ADP5014 RP=95m RN=73m CS=0.12 CL1=3.5 CL2=3.5 PSM=0 timer=1 parallel=0
.tran 500u startup
.softstart .2 ; This option reduces the internal softstart time by 5x.
* This model simulates two channels of ADP5014\nFeatures configured by the CFG1 and CFG2 pins are controlled\nby features of the IC found by Ctrl right click.\n--CL is current limit and and can be set to 6.9 for 4 A,\n  or 3.5 for  2 A.  It is also a good to simulate startup using the minimum values\n --Paralllel should be set to 1 if using channels in parallel, else 0\n--Timer should be set to 1 or 8 depending on the length hiccup required\n--PSM should be 0 for forced PWM and 1 for PSM (low power pulse\n   skip mode) enabled\n--Outputs of the GPIO pin are pinned out seperately for your convenience\n--Enable mode is always manual mode\n--See the datasheet to configure channels for parallelt operation
.lib ADP5014.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5050.asc
R1 IN N002 10K
R2 N002 0 10K
C1 N001 N003 0.1µ
C2 OUT 0 8.12µ
L1 N003 OUT 2.2µ
R4 OUT N009 34.8K
R5 N009 0 23.2K
R6 N010 0 22K
C3 N007 0 1µ
R7 N011 0 31.6K
C4 N005 N004 2.2n
R3 N004 0 1.82K
R8 N007 N008 10K
C5 OUT N009 47p
M1 N003 N006 0 0 BSC080N03MS
XU1 N011 N007 N007 N002 IN N001 N003 N006 N009 N005 N008 0 N010 MP_01 N007 ADP505x_chan1_2
Rload OUT 0 2
V1 IN 0 12
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m startup
* SS12 Configuration is correct for channel 1 \nwhen NOT paralleled with channel 2
* Rlim is the resistor generally placed on DL pin to set current limit
.lib ADP505x_chan1_2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5051.asc
R1 IN N002 10K
R2 N002 0 10K
C1 N001 N003 0.1µ
C2 OUT 0 8.12µ
L1 N003 OUT 2.2µ
R4 OUT N009 34.8K
R5 N009 0 23.2K
R6 N010 0 22K
C3 N007 0 1µ
R7 N011 0 31.6K
C4 N005 N004 2.2n
R3 N004 0 1.82K
R8 N007 N008 10K
C5 OUT N009 47p
M1 N003 N006 0 0 BSC080N03MS
XU1 N011 N007 N007 N002 IN N001 N003 N006 N009 N005 N008 0 N010 MP_01 N007 ADP505x_chan1_2
Rload OUT 0 2
V1 IN 0 12
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m startup
* SS12 Configuration is correct for channel 1 \nwhen NOT paralleled with channel 2
* Rlim is the resistor generally placed on DL pin to set current limit
.lib ADP505x_chan1_2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5052.asc
R1 IN N002 10K
R2 N002 0 10K
C1 N001 N003 0.1µ
C2 OUT 0 8.12µ
L1 N003 OUT 2.2µ
R4 OUT N009 34.8K
R5 N009 0 23.2K
R6 N010 0 22K
C3 N007 0 1µ
R7 N011 0 31.6K
C4 N005 N004 2.2n
R3 N004 0 1.82K
R8 N007 N008 10K
C5 OUT N009 47p
M1 N003 N006 0 0 BSC080N03MS
XU1 N011 N007 N007 N002 IN N001 N003 N006 N009 N005 N008 0 N010 MP_01 N007 ADP505x_chan1_2
Rload OUT 0 2
V1 IN 0 12
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m startup
* SS12 Configuration is correct for channel 1 \nwhen NOT paralleled with channel 2
* Rlim is the resistor generally placed on DL pin to set current limit
.lib ADP505x_chan1_2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5053.asc
R1 IN N002 10K
R2 N002 0 10K
C1 N001 N003 0.1µ
C2 OUT 0 8.12µ
L1 N003 OUT 2.2µ
R4 OUT N009 34.8K
R5 N009 0 23.2K
R6 N010 0 22K
C3 N007 0 1µ
R7 N011 0 31.6K
C4 N005 N004 2.2n
R3 N004 0 1.82K
R8 N007 N008 10K
C5 OUT N009 47p
M1 N003 N006 0 0 BSC080N03MS
XU1 N011 N007 N007 N002 IN N001 N003 N006 N009 N005 N008 0 N010 MP_01 N007 ADP505x_chan1_2
Rload OUT 0 2
V1 IN 0 12
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m startup
* SS12 Configuration is correct for channel 1 \nwhen NOT paralleled with channel 2
* Rlim is the resistor generally placed on DL pin to set current limit
.lib ADP505x_chan1_2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5054.asc
R1 IN N002 10K
R2 N002 0 10K
C1 N001 N003 0.1µ
C2 OUT 0 16µ
L1 N003 OUT 2.2µ
R4 OUT N009 34.8K
R5 N009 0 23.2K
R6 N010 0 22K
C3 N007 0 1µ
R7 N011 0 31.6K
C4 N005 N004 2.2n
R3 N004 0 1.82K
R8 N007 N008 10K
C5 OUT N009 47p
M1 N003 N006 0 0 BSC080N03MS
Rload OUT 0 2
XU1 N011 N007 N007 N002 IN N001 N003 N006 N009 N005 N008 0 N010 0 ADP5054_chan1_2
V2 IN 0 12
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m startup
* CFG configuration pin is correct for Channel 1\nwhen NOT paralleled with Channel 2
* Rlim is the resistor generally placed on DL pin to set current limit
.lib ADP5054_chan1_2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5055.asc
L1 N005 OUT1 .8µ Rser=10m
R11 OUT1 N002 100K
R1 OUT1 N008 6.67k
R2 N008 0 10k
C1 OUT1 0 470µ Rser=6m
Rload1 OUT1 0 1
C6 0 N001 4.7µ
R12 N021 0 215K
C2 N004 N005 .1µ
C4 N010 N011 .1µ
L3 N017 OUT3 2.2µ Rser=86m
R5 OUT3 N020 15k
R6 N020 0 10k
C5 OUT3 0 47µ x3 Rser=6m
Rload3 OUT3 0 5
C7 N016 N017 .1µ
R8 N022 0 23.7k
R9 N003 0 402k
C8 N006 0 1.2n
R10 N007 N006 22.6k
R13 N009 0 402k
C10 N018 0 2.7n
R16 N019 N018 40.2k
C9 N012 0 1.2n
R14 N013 N012 22.6k
R15 N015 0 499k
V1 IN 0 13.2
L2 N011 OUT2 .8µ Rser=10m
R3 OUT2 N014 6.67k
R4 N014 0 10k
C3 OUT2 0 470µ Rser=6m
Rload2 OUT2 0 1
XU1 0 N022 N003 N008 N007 N021 IN 0 N001 IN IN N004 N016 0 N017 IN N010 IN N015 N020 N019 N002 IN N013 N014 N009 IN N011 N005 IN ADP5055 Vref1=.6 Vref2=.6 Vref3=.6 FT1=3 FT2=3 FT3=3
.tran 2.5m startup
* Please read the following notes carefully, as the model presents different user interface from\nthe real part does.\n \n(1) All PMBus communication and memory address related functions and pins are not modeled. \n \n(2) Changes to all parameter values during the simulation running will not be in effect, unless the\nsimulation is stopped and restarted. This is different from the operation of the part, which will\n respond to the commanded changes while running. \n \n(3) The sequence control on each channel is not modeled. \n \n(4) The following parameters can be defined, by right-clicking the symbol of ADP5055.If any value \nof these parameters are set beyond the scope discribed in the datasheet, the resulting simulation\noutcomes are not meaningful.\n \nVref1, Vref2 and Vref3: set the reference voltage of channal1, channel2 and channel3 respectively\n \nFT1, FT2 and FT3: set the Fast Enhanced Transient Mode for channal1, channel2 and channel3 respectively \n0 for Fast Enhanced Transient Mode disabled\n1 for 1.5% window with 3x Gm \n2 for 1.5% window with 5x Gm\n3 for 2.5% window with 5x Gm
.lib ADP5055.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5056.asc
L1 N005 OUT1 .8µ Rser=10m
R11 OUT1 N002 100K
R1 OUT1 N008 6.67k
R2 N008 0 10k
C1 OUT1 0 470µ Rser=6m
Rload1 OUT1 0 1
C6 0 N001 4.7µ
R12 N021 0 215K
C2 N004 N005 .1µ
C4 N010 N011 .1µ
L3 N017 OUT3 2.2µ Rser=86m
R5 OUT3 N020 15k
R6 N020 0 10k
C5 OUT3 0 47µ x3 Rser=6m
Rload3 OUT3 0 5
C7 N016 N017 .1µ
R8 N022 0 23.7k
R9 N003 0 402k
C8 N006 0 1.2n
R10 N007 N006 22.6k
R13 N009 0 402k
C10 N018 0 2.7n
R16 N019 N018 40.2k
C9 N012 0 1.2n
R14 N013 N012 22.6k
R15 N015 0 499k
V1 IN 0 13.2
L2 N011 OUT2 .8µ Rser=10m
R3 OUT2 N014 6.67k
R4 N014 0 10k
C3 OUT2 0 470µ Rser=6m
Rload2 OUT2 0 1
XU1 0 N022 N003 N008 N007 N021 IN 0 N001 IN IN N004 N016 0 N017 IN N010 IN N015 N020 N019 N002 IN N013 N014 N009 IN N011 N005 IN ADP5056
.tran 2.5m startup
* Note: The sequence control on each channel is not modeled.
.lib ADP5056.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5070.asc
R2 N003 0 15.8K
R1 OUT1 N003 115K
R6 N011 0 50K
C5 N010 N011 2n
L1 N001 N002 6.8µ
D1 N002 OUT1 MBRS140
C1 OUT1 0 5µ
Rload1 OUT1 0 200
C4 N009 0 1µ
C6 N007 0 1µ
V1 IN 0 5
R5 N008 N009 15.8K
R4 OUT2 N008 115K
L2 N006 0 6.8µ
D2 OUT2 N006 MBRS140
C3 OUT2 0 5µ
Rload2 OUT2 0 200
R3 N005 0 50K
C2 N004 N005 2n
XU1 0 IN N010 IN N002 IN N004 N003 NC_01 0 N007 NC_02 N008 0 N001 IN IN N009 N006 ADP5070_1 CL1=1.1 CS1=151.83m Ron1=175m CL2=0.6 CS2=151.83m Ron2=350m IQ=3.5m SS=1 CL_INBK1=1 CL_INBK2=2
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 4.5m startup
.lib ADP5070_1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5071.asc
R2 N003 0 15.8K
R1 OUT1 N003 115K
R6 N011 0 50K
C5 N010 N011 2n
L1 N001 N002 6.8µ
D1 N002 OUT1 MBRS140
C1 OUT1 0 5µ
Rload1 OUT1 0 200
C4 N009 0 1µ
C6 N007 0 1µ
V1 IN 0 5
R5 N008 N009 15.8K
R4 OUT2 N008 115K
L2 N006 0 6.8µ
D2 OUT2 N006 MBRS140
C3 OUT2 0 5µ
Rload2 OUT2 0 200
R3 N005 0 50K
C2 N004 N005 2n
XU1 0 IN N010 IN N002 IN N004 N003 NC_01 0 N007 NC_02 N008 0 N001 IN IN N009 N006 ADP5070_1 CL1=2.2 CS1=80m Ron1=175m CL2=1.32 CS2=80m Ron2=350m IQ=3.5m SS=1 CL_INBK1=2 CL_INBK2=3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 4.5m startup
.lib ADP5070_1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5072.asc
R2 N002 0 4.75k
R1 OUT1 N002 66.5k
R6 N010 0 50k
C5 N009 N010 2n
L1 IN N001 6.8µ
D1 N001 OUT1 MBRS140
C1 OUT1 0 5µ
Rload1 OUT1 0 200
C4 N008 0 1µ
V1 IN 0 5
R5 N007 N008 15.8k
R4 OUT2 N007 115k
L2 N005 0 6.8µ
D2 OUT2 N005 MBRS140
C3 OUT2 0 5µ
Rload2 OUT2 0 200
R3 N004 0 50k
C2 N003 N004 2n
XU1 NC_01 IN N009 IN N001 MP_02 N003 N002 NC_03 0 MP_04 N006 N007 0 MP_05 IN IN N008 N005 ADP5072 CL1=1.1 CS1=151.83m Ron1=175m CL2=0.6 CS2=151.83m Ron2=350m SS=1
R7 N006 0 268k
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 4.5m startup
.lib ADP5072.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5073.asc
R1 N004 N005 15.8K
R2 OUT N004 115K
R4 N003 N002 50K
C1 N002 0 2n
R3 N006 N007 10K
L1 N001 0 4.7µ
D1 OUT N001 MBRS140
C2 OUT 0 12µ
Rload OUT 0 200
C3 0 N006 1µ
C4 0 N005 1µ
V1 IN 0 5
C5 N003 0 15p
XU1 0 IN N005 IN N001 IN N003 N004 NC_01 0 N006 NC_02 N007 ADP5073_4 CL=1.375 CS=151.83m Ron=220m IQ=2.5m
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 4.5m startup
.lib ADP5073_4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5074.asc
R1 N004 N005 15.8K
R2 OUT N004 115K
R3 N006 N007 10K
L1 N001 0 4.7µ
D1 OUT N001 MBRS140
C2 OUT 0 12µ
Rload OUT 0 200
C3 0 N006 1µ
C4 0 N005 1µ
V1 IN 0 5
R4 N003 N002 50K
C1 N002 0 2n
C5 N003 0 15p
XU1 0 IN N005 IN N001 IN N003 N004 NC_01 0 N006 NC_02 N007 ADP5073_4 CL=2.75 CS=80m Ron=220m IQ=2.5m
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 4.5m startup
.lib ADP5073_4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5075.asc
R1 N004 N005 15.8K
R2 OUT N004 115K
L1 N001 0 4.7µ
D1 OUT N001 MBRS140
C2 OUT 0 12µ
Rload OUT 0 200
C3 0 N006 1µ
C4 0 N005 1µ
V1 IN 0 5
R3 N003 N002 50K
C1 N002 0 2n
C5 N003 0 15p
XU1 0 IN N005 IN N001 IN N003 N004 NC_01 0 N006 NC_02 ADP5075 CL=880m CS=153.85m Ron=330m IQ=1.8m
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 4.5m startup
.lib ADP5075.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5138-1.asc
V1 IN 0 4.5
L1 N002 OUT1 1µ Rser=86m
C1 OUT1 0 10µ Rser=6m
Rload1 OUT1 0 13.2
L2 N003 OUT2 1µ Rser=86m
R3 OUT2 N004 1.62K
R4 N004 0 6.49K
C2 OUT2 0 10µ Rser=6m
Rload2 OUT2 0 2
L3 N005 OUT3 1µ Rser=86m
R5 OUT3 N006 5.36K
R6 N006 0 9.53K
C3 OUT3 0 10µ Rser=6m
Rload3 OUT3 0 2
C5 OUT5 0 1µ Rser=2m
Rload5 OUT5 0 9
R7 OUT1 N001 100K
L4 N007 OUT4 1µ Rser=86m
C4 OUT4 0 10µ Rser=6m
Rload4 OUT4 0 2
XU1 IN N002 0 0 N003 IN N004 IN N001 OUT1 N008 OUT5 IN IN N006 IN N005 0 0 N007 IN OUT4 IN 0 0 IN IN OUT1 ADP5138-1
R1 OUT5 N008 18.7K
R2 N008 0 15K
.tran 1.4m startup
.lib ADP5138-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5138-2.asc
V1 IN 0 4.5
L1 N002 OUT1 1µ Rser=86m
L2 N004 OUT2 1µ Rser=86m
R3 OUT2 N005 1.62k
R4 N005 0 6.49k
Rload2 OUT2 0 2
L3 N006 OUT3 1µ Rser=86m
R5 OUT3 N007 5.36k
R6 N007 0 9.53k
Rload3 OUT3 0 2
R9 OUT5 N010 18.7k
R10 N010 0 15k
C5 OUT5 0 1µ Rser=2m
Rload5 OUT5 0 9
R11 OUT1 N001 100K
L4 N008 OUT4 1µ Rser=86m
XU1 IN N002 0 0 N004 IN N005 IN N001 OUT1 N010 OUT5 IN IN N007 IN N006 0 0 N008 IN N009 IN 0 0 IN IN N003 ADP5138-2
R1 OUT1 N003 35.7k
R2 N003 0 11.5k
C1 OUT1 0 10µ Rser=6m
Rload1 OUT1 0 13.2
R7 OUT4 N009 19.6k
R8 N009 0 28.7k
C2 OUT2 0 10µ Rser=6m
Rload4 OUT4 0 2
C3 OUT3 0 10µ Rser=6m
C4 OUT4 0 10µ Rser=6m
.tran 1.4m startup
.lib ADP5138-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5300-1.asc
L1 N002 OUT 2.2µ Rser=80m
C1 OUT 0 10µ
R2 N003 0 19.6K
R1 OUT N001 1Meg
V1 IN 0 5
Rload OUT 0 36
XU1 IN IN 0 N003 OUT N001 0 0 N002 0 ADP5300-1 OVO=0 OD=0
.tran 1m startup
.lib ADP5300-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5300-2.asc
L1 N002 OUT 2.2µ Rser=80m
C1 OUT 0 10µ
R2 N003 0 19.6K
R1 OUT N001 1Meg
V1 IN 0 5
Rload OUT 0 36
XU1 IN IN 0 N003 OUT N001 0 0 N002 0 ADP5300-1 OVO=0 OD=1
.tran .6m startup
.lib ADP5300-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5300-3.asc
L1 N002 OUT 2.2µ Rser=80m
C1 OUT 0 10µ
R2 N003 0 19.6K
R1 OUT N001 1Meg
V1 IN 0 5
Rload OUT 0 40
XU1 IN IN 0 N003 OUT N001 0 0 N002 0 ADP5300-1 OVO=1 OD=1
.tran .6m startup
.lib ADP5300-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5300-4.asc
L1 N002 OUT 2.2µ Rser=80m
C1 OUT 0 10µ
R1 OUT N001 1Meg
V1 IN 0 5
Rload OUT 0 80
XU1 IN IN IN IN OUT N001 0 0 N002 0 ADP5300-4
.tran 3.5m startup
.lib ADP5300-4.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5301-1.asc
L1 N002 OUT 2.2µ Rser=80m
C1 OUT 0 10µ
R1 OUT N001 1Meg
V1 IN 0 5
Rload OUT 0 80
XU1 IN IN 0 0 OUT N001 0 0 N002 ADP5301 OVO=0 OD=0
.tran .6m startup
.lib ADP5301.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5301-2.asc
L1 N002 OUT 2.2µ Rser=80m
C1 OUT 0 10µ
R1 OUT N001 1Meg
V1 IN 0 5
Rload OUT 0 80
XU1 IN IN 0 0 OUT N001 0 0 N002 ADP5301 OVO=1 OD=1
.tran .6m startup
.lib ADP5301.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5301-3.asc
L1 N002 OUT 2.2µ Rser=80m
C1 OUT 0 10µ
R1 OUT N001 1Meg
V1 IN 0 5
Rload OUT 0 80
XU1 IN IN 0 0 OUT N001 0 0 N002 ADP5301 OVO=1 OD=1
.tran .6m startup
.lib ADP5301.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5302-1.asc
L1 N002 OUT 2.2µ Rser=80m
C1 OUT 0 10µ
R2 N003 0 19.6K
R1 OUT N001 1Meg
V1 IN 0 5
Rload OUT 0 36
XU1 IN IN 0 N003 OUT N001 0 0 N002 0 ADP5302 OD=0
.tran .6m startup
.lib ADP5302.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5302-2.asc
L1 N002 OUT 2.2µ Rser=80m
C1 OUT 0 10µ
R2 N003 0 19.6K
R1 OUT N001 1Meg
V1 IN 0 5
Rload OUT 0 36
XU1 IN IN 0 N003 OUT N001 0 0 N002 0 ADP5302 OD=1
.tran .6m startup
.lib ADP5302.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5303-1.asc
L1 N002 OUT 2.2µ Rser=80m
C1 OUT 0 10µ
V1 IN 0 5
Rload OUT 0 80
XU1 IN IN 0 0 OUT N001 0 0 N002 ADP5303-1 OD=0
R1 OUT N001 1Meg
.tran .6m startup
.lib ADP5303-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5303-2.asc
L1 N002 OUT 2.2µ Rser=80m
C1 OUT 0 10µ
R1 OUT N001 1Meg
V1 IN 0 5
Rload OUT 0 80
XU1 IN IN 0 0 OUT N001 0 0 N002 ADP5303-1 OD=1
.tran .6m startup
.lib ADP5303-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5303-3.asc
L1 N002 OUT 2.2µ Rser=80m
C1 OUT 0 10µ
R1 OUT N001 1Meg
V1 IN 0 5
Rload OUT 0 80
XU1 IN IN 0 0 OUT N001 0 0 N002 ADP5303-3
.tran 3.5m startup
.lib ADP5303-3.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5304-1.asc
L1 N002 OUT 2.2µ Rser=80m
C1 OUT 0 10µ
R1 OUT N001 1Meg
V1 IN 0 5
Rload OUT 0 80
XU1 IN IN 0 0 OUT N001 0 0 N002 ADP5304-1
.tran .6m startup
.lib ADP5304-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP5304-2.asc
L1 N002 OUT 2.2µ Rser=80m
C1 OUT 0 10µ
R1 OUT N001 1Meg
V1 IN 0 5
Rload OUT 0 80
XU1 IN IN 0 0 OUT N001 0 0 N002 ADP5304-2
.tran .6m startup
.lib ADP5304-2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7102-1.5.asc
V1 IN 0 3.3
Rload OUT 0 10
C1 OUT 0 2.2µ Rser=1.5m
R1 OUT N001 100k
XU1 IN OUT IN N001 OUT 0 ADP7102 Vref=1.5
.tran 3m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7102-1.8.asc
V1 IN 0 3.3
Rload OUT 0 10
C1 OUT 0 2.2µ Rser=1.5m
R1 OUT N001 100k
XU1 IN OUT IN N001 OUT 0 ADP7102 Vref=1.8
.tran 3m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7102-2.5.asc
V1 IN 0 3.5
Rload OUT 0 12
C1 OUT 0 2.2µ Rser=1.5m
R1 OUT N001 100k
XU1 IN OUT IN N001 OUT 0 ADP7102 Vref=2.5
.tran 3m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7102-3.0.asc
V1 IN 0 4
C1 OUT 0 2.2µ Rser=1.5m
Rload OUT 0 15
R1 OUT N001 100k
XU1 IN OUT IN N001 OUT 0 ADP7102 Vref=3
.tran 3m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7102-3.3.asc
V1 IN 0 4.3
C1 OUT 0 2.2µ Rser=1.5m
Rload OUT 0 16
R1 OUT N001 100k
XU1 IN OUT IN N001 OUT 0 ADP7102 Vref=3.3
.tran 3m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7102-5.0.asc
V1 IN 0 6
C1 OUT 0 2.2µ Rser=1.5m
Rload OUT 0 25
R1 OUT N001 100k
XU1 IN OUT IN N001 OUT 0 ADP7102 Vref=5
.tran 3m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7102-9.0.asc
V1 IN 0 10
C1 OUT 0 2.2µ Rser=1.5m
Rload OUT 0 50
R1 OUT N001 100k
XU1 IN OUT IN N001 OUT 0 ADP7102 Vref=9
.tran 3m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7102.asc
V1 IN 0 4.3
Rload OUT 0 16.5
C1 OUT 0 2.2µ Rser=3m
R1 OUT N002 17.4k
R2 N002 0 10K
R3 OUT N001 100k
XU1 IN N002 IN N001 OUT 0 ADP7102 Vref=1.22
.tran 3m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7104-1.5.asc
V1 IN 0 3.3
Rload OUT 0 5
C1 OUT 0 2.2µ Rser=1.5m
R1 OUT N001 100k
XU1 IN OUT IN N001 OUT 0 ADP7104 Vref=1.5
.tran 3m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7104-1.8.asc
V1 IN 0 3.3
Rload OUT 0 6
C1 OUT 0 2.2µ Rser=1.5m
R1 OUT N001 100K
XU1 IN OUT IN N001 OUT 0 ADP7104 Vref=1.8
.tran 3m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7104-2.5.asc
V1 IN 0 3.5
Rload OUT 0 7
C1 OUT 0 2.2µ Rser=1.5m
R1 OUT N001 100k
XU1 IN OUT IN N001 OUT 0 ADP7104 Vref=2.5
.tran 3m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7104-3.0.asc
V1 IN 0 4
C1 OUT 0 2.2µ Rser=1.5m
Rload OUT 0 10
R1 OUT N001 100k
XU1 IN OUT IN N001 OUT 0 ADP7104 Vref=3
.tran 3m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7104-3.3.asc
V1 IN 0 4.3
C1 OUT 0 2.2µ Rser=1.5m
Rload OUT 0 10
R1 OUT N001 100k
XU1 IN OUT IN N001 OUT 0 ADP7104 Vref=3.3
.tran 3m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7104-5.0.asc
V1 IN 0 6
C1 OUT 0 2.2µ Rser=1.5m
Rload OUT 0 15
R1 OUT N001 100k
XU1 IN OUT IN N001 OUT 0 ADP7104 Vref=5
.tran 3m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7104-9.0.asc
V1 IN 0 10
C1 OUT 0 2.2µ Rser=1.5m
Rload OUT 0 30
R1 OUT N001 100k
XU1 IN OUT IN N001 OUT 0 ADP7104 Vref=9
.tran 3m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7104.asc
V1 IN 0 4.3
Rload OUT 0 12
C1 OUT 0 2.2µ Rser=3m
R1 OUT N002 17.4k
R2 N002 0 10K
R3 OUT N001 100k
XU1 IN N002 IN N001 OUT 0 ADP7104 Vref=1.22
.tran 3m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7105-1.8.asc
C2 N002 0 2.7n
V1 IN 0 3.3
Rload OUT 0 10
C1 OUT 0 2.2µ Rser=1.5m
XU1 IN OUT IN N002 OUT 0 N001 ADP7105 Vref=1.8
R1 OUT N001 100k
.tran 6m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7105-3.3.asc
C2 N002 0 2.7n
V1 IN 0 4.3
C1 OUT 0 2.2µ Rser=1.5m
Rload OUT 0 11
XU1 IN OUT IN N002 OUT 0 N001 ADP7105 Vref=3.3
R1 OUT N001 100k
.tran 6m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7105-5.0.asc
C2 N002 0 2.7n
V1 IN 0 6
C1 OUT 0 2.2µ Rser=1.5m
Rload OUT 0 15
R1 OUT N001 100k
XU1 IN OUT IN N002 OUT 0 N001 ADP7105 Vref=5
.tran 6m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7105.asc
C2 N002 0 2.7n
V1 IN 0 4.3
Rload OUT 0 11
C1 OUT 0 2.2µ Rser=3m
R1 OUT N003 17.4k
R2 N003 0 10K
XU1 IN N003 IN N002 OUT 0 N001 ADP7105 Vref=1.22
R3 OUT N001 100k
.tran 6m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7112-1.8.asc
C2 N001 0 4.7n
V1 IN 0 2.7
Rload OUT 0 10
C1 OUT 0 2.2µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADP7118 Vref=1.8
.tran 6m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7112-2.5.asc
C2 N001 0 4.7n
V1 IN 0 3.5
Rload OUT 0 20
C1 OUT 0 2.2µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADP7118 Vref=2.5
.tran 6m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7112-3.3.asc
C2 N001 0 4.7n
V1 IN 0 4.3
C1 OUT 0 2.2µ Rser=1.5m
Rload OUT 0 22
XU1 IN OUT IN N001 OUT 0 ADP7118 Vref=3.3
.tran 6m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7112-5.0.asc
C2 N001 0 4.7n
V1 IN 0 6
Rload OUT 0 30
C1 OUT 0 2.2µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADP7118 Vref=5
.tran 6m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7112.asc
C2 N001 0 4.7n
V1 IN 0 4.3
Rload OUT 0 22
C1 OUT 0 2.2µ Rser=3m
R1 OUT N002 17.4k
R2 N002 0 10K
XU1 IN N002 IN N001 OUT 0 ADP7118 Vref=1.2
.tran 6m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7118-1.8.asc
C2 N001 0 4.7n
V1 IN 0 2.8
Rload OUT 0 10
C1 OUT 0 2.2µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADP7118 Vref=1.8
.tran 6m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7118-2.5.asc
C2 N001 0 4.7n
V1 IN 0 3.5
Rload OUT 0 20
C1 OUT 0 2.2µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADP7118 Vref=2.5
.tran 6m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7118-3.3.asc
C2 N001 0 4.7n
V1 IN 0 4.3
C1 OUT 0 2.2µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADP7118 Vref=3.3
Rload OUT 0 22
.tran 6m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7118-4.5.asc
C2 N001 0 4.7n
V1 IN 0 5.5
Rload OUT 0 30
C1 OUT 0 2.2µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADP7118 Vref=4.5
.tran 6m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7118-5.0.asc
C2 N001 0 4.7n
V1 IN 0 6
Rload OUT 0 30
C1 OUT 0 2.2µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADP7118 Vref=5
.tran 6m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7118.asc
C2 N001 0 4.7n
V1 IN 0 4.3
Rload OUT 0 22
C1 OUT 0 2.2µ Rser=3m
R1 OUT N002 17.4k
R2 N002 0 10K
XU1 IN N002 IN N001 OUT 0 ADP7118 Vref=1.2
.tran 6m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7142-1.8.asc
C2 N001 0 4.7n
V1 IN 0 2.8
Rload OUT 0 10
C1 OUT 0 2.2µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADP7118 Vref=1.8
.tran 6m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7142-2.5.asc
C2 N001 0 4.7n
V1 IN 0 3.5
Rload OUT 0 20
C1 OUT 0 2.2µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADP7118 Vref=2.5
.tran 6m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7142-3.3.asc
C2 N001 0 4.7n
V1 IN 0 4.3
C1 OUT 0 2.2µ Rser=1.5m
Rload OUT 0 22
XU1 IN OUT IN N001 OUT 0 ADP7118 Vref=3.3
.tran 6m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7142-5.0.asc
C2 N001 0 4.7n
V1 IN 0 6
Rload OUT 0 30
C1 OUT 0 2.2µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADP7118 Vref=5
.tran 6m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7142.asc
C2 N001 0 4.7n
V1 IN 0 4.3
Rload OUT 0 22
C1 OUT 0 2.2µ Rser=3m
R1 OUT N002 17.4k
R2 N002 0 10K
XU1 IN N002 IN N001 OUT 0 ADP7118 Vref=1.2
.tran 6m startup
.lib ADP7102.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7158-1.2.asc
V1 IN 0 2.4
C1 OUT 0 10µ Rser=10m Lser=1n
C2 N003 0 1µ
C3 N004 0 1µ Rser=10m Lser=1n
C4 N002 0 1µ
R1 IN N001 100K
XU1 OUT MP_01 OUT N002 N001 N003 N003 N004 IN 0 ADP7158_9 Vreg=2.111 Vref=1.216
Rload OUT 0 1.2
.tran 5m startup
.lib ADP7158_9.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7158-1.8.asc
V1 IN 0 2.4
C1 OUT 0 10µ
C2 N003 0 1µ
C3 N004 0 1µ
C4 N002 0 1µ
R1 IN N001 100K
XU1 OUT MP_01 OUT N002 N001 N003 N003 N004 IN 0 ADP7158_9 Vreg=2.111 Vref=1.816
Rload OUT 0 1.8
.tran 5m startup
.lib ADP7158_9.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7158-2.0.asc
V1 IN 0 3.0
C1 OUT 0 10µ
C2 N003 0 1µ
C3 N004 0 1µ
C4 N002 0 1µ
R1 IN N001 100K
XU1 OUT MP_01 OUT N002 N001 N003 N003 N004 IN 0 ADP7158_9 Vreg=2.611 Vref=2.016
Rload OUT 0 2.0
.tran 5m startup
.lib ADP7158_9.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7158-2.5.asc
V1 IN 0 3.3
C1 OUT 0 10µ
C2 N003 0 1µ
C3 N004 0 1µ
C4 N002 0 1µ
R1 IN N001 100K
XU1 OUT MP_01 OUT N002 N001 N003 N003 N004 IN 0 ADP7158_9 Vreg=3.211 Vref=2.516
Rload OUT 0 2.5
.tran 5m startup
.lib ADP7158_9.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7158-2.8.asc
V1 IN 0 3.5
C1 OUT 0 10µ
C2 N003 0 1µ
C3 N004 0 1µ
C4 N002 0 1µ
R1 IN N001 100K
XU1 OUT MP_01 OUT N002 N001 N003 N003 N004 IN 0 ADP7158_9 Vreg=3.211 Vref=2.816
Rload OUT 0 2.8
.tran 5m startup
.lib ADP7158_9.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7158-3.0.asc
V1 IN 0 3.8
C1 OUT 0 10µ
C2 N003 0 1µ
C3 N004 0 1µ
C4 N002 0 1µ Rser=10m Lser=1n
R1 IN N001 100K
XU1 OUT MP_01 OUT N002 N001 N003 N003 N004 IN 0 ADP7158_9 Vreg=3.611 Vref=3.016
Rload OUT 0 3.0
.tran 5m startup
.lib ADP7158_9.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7158-3.3.asc
V1 IN 0 4
C1 OUT 0 10µ
C2 N003 0 1µ
C3 N004 0 1µ
C4 N002 0 1µ
R1 IN N001 100K
XU1 OUT MP_01 OUT N002 N001 N003 N003 N004 IN 0 ADP7158_9 Vreg=3.611 Vref=3.316
Rload OUT 0 3.3
.tran 5m startup
.lib ADP7158_9.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7159-01.asc
V1 IN 0 2.4
C3 OUT 0 10µ Rser=10m Lser=1n
R1 N003 N005 50K
R2 N005 0 100K
C4 N003 0 1µ Rser=10m Lser=1n
C1 N004 0 1µ Rser=10m Lser=1n
C2 N002 0 1µ Rser=10m Lser=1n
R3 IN N001 100K
XU1 OUT MP_01 OUT N002 N001 N005 N003 N004 IN 0 ADP7158_9 Vreg=2.111 Vref=1.216
R5 OUT 0 1.8
.tran 5m startup
.lib ADP7158_9.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7159-02.asc
V1 IN 0 3.0
C3 OUT 0 10µ
R1 N003 N005 66.5K
R2 N005 0 100K
C4 N003 0 1µ
C1 N004 0 1µ
C2 N002 0 1µ
R4 OUT 0 2.0
R3 IN N001 100K
XU1 OUT MP_01 OUT N002 N001 N005 N003 N004 IN 0 ADP7158_9 Vreg=2.611 Vref=1.216
.tran 5m startup
.lib ADP7158_9.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7159-03.asc
V1 IN 0 3.5
C3 OUT 0 10µ
R1 N003 N005 107K
R2 N005 0 100K
C4 N003 0 1µ
C1 N004 0 1µ
C2 N002 0 1µ
R4 OUT 0 2.5
R3 IN N001 100K
XU1 OUT MP_01 OUT N002 N001 N005 N003 N004 IN 0 ADP7158_9 Vreg=3.211 Vref=1.216
.tran 5m startup
.lib ADP7158_9.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADP7159-04.asc
V1 IN 0 4
C1 OUT 0 10µ
R1 N003 N005 175K
R2 N005 0 100K
C2 N003 0 1µ
C3 N004 0 1µ
C4 N002 0 1µ Rser=10m Lser=1n
R3 IN N001 100K
XU1 OUT MP_01 OUT N002 N001 N005 N003 N004 IN 0 ADP7158_9 Vreg=3.611 Vref=1.216
Rload OUT 0 3.3
.tran 5m startup
.lib ADP7158_9.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADR225.asc
V1 IN 0 PWL(0 0 1 5)
XU1 IN 0 OUT ADR225
C1 OUT 0 1µ
Rload OUT 0 250
.tran 1
.lib ADR.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADR4525.asc
V1 IN 0 5
C1 OUT 0 1µ
C2 IN 0 0.1µ
S1 0 OUT N002 0 10mA
V2 N002 0 PULSE(0 1 600u 10n 10n 200u 10m)
S2 OUT IN N001 0 10mA
V3 N001 0 PULSE(0 1 100u 10n 10n 200u 10m)
XU1 IN 0 OUT ADR4525
.tran 1m
.model 10mA SW(Ron=10 Roff=1Meg Vt=.5 Vh=-.2 Ilimit=10m level=2)
.lib ADR4525.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADTL082.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT ADTL082
V2 -V 0 -15
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADTL084.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
Rload OUT 0 10K
XU1 IN N001 +V -V OUT ADTL082
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADuM4120-1A.asc
V1 N001 0 5
V2 N002 0 15
R1 GATE N004 5
C1 GATE 0 2n
V3 N003 0 PULSE(0 5 0 2n 2n 998n 2u)
XU1 N001 N003 0 0 N004 N002 ADuM4120xx Glitch=0 Vrun2=4.3
.tran 10u
.lib ADuM4120xx.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADuM4120-1B.asc
V1 N001 0 5
V2 N002 0 15
R1 GATE N004 5
C1 GATE 0 2n
V3 N003 0 PULSE(0 5 0 2n 2n 998n 2u)
XU1 N001 N003 0 0 N004 N002 ADuM4120xx Glitch=0 Vrun2=7.2
.tran 10u
.lib ADuM4120xx.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADuM4120-1C.asc
V1 N001 0 5
V2 N002 0 15
R1 GATE N004 5
C1 GATE 0 2n
V3 N003 0 PULSE(0 5 0 2n 2n 998n 2u)
XU1 N001 N003 0 0 N004 N002 ADuM4120xx Glitch=0 Vrun2=11.2
.tran 10u
.lib ADuM4120xx.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADuM4120A.asc
V1 N001 0 5
V2 N002 0 15
R1 GATE N004 5
C1 GATE 0 2n
V3 N003 0 PULSE(0 5 0 2n 2n 998n 2u)
XU1 N001 N003 0 0 N004 N002 ADuM4120xx Glitch=1 Vrun2=4.3
.tran 10u
.lib ADuM4120xx.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADuM4120B.asc
V1 N001 0 5
V2 N002 0 15
R1 GATE N004 5
C1 GATE 0 2n
V3 N003 0 PULSE(0 5 0 2n 2n 998n 2u)
XU1 N001 N003 0 0 N004 N002 ADuM4120xx Glitch=1 Vrun2=7.2
.tran 10u
.lib ADuM4120xx.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADuM4120C.asc
V1 N001 0 5
V2 N002 0 15
R1 GATE N004 5
C1 GATE 0 2n
V3 N003 0 PULSE(0 5 0 2n 2n 998n 2u)
XU1 N001 N003 0 0 N004 N002 ADuM4120xx Glitch=1 Vrun2=11.2
.tran 10u
.lib ADuM4120xx.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADuM4121A.asc
V1 N001 0 5
V2 N002 0 15
R1 OUT N004 5
C1 OUT 0 2n
V3 N003 0 PULSE(0 5 0 2n 2n 998n 2u)
XU1 N001 N003 0 0 0 OUT N004 N002 ADuM4121xx Vrun2=4.3
.tran 100u startup
.lib ADuM4121xx.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADuM4121B.asc
V1 N001 0 5
V2 N002 0 15
R1 OUT N004 5
C1 OUT 0 2n
V3 N003 0 PULSE(0 5 0 2n 2n 998n 2u)
XU1 N001 N003 0 0 0 OUT N004 N002 ADuM4121xx Vrun2=7.2
.tran 100u startup
.lib ADuM4121xx.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADuM4121C.asc
V1 N001 0 5
V2 N002 0 15
R1 OUT N004 5
C1 OUT 0 2n
V3 N003 0 PULSE(0 5 0 2n 2n 998n 2u)
XU1 N001 N003 0 0 0 OUT N004 N002 ADuM4121xx Vrun2=11.2
.tran 100u startup
.lib ADuM4121xx.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADuM4122A.asc
V1 N001 0 5
V2 N002 0 15
R1 OUT N003 10
C1 OUT 0 2n
V3 IN 0 PULSE(0 5 0 2n 2n 998n 2u)
XU1 N001 IN 0 0 N003 N002 0 N004 ADuM4122x Vrun2=4.3
R2 OUT N004 10
.tran 10u
.lib ADuM4122x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADuM4122B.asc
V1 N001 0 5
V2 N002 0 15
R1 OUT N003 10
C1 OUT 0 2n
V3 IN 0 PULSE(0 5 0 2n 2n 998n 2u)
R2 OUT N004 10
XU1 N001 IN 0 0 N003 N002 0 N004 ADuM4122x Vrun2=7.2
.tran 10u
.lib ADuM4122x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADuM4122C.asc
V1 N001 0 5
V2 N002 0 15
R1 GATE N004 10
C1 GATE 0 2n
V3 N003 0 PULSE(0 5 0 2n 2n 998n 2u)
R2 GATE N005 10
XU1 N001 N003 0 0 N004 N002 0 N005 ADuM4122x Vrun2=11.2
.tran 10u
.lib ADuM4122x.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADuM4135.asc
R1 N009 N010 3.9
R2 N011 N010 3.9
R3 N004 N003 10K
R4 N012 N003 10K
R5 N013 N003 10K
D1 N006 N007 MMSD4148
R6 N006 N005 1K
C1 N005 0 10p
V1 N008 0 PULSE(0 5 0 2n 2n 5u 10u)
V2 N003 0 5
V3 N001 0 15
V4 N002 0 PULSE(80 100 16u 20u)
M§Q1 N007 N010 0 0 BSC12DN20NS3
R7 N002 N007 1
V5 0 N014 5
XU1 0 N008 0 N012 N013 N004 N003 N014 N005 0 N011 N001 N009 N010 ADuM4135
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 40u
.lib ADuM4135.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\ADuM4136.asc
R1 N009 N010 3.9
R4 N011 N001 10K
R5 N012 N001 10K
D1 N006 N007 MMSD4148
R6 N006 N005 1K
C2 N005 0 10p
V1 N008 0 PULSE(0 5 0 2n 2n 5u 10u)
V2 N001 0 5
V3 N002 0 15
V4 N003 0 PULSE(80 100 15.5u 20u 1u 2u)
R8 N003 N007 1
V5 0 N013 5
XU1 N008 0 N001 0 N004 N012 N011 N013 N009 N002 N005 0 ADuM4136
V6 N004 0 PULSE(5 0 42.5u 10n 10n 2u)
M1 N007 N010 0 0 BSC12DN20NS3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 100u
.lib ADuM4136.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\astable.asc
R1 N001 N002 2K
R2 N001 N003 2K
R3 N002 N004 101K
R4 N003 N005 100K
C1 N003 N004 .01µ
C2 N005 N002 .01µ
V1 N001 0 5
Q1 N003 N005 0 0 2N3904
Q2 N002 N004 0 0 2N3904
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 25m startup
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\audioamp.asc
Q5 N001 N006 N007 0 2N3904
Q7 N001 N007 A 0 2N2219A
Q8 A N013 N014 0 2N2219A
Q6 N013 N012 A 0 2N3906
V1 N001 0 10
V2 N014 0 -10
R11 N012 N014 5K
R14 A 0 8
R9 N006 N008 2K
R10 N008 N012 1K
Q4 N006 N008 N012 0 2N3904
Q1 N002 N009 N011 0 2N3904
Q2 N001 N010 N011 0 2N3904
R2 N001 N002 200
R3 N011 N014 1K
Q3 N006 N005 N004 0 2N3906
R6 N010 0 5K
R7 B N010 50K
V3 IN 0 SINE(0 .7 1K)
R1 N009 IN 5K
R8 N001 N004 100
R4 N003 N002 9K
C2 N006 N005 100p
C1 N003 N002 10p
R13 N013 N014 1K
R12 N007 A 1K
C3 N006 N012 .001µ
R5 N005 N003 1K
V4 A B AC 1
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 10m
.options maxstep=10u
* .ac oct 10 1 100Meg
* To look at gain and phase margins:\n     i) comment the .tran line\n    ii) uncomment the .ac line\n   iv) re-run the simulation\n   iii) plot V(A)/V(B)
* This example schematic is supplied for informational/educational purposes only.
.fourier 1K V(a)
* <-- To see the output of a .four statement, select View=>Spice Error Log
.backanno
.end
* Z:\mnt\design.r\spice\examples\BandGaps.asc
Q1 N002 N002 N001 0 P
Q2 A N002 N001 0 P
R1 N010 0 1210
Q3 N002 N009 N010 0 N 10
Q4 N009 N009 0 0 N
V1 N001 0 3
R2 A N009 10K
Q5 N007 N003 N001 0 P
Q6 N003 N003 N001 0 P
R3 N016 0 1270
Q7 N007 N012 0 0 N
Q8 N012 N012 N016 0 N 10
R4 B N012 10K
Q9 N003 N007 B 0 N
Q10 N008 N004 N001 0 P
Q11 N004 N004 N001 0 P
R5 N013 N015 1250
Q12 N008 C N015 0 N
Q13 C C N013 0 N 10
R6 N015 0 5K
Q14 N004 N008 C 0 N
Q15 N006 N005 N001 0 P
Q16 N005 N005 N001 0 P
R7 N011 N014 1250
Q17 N006 D N014 0 N
Q18 N005 D N011 0 N 10
R8 N014 0 5K
Q19 N001 N006 D 0 N
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.dc temp -55 125 .1
.model N NPN
.model P PNP
* This example schematic is supplied for informational/educational purposes only.
* Four Band Gap Voltage Reference Circuits
.backanno
.end
* Z:\mnt\design.r\spice\examples\butter.asc
I1 0 N001 AC 1.
I2 0 N005 AC 1.
I3 0 N009 AC 1.
I4 0 N013 AC 1.
R1 N001 0 1
C4 N004 N003 1.125
C5 OUT1 0 .3396
C2 N002 N001 1.125
C3 N003 0 1.099
C1 N001 0 .3396
C9 N008 N007 .9785
C10 OUT2 0 .3903
C7 N006 N005 .9785
C8 N007 0 1.263
C6 N005 0 .3903
C14 N012 N011 .8103
C15 OUT3 0 .4714
C12 N010 N009 .8103
C13 N011 0 1.526
C11 N009 0 .4714
C19 N016 N015 .6177
C20 OUT4 0 .6177
C17 N014 N013 .6177
C18 N015 0 2
C16 N013 0 .6177
L4 N004 OUT1 .8890
L5 OUT1 0 2.945
L2 N002 N003 .8890
L3 N003 0 .9099
L1 N001 0 2.945
L9 N008 OUT2 1.022
L10 OUT2 0 2.562
L7 N006 N007 1.022
L8 N007 0 .7918
L6 N005 0 2.562
L14 N012 OUT3 1.234
L15 OUT3 0 2.1213
L12 N010 N011 1.234
L13 N011 0 .6553
L11 N009 0 2.1213
L19 N016 OUT4 1.617
L20 OUT4 0 1.617
L17 N014 N015 1.617
L18 N015 0 .5
L16 N013 0 1.617
R2 OUT1 0 1
R3 N005 0 1
R4 OUT2 0 1
R5 N009 0 1
R6 OUT3 0 1
R7 N013 0 1
R8 OUT4 0 1
.ac oct 50 .01 3
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\Clapp.asc
J1 N001 N002 OUT 2N5484
V1 N001 0 10.
L4 OUT 0 1m Rser=100
C1 N002 OUT 750p
C2 N003 0 50p
C3 OUT 0 750p
L1 N002 N003 100µ
D2 0 N002 1N4148
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NJF NJF
.model PJF PJF
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.jft
.tran 250µ startup
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\Cohn.asc
L1 N001 N005 {L}
L2 N005 0 {Lm}
L3 N002 N005 {2*L}
L4 N002 N006 {2*L}
L5 N003 N006 {L}
L6 N006 0 {Lm}
C1 N001 IN {C1}
C2 IN 0 {C2}
C3 N003 OUT {C1}
C4 OUT 0 {C2}
C5 N002 0 {C3}
V1 N004 0 AC 2
R1 IN N004 {R}
R2 OUT 0 {R}
.ac oct 1000 10Meg 22Meg
.param x=.54 ; trimer postion
.param R=50
.param L=2.95u Lm=.27u C1=22p+x*25p C2=240p C3=34p
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\colpits.asc
J§Q1 N002 N003 N005 2N5484
R1 N001 N002 500
R2 N005 0 1K
L1 0 N003 100µ
C1 N003 N004 500p
C2 N004 0 500p
C3 N005 N004 200p
V1 N001 0 7.
D1 0 N003 1N4148
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NJF NJF
.model PJF PJF
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.jft
.tran 500µ startup
.options method=trap
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\colpits2.asc
J1 N001 N003 N004 2N5484
L1 0 N002 100µ
C1 N003 N004 50p
C2 N004 0 50p
C3 N003 N002 50p
V1 N001 0 10.
C4 N002 0 100p
L2 0 N004 1m Rser=100
D2 0 N003 1N4148
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NJF NJF
.model PJF PJF
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.jft
.tran 500µ startup
* This example schematic is supplied for informational/educational purposes only.
.options method=trap
.backanno
.end
* Z:\mnt\design.r\spice\examples\curvetrace.asc
Q1 N001 N002 0 0 2N2222
V1 N001 0 0.
I1 0 N002 0.
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.dc V1 0 15 10m I1 20u 100u 20u
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\DCopPnt.asc
Q5 N001 N006 N007 0 2N3904
Q7 N001 N007 OUT 0 2N2219A
Q8 OUT N013 N014 0 2N2219A
Q6 N013 N012 OUT 0 2N3906
V1 N001 0 10
V2 N014 0 -10
R11 N012 N014 5K
R14 OUT 0 8
R9 N006 N008 2K
R10 N008 N012 1K
Q4 N006 N008 N012 0 2N3904
Q1 N002 N009 N011 0 2N3904
Q2 N001 N010 N011 0 2N3904
R2 N001 N002 200
R3 N011 N014 1K
Q3 N006 N005 N004 0 2N3906
R6 N010 0 5K
R7 OUT N010 50K
R1 N009 0 5K
R8 N001 N004 100
R4 N003 N002 9K
C2 N006 N005 100p
C1 N003 N002 10p
R13 N013 N014 1K
R12 N007 OUT 1K
C3 N006 N012 .001µ
R5 N005 N003 1K
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
* This example schematic is supplied for informational/educational purposes only.
.op
* After the solution is found and displayed in a dialog, you can read node voltages\nand device currents from the status bar by moving the mouse near the wire or part
.backanno
.end
* Z:\mnt\design.r\spice\examples\dimmer.asc
XQ1 P001 N002 DIAC VK=30
V1 A 0 SINE(0 166 60)
R1 N002 A {Rdim}
C1 N002 0 .062µ
Rload A B 135
XU1 B P001 0 TRIAC
B1 N001 0 V=V(A,B)*I(Rload)
R2 LoadPower N001 50K
C3 LoadPower 0 1µ
.tran .3
.subckt DIAC T1 T2
* default parameters
.param RS=10 ; series resistance
.param VK=20 ; breakdown voltage
Q1 N002 N001 T2 0 PN
Q2 N001 N002 N005 0 NP
R1 N002 N004 {20K*(VK-1)}
R2 N004 T2 9.5K
R3 N002 N005 9.5K
Q3 N004 N003 N005 0 PN
Q4 N003 N004 T2 0 NP
R4 T1 N005 {RS}
.model PN NPN Cjc=10p Cje=10p
.model NP PNP Cjc=10p Cje=10p
.ends DIAC
.subckt TRIAC MT2 G MT1
.param R=10K
Q1 N001 G MT1 0 NP
Q2 N001 N002 MT2 0 NP
Q3 N002 N001 MT1 0 PN
Q4 G N001 MT2 0 PN
R1 MT2 N002 {R}
R2 G MT1 {R}
.model PN NPN Cjc=10p Cje=10p
.model NP PNP Cjc=10p Cje=10p
.ends TRIAC
.step param Rdim list 1K 50K 100K 200K 300K 325K
* This example schematic is supplied for informational/educational purposes only.
* Light Bulb
.backanno
.end
* Z:\mnt\design.r\spice\examples\Eg1.asc
V3 A B SINE(0 10m {Freq}) ac 1
XU1 0 B +V -V N001 level.2 Avol=1Meg GBW=10Meg Slew=10Meg ilimit=25m rail=0 Vos=0 phimargin=45 en=0 enk=0 in=0 ink=0 Rin=500Meg
V1 +V 0 5
V2 -V 0 -5
R1 N001 A 10K
R2 A 0 1K
.tran 0 {5/Freq+.1m} .1m
.step oct param Freq .1 10Meg 3
.measure Aavg avg V(a)
.measure Bavg avg V(b)
.measure Are avg  (V(a)-Aavg)*cos(360*time*Freq)
.measure Aim avg -(V(a)-Aavg)*sin(360*time*Freq)
.measure Bre avg  (V(b)-Bavg)*cos(360*time*Freq)
.measure Bim avg -(V(b)-Bavg)*sin(360*time*Freq)
.measure GainMag param 20*log10(hypot(Are,Aim) / hypot(Bre,Bim))
.measure GainPhi param mod(atan2(Aim, Are) - atan2(Bim, Bre)+180,360)-180
.save V(a) V(b)
.option nomarch
.option plotwinsize=0 numdgt=15
* .ac oct 10 .1 10Meg\n.param freq=0
* This example shows the basic principle of extracting\nthe small signal AC characteristics from time domain simulation.\n \nAfter running the simulation, execute menu command\nView=>SPICE Error Log.  Then right click and select\n"Plot .step'ed .meas data".  Press "yes" to the dialog\nasking if it should combine the data to complex numbers.
* To use this technique in your\nown simulations, include these\n.measure statements
.lib UniversalOpamps2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\Eg2.asc
R1 OUT A 6.49K
R2 A 0 4.99K
D1 N001 N006 CMDSH2-3
C1 N001 0 4.7µ
L1 N004 OUT 2.2µ Rser=6m
C2 OUT 0 200µ Rser=9m x2
V1 IN 0 28
C3 N005 0 .1µ
C4 N004 N006 .22µ
C5 IN 0 22µ Rser=1m Lser=.3n
R3 N008 N009 24.9K
C6 N009 0 1n
C7 N008 0 10p
V2 A B SINE(0 1m {Freq})
XU1 0 MP_01 MP_02 N004 MP_03 MP_04 MP_05 MP_06 MP_07 MP_08 MP_09 IN MP_10 MP_11 MP_12 MP_13 MP_14 MP_15 MP_16 MP_17 MP_18 MP_19 MP_20 MP_21 MP_22 MP_23 MP_24 0 N006 N005 MP_25 MP_26 MP_27 MP_28 N002 NC_29 N007 N008 N001 MP_30 N003 MP_31 B NC_32 MP_33 MP_34 MP_35 MP_36 MP_37 MP_38 MP_39 MP_40 N001 LTC3611
R4 N001 N007 6.49K
R5 N007 0 39.2K
R6 IN N003 249K
R7 N001 N002 15.0K
R8 N002 0 4.99K
C8 OUT 0 50µ Rser=1.5m Lser=.24n
Rload OUT 0 0.25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.measure Aavg avg V(a)
.measure Bavg avg V(b)
.measure Are avg  (V(a)-Aavg)*cos(360*time*Freq)
.measure Aim avg -(V(a)-Aavg)*sin(360*time*Freq)
.measure Bre avg  (V(b)-Bavg)*cos(360*time*Freq)
.measure Bim avg -(V(b)-Bavg)*sin(360*time*Freq)
.measure GainMag param 20*log10(hypot(Are,Aim) / hypot(Bre,Bim))
.measure GainPhi param mod(atan2(Aim, Are) - atan2(Bim, Bre)+180,360)-180
* Loop crossover frequency: 125KHz\nPhase Margin: 92°
.param Freq=125K ; iterate to 0dB gain or use the .step statement below
.step oct param freq 50K 200K 5
.save V(a) V(b)  I(L1)
.option plotwinsize=0 numdgt=15
.param t0=.2m
.tran 0 {t0+25/freq} {t0}
.lib LTC3611.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\Eg3.asc
R1 N007 0 10K
R2 OUT A 20K
R3 A 0 10K
R4 N006 OUT .006
C1 N008 N007 330p
C2 N010 0 43p
C3 N004 0 .001µ
C4 OUT 0 180µ x4 Rser=.05
V1 IN 0 6
L1 N005 N006 1.5µ
M§Q1 IN N003 N005 N005 Si4410DY
M§Q2 N005 N009 0 0 Si4410DY
C5 N001 0 4.7µ
C6 N002 N005 .22µ
D1 N001 N002 1N5818
D2 0 N005 1N5818
XU1 N010 N004 N008 NC_01 0 B OUT N006 NC_02 0 N009 N001 IN N005 N002 N003 LTC1735
V2 A B SINE(0 10m {Freq})
Rload OUT 0 .5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.param t0=.5m
.tran 0 {t0+10/Freq} {t0} 10n
.ic V(out)=2.4
.save V(a) V(b)  I(L1)
.measure Aavg avg V(a)
.measure Bavg avg V(b)
.measure Are avg  (V(a)-Aavg)*cos(360*time*Freq)
.measure Aim avg -(V(a)-Aavg)*sin(360*time*Freq)
.measure Bre avg  (V(b)-Bavg)*cos(360*time*Freq)
.measure Bim avg -(V(b)-Bavg)*sin(360*time*Freq)
.measure GainMag param 20*log10(hypot(Are,Aim) / hypot(Bre,Bim))
.measure GainPhi param mod(atan2(Aim, Are) - atan2(Bim, Bre)+180,360)-180
.param  freq=21K ; iterate to 0dB gain or use the .step statement below
.step oct param Freq 15K 30K 4
* Loop crossover frequency: 21KHz\nPhase Margin: 66°
.lib LTC1735.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\Electrometer.asc
V1 +V 0 15
L§T3a N001 0 25µ
L§T3b 0 N012 25µ
L§T3c N002 0 25µ
R1 N002 0 500
R2 N003 N002 25K
L§T1b 0 N024 100µ
L§T1c N032 0 100µ
L§T1a 0 N026 100µ
J§Q1 N024 N006 N028 2N4416
J§Q2 N032 N009 N028 2N4416
J§Q3 N024 N009 0 2N4416
J§Q4 N032 N006 0 2N4416
V2 -V 0 -15
I1 0 IN PULSE(0 1000p 1m 1u 1u 5m 10m)
R3 N033 IN 100G
C1 N033 IN .015p
L§T2a N007 IN 50µ
L§T2b IN N008 50µ
L§T2c 0 N011 50µ
C2 0 N002 4n
C3 N020 N013 1000p IC=0
XU1 0 N013 +V -V OUT LT1001
J§Q5 N018 0 N011 2N4416
Q6 +V N018 N022 0 2N3904
R4 N022 -V 4.99K
C4 N023 N022 .01µ
R5 N023 0 1K
Q7 N016 N023 N029 0 2N3904
R6 N029 -V 4.75K
C5 N029 0 .01µ
R7 +V N016 2.5K
Q8 N019 N016 N015 0 2N3906
R8 +V N015 1.98K
C6 N015 0 .01µ
R9 N031 -V 4.22K
Q9 +V N019 N021 0 2N3904
C7 0 N011 2n
R10 +V N018 1.2K
Q10 -V N031 N030 0 2N3906
D1 N019 N027 1N4148
D2 N027 N031 1N4148
R11 N021 N025 49.9
R12 N025 N030 49.9
C8 N026 P001 .1µ
R13 N036 IN 10Meg
C9 N036 IN 2.5p
R14 N037 IN 1Meg
R15 N038 IN 100K
C10 N037 IN 75p
C11 N038 IN 100p
C12 N017 N013 .05µ IC=0
C13 N014 N013 .1µ IC=0
J3 N012 N007 N012 2N5432
J1 N007 N001 N007 2N5432
J4 N008 N012 N008 2N5432
J2 N001 N008 N001 2N5432
R16 OUT IN 10G
C14 OUT IN .04p
C15 OUT N013 25p IC=0
C16 IN 0 100p
R17 N034 IN 1G
C17 N034 IN .2p
R18 N035 IN 100Meg
C18 N035 IN .4p
R19 N039 IN 10K
C19 N039 IN 50p
C20 0 N026 1n
A1 N006 0 N010 0 0 N006 N009 0 DFLOP Vhigh=0 Vlow=-5 Trise=10n
V3 N010 0 pulse(-5 0 0 10n 10n .5u 1u)
C21 N013 0 .01µ
R20 N013 N028 100
R21 P001 N025 500
C22 N005 0 1n
R22 N006 N005 100
C23 N004 0 500p
R23 N005 N004 200
C24 N003 0 250p
R24 N004 N003 400
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NJF NJF
.model PJF PJF
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.jft
.tran 15m
K3 T3a T3b T3c 1.
K1 T1a T1b T1c 1.
K2 T2a T2b T2c 1.
* Old Fashioned Electrometer Using Parametric up Conversion\nThese days you should just use a AD549
* ±1nA full scale
* ±1µA full scale
* ±100µA full scale
* Add for ±1µA full scale
* ±10µA full scale
* Add for ±100µA, ±1mA full scale
* ±100pA full scale
* ±100pA, ±1nA, ±10nA, ±100nA full scale
* ±10nA full scale
* ±100nA full scale
* Add for ±10µA full scale
* ±1mA full scale
* A 1% mismatch in J1, J2, J3, J4 capacitiances give a 6mV input offset and a 425mV output offset(4.25pA readout error) at ±100pA full scale range.\nQ1, Q2, Q3, Q4 require a low drive impedance lest the gain of the loop inverts at high input currents.
* ±10V full scale
* Trim to reduce\nerror to a\nfraction of 1pA
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\elip_grd.asc
L1 N003 N004 {La}
C1 N004 0 {Ca}
R2 0 S21 {Zo}
V1 N009 0 0 AC 2
L2 N004 N005 {La}
L6 N002 N003 {Lb1}
L7 N012 N016 {Lb2}
C4 N012 N002 {Cb1}
C5 N003 N012 {Cb1}
C6 N016 0 {Cb2}
L8 N007 N008 9976n
L9 N006 N007 6626n
L10 N005 N006 6931n
C7 N005 0 2243p
C8 N006 0 4000p
C9 N007 0 4608p
C10 N008 0 3186p
C11 N008 N007 511p
C12 N007 N006 2583p
C13 N006 N005 1882p
R8 0 N013 {Zo}
R9 N009 N008 {Zo}
R12 N013 N009 {Zo}
E S11 0 N008 N013 1
L3 N001 N002 {Lc1}
L4 N011 N015 {Lc2}
C2 N011 N001 {Cc1}
C3 N002 N011 {Cc1}
C14 N015 0 {Cc2}
L5 S21 N001 {Ld1}
L11 N010 N014 {Ld2}
C15 N010 S21 {Cd1}
C16 N001 N010 {Cd1}
C17 N014 0 {Cd2}
.param  F1=0.28e6
.param  La=Zo/4/pi/F1
.param  Ca=1/pi/Zo/F1
K1 L1 L2 1.
.AC lin 401 1e-6 3e6
.param Lob=Zo/2/pi/F2
.param Cob=1/Zo/2/pi/F2
.param Lb1=Lob*4*A2
.param Lb2=Lob/4/A2
.param Cb1=Cob/2/A2
.param Cb2=Cob/(0.25/A2-A2)
.param F2=0.36e6
.param A2=0.72
.param F3=0.6e6
.param A3=0.42
.param Loc=Zo/2/pi/F3
.param Coc=1/Zo/2/pi/F3
.param Lc1=Loc*4*A3
.param Lc2=Loc/4/A3
.param Cc1=Coc/2/A3
.param Cc2=Coc/(0.25/A3-A3)
.param F4=0.84e6
.param A4=0.28
.param Lod=Zo/2/pi/F4
.param Cod=1/Zo/2/pi/F4
.param Ld1=Lod*4*A4
.param Ld2=Lod/4/A4
.param Cd1=Cod/2/A4
.param Cd2=Cod/(0.25/A4-A4)
.param  Zo=50
* Partial group delay correction of an elliptic filter
* Illustrates getting Sii (reflexion, transmission) parameters from LTspice simulation
* This example schematic is supplied for informational/educational purposes only.\nContributed by Dominique Szymik.
.backanno
.end
* Z:\mnt\design.r\spice\examples\Fc.asc
V1 bias 0 pwl(0 -10 1m 10)
R9 bias N001 100
D1 0 N001 DX
B1 0 0 I={Cjo}/(1+max(V(bias),-.5*{Vj})/{Vj})**{m}
XU1 N001 0 bias res cap capometer current=1m freq=3Meg C=.25µ
B2 0 0 I=max(0.,({Cjo}/(1-{Fc})**{1+m})*({1-Fc*(1+m)}-{m/Vj}*V(bias)))
B3 0 0 I=V(cap)
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1m
.options maxstep=.0125u
.params Cjo=930p m=.75 Vj=1.2 Fc=0.;-.5
.include capometer.sub
.model DX D(Is=0 Cjo={Cjo} m={m} vj={Vj} Fc={Fc} tt=.5u))
*.model DX D(Is=0 Cjo={Cjo} m={m} vj={Vj} Fc={Fc} tt=.5u)
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\GFT.asc
Vi N010 0 AC {1-z*z}
Iz N010 N008 AC {0.5*z*(z+1)}
Viy N008 N011 0
Vz N011 N012 AC {0.5*z*(z-1)}
Ey Y 0 N010 N012 1
Rs N007 N010 100
V1 N009 N008 0
C1d N007 N008 30p
Rm1 N007 N009 50
Ct1 N004 N007 5p
B1 N004 N007 I=I(V1)
R3 0 N004 200
C2d 0 N004 16p
V2 N001 0 0
Rm2 N001 N004 200
Ct2 N004 N002 5p
B2 N002 N004 I=I(V2)
Cc N002 0 5p
R8 N002 0 10Meg
C3t 0 N002 5p
B3 0 N002 I=I(V3)
C3d N002 N003 30p
Rm3 N002 N005 50
V3 N005 N003 0
C4t 0 N003 50p
B4 0 N003 I=I(V4)
C4d N003 O 160p
Rm4 N003 N006 10
V4 N006 O 0
R1 N012 0 100
R2 O N012 900
RL O 0 1k
.ac dec 100 100m 100G
.param z=0
.step param z list -1 0 1
* This example schematic is supplied for informational/educational purposes only.\nWe thank Frank Wiedmann for contributing this example.
* This example shows how to simulate the quantities of the General Feedback Theorem, which are defined in the article\n R. David Middlebrook, "The General Feedback Theorem: A Final Solution for Feedback Systems", IEEE Microwave Magazine, vol. 7, no. 2, pp. 50-63, April 2006.\nThis article can be downloaded from http://resolver.caltech.edu/CaltechAUTHORS:MIDieeemm06 .\nSee also message 18008 of the independent LTspice users' group at http://groups.yahoo.com/group/LTspice where this method was originally presented by Frank Wiedmann.
* * For this example, add the following definitions to the plot.defs file:\n* A() is an auxiliary quantity.\n* Dd() corresponds to D.\n* Hinf() corresponds to H_infinity.\n* All other function names are equal to those of the corresponding quantities.\n \n.func A()    =  V(o)@2*(V(y)@1*I(Viy)@3-V(y)@3*I(Viy)@1)+V(o)@1\n+ *(V(y)@3*I(Viy)@2-V(y)@2*I(Viy)@3)+V(o)@3\n+ *(V(y)@2*I(Viy)@1-V(y)@1*I(Viy)@2)\n.func Dd()   =  V(y)@1*I(Viy)@3-V(y)@3*I(Viy)@1\n.func H()    =  V(o)@2\n.func Hinf() =  A()/Dd()\n.func T()    = 1/(1/Dd()-1)\n.func Dn()   = H()/A()\n.func Tn()   = 1/(Dn()-1)\n.func D0()   = 1-Dd()\n.func H0()   = (H()-A())/D0()
.backanno
.end
* Z:\mnt\design.r\spice\examples\gr_del.asc
L1 N002 N003 {La}
C1 N003 0 {Ca}
R1 N002 N001 {Zo}
R2 0 gd1 {Zo}
V1 N001 0 0 AC 2
L2 N003 gd1 {La}
L3 N004 N005 {Lb1}
L4 N005 gd2 {Lb1}
L5 N006 N005 {Lb2}
C2 gd2 N004 {Cb1}
C3 N006 0 {Cb2}
R3 N001 N004 {Zo}
R4 gd2 0 {Zo}
L6 N007 gd3 {Lc1}
L7 N008 N009 {Lc2}
C4 N008 N007 {Cc1}
C5 gd3 N008 {Cc1}
C6 N009 0 {Cc2}
R5 N007 N001 {Zo}
R6 gd3 0 {Zo}
.param  Zo=50
.param  F1=1e6
.param  La=Zo/4/pi/F1
.param  Ca=1/pi/Zo/F1
K1 L1 L2 1.
.AC lin 401 1e-6 10e6
.param F2=5e6
.param A2=0.2
.param Lob=Zo/2/pi/F2
.param Cob=1/Zo/2/pi/F2
.param Lb1=A2*Lob
.param Lb2=Lob/4/A2
.param Cb1=Cob/4/A2
K2 L3 L4 1.
.param Cb2=Cob*4*A2
.param Loc=Zo/2/pi/F3
.param Coc=1/Zo/2/pi/F3
.param Lc1=Loc*4*A3
.param Lc2=Loc/4/A3
.param Cc1=Coc/2/A3
.param Cc2=Coc/(0.25/A3-A3)
.param F3=3e6
.param A3=0.2
* All pass cells for group delay correction
* This example schematic is supplied for informational/educational purposes only.\nContributed by Dominique Szymik.
.backanno
.end
* Z:\mnt\design.r\spice\examples\HalfSlope.asc
V1 N001 0 PULSE(0 1 0 1n 1n 5u 10u) AC 1
G2 0 B N001 0 Laplace=1/sqrt(1+1u*s)/(1+5n*s)**2
R1 B 0 1.
*.ac oct 20 1K 10Meg
.tran 30u
* Time domain response of a 3db/octive rolloff
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\HandsFreePreamp.asc
J§Q1 N002 N004 N005 2N5458
Q2 N006 N002 N001 0 2N3906
C1 N004 N003 .01µ
C2 N006 N005 .0033µ
C3 N006 OUT 22µ
C4 N007 0 22µ
R1 N001 N003 10K
R2 N001 N002 5K
R3 N004 0 1Meg
R4 N005 0 1.6K
R5 N006 N005 3.9K
R6 N005 N007 200
R7 OUT 0 47K
I2 0 N003 SINE(0 1u 1K)
D2 N003 0 ElectretMic
V1 N001 0 9
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NJF NJF
.model PJF PJF
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.jft
.tran 10m
.four 1K V(out)
.options plotwinsize=0
* Specs:\n   .05% THD @ 1KHz .4V p-p output\n   1.9mA current draw(~370 Hr 9V Alkaline life)\n   26.4dB gain 3dB BW: 38Hz to 12KHz\n   Z-out= 387 Ohm @ 1KHz\n   1.2µV input referred noise from 10Hz to 20KHz(with voltage source input)\n   11 Parts: 4 C's, 2 Q's, 7 R's
.model ElectretMic D(Ron=1.15K Ilimit=400u)
.model 2N5458 NJF(Beta=488.9u Betatce=-.5 Rd=1 Rs=1 Lambda=3.167m Vto=-2.882
+ Vtotc=-2.5m Is=181.3f Isr=1.747p N=1 Nr=2 Xti=3 Alpha=2.543u Vk=152.2
+ Cgd=4p M=.3114 Pb=.5 Fc=.5 Cgs=4.627p Kf=4.284E-18 Af=1)
.backanno
.end
* Z:\mnt\design.r\spice\examples\Hartly.asc
J1 N003 N004 0 2N5484
V1 N005 0 10.
C4 N002 N001 250p
L4 N003 N005 1m Rser=100
L2 0 N002 30µ
L1 N001 0 30µ
C1 N002 N003 500p
C2 N001 N004 30p
D2 0 N004 1N4148
L3 0 out 3µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NJF NJF
.model PJF PJF
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.jft
.tran 250µ startup
K1 L1 L2 L3 1.
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\Howland.asc
V1 +V 0 +15
V2 -V 0 -15
R1 N002 N001 1K
R2 N001 IN 1K
V3 IN 0 SINE(0 1 1K)
R3 N002 N003 1K
R4 N003 0 1K
Rload N003 0 {x}
XU2 N003 N001 +V -V N002 LT1001
.tran 3m
.step param X list 1 10 100 1K
* Iout = V(in)/1K
* This example schematic is supplied for informational/educational purposes only.
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\IdealTransformer.asc
V1 N002 0 PULSE(0 1 0 10n 10n 5u 10u)
R1 N003 N002 1
G1 0 N001 N003 0 1
G2 0 N001 N004 0 {1/N}
G3 N003 0 N001 0 1
G4 N004 0 N001 0 {1/N}
R2 N001 0 1G
R3 N004 0 100
.tran 100u
* This example schematic is supplied for informational/educational purposes only.
* A ideal transformer with two windings.\nWinding ratio specified with parameter N
.param N=10 ; turns ratio
.backanno
.end
* Z:\mnt\design.r\spice\examples\IGBT.asc
Z1 N001 N002 0 NIGBT
V1 N001 0 0
V2 N002 0 0
.model NIGBT NIGBT
.dc V1 0 25 1m V2 0 20 5
.backanno
.end
* Z:\mnt\design.r\spice\examples\ISO16750-2_example.asc
XU1 N001 0 4-6-3_12V_StartingProfile
XU2 N002 0 4-6-3_24V_StartingProfile
.tran 0 20 0 1m
* For documentation see:\n  LTspice Models of ISO 7637-2 & ISO 16750-2 Transients\n  http://www.linear.com/solutions/7719
* ISO 16750-2 Transients
.lib ISO16750-2.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\ISO7637-2_example.asc
XU2 N002 0 Pulse1_24V
XU1 N001 0 Pulse1_12V
.tran 0 10 0 1m
* For documentation see:\n  LTspice Models of ISO 7637-2 & ISO 16750-2 Transients\n  http://www.linear.com/solutions/7719
* ISO 7637-2 Transients
.lib ISO7637-2.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\Linkwitz.asc
E1 N009 0 EQ 0 1
C1 OUT N009 {Cspk} Rser={Rspk}
L1 OUT 0 {Lspk} Rser=0
V1 IN 0 ac 1
R1 N005 IN {R1}
R2 N001 N005 {R1}
R3 N004 IN {R2}
R4 N002 N001 {R2}
R5 N003 N001 {R3}
R6 EQ N003 {R3}
C2 EQ N002 {C2}
C3 N001 N004 {C2}
C4 N005 0 {C1}
C5 N003 0 {C3}
V2 N007 0 {R1/1K}
V3 N010 0 {R2/1K}
V4 N012 0 {R3/1K}
V5 N008 0 {C1/1u}
V6 N011 0 {C3/1u}
V7 N006 0 {Vb}
XU1 0 N001 NC_01 NC_02 EQ level.1 Avol=1Meg GBW=10Meg Slew=10Meg ilimit=25m rail=0 Vos=0 phimargin=45 en=0 enk=0 in=0 ink=0 Rin=500Meg
.param Vb  = Vas / ((Qtc/Qts) * (Qtc/Qts) - 1.)
.param Fc   = Fs * sqrt(( Vas/Vb) + 1.)
.param Lspk  = 1
.param Cspk  = 1. / (39.47842 * Fc * Fc * Lspk)
.param Rspk  = 6.2831853 * Fc / Qtc
.param Fs =95
.param Qts=0.472
.param Vas=0.04481
.ac oct 10 10 10K
.param k   = (Fc0/Fcx-Qt0/Qtx)/(Qt0/Qtx-Fcx/Fc0)
.param R1  = (1/(2*pi*Fc0*C2*(2*Qt0*(1+k))))
.param R2  = 2*k*R1
.param R3  = R1*(Fc0/Fcx)**2
.param C1  = C2*(2*Qt0*(1+k))**2
.param C3  = C1*(Fcx/Fc0)**2
;.param gain=40*Log10(Fc0/Fcx) ; FYI
* Linkwitz-Riley Transform: equalize a driver in a sealed box to a different Q and cutoff frequency
* Driver Characteristics
* Sealed Box
* Plot V(eq) to see Linkwitz transfer function\nPlot V(out)/V(eq) to see speaker transfer function\nPlot V(out) for net transfer function
* Voltage to Sound Pressure Level Equiv. Circuit
* This example schematic is supplied for informational/educational purposes only.
* This is the theory of the PA system used in the 2015 World Circuit Seminar\nTour except (i) the electronics I traveled with include baffle step\ncompensation (ii) the microphone aperture was adjusted to add\n4dB @ 16kHz to enhance sibilance and (iii) the drivers were a vertical array.
* These voltage sources read\nout the component values to\nimplement the equalizer
* Sealed box\nvolume in same\nunits as Vas
* Input Parameters
.param Qtc = 0.7071
* Input parameter
* Input parameters appropriate\nfor the Fountek FR88EX\n 3" Full Range Al cone
.param C2=.047u
.param Fc0 = Fc      ; Fc untransformed
.param Qt0 = Qtc     ; Qtc untransformed
.param Fcx = 80       ; Fc transformed(chosen on spectral analysis of my voice)
.param Qtx = 0.7071 ; Qtc transformed
.lib UniversalOpamps2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\LM308.asc
Q1 N019 2 3 0 NP
Q2 N019 3 2 0 NP
Q3 N017 2 N025 0 SB
Q4 N021 3 N026 0 SB
Q5 N028 N030 N031 0 SB
Q6 N008 N015 N017 0 SB
Q7 1 N015 N021 0 SB
R1 N026 N028 2K
R3 7 N007 20K
Q8 N012 N008 N004 0 PN
Q9 N008 N008 N006 0 PN
R4 7 N004 10K
R5 7 N006 20K
Q10 N011 1 N004 0 PN
Q11 1 1 N007 0 PN
R6 N031 N032 6.4K
R7 N025 N028 2K
R8 N019 N020 50K
R9 N030 N032 60K
Q12 N001 N027 N030 0 SB
Q14 4 N028 N020 0 PN
Q15 N012 N012 N014 0 NP
Q16 N011 N012 N014 0 NP
R2 7 N003 10K
Q17 N015 N001 N003 0 PN
Q18 N015 N015 N020 0 SB
R10 8 N011 5.6K
C1 8 1 10p
Q13 N001 N018 N022 0 SB
R11 N018 N027 940
R12 N032 N033 500
R13 N022 N033 20K
Q19 N027 N022 N033 0 NP
J1 N001 4 N018 NJ
R14 N033 4 1K
R15 N023 N022 20K
Q20 N001 N001 7 0 PN
Q21 N002 N001 7 0 PN
Q22 7 N002 N009 0 SB
Q23 N009 N011 N014 0 NP
R16 N002 N005 2K
Q24 N005 N002 N013 0 SB
Q25 4 N014 N013 0 PN
Q26 N005 N010 6 0 SB
Q27 7 N005 N010 0 SB
Q28 4 N014 N016 0 PN
R17 N010 N016 240
R18 N010 6 90
Q29 N014 N023 N029 0 SB
V1 7 0 +15
V2 4 0 -15
R19 N029 4 820
R20 6 2 10K
R21 2 0 1K
R22 3 N024 1K
V3 N024 0 SINE(0 1.2 1K)
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model NJF NJF
.model PJF PJF
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.jft
* IN-
* IN+
.tran 10m startup
.model NJ NJF
.model NP NPN(BF=125 Cje=.5p Cjc=.5p Rb=500)
.model PN LPNP(BF=25 Cje=.3p Cjc=1.5p Rb=250)
.model SB NPN(BF=5000 Cje=1p Cjc=1p Rb=500)
* This example schematic is supplied for informational/educational purposes only.
* OUT
* V+
* V-
.backanno
.end
* Z:\mnt\design.r\spice\examples\LM741.asc
Q1 N001 3 N008 0 NP
Q2 N001 2 N009 0 NP
Q5 N011 N010 N009 0 PN
Q6 N013 N010 N008 0 PN
Q7 N013 N016 N018 0 NP
Q8 N011 N016 N019 0 NP
Q3 7 N013 N016 0 NP
Q4 N001 N001 7 0 PN
R1 N018 4 1K
R2 N016 4 50K
R3 N019 4 1K
Q9 N010 N001 7 0 PN
Q10 N002 N002 7 0 PN
Q11 N003 N002 7 0 PN
Q12 N014 N014 4 0 NP
Q13 N010 N014 N020 0 NP
R4 N020 4 5K
Q14 N003 N004 N007 0 NP
Q15 N007 N015 N017 0 NP
Q16 N007 N011 N015 0 NP
R5 N015 4 50K
R6 N017 4 50
Q17 N011 N017 4 0 NP
C1 N003 N011 30p
R7 N007 N004 7.5K
R8 N003 N004 4.5K
Q18 7 N003 N005 0 NP
Q19 4 N007 N012 0 PN
R9 N005 6 25
R10 6 N012 50
Q20 N003 N005 6 0 NP
V1 4 0 -15
V2 7 0 15
R11 6 2 10K
R12 2 0 1K
V3 N006 0 SINE(0 1 1K)
R13 N002 N014 39K
R14 3 N006 10K
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
* IN+
* IN-
* OUT
.tran 10m
* This example schematic is supplied for informational/educational purposes only.
* V-
* V+
.model NP NPN(BF=125 Cje=.5p Cjc=.5p Rb=500)
.model PN LPNP(BF=25 Cje=.3p Cjc=1.5p Rb=250)
.backanno
.end
* Z:\mnt\design.r\spice\examples\LM78XX.asc
Q1 IN N005 N008 0 NP
Q2 IN N002 N005 0 NP
R1 N008 OUT .3
R2 N005 N008 2K
R3 OUT N010 {Rx}
R4 N010 0 2.6K
Q3 N016 N018 0 0 NP
Q4 N001 N001 IN 0 PN
R5 N013 N016 4K
R6 N002 N013 1K
Q5 N021 N021 0 0 NP
R7 N018 N021 4K
Q6 N016 N015 N018 0 NP
C1 N016 N015 20p
Q7 N015 N020 N022 0 NP
R8 N022 0 1K
R9 N011 N015 17K
Q8 OUT N010 N011 0 NP
Q9 N002 N007 OUT 0 NP
Q10 N002 N009 0 0 NP
Q11 N011 N017 N020 0 NP
R10 N020 0 12.1K
R11 N009 0 200
R12 N006 N009 3.4K
Q12 N017 N019 0 0 NP
R13 N014 N017 26
R14 N012 N014 1.9K
Q13 N012 N014 N019 0 NP
R15 N019 0 1.2K
Q14 N001 N010 N012 0 NP
R16 N001 N012 30K
Q15 IN N004 N006 0 NP
D1 0 N004 6.3V
R17 N008 N007 230
D2 N007 N003 DZ
R18 IN N003 10K
Q16 N004 N001 IN 0 PN
Q17 N002 N001 IN 0 PN
C2 OUT 0 1µ
Rload OUT 0 8
V1 IN 0 PWL(0 0 10m 35)
Q18 0 N016 N013 0 PN
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model 6.3V D(BV=6.3)
.model DZ D(BV=3.5)
.model NP NPN(BF=125 Cje=.5p Cjc=.5p Rb=500)
.model PN LPNP(BF=25 Cje=.3p Cjc=1.5p Rb=250)
.tran 10m
;.param Rx 905 ; 5V
;.param Rx 5.78K ; 12V
;.param Rx 7.87K ; 15V
* This example schematic is supplied for informational/educational purposes only.
.step param Rx list 905 5.78K 7.87K
.backanno
.end
* Z:\mnt\design.r\spice\examples\logamp.asc
R1 N001 IN 1K
XU1 N001 0 N002 opamp Aol=100K GBW=10Meg
XU2 N003 N004 OUT opamp Aol=100K GBW=10Meg
C1 N002 N001 30p
D1 N002 N001 1N4148
Q1 N001 0 N002 0 2N3904
Q2 N004 N004 N002 0 2N3904
I1 0 N004 100µ
R2 N003 0 1K
R3 OUT N003 15K
B1 IN 0 V=exp(time-7)
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 10
.include opamp.sub
.options maxstep=2m
* Log amp
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\LoopGain.asc
V1 +V 0 15
I1 0 N003 AC 1
V3 N003 N002 0
V4 N003 N004 0
R1 N004 0 100
R2 N001 0 1K
R3 N004 N001 1K
C1 N004 N001 3p
XU1 0 N001 +V -V N002 LT1001
R5 N005 0 1K
R6 Y N005 1K
C2 Y N005 3p
V5 -V 0 -15
XU2 0 N005 +V -V X LT1001
R4 Y 0 100
V2 Y X AC 1
.ac dec 30 .1 100Meg
* Elements added to \ncompute current gain\nGi=I(V3)/I(V4)
* Element added to \ncompute voltage gain\nGv=-V(x)/V(y)
* Here the open loop gain is determined from the closed loop system[1].\nThe voltage gain and current gain are independently measured in\ntwo circuits identical except for the elements inserted into\nthe loop to make the measurements.  Then the open loop gain\ncan be plotted by plotting the quantity:\n \n((I(V3)/I(V4))*(-V(x)/V(y))-1)/((I(V3)/I(V4))+(-V(x)/V(y))+2)\n \nAlternatively, you can add the lines\n.func Gi()=I(V3)/I(V4)\n.func Gv()=-V(x)/V(y)\n.func middlebrook(x,y) = (x*y-1)/(x+y+2)\nto your plot.defs file and then plot the quantity\nmiddlebrook(Gi(),Gv())
* This example schematic is supplied for informational/educational purposes only.
* 1] Middlebrook, R.D., "Measurement of Loop Gain in Feedback Systems", Int. J. Electronics, vol 38, No. 4, pp. 485-512, 1975
* See the example file LoopGain2.asc for an improved technique.
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\LoopGain2.asc
V1 +V 0 15
R1 x 0 100
R2 N001 0 1K
R3 x N001 1K
C1 x N001 3p
XU1 0 N001 +V -V N002 LT1001
V5 -V 0 -15
Ii 0 x AC {u(prb)}
Vi x N002 AC {u(-prb)}
.ac dec 30 .1 100Meg
* Here the open loop gain is determined from the closed loop system[1].\nThe open loop gain can be plotted by plotting the quantity:\n \n-1/(1-1/(2*(I(Vi)@1*V(x)@2-V(x)@1*I(Vi)@2)+V(x)@1+I(Vi)@2))\n \nAlternatively, you add the following line to your plot.defs file:\n.func T.et.al() -1/(1-1/(2*(I(Vi)@1*V(x)@2-V(x)@1*I(Vi)@2)+V(x)@1+I(Vi)@2))\nAnd then plot simply T.et.al()\n \nThis is an improvement over the technique shown in LoopGain.asc \nbecause it (i) accounts for reverse feedback(it doesn't even\nmatter if you reverse the direction of the probe -- you still compute\nthe same open loop response) and (ii) the inserted probe elements\nresult in a smaller, sparser circuit matrix.
* This example schematic is supplied for informational/educational purposes only.
* [1] Michael Tian, V. Visvanathan, Jeffrey Hantgan, and Kenneth Kundert,\n    "Striving for Small-Signal Stability", IEEE Circuits and Devices Magazine,\n     vol. 17, no. 1, pp. 31-41, January 2001.
.step param prb list -1 1 ; set prb=0 to turn off probe
* Probe elements added to  inject\nsignals to measure the open loop\nresponse from the closed loop system
* This example is based on posts contributed by Frank Wiedmann to the independent users' group at http://groups.yahoo.com/group/LTspice
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\LT3001.asc
V1 IN 0 24
L1 IN N002 40µ Rser=500m Cpar=1p
L2 0 N001 4.4µ Rser=20m Cpar=.2p
R3 N002 N003 154K
D1 N001 OUT MBRS360
C1 OUT 0 100µ V=10 Irms=2.2 Rser=0.025 Lser=0 mfg="KEMET" pn="T520V107M010ASE025" type="Tantalum"
Rload OUT 0 5
XU1 IN 0 N003 N002 IN LT3001
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
K1 L1 L2 1
.tran 5m startup
.lib LT3001.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\LT3002.asc
V1 IN 0 24
C1 N004 0 1µ
L1 IN N002 9µ Rser=36m
L2 0 N001 1µ Rser=7m
D1 N001 OUT B520C
C2 OUT 0 220µ
C3 IN N002 470p Rser=39
R1 N002 N003 154K
R2 N005 0 10K
R3 N005 N006 115K
Rload OUT 0 1.7
XU1 IN N004 IN 0 N002 N003 N005 N006 LT3002
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
K1 L1 L2 1
.tran 7m startup
.lib LT3002.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\LT3089.asc
R1 N001 0 1K
R2 N002 0 1K
R3 N004 0 30.1K
R4 OUT N003 5.1k
V1 IN 0 5
C1 OUT 0 10µ V=6.3 Irms=0 Rser=0.001 Lser=0 mfg="TDK" pn="C3216X5ROJ106M" type="X5R"
Rload OUT 0 1.875
XU1 N003 N004 N002 OUT N001 IN LT3089
C2 N004 0 0.01µ
R5 OUT 0 390
C3 IN 0 1µ
.tran .1 startup
.lib LT3089.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\LT3094.asc
V2 IN 0 -5
R1 0 N001 33.2K
R2 0 N002 3.75k
R4 OUT N006 475k
R6 N006 0 50k
R3 N004 N003 100K
Rload OUT 0 16.6
C2 OUT 0 10µ
C1 0 N001 4.7µ
R5 N005 0 100K
XU1 IN MP_01 N003 N004 N006 N002 N005 N001 0 OUT OUT LT3094
V1 N003 0 3.3
.tran 500m startup
.lib LT3094.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\LT3748.asc
R1 N005 0 56.2K
V1 IN 0 48
C1 N008 N007 4.7n
C2 0 N012 4.7µ
R2 N004 N003 243K
R3 N006 0 6.04K
L1 IN N004 60.8µ Rpar=5K
L2 0 N001 3.8µ Rpar=5K
C3 OUT 0 100µ
D1 N001 OUT 30BQ060
R4 N007 0 10K
C4 N010 0 2n
R5 IN N002 412K
R6 N002 0 15.4K
XU1 0 MP_01 MP_02 N009 IN N012 N002 MP_03 MP_04 N010 N011 N008 N003 N006 N005 LT3748
M§Q1 N004 N009 N011 N011 Si4490DY
R7 N011 0 33m
Rload OUT 0 6
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K1 L1 L2 1
.tran 2.5m startup
.lib LT3748.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\LT3932-1.asc
V1 IN 0 20
R1 N010 0 28.7K
R2 N011 0 45K
C2 N012 P001 250p
C3 0 N001 1µ
C4 N002 N003 100n
L1 N003 OUT 8.2µ Rser=10m
C5 OUT 0 4.7µ
R3 OUT N006 50m
D1 N009 0 LXHL-BW02 n=3
M1 N009 N007 N006 N006 IRF7343P
R4 OUT N005 110K
R5 N005 0 10K
C1 N004 0 1µ
C6 N008 0 22n
XU1 N001 N002 N003 OUT N005 OUT N006 N007 NC_01 0 N012 N011 N010 N008 0 NC_02 N004 N004 N004 IN IN LT3932-1
R6 P001 0 10k
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m startup
.lib LT3932-1.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\LT3932.asc
V1 IN 0 20
R1 N010 0 28.7K
R2 N011 0 45K
C2 N012 0 250p Rser=10K
C3 0 N001 1µ
C4 N002 N003 100n
L1 N003 OUT 8.2µ Rser=10m
C5 OUT 0 4.7µ
R3 OUT N006 50m
D1 N009 0 LXHL-BW02 n=3
M1 N009 N007 N006 N006 IRF7343P
R4 OUT N005 110K
R5 N005 0 10K
XU1 N001 N002 N003 OUT N005 OUT N006 N007 NC_01 0 N012 N011 N010 N008 0 NC_02 N004 N004 N004 IN IN LT3932
C1 N004 0 1µ
C6 N008 0 22n
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m startup
.lib LT3932.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\LT3934S.asc
V1 IN 0 20
C1 N008 0 1n
R1 N010 0 28.7K
R2 N011 0 45.3K
C2 N013 0 100p
C3 0 N001 1µ
L1 N002 OUT 2.2µ Rser=10m
C5 OUT 0 2.2µ
R3 OUT N006 25m
D1 N009 0 LXK2-PW14 n=2
M1 N009 N007 N006 N006 IRF7343P
R4 OUT N004 140K
R5 N004 0 10K
V2 N005 0 1.5
XU1 N001 NC_01 N002 OUT N004 OUT N006 N007 NC_02 0 N012 N011 N010 N008 0 NC_03 N005 N003 N003 IN IN LT3934S
R6 N012 N013 10k
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 500u startup
.lib LT3934S.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\LT3935.asc
V1 IN 0 12
C1 N007 0 1n
R2 N008 0 45.3K
C2 N010 0 100p
C3 0 N001 1µ
C4 N002 N003 100n
L1 N003 OUT 2.2µ Rser=10m
C5 OUT 0 4.7µ
R3 OUT N006 68m
D1 N006 0 LXK2-PW14 n=1
R4 OUT N005 80.6K
R5 N005 0 10K
XU1 N001 N002 N003 OUT N005 OUT N006 MP_01 NC_02 0 N009 N008 0 N007 0 NC_03 N004 N004 N004 IN IN LT3935
R1 N009 N010 10K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 300u startup
.lib LT3935.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\LT3950.asc
V1 IN 0 12
L1 IN N001 6.8µ Rser=193m
D1 N001 OUT PMEG6010AED
C1 OUT 0 4.7µ Rser=1m
C2 N005 0 1µ
R2 N010 0 49.9k
M1 N007 N006 N004 N004 Si7489DP
R3 OUT N004 0.75
XU1 OUT N004 N006 0 N003 N001 N002 N008 N005 IN 0 N010 IN N005 N005 0 LT3950
R4 OUT N002 1Meg
R5 0 N002 41.2k
R6 N009 N008 62k
C5 N009 0 270p
R7 N005 N003 100k
D2 N007 0 LXHL-BW02 n=8
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran .8m startup
.lib LT3950.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\LT8392.asc
C1 N017 0 47n
C2 N020 0 27n
V1 IN 0 12
R1 N004 N005 1m
C3 N009 N004 .1µ
M§Q1 IN N002 N004 N004 BSC100N06LS3
M§Q2 N004 N007 0 0 BSC100N06LS3
L1 N005 N006 3µ Rser=3m
R2 N001 OUT 5m
M§Q3 N001 N003 N006 N006 BSC050NE2LS
M§Q4 N006 N008 0 0 BSC050NE2LS
C4 N006 N010 .1µ
R3 N019 0 226k
R4 OUT N016 110K
C5 N012 0 4.7µ
C6 N015 0 .47µ
R5 N016 0 10K
R6 _PGOOD N012 100K
R7 N011 0 100k
R8 IN N011 130k
C7 OUT 0 470µ Rser=15m
R9 N018 N020 12K
C8 IN 0 120µ x4
Rload OUT 0 1.5
C9 N001 0 470µ Rser=15m
R10 N017 N015 100K
XU1 N007 N009 N004 N002 N004 N005 IN N012 N011 0 N015 N015 N015 N013 N014 NC_01 _PGOOD N017 N016 N018 N019 0 N001 N001 N003 N006 N010 N008 0 LT8392
C10 N013 N014 1µ Rser=15m
R11 N013 N001 100
R12 N014 OUT 100
C11 N001 0 1µ
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 12m startup
* LT8392 - 60V Synchronous 4-Switch Buck-Boost Controller with Spread Sprectrum\nHigh Efficiency 96W (12V, 8A) Buck-Boost Regulator\nInput: 6V to 36V       Output: 12V @ 8A, Fsw = 200kHz
.lib LT8392.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\LTC1998.asc
R1 N004 VHA 850k
R2 VHA VTHA 100k
R3 VTHA 0 50k
V2 N004 0 10
V3 VL 0 3
V1 N001 0 5
C§BATTERY BATT 0 500µ
R4 N002 N001 30k
S1 N002 BATT N003 0 CHARGER
C3 OUT 0 0.1µ
XU1 BATT 0 VTHA VHA VL OUT LTC1998
R6 N005 0 200k
S2 BATT N005 OUT 0 LOADSW
B1 N003 0 V=V(BATT)*V(OUT)/V(VL)
.tran 100 startup
.model CHARGER SW(Ron=1G Roff=1 Vt=2.1 Vh=2)
.model LOADSW SW(Ron=1 Roff=1G Vt=2.5)
.lib LTC1998.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\LTC3307B.asc
L1 N002 OUT 150n Rser=3m
R1 OUT N003 56.2k
V1 IN 0 5
R2 N003 0 10k
C1 OUT 0 10µ Rser=2m
R4 OUT N001 500K
C3 OUT N003 6.8p
Rload OUT 0 1.2
XU1 IN IN N002 N003 0 0 IN N001 0 LTC3307B
.tran 1.5m startup
.lib LTC3307B.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\LTC3308B.asc
L1 N002 OUT 150n Rser=3m
R1 OUT N003 56.2k
V1 IN 0 5
R2 N003 0 10k
C1 OUT 0 10µ Rser=2m
R4 OUT N001 500K
C3 OUT N003 6.8p
Rload OUT 0 0.85
XU1 IN IN N002 N003 0 0 IN N001 0 LTC3308B
.tran 1.5m startup
.lib LTC3308B.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\LTC3315B.asc
L1 N002 OUT1 240n Rser=2m
R1 OUT1 N003 140K
V1 IN 0 4
R2 N003 0 100K
C1 OUT1 0 22µ Rser=5m
C3 OUT1 N003 3.3p
Rload1 OUT1 0 .8
R3 OUT1 N001 500K
L2 N004 OUT2 240n Rser=2m
R4 OUT2 N005 140K
R5 N005 0 100K
C2 OUT2 0 22µ Rser=5m
C4 OUT2 N005 3.3p
Rload2 OUT2 0 .8
XU1 IN IN N002 N003 0 N005 IN N001 0 N004 LTC3315B
.tran 1.5m startup
.lib LTC3315B.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\LTC4238.asc
V1 IN 0 PWL(0 0 10u 0 1m 48)
R1 IN FLT# 93.1k
R2 FLT# OV 3.01k
R3 OV 0 4.22k
Rsns1 sense1- IN .2m
R6 N002 G1 10
R8 OUT VDSFB 360k
R9 OUT FB 62k
R10 FB 0 5.23k
R11 IntVcc N005 59k
R12 N005 0 44.2k
C2 IntVcc 0 .1µ
C3 tmrfet 0 1.5µ
C5 FLT# 0 .1µ
M1 sense1- N002 OUT OUT IPT015N10N5
R14 N003 G2 10
R5 N001 G1 10
M3 sense2- N003 OUT OUT PSMN7R6100BSE
R18 IntVcc PG 10k
Rsns2 sense2- IN 4m
M2 sense1- N001 OUT OUT IPT015N10N5
C4 tmr 0 180p
CL OUT 0 2400µ
S1 0 OUT PG 0 LD
XU1 sense1- IN sense2- IN IN MP_01 FLT# OV comm tmr tmrfet N005 N004 IntVcc IntVcc FB 0 FLT# PG MP_02 VDSFB OUT G2 G1 LTC4238
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1
.model LD SW(Ron=4 Roff=1000 vt=.5 vh=-200m)
.lib LTC4238.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\LTC6902.asc
XU1 PH DIV PH OUT1 OUT2 OUT3 OUT4 0 N001 N002 LTC6902
V1 PH 0 5
R1 PH N002 10K
R2 PH N001 10K
.tran .5m
.lib LTC6902.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\LTC7132.asc
V1 IN 0 12
C1 0 N001 1µ
C2 N004 N002 .1µ
D1 N001 N002 CMDSH2-3
C3 N006 OUT1 .22µ
R1 N004 N006 931
C5 OUT1 0 330µ x2 Rser=5m
R2 OUT1 0 .05
L1 N005 OUT0 .33µ Rser=.32m
D2 N001 N003 CMDSH2-3
C8 N007 OUT0 .22µ
C9 OUT0 0 330µ x2 Rser=5m
R12 OUT0 0 .06
L2 N004 OUT1 .33µ Rser=.32m
XU1 OUT0 0 N006 OUT1 N011 N009 N007 OUT0 MP_01 MP_02 N017 MP_03 MP_04 MP_05 MP_06 MP_07 N018 N016 MP_08 MP_09 N013 N012 NC_10 N014 N015 MP_11 MP_12 N019 N008 N010 0 OUT1 NC_13 N004 MP_14 N002 MP_15 N001 IN 0 0 MP_16 N003 MP_17 N005 MP_18 MP_19 NC_20 0 LTC7132 VIN_ON=5.5 VIN_OFF=5 Vout_0=1.6 Vout_1=2.5 Ilim0_range=0 Ilim1_range=0 OC_limit0=1 OC_limit1=1 Mode_ll=2 Fault_response=0 Retry_delay=.1m gm0=3m gm1=3m Rth0=5K Rth1=5K LowDcr=1 Freq=500K PHs_0=0 PHs_1=180 Ton0_delay=.3m Ton0_rise=.5m Ton1_delay=.3m Ton1_rise=.5m Toff0_delay=.2m Toff0_fall=.3m Toff1_delay=.2m Toff1_fall=.3m Vout0_range=0 Vout1_range=0 Sync=0
C7 N005 N003 .1µ
R3 N007 N005 931
C4 N009 0 220p
C6 N011 0 4700p
C10 N008 0 220p
C11 N010 0 2200p
R4 N016 N019 10K
R5 N018 N019 10K
R6 N017 N019 4.99K
C12 N019 0 1µ
R7 N013 0 17.8K
R8 N015 N013 20K
R9 N012 0 7.32K
R10 N015 N012 24.9K
R11 0 N014 11.3K
R13 N015 N014 24.9K
C13 N015 0 1µ
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran  1.2m startup
* Please read the following notes carefully since the model behaves differently from the user \ninterface for the LTC7132.\n \n(1) PMBus communication and memory address related functions and pins are not modeled.\n \n(2) Changes to parameter values while the simulation is running will not take effect unless the\nsimulation is stopped and restarted. This is different from the way the part operates which will\nrespond to the changes while running.  \n \n(3) Share_clk is not modeled. The default time reference of LTspice is used as the common time \nbase for all time-related parameters.\n \n(4)The following parameters can be defined by right-clicking on the LTC7132 symbol.\nThe nomenclature used here differs from the one in the data sheet. If any value of these parameters is\nset beyond the scope described in the data sheet, the resulting simulation will not be meaningful.\n \n     VIN_ON & VIN_OFF -- in volts, set the unit start/stop input voltages; \n     Freq -- in Hz, sets switching frequency as one of values of 250k, 350k, 425k, 500k, 575k, 650k, \n                 750k,1000k. Freq_cfg pin needs to float or short to VDD25, to make the value be in effect;\n     PHs_0 & PHs_1 -- in degree, set phase angle related to SYNC signal. \n                Certain combinations are restricted as in data sheet. Phase_cfg pin needs to float or \n                short to VDD25, to make the value be in effect;  \n     Ton0_delay & Ton0_rise; Ton1_delay & Ton1_rise -- in sec, set delay and soft-start timers for \n                channel0 and channel1. Initialization time is not modeled; \n     Toff0_delay & Toff0_fall; Toff1_delay & Toff1_fall -- in sec, set delay and soft-off timers for \n                channel0 and channel1;\n     Vout_0 & Vout_1 -- in volt, set output voltages respectively. Vout_cfgn pin needs to float or \n                short to VDD25, to make the value be in effect;\n     Vout0_range & Vout1_range -- set maximum output range, with value 0\n                for 4.096V (CH0) and 5.5V (CH1), value 1 for 2.75V;\n     Ilim0_range & Ilim1_range -- set maximum sensed peak current range, with value 0\n               for low (45.14mV), and 1 for high (81.25mV);\n     OC_limit0 & OC_limit1 -- set ratio of peak current limit to the maximum value defined by Ilimit_range. \n               It must be one of values: 0.5, 0.572, 0.642, 0.714, 0.786, 0.858, 0.928, 1;\n     Mode_II -- sets light load operation mode: 0 for discontinuous, 1 for forced continuous;\n     Fault_response -- sets the response mode of the LTC7132 to occuring faults:\n              0 for ignore, 1 for latch up, 2 for Hiccup after Retry_delay time;\n     Retry_delay -- in sec, sets the timer before the LTC7132 turns on after a fault;\n     gm -- transconductance of the error amplifier. It must be between 1m mho and 5.73m mho;\n     Rth -- Compensation resistor. It must be set between 0k ohms and 62k ohms;\n     LowDCR -- set to 1 if DCR is below 1m ohm and make RC = L/(5*DCR), set to 0 if DCR is above \n               1m ohm and make RC = L/DCR.
.lib LTC7132.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\LTM8083.asc
V1 IN 0 12
R6 OUT N002 100k
R7 N002 0 9.09k
C10 N001 0 10µ Rser=2m
C11 N001 OUT 0.1µ
C12 OUT N002 100p
C13 N005 0 2.2µ
R8 N001 OUT 0.1
R10 N007 0 14.3k
C14 N006 0 0.01µ
R13 IN N003 121k
R14 N003 0 61.9k
Rload OUT 0 24
R2 IN N004 590k
R3 N004 0 61.9k
XU1 IN MP_01 IN N005 N003 N004 0 MP_02 MP_03 NC_04 N001 OUT NC_05 MP_06 N006 N002 NC_07 N007 NC_08 MP_09 N001 MP_10 MP_11 MP_12 MP_13 MP_14 MP_15 MP_16 0 LTM8083
.tran 1.6m startup
.lib LTM8083.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\LTZ1000.asc
XU2 N001 N006 +V 0 N004 LT1013
R1 OUT N002 70K
R2 N009 0 120
R3 N004 N003 1K
Q1 +V N003 N005 0 2N3904
V1 +V 0 15
C1 N010 N005 .1µ
R4 N006 N010 1Meg
D1 N011 0 1N4148
D2 N008 OUT 1N4148
R5 OUT N001 70K
R6 N007 N006 10K
R7 OUT N007 13K
R8 N007 0 1K
C2 N002 0 .002µ
C3 N001 0 .1µ
R9 N009 N005 {R}
XU1 N005 N011 OUT N009 N002 N007 0 N001 LTZ1000
XU3 N002 N009 +V 0 N008 LT1013
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 1000 startup
.meas out param V(out) ; final value of V(out)
.options numdgt=15 measdgt=10 plotwinsize=0
.temp -30 -20 -10 0 10 20 30 40
.step param R list 300K 400K 500K
* A lengthy .tran often gives more accurate DC information than a .op.\nTo see drift vs temp, type Ctrl-L, right click=>Plot .step'ed .meas data\nDrift is minimal for R=400K
.lib LTC.lib
.lib LTZ1000.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\LTZ1000A.asc
R1 OUT N001 70K
R2 N005 0 120
V1 +V 0 15
D1 N006 0 1N4148
D2 N004 OUT 1N4148
C2 N001 0 .022µ
V2 N002 0 pulse(0 10 0 1 1 500 1000)
R3 OUT N003 {R}
XU1 N002 N006 N003 N005 N001 NC_01 0 NC_02 LTZ1000A
XU2 N001 N005 +V 0 N004 LT1006
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 0 3000 10 startup
.step param R list 50 100 150
.options numdgt=15 measdgt=10 plotwinsize=0
.lib LTC.lib
.lib LTZ1000.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\MC1648.asc
Q1 Vcc1 N001 OUT 0 NP
R1 OUT 0 300
Q2 N001 N004 N005 0 NP
Q3 Vcc1 N003 N005 0 NP
R2 Vcc1 N001 400
R3 N005 0 1K
R4 Vcc1 N003 2K
R5 N010 0 1K
Q4 N003 Tank N010 0 NP
Q5 AGC N010 N012 0 NP
D1 AGC N007 DD
R6 N012 0 600
Q6 Vcc1 Tank N006 0 NP
Q7 Tank Bias N006 0 NP
R7 N007 0 25K
Q8 N009 N007 0 0 NP
R8 N006 N009 200
Q9 Vcc1 N002 N004 0 NP
D2 N011 0 DD
R9 N008 0 1K
R10 N002 N004 2K
R11 Vcc1 N002 2K
Q11 N004 Bias N008 0 NP
R12 Vcc1 Bias 1K
R13 Vcc1 AGC 25K
C1 AGC 0 .1µ
V1 Vcc1 0 5
C2 Bias 0 .1µ
L1 Tank Bias 1µ
C3 Tank Bias 10p
D3 Bias N011 DD
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model DD D(Rs=20 Cjo=5p)
.model NP NPN(Bf=150 Cjc=3p Cje=3p Rb=10)
.tran 0 1.9m 0 1u startup
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\MeasureBW.asc
Q1 OUT N002 N003 0 2N3904
R3 N003 0 1K
V3 IN 0 AC 1
R1 0 N002 10K
C1 N002 IN 1µ
R2 N002 N001 100K
V1 N001 0 9
C2 N003 0 20µ
R4 N001 OUT 20K
C3 N002 OUT 100p
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.ac oct 10 1 10Meg
* This example schematic is supplied for informational/educational purposes only.
.measure tmp max mag(V(out))
.measure BW trig mag(V(out))=tmp/sqrt(2) rise=1 targ mag(V(out))=tmp/sqrt(2) fall=last
* Example of using a .measure script to measure the 3dB bandwidth of a response.\nExecute View=>SPICE Error Log after running the simulation to see the output of the\n.measure statements.
.backanno
.end
* Z:\mnt\design.r\spice\examples\MonteCarlo.asc
C1 OUT 0 {mc(1n, tol)}
V1 IN 0 AC 1
L1 OUT 0 {mc(10u, tol)}
C2 N001 0 {mc(1n, tol)}
L2 N001 0 {mc(10u, tol)}
R1 N001 IN 141
R2 0 OUT 141
L3 N002 N001 {mc(40u, tol)}
C3 OUT N002 {mc(250p, tol)}
.ac oct 100 300K 10Meg
.step param X 0 20 1 ; a dummy paramter to cycle Monte Carlo runs
.param tol=.05 ; +/- 5% component tolerance
* Monte Carlo Simulation in LTspice
* mc(val, tol) is a function that uses a random number generator \n                     to return a value between val-tol*val and val+tol*val\n \nOther functions of interest:\n \nflat(x): a function that uses a random number generator \n         to return a value between -x and x;\n \ngauss(x): a function that uses a random number generator \n          to return a value with a Gaussian distribution\n          and sigma x.
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\NE555.asc
Q1 N003 N013 N015 0 NP
Q2 N003 2 N013 0 NP
Q3 N004 N014 N015 0 NP
Q4 N004 5 N014 0 NP
R1 N015 0 10K
Q5 N004 N004 8 0 PN
Q6 N007 N004 8 0 PN
Q7 N003 N003 8 0 PN
Q8 N009 N003 8 0 PN
Q9 N017 N005 N002 0 PN
R2 8 N002 1K
Q10 N028 N022 N017 0 PN
Q11 0 N024 N022 0 PN
Q12 N027 N021 N017 0 PN
Q13 0 2 N021 0 PN
Q14 N027 N028 0 0 NP
Q15 N028 N028 0 0 NP
R3 8 5 5K
R4 5 N024 5K
R5 N024 0 5K
Q16 N009 N007 0 0 NP
Q17 N007 N007 0 0 NP
Q18 N018 N027 0 0 NP
Q19 N023 N018 0 0 NP
Q20 N019 N023 0 0 NP
Q21 N011 N009 N018 0 NP
Q22 N011 N011 N023 0 NP
Q23 N005 N005 8 0 PN
Q24 N005 N005 8 0 PN
Q25 N019 N005 8 0 PN
R6 N005 N011 7.5K
R7 N019 N018 4.7K
Q26 N030 4 N011 0 PN
Q27 7 N030 0 0 NP
Q28 N006 N019 N025 0 NP
R8 8 N006 6.2K
R9 N025 N030 100
R10 N025 0 3.3K
R11 N026 N025 120
Q29 3 N026 0 0 NP
Q30 8 N008 3 0 NP
Q31 8 N006 N008 0 NP
R12 N008 3 3.9K
Q32 0 N006 3 0 PN
C2 5 0 .01µ
C1 2 0 .01µ
R13 8 7 20K
R14 2 7 20K
V3 4 0 PULSE(0 15 0 1u 1u 5m 10m)
V1 8 0 15
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
* Trigger
* GND
* Vctrl
* Threas
* Reset
* Dischrg
* Output
.model NP NPN(BF=125 Cje=.5p Cjc=.5p Rb=500)
.model PN LPNP(BF=25 Cje=.3p Cjc=1.5p Rb=250)
.tran 30m
* This example schematic is supplied for informational/educational purposes only.
* A transistor level repesentation of a 555 timer.
* Vcc
.backanno
.end
* Z:\mnt\design.r\spice\examples\noise.asc
Q5 N001 N006 N007 0 2N3904
Q7 N001 N007 OUT 0 2N2219A
Q8 OUT N013 N014 0 2N2219A
Q6 N013 N012 OUT 0 2N3906
V1 N001 0 10
V2 N014 0 -10
R11 N012 N014 5K
R14 OUT 0 8
R9 N006 N008 2K
R10 N008 N012 1K
Q4 N006 N008 N012 0 2N3904
Q1 N002 N009 N011 0 2N3904
Q2 N001 N010 N011 0 2N3904
R2 N001 N002 200
R3 N011 N014 1K
Q3 N006 N005 N004 0 2N3906
R6 N010 0 5K
R7 OUT N010 50K
V3 IN 0 AC 1
R1 N009 IN 5K
R8 N001 N004 100
R4 N003 N002 9K
C2 N006 N005 100p
C1 N003 N002 10p
R13 N013 N014 1K
R12 N007 OUT 1K
C3 N006 N012 .001µ
R5 N005 N003 1K
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
* This example schematic is supplied for informational/educational purposes only.
.noise V(out) V3 oct 100 1 20K
* Total rms noise can can be integrated by control right clicking the output data noise historgrams\nor by looking at the output from two .meas statements below in the SPICE Error Log file
.meas total_output_refered_rms_noise INTEG V(onoise)
.meas total_input_refered_rms_noise INTEG V(inoise)
.backanno
.end
* Z:\mnt\design.r\spice\examples\NoiseFigure.asc
V2 N001 0 15
Q1 N002 N004 N005 0 2N2222
R3 N001 N002 1K
R5 N005 0 100
R1 N001 N004 75K
R2 N004 0 10K
C1 N004 N003 .1µ
C2 N005 0 10µ
R4 OUT 0 100K
C3 OUT N002 1µ
V1 N003 0 AC 1 Rser=1K
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.noise V(out) V1 oct 10 1K 100K
* To plot NF vs. Frequency:\n  10*log10(V(inoise)*V(inoise)/(4*k*300.15*1K))\n  Note that the units are dB but will be labeled V/sqrt(Hz)\n  If you add the line\n  .func NF(R) 10*log10(V(inoise)*V(inoise)/(4*k*300.15*R))\n  to your plot.defs file, then you can conveniently plot the quantity NF(1K)
* 1K Source Impedance
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\NonLinearTransformer.asc
L1 N003 0 Hc=16. Bs=.44 Br=.10 A=0.0000251 Lm=0.0198 Lg=0.0006858 N=1000 Rser=0.
V1 N002 0 sine(0 10 100)
R1 N003 N002 1
G1 0 N001 N003 0 1
G2 0 N001 N004 0 1
G3 N003 0 N001 0 1
G4 N004 0 N001 0 1
Rx N001 0 1Meg
Rload N004 0 {R}
.tran 50m
.step param R list 1Meg 1
* 1:1 transformer
* K-statements don't work with the non-linear inductor since the Chan model assumes the\nfield is uniform in the air and core and the field won't be uniform if K != 1.\n \nBut you can model a transformer that saturates by shorting the input of an ideal\ntransformer with an inductor that saturates.  In this example, the cross-coupled\ntransconductances effect an ideal transformer.  The simulation steps the load resistance\nand you can see that peak input current goes down when the secondary isn't open circuit\nsince the core doesn't saturates when the secondary is shielding the core.
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\notch.asc
V1 N001 0 AC 1.
R1 W N001 {6*R}
C2 W N003 {C}
C1 N001 N002 {C}
C3 N003 N002 {C}
R2 0 N002 {w*R}
R3 N003 0 {(1-w)*R}
R4 X N001 {6*R}
C4 N001 N004 {C}
C5 X N005 {C}
C6 N005 N004 {C}
R5 0 N004 {x*R}
R6 N005 0 {(1-x)*R}
R7 Y N001 {6*R}
C7 N001 N006 {C}
C8 Y N007 {C}
C9 N007 N006 {C}
R8 0 N006 {y*R}
R9 N007 0 {(1-y)*R}
R10 Z N001 {6*R}
C10 N001 N008 {C}
C11 Z N009 {C}
C12 N009 N008 {C}
R11 0 N008 {z*R}
R12 N009 0 {(1-z)*R}
.ac oct 500 100 10k
.params R=10K C=.1µ
* From Horowitz and Hill, The Art of Electronics, 2nd Ed, Cambridge,  p. 281
.params w=.0005 x=.005 y=.05 z=.5
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\OP113.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT OP113
V2 -V 0 -15
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\OP1177.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
Rload OUT 0 10k
XU1 IN N001 +V -V OUT OP1177
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\OP191.asc
V1 +V 0 5
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT OP191
V2 -V 0 -5
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\OP213.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT OP213
V2 -V 0 -15
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\OP2177.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
Rload OUT 0 10K
XU1 IN N001 +V -V OUT OP2177
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\OP227.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 1K
R2 OUT N001 1K
V2 -V 0 -15
Rload OUT 0 10K
XU1 IN N001 +V -V OUT OP27
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\OP27.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 1K
R2 OUT N001 1K
V2 -V 0 -15
Rload OUT 0 10K
XU1 IN N001 +V -V OUT OP27
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\OP284.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
Rload OUT 0 10K
XU1 IN N001 +V -V OUT OP284
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\OP291.asc
V1 +V 0 5
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT OP291
V2 -V 0 -5
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\OP292.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
Rload OUT 0 10K
XU1 IN N001 +V -V OUT OP292
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\OP296.asc
V1 +V 0 5
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT OP296
V2 -V 0 -5
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\OP37.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 1K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT OP37
V2 -V 0 -15
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\OP413.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT OP413
V2 -V 0 -15
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\OP4177.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -15
Rload OUT 0 10K
XU1 IN N001 +V -V OUT OP4177
.tran 1m
.lib ADI1.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\OP491.asc
V1 +V 0 5
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT OP491
V2 -V 0 -5
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\OP492.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 10K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT OP492
V2 -V 0 -15
Rload OUT 0 10K
.tran 1m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\OP495.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 500)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT OP495
V2 -V 0 -15
Rload OUT 0 10K
.tran 20m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\OP727.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 1K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT OP727
V2 -V 0 -15
Rload OUT 0 10K
.tran 10m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\OP747.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 1K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT OP747
V2 -V 0 -15
Rload OUT 0 10K
.tran 10m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\OP777.asc
V1 +V 0 15
Vin IN 0 SINE(0 1 1K)
R1 N001 0 10K
R2 OUT N001 10K
XU1 IN N001 +V -V OUT OP777
V2 -V 0 -15
Rload OUT 0 10K
.tran 10m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\opamp.asc
V1 N004 0 AC 1.
R1 N001 N004 10K
R2 HP N001 10K
R3 LP N001 10K
R4 N002 HP 10K
R5 N003 BP 10K
C1 BP N002 .1µ
C2 LP N003 .1µ
R6 N005 0 10K
R7 BP N005 100K
XU1 N001 N005 HP opamp Aol=100K GBW=10Meg
XU2 N002 0 BP opamp Aol=100K GBW=10Meg
XU3 N003 0 LP opamp Aol=100K GBW=10Meg
.ac oct 25 1 100K
.include opamp.sub
* This example schematic is supplied for informational/educational purposes only.
* Three Amp State Variable Filter
.backanno
.end
* Z:\mnt\design.r\spice\examples\P2.asc
Q2 N014 N007 N002 0 2N344
R1 N001 N002 15K
R2 N014 N020 4.7K
R4 N020 N026 2.2K
V1 N001 0 15
V2 N026 0 -15
C2 0 N020 .01µ
C3 0 N002 .01µ
R5 N001 N003 15K
R6 N015 N021 4.7K
R7 N008 0 1K
R8 N021 N026 2.2K
C4 0 N021 .01µ
C5 0 N003 .01µ
R13 N001 N004 15K
R14 N016 N022 4.7K
R15 N009 0 1K
R16 N022 N026 2.2K
C10 0 N022 .01µ
C11 0 N004 .01µ
R9 N001 N005 15K
R10 N017 N023 4.7K
R11 N010 0 1K
R12 N023 N026 2.2K
C12 0 N023 .01µ
C13 0 N005 .01µ
C6 N008 N014 .01µ
C7 N009 N015 .01µ
C8 N010 N016 .01µ
C9 N018 N017 7.5p
Q3 N015 N008 N003 0 2N344
Q4 N016 N009 N004 0 2N344
Q5 N017 N010 N005 0 2N344
R18 N010 0 2K
C14 N005 N001 .01µ
Q7 N018 N012 N001 0 2N344
D1 N001 N001 1N2326
C16 N001 N001 .01µ
C17 N011 N001 .01µ
L1 N011 N012 51µ Rser=1
L2 N018 N013 51µ Rser=1
C15 N012 N011 20p
R17 N011 0 10K
D2 N001 N011 1N2326
Q6 N024 N013 N019 0 2N597
R19 N001 N019 10K
L3 N001 N019 12.5m
D3 N024 N025 1N484
R20 OUT N026 3.6K
R21 N025 OUT 390
C18 N013 N001 .001µ
C19 N006 N001 .47µ
R22 N006 N013 90
Q1 N042 N031 N027 0 2N274
R23 N001 N027 10K
C20 N027 N001 .01µ
R24 N031 0 1K
C21 0 N031 150p
R25 N042 N043 3.3K
R26 N043 N026 1K
C22 0 N043 .01µ
C23 N042 N041 200p
C24 N031 N028 25p
C25 N041 N028 100p
C26 N028 0 100p
L4 0 N028 1µ
L5 N041 0 1µ
L6 N035 N040 1µ
L7 N030 N035 1µ
C27 N040 N030 120p
R27 N030 N029 4.7K
R28 N040 N039 4.7K
R29 N029 N035 330
R30 N035 N039 330
D4 N029 N034 V47
D5 N034 N039 V47
D6 N039 N033 V47
D7 N033 N029 V47
L8 N037 N033 1µ
L9 N034 N037 1µ
L10 0 N007 1µ
L11 N038 0 1µ
R31 N037 -IN 330
R32 N035 0 47
C28 0 -IN 100p
C29 N038 N007 120p
R33 N007 N036 {x*50K}
R34 N036 N038 {(1-x)*50K}
C30 N036 N032 7.5p
C31 N038 N032 10p
C32 N038 N032 7.5p
C33 N044 N038 10p
C34 N044 N038 7.5p
C35 N041 N044 10p
C36 N041 N044 7.5p
C37 N032 N028 7.5p
C38 N032 N028 10p
C1 0 N032 {y*3p}
C39 N044 0 {(1-y)*3p}
C40 N012 N041 25p
I1 0 N031 SINE( 0 100u 5Meg 0 0 0 1)
I2 N013 0 PWL( 0 40u 10u 0)
V3 N045 0 PULSE(-100m 100m 0 .1m .1m .5m 1.2m)
R3 OUT -IN 100K
R35 -IN N045 10K
Cstray N038 N016 .05p
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.model V47 D(Is=3p Cjo=105p)
.model 1N2326 D(Is=7.8u Rs=3 Cjo=4p Eg=.67)
.model 1N484 D(Rs=3 Cjo=4p type=silicon)
.model 2N344 PNP(Is=1e-10 bf=11 Vaf=15 Cje=5p Cjc=2.5p Tf=3n
+ Eg=.67 Rb=100 Re=10)
.tran 1.2m
K1 L4 L5
+ L6 L7 1
K2 L8 L9
+ L10 L11 1
.param x=.735
.param y=.49
* George A. Philbrick Researches, Inc. P2 All Solid State Differential Operational Amplifier
* This example schematic is supplied for\ninformational/educational purposes only.
* www.philbrickarchive.org
* Gain Adj.
* Offset Adj.
.model 2N274 PNP(Is=1e-10 bf=20 Vaf=10 Cje=25p  Cjc=25p Eg=.67)
.model 2N597 PNP(Is=1e-10 bf=50 Vaf=10 Cje=50p  Cjc=10p Eg=.67)
.backanno
.end
* Z:\mnt\design.r\spice\examples\passive.asc
R1 0 IN {Z}
C1 IN 0 5725p
L1 IN 0 16m
I1 0 IN AC {2./Z}
L2 IN N001 97.5m
L3 N001 0 16m
C10 N006 0 5236p
C4 N002 0 4979p
L4 N002 0 16m
L5 N002 N003 143m
L6 N003 0 16m
C5 N003 0 5025p
C3 N002 N001 605p
C6 N004 N003 583p
C7 N004 0 5025p
L7 N004 0 16m
L8 N004 N005 143m
L9 N005 0 16m
C8 N005 0 4979p
C9 N006 N005 605p
L10 N006 0 16m
L11 N006 OUT 97.5m
L12 OUT 0 16m
R2 0 OUT {Z}
C11 OUT 0 5725p
C2 N001 0 5236p
.ac lin 10K 13K 24K
.params Z=10K
* From Horowitz and Hill, The Art of Electronics, p. 265, Cambridge Univ. Press, 2nd ed.(1989)
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\phaseshift.asc
Q1 OUT N004 N005 0 2N2222
R1 N001 OUT 10K
R2 N001 N004 100K
R3 N004 0 10K
R4 N003 0 10K
R5 N002 0 10K
C1 N005 0 1µ
C2 N004 N003 .01µ
R6 N005 0 1K
C3 N003 N002 .01µ
C4 N002 OUT .01µ
V1 N001 0 12
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 100m startup
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\phaseshift2.asc
Q1 OUT N004 0 0 2N3904
R1 N001 OUT 20K
R2 N002 OUT {R}
C1 0 N002 .1µ
V1 N001 0 10
R3 N003 N002 {R}
R4 N004 N003 {R}
C2 0 N003 .1µ
C3 0 N004 .1µ
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 100m startup
.params R=10K
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\phono.asc
C1 N002 N001 .1µ
C2 OUT N002 .33µ
R1 OUT N001 10K
R2 N001 0 10
R3 IN N003 10
R4 N002 N001 787
C3 IN 0 100p
R5 IN 0 47K
V1 +V 0 15
V2 -V 0 -15
V4 N003 0 PULSE(-1m 1m 0 0 0 5m 10m) AC 1
XU1 IN N001 +V -V OUT LT1028
* .tran 30m
.ac oct 50  1 1Meg
* This example schematic is supplied for informational/educational purposes only.
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\Pierce.asc
C§Y1 N002 N001 0.25p Rser=0.1 Lser=0.001 Cpar=5e-011
J1 N004 N001 N006 2N5484
C3 N002 N004 200p
C2 N002 0 100p
C1 0 N001 25p
R1 N001 0 100K
V1 N005 0 10.
D1 0 N001 1N4148
L2 0 N007 6µ
L3 N003 0 6µ
L1 N004 N005 12µ
D3 N003 OUT 1N4148
D4 N007 OUT 1N4148
C5 OUT 0 10p
L4 OUT 0 6.3µ
R2 N006 0 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NJF NJF
.model PJF PJF
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.jft
.tran 1.5m startup
K1 L1 L2 L3 1.
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\PLL.asc
A1 IN 0 0 0 0 0 N001 0 MODULATOR mark=1.1K space=.9K
R3 N004 N003 1K
C2 N004 0 1µ
A3 N004 0 0 0 0 0 N005 0 MODULATOR mark=2K space=0
A2 0 N002 0 N005 0 0 N003 0 XOR Ref=0
A4 signal 0 0 0 0 0 out 0 SCHMITT Vt=.5 Vh=1m
E2 signal 0 N004 0 Laplace=1./(1+.0005*s)**3 cache=2
E1 N002 0 N001 0 Laplace={w0/Q}*s/(s*s+{w0/Q}*s+{w0*w0}) mtol=10 cache=2
B1 IN 0 V=rand(time*500) >= .5
.tran 300m
.params w0=2*pi*1K Q=5
* .options baudrate=500
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\PLL2.asc
A1 IN 0 0 0 0 0 N001 0 MODULATOR mark=1.1K space=.9K
A3 N003 0 0 0 0 0 N004 0 MODULATOR mark=1.1K space=.9K
A4 signal 0 0 0 0 0 out 0 SCHMITT Vt=.5 Vh=100m
E2 signal 0 N003 0 Laplace=1./(1+.0007*s)**3
E1 N002 0 N001 0 Laplace={w0/Q}*s /(s*s + {w0/Q}*s + {w0*w0}) window=.1 nfft=4096
B1 IN 0 V=rand(time*250) >= .5
A5 N002 N004 0 0 0 0 N003 0 PHASEDET Iout=15u Vlow=-.5 Vhigh=2.5 Ref=0
C2 N005 0 .0025µ
R1 N003 N005 1K
.tran 0 300m 10m
.params w0=2*pi*1K Q=5
;.options baudrate=250 delay=1.4m
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\qztst.asc
C§Y1 N002 OUT {Cs} Rser={Rs} Lser={Ls} Cpar={Cp}
V1 N001 0 AC 2
R1 N002 N001 50
R2 0 OUT 50
.ac lin 1001 3.95e6 4.05e6
* Crystal model from easily measurable parameters
*serial freq
.params fs=4e6
*difference between serial and // freq
.params df=10e3
.params Rs=50
.params Cp=4e-12
.params Cs=2.0*cp*df/fs
.params Ls=1/(4*pi*pi*fs*fs*Cs)
* This example schematic is supplied for informational/educational purposes only.\nContributed by Dominique Szymik.
.backanno
.end
* Z:\mnt\design.r\spice\examples\relax.asc
R1 OUT N001 10K
V1 +15 0 15
V2 -15 0 -15
R2 N002 0 5K
C1 N001 0 .02µ
R3 OUT N002 100K
XU1 N002 N001 +15 -15 OUT LT1001
.tran 15m startup
* This example schematic is supplied for informational/educational purposes only.
.lib LTC.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\Royer.asc
Q1 N005 N007 N011 0 FZT849
Q2 N006 N008 N011 0 FZT849
L1 N005 N004 20µ
L2 N004 N006 20µ
C1 N006 N005 .068µ
L3 N008 N007 1µ
V1 N009 0 28
L4 N001 N003 50m
R1 N002 N001 70K
L5 N011 N013 100µ
D1 N013 N009 1N5818
R2 N004 N010 220K
R3 N010 N011 100K
C3 N004 N010 1000p
R4 N012 N015 89.6K
D2 0 N013 1N5818
C4 N017 0 1µ
V2 N012 0 5
R5 N009 N008 500
XU1 0 N015 0 N017 0 N016 MP_01 MP_02 MP_03 MP_04 N014 N012 N004 N009 N010 N013 LT1184F
C2 N002 0 1p
C5 N001 0 1p
R6 N002 0 1T
R7 N001 0 1T
C6 N002 N003 27p
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.tran 10m startup
K1 L1 L2 L3 L4 1
* Cold Cathode Fluorescent Lighting Power Supply
* Royer Oscillator
* lamp
.lib LT1184F.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\S-param.asc
Rout OUT5 0 50
V4 N041 0 AC 2 Rser=50
V2 N021 0 AC 2 Rser=50
V1 N011 0 AC 1
I1 0 N001 ac 1
Rx OUT4 0 1e16
V3 N031 0 AC 1 Rser=50
C1 N001 N002 3.2p
L1 N002 N003 200n
C2 N003 0 3.8p
C3 N003 N004 1.8p
C4 N004 0 9p
L2 N004 0 37n
C5 N004 N005 1p
C6 N005 0 3p
L3 N005 N006 230n
C7 N006 N007 6p
C8 N007 0 4.5p
C9 N007 N008 1.6p
C10 N008 0 9p
L4 N008 0 36n
C11 N008 N009 2p
C12 N009 0 4.3p
L5 N009 N010 200n
C14 N010 OUT1 3p
C15 N011 N012 3.2p
L6 N012 N013 200n
C16 N013 0 3.8p
C17 N013 N014 1.8p
C18 N014 0 9p
L7 N014 0 37n
C19 N014 N015 1p
C20 N015 0 3p
L8 N015 N016 230n
C21 N016 N017 6p
C22 N017 0 4.5p
C23 N017 N018 1.6p
C24 N018 0 9p
L9 N018 0 36n
C25 N018 N019 2p
C26 N019 0 4.3p
L10 N019 N020 200n
C27 N020 OUT2 3p
C28 N021 N022 3.2p
L11 N022 N023 200n
C29 N023 0 3.8p
C30 N023 N024 1.8p
C31 N024 0 9p
L12 N024 0 37n
C32 N024 N025 1p
C33 N025 0 3p
L13 N025 N026 230n
C34 N026 N027 6p
C35 N027 0 4.5p
C36 N027 N028 1.6p
C37 N028 0 9p
L14 N028 0 36n
C38 N028 N029 2p
C39 N029 0 4.3p
L15 N029 N030 200n
C40 N030 OUT3 3p
C41 N031 N032 3.2p
L16 N032 N033 200n
C42 N033 0 3.8p
C43 N033 N034 1.8p
C44 N034 0 9p
L17 N034 0 37n
C45 N034 N035 1p
C46 N035 0 3p
L18 N035 N036 230n
C47 N036 N037 6p
C48 N037 0 4.5p
C49 N037 N038 1.6p
C50 N038 0 9p
L19 N038 0 36n
C51 N038 N039 2p
C52 N039 0 4.3p
L20 N039 N040 200n
C53 N040 OUT4 3p
C54 N041 N042 3.2p
L21 N042 N043 200n
C55 N043 0 3.8p
C56 N043 N044 1.8p
C57 N044 0 9p
L22 N044 0 37n
C58 N044 N045 1p
C59 N045 0 3p
L23 N045 N046 230n
C60 N046 N047 6p
C61 N047 0 4.5p
C62 N047 N048 1.6p
C63 N048 0 9p
L24 N048 0 36n
C64 N048 N049 2p
C65 N049 0 4.3p
L25 N049 N050 200n
C13 N050 OUT5 3p
.ac LIN 801 200Meg 300Meg
.net I(Rout) V4  ; Rin & Rout determined from V4 and Rout
.net V(out3) V2 Rout=50 ; Rin determined by V2's Rser
.net V(out2) V1 Rout=50 Rin=50 ; Rin and Rout specified on the .net statement
.net V(out1) I1 Rout=50 Rin=50 ; Rin and Rout specified on the .net statement
.net I(Rx) V3  Rout=50 ; Rin determined from V3 but Rout specified on the .net statement
* This is the preferred LTspice syntax because it allows you to plot the node voltages\nand currents with the same termination as used by the .net statement computation.
* Five different ways of specifying source and termination impedances for S-parameter computation.
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\SampleAndHold.asc
A1 IN 0 0 N001 0 0 A 0 SAMPLEHOLD
A2 IN 0 N001 0 0 0 B 0 SAMPLEHOLD
V1 IN 0 SINE(0 1 300)
V2 N001 0 PULSE(0 1 0 1u 1u 50u 100u)
.tran 10m
* This example schematic is supplied for informational/educational purposes only.
* This output follows the input whenever the S/H input is true.
* This output latches to the input when the CLK input goes TRUE.
* The behavioral Sample and Hold has two modes of operation.
.backanno
.end
* Z:\mnt\design.r\spice\examples\SOAtherm-Tutorial.asc
R1 N001 N002 5.7m
R2 N001 N007 49.9K
R3 N008 N007 1.74K
R4 N008 0 2.67K
R5 OUT N006 43.5K
R6 0 N006 3.57K
R7 OUT N009 24K
C1 N012 0 .1µ
C2 N013 0 68n
C3 OUT 0 220µ
R8 0 OUT {Rload}
R9 N003 N005 10
V1 N011 0 PWL(0 3.1 1 3.1 1.0001 0 1.2 0 1.20001 0)
R10 N004 N005 100K
C4 N004 0 10n
C5 N007 0 0.1µ
XU1 N002 N001 MP_01 N007 N008 0 N010 MP_02 MP_03 MP_04 MP_05 N013 MP_06 N011 MP_07 MP_08 MP_09 N006 N012 N009 MP_10 MP_11 OUT N005 LTC4260 uvautoretry=1 ovautoretry=1 ocautoretry=1
V2 N010 0 PWL(0 0 1u 3.1 1 3.1 1.0001 3.1)
V3 N001 0 PWL(0 0 10u 0 100u 60 1.8 60 +0.1m 60)
M§Q1 N002 N003 OUT OUT PSMN4R8100BSE
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2.5
.options SOAaccounting=1 ; turns on SOA accouting for MOSFETs that include thermal data
* simulate board detection
.param Rload=10
.step param Rload list 1 10 50 100
.lib LTC4260.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\SoftDiodeRecovery.asc
V3 N001 0 PULSE(10 -10 .5u 10n 10n 20u 40u)
D3 N002 0 x
R1 N001 N002 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 0 60u
.model X D(Rs=0 Is=1e-10 tt=3u  Vp={Vp} Cjo=10n)
.step param Vp list 0 .2 .4 .6 .8 1
* This example shows the use of dQ/dt damping parameter Vp to control diode soft recovery.\n \nSee K.J. Teng and S. Pan: 'Modified charge-control equation for simulation of diode reverse recovery',\nElectronics Letters, 15th February 1996 Vol. 32 No. 4
.backanno
.end
* Z:\mnt\design.r\spice\examples\SSM2141.asc
V1 IN N001 SINE(0 1 1K)
XU2 0 IN N001 -V OUT OUT +V SSM2141
V2 +V 0 15
V3 -V 0 -15
.tran 3m
.lib ADI.lib
.backanno
.end
* Z:\mnt\design.r\spice\examples\stepAC.asc
L1 OUT 0 1µ
C1 OUT 0 420p
L2 IN 0 1µ
C2 IN 0 420p
C3 OUT IN {C}
R1 OUT 0 300
I1 0 IN 0 AC 5m
R2 IN 0 300
.ac oct 200 5Meg 10Meg
.step param C 50p 150p 50p
* This example schematic is supplied for informational/educational purposes only.
* This example demonstrates .stepping a global parameter,\nC, while computing the transfer function of the filter.
.backanno
.end
* Z:\mnt\design.r\spice\examples\stepmodelparam.asc
Q1 N001 N002 0 0 2N2222
I1 0 N002 0
V1 N001 0 0
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.dc V1 0 10 10m I1 10u 50u 10u
.step NPN 2N2222(Vaf) 100 50 25
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\stepnoise.asc
V2 +V 0 {V}
V3 -V 0 {-V}
R1 N002 N001 1K
V1 N001 0 0 AC 1
Q1 OUT- N002 N004 0 2N2222
Q2 OUT+ N003 N004 0 2N2222
R3 +V OUT- 1K
R4 +V OUT+ 1K
R5 N004 -V {R}
R2 N003 0 1K
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.NOISE V(out+,out-) V1 list 10K
.param V=15
.step oct param R 500 100K 10
* This example demonstrates .stepping a global parameter, R, while computing\nthe noise at a single frequency.  The resultant plot of V(inoise_density) vs. R\nshows a minimun noise with a tail resistance around 16kOhms.
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\steptemp.asc
Q5 N001 N006 N007 0 2N3904
Q7 N001 N007 OUT 0 2N2219A
Q8 OUT N013 N014 0 2N2219A
Q6 N013 N012 OUT 0 2N3906
V1 N001 0 10
V2 N014 0 -10
R11 N012 N014 5K
R14 OUT 0 8
R9 N006 N008 2K
R10 N008 N012 1K
Q4 N006 N008 N012 0 2N3904
Q1 N002 N009 N011 0 2N3904
Q2 N001 N010 N011 0 2N3904
R2 N001 N002 200
R3 N011 N014 1K
Q3 N006 N005 N004 0 2N3906
R6 N010 0 5K
R7 OUT N010 50K
V3 IN 0 0
R1 N009 IN 5K
R8 N001 N004 100
R4 N003 N002 9K
C2 N006 N005 100p
C1 N003 N002 10p
R13 N013 N014 1K
R12 N007 OUT 1K
C3 N006 N012 .001µ
R5 N005 N003 1K
.model NPN NPN
.model PNP PNP
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.bjt
.op
* This example schematic is supplied for informational/educational purposes only.
.step temp -55 125 5
.backanno
.end
* Z:\mnt\design.r\spice\examples\Transformer.asc
L1 0 N001 100µ
L2 OUT 0 900µ
V1 IN 0 PULSE(0 1 0 10n 10n 5u 10u)
R1 N001 IN 10
K1 L1 L2 1
.tran 100u
* This example schematic is supplied for informational/educational purposes only.
* A transformer with two windings, 1 to 3 turns winding ratio
.backanno
.end
* Z:\mnt\design.r\spice\examples\Transformer2.asc
L1 0 N001 100µ
L2 A 0 400µ
V1 IN 0 PULSE(0 1 0 10n 10n 5u 10u)
R1 N001 IN 10
L3 B 0 400µ
K1 L1 L2 L3 1
.tran 100u
* This example schematic is supplied for informational/educational purposes only.
* A transformer with three windings
.backanno
.end
* Z:\mnt\design.r\spice\examples\TransmissionLineInverter.asc
T1 IN 0 0 OUT Td=50n Z0=50
T2 0 0 OUT 0 Td=30n Z0=150
V1 IN 0 PULSE(0 1 0 1n 1n 10n) Rser=50
.tran 0 500n 0 1n
* This example schematic is supplied for informational/educational purposes only.
* This examples illustrates the fundamental difference between a SPICE\ntransmission line element and a length of coax.  The SPICE transmission\nline element supports a single transmission line mode whereas a cable\nwill have any many modes as it has independent conductors.  A piece of\ncoax has two conductors, a central conductor and an outer shield, giving\nrise to two modes.\n \nTo model both modes of a length of coax, you will need two SPICE\ntransmission line elements.  One for the normal(differential) mode and\nthe other for the common mode.  Below, T1 is the normal mode and T2 is\nthe mode between the shield and the rest of the world.  These modes\nwith have different propagation speeds and impedances.  If both modes\nare modeled, then you can simulate a transmission line inverter.
.backanno
.end
* Z:\mnt\design.r\spice\examples\TwoTau.asc
V1 N001 0 PULSE(-1 1 0 0 0 5m 10m) AC 1
E2 B 0 N001 0 Laplace=1/(1+.001*s)**2
E1 C 0 N001 0 Laplace=exp(-.001*s)/(1+.001*s)**2
R1 N002 N001 1K
C1 N002 0 1µ
R2 A N002 100K
C2 A 0 .01µ
;ac oct 10 .001 1MEG
.tran 30m
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\UHFpreamp.asc
L2 0 N007 30n
L1 0 N006 45n
V1 N005 0 ac 2 sine(0 25m 180Meg)
T1 N001 0 N002 0 Td=52.5n Z0=75
T2 N003 0 N004 0 Td=52.5n Z0=75
R6 N003 N002 36
R7 N002 N009 331
R8 N003 N009 331
C8 N009 0 100p
Receiver OUT 0 75 noiseless
L3 N010 N004 .124µ
V2 N015 0 10
V3 N006 N005 sine(0 25m 174Meg) Rser=75
XQ1 N001 N008 0 MRF901
C1 N007 N006 12p
C2 N008 N007 22p
R1 N013 N012 499
R3 N014 N013 3.01K
R2 N008 N013 8.25K
R4 N001 N014 10K
C3 N013 0 .001µ
C4 N014 0 .01µ
C5 OUT N004 22p
R5 N015 N010 75
C6 0 N015 .1µ
C7 N015 0 15µ
D1 N012 N011 1N4148
D2 N011 0 1N4148
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.ac oct 1000 140Meg 700Meg
;.noise V(out) V1 oct 1000 170Meg 700Meg
* To plot noise figure[dB]:  10*log10(V(inoise)*V(inoise)/(4*k*300.15*75))
;.tran 0 11u 1u .02n
;.optoins plotwinsize=0
;.dc temp -55 125 1
* Noise Model of 85 feet of RG6QS
* Model Copyright © 1991 Analog and RF Models
* Courtesy of wksands@earthlink.net
* http://home.earthlink.net/~wksands
.subckt MRF901 1 2 3
Lc 1 4 0.451n
Lb 2 6 1.759n
Le 5 3 0.899n
Cc 4 5 0.466p
Cb 4 6 0.160p
Q1 4 6 5 QR99
.model QR99 NPN(BF=88 VAF=120 VAR=12 Rc=5.63 Rb=1.9 Re=.474 IKF=.021 Ise=2.7f TF=20.7p TR=1.49n
+ ITF=.02 VTF=4.95 Cjc=.926p Cje=1.3p XTI=3 Ne=1.5 Isc=.9f Eg=1.11 PTF=23 XTB=1.5 BR=2.29 Vjc=.75
+ Vje=.75 Is=.3f Mjc=.33 Mje=.33 XTF=4 IKR=.021 KF=1f Nc=1.7 Fc=.5 Rbm=1.35 Irb=3m XCjc=.398)
.ends MRF901
* Masthead VHF-high/UHF Preamp
* Preamp Power Insertion
* Adjust R1\nfor 5mA\ncollector\ncurrent
* Antenna
* Notes: \n   1.  All capacitors are surface mount.\n   2.  All inductors are air wound coils.\n   3.  Dashed lines in Preamp indicate shielding.
* Television Set
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\UniversalOpamp2.asc
V1 +V 0 15
V2 -V 0 -15
V3 N001 0 ac 1
XU1 N001 0 +V -V 1 level.1 Avol=1Meg GBW=10Meg Slew=10Meg ilimit=25m rail=0 Vos=0 phimargin=45 en=0 enk=0 in=0 ink=0 Rin=500Meg
XU2 N001 0 +V -V 2 level.2 Avol=1Meg GBW=10Meg Slew=10Meg ilimit=25m rail=0 Vos=0 phimargin=45 en=0 enk=0 in=0 ink=0 Rin=500Meg
XU3 N001 0 +V -V 3a level.3a Avol=1Meg GBW=10Meg Slew=10Meg ilimit=25m rail=0 Vos=0 phimargin=45 en=0 enk=0 in=0 ink=0 Rin=500Meg
XU4 N001 0 +V -V 3b level.3b Avol=1Meg GBW=10Meg Slew=10Meg ilimit=25m rail=0 Vos=0 phimargin=45 en=0 enk=0 in=0 ink=0 Rin=500Meg
.ac oct 10 .1 100Meg
* A linear single pole opamp with no internal nodes\nor output voltage range limit.\nAvol=DC gain   GBW=GBW product   Vos=offset voltage\nen=equiv. input noise voltage density\nenk=equiv. input noise voltage density corner freq.\nin=equiv. input noise current density\nink=equiv. input noise current density corner freq.\nRin=Input resistance
* A single pole opamp with one internal node,\nslew rate limit and output voltage and current limit.\nAvol=DC gain  GBW=GBW product\nSlew=Slewrate limit  ilimit=current limit\nrail=output stage saturation voltage\nVos=offset voltage\nen=equiv. input noise voltage density\nenk=equiv. input noise voltage density corner freq.\nin=equiv. input noise current density\nink=equiv. input noise current density corner freq.\nRin=Input resistance
* A dominate pole opamp with a delay, slew rate limit,\noutput voltage and current limit, and a programable\nphase margin.  Implemented in 7 internal nodes.\nAvol=DC gain  GBW=GBW product\nSlew=Slewrate limit  ilimit=current limit\nrail=output stage saturation voltage\nVos=offset voltage\nphimargin=phase margin\nen=equiv. input noise voltage density\nenk=equiv. input noise voltage density corner freq.\nin=equiv. input noise current density\nink=equiv. input noise current density corner freq.\nRin=Input resistance
* A two pole opamp with two internal nodes,\nslew rate limit and output voltage and current limit\nand a programable phase margin.\nAvol=DC gain  GBW=GBW product\nSlew=Slewrate limit  ilimit=current limit\nrail=output stage saturation voltage\nVos=offset voltage\nphimargin=phase margin\nen=equiv. input noise voltage density\nenk=equiv. input noise voltage density corner freq.\nin=equiv. input noise current density\nink=equiv. input noise current density corner freq.\nRin=Input resistance
* This example schematic is supplied for informational/educational purposes only.
* This demonstrates the use of the symbol UniversalOpamp2(improved version to the UniversalOpamp).  You set the SpiceModel to be\nhigher to simulate more aspects of opamp behavior.  Level1 is merely a transconductance working into an R||C and doesn't use power\nfrom the supplies.  Level2 adds slewrate, current and voltage limits.  Level3a adds a second pole.  Level3b adds a delay to the dominate\npole response.  Noise is modeled at all levels.
.lib UniversalOpamps2.sub
.backanno
.end
* Z:\mnt\design.r\spice\examples\varactor.asc
V2 IN 0 sine(10 .01 10MEG) ac 1
D1 0 N004 MV2201
D2 N002 N004 MV2201
L2 0 N002 {Lpri}
R1 N004 N006 1Meg
D3 0 N005 MV2201
D4 N003 N005 MV2201
L3 0 N003 {Lpri}
R2 N005 N006 1Meg
L4 OUT 0 {Lsec}
L1 0 N001 {Lsec}
R3 OUT 0 {Z}
R4 N001 IN {Z}
V1 N006 0 {Vtune}
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.ac oct 100 1Meg 50Meg
K3 L1 L2 .95
K4 L3 L4 .95
.params Z=75
.params Kcup=.08
.params Lpri=100µ Lsec=.1µ
Kcup1 L2 L3  {Kcup}
* This example schematic is supplied for informational/educational purposes only.
.step param Vtune list 0 5 20
.backanno
.end
* Z:\mnt\design.r\spice\examples\varactor2.asc
V2 N001 0 sine(10 .01 10MEG) ac 1
D1 0 N005 MV2201
D2 N003 N005 MV2201
L2 0 N003 {Lpri}
R1 N005 N007 1Meg
D3 0 N006 MV2201
D4 N004 N006 MV2201
L3 0 N004 {Lpri}
R2 N006 N007 1Meg
L4 A 0 {Lsec}
L1 0 N002 {Lsec}
R3 A 0 {Z}
R4 N002 N001 {Z}
V1 N007 0 0.
V3 N008 0 sine(10 .01 10MEG) ac 1
D5 0 N012 MV2201
D6 N010 N012 MV2201
L6 0 N010 {Lpri}
R5 N012 N014 1Meg
D7 0 N013 MV2201
D8 N011 N013 MV2201
L7 0 N011 {Lpri}
R6 N013 N014 1Meg
L8 B 0 {Lsec}
L5 0 N009 {Lsec}
R7 B 0 {Z}
R8 N009 N008 {Z}
V4 N014 0 5
V5 N015 0 sine(10 .01 10MEG) ac 1
D9 0 N019 MV2201
D10 N017 N019 MV2201
L10 0 N017 {Lpri}
R9 N019 N021 1Meg
D11 0 N020 MV2201
D12 N018 N020 MV2201
L11 0 N018 {Lpri}
R10 N020 N021 1Meg
L12 C 0 {Lsec}
L9 0 N016 {Lsec}
R11 C 0 {Z}
R12 N016 N015 {Z}
V6 N021 0 20
L13 N017 N018 {Lcup}
L14 N010 N011 {Lcup}
L15 N003 N004 {Lcup}
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.ac oct 100 1Meg 100Meg
K3 L1 L2 1.
K4 L3 L4 1.
K1 L5 L6 1.
K2 L7 L8 1.
K5 L9 L10 1.
K6 L11 L12 1.
.params Z=75
.params Lcup=1200u
.params Lpri=100µ Lsec=.1µ
.save V(a) V(b) V(c)
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\varistor.asc
R1 N001 OUT 1K
A1 IN 0 0 0 0 0 OUT 0 VARISTOR Rclamp=1
V1 N001 0 SIN(0 5 10K)
V2 IN 0 PULSE(-3 3 0 .5m .5m 0 1m)
.tran 1u 3m 0 1u
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\Vswitch.asc
S1 0 OUT IN 0 MYSW
V1 IN 0 PULSE(0 1 0 .5m .5m 0 1m)
V2 N001 0 3.3
R1 N001 OUT 1K
.model MYSW SW(Ron=1 Roff=1Meg Vt=.5 Vh=-.4)
.tran 3m
* This example schematic is supplied for informational/educational purposes only.
* This shows an example of suppling a .model statement as a SPICE\ndirective directly on the schematic to define a voltage controlled switch.
.backanno
.end
* Z:\mnt\design.r\spice\examples\wavein.asc
V1 X 0 wavefile=.\ring.wav chan=0
.tran .5
* This example schematic is supplied for informational/educational purposes only.
* This demonstrates using a .wav file into an LTspice simulation.
.backanno
.end
* Z:\mnt\design.r\spice\examples\waveout.asc
V2 A 0 SINE(0 .4 20 10m)
V3 B 0 SIN(0 1 455)
B1 SYN 0 V=2*V(a)*V(b)*V(c)
V4 C 0 PWL(0 0 10m 0 11m 1 440m 1 480m 0)
.tran .5
.wave .\ring.wav 8 11025 V(syn) ; This means save node V(syn) as a .wav file, 8 bit resolution, 11025 samples per second
* This example schematic is supplied for informational/educational purposes only.
.backanno
.end
* Z:\mnt\design.r\spice\examples\Wien.asc
V1 +V 0 15
V2 -V 0 -15
R1 OUT N002 10K
R2 N002 N001 4.9K
R3 OUT N004 10K
R4 0 N003 10K
C1 N004 N003 .01µ
C2 N003 0 .01µ
J§Q1 N001 AGC 0 U309
D1 AGC OUT 1N4148
R5 AGC 0 1Meg
C3 0 AGC .1µ
XU1 N003 N002 +V -V OUT LT1001
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NJF NJF
.model PJF PJF
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.jft
.tran 0 .5 0 10u startup
* This example schematic is supplied for informational/educational purposes only.
.lib LTC.lib
.backanno
.end
