--
--	Conversion of version_01.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue Dec 06 08:27:15 2016
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Net_440 : bit;
SIGNAL Net_720 : bit;
SIGNAL tmpOE__stepF_net_0 : bit;
SIGNAL Net_575 : bit;
SIGNAL tmpFB_0__stepF_net_0 : bit;
SIGNAL tmpIO_0__stepF_net_0 : bit;
TERMINAL tmpSIOVREF__stepF_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__stepF_net_0 : bit;
SIGNAL Net_530 : bit;
SIGNAL Net_798 : bit;
SIGNAL Net_478 : bit;
SIGNAL tmpOE__Pin_1_net_1 : bit;
SIGNAL tmpOE__Pin_1_net_0 : bit;
SIGNAL tmpFB_1__Pin_1_net_1 : bit;
SIGNAL tmpFB_1__Pin_1_net_0 : bit;
SIGNAL Net_7 : bit;
SIGNAL Net_6 : bit;
TERMINAL tmpSIOVREF__Pin_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_1_net_0 : bit;
SIGNAL \I2CS:Net_128\ : bit;
SIGNAL \I2CS:Net_175\ : bit;
SIGNAL \I2CS:Net_181\ : bit;
SIGNAL \I2CS:Net_174\ : bit;
SIGNAL \I2CS:Net_173\ : bit;
SIGNAL \I2CS:Net_172\ : bit;
SIGNAL \I2CS:tmpOE__cy_bufoe_1_net_0\ : bit;
SIGNAL \I2CS:Net_190\ : bit;
SIGNAL \I2CS:tmpOE__cy_bufoe_2_net_0\ : bit;
SIGNAL \I2CS:Net_145\ : bit;
SIGNAL tmpOE__Dir_stepF_net_0 : bit;
SIGNAL tmpFB_0__Dir_stepF_net_0 : bit;
SIGNAL tmpIO_0__Dir_stepF_net_0 : bit;
TERMINAL tmpSIOVREF__Dir_stepF_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Dir_stepF_net_0 : bit;
SIGNAL \PWMF1:PWMUDB:km_run\ : bit;
SIGNAL \PWMF1:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWMF1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWMF1:PWMUDB:control_7\ : bit;
SIGNAL \PWMF1:PWMUDB:control_6\ : bit;
SIGNAL \PWMF1:PWMUDB:control_5\ : bit;
SIGNAL \PWMF1:PWMUDB:control_4\ : bit;
SIGNAL \PWMF1:PWMUDB:control_3\ : bit;
SIGNAL \PWMF1:PWMUDB:control_2\ : bit;
SIGNAL \PWMF1:PWMUDB:control_1\ : bit;
SIGNAL \PWMF1:PWMUDB:control_0\ : bit;
SIGNAL \PWMF1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWMF1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWMF1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWMF1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWMF1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWMF1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWMF1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWMF1:PWMUDB:prevCapture\ : bit;
SIGNAL \PWMF1:PWMUDB:capt_rising\ : bit;
SIGNAL \PWMF1:PWMUDB:capt_falling\ : bit;
SIGNAL \PWMF1:PWMUDB:hwCapture\ : bit;
SIGNAL \PWMF1:PWMUDB:hwEnable\ : bit;
SIGNAL \PWMF1:PWMUDB:trig_last\ : bit;
SIGNAL \PWMF1:PWMUDB:trig_rise\ : bit;
SIGNAL \PWMF1:PWMUDB:trig_fall\ : bit;
SIGNAL \PWMF1:PWMUDB:trig_out\ : bit;
SIGNAL \PWMF1:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWMF1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_663 : bit;
SIGNAL \PWMF1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWMF1:PWMUDB:final_enable\ : bit;
SIGNAL \PWMF1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWMF1:PWMUDB:tc_i\ : bit;
SIGNAL \PWMF1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWMF1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWMF1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWMF1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWMF1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWMF1:PWMUDB:sc_kill\ : bit;
SIGNAL \PWMF1:PWMUDB:min_kill\ : bit;
SIGNAL \PWMF1:PWMUDB:final_kill\ : bit;
SIGNAL \PWMF1:PWMUDB:km_tc\ : bit;
SIGNAL \PWMF1:PWMUDB:db_tc\ : bit;
SIGNAL \PWMF1:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \PWMF1:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \PWMF1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWMF1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWMF1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWMF1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWMF1:PWMUDB:dith_sel\ : bit;
SIGNAL \PWMF1:PWMUDB:status_6\ : bit;
SIGNAL \PWMF1:PWMUDB:status_5\ : bit;
SIGNAL \PWMF1:PWMUDB:status_4\ : bit;
SIGNAL \PWMF1:PWMUDB:status_3\ : bit;
SIGNAL \PWMF1:PWMUDB:status_2\ : bit;
SIGNAL \PWMF1:PWMUDB:status_1\ : bit;
SIGNAL \PWMF1:PWMUDB:status_0\ : bit;
SIGNAL \PWMF1:Net_55\ : bit;
SIGNAL \PWMF1:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWMF1:PWMUDB:cmp1\ : bit;
SIGNAL \PWMF1:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWMF1:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWMF1:PWMUDB:cmp2\ : bit;
SIGNAL \PWMF1:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWMF1:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWMF1:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWMF1:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWMF1:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWMF1:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWMF1:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWMF1:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWMF1:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWMF1:PWMUDB:fifo_full\ : bit;
SIGNAL \PWMF1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWMF1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWMF1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWMF1:PWMUDB:final_capture\ : bit;
SIGNAL \PWMF1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWMF1:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWMF1:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWMF1:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWMF1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWMF1:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWMF1:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWMF1:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWMF1:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWMF1:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWMF1:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWMF1:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWMF1:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWMF1:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWMF1:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWMF1:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWMF1:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWMF1:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWMF1:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWMF1:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWMF1:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWMF1:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWMF1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWMF1:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF1:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWMF1:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF1:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWMF1:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF1:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWMF1:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF1:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWMF1:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF1:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWMF1:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF1:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWMF1:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF1:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWMF1:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF1:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWMF1:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF1:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWMF1:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF1:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWMF1:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF1:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWMF1:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF1:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWMF1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMF1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMF1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMF1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMF1:PWMUDB:compare1\ : bit;
SIGNAL \PWMF1:PWMUDB:compare2\ : bit;
SIGNAL \PWMF1:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWMF1:PWMUDB:pwm_i\ : bit;
SIGNAL \PWMF1:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWMF1:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWMF1:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWMF1:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWMF1:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWMF1:Net_101\ : bit;
SIGNAL \PWMF1:Net_96\ : bit;
SIGNAL Net_788 : bit;
SIGNAL Net_789 : bit;
SIGNAL \PWMF1:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \PWMF1:PWMUDB:MODIN1_1\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \PWMF1:PWMUDB:MODIN1_0\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_790 : bit;
SIGNAL Net_787 : bit;
SIGNAL \PWMF1:Net_113\ : bit;
SIGNAL \PWMF1:Net_107\ : bit;
SIGNAL \PWMF1:Net_114\ : bit;
SIGNAL \PWMF2:PWMUDB:km_run\ : bit;
SIGNAL \PWMF2:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWMF2:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWMF2:PWMUDB:control_7\ : bit;
SIGNAL \PWMF2:PWMUDB:control_6\ : bit;
SIGNAL \PWMF2:PWMUDB:control_5\ : bit;
SIGNAL \PWMF2:PWMUDB:control_4\ : bit;
SIGNAL \PWMF2:PWMUDB:control_3\ : bit;
SIGNAL \PWMF2:PWMUDB:control_2\ : bit;
SIGNAL \PWMF2:PWMUDB:control_1\ : bit;
SIGNAL \PWMF2:PWMUDB:control_0\ : bit;
SIGNAL \PWMF2:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWMF2:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWMF2:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWMF2:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWMF2:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWMF2:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWMF2:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWMF2:PWMUDB:prevCapture\ : bit;
SIGNAL \PWMF2:PWMUDB:capt_rising\ : bit;
SIGNAL \PWMF2:PWMUDB:capt_falling\ : bit;
SIGNAL \PWMF2:PWMUDB:hwCapture\ : bit;
SIGNAL \PWMF2:PWMUDB:hwEnable\ : bit;
SIGNAL \PWMF2:PWMUDB:trig_last\ : bit;
SIGNAL \PWMF2:PWMUDB:trig_rise\ : bit;
SIGNAL \PWMF2:PWMUDB:trig_fall\ : bit;
SIGNAL \PWMF2:PWMUDB:trig_out\ : bit;
SIGNAL \PWMF2:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWMF2:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_544 : bit;
SIGNAL \PWMF2:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWMF2:PWMUDB:final_enable\ : bit;
SIGNAL \PWMF2:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWMF2:PWMUDB:tc_i\ : bit;
SIGNAL \PWMF2:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWMF2:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWMF2:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWMF2:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWMF2:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWMF2:PWMUDB:sc_kill\ : bit;
SIGNAL \PWMF2:PWMUDB:min_kill\ : bit;
SIGNAL \PWMF2:PWMUDB:final_kill\ : bit;
SIGNAL \PWMF2:PWMUDB:km_tc\ : bit;
SIGNAL \PWMF2:PWMUDB:db_tc\ : bit;
SIGNAL \PWMF2:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \PWMF2:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \PWMF2:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWMF2:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWMF2:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWMF2:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWMF2:PWMUDB:dith_sel\ : bit;
SIGNAL \PWMF2:PWMUDB:status_6\ : bit;
SIGNAL \PWMF2:PWMUDB:status_5\ : bit;
SIGNAL \PWMF2:PWMUDB:status_4\ : bit;
SIGNAL \PWMF2:PWMUDB:status_3\ : bit;
SIGNAL \PWMF2:PWMUDB:status_2\ : bit;
SIGNAL \PWMF2:PWMUDB:status_1\ : bit;
SIGNAL \PWMF2:PWMUDB:status_0\ : bit;
SIGNAL \PWMF2:Net_55\ : bit;
SIGNAL \PWMF2:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWMF2:PWMUDB:cmp1\ : bit;
SIGNAL \PWMF2:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWMF2:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWMF2:PWMUDB:cmp2\ : bit;
SIGNAL \PWMF2:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWMF2:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWMF2:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWMF2:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWMF2:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWMF2:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWMF2:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWMF2:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWMF2:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWMF2:PWMUDB:fifo_full\ : bit;
SIGNAL \PWMF2:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWMF2:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWMF2:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWMF2:PWMUDB:final_capture\ : bit;
SIGNAL \PWMF2:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWMF2:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWMF2:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWMF2:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWMF2:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWMF2:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWMF2:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWMF2:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWMF2:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWMF2:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWMF2:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWMF2:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWMF2:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWMF2:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWMF2:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWMF2:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWMF2:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWMF2:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWMF2:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWMF2:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWMF2:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWMF2:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWMF2:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWMF2:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF2:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWMF2:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF2:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWMF2:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF2:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWMF2:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF2:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWMF2:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF2:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWMF2:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF2:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWMF2:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF2:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWMF2:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF2:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWMF2:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF2:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWMF2:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF2:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWMF2:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF2:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWMF2:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF2:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWMF2:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF2:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMF2:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF2:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMF2:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF2:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMF2:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMF2:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMF2:PWMUDB:compare1\ : bit;
SIGNAL \PWMF2:PWMUDB:compare2\ : bit;
SIGNAL \PWMF2:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWMF2:PWMUDB:pwm_i\ : bit;
SIGNAL \PWMF2:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWMF2:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWMF2:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWMF2:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWMF2:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWMF2:Net_101\ : bit;
SIGNAL \PWMF2:Net_96\ : bit;
SIGNAL Net_559 : bit;
SIGNAL Net_560 : bit;
SIGNAL \PWMF2:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \PWMF2:PWMUDB:MODIN2_1\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \PWMF2:PWMUDB:MODIN2_0\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_561 : bit;
SIGNAL Net_558 : bit;
SIGNAL \PWMF2:Net_113\ : bit;
SIGNAL \PWMF2:Net_107\ : bit;
SIGNAL \PWMF2:Net_114\ : bit;
SIGNAL Net_471 : bit;
SIGNAL \CounterF:Net_43\ : bit;
SIGNAL Net_468 : bit;
SIGNAL \CounterF:Net_49\ : bit;
SIGNAL \CounterF:Net_82\ : bit;
SIGNAL \CounterF:Net_89\ : bit;
SIGNAL \CounterF:Net_95\ : bit;
SIGNAL \CounterF:Net_91\ : bit;
SIGNAL \CounterF:Net_102\ : bit;
SIGNAL \CounterF:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \CounterF:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \CounterF:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \CounterF:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \CounterF:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \CounterF:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \CounterF:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \CounterF:CounterUDB:control_7\ : bit;
SIGNAL \CounterF:CounterUDB:control_6\ : bit;
SIGNAL \CounterF:CounterUDB:control_5\ : bit;
SIGNAL \CounterF:CounterUDB:control_4\ : bit;
SIGNAL \CounterF:CounterUDB:control_3\ : bit;
SIGNAL \CounterF:CounterUDB:control_2\ : bit;
SIGNAL \CounterF:CounterUDB:control_1\ : bit;
SIGNAL \CounterF:CounterUDB:control_0\ : bit;
SIGNAL \CounterF:CounterUDB:ctrl_enable\ : bit;
SIGNAL \CounterF:CounterUDB:prevCapture\ : bit;
SIGNAL \CounterF:CounterUDB:capt_rising\ : bit;
SIGNAL \CounterF:CounterUDB:capt_falling\ : bit;
SIGNAL \CounterF:CounterUDB:capt_either_edge\ : bit;
SIGNAL \CounterF:CounterUDB:hwCapture\ : bit;
SIGNAL \CounterF:CounterUDB:reload\ : bit;
SIGNAL \CounterF:CounterUDB:final_enable\ : bit;
SIGNAL \CounterF:CounterUDB:counter_enable\ : bit;
SIGNAL \CounterF:CounterUDB:status_0\ : bit;
SIGNAL \CounterF:CounterUDB:cmp_out_status\ : bit;
SIGNAL \CounterF:CounterUDB:status_1\ : bit;
SIGNAL \CounterF:CounterUDB:per_zero\ : bit;
SIGNAL \CounterF:CounterUDB:status_2\ : bit;
SIGNAL \CounterF:CounterUDB:overflow_status\ : bit;
SIGNAL \CounterF:CounterUDB:status_3\ : bit;
SIGNAL \CounterF:CounterUDB:underflow_status\ : bit;
SIGNAL \CounterF:CounterUDB:status_4\ : bit;
SIGNAL \CounterF:CounterUDB:status_5\ : bit;
SIGNAL \CounterF:CounterUDB:fifo_full\ : bit;
SIGNAL \CounterF:CounterUDB:status_6\ : bit;
SIGNAL \CounterF:CounterUDB:fifo_nempty\ : bit;
SIGNAL \CounterF:CounterUDB:overflow\ : bit;
SIGNAL \CounterF:CounterUDB:per_FF\ : bit;
SIGNAL \CounterF:CounterUDB:underflow\ : bit;
SIGNAL \CounterF:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \CounterF:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \CounterF:CounterUDB:tc_i\ : bit;
SIGNAL \CounterF:CounterUDB:tc_reg_i\ : bit;
SIGNAL \CounterF:CounterUDB:cmp_out_i\ : bit;
SIGNAL \CounterF:CounterUDB:cmp_equal\ : bit;
SIGNAL \CounterF:CounterUDB:prevCompare\ : bit;
SIGNAL \CounterF:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_469 : bit;
SIGNAL \CounterF:CounterUDB:upcnt_stored\ : bit;
SIGNAL \CounterF:CounterUDB:dwncnt_stored\ : bit;
SIGNAL \CounterF:CounterUDB:upcnt_det\ : bit;
SIGNAL \CounterF:CounterUDB:dwncnt_det\ : bit;
SIGNAL \CounterF:CounterUDB:count_enable\ : bit;
SIGNAL \CounterF:CounterUDB:dp_dir\ : bit;
SIGNAL \CounterF:CounterUDB:reload_tc\ : bit;
SIGNAL \CounterF:CounterUDB:cs_addr_2\ : bit;
SIGNAL \CounterF:CounterUDB:cs_addr_1\ : bit;
SIGNAL \CounterF:CounterUDB:cs_addr_0\ : bit;
SIGNAL \CounterF:CounterUDB:per_equal\ : bit;
SIGNAL \CounterF:CounterUDB:nc42\ : bit;
SIGNAL \CounterF:CounterUDB:cmp_less\ : bit;
SIGNAL \CounterF:CounterUDB:sC8:counterdp:z1\ : bit;
ATTRIBUTE port_state_att of \CounterF:CounterUDB:sC8:counterdp:z1\:SIGNAL IS 2;
SIGNAL \CounterF:CounterUDB:sC8:counterdp:ff1\ : bit;
ATTRIBUTE port_state_att of \CounterF:CounterUDB:sC8:counterdp:ff1\:SIGNAL IS 2;
SIGNAL \CounterF:CounterUDB:sC8:counterdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \CounterF:CounterUDB:sC8:counterdp:ov_msb\:SIGNAL IS 2;
SIGNAL \CounterF:CounterUDB:sC8:counterdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \CounterF:CounterUDB:sC8:counterdp:co_msb\:SIGNAL IS 2;
SIGNAL \CounterF:CounterUDB:sC8:counterdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \CounterF:CounterUDB:sC8:counterdp:cmsb\:SIGNAL IS 2;
SIGNAL \CounterF:CounterUDB:sC8:counterdp:so\ : bit;
ATTRIBUTE port_state_att of \CounterF:CounterUDB:sC8:counterdp:so\:SIGNAL IS 2;
SIGNAL \CounterF:CounterUDB:sC8:counterdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \CounterF:CounterUDB:sC8:counterdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \CounterF:CounterUDB:sC8:counterdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \CounterF:CounterUDB:sC8:counterdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \CounterF:CounterUDB:sC8:counterdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \CounterF:CounterUDB:sC8:counterdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \CounterF:CounterUDB:sC8:counterdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \CounterF:CounterUDB:sC8:counterdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \CounterF:CounterUDB:sC8:counterdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \CounterF:CounterUDB:sC8:counterdp:z0_reg\:SIGNAL IS 2;
SIGNAL \CounterF:CounterUDB:sC8:counterdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \CounterF:CounterUDB:sC8:counterdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \CounterF:CounterUDB:sC8:counterdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \CounterF:CounterUDB:sC8:counterdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \CounterF:CounterUDB:sC8:counterdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \CounterF:CounterUDB:sC8:counterdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \CounterF:CounterUDB:sC8:counterdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \CounterF:CounterUDB:sC8:counterdp:z1_reg\:SIGNAL IS 2;
SIGNAL \CounterF:CounterUDB:sC8:counterdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \CounterF:CounterUDB:sC8:counterdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \CounterF:CounterUDB:sC8:counterdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \CounterF:CounterUDB:sC8:counterdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \CounterF:CounterUDB:sC8:counterdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \CounterF:CounterUDB:sC8:counterdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \CounterF:CounterUDB:sC8:counterdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \CounterF:CounterUDB:sC8:counterdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \CounterF:CounterUDB:sC8:counterdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \CounterF:CounterUDB:sC8:counterdp:so_reg\:SIGNAL IS 2;
SIGNAL \CounterF:CounterUDB:sC8:counterdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CounterF:CounterUDB:sC8:counterdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \CounterF:CounterUDB:sC8:counterdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CounterF:CounterUDB:sC8:counterdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \CounterF:CounterUDB:sC8:counterdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CounterF:CounterUDB:sC8:counterdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \CounterF:CounterUDB:sC8:counterdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CounterF:CounterUDB:sC8:counterdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMSF:PWMUDB:km_run\ : bit;
SIGNAL \PWMSF:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_818 : bit;
SIGNAL \PWMSF:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWMSF:PWMUDB:control_7\ : bit;
SIGNAL \PWMSF:PWMUDB:control_6\ : bit;
SIGNAL \PWMSF:PWMUDB:control_5\ : bit;
SIGNAL \PWMSF:PWMUDB:control_4\ : bit;
SIGNAL \PWMSF:PWMUDB:control_3\ : bit;
SIGNAL \PWMSF:PWMUDB:control_2\ : bit;
SIGNAL \PWMSF:PWMUDB:control_1\ : bit;
SIGNAL \PWMSF:PWMUDB:control_0\ : bit;
SIGNAL \PWMSF:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWMSF:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWMSF:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWMSF:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWMSF:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWMSF:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWMSF:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWMSF:PWMUDB:prevCapture\ : bit;
SIGNAL \PWMSF:PWMUDB:capt_rising\ : bit;
SIGNAL \PWMSF:PWMUDB:capt_falling\ : bit;
SIGNAL \PWMSF:PWMUDB:hwCapture\ : bit;
SIGNAL \PWMSF:PWMUDB:hwEnable\ : bit;
SIGNAL \PWMSF:PWMUDB:trig_last\ : bit;
SIGNAL \PWMSF:PWMUDB:trig_rise\ : bit;
SIGNAL \PWMSF:PWMUDB:trig_fall\ : bit;
SIGNAL \PWMSF:PWMUDB:trig_out\ : bit;
SIGNAL \PWMSF:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWMSF:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_817 : bit;
SIGNAL \PWMSF:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWMSF:PWMUDB:final_enable\ : bit;
SIGNAL \PWMSF:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWMSF:PWMUDB:tc_i\ : bit;
SIGNAL \PWMSF:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWMSF:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWMSF:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWMSF:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWMSF:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWMSF:PWMUDB:sc_kill\ : bit;
SIGNAL \PWMSF:PWMUDB:min_kill\ : bit;
SIGNAL \PWMSF:PWMUDB:final_kill\ : bit;
SIGNAL \PWMSF:PWMUDB:km_tc\ : bit;
SIGNAL \PWMSF:PWMUDB:db_tc\ : bit;
SIGNAL \PWMSF:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \PWMSF:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \PWMSF:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWMSF:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWMSF:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWMSF:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWMSF:PWMUDB:dith_sel\ : bit;
SIGNAL \PWMSF:PWMUDB:status_6\ : bit;
SIGNAL \PWMSF:PWMUDB:status_5\ : bit;
SIGNAL \PWMSF:PWMUDB:status_4\ : bit;
SIGNAL \PWMSF:PWMUDB:status_3\ : bit;
SIGNAL \PWMSF:PWMUDB:status_2\ : bit;
SIGNAL \PWMSF:PWMUDB:status_1\ : bit;
SIGNAL \PWMSF:PWMUDB:status_0\ : bit;
SIGNAL \PWMSF:Net_55\ : bit;
SIGNAL \PWMSF:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWMSF:PWMUDB:cmp1\ : bit;
SIGNAL \PWMSF:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWMSF:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWMSF:PWMUDB:cmp2\ : bit;
SIGNAL \PWMSF:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWMSF:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWMSF:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWMSF:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWMSF:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWMSF:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWMSF:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWMSF:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWMSF:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWMSF:PWMUDB:fifo_full\ : bit;
SIGNAL \PWMSF:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWMSF:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWMSF:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWMSF:PWMUDB:final_capture\ : bit;
SIGNAL \PWMSF:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWMSF:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWMSF:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWMSF:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWMSF:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWMSF:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWMSF:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWMSF:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWMSF:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWMSF:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWMSF:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWMSF:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWMSF:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWMSF:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWMSF:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWMSF:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWMSF:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWMSF:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWMSF:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWMSF:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWMSF:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWMSF:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWMSF:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWMSF:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSF:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWMSF:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSF:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWMSF:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSF:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWMSF:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSF:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWMSF:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSF:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWMSF:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSF:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWMSF:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSF:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWMSF:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSF:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWMSF:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSF:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWMSF:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSF:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWMSF:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSF:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWMSF:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSF:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWMSF:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSF:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMSF:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSF:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMSF:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSF:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMSF:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSF:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMSF:PWMUDB:compare1\ : bit;
SIGNAL \PWMSF:PWMUDB:compare2\ : bit;
SIGNAL \PWMSF:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWMSF:PWMUDB:pwm_i\ : bit;
SIGNAL \PWMSF:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWMSF:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWMSF:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWMSF:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWMSF:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWMSF:Net_101\ : bit;
SIGNAL \PWMSF:Net_96\ : bit;
SIGNAL Net_820 : bit;
SIGNAL Net_821 : bit;
SIGNAL \PWMSF:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_31\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_30\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_29\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_28\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_27\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_26\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_25\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_24\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_23\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_22\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_21\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_20\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_19\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_18\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_17\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_16\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_15\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_14\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_13\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_12\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_11\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_10\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_9\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_8\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_7\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_6\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_5\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_4\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_3\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_2\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_1\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:b_0\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \PWMSF:PWMUDB:MODIN3_1\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \PWMSF:PWMUDB:MODIN3_0\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_828 : bit;
SIGNAL Net_822 : bit;
SIGNAL Net_819 : bit;
SIGNAL \PWMSF:Net_113\ : bit;
SIGNAL \PWMSF:Net_107\ : bit;
SIGNAL \PWMSF:Net_114\ : bit;
SIGNAL tmpOE__SpeedForW_net_0 : bit;
SIGNAL tmpFB_0__SpeedForW_net_0 : bit;
SIGNAL tmpIO_0__SpeedForW_net_0 : bit;
TERMINAL tmpSIOVREF__SpeedForW_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SpeedForW_net_0 : bit;
SIGNAL Net_835 : bit;
SIGNAL tmpOE__stepB_net_0 : bit;
SIGNAL Net_837 : bit;
SIGNAL tmpFB_0__stepB_net_0 : bit;
SIGNAL tmpIO_0__stepB_net_0 : bit;
TERMINAL tmpSIOVREF__stepB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__stepB_net_0 : bit;
SIGNAL Net_838 : bit;
SIGNAL tmpOE__Dir_stepB_net_0 : bit;
SIGNAL tmpFB_0__Dir_stepB_net_0 : bit;
SIGNAL tmpIO_0__Dir_stepB_net_0 : bit;
TERMINAL tmpSIOVREF__Dir_stepB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Dir_stepB_net_0 : bit;
SIGNAL Net_843 : bit;
SIGNAL \CounterB:Net_43\ : bit;
SIGNAL Net_841 : bit;
SIGNAL \CounterB:Net_49\ : bit;
SIGNAL \CounterB:Net_82\ : bit;
SIGNAL \CounterB:Net_89\ : bit;
SIGNAL \CounterB:Net_95\ : bit;
SIGNAL \CounterB:Net_91\ : bit;
SIGNAL \CounterB:Net_102\ : bit;
SIGNAL \CounterB:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \CounterB:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \CounterB:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \CounterB:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \CounterB:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \CounterB:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \CounterB:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \CounterB:CounterUDB:control_7\ : bit;
SIGNAL \CounterB:CounterUDB:control_6\ : bit;
SIGNAL \CounterB:CounterUDB:control_5\ : bit;
SIGNAL \CounterB:CounterUDB:control_4\ : bit;
SIGNAL \CounterB:CounterUDB:control_3\ : bit;
SIGNAL \CounterB:CounterUDB:control_2\ : bit;
SIGNAL \CounterB:CounterUDB:control_1\ : bit;
SIGNAL \CounterB:CounterUDB:control_0\ : bit;
SIGNAL \CounterB:CounterUDB:ctrl_enable\ : bit;
SIGNAL \CounterB:CounterUDB:prevCapture\ : bit;
SIGNAL \CounterB:CounterUDB:capt_rising\ : bit;
SIGNAL \CounterB:CounterUDB:capt_falling\ : bit;
SIGNAL \CounterB:CounterUDB:capt_either_edge\ : bit;
SIGNAL \CounterB:CounterUDB:hwCapture\ : bit;
SIGNAL \CounterB:CounterUDB:reload\ : bit;
SIGNAL \CounterB:CounterUDB:final_enable\ : bit;
SIGNAL \CounterB:CounterUDB:counter_enable\ : bit;
SIGNAL \CounterB:CounterUDB:status_0\ : bit;
SIGNAL \CounterB:CounterUDB:cmp_out_status\ : bit;
SIGNAL \CounterB:CounterUDB:status_1\ : bit;
SIGNAL \CounterB:CounterUDB:per_zero\ : bit;
SIGNAL \CounterB:CounterUDB:status_2\ : bit;
SIGNAL \CounterB:CounterUDB:overflow_status\ : bit;
SIGNAL \CounterB:CounterUDB:status_3\ : bit;
SIGNAL \CounterB:CounterUDB:underflow_status\ : bit;
SIGNAL \CounterB:CounterUDB:status_4\ : bit;
SIGNAL \CounterB:CounterUDB:status_5\ : bit;
SIGNAL \CounterB:CounterUDB:fifo_full\ : bit;
SIGNAL \CounterB:CounterUDB:status_6\ : bit;
SIGNAL \CounterB:CounterUDB:fifo_nempty\ : bit;
SIGNAL Net_840 : bit;
SIGNAL \CounterB:CounterUDB:overflow\ : bit;
SIGNAL \CounterB:CounterUDB:per_FF\ : bit;
SIGNAL \CounterB:CounterUDB:underflow\ : bit;
SIGNAL \CounterB:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \CounterB:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \CounterB:CounterUDB:tc_i\ : bit;
SIGNAL \CounterB:CounterUDB:tc_reg_i\ : bit;
SIGNAL \CounterB:CounterUDB:cmp_out_i\ : bit;
SIGNAL \CounterB:CounterUDB:cmp_equal\ : bit;
SIGNAL \CounterB:CounterUDB:prevCompare\ : bit;
SIGNAL \CounterB:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_842 : bit;
SIGNAL \CounterB:CounterUDB:upcnt_stored\ : bit;
SIGNAL Net_846 : bit;
SIGNAL \CounterB:CounterUDB:dwncnt_stored\ : bit;
SIGNAL Net_847 : bit;
SIGNAL \CounterB:CounterUDB:upcnt_det\ : bit;
SIGNAL \CounterB:CounterUDB:dwncnt_det\ : bit;
SIGNAL \CounterB:CounterUDB:count_enable\ : bit;
SIGNAL \CounterB:CounterUDB:dp_dir\ : bit;
SIGNAL \CounterB:CounterUDB:reload_tc\ : bit;
SIGNAL \CounterB:CounterUDB:cs_addr_2\ : bit;
SIGNAL \CounterB:CounterUDB:cs_addr_1\ : bit;
SIGNAL \CounterB:CounterUDB:cs_addr_0\ : bit;
SIGNAL \CounterB:CounterUDB:per_equal\ : bit;
SIGNAL \CounterB:CounterUDB:nc42\ : bit;
SIGNAL \CounterB:CounterUDB:cmp_less\ : bit;
SIGNAL \CounterB:CounterUDB:sC8:counterdp:z1\ : bit;
ATTRIBUTE port_state_att of \CounterB:CounterUDB:sC8:counterdp:z1\:SIGNAL IS 2;
SIGNAL \CounterB:CounterUDB:sC8:counterdp:ff1\ : bit;
ATTRIBUTE port_state_att of \CounterB:CounterUDB:sC8:counterdp:ff1\:SIGNAL IS 2;
SIGNAL \CounterB:CounterUDB:sC8:counterdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \CounterB:CounterUDB:sC8:counterdp:ov_msb\:SIGNAL IS 2;
SIGNAL \CounterB:CounterUDB:sC8:counterdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \CounterB:CounterUDB:sC8:counterdp:co_msb\:SIGNAL IS 2;
SIGNAL \CounterB:CounterUDB:sC8:counterdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \CounterB:CounterUDB:sC8:counterdp:cmsb\:SIGNAL IS 2;
SIGNAL \CounterB:CounterUDB:sC8:counterdp:so\ : bit;
ATTRIBUTE port_state_att of \CounterB:CounterUDB:sC8:counterdp:so\:SIGNAL IS 2;
SIGNAL \CounterB:CounterUDB:sC8:counterdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \CounterB:CounterUDB:sC8:counterdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \CounterB:CounterUDB:sC8:counterdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \CounterB:CounterUDB:sC8:counterdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \CounterB:CounterUDB:sC8:counterdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \CounterB:CounterUDB:sC8:counterdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \CounterB:CounterUDB:sC8:counterdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \CounterB:CounterUDB:sC8:counterdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \CounterB:CounterUDB:sC8:counterdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \CounterB:CounterUDB:sC8:counterdp:z0_reg\:SIGNAL IS 2;
SIGNAL \CounterB:CounterUDB:sC8:counterdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \CounterB:CounterUDB:sC8:counterdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \CounterB:CounterUDB:sC8:counterdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \CounterB:CounterUDB:sC8:counterdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \CounterB:CounterUDB:sC8:counterdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \CounterB:CounterUDB:sC8:counterdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \CounterB:CounterUDB:sC8:counterdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \CounterB:CounterUDB:sC8:counterdp:z1_reg\:SIGNAL IS 2;
SIGNAL \CounterB:CounterUDB:sC8:counterdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \CounterB:CounterUDB:sC8:counterdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \CounterB:CounterUDB:sC8:counterdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \CounterB:CounterUDB:sC8:counterdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \CounterB:CounterUDB:sC8:counterdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \CounterB:CounterUDB:sC8:counterdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \CounterB:CounterUDB:sC8:counterdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \CounterB:CounterUDB:sC8:counterdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \CounterB:CounterUDB:sC8:counterdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \CounterB:CounterUDB:sC8:counterdp:so_reg\:SIGNAL IS 2;
SIGNAL \CounterB:CounterUDB:sC8:counterdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CounterB:CounterUDB:sC8:counterdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \CounterB:CounterUDB:sC8:counterdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CounterB:CounterUDB:sC8:counterdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \CounterB:CounterUDB:sC8:counterdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CounterB:CounterUDB:sC8:counterdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \CounterB:CounterUDB:sC8:counterdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CounterB:CounterUDB:sC8:counterdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMB2:PWMUDB:km_run\ : bit;
SIGNAL \PWMB2:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWMB2:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWMB2:PWMUDB:control_7\ : bit;
SIGNAL \PWMB2:PWMUDB:control_6\ : bit;
SIGNAL \PWMB2:PWMUDB:control_5\ : bit;
SIGNAL \PWMB2:PWMUDB:control_4\ : bit;
SIGNAL \PWMB2:PWMUDB:control_3\ : bit;
SIGNAL \PWMB2:PWMUDB:control_2\ : bit;
SIGNAL \PWMB2:PWMUDB:control_1\ : bit;
SIGNAL \PWMB2:PWMUDB:control_0\ : bit;
SIGNAL \PWMB2:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWMB2:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWMB2:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWMB2:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWMB2:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWMB2:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWMB2:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWMB2:PWMUDB:prevCapture\ : bit;
SIGNAL \PWMB2:PWMUDB:capt_rising\ : bit;
SIGNAL \PWMB2:PWMUDB:capt_falling\ : bit;
SIGNAL \PWMB2:PWMUDB:hwCapture\ : bit;
SIGNAL \PWMB2:PWMUDB:hwEnable\ : bit;
SIGNAL \PWMB2:PWMUDB:trig_last\ : bit;
SIGNAL \PWMB2:PWMUDB:trig_rise\ : bit;
SIGNAL \PWMB2:PWMUDB:trig_fall\ : bit;
SIGNAL \PWMB2:PWMUDB:trig_out\ : bit;
SIGNAL \PWMB2:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWMB2:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_850 : bit;
SIGNAL \PWMB2:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWMB2:PWMUDB:final_enable\ : bit;
SIGNAL \PWMB2:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWMB2:PWMUDB:tc_i\ : bit;
SIGNAL \PWMB2:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWMB2:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWMB2:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWMB2:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWMB2:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWMB2:PWMUDB:sc_kill\ : bit;
SIGNAL \PWMB2:PWMUDB:min_kill\ : bit;
SIGNAL \PWMB2:PWMUDB:final_kill\ : bit;
SIGNAL \PWMB2:PWMUDB:km_tc\ : bit;
SIGNAL \PWMB2:PWMUDB:db_tc\ : bit;
SIGNAL \PWMB2:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL \PWMB2:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \PWMB2:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWMB2:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWMB2:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWMB2:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWMB2:PWMUDB:dith_sel\ : bit;
SIGNAL \PWMB2:PWMUDB:status_6\ : bit;
SIGNAL \PWMB2:PWMUDB:status_5\ : bit;
SIGNAL \PWMB2:PWMUDB:status_4\ : bit;
SIGNAL \PWMB2:PWMUDB:status_3\ : bit;
SIGNAL \PWMB2:PWMUDB:status_2\ : bit;
SIGNAL \PWMB2:PWMUDB:status_1\ : bit;
SIGNAL \PWMB2:PWMUDB:status_0\ : bit;
SIGNAL \PWMB2:Net_55\ : bit;
SIGNAL \PWMB2:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWMB2:PWMUDB:cmp1\ : bit;
SIGNAL \PWMB2:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWMB2:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWMB2:PWMUDB:cmp2\ : bit;
SIGNAL \PWMB2:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWMB2:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWMB2:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWMB2:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWMB2:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWMB2:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWMB2:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWMB2:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWMB2:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWMB2:PWMUDB:fifo_full\ : bit;
SIGNAL \PWMB2:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWMB2:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWMB2:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWMB2:PWMUDB:final_capture\ : bit;
SIGNAL \PWMB2:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWMB2:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWMB2:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWMB2:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWMB2:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWMB2:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWMB2:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWMB2:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWMB2:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWMB2:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWMB2:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWMB2:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWMB2:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWMB2:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWMB2:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWMB2:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWMB2:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWMB2:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWMB2:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWMB2:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWMB2:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWMB2:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWMB2:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWMB2:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB2:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWMB2:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB2:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWMB2:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB2:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWMB2:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB2:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWMB2:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB2:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWMB2:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB2:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWMB2:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB2:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWMB2:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB2:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWMB2:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB2:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWMB2:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB2:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWMB2:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB2:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWMB2:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB2:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWMB2:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB2:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMB2:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB2:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMB2:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB2:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMB2:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB2:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMB2:PWMUDB:compare1\ : bit;
SIGNAL \PWMB2:PWMUDB:compare2\ : bit;
SIGNAL \PWMB2:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWMB2:PWMUDB:pwm_i\ : bit;
SIGNAL \PWMB2:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWMB2:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWMB2:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWMB2:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWMB2:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWMB2:Net_101\ : bit;
SIGNAL \PWMB2:Net_96\ : bit;
SIGNAL Net_1047 : bit;
SIGNAL Net_1048 : bit;
SIGNAL \PWMB2:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_31\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_30\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_29\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_28\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_27\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_26\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_25\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_24\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_23\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_22\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_21\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_20\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_19\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_18\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_17\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_16\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_15\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_14\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_13\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_12\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_11\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_10\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_9\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_8\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_7\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_6\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_5\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_4\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_3\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_2\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_1\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:b_0\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \PWMB2:PWMUDB:MODIN4_1\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \PWMB2:PWMUDB:MODIN4_0\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1049 : bit;
SIGNAL Net_1046 : bit;
SIGNAL \PWMB2:Net_113\ : bit;
SIGNAL \PWMB2:Net_107\ : bit;
SIGNAL \PWMB2:Net_114\ : bit;
SIGNAL \PWMB1:PWMUDB:km_run\ : bit;
SIGNAL \PWMB1:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWMB1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWMB1:PWMUDB:control_7\ : bit;
SIGNAL \PWMB1:PWMUDB:control_6\ : bit;
SIGNAL \PWMB1:PWMUDB:control_5\ : bit;
SIGNAL \PWMB1:PWMUDB:control_4\ : bit;
SIGNAL \PWMB1:PWMUDB:control_3\ : bit;
SIGNAL \PWMB1:PWMUDB:control_2\ : bit;
SIGNAL \PWMB1:PWMUDB:control_1\ : bit;
SIGNAL \PWMB1:PWMUDB:control_0\ : bit;
SIGNAL \PWMB1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWMB1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWMB1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWMB1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWMB1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWMB1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWMB1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWMB1:PWMUDB:prevCapture\ : bit;
SIGNAL \PWMB1:PWMUDB:capt_rising\ : bit;
SIGNAL \PWMB1:PWMUDB:capt_falling\ : bit;
SIGNAL \PWMB1:PWMUDB:hwCapture\ : bit;
SIGNAL \PWMB1:PWMUDB:hwEnable\ : bit;
SIGNAL \PWMB1:PWMUDB:trig_last\ : bit;
SIGNAL \PWMB1:PWMUDB:trig_rise\ : bit;
SIGNAL \PWMB1:PWMUDB:trig_fall\ : bit;
SIGNAL \PWMB1:PWMUDB:trig_out\ : bit;
SIGNAL \PWMB1:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWMB1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_862 : bit;
SIGNAL \PWMB1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWMB1:PWMUDB:final_enable\ : bit;
SIGNAL \PWMB1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWMB1:PWMUDB:tc_i\ : bit;
SIGNAL \PWMB1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWMB1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWMB1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWMB1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWMB1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWMB1:PWMUDB:sc_kill\ : bit;
SIGNAL \PWMB1:PWMUDB:min_kill\ : bit;
SIGNAL \PWMB1:PWMUDB:final_kill\ : bit;
SIGNAL \PWMB1:PWMUDB:km_tc\ : bit;
SIGNAL \PWMB1:PWMUDB:db_tc\ : bit;
SIGNAL \PWMB1:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_1\ : bit;
SIGNAL \PWMB1:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_0\ : bit;
SIGNAL \PWMB1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWMB1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWMB1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWMB1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWMB1:PWMUDB:dith_sel\ : bit;
SIGNAL \PWMB1:PWMUDB:status_6\ : bit;
SIGNAL \PWMB1:PWMUDB:status_5\ : bit;
SIGNAL \PWMB1:PWMUDB:status_4\ : bit;
SIGNAL \PWMB1:PWMUDB:status_3\ : bit;
SIGNAL \PWMB1:PWMUDB:status_2\ : bit;
SIGNAL \PWMB1:PWMUDB:status_1\ : bit;
SIGNAL \PWMB1:PWMUDB:status_0\ : bit;
SIGNAL \PWMB1:Net_55\ : bit;
SIGNAL \PWMB1:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWMB1:PWMUDB:cmp1\ : bit;
SIGNAL \PWMB1:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWMB1:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWMB1:PWMUDB:cmp2\ : bit;
SIGNAL \PWMB1:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWMB1:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWMB1:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWMB1:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWMB1:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWMB1:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWMB1:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWMB1:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWMB1:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWMB1:PWMUDB:fifo_full\ : bit;
SIGNAL \PWMB1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWMB1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWMB1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWMB1:PWMUDB:final_capture\ : bit;
SIGNAL \PWMB1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWMB1:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWMB1:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWMB1:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWMB1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWMB1:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWMB1:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWMB1:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWMB1:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWMB1:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWMB1:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWMB1:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWMB1:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWMB1:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWMB1:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWMB1:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWMB1:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWMB1:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWMB1:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWMB1:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWMB1:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWMB1:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWMB1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWMB1:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB1:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWMB1:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB1:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWMB1:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB1:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWMB1:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB1:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWMB1:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB1:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWMB1:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB1:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWMB1:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB1:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWMB1:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB1:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWMB1:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB1:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWMB1:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB1:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWMB1:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB1:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWMB1:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB1:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWMB1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMB1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMB1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMB1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMB1:PWMUDB:compare1\ : bit;
SIGNAL \PWMB1:PWMUDB:compare2\ : bit;
SIGNAL \PWMB1:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWMB1:PWMUDB:pwm_i\ : bit;
SIGNAL \PWMB1:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWMB1:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWMB1:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWMB1:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWMB1:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWMB1:Net_101\ : bit;
SIGNAL \PWMB1:Net_96\ : bit;
SIGNAL Net_1036 : bit;
SIGNAL Net_1037 : bit;
SIGNAL \PWMB1:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_31\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_30\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_29\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_28\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_27\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_26\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_25\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_24\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_23\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_22\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_21\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_20\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_19\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_18\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_17\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_16\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_15\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_14\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_13\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_12\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_11\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_10\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_9\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_8\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_7\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_6\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_5\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_4\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_3\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_2\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_1\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:b_0\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_31\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_30\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_29\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_28\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_27\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_26\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_25\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_24\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_23\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_22\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_21\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_20\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_19\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_18\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_17\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_16\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_15\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_14\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_13\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_12\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_11\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_10\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_9\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_8\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_7\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_6\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_5\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_4\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_3\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_2\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_1\ : bit;
SIGNAL \PWMB1:PWMUDB:MODIN5_1\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:a_0\ : bit;
SIGNAL \PWMB1:PWMUDB:MODIN5_0\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_31\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_30\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_29\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_28\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_27\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_26\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_25\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_24\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_23\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_22\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_21\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_20\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_19\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_18\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_17\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_16\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_15\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_14\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_13\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_12\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_11\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_10\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_9\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_8\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_7\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_6\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_5\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_4\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_3\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_2\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_1\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:b_0\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_31\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_31\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_30\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_30\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_29\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_29\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_28\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_28\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_27\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_27\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_26\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_26\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_25\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_25\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_24\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_24\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_23\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_23\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_22\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_22\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_21\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_21\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_20\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_20\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_19\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_19\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_18\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_18\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_17\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_17\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_16\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_16\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_15\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_15\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_14\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_14\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_13\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_13\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_12\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_12\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_11\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_11\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_10\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_10\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_9\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_9\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_8\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_8\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_7\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_7\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_6\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_6\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_5\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_5\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_4\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_4\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_3\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_3\ : bit;
SIGNAL \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_2\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_2\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_1\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:s_0\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1038 : bit;
SIGNAL Net_1035 : bit;
SIGNAL \PWMB1:Net_113\ : bit;
SIGNAL \PWMB1:Net_107\ : bit;
SIGNAL \PWMB1:Net_114\ : bit;
SIGNAL \PWMSB:PWMUDB:km_run\ : bit;
SIGNAL \PWMSB:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_899 : bit;
SIGNAL \PWMSB:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWMSB:PWMUDB:control_7\ : bit;
SIGNAL \PWMSB:PWMUDB:control_6\ : bit;
SIGNAL \PWMSB:PWMUDB:control_5\ : bit;
SIGNAL \PWMSB:PWMUDB:control_4\ : bit;
SIGNAL \PWMSB:PWMUDB:control_3\ : bit;
SIGNAL \PWMSB:PWMUDB:control_2\ : bit;
SIGNAL \PWMSB:PWMUDB:control_1\ : bit;
SIGNAL \PWMSB:PWMUDB:control_0\ : bit;
SIGNAL \PWMSB:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWMSB:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWMSB:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWMSB:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWMSB:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWMSB:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWMSB:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWMSB:PWMUDB:prevCapture\ : bit;
SIGNAL \PWMSB:PWMUDB:capt_rising\ : bit;
SIGNAL \PWMSB:PWMUDB:capt_falling\ : bit;
SIGNAL \PWMSB:PWMUDB:hwCapture\ : bit;
SIGNAL \PWMSB:PWMUDB:hwEnable\ : bit;
SIGNAL \PWMSB:PWMUDB:trig_last\ : bit;
SIGNAL \PWMSB:PWMUDB:trig_rise\ : bit;
SIGNAL \PWMSB:PWMUDB:trig_fall\ : bit;
SIGNAL \PWMSB:PWMUDB:trig_out\ : bit;
SIGNAL \PWMSB:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWMSB:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_898 : bit;
SIGNAL \PWMSB:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWMSB:PWMUDB:final_enable\ : bit;
SIGNAL \PWMSB:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWMSB:PWMUDB:tc_i\ : bit;
SIGNAL \PWMSB:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWMSB:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWMSB:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWMSB:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWMSB:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWMSB:PWMUDB:sc_kill\ : bit;
SIGNAL \PWMSB:PWMUDB:min_kill\ : bit;
SIGNAL \PWMSB:PWMUDB:final_kill\ : bit;
SIGNAL \PWMSB:PWMUDB:km_tc\ : bit;
SIGNAL \PWMSB:PWMUDB:db_tc\ : bit;
SIGNAL \PWMSB:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \PWMSB:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \PWMSB:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWMSB:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWMSB:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWMSB:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWMSB:PWMUDB:dith_sel\ : bit;
SIGNAL \PWMSB:PWMUDB:status_6\ : bit;
SIGNAL \PWMSB:PWMUDB:status_5\ : bit;
SIGNAL \PWMSB:PWMUDB:status_4\ : bit;
SIGNAL \PWMSB:PWMUDB:status_3\ : bit;
SIGNAL \PWMSB:PWMUDB:status_2\ : bit;
SIGNAL \PWMSB:PWMUDB:status_1\ : bit;
SIGNAL \PWMSB:PWMUDB:status_0\ : bit;
SIGNAL \PWMSB:Net_55\ : bit;
SIGNAL \PWMSB:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWMSB:PWMUDB:cmp1\ : bit;
SIGNAL \PWMSB:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWMSB:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWMSB:PWMUDB:cmp2\ : bit;
SIGNAL \PWMSB:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWMSB:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWMSB:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWMSB:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWMSB:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWMSB:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWMSB:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWMSB:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWMSB:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWMSB:PWMUDB:fifo_full\ : bit;
SIGNAL \PWMSB:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWMSB:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWMSB:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWMSB:PWMUDB:final_capture\ : bit;
SIGNAL \PWMSB:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWMSB:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWMSB:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWMSB:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWMSB:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWMSB:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWMSB:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWMSB:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWMSB:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWMSB:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWMSB:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWMSB:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWMSB:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWMSB:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWMSB:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWMSB:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWMSB:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWMSB:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWMSB:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWMSB:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWMSB:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWMSB:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWMSB:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWMSB:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSB:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWMSB:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSB:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWMSB:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSB:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWMSB:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSB:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWMSB:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSB:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWMSB:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSB:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWMSB:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSB:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWMSB:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSB:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWMSB:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSB:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWMSB:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSB:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWMSB:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSB:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWMSB:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSB:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWMSB:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSB:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMSB:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSB:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMSB:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSB:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMSB:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMSB:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMSB:PWMUDB:compare1\ : bit;
SIGNAL \PWMSB:PWMUDB:compare2\ : bit;
SIGNAL \PWMSB:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWMSB:PWMUDB:pwm_i\ : bit;
SIGNAL \PWMSB:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWMSB:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWMSB:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWMSB:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWMSB:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWMSB:Net_101\ : bit;
SIGNAL \PWMSB:Net_96\ : bit;
SIGNAL Net_970 : bit;
SIGNAL Net_971 : bit;
SIGNAL \PWMSB:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \PWMSB:PWMUDB:MODIN6_1\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \PWMSB:PWMUDB:MODIN6_0\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_909 : bit;
SIGNAL Net_972 : bit;
SIGNAL Net_969 : bit;
SIGNAL \PWMSB:Net_113\ : bit;
SIGNAL \PWMSB:Net_107\ : bit;
SIGNAL \PWMSB:Net_114\ : bit;
SIGNAL tmpOE__SpeedBackW_net_0 : bit;
SIGNAL tmpFB_0__SpeedBackW_net_0 : bit;
SIGNAL tmpIO_0__SpeedBackW_net_0 : bit;
TERMINAL tmpSIOVREF__SpeedBackW_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SpeedBackW_net_0 : bit;
SIGNAL tmpOE__MicroF_net_0 : bit;
SIGNAL tmpFB_0__MicroF_net_0 : bit;
SIGNAL tmpIO_0__MicroF_net_0 : bit;
TERMINAL tmpSIOVREF__MicroF_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MicroF_net_0 : bit;
SIGNAL tmpOE__MicroB_net_0 : bit;
SIGNAL tmpFB_0__MicroB_net_0 : bit;
SIGNAL tmpIO_0__MicroB_net_0 : bit;
TERMINAL tmpSIOVREF__MicroB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MicroB_net_0 : bit;
SIGNAL \PWMF1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWMF1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWMF1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWMF1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWMF1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWMF1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWMF1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWMF1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWMF1:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWMF1:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWMF1:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWMF1:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWMF1:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWMF1:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWMF1:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWMF1:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWMF2:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWMF2:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWMF2:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWMF2:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWMF2:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWMF2:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWMF2:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWMF2:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWMF2:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWMF2:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWMF2:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWMF2:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWMF2:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWMF2:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWMF2:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWMF2:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \CounterF:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \CounterF:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \CounterF:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \CounterF:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \CounterF:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \CounterF:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \CounterF:CounterUDB:upcnt_stored\\D\ : bit;
SIGNAL \CounterF:CounterUDB:dwncnt_stored\\D\ : bit;
SIGNAL \PWMSF:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWMSF:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWMSF:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWMSF:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWMSF:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWMSF:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWMSF:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWMSF:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWMSF:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWMSF:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWMSF:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWMSF:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWMSF:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWMSF:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWMSF:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWMSF:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \CounterB:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \CounterB:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \CounterB:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \CounterB:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \CounterB:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \CounterB:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \CounterB:CounterUDB:upcnt_stored\\D\ : bit;
SIGNAL \CounterB:CounterUDB:dwncnt_stored\\D\ : bit;
SIGNAL \PWMB2:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWMB2:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWMB2:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWMB2:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWMB2:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWMB2:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWMB2:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWMB2:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWMB2:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWMB2:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWMB2:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWMB2:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWMB2:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWMB2:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWMB2:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWMB2:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWMB1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWMB1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWMB1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWMB1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWMB1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWMB1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWMB1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWMB1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWMB1:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWMB1:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWMB1:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWMB1:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWMB1:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWMB1:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWMB1:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWMB1:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWMSB:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWMSB:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWMSB:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWMSB:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWMSB:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWMSB:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWMSB:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWMSB:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWMSB:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWMSB:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWMSB:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWMSB:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWMSB:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWMSB:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWMSB:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWMSB:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

Net_440 <=  ('0') ;

tmpOE__stepF_net_0 <=  ('1') ;

Net_575 <= (Net_798
	OR Net_530);

\PWMF1:PWMUDB:sc_kill_tmp\\D\ <= (not \PWMF1:PWMUDB:tc_i\);

\PWMF1:PWMUDB:dith_count_1\\D\ <= ((not \PWMF1:PWMUDB:dith_count_1\ and \PWMF1:PWMUDB:tc_i\ and \PWMF1:PWMUDB:dith_count_0\)
	OR (not \PWMF1:PWMUDB:dith_count_0\ and \PWMF1:PWMUDB:dith_count_1\)
	OR (not \PWMF1:PWMUDB:tc_i\ and \PWMF1:PWMUDB:dith_count_1\));

\PWMF1:PWMUDB:dith_count_0\\D\ <= ((not \PWMF1:PWMUDB:dith_count_0\ and \PWMF1:PWMUDB:tc_i\)
	OR (not \PWMF1:PWMUDB:tc_i\ and \PWMF1:PWMUDB:dith_count_0\));

\PWMF1:PWMUDB:cmp1_status\ <= ((not \PWMF1:PWMUDB:prevCompare1\ and \PWMF1:PWMUDB:cmp1_less\));

\PWMF1:PWMUDB:status_2\ <= ((\PWMF1:PWMUDB:runmode_enable\ and \PWMF1:PWMUDB:tc_i\));

\PWMF1:PWMUDB:pwm_i\ <= ((\PWMF1:PWMUDB:runmode_enable\ and \PWMF1:PWMUDB:cmp1_less\));

\PWMF2:PWMUDB:sc_kill_tmp\\D\ <= (not \PWMF2:PWMUDB:tc_i\);

\PWMF2:PWMUDB:dith_count_1\\D\ <= ((not \PWMF2:PWMUDB:dith_count_1\ and \PWMF2:PWMUDB:tc_i\ and \PWMF2:PWMUDB:dith_count_0\)
	OR (not \PWMF2:PWMUDB:dith_count_0\ and \PWMF2:PWMUDB:dith_count_1\)
	OR (not \PWMF2:PWMUDB:tc_i\ and \PWMF2:PWMUDB:dith_count_1\));

\PWMF2:PWMUDB:dith_count_0\\D\ <= ((not \PWMF2:PWMUDB:dith_count_0\ and \PWMF2:PWMUDB:tc_i\)
	OR (not \PWMF2:PWMUDB:tc_i\ and \PWMF2:PWMUDB:dith_count_0\));

\PWMF2:PWMUDB:cmp1_status\ <= ((not \PWMF2:PWMUDB:prevCompare1\ and \PWMF2:PWMUDB:cmp1_less\));

\PWMF2:PWMUDB:status_2\ <= ((\PWMF2:PWMUDB:runmode_enable\ and \PWMF2:PWMUDB:tc_i\));

\PWMF2:PWMUDB:pwm_i\ <= ((\PWMF2:PWMUDB:runmode_enable\ and \PWMF2:PWMUDB:cmp1_less\));

\CounterF:CounterUDB:status_0\ <= ((not \CounterF:CounterUDB:prevCompare\ and \CounterF:CounterUDB:cmp_out_i\));

\CounterF:CounterUDB:status_2\ <= ((not \CounterF:CounterUDB:overflow_reg_i\ and \CounterF:CounterUDB:overflow\));

\CounterF:CounterUDB:status_3\ <= ((not \CounterF:CounterUDB:underflow_reg_i\ and \CounterF:CounterUDB:status_1\));

\CounterF:CounterUDB:tc_i\ <= (\CounterF:CounterUDB:status_1\
	OR \CounterF:CounterUDB:overflow\);

\CounterF:CounterUDB:upcnt_det\ <= ((not \CounterF:CounterUDB:upcnt_stored\ and Net_530));

\CounterF:CounterUDB:count_enable\ <= ((not \CounterF:CounterUDB:dwncnt_stored\ and Net_798 and \CounterF:CounterUDB:control_7\)
	OR (not \CounterF:CounterUDB:upcnt_stored\ and Net_530 and \CounterF:CounterUDB:control_7\));

\PWMSF:PWMUDB:sc_kill_tmp\\D\ <= (not \PWMSF:PWMUDB:tc_i\);

\PWMSF:PWMUDB:dith_count_1\\D\ <= ((not \PWMSF:PWMUDB:dith_count_1\ and \PWMSF:PWMUDB:tc_i\ and \PWMSF:PWMUDB:dith_count_0\)
	OR (not \PWMSF:PWMUDB:dith_count_0\ and \PWMSF:PWMUDB:dith_count_1\)
	OR (not \PWMSF:PWMUDB:tc_i\ and \PWMSF:PWMUDB:dith_count_1\));

\PWMSF:PWMUDB:dith_count_0\\D\ <= ((not \PWMSF:PWMUDB:dith_count_0\ and \PWMSF:PWMUDB:tc_i\)
	OR (not \PWMSF:PWMUDB:tc_i\ and \PWMSF:PWMUDB:dith_count_0\));

\PWMSF:PWMUDB:cmp1_status\ <= ((not \PWMSF:PWMUDB:prevCompare1\ and \PWMSF:PWMUDB:cmp1_less\));

\PWMSF:PWMUDB:status_2\ <= ((\PWMSF:PWMUDB:runmode_enable\ and \PWMSF:PWMUDB:tc_i\));

\PWMSF:PWMUDB:pwm_i\ <= ((\PWMSF:PWMUDB:runmode_enable\ and \PWMSF:PWMUDB:cmp1_less\));

\CounterB:CounterUDB:status_0\ <= ((not \CounterB:CounterUDB:prevCompare\ and \CounterB:CounterUDB:cmp_out_i\));

\CounterB:CounterUDB:status_2\ <= ((not \CounterB:CounterUDB:overflow_reg_i\ and \CounterB:CounterUDB:overflow\));

\CounterB:CounterUDB:status_3\ <= ((not \CounterB:CounterUDB:underflow_reg_i\ and \CounterB:CounterUDB:status_1\));

\CounterB:CounterUDB:tc_i\ <= (\CounterB:CounterUDB:status_1\
	OR \CounterB:CounterUDB:overflow\);

\CounterB:CounterUDB:upcnt_det\ <= ((not \CounterB:CounterUDB:upcnt_stored\ and Net_846));

\CounterB:CounterUDB:count_enable\ <= ((not \CounterB:CounterUDB:dwncnt_stored\ and \CounterB:CounterUDB:control_7\ and Net_847)
	OR (not \CounterB:CounterUDB:upcnt_stored\ and \CounterB:CounterUDB:control_7\ and Net_846));

\PWMB2:PWMUDB:sc_kill_tmp\\D\ <= (not \PWMB2:PWMUDB:tc_i\);

\PWMB2:PWMUDB:dith_count_1\\D\ <= ((not \PWMB2:PWMUDB:dith_count_1\ and \PWMB2:PWMUDB:tc_i\ and \PWMB2:PWMUDB:dith_count_0\)
	OR (not \PWMB2:PWMUDB:dith_count_0\ and \PWMB2:PWMUDB:dith_count_1\)
	OR (not \PWMB2:PWMUDB:tc_i\ and \PWMB2:PWMUDB:dith_count_1\));

\PWMB2:PWMUDB:dith_count_0\\D\ <= ((not \PWMB2:PWMUDB:dith_count_0\ and \PWMB2:PWMUDB:tc_i\)
	OR (not \PWMB2:PWMUDB:tc_i\ and \PWMB2:PWMUDB:dith_count_0\));

\PWMB2:PWMUDB:cmp1_status\ <= ((not \PWMB2:PWMUDB:prevCompare1\ and \PWMB2:PWMUDB:cmp1_less\));

\PWMB2:PWMUDB:status_2\ <= ((\PWMB2:PWMUDB:runmode_enable\ and \PWMB2:PWMUDB:tc_i\));

\PWMB2:PWMUDB:pwm_i\ <= ((\PWMB2:PWMUDB:runmode_enable\ and \PWMB2:PWMUDB:cmp1_less\));

Net_837 <= (Net_847
	OR Net_846);

\PWMB1:PWMUDB:sc_kill_tmp\\D\ <= (not \PWMB1:PWMUDB:tc_i\);

\PWMB1:PWMUDB:dith_count_1\\D\ <= ((not \PWMB1:PWMUDB:dith_count_1\ and \PWMB1:PWMUDB:tc_i\ and \PWMB1:PWMUDB:dith_count_0\)
	OR (not \PWMB1:PWMUDB:dith_count_0\ and \PWMB1:PWMUDB:dith_count_1\)
	OR (not \PWMB1:PWMUDB:tc_i\ and \PWMB1:PWMUDB:dith_count_1\));

\PWMB1:PWMUDB:dith_count_0\\D\ <= ((not \PWMB1:PWMUDB:dith_count_0\ and \PWMB1:PWMUDB:tc_i\)
	OR (not \PWMB1:PWMUDB:tc_i\ and \PWMB1:PWMUDB:dith_count_0\));

\PWMB1:PWMUDB:cmp1_status\ <= ((not \PWMB1:PWMUDB:prevCompare1\ and \PWMB1:PWMUDB:cmp1_less\));

\PWMB1:PWMUDB:status_2\ <= ((\PWMB1:PWMUDB:runmode_enable\ and \PWMB1:PWMUDB:tc_i\));

\PWMB1:PWMUDB:pwm_i\ <= ((\PWMB1:PWMUDB:runmode_enable\ and \PWMB1:PWMUDB:cmp1_less\));

\PWMSB:PWMUDB:sc_kill_tmp\\D\ <= (not \PWMSB:PWMUDB:tc_i\);

\PWMSB:PWMUDB:dith_count_1\\D\ <= ((not \PWMSB:PWMUDB:dith_count_1\ and \PWMSB:PWMUDB:tc_i\ and \PWMSB:PWMUDB:dith_count_0\)
	OR (not \PWMSB:PWMUDB:dith_count_0\ and \PWMSB:PWMUDB:dith_count_1\)
	OR (not \PWMSB:PWMUDB:tc_i\ and \PWMSB:PWMUDB:dith_count_1\));

\PWMSB:PWMUDB:dith_count_0\\D\ <= ((not \PWMSB:PWMUDB:dith_count_0\ and \PWMSB:PWMUDB:tc_i\)
	OR (not \PWMSB:PWMUDB:tc_i\ and \PWMSB:PWMUDB:dith_count_0\));

\PWMSB:PWMUDB:cmp1_status\ <= ((not \PWMSB:PWMUDB:prevCompare1\ and \PWMSB:PWMUDB:cmp1_less\));

\PWMSB:PWMUDB:status_2\ <= ((\PWMSB:PWMUDB:runmode_enable\ and \PWMSB:PWMUDB:tc_i\));

\PWMSB:PWMUDB:pwm_i\ <= ((\PWMSB:PWMUDB:runmode_enable\ and \PWMSB:PWMUDB:cmp1_less\));

Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"71efdcdf-daf4-4a3c-9233-0011986f6b59",
		source_clock_id=>"",
		divisor=>0,
		period=>"5000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_720,
		dig_domain_out=>open);
stepF:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__stepF_net_0),
		y=>Net_575,
		fb=>(tmpFB_0__stepF_net_0),
		analog=>(open),
		io=>(tmpIO_0__stepF_net_0),
		siovref=>(tmpSIOVREF__stepF_net_0),
		annotation=>(open),
		in_clock=>Net_440,
		in_clock_en=>tmpOE__stepF_net_0,
		in_reset=>Net_440,
		out_clock=>Net_440,
		out_clock_en=>tmpOE__stepF_net_0,
		out_reset=>Net_440,
		interrupt=>tmpINTERRUPT_0__stepF_net_0);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"85780722-3324-4505-8799-f9662d46424c",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_478,
		dig_domain_out=>open);
Pin_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"34cfed22-c960-4363-8ecf-2f6fc0d15200",
		drive_mode=>"100100",
		ibuf_enabled=>"11",
		init_dr_st=>"11",
		input_sync=>"11",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"00",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>"scl,sda",
		pin_mode=>"BB",
		por_state=>4,
		sio_group_cnt=>1,
		sio_hifreq=>"1",
		sio_hyst=>"11",
		sio_ibuf=>"0",
		sio_info=>"1011",
		sio_obuf=>"0",
		sio_refsel=>"0",
		sio_vtrip=>"1",
		sio_vohsel=>"000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"0000",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"11",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(tmpOE__stepF_net_0, tmpOE__stepF_net_0),
		y=>(Net_440, Net_440),
		fb=>(tmpFB_1__Pin_1_net_1, tmpFB_1__Pin_1_net_0),
		analog=>(open, open),
		io=>(Net_7, Net_6),
		siovref=>(tmpSIOVREF__Pin_1_net_0),
		annotation=>(open, open),
		in_clock=>Net_440,
		in_clock_en=>tmpOE__stepF_net_0,
		in_reset=>Net_440,
		out_clock=>Net_440,
		out_clock_en=>tmpOE__stepF_net_0,
		out_reset=>Net_440,
		interrupt=>tmpINTERRUPT_0__Pin_1_net_0);
\I2CS:I2C_Prim\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>Net_440,
		scl_in=>\I2CS:Net_175\,
		sda_in=>\I2CS:Net_181\,
		scl_out=>\I2CS:Net_174\,
		sda_out=>\I2CS:Net_173\,
		interrupt=>\I2CS:Net_172\);
\I2CS:cy_bufoe_1\:cy_bufoe
	PORT MAP(x=>\I2CS:Net_173\,
		oe=>tmpOE__stepF_net_0,
		y=>Net_7,
		yfb=>\I2CS:Net_181\);
\I2CS:cy_bufoe_2\:cy_bufoe
	PORT MAP(x=>\I2CS:Net_174\,
		oe=>tmpOE__stepF_net_0,
		y=>Net_6,
		yfb=>\I2CS:Net_175\);
\I2CS:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>\I2CS:Net_172\);
Dir_stepF:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ac2f6c6a-c23d-4e3f-8357-4fe3019c4de2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__stepF_net_0),
		y=>(Net_440),
		fb=>(tmpFB_0__Dir_stepF_net_0),
		analog=>(open),
		io=>(tmpIO_0__Dir_stepF_net_0),
		siovref=>(tmpSIOVREF__Dir_stepF_net_0),
		annotation=>(open),
		in_clock=>Net_440,
		in_clock_en=>tmpOE__stepF_net_0,
		in_reset=>Net_440,
		out_clock=>Net_440,
		out_clock_en=>tmpOE__stepF_net_0,
		out_reset=>Net_440,
		interrupt=>tmpINTERRUPT_0__Dir_stepF_net_0);
\PWMF1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_720,
		enable=>tmpOE__stepF_net_0,
		clock_out=>\PWMF1:PWMUDB:ClockOutFromEnBlock\);
\PWMF1:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_440,
		clock=>\PWMF1:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWMF1:PWMUDB:control_7\, \PWMF1:PWMUDB:control_6\, \PWMF1:PWMUDB:control_5\, \PWMF1:PWMUDB:control_4\,
			\PWMF1:PWMUDB:control_3\, \PWMF1:PWMUDB:control_2\, \PWMF1:PWMUDB:control_1\, \PWMF1:PWMUDB:control_0\));
\PWMF1:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_440,
		clock=>\PWMF1:PWMUDB:ClockOutFromEnBlock\,
		status=>(Net_440, \PWMF1:PWMUDB:status_5\, Net_440, \PWMF1:PWMUDB:status_3\,
			\PWMF1:PWMUDB:status_2\, \PWMF1:PWMUDB:status_1\, \PWMF1:PWMUDB:status_0\),
		interrupt=>\PWMF1:Net_55\);
\PWMF1:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_440,
		clk=>\PWMF1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWMF1:PWMUDB:tc_i\, \PWMF1:PWMUDB:runmode_enable\, Net_440),
		route_si=>Net_440,
		route_ci=>Net_440,
		f0_load=>Net_440,
		f1_load=>Net_440,
		d0_load=>Net_440,
		d1_load=>Net_440,
		ce0=>\PWMF1:PWMUDB:cmp1_eq\,
		cl0=>\PWMF1:PWMUDB:cmp1_less\,
		z0=>\PWMF1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWMF1:PWMUDB:cmp2_eq\,
		cl1=>\PWMF1:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWMF1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWMF1:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_440,
		co=>open,
		sir=>Net_440,
		sor=>open,
		sil=>Net_440,
		sol=>open,
		msbi=>Net_440,
		msbo=>open,
		cei=>(Net_440, Net_440),
		ceo=>open,
		cli=>(Net_440, Net_440),
		clo=>open,
		zi=>(Net_440, Net_440),
		zo=>open,
		fi=>(Net_440, Net_440),
		fo=>open,
		capi=>(Net_440, Net_440),
		capo=>open,
		cfbi=>Net_440,
		cfbo=>open,
		pi=>(Net_440, Net_440, Net_440, Net_440,
			Net_440, Net_440, Net_440, Net_440),
		po=>open);
\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_440,
		y=>\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_440,
		y=>\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_440,
		y=>\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWMF2:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_720,
		enable=>tmpOE__stepF_net_0,
		clock_out=>\PWMF2:PWMUDB:ClockOutFromEnBlock\);
\PWMF2:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_440,
		clock=>\PWMF2:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWMF2:PWMUDB:control_7\, \PWMF2:PWMUDB:control_6\, \PWMF2:PWMUDB:control_5\, \PWMF2:PWMUDB:control_4\,
			\PWMF2:PWMUDB:control_3\, \PWMF2:PWMUDB:control_2\, \PWMF2:PWMUDB:control_1\, \PWMF2:PWMUDB:control_0\));
\PWMF2:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_440,
		clock=>\PWMF2:PWMUDB:ClockOutFromEnBlock\,
		status=>(Net_440, \PWMF2:PWMUDB:status_5\, Net_440, \PWMF2:PWMUDB:status_3\,
			\PWMF2:PWMUDB:status_2\, \PWMF2:PWMUDB:status_1\, \PWMF2:PWMUDB:status_0\),
		interrupt=>\PWMF2:Net_55\);
\PWMF2:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_440,
		clk=>\PWMF2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWMF2:PWMUDB:tc_i\, \PWMF2:PWMUDB:runmode_enable\, Net_440),
		route_si=>Net_440,
		route_ci=>Net_440,
		f0_load=>Net_440,
		f1_load=>Net_440,
		d0_load=>Net_440,
		d1_load=>Net_440,
		ce0=>\PWMF2:PWMUDB:cmp1_eq\,
		cl0=>\PWMF2:PWMUDB:cmp1_less\,
		z0=>\PWMF2:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWMF2:PWMUDB:cmp2_eq\,
		cl1=>\PWMF2:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWMF2:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWMF2:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_440,
		co=>open,
		sir=>Net_440,
		sor=>open,
		sil=>Net_440,
		sol=>open,
		msbi=>Net_440,
		msbo=>open,
		cei=>(Net_440, Net_440),
		ceo=>open,
		cli=>(Net_440, Net_440),
		clo=>open,
		zi=>(Net_440, Net_440),
		zo=>open,
		fi=>(Net_440, Net_440),
		fo=>open,
		capi=>(Net_440, Net_440),
		capo=>open,
		cfbi=>Net_440,
		cfbo=>open,
		pi=>(Net_440, Net_440, Net_440, Net_440,
			Net_440, Net_440, Net_440, Net_440),
		po=>open);
\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_440,
		y=>\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_440,
		y=>\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_440,
		y=>\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
\CounterF:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_478,
		enable=>tmpOE__stepF_net_0,
		clock_out=>\CounterF:CounterUDB:ClockOutFromEnBlock\);
\CounterF:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_478,
		enable=>tmpOE__stepF_net_0,
		clock_out=>\CounterF:CounterUDB:Clk_Ctl_i\);
\CounterF:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_440,
		clock=>\CounterF:CounterUDB:Clk_Ctl_i\,
		control=>(\CounterF:CounterUDB:control_7\, \CounterF:CounterUDB:control_6\, \CounterF:CounterUDB:control_5\, \CounterF:CounterUDB:control_4\,
			\CounterF:CounterUDB:control_3\, \CounterF:CounterUDB:control_2\, \CounterF:CounterUDB:control_1\, \CounterF:CounterUDB:control_0\));
\CounterF:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_440,
		clock=>\CounterF:CounterUDB:ClockOutFromEnBlock\,
		status=>(\CounterF:CounterUDB:status_6\, \CounterF:CounterUDB:status_5\, Net_440, \CounterF:CounterUDB:status_3\,
			\CounterF:CounterUDB:status_2\, \CounterF:CounterUDB:status_1\, \CounterF:CounterUDB:status_0\),
		interrupt=>\CounterF:Net_43\);
\CounterF:CounterUDB:sC8:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_440,
		clk=>\CounterF:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\CounterF:CounterUDB:upcnt_det\, \CounterF:CounterUDB:count_enable\, Net_440),
		route_si=>Net_440,
		route_ci=>Net_440,
		f0_load=>Net_440,
		f1_load=>Net_440,
		d0_load=>Net_440,
		d1_load=>Net_440,
		ce0=>\CounterF:CounterUDB:per_equal\,
		cl0=>\CounterF:CounterUDB:nc42\,
		z0=>\CounterF:CounterUDB:status_1\,
		ff0=>\CounterF:CounterUDB:overflow\,
		ce1=>\CounterF:CounterUDB:cmp_out_i\,
		cl1=>\CounterF:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\CounterF:CounterUDB:status_6\,
		f0_blk_stat=>\CounterF:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_440,
		co=>open,
		sir=>Net_440,
		sor=>open,
		sil=>Net_440,
		sol=>open,
		msbi=>Net_440,
		msbo=>open,
		cei=>(Net_440, Net_440),
		ceo=>open,
		cli=>(Net_440, Net_440),
		clo=>open,
		zi=>(Net_440, Net_440),
		zo=>open,
		fi=>(Net_440, Net_440),
		fo=>open,
		capi=>(Net_440, Net_440),
		capo=>open,
		cfbi=>Net_440,
		cfbo=>open,
		pi=>(Net_440, Net_440, Net_440, Net_440,
			Net_440, Net_440, Net_440, Net_440),
		po=>open);
\PWMSF:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_818,
		enable=>tmpOE__stepF_net_0,
		clock_out=>\PWMSF:PWMUDB:ClockOutFromEnBlock\);
\PWMSF:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_440,
		clock=>\PWMSF:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWMSF:PWMUDB:control_7\, \PWMSF:PWMUDB:control_6\, \PWMSF:PWMUDB:control_5\, \PWMSF:PWMUDB:control_4\,
			\PWMSF:PWMUDB:control_3\, \PWMSF:PWMUDB:control_2\, \PWMSF:PWMUDB:control_1\, \PWMSF:PWMUDB:control_0\));
\PWMSF:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_440,
		clock=>\PWMSF:PWMUDB:ClockOutFromEnBlock\,
		status=>(Net_440, \PWMSF:PWMUDB:status_5\, Net_440, \PWMSF:PWMUDB:status_3\,
			\PWMSF:PWMUDB:status_2\, \PWMSF:PWMUDB:status_1\, \PWMSF:PWMUDB:status_0\),
		interrupt=>\PWMSF:Net_55\);
\PWMSF:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_440,
		clk=>\PWMSF:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWMSF:PWMUDB:tc_i\, \PWMSF:PWMUDB:runmode_enable\, Net_440),
		route_si=>Net_440,
		route_ci=>Net_440,
		f0_load=>Net_440,
		f1_load=>Net_440,
		d0_load=>Net_440,
		d1_load=>Net_440,
		ce0=>\PWMSF:PWMUDB:cmp1_eq\,
		cl0=>\PWMSF:PWMUDB:cmp1_less\,
		z0=>\PWMSF:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWMSF:PWMUDB:cmp2_eq\,
		cl1=>\PWMSF:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWMSF:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWMSF:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_440,
		co=>open,
		sir=>Net_440,
		sor=>open,
		sil=>Net_440,
		sol=>open,
		msbi=>Net_440,
		msbo=>open,
		cei=>(Net_440, Net_440),
		ceo=>open,
		cli=>(Net_440, Net_440),
		clo=>open,
		zi=>(Net_440, Net_440),
		zo=>open,
		fi=>(Net_440, Net_440),
		fo=>open,
		capi=>(Net_440, Net_440),
		capo=>open,
		cfbi=>Net_440,
		cfbo=>open,
		pi=>(Net_440, Net_440, Net_440, Net_440,
			Net_440, Net_440, Net_440, Net_440),
		po=>open);
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_440,
		y=>\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_440,
		y=>\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_440,
		y=>\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e02b6c80-9359-4ce0-b565-0b11b30d3435",
		source_clock_id=>"",
		divisor=>0,
		period=>"20000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_818,
		dig_domain_out=>open);
SpeedForW:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aa1e9f46-d4e8-4c66-b95f-70da458dd128",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__stepF_net_0),
		y=>Net_828,
		fb=>(tmpFB_0__SpeedForW_net_0),
		analog=>(open),
		io=>(tmpIO_0__SpeedForW_net_0),
		siovref=>(tmpSIOVREF__SpeedForW_net_0),
		annotation=>(open),
		in_clock=>Net_440,
		in_clock_en=>tmpOE__stepF_net_0,
		in_reset=>Net_440,
		out_clock=>Net_440,
		out_clock_en=>tmpOE__stepF_net_0,
		out_reset=>Net_440,
		interrupt=>tmpINTERRUPT_0__SpeedForW_net_0);
Clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"40aa945a-65f7-490c-897d-66e6dbc47c25",
		source_clock_id=>"",
		divisor=>0,
		period=>"5000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_835,
		dig_domain_out=>open);
stepB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0d435830-057b-42d9-a8df-642a9c797cc3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__stepF_net_0),
		y=>Net_837,
		fb=>(tmpFB_0__stepB_net_0),
		analog=>(open),
		io=>(tmpIO_0__stepB_net_0),
		siovref=>(tmpSIOVREF__stepB_net_0),
		annotation=>(open),
		in_clock=>Net_440,
		in_clock_en=>tmpOE__stepF_net_0,
		in_reset=>Net_440,
		out_clock=>Net_440,
		out_clock_en=>tmpOE__stepF_net_0,
		out_reset=>Net_440,
		interrupt=>tmpINTERRUPT_0__stepB_net_0);
Clock_5:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b04611f0-d381-48f2-9725-c01f2dad162b",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_838,
		dig_domain_out=>open);
Dir_stepB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0b3cfb3d-539b-4a2c-8b92-422cbe773aaa",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__stepF_net_0),
		y=>(Net_440),
		fb=>(tmpFB_0__Dir_stepB_net_0),
		analog=>(open),
		io=>(tmpIO_0__Dir_stepB_net_0),
		siovref=>(tmpSIOVREF__Dir_stepB_net_0),
		annotation=>(open),
		in_clock=>Net_440,
		in_clock_en=>tmpOE__stepF_net_0,
		in_reset=>Net_440,
		out_clock=>Net_440,
		out_clock_en=>tmpOE__stepF_net_0,
		out_reset=>Net_440,
		interrupt=>tmpINTERRUPT_0__Dir_stepB_net_0);
\CounterB:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_838,
		enable=>tmpOE__stepF_net_0,
		clock_out=>\CounterB:CounterUDB:ClockOutFromEnBlock\);
\CounterB:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_838,
		enable=>tmpOE__stepF_net_0,
		clock_out=>\CounterB:CounterUDB:Clk_Ctl_i\);
\CounterB:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_440,
		clock=>\CounterB:CounterUDB:Clk_Ctl_i\,
		control=>(\CounterB:CounterUDB:control_7\, \CounterB:CounterUDB:control_6\, \CounterB:CounterUDB:control_5\, \CounterB:CounterUDB:control_4\,
			\CounterB:CounterUDB:control_3\, \CounterB:CounterUDB:control_2\, \CounterB:CounterUDB:control_1\, \CounterB:CounterUDB:control_0\));
\CounterB:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_440,
		clock=>\CounterB:CounterUDB:ClockOutFromEnBlock\,
		status=>(\CounterB:CounterUDB:status_6\, \CounterB:CounterUDB:status_5\, Net_440, \CounterB:CounterUDB:status_3\,
			\CounterB:CounterUDB:status_2\, \CounterB:CounterUDB:status_1\, \CounterB:CounterUDB:status_0\),
		interrupt=>\CounterB:Net_43\);
\CounterB:CounterUDB:sC8:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_440,
		clk=>\CounterB:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\CounterB:CounterUDB:upcnt_det\, \CounterB:CounterUDB:count_enable\, Net_440),
		route_si=>Net_440,
		route_ci=>Net_440,
		f0_load=>Net_440,
		f1_load=>Net_440,
		d0_load=>Net_440,
		d1_load=>Net_440,
		ce0=>\CounterB:CounterUDB:per_equal\,
		cl0=>\CounterB:CounterUDB:nc42\,
		z0=>\CounterB:CounterUDB:status_1\,
		ff0=>\CounterB:CounterUDB:overflow\,
		ce1=>\CounterB:CounterUDB:cmp_out_i\,
		cl1=>\CounterB:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\CounterB:CounterUDB:status_6\,
		f0_blk_stat=>\CounterB:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_440,
		co=>open,
		sir=>Net_440,
		sor=>open,
		sil=>Net_440,
		sol=>open,
		msbi=>Net_440,
		msbo=>open,
		cei=>(Net_440, Net_440),
		ceo=>open,
		cli=>(Net_440, Net_440),
		clo=>open,
		zi=>(Net_440, Net_440),
		zo=>open,
		fi=>(Net_440, Net_440),
		fo=>open,
		capi=>(Net_440, Net_440),
		capo=>open,
		cfbi=>Net_440,
		cfbo=>open,
		pi=>(Net_440, Net_440, Net_440, Net_440,
			Net_440, Net_440, Net_440, Net_440),
		po=>open);
\PWMB2:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_835,
		enable=>tmpOE__stepF_net_0,
		clock_out=>\PWMB2:PWMUDB:ClockOutFromEnBlock\);
\PWMB2:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_440,
		clock=>\PWMB2:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWMB2:PWMUDB:control_7\, \PWMB2:PWMUDB:control_6\, \PWMB2:PWMUDB:control_5\, \PWMB2:PWMUDB:control_4\,
			\PWMB2:PWMUDB:control_3\, \PWMB2:PWMUDB:control_2\, \PWMB2:PWMUDB:control_1\, \PWMB2:PWMUDB:control_0\));
\PWMB2:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_440,
		clock=>\PWMB2:PWMUDB:ClockOutFromEnBlock\,
		status=>(Net_440, \PWMB2:PWMUDB:status_5\, Net_440, \PWMB2:PWMUDB:status_3\,
			\PWMB2:PWMUDB:status_2\, \PWMB2:PWMUDB:status_1\, \PWMB2:PWMUDB:status_0\),
		interrupt=>\PWMB2:Net_55\);
\PWMB2:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_440,
		clk=>\PWMB2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWMB2:PWMUDB:tc_i\, \PWMB2:PWMUDB:runmode_enable\, Net_440),
		route_si=>Net_440,
		route_ci=>Net_440,
		f0_load=>Net_440,
		f1_load=>Net_440,
		d0_load=>Net_440,
		d1_load=>Net_440,
		ce0=>\PWMB2:PWMUDB:cmp1_eq\,
		cl0=>\PWMB2:PWMUDB:cmp1_less\,
		z0=>\PWMB2:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWMB2:PWMUDB:cmp2_eq\,
		cl1=>\PWMB2:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWMB2:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWMB2:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_440,
		co=>open,
		sir=>Net_440,
		sor=>open,
		sil=>Net_440,
		sol=>open,
		msbi=>Net_440,
		msbo=>open,
		cei=>(Net_440, Net_440),
		ceo=>open,
		cli=>(Net_440, Net_440),
		clo=>open,
		zi=>(Net_440, Net_440),
		zo=>open,
		fi=>(Net_440, Net_440),
		fo=>open,
		capi=>(Net_440, Net_440),
		capo=>open,
		cfbi=>Net_440,
		cfbo=>open,
		pi=>(Net_440, Net_440, Net_440, Net_440,
			Net_440, Net_440, Net_440, Net_440),
		po=>open);
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_440,
		y=>\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_440,
		y=>\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_440,
		y=>\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWMB1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_835,
		enable=>tmpOE__stepF_net_0,
		clock_out=>\PWMB1:PWMUDB:ClockOutFromEnBlock\);
\PWMB1:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_440,
		clock=>\PWMB1:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWMB1:PWMUDB:control_7\, \PWMB1:PWMUDB:control_6\, \PWMB1:PWMUDB:control_5\, \PWMB1:PWMUDB:control_4\,
			\PWMB1:PWMUDB:control_3\, \PWMB1:PWMUDB:control_2\, \PWMB1:PWMUDB:control_1\, \PWMB1:PWMUDB:control_0\));
\PWMB1:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_440,
		clock=>\PWMB1:PWMUDB:ClockOutFromEnBlock\,
		status=>(Net_440, \PWMB1:PWMUDB:status_5\, Net_440, \PWMB1:PWMUDB:status_3\,
			\PWMB1:PWMUDB:status_2\, \PWMB1:PWMUDB:status_1\, \PWMB1:PWMUDB:status_0\),
		interrupt=>\PWMB1:Net_55\);
\PWMB1:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_440,
		clk=>\PWMB1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWMB1:PWMUDB:tc_i\, \PWMB1:PWMUDB:runmode_enable\, Net_440),
		route_si=>Net_440,
		route_ci=>Net_440,
		f0_load=>Net_440,
		f1_load=>Net_440,
		d0_load=>Net_440,
		d1_load=>Net_440,
		ce0=>\PWMB1:PWMUDB:cmp1_eq\,
		cl0=>\PWMB1:PWMUDB:cmp1_less\,
		z0=>\PWMB1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWMB1:PWMUDB:cmp2_eq\,
		cl1=>\PWMB1:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWMB1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWMB1:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_440,
		co=>open,
		sir=>Net_440,
		sor=>open,
		sil=>Net_440,
		sol=>open,
		msbi=>Net_440,
		msbo=>open,
		cei=>(Net_440, Net_440),
		ceo=>open,
		cli=>(Net_440, Net_440),
		clo=>open,
		zi=>(Net_440, Net_440),
		zo=>open,
		fi=>(Net_440, Net_440),
		fo=>open,
		capi=>(Net_440, Net_440),
		capo=>open,
		cfbi=>Net_440,
		cfbo=>open,
		pi=>(Net_440, Net_440, Net_440, Net_440,
			Net_440, Net_440, Net_440, Net_440),
		po=>open);
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_440,
		y=>\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_440,
		y=>\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_440,
		y=>\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWMSB:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_899,
		enable=>tmpOE__stepF_net_0,
		clock_out=>\PWMSB:PWMUDB:ClockOutFromEnBlock\);
\PWMSB:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_440,
		clock=>\PWMSB:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWMSB:PWMUDB:control_7\, \PWMSB:PWMUDB:control_6\, \PWMSB:PWMUDB:control_5\, \PWMSB:PWMUDB:control_4\,
			\PWMSB:PWMUDB:control_3\, \PWMSB:PWMUDB:control_2\, \PWMSB:PWMUDB:control_1\, \PWMSB:PWMUDB:control_0\));
\PWMSB:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_440,
		clock=>\PWMSB:PWMUDB:ClockOutFromEnBlock\,
		status=>(Net_440, \PWMSB:PWMUDB:status_5\, Net_440, \PWMSB:PWMUDB:status_3\,
			\PWMSB:PWMUDB:status_2\, \PWMSB:PWMUDB:status_1\, \PWMSB:PWMUDB:status_0\),
		interrupt=>\PWMSB:Net_55\);
\PWMSB:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_440,
		clk=>\PWMSB:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWMSB:PWMUDB:tc_i\, \PWMSB:PWMUDB:runmode_enable\, Net_440),
		route_si=>Net_440,
		route_ci=>Net_440,
		f0_load=>Net_440,
		f1_load=>Net_440,
		d0_load=>Net_440,
		d1_load=>Net_440,
		ce0=>\PWMSB:PWMUDB:cmp1_eq\,
		cl0=>\PWMSB:PWMUDB:cmp1_less\,
		z0=>\PWMSB:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWMSB:PWMUDB:cmp2_eq\,
		cl1=>\PWMSB:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWMSB:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWMSB:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_440,
		co=>open,
		sir=>Net_440,
		sor=>open,
		sil=>Net_440,
		sol=>open,
		msbi=>Net_440,
		msbo=>open,
		cei=>(Net_440, Net_440),
		ceo=>open,
		cli=>(Net_440, Net_440),
		clo=>open,
		zi=>(Net_440, Net_440),
		zo=>open,
		fi=>(Net_440, Net_440),
		fo=>open,
		capi=>(Net_440, Net_440),
		capo=>open,
		cfbi=>Net_440,
		cfbo=>open,
		pi=>(Net_440, Net_440, Net_440, Net_440,
			Net_440, Net_440, Net_440, Net_440),
		po=>open);
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_440,
		y=>\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_440,
		y=>\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_440,
		y=>\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_6:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"99e15f56-2184-4e46-8eb4-99ece56763a1",
		source_clock_id=>"",
		divisor=>0,
		period=>"20000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_899,
		dig_domain_out=>open);
SpeedBackW:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b27bd077-4cd6-429b-b992-b485c588df0b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__stepF_net_0),
		y=>Net_909,
		fb=>(tmpFB_0__SpeedBackW_net_0),
		analog=>(open),
		io=>(tmpIO_0__SpeedBackW_net_0),
		siovref=>(tmpSIOVREF__SpeedBackW_net_0),
		annotation=>(open),
		in_clock=>Net_440,
		in_clock_en=>tmpOE__stepF_net_0,
		in_reset=>Net_440,
		out_clock=>Net_440,
		out_clock_en=>tmpOE__stepF_net_0,
		out_reset=>Net_440,
		interrupt=>tmpINTERRUPT_0__SpeedBackW_net_0);
MicroF:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__stepF_net_0),
		y=>(Net_440),
		fb=>(tmpFB_0__MicroF_net_0),
		analog=>(open),
		io=>(tmpIO_0__MicroF_net_0),
		siovref=>(tmpSIOVREF__MicroF_net_0),
		annotation=>(open),
		in_clock=>Net_440,
		in_clock_en=>tmpOE__stepF_net_0,
		in_reset=>Net_440,
		out_clock=>Net_440,
		out_clock_en=>tmpOE__stepF_net_0,
		out_reset=>Net_440,
		interrupt=>tmpINTERRUPT_0__MicroF_net_0);
MicroB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0320ec87-230a-4dff-be1a-df209cc1b435",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__stepF_net_0),
		y=>(Net_440),
		fb=>(tmpFB_0__MicroB_net_0),
		analog=>(open),
		io=>(tmpIO_0__MicroB_net_0),
		siovref=>(tmpSIOVREF__MicroB_net_0),
		annotation=>(open),
		in_clock=>Net_440,
		in_clock_en=>tmpOE__stepF_net_0,
		in_reset=>Net_440,
		out_clock=>Net_440,
		out_clock_en=>tmpOE__stepF_net_0,
		out_reset=>Net_440,
		interrupt=>tmpINTERRUPT_0__MicroB_net_0);
\PWMF1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__stepF_net_0,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMF1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF1:PWMUDB:min_kill_reg\);
\PWMF1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_440,
		clk=>\PWMF1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF1:PWMUDB:prevCapture\);
\PWMF1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_440,
		clk=>\PWMF1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF1:PWMUDB:trig_last\);
\PWMF1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWMF1:PWMUDB:control_7\,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMF1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF1:PWMUDB:runmode_enable\);
\PWMF1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWMF1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWMF1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF1:PWMUDB:sc_kill_tmp\);
\PWMF1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__stepF_net_0,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMF1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF1:PWMUDB:ltch_kill_reg\);
\PWMF1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWMF1:PWMUDB:dith_count_1\\D\,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMF1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF1:PWMUDB:dith_count_1\);
\PWMF1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWMF1:PWMUDB:dith_count_0\\D\,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMF1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF1:PWMUDB:dith_count_0\);
\PWMF1:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWMF1:PWMUDB:cmp1_less\,
		clk=>\PWMF1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF1:PWMUDB:prevCompare1\);
\PWMF1:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWMF1:PWMUDB:cmp1_status\,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMF1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF1:PWMUDB:status_0\);
\PWMF1:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>Net_440,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMF1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF1:PWMUDB:status_1\);
\PWMF1:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>Net_440,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMF1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF1:PWMUDB:status_5\);
\PWMF1:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWMF1:PWMUDB:pwm_i\,
		clk=>\PWMF1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_530);
\PWMF1:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>Net_440,
		clk=>\PWMF1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF1:PWMUDB:pwm1_i_reg\);
\PWMF1:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>Net_440,
		clk=>\PWMF1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF1:PWMUDB:pwm2_i_reg\);
\PWMF1:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWMF1:PWMUDB:status_2\,
		clk=>\PWMF1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF1:PWMUDB:tc_i_reg\);
\PWMF2:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__stepF_net_0,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMF2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF2:PWMUDB:min_kill_reg\);
\PWMF2:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_440,
		clk=>\PWMF2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF2:PWMUDB:prevCapture\);
\PWMF2:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_440,
		clk=>\PWMF2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF2:PWMUDB:trig_last\);
\PWMF2:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWMF2:PWMUDB:control_7\,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMF2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF2:PWMUDB:runmode_enable\);
\PWMF2:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWMF2:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWMF2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF2:PWMUDB:sc_kill_tmp\);
\PWMF2:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__stepF_net_0,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMF2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF2:PWMUDB:ltch_kill_reg\);
\PWMF2:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWMF2:PWMUDB:dith_count_1\\D\,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMF2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF2:PWMUDB:dith_count_1\);
\PWMF2:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWMF2:PWMUDB:dith_count_0\\D\,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMF2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF2:PWMUDB:dith_count_0\);
\PWMF2:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWMF2:PWMUDB:cmp1_less\,
		clk=>\PWMF2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF2:PWMUDB:prevCompare1\);
\PWMF2:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWMF2:PWMUDB:cmp1_status\,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMF2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF2:PWMUDB:status_0\);
\PWMF2:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>Net_440,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMF2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF2:PWMUDB:status_1\);
\PWMF2:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>Net_440,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMF2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF2:PWMUDB:status_5\);
\PWMF2:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWMF2:PWMUDB:pwm_i\,
		clk=>\PWMF2:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_798);
\PWMF2:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>Net_440,
		clk=>\PWMF2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF2:PWMUDB:pwm1_i_reg\);
\PWMF2:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>Net_440,
		clk=>\PWMF2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF2:PWMUDB:pwm2_i_reg\);
\PWMF2:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWMF2:PWMUDB:status_2\,
		clk=>\PWMF2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMF2:PWMUDB:tc_i_reg\);
\CounterF:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_440,
		clk=>\CounterF:CounterUDB:ClockOutFromEnBlock\,
		q=>\CounterF:CounterUDB:prevCapture\);
\CounterF:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\CounterF:CounterUDB:overflow\,
		clk=>\CounterF:CounterUDB:ClockOutFromEnBlock\,
		q=>\CounterF:CounterUDB:overflow_reg_i\);
\CounterF:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\CounterF:CounterUDB:status_1\,
		clk=>\CounterF:CounterUDB:ClockOutFromEnBlock\,
		q=>\CounterF:CounterUDB:underflow_reg_i\);
\CounterF:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\CounterF:CounterUDB:tc_i\,
		clk=>\CounterF:CounterUDB:ClockOutFromEnBlock\,
		q=>\CounterF:CounterUDB:tc_reg_i\);
\CounterF:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\CounterF:CounterUDB:cmp_out_i\,
		clk=>\CounterF:CounterUDB:ClockOutFromEnBlock\,
		q=>\CounterF:CounterUDB:prevCompare\);
\CounterF:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\CounterF:CounterUDB:cmp_out_i\,
		clk=>\CounterF:CounterUDB:ClockOutFromEnBlock\,
		q=>\CounterF:CounterUDB:cmp_out_reg_i\);
\CounterF:CounterUDB:upcnt_stored\:cy_dff
	PORT MAP(d=>Net_530,
		clk=>\CounterF:CounterUDB:ClockOutFromEnBlock\,
		q=>\CounterF:CounterUDB:upcnt_stored\);
\CounterF:CounterUDB:dwncnt_stored\:cy_dff
	PORT MAP(d=>Net_798,
		clk=>\CounterF:CounterUDB:ClockOutFromEnBlock\,
		q=>\CounterF:CounterUDB:dwncnt_stored\);
\PWMSF:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__stepF_net_0,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMSF:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSF:PWMUDB:min_kill_reg\);
\PWMSF:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_440,
		clk=>\PWMSF:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSF:PWMUDB:prevCapture\);
\PWMSF:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_440,
		clk=>\PWMSF:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSF:PWMUDB:trig_last\);
\PWMSF:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWMSF:PWMUDB:control_7\,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMSF:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSF:PWMUDB:runmode_enable\);
\PWMSF:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWMSF:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWMSF:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSF:PWMUDB:sc_kill_tmp\);
\PWMSF:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__stepF_net_0,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMSF:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSF:PWMUDB:ltch_kill_reg\);
\PWMSF:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWMSF:PWMUDB:dith_count_1\\D\,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMSF:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSF:PWMUDB:dith_count_1\);
\PWMSF:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWMSF:PWMUDB:dith_count_0\\D\,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMSF:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSF:PWMUDB:dith_count_0\);
\PWMSF:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWMSF:PWMUDB:cmp1_less\,
		clk=>\PWMSF:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSF:PWMUDB:prevCompare1\);
\PWMSF:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWMSF:PWMUDB:cmp1_status\,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMSF:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSF:PWMUDB:status_0\);
\PWMSF:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>Net_440,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMSF:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSF:PWMUDB:status_1\);
\PWMSF:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>Net_440,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMSF:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSF:PWMUDB:status_5\);
\PWMSF:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWMSF:PWMUDB:pwm_i\,
		clk=>\PWMSF:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_828);
\PWMSF:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>Net_440,
		clk=>\PWMSF:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSF:PWMUDB:pwm1_i_reg\);
\PWMSF:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>Net_440,
		clk=>\PWMSF:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSF:PWMUDB:pwm2_i_reg\);
\PWMSF:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWMSF:PWMUDB:status_2\,
		clk=>\PWMSF:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSF:PWMUDB:tc_i_reg\);
\CounterB:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_440,
		clk=>\CounterB:CounterUDB:ClockOutFromEnBlock\,
		q=>\CounterB:CounterUDB:prevCapture\);
\CounterB:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\CounterB:CounterUDB:overflow\,
		clk=>\CounterB:CounterUDB:ClockOutFromEnBlock\,
		q=>\CounterB:CounterUDB:overflow_reg_i\);
\CounterB:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\CounterB:CounterUDB:status_1\,
		clk=>\CounterB:CounterUDB:ClockOutFromEnBlock\,
		q=>\CounterB:CounterUDB:underflow_reg_i\);
\CounterB:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\CounterB:CounterUDB:tc_i\,
		clk=>\CounterB:CounterUDB:ClockOutFromEnBlock\,
		q=>\CounterB:CounterUDB:tc_reg_i\);
\CounterB:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\CounterB:CounterUDB:cmp_out_i\,
		clk=>\CounterB:CounterUDB:ClockOutFromEnBlock\,
		q=>\CounterB:CounterUDB:prevCompare\);
\CounterB:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\CounterB:CounterUDB:cmp_out_i\,
		clk=>\CounterB:CounterUDB:ClockOutFromEnBlock\,
		q=>\CounterB:CounterUDB:cmp_out_reg_i\);
\CounterB:CounterUDB:upcnt_stored\:cy_dff
	PORT MAP(d=>Net_846,
		clk=>\CounterB:CounterUDB:ClockOutFromEnBlock\,
		q=>\CounterB:CounterUDB:upcnt_stored\);
\CounterB:CounterUDB:dwncnt_stored\:cy_dff
	PORT MAP(d=>Net_847,
		clk=>\CounterB:CounterUDB:ClockOutFromEnBlock\,
		q=>\CounterB:CounterUDB:dwncnt_stored\);
\PWMB2:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__stepF_net_0,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMB2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB2:PWMUDB:min_kill_reg\);
\PWMB2:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_440,
		clk=>\PWMB2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB2:PWMUDB:prevCapture\);
\PWMB2:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_440,
		clk=>\PWMB2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB2:PWMUDB:trig_last\);
\PWMB2:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWMB2:PWMUDB:control_7\,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMB2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB2:PWMUDB:runmode_enable\);
\PWMB2:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWMB2:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWMB2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB2:PWMUDB:sc_kill_tmp\);
\PWMB2:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__stepF_net_0,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMB2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB2:PWMUDB:ltch_kill_reg\);
\PWMB2:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWMB2:PWMUDB:dith_count_1\\D\,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMB2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB2:PWMUDB:dith_count_1\);
\PWMB2:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWMB2:PWMUDB:dith_count_0\\D\,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMB2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB2:PWMUDB:dith_count_0\);
\PWMB2:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWMB2:PWMUDB:cmp1_less\,
		clk=>\PWMB2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB2:PWMUDB:prevCompare1\);
\PWMB2:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWMB2:PWMUDB:cmp1_status\,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMB2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB2:PWMUDB:status_0\);
\PWMB2:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>Net_440,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMB2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB2:PWMUDB:status_1\);
\PWMB2:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>Net_440,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMB2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB2:PWMUDB:status_5\);
\PWMB2:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWMB2:PWMUDB:pwm_i\,
		clk=>\PWMB2:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_847);
\PWMB2:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>Net_440,
		clk=>\PWMB2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB2:PWMUDB:pwm1_i_reg\);
\PWMB2:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>Net_440,
		clk=>\PWMB2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB2:PWMUDB:pwm2_i_reg\);
\PWMB2:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWMB2:PWMUDB:status_2\,
		clk=>\PWMB2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB2:PWMUDB:tc_i_reg\);
\PWMB1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__stepF_net_0,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMB1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB1:PWMUDB:min_kill_reg\);
\PWMB1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_440,
		clk=>\PWMB1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB1:PWMUDB:prevCapture\);
\PWMB1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_440,
		clk=>\PWMB1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB1:PWMUDB:trig_last\);
\PWMB1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWMB1:PWMUDB:control_7\,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMB1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB1:PWMUDB:runmode_enable\);
\PWMB1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWMB1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWMB1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB1:PWMUDB:sc_kill_tmp\);
\PWMB1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__stepF_net_0,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMB1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB1:PWMUDB:ltch_kill_reg\);
\PWMB1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWMB1:PWMUDB:dith_count_1\\D\,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMB1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB1:PWMUDB:dith_count_1\);
\PWMB1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWMB1:PWMUDB:dith_count_0\\D\,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMB1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB1:PWMUDB:dith_count_0\);
\PWMB1:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWMB1:PWMUDB:cmp1_less\,
		clk=>\PWMB1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB1:PWMUDB:prevCompare1\);
\PWMB1:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWMB1:PWMUDB:cmp1_status\,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMB1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB1:PWMUDB:status_0\);
\PWMB1:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>Net_440,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMB1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB1:PWMUDB:status_1\);
\PWMB1:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>Net_440,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMB1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB1:PWMUDB:status_5\);
\PWMB1:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWMB1:PWMUDB:pwm_i\,
		clk=>\PWMB1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_846);
\PWMB1:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>Net_440,
		clk=>\PWMB1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB1:PWMUDB:pwm1_i_reg\);
\PWMB1:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>Net_440,
		clk=>\PWMB1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB1:PWMUDB:pwm2_i_reg\);
\PWMB1:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWMB1:PWMUDB:status_2\,
		clk=>\PWMB1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB1:PWMUDB:tc_i_reg\);
\PWMSB:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__stepF_net_0,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMSB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSB:PWMUDB:min_kill_reg\);
\PWMSB:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_440,
		clk=>\PWMSB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSB:PWMUDB:prevCapture\);
\PWMSB:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_440,
		clk=>\PWMSB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSB:PWMUDB:trig_last\);
\PWMSB:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWMSB:PWMUDB:control_7\,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMSB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSB:PWMUDB:runmode_enable\);
\PWMSB:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWMSB:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWMSB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSB:PWMUDB:sc_kill_tmp\);
\PWMSB:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__stepF_net_0,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMSB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSB:PWMUDB:ltch_kill_reg\);
\PWMSB:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWMSB:PWMUDB:dith_count_1\\D\,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMSB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSB:PWMUDB:dith_count_1\);
\PWMSB:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWMSB:PWMUDB:dith_count_0\\D\,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMSB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSB:PWMUDB:dith_count_0\);
\PWMSB:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWMSB:PWMUDB:cmp1_less\,
		clk=>\PWMSB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSB:PWMUDB:prevCompare1\);
\PWMSB:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWMSB:PWMUDB:cmp1_status\,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMSB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSB:PWMUDB:status_0\);
\PWMSB:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>Net_440,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMSB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSB:PWMUDB:status_1\);
\PWMSB:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>Net_440,
		s=>Net_440,
		r=>Net_440,
		clk=>\PWMSB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSB:PWMUDB:status_5\);
\PWMSB:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWMSB:PWMUDB:pwm_i\,
		clk=>\PWMSB:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_909);
\PWMSB:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>Net_440,
		clk=>\PWMSB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSB:PWMUDB:pwm1_i_reg\);
\PWMSB:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>Net_440,
		clk=>\PWMSB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSB:PWMUDB:pwm2_i_reg\);
\PWMSB:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWMSB:PWMUDB:status_2\,
		clk=>\PWMSB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSB:PWMUDB:tc_i_reg\);

END R_T_L;
