# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../VeSPA_Pipeline.srcs/sources_1/new" --include "../../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/62f1/src" -d "BUS_MSB=31" -d "BUS_WIDTH=32" \
"SoC_tb_time_synth.v" \
"../../../../../VeSPA_Pipeline.srcs/sim_1/new/SoC_tb.v" \

# Do not sort compile order
nosort
