// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module max_pool_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        max_pool_out_0_address0,
        max_pool_out_0_ce0,
        max_pool_out_0_we0,
        max_pool_out_0_d0,
        max_pool_out_0_address1,
        max_pool_out_0_ce1,
        max_pool_out_0_we1,
        max_pool_out_0_d1,
        max_pool_out_1_address0,
        max_pool_out_1_ce0,
        max_pool_out_1_we0,
        max_pool_out_1_d0,
        max_pool_out_1_address1,
        max_pool_out_1_ce1,
        max_pool_out_1_we1,
        max_pool_out_1_d1,
        conv_2_out_0_address0,
        conv_2_out_0_ce0,
        conv_2_out_0_q0,
        conv_2_out_0_address1,
        conv_2_out_0_ce1,
        conv_2_out_0_q1,
        conv_2_out_1_address0,
        conv_2_out_1_ce0,
        conv_2_out_1_q0,
        conv_2_out_1_address1,
        conv_2_out_1_ce1,
        conv_2_out_1_q1,
        conv_2_out_2_address0,
        conv_2_out_2_ce0,
        conv_2_out_2_q0,
        conv_2_out_2_address1,
        conv_2_out_2_ce1,
        conv_2_out_2_q1,
        conv_2_out_3_address0,
        conv_2_out_3_ce0,
        conv_2_out_3_q0,
        conv_2_out_3_address1,
        conv_2_out_3_ce1,
        conv_2_out_3_q1,
        conv_2_out_4_address0,
        conv_2_out_4_ce0,
        conv_2_out_4_q0,
        conv_2_out_4_address1,
        conv_2_out_4_ce1,
        conv_2_out_4_q1
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_pp0_stage1 = 4'd4;
parameter    ap_ST_fsm_state9 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] max_pool_out_0_address0;
output   max_pool_out_0_ce0;
output   max_pool_out_0_we0;
output  [31:0] max_pool_out_0_d0;
output  [7:0] max_pool_out_0_address1;
output   max_pool_out_0_ce1;
output   max_pool_out_0_we1;
output  [31:0] max_pool_out_0_d1;
output  [7:0] max_pool_out_1_address0;
output   max_pool_out_1_ce0;
output   max_pool_out_1_we0;
output  [31:0] max_pool_out_1_d0;
output  [7:0] max_pool_out_1_address1;
output   max_pool_out_1_ce1;
output   max_pool_out_1_we1;
output  [31:0] max_pool_out_1_d1;
output  [9:0] conv_2_out_0_address0;
output   conv_2_out_0_ce0;
input  [31:0] conv_2_out_0_q0;
output  [9:0] conv_2_out_0_address1;
output   conv_2_out_0_ce1;
input  [31:0] conv_2_out_0_q1;
output  [8:0] conv_2_out_1_address0;
output   conv_2_out_1_ce0;
input  [31:0] conv_2_out_1_q0;
output  [8:0] conv_2_out_1_address1;
output   conv_2_out_1_ce1;
input  [31:0] conv_2_out_1_q1;
output  [8:0] conv_2_out_2_address0;
output   conv_2_out_2_ce0;
input  [31:0] conv_2_out_2_q0;
output  [8:0] conv_2_out_2_address1;
output   conv_2_out_2_ce1;
input  [31:0] conv_2_out_2_q1;
output  [8:0] conv_2_out_3_address0;
output   conv_2_out_3_ce0;
input  [31:0] conv_2_out_3_q0;
output  [8:0] conv_2_out_3_address1;
output   conv_2_out_3_ce1;
input  [31:0] conv_2_out_3_q1;
output  [8:0] conv_2_out_4_address0;
output   conv_2_out_4_ce0;
input  [31:0] conv_2_out_4_q0;
output  [8:0] conv_2_out_4_address1;
output   conv_2_out_4_ce1;
input  [31:0] conv_2_out_4_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] max_pool_out_0_address0;
reg max_pool_out_0_ce0;
reg max_pool_out_0_we0;
reg[31:0] max_pool_out_0_d0;
reg max_pool_out_0_ce1;
reg max_pool_out_0_we1;
reg max_pool_out_1_ce0;
reg max_pool_out_1_we0;
reg max_pool_out_1_ce1;
reg max_pool_out_1_we1;
reg[9:0] conv_2_out_0_address0;
reg conv_2_out_0_ce0;
reg[9:0] conv_2_out_0_address1;
reg conv_2_out_0_ce1;
reg[8:0] conv_2_out_1_address0;
reg conv_2_out_1_ce0;
reg[8:0] conv_2_out_1_address1;
reg conv_2_out_1_ce1;
reg[8:0] conv_2_out_2_address0;
reg conv_2_out_2_ce0;
reg[8:0] conv_2_out_2_address1;
reg conv_2_out_2_ce1;
reg[8:0] conv_2_out_3_address0;
reg conv_2_out_3_ce0;
reg[8:0] conv_2_out_3_address1;
reg conv_2_out_3_ce1;
reg[8:0] conv_2_out_4_address0;
reg conv_2_out_4_ce0;
reg[8:0] conv_2_out_4_address1;
reg conv_2_out_4_ce1;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [6:0] indvar_flatten_reg_377;
reg   [4:0] f_0_reg_388;
reg   [2:0] r_0_reg_399;
reg   [31:0] reg_465;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state7_pp0_stage1_iter2;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln10_reg_2496;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state6_pp0_stage0_iter2;
wire    ap_block_state8_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln10_reg_2496_pp0_iter1_reg;
reg   [31:0] reg_472;
reg   [31:0] reg_479;
reg   [31:0] reg_486;
reg   [31:0] reg_492;
wire   [0:0] icmp_ln10_fu_498_p2;
reg   [0:0] icmp_ln10_reg_2496_pp0_iter2_reg;
wire   [6:0] add_ln10_fu_504_p2;
reg   [6:0] add_ln10_reg_2500;
wire   [2:0] select_ln29_20_fu_522_p3;
reg   [2:0] select_ln29_20_reg_2505;
reg   [2:0] select_ln29_20_reg_2505_pp0_iter1_reg;
reg   [2:0] select_ln29_20_reg_2505_pp0_iter2_reg;
wire   [4:0] select_ln29_21_fu_530_p3;
reg   [4:0] select_ln29_21_reg_2513;
reg   [4:0] select_ln29_21_reg_2513_pp0_iter1_reg;
reg   [4:0] select_ln29_21_reg_2513_pp0_iter2_reg;
wire   [9:0] zext_ln14_fu_538_p1;
reg   [9:0] zext_ln14_reg_2521;
wire   [10:0] zext_ln14_1_fu_542_p1;
reg   [10:0] zext_ln14_1_reg_2526;
wire   [8:0] tmp_fu_546_p3;
reg   [8:0] tmp_reg_2532;
reg   [8:0] tmp_reg_2532_pp0_iter1_reg;
reg   [8:0] tmp_reg_2532_pp0_iter2_reg;
wire   [7:0] tmp_57_fu_554_p3;
reg   [7:0] tmp_57_reg_2537;
reg   [7:0] tmp_57_reg_2537_pp0_iter1_reg;
reg   [7:0] tmp_57_reg_2537_pp0_iter2_reg;
reg   [31:0] conv_2_out_1_load_reg_2592;
wire   [10:0] add_ln29_4_fu_739_p2;
reg   [10:0] add_ln29_4_reg_2604;
wire   [63:0] zext_ln29_6_fu_759_p1;
reg   [63:0] zext_ln29_6_reg_2609;
wire   [63:0] zext_ln29_7_fu_784_p1;
reg   [63:0] zext_ln29_7_reg_2615;
reg   [31:0] conv_2_out_3_load_reg_2641;
reg   [31:0] conv_2_out_0_load_2_reg_2648;
reg   [31:0] conv_2_out_2_load_2_reg_2655;
reg   [31:0] conv_2_out_4_load_2_reg_2662;
wire   [2:0] r_fu_790_p2;
reg   [2:0] r_reg_2669;
wire   [31:0] select_ln29_fu_837_p3;
reg   [31:0] select_ln29_reg_2674;
reg   [31:0] conv_2_out_0_load_1_reg_2681;
reg    ap_enable_reg_pp0_iter1;
wire   [31:0] select_ln29_4_fu_888_p3;
reg   [31:0] select_ln29_4_reg_2688;
reg   [31:0] conv_2_out_2_load_1_reg_2695;
wire   [31:0] select_ln29_8_fu_939_p3;
reg   [31:0] select_ln29_8_reg_2702;
reg   [31:0] conv_2_out_4_load_1_reg_2709;
wire   [31:0] select_ln29_12_fu_990_p3;
reg   [31:0] select_ln29_12_reg_2716;
reg   [31:0] conv_2_out_1_load_3_reg_2723;
wire   [31:0] select_ln29_16_fu_1041_p3;
reg   [31:0] select_ln29_16_reg_2730;
reg   [31:0] conv_2_out_3_load_3_reg_2737;
wire   [31:0] select_ln29_1_fu_1132_p3;
reg   [31:0] select_ln29_1_reg_2744;
wire   [31:0] select_ln29_5_fu_1225_p3;
reg   [31:0] select_ln29_5_reg_2776;
wire   [31:0] select_ln29_9_fu_1314_p3;
reg   [31:0] select_ln29_9_reg_2783;
wire   [31:0] select_ln29_13_fu_1403_p3;
reg   [31:0] select_ln29_13_reg_2790;
wire   [31:0] select_ln29_17_fu_1492_p3;
reg   [31:0] select_ln29_17_reg_2797;
wire   [31:0] select_ln29_2_fu_1581_p3;
reg   [31:0] select_ln29_2_reg_2804;
wire   [31:0] select_ln29_6_fu_1670_p3;
reg   [31:0] select_ln29_6_reg_2811;
wire   [31:0] select_ln29_10_fu_1759_p3;
reg   [31:0] select_ln29_10_reg_2818;
wire   [31:0] select_ln29_14_fu_1848_p3;
reg   [31:0] select_ln29_14_reg_2825;
wire   [31:0] select_ln29_18_fu_1937_p3;
reg   [31:0] select_ln29_18_reg_2832;
wire   [8:0] add_ln36_4_fu_1997_p2;
reg   [8:0] add_ln36_4_reg_2839;
wire   [31:0] select_ln29_19_fu_2485_p3;
reg   [31:0] select_ln29_19_reg_2844;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter3;
reg   [6:0] ap_phi_mux_indvar_flatten_phi_fu_381_p4;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_f_0_phi_fu_392_p4;
reg   [2:0] ap_phi_mux_r_0_phi_fu_403_p4;
wire  signed [63:0] sext_ln29_fu_612_p1;
wire  signed [63:0] sext_ln29_1_fu_629_p1;
wire   [63:0] zext_ln29_2_fu_644_p1;
wire   [63:0] zext_ln29_3_fu_672_p1;
wire  signed [63:0] sext_ln29_2_fu_728_p1;
wire    ap_block_pp0_stage1;
wire  signed [63:0] sext_ln29_3_fu_1139_p1;
wire  signed [63:0] sext_ln36_fu_1969_p1;
wire  signed [63:0] sext_ln36_1_fu_1986_p1;
wire   [63:0] zext_ln36_1_fu_2009_p1;
wire   [63:0] zext_ln36_2_fu_2033_p1;
wire  signed [63:0] sext_ln36_2_fu_2492_p1;
wire   [31:0] select_ln29_3_fu_2121_p3;
reg   [31:0] grp_fu_410_p0;
reg   [31:0] grp_fu_410_p1;
reg   [31:0] grp_fu_416_p0;
reg   [31:0] grp_fu_416_p1;
reg   [31:0] grp_fu_422_p0;
reg   [31:0] grp_fu_422_p1;
reg   [31:0] grp_fu_428_p0;
reg   [31:0] grp_fu_428_p1;
reg   [31:0] grp_fu_434_p0;
reg   [31:0] grp_fu_434_p1;
reg   [31:0] grp_fu_440_p0;
reg   [31:0] grp_fu_440_p1;
reg   [31:0] grp_fu_444_p0;
reg   [31:0] grp_fu_444_p1;
reg   [31:0] grp_fu_448_p0;
reg   [31:0] grp_fu_448_p1;
reg   [31:0] grp_fu_452_p0;
reg   [31:0] grp_fu_452_p1;
reg   [31:0] grp_fu_456_p0;
reg   [31:0] grp_fu_456_p1;
wire   [0:0] icmp_ln13_fu_516_p2;
wire   [4:0] f_fu_510_p2;
wire   [9:0] tmp_59_fu_562_p3;
wire   [10:0] zext_ln29_fu_570_p1;
wire   [10:0] zext_ln29_1_fu_574_p1;
wire   [10:0] sub_ln29_fu_578_p2;
wire   [4:0] trunc_ln29_fu_584_p1;
wire   [5:0] tmp_60_fu_594_p4;
wire   [4:0] or_ln29_35_fu_588_p2;
wire   [10:0] tmp_61_fu_604_p3;
wire   [10:0] or_ln29_36_fu_617_p2;
wire   [10:0] add_ln29_fu_623_p2;
wire   [8:0] tmp_62_fu_634_p4;
wire   [8:0] or_ln29_37_fu_652_p2;
wire   [9:0] tmp_68_cast_fu_658_p3;
wire   [9:0] add_ln29_1_fu_666_p2;
wire   [3:0] shl_ln_fu_680_p3;
wire   [3:0] or_ln26_fu_687_p2;
wire   [9:0] tmp_63_fu_693_p3;
wire   [7:0] tmp_64_fu_705_p3;
wire   [10:0] zext_ln29_4_fu_701_p1;
wire   [10:0] zext_ln29_5_fu_713_p1;
wire   [10:0] sub_ln29_1_fu_717_p2;
wire   [10:0] add_ln29_2_fu_723_p2;
wire   [10:0] add_ln29_3_fu_733_p2;
wire   [8:0] tmp_66_fu_752_p3;
wire   [8:0] tmp_65_fu_744_p3;
wire   [8:0] or_ln29_38_fu_765_p2;
wire   [9:0] tmp_73_cast_fu_771_p3;
wire   [9:0] add_ln29_5_fu_779_p2;
wire   [31:0] bitcast_ln29_fu_795_p1;
wire   [7:0] tmp_2_fu_799_p4;
wire   [22:0] trunc_ln29_1_fu_809_p1;
wire   [0:0] icmp_ln29_1_fu_819_p2;
wire   [0:0] icmp_ln29_fu_813_p2;
wire   [0:0] or_ln29_fu_825_p2;
wire   [0:0] grp_fu_410_p2;
wire   [0:0] and_ln29_fu_831_p2;
wire   [31:0] bitcast_ln29_7_fu_846_p1;
wire   [7:0] tmp_12_fu_850_p4;
wire   [22:0] trunc_ln29_8_fu_860_p1;
wire   [0:0] icmp_ln29_15_fu_870_p2;
wire   [0:0] icmp_ln29_14_fu_864_p2;
wire   [0:0] or_ln29_7_fu_876_p2;
wire   [0:0] grp_fu_416_p2;
wire   [0:0] and_ln29_7_fu_882_p2;
wire   [31:0] bitcast_ln29_14_fu_897_p1;
wire   [7:0] tmp_23_fu_901_p4;
wire   [22:0] trunc_ln29_15_fu_911_p1;
wire   [0:0] icmp_ln29_29_fu_921_p2;
wire   [0:0] icmp_ln29_28_fu_915_p2;
wire   [0:0] or_ln29_14_fu_927_p2;
wire   [0:0] grp_fu_422_p2;
wire   [0:0] and_ln29_14_fu_933_p2;
wire   [31:0] bitcast_ln29_21_fu_948_p1;
wire   [7:0] tmp_34_fu_952_p4;
wire   [22:0] trunc_ln29_22_fu_962_p1;
wire   [0:0] icmp_ln29_43_fu_972_p2;
wire   [0:0] icmp_ln29_42_fu_966_p2;
wire   [0:0] or_ln29_21_fu_978_p2;
wire   [0:0] grp_fu_428_p2;
wire   [0:0] and_ln29_21_fu_984_p2;
wire   [31:0] bitcast_ln29_28_fu_999_p1;
wire   [7:0] tmp_45_fu_1003_p4;
wire   [22:0] trunc_ln29_29_fu_1013_p1;
wire   [0:0] icmp_ln29_57_fu_1023_p2;
wire   [0:0] icmp_ln29_56_fu_1017_p2;
wire   [0:0] or_ln29_28_fu_1029_p2;
wire   [0:0] grp_fu_434_p2;
wire   [0:0] and_ln29_28_fu_1035_p2;
wire   [31:0] bitcast_ln29_1_fu_1050_p1;
wire   [31:0] bitcast_ln29_2_fu_1067_p1;
wire   [7:0] tmp_4_fu_1053_p4;
wire   [22:0] trunc_ln29_2_fu_1063_p1;
wire   [0:0] icmp_ln29_3_fu_1090_p2;
wire   [0:0] icmp_ln29_2_fu_1084_p2;
wire   [7:0] tmp_5_fu_1070_p4;
wire   [22:0] trunc_ln29_3_fu_1080_p1;
wire   [0:0] icmp_ln29_5_fu_1108_p2;
wire   [0:0] icmp_ln29_4_fu_1102_p2;
wire   [0:0] or_ln29_1_fu_1096_p2;
wire   [0:0] or_ln29_2_fu_1114_p2;
wire   [0:0] and_ln29_1_fu_1120_p2;
wire   [0:0] and_ln29_2_fu_1126_p2;
wire   [31:0] bitcast_ln29_8_fu_1143_p1;
wire   [31:0] bitcast_ln29_9_fu_1160_p1;
wire   [7:0] tmp_14_fu_1146_p4;
wire   [22:0] trunc_ln29_9_fu_1156_p1;
wire   [0:0] icmp_ln29_17_fu_1183_p2;
wire   [0:0] icmp_ln29_16_fu_1177_p2;
wire   [7:0] tmp_15_fu_1163_p4;
wire   [22:0] trunc_ln29_10_fu_1173_p1;
wire   [0:0] icmp_ln29_19_fu_1201_p2;
wire   [0:0] icmp_ln29_18_fu_1195_p2;
wire   [0:0] or_ln29_8_fu_1189_p2;
wire   [0:0] or_ln29_9_fu_1207_p2;
wire   [0:0] and_ln29_8_fu_1213_p2;
wire   [0:0] and_ln29_9_fu_1219_p2;
wire   [31:0] bitcast_ln29_15_fu_1232_p1;
wire   [31:0] bitcast_ln29_16_fu_1249_p1;
wire   [7:0] tmp_25_fu_1235_p4;
wire   [22:0] trunc_ln29_16_fu_1245_p1;
wire   [0:0] icmp_ln29_31_fu_1272_p2;
wire   [0:0] icmp_ln29_30_fu_1266_p2;
wire   [7:0] tmp_26_fu_1252_p4;
wire   [22:0] trunc_ln29_17_fu_1262_p1;
wire   [0:0] icmp_ln29_33_fu_1290_p2;
wire   [0:0] icmp_ln29_32_fu_1284_p2;
wire   [0:0] or_ln29_15_fu_1278_p2;
wire   [0:0] or_ln29_16_fu_1296_p2;
wire   [0:0] and_ln29_15_fu_1302_p2;
wire   [0:0] and_ln29_16_fu_1308_p2;
wire   [31:0] bitcast_ln29_22_fu_1321_p1;
wire   [31:0] bitcast_ln29_23_fu_1338_p1;
wire   [7:0] tmp_36_fu_1324_p4;
wire   [22:0] trunc_ln29_23_fu_1334_p1;
wire   [0:0] icmp_ln29_45_fu_1361_p2;
wire   [0:0] icmp_ln29_44_fu_1355_p2;
wire   [7:0] tmp_37_fu_1341_p4;
wire   [22:0] trunc_ln29_24_fu_1351_p1;
wire   [0:0] icmp_ln29_47_fu_1379_p2;
wire   [0:0] icmp_ln29_46_fu_1373_p2;
wire   [0:0] or_ln29_22_fu_1367_p2;
wire   [0:0] or_ln29_23_fu_1385_p2;
wire   [0:0] and_ln29_22_fu_1391_p2;
wire   [0:0] and_ln29_23_fu_1397_p2;
wire   [31:0] bitcast_ln29_29_fu_1410_p1;
wire   [31:0] bitcast_ln29_30_fu_1427_p1;
wire   [7:0] tmp_47_fu_1413_p4;
wire   [22:0] trunc_ln29_30_fu_1423_p1;
wire   [0:0] icmp_ln29_59_fu_1450_p2;
wire   [0:0] icmp_ln29_58_fu_1444_p2;
wire   [7:0] tmp_48_fu_1430_p4;
wire   [22:0] trunc_ln29_31_fu_1440_p1;
wire   [0:0] icmp_ln29_61_fu_1468_p2;
wire   [0:0] icmp_ln29_60_fu_1462_p2;
wire   [0:0] or_ln29_29_fu_1456_p2;
wire   [0:0] or_ln29_30_fu_1474_p2;
wire   [0:0] and_ln29_29_fu_1480_p2;
wire   [0:0] and_ln29_30_fu_1486_p2;
wire   [31:0] bitcast_ln29_3_fu_1499_p1;
wire   [31:0] bitcast_ln29_4_fu_1516_p1;
wire   [7:0] tmp_7_fu_1502_p4;
wire   [22:0] trunc_ln29_4_fu_1512_p1;
wire   [0:0] icmp_ln29_7_fu_1539_p2;
wire   [0:0] icmp_ln29_6_fu_1533_p2;
wire   [7:0] tmp_8_fu_1519_p4;
wire   [22:0] trunc_ln29_5_fu_1529_p1;
wire   [0:0] icmp_ln29_9_fu_1557_p2;
wire   [0:0] icmp_ln29_8_fu_1551_p2;
wire   [0:0] or_ln29_3_fu_1545_p2;
wire   [0:0] or_ln29_4_fu_1563_p2;
wire   [0:0] and_ln29_3_fu_1569_p2;
wire   [0:0] grp_fu_440_p2;
wire   [0:0] and_ln29_4_fu_1575_p2;
wire   [31:0] bitcast_ln29_10_fu_1588_p1;
wire   [31:0] bitcast_ln29_11_fu_1605_p1;
wire   [7:0] tmp_17_fu_1591_p4;
wire   [22:0] trunc_ln29_11_fu_1601_p1;
wire   [0:0] icmp_ln29_21_fu_1628_p2;
wire   [0:0] icmp_ln29_20_fu_1622_p2;
wire   [7:0] tmp_18_fu_1608_p4;
wire   [22:0] trunc_ln29_12_fu_1618_p1;
wire   [0:0] icmp_ln29_23_fu_1646_p2;
wire   [0:0] icmp_ln29_22_fu_1640_p2;
wire   [0:0] or_ln29_10_fu_1634_p2;
wire   [0:0] or_ln29_11_fu_1652_p2;
wire   [0:0] and_ln29_10_fu_1658_p2;
wire   [0:0] grp_fu_444_p2;
wire   [0:0] and_ln29_11_fu_1664_p2;
wire   [31:0] bitcast_ln29_17_fu_1677_p1;
wire   [31:0] bitcast_ln29_18_fu_1694_p1;
wire   [7:0] tmp_28_fu_1680_p4;
wire   [22:0] trunc_ln29_18_fu_1690_p1;
wire   [0:0] icmp_ln29_35_fu_1717_p2;
wire   [0:0] icmp_ln29_34_fu_1711_p2;
wire   [7:0] tmp_29_fu_1697_p4;
wire   [22:0] trunc_ln29_19_fu_1707_p1;
wire   [0:0] icmp_ln29_37_fu_1735_p2;
wire   [0:0] icmp_ln29_36_fu_1729_p2;
wire   [0:0] or_ln29_17_fu_1723_p2;
wire   [0:0] or_ln29_18_fu_1741_p2;
wire   [0:0] and_ln29_17_fu_1747_p2;
wire   [0:0] grp_fu_448_p2;
wire   [0:0] and_ln29_18_fu_1753_p2;
wire   [31:0] bitcast_ln29_24_fu_1766_p1;
wire   [31:0] bitcast_ln29_25_fu_1783_p1;
wire   [7:0] tmp_39_fu_1769_p4;
wire   [22:0] trunc_ln29_25_fu_1779_p1;
wire   [0:0] icmp_ln29_49_fu_1806_p2;
wire   [0:0] icmp_ln29_48_fu_1800_p2;
wire   [7:0] tmp_40_fu_1786_p4;
wire   [22:0] trunc_ln29_26_fu_1796_p1;
wire   [0:0] icmp_ln29_51_fu_1824_p2;
wire   [0:0] icmp_ln29_50_fu_1818_p2;
wire   [0:0] or_ln29_24_fu_1812_p2;
wire   [0:0] or_ln29_25_fu_1830_p2;
wire   [0:0] and_ln29_24_fu_1836_p2;
wire   [0:0] grp_fu_452_p2;
wire   [0:0] and_ln29_25_fu_1842_p2;
wire   [31:0] bitcast_ln29_31_fu_1855_p1;
wire   [31:0] bitcast_ln29_32_fu_1872_p1;
wire   [7:0] tmp_50_fu_1858_p4;
wire   [22:0] trunc_ln29_32_fu_1868_p1;
wire   [0:0] icmp_ln29_63_fu_1895_p2;
wire   [0:0] icmp_ln29_62_fu_1889_p2;
wire   [7:0] tmp_51_fu_1875_p4;
wire   [22:0] trunc_ln29_33_fu_1885_p1;
wire   [0:0] icmp_ln29_65_fu_1913_p2;
wire   [0:0] icmp_ln29_64_fu_1907_p2;
wire   [0:0] or_ln29_31_fu_1901_p2;
wire   [0:0] or_ln29_32_fu_1919_p2;
wire   [0:0] and_ln29_31_fu_1925_p2;
wire   [0:0] grp_fu_456_p2;
wire   [0:0] and_ln29_32_fu_1931_p2;
wire   [6:0] tmp_56_fu_1947_p3;
wire   [8:0] zext_ln36_fu_1954_p1;
wire   [8:0] zext_ln14_2_fu_1944_p1;
wire   [8:0] sub_ln36_fu_1958_p2;
wire   [8:0] add_ln36_fu_1963_p2;
wire   [8:0] add_ln36_1_fu_1974_p2;
wire   [8:0] add_ln36_2_fu_1980_p2;
wire   [8:0] add_ln36_3_fu_1991_p2;
wire   [7:0] tmp_58_fu_2003_p3;
wire   [7:0] or_ln36_fu_2014_p2;
wire   [8:0] tmp_60_cast_fu_2019_p3;
wire   [8:0] add_ln36_5_fu_2027_p2;
wire   [31:0] bitcast_ln29_5_fu_2038_p1;
wire   [31:0] bitcast_ln29_6_fu_2056_p1;
wire   [7:0] tmp_s_fu_2042_p4;
wire   [22:0] trunc_ln29_6_fu_2052_p1;
wire   [0:0] icmp_ln29_11_fu_2079_p2;
wire   [0:0] icmp_ln29_10_fu_2073_p2;
wire   [7:0] tmp_10_fu_2059_p4;
wire   [22:0] trunc_ln29_7_fu_2069_p1;
wire   [0:0] icmp_ln29_13_fu_2097_p2;
wire   [0:0] icmp_ln29_12_fu_2091_p2;
wire   [0:0] or_ln29_5_fu_2085_p2;
wire   [0:0] or_ln29_6_fu_2103_p2;
wire   [0:0] and_ln29_5_fu_2109_p2;
wire   [0:0] and_ln29_6_fu_2115_p2;
wire   [31:0] bitcast_ln29_12_fu_2129_p1;
wire   [31:0] bitcast_ln29_13_fu_2147_p1;
wire   [7:0] tmp_20_fu_2133_p4;
wire   [22:0] trunc_ln29_13_fu_2143_p1;
wire   [0:0] icmp_ln29_25_fu_2170_p2;
wire   [0:0] icmp_ln29_24_fu_2164_p2;
wire   [7:0] tmp_21_fu_2150_p4;
wire   [22:0] trunc_ln29_14_fu_2160_p1;
wire   [0:0] icmp_ln29_27_fu_2188_p2;
wire   [0:0] icmp_ln29_26_fu_2182_p2;
wire   [0:0] or_ln29_12_fu_2176_p2;
wire   [0:0] or_ln29_13_fu_2194_p2;
wire   [0:0] and_ln29_12_fu_2200_p2;
wire   [0:0] and_ln29_13_fu_2206_p2;
wire   [31:0] bitcast_ln29_19_fu_2220_p1;
wire   [31:0] bitcast_ln29_20_fu_2238_p1;
wire   [7:0] tmp_31_fu_2224_p4;
wire   [22:0] trunc_ln29_20_fu_2234_p1;
wire   [0:0] icmp_ln29_39_fu_2261_p2;
wire   [0:0] icmp_ln29_38_fu_2255_p2;
wire   [7:0] tmp_32_fu_2241_p4;
wire   [22:0] trunc_ln29_21_fu_2251_p1;
wire   [0:0] icmp_ln29_41_fu_2279_p2;
wire   [0:0] icmp_ln29_40_fu_2273_p2;
wire   [0:0] or_ln29_19_fu_2267_p2;
wire   [0:0] or_ln29_20_fu_2285_p2;
wire   [0:0] and_ln29_19_fu_2291_p2;
wire   [0:0] and_ln29_20_fu_2297_p2;
wire   [31:0] bitcast_ln29_26_fu_2311_p1;
wire   [31:0] bitcast_ln29_27_fu_2329_p1;
wire   [7:0] tmp_42_fu_2315_p4;
wire   [22:0] trunc_ln29_27_fu_2325_p1;
wire   [0:0] icmp_ln29_53_fu_2352_p2;
wire   [0:0] icmp_ln29_52_fu_2346_p2;
wire   [7:0] tmp_43_fu_2332_p4;
wire   [22:0] trunc_ln29_28_fu_2342_p1;
wire   [0:0] icmp_ln29_55_fu_2370_p2;
wire   [0:0] icmp_ln29_54_fu_2364_p2;
wire   [0:0] or_ln29_26_fu_2358_p2;
wire   [0:0] or_ln29_27_fu_2376_p2;
wire   [0:0] and_ln29_26_fu_2382_p2;
wire   [0:0] and_ln29_27_fu_2388_p2;
wire   [31:0] bitcast_ln29_33_fu_2402_p1;
wire   [31:0] bitcast_ln29_34_fu_2420_p1;
wire   [7:0] tmp_53_fu_2406_p4;
wire   [22:0] trunc_ln29_34_fu_2416_p1;
wire   [0:0] icmp_ln29_67_fu_2443_p2;
wire   [0:0] icmp_ln29_66_fu_2437_p2;
wire   [7:0] tmp_54_fu_2423_p4;
wire   [22:0] trunc_ln29_35_fu_2433_p1;
wire   [0:0] icmp_ln29_69_fu_2461_p2;
wire   [0:0] icmp_ln29_68_fu_2455_p2;
wire   [0:0] or_ln29_33_fu_2449_p2;
wire   [0:0] or_ln29_34_fu_2467_p2;
wire   [0:0] and_ln29_33_fu_2473_p2;
wire   [0:0] and_ln29_34_fu_2479_p2;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_CS_fsm_state9;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

cnn_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32neOg_U111(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_410_p0),
    .din1(grp_fu_410_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_410_p2)
);

cnn_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32neOg_U112(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_416_p0),
    .din1(grp_fu_416_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_416_p2)
);

cnn_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32neOg_U113(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_422_p0),
    .din1(grp_fu_422_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_422_p2)
);

cnn_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32neOg_U114(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_428_p0),
    .din1(grp_fu_428_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_428_p2)
);

cnn_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32neOg_U115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_434_p0),
    .din1(grp_fu_434_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_434_p2)
);

cnn_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32neOg_U116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_440_p0),
    .din1(grp_fu_440_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_440_p2)
);

cnn_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32neOg_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_444_p0),
    .din1(grp_fu_444_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_444_p2)
);

cnn_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32neOg_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_448_p0),
    .din1(grp_fu_448_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_448_p2)
);

cnn_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32neOg_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_452_p0),
    .din1(grp_fu_452_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_452_p2)
);

cnn_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32neOg_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_456_p0),
    .din1(grp_fu_456_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_456_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2496 == 1'd0))) begin
        f_0_reg_388 <= select_ln29_21_reg_2513;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        f_0_reg_388 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2496 == 1'd0))) begin
        indvar_flatten_reg_377 <= add_ln10_reg_2500;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_377 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2496 == 1'd0))) begin
        r_0_reg_399 <= r_reg_2669;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        r_0_reg_399 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2496_pp0_iter1_reg == 1'd0))) begin
        reg_465 <= conv_2_out_0_q1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_2496 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        reg_465 <= conv_2_out_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2496_pp0_iter1_reg == 1'd0))) begin
        reg_472 <= conv_2_out_2_q1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_2496 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        reg_472 <= conv_2_out_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2496_pp0_iter1_reg == 1'd0))) begin
        reg_479 <= conv_2_out_4_q1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_2496 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        reg_479 <= conv_2_out_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln10_reg_2500 <= add_ln10_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_2496 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln29_4_reg_2604 <= add_ln29_4_fu_739_p2;
        zext_ln29_6_reg_2609[4 : 0] <= zext_ln29_6_fu_759_p1[4 : 0];
zext_ln29_6_reg_2609[8 : 6] <= zext_ln29_6_fu_759_p1[8 : 6];
        zext_ln29_7_reg_2615[9 : 0] <= zext_ln29_7_fu_784_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_2496_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln36_4_reg_2839 <= add_ln36_4_fu_1997_p2;
        select_ln29_19_reg_2844 <= select_ln29_19_fu_2485_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2496 == 1'd0))) begin
        conv_2_out_0_load_1_reg_2681 <= conv_2_out_0_q0;
        conv_2_out_1_load_3_reg_2723 <= conv_2_out_1_q0;
        conv_2_out_2_load_1_reg_2695 <= conv_2_out_2_q0;
        conv_2_out_3_load_3_reg_2737 <= conv_2_out_3_q0;
        conv_2_out_4_load_1_reg_2709 <= conv_2_out_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_2496 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv_2_out_0_load_2_reg_2648 <= conv_2_out_0_q1;
        conv_2_out_1_load_reg_2592 <= conv_2_out_1_q0;
        conv_2_out_2_load_2_reg_2655 <= conv_2_out_2_q1;
        conv_2_out_3_load_reg_2641 <= conv_2_out_3_q0;
        conv_2_out_4_load_2_reg_2662 <= conv_2_out_4_q1;
        r_reg_2669 <= r_fu_790_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln10_reg_2496 <= icmp_ln10_fu_498_p2;
        icmp_ln10_reg_2496_pp0_iter1_reg <= icmp_ln10_reg_2496;
        icmp_ln10_reg_2496_pp0_iter2_reg <= icmp_ln10_reg_2496_pp0_iter1_reg;
        select_ln29_20_reg_2505_pp0_iter1_reg <= select_ln29_20_reg_2505;
        select_ln29_20_reg_2505_pp0_iter2_reg <= select_ln29_20_reg_2505_pp0_iter1_reg;
        select_ln29_21_reg_2513_pp0_iter1_reg <= select_ln29_21_reg_2513;
        select_ln29_21_reg_2513_pp0_iter2_reg <= select_ln29_21_reg_2513_pp0_iter1_reg;
        tmp_57_reg_2537_pp0_iter1_reg[7 : 5] <= tmp_57_reg_2537[7 : 5];
        tmp_57_reg_2537_pp0_iter2_reg[7 : 5] <= tmp_57_reg_2537_pp0_iter1_reg[7 : 5];
        tmp_reg_2532_pp0_iter1_reg[8 : 6] <= tmp_reg_2532[8 : 6];
        tmp_reg_2532_pp0_iter2_reg[8 : 6] <= tmp_reg_2532_pp0_iter1_reg[8 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2496_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_2496 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_486 <= conv_2_out_1_q1;
        reg_492 <= conv_2_out_3_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2496_pp0_iter1_reg == 1'd0))) begin
        select_ln29_10_reg_2818 <= select_ln29_10_fu_1759_p3;
        select_ln29_14_reg_2825 <= select_ln29_14_fu_1848_p3;
        select_ln29_18_reg_2832 <= select_ln29_18_fu_1937_p3;
        select_ln29_2_reg_2804 <= select_ln29_2_fu_1581_p3;
        select_ln29_6_reg_2811 <= select_ln29_6_fu_1670_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2496 == 1'd0))) begin
        select_ln29_12_reg_2716 <= select_ln29_12_fu_990_p3;
        select_ln29_16_reg_2730 <= select_ln29_16_fu_1041_p3;
        select_ln29_4_reg_2688 <= select_ln29_4_fu_888_p3;
        select_ln29_8_reg_2702 <= select_ln29_8_fu_939_p3;
        select_ln29_reg_2674 <= select_ln29_fu_837_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_2496_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        select_ln29_13_reg_2790 <= select_ln29_13_fu_1403_p3;
        select_ln29_17_reg_2797 <= select_ln29_17_fu_1492_p3;
        select_ln29_1_reg_2744 <= select_ln29_1_fu_1132_p3;
        select_ln29_5_reg_2776 <= select_ln29_5_fu_1225_p3;
        select_ln29_9_reg_2783 <= select_ln29_9_fu_1314_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_fu_498_p2 == 1'd0))) begin
        select_ln29_20_reg_2505 <= select_ln29_20_fu_522_p3;
        tmp_57_reg_2537[7 : 5] <= tmp_57_fu_554_p3[7 : 5];
        tmp_reg_2532[8 : 6] <= tmp_fu_546_p3[8 : 6];
        zext_ln14_1_reg_2526[4 : 0] <= zext_ln14_1_fu_542_p1[4 : 0];
        zext_ln14_reg_2521[4 : 0] <= zext_ln14_fu_538_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_fu_498_p2 == 1'd0))) begin
        select_ln29_21_reg_2513 <= select_ln29_21_fu_530_p3;
    end
end

always @ (*) begin
    if ((icmp_ln10_fu_498_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_reg_2496 == 1'd0))) begin
        ap_phi_mux_f_0_phi_fu_392_p4 = select_ln29_21_reg_2513;
    end else begin
        ap_phi_mux_f_0_phi_fu_392_p4 = f_0_reg_388;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_reg_2496 == 1'd0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_381_p4 = add_ln10_reg_2500;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_381_p4 = indvar_flatten_reg_377;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_reg_2496 == 1'd0))) begin
        ap_phi_mux_r_0_phi_fu_403_p4 = r_reg_2669;
    end else begin
        ap_phi_mux_r_0_phi_fu_403_p4 = r_0_reg_399;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_2_out_0_address0 = sext_ln29_2_fu_728_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_2_out_0_address0 = sext_ln29_fu_612_p1;
        end else begin
            conv_2_out_0_address0 = 'bx;
        end
    end else begin
        conv_2_out_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_2_out_0_address1 = sext_ln29_3_fu_1139_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_2_out_0_address1 = sext_ln29_1_fu_629_p1;
    end else begin
        conv_2_out_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_2_out_0_ce0 = 1'b1;
    end else begin
        conv_2_out_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_2_out_0_ce1 = 1'b1;
    end else begin
        conv_2_out_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_2_out_1_address0 = zext_ln29_7_fu_784_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_2_out_1_address0 = zext_ln29_2_fu_644_p1;
        end else begin
            conv_2_out_1_address0 = 'bx;
        end
    end else begin
        conv_2_out_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_2_out_1_address1 = zext_ln29_6_reg_2609;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_2_out_1_address1 = zext_ln29_3_fu_672_p1;
    end else begin
        conv_2_out_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_2_out_1_ce0 = 1'b1;
    end else begin
        conv_2_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_2_out_1_ce1 = 1'b1;
    end else begin
        conv_2_out_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_2_out_2_address0 = zext_ln29_6_fu_759_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_2_out_2_address0 = zext_ln29_2_fu_644_p1;
        end else begin
            conv_2_out_2_address0 = 'bx;
        end
    end else begin
        conv_2_out_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_2_out_2_address1 = zext_ln29_7_reg_2615;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_2_out_2_address1 = zext_ln29_3_fu_672_p1;
    end else begin
        conv_2_out_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_2_out_2_ce0 = 1'b1;
    end else begin
        conv_2_out_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_2_out_2_ce1 = 1'b1;
    end else begin
        conv_2_out_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_2_out_3_address0 = zext_ln29_7_fu_784_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_2_out_3_address0 = zext_ln29_2_fu_644_p1;
        end else begin
            conv_2_out_3_address0 = 'bx;
        end
    end else begin
        conv_2_out_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_2_out_3_address1 = zext_ln29_6_reg_2609;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_2_out_3_address1 = zext_ln29_3_fu_672_p1;
    end else begin
        conv_2_out_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_2_out_3_ce0 = 1'b1;
    end else begin
        conv_2_out_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_2_out_3_ce1 = 1'b1;
    end else begin
        conv_2_out_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_2_out_4_address0 = zext_ln29_6_fu_759_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_2_out_4_address0 = zext_ln29_2_fu_644_p1;
        end else begin
            conv_2_out_4_address0 = 'bx;
        end
    end else begin
        conv_2_out_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_2_out_4_address1 = zext_ln29_7_reg_2615;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_2_out_4_address1 = zext_ln29_3_fu_672_p1;
    end else begin
        conv_2_out_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_2_out_4_ce0 = 1'b1;
    end else begin
        conv_2_out_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_2_out_4_ce1 = 1'b1;
    end else begin
        conv_2_out_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_410_p0 = conv_2_out_1_load_reg_2592;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_410_p0 = conv_2_out_0_q0;
    end else begin
        grp_fu_410_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_410_p1 = select_ln29_fu_837_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_410_p1 = 32'd8388608;
    end else begin
        grp_fu_410_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_416_p0 = conv_2_out_3_load_reg_2641;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_416_p0 = conv_2_out_2_q0;
    end else begin
        grp_fu_416_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_416_p1 = select_ln29_4_fu_888_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_416_p1 = 32'd8388608;
    end else begin
        grp_fu_416_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_422_p0 = conv_2_out_0_load_2_reg_2648;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_422_p0 = conv_2_out_4_q0;
    end else begin
        grp_fu_422_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_422_p1 = select_ln29_8_fu_939_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_422_p1 = 32'd8388608;
    end else begin
        grp_fu_422_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_428_p0 = conv_2_out_2_load_2_reg_2655;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_428_p0 = conv_2_out_1_q1;
    end else begin
        grp_fu_428_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_428_p1 = select_ln29_12_fu_990_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_428_p1 = 32'd8388608;
    end else begin
        grp_fu_428_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_434_p0 = conv_2_out_4_load_2_reg_2662;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_434_p0 = conv_2_out_3_q1;
    end else begin
        grp_fu_434_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_434_p1 = select_ln29_16_fu_1041_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_434_p1 = 32'd8388608;
    end else begin
        grp_fu_434_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_440_p0 = conv_2_out_1_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_440_p0 = conv_2_out_0_load_1_reg_2681;
    end else begin
        grp_fu_440_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_440_p1 = select_ln29_2_fu_1581_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_440_p1 = select_ln29_1_fu_1132_p3;
    end else begin
        grp_fu_440_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_444_p0 = conv_2_out_3_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_444_p0 = conv_2_out_2_load_1_reg_2695;
    end else begin
        grp_fu_444_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_444_p1 = select_ln29_6_fu_1670_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_444_p1 = select_ln29_5_fu_1225_p3;
    end else begin
        grp_fu_444_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_448_p0 = conv_2_out_0_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_448_p0 = conv_2_out_4_load_1_reg_2709;
    end else begin
        grp_fu_448_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_448_p1 = select_ln29_10_fu_1759_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_448_p1 = select_ln29_9_fu_1314_p3;
    end else begin
        grp_fu_448_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_452_p0 = conv_2_out_2_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_452_p0 = conv_2_out_1_load_3_reg_2723;
    end else begin
        grp_fu_452_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_452_p1 = select_ln29_14_fu_1848_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_452_p1 = select_ln29_13_fu_1403_p3;
    end else begin
        grp_fu_452_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_456_p0 = conv_2_out_4_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_456_p0 = conv_2_out_3_load_3_reg_2737;
    end else begin
        grp_fu_456_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_456_p1 = select_ln29_18_fu_1937_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_456_p1 = select_ln29_17_fu_1492_p3;
    end else begin
        grp_fu_456_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_address0 = sext_ln36_2_fu_2492_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        max_pool_out_0_address0 = sext_ln36_fu_1969_p1;
    end else begin
        max_pool_out_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        max_pool_out_0_ce0 = 1'b1;
    end else begin
        max_pool_out_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        max_pool_out_0_ce1 = 1'b1;
    end else begin
        max_pool_out_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_d0 = select_ln29_19_reg_2844;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        max_pool_out_0_d0 = select_ln29_3_fu_2121_p3;
    end else begin
        max_pool_out_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2496_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_2496_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        max_pool_out_0_we0 = 1'b1;
    end else begin
        max_pool_out_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_2496_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        max_pool_out_0_we1 = 1'b1;
    end else begin
        max_pool_out_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        max_pool_out_1_ce0 = 1'b1;
    end else begin
        max_pool_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        max_pool_out_1_ce1 = 1'b1;
    end else begin
        max_pool_out_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_2496_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        max_pool_out_1_we0 = 1'b1;
    end else begin
        max_pool_out_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_2496_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        max_pool_out_1_we1 = 1'b1;
    end else begin
        max_pool_out_1_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln10_fu_498_p2 == 1'd1)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln10_fu_498_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln10_fu_504_p2 = (ap_phi_mux_indvar_flatten_phi_fu_381_p4 + 7'd1);

assign add_ln29_1_fu_666_p2 = (zext_ln14_fu_538_p1 + tmp_68_cast_fu_658_p3);

assign add_ln29_2_fu_723_p2 = (zext_ln14_1_reg_2526 + sub_ln29_1_fu_717_p2);

assign add_ln29_3_fu_733_p2 = (11'd16 + sub_ln29_1_fu_717_p2);

assign add_ln29_4_fu_739_p2 = (zext_ln14_1_reg_2526 + add_ln29_3_fu_733_p2);

assign add_ln29_5_fu_779_p2 = (zext_ln14_reg_2521 + tmp_73_cast_fu_771_p3);

assign add_ln29_fu_623_p2 = (zext_ln14_1_fu_542_p1 + or_ln29_36_fu_617_p2);

assign add_ln36_1_fu_1974_p2 = (9'd16 + sub_ln36_fu_1958_p2);

assign add_ln36_2_fu_1980_p2 = (zext_ln14_2_fu_1944_p1 + add_ln36_1_fu_1974_p2);

assign add_ln36_3_fu_1991_p2 = (9'd32 + sub_ln36_fu_1958_p2);

assign add_ln36_4_fu_1997_p2 = (zext_ln14_2_fu_1944_p1 + add_ln36_3_fu_1991_p2);

assign add_ln36_5_fu_2027_p2 = (zext_ln14_2_fu_1944_p1 + tmp_60_cast_fu_2019_p3);

assign add_ln36_fu_1963_p2 = (zext_ln14_2_fu_1944_p1 + sub_ln36_fu_1958_p2);

assign and_ln29_10_fu_1658_p2 = (or_ln29_11_fu_1652_p2 & or_ln29_10_fu_1634_p2);

assign and_ln29_11_fu_1664_p2 = (grp_fu_444_p2 & and_ln29_10_fu_1658_p2);

assign and_ln29_12_fu_2200_p2 = (or_ln29_13_fu_2194_p2 & or_ln29_12_fu_2176_p2);

assign and_ln29_13_fu_2206_p2 = (grp_fu_444_p2 & and_ln29_12_fu_2200_p2);

assign and_ln29_14_fu_933_p2 = (or_ln29_14_fu_927_p2 & grp_fu_422_p2);

assign and_ln29_15_fu_1302_p2 = (or_ln29_16_fu_1296_p2 & or_ln29_15_fu_1278_p2);

assign and_ln29_16_fu_1308_p2 = (grp_fu_422_p2 & and_ln29_15_fu_1302_p2);

assign and_ln29_17_fu_1747_p2 = (or_ln29_18_fu_1741_p2 & or_ln29_17_fu_1723_p2);

assign and_ln29_18_fu_1753_p2 = (grp_fu_448_p2 & and_ln29_17_fu_1747_p2);

assign and_ln29_19_fu_2291_p2 = (or_ln29_20_fu_2285_p2 & or_ln29_19_fu_2267_p2);

assign and_ln29_1_fu_1120_p2 = (or_ln29_2_fu_1114_p2 & or_ln29_1_fu_1096_p2);

assign and_ln29_20_fu_2297_p2 = (grp_fu_448_p2 & and_ln29_19_fu_2291_p2);

assign and_ln29_21_fu_984_p2 = (or_ln29_21_fu_978_p2 & grp_fu_428_p2);

assign and_ln29_22_fu_1391_p2 = (or_ln29_23_fu_1385_p2 & or_ln29_22_fu_1367_p2);

assign and_ln29_23_fu_1397_p2 = (grp_fu_428_p2 & and_ln29_22_fu_1391_p2);

assign and_ln29_24_fu_1836_p2 = (or_ln29_25_fu_1830_p2 & or_ln29_24_fu_1812_p2);

assign and_ln29_25_fu_1842_p2 = (grp_fu_452_p2 & and_ln29_24_fu_1836_p2);

assign and_ln29_26_fu_2382_p2 = (or_ln29_27_fu_2376_p2 & or_ln29_26_fu_2358_p2);

assign and_ln29_27_fu_2388_p2 = (grp_fu_452_p2 & and_ln29_26_fu_2382_p2);

assign and_ln29_28_fu_1035_p2 = (or_ln29_28_fu_1029_p2 & grp_fu_434_p2);

assign and_ln29_29_fu_1480_p2 = (or_ln29_30_fu_1474_p2 & or_ln29_29_fu_1456_p2);

assign and_ln29_2_fu_1126_p2 = (grp_fu_410_p2 & and_ln29_1_fu_1120_p2);

assign and_ln29_30_fu_1486_p2 = (grp_fu_434_p2 & and_ln29_29_fu_1480_p2);

assign and_ln29_31_fu_1925_p2 = (or_ln29_32_fu_1919_p2 & or_ln29_31_fu_1901_p2);

assign and_ln29_32_fu_1931_p2 = (grp_fu_456_p2 & and_ln29_31_fu_1925_p2);

assign and_ln29_33_fu_2473_p2 = (or_ln29_34_fu_2467_p2 & or_ln29_33_fu_2449_p2);

assign and_ln29_34_fu_2479_p2 = (grp_fu_456_p2 & and_ln29_33_fu_2473_p2);

assign and_ln29_3_fu_1569_p2 = (or_ln29_4_fu_1563_p2 & or_ln29_3_fu_1545_p2);

assign and_ln29_4_fu_1575_p2 = (grp_fu_440_p2 & and_ln29_3_fu_1569_p2);

assign and_ln29_5_fu_2109_p2 = (or_ln29_6_fu_2103_p2 & or_ln29_5_fu_2085_p2);

assign and_ln29_6_fu_2115_p2 = (grp_fu_440_p2 & and_ln29_5_fu_2109_p2);

assign and_ln29_7_fu_882_p2 = (or_ln29_7_fu_876_p2 & grp_fu_416_p2);

assign and_ln29_8_fu_1213_p2 = (or_ln29_9_fu_1207_p2 & or_ln29_8_fu_1189_p2);

assign and_ln29_9_fu_1219_p2 = (grp_fu_416_p2 & and_ln29_8_fu_1213_p2);

assign and_ln29_fu_831_p2 = (or_ln29_fu_825_p2 & grp_fu_410_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bitcast_ln29_10_fu_1588_p1 = conv_2_out_2_load_1_reg_2695;

assign bitcast_ln29_11_fu_1605_p1 = select_ln29_5_reg_2776;

assign bitcast_ln29_12_fu_2129_p1 = reg_492;

assign bitcast_ln29_13_fu_2147_p1 = select_ln29_6_reg_2811;

assign bitcast_ln29_14_fu_897_p1 = reg_479;

assign bitcast_ln29_15_fu_1232_p1 = conv_2_out_0_load_2_reg_2648;

assign bitcast_ln29_16_fu_1249_p1 = select_ln29_8_reg_2702;

assign bitcast_ln29_17_fu_1677_p1 = conv_2_out_4_load_1_reg_2709;

assign bitcast_ln29_18_fu_1694_p1 = select_ln29_9_reg_2783;

assign bitcast_ln29_19_fu_2220_p1 = reg_465;

assign bitcast_ln29_1_fu_1050_p1 = conv_2_out_1_load_reg_2592;

assign bitcast_ln29_20_fu_2238_p1 = select_ln29_10_reg_2818;

assign bitcast_ln29_21_fu_948_p1 = reg_486;

assign bitcast_ln29_22_fu_1321_p1 = conv_2_out_2_load_2_reg_2655;

assign bitcast_ln29_23_fu_1338_p1 = select_ln29_12_reg_2716;

assign bitcast_ln29_24_fu_1766_p1 = conv_2_out_1_load_3_reg_2723;

assign bitcast_ln29_25_fu_1783_p1 = select_ln29_13_reg_2790;

assign bitcast_ln29_26_fu_2311_p1 = reg_472;

assign bitcast_ln29_27_fu_2329_p1 = select_ln29_14_reg_2825;

assign bitcast_ln29_28_fu_999_p1 = reg_492;

assign bitcast_ln29_29_fu_1410_p1 = conv_2_out_4_load_2_reg_2662;

assign bitcast_ln29_2_fu_1067_p1 = select_ln29_reg_2674;

assign bitcast_ln29_30_fu_1427_p1 = select_ln29_16_reg_2730;

assign bitcast_ln29_31_fu_1855_p1 = conv_2_out_3_load_3_reg_2737;

assign bitcast_ln29_32_fu_1872_p1 = select_ln29_17_reg_2797;

assign bitcast_ln29_33_fu_2402_p1 = reg_479;

assign bitcast_ln29_34_fu_2420_p1 = select_ln29_18_reg_2832;

assign bitcast_ln29_3_fu_1499_p1 = conv_2_out_0_load_1_reg_2681;

assign bitcast_ln29_4_fu_1516_p1 = select_ln29_1_reg_2744;

assign bitcast_ln29_5_fu_2038_p1 = reg_486;

assign bitcast_ln29_6_fu_2056_p1 = select_ln29_2_reg_2804;

assign bitcast_ln29_7_fu_846_p1 = reg_472;

assign bitcast_ln29_8_fu_1143_p1 = conv_2_out_3_load_reg_2641;

assign bitcast_ln29_9_fu_1160_p1 = select_ln29_4_reg_2688;

assign bitcast_ln29_fu_795_p1 = reg_465;

assign f_fu_510_p2 = (5'd1 + ap_phi_mux_f_0_phi_fu_392_p4);

assign icmp_ln10_fu_498_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_381_p4 == 7'd80) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_516_p2 = ((ap_phi_mux_r_0_phi_fu_403_p4 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln29_10_fu_2073_p2 = ((tmp_s_fu_2042_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_11_fu_2079_p2 = ((trunc_ln29_6_fu_2052_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_12_fu_2091_p2 = ((tmp_10_fu_2059_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_13_fu_2097_p2 = ((trunc_ln29_7_fu_2069_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_14_fu_864_p2 = ((tmp_12_fu_850_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_15_fu_870_p2 = ((trunc_ln29_8_fu_860_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_16_fu_1177_p2 = ((tmp_14_fu_1146_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_17_fu_1183_p2 = ((trunc_ln29_9_fu_1156_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_18_fu_1195_p2 = ((tmp_15_fu_1163_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_19_fu_1201_p2 = ((trunc_ln29_10_fu_1173_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_1_fu_819_p2 = ((trunc_ln29_1_fu_809_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_20_fu_1622_p2 = ((tmp_17_fu_1591_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_21_fu_1628_p2 = ((trunc_ln29_11_fu_1601_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_22_fu_1640_p2 = ((tmp_18_fu_1608_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_23_fu_1646_p2 = ((trunc_ln29_12_fu_1618_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_24_fu_2164_p2 = ((tmp_20_fu_2133_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_25_fu_2170_p2 = ((trunc_ln29_13_fu_2143_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_26_fu_2182_p2 = ((tmp_21_fu_2150_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_27_fu_2188_p2 = ((trunc_ln29_14_fu_2160_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_28_fu_915_p2 = ((tmp_23_fu_901_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_29_fu_921_p2 = ((trunc_ln29_15_fu_911_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_2_fu_1084_p2 = ((tmp_4_fu_1053_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_30_fu_1266_p2 = ((tmp_25_fu_1235_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_31_fu_1272_p2 = ((trunc_ln29_16_fu_1245_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_32_fu_1284_p2 = ((tmp_26_fu_1252_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_33_fu_1290_p2 = ((trunc_ln29_17_fu_1262_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_34_fu_1711_p2 = ((tmp_28_fu_1680_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_35_fu_1717_p2 = ((trunc_ln29_18_fu_1690_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_36_fu_1729_p2 = ((tmp_29_fu_1697_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_37_fu_1735_p2 = ((trunc_ln29_19_fu_1707_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_38_fu_2255_p2 = ((tmp_31_fu_2224_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_39_fu_2261_p2 = ((trunc_ln29_20_fu_2234_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_3_fu_1090_p2 = ((trunc_ln29_2_fu_1063_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_40_fu_2273_p2 = ((tmp_32_fu_2241_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_41_fu_2279_p2 = ((trunc_ln29_21_fu_2251_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_42_fu_966_p2 = ((tmp_34_fu_952_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_43_fu_972_p2 = ((trunc_ln29_22_fu_962_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_44_fu_1355_p2 = ((tmp_36_fu_1324_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_45_fu_1361_p2 = ((trunc_ln29_23_fu_1334_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_46_fu_1373_p2 = ((tmp_37_fu_1341_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_47_fu_1379_p2 = ((trunc_ln29_24_fu_1351_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_48_fu_1800_p2 = ((tmp_39_fu_1769_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_49_fu_1806_p2 = ((trunc_ln29_25_fu_1779_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_4_fu_1102_p2 = ((tmp_5_fu_1070_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_50_fu_1818_p2 = ((tmp_40_fu_1786_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_51_fu_1824_p2 = ((trunc_ln29_26_fu_1796_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_52_fu_2346_p2 = ((tmp_42_fu_2315_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_53_fu_2352_p2 = ((trunc_ln29_27_fu_2325_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_54_fu_2364_p2 = ((tmp_43_fu_2332_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_55_fu_2370_p2 = ((trunc_ln29_28_fu_2342_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_56_fu_1017_p2 = ((tmp_45_fu_1003_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_57_fu_1023_p2 = ((trunc_ln29_29_fu_1013_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_58_fu_1444_p2 = ((tmp_47_fu_1413_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_59_fu_1450_p2 = ((trunc_ln29_30_fu_1423_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_5_fu_1108_p2 = ((trunc_ln29_3_fu_1080_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_60_fu_1462_p2 = ((tmp_48_fu_1430_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_61_fu_1468_p2 = ((trunc_ln29_31_fu_1440_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_62_fu_1889_p2 = ((tmp_50_fu_1858_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_63_fu_1895_p2 = ((trunc_ln29_32_fu_1868_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_64_fu_1907_p2 = ((tmp_51_fu_1875_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_65_fu_1913_p2 = ((trunc_ln29_33_fu_1885_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_66_fu_2437_p2 = ((tmp_53_fu_2406_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_67_fu_2443_p2 = ((trunc_ln29_34_fu_2416_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_68_fu_2455_p2 = ((tmp_54_fu_2423_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_69_fu_2461_p2 = ((trunc_ln29_35_fu_2433_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_6_fu_1533_p2 = ((tmp_7_fu_1502_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_7_fu_1539_p2 = ((trunc_ln29_4_fu_1512_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_8_fu_1551_p2 = ((tmp_8_fu_1519_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_9_fu_1557_p2 = ((trunc_ln29_5_fu_1529_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_813_p2 = ((tmp_2_fu_799_p4 != 8'd255) ? 1'b1 : 1'b0);

assign max_pool_out_0_address1 = sext_ln36_1_fu_1986_p1;

assign max_pool_out_0_d1 = ((and_ln29_20_fu_2297_p2[0:0] === 1'b1) ? reg_465 : select_ln29_10_reg_2818);

assign max_pool_out_1_address0 = zext_ln36_1_fu_2009_p1;

assign max_pool_out_1_address1 = zext_ln36_2_fu_2033_p1;

assign max_pool_out_1_d0 = ((and_ln29_13_fu_2206_p2[0:0] === 1'b1) ? reg_492 : select_ln29_6_reg_2811);

assign max_pool_out_1_d1 = ((and_ln29_27_fu_2388_p2[0:0] === 1'b1) ? reg_472 : select_ln29_14_reg_2825);

assign or_ln26_fu_687_p2 = (shl_ln_fu_680_p3 | 4'd1);

assign or_ln29_10_fu_1634_p2 = (icmp_ln29_21_fu_1628_p2 | icmp_ln29_20_fu_1622_p2);

assign or_ln29_11_fu_1652_p2 = (icmp_ln29_23_fu_1646_p2 | icmp_ln29_22_fu_1640_p2);

assign or_ln29_12_fu_2176_p2 = (icmp_ln29_25_fu_2170_p2 | icmp_ln29_24_fu_2164_p2);

assign or_ln29_13_fu_2194_p2 = (icmp_ln29_27_fu_2188_p2 | icmp_ln29_26_fu_2182_p2);

assign or_ln29_14_fu_927_p2 = (icmp_ln29_29_fu_921_p2 | icmp_ln29_28_fu_915_p2);

assign or_ln29_15_fu_1278_p2 = (icmp_ln29_31_fu_1272_p2 | icmp_ln29_30_fu_1266_p2);

assign or_ln29_16_fu_1296_p2 = (icmp_ln29_33_fu_1290_p2 | icmp_ln29_32_fu_1284_p2);

assign or_ln29_17_fu_1723_p2 = (icmp_ln29_35_fu_1717_p2 | icmp_ln29_34_fu_1711_p2);

assign or_ln29_18_fu_1741_p2 = (icmp_ln29_37_fu_1735_p2 | icmp_ln29_36_fu_1729_p2);

assign or_ln29_19_fu_2267_p2 = (icmp_ln29_39_fu_2261_p2 | icmp_ln29_38_fu_2255_p2);

assign or_ln29_1_fu_1096_p2 = (icmp_ln29_3_fu_1090_p2 | icmp_ln29_2_fu_1084_p2);

assign or_ln29_20_fu_2285_p2 = (icmp_ln29_41_fu_2279_p2 | icmp_ln29_40_fu_2273_p2);

assign or_ln29_21_fu_978_p2 = (icmp_ln29_43_fu_972_p2 | icmp_ln29_42_fu_966_p2);

assign or_ln29_22_fu_1367_p2 = (icmp_ln29_45_fu_1361_p2 | icmp_ln29_44_fu_1355_p2);

assign or_ln29_23_fu_1385_p2 = (icmp_ln29_47_fu_1379_p2 | icmp_ln29_46_fu_1373_p2);

assign or_ln29_24_fu_1812_p2 = (icmp_ln29_49_fu_1806_p2 | icmp_ln29_48_fu_1800_p2);

assign or_ln29_25_fu_1830_p2 = (icmp_ln29_51_fu_1824_p2 | icmp_ln29_50_fu_1818_p2);

assign or_ln29_26_fu_2358_p2 = (icmp_ln29_53_fu_2352_p2 | icmp_ln29_52_fu_2346_p2);

assign or_ln29_27_fu_2376_p2 = (icmp_ln29_55_fu_2370_p2 | icmp_ln29_54_fu_2364_p2);

assign or_ln29_28_fu_1029_p2 = (icmp_ln29_57_fu_1023_p2 | icmp_ln29_56_fu_1017_p2);

assign or_ln29_29_fu_1456_p2 = (icmp_ln29_59_fu_1450_p2 | icmp_ln29_58_fu_1444_p2);

assign or_ln29_2_fu_1114_p2 = (icmp_ln29_5_fu_1108_p2 | icmp_ln29_4_fu_1102_p2);

assign or_ln29_30_fu_1474_p2 = (icmp_ln29_61_fu_1468_p2 | icmp_ln29_60_fu_1462_p2);

assign or_ln29_31_fu_1901_p2 = (icmp_ln29_63_fu_1895_p2 | icmp_ln29_62_fu_1889_p2);

assign or_ln29_32_fu_1919_p2 = (icmp_ln29_65_fu_1913_p2 | icmp_ln29_64_fu_1907_p2);

assign or_ln29_33_fu_2449_p2 = (icmp_ln29_67_fu_2443_p2 | icmp_ln29_66_fu_2437_p2);

assign or_ln29_34_fu_2467_p2 = (icmp_ln29_69_fu_2461_p2 | icmp_ln29_68_fu_2455_p2);

assign or_ln29_35_fu_588_p2 = (trunc_ln29_fu_584_p1 | select_ln29_21_fu_530_p3);

assign or_ln29_36_fu_617_p2 = (sub_ln29_fu_578_p2 | 11'd16);

assign or_ln29_37_fu_652_p2 = (tmp_fu_546_p3 | 9'd16);

assign or_ln29_38_fu_765_p2 = (tmp_65_fu_744_p3 | 9'd16);

assign or_ln29_3_fu_1545_p2 = (icmp_ln29_7_fu_1539_p2 | icmp_ln29_6_fu_1533_p2);

assign or_ln29_4_fu_1563_p2 = (icmp_ln29_9_fu_1557_p2 | icmp_ln29_8_fu_1551_p2);

assign or_ln29_5_fu_2085_p2 = (icmp_ln29_11_fu_2079_p2 | icmp_ln29_10_fu_2073_p2);

assign or_ln29_6_fu_2103_p2 = (icmp_ln29_13_fu_2097_p2 | icmp_ln29_12_fu_2091_p2);

assign or_ln29_7_fu_876_p2 = (icmp_ln29_15_fu_870_p2 | icmp_ln29_14_fu_864_p2);

assign or_ln29_8_fu_1189_p2 = (icmp_ln29_17_fu_1183_p2 | icmp_ln29_16_fu_1177_p2);

assign or_ln29_9_fu_1207_p2 = (icmp_ln29_19_fu_1201_p2 | icmp_ln29_18_fu_1195_p2);

assign or_ln29_fu_825_p2 = (icmp_ln29_fu_813_p2 | icmp_ln29_1_fu_819_p2);

assign or_ln36_fu_2014_p2 = (tmp_57_reg_2537_pp0_iter2_reg | 8'd16);

assign r_fu_790_p2 = (3'd1 + select_ln29_20_reg_2505);

assign select_ln29_10_fu_1759_p3 = ((and_ln29_18_fu_1753_p2[0:0] === 1'b1) ? conv_2_out_4_load_1_reg_2709 : select_ln29_9_reg_2783);

assign select_ln29_12_fu_990_p3 = ((and_ln29_21_fu_984_p2[0:0] === 1'b1) ? reg_486 : 32'd8388608);

assign select_ln29_13_fu_1403_p3 = ((and_ln29_23_fu_1397_p2[0:0] === 1'b1) ? conv_2_out_2_load_2_reg_2655 : select_ln29_12_reg_2716);

assign select_ln29_14_fu_1848_p3 = ((and_ln29_25_fu_1842_p2[0:0] === 1'b1) ? conv_2_out_1_load_3_reg_2723 : select_ln29_13_reg_2790);

assign select_ln29_16_fu_1041_p3 = ((and_ln29_28_fu_1035_p2[0:0] === 1'b1) ? reg_492 : 32'd8388608);

assign select_ln29_17_fu_1492_p3 = ((and_ln29_30_fu_1486_p2[0:0] === 1'b1) ? conv_2_out_4_load_2_reg_2662 : select_ln29_16_reg_2730);

assign select_ln29_18_fu_1937_p3 = ((and_ln29_32_fu_1931_p2[0:0] === 1'b1) ? conv_2_out_3_load_3_reg_2737 : select_ln29_17_reg_2797);

assign select_ln29_19_fu_2485_p3 = ((and_ln29_34_fu_2479_p2[0:0] === 1'b1) ? reg_479 : select_ln29_18_reg_2832);

assign select_ln29_1_fu_1132_p3 = ((and_ln29_2_fu_1126_p2[0:0] === 1'b1) ? conv_2_out_1_load_reg_2592 : select_ln29_reg_2674);

assign select_ln29_20_fu_522_p3 = ((icmp_ln13_fu_516_p2[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_r_0_phi_fu_403_p4);

assign select_ln29_21_fu_530_p3 = ((icmp_ln13_fu_516_p2[0:0] === 1'b1) ? f_fu_510_p2 : ap_phi_mux_f_0_phi_fu_392_p4);

assign select_ln29_2_fu_1581_p3 = ((and_ln29_4_fu_1575_p2[0:0] === 1'b1) ? conv_2_out_0_load_1_reg_2681 : select_ln29_1_reg_2744);

assign select_ln29_3_fu_2121_p3 = ((and_ln29_6_fu_2115_p2[0:0] === 1'b1) ? reg_486 : select_ln29_2_reg_2804);

assign select_ln29_4_fu_888_p3 = ((and_ln29_7_fu_882_p2[0:0] === 1'b1) ? reg_472 : 32'd8388608);

assign select_ln29_5_fu_1225_p3 = ((and_ln29_9_fu_1219_p2[0:0] === 1'b1) ? conv_2_out_3_load_reg_2641 : select_ln29_4_reg_2688);

assign select_ln29_6_fu_1670_p3 = ((and_ln29_11_fu_1664_p2[0:0] === 1'b1) ? conv_2_out_2_load_1_reg_2695 : select_ln29_5_reg_2776);

assign select_ln29_8_fu_939_p3 = ((and_ln29_14_fu_933_p2[0:0] === 1'b1) ? reg_479 : 32'd8388608);

assign select_ln29_9_fu_1314_p3 = ((and_ln29_16_fu_1308_p2[0:0] === 1'b1) ? conv_2_out_0_load_2_reg_2648 : select_ln29_8_reg_2702);

assign select_ln29_fu_837_p3 = ((and_ln29_fu_831_p2[0:0] === 1'b1) ? reg_465 : 32'd8388608);

assign sext_ln29_1_fu_629_p1 = $signed(add_ln29_fu_623_p2);

assign sext_ln29_2_fu_728_p1 = $signed(add_ln29_2_fu_723_p2);

assign sext_ln29_3_fu_1139_p1 = $signed(add_ln29_4_reg_2604);

assign sext_ln29_fu_612_p1 = $signed(tmp_61_fu_604_p3);

assign sext_ln36_1_fu_1986_p1 = $signed(add_ln36_2_fu_1980_p2);

assign sext_ln36_2_fu_2492_p1 = $signed(add_ln36_4_reg_2839);

assign sext_ln36_fu_1969_p1 = $signed(add_ln36_fu_1963_p2);

assign shl_ln_fu_680_p3 = {{select_ln29_20_reg_2505}, {1'd0}};

assign sub_ln29_1_fu_717_p2 = (zext_ln29_4_fu_701_p1 - zext_ln29_5_fu_713_p1);

assign sub_ln29_fu_578_p2 = (zext_ln29_fu_570_p1 - zext_ln29_1_fu_574_p1);

assign sub_ln36_fu_1958_p2 = (tmp_reg_2532_pp0_iter2_reg - zext_ln36_fu_1954_p1);

assign tmp_10_fu_2059_p4 = {{bitcast_ln29_6_fu_2056_p1[30:23]}};

assign tmp_12_fu_850_p4 = {{bitcast_ln29_7_fu_846_p1[30:23]}};

assign tmp_14_fu_1146_p4 = {{bitcast_ln29_8_fu_1143_p1[30:23]}};

assign tmp_15_fu_1163_p4 = {{bitcast_ln29_9_fu_1160_p1[30:23]}};

assign tmp_17_fu_1591_p4 = {{bitcast_ln29_10_fu_1588_p1[30:23]}};

assign tmp_18_fu_1608_p4 = {{bitcast_ln29_11_fu_1605_p1[30:23]}};

assign tmp_20_fu_2133_p4 = {{bitcast_ln29_12_fu_2129_p1[30:23]}};

assign tmp_21_fu_2150_p4 = {{bitcast_ln29_13_fu_2147_p1[30:23]}};

assign tmp_23_fu_901_p4 = {{bitcast_ln29_14_fu_897_p1[30:23]}};

assign tmp_25_fu_1235_p4 = {{bitcast_ln29_15_fu_1232_p1[30:23]}};

assign tmp_26_fu_1252_p4 = {{bitcast_ln29_16_fu_1249_p1[30:23]}};

assign tmp_28_fu_1680_p4 = {{bitcast_ln29_17_fu_1677_p1[30:23]}};

assign tmp_29_fu_1697_p4 = {{bitcast_ln29_18_fu_1694_p1[30:23]}};

assign tmp_2_fu_799_p4 = {{bitcast_ln29_fu_795_p1[30:23]}};

assign tmp_31_fu_2224_p4 = {{bitcast_ln29_19_fu_2220_p1[30:23]}};

assign tmp_32_fu_2241_p4 = {{bitcast_ln29_20_fu_2238_p1[30:23]}};

assign tmp_34_fu_952_p4 = {{bitcast_ln29_21_fu_948_p1[30:23]}};

assign tmp_36_fu_1324_p4 = {{bitcast_ln29_22_fu_1321_p1[30:23]}};

assign tmp_37_fu_1341_p4 = {{bitcast_ln29_23_fu_1338_p1[30:23]}};

assign tmp_39_fu_1769_p4 = {{bitcast_ln29_24_fu_1766_p1[30:23]}};

assign tmp_40_fu_1786_p4 = {{bitcast_ln29_25_fu_1783_p1[30:23]}};

assign tmp_42_fu_2315_p4 = {{bitcast_ln29_26_fu_2311_p1[30:23]}};

assign tmp_43_fu_2332_p4 = {{bitcast_ln29_27_fu_2329_p1[30:23]}};

assign tmp_45_fu_1003_p4 = {{bitcast_ln29_28_fu_999_p1[30:23]}};

assign tmp_47_fu_1413_p4 = {{bitcast_ln29_29_fu_1410_p1[30:23]}};

assign tmp_48_fu_1430_p4 = {{bitcast_ln29_30_fu_1427_p1[30:23]}};

assign tmp_4_fu_1053_p4 = {{bitcast_ln29_1_fu_1050_p1[30:23]}};

assign tmp_50_fu_1858_p4 = {{bitcast_ln29_31_fu_1855_p1[30:23]}};

assign tmp_51_fu_1875_p4 = {{bitcast_ln29_32_fu_1872_p1[30:23]}};

assign tmp_53_fu_2406_p4 = {{bitcast_ln29_33_fu_2402_p1[30:23]}};

assign tmp_54_fu_2423_p4 = {{bitcast_ln29_34_fu_2420_p1[30:23]}};

assign tmp_56_fu_1947_p3 = {{select_ln29_20_reg_2505_pp0_iter2_reg}, {4'd0}};

assign tmp_57_fu_554_p3 = {{select_ln29_20_fu_522_p3}, {5'd0}};

assign tmp_58_fu_2003_p3 = {{select_ln29_20_reg_2505_pp0_iter2_reg}, {select_ln29_21_reg_2513_pp0_iter2_reg}};

assign tmp_59_fu_562_p3 = {{select_ln29_20_fu_522_p3}, {7'd0}};

assign tmp_5_fu_1070_p4 = {{bitcast_ln29_2_fu_1067_p1[30:23]}};

assign tmp_60_cast_fu_2019_p3 = {{1'd0}, {or_ln36_fu_2014_p2}};

assign tmp_60_fu_594_p4 = {{sub_ln29_fu_578_p2[10:5]}};

assign tmp_61_fu_604_p3 = {{tmp_60_fu_594_p4}, {or_ln29_35_fu_588_p2}};

assign tmp_62_fu_634_p4 = {{{select_ln29_20_fu_522_p3}, {1'd0}}, {select_ln29_21_fu_530_p3}};

assign tmp_63_fu_693_p3 = {{or_ln26_fu_687_p2}, {6'd0}};

assign tmp_64_fu_705_p3 = {{or_ln26_fu_687_p2}, {4'd0}};

assign tmp_65_fu_744_p3 = {{or_ln26_fu_687_p2}, {5'd0}};

assign tmp_66_fu_752_p3 = {{or_ln26_fu_687_p2}, {select_ln29_21_reg_2513}};

assign tmp_68_cast_fu_658_p3 = {{1'd0}, {or_ln29_37_fu_652_p2}};

assign tmp_73_cast_fu_771_p3 = {{1'd0}, {or_ln29_38_fu_765_p2}};

assign tmp_7_fu_1502_p4 = {{bitcast_ln29_3_fu_1499_p1[30:23]}};

assign tmp_8_fu_1519_p4 = {{bitcast_ln29_4_fu_1516_p1[30:23]}};

assign tmp_fu_546_p3 = {{select_ln29_20_fu_522_p3}, {6'd0}};

assign tmp_s_fu_2042_p4 = {{bitcast_ln29_5_fu_2038_p1[30:23]}};

assign trunc_ln29_10_fu_1173_p1 = bitcast_ln29_9_fu_1160_p1[22:0];

assign trunc_ln29_11_fu_1601_p1 = bitcast_ln29_10_fu_1588_p1[22:0];

assign trunc_ln29_12_fu_1618_p1 = bitcast_ln29_11_fu_1605_p1[22:0];

assign trunc_ln29_13_fu_2143_p1 = bitcast_ln29_12_fu_2129_p1[22:0];

assign trunc_ln29_14_fu_2160_p1 = bitcast_ln29_13_fu_2147_p1[22:0];

assign trunc_ln29_15_fu_911_p1 = bitcast_ln29_14_fu_897_p1[22:0];

assign trunc_ln29_16_fu_1245_p1 = bitcast_ln29_15_fu_1232_p1[22:0];

assign trunc_ln29_17_fu_1262_p1 = bitcast_ln29_16_fu_1249_p1[22:0];

assign trunc_ln29_18_fu_1690_p1 = bitcast_ln29_17_fu_1677_p1[22:0];

assign trunc_ln29_19_fu_1707_p1 = bitcast_ln29_18_fu_1694_p1[22:0];

assign trunc_ln29_1_fu_809_p1 = bitcast_ln29_fu_795_p1[22:0];

assign trunc_ln29_20_fu_2234_p1 = bitcast_ln29_19_fu_2220_p1[22:0];

assign trunc_ln29_21_fu_2251_p1 = bitcast_ln29_20_fu_2238_p1[22:0];

assign trunc_ln29_22_fu_962_p1 = bitcast_ln29_21_fu_948_p1[22:0];

assign trunc_ln29_23_fu_1334_p1 = bitcast_ln29_22_fu_1321_p1[22:0];

assign trunc_ln29_24_fu_1351_p1 = bitcast_ln29_23_fu_1338_p1[22:0];

assign trunc_ln29_25_fu_1779_p1 = bitcast_ln29_24_fu_1766_p1[22:0];

assign trunc_ln29_26_fu_1796_p1 = bitcast_ln29_25_fu_1783_p1[22:0];

assign trunc_ln29_27_fu_2325_p1 = bitcast_ln29_26_fu_2311_p1[22:0];

assign trunc_ln29_28_fu_2342_p1 = bitcast_ln29_27_fu_2329_p1[22:0];

assign trunc_ln29_29_fu_1013_p1 = bitcast_ln29_28_fu_999_p1[22:0];

assign trunc_ln29_2_fu_1063_p1 = bitcast_ln29_1_fu_1050_p1[22:0];

assign trunc_ln29_30_fu_1423_p1 = bitcast_ln29_29_fu_1410_p1[22:0];

assign trunc_ln29_31_fu_1440_p1 = bitcast_ln29_30_fu_1427_p1[22:0];

assign trunc_ln29_32_fu_1868_p1 = bitcast_ln29_31_fu_1855_p1[22:0];

assign trunc_ln29_33_fu_1885_p1 = bitcast_ln29_32_fu_1872_p1[22:0];

assign trunc_ln29_34_fu_2416_p1 = bitcast_ln29_33_fu_2402_p1[22:0];

assign trunc_ln29_35_fu_2433_p1 = bitcast_ln29_34_fu_2420_p1[22:0];

assign trunc_ln29_3_fu_1080_p1 = bitcast_ln29_2_fu_1067_p1[22:0];

assign trunc_ln29_4_fu_1512_p1 = bitcast_ln29_3_fu_1499_p1[22:0];

assign trunc_ln29_5_fu_1529_p1 = bitcast_ln29_4_fu_1516_p1[22:0];

assign trunc_ln29_6_fu_2052_p1 = bitcast_ln29_5_fu_2038_p1[22:0];

assign trunc_ln29_7_fu_2069_p1 = bitcast_ln29_6_fu_2056_p1[22:0];

assign trunc_ln29_8_fu_860_p1 = bitcast_ln29_7_fu_846_p1[22:0];

assign trunc_ln29_9_fu_1156_p1 = bitcast_ln29_8_fu_1143_p1[22:0];

assign trunc_ln29_fu_584_p1 = sub_ln29_fu_578_p2[4:0];

assign zext_ln14_1_fu_542_p1 = select_ln29_21_fu_530_p3;

assign zext_ln14_2_fu_1944_p1 = select_ln29_21_reg_2513_pp0_iter2_reg;

assign zext_ln14_fu_538_p1 = select_ln29_21_fu_530_p3;

assign zext_ln29_1_fu_574_p1 = tmp_57_fu_554_p3;

assign zext_ln29_2_fu_644_p1 = tmp_62_fu_634_p4;

assign zext_ln29_3_fu_672_p1 = add_ln29_1_fu_666_p2;

assign zext_ln29_4_fu_701_p1 = tmp_63_fu_693_p3;

assign zext_ln29_5_fu_713_p1 = tmp_64_fu_705_p3;

assign zext_ln29_6_fu_759_p1 = tmp_66_fu_752_p3;

assign zext_ln29_7_fu_784_p1 = add_ln29_5_fu_779_p2;

assign zext_ln29_fu_570_p1 = tmp_59_fu_562_p3;

assign zext_ln36_1_fu_2009_p1 = tmp_58_fu_2003_p3;

assign zext_ln36_2_fu_2033_p1 = add_ln36_5_fu_2027_p2;

assign zext_ln36_fu_1954_p1 = tmp_56_fu_1947_p3;

always @ (posedge ap_clk) begin
    zext_ln14_reg_2521[9:5] <= 5'b00000;
    zext_ln14_1_reg_2526[10:5] <= 6'b000000;
    tmp_reg_2532[5:0] <= 6'b000000;
    tmp_reg_2532_pp0_iter1_reg[5:0] <= 6'b000000;
    tmp_reg_2532_pp0_iter2_reg[5:0] <= 6'b000000;
    tmp_57_reg_2537[4:0] <= 5'b00000;
    tmp_57_reg_2537_pp0_iter1_reg[4:0] <= 5'b00000;
    tmp_57_reg_2537_pp0_iter2_reg[4:0] <= 5'b00000;
    zext_ln29_6_reg_2609[5] <= 1'b1;
    zext_ln29_6_reg_2609[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln29_7_reg_2615[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
end

endmodule //max_pool_2
