# do ../test_bus.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:39:35 on Jun 26,2023
# vlog -reportprogress 300 -sv ../../../Testbench/tb_bus.sv 
# -- Compiling package tb_bus_sv_unit
# -- Compiling interface port
# -- Compiling module tb_bus
# 
# Top level modules:
# 	tb_bus
# End time: 16:39:35 on Jun 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:39:35 on Jun 26,2023
# vlog -reportprogress 300 -sv ../../../RTL/Components/bus.sv 
# -- Compiling interface port
# ** Warning: ../../../RTL/Components/bus.sv(94): (vlog-13314) Defaulting port 'from_ufm' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../RTL/Components/bus.sv(97): (vlog-13314) Defaulting port 'from_ram' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../RTL/Components/bus.sv(100): (vlog-13314) Defaulting port 'from_seg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../RTL/Components/bus.sv(193): (vlog-13314) Defaulting port 'from_ufm' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../RTL/Components/bus.sv(196): (vlog-13314) Defaulting port 'from_ram' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../RTL/Components/bus.sv(199): (vlog-13314) Defaulting port 'from_seg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package bus_sv_unit
# -- Compiling module bus
# ** Warning: ../../../RTL/Components/bus.sv(94): (vlog-13314) Defaulting port 'from_ufm' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../RTL/Components/bus.sv(97): (vlog-13314) Defaulting port 'from_ram' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../RTL/Components/bus.sv(100): (vlog-13314) Defaulting port 'from_seg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module addr_decoder
# -- Compiling module data_mux
# ** Warning: ../../../RTL/Components/bus.sv(193): (vlog-13314) Defaulting port 'from_ufm' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../RTL/Components/bus.sv(196): (vlog-13314) Defaulting port 'from_ram' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../RTL/Components/bus.sv(199): (vlog-13314) Defaulting port 'from_seg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	bus
# End time: 16:39:35 on Jun 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 12
# vsim -L altera_mf_ver work.tb_bus 
# Start time: 16:39:35 on Jun 26,2023
# Loading sv_std.std
# Loading work.tb_bus_sv_unit
# Loading work.tb_bus
# Loading work.port
# Loading work.bus_sv_unit
# Loading work.bus
# Loading work.addr_decoder
# Loading work.data_mux
# ** Warning: (vsim-8637) A modport ('master') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /tb_bus File: ../../../Testbench/tb_bus.sv Line: 43
# ** UI-Msg: (vish-4014) No objects found matching '/tb_bus/from_master'.
# Executing ONERROR command at macro ./../test_bus.do line 4
# ** UI-Msg: (vish-4014) No objects found matching '/tb_bus/to_master'.
# Executing ONERROR command at macro ./../test_bus.do line 5
# ** UI-Msg: (vish-4014) No objects found matching '/tb_bus/m_waitrequest'.
# Executing ONERROR command at macro ./../test_bus.do line 6
# ** UI-Msg: (vish-4014) No objects found matching '/tb_bus/ufm_waitrequest'.
# Executing ONERROR command at macro ./../test_bus.do line 8
# ** UI-Msg: (vish-4014) No objects found matching '/tb_bus/ram_waitrequest'.
# Executing ONERROR command at macro ./../test_bus.do line 10
# ** Note: $stop    : ../../../Testbench/tb_bus.sv(132)
#    Time: 470 ns  Iteration: 1  Instance: /tb_bus
# Break in Module tb_bus at ../../../Testbench/tb_bus.sv line 132
# 0 ps
# 493500 ps
add wave -position insertpoint  \
sim:/tb_bus/seg_chsel
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8637) A modport ('master') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Instance: /tb_bus File: ../../../Testbench/tb_bus.sv Line: 43
run -all
# ** Note: $stop    : ../../../Testbench/tb_bus.sv(132)
#    Time: 470 ns  Iteration: 1  Instance: /tb_bus
# Break in Module tb_bus at ../../../Testbench/tb_bus.sv line 132
# End time: 16:39:57 on Jun 26,2023, Elapsed time: 0:00:22
# Errors: 0, Warnings: 1
