0.7
2020.2
Nov 18 2020
09:47:47
D:/work/20251014_RISC_V_SingleCycle_v2/code/defines.sv,1760526800,verilog,,,,,,,,,,,,
D:/work/251017_RISC_V_MulltiCycle/251017_RISC_V_MulltiCycle.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/work/251017_RISC_V_MulltiCycle/251017_RISC_V_MulltiCycle.srcs/sim_1/new/tb.sv,1760858879,systemVerilog,,,,tb_rv32i,,uvm,,,,,,
D:/work/251017_RISC_V_MulltiCycle/251017_RISC_V_MulltiCycle.srcs/sources_1/imports/code/CPU_RV32I.sv,1760684489,systemVerilog,,D:/work/251017_RISC_V_MulltiCycle/251017_RISC_V_MulltiCycle.srcs/sources_1/imports/code/ControlUnit.sv,,CPU_RV32I,,uvm,,,,,,
D:/work/251017_RISC_V_MulltiCycle/251017_RISC_V_MulltiCycle.srcs/sources_1/imports/code/ControlUnit.sv,1760685311,systemVerilog,,D:/work/251017_RISC_V_MulltiCycle/251017_RISC_V_MulltiCycle.srcs/sources_1/imports/code/DataPath.sv,D:/work/251017_RISC_V_MulltiCycle/251017_RISC_V_MulltiCycle.srcs/sources_1/imports/code/defines.sv,ControlUnit,,uvm,,,,,,
D:/work/251017_RISC_V_MulltiCycle/251017_RISC_V_MulltiCycle.srcs/sources_1/imports/code/DataPath.sv,1760684902,systemVerilog,,D:/work/251017_RISC_V_MulltiCycle/251017_RISC_V_MulltiCycle.srcs/sources_1/imports/code/MCU.sv,D:/work/251017_RISC_V_MulltiCycle/251017_RISC_V_MulltiCycle.srcs/sources_1/imports/code/defines.sv,DataPath;RegisterFile;adder;alu;immExtend;mux_2x1;mux_5x1;register;registerEn,,uvm,,,,,,
D:/work/251017_RISC_V_MulltiCycle/251017_RISC_V_MulltiCycle.srcs/sources_1/imports/code/MCU.sv,1760576434,systemVerilog,,D:/work/251017_RISC_V_MulltiCycle/251017_RISC_V_MulltiCycle.srcs/sources_1/imports/code/RAM.sv,,MCU,,uvm,,,,,,
D:/work/251017_RISC_V_MulltiCycle/251017_RISC_V_MulltiCycle.srcs/sources_1/imports/code/RAM.sv,1760576442,systemVerilog,,D:/work/251017_RISC_V_MulltiCycle/251017_RISC_V_MulltiCycle.srcs/sources_1/imports/code/ROM.sv,,RAM,,uvm,,,,,,
D:/work/251017_RISC_V_MulltiCycle/251017_RISC_V_MulltiCycle.srcs/sources_1/imports/code/ROM.sv,1760596013,systemVerilog,,D:/work/251017_RISC_V_MulltiCycle/251017_RISC_V_MulltiCycle.srcs/sim_1/new/tb.sv,,ROM,,uvm,,,,,,
D:/work/251017_RISC_V_MulltiCycle/251017_RISC_V_MulltiCycle.srcs/sources_1/imports/code/defines.sv,1760526800,verilog,,,,,,,,,,,,
