

================================================================
== Vitis HLS Report for 'Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2'
================================================================
* Date:           Sun Sep  3 07:20:15 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_1_VITIS_LOOP_61_2  |      144|      144|         2|          1|          1|   144|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     87|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      27|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      27|    159|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln60_1_fu_94_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln60_fu_106_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln61_fu_134_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln62_fu_182_p2       |         +|   0|  0|   8|           8|           8|
    |sub_ln62_fu_173_p2       |         -|   0|  0|   8|           8|           8|
    |icmp_ln60_fu_88_p2       |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln61_fu_112_p2      |      icmp|   0|  0|   9|           4|           4|
    |select_ln60_1_fu_126_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln60_fu_118_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  87|          47|          38|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_v28_load             |   9|          2|    4|          8|
    |ap_sig_allocacmp_v29_load             |   9|          2|    4|          8|
    |indvar_flatten_fu_52                  |   9|          2|    8|         16|
    |v28_fu_48                             |   9|          2|    4|          8|
    |v29_fu_44                             |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   34|         68|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |indvar_flatten_fu_52     |  8|   0|    8|          0|
    |select_ln60_1_reg_222    |  4|   0|    4|          0|
    |select_ln60_reg_217      |  4|   0|    4|          0|
    |v28_fu_48                |  4|   0|    4|          0|
    |v29_fu_44                |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 27|   0|   27|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-----------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2|  return value|
|outp_V_address0  |  out|    8|   ap_memory|                                                    outp_V|         array|
|outp_V_ce0       |  out|    1|   ap_memory|                                                    outp_V|         array|
|outp_V_we0       |  out|    1|   ap_memory|                                                    outp_V|         array|
|outp_V_d0        |  out|   24|   ap_memory|                                                    outp_V|         array|
+-----------------+-----+-----+------------+----------------------------------------------------------+--------------+

