// Seed: 1989788405
module module_2 (
    input tri0 module_0,
    output tri0 id_1,
    input wand id_2,
    input wand id_3,
    output wand id_4,
    input supply0 id_5,
    input wor id_6
);
  wire id_8;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input tri0 id_2,
    input supply0 id_3,
    output tri1 id_4,
    input wor id_5,
    input tri0 id_6
);
  module_0 modCall_1 (
      id_3,
      id_4,
      id_6,
      id_2,
      id_4,
      id_0,
      id_1
  );
  assign modCall_1.id_5 = 0;
  wire id_8 = 1;
  assign id_4 = 1;
endmodule
module module_2 (
    output tri0 id_0,
    input tri1 id_1,
    output wire id_2,
    output wand id_3,
    output supply1 id_4,
    input supply1 id_5,
    input supply1 id_6
    , id_21,
    input wand id_7,
    input tri1 id_8,
    input tri0 id_9,
    input supply0 id_10,
    output tri1 id_11,
    input tri0 id_12,
    input tri id_13,
    input tri0 id_14
    , id_22,
    input wand id_15,
    input wor id_16,
    input tri id_17,
    output wire id_18,
    input uwire id_19
);
  wire id_23;
  module_0 modCall_1 (
      id_19,
      id_11,
      id_19,
      id_10,
      id_11,
      id_12,
      id_13
  );
  assign modCall_1.id_0 = 0;
endmodule
