Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bc1e88127cdc42c7bca36678ddfdd7e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smvp_systolic_top_behav xil_defaultlib.smvp_systolic_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'accum_in' [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'accum_in' [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:114]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.smvp_pe_mult
Compiling module xil_defaultlib.smvp_pe_seladd
Compiling module xil_defaultlib.smvp_pe_accum
Compiling module xil_defaultlib.smvp_systolic_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot smvp_systolic_top_behav
