# Svarog Micro - 5-Stage In-Order RISC-V Core

Svarog Micro is a 5-stage pipelined in-order RISC-V processor implementing RV32IM, designed in Chisel.

## Quick Overview

- **Pipeline**: 5 stages (Fetch, Decode, Execute, Memory, Writeback)
- **ISA**: RV32IM (32-bit base integer + multiply/divide)
- **Execution**: In-order, single-issue
- **HDL**: Chisel (generates Verilog)
- **Hazard Handling**: Stall-based with limited bypass
- **Branch Prediction**: Static not-taken

## Documentation

- **[Getting Started](getting-started.md)** - Setup and build instructions
- **[Architecture](architecture.md)** - Pipeline and microarchitecture details
- **[Development](development.md)** - Testing and contribution guide
- **[Configuration](configuration.md)** - SoC configuration options

## Supported ISA Extensions

| Extension | Description | Status |
|-----------|-------------|--------|
| **RV32I** | Base Integer Instruction Set (2.1) | âœ… 38 instructions implemented |
| **M** | Integer Multiplication and Division | âœ… 8 instructions implemented |
| **Zicsr** | Control and Status Register | ğŸš§ Partial (CSR reads only) |
| **A** | Atomic Instructions | âŒ Not implemented |
| **F** | Single-Precision Floating-Point | âŒ Not implemented |
| **D** | Double-Precision Floating-Point | âŒ Not implemented |
| **C** | Compressed Instructions | âŒ Not implemented |

**Note**: FENCE and EBREAK instructions are not yet implemented.

## Performance Characteristics

| Metric | Value |
|--------|-------|
| **Ideal CPI** | 1.0 |
| **Branch Penalty** | 2 cycles (taken branches) |
| **Load Latency** | 1 cycle + memory latency |
| **Max Frequency** | ~50 MHz (target, FPGA-dependent) |

## Pipeline Stages

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  FETCH  â”‚â”€â”€â”€â–¶â”‚ DECODE  â”‚â”€â”€â”€â–¶â”‚ EXECUTE â”‚â”€â”€â”€â–¶â”‚ MEMORY  â”‚â”€â”€â”€â–¶â”‚WRITEBACK â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
     â–²                              â”‚
     â””â”€â”€â”€â”€â”€â”€â”€â”€ Branch Feedback â”€â”€â”€â”€â”€â”˜
```

See [Architecture](architecture.md) for detailed pipeline documentation.

## File Structure

```
src/main/scala/svarog/
â”œâ”€â”€ micro/              # Pipeline stages
â”‚   â”œâ”€â”€ Cpu.scala       # Top-level CPU
â”‚   â”œâ”€â”€ Fetch.scala     # Instruction Fetch
â”‚   â”œâ”€â”€ Execute.scala   # Execute stage
â”‚   â”œâ”€â”€ Memory.scala    # Memory access
â”‚   â”œâ”€â”€ Writeback.scala # Register writeback
â”‚   â””â”€â”€ HazardUnit.scala
â”œâ”€â”€ decoder/            # Instruction decode
â”‚   â”œâ”€â”€ SimpleDecoder.scala
â”‚   â”œâ”€â”€ BaseInstructions.scala
â”‚   â””â”€â”€ ImmGen.scala
â”œâ”€â”€ bits/               # Basic components
â”‚   â”œâ”€â”€ ALU.scala
â”‚   â””â”€â”€ RegFile.scala
â”œâ”€â”€ memory/             # Memory subsystem
â”‚   â””â”€â”€ MemoryInterface.scala
â””â”€â”€ soc/                # SoC integration
    â”œâ”€â”€ SvarogSoC.scala
    â””â”€â”€ SvarogConfig.scala
```

## Quick Start

### Prerequisites

- JDK 11 or newer
- SBT or Mill build tool
- Verilator (for simulation)

### Build and Test

```bash
# Using Mill
./mill svarog.test

# Using SBT
sbt test

# Run specific test
./mill svarog.test.testOnly svarog.micro.PipelineSpec
```

See [Getting Started](getting-started.md) for detailed setup instructions.

## Contributing

See [Development Guide](development.md) for information on:
- Code structure
- Testing strategy
- Adding new features
- Debugging

## References

- [RISC-V ISA Specifications](https://riscv.org/technical/specifications/)
- [Chisel Documentation](https://www.chisel-lang.org/)
