/*
 * stm32f407xx.h
 *
 *  Created on: Jul 30, 2025
 *      Author: micom
 */


#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

#define FLASH_BASEADDR			0x08000000U //also called main memory
#define SRAM1_BASEADDR			0x20000000U //112kb
#define	SRAM2_BASEADDR			0x2001C000U //SRAM1_BASEADDRADDR + 112kb
#define ROM						0x1FFF0000U	//also called system memory, bc system starts from ROM
#define SRAM					SRAM1_BASEADDR

/*
 * AHBx and APBx Bus Peripheral BASEADDR addresses
 */

#define PERIPH_BASEADDR			0x40000000U
#define APB1_PERIPH_BASEADDR	PERIPH_BASEADDR
#define APB2_PERIPH_BASEADDR	0x40010000U
#define AHB1_PERIPH_BASEADDR	0x40020000U
#define AHB2_PERIPH_BASEADDR	0x50000000U



/*
 * Base address of peripherals which are hanging on AHB1 bus
 */

#define GPIOA_BASEADDR          (AHB1PERIPH_BASE + 0x0000)
#define GPIOB_BASEADDR          (AHB1PERIPH_BASE + 0x0400)
#define GPIOC_BASEADDR          (AHB1PERIPH_BASE + 0x0800)
#define GPIOD_BASEADDR          (AHB1PERIPH_BASE + 0x0C00)
#define GPIOE_BASEADDR          (AHB1PERIPH_BASE + 0x1000)
#define GPIOF_BASEADDR          (AHB1PERIPH_BASE + 0x1400)
#define GPIOG_BASEADDR          (AHB1PERIPH_BASE + 0x1800)
#define GPIOH_BASEADDR          (AHB1PERIPH_BASE + 0x1C00)
#define GPIOI_BASEADDR          (AHB1PERIPH_BASE + 0x2000)
#define GPIOJ_BASEADDR          (AHB1PERIPH_BASE + 0x2400)
#define GPIOK_BASEADDR          (AHB1PERIPH_BASE + 0x2800)

#define CRC_BASEADDR            (AHB1PERIPH_BASE + 0x3000)
#define RCC_BASEADDR            (AHB1PERIPH_BASE + 0x3800)
#define FLASH_INTERFACE_BASEADDR (AHB1PERIPH_BASE + 0x3C00)
#define BKPSRAM_BASEADDR        (AHB1PERIPH_BASE + 0x4000)

#define DMA1_BASEADDR           (AHB1PERIPH_BASE + 0x6000)
#define DMA2_BASEADDR           (AHB1PERIPH_BASE + 0x6400)

#define ETHERNET_MAC_BASEADDR   (AHB1PERIPH_BASE + 0x8000)
#define DMA2D_BASEADDR          (AHB1PERIPH_BASE + 0xB000)

#define USB_OTG_HS_BASEADDR     (0x40040000U) // Outside AHB1PERIPH_BASE range
#define LTDC_BASEADDR           (0x40016800U) // LCD-TFT controller base

/*
 * Base address of peripherals which are hanging on AHB1 bus
 */



#endif /* INC_STM32F407XX_H_ */
