--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_level_lab8.twx top_level_lab8.ncd -o
top_level_lab8.twr top_level_lab8.pcf -ucf top_level_ucf.ucf

Design file:              top_level_lab8.ncd
Physical constraint file: top_level_lab8.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
dump_mem    |    0.961(R)|      FAST  |    1.576(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |    1.187(R)|      FAST  |    1.827(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a           |        14.089(R)|      SLOW  |         5.055(R)|      FAST  |clk_BUFGP         |   0.000|
b           |        13.906(R)|      SLOW  |         5.119(R)|      FAST  |clk_BUFGP         |   0.000|
c           |        13.405(R)|      SLOW  |         4.730(R)|      FAST  |clk_BUFGP         |   0.000|
d           |        13.796(R)|      SLOW  |         4.889(R)|      FAST  |clk_BUFGP         |   0.000|
e           |        13.128(R)|      SLOW  |         4.641(R)|      FAST  |clk_BUFGP         |   0.000|
f           |        13.608(R)|      SLOW  |         4.887(R)|      FAST  |clk_BUFGP         |   0.000|
g           |        13.204(R)|      SLOW  |         4.647(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.836|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
dump_mem       |a              |   11.229|
dump_mem       |b              |   11.026|
dump_mem       |c              |   10.386|
dump_mem       |d              |   10.932|
dump_mem       |e              |   10.200|
dump_mem       |f              |   10.589|
dump_mem       |g              |   10.280|
---------------+---------------+---------+


Analysis completed Mon Dec 04 20:14:49 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 673 MB



