// Seed: 4051012405
module module_0;
  logic id_1;
  wire [1 : 1  /  1] id_2;
  assign id_1 = (id_2);
endmodule
module module_0 #(
    parameter id_3 = 32'd96
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    module_1
);
  output tri id_6;
  inout wire id_5;
  output tri0 id_4;
  input wire _id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  assign id_4#(.id_3(-1)) = 1 ==? -1 * id_3;
  assign id_6 = -1;
  logic id_7;
  ;
  module_0 modCall_1 ();
  wire id_8;
  wire id_9;
endmodule
