$date
        2018-Jun-27 15:37:01
$end
$version
        Vivado v2017.2 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 5 " design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/P_next [4:0] $end
$var reg 5 ' design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/P [4:0] $end
$var reg 16 , u_ila_0_index [15:0] $end
$var reg 16 < design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/index [31:16] $end
$var reg 1 L _TRIGGER $end
$var reg 1 M _WINDOW $end
$var reg 1 N _GAP $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 "
b1 '
b1 ,
b0 <
1L
1M
0N
$end
#1
b10 "
b10 ,
#2
b10 '
b11 ,
#3
b11 "
b100 ,
#4
b100 "
b11 '
b101 ,
#5
b101 "
b100 '
b110 ,
#6
b110 "
b101 '
b111 ,
#7
b1 "
b110 '
b1000 ,
#8
b10 "
b1 '
b1001 ,
#9
b11 "
b10 '
b1010 ,
#10
b100 "
b11 '
b1011 ,
#11
b101 "
b100 '
b1100 ,
#12
b110 "
b101 '
b1101 ,
#13
b1 "
b110 '
b1110 ,
#14
b10 "
b1 '
b1111 ,
#15
b11 "
b10 '
b10000 ,
#16
b100 "
b11 '
b10001 ,
#17
b101 "
b100 '
b10010 ,
#18
b110 "
b101 '
b10011 ,
#19
b1 "
b110 '
b10100 ,
#20
b10 "
b1 '
b10101 ,
#21
b11 "
b10 '
b10110 ,
#22
b100 "
b11 '
b10111 ,
#23
b101 "
b100 '
b11000 ,
#24
b110 "
b101 '
b11001 ,
#25
b111 "
b110 '
b11010 ,
#26
b1000 "
b111 '
b11011 ,
#27
b0 "
b1000 '
b11100 ,
#28
b0 '
b0 ,
