

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3'
================================================================
* Date:           Fri Mar 10 17:35:23 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  4.551 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       86|       86|  4.300 us|  4.300 us|   86|   86|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_172_3  |       84|       84|         1|          1|          1|    84|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.55>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sm, void @empty_11, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.32ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc18"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_51 = load i7 %i" [dilithium2/packing.c:172]   --->   Operation 8 'load' 'i_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.23ns)   --->   "%icmp_ln172 = icmp_eq  i7 %i_51, i7 84" [dilithium2/packing.c:172]   --->   Operation 10 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 84, i64 84, i64 84"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.66ns)   --->   "%add_ln172 = add i7 %i_51, i7 1" [dilithium2/packing.c:172]   --->   Operation 12 'add' 'add_ln172' <Predicate = true> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln172 = br i1 %icmp_ln172, void %for.inc18.split, void %for.body26.preheader.exitStub" [dilithium2/packing.c:172]   --->   Operation 13 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_74_cast = zext i7 %i_51" [dilithium2/packing.c:172]   --->   Operation 14 'zext' 'i_74_cast' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln161 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47" [dilithium2/packing.c:161]   --->   Operation 15 'specloopname' 'specloopname_ln161' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.77ns)   --->   "%add_ln173 = add i12 %i_74_cast, i12 2336" [dilithium2/packing.c:173]   --->   Operation 16 'add' 'add_ln173' <Predicate = (!icmp_ln172)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i12 %add_ln173" [dilithium2/packing.c:173]   --->   Operation 17 'zext' 'zext_ln173' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sm_addr = getelementptr i8 %sm, i64 0, i64 %zext_ln173" [dilithium2/packing.c:173]   --->   Operation 18 'getelementptr' 'sm_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.77ns)   --->   "%store_ln173 = store i8 0, i13 %sm_addr" [dilithium2/packing.c:173]   --->   Operation 19 'store' 'store_ln173' <Predicate = (!icmp_ln172)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_1 : Operation 20 [1/1] (1.32ns)   --->   "%store_ln172 = store i7 %add_ln172, i7 %i" [dilithium2/packing.c:172]   --->   Operation 20 'store' 'store_ln172' <Predicate = (!icmp_ln172)> <Delay = 1.32>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln172 = br void %for.inc18" [dilithium2/packing.c:172]   --->   Operation 21 'br' 'br_ln172' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 22 'ret' 'ret_ln0' <Predicate = (icmp_ln172)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 4.55ns
The critical path consists of the following:
	'alloca' operation ('i') [2]  (0 ns)
	'load' operation ('i', dilithium2/packing.c:172) on local variable 'i' [7]  (0 ns)
	'add' operation ('add_ln173', dilithium2/packing.c:173) [16]  (1.78 ns)
	'getelementptr' operation ('sm_addr', dilithium2/packing.c:173) [18]  (0 ns)
	'store' operation ('store_ln173', dilithium2/packing.c:173) of constant 0 on array 'sm' [19]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
