Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Users/27628/Documents/CO-2025/pre_verilog/test_learning/xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to C:/Users/27628/Documents/CO-2025/pre_verilog/test_learning/xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> WARNING:Xst:3164 - Option "-debug" found multiple times in the command line. Only the first occurence is considered.

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Comb_test_1.v" in library work
ERROR:HDLCompilers:26 - "Comb_test_1.v" line 28 unexpected token: 'inA'
ERROR:HDLCompilers:26 - "Comb_test_1.v" line 28 expecting ';', found ':'
Module <ALU> compiled
ERROR:HDLCompilers:26 - "Comb_test_1.v" line 29 expecting 'endmodule', found '('
Analysis of file <"Assign_ALU.prj"> failed.
--> 

Total memory usage is 4485604 kilobytes

Number of errors   :    3 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

