// Seed: 2090484125
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = -1;
endmodule
module module_1 (
    input tri id_0
);
  function id_2(input id_3);
    id_2 <= id_3;
    id_2 = 1'h0;
  endfunction
  assign id_2 = -1;
  reg id_4;
  always if (id_2) id_2 = id_2;
  always
    if (id_0)
      fork
        if (1) @(posedge 1'd0) id_2 <= 1;
        else id_3 = id_4;
      join
  wand id_5 = 1;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6
  );
endmodule
