$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module or_tb $end
   $var wire 1 # in1 $end
   $var wire 1 $ in2 $end
   $var wire 1 % out $end
   $scope module uut $end
    $var wire 1 # in1 $end
    $var wire 1 $ in2 $end
    $var wire 1 % out $end
    $var wire 1 & not1 $end
    $var wire 1 ' not2 $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
0$
0%
1&
1'
#11
1$
1%
0'
#21
1#
0$
0&
1'
#31
1$
0'
#41
