|ball
clk50M => clk50M.IN7
KEY[0] => KEY[0].IN4
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
LT24Wr_n <= LT24Display:Display.LT24Wr_n
LT24Rd_n <= LT24Display:Display.LT24Rd_n
LT24CS_n <= LT24Display:Display.LT24CS_n
LT24RS <= LT24Display:Display.LT24RS
LT24Reset_n <= LT24Display:Display.LT24Reset_n
LT24Data[0] <= LT24Display:Display.LT24Data
LT24Data[1] <= LT24Display:Display.LT24Data
LT24Data[2] <= LT24Display:Display.LT24Data
LT24Data[3] <= LT24Display:Display.LT24Data
LT24Data[4] <= LT24Display:Display.LT24Data
LT24Data[5] <= LT24Display:Display.LT24Data
LT24Data[6] <= LT24Display:Display.LT24Data
LT24Data[7] <= LT24Display:Display.LT24Data
LT24Data[8] <= LT24Display:Display.LT24Data
LT24Data[9] <= LT24Display:Display.LT24Data
LT24Data[10] <= LT24Display:Display.LT24Data
LT24Data[11] <= LT24Display:Display.LT24Data
LT24Data[12] <= LT24Display:Display.LT24Data
LT24Data[13] <= LT24Display:Display.LT24Data
LT24Data[14] <= LT24Display:Display.LT24Data
LT24Data[15] <= LT24Display:Display.LT24Data
LT24LCDOn <= LT24Display:Display.LT24LCDOn


|ball|chuchan:u_chuchan_0
clk50M => k4_o_r.CLK
clk50M => k3_o_r.CLK
clk50M => k2_o_r.CLK
clk50M => k1_o_r.CLK
clk50M => cnt4[0].CLK
clk50M => cnt4[1].CLK
clk50M => cnt4[2].CLK
clk50M => cnt4[3].CLK
clk50M => cnt4[4].CLK
clk50M => cnt4[5].CLK
clk50M => cnt4[6].CLK
clk50M => cnt4[7].CLK
clk50M => cnt4[8].CLK
clk50M => cnt4[9].CLK
clk50M => cnt4[10].CLK
clk50M => cnt4[11].CLK
clk50M => cnt4[12].CLK
clk50M => cnt4[13].CLK
clk50M => cnt4[14].CLK
clk50M => cnt4[15].CLK
clk50M => cnt4[16].CLK
clk50M => cnt4[17].CLK
clk50M => cnt4[18].CLK
clk50M => cnt4[19].CLK
clk50M => cnt3[0].CLK
clk50M => cnt3[1].CLK
clk50M => cnt3[2].CLK
clk50M => cnt3[3].CLK
clk50M => cnt3[4].CLK
clk50M => cnt3[5].CLK
clk50M => cnt3[6].CLK
clk50M => cnt3[7].CLK
clk50M => cnt3[8].CLK
clk50M => cnt3[9].CLK
clk50M => cnt3[10].CLK
clk50M => cnt3[11].CLK
clk50M => cnt3[12].CLK
clk50M => cnt3[13].CLK
clk50M => cnt3[14].CLK
clk50M => cnt3[15].CLK
clk50M => cnt3[16].CLK
clk50M => cnt3[17].CLK
clk50M => cnt3[18].CLK
clk50M => cnt3[19].CLK
clk50M => cnt2[0].CLK
clk50M => cnt2[1].CLK
clk50M => cnt2[2].CLK
clk50M => cnt2[3].CLK
clk50M => cnt2[4].CLK
clk50M => cnt2[5].CLK
clk50M => cnt2[6].CLK
clk50M => cnt2[7].CLK
clk50M => cnt2[8].CLK
clk50M => cnt2[9].CLK
clk50M => cnt2[10].CLK
clk50M => cnt2[11].CLK
clk50M => cnt2[12].CLK
clk50M => cnt2[13].CLK
clk50M => cnt2[14].CLK
clk50M => cnt2[15].CLK
clk50M => cnt2[16].CLK
clk50M => cnt2[17].CLK
clk50M => cnt2[18].CLK
clk50M => cnt2[19].CLK
clk50M => cnt1[0].CLK
clk50M => cnt1[1].CLK
clk50M => cnt1[2].CLK
clk50M => cnt1[3].CLK
clk50M => cnt1[4].CLK
clk50M => cnt1[5].CLK
clk50M => cnt1[6].CLK
clk50M => cnt1[7].CLK
clk50M => cnt1[8].CLK
clk50M => cnt1[9].CLK
clk50M => cnt1[10].CLK
clk50M => cnt1[11].CLK
clk50M => cnt1[12].CLK
clk50M => cnt1[13].CLK
clk50M => cnt1[14].CLK
clk50M => cnt1[15].CLK
clk50M => cnt1[16].CLK
clk50M => cnt1[17].CLK
clk50M => cnt1[18].CLK
clk50M => cnt1[19].CLK
rst_n => k4_o_r.PRESET
rst_n => k3_o_r.PRESET
rst_n => k2_o_r.PRESET
rst_n => k1_o_r.PRESET
rst_n => cnt4[0].ACLR
rst_n => cnt4[1].ACLR
rst_n => cnt4[2].ACLR
rst_n => cnt4[3].ACLR
rst_n => cnt4[4].ACLR
rst_n => cnt4[5].ACLR
rst_n => cnt4[6].ACLR
rst_n => cnt4[7].ACLR
rst_n => cnt4[8].ACLR
rst_n => cnt4[9].ACLR
rst_n => cnt4[10].ACLR
rst_n => cnt4[11].ACLR
rst_n => cnt4[12].ACLR
rst_n => cnt4[13].ACLR
rst_n => cnt4[14].ACLR
rst_n => cnt4[15].ACLR
rst_n => cnt4[16].ACLR
rst_n => cnt4[17].ACLR
rst_n => cnt4[18].ACLR
rst_n => cnt4[19].ACLR
rst_n => cnt3[0].ACLR
rst_n => cnt3[1].ACLR
rst_n => cnt3[2].ACLR
rst_n => cnt3[3].ACLR
rst_n => cnt3[4].ACLR
rst_n => cnt3[5].ACLR
rst_n => cnt3[6].ACLR
rst_n => cnt3[7].ACLR
rst_n => cnt3[8].ACLR
rst_n => cnt3[9].ACLR
rst_n => cnt3[10].ACLR
rst_n => cnt3[11].ACLR
rst_n => cnt3[12].ACLR
rst_n => cnt3[13].ACLR
rst_n => cnt3[14].ACLR
rst_n => cnt3[15].ACLR
rst_n => cnt3[16].ACLR
rst_n => cnt3[17].ACLR
rst_n => cnt3[18].ACLR
rst_n => cnt3[19].ACLR
rst_n => cnt2[0].ACLR
rst_n => cnt2[1].ACLR
rst_n => cnt2[2].ACLR
rst_n => cnt2[3].ACLR
rst_n => cnt2[4].ACLR
rst_n => cnt2[5].ACLR
rst_n => cnt2[6].ACLR
rst_n => cnt2[7].ACLR
rst_n => cnt2[8].ACLR
rst_n => cnt2[9].ACLR
rst_n => cnt2[10].ACLR
rst_n => cnt2[11].ACLR
rst_n => cnt2[12].ACLR
rst_n => cnt2[13].ACLR
rst_n => cnt2[14].ACLR
rst_n => cnt2[15].ACLR
rst_n => cnt2[16].ACLR
rst_n => cnt2[17].ACLR
rst_n => cnt2[18].ACLR
rst_n => cnt2[19].ACLR
rst_n => cnt1[0].ACLR
rst_n => cnt1[1].ACLR
rst_n => cnt1[2].ACLR
rst_n => cnt1[3].ACLR
rst_n => cnt1[4].ACLR
rst_n => cnt1[5].ACLR
rst_n => cnt1[6].ACLR
rst_n => cnt1[7].ACLR
rst_n => cnt1[8].ACLR
rst_n => cnt1[9].ACLR
rst_n => cnt1[10].ACLR
rst_n => cnt1[11].ACLR
rst_n => cnt1[12].ACLR
rst_n => cnt1[13].ACLR
rst_n => cnt1[14].ACLR
rst_n => cnt1[15].ACLR
rst_n => cnt1[16].ACLR
rst_n => cnt1[17].ACLR
rst_n => cnt1[18].ACLR
rst_n => cnt1[19].ACLR
k1 => cnt1.OUTPUTSELECT
k1 => cnt1.OUTPUTSELECT
k1 => cnt1.OUTPUTSELECT
k1 => cnt1.OUTPUTSELECT
k1 => cnt1.OUTPUTSELECT
k1 => cnt1.OUTPUTSELECT
k1 => cnt1.OUTPUTSELECT
k1 => cnt1.OUTPUTSELECT
k1 => cnt1.OUTPUTSELECT
k1 => cnt1.OUTPUTSELECT
k1 => cnt1.OUTPUTSELECT
k1 => cnt1.OUTPUTSELECT
k1 => cnt1.OUTPUTSELECT
k1 => cnt1.OUTPUTSELECT
k1 => cnt1.OUTPUTSELECT
k1 => cnt1.OUTPUTSELECT
k1 => cnt1.OUTPUTSELECT
k1 => cnt1.OUTPUTSELECT
k1 => cnt1.OUTPUTSELECT
k1 => cnt1.OUTPUTSELECT
k1 => k1_o_r.OUTPUTSELECT
k2 => cnt2.OUTPUTSELECT
k2 => cnt2.OUTPUTSELECT
k2 => cnt2.OUTPUTSELECT
k2 => cnt2.OUTPUTSELECT
k2 => cnt2.OUTPUTSELECT
k2 => cnt2.OUTPUTSELECT
k2 => cnt2.OUTPUTSELECT
k2 => cnt2.OUTPUTSELECT
k2 => cnt2.OUTPUTSELECT
k2 => cnt2.OUTPUTSELECT
k2 => cnt2.OUTPUTSELECT
k2 => cnt2.OUTPUTSELECT
k2 => cnt2.OUTPUTSELECT
k2 => cnt2.OUTPUTSELECT
k2 => cnt2.OUTPUTSELECT
k2 => cnt2.OUTPUTSELECT
k2 => cnt2.OUTPUTSELECT
k2 => cnt2.OUTPUTSELECT
k2 => cnt2.OUTPUTSELECT
k2 => cnt2.OUTPUTSELECT
k2 => k2_o_r.OUTPUTSELECT
k3 => cnt3.OUTPUTSELECT
k3 => cnt3.OUTPUTSELECT
k3 => cnt3.OUTPUTSELECT
k3 => cnt3.OUTPUTSELECT
k3 => cnt3.OUTPUTSELECT
k3 => cnt3.OUTPUTSELECT
k3 => cnt3.OUTPUTSELECT
k3 => cnt3.OUTPUTSELECT
k3 => cnt3.OUTPUTSELECT
k3 => cnt3.OUTPUTSELECT
k3 => cnt3.OUTPUTSELECT
k3 => cnt3.OUTPUTSELECT
k3 => cnt3.OUTPUTSELECT
k3 => cnt3.OUTPUTSELECT
k3 => cnt3.OUTPUTSELECT
k3 => cnt3.OUTPUTSELECT
k3 => cnt3.OUTPUTSELECT
k3 => cnt3.OUTPUTSELECT
k3 => cnt3.OUTPUTSELECT
k3 => cnt3.OUTPUTSELECT
k3 => k3_o_r.OUTPUTSELECT
k4 => cnt4.OUTPUTSELECT
k4 => cnt4.OUTPUTSELECT
k4 => cnt4.OUTPUTSELECT
k4 => cnt4.OUTPUTSELECT
k4 => cnt4.OUTPUTSELECT
k4 => cnt4.OUTPUTSELECT
k4 => cnt4.OUTPUTSELECT
k4 => cnt4.OUTPUTSELECT
k4 => cnt4.OUTPUTSELECT
k4 => cnt4.OUTPUTSELECT
k4 => cnt4.OUTPUTSELECT
k4 => cnt4.OUTPUTSELECT
k4 => cnt4.OUTPUTSELECT
k4 => cnt4.OUTPUTSELECT
k4 => cnt4.OUTPUTSELECT
k4 => cnt4.OUTPUTSELECT
k4 => cnt4.OUTPUTSELECT
k4 => cnt4.OUTPUTSELECT
k4 => cnt4.OUTPUTSELECT
k4 => cnt4.OUTPUTSELECT
k4 => k4_o_r.OUTPUTSELECT
k1_o <= k1_o_r.DB_MAX_OUTPUT_PORT_TYPE
k2_o <= k2_o_r.DB_MAX_OUTPUT_PORT_TYPE
k3_o <= k3_o_r.DB_MAX_OUTPUT_PORT_TYPE
k4_o <= k4_o_r.DB_MAX_OUTPUT_PORT_TYPE


|ball|down_edge_det:u_down_edge_det_0
clk => key3_r2.CLK
clk => key3_r1.CLK
clk => key2_r2.CLK
clk => key2_r1.CLK
clk => key1_r2.CLK
clk => key1_r1.CLK
clk => key0_r2.CLK
clk => key0_r1.CLK
rst_n => key3_r2.PRESET
rst_n => key3_r1.PRESET
rst_n => key2_r2.PRESET
rst_n => key2_r1.PRESET
rst_n => key1_r2.PRESET
rst_n => key1_r1.PRESET
rst_n => key0_r2.PRESET
rst_n => key0_r1.PRESET
key0 => key0_r1.DATAIN
key1 => key1_r1.DATAIN
key2 => key2_r1.DATAIN
key3 => key3_r1.DATAIN
flag0 <= flag0.DB_MAX_OUTPUT_PORT_TYPE
flag1 <= flag1.DB_MAX_OUTPUT_PORT_TYPE
flag2 <= flag2.DB_MAX_OUTPUT_PORT_TYPE
flag3 <= flag3.DB_MAX_OUTPUT_PORT_TYPE


|ball|fsm:u_fsm_0
clk50M => y_r[0].CLK
clk50M => y_r[1].CLK
clk50M => y_r[2].CLK
clk50M => y_r[3].CLK
clk50M => y_r[4].CLK
clk50M => y_r[5].CLK
clk50M => y_r[6].CLK
clk50M => y_r[7].CLK
clk50M => y_r[8].CLK
clk50M => x_r[0].CLK
clk50M => x_r[1].CLK
clk50M => x_r[2].CLK
clk50M => x_r[3].CLK
clk50M => x_r[4].CLK
clk50M => x_r[5].CLK
clk50M => x_r[6].CLK
clk50M => x_r[7].CLK
clk50M => up_down.CLK
clk50M => left_right.CLK
clk50M => speed_cnt[0].CLK
clk50M => speed_cnt[1].CLK
clk50M => speed_cnt[2].CLK
clk50M => speed_cnt[3].CLK
clk50M => speed_cnt[4].CLK
clk50M => speed_cnt[5].CLK
clk50M => speed_cnt[6].CLK
clk50M => speed_cnt[7].CLK
clk50M => speed_cnt[8].CLK
clk50M => speed_cnt[9].CLK
clk50M => speed_cnt[10].CLK
clk50M => speed_cnt[11].CLK
clk50M => speed_cnt[12].CLK
clk50M => speed_cnt[13].CLK
clk50M => speed_cnt[14].CLK
clk50M => speed_cnt[15].CLK
clk50M => speed_cnt[16].CLK
clk50M => speed_cnt[17].CLK
clk50M => speed_cnt[18].CLK
clk50M => speed_cnt[19].CLK
clk50M => speed_cnt[20].CLK
clk50M => speed_cnt[21].CLK
clk50M => speed_cnt[22].CLK
clk50M => speed_cnt[23].CLK
clk50M => speed_cnt[24].CLK
clk50M => speed_cnt[25].CLK
clk50M => speed_cnt[26].CLK
clk50M => speed_cnt[27].CLK
clk50M => speed_cnt[28].CLK
clk50M => speed_cnt[29].CLK
clk50M => speed_cnt[30].CLK
clk50M => speed_cnt[31].CLK
clk50M => y_ball[1].CLK
clk50M => y_ball[2].CLK
clk50M => y_ball[3].CLK
clk50M => y_ball[4].CLK
clk50M => y_ball[5].CLK
clk50M => y_ball[6].CLK
clk50M => y_ball[7].CLK
clk50M => y_ball[8].CLK
clk50M => x_ball[0].CLK
clk50M => x_ball[1].CLK
clk50M => x_ball[2].CLK
clk50M => x_ball[3].CLK
clk50M => x_ball[4].CLK
clk50M => x_ball[5].CLK
clk50M => x_ball[6].CLK
clk50M => x_ball[7].CLK
clk50M => x_brd[3].CLK
clk50M => x_brd[4].CLK
clk50M => x_brd[5].CLK
clk50M => x_brd[6].CLK
clk50M => x_brd[7].CLK
clk50M => color_ball[0].CLK
clk50M => color_ball[1].CLK
clk50M => color_ball[2].CLK
clk50M => color_r[0].CLK
clk50M => color_r[1].CLK
clk50M => color_r[2].CLK
clk50M => write_en_r.CLK
clk50M => y_cnt[0].CLK
clk50M => y_cnt[1].CLK
clk50M => y_cnt[2].CLK
clk50M => y_cnt[3].CLK
clk50M => y_cnt[4].CLK
clk50M => y_cnt[5].CLK
clk50M => y_cnt[6].CLK
clk50M => y_cnt[7].CLK
clk50M => y_cnt[8].CLK
clk50M => x_cnt[0].CLK
clk50M => x_cnt[1].CLK
clk50M => x_cnt[2].CLK
clk50M => x_cnt[3].CLK
clk50M => x_cnt[4].CLK
clk50M => x_cnt[5].CLK
clk50M => x_cnt[6].CLK
clk50M => x_cnt[7].CLK
clk50M => state~4.DATAIN
rst_n => up_down.PRESET
rst_n => left_right.ACLR
rst_n => speed_cnt[0].ACLR
rst_n => speed_cnt[1].ACLR
rst_n => speed_cnt[2].ACLR
rst_n => speed_cnt[3].ACLR
rst_n => speed_cnt[4].ACLR
rst_n => speed_cnt[5].ACLR
rst_n => speed_cnt[6].ACLR
rst_n => speed_cnt[7].ACLR
rst_n => speed_cnt[8].ACLR
rst_n => speed_cnt[9].ACLR
rst_n => speed_cnt[10].ACLR
rst_n => speed_cnt[11].ACLR
rst_n => speed_cnt[12].ACLR
rst_n => speed_cnt[13].ACLR
rst_n => speed_cnt[14].ACLR
rst_n => speed_cnt[15].ACLR
rst_n => speed_cnt[16].ACLR
rst_n => speed_cnt[17].ACLR
rst_n => speed_cnt[18].ACLR
rst_n => speed_cnt[19].ACLR
rst_n => speed_cnt[20].ACLR
rst_n => speed_cnt[21].ACLR
rst_n => speed_cnt[22].ACLR
rst_n => speed_cnt[23].ACLR
rst_n => speed_cnt[24].ACLR
rst_n => speed_cnt[25].ACLR
rst_n => speed_cnt[26].ACLR
rst_n => speed_cnt[27].ACLR
rst_n => speed_cnt[28].ACLR
rst_n => speed_cnt[29].ACLR
rst_n => speed_cnt[30].ACLR
rst_n => speed_cnt[31].ACLR
rst_n => y_ball[1].ACLR
rst_n => y_ball[2].ACLR
rst_n => y_ball[3].PRESET
rst_n => y_ball[4].PRESET
rst_n => y_ball[5].PRESET
rst_n => y_ball[6].ACLR
rst_n => y_ball[7].ACLR
rst_n => y_ball[8].PRESET
rst_n => x_ball[0].ACLR
rst_n => x_ball[1].PRESET
rst_n => x_ball[2].PRESET
rst_n => x_ball[3].ACLR
rst_n => x_ball[4].PRESET
rst_n => x_ball[5].PRESET
rst_n => x_ball[6].PRESET
rst_n => x_ball[7].ACLR
rst_n => x_brd[3].PRESET
rst_n => x_brd[4].ACLR
rst_n => x_brd[5].PRESET
rst_n => x_brd[6].PRESET
rst_n => x_brd[7].ACLR
rst_n => color_ball[0].ACLR
rst_n => color_ball[1].ACLR
rst_n => color_ball[2].PRESET
rst_n => color_r[0].ACLR
rst_n => color_r[1].ACLR
rst_n => color_r[2].ACLR
rst_n => write_en_r.ACLR
rst_n => y_cnt[0].ACLR
rst_n => y_cnt[1].ACLR
rst_n => y_cnt[2].ACLR
rst_n => y_cnt[3].ACLR
rst_n => y_cnt[4].ACLR
rst_n => y_cnt[5].ACLR
rst_n => y_cnt[6].ACLR
rst_n => y_cnt[7].ACLR
rst_n => y_cnt[8].ACLR
rst_n => x_cnt[0].ACLR
rst_n => x_cnt[1].ACLR
rst_n => x_cnt[2].ACLR
rst_n => x_cnt[3].ACLR
rst_n => x_cnt[4].ACLR
rst_n => x_cnt[5].ACLR
rst_n => x_cnt[6].ACLR
rst_n => x_cnt[7].ACLR
rst_n => state~6.DATAIN
rst_n => y_r[0].ENA
rst_n => x_r[7].ENA
rst_n => x_r[6].ENA
rst_n => x_r[5].ENA
rst_n => x_r[4].ENA
rst_n => x_r[3].ENA
rst_n => x_r[2].ENA
rst_n => x_r[1].ENA
rst_n => x_r[0].ENA
rst_n => y_r[8].ENA
rst_n => y_r[7].ENA
rst_n => y_r[6].ENA
rst_n => y_r[5].ENA
rst_n => y_r[4].ENA
rst_n => y_r[3].ENA
rst_n => y_r[2].ENA
rst_n => y_r[1].ENA
flg1 => x_brd.OUTPUTSELECT
flg1 => x_brd.OUTPUTSELECT
flg1 => x_brd.OUTPUTSELECT
flg1 => x_brd.OUTPUTSELECT
flg1 => x_brd.OUTPUTSELECT
flg2 => x_brd.OUTPUTSELECT
flg2 => x_brd.OUTPUTSELECT
flg2 => x_brd.OUTPUTSELECT
flg2 => x_brd.OUTPUTSELECT
flg2 => x_brd.OUTPUTSELECT
flg3 => color_ball[2].ENA
flg3 => color_ball[1].ENA
flg3 => color_ball[0].ENA
x[0] <= x_r[0].DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x_r[1].DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x_r[2].DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x_r[3].DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x_r[4].DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x_r[5].DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x_r[6].DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x_r[7].DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y_r[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y_r[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y_r[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y_r[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y_r[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y_r[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y_r[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y_r[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y_r[8].DB_MAX_OUTPUT_PORT_TYPE
write_en <= write_en_r.DB_MAX_OUTPUT_PORT_TYPE
color[0] <= color_r[0].DB_MAX_OUTPUT_PORT_TYPE
color[1] <= color_r[1].DB_MAX_OUTPUT_PORT_TYPE
color[2] <= color_r[2].DB_MAX_OUTPUT_PORT_TYPE


|ball|ram_wr:u_ram_wr_0
clk50M => ram_wraddr_r[0].CLK
clk50M => ram_wraddr_r[1].CLK
clk50M => ram_wraddr_r[2].CLK
clk50M => ram_wraddr_r[3].CLK
clk50M => ram_wraddr_r[4].CLK
clk50M => ram_wraddr_r[5].CLK
clk50M => ram_wraddr_r[6].CLK
clk50M => ram_wraddr_r[7].CLK
clk50M => ram_wraddr_r[8].CLK
clk50M => ram_wraddr_r[9].CLK
clk50M => ram_wraddr_r[10].CLK
clk50M => ram_wraddr_r[11].CLK
clk50M => ram_wraddr_r[12].CLK
clk50M => ram_wraddr_r[13].CLK
clk50M => ram_wraddr_r[14].CLK
clk50M => ram_wraddr_r[15].CLK
clk50M => ram_wraddr_r[16].CLK
clk50M => ram_data_r[0].CLK
clk50M => ram_data_r[1].CLK
clk50M => ram_data_r[2].CLK
clk50M => ram_wren_r.CLK
rst_n => ram_wraddr_r[0].ACLR
rst_n => ram_wraddr_r[1].ACLR
rst_n => ram_wraddr_r[2].ACLR
rst_n => ram_wraddr_r[3].ACLR
rst_n => ram_wraddr_r[4].ACLR
rst_n => ram_wraddr_r[5].ACLR
rst_n => ram_wraddr_r[6].ACLR
rst_n => ram_wraddr_r[7].ACLR
rst_n => ram_wraddr_r[8].ACLR
rst_n => ram_wraddr_r[9].ACLR
rst_n => ram_wraddr_r[10].ACLR
rst_n => ram_wraddr_r[11].ACLR
rst_n => ram_wraddr_r[12].ACLR
rst_n => ram_wraddr_r[13].ACLR
rst_n => ram_wraddr_r[14].ACLR
rst_n => ram_wraddr_r[15].ACLR
rst_n => ram_wraddr_r[16].ACLR
rst_n => ram_data_r[0].ACLR
rst_n => ram_data_r[1].ACLR
rst_n => ram_data_r[2].ACLR
rst_n => ram_wren_r.ACLR
x[0] => ram_wraddr_r[0].DATAIN
x[1] => ram_wraddr_r[1].DATAIN
x[2] => ram_wraddr_r[2].DATAIN
x[3] => ram_wraddr_r[3].DATAIN
x[4] => Add2.IN56
x[5] => Add2.IN55
x[6] => Add2.IN54
x[7] => Add2.IN53
y[0] => Add1.IN56
y[0] => Add0.IN33
y[1] => Add1.IN55
y[1] => Add0.IN32
y[2] => Add1.IN54
y[2] => Add0.IN31
y[3] => Add1.IN53
y[3] => Add0.IN30
y[4] => Add1.IN52
y[4] => Add0.IN29
y[5] => Add1.IN51
y[5] => Add0.IN28
y[6] => Add1.IN50
y[6] => Add0.IN27
y[7] => Add1.IN49
y[7] => Add0.IN26
y[8] => Add1.IN48
y[8] => Add0.IN25
write_en => ram_wren_r.DATAIN
color[0] => ram_data_r[0].DATAIN
color[1] => ram_data_r[1].DATAIN
color[2] => ram_data_r[2].DATAIN
ram_wren <= ram_wren_r.DB_MAX_OUTPUT_PORT_TYPE
ram_wraddr[0] <= ram_wraddr_r[0].DB_MAX_OUTPUT_PORT_TYPE
ram_wraddr[1] <= ram_wraddr_r[1].DB_MAX_OUTPUT_PORT_TYPE
ram_wraddr[2] <= ram_wraddr_r[2].DB_MAX_OUTPUT_PORT_TYPE
ram_wraddr[3] <= ram_wraddr_r[3].DB_MAX_OUTPUT_PORT_TYPE
ram_wraddr[4] <= ram_wraddr_r[4].DB_MAX_OUTPUT_PORT_TYPE
ram_wraddr[5] <= ram_wraddr_r[5].DB_MAX_OUTPUT_PORT_TYPE
ram_wraddr[6] <= ram_wraddr_r[6].DB_MAX_OUTPUT_PORT_TYPE
ram_wraddr[7] <= ram_wraddr_r[7].DB_MAX_OUTPUT_PORT_TYPE
ram_wraddr[8] <= ram_wraddr_r[8].DB_MAX_OUTPUT_PORT_TYPE
ram_wraddr[9] <= ram_wraddr_r[9].DB_MAX_OUTPUT_PORT_TYPE
ram_wraddr[10] <= ram_wraddr_r[10].DB_MAX_OUTPUT_PORT_TYPE
ram_wraddr[11] <= ram_wraddr_r[11].DB_MAX_OUTPUT_PORT_TYPE
ram_wraddr[12] <= ram_wraddr_r[12].DB_MAX_OUTPUT_PORT_TYPE
ram_wraddr[13] <= ram_wraddr_r[13].DB_MAX_OUTPUT_PORT_TYPE
ram_wraddr[14] <= ram_wraddr_r[14].DB_MAX_OUTPUT_PORT_TYPE
ram_wraddr[15] <= ram_wraddr_r[15].DB_MAX_OUTPUT_PORT_TYPE
ram_wraddr[16] <= ram_wraddr_r[16].DB_MAX_OUTPUT_PORT_TYPE
ram_data[0] <= ram_data_r[0].DB_MAX_OUTPUT_PORT_TYPE
ram_data[1] <= ram_data_r[1].DB_MAX_OUTPUT_PORT_TYPE
ram_data[2] <= ram_data_r[2].DB_MAX_OUTPUT_PORT_TYPE


|ball|disp_dpram:u_disp_dpram_0
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_a[13] => address_a[13].IN1
address_a[14] => address_a[14].IN1
address_a[15] => address_a[15].IN1
address_a[16] => address_a[16].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
address_b[12] => address_b[12].IN1
address_b[13] => address_b[13].IN1
address_b[14] => address_b[14].IN1
address_b[15] => address_b[15].IN1
address_b[16] => address_b[16].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
rden_a => rden_a.IN1
rden_b => rden_b.IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b


|ball|disp_dpram:u_disp_dpram_0|altsyncram:altsyncram_component
wren_a => altsyncram_0mn2:auto_generated.wren_a
rden_a => altsyncram_0mn2:auto_generated.rden_a
wren_b => altsyncram_0mn2:auto_generated.wren_b
rden_b => altsyncram_0mn2:auto_generated.rden_b
data_a[0] => altsyncram_0mn2:auto_generated.data_a[0]
data_a[1] => altsyncram_0mn2:auto_generated.data_a[1]
data_a[2] => altsyncram_0mn2:auto_generated.data_a[2]
data_b[0] => altsyncram_0mn2:auto_generated.data_b[0]
data_b[1] => altsyncram_0mn2:auto_generated.data_b[1]
data_b[2] => altsyncram_0mn2:auto_generated.data_b[2]
address_a[0] => altsyncram_0mn2:auto_generated.address_a[0]
address_a[1] => altsyncram_0mn2:auto_generated.address_a[1]
address_a[2] => altsyncram_0mn2:auto_generated.address_a[2]
address_a[3] => altsyncram_0mn2:auto_generated.address_a[3]
address_a[4] => altsyncram_0mn2:auto_generated.address_a[4]
address_a[5] => altsyncram_0mn2:auto_generated.address_a[5]
address_a[6] => altsyncram_0mn2:auto_generated.address_a[6]
address_a[7] => altsyncram_0mn2:auto_generated.address_a[7]
address_a[8] => altsyncram_0mn2:auto_generated.address_a[8]
address_a[9] => altsyncram_0mn2:auto_generated.address_a[9]
address_a[10] => altsyncram_0mn2:auto_generated.address_a[10]
address_a[11] => altsyncram_0mn2:auto_generated.address_a[11]
address_a[12] => altsyncram_0mn2:auto_generated.address_a[12]
address_a[13] => altsyncram_0mn2:auto_generated.address_a[13]
address_a[14] => altsyncram_0mn2:auto_generated.address_a[14]
address_a[15] => altsyncram_0mn2:auto_generated.address_a[15]
address_a[16] => altsyncram_0mn2:auto_generated.address_a[16]
address_b[0] => altsyncram_0mn2:auto_generated.address_b[0]
address_b[1] => altsyncram_0mn2:auto_generated.address_b[1]
address_b[2] => altsyncram_0mn2:auto_generated.address_b[2]
address_b[3] => altsyncram_0mn2:auto_generated.address_b[3]
address_b[4] => altsyncram_0mn2:auto_generated.address_b[4]
address_b[5] => altsyncram_0mn2:auto_generated.address_b[5]
address_b[6] => altsyncram_0mn2:auto_generated.address_b[6]
address_b[7] => altsyncram_0mn2:auto_generated.address_b[7]
address_b[8] => altsyncram_0mn2:auto_generated.address_b[8]
address_b[9] => altsyncram_0mn2:auto_generated.address_b[9]
address_b[10] => altsyncram_0mn2:auto_generated.address_b[10]
address_b[11] => altsyncram_0mn2:auto_generated.address_b[11]
address_b[12] => altsyncram_0mn2:auto_generated.address_b[12]
address_b[13] => altsyncram_0mn2:auto_generated.address_b[13]
address_b[14] => altsyncram_0mn2:auto_generated.address_b[14]
address_b[15] => altsyncram_0mn2:auto_generated.address_b[15]
address_b[16] => altsyncram_0mn2:auto_generated.address_b[16]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0mn2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0mn2:auto_generated.q_a[0]
q_a[1] <= altsyncram_0mn2:auto_generated.q_a[1]
q_a[2] <= altsyncram_0mn2:auto_generated.q_a[2]
q_b[0] <= altsyncram_0mn2:auto_generated.q_b[0]
q_b[1] <= altsyncram_0mn2:auto_generated.q_b[1]
q_b[2] <= altsyncram_0mn2:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ball|disp_dpram:u_disp_dpram_0|altsyncram:altsyncram_component|altsyncram_0mn2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_tma:decode2.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_tma:decode2.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_tma:decode2.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_tma:decode2.data[3]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[12] => ram_block1a40.PORTBADDR12
address_b[12] => ram_block1a41.PORTBADDR12
address_b[12] => ram_block1a42.PORTBADDR12
address_b[12] => ram_block1a43.PORTBADDR12
address_b[12] => ram_block1a44.PORTBADDR12
address_b[12] => ram_block1a45.PORTBADDR12
address_b[12] => ram_block1a46.PORTBADDR12
address_b[12] => ram_block1a47.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_tma:decode3.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_tma:decode3.data[1]
address_b[15] => address_reg_b[2].DATAIN
address_b[15] => decode_tma:decode3.data[2]
address_b[16] => address_reg_b[3].DATAIN
address_b[16] => decode_tma:decode3.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => address_reg_b[3].CLK
clock0 => address_reg_b[2].CLK
clock0 => address_reg_b[1].CLK
clock0 => address_reg_b[0].CLK
clock0 => out_address_reg_a[3].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock0 => out_address_reg_b[3].CLK
clock0 => out_address_reg_b[2].CLK
clock0 => out_address_reg_b[1].CLK
clock0 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[0] => ram_block1a30.PORTADATAIN
data_a[0] => ram_block1a33.PORTADATAIN
data_a[0] => ram_block1a36.PORTADATAIN
data_a[0] => ram_block1a39.PORTADATAIN
data_a[0] => ram_block1a42.PORTADATAIN
data_a[0] => ram_block1a45.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[1] => ram_block1a22.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a28.PORTADATAIN
data_a[1] => ram_block1a31.PORTADATAIN
data_a[1] => ram_block1a34.PORTADATAIN
data_a[1] => ram_block1a37.PORTADATAIN
data_a[1] => ram_block1a40.PORTADATAIN
data_a[1] => ram_block1a43.PORTADATAIN
data_a[1] => ram_block1a46.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[2] => ram_block1a23.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a29.PORTADATAIN
data_a[2] => ram_block1a32.PORTADATAIN
data_a[2] => ram_block1a35.PORTADATAIN
data_a[2] => ram_block1a38.PORTADATAIN
data_a[2] => ram_block1a41.PORTADATAIN
data_a[2] => ram_block1a44.PORTADATAIN
data_a[2] => ram_block1a47.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a3.PORTBDATAIN
data_b[0] => ram_block1a6.PORTBDATAIN
data_b[0] => ram_block1a9.PORTBDATAIN
data_b[0] => ram_block1a12.PORTBDATAIN
data_b[0] => ram_block1a15.PORTBDATAIN
data_b[0] => ram_block1a18.PORTBDATAIN
data_b[0] => ram_block1a21.PORTBDATAIN
data_b[0] => ram_block1a24.PORTBDATAIN
data_b[0] => ram_block1a27.PORTBDATAIN
data_b[0] => ram_block1a30.PORTBDATAIN
data_b[0] => ram_block1a33.PORTBDATAIN
data_b[0] => ram_block1a36.PORTBDATAIN
data_b[0] => ram_block1a39.PORTBDATAIN
data_b[0] => ram_block1a42.PORTBDATAIN
data_b[0] => ram_block1a45.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a4.PORTBDATAIN
data_b[1] => ram_block1a7.PORTBDATAIN
data_b[1] => ram_block1a10.PORTBDATAIN
data_b[1] => ram_block1a13.PORTBDATAIN
data_b[1] => ram_block1a16.PORTBDATAIN
data_b[1] => ram_block1a19.PORTBDATAIN
data_b[1] => ram_block1a22.PORTBDATAIN
data_b[1] => ram_block1a25.PORTBDATAIN
data_b[1] => ram_block1a28.PORTBDATAIN
data_b[1] => ram_block1a31.PORTBDATAIN
data_b[1] => ram_block1a34.PORTBDATAIN
data_b[1] => ram_block1a37.PORTBDATAIN
data_b[1] => ram_block1a40.PORTBDATAIN
data_b[1] => ram_block1a43.PORTBDATAIN
data_b[1] => ram_block1a46.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a5.PORTBDATAIN
data_b[2] => ram_block1a8.PORTBDATAIN
data_b[2] => ram_block1a11.PORTBDATAIN
data_b[2] => ram_block1a14.PORTBDATAIN
data_b[2] => ram_block1a17.PORTBDATAIN
data_b[2] => ram_block1a20.PORTBDATAIN
data_b[2] => ram_block1a23.PORTBDATAIN
data_b[2] => ram_block1a26.PORTBDATAIN
data_b[2] => ram_block1a29.PORTBDATAIN
data_b[2] => ram_block1a32.PORTBDATAIN
data_b[2] => ram_block1a35.PORTBDATAIN
data_b[2] => ram_block1a38.PORTBDATAIN
data_b[2] => ram_block1a41.PORTBDATAIN
data_b[2] => ram_block1a44.PORTBDATAIN
data_b[2] => ram_block1a47.PORTBDATAIN
q_a[0] <= mux_8hb:mux4.result[0]
q_a[1] <= mux_8hb:mux4.result[1]
q_a[2] <= mux_8hb:mux4.result[2]
q_b[0] <= mux_8hb:mux5.result[0]
q_b[1] <= mux_8hb:mux5.result[1]
q_b[2] <= mux_8hb:mux5.result[2]
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
rden_a => ram_block1a32.PORTARE
rden_a => ram_block1a33.PORTARE
rden_a => ram_block1a34.PORTARE
rden_a => ram_block1a35.PORTARE
rden_a => ram_block1a36.PORTARE
rden_a => ram_block1a37.PORTARE
rden_a => ram_block1a38.PORTARE
rden_a => ram_block1a39.PORTARE
rden_a => ram_block1a40.PORTARE
rden_a => ram_block1a41.PORTARE
rden_a => ram_block1a42.PORTARE
rden_a => ram_block1a43.PORTARE
rden_a => ram_block1a44.PORTARE
rden_a => ram_block1a45.PORTARE
rden_a => ram_block1a46.PORTARE
rden_a => ram_block1a47.PORTARE
rden_a => address_reg_a[3].ENA
rden_a => address_reg_a[2].ENA
rden_a => address_reg_a[1].ENA
rden_a => address_reg_a[0].ENA
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => ram_block1a32.PORTBRE
rden_b => ram_block1a33.PORTBRE
rden_b => ram_block1a34.PORTBRE
rden_b => ram_block1a35.PORTBRE
rden_b => ram_block1a36.PORTBRE
rden_b => ram_block1a37.PORTBRE
rden_b => ram_block1a38.PORTBRE
rden_b => ram_block1a39.PORTBRE
rden_b => ram_block1a40.PORTBRE
rden_b => ram_block1a41.PORTBRE
rden_b => ram_block1a42.PORTBRE
rden_b => ram_block1a43.PORTBRE
rden_b => ram_block1a44.PORTBRE
rden_b => ram_block1a45.PORTBRE
rden_b => ram_block1a46.PORTBRE
rden_b => ram_block1a47.PORTBRE
rden_b => address_reg_b[3].ENA
rden_b => address_reg_b[2].ENA
rden_b => address_reg_b[1].ENA
rden_b => address_reg_b[0].ENA
wren_a => decode_tma:decode2.enable
wren_b => decode_tma:decode3.enable


|ball|disp_dpram:u_disp_dpram_0|altsyncram:altsyncram_component|altsyncram_0mn2:auto_generated|decode_tma:decode2
data[0] => w_anode668w[1].IN0
data[0] => w_anode685w[1].IN1
data[0] => w_anode695w[1].IN0
data[0] => w_anode705w[1].IN1
data[0] => w_anode715w[1].IN0
data[0] => w_anode725w[1].IN1
data[0] => w_anode735w[1].IN0
data[0] => w_anode745w[1].IN1
data[0] => w_anode764w[1].IN0
data[0] => w_anode775w[1].IN1
data[0] => w_anode785w[1].IN0
data[0] => w_anode795w[1].IN1
data[0] => w_anode805w[1].IN0
data[0] => w_anode815w[1].IN1
data[0] => w_anode825w[1].IN0
data[0] => w_anode835w[1].IN1
data[1] => w_anode668w[2].IN0
data[1] => w_anode685w[2].IN0
data[1] => w_anode695w[2].IN1
data[1] => w_anode705w[2].IN1
data[1] => w_anode715w[2].IN0
data[1] => w_anode725w[2].IN0
data[1] => w_anode735w[2].IN1
data[1] => w_anode745w[2].IN1
data[1] => w_anode764w[2].IN0
data[1] => w_anode775w[2].IN0
data[1] => w_anode785w[2].IN1
data[1] => w_anode795w[2].IN1
data[1] => w_anode805w[2].IN0
data[1] => w_anode815w[2].IN0
data[1] => w_anode825w[2].IN1
data[1] => w_anode835w[2].IN1
data[2] => w_anode668w[3].IN0
data[2] => w_anode685w[3].IN0
data[2] => w_anode695w[3].IN0
data[2] => w_anode705w[3].IN0
data[2] => w_anode715w[3].IN1
data[2] => w_anode725w[3].IN1
data[2] => w_anode735w[3].IN1
data[2] => w_anode745w[3].IN1
data[2] => w_anode764w[3].IN0
data[2] => w_anode775w[3].IN0
data[2] => w_anode785w[3].IN0
data[2] => w_anode795w[3].IN0
data[2] => w_anode805w[3].IN1
data[2] => w_anode815w[3].IN1
data[2] => w_anode825w[3].IN1
data[2] => w_anode835w[3].IN1
data[3] => w_anode659w[1].IN0
data[3] => w_anode757w[1].IN1
enable => w_anode659w[1].IN0
enable => w_anode757w[1].IN0
eq[0] <= w_anode668w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode685w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode695w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode715w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode725w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode735w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode745w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode764w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode775w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode785w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode795w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode805w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode815w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode825w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode835w[3].DB_MAX_OUTPUT_PORT_TYPE


|ball|disp_dpram:u_disp_dpram_0|altsyncram:altsyncram_component|altsyncram_0mn2:auto_generated|decode_tma:decode3
data[0] => w_anode668w[1].IN0
data[0] => w_anode685w[1].IN1
data[0] => w_anode695w[1].IN0
data[0] => w_anode705w[1].IN1
data[0] => w_anode715w[1].IN0
data[0] => w_anode725w[1].IN1
data[0] => w_anode735w[1].IN0
data[0] => w_anode745w[1].IN1
data[0] => w_anode764w[1].IN0
data[0] => w_anode775w[1].IN1
data[0] => w_anode785w[1].IN0
data[0] => w_anode795w[1].IN1
data[0] => w_anode805w[1].IN0
data[0] => w_anode815w[1].IN1
data[0] => w_anode825w[1].IN0
data[0] => w_anode835w[1].IN1
data[1] => w_anode668w[2].IN0
data[1] => w_anode685w[2].IN0
data[1] => w_anode695w[2].IN1
data[1] => w_anode705w[2].IN1
data[1] => w_anode715w[2].IN0
data[1] => w_anode725w[2].IN0
data[1] => w_anode735w[2].IN1
data[1] => w_anode745w[2].IN1
data[1] => w_anode764w[2].IN0
data[1] => w_anode775w[2].IN0
data[1] => w_anode785w[2].IN1
data[1] => w_anode795w[2].IN1
data[1] => w_anode805w[2].IN0
data[1] => w_anode815w[2].IN0
data[1] => w_anode825w[2].IN1
data[1] => w_anode835w[2].IN1
data[2] => w_anode668w[3].IN0
data[2] => w_anode685w[3].IN0
data[2] => w_anode695w[3].IN0
data[2] => w_anode705w[3].IN0
data[2] => w_anode715w[3].IN1
data[2] => w_anode725w[3].IN1
data[2] => w_anode735w[3].IN1
data[2] => w_anode745w[3].IN1
data[2] => w_anode764w[3].IN0
data[2] => w_anode775w[3].IN0
data[2] => w_anode785w[3].IN0
data[2] => w_anode795w[3].IN0
data[2] => w_anode805w[3].IN1
data[2] => w_anode815w[3].IN1
data[2] => w_anode825w[3].IN1
data[2] => w_anode835w[3].IN1
data[3] => w_anode659w[1].IN0
data[3] => w_anode757w[1].IN1
enable => w_anode659w[1].IN0
enable => w_anode757w[1].IN0
eq[0] <= w_anode668w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode685w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode695w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode715w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode725w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode735w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode745w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode764w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode775w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode785w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode795w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode805w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode815w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode825w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode835w[3].DB_MAX_OUTPUT_PORT_TYPE


|ball|disp_dpram:u_disp_dpram_0|altsyncram:altsyncram_component|altsyncram_0mn2:auto_generated|mux_8hb:mux4
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
data[12] => l1_w0_n2_mux_dataout.IN1
data[13] => l1_w1_n2_mux_dataout.IN1
data[14] => l1_w2_n2_mux_dataout.IN1
data[15] => l1_w0_n2_mux_dataout.IN1
data[16] => l1_w1_n2_mux_dataout.IN1
data[17] => l1_w2_n2_mux_dataout.IN1
data[18] => l1_w0_n3_mux_dataout.IN1
data[19] => l1_w1_n3_mux_dataout.IN1
data[20] => l1_w2_n3_mux_dataout.IN1
data[21] => l1_w0_n3_mux_dataout.IN1
data[22] => l1_w1_n3_mux_dataout.IN1
data[23] => l1_w2_n3_mux_dataout.IN1
data[24] => l1_w0_n4_mux_dataout.IN1
data[25] => l1_w1_n4_mux_dataout.IN1
data[26] => l1_w2_n4_mux_dataout.IN1
data[27] => l1_w0_n4_mux_dataout.IN1
data[28] => l1_w1_n4_mux_dataout.IN1
data[29] => l1_w2_n4_mux_dataout.IN1
data[30] => l1_w0_n5_mux_dataout.IN1
data[31] => l1_w1_n5_mux_dataout.IN1
data[32] => l1_w2_n5_mux_dataout.IN1
data[33] => l1_w0_n5_mux_dataout.IN1
data[34] => l1_w1_n5_mux_dataout.IN1
data[35] => l1_w2_n5_mux_dataout.IN1
data[36] => l1_w0_n6_mux_dataout.IN1
data[37] => l1_w1_n6_mux_dataout.IN1
data[38] => l1_w2_n6_mux_dataout.IN1
data[39] => l1_w0_n6_mux_dataout.IN1
data[40] => l1_w1_n6_mux_dataout.IN1
data[41] => l1_w2_n6_mux_dataout.IN1
data[42] => l1_w0_n7_mux_dataout.IN1
data[43] => l1_w1_n7_mux_dataout.IN1
data[44] => l1_w2_n7_mux_dataout.IN1
data[45] => l1_w0_n7_mux_dataout.IN1
data[46] => l1_w1_n7_mux_dataout.IN1
data[47] => l1_w2_n7_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0


|ball|disp_dpram:u_disp_dpram_0|altsyncram:altsyncram_component|altsyncram_0mn2:auto_generated|mux_8hb:mux5
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
data[12] => l1_w0_n2_mux_dataout.IN1
data[13] => l1_w1_n2_mux_dataout.IN1
data[14] => l1_w2_n2_mux_dataout.IN1
data[15] => l1_w0_n2_mux_dataout.IN1
data[16] => l1_w1_n2_mux_dataout.IN1
data[17] => l1_w2_n2_mux_dataout.IN1
data[18] => l1_w0_n3_mux_dataout.IN1
data[19] => l1_w1_n3_mux_dataout.IN1
data[20] => l1_w2_n3_mux_dataout.IN1
data[21] => l1_w0_n3_mux_dataout.IN1
data[22] => l1_w1_n3_mux_dataout.IN1
data[23] => l1_w2_n3_mux_dataout.IN1
data[24] => l1_w0_n4_mux_dataout.IN1
data[25] => l1_w1_n4_mux_dataout.IN1
data[26] => l1_w2_n4_mux_dataout.IN1
data[27] => l1_w0_n4_mux_dataout.IN1
data[28] => l1_w1_n4_mux_dataout.IN1
data[29] => l1_w2_n4_mux_dataout.IN1
data[30] => l1_w0_n5_mux_dataout.IN1
data[31] => l1_w1_n5_mux_dataout.IN1
data[32] => l1_w2_n5_mux_dataout.IN1
data[33] => l1_w0_n5_mux_dataout.IN1
data[34] => l1_w1_n5_mux_dataout.IN1
data[35] => l1_w2_n5_mux_dataout.IN1
data[36] => l1_w0_n6_mux_dataout.IN1
data[37] => l1_w1_n6_mux_dataout.IN1
data[38] => l1_w2_n6_mux_dataout.IN1
data[39] => l1_w0_n6_mux_dataout.IN1
data[40] => l1_w1_n6_mux_dataout.IN1
data[41] => l1_w2_n6_mux_dataout.IN1
data[42] => l1_w0_n7_mux_dataout.IN1
data[43] => l1_w1_n7_mux_dataout.IN1
data[44] => l1_w2_n7_mux_dataout.IN1
data[45] => l1_w0_n7_mux_dataout.IN1
data[46] => l1_w1_n7_mux_dataout.IN1
data[47] => l1_w2_n7_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0


|ball|ram2lcd:u_ram2lcd_0
clk50M => yAddr_r0[0].CLK
clk50M => yAddr_r0[1].CLK
clk50M => yAddr_r0[2].CLK
clk50M => yAddr_r0[3].CLK
clk50M => yAddr_r0[4].CLK
clk50M => yAddr_r0[5].CLK
clk50M => yAddr_r0[6].CLK
clk50M => yAddr_r0[7].CLK
clk50M => yAddr_r0[8].CLK
clk50M => xAddr_r0[0].CLK
clk50M => xAddr_r0[1].CLK
clk50M => xAddr_r0[2].CLK
clk50M => xAddr_r0[3].CLK
clk50M => xAddr_r0[4].CLK
clk50M => xAddr_r0[5].CLK
clk50M => xAddr_r0[6].CLK
clk50M => xAddr_r0[7].CLK
clk50M => yAddr_r[0].CLK
clk50M => yAddr_r[1].CLK
clk50M => yAddr_r[2].CLK
clk50M => yAddr_r[3].CLK
clk50M => yAddr_r[4].CLK
clk50M => yAddr_r[5].CLK
clk50M => yAddr_r[6].CLK
clk50M => yAddr_r[7].CLK
clk50M => yAddr_r[8].CLK
clk50M => xAddr_r[0].CLK
clk50M => xAddr_r[1].CLK
clk50M => xAddr_r[2].CLK
clk50M => xAddr_r[3].CLK
clk50M => xAddr_r[4].CLK
clk50M => xAddr_r[5].CLK
clk50M => xAddr_r[6].CLK
clk50M => xAddr_r[7].CLK
clk50M => ram_rdaddr_r[0].CLK
clk50M => ram_rdaddr_r[1].CLK
clk50M => ram_rdaddr_r[2].CLK
clk50M => ram_rdaddr_r[3].CLK
clk50M => ram_rdaddr_r[4].CLK
clk50M => ram_rdaddr_r[5].CLK
clk50M => ram_rdaddr_r[6].CLK
clk50M => ram_rdaddr_r[7].CLK
clk50M => ram_rdaddr_r[8].CLK
clk50M => ram_rdaddr_r[9].CLK
clk50M => ram_rdaddr_r[10].CLK
clk50M => ram_rdaddr_r[11].CLK
clk50M => ram_rdaddr_r[12].CLK
clk50M => ram_rdaddr_r[13].CLK
clk50M => ram_rdaddr_r[14].CLK
clk50M => ram_rdaddr_r[15].CLK
clk50M => ram_rdaddr_r[16].CLK
clk50M => y_cnt[0].CLK
clk50M => y_cnt[1].CLK
clk50M => y_cnt[2].CLK
clk50M => y_cnt[3].CLK
clk50M => y_cnt[4].CLK
clk50M => y_cnt[5].CLK
clk50M => y_cnt[6].CLK
clk50M => y_cnt[7].CLK
clk50M => y_cnt[8].CLK
clk50M => x_cnt[0].CLK
clk50M => x_cnt[1].CLK
clk50M => x_cnt[2].CLK
clk50M => x_cnt[3].CLK
clk50M => x_cnt[4].CLK
clk50M => x_cnt[5].CLK
clk50M => x_cnt[6].CLK
clk50M => x_cnt[7].CLK
rst_n => yAddr_r0[0].ACLR
rst_n => yAddr_r0[1].ACLR
rst_n => yAddr_r0[2].ACLR
rst_n => yAddr_r0[3].ACLR
rst_n => yAddr_r0[4].ACLR
rst_n => yAddr_r0[5].ACLR
rst_n => yAddr_r0[6].ACLR
rst_n => yAddr_r0[7].ACLR
rst_n => yAddr_r0[8].ACLR
rst_n => xAddr_r0[0].ACLR
rst_n => xAddr_r0[1].ACLR
rst_n => xAddr_r0[2].ACLR
rst_n => xAddr_r0[3].ACLR
rst_n => xAddr_r0[4].ACLR
rst_n => xAddr_r0[5].ACLR
rst_n => xAddr_r0[6].ACLR
rst_n => xAddr_r0[7].ACLR
rst_n => yAddr_r[0].ACLR
rst_n => yAddr_r[1].ACLR
rst_n => yAddr_r[2].ACLR
rst_n => yAddr_r[3].ACLR
rst_n => yAddr_r[4].ACLR
rst_n => yAddr_r[5].ACLR
rst_n => yAddr_r[6].ACLR
rst_n => yAddr_r[7].ACLR
rst_n => yAddr_r[8].ACLR
rst_n => xAddr_r[0].ACLR
rst_n => xAddr_r[1].ACLR
rst_n => xAddr_r[2].ACLR
rst_n => xAddr_r[3].ACLR
rst_n => xAddr_r[4].ACLR
rst_n => xAddr_r[5].ACLR
rst_n => xAddr_r[6].ACLR
rst_n => xAddr_r[7].ACLR
rst_n => ram_rdaddr_r[0].ACLR
rst_n => ram_rdaddr_r[1].ACLR
rst_n => ram_rdaddr_r[2].ACLR
rst_n => ram_rdaddr_r[3].ACLR
rst_n => ram_rdaddr_r[4].ACLR
rst_n => ram_rdaddr_r[5].ACLR
rst_n => ram_rdaddr_r[6].ACLR
rst_n => ram_rdaddr_r[7].ACLR
rst_n => ram_rdaddr_r[8].ACLR
rst_n => ram_rdaddr_r[9].ACLR
rst_n => ram_rdaddr_r[10].ACLR
rst_n => ram_rdaddr_r[11].ACLR
rst_n => ram_rdaddr_r[12].ACLR
rst_n => ram_rdaddr_r[13].ACLR
rst_n => ram_rdaddr_r[14].ACLR
rst_n => ram_rdaddr_r[15].ACLR
rst_n => ram_rdaddr_r[16].ACLR
rst_n => y_cnt[0].ACLR
rst_n => y_cnt[1].ACLR
rst_n => y_cnt[2].ACLR
rst_n => y_cnt[3].ACLR
rst_n => y_cnt[4].ACLR
rst_n => y_cnt[5].ACLR
rst_n => y_cnt[6].ACLR
rst_n => y_cnt[7].ACLR
rst_n => y_cnt[8].ACLR
rst_n => x_cnt[0].ACLR
rst_n => x_cnt[1].ACLR
rst_n => x_cnt[2].ACLR
rst_n => x_cnt[3].ACLR
rst_n => x_cnt[4].ACLR
rst_n => x_cnt[5].ACLR
rst_n => x_cnt[6].ACLR
rst_n => x_cnt[7].ACLR
pixelReady => x_cnt[7].ENA
pixelReady => x_cnt[6].ENA
pixelReady => x_cnt[5].ENA
pixelReady => x_cnt[4].ENA
pixelReady => x_cnt[3].ENA
pixelReady => x_cnt[2].ENA
pixelReady => x_cnt[1].ENA
pixelReady => x_cnt[0].ENA
pixelReady => y_cnt[8].ENA
pixelReady => y_cnt[7].ENA
pixelReady => y_cnt[6].ENA
pixelReady => y_cnt[5].ENA
pixelReady => y_cnt[4].ENA
pixelReady => y_cnt[3].ENA
pixelReady => y_cnt[2].ENA
pixelReady => y_cnt[1].ENA
pixelReady => y_cnt[0].ENA
ram_rdaddr[0] <= ram_rdaddr_r[0].DB_MAX_OUTPUT_PORT_TYPE
ram_rdaddr[1] <= ram_rdaddr_r[1].DB_MAX_OUTPUT_PORT_TYPE
ram_rdaddr[2] <= ram_rdaddr_r[2].DB_MAX_OUTPUT_PORT_TYPE
ram_rdaddr[3] <= ram_rdaddr_r[3].DB_MAX_OUTPUT_PORT_TYPE
ram_rdaddr[4] <= ram_rdaddr_r[4].DB_MAX_OUTPUT_PORT_TYPE
ram_rdaddr[5] <= ram_rdaddr_r[5].DB_MAX_OUTPUT_PORT_TYPE
ram_rdaddr[6] <= ram_rdaddr_r[6].DB_MAX_OUTPUT_PORT_TYPE
ram_rdaddr[7] <= ram_rdaddr_r[7].DB_MAX_OUTPUT_PORT_TYPE
ram_rdaddr[8] <= ram_rdaddr_r[8].DB_MAX_OUTPUT_PORT_TYPE
ram_rdaddr[9] <= ram_rdaddr_r[9].DB_MAX_OUTPUT_PORT_TYPE
ram_rdaddr[10] <= ram_rdaddr_r[10].DB_MAX_OUTPUT_PORT_TYPE
ram_rdaddr[11] <= ram_rdaddr_r[11].DB_MAX_OUTPUT_PORT_TYPE
ram_rdaddr[12] <= ram_rdaddr_r[12].DB_MAX_OUTPUT_PORT_TYPE
ram_rdaddr[13] <= ram_rdaddr_r[13].DB_MAX_OUTPUT_PORT_TYPE
ram_rdaddr[14] <= ram_rdaddr_r[14].DB_MAX_OUTPUT_PORT_TYPE
ram_rdaddr[15] <= ram_rdaddr_r[15].DB_MAX_OUTPUT_PORT_TYPE
ram_rdaddr[16] <= ram_rdaddr_r[16].DB_MAX_OUTPUT_PORT_TYPE
xAddr[0] <= xAddr_r[0].DB_MAX_OUTPUT_PORT_TYPE
xAddr[1] <= xAddr_r[1].DB_MAX_OUTPUT_PORT_TYPE
xAddr[2] <= xAddr_r[2].DB_MAX_OUTPUT_PORT_TYPE
xAddr[3] <= xAddr_r[3].DB_MAX_OUTPUT_PORT_TYPE
xAddr[4] <= xAddr_r[4].DB_MAX_OUTPUT_PORT_TYPE
xAddr[5] <= xAddr_r[5].DB_MAX_OUTPUT_PORT_TYPE
xAddr[6] <= xAddr_r[6].DB_MAX_OUTPUT_PORT_TYPE
xAddr[7] <= xAddr_r[7].DB_MAX_OUTPUT_PORT_TYPE
yAddr[0] <= yAddr_r[0].DB_MAX_OUTPUT_PORT_TYPE
yAddr[1] <= yAddr_r[1].DB_MAX_OUTPUT_PORT_TYPE
yAddr[2] <= yAddr_r[2].DB_MAX_OUTPUT_PORT_TYPE
yAddr[3] <= yAddr_r[3].DB_MAX_OUTPUT_PORT_TYPE
yAddr[4] <= yAddr_r[4].DB_MAX_OUTPUT_PORT_TYPE
yAddr[5] <= yAddr_r[5].DB_MAX_OUTPUT_PORT_TYPE
yAddr[6] <= yAddr_r[6].DB_MAX_OUTPUT_PORT_TYPE
yAddr[7] <= yAddr_r[7].DB_MAX_OUTPUT_PORT_TYPE
yAddr[8] <= yAddr_r[8].DB_MAX_OUTPUT_PORT_TYPE


|ball|LT24Display:Display
clock => clock.IN3
globalReset => globalReset.IN1
resetApp <= resetApp.DB_MAX_OUTPUT_PORT_TYPE
xAddr[0] => xAddrTemp.DATAB
xAddr[1] => xAddrTemp.DATAB
xAddr[2] => xAddrTemp.DATAB
xAddr[3] => xAddrTemp.DATAB
xAddr[4] => xAddrTemp.DATAB
xAddr[5] => xAddrTemp.DATAB
xAddr[6] => xAddrTemp.DATAB
xAddr[7] => xAddrTemp.DATAB
yAddr[0] => yAddrTemp.DATAB
yAddr[1] => yAddrTemp.DATAB
yAddr[2] => yAddrTemp.DATAB
yAddr[3] => yAddrTemp.DATAB
yAddr[4] => yAddrTemp.DATAB
yAddr[5] => yAddrTemp.DATAB
yAddr[6] => yAddrTemp.DATAB
yAddr[7] => yAddrTemp.DATAB
yAddr[8] => yAddrTemp.DATAB
pixelData[0] => displayData.DATAB
pixelData[0] => pixelDataTemp.DATAB
pixelData[1] => displayData.DATAB
pixelData[1] => pixelDataTemp.DATAB
pixelData[2] => displayData.DATAB
pixelData[2] => pixelDataTemp.DATAB
pixelData[3] => displayData.DATAB
pixelData[3] => pixelDataTemp.DATAB
pixelData[4] => displayData.DATAB
pixelData[4] => pixelDataTemp.DATAB
pixelData[5] => displayData.DATAB
pixelData[5] => pixelDataTemp.DATAB
pixelData[6] => displayData.DATAB
pixelData[6] => pixelDataTemp.DATAB
pixelData[7] => displayData.DATAB
pixelData[7] => pixelDataTemp.DATAB
pixelData[8] => displayData.DATAB
pixelData[8] => pixelDataTemp.DATAB
pixelData[9] => displayData.DATAB
pixelData[9] => pixelDataTemp.DATAB
pixelData[10] => displayData.DATAB
pixelData[10] => pixelDataTemp.DATAB
pixelData[11] => displayData.DATAB
pixelData[11] => pixelDataTemp.DATAB
pixelData[12] => displayData.DATAB
pixelData[12] => pixelDataTemp.DATAB
pixelData[13] => displayData.DATAB
pixelData[13] => pixelDataTemp.DATAB
pixelData[14] => displayData.DATAB
pixelData[14] => pixelDataTemp.DATAB
pixelData[15] => displayData.DATAB
pixelData[15] => pixelDataTemp.DATAB
pixelWrite => always0.IN1
pixelReady <= pixelReady~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => displayRegSelect.DATAB
cmdData[0] => displayData.DATAB
cmdData[0] => displayData.DATAB
cmdData[1] => displayData.DATAB
cmdData[1] => displayData.DATAB
cmdData[2] => displayData.DATAB
cmdData[2] => displayData.DATAB
cmdData[3] => displayData.DATAB
cmdData[3] => displayData.DATAB
cmdData[4] => displayData.DATAB
cmdData[4] => displayData.DATAB
cmdData[5] => displayData.DATAB
cmdData[5] => displayData.DATAB
cmdData[6] => displayData.DATAB
cmdData[6] => displayData.DATAB
cmdData[7] => displayData.DATAB
cmdData[7] => displayData.DATAB
cmdWrite => always0.IN1
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdReady <= cmdReady~reg0.DB_MAX_OUTPUT_PORT_TYPE
LT24Wr_n <= LT24DisplayInterface:LT24Interface.LT24Wr_n
LT24Rd_n <= LT24DisplayInterface:LT24Interface.LT24Rd_n
LT24CS_n <= LT24DisplayInterface:LT24Interface.LT24CS_n
LT24RS <= LT24DisplayInterface:LT24Interface.LT24RS
LT24Reset_n <= LT24DisplayInterface:LT24Interface.LT24Reset_n
LT24Data[0] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[1] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[2] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[3] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[4] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[5] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[6] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[7] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[8] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[9] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[10] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[11] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[12] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[13] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[14] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[15] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24LCDOn <= <VCC>


|ball|LT24Display:Display|ResetSynchroniser:resetGen
clock => resetSync[0].CLK
clock => resetSync[1].CLK
clock => resetSync[2].CLK
clock => resetSync[3].CLK
resetIn => resetSync[0].PRESET
resetIn => resetSync[1].PRESET
resetIn => resetSync[2].PRESET
resetIn => resetSync[3].PRESET
resetOut <= resetSync[3].DB_MAX_OUTPUT_PORT_TYPE


|ball|LT24Display:Display|LT24InitialData:initDataRom
clock => initData[0]~reg0.CLK
clock => initData[1]~reg0.CLK
clock => initData[2]~reg0.CLK
clock => initData[3]~reg0.CLK
clock => initData[4]~reg0.CLK
clock => initData[5]~reg0.CLK
clock => initData[6]~reg0.CLK
clock => initData[7]~reg0.CLK
clock => initData[8]~reg0.CLK
addr[0] => ROM.RADDR
addr[1] => ROM.RADDR1
addr[2] => ROM.RADDR2
addr[3] => ROM.RADDR3
addr[4] => ROM.RADDR4
addr[5] => ROM.RADDR5
addr[6] => ROM.RADDR6
initData[0] <= initData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
initData[1] <= initData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
initData[2] <= initData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
initData[3] <= initData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
initData[4] <= initData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
initData[5] <= initData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
initData[6] <= initData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
initData[7] <= initData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
initData[8] <= initData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxAddr[0] <= <GND>
maxAddr[1] <= <VCC>
maxAddr[2] <= <VCC>
maxAddr[3] <= <GND>
maxAddr[4] <= <GND>
maxAddr[5] <= <VCC>
maxAddr[6] <= <VCC>


|ball|LT24Display:Display|LT24DisplayInterface:LT24Interface
clock => writeDly.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => counter[8].ACLR
reset => counter[9].ACLR
reset => counter[10].ACLR
reset => counter[11].ACLR
reset => counter[12].ACLR
reset => counter[13].ACLR
reset => counter[14].ACLR
reset => counter[15].ACLR
reset => counter[16].ACLR
reset => counter[17].ACLR
reset => counter[18].ACLR
reset => counter[19].ACLR
reset => counter[20].ACLR
reset => counter[21].ACLR
reset => counter[22].ACLR
reset => LT24Reset_n.DATAIN
regSelect => LT24RS.DATAIN
data[0] => LT24Data[0].DATAIN
data[1] => LT24Data[1].DATAIN
data[2] => LT24Data[2].DATAIN
data[3] => LT24Data[3].DATAIN
data[4] => LT24Data[4].DATAIN
data[5] => LT24Data[5].DATAIN
data[6] => LT24Data[6].DATAIN
data[7] => LT24Data[7].DATAIN
data[8] => LT24Data[8].DATAIN
data[9] => LT24Data[9].DATAIN
data[10] => LT24Data[10].DATAIN
data[11] => LT24Data[11].DATAIN
data[12] => LT24Data[12].DATAIN
data[13] => LT24Data[13].DATAIN
data[14] => LT24Data[14].DATAIN
data[15] => LT24Data[15].DATAIN
write => ready.IN1
ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
LT24Wr_n <= writeDly.DB_MAX_OUTPUT_PORT_TYPE
LT24Rd_n <= <VCC>
LT24CS_n <= <GND>
LT24RS <= regSelect.DB_MAX_OUTPUT_PORT_TYPE
LT24Reset_n <= reset.DB_MAX_OUTPUT_PORT_TYPE
LT24Data[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


