
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2853.375 ; gain = 2.016 ; free physical = 19596 ; free virtual = 329459
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1" "*.svh"]] 
# }
# synth_design -top io_reg_tc1 \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top io_reg_tc1 -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17468
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2853.523 ; gain = 0.000 ; free physical = 3026 ; free virtual = 298897
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'io_reg_tc1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/io_reg_tc1.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_512x1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/mux.v:2]
INFO: [Synth 8-6157] synthesizing module 'mux_256x1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/mux.v:16]
INFO: [Synth 8-6157] synthesizing module 'mux_128x1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/mux.v:30]
INFO: [Synth 8-6157] synthesizing module 'mux_64x1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/mux.v:44]
INFO: [Synth 8-6157] synthesizing module 'mux_32x1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/mux.v:58]
INFO: [Synth 8-6157] synthesizing module 'mux_16x1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/mux.v:72]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/mux.v:86]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/mux.v:100]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/mux.v:114]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1_reg' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/mux.v:114]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/mux.v:132]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/mux.v:132]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/mux.v:100]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/mux.v:86]
INFO: [Synth 8-6155] done synthesizing module 'mux_16x1' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/mux.v:72]
INFO: [Synth 8-6155] done synthesizing module 'mux_32x1' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/mux.v:58]
INFO: [Synth 8-6155] done synthesizing module 'mux_64x1' (7#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/mux.v:44]
INFO: [Synth 8-6155] done synthesizing module 'mux_128x1' (8#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/mux.v:30]
INFO: [Synth 8-6155] done synthesizing module 'mux_256x1' (9#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/mux.v:16]
INFO: [Synth 8-6155] done synthesizing module 'mux_512x1' (10#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/mux.v:2]
INFO: [Synth 8-6157] synthesizing module 'demux_1x512' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/demux.v:2]
INFO: [Synth 8-6157] synthesizing module 'demux_1x2' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/demux.v:116]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x2' (11#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/demux.v:116]
INFO: [Synth 8-6157] synthesizing module 'demux_1x256' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/demux.v:16]
INFO: [Synth 8-6157] synthesizing module 'demux_1x128' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/demux.v:30]
INFO: [Synth 8-6157] synthesizing module 'demux_1x64' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/demux.v:44]
INFO: [Synth 8-6157] synthesizing module 'demux_1x32' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/demux.v:58]
INFO: [Synth 8-6157] synthesizing module 'demux_1x16' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/demux.v:73]
INFO: [Synth 8-6157] synthesizing module 'demux_1x8' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/demux.v:87]
INFO: [Synth 8-6157] synthesizing module 'demux_1x4' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/demux.v:101]
INFO: [Synth 8-6157] synthesizing module 'demux_1x2_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/demux.v:125]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x2_reg' (12#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/demux.v:125]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x4' (13#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/demux.v:101]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x8' (14#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/demux.v:87]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x16' (15#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/demux.v:73]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x32' (16#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/demux.v:58]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x64' (17#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/demux.v:44]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x128' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/demux.v:30]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x256' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/demux.v:16]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x512' (20#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/demux.v:2]
INFO: [Synth 8-6155] done synthesizing module 'io_reg_tc1' (21#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/io_reg_tc1.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2853.523 ; gain = 0.000 ; free physical = 15723 ; free virtual = 311648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2853.523 ; gain = 0.000 ; free physical = 19921 ; free virtual = 315831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 19921 ; free virtual = 315837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 19762 ; free virtual = 315685
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 256   
	                1 Bit    Registers := 512   
+---Muxes : 
	   2 Input    1 Bit        Muxes := 511   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 10547 ; free virtual = 307001
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 10559 ; free virtual = 307016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 11238 ; free virtual = 307701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 15965 ; free virtual = 312488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 15963 ; free virtual = 312485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 16043 ; free virtual = 312567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 16046 ; free virtual = 312570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 16063 ; free virtual = 312588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 16086 ; free virtual = 312611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     4|
|3     |LUT3 |    16|
|4     |LUT4 |     5|
|5     |LUT5 |    18|
|6     |LUT6 |   310|
|7     |FDRE |  1024|
|8     |IBUF |   531|
|9     |OBUF |   512|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------+-------------------+------+
|      |Instance               |Module             |Cells |
+------+-----------------------+-------------------+------+
|1     |top                    |                   |  2421|
|2     |  demux0               |demux_1x512        |   537|
|3     |    d512_1             |demux_1x256        |   274|
|4     |      d256_1           |demux_1x128_750    |   136|
|5     |        d128_1         |demux_1x64_878     |    72|
|6     |          d64_1        |demux_1x32_942     |    40|
|7     |            d32_1      |demux_1x16_974     |    24|
|8     |              d16_1    |demux_1x8_990      |    16|
|9     |                d8_1   |demux_1x4_998      |     8|
|10    |                  d4_1 |demux_1x2_reg_1002 |     4|
|11    |                  d4_2 |demux_1x2_reg_1003 |     4|
|12    |                d8_2   |demux_1x4_999      |     8|
|13    |                  d4_1 |demux_1x2_reg_1000 |     4|
|14    |                  d4_2 |demux_1x2_reg_1001 |     4|
|15    |              d16_2    |demux_1x8_991      |     8|
|16    |                d8_1   |demux_1x4_992      |     4|
|17    |                  d4_1 |demux_1x2_reg_996  |     2|
|18    |                  d4_2 |demux_1x2_reg_997  |     2|
|19    |                d8_2   |demux_1x4_993      |     4|
|20    |                  d4_1 |demux_1x2_reg_994  |     2|
|21    |                  d4_2 |demux_1x2_reg_995  |     2|
|22    |            d32_2      |demux_1x16_975     |    16|
|23    |              d16_1    |demux_1x8_976      |     8|
|24    |                d8_1   |demux_1x4_984      |     4|
|25    |                  d4_1 |demux_1x2_reg_988  |     2|
|26    |                  d4_2 |demux_1x2_reg_989  |     2|
|27    |                d8_2   |demux_1x4_985      |     4|
|28    |                  d4_1 |demux_1x2_reg_986  |     2|
|29    |                  d4_2 |demux_1x2_reg_987  |     2|
|30    |              d16_2    |demux_1x8_977      |     8|
|31    |                d8_1   |demux_1x4_978      |     4|
|32    |                  d4_1 |demux_1x2_reg_982  |     2|
|33    |                  d4_2 |demux_1x2_reg_983  |     2|
|34    |                d8_2   |demux_1x4_979      |     4|
|35    |                  d4_1 |demux_1x2_reg_980  |     2|
|36    |                  d4_2 |demux_1x2_reg_981  |     2|
|37    |          d64_2        |demux_1x32_943     |    32|
|38    |            d32_1      |demux_1x16_944     |    16|
|39    |              d16_1    |demux_1x8_960      |     8|
|40    |                d8_1   |demux_1x4_968      |     4|
|41    |                  d4_1 |demux_1x2_reg_972  |     2|
|42    |                  d4_2 |demux_1x2_reg_973  |     2|
|43    |                d8_2   |demux_1x4_969      |     4|
|44    |                  d4_1 |demux_1x2_reg_970  |     2|
|45    |                  d4_2 |demux_1x2_reg_971  |     2|
|46    |              d16_2    |demux_1x8_961      |     8|
|47    |                d8_1   |demux_1x4_962      |     4|
|48    |                  d4_1 |demux_1x2_reg_966  |     2|
|49    |                  d4_2 |demux_1x2_reg_967  |     2|
|50    |                d8_2   |demux_1x4_963      |     4|
|51    |                  d4_1 |demux_1x2_reg_964  |     2|
|52    |                  d4_2 |demux_1x2_reg_965  |     2|
|53    |            d32_2      |demux_1x16_945     |    16|
|54    |              d16_1    |demux_1x8_946      |     8|
|55    |                d8_1   |demux_1x4_954      |     4|
|56    |                  d4_1 |demux_1x2_reg_958  |     2|
|57    |                  d4_2 |demux_1x2_reg_959  |     2|
|58    |                d8_2   |demux_1x4_955      |     4|
|59    |                  d4_1 |demux_1x2_reg_956  |     2|
|60    |                  d4_2 |demux_1x2_reg_957  |     2|
|61    |              d16_2    |demux_1x8_947      |     8|
|62    |                d8_1   |demux_1x4_948      |     4|
|63    |                  d4_1 |demux_1x2_reg_952  |     2|
|64    |                  d4_2 |demux_1x2_reg_953  |     2|
|65    |                d8_2   |demux_1x4_949      |     4|
|66    |                  d4_1 |demux_1x2_reg_950  |     2|
|67    |                  d4_2 |demux_1x2_reg_951  |     2|
|68    |        d128_2         |demux_1x64_879     |    64|
|69    |          d64_1        |demux_1x32_880     |    32|
|70    |            d32_1      |demux_1x16_912     |    16|
|71    |              d16_1    |demux_1x8_928      |     8|
|72    |                d8_1   |demux_1x4_936      |     4|
|73    |                  d4_1 |demux_1x2_reg_940  |     2|
|74    |                  d4_2 |demux_1x2_reg_941  |     2|
|75    |                d8_2   |demux_1x4_937      |     4|
|76    |                  d4_1 |demux_1x2_reg_938  |     2|
|77    |                  d4_2 |demux_1x2_reg_939  |     2|
|78    |              d16_2    |demux_1x8_929      |     8|
|79    |                d8_1   |demux_1x4_930      |     4|
|80    |                  d4_1 |demux_1x2_reg_934  |     2|
|81    |                  d4_2 |demux_1x2_reg_935  |     2|
|82    |                d8_2   |demux_1x4_931      |     4|
|83    |                  d4_1 |demux_1x2_reg_932  |     2|
|84    |                  d4_2 |demux_1x2_reg_933  |     2|
|85    |            d32_2      |demux_1x16_913     |    16|
|86    |              d16_1    |demux_1x8_914      |     8|
|87    |                d8_1   |demux_1x4_922      |     4|
|88    |                  d4_1 |demux_1x2_reg_926  |     2|
|89    |                  d4_2 |demux_1x2_reg_927  |     2|
|90    |                d8_2   |demux_1x4_923      |     4|
|91    |                  d4_1 |demux_1x2_reg_924  |     2|
|92    |                  d4_2 |demux_1x2_reg_925  |     2|
|93    |              d16_2    |demux_1x8_915      |     8|
|94    |                d8_1   |demux_1x4_916      |     4|
|95    |                  d4_1 |demux_1x2_reg_920  |     2|
|96    |                  d4_2 |demux_1x2_reg_921  |     2|
|97    |                d8_2   |demux_1x4_917      |     4|
|98    |                  d4_1 |demux_1x2_reg_918  |     2|
|99    |                  d4_2 |demux_1x2_reg_919  |     2|
|100   |          d64_2        |demux_1x32_881     |    32|
|101   |            d32_1      |demux_1x16_882     |    16|
|102   |              d16_1    |demux_1x8_898      |     8|
|103   |                d8_1   |demux_1x4_906      |     4|
|104   |                  d4_1 |demux_1x2_reg_910  |     2|
|105   |                  d4_2 |demux_1x2_reg_911  |     2|
|106   |                d8_2   |demux_1x4_907      |     4|
|107   |                  d4_1 |demux_1x2_reg_908  |     2|
|108   |                  d4_2 |demux_1x2_reg_909  |     2|
|109   |              d16_2    |demux_1x8_899      |     8|
|110   |                d8_1   |demux_1x4_900      |     4|
|111   |                  d4_1 |demux_1x2_reg_904  |     2|
|112   |                  d4_2 |demux_1x2_reg_905  |     2|
|113   |                d8_2   |demux_1x4_901      |     4|
|114   |                  d4_1 |demux_1x2_reg_902  |     2|
|115   |                  d4_2 |demux_1x2_reg_903  |     2|
|116   |            d32_2      |demux_1x16_883     |    16|
|117   |              d16_1    |demux_1x8_884      |     8|
|118   |                d8_1   |demux_1x4_892      |     4|
|119   |                  d4_1 |demux_1x2_reg_896  |     2|
|120   |                  d4_2 |demux_1x2_reg_897  |     2|
|121   |                d8_2   |demux_1x4_893      |     4|
|122   |                  d4_1 |demux_1x2_reg_894  |     2|
|123   |                  d4_2 |demux_1x2_reg_895  |     2|
|124   |              d16_2    |demux_1x8_885      |     8|
|125   |                d8_1   |demux_1x4_886      |     4|
|126   |                  d4_1 |demux_1x2_reg_890  |     2|
|127   |                  d4_2 |demux_1x2_reg_891  |     2|
|128   |                d8_2   |demux_1x4_887      |     4|
|129   |                  d4_1 |demux_1x2_reg_888  |     2|
|130   |                  d4_2 |demux_1x2_reg_889  |     2|
|131   |      d256_2           |demux_1x128_751    |   138|
|132   |        d128_1         |demux_1x64_752     |    64|
|133   |          d64_1        |demux_1x32_816     |    32|
|134   |            d32_1      |demux_1x16_848     |    16|
|135   |              d16_1    |demux_1x8_864      |     8|
|136   |                d8_1   |demux_1x4_872      |     4|
|137   |                  d4_1 |demux_1x2_reg_876  |     2|
|138   |                  d4_2 |demux_1x2_reg_877  |     2|
|139   |                d8_2   |demux_1x4_873      |     4|
|140   |                  d4_1 |demux_1x2_reg_874  |     2|
|141   |                  d4_2 |demux_1x2_reg_875  |     2|
|142   |              d16_2    |demux_1x8_865      |     8|
|143   |                d8_1   |demux_1x4_866      |     4|
|144   |                  d4_1 |demux_1x2_reg_870  |     2|
|145   |                  d4_2 |demux_1x2_reg_871  |     2|
|146   |                d8_2   |demux_1x4_867      |     4|
|147   |                  d4_1 |demux_1x2_reg_868  |     2|
|148   |                  d4_2 |demux_1x2_reg_869  |     2|
|149   |            d32_2      |demux_1x16_849     |    16|
|150   |              d16_1    |demux_1x8_850      |     8|
|151   |                d8_1   |demux_1x4_858      |     4|
|152   |                  d4_1 |demux_1x2_reg_862  |     2|
|153   |                  d4_2 |demux_1x2_reg_863  |     2|
|154   |                d8_2   |demux_1x4_859      |     4|
|155   |                  d4_1 |demux_1x2_reg_860  |     2|
|156   |                  d4_2 |demux_1x2_reg_861  |     2|
|157   |              d16_2    |demux_1x8_851      |     8|
|158   |                d8_1   |demux_1x4_852      |     4|
|159   |                  d4_1 |demux_1x2_reg_856  |     2|
|160   |                  d4_2 |demux_1x2_reg_857  |     2|
|161   |                d8_2   |demux_1x4_853      |     4|
|162   |                  d4_1 |demux_1x2_reg_854  |     2|
|163   |                  d4_2 |demux_1x2_reg_855  |     2|
|164   |          d64_2        |demux_1x32_817     |    32|
|165   |            d32_1      |demux_1x16_818     |    16|
|166   |              d16_1    |demux_1x8_834      |     8|
|167   |                d8_1   |demux_1x4_842      |     4|
|168   |                  d4_1 |demux_1x2_reg_846  |     2|
|169   |                  d4_2 |demux_1x2_reg_847  |     2|
|170   |                d8_2   |demux_1x4_843      |     4|
|171   |                  d4_1 |demux_1x2_reg_844  |     2|
|172   |                  d4_2 |demux_1x2_reg_845  |     2|
|173   |              d16_2    |demux_1x8_835      |     8|
|174   |                d8_1   |demux_1x4_836      |     4|
|175   |                  d4_1 |demux_1x2_reg_840  |     2|
|176   |                  d4_2 |demux_1x2_reg_841  |     2|
|177   |                d8_2   |demux_1x4_837      |     4|
|178   |                  d4_1 |demux_1x2_reg_838  |     2|
|179   |                  d4_2 |demux_1x2_reg_839  |     2|
|180   |            d32_2      |demux_1x16_819     |    16|
|181   |              d16_1    |demux_1x8_820      |     8|
|182   |                d8_1   |demux_1x4_828      |     4|
|183   |                  d4_1 |demux_1x2_reg_832  |     2|
|184   |                  d4_2 |demux_1x2_reg_833  |     2|
|185   |                d8_2   |demux_1x4_829      |     4|
|186   |                  d4_1 |demux_1x2_reg_830  |     2|
|187   |                  d4_2 |demux_1x2_reg_831  |     2|
|188   |              d16_2    |demux_1x8_821      |     8|
|189   |                d8_1   |demux_1x4_822      |     4|
|190   |                  d4_1 |demux_1x2_reg_826  |     2|
|191   |                  d4_2 |demux_1x2_reg_827  |     2|
|192   |                d8_2   |demux_1x4_823      |     4|
|193   |                  d4_1 |demux_1x2_reg_824  |     2|
|194   |                  d4_2 |demux_1x2_reg_825  |     2|
|195   |        d128_2         |demux_1x64_753     |    74|
|196   |          d64_1        |demux_1x32_754     |    32|
|197   |            d32_1      |demux_1x16_786     |    16|
|198   |              d16_1    |demux_1x8_802      |     8|
|199   |                d8_1   |demux_1x4_810      |     4|
|200   |                  d4_1 |demux_1x2_reg_814  |     2|
|201   |                  d4_2 |demux_1x2_reg_815  |     2|
|202   |                d8_2   |demux_1x4_811      |     4|
|203   |                  d4_1 |demux_1x2_reg_812  |     2|
|204   |                  d4_2 |demux_1x2_reg_813  |     2|
|205   |              d16_2    |demux_1x8_803      |     8|
|206   |                d8_1   |demux_1x4_804      |     4|
|207   |                  d4_1 |demux_1x2_reg_808  |     2|
|208   |                  d4_2 |demux_1x2_reg_809  |     2|
|209   |                d8_2   |demux_1x4_805      |     4|
|210   |                  d4_1 |demux_1x2_reg_806  |     2|
|211   |                  d4_2 |demux_1x2_reg_807  |     2|
|212   |            d32_2      |demux_1x16_787     |    16|
|213   |              d16_1    |demux_1x8_788      |     8|
|214   |                d8_1   |demux_1x4_796      |     4|
|215   |                  d4_1 |demux_1x2_reg_800  |     2|
|216   |                  d4_2 |demux_1x2_reg_801  |     2|
|217   |                d8_2   |demux_1x4_797      |     4|
|218   |                  d4_1 |demux_1x2_reg_798  |     2|
|219   |                  d4_2 |demux_1x2_reg_799  |     2|
|220   |              d16_2    |demux_1x8_789      |     8|
|221   |                d8_1   |demux_1x4_790      |     4|
|222   |                  d4_1 |demux_1x2_reg_794  |     2|
|223   |                  d4_2 |demux_1x2_reg_795  |     2|
|224   |                d8_2   |demux_1x4_791      |     4|
|225   |                  d4_1 |demux_1x2_reg_792  |     2|
|226   |                  d4_2 |demux_1x2_reg_793  |     2|
|227   |          d64_2        |demux_1x32_755     |    42|
|228   |            d32_1      |demux_1x16_756     |    16|
|229   |              d16_1    |demux_1x8_772      |     8|
|230   |                d8_1   |demux_1x4_780      |     4|
|231   |                  d4_1 |demux_1x2_reg_784  |     2|
|232   |                  d4_2 |demux_1x2_reg_785  |     2|
|233   |                d8_2   |demux_1x4_781      |     4|
|234   |                  d4_1 |demux_1x2_reg_782  |     2|
|235   |                  d4_2 |demux_1x2_reg_783  |     2|
|236   |              d16_2    |demux_1x8_773      |     8|
|237   |                d8_1   |demux_1x4_774      |     4|
|238   |                  d4_1 |demux_1x2_reg_778  |     2|
|239   |                  d4_2 |demux_1x2_reg_779  |     2|
|240   |                d8_2   |demux_1x4_775      |     4|
|241   |                  d4_1 |demux_1x2_reg_776  |     2|
|242   |                  d4_2 |demux_1x2_reg_777  |     2|
|243   |            d32_2      |demux_1x16_757     |    26|
|244   |              d16_1    |demux_1x8_758      |     8|
|245   |                d8_1   |demux_1x4_766      |     4|
|246   |                  d4_1 |demux_1x2_reg_770  |     2|
|247   |                  d4_2 |demux_1x2_reg_771  |     2|
|248   |                d8_2   |demux_1x4_767      |     4|
|249   |                  d4_1 |demux_1x2_reg_768  |     2|
|250   |                  d4_2 |demux_1x2_reg_769  |     2|
|251   |              d16_2    |demux_1x8_759      |    18|
|252   |                d8_1   |demux_1x4_760      |     4|
|253   |                  d4_1 |demux_1x2_reg_764  |     2|
|254   |                  d4_2 |demux_1x2_reg_765  |     2|
|255   |                d8_2   |demux_1x4_761      |    14|
|256   |                  d4_1 |demux_1x2_reg_762  |     2|
|257   |                  d4_2 |demux_1x2_reg_763  |    12|
|258   |    d512_2             |demux_1x256_502    |   263|
|259   |      d256_1           |demux_1x128        |   128|
|260   |        d128_1         |demux_1x64_624     |    64|
|261   |          d64_1        |demux_1x32_688     |    32|
|262   |            d32_1      |demux_1x16_720     |    16|
|263   |              d16_1    |demux_1x8_736      |     8|
|264   |                d8_1   |demux_1x4_744      |     4|
|265   |                  d4_1 |demux_1x2_reg_748  |     2|
|266   |                  d4_2 |demux_1x2_reg_749  |     2|
|267   |                d8_2   |demux_1x4_745      |     4|
|268   |                  d4_1 |demux_1x2_reg_746  |     2|
|269   |                  d4_2 |demux_1x2_reg_747  |     2|
|270   |              d16_2    |demux_1x8_737      |     8|
|271   |                d8_1   |demux_1x4_738      |     4|
|272   |                  d4_1 |demux_1x2_reg_742  |     2|
|273   |                  d4_2 |demux_1x2_reg_743  |     2|
|274   |                d8_2   |demux_1x4_739      |     4|
|275   |                  d4_1 |demux_1x2_reg_740  |     2|
|276   |                  d4_2 |demux_1x2_reg_741  |     2|
|277   |            d32_2      |demux_1x16_721     |    16|
|278   |              d16_1    |demux_1x8_722      |     8|
|279   |                d8_1   |demux_1x4_730      |     4|
|280   |                  d4_1 |demux_1x2_reg_734  |     2|
|281   |                  d4_2 |demux_1x2_reg_735  |     2|
|282   |                d8_2   |demux_1x4_731      |     4|
|283   |                  d4_1 |demux_1x2_reg_732  |     2|
|284   |                  d4_2 |demux_1x2_reg_733  |     2|
|285   |              d16_2    |demux_1x8_723      |     8|
|286   |                d8_1   |demux_1x4_724      |     4|
|287   |                  d4_1 |demux_1x2_reg_728  |     2|
|288   |                  d4_2 |demux_1x2_reg_729  |     2|
|289   |                d8_2   |demux_1x4_725      |     4|
|290   |                  d4_1 |demux_1x2_reg_726  |     2|
|291   |                  d4_2 |demux_1x2_reg_727  |     2|
|292   |          d64_2        |demux_1x32_689     |    32|
|293   |            d32_1      |demux_1x16_690     |    16|
|294   |              d16_1    |demux_1x8_706      |     8|
|295   |                d8_1   |demux_1x4_714      |     4|
|296   |                  d4_1 |demux_1x2_reg_718  |     2|
|297   |                  d4_2 |demux_1x2_reg_719  |     2|
|298   |                d8_2   |demux_1x4_715      |     4|
|299   |                  d4_1 |demux_1x2_reg_716  |     2|
|300   |                  d4_2 |demux_1x2_reg_717  |     2|
|301   |              d16_2    |demux_1x8_707      |     8|
|302   |                d8_1   |demux_1x4_708      |     4|
|303   |                  d4_1 |demux_1x2_reg_712  |     2|
|304   |                  d4_2 |demux_1x2_reg_713  |     2|
|305   |                d8_2   |demux_1x4_709      |     4|
|306   |                  d4_1 |demux_1x2_reg_710  |     2|
|307   |                  d4_2 |demux_1x2_reg_711  |     2|
|308   |            d32_2      |demux_1x16_691     |    16|
|309   |              d16_1    |demux_1x8_692      |     8|
|310   |                d8_1   |demux_1x4_700      |     4|
|311   |                  d4_1 |demux_1x2_reg_704  |     2|
|312   |                  d4_2 |demux_1x2_reg_705  |     2|
|313   |                d8_2   |demux_1x4_701      |     4|
|314   |                  d4_1 |demux_1x2_reg_702  |     2|
|315   |                  d4_2 |demux_1x2_reg_703  |     2|
|316   |              d16_2    |demux_1x8_693      |     8|
|317   |                d8_1   |demux_1x4_694      |     4|
|318   |                  d4_1 |demux_1x2_reg_698  |     2|
|319   |                  d4_2 |demux_1x2_reg_699  |     2|
|320   |                d8_2   |demux_1x4_695      |     4|
|321   |                  d4_1 |demux_1x2_reg_696  |     2|
|322   |                  d4_2 |demux_1x2_reg_697  |     2|
|323   |        d128_2         |demux_1x64_625     |    64|
|324   |          d64_1        |demux_1x32_626     |    32|
|325   |            d32_1      |demux_1x16_658     |    16|
|326   |              d16_1    |demux_1x8_674      |     8|
|327   |                d8_1   |demux_1x4_682      |     4|
|328   |                  d4_1 |demux_1x2_reg_686  |     2|
|329   |                  d4_2 |demux_1x2_reg_687  |     2|
|330   |                d8_2   |demux_1x4_683      |     4|
|331   |                  d4_1 |demux_1x2_reg_684  |     2|
|332   |                  d4_2 |demux_1x2_reg_685  |     2|
|333   |              d16_2    |demux_1x8_675      |     8|
|334   |                d8_1   |demux_1x4_676      |     4|
|335   |                  d4_1 |demux_1x2_reg_680  |     2|
|336   |                  d4_2 |demux_1x2_reg_681  |     2|
|337   |                d8_2   |demux_1x4_677      |     4|
|338   |                  d4_1 |demux_1x2_reg_678  |     2|
|339   |                  d4_2 |demux_1x2_reg_679  |     2|
|340   |            d32_2      |demux_1x16_659     |    16|
|341   |              d16_1    |demux_1x8_660      |     8|
|342   |                d8_1   |demux_1x4_668      |     4|
|343   |                  d4_1 |demux_1x2_reg_672  |     2|
|344   |                  d4_2 |demux_1x2_reg_673  |     2|
|345   |                d8_2   |demux_1x4_669      |     4|
|346   |                  d4_1 |demux_1x2_reg_670  |     2|
|347   |                  d4_2 |demux_1x2_reg_671  |     2|
|348   |              d16_2    |demux_1x8_661      |     8|
|349   |                d8_1   |demux_1x4_662      |     4|
|350   |                  d4_1 |demux_1x2_reg_666  |     2|
|351   |                  d4_2 |demux_1x2_reg_667  |     2|
|352   |                d8_2   |demux_1x4_663      |     4|
|353   |                  d4_1 |demux_1x2_reg_664  |     2|
|354   |                  d4_2 |demux_1x2_reg_665  |     2|
|355   |          d64_2        |demux_1x32_627     |    32|
|356   |            d32_1      |demux_1x16_628     |    16|
|357   |              d16_1    |demux_1x8_644      |     8|
|358   |                d8_1   |demux_1x4_652      |     4|
|359   |                  d4_1 |demux_1x2_reg_656  |     2|
|360   |                  d4_2 |demux_1x2_reg_657  |     2|
|361   |                d8_2   |demux_1x4_653      |     4|
|362   |                  d4_1 |demux_1x2_reg_654  |     2|
|363   |                  d4_2 |demux_1x2_reg_655  |     2|
|364   |              d16_2    |demux_1x8_645      |     8|
|365   |                d8_1   |demux_1x4_646      |     4|
|366   |                  d4_1 |demux_1x2_reg_650  |     2|
|367   |                  d4_2 |demux_1x2_reg_651  |     2|
|368   |                d8_2   |demux_1x4_647      |     4|
|369   |                  d4_1 |demux_1x2_reg_648  |     2|
|370   |                  d4_2 |demux_1x2_reg_649  |     2|
|371   |            d32_2      |demux_1x16_629     |    16|
|372   |              d16_1    |demux_1x8_630      |     8|
|373   |                d8_1   |demux_1x4_638      |     4|
|374   |                  d4_1 |demux_1x2_reg_642  |     2|
|375   |                  d4_2 |demux_1x2_reg_643  |     2|
|376   |                d8_2   |demux_1x4_639      |     4|
|377   |                  d4_1 |demux_1x2_reg_640  |     2|
|378   |                  d4_2 |demux_1x2_reg_641  |     2|
|379   |              d16_2    |demux_1x8_631      |     8|
|380   |                d8_1   |demux_1x4_632      |     4|
|381   |                  d4_1 |demux_1x2_reg_636  |     2|
|382   |                  d4_2 |demux_1x2_reg_637  |     2|
|383   |                d8_2   |demux_1x4_633      |     4|
|384   |                  d4_1 |demux_1x2_reg_634  |     2|
|385   |                  d4_2 |demux_1x2_reg_635  |     2|
|386   |      d256_2           |demux_1x128_503    |   135|
|387   |        d128_1         |demux_1x64         |    64|
|388   |          d64_1        |demux_1x32_562     |    32|
|389   |            d32_1      |demux_1x16_594     |    16|
|390   |              d16_1    |demux_1x8_610      |     8|
|391   |                d8_1   |demux_1x4_618      |     4|
|392   |                  d4_1 |demux_1x2_reg_622  |     2|
|393   |                  d4_2 |demux_1x2_reg_623  |     2|
|394   |                d8_2   |demux_1x4_619      |     4|
|395   |                  d4_1 |demux_1x2_reg_620  |     2|
|396   |                  d4_2 |demux_1x2_reg_621  |     2|
|397   |              d16_2    |demux_1x8_611      |     8|
|398   |                d8_1   |demux_1x4_612      |     4|
|399   |                  d4_1 |demux_1x2_reg_616  |     2|
|400   |                  d4_2 |demux_1x2_reg_617  |     2|
|401   |                d8_2   |demux_1x4_613      |     4|
|402   |                  d4_1 |demux_1x2_reg_614  |     2|
|403   |                  d4_2 |demux_1x2_reg_615  |     2|
|404   |            d32_2      |demux_1x16_595     |    16|
|405   |              d16_1    |demux_1x8_596      |     8|
|406   |                d8_1   |demux_1x4_604      |     4|
|407   |                  d4_1 |demux_1x2_reg_608  |     2|
|408   |                  d4_2 |demux_1x2_reg_609  |     2|
|409   |                d8_2   |demux_1x4_605      |     4|
|410   |                  d4_1 |demux_1x2_reg_606  |     2|
|411   |                  d4_2 |demux_1x2_reg_607  |     2|
|412   |              d16_2    |demux_1x8_597      |     8|
|413   |                d8_1   |demux_1x4_598      |     4|
|414   |                  d4_1 |demux_1x2_reg_602  |     2|
|415   |                  d4_2 |demux_1x2_reg_603  |     2|
|416   |                d8_2   |demux_1x4_599      |     4|
|417   |                  d4_1 |demux_1x2_reg_600  |     2|
|418   |                  d4_2 |demux_1x2_reg_601  |     2|
|419   |          d64_2        |demux_1x32_563     |    32|
|420   |            d32_1      |demux_1x16_564     |    16|
|421   |              d16_1    |demux_1x8_580      |     8|
|422   |                d8_1   |demux_1x4_588      |     4|
|423   |                  d4_1 |demux_1x2_reg_592  |     2|
|424   |                  d4_2 |demux_1x2_reg_593  |     2|
|425   |                d8_2   |demux_1x4_589      |     4|
|426   |                  d4_1 |demux_1x2_reg_590  |     2|
|427   |                  d4_2 |demux_1x2_reg_591  |     2|
|428   |              d16_2    |demux_1x8_581      |     8|
|429   |                d8_1   |demux_1x4_582      |     4|
|430   |                  d4_1 |demux_1x2_reg_586  |     2|
|431   |                  d4_2 |demux_1x2_reg_587  |     2|
|432   |                d8_2   |demux_1x4_583      |     4|
|433   |                  d4_1 |demux_1x2_reg_584  |     2|
|434   |                  d4_2 |demux_1x2_reg_585  |     2|
|435   |            d32_2      |demux_1x16_565     |    16|
|436   |              d16_1    |demux_1x8_566      |     8|
|437   |                d8_1   |demux_1x4_574      |     4|
|438   |                  d4_1 |demux_1x2_reg_578  |     2|
|439   |                  d4_2 |demux_1x2_reg_579  |     2|
|440   |                d8_2   |demux_1x4_575      |     4|
|441   |                  d4_1 |demux_1x2_reg_576  |     2|
|442   |                  d4_2 |demux_1x2_reg_577  |     2|
|443   |              d16_2    |demux_1x8_567      |     8|
|444   |                d8_1   |demux_1x4_568      |     4|
|445   |                  d4_1 |demux_1x2_reg_572  |     2|
|446   |                  d4_2 |demux_1x2_reg_573  |     2|
|447   |                d8_2   |demux_1x4_569      |     4|
|448   |                  d4_1 |demux_1x2_reg_570  |     2|
|449   |                  d4_2 |demux_1x2_reg_571  |     2|
|450   |        d128_2         |demux_1x64_504     |    71|
|451   |          d64_1        |demux_1x32         |    32|
|452   |            d32_1      |demux_1x16_532     |    16|
|453   |              d16_1    |demux_1x8_548      |     8|
|454   |                d8_1   |demux_1x4_556      |     4|
|455   |                  d4_1 |demux_1x2_reg_560  |     2|
|456   |                  d4_2 |demux_1x2_reg_561  |     2|
|457   |                d8_2   |demux_1x4_557      |     4|
|458   |                  d4_1 |demux_1x2_reg_558  |     2|
|459   |                  d4_2 |demux_1x2_reg_559  |     2|
|460   |              d16_2    |demux_1x8_549      |     8|
|461   |                d8_1   |demux_1x4_550      |     4|
|462   |                  d4_1 |demux_1x2_reg_554  |     2|
|463   |                  d4_2 |demux_1x2_reg_555  |     2|
|464   |                d8_2   |demux_1x4_551      |     4|
|465   |                  d4_1 |demux_1x2_reg_552  |     2|
|466   |                  d4_2 |demux_1x2_reg_553  |     2|
|467   |            d32_2      |demux_1x16_533     |    16|
|468   |              d16_1    |demux_1x8_534      |     8|
|469   |                d8_1   |demux_1x4_542      |     4|
|470   |                  d4_1 |demux_1x2_reg_546  |     2|
|471   |                  d4_2 |demux_1x2_reg_547  |     2|
|472   |                d8_2   |demux_1x4_543      |     4|
|473   |                  d4_1 |demux_1x2_reg_544  |     2|
|474   |                  d4_2 |demux_1x2_reg_545  |     2|
|475   |              d16_2    |demux_1x8_535      |     8|
|476   |                d8_1   |demux_1x4_536      |     4|
|477   |                  d4_1 |demux_1x2_reg_540  |     2|
|478   |                  d4_2 |demux_1x2_reg_541  |     2|
|479   |                d8_2   |demux_1x4_537      |     4|
|480   |                  d4_1 |demux_1x2_reg_538  |     2|
|481   |                  d4_2 |demux_1x2_reg_539  |     2|
|482   |          d64_2        |demux_1x32_505     |    39|
|483   |            d32_1      |demux_1x16         |    16|
|484   |              d16_1    |demux_1x8_518      |     8|
|485   |                d8_1   |demux_1x4_526      |     4|
|486   |                  d4_1 |demux_1x2_reg_530  |     2|
|487   |                  d4_2 |demux_1x2_reg_531  |     2|
|488   |                d8_2   |demux_1x4_527      |     4|
|489   |                  d4_1 |demux_1x2_reg_528  |     2|
|490   |                  d4_2 |demux_1x2_reg_529  |     2|
|491   |              d16_2    |demux_1x8_519      |     8|
|492   |                d8_1   |demux_1x4_520      |     4|
|493   |                  d4_1 |demux_1x2_reg_524  |     2|
|494   |                  d4_2 |demux_1x2_reg_525  |     2|
|495   |                d8_2   |demux_1x4_521      |     4|
|496   |                  d4_1 |demux_1x2_reg_522  |     2|
|497   |                  d4_2 |demux_1x2_reg_523  |     2|
|498   |            d32_2      |demux_1x16_506     |    23|
|499   |              d16_1    |demux_1x8          |     8|
|500   |                d8_1   |demux_1x4_512      |     4|
|501   |                  d4_1 |demux_1x2_reg_516  |     2|
|502   |                  d4_2 |demux_1x2_reg_517  |     2|
|503   |                d8_2   |demux_1x4_513      |     4|
|504   |                  d4_1 |demux_1x2_reg_514  |     2|
|505   |                  d4_2 |demux_1x2_reg_515  |     2|
|506   |              d16_2    |demux_1x8_507      |    15|
|507   |                d8_1   |demux_1x4          |     7|
|508   |                  d4_1 |demux_1x2_reg_510  |     3|
|509   |                  d4_2 |demux_1x2_reg_511  |     4|
|510   |                d8_2   |demux_1x4_508      |     8|
|511   |                  d4_1 |demux_1x2_reg      |     4|
|512   |                  d4_2 |demux_1x2_reg_509  |     4|
|513   |  mux0                 |mux_512x1          |   840|
|514   |    m512_0             |mux_256x1          |   387|
|515   |      m256_0           |mux_128x1_248      |   193|
|516   |        m128_0         |mux_64x1_376       |    96|
|517   |          m64_0        |mux_32x1_440       |    48|
|518   |            m32_0      |mux_16x1_472       |    24|
|519   |              m16_0    |mux_8x1_488        |    13|
|520   |                m8_0   |mux_4x1_496        |     8|
|521   |                  m4_0 |mux_2x1_reg_500    |     3|
|522   |                  m4_1 |mux_2x1_reg_501    |     5|
|523   |                m8_1   |mux_4x1_497        |     5|
|524   |                  m4_0 |mux_2x1_reg_498    |     3|
|525   |                  m4_1 |mux_2x1_reg_499    |     2|
|526   |              m16_1    |mux_8x1_489        |    11|
|527   |                m8_0   |mux_4x1_490        |     4|
|528   |                  m4_0 |mux_2x1_reg_494    |     2|
|529   |                  m4_1 |mux_2x1_reg_495    |     2|
|530   |                m8_1   |mux_4x1_491        |     7|
|531   |                  m4_0 |mux_2x1_reg_492    |     3|
|532   |                  m4_1 |mux_2x1_reg_493    |     4|
|533   |            m32_1      |mux_16x1_473       |    24|
|534   |              m16_0    |mux_8x1_474        |    13|
|535   |                m8_0   |mux_4x1_482        |     8|
|536   |                  m4_0 |mux_2x1_reg_486    |     3|
|537   |                  m4_1 |mux_2x1_reg_487    |     5|
|538   |                m8_1   |mux_4x1_483        |     5|
|539   |                  m4_0 |mux_2x1_reg_484    |     3|
|540   |                  m4_1 |mux_2x1_reg_485    |     2|
|541   |              m16_1    |mux_8x1_475        |    11|
|542   |                m8_0   |mux_4x1_476        |     4|
|543   |                  m4_0 |mux_2x1_reg_480    |     2|
|544   |                  m4_1 |mux_2x1_reg_481    |     2|
|545   |                m8_1   |mux_4x1_477        |     7|
|546   |                  m4_0 |mux_2x1_reg_478    |     3|
|547   |                  m4_1 |mux_2x1_reg_479    |     4|
|548   |          m64_1        |mux_32x1_441       |    48|
|549   |            m32_0      |mux_16x1_442       |    24|
|550   |              m16_0    |mux_8x1_458        |    13|
|551   |                m8_0   |mux_4x1_466        |     8|
|552   |                  m4_0 |mux_2x1_reg_470    |     3|
|553   |                  m4_1 |mux_2x1_reg_471    |     5|
|554   |                m8_1   |mux_4x1_467        |     5|
|555   |                  m4_0 |mux_2x1_reg_468    |     3|
|556   |                  m4_1 |mux_2x1_reg_469    |     2|
|557   |              m16_1    |mux_8x1_459        |    11|
|558   |                m8_0   |mux_4x1_460        |     4|
|559   |                  m4_0 |mux_2x1_reg_464    |     2|
|560   |                  m4_1 |mux_2x1_reg_465    |     2|
|561   |                m8_1   |mux_4x1_461        |     7|
|562   |                  m4_0 |mux_2x1_reg_462    |     3|
|563   |                  m4_1 |mux_2x1_reg_463    |     4|
|564   |            m32_1      |mux_16x1_443       |    24|
|565   |              m16_0    |mux_8x1_444        |    13|
|566   |                m8_0   |mux_4x1_452        |     8|
|567   |                  m4_0 |mux_2x1_reg_456    |     3|
|568   |                  m4_1 |mux_2x1_reg_457    |     5|
|569   |                m8_1   |mux_4x1_453        |     5|
|570   |                  m4_0 |mux_2x1_reg_454    |     3|
|571   |                  m4_1 |mux_2x1_reg_455    |     2|
|572   |              m16_1    |mux_8x1_445        |    11|
|573   |                m8_0   |mux_4x1_446        |     4|
|574   |                  m4_0 |mux_2x1_reg_450    |     2|
|575   |                  m4_1 |mux_2x1_reg_451    |     2|
|576   |                m8_1   |mux_4x1_447        |     7|
|577   |                  m4_0 |mux_2x1_reg_448    |     3|
|578   |                  m4_1 |mux_2x1_reg_449    |     4|
|579   |        m128_1         |mux_64x1_377       |    97|
|580   |          m64_0        |mux_32x1_378       |    48|
|581   |            m32_0      |mux_16x1_410       |    24|
|582   |              m16_0    |mux_8x1_426        |    13|
|583   |                m8_0   |mux_4x1_434        |     8|
|584   |                  m4_0 |mux_2x1_reg_438    |     3|
|585   |                  m4_1 |mux_2x1_reg_439    |     5|
|586   |                m8_1   |mux_4x1_435        |     5|
|587   |                  m4_0 |mux_2x1_reg_436    |     3|
|588   |                  m4_1 |mux_2x1_reg_437    |     2|
|589   |              m16_1    |mux_8x1_427        |    11|
|590   |                m8_0   |mux_4x1_428        |     4|
|591   |                  m4_0 |mux_2x1_reg_432    |     2|
|592   |                  m4_1 |mux_2x1_reg_433    |     2|
|593   |                m8_1   |mux_4x1_429        |     7|
|594   |                  m4_0 |mux_2x1_reg_430    |     3|
|595   |                  m4_1 |mux_2x1_reg_431    |     4|
|596   |            m32_1      |mux_16x1_411       |    24|
|597   |              m16_0    |mux_8x1_412        |    13|
|598   |                m8_0   |mux_4x1_420        |     8|
|599   |                  m4_0 |mux_2x1_reg_424    |     3|
|600   |                  m4_1 |mux_2x1_reg_425    |     5|
|601   |                m8_1   |mux_4x1_421        |     5|
|602   |                  m4_0 |mux_2x1_reg_422    |     3|
|603   |                  m4_1 |mux_2x1_reg_423    |     2|
|604   |              m16_1    |mux_8x1_413        |    11|
|605   |                m8_0   |mux_4x1_414        |     4|
|606   |                  m4_0 |mux_2x1_reg_418    |     2|
|607   |                  m4_1 |mux_2x1_reg_419    |     2|
|608   |                m8_1   |mux_4x1_415        |     7|
|609   |                  m4_0 |mux_2x1_reg_416    |     3|
|610   |                  m4_1 |mux_2x1_reg_417    |     4|
|611   |          m64_1        |mux_32x1_379       |    49|
|612   |            m32_0      |mux_16x1_380       |    24|
|613   |              m16_0    |mux_8x1_396        |    13|
|614   |                m8_0   |mux_4x1_404        |     8|
|615   |                  m4_0 |mux_2x1_reg_408    |     3|
|616   |                  m4_1 |mux_2x1_reg_409    |     5|
|617   |                m8_1   |mux_4x1_405        |     5|
|618   |                  m4_0 |mux_2x1_reg_406    |     3|
|619   |                  m4_1 |mux_2x1_reg_407    |     2|
|620   |              m16_1    |mux_8x1_397        |    11|
|621   |                m8_0   |mux_4x1_398        |     4|
|622   |                  m4_0 |mux_2x1_reg_402    |     2|
|623   |                  m4_1 |mux_2x1_reg_403    |     2|
|624   |                m8_1   |mux_4x1_399        |     7|
|625   |                  m4_0 |mux_2x1_reg_400    |     3|
|626   |                  m4_1 |mux_2x1_reg_401    |     4|
|627   |            m32_1      |mux_16x1_381       |    25|
|628   |              m16_0    |mux_8x1_382        |    13|
|629   |                m8_0   |mux_4x1_390        |     8|
|630   |                  m4_0 |mux_2x1_reg_394    |     3|
|631   |                  m4_1 |mux_2x1_reg_395    |     5|
|632   |                m8_1   |mux_4x1_391        |     5|
|633   |                  m4_0 |mux_2x1_reg_392    |     3|
|634   |                  m4_1 |mux_2x1_reg_393    |     2|
|635   |              m16_1    |mux_8x1_383        |    12|
|636   |                m8_0   |mux_4x1_384        |     4|
|637   |                  m4_0 |mux_2x1_reg_388    |     2|
|638   |                  m4_1 |mux_2x1_reg_389    |     2|
|639   |                m8_1   |mux_4x1_385        |     8|
|640   |                  m4_0 |mux_2x1_reg_386    |     3|
|641   |                  m4_1 |mux_2x1_reg_387    |     5|
|642   |      m256_1           |mux_128x1_249      |   194|
|643   |        m128_0         |mux_64x1_250       |    96|
|644   |          m64_0        |mux_32x1_314       |    48|
|645   |            m32_0      |mux_16x1_346       |    24|
|646   |              m16_0    |mux_8x1_362        |    13|
|647   |                m8_0   |mux_4x1_370        |     8|
|648   |                  m4_0 |mux_2x1_reg_374    |     3|
|649   |                  m4_1 |mux_2x1_reg_375    |     5|
|650   |                m8_1   |mux_4x1_371        |     5|
|651   |                  m4_0 |mux_2x1_reg_372    |     3|
|652   |                  m4_1 |mux_2x1_reg_373    |     2|
|653   |              m16_1    |mux_8x1_363        |    11|
|654   |                m8_0   |mux_4x1_364        |     4|
|655   |                  m4_0 |mux_2x1_reg_368    |     2|
|656   |                  m4_1 |mux_2x1_reg_369    |     2|
|657   |                m8_1   |mux_4x1_365        |     7|
|658   |                  m4_0 |mux_2x1_reg_366    |     3|
|659   |                  m4_1 |mux_2x1_reg_367    |     4|
|660   |            m32_1      |mux_16x1_347       |    24|
|661   |              m16_0    |mux_8x1_348        |    13|
|662   |                m8_0   |mux_4x1_356        |     8|
|663   |                  m4_0 |mux_2x1_reg_360    |     3|
|664   |                  m4_1 |mux_2x1_reg_361    |     5|
|665   |                m8_1   |mux_4x1_357        |     5|
|666   |                  m4_0 |mux_2x1_reg_358    |     3|
|667   |                  m4_1 |mux_2x1_reg_359    |     2|
|668   |              m16_1    |mux_8x1_349        |    11|
|669   |                m8_0   |mux_4x1_350        |     4|
|670   |                  m4_0 |mux_2x1_reg_354    |     2|
|671   |                  m4_1 |mux_2x1_reg_355    |     2|
|672   |                m8_1   |mux_4x1_351        |     7|
|673   |                  m4_0 |mux_2x1_reg_352    |     3|
|674   |                  m4_1 |mux_2x1_reg_353    |     4|
|675   |          m64_1        |mux_32x1_315       |    48|
|676   |            m32_0      |mux_16x1_316       |    24|
|677   |              m16_0    |mux_8x1_332        |    13|
|678   |                m8_0   |mux_4x1_340        |     8|
|679   |                  m4_0 |mux_2x1_reg_344    |     3|
|680   |                  m4_1 |mux_2x1_reg_345    |     5|
|681   |                m8_1   |mux_4x1_341        |     5|
|682   |                  m4_0 |mux_2x1_reg_342    |     3|
|683   |                  m4_1 |mux_2x1_reg_343    |     2|
|684   |              m16_1    |mux_8x1_333        |    11|
|685   |                m8_0   |mux_4x1_334        |     4|
|686   |                  m4_0 |mux_2x1_reg_338    |     2|
|687   |                  m4_1 |mux_2x1_reg_339    |     2|
|688   |                m8_1   |mux_4x1_335        |     7|
|689   |                  m4_0 |mux_2x1_reg_336    |     3|
|690   |                  m4_1 |mux_2x1_reg_337    |     4|
|691   |            m32_1      |mux_16x1_317       |    24|
|692   |              m16_0    |mux_8x1_318        |    13|
|693   |                m8_0   |mux_4x1_326        |     8|
|694   |                  m4_0 |mux_2x1_reg_330    |     3|
|695   |                  m4_1 |mux_2x1_reg_331    |     5|
|696   |                m8_1   |mux_4x1_327        |     5|
|697   |                  m4_0 |mux_2x1_reg_328    |     3|
|698   |                  m4_1 |mux_2x1_reg_329    |     2|
|699   |              m16_1    |mux_8x1_319        |    11|
|700   |                m8_0   |mux_4x1_320        |     4|
|701   |                  m4_0 |mux_2x1_reg_324    |     2|
|702   |                  m4_1 |mux_2x1_reg_325    |     2|
|703   |                m8_1   |mux_4x1_321        |     7|
|704   |                  m4_0 |mux_2x1_reg_322    |     3|
|705   |                  m4_1 |mux_2x1_reg_323    |     4|
|706   |        m128_1         |mux_64x1_251       |    98|
|707   |          m64_0        |mux_32x1_252       |    48|
|708   |            m32_0      |mux_16x1_284       |    24|
|709   |              m16_0    |mux_8x1_300        |    13|
|710   |                m8_0   |mux_4x1_308        |     8|
|711   |                  m4_0 |mux_2x1_reg_312    |     3|
|712   |                  m4_1 |mux_2x1_reg_313    |     5|
|713   |                m8_1   |mux_4x1_309        |     5|
|714   |                  m4_0 |mux_2x1_reg_310    |     3|
|715   |                  m4_1 |mux_2x1_reg_311    |     2|
|716   |              m16_1    |mux_8x1_301        |    11|
|717   |                m8_0   |mux_4x1_302        |     4|
|718   |                  m4_0 |mux_2x1_reg_306    |     2|
|719   |                  m4_1 |mux_2x1_reg_307    |     2|
|720   |                m8_1   |mux_4x1_303        |     7|
|721   |                  m4_0 |mux_2x1_reg_304    |     3|
|722   |                  m4_1 |mux_2x1_reg_305    |     4|
|723   |            m32_1      |mux_16x1_285       |    24|
|724   |              m16_0    |mux_8x1_286        |    13|
|725   |                m8_0   |mux_4x1_294        |     8|
|726   |                  m4_0 |mux_2x1_reg_298    |     3|
|727   |                  m4_1 |mux_2x1_reg_299    |     5|
|728   |                m8_1   |mux_4x1_295        |     5|
|729   |                  m4_0 |mux_2x1_reg_296    |     3|
|730   |                  m4_1 |mux_2x1_reg_297    |     2|
|731   |              m16_1    |mux_8x1_287        |    11|
|732   |                m8_0   |mux_4x1_288        |     4|
|733   |                  m4_0 |mux_2x1_reg_292    |     2|
|734   |                  m4_1 |mux_2x1_reg_293    |     2|
|735   |                m8_1   |mux_4x1_289        |     7|
|736   |                  m4_0 |mux_2x1_reg_290    |     3|
|737   |                  m4_1 |mux_2x1_reg_291    |     4|
|738   |          m64_1        |mux_32x1_253       |    50|
|739   |            m32_0      |mux_16x1_254       |    24|
|740   |              m16_0    |mux_8x1_270        |    13|
|741   |                m8_0   |mux_4x1_278        |     8|
|742   |                  m4_0 |mux_2x1_reg_282    |     3|
|743   |                  m4_1 |mux_2x1_reg_283    |     5|
|744   |                m8_1   |mux_4x1_279        |     5|
|745   |                  m4_0 |mux_2x1_reg_280    |     3|
|746   |                  m4_1 |mux_2x1_reg_281    |     2|
|747   |              m16_1    |mux_8x1_271        |    11|
|748   |                m8_0   |mux_4x1_272        |     4|
|749   |                  m4_0 |mux_2x1_reg_276    |     2|
|750   |                  m4_1 |mux_2x1_reg_277    |     2|
|751   |                m8_1   |mux_4x1_273        |     7|
|752   |                  m4_0 |mux_2x1_reg_274    |     3|
|753   |                  m4_1 |mux_2x1_reg_275    |     4|
|754   |            m32_1      |mux_16x1_255       |    26|
|755   |              m16_0    |mux_8x1_256        |    13|
|756   |                m8_0   |mux_4x1_264        |     8|
|757   |                  m4_0 |mux_2x1_reg_268    |     3|
|758   |                  m4_1 |mux_2x1_reg_269    |     5|
|759   |                m8_1   |mux_4x1_265        |     5|
|760   |                  m4_0 |mux_2x1_reg_266    |     3|
|761   |                  m4_1 |mux_2x1_reg_267    |     2|
|762   |              m16_1    |mux_8x1_257        |    13|
|763   |                m8_0   |mux_4x1_258        |     4|
|764   |                  m4_0 |mux_2x1_reg_262    |     2|
|765   |                  m4_1 |mux_2x1_reg_263    |     2|
|766   |                m8_1   |mux_4x1_259        |     9|
|767   |                  m4_0 |mux_2x1_reg_260    |     3|
|768   |                  m4_1 |mux_2x1_reg_261    |     6|
|769   |    m512_1             |mux_256x1_0        |   453|
|770   |      m256_0           |mux_128x1          |   193|
|771   |        m128_0         |mux_64x1_122       |    96|
|772   |          m64_0        |mux_32x1_186       |    48|
|773   |            m32_0      |mux_16x1_218       |    24|
|774   |              m16_0    |mux_8x1_234        |    13|
|775   |                m8_0   |mux_4x1_242        |     8|
|776   |                  m4_0 |mux_2x1_reg_246    |     3|
|777   |                  m4_1 |mux_2x1_reg_247    |     5|
|778   |                m8_1   |mux_4x1_243        |     5|
|779   |                  m4_0 |mux_2x1_reg_244    |     3|
|780   |                  m4_1 |mux_2x1_reg_245    |     2|
|781   |              m16_1    |mux_8x1_235        |    11|
|782   |                m8_0   |mux_4x1_236        |     4|
|783   |                  m4_0 |mux_2x1_reg_240    |     2|
|784   |                  m4_1 |mux_2x1_reg_241    |     2|
|785   |                m8_1   |mux_4x1_237        |     7|
|786   |                  m4_0 |mux_2x1_reg_238    |     3|
|787   |                  m4_1 |mux_2x1_reg_239    |     4|
|788   |            m32_1      |mux_16x1_219       |    24|
|789   |              m16_0    |mux_8x1_220        |    13|
|790   |                m8_0   |mux_4x1_228        |     8|
|791   |                  m4_0 |mux_2x1_reg_232    |     3|
|792   |                  m4_1 |mux_2x1_reg_233    |     5|
|793   |                m8_1   |mux_4x1_229        |     5|
|794   |                  m4_0 |mux_2x1_reg_230    |     3|
|795   |                  m4_1 |mux_2x1_reg_231    |     2|
|796   |              m16_1    |mux_8x1_221        |    11|
|797   |                m8_0   |mux_4x1_222        |     4|
|798   |                  m4_0 |mux_2x1_reg_226    |     2|
|799   |                  m4_1 |mux_2x1_reg_227    |     2|
|800   |                m8_1   |mux_4x1_223        |     7|
|801   |                  m4_0 |mux_2x1_reg_224    |     3|
|802   |                  m4_1 |mux_2x1_reg_225    |     4|
|803   |          m64_1        |mux_32x1_187       |    48|
|804   |            m32_0      |mux_16x1_188       |    24|
|805   |              m16_0    |mux_8x1_204        |    13|
|806   |                m8_0   |mux_4x1_212        |     8|
|807   |                  m4_0 |mux_2x1_reg_216    |     3|
|808   |                  m4_1 |mux_2x1_reg_217    |     5|
|809   |                m8_1   |mux_4x1_213        |     5|
|810   |                  m4_0 |mux_2x1_reg_214    |     3|
|811   |                  m4_1 |mux_2x1_reg_215    |     2|
|812   |              m16_1    |mux_8x1_205        |    11|
|813   |                m8_0   |mux_4x1_206        |     4|
|814   |                  m4_0 |mux_2x1_reg_210    |     2|
|815   |                  m4_1 |mux_2x1_reg_211    |     2|
|816   |                m8_1   |mux_4x1_207        |     7|
|817   |                  m4_0 |mux_2x1_reg_208    |     3|
|818   |                  m4_1 |mux_2x1_reg_209    |     4|
|819   |            m32_1      |mux_16x1_189       |    24|
|820   |              m16_0    |mux_8x1_190        |    13|
|821   |                m8_0   |mux_4x1_198        |     8|
|822   |                  m4_0 |mux_2x1_reg_202    |     3|
|823   |                  m4_1 |mux_2x1_reg_203    |     5|
|824   |                m8_1   |mux_4x1_199        |     5|
|825   |                  m4_0 |mux_2x1_reg_200    |     3|
|826   |                  m4_1 |mux_2x1_reg_201    |     2|
|827   |              m16_1    |mux_8x1_191        |    11|
|828   |                m8_0   |mux_4x1_192        |     4|
|829   |                  m4_0 |mux_2x1_reg_196    |     2|
|830   |                  m4_1 |mux_2x1_reg_197    |     2|
|831   |                m8_1   |mux_4x1_193        |     7|
|832   |                  m4_0 |mux_2x1_reg_194    |     3|
|833   |                  m4_1 |mux_2x1_reg_195    |     4|
|834   |        m128_1         |mux_64x1_123       |    97|
|835   |          m64_0        |mux_32x1_124       |    48|
|836   |            m32_0      |mux_16x1_156       |    24|
|837   |              m16_0    |mux_8x1_172        |    13|
|838   |                m8_0   |mux_4x1_180        |     8|
|839   |                  m4_0 |mux_2x1_reg_184    |     3|
|840   |                  m4_1 |mux_2x1_reg_185    |     5|
|841   |                m8_1   |mux_4x1_181        |     5|
|842   |                  m4_0 |mux_2x1_reg_182    |     3|
|843   |                  m4_1 |mux_2x1_reg_183    |     2|
|844   |              m16_1    |mux_8x1_173        |    11|
|845   |                m8_0   |mux_4x1_174        |     4|
|846   |                  m4_0 |mux_2x1_reg_178    |     2|
|847   |                  m4_1 |mux_2x1_reg_179    |     2|
|848   |                m8_1   |mux_4x1_175        |     7|
|849   |                  m4_0 |mux_2x1_reg_176    |     3|
|850   |                  m4_1 |mux_2x1_reg_177    |     4|
|851   |            m32_1      |mux_16x1_157       |    24|
|852   |              m16_0    |mux_8x1_158        |    13|
|853   |                m8_0   |mux_4x1_166        |     8|
|854   |                  m4_0 |mux_2x1_reg_170    |     3|
|855   |                  m4_1 |mux_2x1_reg_171    |     5|
|856   |                m8_1   |mux_4x1_167        |     5|
|857   |                  m4_0 |mux_2x1_reg_168    |     3|
|858   |                  m4_1 |mux_2x1_reg_169    |     2|
|859   |              m16_1    |mux_8x1_159        |    11|
|860   |                m8_0   |mux_4x1_160        |     4|
|861   |                  m4_0 |mux_2x1_reg_164    |     2|
|862   |                  m4_1 |mux_2x1_reg_165    |     2|
|863   |                m8_1   |mux_4x1_161        |     7|
|864   |                  m4_0 |mux_2x1_reg_162    |     3|
|865   |                  m4_1 |mux_2x1_reg_163    |     4|
|866   |          m64_1        |mux_32x1_125       |    49|
|867   |            m32_0      |mux_16x1_126       |    24|
|868   |              m16_0    |mux_8x1_142        |    13|
|869   |                m8_0   |mux_4x1_150        |     8|
|870   |                  m4_0 |mux_2x1_reg_154    |     3|
|871   |                  m4_1 |mux_2x1_reg_155    |     5|
|872   |                m8_1   |mux_4x1_151        |     5|
|873   |                  m4_0 |mux_2x1_reg_152    |     3|
|874   |                  m4_1 |mux_2x1_reg_153    |     2|
|875   |              m16_1    |mux_8x1_143        |    11|
|876   |                m8_0   |mux_4x1_144        |     4|
|877   |                  m4_0 |mux_2x1_reg_148    |     2|
|878   |                  m4_1 |mux_2x1_reg_149    |     2|
|879   |                m8_1   |mux_4x1_145        |     7|
|880   |                  m4_0 |mux_2x1_reg_146    |     3|
|881   |                  m4_1 |mux_2x1_reg_147    |     4|
|882   |            m32_1      |mux_16x1_127       |    25|
|883   |              m16_0    |mux_8x1_128        |    13|
|884   |                m8_0   |mux_4x1_136        |     8|
|885   |                  m4_0 |mux_2x1_reg_140    |     3|
|886   |                  m4_1 |mux_2x1_reg_141    |     5|
|887   |                m8_1   |mux_4x1_137        |     5|
|888   |                  m4_0 |mux_2x1_reg_138    |     3|
|889   |                  m4_1 |mux_2x1_reg_139    |     2|
|890   |              m16_1    |mux_8x1_129        |    12|
|891   |                m8_0   |mux_4x1_130        |     4|
|892   |                  m4_0 |mux_2x1_reg_134    |     2|
|893   |                  m4_1 |mux_2x1_reg_135    |     2|
|894   |                m8_1   |mux_4x1_131        |     8|
|895   |                  m4_0 |mux_2x1_reg_132    |     3|
|896   |                  m4_1 |mux_2x1_reg_133    |     5|
|897   |      m256_1           |mux_128x1_1        |   260|
|898   |        m128_0         |mux_64x1           |   163|
|899   |          m64_0        |mux_32x1_60        |    48|
|900   |            m32_0      |mux_16x1_92        |    24|
|901   |              m16_0    |mux_8x1_108        |    13|
|902   |                m8_0   |mux_4x1_116        |     8|
|903   |                  m4_0 |mux_2x1_reg_120    |     3|
|904   |                  m4_1 |mux_2x1_reg_121    |     5|
|905   |                m8_1   |mux_4x1_117        |     5|
|906   |                  m4_0 |mux_2x1_reg_118    |     3|
|907   |                  m4_1 |mux_2x1_reg_119    |     2|
|908   |              m16_1    |mux_8x1_109        |    11|
|909   |                m8_0   |mux_4x1_110        |     4|
|910   |                  m4_0 |mux_2x1_reg_114    |     2|
|911   |                  m4_1 |mux_2x1_reg_115    |     2|
|912   |                m8_1   |mux_4x1_111        |     7|
|913   |                  m4_0 |mux_2x1_reg_112    |     3|
|914   |                  m4_1 |mux_2x1_reg_113    |     4|
|915   |            m32_1      |mux_16x1_93        |    24|
|916   |              m16_0    |mux_8x1_94         |    13|
|917   |                m8_0   |mux_4x1_102        |     8|
|918   |                  m4_0 |mux_2x1_reg_106    |     3|
|919   |                  m4_1 |mux_2x1_reg_107    |     5|
|920   |                m8_1   |mux_4x1_103        |     5|
|921   |                  m4_0 |mux_2x1_reg_104    |     3|
|922   |                  m4_1 |mux_2x1_reg_105    |     2|
|923   |              m16_1    |mux_8x1_95         |    11|
|924   |                m8_0   |mux_4x1_96         |     4|
|925   |                  m4_0 |mux_2x1_reg_100    |     2|
|926   |                  m4_1 |mux_2x1_reg_101    |     2|
|927   |                m8_1   |mux_4x1_97         |     7|
|928   |                  m4_0 |mux_2x1_reg_98     |     3|
|929   |                  m4_1 |mux_2x1_reg_99     |     4|
|930   |          m64_1        |mux_32x1_61        |   115|
|931   |            m32_0      |mux_16x1_62        |    91|
|932   |              m16_0    |mux_8x1_78         |    13|
|933   |                m8_0   |mux_4x1_86         |     8|
|934   |                  m4_0 |mux_2x1_reg_90     |     3|
|935   |                  m4_1 |mux_2x1_reg_91     |     5|
|936   |                m8_1   |mux_4x1_87         |     5|
|937   |                  m4_0 |mux_2x1_reg_88     |     3|
|938   |                  m4_1 |mux_2x1_reg_89     |     2|
|939   |              m16_1    |mux_8x1_79         |    78|
|940   |                m8_0   |mux_4x1_80         |     4|
|941   |                  m4_0 |mux_2x1_reg_84     |     2|
|942   |                  m4_1 |mux_2x1_reg_85     |     2|
|943   |                m8_1   |mux_4x1_81         |    74|
|944   |                  m4_0 |mux_2x1_reg_82     |     3|
|945   |                  m4_1 |mux_2x1_reg_83     |    71|
|946   |            m32_1      |mux_16x1_63        |    24|
|947   |              m16_0    |mux_8x1_64         |    13|
|948   |                m8_0   |mux_4x1_72         |     8|
|949   |                  m4_0 |mux_2x1_reg_76     |     3|
|950   |                  m4_1 |mux_2x1_reg_77     |     5|
|951   |                m8_1   |mux_4x1_73         |     5|
|952   |                  m4_0 |mux_2x1_reg_74     |     3|
|953   |                  m4_1 |mux_2x1_reg_75     |     2|
|954   |              m16_1    |mux_8x1_65         |    11|
|955   |                m8_0   |mux_4x1_66         |     4|
|956   |                  m4_0 |mux_2x1_reg_70     |     2|
|957   |                  m4_1 |mux_2x1_reg_71     |     2|
|958   |                m8_1   |mux_4x1_67         |     7|
|959   |                  m4_0 |mux_2x1_reg_68     |     3|
|960   |                  m4_1 |mux_2x1_reg_69     |     4|
|961   |        m128_1         |mux_64x1_2         |    97|
|962   |          m64_0        |mux_32x1           |    48|
|963   |            m32_0      |mux_16x1_30        |    24|
|964   |              m16_0    |mux_8x1_46         |    13|
|965   |                m8_0   |mux_4x1_54         |     8|
|966   |                  m4_0 |mux_2x1_reg_58     |     3|
|967   |                  m4_1 |mux_2x1_reg_59     |     5|
|968   |                m8_1   |mux_4x1_55         |     5|
|969   |                  m4_0 |mux_2x1_reg_56     |     3|
|970   |                  m4_1 |mux_2x1_reg_57     |     2|
|971   |              m16_1    |mux_8x1_47         |    11|
|972   |                m8_0   |mux_4x1_48         |     4|
|973   |                  m4_0 |mux_2x1_reg_52     |     2|
|974   |                  m4_1 |mux_2x1_reg_53     |     2|
|975   |                m8_1   |mux_4x1_49         |     7|
|976   |                  m4_0 |mux_2x1_reg_50     |     3|
|977   |                  m4_1 |mux_2x1_reg_51     |     4|
|978   |            m32_1      |mux_16x1_31        |    24|
|979   |              m16_0    |mux_8x1_32         |    13|
|980   |                m8_0   |mux_4x1_40         |     8|
|981   |                  m4_0 |mux_2x1_reg_44     |     3|
|982   |                  m4_1 |mux_2x1_reg_45     |     5|
|983   |                m8_1   |mux_4x1_41         |     5|
|984   |                  m4_0 |mux_2x1_reg_42     |     3|
|985   |                  m4_1 |mux_2x1_reg_43     |     2|
|986   |              m16_1    |mux_8x1_33         |    11|
|987   |                m8_0   |mux_4x1_34         |     4|
|988   |                  m4_0 |mux_2x1_reg_38     |     2|
|989   |                  m4_1 |mux_2x1_reg_39     |     2|
|990   |                m8_1   |mux_4x1_35         |     7|
|991   |                  m4_0 |mux_2x1_reg_36     |     3|
|992   |                  m4_1 |mux_2x1_reg_37     |     4|
|993   |          m64_1        |mux_32x1_3         |    49|
|994   |            m32_0      |mux_16x1           |    25|
|995   |              m16_0    |mux_8x1_16         |    13|
|996   |                m8_0   |mux_4x1_24         |     8|
|997   |                  m4_0 |mux_2x1_reg_28     |     3|
|998   |                  m4_1 |mux_2x1_reg_29     |     5|
|999   |                m8_1   |mux_4x1_25         |     5|
|1000  |                  m4_0 |mux_2x1_reg_26     |     3|
|1001  |                  m4_1 |mux_2x1_reg_27     |     2|
|1002  |              m16_1    |mux_8x1_17         |    12|
|1003  |                m8_0   |mux_4x1_18         |     4|
|1004  |                  m4_0 |mux_2x1_reg_22     |     2|
|1005  |                  m4_1 |mux_2x1_reg_23     |     2|
|1006  |                m8_1   |mux_4x1_19         |     8|
|1007  |                  m4_0 |mux_2x1_reg_20     |     3|
|1008  |                  m4_1 |mux_2x1_reg_21     |     5|
|1009  |            m32_1      |mux_16x1_4         |    24|
|1010  |              m16_0    |mux_8x1            |    13|
|1011  |                m8_0   |mux_4x1_10         |     8|
|1012  |                  m4_0 |mux_2x1_reg_14     |     3|
|1013  |                  m4_1 |mux_2x1_reg_15     |     5|
|1014  |                m8_1   |mux_4x1_11         |     5|
|1015  |                  m4_0 |mux_2x1_reg_12     |     3|
|1016  |                  m4_1 |mux_2x1_reg_13     |     2|
|1017  |              m16_1    |mux_8x1_5          |    11|
|1018  |                m8_0   |mux_4x1            |     4|
|1019  |                  m4_0 |mux_2x1_reg_8      |     2|
|1020  |                  m4_1 |mux_2x1_reg_9      |     2|
|1021  |                m8_1   |mux_4x1_6          |     7|
|1022  |                  m4_0 |mux_2x1_reg        |     3|
|1023  |                  m4_1 |mux_2x1_reg_7      |     4|
+------+-----------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 16131 ; free virtual = 312656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 16196 ; free virtual = 312721
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 16198 ; free virtual = 312723
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2882.484 ; gain = 0.000 ; free physical = 19307 ; free virtual = 315848
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.484 ; gain = 0.000 ; free physical = 24400 ; free virtual = 320968
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d4efd7db
INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:57 . Memory (MB): peak = 2882.484 ; gain = 29.109 ; free physical = 24578 ; free virtual = 321150
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/util_temp_io_reg_tc1_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/timing_temp_io_reg_tc1_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2978.152 ; gain = 95.668 ; free physical = 17975 ; free virtual = 314751
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/power_temp_io_reg_tc1_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_reg_tc1/power_temp_io_reg_tc1_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Mar 23 00:01:21 2022...
real 104.93
user 98.42
sys 12.90
