// Seed: 3982518927
module module_0 #(
    parameter id_3 = 32'd25
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  inout wire id_4;
  input wire _id_3;
  input wire id_2;
  input wire id_1;
  wire [-1 'h0 : id_3] id_5;
endmodule
module module_1 #(
    parameter id_3 = 32'd43
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire _id_3;
  inout wire id_2;
  output wire id_1;
  supply1 [id_3 : 1  &  1] id_6 = 1'b0;
  logic id_7;
  assign id_3 = id_3;
  logic id_8;
  wire [1 : -1] id_9 = id_7;
  wire [(  -1 'b0 ) : 1] id_10 = id_2;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_3,
      id_9
  );
endmodule
