Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Mon Jun 13 19:57:10 2022
| Host             : DESKTOP-715IQOV running 64-bit major release  (build 9200)
| Command          : report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
| Design           : Top
| Device           : xc7k160tffg676-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 52.682 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 50.620                           |
| Device Static (W)        | 2.062                            |
| Effective TJA (C/W)      | 1.9                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    11.507 |     7489 |       --- |             --- |
|   LUT as Logic           |    10.103 |     4106 |    101400 |            4.05 |
|   LUT as Distributed RAM |     0.707 |      640 |     35000 |            1.83 |
|   CARRY4                 |     0.306 |      114 |     25350 |            0.45 |
|   F7/F8 Muxes            |     0.229 |      508 |    101400 |            0.50 |
|   Register               |     0.122 |     1786 |    202800 |            0.88 |
|   BUFG                   |     0.040 |        9 |        32 |           28.13 |
|   Others                 |     0.000 |       46 |       --- |             --- |
| Signals                  |    18.965 |     6025 |       --- |             --- |
| Block RAM                |     0.110 |        1 |       325 |            0.31 |
| I/O                      |    20.037 |       49 |       400 |           12.25 |
| Static Power             |     2.062 |          |           |                 |
| Total                    |    52.682 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    32.424 |      30.662 |      1.763 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.891 |       0.783 |      0.108 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     5.298 |       5.297 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.573 |       0.572 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.020 |       0.019 |      0.001 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.072 |       0.010 |      0.062 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| Top                    |    50.620 |
|   U1                   |     0.135 |
|     ctrl               |     0.009 |
|     datapath           |     0.126 |
|       ALU              |     0.084 |
|       Regs             |     0.041 |
|   U10                  |     1.585 |
|     inst               |     1.585 |
|   U11                  |    27.467 |
|     inst__0            |    27.467 |
|       vga_controller   |     5.305 |
|       vga_debugger     |    18.233 |
|       vga_display      |     3.928 |
|   U3                   |     0.110 |
|     U0                 |     0.110 |
|       inst_blk_mem_gen |     0.110 |
|   U4                   |     0.002 |
|     inst               |     0.002 |
|   U5                   |     0.065 |
|     inst               |     0.065 |
|   U6                   |     0.189 |
|     inst               |     0.189 |
|       M2               |     0.166 |
|       SM1              |     0.023 |
|   U7                   |     0.136 |
|     inst               |     0.136 |
|       LED_P2S          |     0.136 |
|   U8                   |     0.342 |
|     inst               |     0.342 |
|   U9                   |     0.123 |
|     inst               |     0.123 |
|   Uclk                 |     0.065 |
|     inst               |     0.065 |
|   p1                   |     0.035 |
|   p2                   |     0.029 |
|   p3                   |     0.029 |
|   p4                   |     0.034 |
+------------------------+-----------+


