Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o J:/lab5/lab5/test/tb_ttt_isim_beh.exe -prj J:/lab5/lab5/test/tb_ttt_beh.prj work.tb_ttt work.glbl 
ISim O.87xd (signature 0x2f00eba5)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "J:/lab5/lab5/test/ttt.v" into library work
Analyzing Verilog file "J:/lab5/lab5/test/tb_ttt.v" into library work
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "J:/lab5/lab5/test/tb_ttt.v" Line 36: Size mismatch in connection of port <o>. Formal port size is 4-bit while actual signal size is 3-bit.
Completed static elaboration
Fuse Memory Usage: 104596 KB
Fuse CPU Usage: 264 ms
Compiling module counter
Compiling module tb_ttt
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable J:/lab5/lab5/test/tb_ttt_isim_beh.exe
Fuse Memory Usage: 109184 KB
Fuse CPU Usage: 311 ms
