library ieee;
use ieee.std_logic_1164.all;

entity Lab1Gates_vhd is
	port(
		A, B, C, D	: in	std_logic;
		X			: out	std_logic);
end Lab1Gates_vhd;

architecture design of Lab1Gates_vhd is
begin
	X <= ((A nor B) and (C nand D));
end design;