<snippet>
	<description>signal std_logic_vector</description>
    <content><![CDATA[
signal ${1:s_data} : std_logic_vector(${2:7} downto 0) := (others=>'0');
]]></content>
    <!-- Optional: Set a tabTrigger to define how to trigger the snippet -->
     <tabTrigger>svector</tabTrigger> 
    <!-- Optional: Set a scope to limit where the snippet will trigger -->
    <scope>source.vhdl</scope>
</snippet>