
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000633                       # Number of seconds simulated
sim_ticks                                   632737000                       # Number of ticks simulated
final_tick                                  632737000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 128566                       # Simulator instruction rate (inst/s)
host_op_rate                                   251474                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               38146059                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448824                       # Number of bytes of host memory used
host_seconds                                    16.59                       # Real time elapsed on the host
sim_insts                                     2132541                       # Number of instructions simulated
sim_ops                                       4171250                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    632737000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          87488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         217408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             304896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        87488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        37888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           37888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          592                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                592                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         138269139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         343599315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             481868454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    138269139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        138269139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       59879539                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             59879539                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       59879539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        138269139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        343599315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            541747993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1432.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000417460750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           85                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           85                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10667                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1325                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4765                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1446                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4765                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1446                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 301184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   89984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  304960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                92544                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     59                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    14                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               39                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     632735000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4765                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1446                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    339.602094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   208.680747                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   332.308914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          336     29.32%     29.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          301     26.27%     55.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          141     12.30%     67.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           70      6.11%     74.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           55      4.80%     78.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           47      4.10%     82.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           28      2.44%     85.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      2.44%     87.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          140     12.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1146                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           85                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.235294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.073516                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     94.736809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             57     67.06%     67.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            13     15.29%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             5      5.88%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            4      4.71%     92.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      1.18%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      2.35%     96.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      1.18%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.18%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      1.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            85                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           85                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.541176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.512655                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.006561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               64     75.29%     75.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.35%     77.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               14     16.47%     94.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      4.71%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            85                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        84416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       216768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        89984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 133414040.904830917716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 342587836.652511239052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 142213905.619554430246                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3397                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1446                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     49897000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    119999000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15287222250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36474.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35324.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10572076.24                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     81658500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               169896000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   23530000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17352.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36102.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       476.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       142.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    481.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    146.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.50                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3869                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1083                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.63                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     101873.29                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5533500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2918355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                20320440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4870260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         33190560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             46439040                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1466400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       116219580                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        26077440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         53450220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              310596525                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            490.877766                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            526671750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2509000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      14040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    204057000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     67912000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      89367750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    254851250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2748900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1430715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13273260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2469060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         33190560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             43581630                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1999200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       119894370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        24693120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         52447740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              295728555                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            467.379899                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            531974000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3510250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      14040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    204726500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     64301000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      83212750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    262946500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    632737000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  202004                       # Number of BP lookups
system.cpu.branchPred.condPredicted            202004                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8265                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               156266                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   24684                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                487                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          156266                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              84821                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            71445                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4219                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    632737000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      818014                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      136105                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1507                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           122                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    632737000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    632737000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      240365                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           222                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       632737000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1265475                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             279178                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2401956                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      202004                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             109505                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        897619                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16808                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   85                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           594                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           88                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    240252                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2616                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1185994                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.938194                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.663462                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   490514     41.36%     41.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5506      0.46%     41.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    44510      3.75%     45.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    47272      3.99%     49.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    21052      1.78%     51.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    67388      5.68%     57.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14501      1.22%     58.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    35830      3.02%     61.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   459421     38.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1185994                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.159627                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.898067                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   257920                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                250774                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    653461                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 15435                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8404                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4591819                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8404                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   266791                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  140531                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5007                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    658125                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                107136                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4555570                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3509                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11386                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  15045                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  76285                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5167556                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10014984                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4180048                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3639086                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4697086                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   470470                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                153                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            111                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     66809                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               813760                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              140996                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             40037                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            10829                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4489901                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 224                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4390228                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3736                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          318874                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       457305                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            160                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1185994                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.701729                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.823110                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              291601     24.59%     24.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               54394      4.59%     29.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               99302      8.37%     37.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               95623      8.06%     45.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              144357     12.17%     57.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              130007     10.96%     68.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              123967     10.45%     79.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               94848      8.00%     87.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              151895     12.81%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1185994                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   18144     10.68%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    55      0.03%     10.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     10.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     10.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     10.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     10.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     10.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     10.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     10.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     10.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     10.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      0.01%     10.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     10.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      9      0.01%     10.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   141      0.08%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             77084     45.36%     56.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     56.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     56.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     56.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     56.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     56.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            64662     38.05%     94.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     94.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     94.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     94.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     94.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     94.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     94.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     94.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     94.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     94.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     94.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1198      0.70%     94.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   690      0.41%     95.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              7895      4.65%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               49      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7978      0.18%      0.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1884044     42.91%     43.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10064      0.23%     43.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1594      0.04%     43.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              551728     12.57%     55.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     55.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  723      0.02%     55.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21486      0.49%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1750      0.04%     56.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              380937      8.68%     65.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                704      0.02%     65.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317504      7.23%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7514      0.17%     72.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      5.92%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               258799      5.89%     84.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              101311      2.31%     86.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          548392     12.49%     99.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35636      0.81%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4390228                       # Type of FU issued
system.cpu.iq.rate                           3.469233                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      169939                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.038708                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4701828                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2155647                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1719198                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5438297                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2653424                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2637378                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1755759                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2796430                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           109337                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        44449                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9726                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2504                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           494                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8404                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   94702                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7227                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4490125                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1115                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                813760                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               140996                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                147                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    671                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6116                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             74                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2556                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8162                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10718                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4373033                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                802880                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             17195                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       938978                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   156620                       # Number of branches executed
system.cpu.iew.exec_stores                     136098                       # Number of stores executed
system.cpu.iew.exec_rate                     3.455646                       # Inst execution rate
system.cpu.iew.wb_sent                        4361678                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4356576                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2869466                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4501995                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.442641                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.637377                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          318896                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8346                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1138110                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.665068                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.153914                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       305236     26.82%     26.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       108950      9.57%     36.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       105192      9.24%     45.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        53801      4.73%     50.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       116181     10.21%     60.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        58933      5.18%     65.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        62811      5.52%     71.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        61790      5.43%     76.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       265216     23.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1138110                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2132541                       # Number of instructions committed
system.cpu.commit.committedOps                4171250                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900581                       # Number of memory references committed
system.cpu.commit.loads                        769311                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     142375                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2632862                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2113398                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4691      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1715952     41.14%     41.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.24%     41.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.19%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20745      0.50%     55.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.13%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.61%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.18%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.23%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225573      5.41%     83.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.30%     86.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.04%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4171250                       # Class of committed instruction
system.cpu.commit.bw_lim_events                265216                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5363040                       # The number of ROB reads
system.cpu.rob.rob_writes                     9028652                       # The number of ROB writes
system.cpu.timesIdled                             783                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           79481                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2132541                       # Number of Instructions Simulated
system.cpu.committedOps                       4171250                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.593412                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.593412                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.685170                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.685170                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3859993                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1473043                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3626273                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2601260                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    682201                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   840401                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1263191                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    632737000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1600.400374                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              151163                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1405                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            107.589324                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1600.400374                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.781445                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.781445                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1992                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1956                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1674453                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1674453                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    632737000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       689757                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          689757                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       130259                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130259                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       820016                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           820016                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       820016                       # number of overall hits
system.cpu.dcache.overall_hits::total          820016                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14498                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14498                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1014                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1014                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15512                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15512                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15512                       # number of overall misses
system.cpu.dcache.overall_misses::total         15512                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    786347000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    786347000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     68207999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     68207999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    854554999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    854554999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    854554999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    854554999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       704255                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       704255                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       835528                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       835528                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       835528                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       835528                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020586                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007724                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007724                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.018566                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018566                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.018566                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018566                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54238.308732                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54238.308732                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67266.271203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67266.271203                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55089.930312                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55089.930312                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55089.930312                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55089.930312                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13410                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          530                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               180                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    74.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          106                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          592                       # number of writebacks
system.cpu.dcache.writebacks::total               592                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12112                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12112                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12115                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12115                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12115                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12115                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2386                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2386                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1011                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1011                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3397                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3397                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    160427500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    160427500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     67052999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     67052999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    227480499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    227480499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    227480499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    227480499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003388                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003388                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007702                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007702                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004066                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004066                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004066                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004066                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67237.007544                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67237.007544                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66323.441147                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66323.441147                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66965.115985                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66965.115985                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66965.115985                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66965.115985                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1405                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    632737000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           488.173952                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              118072                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               855                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            138.095906                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   488.173952                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.953465                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.953465                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            481871                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           481871                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    632737000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       238430                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          238430                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       238430                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           238430                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       238430                       # number of overall hits
system.cpu.icache.overall_hits::total          238430                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1822                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1822                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1822                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1822                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1822                       # number of overall misses
system.cpu.icache.overall_misses::total          1822                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    118936500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    118936500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    118936500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    118936500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    118936500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    118936500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       240252                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       240252                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       240252                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       240252                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       240252                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       240252                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007584                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007584                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007584                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007584                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007584                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007584                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65277.991218                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65277.991218                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65277.991218                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65277.991218                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65277.991218                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65277.991218                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          260                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          855                       # number of writebacks
system.cpu.icache.writebacks::total               855                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          454                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          454                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          454                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          454                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          454                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          454                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1368                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1368                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1368                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1368                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1368                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1368                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     93619000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     93619000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     93619000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     93619000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     93619000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     93619000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005694                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005694                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005694                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005694                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005694                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005694                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68434.941520                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68434.941520                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68434.941520                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68434.941520                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68434.941520                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68434.941520                       # average overall mshr miss latency
system.cpu.icache.replacements                    855                       # number of replacements
system.membus.snoop_filter.tot_requests          7025                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2261                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    632737000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3753                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          592                       # Transaction distribution
system.membus.trans_dist::WritebackClean          855                       # Transaction distribution
system.membus.trans_dist::CleanEvict              813                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1011                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1011                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1368                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2386                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         8199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         8199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11789                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       142208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       142208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       255296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       255296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  397504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4765                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001679                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040944                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4757     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4765                       # Request fanout histogram
system.membus.reqLayer2.occupancy            13667000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7252498                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           17933000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
