// Seed: 1090961542
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  assign module_1.id_4 = 0;
  output wire id_1;
  assign id_2 = id_3;
  initial if (1 && -1) deassign id_3[-1];
endmodule
module module_1 #(
    parameter id_1 = 32'd17
) (
    _id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire _id_1;
  supply1 id_4 = 1'b0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  struct packed {logic [-1 : 1] id_5;} [id_1 : 1] id_6;
  ;
  wire id_7;
endmodule
