$date
	Wed Jul 31 09:38:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ex2_tb $end
$var wire 1 ! f $end
$var reg 1 " x1 $end
$var reg 1 # x2 $end
$var reg 1 $ x3 $end
$scope module hey $end
$var wire 1 ! f $end
$var wire 1 % g $end
$var wire 1 & h $end
$var wire 1 ' k $end
$var wire 1 " x1 $end
$var wire 1 ( x2 $end
$var wire 1 ) x3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
z(
z'
0&
0%
0$
0#
0"
0!
$end
#20
x!
x&
x)
1$
#40
0$
x)
1#
#60
1)
1$
#80
0&
x%
0$
0)
0#
1"
#100
x&
x)
1$
#120
0$
x)
1#
#140
1)
1$
#160
