// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_61,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_60,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_59,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_58,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_57,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_56,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_55,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_54,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_53,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_52,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_51,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_50,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_49,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_48,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_47,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_46,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_45,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_44,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_43,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_42,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_41,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_40,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_39,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_38,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_37,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_36,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_35,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_34,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_33,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_32,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_31,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_30,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_29,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_28,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_27,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_26,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_25,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_24,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_23,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_22,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_21,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_20,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_19,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_18,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_17,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_16,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_15,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_14,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_13,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_12,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_11,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_10,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_9,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_8,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_7,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_6,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_5,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_4,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_3,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_2,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_1,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_61;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_60;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_59;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_58;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_57;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_56;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_55;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_54;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_53;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_52;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_51;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_50;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_49;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_48;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_47;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_46;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_45;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_44;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_43;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_42;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_41;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_40;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_39;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_38;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_37;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_36;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_35;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_34;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_33;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_32;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_31;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_30;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_29;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_28;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_27;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_26;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_25;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_24;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_23;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_22;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_21;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_20;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_19;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_18;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_17;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_16;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_15;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_14;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_13;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_12;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_11;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_10;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_9;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_8;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_7;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_6;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_5;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_4;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_3;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_2;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_1;
input  [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;
output  [7:0] ap_return_3;
output  [7:0] ap_return_4;
output  [7:0] ap_return_5;
output  [7:0] ap_return_6;
output  [7:0] ap_return_7;
output  [7:0] ap_return_8;
output  [7:0] ap_return_9;
output  [7:0] ap_return_10;
output  [7:0] ap_return_11;
output  [7:0] ap_return_12;
output  [7:0] ap_return_13;
output  [7:0] ap_return_14;
output  [7:0] ap_return_15;

reg ap_idle;
reg[7:0] ap_return_0;
reg[7:0] ap_return_1;
reg[7:0] ap_return_2;
reg[7:0] ap_return_3;
reg[7:0] ap_return_4;
reg[7:0] ap_return_5;
reg[7:0] ap_return_6;
reg[7:0] ap_return_7;
reg[7:0] ap_return_8;
reg[7:0] ap_return_9;
reg[7:0] ap_return_10;
reg[7:0] ap_return_11;
reg[7:0] ap_return_12;
reg[7:0] ap_return_13;
reg[7:0] ap_return_14;
reg[7:0] ap_return_15;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln124_fu_2875_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [7:0] outidx_2_address0;
reg    outidx_2_ce0;
wire   [0:0] outidx_2_q0;
wire   [10:0] w6_V_address0;
reg    w6_V_ce0;
wire   [6:0] w6_V_q0;
wire   [10:0] w6_V_address1;
reg    w6_V_ce1;
wire   [6:0] w6_V_q1;
wire   [10:0] w6_V_address2;
reg    w6_V_ce2;
wire   [6:0] w6_V_q2;
wire   [10:0] w6_V_address3;
reg    w6_V_ce3;
wire   [6:0] w6_V_q3;
wire   [10:0] w6_V_address4;
reg    w6_V_ce4;
wire   [6:0] w6_V_q4;
wire   [10:0] w6_V_address5;
reg    w6_V_ce5;
wire   [6:0] w6_V_q5;
wire   [10:0] w6_V_address6;
reg    w6_V_ce6;
wire   [6:0] w6_V_q6;
wire   [10:0] w6_V_address7;
reg    w6_V_ce7;
wire   [6:0] w6_V_q7;
reg   [0:0] do_init_reg_344;
wire    ap_block_pp0_stage0_11001;
reg   [7:0] ir83_reg_359;
reg   [6:0] in_index84_reg_1380;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_433_reg_1394;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_434_reg_1406;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_435_reg_1418;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_436_reg_1430;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_437_reg_1442;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_438_reg_1454;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_439_reg_1466;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_440_reg_1478;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_441_reg_1490;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_442_reg_1502;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_443_reg_1514;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_444_reg_1526;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_445_reg_1538;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_446_reg_1550;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_447_reg_1562;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_448_reg_1574;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_449_reg_1586;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_450_reg_1598;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_451_reg_1610;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_452_reg_1622;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_453_reg_1634;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_454_reg_1646;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_455_reg_1658;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_456_reg_1670;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_457_reg_1682;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_458_reg_1694;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_459_reg_1706;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_460_reg_1718;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_461_reg_1730;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_462_reg_1742;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_463_reg_1754;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_464_reg_1766;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_465_reg_1778;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_466_reg_1790;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_467_reg_1802;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_468_reg_1814;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_469_reg_1826;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_470_reg_1838;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_471_reg_1850;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_472_reg_1862;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_473_reg_1874;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_474_reg_1886;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_475_reg_1898;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_476_reg_1910;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_477_reg_1922;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_478_reg_1934;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_479_reg_1946;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_480_reg_1958;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_481_reg_1970;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_482_reg_1982;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_483_reg_1994;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_484_reg_2006;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_485_reg_2018;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_486_reg_2030;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_487_reg_2042;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_488_reg_2054;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_489_reg_2066;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_490_reg_2078;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_491_reg_2090;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_492_reg_2102;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_493_reg_2114;
reg   [7:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_494_reg_2126;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37_reg_2138;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38_reg_2150;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39_reg_2162;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_reg_2174;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_reg_2186;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_reg_2198;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_reg_2210;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_reg_2222;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_reg_2234;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_reg_2246;
reg   [7:0] acc_V82_reg_2258;
reg   [7:0] acc_V_180_reg_2272;
reg   [7:0] acc_V_278_reg_2286;
reg   [7:0] acc_V_376_reg_2300;
reg   [7:0] acc_V_474_reg_2314;
reg   [7:0] acc_V_572_reg_2328;
reg   [7:0] acc_V_670_reg_2342;
reg   [7:0] acc_V_768_reg_2356;
reg   [7:0] acc_V_866_reg_2370;
reg   [7:0] acc_V_964_reg_2384;
reg   [7:0] acc_V_1062_reg_2398;
reg   [7:0] acc_V_1160_reg_2412;
reg   [7:0] acc_V_1258_reg_2426;
reg   [7:0] acc_V_1356_reg_2440;
reg   [7:0] acc_V_1454_reg_2454;
reg   [7:0] acc_V_1552_reg_2468;
reg   [0:0] ap_phi_mux_do_init_phi_fu_347_p6;
wire   [7:0] ir_fu_2869_p2;
reg   [7:0] ir_reg_4327;
reg   [0:0] icmp_ln124_reg_4332;
reg   [0:0] icmp_ln124_reg_4332_pp0_iter1_reg;
reg   [0:0] out_index_reg_4336;
wire   [7:0] a_V_fu_2881_p74;
reg   [7:0] a_V_reg_4380;
reg  signed [6:0] w_V_reg_4385;
reg  signed [6:0] w_V_1_reg_4390;
reg  signed [6:0] w_V_2_reg_4395;
reg  signed [6:0] w_V_3_reg_4400;
reg  signed [6:0] w_V_4_reg_4405;
reg  signed [6:0] w_V_5_reg_4410;
reg  signed [6:0] w_V_6_reg_4415;
reg  signed [6:0] w_V_7_reg_4420;
wire   [6:0] in_index_fu_3043_p3;
reg   [6:0] in_index_reg_4425;
wire   [7:0] acc_V_40_fu_3136_p3;
wire   [7:0] acc_V_39_fu_3143_p3;
wire   [7:0] acc_V_42_fu_3232_p3;
wire   [7:0] acc_V_41_fu_3239_p3;
wire   [7:0] acc_V_44_fu_3328_p3;
wire   [7:0] acc_V_43_fu_3335_p3;
wire   [7:0] acc_V_46_fu_3424_p3;
wire   [7:0] acc_V_45_fu_3431_p3;
wire   [7:0] acc_V_48_fu_3520_p3;
wire   [7:0] acc_V_47_fu_3527_p3;
wire   [7:0] acc_V_50_fu_3616_p3;
wire   [7:0] acc_V_49_fu_3623_p3;
wire   [7:0] acc_V_52_fu_3712_p3;
wire   [7:0] acc_V_51_fu_3719_p3;
wire   [7:0] acc_V_54_fu_3808_p3;
wire   [7:0] acc_V_53_fu_3815_p3;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [7:0] ap_phi_mux_ir83_phi_fu_362_p6;
reg   [6:0] ap_phi_mux_in_index84_phi_fu_1384_p6;
reg    ap_loop_init_pp0_iter1_reg;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_433_phi_fu_1398_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_433_reg_1394;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_433_reg_1394;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_434_phi_fu_1410_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_434_reg_1406;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_434_reg_1406;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_435_phi_fu_1422_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_435_reg_1418;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_435_reg_1418;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_436_phi_fu_1434_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_436_reg_1430;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_436_reg_1430;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_437_phi_fu_1446_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_437_reg_1442;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_437_reg_1442;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_438_phi_fu_1458_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_438_reg_1454;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_438_reg_1454;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_439_phi_fu_1470_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_439_reg_1466;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_439_reg_1466;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_440_phi_fu_1482_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_440_reg_1478;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_440_reg_1478;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_441_phi_fu_1494_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_441_reg_1490;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_441_reg_1490;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_442_phi_fu_1506_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_442_reg_1502;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_442_reg_1502;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_443_phi_fu_1518_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_443_reg_1514;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_443_reg_1514;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_444_phi_fu_1530_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_444_reg_1526;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_444_reg_1526;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_445_phi_fu_1542_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_445_reg_1538;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_445_reg_1538;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_446_phi_fu_1554_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_446_reg_1550;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_446_reg_1550;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_447_phi_fu_1566_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_447_reg_1562;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_447_reg_1562;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_448_phi_fu_1578_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_448_reg_1574;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_448_reg_1574;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_449_phi_fu_1590_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_449_reg_1586;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_449_reg_1586;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_450_phi_fu_1602_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_450_reg_1598;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_450_reg_1598;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_451_phi_fu_1614_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_451_reg_1610;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_451_reg_1610;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_452_phi_fu_1626_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_452_reg_1622;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_452_reg_1622;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_453_phi_fu_1638_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_453_reg_1634;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_453_reg_1634;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_454_phi_fu_1650_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_454_reg_1646;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_454_reg_1646;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_455_phi_fu_1662_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_455_reg_1658;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_455_reg_1658;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_456_phi_fu_1674_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_456_reg_1670;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_456_reg_1670;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_457_phi_fu_1686_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_457_reg_1682;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_457_reg_1682;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_458_phi_fu_1698_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_458_reg_1694;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_458_reg_1694;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_459_phi_fu_1710_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_459_reg_1706;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_459_reg_1706;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_460_phi_fu_1722_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_460_reg_1718;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_460_reg_1718;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_461_phi_fu_1734_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_461_reg_1730;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_461_reg_1730;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_462_phi_fu_1746_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_462_reg_1742;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_462_reg_1742;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_463_phi_fu_1758_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_463_reg_1754;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_463_reg_1754;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_464_phi_fu_1770_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_464_reg_1766;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_464_reg_1766;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_465_phi_fu_1782_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_465_reg_1778;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_465_reg_1778;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_466_phi_fu_1794_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_466_reg_1790;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_466_reg_1790;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_467_phi_fu_1806_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_467_reg_1802;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_467_reg_1802;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_468_phi_fu_1818_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_468_reg_1814;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_468_reg_1814;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_469_phi_fu_1830_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_469_reg_1826;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_469_reg_1826;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_470_phi_fu_1842_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_470_reg_1838;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_470_reg_1838;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_471_phi_fu_1854_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_471_reg_1850;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_471_reg_1850;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_472_phi_fu_1866_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_472_reg_1862;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_472_reg_1862;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_473_phi_fu_1878_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_473_reg_1874;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_473_reg_1874;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_474_phi_fu_1890_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_474_reg_1886;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_474_reg_1886;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_475_phi_fu_1902_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_475_reg_1898;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_475_reg_1898;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_476_phi_fu_1914_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_476_reg_1910;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_476_reg_1910;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_477_phi_fu_1926_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_477_reg_1922;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_477_reg_1922;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_478_phi_fu_1938_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_478_reg_1934;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_478_reg_1934;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_479_phi_fu_1950_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_479_reg_1946;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_479_reg_1946;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_480_phi_fu_1962_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_480_reg_1958;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_480_reg_1958;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_481_phi_fu_1974_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_481_reg_1970;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_481_reg_1970;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_482_phi_fu_1986_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_482_reg_1982;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_482_reg_1982;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_483_phi_fu_1998_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_483_reg_1994;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_483_reg_1994;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_484_phi_fu_2010_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_484_reg_2006;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_484_reg_2006;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_485_phi_fu_2022_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_485_reg_2018;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_485_reg_2018;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_486_phi_fu_2034_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_486_reg_2030;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_486_reg_2030;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_487_phi_fu_2046_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_487_reg_2042;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_487_reg_2042;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_488_phi_fu_2058_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_488_reg_2054;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_488_reg_2054;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_489_phi_fu_2070_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_489_reg_2066;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_489_reg_2066;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_490_phi_fu_2082_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_490_reg_2078;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_490_reg_2078;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_491_phi_fu_2094_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_491_reg_2090;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_491_reg_2090;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_492_phi_fu_2106_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_492_reg_2102;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_492_reg_2102;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_493_phi_fu_2118_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_493_reg_2114;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_493_reg_2114;
reg   [7:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_494_phi_fu_2130_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_494_reg_2126;
reg   [7:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_494_reg_2126;
reg   [7:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37_phi_fu_2142_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37_reg_2138;
reg   [7:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37_reg_2138;
reg   [7:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38_phi_fu_2154_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38_reg_2150;
reg   [7:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38_reg_2150;
reg   [7:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39_phi_fu_2166_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39_reg_2162;
reg   [7:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39_reg_2162;
reg   [7:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_phi_fu_2178_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_reg_2174;
reg   [7:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_reg_2174;
reg   [7:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_phi_fu_2190_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_reg_2186;
reg   [7:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_reg_2186;
reg   [7:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_phi_fu_2202_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_reg_2198;
reg   [7:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_reg_2198;
reg   [7:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_phi_fu_2214_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_reg_2210;
reg   [7:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_reg_2210;
reg   [7:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_phi_fu_2226_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_reg_2222;
reg   [7:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_reg_2222;
reg   [7:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_phi_fu_2238_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_reg_2234;
reg   [7:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_reg_2234;
reg   [7:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_phi_fu_2250_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_reg_2246;
reg   [7:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_reg_2246;
reg   [7:0] ap_phi_mux_acc_V82_phi_fu_2262_p6;
reg    ap_loop_init_pp0_iter2_reg;
reg   [7:0] ap_phi_mux_acc_V_180_phi_fu_2276_p6;
reg   [7:0] ap_phi_mux_acc_V_278_phi_fu_2290_p6;
reg   [7:0] ap_phi_mux_acc_V_376_phi_fu_2304_p6;
reg   [7:0] ap_phi_mux_acc_V_474_phi_fu_2318_p6;
reg   [7:0] ap_phi_mux_acc_V_572_phi_fu_2332_p6;
reg   [7:0] ap_phi_mux_acc_V_670_phi_fu_2346_p6;
reg   [7:0] ap_phi_mux_acc_V_768_phi_fu_2360_p6;
reg   [7:0] ap_phi_mux_acc_V_866_phi_fu_2374_p6;
reg   [7:0] ap_phi_mux_acc_V_964_phi_fu_2388_p6;
reg   [7:0] ap_phi_mux_acc_V_1062_phi_fu_2402_p6;
reg   [7:0] ap_phi_mux_acc_V_1160_phi_fu_2416_p6;
reg   [7:0] ap_phi_mux_acc_V_1258_phi_fu_2430_p6;
reg   [7:0] ap_phi_mux_acc_V_1356_phi_fu_2444_p6;
reg   [7:0] ap_phi_mux_acc_V_1454_phi_fu_2458_p6;
reg   [7:0] ap_phi_mux_acc_V_1552_phi_fu_2472_p6;
wire   [63:0] zext_ln124_fu_2770_p1;
wire   [63:0] p_cast_i_fu_2794_p1;
wire   [63:0] p_cast4_i_fu_2805_p1;
wire   [63:0] p_cast5_i_fu_2816_p1;
wire   [63:0] p_cast6_i_fu_2827_p1;
wire   [63:0] p_cast7_i_fu_2838_p1;
wire   [63:0] p_cast8_cast_i_cast_cast_cast_cast_fu_2853_p1;
wire   [63:0] p_cast9_i_fu_2864_p1;
wire   [8:0] zext_ln124_3_fu_2784_p1;
wire   [8:0] empty_47_fu_2788_p2;
wire   [8:0] empty_48_fu_2799_p2;
wire   [9:0] zext_ln124_2_fu_2780_p1;
wire   [9:0] empty_49_fu_2810_p2;
wire   [9:0] empty_50_fu_2821_p2;
wire   [9:0] empty_51_fu_2832_p2;
wire   [8:0] empty_52_fu_2843_p2;
wire  signed [9:0] p_cast8_cast_i_cast_cast_cast_fu_2849_p1;
wire   [10:0] zext_ln124_1_fu_2776_p1;
wire   [10:0] empty_53_fu_2858_p2;
wire   [6:0] in_index_1_fu_3031_p2;
wire   [0:0] icmp_ln141_fu_3037_p2;
wire  signed [7:0] mul_ln1270_fu_3057_p0;
wire  signed [12:0] sext_ln1273_1_fu_3054_p1;
wire   [12:0] mul_ln1270_fu_3057_p2;
wire  signed [7:0] lhs_fu_3073_p3;
wire  signed [7:0] rhs_fu_3063_p4;
wire  signed [8:0] sext_ln813_fu_3080_p1;
wire  signed [8:0] sext_ln813_1_fu_3084_p1;
wire   [8:0] sub_ln1420_fu_3088_p2;
wire   [0:0] icmp_ln1420_fu_3094_p2;
wire   [7:0] select_ln808_fu_3100_p3;
wire   [7:0] select_ln808_1_fu_3107_p3;
wire   [7:0] acc_V_18_fu_3130_p2;
wire   [7:0] acc_V_17_fu_3114_p3;
wire   [7:0] acc_V_16_fu_3122_p3;
wire  signed [7:0] mul_ln1270_1_fu_3153_p0;
wire   [12:0] mul_ln1270_1_fu_3153_p2;
wire  signed [7:0] lhs_1_fu_3169_p3;
wire  signed [7:0] rhs_1_fu_3159_p4;
wire  signed [8:0] sext_ln813_2_fu_3176_p1;
wire  signed [8:0] sext_ln813_3_fu_3180_p1;
wire   [8:0] sub_ln1420_1_fu_3184_p2;
wire   [0:0] icmp_ln1420_1_fu_3190_p2;
wire   [7:0] select_ln808_2_fu_3196_p3;
wire   [7:0] select_ln808_3_fu_3203_p3;
wire   [7:0] acc_V_20_fu_3226_p2;
wire   [7:0] acc_V_19_fu_3210_p3;
wire   [7:0] acc_V_fu_3218_p3;
wire  signed [7:0] mul_ln1270_2_fu_3249_p0;
wire   [12:0] mul_ln1270_2_fu_3249_p2;
wire  signed [7:0] lhs_2_fu_3265_p3;
wire  signed [7:0] rhs_2_fu_3255_p4;
wire  signed [8:0] sext_ln813_4_fu_3272_p1;
wire  signed [8:0] sext_ln813_5_fu_3276_p1;
wire   [8:0] sub_ln1420_2_fu_3280_p2;
wire   [0:0] icmp_ln1420_2_fu_3286_p2;
wire   [7:0] select_ln808_4_fu_3292_p3;
wire   [7:0] select_ln808_5_fu_3299_p3;
wire   [7:0] acc_V_23_fu_3322_p2;
wire   [7:0] acc_V_22_fu_3306_p3;
wire   [7:0] acc_V_21_fu_3314_p3;
wire  signed [7:0] mul_ln1270_3_fu_3345_p0;
wire   [12:0] mul_ln1270_3_fu_3345_p2;
wire  signed [7:0] lhs_3_fu_3361_p3;
wire  signed [7:0] rhs_3_fu_3351_p4;
wire  signed [8:0] sext_ln813_6_fu_3368_p1;
wire  signed [8:0] sext_ln813_7_fu_3372_p1;
wire   [8:0] sub_ln1420_3_fu_3376_p2;
wire   [0:0] icmp_ln1420_3_fu_3382_p2;
wire   [7:0] select_ln808_6_fu_3388_p3;
wire   [7:0] select_ln808_7_fu_3395_p3;
wire   [7:0] acc_V_26_fu_3418_p2;
wire   [7:0] acc_V_25_fu_3402_p3;
wire   [7:0] acc_V_24_fu_3410_p3;
wire  signed [7:0] mul_ln1270_4_fu_3441_p0;
wire   [12:0] mul_ln1270_4_fu_3441_p2;
wire  signed [7:0] lhs_4_fu_3457_p3;
wire  signed [7:0] rhs_4_fu_3447_p4;
wire  signed [8:0] sext_ln813_8_fu_3464_p1;
wire  signed [8:0] sext_ln813_9_fu_3468_p1;
wire   [8:0] sub_ln1420_4_fu_3472_p2;
wire   [0:0] icmp_ln1420_4_fu_3478_p2;
wire   [7:0] select_ln808_8_fu_3484_p3;
wire   [7:0] select_ln808_9_fu_3491_p3;
wire   [7:0] acc_V_29_fu_3514_p2;
wire   [7:0] acc_V_28_fu_3498_p3;
wire   [7:0] acc_V_27_fu_3506_p3;
wire  signed [7:0] mul_ln1270_5_fu_3537_p0;
wire   [12:0] mul_ln1270_5_fu_3537_p2;
wire  signed [7:0] lhs_5_fu_3553_p3;
wire  signed [7:0] rhs_5_fu_3543_p4;
wire  signed [8:0] sext_ln813_10_fu_3560_p1;
wire  signed [8:0] sext_ln813_11_fu_3564_p1;
wire   [8:0] sub_ln1420_5_fu_3568_p2;
wire   [0:0] icmp_ln1420_5_fu_3574_p2;
wire   [7:0] select_ln808_10_fu_3580_p3;
wire   [7:0] select_ln808_11_fu_3587_p3;
wire   [7:0] acc_V_32_fu_3610_p2;
wire   [7:0] acc_V_31_fu_3594_p3;
wire   [7:0] acc_V_30_fu_3602_p3;
wire  signed [7:0] mul_ln1270_6_fu_3633_p0;
wire   [12:0] mul_ln1270_6_fu_3633_p2;
wire  signed [7:0] lhs_6_fu_3649_p3;
wire  signed [7:0] rhs_6_fu_3639_p4;
wire  signed [8:0] sext_ln813_12_fu_3656_p1;
wire  signed [8:0] sext_ln813_13_fu_3660_p1;
wire   [8:0] sub_ln1420_6_fu_3664_p2;
wire   [0:0] icmp_ln1420_6_fu_3670_p2;
wire   [7:0] select_ln808_12_fu_3676_p3;
wire   [7:0] select_ln808_13_fu_3683_p3;
wire   [7:0] acc_V_35_fu_3706_p2;
wire   [7:0] acc_V_34_fu_3690_p3;
wire   [7:0] acc_V_33_fu_3698_p3;
wire  signed [7:0] mul_ln1270_7_fu_3729_p0;
wire   [12:0] mul_ln1270_7_fu_3729_p2;
wire  signed [7:0] lhs_7_fu_3745_p3;
wire  signed [7:0] rhs_7_fu_3735_p4;
wire  signed [8:0] sext_ln813_14_fu_3752_p1;
wire  signed [8:0] sext_ln813_15_fu_3756_p1;
wire   [8:0] sub_ln1420_7_fu_3760_p2;
wire   [0:0] icmp_ln1420_7_fu_3766_p2;
wire   [7:0] select_ln808_14_fu_3772_p3;
wire   [7:0] select_ln808_15_fu_3779_p3;
wire   [7:0] acc_V_38_fu_3802_p2;
wire   [7:0] acc_V_37_fu_3786_p3;
wire   [7:0] acc_V_36_fu_3794_p3;
reg   [7:0] ap_return_0_preg;
reg   [7:0] ap_return_1_preg;
reg   [7:0] ap_return_2_preg;
reg   [7:0] ap_return_3_preg;
reg   [7:0] ap_return_4_preg;
reg   [7:0] ap_return_5_preg;
reg   [7:0] ap_return_6_preg;
reg   [7:0] ap_return_7_preg;
reg   [7:0] ap_return_8_preg;
reg   [7:0] ap_return_9_preg;
reg   [7:0] ap_return_10_preg;
reg   [7:0] ap_return_11_preg;
reg   [7:0] ap_return_12_preg;
reg   [7:0] ap_return_13_preg;
reg   [7:0] ap_return_14_preg;
reg   [7:0] ap_return_15_preg;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_679;
reg    ap_condition_689;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_return_0_preg = 8'd0;
#0 ap_return_1_preg = 8'd0;
#0 ap_return_2_preg = 8'd0;
#0 ap_return_3_preg = 8'd0;
#0 ap_return_4_preg = 8'd0;
#0 ap_return_5_preg = 8'd0;
#0 ap_return_6_preg = 8'd0;
#0 ap_return_7_preg = 8'd0;
#0 ap_return_8_preg = 8'd0;
#0 ap_return_9_preg = 8'd0;
#0 ap_return_10_preg = 8'd0;
#0 ap_return_11_preg = 8'd0;
#0 ap_return_12_preg = 8'd0;
#0 ap_return_13_preg = 8'd0;
#0 ap_return_14_preg = 8'd0;
#0 ap_return_15_preg = 8'd0;
#0 ap_done_reg = 1'b0;
end

myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_outidx_2_Thq #(
    .DataWidth( 1 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
outidx_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outidx_2_address0),
    .ce0(outidx_2_ce0),
    .q0(outidx_2_q0)
);

myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_V_ROM_UhA #(
    .DataWidth( 7 ),
    .AddressRange( 1152 ),
    .AddressWidth( 11 ))
w6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w6_V_address0),
    .ce0(w6_V_ce0),
    .q0(w6_V_q0),
    .address1(w6_V_address1),
    .ce1(w6_V_ce1),
    .q1(w6_V_q1),
    .address2(w6_V_address2),
    .ce2(w6_V_ce2),
    .q2(w6_V_q2),
    .address3(w6_V_address3),
    .ce3(w6_V_ce3),
    .q3(w6_V_q3),
    .address4(w6_V_address4),
    .ce4(w6_V_ce4),
    .q4(w6_V_q4),
    .address5(w6_V_address5),
    .ce5(w6_V_ce5),
    .q5(w6_V_q5),
    .address6(w6_V_address6),
    .ce6(w6_V_ce6),
    .q6(w6_V_q6),
    .address7(w6_V_address7),
    .ce7(w6_V_ce7),
    .q7(w6_V_q7)
);

myproject_mux_727_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 8 ),
    .din18_WIDTH( 8 ),
    .din19_WIDTH( 8 ),
    .din20_WIDTH( 8 ),
    .din21_WIDTH( 8 ),
    .din22_WIDTH( 8 ),
    .din23_WIDTH( 8 ),
    .din24_WIDTH( 8 ),
    .din25_WIDTH( 8 ),
    .din26_WIDTH( 8 ),
    .din27_WIDTH( 8 ),
    .din28_WIDTH( 8 ),
    .din29_WIDTH( 8 ),
    .din30_WIDTH( 8 ),
    .din31_WIDTH( 8 ),
    .din32_WIDTH( 8 ),
    .din33_WIDTH( 8 ),
    .din34_WIDTH( 8 ),
    .din35_WIDTH( 8 ),
    .din36_WIDTH( 8 ),
    .din37_WIDTH( 8 ),
    .din38_WIDTH( 8 ),
    .din39_WIDTH( 8 ),
    .din40_WIDTH( 8 ),
    .din41_WIDTH( 8 ),
    .din42_WIDTH( 8 ),
    .din43_WIDTH( 8 ),
    .din44_WIDTH( 8 ),
    .din45_WIDTH( 8 ),
    .din46_WIDTH( 8 ),
    .din47_WIDTH( 8 ),
    .din48_WIDTH( 8 ),
    .din49_WIDTH( 8 ),
    .din50_WIDTH( 8 ),
    .din51_WIDTH( 8 ),
    .din52_WIDTH( 8 ),
    .din53_WIDTH( 8 ),
    .din54_WIDTH( 8 ),
    .din55_WIDTH( 8 ),
    .din56_WIDTH( 8 ),
    .din57_WIDTH( 8 ),
    .din58_WIDTH( 8 ),
    .din59_WIDTH( 8 ),
    .din60_WIDTH( 8 ),
    .din61_WIDTH( 8 ),
    .din62_WIDTH( 8 ),
    .din63_WIDTH( 8 ),
    .din64_WIDTH( 8 ),
    .din65_WIDTH( 8 ),
    .din66_WIDTH( 8 ),
    .din67_WIDTH( 8 ),
    .din68_WIDTH( 8 ),
    .din69_WIDTH( 8 ),
    .din70_WIDTH( 8 ),
    .din71_WIDTH( 8 ),
    .din72_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
mux_727_8_1_1_U122(
    .din0(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_phi_fu_2250_p4),
    .din1(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_phi_fu_2238_p4),
    .din2(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_phi_fu_2226_p4),
    .din3(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_phi_fu_2214_p4),
    .din4(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_phi_fu_2202_p4),
    .din5(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_phi_fu_2190_p4),
    .din6(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_phi_fu_2178_p4),
    .din7(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39_phi_fu_2166_p4),
    .din8(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38_phi_fu_2154_p4),
    .din9(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37_phi_fu_2142_p4),
    .din10(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_494_phi_fu_2130_p4),
    .din11(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_493_phi_fu_2118_p4),
    .din12(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_492_phi_fu_2106_p4),
    .din13(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_491_phi_fu_2094_p4),
    .din14(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_490_phi_fu_2082_p4),
    .din15(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_489_phi_fu_2070_p4),
    .din16(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_488_phi_fu_2058_p4),
    .din17(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_487_phi_fu_2046_p4),
    .din18(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_486_phi_fu_2034_p4),
    .din19(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_485_phi_fu_2022_p4),
    .din20(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_484_phi_fu_2010_p4),
    .din21(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_483_phi_fu_1998_p4),
    .din22(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_482_phi_fu_1986_p4),
    .din23(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_481_phi_fu_1974_p4),
    .din24(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_480_phi_fu_1962_p4),
    .din25(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_479_phi_fu_1950_p4),
    .din26(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_478_phi_fu_1938_p4),
    .din27(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_477_phi_fu_1926_p4),
    .din28(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_476_phi_fu_1914_p4),
    .din29(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_475_phi_fu_1902_p4),
    .din30(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_474_phi_fu_1890_p4),
    .din31(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_473_phi_fu_1878_p4),
    .din32(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_472_phi_fu_1866_p4),
    .din33(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_471_phi_fu_1854_p4),
    .din34(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_470_phi_fu_1842_p4),
    .din35(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_469_phi_fu_1830_p4),
    .din36(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_468_phi_fu_1818_p4),
    .din37(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_467_phi_fu_1806_p4),
    .din38(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_466_phi_fu_1794_p4),
    .din39(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_465_phi_fu_1782_p4),
    .din40(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_464_phi_fu_1770_p4),
    .din41(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_463_phi_fu_1758_p4),
    .din42(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_462_phi_fu_1746_p4),
    .din43(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_461_phi_fu_1734_p4),
    .din44(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_460_phi_fu_1722_p4),
    .din45(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_459_phi_fu_1710_p4),
    .din46(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_458_phi_fu_1698_p4),
    .din47(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_457_phi_fu_1686_p4),
    .din48(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_456_phi_fu_1674_p4),
    .din49(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_455_phi_fu_1662_p4),
    .din50(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_454_phi_fu_1650_p4),
    .din51(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_453_phi_fu_1638_p4),
    .din52(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_452_phi_fu_1626_p4),
    .din53(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_451_phi_fu_1614_p4),
    .din54(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_450_phi_fu_1602_p4),
    .din55(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_449_phi_fu_1590_p4),
    .din56(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_448_phi_fu_1578_p4),
    .din57(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_447_phi_fu_1566_p4),
    .din58(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_446_phi_fu_1554_p4),
    .din59(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_445_phi_fu_1542_p4),
    .din60(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_444_phi_fu_1530_p4),
    .din61(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_443_phi_fu_1518_p4),
    .din62(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_442_phi_fu_1506_p4),
    .din63(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_441_phi_fu_1494_p4),
    .din64(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_440_phi_fu_1482_p4),
    .din65(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_439_phi_fu_1470_p4),
    .din66(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_438_phi_fu_1458_p4),
    .din67(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_437_phi_fu_1446_p4),
    .din68(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_436_phi_fu_1434_p4),
    .din69(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_435_phi_fu_1422_p4),
    .din70(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_434_phi_fu_1410_p4),
    .din71(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_433_phi_fu_1398_p4),
    .din72(ap_phi_mux_in_index84_phi_fu_1384_p6),
    .dout(a_V_fu_2881_p74)
);

myproject_mul_8s_7s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8s_7s_13_1_1_U123(
    .din0(mul_ln1270_fu_3057_p0),
    .din1(w_V_reg_4385),
    .dout(mul_ln1270_fu_3057_p2)
);

myproject_mul_8s_7s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8s_7s_13_1_1_U124(
    .din0(mul_ln1270_1_fu_3153_p0),
    .din1(w_V_1_reg_4390),
    .dout(mul_ln1270_1_fu_3153_p2)
);

myproject_mul_8s_7s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8s_7s_13_1_1_U125(
    .din0(mul_ln1270_2_fu_3249_p0),
    .din1(w_V_2_reg_4395),
    .dout(mul_ln1270_2_fu_3249_p2)
);

myproject_mul_8s_7s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8s_7s_13_1_1_U126(
    .din0(mul_ln1270_3_fu_3345_p0),
    .din1(w_V_3_reg_4400),
    .dout(mul_ln1270_3_fu_3345_p2)
);

myproject_mul_8s_7s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8s_7s_13_1_1_U127(
    .din0(mul_ln1270_4_fu_3441_p0),
    .din1(w_V_4_reg_4405),
    .dout(mul_ln1270_4_fu_3441_p2)
);

myproject_mul_8s_7s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8s_7s_13_1_1_U128(
    .din0(mul_ln1270_5_fu_3537_p0),
    .din1(w_V_5_reg_4410),
    .dout(mul_ln1270_5_fu_3537_p2)
);

myproject_mul_8s_7s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8s_7s_13_1_1_U129(
    .din0(mul_ln1270_6_fu_3633_p0),
    .din1(w_V_6_reg_4415),
    .dout(mul_ln1270_6_fu_3633_p2)
);

myproject_mul_8s_7s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8s_7s_13_1_1_U130(
    .din0(mul_ln1270_7_fu_3729_p0),
    .din1(w_V_7_reg_4420),
    .dout(mul_ln1270_7_fu_3729_p2)
);

myproject_flow_control_loop_pipe_no_ap_cont flow_control_loop_pipe_no_ap_cont_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 8'd0;
    end else begin
        if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_0_preg <= acc_V_39_fu_3143_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_10_preg <= 8'd0;
    end else begin
        if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_10_preg <= acc_V_49_fu_3623_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_11_preg <= 8'd0;
    end else begin
        if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_11_preg <= acc_V_50_fu_3616_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_12_preg <= 8'd0;
    end else begin
        if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_12_preg <= acc_V_51_fu_3719_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_13_preg <= 8'd0;
    end else begin
        if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_13_preg <= acc_V_52_fu_3712_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_14_preg <= 8'd0;
    end else begin
        if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_14_preg <= acc_V_53_fu_3815_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_15_preg <= 8'd0;
    end else begin
        if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_15_preg <= acc_V_54_fu_3808_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 8'd0;
    end else begin
        if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_1_preg <= acc_V_40_fu_3136_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 8'd0;
    end else begin
        if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_2_preg <= acc_V_41_fu_3239_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 8'd0;
    end else begin
        if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_3_preg <= acc_V_42_fu_3232_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 8'd0;
    end else begin
        if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_4_preg <= acc_V_43_fu_3335_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 8'd0;
    end else begin
        if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_5_preg <= acc_V_44_fu_3328_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 8'd0;
    end else begin
        if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_6_preg <= acc_V_45_fu_3431_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 8'd0;
    end else begin
        if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_7_preg <= acc_V_46_fu_3424_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_8_preg <= 8'd0;
    end else begin
        if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_8_preg <= acc_V_47_fu_3527_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_9_preg <= 8'd0;
    end else begin
        if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_9_preg <= acc_V_48_fu_3520_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1)) begin
            acc_V82_reg_2258 <= 8'd254;
        end else if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd0)) begin
            acc_V82_reg_2258 <= acc_V_39_fu_3143_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1)) begin
            acc_V_1062_reg_2398 <= 8'd222;
        end else if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd0)) begin
            acc_V_1062_reg_2398 <= acc_V_49_fu_3623_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1)) begin
            acc_V_1160_reg_2412 <= 8'd252;
        end else if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd0)) begin
            acc_V_1160_reg_2412 <= acc_V_50_fu_3616_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1)) begin
            acc_V_1258_reg_2426 <= 8'd18;
        end else if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd0)) begin
            acc_V_1258_reg_2426 <= acc_V_51_fu_3719_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1)) begin
            acc_V_1356_reg_2440 <= 8'd244;
        end else if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd0)) begin
            acc_V_1356_reg_2440 <= acc_V_52_fu_3712_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1)) begin
            acc_V_1454_reg_2454 <= 8'd12;
        end else if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd0)) begin
            acc_V_1454_reg_2454 <= acc_V_53_fu_3815_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1)) begin
            acc_V_1552_reg_2468 <= 8'd0;
        end else if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd0)) begin
            acc_V_1552_reg_2468 <= acc_V_54_fu_3808_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1)) begin
            acc_V_180_reg_2272 <= 8'd24;
        end else if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd0)) begin
            acc_V_180_reg_2272 <= acc_V_40_fu_3136_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1)) begin
            acc_V_278_reg_2286 <= 8'd238;
        end else if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd0)) begin
            acc_V_278_reg_2286 <= acc_V_41_fu_3239_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1)) begin
            acc_V_376_reg_2300 <= 8'd242;
        end else if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd0)) begin
            acc_V_376_reg_2300 <= acc_V_42_fu_3232_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1)) begin
            acc_V_474_reg_2314 <= 8'd240;
        end else if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd0)) begin
            acc_V_474_reg_2314 <= acc_V_43_fu_3335_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1)) begin
            acc_V_572_reg_2328 <= 8'd252;
        end else if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd0)) begin
            acc_V_572_reg_2328 <= acc_V_44_fu_3328_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1)) begin
            acc_V_670_reg_2342 <= 8'd248;
        end else if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd0)) begin
            acc_V_670_reg_2342 <= acc_V_45_fu_3431_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1)) begin
            acc_V_768_reg_2356 <= 8'd230;
        end else if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd0)) begin
            acc_V_768_reg_2356 <= acc_V_46_fu_3424_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1)) begin
            acc_V_866_reg_2370 <= 8'd0;
        end else if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd0)) begin
            acc_V_866_reg_2370 <= acc_V_47_fu_3527_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1)) begin
            acc_V_964_reg_2384 <= 8'd0;
        end else if ((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd0)) begin
            acc_V_964_reg_2384 <= acc_V_48_fu_3520_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_433_reg_1394 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_433_reg_1394 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_433_reg_1394;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_434_reg_1406 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_434_reg_1406 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_434_reg_1406;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_435_reg_1418 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_435_reg_1418 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_435_reg_1418;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_436_reg_1430 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_436_reg_1430 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_436_reg_1430;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_437_reg_1442 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_437_reg_1442 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_437_reg_1442;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_438_reg_1454 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_5;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_438_reg_1454 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_438_reg_1454;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_439_reg_1466 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_6;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_439_reg_1466 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_439_reg_1466;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_440_reg_1478 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_7;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_440_reg_1478 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_440_reg_1478;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_441_reg_1490 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_8;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_441_reg_1490 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_441_reg_1490;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_442_reg_1502 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_442_reg_1502 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_442_reg_1502;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_443_reg_1514 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_443_reg_1514 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_443_reg_1514;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_444_reg_1526 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_11;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_444_reg_1526 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_444_reg_1526;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_445_reg_1538 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_12;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_445_reg_1538 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_445_reg_1538;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_446_reg_1550 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_13;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_446_reg_1550 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_446_reg_1550;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_447_reg_1562 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_14;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_447_reg_1562 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_447_reg_1562;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_448_reg_1574 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_15;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_448_reg_1574 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_448_reg_1574;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_449_reg_1586 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_16;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_449_reg_1586 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_449_reg_1586;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_450_reg_1598 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_17;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_450_reg_1598 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_450_reg_1598;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_451_reg_1610 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_451_reg_1610 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_451_reg_1610;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_452_reg_1622 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_19;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_452_reg_1622 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_452_reg_1622;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_453_reg_1634 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_20;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_453_reg_1634 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_453_reg_1634;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_454_reg_1646 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_21;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_454_reg_1646 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_454_reg_1646;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_455_reg_1658 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_22;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_455_reg_1658 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_455_reg_1658;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_456_reg_1670 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_23;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_456_reg_1670 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_456_reg_1670;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_457_reg_1682 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_24;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_457_reg_1682 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_457_reg_1682;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_458_reg_1694 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_25;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_458_reg_1694 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_458_reg_1694;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_459_reg_1706 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_26;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_459_reg_1706 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_459_reg_1706;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_460_reg_1718 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_27;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_460_reg_1718 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_460_reg_1718;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_461_reg_1730 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_28;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_461_reg_1730 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_461_reg_1730;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_462_reg_1742 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_29;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_462_reg_1742 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_462_reg_1742;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_463_reg_1754 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_30;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_463_reg_1754 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_463_reg_1754;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_464_reg_1766 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_31;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_464_reg_1766 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_464_reg_1766;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_465_reg_1778 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_32;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_465_reg_1778 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_465_reg_1778;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_466_reg_1790 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_33;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_466_reg_1790 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_466_reg_1790;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_467_reg_1802 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_34;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_467_reg_1802 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_467_reg_1802;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_468_reg_1814 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_35;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_468_reg_1814 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_468_reg_1814;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_469_reg_1826 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_469_reg_1826 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_469_reg_1826;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_470_reg_1838 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_37;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_470_reg_1838 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_470_reg_1838;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_471_reg_1850 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_38;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_471_reg_1850 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_471_reg_1850;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_472_reg_1862 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_39;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_472_reg_1862 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_472_reg_1862;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_473_reg_1874 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_40;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_473_reg_1874 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_473_reg_1874;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_474_reg_1886 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_41;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_474_reg_1886 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_474_reg_1886;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_475_reg_1898 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_42;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_475_reg_1898 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_475_reg_1898;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_476_reg_1910 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_43;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_476_reg_1910 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_476_reg_1910;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_477_reg_1922 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_44;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_477_reg_1922 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_477_reg_1922;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_478_reg_1934 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_45;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_478_reg_1934 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_478_reg_1934;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_479_reg_1946 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_46;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_479_reg_1946 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_479_reg_1946;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_480_reg_1958 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_47;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_480_reg_1958 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_480_reg_1958;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_481_reg_1970 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_48;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_481_reg_1970 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_481_reg_1970;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_482_reg_1982 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_49;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_482_reg_1982 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_482_reg_1982;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_483_reg_1994 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_50;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_483_reg_1994 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_483_reg_1994;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_484_reg_2006 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_51;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_484_reg_2006 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_484_reg_2006;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_485_reg_2018 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_52;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_485_reg_2018 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_485_reg_2018;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_486_reg_2030 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_53;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_486_reg_2030 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_486_reg_2030;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_487_reg_2042 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_54;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_487_reg_2042 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_487_reg_2042;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_488_reg_2054 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_55;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_488_reg_2054 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_488_reg_2054;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_489_reg_2066 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_56;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_489_reg_2066 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_489_reg_2066;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_490_reg_2078 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_57;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_490_reg_2078 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_490_reg_2078;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_491_reg_2090 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_58;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_491_reg_2090 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_491_reg_2090;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_492_reg_2102 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_59;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_492_reg_2102 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_492_reg_2102;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_493_reg_2114 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_60;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_493_reg_2114 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_493_reg_2114;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_494_reg_2126 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_61;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_494_reg_2126 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_494_reg_2126;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37_reg_2138 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37_reg_2138 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37_reg_2138;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38_reg_2150 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38_reg_2150 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38_reg_2150;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39_reg_2162 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39_reg_2162 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39_reg_2162;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_reg_2174 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_reg_2174 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_reg_2174;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_reg_2186 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_reg_2186 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_reg_2186;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_reg_2198 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_reg_2198 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_reg_2198;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_reg_2210 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_reg_2210 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_reg_2210;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_reg_2222 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_reg_2222 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_reg_2222;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_reg_2234 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_reg_2234 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_reg_2234;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_679)) begin
        if ((ap_phi_mux_do_init_phi_fu_347_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_reg_2246 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_reg_2246 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_reg_2246;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln124_reg_4332 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_344 <= 1'd0;
    end else if ((((icmp_ln124_reg_4332 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        do_init_reg_344 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        in_index84_reg_1380 <= in_index_reg_4425;
    end else if ((((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_index84_reg_1380 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln124_reg_4332 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ir83_reg_359 <= ir_reg_4327;
    end else if ((((icmp_ln124_reg_4332 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ir83_reg_359 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_433_reg_1394 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_433_reg_1394;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_433_reg_1394 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_433_reg_1394;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_434_reg_1406 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_434_reg_1406;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_434_reg_1406 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_434_reg_1406;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_435_reg_1418 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_435_reg_1418;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_435_reg_1418 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_435_reg_1418;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_436_reg_1430 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_436_reg_1430;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_436_reg_1430 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_436_reg_1430;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_437_reg_1442 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_437_reg_1442;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_437_reg_1442 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_437_reg_1442;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_438_reg_1454 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_438_reg_1454;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_438_reg_1454 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_438_reg_1454;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_439_reg_1466 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_439_reg_1466;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_439_reg_1466 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_439_reg_1466;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_440_reg_1478 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_440_reg_1478;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_440_reg_1478 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_440_reg_1478;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_441_reg_1490 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_441_reg_1490;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_441_reg_1490 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_441_reg_1490;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_442_reg_1502 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_442_reg_1502;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_442_reg_1502 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_442_reg_1502;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_443_reg_1514 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_443_reg_1514;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_443_reg_1514 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_443_reg_1514;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_444_reg_1526 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_444_reg_1526;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_444_reg_1526 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_444_reg_1526;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_445_reg_1538 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_445_reg_1538;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_445_reg_1538 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_445_reg_1538;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_446_reg_1550 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_446_reg_1550;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_446_reg_1550 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_446_reg_1550;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_447_reg_1562 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_447_reg_1562;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_447_reg_1562 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_447_reg_1562;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_448_reg_1574 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_448_reg_1574;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_448_reg_1574 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_448_reg_1574;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_449_reg_1586 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_449_reg_1586;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_449_reg_1586 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_449_reg_1586;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_450_reg_1598 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_450_reg_1598;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_450_reg_1598 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_450_reg_1598;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_451_reg_1610 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_451_reg_1610;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_451_reg_1610 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_451_reg_1610;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_452_reg_1622 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_452_reg_1622;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_452_reg_1622 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_452_reg_1622;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_453_reg_1634 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_453_reg_1634;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_453_reg_1634 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_453_reg_1634;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_454_reg_1646 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_454_reg_1646;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_454_reg_1646 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_454_reg_1646;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_455_reg_1658 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_455_reg_1658;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_455_reg_1658 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_455_reg_1658;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_456_reg_1670 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_456_reg_1670;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_456_reg_1670 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_456_reg_1670;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_457_reg_1682 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_457_reg_1682;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_457_reg_1682 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_457_reg_1682;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_458_reg_1694 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_458_reg_1694;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_458_reg_1694 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_458_reg_1694;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_459_reg_1706 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_459_reg_1706;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_459_reg_1706 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_459_reg_1706;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_460_reg_1718 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_460_reg_1718;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_460_reg_1718 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_460_reg_1718;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_461_reg_1730 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_461_reg_1730;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_461_reg_1730 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_461_reg_1730;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_462_reg_1742 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_462_reg_1742;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_462_reg_1742 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_462_reg_1742;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_463_reg_1754 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_463_reg_1754;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_463_reg_1754 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_463_reg_1754;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_464_reg_1766 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_464_reg_1766;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_464_reg_1766 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_464_reg_1766;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_465_reg_1778 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_465_reg_1778;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_465_reg_1778 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_465_reg_1778;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_466_reg_1790 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_466_reg_1790;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_466_reg_1790 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_466_reg_1790;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_467_reg_1802 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_467_reg_1802;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_467_reg_1802 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_467_reg_1802;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_468_reg_1814 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_468_reg_1814;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_468_reg_1814 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_468_reg_1814;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_469_reg_1826 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_469_reg_1826;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_469_reg_1826 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_469_reg_1826;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_470_reg_1838 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_470_reg_1838;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_470_reg_1838 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_470_reg_1838;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_471_reg_1850 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_471_reg_1850;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_471_reg_1850 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_471_reg_1850;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_472_reg_1862 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_472_reg_1862;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_472_reg_1862 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_472_reg_1862;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_473_reg_1874 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_473_reg_1874;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_473_reg_1874 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_473_reg_1874;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_474_reg_1886 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_474_reg_1886;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_474_reg_1886 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_474_reg_1886;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_475_reg_1898 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_475_reg_1898;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_475_reg_1898 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_475_reg_1898;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_476_reg_1910 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_476_reg_1910;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_476_reg_1910 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_476_reg_1910;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_477_reg_1922 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_477_reg_1922;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_477_reg_1922 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_477_reg_1922;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_478_reg_1934 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_478_reg_1934;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_478_reg_1934 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_478_reg_1934;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_479_reg_1946 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_479_reg_1946;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_479_reg_1946 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_479_reg_1946;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_480_reg_1958 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_480_reg_1958;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_480_reg_1958 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_480_reg_1958;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_481_reg_1970 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_481_reg_1970;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_481_reg_1970 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_481_reg_1970;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_482_reg_1982 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_482_reg_1982;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_482_reg_1982 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_482_reg_1982;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_483_reg_1994 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_483_reg_1994;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_483_reg_1994 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_483_reg_1994;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_484_reg_2006 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_484_reg_2006;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_484_reg_2006 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_484_reg_2006;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_485_reg_2018 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_485_reg_2018;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_485_reg_2018 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_485_reg_2018;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_486_reg_2030 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_486_reg_2030;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_486_reg_2030 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_486_reg_2030;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_487_reg_2042 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_487_reg_2042;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_487_reg_2042 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_487_reg_2042;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_488_reg_2054 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_488_reg_2054;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_488_reg_2054 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_488_reg_2054;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_489_reg_2066 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_489_reg_2066;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_489_reg_2066 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_489_reg_2066;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_490_reg_2078 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_490_reg_2078;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_490_reg_2078 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_490_reg_2078;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_491_reg_2090 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_491_reg_2090;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_491_reg_2090 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_491_reg_2090;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_492_reg_2102 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_492_reg_2102;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_492_reg_2102 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_492_reg_2102;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_493_reg_2114 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_493_reg_2114;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_493_reg_2114 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_493_reg_2114;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_494_reg_2126 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_494_reg_2126;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_494_reg_2126 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_494_reg_2126;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37_reg_2138 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37_reg_2138;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37_reg_2138 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37_reg_2138;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38_reg_2150 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38_reg_2150;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38_reg_2150 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38_reg_2150;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39_reg_2162 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39_reg_2162;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39_reg_2162 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39_reg_2162;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_reg_2174 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_reg_2174;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_reg_2174 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_reg_2174;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_reg_2186 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_reg_2186;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_reg_2186 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_reg_2186;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_reg_2198 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_reg_2198;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_reg_2198 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_reg_2198;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_reg_2210 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_reg_2210;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_reg_2210 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_reg_2210;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_reg_2222 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_reg_2222;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_reg_2222 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_reg_2222;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_reg_2234 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_reg_2234;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_reg_2234 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_reg_2234;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_689)) begin
        if ((do_init_reg_344 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_reg_2246 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_reg_2246;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_reg_2246 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_reg_2246;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_V_reg_4380 <= a_V_fu_2881_p74;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
        ap_loop_init_pp0_iter2_reg <= ap_loop_init_pp0_iter1_reg;
        icmp_ln124_reg_4332 <= icmp_ln124_fu_2875_p2;
        icmp_ln124_reg_4332_pp0_iter1_reg <= icmp_ln124_reg_4332;
        out_index_reg_4336 <= outidx_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_index_reg_4425 <= in_index_fu_3043_p3;
        w_V_1_reg_4390 <= w6_V_q6;
        w_V_2_reg_4395 <= w6_V_q5;
        w_V_3_reg_4400 <= w6_V_q4;
        w_V_4_reg_4405 <= w6_V_q3;
        w_V_5_reg_4410 <= w6_V_q2;
        w_V_6_reg_4415 <= w6_V_q1;
        w_V_7_reg_4420 <= w6_V_q0;
        w_V_reg_4385 <= w6_V_q7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ir_reg_4327 <= ir_fu_2869_p2;
    end
end

always @ (*) begin
    if (((icmp_ln124_fu_2875_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter2_reg == 1'b1)) begin
        ap_phi_mux_acc_V82_phi_fu_2262_p6 = 8'd254;
    end else begin
        ap_phi_mux_acc_V82_phi_fu_2262_p6 = acc_V82_reg_2258;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter2_reg == 1'b1)) begin
        ap_phi_mux_acc_V_1062_phi_fu_2402_p6 = 8'd222;
    end else begin
        ap_phi_mux_acc_V_1062_phi_fu_2402_p6 = acc_V_1062_reg_2398;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter2_reg == 1'b1)) begin
        ap_phi_mux_acc_V_1160_phi_fu_2416_p6 = 8'd252;
    end else begin
        ap_phi_mux_acc_V_1160_phi_fu_2416_p6 = acc_V_1160_reg_2412;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter2_reg == 1'b1)) begin
        ap_phi_mux_acc_V_1258_phi_fu_2430_p6 = 8'd18;
    end else begin
        ap_phi_mux_acc_V_1258_phi_fu_2430_p6 = acc_V_1258_reg_2426;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter2_reg == 1'b1)) begin
        ap_phi_mux_acc_V_1356_phi_fu_2444_p6 = 8'd244;
    end else begin
        ap_phi_mux_acc_V_1356_phi_fu_2444_p6 = acc_V_1356_reg_2440;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter2_reg == 1'b1)) begin
        ap_phi_mux_acc_V_1454_phi_fu_2458_p6 = 8'd12;
    end else begin
        ap_phi_mux_acc_V_1454_phi_fu_2458_p6 = acc_V_1454_reg_2454;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter2_reg == 1'b1)) begin
        ap_phi_mux_acc_V_1552_phi_fu_2472_p6 = 8'd0;
    end else begin
        ap_phi_mux_acc_V_1552_phi_fu_2472_p6 = acc_V_1552_reg_2468;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter2_reg == 1'b1)) begin
        ap_phi_mux_acc_V_180_phi_fu_2276_p6 = 8'd24;
    end else begin
        ap_phi_mux_acc_V_180_phi_fu_2276_p6 = acc_V_180_reg_2272;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter2_reg == 1'b1)) begin
        ap_phi_mux_acc_V_278_phi_fu_2290_p6 = 8'd238;
    end else begin
        ap_phi_mux_acc_V_278_phi_fu_2290_p6 = acc_V_278_reg_2286;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter2_reg == 1'b1)) begin
        ap_phi_mux_acc_V_376_phi_fu_2304_p6 = 8'd242;
    end else begin
        ap_phi_mux_acc_V_376_phi_fu_2304_p6 = acc_V_376_reg_2300;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter2_reg == 1'b1)) begin
        ap_phi_mux_acc_V_474_phi_fu_2318_p6 = 8'd240;
    end else begin
        ap_phi_mux_acc_V_474_phi_fu_2318_p6 = acc_V_474_reg_2314;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter2_reg == 1'b1)) begin
        ap_phi_mux_acc_V_572_phi_fu_2332_p6 = 8'd252;
    end else begin
        ap_phi_mux_acc_V_572_phi_fu_2332_p6 = acc_V_572_reg_2328;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter2_reg == 1'b1)) begin
        ap_phi_mux_acc_V_670_phi_fu_2346_p6 = 8'd248;
    end else begin
        ap_phi_mux_acc_V_670_phi_fu_2346_p6 = acc_V_670_reg_2342;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter2_reg == 1'b1)) begin
        ap_phi_mux_acc_V_768_phi_fu_2360_p6 = 8'd230;
    end else begin
        ap_phi_mux_acc_V_768_phi_fu_2360_p6 = acc_V_768_reg_2356;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter2_reg == 1'b1)) begin
        ap_phi_mux_acc_V_866_phi_fu_2374_p6 = 8'd0;
    end else begin
        ap_phi_mux_acc_V_866_phi_fu_2374_p6 = acc_V_866_reg_2370;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter2_reg == 1'b1)) begin
        ap_phi_mux_acc_V_964_phi_fu_2388_p6 = 8'd0;
    end else begin
        ap_phi_mux_acc_V_964_phi_fu_2388_p6 = acc_V_964_reg_2384;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_4332 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_do_init_phi_fu_347_p6 = 1'd0;
    end else if ((((icmp_ln124_reg_4332 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_do_init_phi_fu_347_p6 = 1'd1;
    end else begin
        ap_phi_mux_do_init_phi_fu_347_p6 = do_init_reg_344;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_in_index84_phi_fu_1384_p6 = in_index_reg_4425;
    end else if ((((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_in_index84_phi_fu_1384_p6 = 7'd0;
    end else begin
        ap_phi_mux_in_index84_phi_fu_1384_p6 = in_index84_reg_1380;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_4332 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_ir83_phi_fu_362_p6 = ir_reg_4327;
    end else if ((((icmp_ln124_reg_4332 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_ir83_phi_fu_362_p6 = 8'd0;
    end else begin
        ap_phi_mux_ir83_phi_fu_362_p6 = ir83_reg_359;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_433_phi_fu_1398_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_433_reg_1394;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_433_phi_fu_1398_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_433_reg_1394;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_434_phi_fu_1410_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_434_reg_1406;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_434_phi_fu_1410_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_434_reg_1406;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_435_phi_fu_1422_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_435_reg_1418;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_435_phi_fu_1422_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_435_reg_1418;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_436_phi_fu_1434_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_436_reg_1430;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_436_phi_fu_1434_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_436_reg_1430;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_437_phi_fu_1446_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_437_reg_1442;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_437_phi_fu_1446_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_437_reg_1442;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_438_phi_fu_1458_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_438_reg_1454;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_438_phi_fu_1458_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_438_reg_1454;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_439_phi_fu_1470_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_439_reg_1466;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_439_phi_fu_1470_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_439_reg_1466;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_440_phi_fu_1482_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_440_reg_1478;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_440_phi_fu_1482_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_440_reg_1478;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_441_phi_fu_1494_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_441_reg_1490;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_441_phi_fu_1494_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_441_reg_1490;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_442_phi_fu_1506_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_442_reg_1502;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_442_phi_fu_1506_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_442_reg_1502;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_443_phi_fu_1518_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_443_reg_1514;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_443_phi_fu_1518_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_443_reg_1514;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_444_phi_fu_1530_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_444_reg_1526;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_444_phi_fu_1530_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_444_reg_1526;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_445_phi_fu_1542_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_445_reg_1538;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_445_phi_fu_1542_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_445_reg_1538;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_446_phi_fu_1554_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_446_reg_1550;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_446_phi_fu_1554_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_446_reg_1550;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_447_phi_fu_1566_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_447_reg_1562;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_447_phi_fu_1566_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_447_reg_1562;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_448_phi_fu_1578_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_448_reg_1574;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_448_phi_fu_1578_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_448_reg_1574;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_449_phi_fu_1590_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_449_reg_1586;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_449_phi_fu_1590_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_449_reg_1586;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_450_phi_fu_1602_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_450_reg_1598;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_450_phi_fu_1602_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_450_reg_1598;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_451_phi_fu_1614_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_451_reg_1610;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_451_phi_fu_1614_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_451_reg_1610;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_452_phi_fu_1626_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_452_reg_1622;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_452_phi_fu_1626_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_452_reg_1622;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_453_phi_fu_1638_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_453_reg_1634;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_453_phi_fu_1638_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_453_reg_1634;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_454_phi_fu_1650_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_454_reg_1646;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_454_phi_fu_1650_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_454_reg_1646;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_455_phi_fu_1662_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_455_reg_1658;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_455_phi_fu_1662_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_455_reg_1658;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_456_phi_fu_1674_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_456_reg_1670;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_456_phi_fu_1674_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_456_reg_1670;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_457_phi_fu_1686_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_457_reg_1682;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_457_phi_fu_1686_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_457_reg_1682;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_458_phi_fu_1698_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_458_reg_1694;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_458_phi_fu_1698_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_458_reg_1694;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_459_phi_fu_1710_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_459_reg_1706;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_459_phi_fu_1710_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_459_reg_1706;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_460_phi_fu_1722_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_460_reg_1718;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_460_phi_fu_1722_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_460_reg_1718;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_461_phi_fu_1734_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_461_reg_1730;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_461_phi_fu_1734_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_461_reg_1730;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_462_phi_fu_1746_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_462_reg_1742;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_462_phi_fu_1746_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_462_reg_1742;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_463_phi_fu_1758_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_463_reg_1754;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_463_phi_fu_1758_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_463_reg_1754;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_464_phi_fu_1770_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_464_reg_1766;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_464_phi_fu_1770_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_464_reg_1766;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_465_phi_fu_1782_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_465_reg_1778;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_465_phi_fu_1782_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_465_reg_1778;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_466_phi_fu_1794_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_466_reg_1790;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_466_phi_fu_1794_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_466_reg_1790;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_467_phi_fu_1806_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_467_reg_1802;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_467_phi_fu_1806_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_467_reg_1802;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_468_phi_fu_1818_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_468_reg_1814;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_468_phi_fu_1818_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_468_reg_1814;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_469_phi_fu_1830_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_469_reg_1826;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_469_phi_fu_1830_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_469_reg_1826;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_470_phi_fu_1842_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_470_reg_1838;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_470_phi_fu_1842_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_470_reg_1838;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_471_phi_fu_1854_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_471_reg_1850;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_471_phi_fu_1854_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_471_reg_1850;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_472_phi_fu_1866_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_472_reg_1862;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_472_phi_fu_1866_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_472_reg_1862;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_473_phi_fu_1878_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_473_reg_1874;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_473_phi_fu_1878_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_473_reg_1874;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_474_phi_fu_1890_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_474_reg_1886;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_474_phi_fu_1890_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_474_reg_1886;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_475_phi_fu_1902_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_475_reg_1898;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_475_phi_fu_1902_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_475_reg_1898;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_476_phi_fu_1914_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_476_reg_1910;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_476_phi_fu_1914_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_476_reg_1910;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_477_phi_fu_1926_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_477_reg_1922;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_477_phi_fu_1926_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_477_reg_1922;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_478_phi_fu_1938_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_478_reg_1934;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_478_phi_fu_1938_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_478_reg_1934;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_479_phi_fu_1950_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_479_reg_1946;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_479_phi_fu_1950_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_479_reg_1946;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_480_phi_fu_1962_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_480_reg_1958;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_480_phi_fu_1962_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_480_reg_1958;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_481_phi_fu_1974_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_481_reg_1970;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_481_phi_fu_1974_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_481_reg_1970;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_482_phi_fu_1986_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_482_reg_1982;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_482_phi_fu_1986_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_482_reg_1982;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_483_phi_fu_1998_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_483_reg_1994;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_483_phi_fu_1998_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_483_reg_1994;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_484_phi_fu_2010_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_484_reg_2006;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_484_phi_fu_2010_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_484_reg_2006;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_485_phi_fu_2022_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_485_reg_2018;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_485_phi_fu_2022_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_485_reg_2018;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_486_phi_fu_2034_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_486_reg_2030;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_486_phi_fu_2034_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_486_reg_2030;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_487_phi_fu_2046_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_487_reg_2042;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_487_phi_fu_2046_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_487_reg_2042;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_488_phi_fu_2058_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_488_reg_2054;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_488_phi_fu_2058_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_488_reg_2054;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_489_phi_fu_2070_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_489_reg_2066;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_489_phi_fu_2070_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_489_reg_2066;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_490_phi_fu_2082_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_490_reg_2078;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_490_phi_fu_2082_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_490_reg_2078;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_491_phi_fu_2094_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_491_reg_2090;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_491_phi_fu_2094_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_491_reg_2090;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_492_phi_fu_2106_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_492_reg_2102;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_492_phi_fu_2106_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_492_reg_2102;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_493_phi_fu_2118_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_493_reg_2114;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_493_phi_fu_2118_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_493_reg_2114;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_494_phi_fu_2130_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_494_reg_2126;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_494_phi_fu_2130_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_494_reg_2126;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37_phi_fu_2142_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37_reg_2138;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37_phi_fu_2142_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37_reg_2138;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38_phi_fu_2154_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38_reg_2150;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38_phi_fu_2154_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38_reg_2150;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39_phi_fu_2166_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39_reg_2162;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39_phi_fu_2166_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39_reg_2162;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_phi_fu_2178_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_reg_2174;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_phi_fu_2178_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_reg_2174;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_phi_fu_2190_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_reg_2186;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_phi_fu_2190_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_reg_2186;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_phi_fu_2202_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_reg_2198;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_phi_fu_2202_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_reg_2198;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_phi_fu_2214_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_reg_2210;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_phi_fu_2214_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_reg_2210;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_phi_fu_2226_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_reg_2222;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_phi_fu_2226_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_reg_2222;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_phi_fu_2238_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_reg_2234;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_phi_fu_2238_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_reg_2234;
    end
end

always @ (*) begin
    if ((do_init_reg_344 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_phi_fu_2250_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_reg_2246;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_phi_fu_2250_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_reg_2246;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_0 = acc_V_39_fu_3143_p3;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_1 = acc_V_40_fu_3136_p3;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_10 = acc_V_49_fu_3623_p3;
    end else begin
        ap_return_10 = ap_return_10_preg;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_11 = acc_V_50_fu_3616_p3;
    end else begin
        ap_return_11 = ap_return_11_preg;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_12 = acc_V_51_fu_3719_p3;
    end else begin
        ap_return_12 = ap_return_12_preg;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_13 = acc_V_52_fu_3712_p3;
    end else begin
        ap_return_13 = ap_return_13_preg;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_14 = acc_V_53_fu_3815_p3;
    end else begin
        ap_return_14 = ap_return_14_preg;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_15 = acc_V_54_fu_3808_p3;
    end else begin
        ap_return_15 = ap_return_15_preg;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_2 = acc_V_41_fu_3239_p3;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_3 = acc_V_42_fu_3232_p3;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_4 = acc_V_43_fu_3335_p3;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_5 = acc_V_44_fu_3328_p3;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_6 = acc_V_45_fu_3431_p3;
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_7 = acc_V_46_fu_3424_p3;
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_8 = acc_V_47_fu_3527_p3;
    end else begin
        ap_return_8 = ap_return_8_preg;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_4332_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_9 = acc_V_48_fu_3520_p3;
    end else begin
        ap_return_9 = ap_return_9_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outidx_2_ce0 = 1'b1;
    end else begin
        outidx_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w6_V_ce0 = 1'b1;
    end else begin
        w6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w6_V_ce1 = 1'b1;
    end else begin
        w6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w6_V_ce2 = 1'b1;
    end else begin
        w6_V_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w6_V_ce3 = 1'b1;
    end else begin
        w6_V_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w6_V_ce4 = 1'b1;
    end else begin
        w6_V_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w6_V_ce5 = 1'b1;
    end else begin
        w6_V_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w6_V_ce6 = 1'b1;
    end else begin
        w6_V_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w6_V_ce7 = 1'b1;
    end else begin
        w6_V_ce7 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_V_16_fu_3122_p3 = ((icmp_ln1420_fu_3094_p2[0:0] == 1'b1) ? select_ln808_1_fu_3107_p3 : ap_phi_mux_acc_V82_phi_fu_2262_p6);

assign acc_V_17_fu_3114_p3 = ((icmp_ln1420_fu_3094_p2[0:0] == 1'b1) ? select_ln808_fu_3100_p3 : ap_phi_mux_acc_V_180_phi_fu_2276_p6);

assign acc_V_18_fu_3130_p2 = ($signed(rhs_fu_3063_p4) + $signed(lhs_fu_3073_p3));

assign acc_V_19_fu_3210_p3 = ((icmp_ln1420_1_fu_3190_p2[0:0] == 1'b1) ? select_ln808_2_fu_3196_p3 : ap_phi_mux_acc_V_376_phi_fu_2304_p6);

assign acc_V_20_fu_3226_p2 = ($signed(rhs_1_fu_3159_p4) + $signed(lhs_1_fu_3169_p3));

assign acc_V_21_fu_3314_p3 = ((icmp_ln1420_2_fu_3286_p2[0:0] == 1'b1) ? select_ln808_5_fu_3299_p3 : ap_phi_mux_acc_V_474_phi_fu_2318_p6);

assign acc_V_22_fu_3306_p3 = ((icmp_ln1420_2_fu_3286_p2[0:0] == 1'b1) ? select_ln808_4_fu_3292_p3 : ap_phi_mux_acc_V_572_phi_fu_2332_p6);

assign acc_V_23_fu_3322_p2 = ($signed(rhs_2_fu_3255_p4) + $signed(lhs_2_fu_3265_p3));

assign acc_V_24_fu_3410_p3 = ((icmp_ln1420_3_fu_3382_p2[0:0] == 1'b1) ? select_ln808_7_fu_3395_p3 : ap_phi_mux_acc_V_670_phi_fu_2346_p6);

assign acc_V_25_fu_3402_p3 = ((icmp_ln1420_3_fu_3382_p2[0:0] == 1'b1) ? select_ln808_6_fu_3388_p3 : ap_phi_mux_acc_V_768_phi_fu_2360_p6);

assign acc_V_26_fu_3418_p2 = ($signed(rhs_3_fu_3351_p4) + $signed(lhs_3_fu_3361_p3));

assign acc_V_27_fu_3506_p3 = ((icmp_ln1420_4_fu_3478_p2[0:0] == 1'b1) ? select_ln808_9_fu_3491_p3 : ap_phi_mux_acc_V_866_phi_fu_2374_p6);

assign acc_V_28_fu_3498_p3 = ((icmp_ln1420_4_fu_3478_p2[0:0] == 1'b1) ? select_ln808_8_fu_3484_p3 : ap_phi_mux_acc_V_964_phi_fu_2388_p6);

assign acc_V_29_fu_3514_p2 = ($signed(rhs_4_fu_3447_p4) + $signed(lhs_4_fu_3457_p3));

assign acc_V_30_fu_3602_p3 = ((icmp_ln1420_5_fu_3574_p2[0:0] == 1'b1) ? select_ln808_11_fu_3587_p3 : ap_phi_mux_acc_V_1062_phi_fu_2402_p6);

assign acc_V_31_fu_3594_p3 = ((icmp_ln1420_5_fu_3574_p2[0:0] == 1'b1) ? select_ln808_10_fu_3580_p3 : ap_phi_mux_acc_V_1160_phi_fu_2416_p6);

assign acc_V_32_fu_3610_p2 = ($signed(rhs_5_fu_3543_p4) + $signed(lhs_5_fu_3553_p3));

assign acc_V_33_fu_3698_p3 = ((icmp_ln1420_6_fu_3670_p2[0:0] == 1'b1) ? select_ln808_13_fu_3683_p3 : ap_phi_mux_acc_V_1258_phi_fu_2430_p6);

assign acc_V_34_fu_3690_p3 = ((icmp_ln1420_6_fu_3670_p2[0:0] == 1'b1) ? select_ln808_12_fu_3676_p3 : ap_phi_mux_acc_V_1356_phi_fu_2444_p6);

assign acc_V_35_fu_3706_p2 = ($signed(rhs_6_fu_3639_p4) + $signed(lhs_6_fu_3649_p3));

assign acc_V_36_fu_3794_p3 = ((icmp_ln1420_7_fu_3766_p2[0:0] == 1'b1) ? select_ln808_15_fu_3779_p3 : ap_phi_mux_acc_V_1454_phi_fu_2458_p6);

assign acc_V_37_fu_3786_p3 = ((icmp_ln1420_7_fu_3766_p2[0:0] == 1'b1) ? select_ln808_14_fu_3772_p3 : ap_phi_mux_acc_V_1552_phi_fu_2472_p6);

assign acc_V_38_fu_3802_p2 = ($signed(rhs_7_fu_3735_p4) + $signed(lhs_7_fu_3745_p3));

assign acc_V_39_fu_3143_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? acc_V_16_fu_3122_p3 : acc_V_18_fu_3130_p2);

assign acc_V_40_fu_3136_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? acc_V_18_fu_3130_p2 : acc_V_17_fu_3114_p3);

assign acc_V_41_fu_3239_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? acc_V_fu_3218_p3 : acc_V_20_fu_3226_p2);

assign acc_V_42_fu_3232_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? acc_V_20_fu_3226_p2 : acc_V_19_fu_3210_p3);

assign acc_V_43_fu_3335_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? acc_V_21_fu_3314_p3 : acc_V_23_fu_3322_p2);

assign acc_V_44_fu_3328_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? acc_V_23_fu_3322_p2 : acc_V_22_fu_3306_p3);

assign acc_V_45_fu_3431_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? acc_V_24_fu_3410_p3 : acc_V_26_fu_3418_p2);

assign acc_V_46_fu_3424_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? acc_V_26_fu_3418_p2 : acc_V_25_fu_3402_p3);

assign acc_V_47_fu_3527_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? acc_V_27_fu_3506_p3 : acc_V_29_fu_3514_p2);

assign acc_V_48_fu_3520_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? acc_V_29_fu_3514_p2 : acc_V_28_fu_3498_p3);

assign acc_V_49_fu_3623_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? acc_V_30_fu_3602_p3 : acc_V_32_fu_3610_p2);

assign acc_V_50_fu_3616_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? acc_V_32_fu_3610_p2 : acc_V_31_fu_3594_p3);

assign acc_V_51_fu_3719_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? acc_V_33_fu_3698_p3 : acc_V_35_fu_3706_p2);

assign acc_V_52_fu_3712_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? acc_V_35_fu_3706_p2 : acc_V_34_fu_3690_p3);

assign acc_V_53_fu_3815_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? acc_V_36_fu_3794_p3 : acc_V_38_fu_3802_p2);

assign acc_V_54_fu_3808_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? acc_V_38_fu_3802_p2 : acc_V_37_fu_3786_p3);

assign acc_V_fu_3218_p3 = ((icmp_ln1420_1_fu_3190_p2[0:0] == 1'b1) ? select_ln808_3_fu_3203_p3 : ap_phi_mux_acc_V_278_phi_fu_2290_p6);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_679 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_689 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_433_reg_1394 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_434_reg_1406 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_435_reg_1418 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_436_reg_1430 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_437_reg_1442 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_438_reg_1454 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_439_reg_1466 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_440_reg_1478 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_441_reg_1490 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_442_reg_1502 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_443_reg_1514 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_444_reg_1526 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_445_reg_1538 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_446_reg_1550 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_447_reg_1562 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_448_reg_1574 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_449_reg_1586 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_450_reg_1598 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_451_reg_1610 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_452_reg_1622 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_453_reg_1634 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_454_reg_1646 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_455_reg_1658 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_456_reg_1670 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_457_reg_1682 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_458_reg_1694 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_459_reg_1706 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_460_reg_1718 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_461_reg_1730 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_462_reg_1742 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_463_reg_1754 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_464_reg_1766 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_465_reg_1778 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_466_reg_1790 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_467_reg_1802 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_468_reg_1814 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_469_reg_1826 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_470_reg_1838 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_471_reg_1850 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_472_reg_1862 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_473_reg_1874 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_474_reg_1886 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_475_reg_1898 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_476_reg_1910 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_477_reg_1922 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_478_reg_1934 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_479_reg_1946 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_480_reg_1958 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_481_reg_1970 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_482_reg_1982 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_483_reg_1994 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_484_reg_2006 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_485_reg_2018 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_486_reg_2030 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_487_reg_2042 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_488_reg_2054 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_489_reg_2066 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_490_reg_2078 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_491_reg_2090 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_492_reg_2102 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_493_reg_2114 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_494_reg_2126 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37_reg_2138 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38_reg_2150 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39_reg_2162 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_reg_2174 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_reg_2186 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_reg_2198 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_reg_2210 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_reg_2222 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_reg_2234 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_reg_2246 = 'bx;

assign empty_47_fu_2788_p2 = (zext_ln124_3_fu_2784_p1 + 9'd144);

assign empty_48_fu_2799_p2 = ($signed(zext_ln124_3_fu_2784_p1) + $signed(9'd288));

assign empty_49_fu_2810_p2 = (zext_ln124_2_fu_2780_p1 + 10'd432);

assign empty_50_fu_2821_p2 = ($signed(zext_ln124_2_fu_2780_p1) + $signed(10'd576));

assign empty_51_fu_2832_p2 = ($signed(zext_ln124_2_fu_2780_p1) + $signed(10'd720));

assign empty_52_fu_2843_p2 = ($signed(zext_ln124_3_fu_2784_p1) + $signed(9'd352));

assign empty_53_fu_2858_p2 = (zext_ln124_1_fu_2776_p1 + 11'd1008);

assign icmp_ln124_fu_2875_p2 = ((ap_phi_mux_ir83_phi_fu_362_p6 == 8'd143) ? 1'b1 : 1'b0);

assign icmp_ln141_fu_3037_p2 = ((in_index_1_fu_3031_p2 > 7'd71) ? 1'b1 : 1'b0);

assign icmp_ln1420_1_fu_3190_p2 = ((sext_ln813_3_fu_3180_p1 == sub_ln1420_1_fu_3184_p2) ? 1'b1 : 1'b0);

assign icmp_ln1420_2_fu_3286_p2 = ((sext_ln813_5_fu_3276_p1 == sub_ln1420_2_fu_3280_p2) ? 1'b1 : 1'b0);

assign icmp_ln1420_3_fu_3382_p2 = ((sext_ln813_7_fu_3372_p1 == sub_ln1420_3_fu_3376_p2) ? 1'b1 : 1'b0);

assign icmp_ln1420_4_fu_3478_p2 = ((sext_ln813_9_fu_3468_p1 == sub_ln1420_4_fu_3472_p2) ? 1'b1 : 1'b0);

assign icmp_ln1420_5_fu_3574_p2 = ((sext_ln813_11_fu_3564_p1 == sub_ln1420_5_fu_3568_p2) ? 1'b1 : 1'b0);

assign icmp_ln1420_6_fu_3670_p2 = ((sext_ln813_13_fu_3660_p1 == sub_ln1420_6_fu_3664_p2) ? 1'b1 : 1'b0);

assign icmp_ln1420_7_fu_3766_p2 = ((sext_ln813_15_fu_3756_p1 == sub_ln1420_7_fu_3760_p2) ? 1'b1 : 1'b0);

assign icmp_ln1420_fu_3094_p2 = ((sext_ln813_1_fu_3084_p1 == sub_ln1420_fu_3088_p2) ? 1'b1 : 1'b0);

assign in_index_1_fu_3031_p2 = (ap_phi_mux_in_index84_phi_fu_1384_p6 + 7'd1);

assign in_index_fu_3043_p3 = ((icmp_ln141_fu_3037_p2[0:0] == 1'b1) ? 7'd0 : in_index_1_fu_3031_p2);

assign ir_fu_2869_p2 = (ap_phi_mux_ir83_phi_fu_362_p6 + 8'd1);

assign lhs_1_fu_3169_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? ap_phi_mux_acc_V_376_phi_fu_2304_p6 : ap_phi_mux_acc_V_278_phi_fu_2290_p6);

assign lhs_2_fu_3265_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? ap_phi_mux_acc_V_572_phi_fu_2332_p6 : ap_phi_mux_acc_V_474_phi_fu_2318_p6);

assign lhs_3_fu_3361_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? ap_phi_mux_acc_V_768_phi_fu_2360_p6 : ap_phi_mux_acc_V_670_phi_fu_2346_p6);

assign lhs_4_fu_3457_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? ap_phi_mux_acc_V_964_phi_fu_2388_p6 : ap_phi_mux_acc_V_866_phi_fu_2374_p6);

assign lhs_5_fu_3553_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? ap_phi_mux_acc_V_1160_phi_fu_2416_p6 : ap_phi_mux_acc_V_1062_phi_fu_2402_p6);

assign lhs_6_fu_3649_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? ap_phi_mux_acc_V_1356_phi_fu_2444_p6 : ap_phi_mux_acc_V_1258_phi_fu_2430_p6);

assign lhs_7_fu_3745_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? ap_phi_mux_acc_V_1552_phi_fu_2472_p6 : ap_phi_mux_acc_V_1454_phi_fu_2458_p6);

assign lhs_fu_3073_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? ap_phi_mux_acc_V_180_phi_fu_2276_p6 : ap_phi_mux_acc_V82_phi_fu_2262_p6);

assign mul_ln1270_1_fu_3153_p0 = sext_ln1273_1_fu_3054_p1;

assign mul_ln1270_2_fu_3249_p0 = sext_ln1273_1_fu_3054_p1;

assign mul_ln1270_3_fu_3345_p0 = sext_ln1273_1_fu_3054_p1;

assign mul_ln1270_4_fu_3441_p0 = sext_ln1273_1_fu_3054_p1;

assign mul_ln1270_5_fu_3537_p0 = sext_ln1273_1_fu_3054_p1;

assign mul_ln1270_6_fu_3633_p0 = sext_ln1273_1_fu_3054_p1;

assign mul_ln1270_7_fu_3729_p0 = sext_ln1273_1_fu_3054_p1;

assign mul_ln1270_fu_3057_p0 = sext_ln1273_1_fu_3054_p1;

assign outidx_2_address0 = zext_ln124_fu_2770_p1;

assign p_cast4_i_fu_2805_p1 = empty_48_fu_2799_p2;

assign p_cast5_i_fu_2816_p1 = empty_49_fu_2810_p2;

assign p_cast6_i_fu_2827_p1 = empty_50_fu_2821_p2;

assign p_cast7_i_fu_2838_p1 = empty_51_fu_2832_p2;

assign p_cast8_cast_i_cast_cast_cast_cast_fu_2853_p1 = $unsigned(p_cast8_cast_i_cast_cast_cast_fu_2849_p1);

assign p_cast8_cast_i_cast_cast_cast_fu_2849_p1 = $signed(empty_52_fu_2843_p2);

assign p_cast9_i_fu_2864_p1 = empty_53_fu_2858_p2;

assign p_cast_i_fu_2794_p1 = empty_47_fu_2788_p2;

assign rhs_1_fu_3159_p4 = {{mul_ln1270_1_fu_3153_p2[12:5]}};

assign rhs_2_fu_3255_p4 = {{mul_ln1270_2_fu_3249_p2[12:5]}};

assign rhs_3_fu_3351_p4 = {{mul_ln1270_3_fu_3345_p2[12:5]}};

assign rhs_4_fu_3447_p4 = {{mul_ln1270_4_fu_3441_p2[12:5]}};

assign rhs_5_fu_3543_p4 = {{mul_ln1270_5_fu_3537_p2[12:5]}};

assign rhs_6_fu_3639_p4 = {{mul_ln1270_6_fu_3633_p2[12:5]}};

assign rhs_7_fu_3735_p4 = {{mul_ln1270_7_fu_3729_p2[12:5]}};

assign rhs_fu_3063_p4 = {{mul_ln1270_fu_3057_p2[12:5]}};

assign select_ln808_10_fu_3580_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? 8'd0 : ap_phi_mux_acc_V_1160_phi_fu_2416_p6);

assign select_ln808_11_fu_3587_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? ap_phi_mux_acc_V_1062_phi_fu_2402_p6 : 8'd0);

assign select_ln808_12_fu_3676_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? 8'd0 : ap_phi_mux_acc_V_1356_phi_fu_2444_p6);

assign select_ln808_13_fu_3683_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? ap_phi_mux_acc_V_1258_phi_fu_2430_p6 : 8'd0);

assign select_ln808_14_fu_3772_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? 8'd0 : ap_phi_mux_acc_V_1552_phi_fu_2472_p6);

assign select_ln808_15_fu_3779_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? ap_phi_mux_acc_V_1454_phi_fu_2458_p6 : 8'd0);

assign select_ln808_1_fu_3107_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? ap_phi_mux_acc_V82_phi_fu_2262_p6 : 8'd0);

assign select_ln808_2_fu_3196_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? 8'd0 : ap_phi_mux_acc_V_376_phi_fu_2304_p6);

assign select_ln808_3_fu_3203_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? ap_phi_mux_acc_V_278_phi_fu_2290_p6 : 8'd0);

assign select_ln808_4_fu_3292_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? 8'd0 : ap_phi_mux_acc_V_572_phi_fu_2332_p6);

assign select_ln808_5_fu_3299_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? ap_phi_mux_acc_V_474_phi_fu_2318_p6 : 8'd0);

assign select_ln808_6_fu_3388_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? 8'd0 : ap_phi_mux_acc_V_768_phi_fu_2360_p6);

assign select_ln808_7_fu_3395_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? ap_phi_mux_acc_V_670_phi_fu_2346_p6 : 8'd0);

assign select_ln808_8_fu_3484_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? 8'd0 : ap_phi_mux_acc_V_964_phi_fu_2388_p6);

assign select_ln808_9_fu_3491_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? ap_phi_mux_acc_V_866_phi_fu_2374_p6 : 8'd0);

assign select_ln808_fu_3100_p3 = ((out_index_reg_4336[0:0] == 1'b1) ? 8'd0 : ap_phi_mux_acc_V_180_phi_fu_2276_p6);

assign sext_ln1273_1_fu_3054_p1 = $signed(a_V_reg_4380);

assign sext_ln813_10_fu_3560_p1 = lhs_5_fu_3553_p3;

assign sext_ln813_11_fu_3564_p1 = rhs_5_fu_3543_p4;

assign sext_ln813_12_fu_3656_p1 = lhs_6_fu_3649_p3;

assign sext_ln813_13_fu_3660_p1 = rhs_6_fu_3639_p4;

assign sext_ln813_14_fu_3752_p1 = lhs_7_fu_3745_p3;

assign sext_ln813_15_fu_3756_p1 = rhs_7_fu_3735_p4;

assign sext_ln813_1_fu_3084_p1 = rhs_fu_3063_p4;

assign sext_ln813_2_fu_3176_p1 = lhs_1_fu_3169_p3;

assign sext_ln813_3_fu_3180_p1 = rhs_1_fu_3159_p4;

assign sext_ln813_4_fu_3272_p1 = lhs_2_fu_3265_p3;

assign sext_ln813_5_fu_3276_p1 = rhs_2_fu_3255_p4;

assign sext_ln813_6_fu_3368_p1 = lhs_3_fu_3361_p3;

assign sext_ln813_7_fu_3372_p1 = rhs_3_fu_3351_p4;

assign sext_ln813_8_fu_3464_p1 = lhs_4_fu_3457_p3;

assign sext_ln813_9_fu_3468_p1 = rhs_4_fu_3447_p4;

assign sext_ln813_fu_3080_p1 = lhs_fu_3073_p3;

assign sub_ln1420_1_fu_3184_p2 = ($signed(9'd0) - $signed(sext_ln813_2_fu_3176_p1));

assign sub_ln1420_2_fu_3280_p2 = ($signed(9'd0) - $signed(sext_ln813_4_fu_3272_p1));

assign sub_ln1420_3_fu_3376_p2 = ($signed(9'd0) - $signed(sext_ln813_6_fu_3368_p1));

assign sub_ln1420_4_fu_3472_p2 = ($signed(9'd0) - $signed(sext_ln813_8_fu_3464_p1));

assign sub_ln1420_5_fu_3568_p2 = ($signed(9'd0) - $signed(sext_ln813_10_fu_3560_p1));

assign sub_ln1420_6_fu_3664_p2 = ($signed(9'd0) - $signed(sext_ln813_12_fu_3656_p1));

assign sub_ln1420_7_fu_3760_p2 = ($signed(9'd0) - $signed(sext_ln813_14_fu_3752_p1));

assign sub_ln1420_fu_3088_p2 = ($signed(9'd0) - $signed(sext_ln813_fu_3080_p1));

assign w6_V_address0 = p_cast9_i_fu_2864_p1;

assign w6_V_address1 = p_cast8_cast_i_cast_cast_cast_cast_fu_2853_p1;

assign w6_V_address2 = p_cast7_i_fu_2838_p1;

assign w6_V_address3 = p_cast6_i_fu_2827_p1;

assign w6_V_address4 = p_cast5_i_fu_2816_p1;

assign w6_V_address5 = p_cast4_i_fu_2805_p1;

assign w6_V_address6 = p_cast_i_fu_2794_p1;

assign w6_V_address7 = zext_ln124_fu_2770_p1;

assign zext_ln124_1_fu_2776_p1 = ap_phi_mux_ir83_phi_fu_362_p6;

assign zext_ln124_2_fu_2780_p1 = ap_phi_mux_ir83_phi_fu_362_p6;

assign zext_ln124_3_fu_2784_p1 = ap_phi_mux_ir83_phi_fu_362_p6;

assign zext_ln124_fu_2770_p1 = ap_phi_mux_ir83_phi_fu_362_p6;

endmodule //myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s
