Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  8 21:51:15 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.122        0.000                      0                 1548        0.024        0.000                      0                 1548       54.305        0.000                       0                   573  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               8.122        0.000                      0                 1544        0.024        0.000                      0                 1544       54.305        0.000                       0                   573  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.133        0.000                      0                    4        0.897        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        8.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.122ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.877ns  (logic 59.966ns (58.289%)  route 42.911ns (41.711%))
  Logic Levels:           324  (CARRY4=287 LUT2=2 LUT3=25 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 116.020 - 111.111 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.630     5.214    sm/clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     5.670 f  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=125, routed)         2.336     8.006    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X58Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.130 r  sm/D_states_q[7]_i_12/O
                         net (fo=18, routed)          0.962     9.092    sm/D_states_q[7]_i_12_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124     9.216 r  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.301     9.516    sm/ram_reg_i_143_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.640 r  sm/ram_reg_i_126/O
                         net (fo=32, routed)          0.355     9.995    L_reg/M_sm_ra2[0]
    SLICE_X54Y8          LUT6 (Prop_lut6_I4_O)        0.124    10.119 r  L_reg/ram_reg_i_101/O
                         net (fo=5, routed)           0.619    10.738    sm/M_sm_rd2[0]
    SLICE_X54Y10         LUT5 (Prop_lut5_I3_O)        0.124    10.862 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=119, routed)         1.692    12.554    sm/M_alum_b[0]
    SLICE_X28Y10         LUT2 (Prop_lut2_I0_O)        0.124    12.678 r  sm/D_registers_q[7][31]_i_153/O
                         net (fo=1, routed)           0.000    12.678    alum/S[0]
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.210 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.210    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.324 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.324    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.438 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    13.438    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.552 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    13.552    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.666    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.780 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.780    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.894 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    13.894    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  alum/D_registers_q_reg[7][31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    14.008    alum/D_registers_q_reg[7][31]_i_100_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.279 r  alum/D_registers_q_reg[7][31]_i_76/CO[0]
                         net (fo=36, routed)          1.005    15.284    alum/temp_out0[31]
    SLICE_X29Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.113 r  alum/D_registers_q_reg[7][30]_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.113    alum/D_registers_q_reg[7][30]_i_83_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.227 r  alum/D_registers_q_reg[7][30]_i_78/CO[3]
                         net (fo=1, routed)           0.000    16.227    alum/D_registers_q_reg[7][30]_i_78_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.341 r  alum/D_registers_q_reg[7][30]_i_73/CO[3]
                         net (fo=1, routed)           0.000    16.341    alum/D_registers_q_reg[7][30]_i_73_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.455 r  alum/D_registers_q_reg[7][30]_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.455    alum/D_registers_q_reg[7][30]_i_68_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.569 r  alum/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    16.569    alum/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.683 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.683    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.797 r  alum/D_registers_q_reg[7][30]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.797    alum/D_registers_q_reg[7][30]_i_49_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.911 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.911    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.068 r  alum/D_registers_q_reg[7][30]_i_22/CO[1]
                         net (fo=36, routed)          0.909    17.977    alum/temp_out0[30]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    18.306 r  alum/D_registers_q[7][29]_i_77/O
                         net (fo=1, routed)           0.000    18.306    alum/D_registers_q[7][29]_i_77_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.839 r  alum/D_registers_q_reg[7][29]_i_70/CO[3]
                         net (fo=1, routed)           0.000    18.839    alum/D_registers_q_reg[7][29]_i_70_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.956 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    18.956    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.073 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.073    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.190 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.190    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.307 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.307    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.424 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.424    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.541 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.541    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.658 r  alum/D_registers_q_reg[7][29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.658    alum/D_registers_q_reg[7][29]_i_25_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.815 r  alum/D_registers_q_reg[7][29]_i_13/CO[1]
                         net (fo=36, routed)          0.902    20.717    alum/temp_out0[29]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.332    21.049 r  alum/D_registers_q[7][28]_i_53/O
                         net (fo=1, routed)           0.000    21.049    alum/D_registers_q[7][28]_i_53_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.599 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.599    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.713 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.713    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.827 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.827    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.941 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.941    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.055    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.169 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.169    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.283 r  alum/D_registers_q_reg[7][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.283    alum/D_registers_q_reg[7][28]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.440 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.961    23.401    alum/temp_out0[28]
    SLICE_X38Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.201 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.201    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.318    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.435    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.552    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.669 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.669    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.786 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.786    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.903 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.020 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.020    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.177 r  alum/D_registers_q_reg[7][27]_i_10/CO[1]
                         net (fo=36, routed)          0.819    25.997    alum/temp_out0[27]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    26.329 r  alum/D_registers_q[7][26]_i_74/O
                         net (fo=1, routed)           0.000    26.329    alum/D_registers_q[7][26]_i_74_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.879 r  alum/D_registers_q_reg[7][26]_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.879    alum/D_registers_q_reg[7][26]_i_67_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.993 r  alum/D_registers_q_reg[7][26]_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.993    alum/D_registers_q_reg[7][26]_i_62_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.107 r  alum/D_registers_q_reg[7][26]_i_57/CO[3]
                         net (fo=1, routed)           0.000    27.107    alum/D_registers_q_reg[7][26]_i_57_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.221 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.221    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.335 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    27.335    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.449 r  alum/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.449    alum/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.563 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.563    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.677 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.677    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.834 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          0.822    28.656    alum/temp_out0[26]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.985 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    28.985    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.535 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.535    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.649 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.649    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.763 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.763    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.877 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.877    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.991 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.991    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.105 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.105    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.219 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.009    30.228    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.342 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.342    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.499 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.975    31.474    alum/temp_out0[25]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    31.803 r  alum/D_registers_q[7][24]_i_70/O
                         net (fo=1, routed)           0.000    31.803    alum/D_registers_q[7][24]_i_70_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.353 r  alum/D_registers_q_reg[7][24]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.353    alum/D_registers_q_reg[7][24]_i_63_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.467 r  alum/D_registers_q_reg[7][24]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.467    alum/D_registers_q_reg[7][24]_i_58_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.581 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.581    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.695 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.695    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.809 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.809    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.923 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.923    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.037 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.037    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.151 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.151    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.308 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.022    34.330    alum/temp_out0[24]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    34.659 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    34.659    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.192 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.192    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.309 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.309    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.426 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.426    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.543 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.543    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.660 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.660    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.777 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.777    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.894 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.894    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.011 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.011    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.168 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.010    37.178    alum/temp_out0[23]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.332    37.510 r  alum/D_registers_q[7][21]_i_116/O
                         net (fo=1, routed)           0.000    37.510    alum/D_registers_q[7][21]_i_116_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.060 r  alum/D_registers_q_reg[7][21]_i_99/CO[3]
                         net (fo=1, routed)           0.000    38.060    alum/D_registers_q_reg[7][21]_i_99_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.174 r  alum/D_registers_q_reg[7][21]_i_87/CO[3]
                         net (fo=1, routed)           0.000    38.174    alum/D_registers_q_reg[7][21]_i_87_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.288 r  alum/D_registers_q_reg[7][21]_i_75/CO[3]
                         net (fo=1, routed)           0.000    38.288    alum/D_registers_q_reg[7][21]_i_75_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.402 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    38.402    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.516 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    38.516    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.630 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    38.630    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.744 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.744    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.858 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.858    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.015 r  alum/D_registers_q_reg[7][22]_i_18/CO[1]
                         net (fo=36, routed)          0.912    39.927    alum/temp_out0[22]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    40.256 r  alum/D_registers_q[7][21]_i_113/O
                         net (fo=1, routed)           0.000    40.256    alum/D_registers_q[7][21]_i_113_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.806 r  alum/D_registers_q_reg[7][21]_i_98/CO[3]
                         net (fo=1, routed)           0.000    40.806    alum/D_registers_q_reg[7][21]_i_98_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.920 r  alum/D_registers_q_reg[7][21]_i_86/CO[3]
                         net (fo=1, routed)           0.000    40.920    alum/D_registers_q_reg[7][21]_i_86_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.034 r  alum/D_registers_q_reg[7][21]_i_74/CO[3]
                         net (fo=1, routed)           0.000    41.034    alum/D_registers_q_reg[7][21]_i_74_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.148 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.148    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.262 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    41.262    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.376 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.376    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.490 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.490    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.604 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.604    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.761 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.000    42.761    alum/temp_out0[21]
    SLICE_X40Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    43.546 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.546    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.660 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.660    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.774 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.774    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.888 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.888    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.002 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.002    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.116 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.116    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.230 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.009    44.239    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.353 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.353    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.510 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.956    45.466    alum/temp_out0[20]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    45.795 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    45.795    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.345 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    46.345    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.459 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    46.459    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.573 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    46.573    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.687 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.687    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.801 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.801    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.915 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.915    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.029 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.009    47.038    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.152 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.152    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.309 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          1.006    48.316    alum/temp_out0[19]
    SLICE_X42Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    49.116 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    49.116    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.233 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    49.233    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.350 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    49.350    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.467 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    49.467    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.584 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    49.584    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.701 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.701    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.818 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.009    49.827    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.944 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    49.944    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.101 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.908    51.009    alum/temp_out0[18]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    51.341 r  alum/D_registers_q[7][16]_i_104/O
                         net (fo=1, routed)           0.000    51.341    alum/D_registers_q[7][16]_i_104_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.891 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    51.891    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.005 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    52.005    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.119 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    52.119    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.233 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    52.233    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.347 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    52.347    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.461 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    52.461    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.575 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.009    52.584    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.698 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.698    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.855 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.013    53.868    alum/temp_out0[17]
    SLICE_X44Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.653 r  alum/D_registers_q_reg[7][16]_i_89/CO[3]
                         net (fo=1, routed)           0.000    54.653    alum/D_registers_q_reg[7][16]_i_89_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  alum/D_registers_q_reg[7][16]_i_79/CO[3]
                         net (fo=1, routed)           0.000    54.767    alum/D_registers_q_reg[7][16]_i_79_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.881 r  alum/D_registers_q_reg[7][16]_i_69/CO[3]
                         net (fo=1, routed)           0.000    54.881    alum/D_registers_q_reg[7][16]_i_69_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.995 r  alum/D_registers_q_reg[7][16]_i_59/CO[3]
                         net (fo=1, routed)           0.000    54.995    alum/D_registers_q_reg[7][16]_i_59_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.109 r  alum/D_registers_q_reg[7][16]_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.109    alum/D_registers_q_reg[7][16]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.223 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    55.223    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.337 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.009    55.346    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.460 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.460    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.617 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.308    56.925    alum/temp_out0[16]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    57.254 r  alum/D_registers_q[7][15]_i_57/O
                         net (fo=1, routed)           0.000    57.254    alum/D_registers_q[7][15]_i_57_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.655 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    57.655    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.769 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.769    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.883 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    57.883    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.997 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.997    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.111 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    58.111    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.225 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    58.225    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.339 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    58.348    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.462 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.462    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.619 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.124    59.743    alum/temp_out0[15]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    60.072 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    60.072    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.622 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    60.622    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.736 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    60.736    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.850 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    60.850    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.964 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.964    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.078 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.078    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.192 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.192    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.306 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.306    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.420 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    61.420    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.577 r  alum/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          1.192    62.770    alum/temp_out0[14]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    63.099 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.099    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.632 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    63.632    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.749 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    63.749    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.866 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    63.866    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.983 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.983    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.100 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.100    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.217 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.217    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.334 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.334    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.451 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.451    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.608 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.950    65.558    alum/temp_out0[13]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    65.890 r  alum/D_registers_q[7][11]_i_101/O
                         net (fo=1, routed)           0.000    65.890    alum/D_registers_q[7][11]_i_101_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.440 r  alum/D_registers_q_reg[7][11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][11]_i_87_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][11]_i_77_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][11]_i_67_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.782 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.896 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    66.896    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.010 r  alum/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.010    alum/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.124 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.124    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.238 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.238    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.395 r  alum/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.947    68.342    alum/temp_out0[12]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    68.671 r  alum/D_registers_q[7][11]_i_98/O
                         net (fo=1, routed)           0.000    68.671    alum/D_registers_q[7][11]_i_98_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.221 r  alum/D_registers_q_reg[7][11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    69.221    alum/D_registers_q_reg[7][11]_i_86_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.335 r  alum/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.335    alum/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.449 r  alum/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    69.449    alum/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.563 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    69.563    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.677 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.677    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.791 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    69.791    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.905 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.905    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.019 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.019    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.176 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.169    71.345    alum/temp_out0[11]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.145 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.145    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.262 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.262    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.379 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.379    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.496 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.496    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.613 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    72.613    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.730 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.730    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.847 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    72.847    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.964 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.964    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.121 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.076    74.197    alum/temp_out0[10]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.332    74.529 r  alum/D_registers_q[7][8]_i_102/O
                         net (fo=1, routed)           0.000    74.529    alum/D_registers_q[7][8]_i_102_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.079 r  alum/D_registers_q_reg[7][8]_i_88/CO[3]
                         net (fo=1, routed)           0.000    75.079    alum/D_registers_q_reg[7][8]_i_88_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.193 r  alum/D_registers_q_reg[7][8]_i_76/CO[3]
                         net (fo=1, routed)           0.000    75.193    alum/D_registers_q_reg[7][8]_i_76_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.307 r  alum/D_registers_q_reg[7][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    75.307    alum/D_registers_q_reg[7][8]_i_65_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.421 r  alum/D_registers_q_reg[7][8]_i_53/CO[3]
                         net (fo=1, routed)           0.000    75.421    alum/D_registers_q_reg[7][8]_i_53_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.535 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    75.535    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.649 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.649    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.763 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.763    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.877 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    75.877    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.034 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.313    77.347    alum/temp_out0[9]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.329    77.676 r  alum/D_registers_q[7][8]_i_99/O
                         net (fo=1, routed)           0.000    77.676    alum/D_registers_q[7][8]_i_99_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.226 r  alum/D_registers_q_reg[7][8]_i_87/CO[3]
                         net (fo=1, routed)           0.000    78.226    alum/D_registers_q_reg[7][8]_i_87_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.340 r  alum/D_registers_q_reg[7][8]_i_75/CO[3]
                         net (fo=1, routed)           0.000    78.340    alum/D_registers_q_reg[7][8]_i_75_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.454 r  alum/D_registers_q_reg[7][8]_i_64/CO[3]
                         net (fo=1, routed)           0.000    78.454    alum/D_registers_q_reg[7][8]_i_64_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.568 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.568    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.682 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.682    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.796 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.796    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.910 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.910    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.024 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.024    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.181 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.259    80.440    alum/temp_out0[8]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    80.769 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    80.769    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.319 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    81.319    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.433 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    81.433    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.547 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    81.547    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.661 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    81.661    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.775 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    81.775    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.889 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.889    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.003 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.003    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.117 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.117    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.274 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.883    83.157    alum/temp_out0[7]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.486 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    83.486    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.036 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    84.036    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.150 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    84.150    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.264 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    84.264    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.378 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    84.378    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.492 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.492    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.606 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.606    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.720 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.720    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.834 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.834    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.991 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.046    86.037    alum/temp_out0[6]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.366 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    86.366    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.916 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.916    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.030 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    87.030    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.144 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.144    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.258 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    87.258    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.372 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    87.372    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.486 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.486    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.600 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.600    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.714 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    87.714    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.871 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.087    88.958    alum/temp_out0[5]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.329    89.287 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    89.287    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.837 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    89.837    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.951 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    89.951    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.065 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.065    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.179 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    90.179    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.293 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    90.293    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.407 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.407    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.521 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.521    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.635 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    90.635    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.792 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.042    91.834    alum/temp_out0[4]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.329    92.163 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    92.163    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.713 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.713    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.827 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.827    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.941 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.941    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.055 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.055    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.169 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    93.169    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.283 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.283    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.397 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    93.397    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.511 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    93.511    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.668 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.900    94.568    alum/temp_out0[3]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    94.897 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.897    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.430 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.430    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.547 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.547    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.664 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.664    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.781 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.781    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.898 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.898    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.015 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.015    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.132 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.132    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.249 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.249    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.406 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.077    97.483    alum/temp_out0[2]
    SLICE_X41Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.815 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    97.815    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.365 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.365    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.479 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.479    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.593 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.593    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.707 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.707    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.821 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.821    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.935 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.935    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.049 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.049    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.163 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.163    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.320 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.004   100.324    alum/temp_out0[1]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.653 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   100.653    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.203 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   101.203    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.317 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.317    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.431 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.431    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.545 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   101.545    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.659 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   101.659    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.773 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.773    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.887 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.887    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.001 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.001    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.158 r  alum/D_registers_q_reg[7][0]_i_19/CO[1]
                         net (fo=2, routed)           0.830   102.988    sm/temp_out0[0]
    SLICE_X52Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.317 f  sm/D_registers_q[7][0]_i_14/O
                         net (fo=1, routed)           0.286   103.603    sm/D_registers_q[7][0]_i_14_n_0
    SLICE_X52Y13         LUT4 (Prop_lut4_I0_O)        0.124   103.727 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=2, routed)           0.444   104.171    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.124   104.295 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=23, routed)          1.202   105.497    sm/M_alum_out[0]
    SLICE_X60Y25         LUT6 (Prop_lut6_I3_O)        0.124   105.621 r  sm/D_states_q[0]_i_7/O
                         net (fo=1, routed)           0.850   106.471    sm/D_states_q[0]_i_7_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I1_O)        0.124   106.595 r  sm/D_states_q[0]_i_2/O
                         net (fo=1, routed)           0.765   107.360    sm/D_states_q[0]_i_2_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.124   107.484 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.607   108.091    sm/p_1_in[0]
    SLICE_X60Y22         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.504   116.020    sm/clk_IBUF_BUFG
    SLICE_X60Y22         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.259   116.279    
                         clock uncertainty           -0.035   116.244    
    SLICE_X60Y22         FDSE (Setup_fdse_C_D)       -0.031   116.213    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.213    
                         arrival time                        -108.091    
  -------------------------------------------------------------------
                         slack                                  8.122    

Slack (MET) :             8.326ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.924ns  (logic 60.068ns (58.934%)  route 41.856ns (41.066%))
  Logic Levels:           323  (CARRY4=287 LUT2=2 LUT3=25 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.630     5.214    sm/clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     5.670 f  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=125, routed)         2.336     8.006    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X58Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.130 r  sm/D_states_q[7]_i_12/O
                         net (fo=18, routed)          0.962     9.092    sm/D_states_q[7]_i_12_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124     9.216 r  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.301     9.516    sm/ram_reg_i_143_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.640 r  sm/ram_reg_i_126/O
                         net (fo=32, routed)          0.355     9.995    L_reg/M_sm_ra2[0]
    SLICE_X54Y8          LUT6 (Prop_lut6_I4_O)        0.124    10.119 r  L_reg/ram_reg_i_101/O
                         net (fo=5, routed)           0.619    10.738    sm/M_sm_rd2[0]
    SLICE_X54Y10         LUT5 (Prop_lut5_I3_O)        0.124    10.862 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=119, routed)         1.692    12.554    sm/M_alum_b[0]
    SLICE_X28Y10         LUT2 (Prop_lut2_I0_O)        0.124    12.678 r  sm/D_registers_q[7][31]_i_153/O
                         net (fo=1, routed)           0.000    12.678    alum/S[0]
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.210 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.210    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.324 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.324    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.438 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    13.438    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.552 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    13.552    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.666    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.780 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.780    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.894 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    13.894    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  alum/D_registers_q_reg[7][31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    14.008    alum/D_registers_q_reg[7][31]_i_100_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.279 r  alum/D_registers_q_reg[7][31]_i_76/CO[0]
                         net (fo=36, routed)          1.005    15.284    alum/temp_out0[31]
    SLICE_X29Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.113 r  alum/D_registers_q_reg[7][30]_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.113    alum/D_registers_q_reg[7][30]_i_83_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.227 r  alum/D_registers_q_reg[7][30]_i_78/CO[3]
                         net (fo=1, routed)           0.000    16.227    alum/D_registers_q_reg[7][30]_i_78_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.341 r  alum/D_registers_q_reg[7][30]_i_73/CO[3]
                         net (fo=1, routed)           0.000    16.341    alum/D_registers_q_reg[7][30]_i_73_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.455 r  alum/D_registers_q_reg[7][30]_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.455    alum/D_registers_q_reg[7][30]_i_68_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.569 r  alum/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    16.569    alum/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.683 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.683    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.797 r  alum/D_registers_q_reg[7][30]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.797    alum/D_registers_q_reg[7][30]_i_49_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.911 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.911    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.068 r  alum/D_registers_q_reg[7][30]_i_22/CO[1]
                         net (fo=36, routed)          0.909    17.977    alum/temp_out0[30]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    18.306 r  alum/D_registers_q[7][29]_i_77/O
                         net (fo=1, routed)           0.000    18.306    alum/D_registers_q[7][29]_i_77_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.839 r  alum/D_registers_q_reg[7][29]_i_70/CO[3]
                         net (fo=1, routed)           0.000    18.839    alum/D_registers_q_reg[7][29]_i_70_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.956 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    18.956    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.073 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.073    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.190 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.190    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.307 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.307    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.424 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.424    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.541 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.541    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.658 r  alum/D_registers_q_reg[7][29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.658    alum/D_registers_q_reg[7][29]_i_25_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.815 r  alum/D_registers_q_reg[7][29]_i_13/CO[1]
                         net (fo=36, routed)          0.902    20.717    alum/temp_out0[29]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.332    21.049 r  alum/D_registers_q[7][28]_i_53/O
                         net (fo=1, routed)           0.000    21.049    alum/D_registers_q[7][28]_i_53_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.599 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.599    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.713 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.713    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.827 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.827    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.941 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.941    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.055    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.169 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.169    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.283 r  alum/D_registers_q_reg[7][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.283    alum/D_registers_q_reg[7][28]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.440 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.961    23.401    alum/temp_out0[28]
    SLICE_X38Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.201 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.201    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.318    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.435    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.552    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.669 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.669    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.786 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.786    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.903 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.020 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.020    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.177 r  alum/D_registers_q_reg[7][27]_i_10/CO[1]
                         net (fo=36, routed)          0.819    25.997    alum/temp_out0[27]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    26.329 r  alum/D_registers_q[7][26]_i_74/O
                         net (fo=1, routed)           0.000    26.329    alum/D_registers_q[7][26]_i_74_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.879 r  alum/D_registers_q_reg[7][26]_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.879    alum/D_registers_q_reg[7][26]_i_67_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.993 r  alum/D_registers_q_reg[7][26]_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.993    alum/D_registers_q_reg[7][26]_i_62_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.107 r  alum/D_registers_q_reg[7][26]_i_57/CO[3]
                         net (fo=1, routed)           0.000    27.107    alum/D_registers_q_reg[7][26]_i_57_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.221 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.221    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.335 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    27.335    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.449 r  alum/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.449    alum/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.563 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.563    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.677 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.677    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.834 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          0.822    28.656    alum/temp_out0[26]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.985 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    28.985    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.535 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.535    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.649 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.649    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.763 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.763    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.877 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.877    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.991 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.991    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.105 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.105    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.219 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.009    30.228    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.342 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.342    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.499 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.975    31.474    alum/temp_out0[25]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    31.803 r  alum/D_registers_q[7][24]_i_70/O
                         net (fo=1, routed)           0.000    31.803    alum/D_registers_q[7][24]_i_70_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.353 r  alum/D_registers_q_reg[7][24]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.353    alum/D_registers_q_reg[7][24]_i_63_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.467 r  alum/D_registers_q_reg[7][24]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.467    alum/D_registers_q_reg[7][24]_i_58_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.581 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.581    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.695 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.695    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.809 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.809    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.923 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.923    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.037 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.037    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.151 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.151    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.308 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.022    34.330    alum/temp_out0[24]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    34.659 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    34.659    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.192 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.192    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.309 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.309    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.426 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.426    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.543 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.543    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.660 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.660    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.777 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.777    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.894 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.894    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.011 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.011    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.168 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.010    37.178    alum/temp_out0[23]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.332    37.510 r  alum/D_registers_q[7][21]_i_116/O
                         net (fo=1, routed)           0.000    37.510    alum/D_registers_q[7][21]_i_116_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.060 r  alum/D_registers_q_reg[7][21]_i_99/CO[3]
                         net (fo=1, routed)           0.000    38.060    alum/D_registers_q_reg[7][21]_i_99_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.174 r  alum/D_registers_q_reg[7][21]_i_87/CO[3]
                         net (fo=1, routed)           0.000    38.174    alum/D_registers_q_reg[7][21]_i_87_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.288 r  alum/D_registers_q_reg[7][21]_i_75/CO[3]
                         net (fo=1, routed)           0.000    38.288    alum/D_registers_q_reg[7][21]_i_75_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.402 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    38.402    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.516 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    38.516    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.630 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    38.630    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.744 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.744    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.858 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.858    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.015 r  alum/D_registers_q_reg[7][22]_i_18/CO[1]
                         net (fo=36, routed)          0.912    39.927    alum/temp_out0[22]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    40.256 r  alum/D_registers_q[7][21]_i_113/O
                         net (fo=1, routed)           0.000    40.256    alum/D_registers_q[7][21]_i_113_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.806 r  alum/D_registers_q_reg[7][21]_i_98/CO[3]
                         net (fo=1, routed)           0.000    40.806    alum/D_registers_q_reg[7][21]_i_98_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.920 r  alum/D_registers_q_reg[7][21]_i_86/CO[3]
                         net (fo=1, routed)           0.000    40.920    alum/D_registers_q_reg[7][21]_i_86_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.034 r  alum/D_registers_q_reg[7][21]_i_74/CO[3]
                         net (fo=1, routed)           0.000    41.034    alum/D_registers_q_reg[7][21]_i_74_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.148 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.148    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.262 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    41.262    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.376 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.376    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.490 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.490    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.604 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.604    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.761 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.000    42.761    alum/temp_out0[21]
    SLICE_X40Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    43.546 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.546    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.660 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.660    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.774 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.774    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.888 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.888    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.002 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.002    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.116 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.116    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.230 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.009    44.239    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.353 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.353    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.510 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.956    45.466    alum/temp_out0[20]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    45.795 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    45.795    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.345 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    46.345    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.459 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    46.459    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.573 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    46.573    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.687 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.687    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.801 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.801    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.915 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.915    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.029 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.009    47.038    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.152 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.152    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.309 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          1.006    48.316    alum/temp_out0[19]
    SLICE_X42Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    49.116 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    49.116    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.233 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    49.233    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.350 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    49.350    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.467 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    49.467    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.584 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    49.584    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.701 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.701    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.818 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.009    49.827    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.944 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    49.944    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.101 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.908    51.009    alum/temp_out0[18]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    51.341 r  alum/D_registers_q[7][16]_i_104/O
                         net (fo=1, routed)           0.000    51.341    alum/D_registers_q[7][16]_i_104_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.891 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    51.891    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.005 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    52.005    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.119 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    52.119    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.233 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    52.233    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.347 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    52.347    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.461 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    52.461    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.575 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.009    52.584    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.698 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.698    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.855 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.013    53.868    alum/temp_out0[17]
    SLICE_X44Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.653 r  alum/D_registers_q_reg[7][16]_i_89/CO[3]
                         net (fo=1, routed)           0.000    54.653    alum/D_registers_q_reg[7][16]_i_89_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  alum/D_registers_q_reg[7][16]_i_79/CO[3]
                         net (fo=1, routed)           0.000    54.767    alum/D_registers_q_reg[7][16]_i_79_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.881 r  alum/D_registers_q_reg[7][16]_i_69/CO[3]
                         net (fo=1, routed)           0.000    54.881    alum/D_registers_q_reg[7][16]_i_69_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.995 r  alum/D_registers_q_reg[7][16]_i_59/CO[3]
                         net (fo=1, routed)           0.000    54.995    alum/D_registers_q_reg[7][16]_i_59_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.109 r  alum/D_registers_q_reg[7][16]_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.109    alum/D_registers_q_reg[7][16]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.223 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    55.223    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.337 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.009    55.346    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.460 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.460    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.617 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.308    56.925    alum/temp_out0[16]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    57.254 r  alum/D_registers_q[7][15]_i_57/O
                         net (fo=1, routed)           0.000    57.254    alum/D_registers_q[7][15]_i_57_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.655 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    57.655    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.769 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.769    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.883 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    57.883    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.997 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.997    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.111 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    58.111    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.225 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    58.225    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.339 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    58.348    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.462 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.462    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.619 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.124    59.743    alum/temp_out0[15]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    60.072 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    60.072    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.622 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    60.622    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.736 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    60.736    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.850 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    60.850    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.964 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.964    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.078 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.078    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.192 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.192    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.306 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.306    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.420 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    61.420    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.577 r  alum/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          1.192    62.770    alum/temp_out0[14]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    63.099 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.099    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.632 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    63.632    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.749 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    63.749    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.866 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    63.866    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.983 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.983    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.100 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.100    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.217 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.217    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.334 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.334    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.451 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.451    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.608 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.950    65.558    alum/temp_out0[13]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    65.890 r  alum/D_registers_q[7][11]_i_101/O
                         net (fo=1, routed)           0.000    65.890    alum/D_registers_q[7][11]_i_101_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.440 r  alum/D_registers_q_reg[7][11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][11]_i_87_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][11]_i_77_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][11]_i_67_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.782 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.896 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    66.896    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.010 r  alum/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.010    alum/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.124 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.124    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.238 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.238    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.395 r  alum/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.947    68.342    alum/temp_out0[12]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    68.671 r  alum/D_registers_q[7][11]_i_98/O
                         net (fo=1, routed)           0.000    68.671    alum/D_registers_q[7][11]_i_98_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.221 r  alum/D_registers_q_reg[7][11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    69.221    alum/D_registers_q_reg[7][11]_i_86_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.335 r  alum/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.335    alum/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.449 r  alum/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    69.449    alum/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.563 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    69.563    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.677 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.677    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.791 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    69.791    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.905 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.905    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.019 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.019    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.176 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.169    71.345    alum/temp_out0[11]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.145 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.145    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.262 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.262    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.379 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.379    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.496 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.496    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.613 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    72.613    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.730 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.730    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.847 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    72.847    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.964 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.964    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.121 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.076    74.197    alum/temp_out0[10]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.332    74.529 r  alum/D_registers_q[7][8]_i_102/O
                         net (fo=1, routed)           0.000    74.529    alum/D_registers_q[7][8]_i_102_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.079 r  alum/D_registers_q_reg[7][8]_i_88/CO[3]
                         net (fo=1, routed)           0.000    75.079    alum/D_registers_q_reg[7][8]_i_88_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.193 r  alum/D_registers_q_reg[7][8]_i_76/CO[3]
                         net (fo=1, routed)           0.000    75.193    alum/D_registers_q_reg[7][8]_i_76_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.307 r  alum/D_registers_q_reg[7][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    75.307    alum/D_registers_q_reg[7][8]_i_65_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.421 r  alum/D_registers_q_reg[7][8]_i_53/CO[3]
                         net (fo=1, routed)           0.000    75.421    alum/D_registers_q_reg[7][8]_i_53_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.535 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    75.535    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.649 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.649    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.763 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.763    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.877 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    75.877    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.034 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.313    77.347    alum/temp_out0[9]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.329    77.676 r  alum/D_registers_q[7][8]_i_99/O
                         net (fo=1, routed)           0.000    77.676    alum/D_registers_q[7][8]_i_99_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.226 r  alum/D_registers_q_reg[7][8]_i_87/CO[3]
                         net (fo=1, routed)           0.000    78.226    alum/D_registers_q_reg[7][8]_i_87_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.340 r  alum/D_registers_q_reg[7][8]_i_75/CO[3]
                         net (fo=1, routed)           0.000    78.340    alum/D_registers_q_reg[7][8]_i_75_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.454 r  alum/D_registers_q_reg[7][8]_i_64/CO[3]
                         net (fo=1, routed)           0.000    78.454    alum/D_registers_q_reg[7][8]_i_64_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.568 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.568    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.682 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.682    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.796 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.796    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.910 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.910    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.024 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.024    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.181 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.259    80.440    alum/temp_out0[8]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    80.769 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    80.769    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.319 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    81.319    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.433 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    81.433    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.547 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    81.547    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.661 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    81.661    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.775 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    81.775    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.889 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.889    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.003 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.003    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.117 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.117    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.274 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.883    83.157    alum/temp_out0[7]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.486 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    83.486    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.036 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    84.036    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.150 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    84.150    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.264 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    84.264    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.378 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    84.378    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.492 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.492    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.606 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.606    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.720 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.720    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.834 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.834    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.991 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.046    86.037    alum/temp_out0[6]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.366 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    86.366    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.916 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.916    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.030 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    87.030    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.144 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.144    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.258 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    87.258    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.372 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    87.372    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.486 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.486    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.600 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.600    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.714 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    87.714    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.871 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.087    88.958    alum/temp_out0[5]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.329    89.287 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    89.287    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.837 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    89.837    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.951 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    89.951    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.065 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.065    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.179 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    90.179    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.293 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    90.293    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.407 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.407    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.521 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.521    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.635 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    90.635    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.792 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.042    91.834    alum/temp_out0[4]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.329    92.163 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    92.163    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.713 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.713    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.827 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.827    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.941 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.941    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.055 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.055    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.169 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    93.169    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.283 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.283    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.397 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    93.397    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.511 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    93.511    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.668 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.900    94.568    alum/temp_out0[3]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    94.897 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.897    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.430 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.430    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.547 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.547    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.664 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.664    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.781 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.781    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.898 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.898    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.015 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.015    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.132 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.132    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.249 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.249    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.406 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.077    97.483    alum/temp_out0[2]
    SLICE_X41Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.815 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    97.815    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.365 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.365    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.479 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.479    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.593 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.593    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.707 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.707    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.821 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.821    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.935 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.935    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.049 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.049    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.163 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.163    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.320 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.004   100.324    alum/temp_out0[1]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.653 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   100.653    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.203 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   101.203    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.317 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.317    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.431 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.431    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.545 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   101.545    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.659 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   101.659    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.773 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.773    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.887 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.887    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.001 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.001    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.158 r  alum/D_registers_q_reg[7][0]_i_19/CO[1]
                         net (fo=2, routed)           0.830   102.988    sm/temp_out0[0]
    SLICE_X52Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.317 f  sm/D_registers_q[7][0]_i_14/O
                         net (fo=1, routed)           0.286   103.603    sm/D_registers_q[7][0]_i_14_n_0
    SLICE_X52Y13         LUT4 (Prop_lut4_I0_O)        0.124   103.727 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=2, routed)           0.444   104.171    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.124   104.295 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=23, routed)          1.216   105.511    sm/M_alum_out[0]
    SLICE_X53Y5          LUT5 (Prop_lut5_I4_O)        0.152   105.663 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.421   106.084    sm/brams/override_address[0]
    SLICE_X49Y5          LUT4 (Prop_lut4_I2_O)        0.322   106.406 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.733   107.139    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.769   115.465    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.465    
                         arrival time                        -107.139    
  -------------------------------------------------------------------
                         slack                                  8.326    

Slack (MET) :             8.459ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.994ns  (logic 60.072ns (58.898%)  route 41.922ns (41.102%))
  Logic Levels:           323  (CARRY4=287 LUT2=2 LUT3=25 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.630     5.214    sm/clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     5.670 f  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=125, routed)         2.336     8.006    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X58Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.130 r  sm/D_states_q[7]_i_12/O
                         net (fo=18, routed)          0.962     9.092    sm/D_states_q[7]_i_12_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124     9.216 r  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.301     9.516    sm/ram_reg_i_143_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.640 r  sm/ram_reg_i_126/O
                         net (fo=32, routed)          0.355     9.995    L_reg/M_sm_ra2[0]
    SLICE_X54Y8          LUT6 (Prop_lut6_I4_O)        0.124    10.119 r  L_reg/ram_reg_i_101/O
                         net (fo=5, routed)           0.619    10.738    sm/M_sm_rd2[0]
    SLICE_X54Y10         LUT5 (Prop_lut5_I3_O)        0.124    10.862 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=119, routed)         1.692    12.554    sm/M_alum_b[0]
    SLICE_X28Y10         LUT2 (Prop_lut2_I0_O)        0.124    12.678 r  sm/D_registers_q[7][31]_i_153/O
                         net (fo=1, routed)           0.000    12.678    alum/S[0]
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.210 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.210    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.324 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.324    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.438 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    13.438    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.552 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    13.552    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.666    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.780 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.780    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.894 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    13.894    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  alum/D_registers_q_reg[7][31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    14.008    alum/D_registers_q_reg[7][31]_i_100_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.279 r  alum/D_registers_q_reg[7][31]_i_76/CO[0]
                         net (fo=36, routed)          1.005    15.284    alum/temp_out0[31]
    SLICE_X29Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.113 r  alum/D_registers_q_reg[7][30]_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.113    alum/D_registers_q_reg[7][30]_i_83_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.227 r  alum/D_registers_q_reg[7][30]_i_78/CO[3]
                         net (fo=1, routed)           0.000    16.227    alum/D_registers_q_reg[7][30]_i_78_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.341 r  alum/D_registers_q_reg[7][30]_i_73/CO[3]
                         net (fo=1, routed)           0.000    16.341    alum/D_registers_q_reg[7][30]_i_73_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.455 r  alum/D_registers_q_reg[7][30]_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.455    alum/D_registers_q_reg[7][30]_i_68_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.569 r  alum/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    16.569    alum/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.683 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.683    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.797 r  alum/D_registers_q_reg[7][30]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.797    alum/D_registers_q_reg[7][30]_i_49_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.911 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.911    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.068 r  alum/D_registers_q_reg[7][30]_i_22/CO[1]
                         net (fo=36, routed)          0.909    17.977    alum/temp_out0[30]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    18.306 r  alum/D_registers_q[7][29]_i_77/O
                         net (fo=1, routed)           0.000    18.306    alum/D_registers_q[7][29]_i_77_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.839 r  alum/D_registers_q_reg[7][29]_i_70/CO[3]
                         net (fo=1, routed)           0.000    18.839    alum/D_registers_q_reg[7][29]_i_70_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.956 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    18.956    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.073 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.073    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.190 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.190    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.307 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.307    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.424 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.424    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.541 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.541    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.658 r  alum/D_registers_q_reg[7][29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.658    alum/D_registers_q_reg[7][29]_i_25_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.815 r  alum/D_registers_q_reg[7][29]_i_13/CO[1]
                         net (fo=36, routed)          0.902    20.717    alum/temp_out0[29]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.332    21.049 r  alum/D_registers_q[7][28]_i_53/O
                         net (fo=1, routed)           0.000    21.049    alum/D_registers_q[7][28]_i_53_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.599 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.599    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.713 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.713    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.827 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.827    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.941 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.941    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.055    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.169 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.169    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.283 r  alum/D_registers_q_reg[7][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.283    alum/D_registers_q_reg[7][28]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.440 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.961    23.401    alum/temp_out0[28]
    SLICE_X38Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.201 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.201    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.318    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.435    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.552    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.669 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.669    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.786 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.786    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.903 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.020 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.020    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.177 r  alum/D_registers_q_reg[7][27]_i_10/CO[1]
                         net (fo=36, routed)          0.819    25.997    alum/temp_out0[27]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    26.329 r  alum/D_registers_q[7][26]_i_74/O
                         net (fo=1, routed)           0.000    26.329    alum/D_registers_q[7][26]_i_74_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.879 r  alum/D_registers_q_reg[7][26]_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.879    alum/D_registers_q_reg[7][26]_i_67_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.993 r  alum/D_registers_q_reg[7][26]_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.993    alum/D_registers_q_reg[7][26]_i_62_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.107 r  alum/D_registers_q_reg[7][26]_i_57/CO[3]
                         net (fo=1, routed)           0.000    27.107    alum/D_registers_q_reg[7][26]_i_57_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.221 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.221    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.335 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    27.335    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.449 r  alum/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.449    alum/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.563 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.563    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.677 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.677    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.834 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          0.822    28.656    alum/temp_out0[26]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.985 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    28.985    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.535 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.535    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.649 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.649    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.763 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.763    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.877 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.877    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.991 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.991    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.105 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.105    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.219 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.009    30.228    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.342 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.342    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.499 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.975    31.474    alum/temp_out0[25]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    31.803 r  alum/D_registers_q[7][24]_i_70/O
                         net (fo=1, routed)           0.000    31.803    alum/D_registers_q[7][24]_i_70_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.353 r  alum/D_registers_q_reg[7][24]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.353    alum/D_registers_q_reg[7][24]_i_63_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.467 r  alum/D_registers_q_reg[7][24]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.467    alum/D_registers_q_reg[7][24]_i_58_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.581 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.581    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.695 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.695    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.809 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.809    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.923 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.923    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.037 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.037    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.151 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.151    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.308 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.022    34.330    alum/temp_out0[24]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    34.659 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    34.659    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.192 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.192    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.309 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.309    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.426 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.426    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.543 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.543    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.660 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.660    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.777 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.777    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.894 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.894    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.011 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.011    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.168 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.010    37.178    alum/temp_out0[23]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.332    37.510 r  alum/D_registers_q[7][21]_i_116/O
                         net (fo=1, routed)           0.000    37.510    alum/D_registers_q[7][21]_i_116_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.060 r  alum/D_registers_q_reg[7][21]_i_99/CO[3]
                         net (fo=1, routed)           0.000    38.060    alum/D_registers_q_reg[7][21]_i_99_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.174 r  alum/D_registers_q_reg[7][21]_i_87/CO[3]
                         net (fo=1, routed)           0.000    38.174    alum/D_registers_q_reg[7][21]_i_87_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.288 r  alum/D_registers_q_reg[7][21]_i_75/CO[3]
                         net (fo=1, routed)           0.000    38.288    alum/D_registers_q_reg[7][21]_i_75_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.402 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    38.402    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.516 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    38.516    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.630 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    38.630    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.744 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.744    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.858 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.858    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.015 r  alum/D_registers_q_reg[7][22]_i_18/CO[1]
                         net (fo=36, routed)          0.912    39.927    alum/temp_out0[22]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    40.256 r  alum/D_registers_q[7][21]_i_113/O
                         net (fo=1, routed)           0.000    40.256    alum/D_registers_q[7][21]_i_113_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.806 r  alum/D_registers_q_reg[7][21]_i_98/CO[3]
                         net (fo=1, routed)           0.000    40.806    alum/D_registers_q_reg[7][21]_i_98_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.920 r  alum/D_registers_q_reg[7][21]_i_86/CO[3]
                         net (fo=1, routed)           0.000    40.920    alum/D_registers_q_reg[7][21]_i_86_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.034 r  alum/D_registers_q_reg[7][21]_i_74/CO[3]
                         net (fo=1, routed)           0.000    41.034    alum/D_registers_q_reg[7][21]_i_74_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.148 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.148    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.262 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    41.262    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.376 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.376    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.490 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.490    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.604 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.604    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.761 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.000    42.761    alum/temp_out0[21]
    SLICE_X40Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    43.546 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.546    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.660 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.660    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.774 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.774    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.888 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.888    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.002 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.002    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.116 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.116    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.230 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.009    44.239    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.353 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.353    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.510 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.956    45.466    alum/temp_out0[20]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    45.795 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    45.795    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.345 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    46.345    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.459 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    46.459    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.573 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    46.573    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.687 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.687    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.801 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.801    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.915 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.915    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.029 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.009    47.038    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.152 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.152    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.309 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          1.006    48.316    alum/temp_out0[19]
    SLICE_X42Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    49.116 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    49.116    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.233 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    49.233    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.350 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    49.350    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.467 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    49.467    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.584 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    49.584    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.701 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.701    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.818 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.009    49.827    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.944 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    49.944    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.101 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.908    51.009    alum/temp_out0[18]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    51.341 r  alum/D_registers_q[7][16]_i_104/O
                         net (fo=1, routed)           0.000    51.341    alum/D_registers_q[7][16]_i_104_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.891 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    51.891    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.005 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    52.005    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.119 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    52.119    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.233 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    52.233    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.347 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    52.347    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.461 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    52.461    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.575 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.009    52.584    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.698 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.698    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.855 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.013    53.868    alum/temp_out0[17]
    SLICE_X44Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.653 r  alum/D_registers_q_reg[7][16]_i_89/CO[3]
                         net (fo=1, routed)           0.000    54.653    alum/D_registers_q_reg[7][16]_i_89_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  alum/D_registers_q_reg[7][16]_i_79/CO[3]
                         net (fo=1, routed)           0.000    54.767    alum/D_registers_q_reg[7][16]_i_79_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.881 r  alum/D_registers_q_reg[7][16]_i_69/CO[3]
                         net (fo=1, routed)           0.000    54.881    alum/D_registers_q_reg[7][16]_i_69_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.995 r  alum/D_registers_q_reg[7][16]_i_59/CO[3]
                         net (fo=1, routed)           0.000    54.995    alum/D_registers_q_reg[7][16]_i_59_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.109 r  alum/D_registers_q_reg[7][16]_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.109    alum/D_registers_q_reg[7][16]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.223 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    55.223    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.337 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.009    55.346    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.460 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.460    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.617 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.308    56.925    alum/temp_out0[16]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    57.254 r  alum/D_registers_q[7][15]_i_57/O
                         net (fo=1, routed)           0.000    57.254    alum/D_registers_q[7][15]_i_57_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.655 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    57.655    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.769 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.769    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.883 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    57.883    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.997 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.997    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.111 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    58.111    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.225 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    58.225    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.339 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    58.348    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.462 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.462    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.619 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.124    59.743    alum/temp_out0[15]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    60.072 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    60.072    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.622 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    60.622    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.736 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    60.736    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.850 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    60.850    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.964 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.964    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.078 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.078    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.192 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.192    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.306 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.306    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.420 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    61.420    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.577 r  alum/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          1.192    62.770    alum/temp_out0[14]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    63.099 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.099    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.632 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    63.632    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.749 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    63.749    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.866 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    63.866    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.983 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.983    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.100 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.100    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.217 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.217    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.334 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.334    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.451 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.451    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.608 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.950    65.558    alum/temp_out0[13]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    65.890 r  alum/D_registers_q[7][11]_i_101/O
                         net (fo=1, routed)           0.000    65.890    alum/D_registers_q[7][11]_i_101_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.440 r  alum/D_registers_q_reg[7][11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][11]_i_87_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][11]_i_77_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][11]_i_67_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.782 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.896 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    66.896    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.010 r  alum/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.010    alum/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.124 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.124    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.238 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.238    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.395 r  alum/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.947    68.342    alum/temp_out0[12]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    68.671 r  alum/D_registers_q[7][11]_i_98/O
                         net (fo=1, routed)           0.000    68.671    alum/D_registers_q[7][11]_i_98_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.221 r  alum/D_registers_q_reg[7][11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    69.221    alum/D_registers_q_reg[7][11]_i_86_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.335 r  alum/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.335    alum/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.449 r  alum/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    69.449    alum/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.563 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    69.563    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.677 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.677    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.791 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    69.791    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.905 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.905    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.019 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.019    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.176 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.169    71.345    alum/temp_out0[11]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.145 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.145    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.262 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.262    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.379 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.379    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.496 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.496    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.613 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    72.613    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.730 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.730    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.847 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    72.847    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.964 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.964    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.121 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.076    74.197    alum/temp_out0[10]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.332    74.529 r  alum/D_registers_q[7][8]_i_102/O
                         net (fo=1, routed)           0.000    74.529    alum/D_registers_q[7][8]_i_102_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.079 r  alum/D_registers_q_reg[7][8]_i_88/CO[3]
                         net (fo=1, routed)           0.000    75.079    alum/D_registers_q_reg[7][8]_i_88_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.193 r  alum/D_registers_q_reg[7][8]_i_76/CO[3]
                         net (fo=1, routed)           0.000    75.193    alum/D_registers_q_reg[7][8]_i_76_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.307 r  alum/D_registers_q_reg[7][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    75.307    alum/D_registers_q_reg[7][8]_i_65_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.421 r  alum/D_registers_q_reg[7][8]_i_53/CO[3]
                         net (fo=1, routed)           0.000    75.421    alum/D_registers_q_reg[7][8]_i_53_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.535 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    75.535    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.649 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.649    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.763 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.763    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.877 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    75.877    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.034 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.313    77.347    alum/temp_out0[9]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.329    77.676 r  alum/D_registers_q[7][8]_i_99/O
                         net (fo=1, routed)           0.000    77.676    alum/D_registers_q[7][8]_i_99_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.226 r  alum/D_registers_q_reg[7][8]_i_87/CO[3]
                         net (fo=1, routed)           0.000    78.226    alum/D_registers_q_reg[7][8]_i_87_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.340 r  alum/D_registers_q_reg[7][8]_i_75/CO[3]
                         net (fo=1, routed)           0.000    78.340    alum/D_registers_q_reg[7][8]_i_75_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.454 r  alum/D_registers_q_reg[7][8]_i_64/CO[3]
                         net (fo=1, routed)           0.000    78.454    alum/D_registers_q_reg[7][8]_i_64_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.568 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.568    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.682 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.682    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.796 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.796    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.910 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.910    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.024 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.024    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.181 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.259    80.440    alum/temp_out0[8]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    80.769 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    80.769    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.319 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    81.319    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.433 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    81.433    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.547 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    81.547    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.661 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    81.661    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.775 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    81.775    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.889 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.889    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.003 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.003    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.117 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.117    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.274 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.883    83.157    alum/temp_out0[7]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.486 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    83.486    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.036 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    84.036    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.150 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    84.150    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.264 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    84.264    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.378 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    84.378    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.492 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.492    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.606 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.606    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.720 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.720    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.834 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.834    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.991 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.046    86.037    alum/temp_out0[6]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.366 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    86.366    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.916 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.916    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.030 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    87.030    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.144 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.144    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.258 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    87.258    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.372 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    87.372    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.486 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.486    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.600 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.600    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.714 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    87.714    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.871 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.087    88.958    alum/temp_out0[5]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.329    89.287 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    89.287    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.837 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    89.837    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.951 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    89.951    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.065 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.065    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.179 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    90.179    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.293 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    90.293    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.407 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.407    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.521 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.521    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.635 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    90.635    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.792 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.042    91.834    alum/temp_out0[4]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.329    92.163 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    92.163    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.713 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.713    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.827 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.827    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.941 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.941    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.055 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.055    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.169 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    93.169    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.283 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.283    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.397 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    93.397    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.511 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    93.511    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.668 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.900    94.568    alum/temp_out0[3]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    94.897 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.897    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.430 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.430    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.547 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.547    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.664 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.664    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.781 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.781    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.898 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.898    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.015 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.015    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.132 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.132    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.249 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.249    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.406 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.077    97.483    alum/temp_out0[2]
    SLICE_X41Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.815 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    97.815    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.365 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.365    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.479 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.479    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.593 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.593    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.707 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.707    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.821 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.821    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.935 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.935    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.049 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.049    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.163 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.163    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.320 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.004   100.324    alum/temp_out0[1]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.653 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   100.653    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.203 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   101.203    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.317 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.317    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.431 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.431    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.545 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   101.545    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.659 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   101.659    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.773 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.773    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.887 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.887    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.001 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.001    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.158 r  alum/D_registers_q_reg[7][0]_i_19/CO[1]
                         net (fo=2, routed)           0.830   102.988    sm/temp_out0[0]
    SLICE_X52Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.317 f  sm/D_registers_q[7][0]_i_14/O
                         net (fo=1, routed)           0.286   103.603    sm/D_registers_q[7][0]_i_14_n_0
    SLICE_X52Y13         LUT4 (Prop_lut4_I0_O)        0.124   103.727 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=2, routed)           0.444   104.171    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.124   104.295 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=23, routed)          1.216   105.511    sm/M_alum_out[0]
    SLICE_X53Y5          LUT5 (Prop_lut5_I4_O)        0.152   105.663 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.421   106.084    sm/brams/override_address[0]
    SLICE_X49Y5          LUT4 (Prop_lut4_I0_O)        0.326   106.410 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.798   107.208    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.668    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.668    
                         arrival time                        -107.208    
  -------------------------------------------------------------------
                         slack                                  8.459    

Slack (MET) :             8.476ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.506ns  (logic 60.196ns (58.724%)  route 42.310ns (41.276%))
  Logic Levels:           324  (CARRY4=287 LUT2=2 LUT3=25 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 116.025 - 111.111 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.630     5.214    sm/clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     5.670 f  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=125, routed)         2.336     8.006    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X58Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.130 r  sm/D_states_q[7]_i_12/O
                         net (fo=18, routed)          0.962     9.092    sm/D_states_q[7]_i_12_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124     9.216 r  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.301     9.516    sm/ram_reg_i_143_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.640 r  sm/ram_reg_i_126/O
                         net (fo=32, routed)          0.355     9.995    L_reg/M_sm_ra2[0]
    SLICE_X54Y8          LUT6 (Prop_lut6_I4_O)        0.124    10.119 r  L_reg/ram_reg_i_101/O
                         net (fo=5, routed)           0.619    10.738    sm/M_sm_rd2[0]
    SLICE_X54Y10         LUT5 (Prop_lut5_I3_O)        0.124    10.862 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=119, routed)         1.692    12.554    sm/M_alum_b[0]
    SLICE_X28Y10         LUT2 (Prop_lut2_I0_O)        0.124    12.678 r  sm/D_registers_q[7][31]_i_153/O
                         net (fo=1, routed)           0.000    12.678    alum/S[0]
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.210 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.210    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.324 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.324    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.438 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    13.438    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.552 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    13.552    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.666    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.780 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.780    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.894 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    13.894    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  alum/D_registers_q_reg[7][31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    14.008    alum/D_registers_q_reg[7][31]_i_100_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.279 r  alum/D_registers_q_reg[7][31]_i_76/CO[0]
                         net (fo=36, routed)          1.005    15.284    alum/temp_out0[31]
    SLICE_X29Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.113 r  alum/D_registers_q_reg[7][30]_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.113    alum/D_registers_q_reg[7][30]_i_83_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.227 r  alum/D_registers_q_reg[7][30]_i_78/CO[3]
                         net (fo=1, routed)           0.000    16.227    alum/D_registers_q_reg[7][30]_i_78_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.341 r  alum/D_registers_q_reg[7][30]_i_73/CO[3]
                         net (fo=1, routed)           0.000    16.341    alum/D_registers_q_reg[7][30]_i_73_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.455 r  alum/D_registers_q_reg[7][30]_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.455    alum/D_registers_q_reg[7][30]_i_68_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.569 r  alum/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    16.569    alum/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.683 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.683    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.797 r  alum/D_registers_q_reg[7][30]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.797    alum/D_registers_q_reg[7][30]_i_49_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.911 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.911    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.068 r  alum/D_registers_q_reg[7][30]_i_22/CO[1]
                         net (fo=36, routed)          0.909    17.977    alum/temp_out0[30]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    18.306 r  alum/D_registers_q[7][29]_i_77/O
                         net (fo=1, routed)           0.000    18.306    alum/D_registers_q[7][29]_i_77_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.839 r  alum/D_registers_q_reg[7][29]_i_70/CO[3]
                         net (fo=1, routed)           0.000    18.839    alum/D_registers_q_reg[7][29]_i_70_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.956 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    18.956    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.073 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.073    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.190 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.190    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.307 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.307    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.424 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.424    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.541 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.541    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.658 r  alum/D_registers_q_reg[7][29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.658    alum/D_registers_q_reg[7][29]_i_25_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.815 r  alum/D_registers_q_reg[7][29]_i_13/CO[1]
                         net (fo=36, routed)          0.902    20.717    alum/temp_out0[29]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.332    21.049 r  alum/D_registers_q[7][28]_i_53/O
                         net (fo=1, routed)           0.000    21.049    alum/D_registers_q[7][28]_i_53_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.599 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.599    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.713 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.713    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.827 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.827    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.941 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.941    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.055    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.169 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.169    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.283 r  alum/D_registers_q_reg[7][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.283    alum/D_registers_q_reg[7][28]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.440 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.961    23.401    alum/temp_out0[28]
    SLICE_X38Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.201 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.201    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.318    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.435    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.552    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.669 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.669    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.786 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.786    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.903 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.020 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.020    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.177 r  alum/D_registers_q_reg[7][27]_i_10/CO[1]
                         net (fo=36, routed)          0.819    25.997    alum/temp_out0[27]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    26.329 r  alum/D_registers_q[7][26]_i_74/O
                         net (fo=1, routed)           0.000    26.329    alum/D_registers_q[7][26]_i_74_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.879 r  alum/D_registers_q_reg[7][26]_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.879    alum/D_registers_q_reg[7][26]_i_67_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.993 r  alum/D_registers_q_reg[7][26]_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.993    alum/D_registers_q_reg[7][26]_i_62_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.107 r  alum/D_registers_q_reg[7][26]_i_57/CO[3]
                         net (fo=1, routed)           0.000    27.107    alum/D_registers_q_reg[7][26]_i_57_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.221 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.221    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.335 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    27.335    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.449 r  alum/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.449    alum/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.563 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.563    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.677 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.677    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.834 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          0.822    28.656    alum/temp_out0[26]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.985 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    28.985    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.535 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.535    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.649 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.649    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.763 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.763    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.877 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.877    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.991 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.991    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.105 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.105    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.219 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.009    30.228    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.342 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.342    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.499 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.975    31.474    alum/temp_out0[25]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    31.803 r  alum/D_registers_q[7][24]_i_70/O
                         net (fo=1, routed)           0.000    31.803    alum/D_registers_q[7][24]_i_70_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.353 r  alum/D_registers_q_reg[7][24]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.353    alum/D_registers_q_reg[7][24]_i_63_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.467 r  alum/D_registers_q_reg[7][24]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.467    alum/D_registers_q_reg[7][24]_i_58_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.581 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.581    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.695 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.695    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.809 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.809    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.923 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.923    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.037 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.037    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.151 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.151    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.308 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.022    34.330    alum/temp_out0[24]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    34.659 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    34.659    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.192 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.192    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.309 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.309    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.426 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.426    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.543 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.543    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.660 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.660    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.777 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.777    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.894 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.894    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.011 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.011    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.168 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.010    37.178    alum/temp_out0[23]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.332    37.510 r  alum/D_registers_q[7][21]_i_116/O
                         net (fo=1, routed)           0.000    37.510    alum/D_registers_q[7][21]_i_116_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.060 r  alum/D_registers_q_reg[7][21]_i_99/CO[3]
                         net (fo=1, routed)           0.000    38.060    alum/D_registers_q_reg[7][21]_i_99_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.174 r  alum/D_registers_q_reg[7][21]_i_87/CO[3]
                         net (fo=1, routed)           0.000    38.174    alum/D_registers_q_reg[7][21]_i_87_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.288 r  alum/D_registers_q_reg[7][21]_i_75/CO[3]
                         net (fo=1, routed)           0.000    38.288    alum/D_registers_q_reg[7][21]_i_75_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.402 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    38.402    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.516 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    38.516    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.630 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    38.630    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.744 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.744    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.858 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.858    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.015 r  alum/D_registers_q_reg[7][22]_i_18/CO[1]
                         net (fo=36, routed)          0.912    39.927    alum/temp_out0[22]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    40.256 r  alum/D_registers_q[7][21]_i_113/O
                         net (fo=1, routed)           0.000    40.256    alum/D_registers_q[7][21]_i_113_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.806 r  alum/D_registers_q_reg[7][21]_i_98/CO[3]
                         net (fo=1, routed)           0.000    40.806    alum/D_registers_q_reg[7][21]_i_98_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.920 r  alum/D_registers_q_reg[7][21]_i_86/CO[3]
                         net (fo=1, routed)           0.000    40.920    alum/D_registers_q_reg[7][21]_i_86_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.034 r  alum/D_registers_q_reg[7][21]_i_74/CO[3]
                         net (fo=1, routed)           0.000    41.034    alum/D_registers_q_reg[7][21]_i_74_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.148 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.148    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.262 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    41.262    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.376 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.376    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.490 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.490    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.604 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.604    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.761 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.000    42.761    alum/temp_out0[21]
    SLICE_X40Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    43.546 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.546    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.660 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.660    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.774 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.774    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.888 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.888    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.002 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.002    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.116 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.116    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.230 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.009    44.239    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.353 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.353    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.510 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.956    45.466    alum/temp_out0[20]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    45.795 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    45.795    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.345 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    46.345    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.459 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    46.459    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.573 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    46.573    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.687 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.687    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.801 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.801    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.915 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.915    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.029 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.009    47.038    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.152 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.152    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.309 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          1.006    48.316    alum/temp_out0[19]
    SLICE_X42Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    49.116 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    49.116    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.233 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    49.233    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.350 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    49.350    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.467 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    49.467    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.584 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    49.584    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.701 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.701    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.818 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.009    49.827    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.944 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    49.944    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.101 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.908    51.009    alum/temp_out0[18]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    51.341 r  alum/D_registers_q[7][16]_i_104/O
                         net (fo=1, routed)           0.000    51.341    alum/D_registers_q[7][16]_i_104_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.891 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    51.891    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.005 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    52.005    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.119 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    52.119    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.233 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    52.233    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.347 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    52.347    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.461 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    52.461    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.575 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.009    52.584    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.698 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.698    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.855 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.013    53.868    alum/temp_out0[17]
    SLICE_X44Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.653 r  alum/D_registers_q_reg[7][16]_i_89/CO[3]
                         net (fo=1, routed)           0.000    54.653    alum/D_registers_q_reg[7][16]_i_89_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  alum/D_registers_q_reg[7][16]_i_79/CO[3]
                         net (fo=1, routed)           0.000    54.767    alum/D_registers_q_reg[7][16]_i_79_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.881 r  alum/D_registers_q_reg[7][16]_i_69/CO[3]
                         net (fo=1, routed)           0.000    54.881    alum/D_registers_q_reg[7][16]_i_69_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.995 r  alum/D_registers_q_reg[7][16]_i_59/CO[3]
                         net (fo=1, routed)           0.000    54.995    alum/D_registers_q_reg[7][16]_i_59_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.109 r  alum/D_registers_q_reg[7][16]_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.109    alum/D_registers_q_reg[7][16]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.223 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    55.223    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.337 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.009    55.346    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.460 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.460    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.617 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.308    56.925    alum/temp_out0[16]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    57.254 r  alum/D_registers_q[7][15]_i_57/O
                         net (fo=1, routed)           0.000    57.254    alum/D_registers_q[7][15]_i_57_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.655 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    57.655    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.769 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.769    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.883 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    57.883    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.997 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.997    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.111 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    58.111    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.225 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    58.225    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.339 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    58.348    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.462 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.462    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.619 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.124    59.743    alum/temp_out0[15]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    60.072 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    60.072    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.622 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    60.622    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.736 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    60.736    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.850 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    60.850    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.964 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.964    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.078 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.078    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.192 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.192    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.306 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.306    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.420 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    61.420    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.577 r  alum/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          1.192    62.770    alum/temp_out0[14]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    63.099 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.099    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.632 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    63.632    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.749 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    63.749    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.866 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    63.866    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.983 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.983    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.100 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.100    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.217 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.217    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.334 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.334    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.451 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.451    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.608 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.950    65.558    alum/temp_out0[13]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    65.890 r  alum/D_registers_q[7][11]_i_101/O
                         net (fo=1, routed)           0.000    65.890    alum/D_registers_q[7][11]_i_101_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.440 r  alum/D_registers_q_reg[7][11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][11]_i_87_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][11]_i_77_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][11]_i_67_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.782 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.896 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    66.896    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.010 r  alum/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.010    alum/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.124 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.124    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.238 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.238    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.395 r  alum/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.947    68.342    alum/temp_out0[12]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    68.671 r  alum/D_registers_q[7][11]_i_98/O
                         net (fo=1, routed)           0.000    68.671    alum/D_registers_q[7][11]_i_98_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.221 r  alum/D_registers_q_reg[7][11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    69.221    alum/D_registers_q_reg[7][11]_i_86_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.335 r  alum/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.335    alum/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.449 r  alum/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    69.449    alum/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.563 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    69.563    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.677 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.677    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.791 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    69.791    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.905 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.905    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.019 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.019    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.176 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.169    71.345    alum/temp_out0[11]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.145 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.145    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.262 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.262    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.379 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.379    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.496 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.496    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.613 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    72.613    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.730 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.730    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.847 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    72.847    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.964 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.964    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.121 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.076    74.197    alum/temp_out0[10]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.332    74.529 r  alum/D_registers_q[7][8]_i_102/O
                         net (fo=1, routed)           0.000    74.529    alum/D_registers_q[7][8]_i_102_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.079 r  alum/D_registers_q_reg[7][8]_i_88/CO[3]
                         net (fo=1, routed)           0.000    75.079    alum/D_registers_q_reg[7][8]_i_88_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.193 r  alum/D_registers_q_reg[7][8]_i_76/CO[3]
                         net (fo=1, routed)           0.000    75.193    alum/D_registers_q_reg[7][8]_i_76_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.307 r  alum/D_registers_q_reg[7][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    75.307    alum/D_registers_q_reg[7][8]_i_65_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.421 r  alum/D_registers_q_reg[7][8]_i_53/CO[3]
                         net (fo=1, routed)           0.000    75.421    alum/D_registers_q_reg[7][8]_i_53_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.535 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    75.535    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.649 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.649    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.763 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.763    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.877 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    75.877    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.034 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.313    77.347    alum/temp_out0[9]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.329    77.676 r  alum/D_registers_q[7][8]_i_99/O
                         net (fo=1, routed)           0.000    77.676    alum/D_registers_q[7][8]_i_99_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.226 r  alum/D_registers_q_reg[7][8]_i_87/CO[3]
                         net (fo=1, routed)           0.000    78.226    alum/D_registers_q_reg[7][8]_i_87_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.340 r  alum/D_registers_q_reg[7][8]_i_75/CO[3]
                         net (fo=1, routed)           0.000    78.340    alum/D_registers_q_reg[7][8]_i_75_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.454 r  alum/D_registers_q_reg[7][8]_i_64/CO[3]
                         net (fo=1, routed)           0.000    78.454    alum/D_registers_q_reg[7][8]_i_64_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.568 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.568    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.682 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.682    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.796 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.796    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.910 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.910    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.024 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.024    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.181 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.259    80.440    alum/temp_out0[8]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    80.769 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    80.769    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.319 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    81.319    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.433 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    81.433    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.547 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    81.547    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.661 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    81.661    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.775 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    81.775    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.889 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.889    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.003 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.003    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.117 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.117    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.274 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.883    83.157    alum/temp_out0[7]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.486 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    83.486    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.036 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    84.036    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.150 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    84.150    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.264 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    84.264    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.378 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    84.378    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.492 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.492    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.606 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.606    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.720 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.720    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.834 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.834    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.991 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.046    86.037    alum/temp_out0[6]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.366 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    86.366    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.916 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.916    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.030 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    87.030    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.144 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.144    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.258 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    87.258    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.372 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    87.372    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.486 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.486    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.600 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.600    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.714 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    87.714    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.871 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.087    88.958    alum/temp_out0[5]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.329    89.287 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    89.287    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.837 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    89.837    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.951 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    89.951    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.065 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.065    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.179 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    90.179    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.293 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    90.293    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.407 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.407    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.521 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.521    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.635 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    90.635    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.792 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.042    91.834    alum/temp_out0[4]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.329    92.163 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    92.163    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.713 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.713    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.827 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.827    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.941 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.941    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.055 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.055    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.169 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    93.169    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.283 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.283    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.397 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    93.397    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.511 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    93.511    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.668 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.900    94.568    alum/temp_out0[3]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    94.897 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.897    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.430 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.430    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.547 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.547    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.664 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.664    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.781 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.781    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.898 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.898    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.015 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.015    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.132 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.132    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.249 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.249    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.406 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.077    97.483    alum/temp_out0[2]
    SLICE_X41Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.815 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    97.815    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.365 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.365    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.479 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.479    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.593 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.593    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.707 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.707    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.821 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.821    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.935 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.935    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.049 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.049    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.163 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.163    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.320 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.004   100.324    alum/temp_out0[1]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.653 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   100.653    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.203 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   101.203    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.317 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.317    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.431 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.431    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.545 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   101.545    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.659 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   101.659    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.773 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.773    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.887 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.887    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.001 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.001    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.158 r  alum/D_registers_q_reg[7][0]_i_19/CO[1]
                         net (fo=2, routed)           0.830   102.988    sm/temp_out0[0]
    SLICE_X52Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.317 f  sm/D_registers_q[7][0]_i_14/O
                         net (fo=1, routed)           0.286   103.603    sm/D_registers_q[7][0]_i_14_n_0
    SLICE_X52Y13         LUT4 (Prop_lut4_I0_O)        0.124   103.727 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=2, routed)           0.444   104.171    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.124   104.295 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=23, routed)          0.981   105.276    sm/M_alum_out[0]
    SLICE_X63Y18         LUT6 (Prop_lut6_I2_O)        0.124   105.400 f  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           1.006   106.406    sm/D_states_q[7]_i_10_n_0
    SLICE_X63Y18         LUT5 (Prop_lut5_I2_O)        0.152   106.558 r  sm/D_states_q[6]_i_2/O
                         net (fo=1, routed)           0.458   107.015    sm/D_states_q[6]_i_2_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.326   107.341 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.379   107.720    sm/p_1_in[6]
    SLICE_X63Y18         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.509   116.025    sm/clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.273   116.298    
                         clock uncertainty           -0.035   116.263    
    SLICE_X63Y18         FDRE (Setup_fdre_C_D)       -0.067   116.196    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.196    
                         arrival time                        -107.720    
  -------------------------------------------------------------------
                         slack                                  8.476    

Slack (MET) :             8.654ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.361ns  (logic 59.966ns (58.583%)  route 42.395ns (41.417%))
  Logic Levels:           324  (CARRY4=287 LUT2=2 LUT3=25 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 116.028 - 111.111 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.630     5.214    sm/clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     5.670 f  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=125, routed)         2.336     8.006    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X58Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.130 r  sm/D_states_q[7]_i_12/O
                         net (fo=18, routed)          0.962     9.092    sm/D_states_q[7]_i_12_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124     9.216 r  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.301     9.516    sm/ram_reg_i_143_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.640 r  sm/ram_reg_i_126/O
                         net (fo=32, routed)          0.355     9.995    L_reg/M_sm_ra2[0]
    SLICE_X54Y8          LUT6 (Prop_lut6_I4_O)        0.124    10.119 r  L_reg/ram_reg_i_101/O
                         net (fo=5, routed)           0.619    10.738    sm/M_sm_rd2[0]
    SLICE_X54Y10         LUT5 (Prop_lut5_I3_O)        0.124    10.862 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=119, routed)         1.692    12.554    sm/M_alum_b[0]
    SLICE_X28Y10         LUT2 (Prop_lut2_I0_O)        0.124    12.678 r  sm/D_registers_q[7][31]_i_153/O
                         net (fo=1, routed)           0.000    12.678    alum/S[0]
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.210 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.210    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.324 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.324    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.438 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    13.438    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.552 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    13.552    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.666    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.780 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.780    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.894 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    13.894    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  alum/D_registers_q_reg[7][31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    14.008    alum/D_registers_q_reg[7][31]_i_100_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.279 r  alum/D_registers_q_reg[7][31]_i_76/CO[0]
                         net (fo=36, routed)          1.005    15.284    alum/temp_out0[31]
    SLICE_X29Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.113 r  alum/D_registers_q_reg[7][30]_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.113    alum/D_registers_q_reg[7][30]_i_83_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.227 r  alum/D_registers_q_reg[7][30]_i_78/CO[3]
                         net (fo=1, routed)           0.000    16.227    alum/D_registers_q_reg[7][30]_i_78_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.341 r  alum/D_registers_q_reg[7][30]_i_73/CO[3]
                         net (fo=1, routed)           0.000    16.341    alum/D_registers_q_reg[7][30]_i_73_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.455 r  alum/D_registers_q_reg[7][30]_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.455    alum/D_registers_q_reg[7][30]_i_68_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.569 r  alum/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    16.569    alum/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.683 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.683    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.797 r  alum/D_registers_q_reg[7][30]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.797    alum/D_registers_q_reg[7][30]_i_49_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.911 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.911    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.068 r  alum/D_registers_q_reg[7][30]_i_22/CO[1]
                         net (fo=36, routed)          0.909    17.977    alum/temp_out0[30]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    18.306 r  alum/D_registers_q[7][29]_i_77/O
                         net (fo=1, routed)           0.000    18.306    alum/D_registers_q[7][29]_i_77_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.839 r  alum/D_registers_q_reg[7][29]_i_70/CO[3]
                         net (fo=1, routed)           0.000    18.839    alum/D_registers_q_reg[7][29]_i_70_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.956 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    18.956    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.073 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.073    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.190 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.190    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.307 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.307    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.424 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.424    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.541 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.541    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.658 r  alum/D_registers_q_reg[7][29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.658    alum/D_registers_q_reg[7][29]_i_25_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.815 r  alum/D_registers_q_reg[7][29]_i_13/CO[1]
                         net (fo=36, routed)          0.902    20.717    alum/temp_out0[29]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.332    21.049 r  alum/D_registers_q[7][28]_i_53/O
                         net (fo=1, routed)           0.000    21.049    alum/D_registers_q[7][28]_i_53_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.599 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.599    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.713 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.713    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.827 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.827    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.941 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.941    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.055    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.169 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.169    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.283 r  alum/D_registers_q_reg[7][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.283    alum/D_registers_q_reg[7][28]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.440 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.961    23.401    alum/temp_out0[28]
    SLICE_X38Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.201 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.201    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.318    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.435    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.552    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.669 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.669    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.786 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.786    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.903 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.020 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.020    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.177 r  alum/D_registers_q_reg[7][27]_i_10/CO[1]
                         net (fo=36, routed)          0.819    25.997    alum/temp_out0[27]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    26.329 r  alum/D_registers_q[7][26]_i_74/O
                         net (fo=1, routed)           0.000    26.329    alum/D_registers_q[7][26]_i_74_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.879 r  alum/D_registers_q_reg[7][26]_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.879    alum/D_registers_q_reg[7][26]_i_67_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.993 r  alum/D_registers_q_reg[7][26]_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.993    alum/D_registers_q_reg[7][26]_i_62_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.107 r  alum/D_registers_q_reg[7][26]_i_57/CO[3]
                         net (fo=1, routed)           0.000    27.107    alum/D_registers_q_reg[7][26]_i_57_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.221 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.221    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.335 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    27.335    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.449 r  alum/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.449    alum/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.563 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.563    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.677 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.677    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.834 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          0.822    28.656    alum/temp_out0[26]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.985 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    28.985    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.535 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.535    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.649 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.649    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.763 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.763    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.877 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.877    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.991 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.991    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.105 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.105    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.219 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.009    30.228    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.342 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.342    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.499 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.975    31.474    alum/temp_out0[25]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    31.803 r  alum/D_registers_q[7][24]_i_70/O
                         net (fo=1, routed)           0.000    31.803    alum/D_registers_q[7][24]_i_70_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.353 r  alum/D_registers_q_reg[7][24]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.353    alum/D_registers_q_reg[7][24]_i_63_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.467 r  alum/D_registers_q_reg[7][24]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.467    alum/D_registers_q_reg[7][24]_i_58_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.581 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.581    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.695 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.695    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.809 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.809    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.923 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.923    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.037 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.037    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.151 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.151    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.308 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.022    34.330    alum/temp_out0[24]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    34.659 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    34.659    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.192 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.192    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.309 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.309    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.426 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.426    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.543 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.543    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.660 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.660    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.777 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.777    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.894 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.894    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.011 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.011    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.168 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.010    37.178    alum/temp_out0[23]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.332    37.510 r  alum/D_registers_q[7][21]_i_116/O
                         net (fo=1, routed)           0.000    37.510    alum/D_registers_q[7][21]_i_116_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.060 r  alum/D_registers_q_reg[7][21]_i_99/CO[3]
                         net (fo=1, routed)           0.000    38.060    alum/D_registers_q_reg[7][21]_i_99_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.174 r  alum/D_registers_q_reg[7][21]_i_87/CO[3]
                         net (fo=1, routed)           0.000    38.174    alum/D_registers_q_reg[7][21]_i_87_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.288 r  alum/D_registers_q_reg[7][21]_i_75/CO[3]
                         net (fo=1, routed)           0.000    38.288    alum/D_registers_q_reg[7][21]_i_75_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.402 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    38.402    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.516 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    38.516    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.630 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    38.630    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.744 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.744    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.858 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.858    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.015 r  alum/D_registers_q_reg[7][22]_i_18/CO[1]
                         net (fo=36, routed)          0.912    39.927    alum/temp_out0[22]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    40.256 r  alum/D_registers_q[7][21]_i_113/O
                         net (fo=1, routed)           0.000    40.256    alum/D_registers_q[7][21]_i_113_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.806 r  alum/D_registers_q_reg[7][21]_i_98/CO[3]
                         net (fo=1, routed)           0.000    40.806    alum/D_registers_q_reg[7][21]_i_98_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.920 r  alum/D_registers_q_reg[7][21]_i_86/CO[3]
                         net (fo=1, routed)           0.000    40.920    alum/D_registers_q_reg[7][21]_i_86_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.034 r  alum/D_registers_q_reg[7][21]_i_74/CO[3]
                         net (fo=1, routed)           0.000    41.034    alum/D_registers_q_reg[7][21]_i_74_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.148 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.148    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.262 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    41.262    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.376 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.376    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.490 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.490    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.604 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.604    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.761 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.000    42.761    alum/temp_out0[21]
    SLICE_X40Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    43.546 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.546    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.660 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.660    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.774 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.774    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.888 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.888    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.002 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.002    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.116 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.116    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.230 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.009    44.239    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.353 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.353    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.510 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.956    45.466    alum/temp_out0[20]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    45.795 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    45.795    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.345 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    46.345    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.459 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    46.459    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.573 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    46.573    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.687 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.687    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.801 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.801    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.915 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.915    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.029 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.009    47.038    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.152 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.152    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.309 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          1.006    48.316    alum/temp_out0[19]
    SLICE_X42Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    49.116 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    49.116    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.233 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    49.233    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.350 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    49.350    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.467 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    49.467    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.584 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    49.584    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.701 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.701    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.818 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.009    49.827    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.944 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    49.944    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.101 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.908    51.009    alum/temp_out0[18]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    51.341 r  alum/D_registers_q[7][16]_i_104/O
                         net (fo=1, routed)           0.000    51.341    alum/D_registers_q[7][16]_i_104_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.891 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    51.891    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.005 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    52.005    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.119 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    52.119    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.233 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    52.233    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.347 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    52.347    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.461 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    52.461    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.575 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.009    52.584    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.698 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.698    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.855 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.013    53.868    alum/temp_out0[17]
    SLICE_X44Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.653 r  alum/D_registers_q_reg[7][16]_i_89/CO[3]
                         net (fo=1, routed)           0.000    54.653    alum/D_registers_q_reg[7][16]_i_89_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  alum/D_registers_q_reg[7][16]_i_79/CO[3]
                         net (fo=1, routed)           0.000    54.767    alum/D_registers_q_reg[7][16]_i_79_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.881 r  alum/D_registers_q_reg[7][16]_i_69/CO[3]
                         net (fo=1, routed)           0.000    54.881    alum/D_registers_q_reg[7][16]_i_69_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.995 r  alum/D_registers_q_reg[7][16]_i_59/CO[3]
                         net (fo=1, routed)           0.000    54.995    alum/D_registers_q_reg[7][16]_i_59_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.109 r  alum/D_registers_q_reg[7][16]_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.109    alum/D_registers_q_reg[7][16]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.223 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    55.223    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.337 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.009    55.346    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.460 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.460    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.617 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.308    56.925    alum/temp_out0[16]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    57.254 r  alum/D_registers_q[7][15]_i_57/O
                         net (fo=1, routed)           0.000    57.254    alum/D_registers_q[7][15]_i_57_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.655 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    57.655    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.769 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.769    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.883 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    57.883    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.997 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.997    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.111 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    58.111    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.225 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    58.225    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.339 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    58.348    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.462 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.462    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.619 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.124    59.743    alum/temp_out0[15]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    60.072 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    60.072    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.622 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    60.622    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.736 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    60.736    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.850 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    60.850    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.964 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.964    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.078 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.078    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.192 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.192    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.306 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.306    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.420 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    61.420    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.577 r  alum/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          1.192    62.770    alum/temp_out0[14]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    63.099 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.099    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.632 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    63.632    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.749 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    63.749    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.866 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    63.866    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.983 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.983    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.100 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.100    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.217 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.217    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.334 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.334    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.451 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.451    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.608 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.950    65.558    alum/temp_out0[13]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    65.890 r  alum/D_registers_q[7][11]_i_101/O
                         net (fo=1, routed)           0.000    65.890    alum/D_registers_q[7][11]_i_101_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.440 r  alum/D_registers_q_reg[7][11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][11]_i_87_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][11]_i_77_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][11]_i_67_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.782 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.896 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    66.896    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.010 r  alum/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.010    alum/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.124 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.124    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.238 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.238    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.395 r  alum/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.947    68.342    alum/temp_out0[12]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    68.671 r  alum/D_registers_q[7][11]_i_98/O
                         net (fo=1, routed)           0.000    68.671    alum/D_registers_q[7][11]_i_98_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.221 r  alum/D_registers_q_reg[7][11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    69.221    alum/D_registers_q_reg[7][11]_i_86_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.335 r  alum/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.335    alum/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.449 r  alum/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    69.449    alum/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.563 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    69.563    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.677 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.677    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.791 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    69.791    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.905 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.905    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.019 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.019    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.176 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.169    71.345    alum/temp_out0[11]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.145 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.145    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.262 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.262    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.379 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.379    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.496 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.496    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.613 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    72.613    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.730 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.730    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.847 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    72.847    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.964 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.964    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.121 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.076    74.197    alum/temp_out0[10]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.332    74.529 r  alum/D_registers_q[7][8]_i_102/O
                         net (fo=1, routed)           0.000    74.529    alum/D_registers_q[7][8]_i_102_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.079 r  alum/D_registers_q_reg[7][8]_i_88/CO[3]
                         net (fo=1, routed)           0.000    75.079    alum/D_registers_q_reg[7][8]_i_88_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.193 r  alum/D_registers_q_reg[7][8]_i_76/CO[3]
                         net (fo=1, routed)           0.000    75.193    alum/D_registers_q_reg[7][8]_i_76_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.307 r  alum/D_registers_q_reg[7][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    75.307    alum/D_registers_q_reg[7][8]_i_65_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.421 r  alum/D_registers_q_reg[7][8]_i_53/CO[3]
                         net (fo=1, routed)           0.000    75.421    alum/D_registers_q_reg[7][8]_i_53_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.535 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    75.535    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.649 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.649    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.763 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.763    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.877 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    75.877    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.034 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.313    77.347    alum/temp_out0[9]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.329    77.676 r  alum/D_registers_q[7][8]_i_99/O
                         net (fo=1, routed)           0.000    77.676    alum/D_registers_q[7][8]_i_99_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.226 r  alum/D_registers_q_reg[7][8]_i_87/CO[3]
                         net (fo=1, routed)           0.000    78.226    alum/D_registers_q_reg[7][8]_i_87_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.340 r  alum/D_registers_q_reg[7][8]_i_75/CO[3]
                         net (fo=1, routed)           0.000    78.340    alum/D_registers_q_reg[7][8]_i_75_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.454 r  alum/D_registers_q_reg[7][8]_i_64/CO[3]
                         net (fo=1, routed)           0.000    78.454    alum/D_registers_q_reg[7][8]_i_64_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.568 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.568    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.682 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.682    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.796 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.796    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.910 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.910    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.024 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.024    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.181 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.259    80.440    alum/temp_out0[8]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    80.769 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    80.769    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.319 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    81.319    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.433 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    81.433    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.547 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    81.547    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.661 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    81.661    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.775 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    81.775    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.889 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.889    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.003 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.003    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.117 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.117    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.274 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.883    83.157    alum/temp_out0[7]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.486 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    83.486    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.036 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    84.036    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.150 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    84.150    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.264 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    84.264    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.378 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    84.378    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.492 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.492    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.606 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.606    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.720 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.720    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.834 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.834    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.991 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.046    86.037    alum/temp_out0[6]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.366 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    86.366    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.916 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.916    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.030 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    87.030    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.144 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.144    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.258 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    87.258    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.372 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    87.372    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.486 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.486    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.600 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.600    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.714 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    87.714    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.871 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.087    88.958    alum/temp_out0[5]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.329    89.287 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    89.287    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.837 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    89.837    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.951 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    89.951    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.065 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.065    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.179 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    90.179    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.293 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    90.293    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.407 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.407    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.521 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.521    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.635 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    90.635    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.792 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.042    91.834    alum/temp_out0[4]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.329    92.163 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    92.163    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.713 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.713    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.827 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.827    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.941 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.941    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.055 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.055    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.169 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    93.169    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.283 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.283    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.397 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    93.397    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.511 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    93.511    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.668 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.900    94.568    alum/temp_out0[3]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    94.897 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.897    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.430 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.430    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.547 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.547    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.664 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.664    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.781 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.781    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.898 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.898    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.015 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.015    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.132 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.132    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.249 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.249    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.406 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.077    97.483    alum/temp_out0[2]
    SLICE_X41Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.815 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    97.815    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.365 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.365    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.479 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.479    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.593 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.593    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.707 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.707    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.821 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.821    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.935 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.935    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.049 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.049    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.163 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.163    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.320 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.004   100.324    alum/temp_out0[1]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.653 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   100.653    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.203 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   101.203    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.317 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.317    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.431 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.431    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.545 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   101.545    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.659 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   101.659    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.773 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.773    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.887 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.887    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.001 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.001    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.158 f  alum/D_registers_q_reg[7][0]_i_19/CO[1]
                         net (fo=2, routed)           0.830   102.988    sm/temp_out0[0]
    SLICE_X52Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.317 r  sm/D_registers_q[7][0]_i_14/O
                         net (fo=1, routed)           0.286   103.603    sm/D_registers_q[7][0]_i_14_n_0
    SLICE_X52Y13         LUT4 (Prop_lut4_I0_O)        0.124   103.727 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=2, routed)           0.444   104.171    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.124   104.295 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=23, routed)          1.257   105.552    sm/M_alum_out[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.124   105.676 r  sm/D_states_q[4]_i_9/O
                         net (fo=1, routed)           0.296   105.972    sm/D_states_q[4]_i_9_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.096 r  sm/D_states_q[4]_i_3/O
                         net (fo=3, routed)           0.787   106.883    sm/D_states_q[4]_i_3_n_0
    SLICE_X63Y16         LUT5 (Prop_lut5_I1_O)        0.124   107.007 r  sm/D_states_q[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.568   107.575    sm/D_states_q[4]_rep__0_i_1_n_0
    SLICE_X63Y16         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.512   116.028    sm/clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.297   116.325    
                         clock uncertainty           -0.035   116.290    
    SLICE_X63Y16         FDRE (Setup_fdre_C_D)       -0.061   116.229    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        116.229    
                         arrival time                        -107.575    
  -------------------------------------------------------------------
                         slack                                  8.654    

Slack (MET) :             8.720ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.408ns  (logic 59.966ns (58.556%)  route 42.442ns (41.444%))
  Logic Levels:           324  (CARRY4=287 LUT2=2 LUT3=25 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 116.023 - 111.111 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.630     5.214    sm/clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     5.670 f  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=125, routed)         2.336     8.006    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X58Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.130 r  sm/D_states_q[7]_i_12/O
                         net (fo=18, routed)          0.962     9.092    sm/D_states_q[7]_i_12_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124     9.216 r  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.301     9.516    sm/ram_reg_i_143_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.640 r  sm/ram_reg_i_126/O
                         net (fo=32, routed)          0.355     9.995    L_reg/M_sm_ra2[0]
    SLICE_X54Y8          LUT6 (Prop_lut6_I4_O)        0.124    10.119 r  L_reg/ram_reg_i_101/O
                         net (fo=5, routed)           0.619    10.738    sm/M_sm_rd2[0]
    SLICE_X54Y10         LUT5 (Prop_lut5_I3_O)        0.124    10.862 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=119, routed)         1.692    12.554    sm/M_alum_b[0]
    SLICE_X28Y10         LUT2 (Prop_lut2_I0_O)        0.124    12.678 r  sm/D_registers_q[7][31]_i_153/O
                         net (fo=1, routed)           0.000    12.678    alum/S[0]
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.210 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.210    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.324 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.324    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.438 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    13.438    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.552 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    13.552    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.666    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.780 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.780    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.894 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    13.894    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  alum/D_registers_q_reg[7][31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    14.008    alum/D_registers_q_reg[7][31]_i_100_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.279 r  alum/D_registers_q_reg[7][31]_i_76/CO[0]
                         net (fo=36, routed)          1.005    15.284    alum/temp_out0[31]
    SLICE_X29Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.113 r  alum/D_registers_q_reg[7][30]_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.113    alum/D_registers_q_reg[7][30]_i_83_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.227 r  alum/D_registers_q_reg[7][30]_i_78/CO[3]
                         net (fo=1, routed)           0.000    16.227    alum/D_registers_q_reg[7][30]_i_78_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.341 r  alum/D_registers_q_reg[7][30]_i_73/CO[3]
                         net (fo=1, routed)           0.000    16.341    alum/D_registers_q_reg[7][30]_i_73_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.455 r  alum/D_registers_q_reg[7][30]_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.455    alum/D_registers_q_reg[7][30]_i_68_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.569 r  alum/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    16.569    alum/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.683 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.683    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.797 r  alum/D_registers_q_reg[7][30]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.797    alum/D_registers_q_reg[7][30]_i_49_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.911 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.911    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.068 r  alum/D_registers_q_reg[7][30]_i_22/CO[1]
                         net (fo=36, routed)          0.909    17.977    alum/temp_out0[30]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    18.306 r  alum/D_registers_q[7][29]_i_77/O
                         net (fo=1, routed)           0.000    18.306    alum/D_registers_q[7][29]_i_77_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.839 r  alum/D_registers_q_reg[7][29]_i_70/CO[3]
                         net (fo=1, routed)           0.000    18.839    alum/D_registers_q_reg[7][29]_i_70_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.956 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    18.956    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.073 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.073    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.190 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.190    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.307 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.307    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.424 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.424    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.541 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.541    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.658 r  alum/D_registers_q_reg[7][29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.658    alum/D_registers_q_reg[7][29]_i_25_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.815 r  alum/D_registers_q_reg[7][29]_i_13/CO[1]
                         net (fo=36, routed)          0.902    20.717    alum/temp_out0[29]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.332    21.049 r  alum/D_registers_q[7][28]_i_53/O
                         net (fo=1, routed)           0.000    21.049    alum/D_registers_q[7][28]_i_53_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.599 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.599    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.713 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.713    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.827 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.827    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.941 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.941    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.055    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.169 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.169    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.283 r  alum/D_registers_q_reg[7][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.283    alum/D_registers_q_reg[7][28]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.440 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.961    23.401    alum/temp_out0[28]
    SLICE_X38Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.201 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.201    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.318    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.435    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.552    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.669 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.669    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.786 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.786    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.903 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.020 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.020    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.177 r  alum/D_registers_q_reg[7][27]_i_10/CO[1]
                         net (fo=36, routed)          0.819    25.997    alum/temp_out0[27]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    26.329 r  alum/D_registers_q[7][26]_i_74/O
                         net (fo=1, routed)           0.000    26.329    alum/D_registers_q[7][26]_i_74_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.879 r  alum/D_registers_q_reg[7][26]_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.879    alum/D_registers_q_reg[7][26]_i_67_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.993 r  alum/D_registers_q_reg[7][26]_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.993    alum/D_registers_q_reg[7][26]_i_62_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.107 r  alum/D_registers_q_reg[7][26]_i_57/CO[3]
                         net (fo=1, routed)           0.000    27.107    alum/D_registers_q_reg[7][26]_i_57_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.221 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.221    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.335 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    27.335    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.449 r  alum/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.449    alum/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.563 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.563    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.677 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.677    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.834 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          0.822    28.656    alum/temp_out0[26]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.985 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    28.985    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.535 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.535    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.649 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.649    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.763 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.763    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.877 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.877    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.991 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.991    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.105 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.105    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.219 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.009    30.228    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.342 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.342    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.499 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.975    31.474    alum/temp_out0[25]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    31.803 r  alum/D_registers_q[7][24]_i_70/O
                         net (fo=1, routed)           0.000    31.803    alum/D_registers_q[7][24]_i_70_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.353 r  alum/D_registers_q_reg[7][24]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.353    alum/D_registers_q_reg[7][24]_i_63_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.467 r  alum/D_registers_q_reg[7][24]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.467    alum/D_registers_q_reg[7][24]_i_58_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.581 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.581    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.695 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.695    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.809 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.809    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.923 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.923    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.037 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.037    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.151 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.151    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.308 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.022    34.330    alum/temp_out0[24]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    34.659 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    34.659    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.192 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.192    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.309 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.309    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.426 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.426    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.543 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.543    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.660 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.660    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.777 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.777    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.894 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.894    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.011 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.011    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.168 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.010    37.178    alum/temp_out0[23]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.332    37.510 r  alum/D_registers_q[7][21]_i_116/O
                         net (fo=1, routed)           0.000    37.510    alum/D_registers_q[7][21]_i_116_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.060 r  alum/D_registers_q_reg[7][21]_i_99/CO[3]
                         net (fo=1, routed)           0.000    38.060    alum/D_registers_q_reg[7][21]_i_99_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.174 r  alum/D_registers_q_reg[7][21]_i_87/CO[3]
                         net (fo=1, routed)           0.000    38.174    alum/D_registers_q_reg[7][21]_i_87_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.288 r  alum/D_registers_q_reg[7][21]_i_75/CO[3]
                         net (fo=1, routed)           0.000    38.288    alum/D_registers_q_reg[7][21]_i_75_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.402 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    38.402    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.516 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    38.516    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.630 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    38.630    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.744 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.744    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.858 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.858    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.015 r  alum/D_registers_q_reg[7][22]_i_18/CO[1]
                         net (fo=36, routed)          0.912    39.927    alum/temp_out0[22]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    40.256 r  alum/D_registers_q[7][21]_i_113/O
                         net (fo=1, routed)           0.000    40.256    alum/D_registers_q[7][21]_i_113_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.806 r  alum/D_registers_q_reg[7][21]_i_98/CO[3]
                         net (fo=1, routed)           0.000    40.806    alum/D_registers_q_reg[7][21]_i_98_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.920 r  alum/D_registers_q_reg[7][21]_i_86/CO[3]
                         net (fo=1, routed)           0.000    40.920    alum/D_registers_q_reg[7][21]_i_86_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.034 r  alum/D_registers_q_reg[7][21]_i_74/CO[3]
                         net (fo=1, routed)           0.000    41.034    alum/D_registers_q_reg[7][21]_i_74_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.148 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.148    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.262 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    41.262    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.376 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.376    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.490 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.490    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.604 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.604    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.761 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.000    42.761    alum/temp_out0[21]
    SLICE_X40Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    43.546 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.546    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.660 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.660    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.774 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.774    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.888 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.888    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.002 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.002    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.116 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.116    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.230 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.009    44.239    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.353 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.353    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.510 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.956    45.466    alum/temp_out0[20]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    45.795 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    45.795    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.345 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    46.345    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.459 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    46.459    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.573 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    46.573    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.687 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.687    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.801 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.801    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.915 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.915    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.029 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.009    47.038    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.152 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.152    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.309 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          1.006    48.316    alum/temp_out0[19]
    SLICE_X42Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    49.116 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    49.116    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.233 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    49.233    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.350 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    49.350    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.467 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    49.467    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.584 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    49.584    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.701 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.701    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.818 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.009    49.827    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.944 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    49.944    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.101 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.908    51.009    alum/temp_out0[18]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    51.341 r  alum/D_registers_q[7][16]_i_104/O
                         net (fo=1, routed)           0.000    51.341    alum/D_registers_q[7][16]_i_104_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.891 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    51.891    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.005 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    52.005    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.119 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    52.119    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.233 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    52.233    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.347 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    52.347    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.461 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    52.461    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.575 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.009    52.584    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.698 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.698    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.855 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.013    53.868    alum/temp_out0[17]
    SLICE_X44Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.653 r  alum/D_registers_q_reg[7][16]_i_89/CO[3]
                         net (fo=1, routed)           0.000    54.653    alum/D_registers_q_reg[7][16]_i_89_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  alum/D_registers_q_reg[7][16]_i_79/CO[3]
                         net (fo=1, routed)           0.000    54.767    alum/D_registers_q_reg[7][16]_i_79_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.881 r  alum/D_registers_q_reg[7][16]_i_69/CO[3]
                         net (fo=1, routed)           0.000    54.881    alum/D_registers_q_reg[7][16]_i_69_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.995 r  alum/D_registers_q_reg[7][16]_i_59/CO[3]
                         net (fo=1, routed)           0.000    54.995    alum/D_registers_q_reg[7][16]_i_59_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.109 r  alum/D_registers_q_reg[7][16]_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.109    alum/D_registers_q_reg[7][16]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.223 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    55.223    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.337 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.009    55.346    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.460 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.460    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.617 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.308    56.925    alum/temp_out0[16]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    57.254 r  alum/D_registers_q[7][15]_i_57/O
                         net (fo=1, routed)           0.000    57.254    alum/D_registers_q[7][15]_i_57_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.655 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    57.655    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.769 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.769    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.883 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    57.883    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.997 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.997    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.111 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    58.111    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.225 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    58.225    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.339 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    58.348    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.462 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.462    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.619 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.124    59.743    alum/temp_out0[15]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    60.072 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    60.072    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.622 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    60.622    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.736 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    60.736    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.850 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    60.850    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.964 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.964    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.078 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.078    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.192 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.192    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.306 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.306    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.420 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    61.420    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.577 r  alum/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          1.192    62.770    alum/temp_out0[14]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    63.099 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.099    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.632 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    63.632    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.749 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    63.749    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.866 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    63.866    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.983 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.983    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.100 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.100    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.217 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.217    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.334 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.334    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.451 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.451    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.608 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.950    65.558    alum/temp_out0[13]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    65.890 r  alum/D_registers_q[7][11]_i_101/O
                         net (fo=1, routed)           0.000    65.890    alum/D_registers_q[7][11]_i_101_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.440 r  alum/D_registers_q_reg[7][11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][11]_i_87_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][11]_i_77_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][11]_i_67_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.782 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.896 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    66.896    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.010 r  alum/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.010    alum/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.124 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.124    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.238 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.238    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.395 r  alum/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.947    68.342    alum/temp_out0[12]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    68.671 r  alum/D_registers_q[7][11]_i_98/O
                         net (fo=1, routed)           0.000    68.671    alum/D_registers_q[7][11]_i_98_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.221 r  alum/D_registers_q_reg[7][11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    69.221    alum/D_registers_q_reg[7][11]_i_86_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.335 r  alum/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.335    alum/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.449 r  alum/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    69.449    alum/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.563 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    69.563    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.677 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.677    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.791 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    69.791    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.905 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.905    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.019 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.019    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.176 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.169    71.345    alum/temp_out0[11]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.145 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.145    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.262 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.262    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.379 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.379    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.496 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.496    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.613 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    72.613    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.730 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.730    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.847 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    72.847    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.964 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.964    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.121 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.076    74.197    alum/temp_out0[10]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.332    74.529 r  alum/D_registers_q[7][8]_i_102/O
                         net (fo=1, routed)           0.000    74.529    alum/D_registers_q[7][8]_i_102_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.079 r  alum/D_registers_q_reg[7][8]_i_88/CO[3]
                         net (fo=1, routed)           0.000    75.079    alum/D_registers_q_reg[7][8]_i_88_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.193 r  alum/D_registers_q_reg[7][8]_i_76/CO[3]
                         net (fo=1, routed)           0.000    75.193    alum/D_registers_q_reg[7][8]_i_76_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.307 r  alum/D_registers_q_reg[7][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    75.307    alum/D_registers_q_reg[7][8]_i_65_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.421 r  alum/D_registers_q_reg[7][8]_i_53/CO[3]
                         net (fo=1, routed)           0.000    75.421    alum/D_registers_q_reg[7][8]_i_53_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.535 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    75.535    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.649 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.649    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.763 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.763    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.877 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    75.877    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.034 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.313    77.347    alum/temp_out0[9]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.329    77.676 r  alum/D_registers_q[7][8]_i_99/O
                         net (fo=1, routed)           0.000    77.676    alum/D_registers_q[7][8]_i_99_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.226 r  alum/D_registers_q_reg[7][8]_i_87/CO[3]
                         net (fo=1, routed)           0.000    78.226    alum/D_registers_q_reg[7][8]_i_87_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.340 r  alum/D_registers_q_reg[7][8]_i_75/CO[3]
                         net (fo=1, routed)           0.000    78.340    alum/D_registers_q_reg[7][8]_i_75_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.454 r  alum/D_registers_q_reg[7][8]_i_64/CO[3]
                         net (fo=1, routed)           0.000    78.454    alum/D_registers_q_reg[7][8]_i_64_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.568 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.568    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.682 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.682    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.796 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.796    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.910 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.910    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.024 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.024    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.181 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.259    80.440    alum/temp_out0[8]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    80.769 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    80.769    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.319 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    81.319    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.433 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    81.433    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.547 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    81.547    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.661 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    81.661    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.775 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    81.775    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.889 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.889    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.003 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.003    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.117 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.117    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.274 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.883    83.157    alum/temp_out0[7]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.486 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    83.486    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.036 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    84.036    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.150 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    84.150    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.264 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    84.264    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.378 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    84.378    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.492 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.492    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.606 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.606    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.720 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.720    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.834 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.834    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.991 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.046    86.037    alum/temp_out0[6]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.366 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    86.366    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.916 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.916    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.030 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    87.030    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.144 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.144    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.258 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    87.258    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.372 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    87.372    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.486 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.486    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.600 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.600    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.714 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    87.714    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.871 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.087    88.958    alum/temp_out0[5]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.329    89.287 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    89.287    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.837 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    89.837    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.951 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    89.951    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.065 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.065    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.179 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    90.179    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.293 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    90.293    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.407 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.407    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.521 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.521    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.635 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    90.635    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.792 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.042    91.834    alum/temp_out0[4]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.329    92.163 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    92.163    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.713 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.713    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.827 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.827    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.941 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.941    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.055 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.055    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.169 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    93.169    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.283 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.283    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.397 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    93.397    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.511 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    93.511    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.668 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.900    94.568    alum/temp_out0[3]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    94.897 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.897    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.430 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.430    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.547 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.547    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.664 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.664    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.781 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.781    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.898 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.898    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.015 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.015    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.132 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.132    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.249 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.249    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.406 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.077    97.483    alum/temp_out0[2]
    SLICE_X41Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.815 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    97.815    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.365 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.365    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.479 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.479    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.593 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.593    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.707 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.707    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.821 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.821    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.935 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.935    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.049 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.049    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.163 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.163    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.320 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.004   100.324    alum/temp_out0[1]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.653 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   100.653    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.203 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   101.203    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.317 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.317    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.431 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.431    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.545 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   101.545    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.659 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   101.659    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.773 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.773    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.887 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.887    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.001 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.001    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.158 f  alum/D_registers_q_reg[7][0]_i_19/CO[1]
                         net (fo=2, routed)           0.830   102.988    sm/temp_out0[0]
    SLICE_X52Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.317 r  sm/D_registers_q[7][0]_i_14/O
                         net (fo=1, routed)           0.286   103.603    sm/D_registers_q[7][0]_i_14_n_0
    SLICE_X52Y13         LUT4 (Prop_lut4_I0_O)        0.124   103.727 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=2, routed)           0.444   104.171    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.124   104.295 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=23, routed)          1.360   105.655    sm/M_alum_out[0]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124   105.779 r  sm/D_states_q[1]_i_13/O
                         net (fo=1, routed)           0.639   106.418    sm/D_states_q[1]_i_13_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.124   106.542 f  sm/D_states_q[1]_i_3/O
                         net (fo=4, routed)           0.956   107.498    sm/D_states_q[1]_i_3_n_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124   107.622 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   107.622    sm/p_1_in[1]
    SLICE_X64Y21         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.507   116.023    sm/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.273   116.296    
                         clock uncertainty           -0.035   116.261    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.081   116.342    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.342    
                         arrival time                        -107.622    
  -------------------------------------------------------------------
                         slack                                  8.720    

Slack (MET) :             8.788ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.336ns  (logic 59.966ns (58.597%)  route 42.370ns (41.403%))
  Logic Levels:           324  (CARRY4=287 LUT2=2 LUT3=25 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 116.021 - 111.111 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.630     5.214    sm/clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     5.670 f  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=125, routed)         2.336     8.006    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X58Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.130 r  sm/D_states_q[7]_i_12/O
                         net (fo=18, routed)          0.962     9.092    sm/D_states_q[7]_i_12_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124     9.216 r  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.301     9.516    sm/ram_reg_i_143_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.640 r  sm/ram_reg_i_126/O
                         net (fo=32, routed)          0.355     9.995    L_reg/M_sm_ra2[0]
    SLICE_X54Y8          LUT6 (Prop_lut6_I4_O)        0.124    10.119 r  L_reg/ram_reg_i_101/O
                         net (fo=5, routed)           0.619    10.738    sm/M_sm_rd2[0]
    SLICE_X54Y10         LUT5 (Prop_lut5_I3_O)        0.124    10.862 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=119, routed)         1.692    12.554    sm/M_alum_b[0]
    SLICE_X28Y10         LUT2 (Prop_lut2_I0_O)        0.124    12.678 r  sm/D_registers_q[7][31]_i_153/O
                         net (fo=1, routed)           0.000    12.678    alum/S[0]
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.210 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.210    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.324 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.324    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.438 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    13.438    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.552 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    13.552    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.666    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.780 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.780    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.894 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    13.894    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  alum/D_registers_q_reg[7][31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    14.008    alum/D_registers_q_reg[7][31]_i_100_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.279 r  alum/D_registers_q_reg[7][31]_i_76/CO[0]
                         net (fo=36, routed)          1.005    15.284    alum/temp_out0[31]
    SLICE_X29Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.113 r  alum/D_registers_q_reg[7][30]_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.113    alum/D_registers_q_reg[7][30]_i_83_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.227 r  alum/D_registers_q_reg[7][30]_i_78/CO[3]
                         net (fo=1, routed)           0.000    16.227    alum/D_registers_q_reg[7][30]_i_78_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.341 r  alum/D_registers_q_reg[7][30]_i_73/CO[3]
                         net (fo=1, routed)           0.000    16.341    alum/D_registers_q_reg[7][30]_i_73_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.455 r  alum/D_registers_q_reg[7][30]_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.455    alum/D_registers_q_reg[7][30]_i_68_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.569 r  alum/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    16.569    alum/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.683 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.683    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.797 r  alum/D_registers_q_reg[7][30]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.797    alum/D_registers_q_reg[7][30]_i_49_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.911 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.911    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.068 r  alum/D_registers_q_reg[7][30]_i_22/CO[1]
                         net (fo=36, routed)          0.909    17.977    alum/temp_out0[30]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    18.306 r  alum/D_registers_q[7][29]_i_77/O
                         net (fo=1, routed)           0.000    18.306    alum/D_registers_q[7][29]_i_77_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.839 r  alum/D_registers_q_reg[7][29]_i_70/CO[3]
                         net (fo=1, routed)           0.000    18.839    alum/D_registers_q_reg[7][29]_i_70_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.956 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    18.956    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.073 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.073    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.190 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.190    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.307 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.307    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.424 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.424    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.541 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.541    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.658 r  alum/D_registers_q_reg[7][29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.658    alum/D_registers_q_reg[7][29]_i_25_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.815 r  alum/D_registers_q_reg[7][29]_i_13/CO[1]
                         net (fo=36, routed)          0.902    20.717    alum/temp_out0[29]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.332    21.049 r  alum/D_registers_q[7][28]_i_53/O
                         net (fo=1, routed)           0.000    21.049    alum/D_registers_q[7][28]_i_53_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.599 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.599    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.713 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.713    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.827 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.827    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.941 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.941    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.055    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.169 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.169    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.283 r  alum/D_registers_q_reg[7][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.283    alum/D_registers_q_reg[7][28]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.440 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.961    23.401    alum/temp_out0[28]
    SLICE_X38Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.201 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.201    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.318    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.435    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.552    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.669 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.669    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.786 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.786    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.903 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.020 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.020    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.177 r  alum/D_registers_q_reg[7][27]_i_10/CO[1]
                         net (fo=36, routed)          0.819    25.997    alum/temp_out0[27]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    26.329 r  alum/D_registers_q[7][26]_i_74/O
                         net (fo=1, routed)           0.000    26.329    alum/D_registers_q[7][26]_i_74_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.879 r  alum/D_registers_q_reg[7][26]_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.879    alum/D_registers_q_reg[7][26]_i_67_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.993 r  alum/D_registers_q_reg[7][26]_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.993    alum/D_registers_q_reg[7][26]_i_62_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.107 r  alum/D_registers_q_reg[7][26]_i_57/CO[3]
                         net (fo=1, routed)           0.000    27.107    alum/D_registers_q_reg[7][26]_i_57_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.221 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.221    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.335 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    27.335    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.449 r  alum/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.449    alum/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.563 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.563    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.677 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.677    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.834 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          0.822    28.656    alum/temp_out0[26]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.985 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    28.985    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.535 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.535    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.649 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.649    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.763 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.763    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.877 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.877    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.991 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.991    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.105 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.105    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.219 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.009    30.228    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.342 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.342    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.499 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.975    31.474    alum/temp_out0[25]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    31.803 r  alum/D_registers_q[7][24]_i_70/O
                         net (fo=1, routed)           0.000    31.803    alum/D_registers_q[7][24]_i_70_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.353 r  alum/D_registers_q_reg[7][24]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.353    alum/D_registers_q_reg[7][24]_i_63_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.467 r  alum/D_registers_q_reg[7][24]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.467    alum/D_registers_q_reg[7][24]_i_58_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.581 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.581    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.695 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.695    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.809 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.809    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.923 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.923    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.037 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.037    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.151 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.151    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.308 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.022    34.330    alum/temp_out0[24]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    34.659 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    34.659    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.192 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.192    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.309 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.309    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.426 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.426    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.543 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.543    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.660 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.660    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.777 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.777    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.894 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.894    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.011 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.011    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.168 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.010    37.178    alum/temp_out0[23]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.332    37.510 r  alum/D_registers_q[7][21]_i_116/O
                         net (fo=1, routed)           0.000    37.510    alum/D_registers_q[7][21]_i_116_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.060 r  alum/D_registers_q_reg[7][21]_i_99/CO[3]
                         net (fo=1, routed)           0.000    38.060    alum/D_registers_q_reg[7][21]_i_99_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.174 r  alum/D_registers_q_reg[7][21]_i_87/CO[3]
                         net (fo=1, routed)           0.000    38.174    alum/D_registers_q_reg[7][21]_i_87_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.288 r  alum/D_registers_q_reg[7][21]_i_75/CO[3]
                         net (fo=1, routed)           0.000    38.288    alum/D_registers_q_reg[7][21]_i_75_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.402 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    38.402    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.516 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    38.516    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.630 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    38.630    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.744 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.744    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.858 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.858    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.015 r  alum/D_registers_q_reg[7][22]_i_18/CO[1]
                         net (fo=36, routed)          0.912    39.927    alum/temp_out0[22]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    40.256 r  alum/D_registers_q[7][21]_i_113/O
                         net (fo=1, routed)           0.000    40.256    alum/D_registers_q[7][21]_i_113_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.806 r  alum/D_registers_q_reg[7][21]_i_98/CO[3]
                         net (fo=1, routed)           0.000    40.806    alum/D_registers_q_reg[7][21]_i_98_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.920 r  alum/D_registers_q_reg[7][21]_i_86/CO[3]
                         net (fo=1, routed)           0.000    40.920    alum/D_registers_q_reg[7][21]_i_86_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.034 r  alum/D_registers_q_reg[7][21]_i_74/CO[3]
                         net (fo=1, routed)           0.000    41.034    alum/D_registers_q_reg[7][21]_i_74_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.148 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.148    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.262 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    41.262    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.376 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.376    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.490 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.490    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.604 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.604    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.761 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.000    42.761    alum/temp_out0[21]
    SLICE_X40Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    43.546 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.546    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.660 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.660    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.774 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.774    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.888 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.888    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.002 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.002    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.116 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.116    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.230 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.009    44.239    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.353 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.353    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.510 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.956    45.466    alum/temp_out0[20]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    45.795 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    45.795    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.345 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    46.345    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.459 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    46.459    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.573 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    46.573    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.687 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.687    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.801 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.801    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.915 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.915    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.029 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.009    47.038    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.152 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.152    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.309 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          1.006    48.316    alum/temp_out0[19]
    SLICE_X42Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    49.116 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    49.116    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.233 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    49.233    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.350 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    49.350    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.467 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    49.467    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.584 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    49.584    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.701 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.701    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.818 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.009    49.827    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.944 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    49.944    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.101 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.908    51.009    alum/temp_out0[18]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    51.341 r  alum/D_registers_q[7][16]_i_104/O
                         net (fo=1, routed)           0.000    51.341    alum/D_registers_q[7][16]_i_104_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.891 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    51.891    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.005 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    52.005    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.119 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    52.119    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.233 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    52.233    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.347 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    52.347    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.461 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    52.461    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.575 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.009    52.584    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.698 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.698    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.855 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.013    53.868    alum/temp_out0[17]
    SLICE_X44Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.653 r  alum/D_registers_q_reg[7][16]_i_89/CO[3]
                         net (fo=1, routed)           0.000    54.653    alum/D_registers_q_reg[7][16]_i_89_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  alum/D_registers_q_reg[7][16]_i_79/CO[3]
                         net (fo=1, routed)           0.000    54.767    alum/D_registers_q_reg[7][16]_i_79_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.881 r  alum/D_registers_q_reg[7][16]_i_69/CO[3]
                         net (fo=1, routed)           0.000    54.881    alum/D_registers_q_reg[7][16]_i_69_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.995 r  alum/D_registers_q_reg[7][16]_i_59/CO[3]
                         net (fo=1, routed)           0.000    54.995    alum/D_registers_q_reg[7][16]_i_59_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.109 r  alum/D_registers_q_reg[7][16]_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.109    alum/D_registers_q_reg[7][16]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.223 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    55.223    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.337 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.009    55.346    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.460 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.460    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.617 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.308    56.925    alum/temp_out0[16]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    57.254 r  alum/D_registers_q[7][15]_i_57/O
                         net (fo=1, routed)           0.000    57.254    alum/D_registers_q[7][15]_i_57_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.655 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    57.655    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.769 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.769    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.883 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    57.883    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.997 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.997    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.111 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    58.111    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.225 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    58.225    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.339 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    58.348    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.462 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.462    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.619 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.124    59.743    alum/temp_out0[15]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    60.072 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    60.072    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.622 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    60.622    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.736 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    60.736    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.850 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    60.850    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.964 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.964    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.078 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.078    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.192 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.192    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.306 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.306    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.420 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    61.420    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.577 r  alum/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          1.192    62.770    alum/temp_out0[14]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    63.099 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.099    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.632 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    63.632    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.749 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    63.749    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.866 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    63.866    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.983 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.983    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.100 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.100    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.217 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.217    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.334 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.334    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.451 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.451    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.608 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.950    65.558    alum/temp_out0[13]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    65.890 r  alum/D_registers_q[7][11]_i_101/O
                         net (fo=1, routed)           0.000    65.890    alum/D_registers_q[7][11]_i_101_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.440 r  alum/D_registers_q_reg[7][11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][11]_i_87_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][11]_i_77_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][11]_i_67_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.782 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.896 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    66.896    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.010 r  alum/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.010    alum/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.124 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.124    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.238 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.238    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.395 r  alum/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.947    68.342    alum/temp_out0[12]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    68.671 r  alum/D_registers_q[7][11]_i_98/O
                         net (fo=1, routed)           0.000    68.671    alum/D_registers_q[7][11]_i_98_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.221 r  alum/D_registers_q_reg[7][11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    69.221    alum/D_registers_q_reg[7][11]_i_86_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.335 r  alum/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.335    alum/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.449 r  alum/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    69.449    alum/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.563 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    69.563    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.677 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.677    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.791 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    69.791    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.905 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.905    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.019 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.019    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.176 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.169    71.345    alum/temp_out0[11]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.145 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.145    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.262 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.262    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.379 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.379    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.496 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.496    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.613 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    72.613    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.730 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.730    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.847 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    72.847    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.964 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.964    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.121 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.076    74.197    alum/temp_out0[10]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.332    74.529 r  alum/D_registers_q[7][8]_i_102/O
                         net (fo=1, routed)           0.000    74.529    alum/D_registers_q[7][8]_i_102_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.079 r  alum/D_registers_q_reg[7][8]_i_88/CO[3]
                         net (fo=1, routed)           0.000    75.079    alum/D_registers_q_reg[7][8]_i_88_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.193 r  alum/D_registers_q_reg[7][8]_i_76/CO[3]
                         net (fo=1, routed)           0.000    75.193    alum/D_registers_q_reg[7][8]_i_76_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.307 r  alum/D_registers_q_reg[7][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    75.307    alum/D_registers_q_reg[7][8]_i_65_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.421 r  alum/D_registers_q_reg[7][8]_i_53/CO[3]
                         net (fo=1, routed)           0.000    75.421    alum/D_registers_q_reg[7][8]_i_53_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.535 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    75.535    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.649 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.649    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.763 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.763    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.877 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    75.877    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.034 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.313    77.347    alum/temp_out0[9]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.329    77.676 r  alum/D_registers_q[7][8]_i_99/O
                         net (fo=1, routed)           0.000    77.676    alum/D_registers_q[7][8]_i_99_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.226 r  alum/D_registers_q_reg[7][8]_i_87/CO[3]
                         net (fo=1, routed)           0.000    78.226    alum/D_registers_q_reg[7][8]_i_87_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.340 r  alum/D_registers_q_reg[7][8]_i_75/CO[3]
                         net (fo=1, routed)           0.000    78.340    alum/D_registers_q_reg[7][8]_i_75_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.454 r  alum/D_registers_q_reg[7][8]_i_64/CO[3]
                         net (fo=1, routed)           0.000    78.454    alum/D_registers_q_reg[7][8]_i_64_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.568 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.568    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.682 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.682    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.796 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.796    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.910 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.910    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.024 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.024    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.181 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.259    80.440    alum/temp_out0[8]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    80.769 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    80.769    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.319 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    81.319    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.433 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    81.433    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.547 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    81.547    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.661 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    81.661    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.775 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    81.775    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.889 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.889    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.003 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.003    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.117 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.117    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.274 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.883    83.157    alum/temp_out0[7]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.486 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    83.486    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.036 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    84.036    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.150 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    84.150    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.264 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    84.264    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.378 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    84.378    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.492 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.492    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.606 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.606    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.720 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.720    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.834 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.834    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.991 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.046    86.037    alum/temp_out0[6]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.366 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    86.366    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.916 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.916    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.030 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    87.030    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.144 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.144    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.258 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    87.258    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.372 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    87.372    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.486 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.486    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.600 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.600    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.714 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    87.714    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.871 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.087    88.958    alum/temp_out0[5]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.329    89.287 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    89.287    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.837 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    89.837    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.951 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    89.951    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.065 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.065    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.179 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    90.179    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.293 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    90.293    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.407 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.407    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.521 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.521    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.635 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    90.635    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.792 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.042    91.834    alum/temp_out0[4]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.329    92.163 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    92.163    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.713 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.713    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.827 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.827    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.941 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.941    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.055 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.055    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.169 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    93.169    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.283 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.283    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.397 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    93.397    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.511 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    93.511    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.668 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.900    94.568    alum/temp_out0[3]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    94.897 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.897    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.430 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.430    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.547 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.547    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.664 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.664    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.781 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.781    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.898 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.898    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.015 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.015    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.132 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.132    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.249 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.249    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.406 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.077    97.483    alum/temp_out0[2]
    SLICE_X41Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.815 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    97.815    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.365 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.365    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.479 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.479    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.593 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.593    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.707 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.707    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.821 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.821    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.935 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.935    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.049 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.049    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.163 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.163    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.320 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.004   100.324    alum/temp_out0[1]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.653 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   100.653    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.203 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   101.203    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.317 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.317    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.431 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.431    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.545 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   101.545    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.659 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   101.659    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.773 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.773    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.887 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.887    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.001 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.001    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.158 f  alum/D_registers_q_reg[7][0]_i_19/CO[1]
                         net (fo=2, routed)           0.830   102.988    sm/temp_out0[0]
    SLICE_X52Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.317 r  sm/D_registers_q[7][0]_i_14/O
                         net (fo=1, routed)           0.286   103.603    sm/D_registers_q[7][0]_i_14_n_0
    SLICE_X52Y13         LUT4 (Prop_lut4_I0_O)        0.124   103.727 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=2, routed)           0.444   104.171    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.124   104.295 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=23, routed)          1.360   105.655    sm/M_alum_out[0]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124   105.779 r  sm/D_states_q[1]_i_13/O
                         net (fo=1, routed)           0.639   106.418    sm/D_states_q[1]_i_13_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.124   106.542 f  sm/D_states_q[1]_i_3/O
                         net (fo=4, routed)           0.884   107.426    sm/D_states_q[1]_i_3_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.124   107.550 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.000   107.550    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.505   116.021    sm/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.273   116.294    
                         clock uncertainty           -0.035   116.259    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.079   116.338    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.338    
                         arrival time                        -107.550    
  -------------------------------------------------------------------
                         slack                                  8.788    

Slack (MET) :             8.813ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.309ns  (logic 59.966ns (58.613%)  route 42.343ns (41.387%))
  Logic Levels:           324  (CARRY4=287 LUT2=2 LUT3=25 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 116.021 - 111.111 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.630     5.214    sm/clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     5.670 f  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=125, routed)         2.336     8.006    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X58Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.130 r  sm/D_states_q[7]_i_12/O
                         net (fo=18, routed)          0.962     9.092    sm/D_states_q[7]_i_12_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124     9.216 r  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.301     9.516    sm/ram_reg_i_143_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.640 r  sm/ram_reg_i_126/O
                         net (fo=32, routed)          0.355     9.995    L_reg/M_sm_ra2[0]
    SLICE_X54Y8          LUT6 (Prop_lut6_I4_O)        0.124    10.119 r  L_reg/ram_reg_i_101/O
                         net (fo=5, routed)           0.619    10.738    sm/M_sm_rd2[0]
    SLICE_X54Y10         LUT5 (Prop_lut5_I3_O)        0.124    10.862 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=119, routed)         1.692    12.554    sm/M_alum_b[0]
    SLICE_X28Y10         LUT2 (Prop_lut2_I0_O)        0.124    12.678 r  sm/D_registers_q[7][31]_i_153/O
                         net (fo=1, routed)           0.000    12.678    alum/S[0]
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.210 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.210    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.324 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.324    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.438 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    13.438    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.552 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    13.552    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.666    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.780 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.780    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.894 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    13.894    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  alum/D_registers_q_reg[7][31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    14.008    alum/D_registers_q_reg[7][31]_i_100_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.279 r  alum/D_registers_q_reg[7][31]_i_76/CO[0]
                         net (fo=36, routed)          1.005    15.284    alum/temp_out0[31]
    SLICE_X29Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.113 r  alum/D_registers_q_reg[7][30]_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.113    alum/D_registers_q_reg[7][30]_i_83_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.227 r  alum/D_registers_q_reg[7][30]_i_78/CO[3]
                         net (fo=1, routed)           0.000    16.227    alum/D_registers_q_reg[7][30]_i_78_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.341 r  alum/D_registers_q_reg[7][30]_i_73/CO[3]
                         net (fo=1, routed)           0.000    16.341    alum/D_registers_q_reg[7][30]_i_73_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.455 r  alum/D_registers_q_reg[7][30]_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.455    alum/D_registers_q_reg[7][30]_i_68_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.569 r  alum/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    16.569    alum/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.683 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.683    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.797 r  alum/D_registers_q_reg[7][30]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.797    alum/D_registers_q_reg[7][30]_i_49_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.911 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.911    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.068 r  alum/D_registers_q_reg[7][30]_i_22/CO[1]
                         net (fo=36, routed)          0.909    17.977    alum/temp_out0[30]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    18.306 r  alum/D_registers_q[7][29]_i_77/O
                         net (fo=1, routed)           0.000    18.306    alum/D_registers_q[7][29]_i_77_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.839 r  alum/D_registers_q_reg[7][29]_i_70/CO[3]
                         net (fo=1, routed)           0.000    18.839    alum/D_registers_q_reg[7][29]_i_70_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.956 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    18.956    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.073 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.073    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.190 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.190    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.307 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.307    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.424 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.424    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.541 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.541    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.658 r  alum/D_registers_q_reg[7][29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.658    alum/D_registers_q_reg[7][29]_i_25_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.815 r  alum/D_registers_q_reg[7][29]_i_13/CO[1]
                         net (fo=36, routed)          0.902    20.717    alum/temp_out0[29]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.332    21.049 r  alum/D_registers_q[7][28]_i_53/O
                         net (fo=1, routed)           0.000    21.049    alum/D_registers_q[7][28]_i_53_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.599 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.599    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.713 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.713    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.827 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.827    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.941 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.941    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.055    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.169 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.169    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.283 r  alum/D_registers_q_reg[7][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.283    alum/D_registers_q_reg[7][28]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.440 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.961    23.401    alum/temp_out0[28]
    SLICE_X38Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.201 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.201    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.318    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.435    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.552    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.669 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.669    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.786 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.786    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.903 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.020 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.020    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.177 r  alum/D_registers_q_reg[7][27]_i_10/CO[1]
                         net (fo=36, routed)          0.819    25.997    alum/temp_out0[27]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    26.329 r  alum/D_registers_q[7][26]_i_74/O
                         net (fo=1, routed)           0.000    26.329    alum/D_registers_q[7][26]_i_74_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.879 r  alum/D_registers_q_reg[7][26]_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.879    alum/D_registers_q_reg[7][26]_i_67_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.993 r  alum/D_registers_q_reg[7][26]_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.993    alum/D_registers_q_reg[7][26]_i_62_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.107 r  alum/D_registers_q_reg[7][26]_i_57/CO[3]
                         net (fo=1, routed)           0.000    27.107    alum/D_registers_q_reg[7][26]_i_57_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.221 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.221    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.335 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    27.335    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.449 r  alum/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.449    alum/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.563 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.563    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.677 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.677    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.834 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          0.822    28.656    alum/temp_out0[26]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.985 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    28.985    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.535 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.535    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.649 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.649    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.763 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.763    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.877 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.877    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.991 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.991    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.105 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.105    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.219 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.009    30.228    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.342 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.342    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.499 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.975    31.474    alum/temp_out0[25]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    31.803 r  alum/D_registers_q[7][24]_i_70/O
                         net (fo=1, routed)           0.000    31.803    alum/D_registers_q[7][24]_i_70_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.353 r  alum/D_registers_q_reg[7][24]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.353    alum/D_registers_q_reg[7][24]_i_63_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.467 r  alum/D_registers_q_reg[7][24]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.467    alum/D_registers_q_reg[7][24]_i_58_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.581 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.581    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.695 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.695    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.809 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.809    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.923 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.923    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.037 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.037    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.151 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.151    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.308 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.022    34.330    alum/temp_out0[24]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    34.659 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    34.659    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.192 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.192    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.309 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.309    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.426 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.426    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.543 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.543    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.660 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.660    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.777 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.777    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.894 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.894    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.011 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.011    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.168 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.010    37.178    alum/temp_out0[23]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.332    37.510 r  alum/D_registers_q[7][21]_i_116/O
                         net (fo=1, routed)           0.000    37.510    alum/D_registers_q[7][21]_i_116_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.060 r  alum/D_registers_q_reg[7][21]_i_99/CO[3]
                         net (fo=1, routed)           0.000    38.060    alum/D_registers_q_reg[7][21]_i_99_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.174 r  alum/D_registers_q_reg[7][21]_i_87/CO[3]
                         net (fo=1, routed)           0.000    38.174    alum/D_registers_q_reg[7][21]_i_87_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.288 r  alum/D_registers_q_reg[7][21]_i_75/CO[3]
                         net (fo=1, routed)           0.000    38.288    alum/D_registers_q_reg[7][21]_i_75_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.402 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    38.402    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.516 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    38.516    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.630 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    38.630    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.744 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.744    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.858 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.858    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.015 r  alum/D_registers_q_reg[7][22]_i_18/CO[1]
                         net (fo=36, routed)          0.912    39.927    alum/temp_out0[22]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    40.256 r  alum/D_registers_q[7][21]_i_113/O
                         net (fo=1, routed)           0.000    40.256    alum/D_registers_q[7][21]_i_113_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.806 r  alum/D_registers_q_reg[7][21]_i_98/CO[3]
                         net (fo=1, routed)           0.000    40.806    alum/D_registers_q_reg[7][21]_i_98_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.920 r  alum/D_registers_q_reg[7][21]_i_86/CO[3]
                         net (fo=1, routed)           0.000    40.920    alum/D_registers_q_reg[7][21]_i_86_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.034 r  alum/D_registers_q_reg[7][21]_i_74/CO[3]
                         net (fo=1, routed)           0.000    41.034    alum/D_registers_q_reg[7][21]_i_74_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.148 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.148    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.262 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    41.262    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.376 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.376    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.490 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.490    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.604 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.604    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.761 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.000    42.761    alum/temp_out0[21]
    SLICE_X40Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    43.546 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.546    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.660 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.660    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.774 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.774    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.888 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.888    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.002 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.002    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.116 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.116    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.230 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.009    44.239    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.353 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.353    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.510 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.956    45.466    alum/temp_out0[20]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    45.795 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    45.795    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.345 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    46.345    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.459 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    46.459    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.573 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    46.573    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.687 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.687    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.801 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.801    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.915 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.915    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.029 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.009    47.038    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.152 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.152    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.309 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          1.006    48.316    alum/temp_out0[19]
    SLICE_X42Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    49.116 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    49.116    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.233 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    49.233    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.350 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    49.350    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.467 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    49.467    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.584 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    49.584    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.701 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.701    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.818 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.009    49.827    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.944 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    49.944    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.101 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.908    51.009    alum/temp_out0[18]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    51.341 r  alum/D_registers_q[7][16]_i_104/O
                         net (fo=1, routed)           0.000    51.341    alum/D_registers_q[7][16]_i_104_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.891 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    51.891    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.005 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    52.005    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.119 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    52.119    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.233 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    52.233    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.347 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    52.347    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.461 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    52.461    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.575 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.009    52.584    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.698 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.698    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.855 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.013    53.868    alum/temp_out0[17]
    SLICE_X44Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.653 r  alum/D_registers_q_reg[7][16]_i_89/CO[3]
                         net (fo=1, routed)           0.000    54.653    alum/D_registers_q_reg[7][16]_i_89_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  alum/D_registers_q_reg[7][16]_i_79/CO[3]
                         net (fo=1, routed)           0.000    54.767    alum/D_registers_q_reg[7][16]_i_79_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.881 r  alum/D_registers_q_reg[7][16]_i_69/CO[3]
                         net (fo=1, routed)           0.000    54.881    alum/D_registers_q_reg[7][16]_i_69_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.995 r  alum/D_registers_q_reg[7][16]_i_59/CO[3]
                         net (fo=1, routed)           0.000    54.995    alum/D_registers_q_reg[7][16]_i_59_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.109 r  alum/D_registers_q_reg[7][16]_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.109    alum/D_registers_q_reg[7][16]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.223 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    55.223    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.337 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.009    55.346    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.460 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.460    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.617 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.308    56.925    alum/temp_out0[16]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    57.254 r  alum/D_registers_q[7][15]_i_57/O
                         net (fo=1, routed)           0.000    57.254    alum/D_registers_q[7][15]_i_57_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.655 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    57.655    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.769 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.769    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.883 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    57.883    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.997 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.997    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.111 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    58.111    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.225 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    58.225    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.339 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    58.348    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.462 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.462    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.619 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.124    59.743    alum/temp_out0[15]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    60.072 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    60.072    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.622 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    60.622    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.736 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    60.736    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.850 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    60.850    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.964 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.964    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.078 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.078    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.192 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.192    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.306 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.306    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.420 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    61.420    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.577 r  alum/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          1.192    62.770    alum/temp_out0[14]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    63.099 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.099    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.632 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    63.632    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.749 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    63.749    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.866 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    63.866    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.983 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.983    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.100 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.100    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.217 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.217    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.334 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.334    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.451 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.451    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.608 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.950    65.558    alum/temp_out0[13]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    65.890 r  alum/D_registers_q[7][11]_i_101/O
                         net (fo=1, routed)           0.000    65.890    alum/D_registers_q[7][11]_i_101_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.440 r  alum/D_registers_q_reg[7][11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][11]_i_87_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][11]_i_77_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][11]_i_67_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.782 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.896 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    66.896    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.010 r  alum/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.010    alum/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.124 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.124    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.238 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.238    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.395 r  alum/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.947    68.342    alum/temp_out0[12]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    68.671 r  alum/D_registers_q[7][11]_i_98/O
                         net (fo=1, routed)           0.000    68.671    alum/D_registers_q[7][11]_i_98_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.221 r  alum/D_registers_q_reg[7][11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    69.221    alum/D_registers_q_reg[7][11]_i_86_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.335 r  alum/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.335    alum/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.449 r  alum/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    69.449    alum/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.563 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    69.563    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.677 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.677    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.791 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    69.791    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.905 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.905    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.019 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.019    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.176 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.169    71.345    alum/temp_out0[11]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.145 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.145    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.262 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.262    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.379 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.379    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.496 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.496    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.613 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    72.613    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.730 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.730    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.847 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    72.847    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.964 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.964    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.121 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.076    74.197    alum/temp_out0[10]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.332    74.529 r  alum/D_registers_q[7][8]_i_102/O
                         net (fo=1, routed)           0.000    74.529    alum/D_registers_q[7][8]_i_102_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.079 r  alum/D_registers_q_reg[7][8]_i_88/CO[3]
                         net (fo=1, routed)           0.000    75.079    alum/D_registers_q_reg[7][8]_i_88_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.193 r  alum/D_registers_q_reg[7][8]_i_76/CO[3]
                         net (fo=1, routed)           0.000    75.193    alum/D_registers_q_reg[7][8]_i_76_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.307 r  alum/D_registers_q_reg[7][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    75.307    alum/D_registers_q_reg[7][8]_i_65_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.421 r  alum/D_registers_q_reg[7][8]_i_53/CO[3]
                         net (fo=1, routed)           0.000    75.421    alum/D_registers_q_reg[7][8]_i_53_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.535 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    75.535    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.649 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.649    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.763 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.763    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.877 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    75.877    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.034 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.313    77.347    alum/temp_out0[9]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.329    77.676 r  alum/D_registers_q[7][8]_i_99/O
                         net (fo=1, routed)           0.000    77.676    alum/D_registers_q[7][8]_i_99_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.226 r  alum/D_registers_q_reg[7][8]_i_87/CO[3]
                         net (fo=1, routed)           0.000    78.226    alum/D_registers_q_reg[7][8]_i_87_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.340 r  alum/D_registers_q_reg[7][8]_i_75/CO[3]
                         net (fo=1, routed)           0.000    78.340    alum/D_registers_q_reg[7][8]_i_75_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.454 r  alum/D_registers_q_reg[7][8]_i_64/CO[3]
                         net (fo=1, routed)           0.000    78.454    alum/D_registers_q_reg[7][8]_i_64_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.568 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.568    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.682 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.682    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.796 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.796    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.910 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.910    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.024 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.024    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.181 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.259    80.440    alum/temp_out0[8]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    80.769 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    80.769    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.319 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    81.319    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.433 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    81.433    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.547 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    81.547    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.661 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    81.661    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.775 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    81.775    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.889 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.889    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.003 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.003    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.117 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.117    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.274 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.883    83.157    alum/temp_out0[7]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.486 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    83.486    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.036 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    84.036    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.150 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    84.150    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.264 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    84.264    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.378 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    84.378    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.492 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.492    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.606 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.606    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.720 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.720    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.834 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.834    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.991 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.046    86.037    alum/temp_out0[6]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.366 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    86.366    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.916 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.916    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.030 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    87.030    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.144 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.144    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.258 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    87.258    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.372 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    87.372    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.486 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.486    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.600 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.600    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.714 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    87.714    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.871 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.087    88.958    alum/temp_out0[5]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.329    89.287 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    89.287    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.837 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    89.837    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.951 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    89.951    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.065 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.065    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.179 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    90.179    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.293 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    90.293    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.407 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.407    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.521 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.521    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.635 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    90.635    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.792 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.042    91.834    alum/temp_out0[4]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.329    92.163 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    92.163    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.713 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.713    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.827 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.827    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.941 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.941    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.055 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.055    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.169 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    93.169    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.283 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.283    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.397 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    93.397    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.511 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    93.511    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.668 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.900    94.568    alum/temp_out0[3]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    94.897 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.897    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.430 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.430    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.547 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.547    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.664 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.664    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.781 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.781    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.898 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.898    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.015 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.015    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.132 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.132    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.249 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.249    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.406 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.077    97.483    alum/temp_out0[2]
    SLICE_X41Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.815 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    97.815    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.365 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.365    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.479 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.479    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.593 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.593    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.707 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.707    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.821 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.821    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.935 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.935    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.049 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.049    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.163 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.163    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.320 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.004   100.324    alum/temp_out0[1]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.653 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   100.653    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.203 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   101.203    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.317 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.317    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.431 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.431    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.545 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   101.545    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.659 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   101.659    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.773 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.773    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.887 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.887    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.001 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.001    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.158 f  alum/D_registers_q_reg[7][0]_i_19/CO[1]
                         net (fo=2, routed)           0.830   102.988    sm/temp_out0[0]
    SLICE_X52Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.317 r  sm/D_registers_q[7][0]_i_14/O
                         net (fo=1, routed)           0.286   103.603    sm/D_registers_q[7][0]_i_14_n_0
    SLICE_X52Y13         LUT4 (Prop_lut4_I0_O)        0.124   103.727 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=2, routed)           0.444   104.171    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.124   104.295 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=23, routed)          1.360   105.655    sm/M_alum_out[0]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124   105.779 r  sm/D_states_q[1]_i_13/O
                         net (fo=1, routed)           0.639   106.418    sm/D_states_q[1]_i_13_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.124   106.542 f  sm/D_states_q[1]_i_3/O
                         net (fo=4, routed)           0.858   107.399    sm/D_states_q[1]_i_3_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.124   107.523 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   107.523    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.505   116.021    sm/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.273   116.294    
                         clock uncertainty           -0.035   116.259    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.077   116.336    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.336    
                         arrival time                        -107.523    
  -------------------------------------------------------------------
                         slack                                  8.813    

Slack (MET) :             8.827ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.299ns  (logic 59.966ns (58.618%)  route 42.333ns (41.382%))
  Logic Levels:           324  (CARRY4=287 LUT2=2 LUT3=25 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 116.021 - 111.111 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.630     5.214    sm/clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     5.670 f  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=125, routed)         2.336     8.006    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X58Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.130 r  sm/D_states_q[7]_i_12/O
                         net (fo=18, routed)          0.962     9.092    sm/D_states_q[7]_i_12_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124     9.216 r  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.301     9.516    sm/ram_reg_i_143_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.640 r  sm/ram_reg_i_126/O
                         net (fo=32, routed)          0.355     9.995    L_reg/M_sm_ra2[0]
    SLICE_X54Y8          LUT6 (Prop_lut6_I4_O)        0.124    10.119 r  L_reg/ram_reg_i_101/O
                         net (fo=5, routed)           0.619    10.738    sm/M_sm_rd2[0]
    SLICE_X54Y10         LUT5 (Prop_lut5_I3_O)        0.124    10.862 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=119, routed)         1.692    12.554    sm/M_alum_b[0]
    SLICE_X28Y10         LUT2 (Prop_lut2_I0_O)        0.124    12.678 r  sm/D_registers_q[7][31]_i_153/O
                         net (fo=1, routed)           0.000    12.678    alum/S[0]
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.210 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.210    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.324 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.324    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.438 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    13.438    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.552 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    13.552    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.666    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.780 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.780    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.894 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    13.894    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  alum/D_registers_q_reg[7][31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    14.008    alum/D_registers_q_reg[7][31]_i_100_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.279 r  alum/D_registers_q_reg[7][31]_i_76/CO[0]
                         net (fo=36, routed)          1.005    15.284    alum/temp_out0[31]
    SLICE_X29Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.113 r  alum/D_registers_q_reg[7][30]_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.113    alum/D_registers_q_reg[7][30]_i_83_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.227 r  alum/D_registers_q_reg[7][30]_i_78/CO[3]
                         net (fo=1, routed)           0.000    16.227    alum/D_registers_q_reg[7][30]_i_78_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.341 r  alum/D_registers_q_reg[7][30]_i_73/CO[3]
                         net (fo=1, routed)           0.000    16.341    alum/D_registers_q_reg[7][30]_i_73_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.455 r  alum/D_registers_q_reg[7][30]_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.455    alum/D_registers_q_reg[7][30]_i_68_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.569 r  alum/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    16.569    alum/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.683 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.683    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.797 r  alum/D_registers_q_reg[7][30]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.797    alum/D_registers_q_reg[7][30]_i_49_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.911 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.911    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.068 r  alum/D_registers_q_reg[7][30]_i_22/CO[1]
                         net (fo=36, routed)          0.909    17.977    alum/temp_out0[30]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    18.306 r  alum/D_registers_q[7][29]_i_77/O
                         net (fo=1, routed)           0.000    18.306    alum/D_registers_q[7][29]_i_77_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.839 r  alum/D_registers_q_reg[7][29]_i_70/CO[3]
                         net (fo=1, routed)           0.000    18.839    alum/D_registers_q_reg[7][29]_i_70_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.956 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    18.956    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.073 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.073    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.190 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.190    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.307 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.307    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.424 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.424    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.541 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.541    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.658 r  alum/D_registers_q_reg[7][29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.658    alum/D_registers_q_reg[7][29]_i_25_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.815 r  alum/D_registers_q_reg[7][29]_i_13/CO[1]
                         net (fo=36, routed)          0.902    20.717    alum/temp_out0[29]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.332    21.049 r  alum/D_registers_q[7][28]_i_53/O
                         net (fo=1, routed)           0.000    21.049    alum/D_registers_q[7][28]_i_53_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.599 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.599    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.713 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.713    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.827 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.827    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.941 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.941    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.055    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.169 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.169    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.283 r  alum/D_registers_q_reg[7][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.283    alum/D_registers_q_reg[7][28]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.440 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.961    23.401    alum/temp_out0[28]
    SLICE_X38Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.201 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.201    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.318    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.435    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.552    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.669 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.669    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.786 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.786    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.903 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.020 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.020    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.177 r  alum/D_registers_q_reg[7][27]_i_10/CO[1]
                         net (fo=36, routed)          0.819    25.997    alum/temp_out0[27]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    26.329 r  alum/D_registers_q[7][26]_i_74/O
                         net (fo=1, routed)           0.000    26.329    alum/D_registers_q[7][26]_i_74_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.879 r  alum/D_registers_q_reg[7][26]_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.879    alum/D_registers_q_reg[7][26]_i_67_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.993 r  alum/D_registers_q_reg[7][26]_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.993    alum/D_registers_q_reg[7][26]_i_62_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.107 r  alum/D_registers_q_reg[7][26]_i_57/CO[3]
                         net (fo=1, routed)           0.000    27.107    alum/D_registers_q_reg[7][26]_i_57_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.221 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.221    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.335 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    27.335    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.449 r  alum/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.449    alum/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.563 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.563    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.677 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.677    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.834 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          0.822    28.656    alum/temp_out0[26]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.985 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    28.985    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.535 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.535    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.649 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.649    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.763 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.763    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.877 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.877    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.991 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.991    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.105 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.105    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.219 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.009    30.228    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.342 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.342    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.499 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.975    31.474    alum/temp_out0[25]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    31.803 r  alum/D_registers_q[7][24]_i_70/O
                         net (fo=1, routed)           0.000    31.803    alum/D_registers_q[7][24]_i_70_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.353 r  alum/D_registers_q_reg[7][24]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.353    alum/D_registers_q_reg[7][24]_i_63_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.467 r  alum/D_registers_q_reg[7][24]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.467    alum/D_registers_q_reg[7][24]_i_58_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.581 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.581    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.695 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.695    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.809 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.809    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.923 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.923    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.037 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.037    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.151 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.151    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.308 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.022    34.330    alum/temp_out0[24]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    34.659 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    34.659    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.192 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.192    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.309 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.309    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.426 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.426    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.543 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.543    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.660 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.660    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.777 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.777    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.894 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.894    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.011 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.011    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.168 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.010    37.178    alum/temp_out0[23]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.332    37.510 r  alum/D_registers_q[7][21]_i_116/O
                         net (fo=1, routed)           0.000    37.510    alum/D_registers_q[7][21]_i_116_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.060 r  alum/D_registers_q_reg[7][21]_i_99/CO[3]
                         net (fo=1, routed)           0.000    38.060    alum/D_registers_q_reg[7][21]_i_99_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.174 r  alum/D_registers_q_reg[7][21]_i_87/CO[3]
                         net (fo=1, routed)           0.000    38.174    alum/D_registers_q_reg[7][21]_i_87_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.288 r  alum/D_registers_q_reg[7][21]_i_75/CO[3]
                         net (fo=1, routed)           0.000    38.288    alum/D_registers_q_reg[7][21]_i_75_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.402 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    38.402    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.516 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    38.516    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.630 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    38.630    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.744 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.744    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.858 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.858    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.015 r  alum/D_registers_q_reg[7][22]_i_18/CO[1]
                         net (fo=36, routed)          0.912    39.927    alum/temp_out0[22]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    40.256 r  alum/D_registers_q[7][21]_i_113/O
                         net (fo=1, routed)           0.000    40.256    alum/D_registers_q[7][21]_i_113_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.806 r  alum/D_registers_q_reg[7][21]_i_98/CO[3]
                         net (fo=1, routed)           0.000    40.806    alum/D_registers_q_reg[7][21]_i_98_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.920 r  alum/D_registers_q_reg[7][21]_i_86/CO[3]
                         net (fo=1, routed)           0.000    40.920    alum/D_registers_q_reg[7][21]_i_86_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.034 r  alum/D_registers_q_reg[7][21]_i_74/CO[3]
                         net (fo=1, routed)           0.000    41.034    alum/D_registers_q_reg[7][21]_i_74_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.148 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.148    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.262 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    41.262    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.376 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.376    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.490 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.490    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.604 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.604    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.761 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.000    42.761    alum/temp_out0[21]
    SLICE_X40Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    43.546 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.546    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.660 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.660    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.774 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.774    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.888 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.888    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.002 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.002    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.116 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.116    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.230 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.009    44.239    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.353 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.353    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.510 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.956    45.466    alum/temp_out0[20]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    45.795 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    45.795    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.345 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    46.345    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.459 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    46.459    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.573 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    46.573    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.687 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.687    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.801 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.801    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.915 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.915    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.029 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.009    47.038    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.152 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.152    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.309 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          1.006    48.316    alum/temp_out0[19]
    SLICE_X42Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    49.116 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    49.116    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.233 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    49.233    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.350 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    49.350    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.467 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    49.467    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.584 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    49.584    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.701 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.701    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.818 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.009    49.827    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.944 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    49.944    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.101 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.908    51.009    alum/temp_out0[18]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    51.341 r  alum/D_registers_q[7][16]_i_104/O
                         net (fo=1, routed)           0.000    51.341    alum/D_registers_q[7][16]_i_104_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.891 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    51.891    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.005 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    52.005    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.119 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    52.119    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.233 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    52.233    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.347 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    52.347    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.461 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    52.461    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.575 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.009    52.584    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.698 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.698    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.855 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.013    53.868    alum/temp_out0[17]
    SLICE_X44Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.653 r  alum/D_registers_q_reg[7][16]_i_89/CO[3]
                         net (fo=1, routed)           0.000    54.653    alum/D_registers_q_reg[7][16]_i_89_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  alum/D_registers_q_reg[7][16]_i_79/CO[3]
                         net (fo=1, routed)           0.000    54.767    alum/D_registers_q_reg[7][16]_i_79_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.881 r  alum/D_registers_q_reg[7][16]_i_69/CO[3]
                         net (fo=1, routed)           0.000    54.881    alum/D_registers_q_reg[7][16]_i_69_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.995 r  alum/D_registers_q_reg[7][16]_i_59/CO[3]
                         net (fo=1, routed)           0.000    54.995    alum/D_registers_q_reg[7][16]_i_59_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.109 r  alum/D_registers_q_reg[7][16]_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.109    alum/D_registers_q_reg[7][16]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.223 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    55.223    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.337 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.009    55.346    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.460 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.460    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.617 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.308    56.925    alum/temp_out0[16]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    57.254 r  alum/D_registers_q[7][15]_i_57/O
                         net (fo=1, routed)           0.000    57.254    alum/D_registers_q[7][15]_i_57_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.655 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    57.655    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.769 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.769    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.883 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    57.883    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.997 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.997    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.111 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    58.111    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.225 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    58.225    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.339 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    58.348    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.462 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.462    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.619 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.124    59.743    alum/temp_out0[15]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    60.072 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    60.072    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.622 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    60.622    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.736 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    60.736    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.850 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    60.850    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.964 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.964    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.078 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.078    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.192 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.192    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.306 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.306    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.420 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    61.420    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.577 r  alum/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          1.192    62.770    alum/temp_out0[14]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    63.099 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.099    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.632 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    63.632    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.749 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    63.749    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.866 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    63.866    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.983 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.983    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.100 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.100    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.217 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.217    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.334 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.334    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.451 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.451    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.608 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.950    65.558    alum/temp_out0[13]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    65.890 r  alum/D_registers_q[7][11]_i_101/O
                         net (fo=1, routed)           0.000    65.890    alum/D_registers_q[7][11]_i_101_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.440 r  alum/D_registers_q_reg[7][11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][11]_i_87_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][11]_i_77_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][11]_i_67_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.782 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.896 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    66.896    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.010 r  alum/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.010    alum/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.124 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.124    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.238 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.238    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.395 r  alum/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.947    68.342    alum/temp_out0[12]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    68.671 r  alum/D_registers_q[7][11]_i_98/O
                         net (fo=1, routed)           0.000    68.671    alum/D_registers_q[7][11]_i_98_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.221 r  alum/D_registers_q_reg[7][11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    69.221    alum/D_registers_q_reg[7][11]_i_86_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.335 r  alum/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.335    alum/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.449 r  alum/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    69.449    alum/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.563 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    69.563    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.677 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.677    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.791 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    69.791    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.905 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.905    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.019 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.019    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.176 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.169    71.345    alum/temp_out0[11]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.145 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.145    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.262 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.262    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.379 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.379    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.496 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.496    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.613 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    72.613    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.730 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.730    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.847 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    72.847    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.964 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.964    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.121 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.076    74.197    alum/temp_out0[10]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.332    74.529 r  alum/D_registers_q[7][8]_i_102/O
                         net (fo=1, routed)           0.000    74.529    alum/D_registers_q[7][8]_i_102_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.079 r  alum/D_registers_q_reg[7][8]_i_88/CO[3]
                         net (fo=1, routed)           0.000    75.079    alum/D_registers_q_reg[7][8]_i_88_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.193 r  alum/D_registers_q_reg[7][8]_i_76/CO[3]
                         net (fo=1, routed)           0.000    75.193    alum/D_registers_q_reg[7][8]_i_76_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.307 r  alum/D_registers_q_reg[7][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    75.307    alum/D_registers_q_reg[7][8]_i_65_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.421 r  alum/D_registers_q_reg[7][8]_i_53/CO[3]
                         net (fo=1, routed)           0.000    75.421    alum/D_registers_q_reg[7][8]_i_53_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.535 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    75.535    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.649 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.649    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.763 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.763    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.877 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    75.877    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.034 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.313    77.347    alum/temp_out0[9]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.329    77.676 r  alum/D_registers_q[7][8]_i_99/O
                         net (fo=1, routed)           0.000    77.676    alum/D_registers_q[7][8]_i_99_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.226 r  alum/D_registers_q_reg[7][8]_i_87/CO[3]
                         net (fo=1, routed)           0.000    78.226    alum/D_registers_q_reg[7][8]_i_87_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.340 r  alum/D_registers_q_reg[7][8]_i_75/CO[3]
                         net (fo=1, routed)           0.000    78.340    alum/D_registers_q_reg[7][8]_i_75_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.454 r  alum/D_registers_q_reg[7][8]_i_64/CO[3]
                         net (fo=1, routed)           0.000    78.454    alum/D_registers_q_reg[7][8]_i_64_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.568 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.568    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.682 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.682    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.796 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.796    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.910 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.910    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.024 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.024    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.181 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.259    80.440    alum/temp_out0[8]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    80.769 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    80.769    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.319 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    81.319    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.433 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    81.433    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.547 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    81.547    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.661 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    81.661    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.775 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    81.775    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.889 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.889    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.003 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.003    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.117 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.117    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.274 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.883    83.157    alum/temp_out0[7]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.486 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    83.486    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.036 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    84.036    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.150 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    84.150    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.264 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    84.264    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.378 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    84.378    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.492 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.492    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.606 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.606    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.720 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.720    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.834 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.834    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.991 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.046    86.037    alum/temp_out0[6]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.366 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    86.366    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.916 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.916    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.030 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    87.030    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.144 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.144    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.258 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    87.258    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.372 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    87.372    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.486 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.486    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.600 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.600    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.714 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    87.714    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.871 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.087    88.958    alum/temp_out0[5]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.329    89.287 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    89.287    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.837 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    89.837    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.951 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    89.951    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.065 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.065    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.179 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    90.179    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.293 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    90.293    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.407 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.407    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.521 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.521    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.635 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    90.635    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.792 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.042    91.834    alum/temp_out0[4]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.329    92.163 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    92.163    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.713 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.713    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.827 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.827    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.941 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.941    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.055 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.055    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.169 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    93.169    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.283 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.283    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.397 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    93.397    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.511 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    93.511    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.668 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.900    94.568    alum/temp_out0[3]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    94.897 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.897    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.430 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.430    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.547 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.547    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.664 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.664    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.781 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.781    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.898 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.898    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.015 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.015    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.132 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.132    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.249 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.249    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.406 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.077    97.483    alum/temp_out0[2]
    SLICE_X41Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.815 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    97.815    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.365 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.365    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.479 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.479    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.593 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.593    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.707 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.707    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.821 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.821    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.935 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.935    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.049 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.049    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.163 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.163    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.320 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.004   100.324    alum/temp_out0[1]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.653 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   100.653    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.203 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   101.203    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.317 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.317    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.431 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.431    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.545 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   101.545    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.659 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   101.659    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.773 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.773    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.887 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.887    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.001 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.001    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.158 f  alum/D_registers_q_reg[7][0]_i_19/CO[1]
                         net (fo=2, routed)           0.830   102.988    sm/temp_out0[0]
    SLICE_X52Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.317 r  sm/D_registers_q[7][0]_i_14/O
                         net (fo=1, routed)           0.286   103.603    sm/D_registers_q[7][0]_i_14_n_0
    SLICE_X52Y13         LUT4 (Prop_lut4_I0_O)        0.124   103.727 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=2, routed)           0.444   104.171    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.124   104.295 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=23, routed)          1.360   105.655    sm/M_alum_out[0]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124   105.779 r  sm/D_states_q[1]_i_13/O
                         net (fo=1, routed)           0.639   106.418    sm/D_states_q[1]_i_13_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.124   106.542 f  sm/D_states_q[1]_i_3/O
                         net (fo=4, routed)           0.848   107.389    sm/D_states_q[1]_i_3_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.124   107.513 r  sm/D_states_q[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   107.513    sm/D_states_q[1]_rep__1_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.505   116.021    sm/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.273   116.294    
                         clock uncertainty           -0.035   116.259    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.081   116.340    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        116.340    
                         arrival time                        -107.513    
  -------------------------------------------------------------------
                         slack                                  8.827    

Slack (MET) :             8.993ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.068ns  (logic 60.194ns (58.974%)  route 41.874ns (41.026%))
  Logic Levels:           324  (CARRY4=287 LUT2=2 LUT3=25 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 116.022 - 111.111 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.630     5.214    sm/clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     5.670 f  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=125, routed)         2.336     8.006    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X58Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.130 r  sm/D_states_q[7]_i_12/O
                         net (fo=18, routed)          0.962     9.092    sm/D_states_q[7]_i_12_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.124     9.216 r  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.301     9.516    sm/ram_reg_i_143_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.640 r  sm/ram_reg_i_126/O
                         net (fo=32, routed)          0.355     9.995    L_reg/M_sm_ra2[0]
    SLICE_X54Y8          LUT6 (Prop_lut6_I4_O)        0.124    10.119 r  L_reg/ram_reg_i_101/O
                         net (fo=5, routed)           0.619    10.738    sm/M_sm_rd2[0]
    SLICE_X54Y10         LUT5 (Prop_lut5_I3_O)        0.124    10.862 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=119, routed)         1.692    12.554    sm/M_alum_b[0]
    SLICE_X28Y10         LUT2 (Prop_lut2_I0_O)        0.124    12.678 r  sm/D_registers_q[7][31]_i_153/O
                         net (fo=1, routed)           0.000    12.678    alum/S[0]
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.210 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.210    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.324 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.324    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.438 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    13.438    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.552 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    13.552    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.666    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.780 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.780    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.894 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    13.894    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  alum/D_registers_q_reg[7][31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    14.008    alum/D_registers_q_reg[7][31]_i_100_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.279 r  alum/D_registers_q_reg[7][31]_i_76/CO[0]
                         net (fo=36, routed)          1.005    15.284    alum/temp_out0[31]
    SLICE_X29Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.113 r  alum/D_registers_q_reg[7][30]_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.113    alum/D_registers_q_reg[7][30]_i_83_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.227 r  alum/D_registers_q_reg[7][30]_i_78/CO[3]
                         net (fo=1, routed)           0.000    16.227    alum/D_registers_q_reg[7][30]_i_78_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.341 r  alum/D_registers_q_reg[7][30]_i_73/CO[3]
                         net (fo=1, routed)           0.000    16.341    alum/D_registers_q_reg[7][30]_i_73_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.455 r  alum/D_registers_q_reg[7][30]_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.455    alum/D_registers_q_reg[7][30]_i_68_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.569 r  alum/D_registers_q_reg[7][30]_i_63/CO[3]
                         net (fo=1, routed)           0.000    16.569    alum/D_registers_q_reg[7][30]_i_63_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.683 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.683    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.797 r  alum/D_registers_q_reg[7][30]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.797    alum/D_registers_q_reg[7][30]_i_49_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.911 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    16.911    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.068 r  alum/D_registers_q_reg[7][30]_i_22/CO[1]
                         net (fo=36, routed)          0.909    17.977    alum/temp_out0[30]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    18.306 r  alum/D_registers_q[7][29]_i_77/O
                         net (fo=1, routed)           0.000    18.306    alum/D_registers_q[7][29]_i_77_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.839 r  alum/D_registers_q_reg[7][29]_i_70/CO[3]
                         net (fo=1, routed)           0.000    18.839    alum/D_registers_q_reg[7][29]_i_70_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.956 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    18.956    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.073 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.073    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.190 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.190    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.307 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.307    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.424 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.424    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.541 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.541    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.658 r  alum/D_registers_q_reg[7][29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.658    alum/D_registers_q_reg[7][29]_i_25_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.815 r  alum/D_registers_q_reg[7][29]_i_13/CO[1]
                         net (fo=36, routed)          0.902    20.717    alum/temp_out0[29]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.332    21.049 r  alum/D_registers_q[7][28]_i_53/O
                         net (fo=1, routed)           0.000    21.049    alum/D_registers_q[7][28]_i_53_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.599 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.599    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.713 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.713    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.827 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.827    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.941 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.941    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.055    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.169 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.169    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.283 r  alum/D_registers_q_reg[7][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.283    alum/D_registers_q_reg[7][28]_i_15_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.440 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.961    23.401    alum/temp_out0[28]
    SLICE_X38Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.201 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.201    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.318    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.435    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.552    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.669 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.669    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.786 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.786    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.903 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.020 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.020    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.177 r  alum/D_registers_q_reg[7][27]_i_10/CO[1]
                         net (fo=36, routed)          0.819    25.997    alum/temp_out0[27]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    26.329 r  alum/D_registers_q[7][26]_i_74/O
                         net (fo=1, routed)           0.000    26.329    alum/D_registers_q[7][26]_i_74_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.879 r  alum/D_registers_q_reg[7][26]_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.879    alum/D_registers_q_reg[7][26]_i_67_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.993 r  alum/D_registers_q_reg[7][26]_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.993    alum/D_registers_q_reg[7][26]_i_62_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.107 r  alum/D_registers_q_reg[7][26]_i_57/CO[3]
                         net (fo=1, routed)           0.000    27.107    alum/D_registers_q_reg[7][26]_i_57_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.221 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.221    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.335 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    27.335    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.449 r  alum/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.449    alum/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.563 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.563    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.677 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.677    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.834 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          0.822    28.656    alum/temp_out0[26]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    28.985 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    28.985    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.535 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.535    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.649 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.649    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.763 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.763    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.877 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.877    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.991 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.991    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.105 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.105    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.219 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.009    30.228    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.342 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.342    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.499 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.975    31.474    alum/temp_out0[25]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    31.803 r  alum/D_registers_q[7][24]_i_70/O
                         net (fo=1, routed)           0.000    31.803    alum/D_registers_q[7][24]_i_70_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.353 r  alum/D_registers_q_reg[7][24]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.353    alum/D_registers_q_reg[7][24]_i_63_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.467 r  alum/D_registers_q_reg[7][24]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.467    alum/D_registers_q_reg[7][24]_i_58_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.581 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.581    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.695 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.695    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.809 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.809    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.923 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.923    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.037 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.037    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.151 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.151    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.308 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.022    34.330    alum/temp_out0[24]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    34.659 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    34.659    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.192 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.192    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.309 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.309    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.426 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.426    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.543 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.543    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.660 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.660    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.777 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.777    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.894 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.894    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.011 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.011    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.168 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.010    37.178    alum/temp_out0[23]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.332    37.510 r  alum/D_registers_q[7][21]_i_116/O
                         net (fo=1, routed)           0.000    37.510    alum/D_registers_q[7][21]_i_116_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.060 r  alum/D_registers_q_reg[7][21]_i_99/CO[3]
                         net (fo=1, routed)           0.000    38.060    alum/D_registers_q_reg[7][21]_i_99_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.174 r  alum/D_registers_q_reg[7][21]_i_87/CO[3]
                         net (fo=1, routed)           0.000    38.174    alum/D_registers_q_reg[7][21]_i_87_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.288 r  alum/D_registers_q_reg[7][21]_i_75/CO[3]
                         net (fo=1, routed)           0.000    38.288    alum/D_registers_q_reg[7][21]_i_75_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.402 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    38.402    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.516 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    38.516    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.630 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    38.630    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.744 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.744    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.858 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.858    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.015 r  alum/D_registers_q_reg[7][22]_i_18/CO[1]
                         net (fo=36, routed)          0.912    39.927    alum/temp_out0[22]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    40.256 r  alum/D_registers_q[7][21]_i_113/O
                         net (fo=1, routed)           0.000    40.256    alum/D_registers_q[7][21]_i_113_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.806 r  alum/D_registers_q_reg[7][21]_i_98/CO[3]
                         net (fo=1, routed)           0.000    40.806    alum/D_registers_q_reg[7][21]_i_98_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.920 r  alum/D_registers_q_reg[7][21]_i_86/CO[3]
                         net (fo=1, routed)           0.000    40.920    alum/D_registers_q_reg[7][21]_i_86_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.034 r  alum/D_registers_q_reg[7][21]_i_74/CO[3]
                         net (fo=1, routed)           0.000    41.034    alum/D_registers_q_reg[7][21]_i_74_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.148 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.148    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.262 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    41.262    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.376 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.376    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.490 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.490    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.604 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.604    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.761 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.000    42.761    alum/temp_out0[21]
    SLICE_X40Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    43.546 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.546    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.660 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.660    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.774 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.774    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.888 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    43.888    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.002 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.002    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.116 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.116    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.230 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.009    44.239    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.353 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.353    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.510 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.956    45.466    alum/temp_out0[20]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    45.795 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    45.795    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.345 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    46.345    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.459 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    46.459    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.573 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    46.573    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.687 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.687    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.801 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.801    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.915 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.915    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.029 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.009    47.038    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.152 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.152    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.309 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          1.006    48.316    alum/temp_out0[19]
    SLICE_X42Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    49.116 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    49.116    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.233 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    49.233    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.350 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    49.350    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.467 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    49.467    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.584 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    49.584    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.701 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.701    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.818 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.009    49.827    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.944 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    49.944    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.101 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.908    51.009    alum/temp_out0[18]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    51.341 r  alum/D_registers_q[7][16]_i_104/O
                         net (fo=1, routed)           0.000    51.341    alum/D_registers_q[7][16]_i_104_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.891 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    51.891    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.005 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    52.005    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.119 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    52.119    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.233 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    52.233    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.347 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    52.347    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.461 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    52.461    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.575 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.009    52.584    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.698 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.698    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.855 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.013    53.868    alum/temp_out0[17]
    SLICE_X44Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.653 r  alum/D_registers_q_reg[7][16]_i_89/CO[3]
                         net (fo=1, routed)           0.000    54.653    alum/D_registers_q_reg[7][16]_i_89_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  alum/D_registers_q_reg[7][16]_i_79/CO[3]
                         net (fo=1, routed)           0.000    54.767    alum/D_registers_q_reg[7][16]_i_79_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.881 r  alum/D_registers_q_reg[7][16]_i_69/CO[3]
                         net (fo=1, routed)           0.000    54.881    alum/D_registers_q_reg[7][16]_i_69_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.995 r  alum/D_registers_q_reg[7][16]_i_59/CO[3]
                         net (fo=1, routed)           0.000    54.995    alum/D_registers_q_reg[7][16]_i_59_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.109 r  alum/D_registers_q_reg[7][16]_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.109    alum/D_registers_q_reg[7][16]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.223 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    55.223    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.337 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.009    55.346    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.460 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.460    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.617 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.308    56.925    alum/temp_out0[16]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    57.254 r  alum/D_registers_q[7][15]_i_57/O
                         net (fo=1, routed)           0.000    57.254    alum/D_registers_q[7][15]_i_57_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.655 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    57.655    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.769 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.769    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.883 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    57.883    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.997 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.997    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.111 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    58.111    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.225 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    58.225    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.339 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    58.348    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.462 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    58.462    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.619 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.124    59.743    alum/temp_out0[15]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    60.072 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    60.072    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.622 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    60.622    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.736 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    60.736    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.850 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    60.850    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.964 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.964    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.078 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.078    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.192 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.192    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.306 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.306    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.420 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    61.420    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.577 r  alum/D_registers_q_reg[7][14]_i_16/CO[1]
                         net (fo=36, routed)          1.192    62.770    alum/temp_out0[14]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    63.099 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.099    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.632 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    63.632    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.749 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    63.749    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.866 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    63.866    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.983 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.983    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.100 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.100    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.217 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.217    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.334 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.334    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.451 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.451    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.608 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.950    65.558    alum/temp_out0[13]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.332    65.890 r  alum/D_registers_q[7][11]_i_101/O
                         net (fo=1, routed)           0.000    65.890    alum/D_registers_q[7][11]_i_101_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.440 r  alum/D_registers_q_reg[7][11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][11]_i_87_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][11]_i_77_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][11]_i_67_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.782 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    66.782    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.896 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    66.896    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.010 r  alum/D_registers_q_reg[7][11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.010    alum/D_registers_q_reg[7][11]_i_35_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.124 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.124    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.238 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.238    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.395 r  alum/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          0.947    68.342    alum/temp_out0[12]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    68.671 r  alum/D_registers_q[7][11]_i_98/O
                         net (fo=1, routed)           0.000    68.671    alum/D_registers_q[7][11]_i_98_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.221 r  alum/D_registers_q_reg[7][11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    69.221    alum/D_registers_q_reg[7][11]_i_86_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.335 r  alum/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.335    alum/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.449 r  alum/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    69.449    alum/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.563 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    69.563    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.677 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    69.677    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.791 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    69.791    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.905 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.905    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.019 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.019    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.176 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.169    71.345    alum/temp_out0[11]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.145 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.145    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.262 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.262    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.379 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.379    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.496 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.496    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.613 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    72.613    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.730 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.730    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.847 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    72.847    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.964 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.964    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.121 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.076    74.197    alum/temp_out0[10]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.332    74.529 r  alum/D_registers_q[7][8]_i_102/O
                         net (fo=1, routed)           0.000    74.529    alum/D_registers_q[7][8]_i_102_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.079 r  alum/D_registers_q_reg[7][8]_i_88/CO[3]
                         net (fo=1, routed)           0.000    75.079    alum/D_registers_q_reg[7][8]_i_88_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.193 r  alum/D_registers_q_reg[7][8]_i_76/CO[3]
                         net (fo=1, routed)           0.000    75.193    alum/D_registers_q_reg[7][8]_i_76_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.307 r  alum/D_registers_q_reg[7][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    75.307    alum/D_registers_q_reg[7][8]_i_65_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.421 r  alum/D_registers_q_reg[7][8]_i_53/CO[3]
                         net (fo=1, routed)           0.000    75.421    alum/D_registers_q_reg[7][8]_i_53_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.535 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    75.535    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.649 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.649    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.763 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.763    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.877 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    75.877    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.034 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.313    77.347    alum/temp_out0[9]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.329    77.676 r  alum/D_registers_q[7][8]_i_99/O
                         net (fo=1, routed)           0.000    77.676    alum/D_registers_q[7][8]_i_99_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.226 r  alum/D_registers_q_reg[7][8]_i_87/CO[3]
                         net (fo=1, routed)           0.000    78.226    alum/D_registers_q_reg[7][8]_i_87_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.340 r  alum/D_registers_q_reg[7][8]_i_75/CO[3]
                         net (fo=1, routed)           0.000    78.340    alum/D_registers_q_reg[7][8]_i_75_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.454 r  alum/D_registers_q_reg[7][8]_i_64/CO[3]
                         net (fo=1, routed)           0.000    78.454    alum/D_registers_q_reg[7][8]_i_64_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.568 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.568    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.682 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.682    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.796 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.796    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.910 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.910    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.024 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.024    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.181 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.259    80.440    alum/temp_out0[8]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.329    80.769 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    80.769    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.319 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    81.319    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.433 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    81.433    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.547 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    81.547    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.661 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    81.661    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.775 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    81.775    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.889 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.889    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.003 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.003    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.117 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.117    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.274 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.883    83.157    alum/temp_out0[7]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.486 r  alum/D_registers_q[7][3]_i_177/O
                         net (fo=1, routed)           0.000    83.486    alum/D_registers_q[7][3]_i_177_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.036 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    84.036    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.150 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    84.150    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.264 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    84.264    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.378 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    84.378    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.492 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.492    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.606 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.606    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.720 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.720    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.834 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.834    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.991 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.046    86.037    alum/temp_out0[6]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.366 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    86.366    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.916 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.916    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.030 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    87.030    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.144 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.144    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.258 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    87.258    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.372 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    87.372    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.486 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.486    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.600 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.600    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.714 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    87.714    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.871 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.087    88.958    alum/temp_out0[5]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.329    89.287 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    89.287    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.837 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    89.837    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.951 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    89.951    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.065 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    90.065    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.179 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    90.179    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.293 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    90.293    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.407 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.407    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.521 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.521    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.635 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    90.635    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.792 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.042    91.834    alum/temp_out0[4]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.329    92.163 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    92.163    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.713 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.713    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.827 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.827    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.941 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.941    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.055 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    93.055    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.169 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    93.169    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.283 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.283    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.397 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    93.397    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.511 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    93.511    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.668 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.900    94.568    alum/temp_out0[3]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    94.897 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.897    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.430 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.430    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.547 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.547    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.664 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.664    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.781 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.781    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.898 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.898    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.015 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.015    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.132 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.132    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.249 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.249    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.406 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.077    97.483    alum/temp_out0[2]
    SLICE_X41Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.815 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    97.815    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.365 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.365    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.479 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.479    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.593 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.593    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.707 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.707    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.821 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.821    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.935 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.935    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.049 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.049    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.163 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.163    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.320 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.004   100.324    alum/temp_out0[1]
    SLICE_X44Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.653 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   100.653    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.203 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   101.203    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.317 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.317    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.431 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.431    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.545 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   101.545    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.659 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   101.659    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.773 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.773    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.887 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.887    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.001 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.001    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.158 r  alum/D_registers_q_reg[7][0]_i_19/CO[1]
                         net (fo=2, routed)           0.830   102.988    sm/temp_out0[0]
    SLICE_X52Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.317 f  sm/D_registers_q[7][0]_i_14/O
                         net (fo=1, routed)           0.286   103.603    sm/D_registers_q[7][0]_i_14_n_0
    SLICE_X52Y13         LUT4 (Prop_lut4_I0_O)        0.124   103.727 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=2, routed)           0.444   104.171    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.124   104.295 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=23, routed)          1.477   105.772    sm/M_alum_out[0]
    SLICE_X62Y21         LUT5 (Prop_lut5_I0_O)        0.150   105.922 r  sm/D_states_q[2]_i_15/O
                         net (fo=2, routed)           0.452   106.374    sm/D_states_q[2]_i_15_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.326   106.700 r  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           0.458   107.158    sm/D_states_q[2]_i_5_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I3_O)        0.124   107.282 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   107.282    sm/p_1_in[2]
    SLICE_X59Y21         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.506   116.022    sm/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.281    
                         clock uncertainty           -0.035   116.246    
    SLICE_X59Y21         FDRE (Setup_fdre_C_D)        0.029   116.275    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.275    
                         arrival time                        -107.282    
  -------------------------------------------------------------------
                         slack                                  8.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.582     1.526    sr2/clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.873    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y23         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.849     2.039    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y23         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.582     1.526    sr2/clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.873    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y23         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.849     2.039    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y23         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.582     1.526    sr2/clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.873    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y23         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.849     2.039    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y23         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.582     1.526    sr2/clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.873    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y23         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.849     2.039    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y23         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.582     1.526    sr2/clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.128     1.654 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.877    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y23         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.849     2.039    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y23         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.794    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.582     1.526    sr2/clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.128     1.654 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.877    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y23         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.849     2.039    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y23         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.794    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.582     1.526    sr2/clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.128     1.654 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.877    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y23         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.849     2.039    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y23         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.794    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.582     1.526    sr2/clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.128     1.654 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.877    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y23         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.849     2.039    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y23         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.794    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.070%)  route 0.361ns (71.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.555     1.499    sr3/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.361     2.001    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y25         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.821     2.011    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y25         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.531    
    SLICE_X56Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.841    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.070%)  route 0.361ns (71.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.555     1.499    sr3/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.361     2.001    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y25         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.821     2.011    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y25         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.531    
    SLICE_X56Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.841    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y7    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X38Y5    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X38Y5    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X32Y4    L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X28Y5    L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X33Y6    L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X32Y7    L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y22   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y22   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y22   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y22   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y22   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y22   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y22   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y22   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y23   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y23   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y22   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y22   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y22   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y22   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y22   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y22   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y22   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y22   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y23   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y23   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.897ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.133ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.766ns (13.966%)  route 4.719ns (86.034%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X60Y22         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDSE (Prop_fdse_C_Q)         0.518     5.722 r  sm/D_states_q_reg[0]/Q
                         net (fo=284, routed)         2.183     7.905    sm/D_states_q[0]
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.124     8.029 r  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           2.007    10.036    sm/D_stage_q[3]_i_2_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.124    10.160 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529    10.689    fifo_reset_cond/AS[0]
    SLICE_X57Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.441   115.957    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.216    
                         clock uncertainty           -0.035   116.181    
    SLICE_X57Y21         FDPE (Recov_fdpe_C_PRE)     -0.359   115.822    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.822    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                105.133    

Slack (MET) :             105.133ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.766ns (13.966%)  route 4.719ns (86.034%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X60Y22         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDSE (Prop_fdse_C_Q)         0.518     5.722 r  sm/D_states_q_reg[0]/Q
                         net (fo=284, routed)         2.183     7.905    sm/D_states_q[0]
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.124     8.029 r  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           2.007    10.036    sm/D_stage_q[3]_i_2_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.124    10.160 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529    10.689    fifo_reset_cond/AS[0]
    SLICE_X57Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.441   115.957    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.216    
                         clock uncertainty           -0.035   116.181    
    SLICE_X57Y21         FDPE (Recov_fdpe_C_PRE)     -0.359   115.822    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.822    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                105.133    

Slack (MET) :             105.133ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.766ns (13.966%)  route 4.719ns (86.034%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X60Y22         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDSE (Prop_fdse_C_Q)         0.518     5.722 r  sm/D_states_q_reg[0]/Q
                         net (fo=284, routed)         2.183     7.905    sm/D_states_q[0]
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.124     8.029 r  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           2.007    10.036    sm/D_stage_q[3]_i_2_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.124    10.160 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529    10.689    fifo_reset_cond/AS[0]
    SLICE_X57Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.441   115.957    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.216    
                         clock uncertainty           -0.035   116.181    
    SLICE_X57Y21         FDPE (Recov_fdpe_C_PRE)     -0.359   115.822    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.822    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                105.133    

Slack (MET) :             105.133ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.766ns (13.966%)  route 4.719ns (86.034%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X60Y22         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDSE (Prop_fdse_C_Q)         0.518     5.722 r  sm/D_states_q_reg[0]/Q
                         net (fo=284, routed)         2.183     7.905    sm/D_states_q[0]
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.124     8.029 r  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           2.007    10.036    sm/D_stage_q[3]_i_2_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.124    10.160 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529    10.689    fifo_reset_cond/AS[0]
    SLICE_X57Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.441   115.957    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.216    
                         clock uncertainty           -0.035   116.181    
    SLICE_X57Y21         FDPE (Recov_fdpe_C_PRE)     -0.359   115.822    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.822    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                105.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.860%)  route 0.599ns (74.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.585     1.529    sm/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.693 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=92, routed)          0.420     2.112    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I2_O)        0.045     2.157 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.179     2.337    fifo_reset_cond/AS[0]
    SLICE_X57Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.825     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X57Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.860%)  route 0.599ns (74.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.585     1.529    sm/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.693 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=92, routed)          0.420     2.112    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I2_O)        0.045     2.157 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.179     2.337    fifo_reset_cond/AS[0]
    SLICE_X57Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.825     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X57Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.860%)  route 0.599ns (74.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.585     1.529    sm/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.693 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=92, routed)          0.420     2.112    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I2_O)        0.045     2.157 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.179     2.337    fifo_reset_cond/AS[0]
    SLICE_X57Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.825     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X57Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.860%)  route 0.599ns (74.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.585     1.529    sm/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.693 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=92, routed)          0.420     2.112    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I2_O)        0.045     2.157 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.179     2.337    fifo_reset_cond/AS[0]
    SLICE_X57Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.825     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X57Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.897    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.428ns  (logic 11.532ns (30.810%)  route 25.896ns (69.190%))
  Logic Levels:           32  (CARRY4=8 LUT2=5 LUT3=4 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y5          FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.998     7.667    L_reg/M_sm_pac[9]
    SLICE_X49Y3          LUT2 (Prop_lut2_I1_O)        0.152     7.819 r  L_reg/L_60a8499b_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.654     8.472    L_reg/L_60a8499b_remainder0_carry_i_26_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I4_O)        0.326     8.798 f  L_reg/L_60a8499b_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.372    10.171    L_reg/L_60a8499b_remainder0_carry_i_13_n_0
    SLICE_X46Y0          LUT2 (Prop_lut2_I0_O)        0.152    10.323 f  L_reg/L_60a8499b_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.286    10.609    L_reg/L_60a8499b_remainder0_carry_i_15_n_0
    SLICE_X46Y0          LUT6 (Prop_lut6_I3_O)        0.348    10.957 r  L_reg/L_60a8499b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.813    11.769    L_reg/L_60a8499b_remainder0_carry_i_8_n_0
    SLICE_X44Y0          LUT2 (Prop_lut2_I0_O)        0.124    11.893 r  L_reg/L_60a8499b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.479    12.372    aseg_driver/decimal_renderer/DI[2]
    SLICE_X47Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.757 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.757    aseg_driver/decimal_renderer/L_60a8499b_remainder0_carry_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.070 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.234    14.305    L_reg/L_60a8499b_remainder0[7]
    SLICE_X50Y3          LUT5 (Prop_lut5_I2_O)        0.306    14.611 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.842    15.452    L_reg/i__carry__1_i_10_n_0
    SLICE_X51Y1          LUT4 (Prop_lut4_I0_O)        0.124    15.576 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.692    16.268    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.392 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           1.145    17.538    L_reg/i__carry_i_16__0_n_0
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.152    17.690 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.700    18.390    L_reg/i__carry_i_20__0_n_0
    SLICE_X52Y1          LUT3 (Prop_lut3_I1_O)        0.374    18.764 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.376    20.139    L_reg/i__carry_i_11_n_0
    SLICE_X44Y0          LUT2 (Prop_lut2_I1_O)        0.328    20.467 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.549    21.016    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.523 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.523    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.637 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.637    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.859 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.322    23.181    L_reg/L_60a8499b_remainder0_inferred__1/i__carry__2[0]
    SLICE_X44Y2          LUT5 (Prop_lut5_I2_O)        0.299    23.480 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.804    24.284    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X46Y1          LUT5 (Prop_lut5_I0_O)        0.124    24.408 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.009    25.416    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y1          LUT2 (Prop_lut2_I0_O)        0.124    25.540 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.779    26.320    L_reg/i__carry_i_13_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I0_O)        0.150    26.470 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.834    27.303    L_reg/i__carry_i_23_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I0_O)        0.328    27.631 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.425    28.057    L_reg/i__carry_i_13_n_0
    SLICE_X43Y1          LUT3 (Prop_lut3_I1_O)        0.119    28.176 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.817    28.993    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X45Y0          LUT5 (Prop_lut5_I0_O)        0.332    29.325 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.325    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.875 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.875    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.989 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.989    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.211 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.867    31.078    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X44Y2          LUT6 (Prop_lut6_I1_O)        0.299    31.377 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.017    32.394    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.518 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.811    33.329    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y2          LUT3 (Prop_lut3_I1_O)        0.124    33.453 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.583    34.036    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I4_O)        0.124    34.160 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.026    35.186    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X43Y3          LUT4 (Prop_lut4_I1_O)        0.152    35.338 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.463    38.801    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    42.579 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.579    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.396ns  (logic 11.994ns (32.072%)  route 25.402ns (67.928%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X54Y3          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y3          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.247     7.920    L_reg/M_sm_timer[3]
    SLICE_X33Y2          LUT2 (Prop_lut2_I0_O)        0.124     8.044 f  L_reg/L_60a8499b_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.651     8.695    L_reg/L_60a8499b_remainder0_carry_i_25__1_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I4_O)        0.124     8.819 f  L_reg/L_60a8499b_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.541     9.360    L_reg/L_60a8499b_remainder0_carry_i_12__1_n_0
    SLICE_X34Y3          LUT3 (Prop_lut3_I0_O)        0.150     9.510 f  L_reg/L_60a8499b_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.194    L_reg/L_60a8499b_remainder0_carry_i_20__1_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I4_O)        0.374    10.568 r  L_reg/L_60a8499b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.829    11.397    L_reg/L_60a8499b_remainder0_carry_i_10__1_n_0
    SLICE_X33Y3          LUT4 (Prop_lut4_I1_O)        0.328    11.725 r  L_reg/L_60a8499b_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.725    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.275 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.275    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_carry_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.389 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.389    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_carry__0_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.723 f  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.821    13.544    L_reg/L_60a8499b_remainder0_3[9]
    SLICE_X31Y5          LUT5 (Prop_lut5_I1_O)        0.303    13.847 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.869    14.716    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X30Y4          LUT4 (Prop_lut4_I0_O)        0.124    14.840 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.213    16.052    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I5_O)        0.124    16.176 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.038    17.214    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X30Y4          LUT3 (Prop_lut3_I1_O)        0.150    17.364 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.626    17.990    L_reg/i__carry_i_20__4_n_0
    SLICE_X28Y4          LUT3 (Prop_lut3_I1_O)        0.354    18.344 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.976    19.320    L_reg/i__carry_i_11__3_n_0
    SLICE_X28Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.646 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.474    20.120    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X29Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.627 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.627    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.741 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.741    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.054 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.152    22.206    L_reg/L_60a8499b_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X28Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.512 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.158    22.670    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X28Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.794 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.297    24.091    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0_0
    SLICE_X32Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.215 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.789    25.004    L_reg/i__carry_i_13__3_0
    SLICE_X31Y1          LUT5 (Prop_lut5_I0_O)        0.150    25.154 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.800    25.954    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.326    26.280 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.525    26.805    L_reg/i__carry_i_13__3_n_0
    SLICE_X30Y0          LUT3 (Prop_lut3_I1_O)        0.117    26.922 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.676    27.598    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X29Y0          LUT5 (Prop_lut5_I0_O)        0.348    27.946 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.946    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.496 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.496    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.610 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.610    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.923 f  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.863    29.787    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X28Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.093 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    30.901    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.025 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.322    31.346    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y1          LUT3 (Prop_lut3_I1_O)        0.124    31.470 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.819    32.289    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I3_O)        0.124    32.413 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.832    33.245    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X35Y2          LUT4 (Prop_lut4_I2_O)        0.152    33.397 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.394    38.791    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    42.551 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.551    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.391ns  (logic 11.760ns (31.453%)  route 25.630ns (68.547%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X54Y3          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y3          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.247     7.920    L_reg/M_sm_timer[3]
    SLICE_X33Y2          LUT2 (Prop_lut2_I0_O)        0.124     8.044 f  L_reg/L_60a8499b_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.651     8.695    L_reg/L_60a8499b_remainder0_carry_i_25__1_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I4_O)        0.124     8.819 f  L_reg/L_60a8499b_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.541     9.360    L_reg/L_60a8499b_remainder0_carry_i_12__1_n_0
    SLICE_X34Y3          LUT3 (Prop_lut3_I0_O)        0.150     9.510 f  L_reg/L_60a8499b_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.194    L_reg/L_60a8499b_remainder0_carry_i_20__1_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I4_O)        0.374    10.568 r  L_reg/L_60a8499b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.829    11.397    L_reg/L_60a8499b_remainder0_carry_i_10__1_n_0
    SLICE_X33Y3          LUT4 (Prop_lut4_I1_O)        0.328    11.725 r  L_reg/L_60a8499b_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.725    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.275 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.275    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_carry_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.389 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.389    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_carry__0_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.723 f  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.821    13.544    L_reg/L_60a8499b_remainder0_3[9]
    SLICE_X31Y5          LUT5 (Prop_lut5_I1_O)        0.303    13.847 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.869    14.716    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X30Y4          LUT4 (Prop_lut4_I0_O)        0.124    14.840 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.213    16.052    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I5_O)        0.124    16.176 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.038    17.214    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X30Y4          LUT3 (Prop_lut3_I1_O)        0.150    17.364 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.626    17.990    L_reg/i__carry_i_20__4_n_0
    SLICE_X28Y4          LUT3 (Prop_lut3_I1_O)        0.354    18.344 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.976    19.320    L_reg/i__carry_i_11__3_n_0
    SLICE_X28Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.646 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.474    20.120    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X29Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.627 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.627    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.741 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.741    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.054 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.152    22.206    L_reg/L_60a8499b_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X28Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.512 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.158    22.670    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X28Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.794 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.297    24.091    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0_0
    SLICE_X32Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.215 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.789    25.004    L_reg/i__carry_i_13__3_0
    SLICE_X31Y1          LUT5 (Prop_lut5_I0_O)        0.150    25.154 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.800    25.954    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.326    26.280 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.525    26.805    L_reg/i__carry_i_13__3_n_0
    SLICE_X30Y0          LUT3 (Prop_lut3_I1_O)        0.117    26.922 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.676    27.598    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X29Y0          LUT5 (Prop_lut5_I0_O)        0.348    27.946 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.946    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.496 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.496    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.610 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.610    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.923 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.863    29.787    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X28Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.093 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    30.901    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.025 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.824    31.848    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.972 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.497    32.470    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.594 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.981    33.575    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X35Y2          LUT4 (Prop_lut4_I3_O)        0.124    33.699 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.292    38.991    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.546 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.546    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.261ns  (logic 11.990ns (32.178%)  route 25.271ns (67.822%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X54Y3          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y3          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.247     7.920    L_reg/M_sm_timer[3]
    SLICE_X33Y2          LUT2 (Prop_lut2_I0_O)        0.124     8.044 f  L_reg/L_60a8499b_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.651     8.695    L_reg/L_60a8499b_remainder0_carry_i_25__1_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I4_O)        0.124     8.819 f  L_reg/L_60a8499b_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.541     9.360    L_reg/L_60a8499b_remainder0_carry_i_12__1_n_0
    SLICE_X34Y3          LUT3 (Prop_lut3_I0_O)        0.150     9.510 f  L_reg/L_60a8499b_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.194    L_reg/L_60a8499b_remainder0_carry_i_20__1_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I4_O)        0.374    10.568 r  L_reg/L_60a8499b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.829    11.397    L_reg/L_60a8499b_remainder0_carry_i_10__1_n_0
    SLICE_X33Y3          LUT4 (Prop_lut4_I1_O)        0.328    11.725 r  L_reg/L_60a8499b_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.725    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.275 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.275    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_carry_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.389 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.389    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_carry__0_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.723 f  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.821    13.544    L_reg/L_60a8499b_remainder0_3[9]
    SLICE_X31Y5          LUT5 (Prop_lut5_I1_O)        0.303    13.847 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.869    14.716    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X30Y4          LUT4 (Prop_lut4_I0_O)        0.124    14.840 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.213    16.052    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I5_O)        0.124    16.176 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.038    17.214    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X30Y4          LUT3 (Prop_lut3_I1_O)        0.150    17.364 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.626    17.990    L_reg/i__carry_i_20__4_n_0
    SLICE_X28Y4          LUT3 (Prop_lut3_I1_O)        0.354    18.344 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.976    19.320    L_reg/i__carry_i_11__3_n_0
    SLICE_X28Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.646 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.474    20.120    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X29Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.627 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.627    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.741 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.741    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.054 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.152    22.206    L_reg/L_60a8499b_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X28Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.512 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.158    22.670    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X28Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.794 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.297    24.091    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0_0
    SLICE_X32Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.215 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.789    25.004    L_reg/i__carry_i_13__3_0
    SLICE_X31Y1          LUT5 (Prop_lut5_I0_O)        0.150    25.154 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.800    25.954    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.326    26.280 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.525    26.805    L_reg/i__carry_i_13__3_n_0
    SLICE_X30Y0          LUT3 (Prop_lut3_I1_O)        0.117    26.922 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.676    27.598    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X29Y0          LUT5 (Prop_lut5_I0_O)        0.348    27.946 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.946    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.496 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.496    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.610 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.610    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.923 f  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.863    29.787    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X28Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.093 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    30.901    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.025 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.322    31.346    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y1          LUT3 (Prop_lut3_I1_O)        0.124    31.470 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.819    32.289    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I3_O)        0.124    32.413 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.834    33.247    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X35Y2          LUT4 (Prop_lut4_I2_O)        0.152    33.399 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.260    38.659    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    42.416 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.416    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.251ns  (logic 11.479ns (30.815%)  route 25.772ns (69.185%))
  Logic Levels:           32  (CARRY4=8 LUT2=5 LUT3=4 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y5          FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.998     7.667    L_reg/M_sm_pac[9]
    SLICE_X49Y3          LUT2 (Prop_lut2_I1_O)        0.152     7.819 r  L_reg/L_60a8499b_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.654     8.472    L_reg/L_60a8499b_remainder0_carry_i_26_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I4_O)        0.326     8.798 f  L_reg/L_60a8499b_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.372    10.171    L_reg/L_60a8499b_remainder0_carry_i_13_n_0
    SLICE_X46Y0          LUT2 (Prop_lut2_I0_O)        0.152    10.323 f  L_reg/L_60a8499b_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.286    10.609    L_reg/L_60a8499b_remainder0_carry_i_15_n_0
    SLICE_X46Y0          LUT6 (Prop_lut6_I3_O)        0.348    10.957 r  L_reg/L_60a8499b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.813    11.769    L_reg/L_60a8499b_remainder0_carry_i_8_n_0
    SLICE_X44Y0          LUT2 (Prop_lut2_I0_O)        0.124    11.893 r  L_reg/L_60a8499b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.479    12.372    aseg_driver/decimal_renderer/DI[2]
    SLICE_X47Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.757 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.757    aseg_driver/decimal_renderer/L_60a8499b_remainder0_carry_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.070 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.234    14.305    L_reg/L_60a8499b_remainder0[7]
    SLICE_X50Y3          LUT5 (Prop_lut5_I2_O)        0.306    14.611 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.842    15.452    L_reg/i__carry__1_i_10_n_0
    SLICE_X51Y1          LUT4 (Prop_lut4_I0_O)        0.124    15.576 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.692    16.268    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.392 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           1.145    17.538    L_reg/i__carry_i_16__0_n_0
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.152    17.690 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.700    18.390    L_reg/i__carry_i_20__0_n_0
    SLICE_X52Y1          LUT3 (Prop_lut3_I1_O)        0.374    18.764 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.376    20.139    L_reg/i__carry_i_11_n_0
    SLICE_X44Y0          LUT2 (Prop_lut2_I1_O)        0.328    20.467 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.549    21.016    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.523 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.523    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.637 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.637    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.859 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.322    23.181    L_reg/L_60a8499b_remainder0_inferred__1/i__carry__2[0]
    SLICE_X44Y2          LUT5 (Prop_lut5_I2_O)        0.299    23.480 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.804    24.284    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X46Y1          LUT5 (Prop_lut5_I0_O)        0.124    24.408 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.009    25.416    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y1          LUT2 (Prop_lut2_I0_O)        0.124    25.540 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.779    26.320    L_reg/i__carry_i_13_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I0_O)        0.150    26.470 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.834    27.303    L_reg/i__carry_i_23_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I0_O)        0.328    27.631 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.425    28.057    L_reg/i__carry_i_13_n_0
    SLICE_X43Y1          LUT3 (Prop_lut3_I1_O)        0.119    28.176 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.817    28.993    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X45Y0          LUT5 (Prop_lut5_I0_O)        0.332    29.325 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.325    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.875 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.875    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.989 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.989    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.211 f  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.867    31.078    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X44Y2          LUT6 (Prop_lut6_I1_O)        0.299    31.377 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.017    32.394    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.518 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.811    33.329    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y2          LUT3 (Prop_lut3_I1_O)        0.124    33.453 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.587    34.040    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.124    34.164 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.834    34.998    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y3          LUT4 (Prop_lut4_I2_O)        0.150    35.148 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.526    38.675    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.727    42.402 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.402    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.215ns  (logic 11.507ns (30.920%)  route 25.708ns (69.080%))
  Logic Levels:           32  (CARRY4=8 LUT2=5 LUT3=4 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y5          FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.998     7.667    L_reg/M_sm_pac[9]
    SLICE_X49Y3          LUT2 (Prop_lut2_I1_O)        0.152     7.819 r  L_reg/L_60a8499b_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.654     8.472    L_reg/L_60a8499b_remainder0_carry_i_26_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I4_O)        0.326     8.798 f  L_reg/L_60a8499b_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.372    10.171    L_reg/L_60a8499b_remainder0_carry_i_13_n_0
    SLICE_X46Y0          LUT2 (Prop_lut2_I0_O)        0.152    10.323 f  L_reg/L_60a8499b_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.286    10.609    L_reg/L_60a8499b_remainder0_carry_i_15_n_0
    SLICE_X46Y0          LUT6 (Prop_lut6_I3_O)        0.348    10.957 r  L_reg/L_60a8499b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.813    11.769    L_reg/L_60a8499b_remainder0_carry_i_8_n_0
    SLICE_X44Y0          LUT2 (Prop_lut2_I0_O)        0.124    11.893 r  L_reg/L_60a8499b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.479    12.372    aseg_driver/decimal_renderer/DI[2]
    SLICE_X47Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.757 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.757    aseg_driver/decimal_renderer/L_60a8499b_remainder0_carry_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.070 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.234    14.305    L_reg/L_60a8499b_remainder0[7]
    SLICE_X50Y3          LUT5 (Prop_lut5_I2_O)        0.306    14.611 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.842    15.452    L_reg/i__carry__1_i_10_n_0
    SLICE_X51Y1          LUT4 (Prop_lut4_I0_O)        0.124    15.576 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.692    16.268    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.392 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           1.145    17.538    L_reg/i__carry_i_16__0_n_0
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.152    17.690 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.700    18.390    L_reg/i__carry_i_20__0_n_0
    SLICE_X52Y1          LUT3 (Prop_lut3_I1_O)        0.374    18.764 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.376    20.139    L_reg/i__carry_i_11_n_0
    SLICE_X44Y0          LUT2 (Prop_lut2_I1_O)        0.328    20.467 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.549    21.016    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.523 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.523    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.637 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.637    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.859 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.322    23.181    L_reg/L_60a8499b_remainder0_inferred__1/i__carry__2[0]
    SLICE_X44Y2          LUT5 (Prop_lut5_I2_O)        0.299    23.480 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.804    24.284    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X46Y1          LUT5 (Prop_lut5_I0_O)        0.124    24.408 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.009    25.416    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y1          LUT2 (Prop_lut2_I0_O)        0.124    25.540 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.779    26.320    L_reg/i__carry_i_13_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I0_O)        0.150    26.470 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.834    27.303    L_reg/i__carry_i_23_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I0_O)        0.328    27.631 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.425    28.057    L_reg/i__carry_i_13_n_0
    SLICE_X43Y1          LUT3 (Prop_lut3_I1_O)        0.119    28.176 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.817    28.993    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X45Y0          LUT5 (Prop_lut5_I0_O)        0.332    29.325 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.325    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.875 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.875    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.989 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.989    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.211 f  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.867    31.078    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X44Y2          LUT6 (Prop_lut6_I1_O)        0.299    31.377 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.017    32.394    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.518 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.811    33.329    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y2          LUT3 (Prop_lut3_I1_O)        0.124    33.453 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.587    34.040    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.124    34.164 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.824    34.988    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y3          LUT4 (Prop_lut4_I2_O)        0.152    35.140 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.473    38.613    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.753    42.366 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.366    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.168ns  (logic 11.264ns (30.307%)  route 25.904ns (69.693%))
  Logic Levels:           32  (CARRY4=8 LUT2=5 LUT3=4 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y5          FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.998     7.667    L_reg/M_sm_pac[9]
    SLICE_X49Y3          LUT2 (Prop_lut2_I1_O)        0.152     7.819 r  L_reg/L_60a8499b_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.654     8.472    L_reg/L_60a8499b_remainder0_carry_i_26_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I4_O)        0.326     8.798 f  L_reg/L_60a8499b_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.372    10.171    L_reg/L_60a8499b_remainder0_carry_i_13_n_0
    SLICE_X46Y0          LUT2 (Prop_lut2_I0_O)        0.152    10.323 f  L_reg/L_60a8499b_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.286    10.609    L_reg/L_60a8499b_remainder0_carry_i_15_n_0
    SLICE_X46Y0          LUT6 (Prop_lut6_I3_O)        0.348    10.957 r  L_reg/L_60a8499b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.813    11.769    L_reg/L_60a8499b_remainder0_carry_i_8_n_0
    SLICE_X44Y0          LUT2 (Prop_lut2_I0_O)        0.124    11.893 r  L_reg/L_60a8499b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.479    12.372    aseg_driver/decimal_renderer/DI[2]
    SLICE_X47Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.757 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.757    aseg_driver/decimal_renderer/L_60a8499b_remainder0_carry_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.070 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.234    14.305    L_reg/L_60a8499b_remainder0[7]
    SLICE_X50Y3          LUT5 (Prop_lut5_I2_O)        0.306    14.611 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.842    15.452    L_reg/i__carry__1_i_10_n_0
    SLICE_X51Y1          LUT4 (Prop_lut4_I0_O)        0.124    15.576 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.692    16.268    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.392 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           1.145    17.538    L_reg/i__carry_i_16__0_n_0
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.152    17.690 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.700    18.390    L_reg/i__carry_i_20__0_n_0
    SLICE_X52Y1          LUT3 (Prop_lut3_I1_O)        0.374    18.764 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.376    20.139    L_reg/i__carry_i_11_n_0
    SLICE_X44Y0          LUT2 (Prop_lut2_I1_O)        0.328    20.467 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.549    21.016    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.523 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.523    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.637 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.637    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.859 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.322    23.181    L_reg/L_60a8499b_remainder0_inferred__1/i__carry__2[0]
    SLICE_X44Y2          LUT5 (Prop_lut5_I2_O)        0.299    23.480 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.804    24.284    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X46Y1          LUT5 (Prop_lut5_I0_O)        0.124    24.408 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.009    25.416    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y1          LUT2 (Prop_lut2_I0_O)        0.124    25.540 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.779    26.320    L_reg/i__carry_i_13_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I0_O)        0.150    26.470 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.834    27.303    L_reg/i__carry_i_23_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I0_O)        0.328    27.631 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.425    28.057    L_reg/i__carry_i_13_n_0
    SLICE_X43Y1          LUT3 (Prop_lut3_I1_O)        0.119    28.176 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.817    28.993    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X45Y0          LUT5 (Prop_lut5_I0_O)        0.332    29.325 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.325    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.875 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.875    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.989 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.989    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.211 f  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.867    31.078    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X44Y2          LUT6 (Prop_lut6_I1_O)        0.299    31.377 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.017    32.394    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.518 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.811    33.329    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y2          LUT3 (Prop_lut3_I1_O)        0.124    33.453 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.587    34.040    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.124    34.164 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.824    34.988    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y3          LUT4 (Prop_lut4_I2_O)        0.124    35.112 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.668    38.780    aseg_OBUF[6]
    M2                   OBUF (Prop_obuf_I_O)         3.538    42.318 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.318    aseg[6]
    M2                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.144ns  (logic 11.758ns (31.656%)  route 25.385ns (68.344%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X54Y3          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y3          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.247     7.920    L_reg/M_sm_timer[3]
    SLICE_X33Y2          LUT2 (Prop_lut2_I0_O)        0.124     8.044 f  L_reg/L_60a8499b_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.651     8.695    L_reg/L_60a8499b_remainder0_carry_i_25__1_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I4_O)        0.124     8.819 f  L_reg/L_60a8499b_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.541     9.360    L_reg/L_60a8499b_remainder0_carry_i_12__1_n_0
    SLICE_X34Y3          LUT3 (Prop_lut3_I0_O)        0.150     9.510 f  L_reg/L_60a8499b_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.194    L_reg/L_60a8499b_remainder0_carry_i_20__1_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I4_O)        0.374    10.568 r  L_reg/L_60a8499b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.829    11.397    L_reg/L_60a8499b_remainder0_carry_i_10__1_n_0
    SLICE_X33Y3          LUT4 (Prop_lut4_I1_O)        0.328    11.725 r  L_reg/L_60a8499b_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.725    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.275 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.275    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_carry_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.389 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.389    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_carry__0_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.723 f  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.821    13.544    L_reg/L_60a8499b_remainder0_3[9]
    SLICE_X31Y5          LUT5 (Prop_lut5_I1_O)        0.303    13.847 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.869    14.716    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X30Y4          LUT4 (Prop_lut4_I0_O)        0.124    14.840 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.213    16.052    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I5_O)        0.124    16.176 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.038    17.214    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X30Y4          LUT3 (Prop_lut3_I1_O)        0.150    17.364 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.626    17.990    L_reg/i__carry_i_20__4_n_0
    SLICE_X28Y4          LUT3 (Prop_lut3_I1_O)        0.354    18.344 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.976    19.320    L_reg/i__carry_i_11__3_n_0
    SLICE_X28Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.646 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.474    20.120    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X29Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.627 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.627    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.741 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.741    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.054 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.152    22.206    L_reg/L_60a8499b_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X28Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.512 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.158    22.670    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X28Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.794 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.297    24.091    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0_0
    SLICE_X32Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.215 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.789    25.004    L_reg/i__carry_i_13__3_0
    SLICE_X31Y1          LUT5 (Prop_lut5_I0_O)        0.150    25.154 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.800    25.954    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.326    26.280 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.525    26.805    L_reg/i__carry_i_13__3_n_0
    SLICE_X30Y0          LUT3 (Prop_lut3_I1_O)        0.117    26.922 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.676    27.598    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X29Y0          LUT5 (Prop_lut5_I0_O)        0.348    27.946 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.946    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.496 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.496    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.610 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.610    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.923 f  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.863    29.787    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X28Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.093 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    30.901    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.025 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.824    31.848    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.972 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.497    32.470    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.594 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.986    33.580    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X35Y2          LUT3 (Prop_lut3_I2_O)        0.124    33.704 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.042    38.746    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    42.299 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.299    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.127ns  (logic 11.262ns (30.335%)  route 25.865ns (69.665%))
  Logic Levels:           32  (CARRY4=8 LUT2=5 LUT3=4 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y5          FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.998     7.667    L_reg/M_sm_pac[9]
    SLICE_X49Y3          LUT2 (Prop_lut2_I1_O)        0.152     7.819 r  L_reg/L_60a8499b_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.654     8.472    L_reg/L_60a8499b_remainder0_carry_i_26_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I4_O)        0.326     8.798 f  L_reg/L_60a8499b_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.372    10.171    L_reg/L_60a8499b_remainder0_carry_i_13_n_0
    SLICE_X46Y0          LUT2 (Prop_lut2_I0_O)        0.152    10.323 f  L_reg/L_60a8499b_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.286    10.609    L_reg/L_60a8499b_remainder0_carry_i_15_n_0
    SLICE_X46Y0          LUT6 (Prop_lut6_I3_O)        0.348    10.957 r  L_reg/L_60a8499b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.813    11.769    L_reg/L_60a8499b_remainder0_carry_i_8_n_0
    SLICE_X44Y0          LUT2 (Prop_lut2_I0_O)        0.124    11.893 r  L_reg/L_60a8499b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.479    12.372    aseg_driver/decimal_renderer/DI[2]
    SLICE_X47Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.757 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.757    aseg_driver/decimal_renderer/L_60a8499b_remainder0_carry_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.070 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.234    14.305    L_reg/L_60a8499b_remainder0[7]
    SLICE_X50Y3          LUT5 (Prop_lut5_I2_O)        0.306    14.611 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.842    15.452    L_reg/i__carry__1_i_10_n_0
    SLICE_X51Y1          LUT4 (Prop_lut4_I0_O)        0.124    15.576 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.692    16.268    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.392 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           1.145    17.538    L_reg/i__carry_i_16__0_n_0
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.152    17.690 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.700    18.390    L_reg/i__carry_i_20__0_n_0
    SLICE_X52Y1          LUT3 (Prop_lut3_I1_O)        0.374    18.764 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.376    20.139    L_reg/i__carry_i_11_n_0
    SLICE_X44Y0          LUT2 (Prop_lut2_I1_O)        0.328    20.467 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.549    21.016    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.523 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.523    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.637 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.637    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.859 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.322    23.181    L_reg/L_60a8499b_remainder0_inferred__1/i__carry__2[0]
    SLICE_X44Y2          LUT5 (Prop_lut5_I2_O)        0.299    23.480 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.804    24.284    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X46Y1          LUT5 (Prop_lut5_I0_O)        0.124    24.408 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.009    25.416    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y1          LUT2 (Prop_lut2_I0_O)        0.124    25.540 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.779    26.320    L_reg/i__carry_i_13_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I0_O)        0.150    26.470 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.834    27.303    L_reg/i__carry_i_23_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I0_O)        0.328    27.631 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.425    28.057    L_reg/i__carry_i_13_n_0
    SLICE_X43Y1          LUT3 (Prop_lut3_I1_O)        0.119    28.176 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.817    28.993    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X45Y0          LUT5 (Prop_lut5_I0_O)        0.332    29.325 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.325    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.875 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.875    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.989 r  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.989    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.211 f  aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.867    31.078    aseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X44Y2          LUT6 (Prop_lut6_I1_O)        0.299    31.377 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.017    32.394    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.518 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.811    33.329    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y2          LUT3 (Prop_lut3_I1_O)        0.124    33.453 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.587    34.040    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.124    34.164 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.834    34.998    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y3          LUT4 (Prop_lut4_I3_O)        0.124    35.122 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.619    38.741    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.536    42.277 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    42.277    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.900ns  (logic 11.985ns (32.481%)  route 24.915ns (67.519%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X54Y3          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y3          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.247     7.920    L_reg/M_sm_timer[3]
    SLICE_X33Y2          LUT2 (Prop_lut2_I0_O)        0.124     8.044 f  L_reg/L_60a8499b_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.651     8.695    L_reg/L_60a8499b_remainder0_carry_i_25__1_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I4_O)        0.124     8.819 f  L_reg/L_60a8499b_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.541     9.360    L_reg/L_60a8499b_remainder0_carry_i_12__1_n_0
    SLICE_X34Y3          LUT3 (Prop_lut3_I0_O)        0.150     9.510 f  L_reg/L_60a8499b_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.194    L_reg/L_60a8499b_remainder0_carry_i_20__1_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I4_O)        0.374    10.568 r  L_reg/L_60a8499b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.829    11.397    L_reg/L_60a8499b_remainder0_carry_i_10__1_n_0
    SLICE_X33Y3          LUT4 (Prop_lut4_I1_O)        0.328    11.725 r  L_reg/L_60a8499b_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.725    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.275 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.275    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_carry_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.389 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.389    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_carry__0_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.723 f  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.821    13.544    L_reg/L_60a8499b_remainder0_3[9]
    SLICE_X31Y5          LUT5 (Prop_lut5_I1_O)        0.303    13.847 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.869    14.716    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X30Y4          LUT4 (Prop_lut4_I0_O)        0.124    14.840 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.213    16.052    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I5_O)        0.124    16.176 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.038    17.214    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X30Y4          LUT3 (Prop_lut3_I1_O)        0.150    17.364 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.626    17.990    L_reg/i__carry_i_20__4_n_0
    SLICE_X28Y4          LUT3 (Prop_lut3_I1_O)        0.354    18.344 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.976    19.320    L_reg/i__carry_i_11__3_n_0
    SLICE_X28Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.646 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.474    20.120    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X29Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.627 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.627    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.741 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.741    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.054 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.152    22.206    L_reg/L_60a8499b_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X28Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.512 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.158    22.670    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X28Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.794 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.297    24.091    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__0/i__carry__0_0
    SLICE_X32Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.215 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.789    25.004    L_reg/i__carry_i_13__3_0
    SLICE_X31Y1          LUT5 (Prop_lut5_I0_O)        0.150    25.154 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.800    25.954    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.326    26.280 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.525    26.805    L_reg/i__carry_i_13__3_n_0
    SLICE_X30Y0          LUT3 (Prop_lut3_I1_O)        0.117    26.922 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.676    27.598    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X29Y0          LUT5 (Prop_lut5_I0_O)        0.348    27.946 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.946    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.496 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.496    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.610 r  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.610    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.923 f  timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.863    29.787    timerseg_driver/decimal_renderer/L_60a8499b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X28Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.093 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    30.901    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.025 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.824    31.848    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.972 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.497    32.470    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.594 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.981    33.575    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X35Y2          LUT4 (Prop_lut4_I3_O)        0.154    33.729 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.576    38.305    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    42.055 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.055    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_736487240[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.460ns (74.115%)  route 0.510ns (25.885%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.593     1.537    forLoop_idx_0_736487240[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_736487240[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_736487240[1].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.076     1.754    forLoop_idx_0_736487240[1].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X63Y56         LUT6 (Prop_lut6_I2_O)        0.045     1.799 r  forLoop_idx_0_736487240[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.851    forLoop_idx_0_736487240[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X63Y56         LUT4 (Prop_lut4_I3_O)        0.045     1.896 r  forLoop_idx_0_736487240[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=10, routed)          0.382     2.278    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.507 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.507    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1450665543[3].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.454ns (70.830%)  route 0.599ns (29.170%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.592     1.536    forLoop_idx_0_1450665543[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y54         FDRE                                         r  forLoop_idx_0_1450665543[3].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1450665543[3].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.077     1.754    forLoop_idx_0_1450665543[3].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X60Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  forLoop_idx_0_1450665543[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.851    forLoop_idx_0_1450665543[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X60Y54         LUT4 (Prop_lut4_I3_O)        0.045     1.896 r  forLoop_idx_0_1450665543[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.470     2.366    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.589 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.589    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_736487240[0].cond_butt_sel_desel/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.421ns (66.735%)  route 0.708ns (33.265%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.594     1.538    forLoop_idx_0_736487240[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  forLoop_idx_0_736487240[0].cond_butt_sel_desel/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  forLoop_idx_0_736487240[0].cond_butt_sel_desel/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.295     1.974    forLoop_idx_0_736487240[0].cond_butt_sel_desel/D_ctr_q_reg[1]
    SLICE_X62Y52         LUT4 (Prop_lut4_I2_O)        0.045     2.019 r  forLoop_idx_0_736487240[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=21, routed)          0.413     2.432    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.666 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.666    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1450665543[2].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.203ns  (logic 1.408ns (63.933%)  route 0.795ns (36.067%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.564     1.508    forLoop_idx_0_1450665543[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  forLoop_idx_0_1450665543[2].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  forLoop_idx_0_1450665543[2].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.217     1.866    forLoop_idx_0_1450665543[2].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X54Y55         LUT4 (Prop_lut4_I1_O)        0.045     1.911 r  forLoop_idx_0_1450665543[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=14, routed)          0.577     2.488    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.711 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.711    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1450665543[1].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.216ns  (logic 1.413ns (63.753%)  route 0.803ns (36.247%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.592     1.536    forLoop_idx_0_1450665543[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  forLoop_idx_0_1450665543[1].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1450665543[1].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.246     1.923    forLoop_idx_0_1450665543[1].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X58Y54         LUT4 (Prop_lut4_I1_O)        0.045     1.968 r  forLoop_idx_0_1450665543[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=11, routed)          0.557     2.525    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.751 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.751    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.396ns (60.925%)  route 0.895ns (39.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.558     1.502    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y27         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.666 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.895     2.561    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.793 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.793    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.373ns (58.790%)  route 0.962ns (41.210%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X56Y11         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.962     2.636    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.844 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.844    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1450665543[0].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.367ns  (logic 1.412ns (59.630%)  route 0.956ns (40.370%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.565     1.509    forLoop_idx_0_1450665543[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  forLoop_idx_0_1450665543[0].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  forLoop_idx_0_1450665543[0].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.217     1.867    forLoop_idx_0_1450665543[0].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X54Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.912 r  forLoop_idx_0_1450665543[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=12, routed)          0.738     2.651    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.876 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.876    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.475ns  (logic 1.420ns (57.369%)  route 1.055ns (42.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X51Y3          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y3          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           1.055     2.706    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.985 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.985    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.505ns  (logic 1.407ns (56.172%)  route 1.098ns (43.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X51Y8          FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           1.098     2.748    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     4.014 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.014    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.936ns  (logic 1.496ns (30.299%)  route 3.440ns (69.701%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.440     4.936    reset_cond/AS[0]
    SLICE_X57Y27         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.439     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y27         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.936ns  (logic 1.496ns (30.299%)  route 3.440ns (69.701%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.440     4.936    reset_cond/AS[0]
    SLICE_X56Y27         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.439     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y27         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.936ns  (logic 1.496ns (30.299%)  route 3.440ns (69.701%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.440     4.936    reset_cond/AS[0]
    SLICE_X56Y27         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.439     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y27         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.936ns  (logic 1.496ns (30.299%)  route 3.440ns (69.701%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.440     4.936    reset_cond/AS[0]
    SLICE_X56Y27         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.439     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y27         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.936ns  (logic 1.496ns (30.299%)  route 3.440ns (69.701%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.440     4.936    reset_cond/AS[0]
    SLICE_X56Y27         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.439     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y27         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1450665543[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.748ns  (logic 1.488ns (31.328%)  route 3.261ns (68.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.261     4.748    forLoop_idx_0_1450665543[3].cond_butt_dirs/sync/D[0]
    SLICE_X58Y52         FDRE                                         r  forLoop_idx_0_1450665543[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.509     4.913    forLoop_idx_0_1450665543[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y52         FDRE                                         r  forLoop_idx_0_1450665543[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1450665543[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.659ns  (logic 1.500ns (32.191%)  route 3.159ns (67.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.159     4.659    forLoop_idx_0_1450665543[1].cond_butt_dirs/sync/D[0]
    SLICE_X58Y52         FDRE                                         r  forLoop_idx_0_1450665543[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.509     4.913    forLoop_idx_0_1450665543[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y52         FDRE                                         r  forLoop_idx_0_1450665543[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1450665543[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.567ns  (logic 1.502ns (32.896%)  route 3.064ns (67.104%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.064     4.567    forLoop_idx_0_1450665543[0].cond_butt_dirs/sync/D[0]
    SLICE_X54Y52         FDRE                                         r  forLoop_idx_0_1450665543[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.443     4.847    forLoop_idx_0_1450665543[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y52         FDRE                                         r  forLoop_idx_0_1450665543[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1450665543[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.534ns  (logic 1.490ns (32.855%)  route 3.044ns (67.145%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.044     4.534    forLoop_idx_0_1450665543[2].cond_butt_dirs/sync/D[0]
    SLICE_X54Y52         FDRE                                         r  forLoop_idx_0_1450665543[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.443     4.847    forLoop_idx_0_1450665543[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y52         FDRE                                         r  forLoop_idx_0_1450665543[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.483ns  (logic 1.493ns (33.311%)  route 2.990ns (66.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.990     4.483    cond_butt_next_play/sync/D[0]
    SLICE_X58Y33         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.511     4.916    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_736487240[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.230ns (33.464%)  route 0.457ns (66.536%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.457     0.687    forLoop_idx_0_736487240[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_736487240[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.862     2.052    forLoop_idx_0_736487240[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_736487240[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_736487240[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.236ns (30.198%)  route 0.545ns (69.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.545     0.781    forLoop_idx_0_736487240[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y53         FDRE                                         r  forLoop_idx_0_736487240[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.053    forLoop_idx_0_736487240[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  forLoop_idx_0_736487240[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.516ns  (logic 0.261ns (17.224%)  route 1.255ns (82.776%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.255     1.516    cond_butt_next_play/sync/D[0]
    SLICE_X58Y33         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.857     2.047    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1450665543[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.648ns  (logic 0.257ns (15.622%)  route 1.390ns (84.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.390     1.648    forLoop_idx_0_1450665543[2].cond_butt_dirs/sync/D[0]
    SLICE_X54Y52         FDRE                                         r  forLoop_idx_0_1450665543[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.835     2.025    forLoop_idx_0_1450665543[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y52         FDRE                                         r  forLoop_idx_0_1450665543[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1450665543[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.672ns  (logic 0.270ns (16.138%)  route 1.402ns (83.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.402     1.672    forLoop_idx_0_1450665543[0].cond_butt_dirs/sync/D[0]
    SLICE_X54Y52         FDRE                                         r  forLoop_idx_0_1450665543[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.835     2.025    forLoop_idx_0_1450665543[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y52         FDRE                                         r  forLoop_idx_0_1450665543[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.735ns  (logic 0.263ns (15.175%)  route 1.471ns (84.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.471     1.735    reset_cond/AS[0]
    SLICE_X57Y27         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.824     2.014    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y27         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.735ns  (logic 0.263ns (15.175%)  route 1.471ns (84.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.471     1.735    reset_cond/AS[0]
    SLICE_X56Y27         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.824     2.014    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y27         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.735ns  (logic 0.263ns (15.175%)  route 1.471ns (84.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.471     1.735    reset_cond/AS[0]
    SLICE_X56Y27         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.824     2.014    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y27         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.735ns  (logic 0.263ns (15.175%)  route 1.471ns (84.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.471     1.735    reset_cond/AS[0]
    SLICE_X56Y27         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.824     2.014    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y27         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.735ns  (logic 0.263ns (15.175%)  route 1.471ns (84.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.471     1.735    reset_cond/AS[0]
    SLICE_X56Y27         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.824     2.014    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y27         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





