###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-13.ucsd.edu)
#  Generated on:      Thu Mar 20 16:10:02 2025
#  Design:            sram_w16_out
#  Command:           report_timing -max_paths 5 > ./summaryReport/${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin memory_reg_0__4_/CP 
Endpoint:   memory_reg_0__4_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]               (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.190
- Setup                         0.133
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.557
- Arrival Time                  2.227
= Slack Time                    1.329
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[1] v       |         |       |   0.200 |    1.529 | 
     | U2441            | I v -> ZN ^  | CKND0   | 0.035 |   0.235 |    1.564 | 
     | U2497            | A1 ^ -> ZN v | CKND2D0 | 0.113 |   0.348 |    1.678 | 
     | U2507            | A2 v -> ZN ^ | NR2XD0  | 0.247 |   0.595 |    1.924 | 
     | FE_OFC42_n3438   | I ^ -> Z ^   | CKBD3   | 0.271 |   0.867 |    2.196 | 
     | U2508            | A1 ^ -> ZN ^ | INR2XD0 | 0.368 |   1.235 |    2.564 | 
     | FE_OFC94_N261    | I ^ -> Z ^   | CKBD3   | 0.304 |   1.539 |    2.868 | 
     | FE_OFC95_N261    | I ^ -> Z ^   | CKBD6   | 0.279 |   1.817 |    3.146 | 
     | FE_OFC96_N261    | I ^ -> Z ^   | CKBD4   | 0.375 |   2.192 |    3.521 | 
     | memory_reg_0__4_ | E ^          | EDFQD1  | 0.035 |   2.227 |    3.557 | 
     +------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin memory_reg_0__7_/CP 
Endpoint:   memory_reg_0__7_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]               (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.190
- Setup                         0.133
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.557
- Arrival Time                  2.227
= Slack Time                    1.329
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[1] v       |         |       |   0.200 |    1.529 | 
     | U2441            | I v -> ZN ^  | CKND0   | 0.035 |   0.235 |    1.564 | 
     | U2497            | A1 ^ -> ZN v | CKND2D0 | 0.113 |   0.348 |    1.678 | 
     | U2507            | A2 v -> ZN ^ | NR2XD0  | 0.247 |   0.595 |    1.925 | 
     | FE_OFC42_n3438   | I ^ -> Z ^   | CKBD3   | 0.271 |   0.867 |    2.196 | 
     | U2508            | A1 ^ -> ZN ^ | INR2XD0 | 0.368 |   1.235 |    2.564 | 
     | FE_OFC94_N261    | I ^ -> Z ^   | CKBD3   | 0.304 |   1.539 |    2.868 | 
     | FE_OFC95_N261    | I ^ -> Z ^   | CKBD6   | 0.279 |   1.817 |    3.147 | 
     | FE_OFC96_N261    | I ^ -> Z ^   | CKBD4   | 0.375 |   2.192 |    3.521 | 
     | memory_reg_0__7_ | E ^          | EDFQD1  | 0.035 |   2.227 |    3.557 | 
     +------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin memory_reg_0__6_/CP 
Endpoint:   memory_reg_0__6_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]               (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.187
- Setup                         0.133
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.554
- Arrival Time                  2.224
= Slack Time                    1.330
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[1] v       |         |       |   0.200 |    1.530 | 
     | U2441            | I v -> ZN ^  | CKND0   | 0.035 |   0.235 |    1.565 | 
     | U2497            | A1 ^ -> ZN v | CKND2D0 | 0.113 |   0.348 |    1.679 | 
     | U2507            | A2 v -> ZN ^ | NR2XD0  | 0.247 |   0.595 |    1.926 | 
     | FE_OFC42_n3438   | I ^ -> Z ^   | CKBD3   | 0.271 |   0.867 |    2.197 | 
     | U2508            | A1 ^ -> ZN ^ | INR2XD0 | 0.368 |   1.235 |    2.565 | 
     | FE_OFC94_N261    | I ^ -> Z ^   | CKBD3   | 0.304 |   1.539 |    2.869 | 
     | FE_OFC95_N261    | I ^ -> Z ^   | CKBD6   | 0.279 |   1.817 |    3.148 | 
     | FE_OFC96_N261    | I ^ -> Z ^   | CKBD4   | 0.375 |   2.192 |    3.522 | 
     | memory_reg_0__6_ | E ^          | EDFQD1  | 0.032 |   2.224 |    3.554 | 
     +------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin memory_reg_0__12_/CP 
Endpoint:   memory_reg_0__12_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]                (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.190
- Setup                         0.133
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.558
- Arrival Time                  2.227
= Slack Time                    1.330
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                   |              |         |       |  Time   |   Time   | 
     |-------------------+--------------+---------+-------+---------+----------| 
     |                   | A[1] v       |         |       |   0.200 |    1.530 | 
     | U2441             | I v -> ZN ^  | CKND0   | 0.035 |   0.235 |    1.566 | 
     | U2497             | A1 ^ -> ZN v | CKND2D0 | 0.113 |   0.348 |    1.679 | 
     | U2507             | A2 v -> ZN ^ | NR2XD0  | 0.247 |   0.595 |    1.926 | 
     | FE_OFC42_n3438    | I ^ -> Z ^   | CKBD3   | 0.271 |   0.867 |    2.197 | 
     | U2508             | A1 ^ -> ZN ^ | INR2XD0 | 0.368 |   1.235 |    2.565 | 
     | FE_OFC94_N261     | I ^ -> Z ^   | CKBD3   | 0.304 |   1.539 |    2.869 | 
     | FE_OFC95_N261     | I ^ -> Z ^   | CKBD6   | 0.279 |   1.817 |    3.148 | 
     | FE_OFC96_N261     | I ^ -> Z ^   | CKBD4   | 0.375 |   2.192 |    3.523 | 
     | memory_reg_0__12_ | E ^          | EDFQD1  | 0.035 |   2.227 |    3.558 | 
     +-------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin memory_reg_0__1_/CP 
Endpoint:   memory_reg_0__1_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]               (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.190
- Setup                         0.133
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.557
- Arrival Time                  2.227
= Slack Time                    1.331
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[1] v       |         |       |   0.200 |    1.531 | 
     | U2441            | I v -> ZN ^  | CKND0   | 0.035 |   0.235 |    1.566 | 
     | U2497            | A1 ^ -> ZN v | CKND2D0 | 0.113 |   0.348 |    1.679 | 
     | U2507            | A2 v -> ZN ^ | NR2XD0  | 0.247 |   0.595 |    1.926 | 
     | FE_OFC42_n3438   | I ^ -> Z ^   | CKBD3   | 0.271 |   0.867 |    2.197 | 
     | U2508            | A1 ^ -> ZN ^ | INR2XD0 | 0.368 |   1.235 |    2.565 | 
     | FE_OFC94_N261    | I ^ -> Z ^   | CKBD3   | 0.304 |   1.539 |    2.869 | 
     | FE_OFC95_N261    | I ^ -> Z ^   | CKBD6   | 0.279 |   1.817 |    3.148 | 
     | FE_OFC96_N261    | I ^ -> Z ^   | CKBD4   | 0.375 |   2.192 |    3.523 | 
     | memory_reg_0__1_ | E ^          | EDFQD1  | 0.035 |   2.227 |    3.557 | 
     +------------------------------------------------------------------------+ 

