Fitter report for CPU8
Tue Jan 08 00:21:39 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |CPU_TOP|lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|altsyncram_l4c2:altsyncram1|ALTSYNCRAM
 25. |CPU_TOP|uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|ALTSYNCRAM
 26. Other Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+------------------------------------+--------------------------------------------------+
; Fitter Status                      ; Successful - Tue Jan 08 00:21:39 2019            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; CPU8                                             ;
; Top-level Entity Name              ; CPU_TOP                                          ;
; Family                             ; Cyclone III                                      ;
; Device                             ; EP3C55F484C8                                     ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 901 / 55,856 ( 2 % )                             ;
;     Total combinational functions  ; 879 / 55,856 ( 2 % )                             ;
;     Dedicated logic registers      ; 212 / 55,856 ( < 1 % )                           ;
; Total registers                    ; 212                                              ;
; Total pins                         ; 149 / 328 ( 45 % )                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 3,584 / 2,396,160 ( < 1 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 312 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                    ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C55F484C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.69        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  23.1%      ;
+----------------------------+-------------+


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; FC       ; Incomplete set of assignments ;
; BUS[7]   ; Incomplete set of assignments ;
; BUS[6]   ; Incomplete set of assignments ;
; BUS[5]   ; Incomplete set of assignments ;
; BUS[4]   ; Incomplete set of assignments ;
; BUS[3]   ; Incomplete set of assignments ;
; BUS[2]   ; Incomplete set of assignments ;
; BUS[1]   ; Incomplete set of assignments ;
; BUS[0]   ; Incomplete set of assignments ;
; RAM_B    ; Incomplete set of assignments ;
; RAM[7]   ; Incomplete set of assignments ;
; RAM[6]   ; Incomplete set of assignments ;
; RAM[5]   ; Incomplete set of assignments ;
; RAM[4]   ; Incomplete set of assignments ;
; RAM[3]   ; Incomplete set of assignments ;
; RAM[2]   ; Incomplete set of assignments ;
; RAM[1]   ; Incomplete set of assignments ;
; RAM[0]   ; Incomplete set of assignments ;
; M[24]    ; Incomplete set of assignments ;
; M[23]    ; Incomplete set of assignments ;
; M[22]    ; Incomplete set of assignments ;
; M[21]    ; Incomplete set of assignments ;
; M[20]    ; Incomplete set of assignments ;
; M[19]    ; Incomplete set of assignments ;
; M[18]    ; Incomplete set of assignments ;
; M[17]    ; Incomplete set of assignments ;
; M[16]    ; Incomplete set of assignments ;
; M[15]    ; Incomplete set of assignments ;
; M[14]    ; Incomplete set of assignments ;
; M[13]    ; Incomplete set of assignments ;
; M[12]    ; Incomplete set of assignments ;
; M[11]    ; Incomplete set of assignments ;
; M[10]    ; Incomplete set of assignments ;
; M[9]     ; Incomplete set of assignments ;
; M[8]     ; Incomplete set of assignments ;
; M[7]     ; Incomplete set of assignments ;
; M[6]     ; Incomplete set of assignments ;
; M[5]     ; Incomplete set of assignments ;
; M[4]     ; Incomplete set of assignments ;
; M[3]     ; Incomplete set of assignments ;
; M[2]     ; Incomplete set of assignments ;
; M[1]     ; Incomplete set of assignments ;
; ADDR[7]  ; Incomplete set of assignments ;
; ADDR[6]  ; Incomplete set of assignments ;
; ADDR[5]  ; Incomplete set of assignments ;
; ADDR[4]  ; Incomplete set of assignments ;
; ADDR[3]  ; Incomplete set of assignments ;
; ADDR[2]  ; Incomplete set of assignments ;
; ADDR[1]  ; Incomplete set of assignments ;
; ADDR[0]  ; Incomplete set of assignments ;
; LED_B    ; Incomplete set of assignments ;
; IR[7]    ; Incomplete set of assignments ;
; IR[6]    ; Incomplete set of assignments ;
; IR[5]    ; Incomplete set of assignments ;
; IR[4]    ; Incomplete set of assignments ;
; IR[3]    ; Incomplete set of assignments ;
; IR[2]    ; Incomplete set of assignments ;
; IR[1]    ; Incomplete set of assignments ;
; IR[0]    ; Incomplete set of assignments ;
; SW_B     ; Incomplete set of assignments ;
; ALU[7]   ; Incomplete set of assignments ;
; ALU[6]   ; Incomplete set of assignments ;
; ALU[5]   ; Incomplete set of assignments ;
; ALU[4]   ; Incomplete set of assignments ;
; ALU[3]   ; Incomplete set of assignments ;
; ALU[2]   ; Incomplete set of assignments ;
; ALU[1]   ; Incomplete set of assignments ;
; ALU[0]   ; Incomplete set of assignments ;
; DOUT[7]  ; Incomplete set of assignments ;
; DOUT[6]  ; Incomplete set of assignments ;
; DOUT[5]  ; Incomplete set of assignments ;
; DOUT[4]  ; Incomplete set of assignments ;
; DOUT[3]  ; Incomplete set of assignments ;
; DOUT[2]  ; Incomplete set of assignments ;
; DOUT[1]  ; Incomplete set of assignments ;
; DOUT[0]  ; Incomplete set of assignments ;
; DR1[7]   ; Incomplete set of assignments ;
; DR1[6]   ; Incomplete set of assignments ;
; DR1[5]   ; Incomplete set of assignments ;
; DR1[4]   ; Incomplete set of assignments ;
; DR1[3]   ; Incomplete set of assignments ;
; DR1[2]   ; Incomplete set of assignments ;
; DR1[1]   ; Incomplete set of assignments ;
; DR1[0]   ; Incomplete set of assignments ;
; DR2[7]   ; Incomplete set of assignments ;
; DR2[6]   ; Incomplete set of assignments ;
; DR2[5]   ; Incomplete set of assignments ;
; DR2[4]   ; Incomplete set of assignments ;
; DR2[3]   ; Incomplete set of assignments ;
; DR2[2]   ; Incomplete set of assignments ;
; DR2[1]   ; Incomplete set of assignments ;
; DR2[0]   ; Incomplete set of assignments ;
; PC[7]    ; Incomplete set of assignments ;
; PC[6]    ; Incomplete set of assignments ;
; PC[5]    ; Incomplete set of assignments ;
; PC[4]    ; Incomplete set of assignments ;
; PC[3]    ; Incomplete set of assignments ;
; PC[2]    ; Incomplete set of assignments ;
; PC[1]    ; Incomplete set of assignments ;
; PC[0]    ; Incomplete set of assignments ;
; R0[7]    ; Incomplete set of assignments ;
; R0[6]    ; Incomplete set of assignments ;
; R0[5]    ; Incomplete set of assignments ;
; R0[4]    ; Incomplete set of assignments ;
; R0[3]    ; Incomplete set of assignments ;
; R0[2]    ; Incomplete set of assignments ;
; R0[1]    ; Incomplete set of assignments ;
; R0[0]    ; Incomplete set of assignments ;
; R1[7]    ; Incomplete set of assignments ;
; R1[6]    ; Incomplete set of assignments ;
; R1[5]    ; Incomplete set of assignments ;
; R1[4]    ; Incomplete set of assignments ;
; R1[3]    ; Incomplete set of assignments ;
; R1[2]    ; Incomplete set of assignments ;
; R1[1]    ; Incomplete set of assignments ;
; R1[0]    ; Incomplete set of assignments ;
; R2[7]    ; Incomplete set of assignments ;
; R2[6]    ; Incomplete set of assignments ;
; R2[5]    ; Incomplete set of assignments ;
; R2[4]    ; Incomplete set of assignments ;
; R2[3]    ; Incomplete set of assignments ;
; R2[2]    ; Incomplete set of assignments ;
; R2[1]    ; Incomplete set of assignments ;
; R2[0]    ; Incomplete set of assignments ;
; SFT[7]   ; Incomplete set of assignments ;
; SFT[6]   ; Incomplete set of assignments ;
; SFT[5]   ; Incomplete set of assignments ;
; SFT[4]   ; Incomplete set of assignments ;
; SFT[3]   ; Incomplete set of assignments ;
; SFT[2]   ; Incomplete set of assignments ;
; SFT[1]   ; Incomplete set of assignments ;
; SFT[0]   ; Incomplete set of assignments ;
; uA2[5]   ; Incomplete set of assignments ;
; uA2[4]   ; Incomplete set of assignments ;
; uA2[3]   ; Incomplete set of assignments ;
; uA2[2]   ; Incomplete set of assignments ;
; uA2[1]   ; Incomplete set of assignments ;
; uA2[0]   ; Incomplete set of assignments ;
; RST      ; Incomplete set of assignments ;
; IN[7]    ; Incomplete set of assignments ;
; IN[6]    ; Incomplete set of assignments ;
; IN[5]    ; Incomplete set of assignments ;
; IN[4]    ; Incomplete set of assignments ;
; IN[3]    ; Incomplete set of assignments ;
; IN[2]    ; Incomplete set of assignments ;
; IN[1]    ; Incomplete set of assignments ;
; IN[0]    ; Incomplete set of assignments ;
; STEP     ; Incomplete set of assignments ;
; CLK      ; Incomplete set of assignments ;
+----------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 1458 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1458 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1193    ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 255     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8.pin.


+---------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                             ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Total logic elements                        ; 901 / 55,856 ( 2 % )        ;
;     -- Combinational with no register       ; 689                         ;
;     -- Register only                        ; 22                          ;
;     -- Combinational with a register        ; 190                         ;
;                                             ;                             ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 390                         ;
;     -- 3 input functions                    ; 293                         ;
;     -- <=2 input functions                  ; 196                         ;
;     -- Register only                        ; 22                          ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 720                         ;
;     -- arithmetic mode                      ; 159                         ;
;                                             ;                             ;
; Total registers*                            ; 212 / 57,421 ( < 1 % )      ;
;     -- Dedicated logic registers            ; 212 / 55,856 ( < 1 % )      ;
;     -- I/O registers                        ; 0 / 1,565 ( 0 % )           ;
;                                             ;                             ;
; Total LABs:  partially or completely used   ; 70 / 3,491 ( 2 % )          ;
; Virtual pins                                ; 0                           ;
; I/O pins                                    ; 149 / 328 ( 45 % )          ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )              ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )              ;
;                                             ;                             ;
; Global signals                              ; 17                          ;
; M9Ks                                        ; 3 / 260 ( 1 % )             ;
; Total block memory bits                     ; 3,584 / 2,396,160 ( < 1 % ) ;
; Total block memory implementation bits      ; 27,648 / 2,396,160 ( 1 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 312 ( 0 % )             ;
; PLLs                                        ; 0 / 4 ( 0 % )               ;
; Global clocks                               ; 17 / 20 ( 85 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )               ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )               ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )               ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%                ;
; Peak interconnect usage (total/H/V)         ; 6% / 6% / 6%                ;
; Maximum fan-out                             ; 386                         ;
; Highest non-global fan-out                  ; 92                          ;
; Total fan-out                               ; 3810                        ;
; Average fan-out                             ; 2.63                        ;
+---------------------------------------------+-----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                  ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                            ;
;                                             ;                       ;                       ;                                ;
; Total logic elements                        ; 730 / 55856 ( 1 % )   ; 171 / 55856 ( < 1 % ) ; 0 / 55856 ( 0 % )              ;
;     -- Combinational with no register       ; 615                   ; 74                    ; 0                              ;
;     -- Register only                        ; 9                     ; 13                    ; 0                              ;
;     -- Combinational with a register        ; 106                   ; 84                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                                ;
;     -- 4 input functions                    ; 323                   ; 67                    ; 0                              ;
;     -- 3 input functions                    ; 242                   ; 51                    ; 0                              ;
;     -- <=2 input functions                  ; 156                   ; 40                    ; 0                              ;
;     -- Register only                        ; 9                     ; 13                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic elements by mode                      ;                       ;                       ;                                ;
;     -- normal mode                          ; 570                   ; 150                   ; 0                              ;
;     -- arithmetic mode                      ; 151                   ; 8                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total registers                             ; 115                   ; 97                    ; 0                              ;
;     -- Dedicated logic registers            ; 115 / 55856 ( < 1 % ) ; 97 / 55856 ( < 1 % )  ; 0 / 55856 ( 0 % )              ;
;                                             ;                       ;                       ;                                ;
; Total LABs:  partially or completely used   ; 56 / 3491 ( 2 % )     ; 16 / 3491 ( < 1 % )   ; 0 / 3491 ( 0 % )               ;
;                                             ;                       ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                              ;
; I/O pins                                    ; 149                   ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 312 ( 0 % )       ; 0 / 312 ( 0 % )       ; 0 / 312 ( 0 % )                ;
; Total memory bits                           ; 3584                  ; 0                     ; 0                              ;
; Total RAM block bits                        ; 27648                 ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 3 / 260 ( 1 % )       ; 0 / 260 ( 0 % )       ; 0 / 260 ( 0 % )                ;
; Clock control block                         ; 17 / 24 ( 70 % )      ; 0 / 24 ( 0 % )        ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                       ;                                ;
; Connections                                 ;                       ;                       ;                                ;
;     -- Input Connections                    ; 223                   ; 142                   ; 0                              ;
;     -- Registered Input Connections         ; 112                   ; 106                   ; 0                              ;
;     -- Output Connections                   ; 237                   ; 128                   ; 0                              ;
;     -- Registered Output Connections        ; 10                    ; 127                   ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;
;     -- Total Connections                    ; 3250                  ; 972                   ; 5                              ;
;     -- Registered Connections               ; 398                   ; 666                   ; 0                              ;
;                                             ;                       ;                       ;                                ;
; External Connections                        ;                       ;                       ;                                ;
;     -- Top                                  ; 190                   ; 270                   ; 0                              ;
;     -- sld_hub:auto_hub                     ; 270                   ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;
;     -- Input Ports                          ; 44                    ; 23                    ; 0                              ;
;     -- Output Ports                         ; 151                   ; 40                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 3                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 29                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 2                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 1                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 19                    ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                 ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLK   ; C20   ; 6        ; 77           ; 49           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; IN[0] ; AB13  ; 4        ; 43           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; IN[1] ; B14   ; 7        ; 43           ; 53           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; IN[2] ; A10   ; 8        ; 37           ; 53           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; IN[3] ; AA13  ; 4        ; 43           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; IN[4] ; G11   ; 8        ; 32           ; 53           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; IN[5] ; B10   ; 8        ; 37           ; 53           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; IN[6] ; E12   ; 7        ; 41           ; 53           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; IN[7] ; A8    ; 8        ; 30           ; 53           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; RST   ; T21   ; 5        ; 77           ; 27           ; 14           ; 25                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; STEP  ; T22   ; 5        ; 77           ; 27           ; 21           ; 5                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADDR[0] ; C10   ; 8        ; 32           ; 53           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ADDR[1] ; E9    ; 8        ; 23           ; 53           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ADDR[2] ; B6    ; 8        ; 25           ; 53           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ADDR[3] ; F10   ; 8        ; 19           ; 53           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ADDR[4] ; J7    ; 1        ; 0            ; 35           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ADDR[5] ; B5    ; 8        ; 19           ; 53           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ADDR[6] ; C8    ; 8        ; 23           ; 53           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ADDR[7] ; A5    ; 8        ; 21           ; 53           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU[0]  ; AB4   ; 3        ; 9            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU[1]  ; F7    ; 8        ; 5            ; 53           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU[2]  ; E6    ; 8        ; 3            ; 53           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU[3]  ; AA17  ; 4        ; 66           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU[4]  ; C3    ; 8        ; 9            ; 53           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU[5]  ; P17   ; 5        ; 77           ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU[6]  ; U15   ; 4        ; 62           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU[7]  ; V16   ; 4        ; 73           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BUS[0]  ; J20   ; 6        ; 77           ; 38           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BUS[1]  ; P22   ; 5        ; 77           ; 20           ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BUS[2]  ; E22   ; 6        ; 77           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BUS[3]  ; F20   ; 6        ; 77           ; 45           ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BUS[4]  ; F19   ; 6        ; 77           ; 45           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BUS[5]  ; H18   ; 6        ; 77           ; 42           ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BUS[6]  ; P21   ; 5        ; 77           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BUS[7]  ; N20   ; 5        ; 77           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DOUT[0] ; N17   ; 5        ; 77           ; 22           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DOUT[1] ; V22   ; 5        ; 77           ; 13           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DOUT[2] ; AB15  ; 4        ; 50           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DOUT[3] ; AA15  ; 4        ; 50           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DOUT[4] ; A17   ; 7        ; 55           ; 53           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DOUT[5] ; V14   ; 4        ; 59           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DOUT[6] ; N16   ; 5        ; 77           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DOUT[7] ; U22   ; 5        ; 77           ; 15           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DR1[0]  ; J21   ; 6        ; 77           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DR1[1]  ; J22   ; 6        ; 77           ; 33           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DR1[2]  ; M16   ; 5        ; 77           ; 26           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DR1[3]  ; H22   ; 6        ; 77           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DR1[4]  ; L22   ; 6        ; 77           ; 31           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DR1[5]  ; K18   ; 6        ; 77           ; 36           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DR1[6]  ; K17   ; 6        ; 77           ; 35           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DR1[7]  ; J18   ; 6        ; 77           ; 36           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DR2[0]  ; J17   ; 6        ; 77           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DR2[1]  ; M19   ; 5        ; 77           ; 26           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DR2[2]  ; L21   ; 6        ; 77           ; 31           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DR2[3]  ; K19   ; 6        ; 77           ; 32           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DR2[4]  ; N21   ; 5        ; 77           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DR2[5]  ; H21   ; 6        ; 77           ; 35           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DR2[6]  ; K21   ; 6        ; 77           ; 33           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DR2[7]  ; J19   ; 6        ; 77           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; FC      ; M20   ; 5        ; 77           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[0]   ; N19   ; 5        ; 77           ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[1]   ; P20   ; 5        ; 77           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[2]   ; Y13   ; 4        ; 50           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[3]   ; B17   ; 7        ; 55           ; 53           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[4]   ; W13   ; 4        ; 50           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[5]   ; D15   ; 7        ; 57           ; 53           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[6]   ; R21   ; 5        ; 77           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[7]   ; R18   ; 5        ; 77           ; 16           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LED_B   ; H2    ; 1        ; 0            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; M[10]   ; B19   ; 7        ; 64           ; 53           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; M[11]   ; E13   ; 7        ; 45           ; 53           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; M[12]   ; D22   ; 6        ; 77           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; M[13]   ; D19   ; 7        ; 69           ; 53           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; M[14]   ; A14   ; 7        ; 43           ; 53           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; M[15]   ; C15   ; 7        ; 50           ; 53           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; M[16]   ; F11   ; 7        ; 41           ; 53           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; M[17]   ; A13   ; 7        ; 43           ; 53           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; M[18]   ; D8    ; 8        ; 21           ; 53           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; M[19]   ; C19   ; 7        ; 69           ; 53           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; M[1]    ; C7    ; 8        ; 23           ; 53           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; M[20]   ; A18   ; 7        ; 59           ; 53           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; M[21]   ; F21   ; 6        ; 77           ; 38           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; M[22]   ; F22   ; 6        ; 77           ; 37           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; M[23]   ; B18   ; 7        ; 57           ; 53           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; M[24]   ; A19   ; 7        ; 64           ; 53           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; M[2]    ; C13   ; 7        ; 48           ; 53           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; M[3]    ; B20   ; 7        ; 69           ; 53           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; M[4]    ; AB14  ; 4        ; 48           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; M[5]    ; N18   ; 5        ; 77           ; 23           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; M[6]    ; B9    ; 8        ; 35           ; 53           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; M[7]    ; A16   ; 7        ; 55           ; 53           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; M[8]    ; H19   ; 6        ; 77           ; 40           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; M[9]    ; A15   ; 7        ; 48           ; 53           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[0]   ; B13   ; 7        ; 43           ; 53           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[1]   ; D10   ; 8        ; 37           ; 53           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[2]   ; E14   ; 7        ; 50           ; 53           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[3]   ; V12   ; 4        ; 48           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[4]   ; H17   ; 6        ; 77           ; 46           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[5]   ; E8    ; 8        ; 21           ; 53           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[6]   ; C6    ; 8        ; 16           ; 53           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[7]   ; D17   ; 7        ; 71           ; 53           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0[0]   ; C17   ; 7        ; 66           ; 53           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0[1]   ; AB16  ; 4        ; 55           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0[2]   ; J3    ; 1        ; 0            ; 33           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0[3]   ; V13   ; 4        ; 57           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0[4]   ; U21   ; 5        ; 77           ; 16           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0[5]   ; R20   ; 5        ; 77           ; 14           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0[6]   ; G14   ; 7        ; 57           ; 53           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0[7]   ; R17   ; 5        ; 77           ; 13           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1[0]   ; V21   ; 5        ; 77           ; 14           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1[1]   ; H20   ; 6        ; 77           ; 40           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1[2]   ; F13   ; 7        ; 50           ; 53           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1[3]   ; B16   ; 7        ; 52           ; 53           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1[4]   ; G13   ; 7        ; 55           ; 53           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1[5]   ; R22   ; 5        ; 77           ; 18           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1[6]   ; A20   ; 7        ; 69           ; 53           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1[7]   ; D21   ; 6        ; 77           ; 44           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2[0]   ; U12   ; 4        ; 52           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2[1]   ; AA16  ; 4        ; 55           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2[2]   ; Y14   ; 4        ; 52           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2[3]   ; E15   ; 7        ; 57           ; 53           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2[4]   ; N22   ; 5        ; 77           ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2[5]   ; W14   ; 4        ; 57           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2[6]   ; Y15   ; 4        ; 52           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2[7]   ; M22   ; 5        ; 77           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM[0]  ; B8    ; 8        ; 30           ; 53           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM[1]  ; A4    ; 8        ; 16           ; 53           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM[2]  ; A7    ; 8        ; 30           ; 53           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM[3]  ; F8    ; 8        ; 14           ; 53           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM[4]  ; B7    ; 8        ; 28           ; 53           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM[5]  ; A6    ; 8        ; 25           ; 53           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM[6]  ; K7    ; 1        ; 0            ; 35           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM[7]  ; G10   ; 8        ; 19           ; 53           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_B   ; E10   ; 8        ; 37           ; 53           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SFT[0]  ; AA4   ; 3        ; 5            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SFT[1]  ; U16   ; 4        ; 73           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SFT[2]  ; G15   ; 7        ; 73           ; 53           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SFT[3]  ; AA22  ; 5        ; 77           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SFT[4]  ; W6    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SFT[5]  ; Y3    ; 3        ; 3            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SFT[6]  ; V9    ; 3        ; 32           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SFT[7]  ; L6    ; 2        ; 0            ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SW_B    ; E11   ; 7        ; 41           ; 53           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uA2[0]  ; B15   ; 7        ; 48           ; 53           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uA2[1]  ; D13   ; 7        ; 48           ; 53           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uA2[2]  ; H16   ; 6        ; 77           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uA2[3]  ; M21   ; 5        ; 77           ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uA2[4]  ; E21   ; 6        ; 77           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; uA2[5]  ; A9    ; 8        ; 35           ; 53           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; D1       ; DIFFIO_L5n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L8p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; K6       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; K2       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; K1       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; K5       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; L5       ; TDI                                      ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; L2       ; TCK                                      ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; L1       ; TMS                                      ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; L4       ; TDO                                      ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; L3       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; DIFFIO_R20n, DEV_OE                      ; Use as regular IO        ; R2[4]                   ; Dual Purpose Pin          ;
; N21      ; DIFFIO_R20p, DEV_CLRn                    ; Use as regular IO        ; DR2[4]                  ; Dual Purpose Pin          ;
; M18      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; M17      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; L18      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; L17      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; K20      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; L22      ; DIFFIO_R17n, INIT_DONE                   ; Use as regular IO        ; DR1[4]                  ; Dual Purpose Pin          ;
; L21      ; DIFFIO_R17p, CRC_ERROR                   ; Use as regular IO        ; DR2[2]                  ; Dual Purpose Pin          ;
; K22      ; DIFFIO_R16n, nCEO                        ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; K21      ; DIFFIO_R16p, CLKUSR                      ; Use as regular IO        ; DR2[6]                  ; Dual Purpose Pin          ;
; E22      ; DIFFIO_R8n, nWE                          ; Use as regular IO        ; BUS[2]                  ; Dual Purpose Pin          ;
; E21      ; DIFFIO_R8p, nOE                          ; Use as regular IO        ; uA2[4]                  ; Dual Purpose Pin          ;
; F20      ; DIFFIO_R6n, nAVD                         ; Use as regular IO        ; BUS[3]                  ; Dual Purpose Pin          ;
; F19      ; DIFFIO_R6p                               ; Use as regular IO        ; BUS[4]                  ; Dual Purpose Pin          ;
; C20      ; DIFFIO_R2n, PADD20, DQS2R/CQ3R,CDPCLK5   ; Use as regular IO        ; CLK                     ; Dual Purpose Pin          ;
; B18      ; DIFFIO_T34p, PADD0                       ; Use as regular IO        ; M[23]                   ; Dual Purpose Pin          ;
; A17      ; DIFFIO_T31n, PADD1                       ; Use as regular IO        ; DOUT[4]                 ; Dual Purpose Pin          ;
; B17      ; DIFFIO_T31p, PADD2                       ; Use as regular IO        ; IR[3]                   ; Dual Purpose Pin          ;
; E14      ; DIFFIO_T28n, PADD3                       ; Use as regular IO        ; PC[2]                   ; Dual Purpose Pin          ;
; F13      ; DIFFIO_T28p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO        ; R1[2]                   ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T27n, PADD5                       ; Use as regular IO        ; M[9]                    ; Dual Purpose Pin          ;
; B15      ; DIFFIO_T27p, PADD6                       ; Use as regular IO        ; uA2[0]                  ; Dual Purpose Pin          ;
; C13      ; DIFFIO_T26n, PADD7                       ; Use as regular IO        ; M[2]                    ; Dual Purpose Pin          ;
; D13      ; DIFFIO_T26p, PADD8                       ; Use as regular IO        ; uA2[1]                  ; Dual Purpose Pin          ;
; A14      ; DIFFIO_T25n, PADD9                       ; Use as regular IO        ; M[14]                   ; Dual Purpose Pin          ;
; B14      ; DIFFIO_T25p, PADD10                      ; Use as regular IO        ; IN[1]                   ; Dual Purpose Pin          ;
; A13      ; DIFFIO_T24n, PADD11                      ; Use as regular IO        ; M[17]                   ; Dual Purpose Pin          ;
; B13      ; DIFFIO_T24p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO        ; PC[0]                   ; Dual Purpose Pin          ;
; E11      ; DIFFIO_T23n, PADD13                      ; Use as regular IO        ; SW_B                    ; Dual Purpose Pin          ;
; F11      ; DIFFIO_T23p, PADD14                      ; Use as regular IO        ; M[16]                   ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T21p, PADD15                      ; Use as regular IO        ; IN[5]                   ; Dual Purpose Pin          ;
; A9       ; DIFFIO_T20n, PADD16                      ; Use as regular IO        ; uA2[5]                  ; Dual Purpose Pin          ;
; B9       ; DIFFIO_T20p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; M[6]                    ; Dual Purpose Pin          ;
; A8       ; DIFFIO_T17n, DATA2                       ; Use as regular IO        ; IN[7]                   ; Dual Purpose Pin          ;
; B8       ; DIFFIO_T17p, DATA3                       ; Use as regular IO        ; RAM[0]                  ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T16n, PADD18                      ; Use as regular IO        ; RAM[2]                  ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T16p, DATA4                       ; Use as regular IO        ; RAM[4]                  ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T15n, PADD19                      ; Use as regular IO        ; RAM[5]                  ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T15p, DATA15                      ; Use as regular IO        ; ADDR[2]                 ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T13n, DATA14, DQS3T/CQ3T#,DPCLK11 ; Use as regular IO        ; ADDR[6]                 ; Dual Purpose Pin          ;
; C7       ; DIFFIO_T13p, DATA13                      ; Use as regular IO        ; M[1]                    ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T11p, DATA5                       ; Use as regular IO        ; ADDR[7]                 ; Dual Purpose Pin          ;
; F10      ; DIFFIO_T10p, DATA6                       ; Use as regular IO        ; ADDR[3]                 ; Dual Purpose Pin          ;
; C6       ; DIFFIO_T9n, DATA7                        ; Use as regular IO        ; PC[6]                   ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T7n, DATA9                        ; Use as regular IO        ; RAM[3]                  ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 8 / 34 ( 24 % )  ; 2.5V          ; --           ;
; 2        ; 1 / 42 ( 2 % )   ; 2.5V          ; --           ;
; 3        ; 5 / 42 ( 12 % )  ; 2.5V          ; --           ;
; 4        ; 20 / 43 ( 47 % ) ; 2.5V          ; --           ;
; 5        ; 28 / 42 ( 67 % ) ; 2.5V          ; --           ;
; 6        ; 29 / 39 ( 74 % ) ; 2.5V          ; --           ;
; 7        ; 34 / 43 ( 79 % ) ; 2.5V          ; --           ;
; 8        ; 29 / 43 ( 67 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 378        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 372        ; 8        ; RAM[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 366        ; 8        ; ADDR[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 357        ; 8        ; RAM[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 355        ; 8        ; RAM[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 353        ; 8        ; IN[7]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 346        ; 8        ; uA2[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 344        ; 8        ; IN[2]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 340        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 338        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 333        ; 7        ; M[17]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 331        ; 7        ; M[14]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 325        ; 7        ; M[9]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ; 318        ; 7        ; M[7]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A17      ; 316        ; 7        ; DOUT[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A18      ; 310        ; 7        ; M[20]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A19      ; 308        ; 7        ; M[24]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A20      ; 301        ; 7        ; R1[6]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A21      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA2      ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA3      ; 97         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA4      ; 101        ; 3        ; SFT[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA5      ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 114        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 141        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA12     ; 143        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 147        ; 4        ; IN[3]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA14     ; 152        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 158        ; 4        ; DOUT[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA16     ; 164        ; 4        ; R2[1]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA17     ; 179        ; 4        ; ALU[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA18     ; 181        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA19     ; 182        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 186        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 196        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 195        ; 5        ; SFT[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; AB1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB3      ; 98         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 102        ; 3        ; ALU[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB5      ; 106        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ; 105        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 115        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 142        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 144        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 148        ; 4        ; IN[0]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB14     ; 153        ; 4        ; M[4]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB15     ; 159        ; 4        ; DOUT[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB16     ; 165        ; 4        ; R0[1]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB17     ; 180        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 178        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 183        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 187        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B3       ; 379        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 373        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 367        ; 8        ; ADDR[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 358        ; 8        ; ADDR[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 356        ; 8        ; RAM[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 354        ; 8        ; RAM[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 347        ; 8        ; M[6]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 345        ; 8        ; IN[5]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 341        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 339        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 334        ; 7        ; PC[0]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ; 332        ; 7        ; IN[1]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ; 326        ; 7        ; uA2[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 319        ; 7        ; R1[3]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ; 317        ; 7        ; IR[3]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B18      ; 311        ; 7        ; M[23]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B19      ; 307        ; 7        ; M[10]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B20      ; 302        ; 7        ; M[3]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B21      ; 282        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 281        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 382        ; 8        ; ALU[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C4       ; 383        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 370        ; 8        ; PC[6]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ; 362        ; 8        ; M[1]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ; 361        ; 8        ; ADDR[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 350        ; 8        ; ADDR[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 327        ; 7        ; M[2]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 322        ; 7        ; M[15]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 306        ; 7        ; R0[0]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C18      ; 294        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 299        ; 7        ; M[19]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C20      ; 283        ; 6        ; CLK                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C21      ; 280        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 279        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D6       ; 380        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 371        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 363        ; 8        ; M[18]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 342        ; 8        ; PC[1]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D13      ; 328        ; 7        ; uA2[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D15      ; 312        ; 7        ; IR[5]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D17      ; 296        ; 7        ; PC[7]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D18      ; 295        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 300        ; 7        ; M[13]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D20      ; 284        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D21      ; 274        ; 6        ; R1[7]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D22      ; 273        ; 6        ; M[12]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 16         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ; 388        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ; 387        ; 8        ; ALU[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E7       ; 381        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 364        ; 8        ; PC[5]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 359        ; 8        ; ADDR[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 343        ; 8        ; RAM_B                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 336        ; 7        ; SW_B                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ; 335        ; 7        ; IN[6]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ; 330        ; 7        ; M[11]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E14      ; 323        ; 7        ; PC[2]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E15      ; 313        ; 7        ; R2[3]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E16      ; 288        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 270        ; 6        ; uA2[4]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E22      ; 269        ; 6        ; BUS[2]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 384        ; 8        ; ALU[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 374        ; 8        ; RAM[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 386        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 369        ; 8        ; ADDR[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F11      ; 337        ; 7        ; M[16]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F13      ; 324        ; 7        ; R1[2]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F14      ; 292        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 289        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 287        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 285        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 276        ; 6        ; BUS[4]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F20      ; 275        ; 6        ; BUS[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F21      ; 263        ; 6        ; M[21]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F22      ; 262        ; 6        ; M[22]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 44         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ; 43         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G3       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G6       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 385        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 375        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 389        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G10      ; 368        ; 8        ; RAM[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G11      ; 351        ; 8        ; IN[4]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G13      ; 315        ; 7        ; R1[4]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G14      ; 314        ; 7        ; R0[6]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G15      ; 291        ; 7        ; SFT[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G16      ; 290        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 286        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 277        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 243        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G22      ; 242        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 29         ; 1        ; LED_B                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H6       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H16      ; 272        ; 6        ; uA2[2]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H17      ; 278        ; 6        ; PC[4]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H18      ; 271        ; 6        ; BUS[5]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H19      ; 268        ; 6        ; M[8]                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H20      ; 267        ; 6        ; R1[1]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H21      ; 257        ; 6        ; DR2[5]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H22      ; 256        ; 6        ; DR1[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J1       ; 34         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 33         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 32         ; 1        ; R0[2]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J4       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 25         ; 1        ; ADDR[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J17      ; 266        ; 6        ; DR2[0]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J18      ; 260        ; 6        ; DR1[7]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J19      ; 265        ; 6        ; DR2[7]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J20      ; 264        ; 6        ; BUS[0]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J21      ; 255        ; 6        ; DR1[0]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J22      ; 254        ; 6        ; DR1[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 36         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K2       ; 35         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 37         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 24         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 26         ; 1        ; RAM[6]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ; 258        ; 6        ; DR1[6]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K18      ; 259        ; 6        ; DR1[5]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K19      ; 251        ; 6        ; DR2[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K20      ; 248        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 253        ; 6        ; DR2[6]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K22      ; 252        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 40         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L2       ; 39         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L3       ; 42         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 41         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L5       ; 38         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L6       ; 47         ; 2        ; SFT[7]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ; 247        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 246        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 250        ; 6        ; DR2[2]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L22      ; 249        ; 6        ; DR1[4]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 52         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ; 239        ; 5        ; DR1[2]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M17      ; 245        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 244        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 238        ; 5        ; DR2[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M20      ; 237        ; 5        ; FC                                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M21      ; 236        ; 5        ; uA2[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M22      ; 235        ; 5        ; R2[7]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ; 54         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 53         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N7       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ; 223        ; 5        ; DOUT[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N17      ; 231        ; 5        ; DOUT[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N18      ; 232        ; 5        ; M[5]                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N19      ; 230        ; 5        ; IR[0]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N20      ; 229        ; 5        ; BUS[7]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N21      ; 234        ; 5        ; DR2[4]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N22      ; 233        ; 5        ; R2[4]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 64         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 63         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P7       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ; 213        ; 5        ; ALU[5]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P18      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 226        ; 5        ; IR[1]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P21      ; 228        ; 5        ; BUS[6]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P22      ; 227        ; 5        ; BUS[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 60         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ; 193        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 194        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 192        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R17      ; 212        ; 5        ; R0[7]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R18      ; 220        ; 5        ; IR[7]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R19      ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R20      ; 216        ; 5        ; R0[5]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R21      ; 225        ; 5        ; IR[6]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R22      ; 224        ; 5        ; R1[5]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ; 46         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T2       ; 45         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T4       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 121        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 177        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ; 191        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T17      ; 198        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 199        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 211        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T20      ; 210        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T21      ; 241        ; 5        ; RST                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T22      ; 240        ; 5        ; STEP                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U1       ; 66         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 65         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ; 93         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U9       ; 109        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U10      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U11      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U12      ; 160        ; 4        ; R2[0]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U13      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U14      ; 171        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U15      ; 172        ; 4        ; ALU[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U16      ; 189        ; 4        ; SFT[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U17      ; 190        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 205        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 204        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 219        ; 5        ; R0[4]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U22      ; 218        ; 5        ; DOUT[7]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V1       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 91         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V7       ; 100        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 110        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 126        ; 3        ; SFT[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V10      ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 154        ; 4        ; PC[3]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V13      ; 166        ; 4        ; R0[3]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V14      ; 170        ; 4        ; DOUT[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V15      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 188        ; 4        ; ALU[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V17      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 215        ; 5        ; R1[0]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V22      ; 214        ; 5        ; DOUT[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; W1       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ; 99         ; 3        ; SFT[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W7       ; 107        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 111        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W10      ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W13      ; 156        ; 4        ; IR[4]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W14      ; 167        ; 4        ; R2[5]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W15      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W17      ; 184        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W19      ; 201        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; W20      ; 200        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ; 209        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 208        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y2       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y3       ; 95         ; 3        ; SFT[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y4       ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 108        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 116        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 157        ; 4        ; IR[2]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y14      ; 162        ; 4        ; R2[2]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y15      ; 163        ; 4        ; R2[6]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 185        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 203        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 202        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                           ; Library Name ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CPU_TOP                                                               ; 901 (1)     ; 212 (0)                   ; 0 (0)         ; 3584        ; 3    ; 0            ; 0       ; 0         ; 149  ; 0            ; 689 (1)      ; 22 (0)            ; 190 (0)          ; |CPU_TOP                                                                                                                                                                      ; work         ;
;    |ALU_MD_G:inst3|                                                    ; 454 (2)     ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 444 (2)      ; 0 (0)             ; 10 (0)           ; |CPU_TOP|ALU_MD_G:inst3                                                                                                                                                       ; work         ;
;       |ALU181:inst1|                                                   ; 344 (344)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 344 (344)    ; 0 (0)             ; 0 (0)            ; |CPU_TOP|ALU_MD_G:inst3|ALU181:inst1                                                                                                                                          ; work         ;
;       |LDR0_2:inst2|                                                   ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|ALU_MD_G:inst3|LDR0_2:inst2                                                                                                                                          ; work         ;
;       |REG0_2:inst10|                                                  ; 28 (4)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (4)       ; 0 (0)             ; 0 (0)            ; |CPU_TOP|ALU_MD_G:inst3|REG0_2:inst10                                                                                                                                         ; work         ;
;          |lpm_latch0:inst10|                                           ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst10                                                                                                                       ; work         ;
;             |lpm_latch:lpm_latch_component|                            ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component                                                                                         ; work         ;
;          |lpm_latch0:inst11|                                           ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst11                                                                                                                       ; work         ;
;             |lpm_latch:lpm_latch_component|                            ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component                                                                                         ; work         ;
;          |lpm_latch0:inst9|                                            ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst9                                                                                                                        ; work         ;
;             |lpm_latch:lpm_latch_component|                            ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component                                                                                          ; work         ;
;       |SHIFT_1:inst38|                                                 ; 24 (2)      ; 10 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (1)       ; 0 (0)             ; 10 (0)           ; |CPU_TOP|ALU_MD_G:inst3|SHIFT_1:inst38                                                                                                                                        ; work         ;
;          |21mux:268|                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU_TOP|ALU_MD_G:inst3|SHIFT_1:inst38|21mux:268                                                                                                                              ; work         ;
;          |SHEFT:inst|                                                  ; 22 (22)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 9 (9)            ; |CPU_TOP|ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst                                                                                                                             ; work         ;
;       |lpm_bustri0:inst27|                                             ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|ALU_MD_G:inst3|lpm_bustri0:inst27                                                                                                                                    ; work         ;
;          |lpm_bustri:lpm_bustri_component|                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|ALU_MD_G:inst3|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component                                                                                                    ; work         ;
;       |lpm_bustri0:inst37|                                             ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|ALU_MD_G:inst3|lpm_bustri0:inst37                                                                                                                                    ; work         ;
;          |lpm_bustri:lpm_bustri_component|                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|ALU_MD_G:inst3|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component                                                                                                    ; work         ;
;       |lpm_bustri0:inst7|                                              ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; |CPU_TOP|ALU_MD_G:inst3|lpm_bustri0:inst7                                                                                                                                     ; work         ;
;          |lpm_bustri:lpm_bustri_component|                             ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |CPU_TOP|ALU_MD_G:inst3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component                                                                                                     ; work         ;
;       |lpm_latch0:inst14|                                              ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|ALU_MD_G:inst3|lpm_latch0:inst14                                                                                                                                     ; work         ;
;          |lpm_latch:lpm_latch_component|                               ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|ALU_MD_G:inst3|lpm_latch0:inst14|lpm_latch:lpm_latch_component                                                                                                       ; work         ;
;       |lpm_latch0:inst8|                                               ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|ALU_MD_G:inst3|lpm_latch0:inst8                                                                                                                                      ; work         ;
;          |lpm_latch:lpm_latch_component|                               ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|ALU_MD_G:inst3|lpm_latch0:inst8|lpm_latch:lpm_latch_component                                                                                                        ; work         ;
;    |Fc_z:inst44|                                                       ; 7 (7)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |CPU_TOP|Fc_z:inst44                                                                                                                                                          ; work         ;
;    |REGS_MD:inst12|                                                    ; 36 (4)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (2)       ; 0 (0)             ; 10 (2)           ; |CPU_TOP|REGS_MD:inst12                                                                                                                                                       ; work         ;
;       |counter:inst2|                                                  ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |CPU_TOP|REGS_MD:inst12|counter:inst2                                                                                                                                         ; work         ;
;          |lpm_counter1:inst|                                           ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |CPU_TOP|REGS_MD:inst12|counter:inst2|lpm_counter1:inst                                                                                                                       ; work         ;
;             |lpm_counter:lpm_counter_component|                        ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |CPU_TOP|REGS_MD:inst12|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component                                                                                     ; work         ;
;                |cntr_k5j:auto_generated|                               ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |CPU_TOP|REGS_MD:inst12|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated                                                             ; work         ;
;       |lpm_latch0:inst1|                                               ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|REGS_MD:inst12|lpm_latch0:inst1                                                                                                                                      ; work         ;
;          |lpm_latch:lpm_latch_component|                               ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|REGS_MD:inst12|lpm_latch0:inst1|lpm_latch:lpm_latch_component                                                                                                        ; work         ;
;       |lpm_latch0:inst3|                                               ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|REGS_MD:inst12|lpm_latch0:inst3                                                                                                                                      ; work         ;
;          |lpm_latch:lpm_latch_component|                               ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|REGS_MD:inst12|lpm_latch0:inst3|lpm_latch:lpm_latch_component                                                                                                        ; work         ;
;       |lpm_latch0:inst|                                                ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|REGS_MD:inst12|lpm_latch0:inst                                                                                                                                       ; work         ;
;          |lpm_latch:lpm_latch_component|                               ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|REGS_MD:inst12|lpm_latch0:inst|lpm_latch:lpm_latch_component                                                                                                         ; work         ;
;    |lpm_bustri0:inst15|                                                ; 43 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (0)       ; 0 (0)             ; 0 (0)            ; |CPU_TOP|lpm_bustri0:inst15                                                                                                                                                   ; work         ;
;       |lpm_bustri:lpm_bustri_component|                                ; 43 (43)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 0 (0)            ; |CPU_TOP|lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component                                                                                                                   ; work         ;
;    |lpm_ram_dq0:inst9|                                                 ; 65 (0)      ; 34 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 4 (0)             ; 30 (0)           ; |CPU_TOP|lpm_ram_dq0:inst9                                                                                                                                                    ; work         ;
;       |altsyncram:altsyncram_component|                                ; 65 (0)      ; 34 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 4 (0)             ; 30 (0)           ; |CPU_TOP|lpm_ram_dq0:inst9|altsyncram:altsyncram_component                                                                                                                    ; work         ;
;          |altsyncram_aog1:auto_generated|                              ; 65 (0)      ; 34 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 4 (0)             ; 30 (0)           ; |CPU_TOP|lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated                                                                                     ; work         ;
;             |altsyncram_l4c2:altsyncram1|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|altsyncram_l4c2:altsyncram1                                                         ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                ; 65 (40)     ; 34 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (15)      ; 4 (4)             ; 30 (21)          ; |CPU_TOP|lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                           ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|    ; 25 (25)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 9 (9)            ; |CPU_TOP|lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr        ; work         ;
;    |sld_hub:auto_hub|                                                  ; 171 (1)     ; 97 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (1)       ; 13 (0)            ; 84 (0)           ; |CPU_TOP|sld_hub:auto_hub                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                   ; 170 (129)   ; 97 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (60)      ; 13 (13)           ; 84 (59)          ; |CPU_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                     ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |CPU_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                   ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |CPU_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                              ; work         ;
;    |step3:inst11|                                                      ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |CPU_TOP|step3:inst11                                                                                                                                                         ; work         ;
;    |uPC:inst6|                                                         ; 121 (0)     ; 56 (0)                    ; 0 (0)         ; 1536        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (0)       ; 5 (0)             ; 52 (0)           ; |CPU_TOP|uPC:inst6                                                                                                                                                            ; work         ;
;       |decoder_ALL:inst40|                                             ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|uPC:inst6|decoder_ALL:inst40                                                                                                                                         ; work         ;
;          |decoder2_4:inst24|                                           ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|uPC:inst6|decoder_ALL:inst40|decoder2_4:inst24                                                                                                                       ; work         ;
;             |74139m:inst|                                              ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|uPC:inst6|decoder_ALL:inst40|decoder2_4:inst24|74139m:inst                                                                                                           ; work         ;
;          |decoder_A:inst4|                                             ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|uPC:inst6|decoder_ALL:inst40|decoder_A:inst4                                                                                                                         ; work         ;
;             |74138:inst|                                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|uPC:inst6|decoder_ALL:inst40|decoder_A:inst4|74138:inst                                                                                                              ; work         ;
;          |decoder_B:inst5|                                             ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|uPC:inst6|decoder_ALL:inst40|decoder_B:inst5                                                                                                                         ; work         ;
;             |74138:inst|                                               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|uPC:inst6|decoder_ALL:inst40|decoder_B:inst5|74138:inst                                                                                                              ; work         ;
;       |lpm_rom0:inst1|                                                 ; 84 (0)      ; 50 (0)                    ; 0 (0)         ; 1536        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 4 (0)             ; 46 (0)           ; |CPU_TOP|uPC:inst6|lpm_rom0:inst1                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 84 (0)      ; 50 (0)                    ; 0 (0)         ; 1536        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 4 (0)             ; 46 (0)           ; |CPU_TOP|uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_hu51:auto_generated|                           ; 84 (0)      ; 50 (0)                    ; 0 (0)         ; 1536        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 4 (0)             ; 46 (0)           ; |CPU_TOP|uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated                                                                              ; work         ;
;                |altsyncram_gc72:altsyncram1|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1536        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TOP|uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1                                                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 84 (61)     ; 50 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (20)      ; 4 (4)             ; 46 (37)          ; |CPU_TOP|uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 23 (23)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; |CPU_TOP|uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;       |uA_reg:inst18|                                                  ; 21 (21)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 1 (1)             ; 5 (5)            ; |CPU_TOP|uPC:inst6|uA_reg:inst18                                                                                                                                              ; work         ;
;       |uI_C:inst12|                                                    ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 1 (1)            ; |CPU_TOP|uPC:inst6|uI_C:inst12                                                                                                                                                ; work         ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                     ;
+---------+----------+---------------+---------------+-----------------------+-----+------+
; Name    ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------+----------+---------------+---------------+-----------------------+-----+------+
; FC      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BUS[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BUS[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BUS[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BUS[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BUS[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BUS[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BUS[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BUS[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_B   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[24]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[23]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[22]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[21]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[20]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[19]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[18]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[17]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[16]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[15]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[14]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[13]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADDR[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADDR[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADDR[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADDR[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADDR[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADDR[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADDR[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADDR[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED_B   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SW_B    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DOUT[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DOUT[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DOUT[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DOUT[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DOUT[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DOUT[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DOUT[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DOUT[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DR1[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DR1[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DR1[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DR1[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DR1[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DR1[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DR1[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DR1[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DR2[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DR2[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DR2[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DR2[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DR2[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DR2[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DR2[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DR2[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SFT[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SFT[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SFT[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SFT[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SFT[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SFT[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SFT[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SFT[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uA2[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uA2[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uA2[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uA2[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uA2[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uA2[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RST     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; IN[7]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IN[6]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IN[5]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IN[4]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; IN[3]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IN[2]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; IN[1]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IN[0]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; STEP    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; CLK     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+---------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                     ;
+----------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                  ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------+-------------------+---------+
; RST                                                                  ;                   ;         ;
; IN[7]                                                                ;                   ;         ;
;      - lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[7]~13 ; 0                 ; 6       ;
; IN[6]                                                                ;                   ;         ;
;      - lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[6]~16 ; 0                 ; 6       ;
; IN[5]                                                                ;                   ;         ;
;      - lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[5]~21 ; 0                 ; 6       ;
; IN[4]                                                                ;                   ;         ;
;      - lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[4]~26 ; 1                 ; 6       ;
; IN[3]                                                                ;                   ;         ;
;      - lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[3]~31 ; 0                 ; 6       ;
; IN[2]                                                                ;                   ;         ;
;      - lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[2]~36 ; 1                 ; 6       ;
; IN[1]                                                                ;                   ;         ;
;      - lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[1]~41 ; 0                 ; 6       ;
; IN[0]                                                                ;                   ;         ;
;      - lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[0]~46 ; 0                 ; 6       ;
; STEP                                                                 ;                   ;         ;
; CLK                                                                  ;                   ;         ;
;      - step3:inst11|inst5                                            ; 0                 ; 6       ;
+----------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                    ; Location           ; Fan-Out ; Usage         ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; ALU_MD_G:inst3|REG0_2:inst10|inst3~0                                                                                                                                                    ; LCCOMB_X53_Y30_N14 ; 8       ; Latch enable  ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; ALU_MD_G:inst3|REG0_2:inst10|inst4~0                                                                                                                                                    ; LCCOMB_X53_Y30_N8  ; 8       ; Latch enable  ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; ALU_MD_G:inst3|REG0_2:inst10|inst5~1                                                                                                                                                    ; LCCOMB_X53_Y30_N18 ; 8       ; Latch enable  ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; ALU_MD_G:inst3|SHIFT_1:inst38|253                                                                                                                                                       ; LCCOMB_X57_Y31_N2  ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; ALU_MD_G:inst3|inst32                                                                                                                                                                   ; LCCOMB_X51_Y33_N24 ; 8       ; Latch enable  ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; ALU_MD_G:inst3|inst33                                                                                                                                                                   ; LCCOMB_X51_Y33_N22 ; 8       ; Latch enable  ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; Fc_z:inst44|10                                                                                                                                                                          ; LCCOMB_X50_Y31_N22 ; 2       ; Clock         ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; REGS_MD:inst12|inst17                                                                                                                                                                   ; LCCOMB_X50_Y31_N10 ; 8       ; Clock         ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; REGS_MD:inst12|inst28                                                                                                                                                                   ; LCCOMB_X51_Y33_N28 ; 8       ; Latch enable  ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; REGS_MD:inst12|inst31                                                                                                                                                                   ; LCCOMB_X51_Y33_N10 ; 8       ; Latch enable  ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; REGS_MD:inst12|inst34                                                                                                                                                                   ; LCCOMB_X42_Y34_N20 ; 8       ; Latch enable  ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; RST                                                                                                                                                                                     ; PIN_T21            ; 10      ; Async. clear  ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; STEP                                                                                                                                                                                    ; PIN_T22            ; 5       ; Async. clear  ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                            ; JTAG_X1_Y27_N0     ; 184     ; Clock         ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                            ; JTAG_X1_Y27_N0     ; 22      ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[7]~11                                                                                                                           ; LCCOMB_X50_Y35_N26 ; 18      ; Output enable ; no     ; --                   ; --               ; --                        ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                               ; LCCOMB_X37_Y38_N0  ; 1       ; Write enable  ; no     ; --                   ; --               ; --                        ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                  ; LCCOMB_X44_Y37_N0  ; 4       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                  ; LCCOMB_X37_Y38_N26 ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                                  ; LCCOMB_X36_Y38_N12 ; 8       ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~10                                                       ; LCCOMB_X37_Y38_N12 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~1                                                        ; LCCOMB_X28_Y38_N0  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4              ; LCCOMB_X36_Y39_N4  ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12        ; LCCOMB_X36_Y39_N6  ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19        ; LCCOMB_X36_Y39_N0  ; 5       ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                   ; FF_X40_Y38_N3      ; 36      ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                        ; LCCOMB_X38_Y39_N14 ; 4       ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                          ; LCCOMB_X38_Y39_N16 ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                        ; LCCOMB_X39_Y37_N2  ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4                                                                                           ; LCCOMB_X40_Y37_N14 ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                          ; LCCOMB_X40_Y37_N2  ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                             ; FF_X42_Y37_N25     ; 10      ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5                                                                                                           ; LCCOMB_X42_Y37_N28 ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                             ; FF_X42_Y37_N7      ; 9       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                             ; FF_X43_Y38_N1      ; 12      ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12                                                                                                          ; LCCOMB_X42_Y37_N0  ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                             ; FF_X43_Y38_N7      ; 16      ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17                                                                                                            ; LCCOMB_X41_Y37_N6  ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~15                                                                                                      ; LCCOMB_X39_Y39_N28 ; 5       ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16                                                                                                      ; LCCOMB_X39_Y39_N30 ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                ; LCCOMB_X41_Y38_N4  ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                    ; LCCOMB_X42_Y37_N4  ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                                    ; LCCOMB_X43_Y38_N26 ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                     ; LCCOMB_X39_Y39_N4  ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                                ; LCCOMB_X40_Y39_N30 ; 5       ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                ; LCCOMB_X39_Y39_N22 ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                        ; FF_X41_Y38_N1      ; 15      ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                       ; FF_X40_Y38_N7      ; 12      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; FF_X41_Y38_N27     ; 41      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                        ; FF_X40_Y38_N1      ; 15      ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                 ; LCCOMB_X40_Y38_N8  ; 3       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                       ; FF_X39_Y38_N9      ; 34      ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; step3:inst11|inst                                                                                                                                                                       ; FF_X50_Y31_N17     ; 3       ; Clock         ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; step3:inst11|inst1                                                                                                                                                                      ; FF_X51_Y33_N29     ; 9       ; Clock         ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; step3:inst11|inst2                                                                                                                                                                      ; FF_X50_Y31_N5      ; 6       ; Clock         ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; step3:inst11|inst5                                                                                                                                                                      ; LCCOMB_X50_Y31_N18 ; 5       ; Clock         ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; uPC:inst6|decoder_ALL:inst40|decoder_A:inst4|74138:inst|19~0                                                                                                                            ; LCCOMB_X51_Y33_N20 ; 8       ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|q_a[17]                                                             ; M9K_X47_Y38_N0     ; 2       ; Write enable  ; no     ; --                   ; --               ; --                        ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|q_a[21]                                                             ; M9K_X47_Y38_N0     ; 35      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                        ; LCCOMB_X44_Y37_N18 ; 2       ; Write enable  ; no     ; --                   ; --               ; --                        ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                           ; LCCOMB_X43_Y37_N2  ; 4       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                           ; LCCOMB_X44_Y37_N22 ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                           ; LCCOMB_X44_Y37_N4  ; 7       ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~9                                                 ; LCCOMB_X46_Y37_N24 ; 6       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]~1                                                 ; LCCOMB_X48_Y37_N0  ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~1       ; LCCOMB_X45_Y38_N4  ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10 ; LCCOMB_X45_Y38_N2  ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 ; LCCOMB_X44_Y38_N2  ; 5       ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; uPC:inst6|uA_reg:inst18|inst2~0                                                                                                                                                         ; LCCOMB_X49_Y37_N2  ; 1       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; uPC:inst6|uA_reg:inst18|inst4~0                                                                                                                                                         ; LCCOMB_X57_Y29_N22 ; 1       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; uPC:inst6|uA_reg:inst18|inst5~0                                                                                                                                                         ; LCCOMB_X57_Y29_N2  ; 1       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; uPC:inst6|uA_reg:inst18|inst7~0                                                                                                                                                         ; LCCOMB_X49_Y37_N0  ; 1       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; uPC:inst6|uA_reg:inst18|inst8~0                                                                                                                                                         ; LCCOMB_X57_Y29_N26 ; 1       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                      ;
+--------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                 ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; ALU_MD_G:inst3|REG0_2:inst10|inst3~0 ; LCCOMB_X53_Y30_N14 ; 8       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; ALU_MD_G:inst3|REG0_2:inst10|inst4~0 ; LCCOMB_X53_Y30_N8  ; 8       ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; ALU_MD_G:inst3|REG0_2:inst10|inst5~1 ; LCCOMB_X53_Y30_N18 ; 8       ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; ALU_MD_G:inst3|inst32                ; LCCOMB_X51_Y33_N24 ; 8       ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; ALU_MD_G:inst3|inst33                ; LCCOMB_X51_Y33_N22 ; 8       ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; Fc_z:inst44|10                       ; LCCOMB_X50_Y31_N22 ; 2       ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; REGS_MD:inst12|inst17                ; LCCOMB_X50_Y31_N10 ; 8       ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; REGS_MD:inst12|inst28                ; LCCOMB_X51_Y33_N28 ; 8       ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; REGS_MD:inst12|inst31                ; LCCOMB_X51_Y33_N10 ; 8       ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; REGS_MD:inst12|inst34                ; LCCOMB_X42_Y34_N20 ; 8       ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; RST                                  ; PIN_T21            ; 10      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; STEP                                 ; PIN_T22            ; 5       ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; altera_internal_jtag~TCKUTAP         ; JTAG_X1_Y27_N0     ; 184     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; step3:inst11|inst                    ; FF_X50_Y31_N17     ; 3       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; step3:inst11|inst1                   ; FF_X51_Y33_N29     ; 9       ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; step3:inst11|inst2                   ; FF_X50_Y31_N5      ; 6       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; step3:inst11|inst5                   ; LCCOMB_X50_Y31_N18 ; 5       ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
+--------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                    ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|q_a[19]                                                             ; 92      ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|q_a[20]                                                             ; 92      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; 41      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; 39      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                   ; 36      ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|q_a[21]                                                             ; 35      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                       ; 34      ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                           ; 25      ;
; ALU_MD_G:inst3|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[1]                                                                                                                ; 24      ;
; ALU_MD_G:inst3|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[2]                                                                                                                ; 24      ;
; ALU_MD_G:inst3|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[3]                                                                                                                ; 24      ;
; ALU_MD_G:inst3|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[4]                                                                                                                ; 24      ;
; ALU_MD_G:inst3|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[5]                                                                                                                ; 24      ;
; ALU_MD_G:inst3|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[6]                                                                                                                ; 24      ;
; ALU_MD_G:inst3|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[7]                                                                                                                ; 24      ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]~1                                                 ; 24      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                           ; 23      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                            ; 22      ;
; ALU_MD_G:inst3|SHIFT_1:inst38|252                                                                                                                                                       ; 21      ;
; ALU_MD_G:inst3|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[0]                                                                                                                ; 20      ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[7]~11                                                                                                                           ; 18      ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|q_a[10]                                                             ; 18      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                            ; 17      ;
; ALU_MD_G:inst3|lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[1]                                                                                                               ; 17      ;
; ALU_MD_G:inst3|lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[2]                                                                                                               ; 17      ;
; ALU_MD_G:inst3|lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[3]                                                                                                               ; 17      ;
; ALU_MD_G:inst3|lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[4]                                                                                                               ; 17      ;
; ALU_MD_G:inst3|lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[6]                                                                                                               ; 17      ;
; ALU_MD_G:inst3|lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[7]                                                                                                               ; 17      ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|q_a[9]                                                              ; 17      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                             ; 16      ;
; ALU_MD_G:inst3|lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[5]                                                                                                               ; 16      ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|q_a[11]                                                             ; 16      ;
; RST~input                                                                                                                                                                               ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                               ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                        ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                        ; 15      ;
; ALU_MD_G:inst3|ALU181:inst1|Mux4~0                                                                                                                                                      ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                               ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                               ; 14      ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|q_a[16]                                                             ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                               ; 13      ;
; ALU_MD_G:inst3|lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[0]                                                                                                               ; 13      ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|REG[0]~1                                                                                                                                       ; 13      ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|q_a[15]                                                             ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                               ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                             ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                       ; 12      ;
; ALU_MD_G:inst3|ALU181:inst1|Mux4~3                                                                                                                                                      ; 12      ;
; ALU_MD_G:inst3|ALU181:inst1|Mux4~1                                                                                                                                                      ; 12      ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|q_a[23]                                                             ; 12      ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[1]~45                                                                                                                           ; 11      ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[2]~40                                                                                                                           ; 11      ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[3]~35                                                                                                                           ; 11      ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[4]~30                                                                                                                           ; 11      ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[5]~25                                                                                                                           ; 11      ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[6]~20                                                                                                                           ; 11      ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[7]~15                                                                                                                           ; 11      ;
; ALU_MD_G:inst3|ALU181:inst1|Mux4~2                                                                                                                                                      ; 11      ;
; ALU_MD_G:inst3|LDR0_2:inst2|inst12~1                                                                                                                                                    ; 11      ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|q_a[22]                                                             ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                             ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                         ; 10      ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[0]~50                                                                                                                           ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                             ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                         ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                         ; 9       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                  ; 9       ;
; ALU_MD_G:inst3|LDR0_2:inst2|inst11~2                                                                                                                                                    ; 9       ;
; ALU_MD_G:inst3|LDR0_2:inst2|inst13~2                                                                                                                                                    ; 9       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]           ; 9       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]           ; 9       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]    ; 9       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|q_a[7]                                                              ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                      ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                               ; 8       ;
; REGS_MD:inst12|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[0]                                                                                                                ; 8       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~10                                                       ; 8       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                                  ; 8       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~1                                                        ; 8       ;
; uPC:inst6|decoder_ALL:inst40|decoder_A:inst4|74138:inst|19~0                                                                                                                            ; 8       ;
; step3:inst11|inst1                                                                                                                                                                      ; 8       ;
; uPC:inst6|decoder_ALL:inst40|decoder_B:inst5|74138:inst|19~1                                                                                                                            ; 8       ;
; uPC:inst6|decoder_ALL:inst40|decoder_B:inst5|74138:inst|19~0                                                                                                                            ; 8       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux4~6                                                                                                                                                      ; 8       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux4~5                                                                                                                                                      ; 8       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux4~4                                                                                                                                                      ; 8       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]           ; 8       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]           ; 8       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]    ; 8       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]    ; 8       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]    ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                       ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                        ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                          ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                         ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                         ; 7       ;
; REGS_MD:inst12|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[1]                                                                                                                ; 7       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                           ; 7       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~32                                                                                                                                                       ; 7       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]           ; 7       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]    ; 7       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|q_a[8]                                                              ; 7       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|q_a[12]                                                             ; 7       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|q_a[13]                                                             ; 7       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|q_a[14]                                                             ; 7       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|q_a[6]                                                              ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                             ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                             ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                   ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                   ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                               ; 6       ;
; REGS_MD:inst12|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[2]                                                                                                                ; 6       ;
; REGS_MD:inst12|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[3]                                                                                                                ; 6       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~9                                                 ; 6       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal              ; 6       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; 6       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal       ; 6       ;
; step3:inst11|inst2                                                                                                                                                                      ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16                                                                                                      ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~15                                                                                                      ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                   ; 5       ;
; ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[7]                                                                                                 ; 5       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19        ; 5       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 ; 5       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12        ; 5       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10 ; 5       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                               ; 5       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                               ; 5       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                               ; 5       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                              ; 5       ;
; step3:inst11|inst3                                                                                                                                                                      ; 5       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|REG[0]                                                                                                                                         ; 5       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~15                                                                                                                                                       ; 5       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; 5       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; 5       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; 5       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|REG[7]                                                                                                                                         ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                   ; 4       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3                                      ; 4       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2                                      ; 4       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4              ; 4       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                  ; 4       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                  ; 4       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0                                      ; 4       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~1       ; 4       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sdr~0                                                                 ; 4       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                           ; 4       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                           ; 4       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[0]~49                                                                                                                           ; 4       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|REG[1]                                                                                                                                         ; 4       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|REG[2]                                                                                                                                         ; 4       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|REG[3]                                                                                                                                         ; 4       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|REG[4]                                                                                                                                         ; 4       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|REG[5]                                                                                                                                         ; 4       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|REG[6]                                                                                                                                         ; 4       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~31                                                                                                                                                       ; 4       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~30                                                                                                                                                       ; 4       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~21                                                                                                                                                       ; 4       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~14                                                                                                                                                       ; 4       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~13                                                                                                                                                       ; 4       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~11                                                                                                                                                       ; 4       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~9                                                                                                                                                        ; 4       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~7                                                                                                                                                        ; 4       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~5                                                                                                                                                        ; 4       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~3                                                                                                                                                        ; 4       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~1                                                                                                                                                        ; 4       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                          ; 4       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                          ; 4       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                          ; 4       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; 4       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; 4       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                 ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                            ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                             ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                             ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                        ; 3       ;
; uPC:inst6|uA_reg:inst18|inst2~1                                                                                                                                                         ; 3       ;
; uPC:inst6|uA_reg:inst18|inst7~1                                                                                                                                                         ; 3       ;
; uPC:inst6|uA_reg:inst18|inst8~1                                                                                                                                                         ; 3       ;
; uPC:inst6|uA_reg:inst18|inst4~1                                                                                                                                                         ; 3       ;
; uPC:inst6|uA_reg:inst18|inst5~1                                                                                                                                                         ; 3       ;
; ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[0]                                                                                                 ; 3       ;
; ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[1]                                                                                                 ; 3       ;
; ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[2]                                                                                                 ; 3       ;
; ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[3]                                                                                                 ; 3       ;
; ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[4]                                                                                                 ; 3       ;
; ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[5]                                                                                                 ; 3       ;
; ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[6]                                                                                                 ; 3       ;
; ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[7]                                                                                                 ; 3       ;
; ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[0]                                                                                                 ; 3       ;
; ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[1]                                                                                                 ; 3       ;
; ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[2]                                                                                                 ; 3       ;
; ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[3]                                                                                                 ; 3       ;
; ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[4]                                                                                                 ; 3       ;
; ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[5]                                                                                                 ; 3       ;
; ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[6]                                                                                                 ; 3       ;
; ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[0]                                                                                                  ; 3       ;
; ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[1]                                                                                                  ; 3       ;
; ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[2]                                                                                                  ; 3       ;
; ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[3]                                                                                                  ; 3       ;
; ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[4]                                                                                                  ; 3       ;
; ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[5]                                                                                                  ; 3       ;
; ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[6]                                                                                                  ; 3       ;
; ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[7]                                                                                                  ; 3       ;
; REGS_MD:inst12|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[4]                                                                                                                ; 3       ;
; REGS_MD:inst12|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[5]                                                                                                                ; 3       ;
; REGS_MD:inst12|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[6]                                                                                                                ; 3       ;
; REGS_MD:inst12|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[7]                                                                                                                ; 3       ;
; REGS_MD:inst12|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                                                                                                                ; 3       ;
; REGS_MD:inst12|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                                                                                                                ; 3       ;
; REGS_MD:inst12|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                                                                                                                ; 3       ;
; REGS_MD:inst12|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                                                                                                                ; 3       ;
; REGS_MD:inst12|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[4]                                                                                                                ; 3       ;
; REGS_MD:inst12|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[5]                                                                                                                ; 3       ;
; REGS_MD:inst12|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[6]                                                                                                                ; 3       ;
; REGS_MD:inst12|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[7]                                                                                                                ; 3       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~6                                                                  ; 3       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                                  ; 3       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; 3       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; 3       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; 3       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ; 3       ;
; uPC:inst6|uI_C:inst12|inst16~1                                                                                                                                                          ; 3       ;
; uPC:inst6|uI_C:inst12|inst15~2                                                                                                                                                          ; 3       ;
; uPC:inst6|uI_C:inst12|inst3~1                                                                                                                                                           ; 3       ;
; uPC:inst6|uI_C:inst12|inst2~0                                                                                                                                                           ; 3       ;
; uPC:inst6|uI_C:inst12|inst~0                                                                                                                                                            ; 3       ;
; uPC:inst6|uI_C:inst12|inst3~0                                                                                                                                                           ; 3       ;
; ALU_MD_G:inst3|REG0_2:inst10|inst5~0                                                                                                                                                    ; 3       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[1]~44                                                                                                                           ; 3       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[2]~39                                                                                                                           ; 3       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[3]~34                                                                                                                           ; 3       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[4]~29                                                                                                                           ; 3       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[5]~24                                                                                                                           ; 3       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[6]~19                                                                                                                           ; 3       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[7]~14                                                                                                                           ; 3       ;
; ALU_MD_G:inst3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[7]~1                                                                                                              ; 3       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[7]~12                                                                                                                           ; 3       ;
; uPC:inst6|uA_reg:inst18|inst2~2                                                                                                                                                         ; 3       ;
; uPC:inst6|uA_reg:inst18|inst7~2                                                                                                                                                         ; 3       ;
; uPC:inst6|uA_reg:inst18|inst8~2                                                                                                                                                         ; 3       ;
; uPC:inst6|uA_reg:inst18|inst4~2                                                                                                                                                         ; 3       ;
; uPC:inst6|uA_reg:inst18|inst5~2                                                                                                                                                         ; 3       ;
; uPC:inst6|uA_reg:inst18|inst3                                                                                                                                                           ; 3       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux0~17                                                                                                                                                     ; 3       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~29                                                                                                                                                       ; 3       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~28                                                                                                                                                       ; 3       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~27                                                                                                                                                       ; 3       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~26                                                                                                                                                       ; 3       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~25                                                                                                                                                       ; 3       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~24                                                                                                                                                       ; 3       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~23                                                                                                                                                       ; 3       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~22                                                                                                                                                       ; 3       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~19                                                                                                                                                       ; 3       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~18                                                                                                                                                       ; 3       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~17                                                                                                                                                       ; 3       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~16                                                                                                                                                       ; 3       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~12                                                                                                                                                       ; 3       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~10                                                                                                                                                       ; 3       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~8                                                                                                                                                        ; 3       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~6                                                                                                                                                        ; 3       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~4                                                                                                                                                        ; 3       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~2                                                                                                                                                        ; 3       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~0                                                                                                                                                        ; 3       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                          ; 3       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                          ; 3       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                          ; 3       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                          ; 3       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                          ; 3       ;
; REGS_MD:inst12|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0]                                                             ; 3       ;
; REGS_MD:inst12|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1]                                                             ; 3       ;
; REGS_MD:inst12|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                                                             ; 3       ;
; REGS_MD:inst12|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                                                             ; 3       ;
; REGS_MD:inst12|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                                                             ; 3       ;
; REGS_MD:inst12|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                                                             ; 3       ;
; REGS_MD:inst12|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                                                             ; 3       ;
; REGS_MD:inst12|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                                                             ; 3       ;
; ~QIC_CREATED_GND~I                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                        ; 2       ;
; REGS_MD:inst12|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]                                                                                                                 ; 2       ;
; REGS_MD:inst12|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[1]                                                                                                                 ; 2       ;
; REGS_MD:inst12|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[2]                                                                                                                 ; 2       ;
; REGS_MD:inst12|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[3]                                                                                                                 ; 2       ;
; REGS_MD:inst12|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[4]                                                                                                                 ; 2       ;
; REGS_MD:inst12|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[5]                                                                                                                 ; 2       ;
; REGS_MD:inst12|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[6]                                                                                                                 ; 2       ;
; REGS_MD:inst12|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[7]                                                                                                                 ; 2       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9                 ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3          ; 2       ;
; uPC:inst6|decoder_ALL:inst40|decoder_B:inst5|74138:inst|19~2                                                                                                                            ; 2       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~0                                                          ; 2       ;
; step3:inst11|inst6~0                                                                                                                                                                    ; 2       ;
; uPC:inst6|uI_C:inst12|inst15~1                                                                                                                                                          ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                  ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                  ; 2       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                          ; 2       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                          ; 2       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                          ; 2       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                          ; 2       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                          ; 2       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                          ; 2       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                          ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                  ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                  ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                  ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                  ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                  ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                  ; 2       ;
; step3:inst11|inst                                                                                                                                                                       ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                        ; 2       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|CY                                                                                                                                             ; 2       ;
; ALU_MD_G:inst3|LDR0_2:inst2|inst11~0                                                                                                                                                    ; 2       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                               ; 2       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                          ; 2       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; 2       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux0~11                                                                                                                                                     ; 2       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux0~7                                                                                                                                                      ; 2       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~20                                                                                                                                                       ; 2       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux0~3                                                                                                                                                      ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|q_a[1]                                                              ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|q_a[2]                                                              ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|q_a[3]                                                              ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|q_a[4]                                                              ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|q_a[5]                                                              ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|q_a[0]                                                              ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|q_a[17]                                                             ; 2       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|q_a[18]                                                             ; 2       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|altsyncram_l4c2:altsyncram1|q_a[1]                                                                     ; 2       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|altsyncram_l4c2:altsyncram1|q_a[2]                                                                     ; 2       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|altsyncram_l4c2:altsyncram1|q_a[3]                                                                     ; 2       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|altsyncram_l4c2:altsyncram1|q_a[4]                                                                     ; 2       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|altsyncram_l4c2:altsyncram1|q_a[5]                                                                     ; 2       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|altsyncram_l4c2:altsyncram1|q_a[6]                                                                     ; 2       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|altsyncram_l4c2:altsyncram1|q_a[7]                                                                     ; 2       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|altsyncram_l4c2:altsyncram1|q_a[0]                                                                     ; 2       ;
; altera_reserved_tdi~input                                                                                                                                                               ; 1       ;
; altera_reserved_tck~input                                                                                                                                                               ; 1       ;
; altera_reserved_tms~input                                                                                                                                                               ; 1       ;
; CLK~input                                                                                                                                                                               ; 1       ;
; IN[0]~input                                                                                                                                                                             ; 1       ;
; IN[1]~input                                                                                                                                                                             ; 1       ;
; IN[2]~input                                                                                                                                                                             ; 1       ;
; IN[3]~input                                                                                                                                                                             ; 1       ;
; IN[4]~input                                                                                                                                                                             ; 1       ;
; IN[5]~input                                                                                                                                                                             ; 1       ;
; IN[6]~input                                                                                                                                                                             ; 1       ;
; IN[7]~input                                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~17                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~15                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~14                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~13                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~12                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~11                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~10                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~2                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~9                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~15                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0                                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2                                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~8                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~12                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~11                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~10                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~7                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~6                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~5                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~4                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~2                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0                                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~5                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~4                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~7                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~6                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~5                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~4                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~3                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~2                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~20                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~19                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~18                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~17                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~16                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~14                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~13                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~12                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~11                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~12                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                        ; 1       ;
; altera_internal_jtag~TDO                                                                                                                                                                ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13         ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12         ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11         ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10         ; 1       ;
; Fc_z:inst44|18~5                                                                                                                                                                        ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux7~26                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux7~25                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux2~19                                                                                                                                                     ; 1       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[7]~52                                                                                                                           ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux1~19                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux0~18                                                                                                                                                     ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15                ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14                ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9          ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8          ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7          ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13                ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12                ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11                ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10                ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6          ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5          ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4          ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]         ; 1       ;
; Fc_z:inst44|10~0                                                                                                                                                                        ; 1       ;
; step3:inst11|inst4                                                                                                                                                                      ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2                                             ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1                                             ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0                                             ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8                 ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7                 ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6                 ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5                 ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11        ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~7                                      ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6                                      ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5                                      ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~4                                      ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1                                      ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9  ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2          ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]         ; 1       ;
; Fc_z:inst44|18~4                                                                                                                                                                        ; 1       ;
; Fc_z:inst44|18~3                                                                                                                                                                        ; 1       ;
; Fc_z:inst44|18~2                                                                                                                                                                        ; 1       ;
; Fc_z:inst44|3~0                                                                                                                                                                         ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~24                                                   ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~23                                                   ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~22                                                   ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~21                                                   ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~20                                                   ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~19                                                   ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~18                                                   ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~17                                                   ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~16                                                   ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~15                                                   ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~14                                                   ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~13                                                   ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~12                                                   ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~11                                                   ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~10                                                   ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~9                                                    ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~8                                                           ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~7                                                           ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6                                                           ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5                                                           ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4                                                           ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3                                                           ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                          ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~1                                                          ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~2                                                           ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~8                                                    ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~7                                                    ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6                                                    ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5                                                    ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4                                                    ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3                                                    ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~8                                                 ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~2                                                    ; 1       ;
; step3:inst11|inst6~1                                                                                                                                                                    ; 1       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|253                                                                                                                                                       ; 1       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|CY~2                                                                                                                                           ; 1       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|CY~1                                                                                                                                           ; 1       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|CY~0                                                                                                                                           ; 1       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|REG[0]~5                                                                                                                                       ; 1       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|REG[0]~4                                                                                                                                       ; 1       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|REG[0]~3                                                                                                                                       ; 1       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|REG[0]~2                                                                                                                                       ; 1       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|Mux6~1                                                                                                                                         ; 1       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|Mux6~0                                                                                                                                         ; 1       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|Mux5~1                                                                                                                                         ; 1       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|Mux5~0                                                                                                                                         ; 1       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|Mux4~1                                                                                                                                         ; 1       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|Mux4~0                                                                                                                                         ; 1       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|Mux3~1                                                                                                                                         ; 1       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|Mux3~0                                                                                                                                         ; 1       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|Mux2~1                                                                                                                                         ; 1       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|Mux2~0                                                                                                                                         ; 1       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|Mux1~1                                                                                                                                         ; 1       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|Mux1~0                                                                                                                                         ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~40                                                                                                                                                       ; 1       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst|Mux0~0                                                                                                                                         ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                             ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                  ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0                                                           ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3                 ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2                 ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1                 ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0                 ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0                                                              ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                      ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0                                                    ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0          ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]         ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0                                                       ; 1       ;
; uPC:inst6|uI_C:inst12|inst16~0                                                                                                                                                          ; 1       ;
; uPC:inst6|uA_reg:inst18|inst2~0                                                                                                                                                         ; 1       ;
; uPC:inst6|uA_reg:inst18|inst2~3                                                                                                                                                         ; 1       ;
; uPC:inst6|uI_C:inst12|inst15~0                                                                                                                                                          ; 1       ;
; uPC:inst6|uA_reg:inst18|inst7~0                                                                                                                                                         ; 1       ;
; uPC:inst6|uA_reg:inst18|inst7~3                                                                                                                                                         ; 1       ;
; uPC:inst6|uA_reg:inst18|inst8~0                                                                                                                                                         ; 1       ;
; uPC:inst6|uA_reg:inst18|inst8~3                                                                                                                                                         ; 1       ;
; uPC:inst6|uA_reg:inst18|inst4~0                                                                                                                                                         ; 1       ;
; uPC:inst6|uA_reg:inst18|inst4~3                                                                                                                                                         ; 1       ;
; Fc_z:inst44|19                                                                                                                                                                          ; 1       ;
; Fc_z:inst44|2                                                                                                                                                                           ; 1       ;
; uPC:inst6|uA_reg:inst18|inst5~0                                                                                                                                                         ; 1       ;
; uPC:inst6|uA_reg:inst18|inst5~3                                                                                                                                                         ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                               ; 1       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[7]~51                                                                                                                           ; 1       ;
; ALU_MD_G:inst3|SHIFT_1:inst38|21mux:268|5~0                                                                                                                                             ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[0]~15                                                                                                             ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux8~17                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux8~16                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux8~15                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux8~14                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux8~13                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux8~12                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux8~11                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux8~10                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux8~9                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux8~8                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux8~7                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux8~6                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux8~5                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux8~4                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[0]~14                                                                                                             ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux8~3                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux8~2                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux8~1                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux8~0                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~39                                                                                                                                                       ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[0]~7                                                                                                             ; 1       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[0]~48                                                                                                                           ; 1       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[0]~47                                                                                                                           ; 1       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[0]~46                                                                                                                           ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[0]~7                                                                                                             ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[1]~13                                                                                                             ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux7~24                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux7~23                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux7~22                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux7~21                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux7~20                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux7~19                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux7~18                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux7~17                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux7~16                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux7~15                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux7~14                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux7~13                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux7~12                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[1]~12                                                                                                             ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux7~11                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux7~10                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux7~9                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux7~8                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~38                                                                                                                                                       ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[1]~6                                                                                                             ; 1       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[1]~43                                                                                                                           ; 1       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[1]~42                                                                                                                           ; 1       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[1]~41                                                                                                                           ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[1]~6                                                                                                             ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[2]~11                                                                                                             ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux6~17                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux6~16                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux6~15                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux6~14                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux6~13                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux6~12                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux6~11                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux6~10                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux6~9                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux6~8                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux6~7                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux6~6                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux6~5                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux6~4                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[2]~10                                                                                                             ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux6~3                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux6~2                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux6~1                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux6~0                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~37                                                                                                                                                       ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[2]~5                                                                                                             ; 1       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[2]~38                                                                                                                           ; 1       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[2]~37                                                                                                                           ; 1       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[2]~36                                                                                                                           ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[2]~5                                                                                                             ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[3]~9                                                                                                              ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux5~17                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux5~16                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux5~15                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux5~14                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux5~13                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux5~12                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux5~11                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux5~10                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux5~9                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux5~8                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux5~7                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux5~6                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux5~5                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux5~4                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[3]~8                                                                                                              ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux5~3                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux5~2                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux5~1                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux5~0                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~36                                                                                                                                                       ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[3]~4                                                                                                             ; 1       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[3]~33                                                                                                                           ; 1       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[3]~32                                                                                                                           ; 1       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[3]~31                                                                                                                           ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~4                                                                                                             ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[4]~7                                                                                                              ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux4~24                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux4~23                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux4~22                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux4~21                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux4~20                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux4~19                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux4~18                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux4~17                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux4~16                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux4~15                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux4~14                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux4~13                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux4~12                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux4~11                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[4]~6                                                                                                              ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux4~10                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux4~9                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux4~8                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux4~7                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~35                                                                                                                                                       ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[4]~3                                                                                                             ; 1       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[4]~28                                                                                                                           ; 1       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[4]~27                                                                                                                           ; 1       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[4]~26                                                                                                                           ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[4]~3                                                                                                             ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[5]~5                                                                                                              ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux3~17                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux3~16                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux3~15                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux3~14                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux3~13                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux3~12                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux3~11                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux3~10                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux3~9                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux3~8                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux3~7                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux3~6                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux3~5                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux3~4                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[5]~4                                                                                                              ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux3~3                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux3~2                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux3~1                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux3~0                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[5]~2                                                                                                             ; 1       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[5]~23                                                                                                                           ; 1       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[5]~22                                                                                                                           ; 1       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[5]~21                                                                                                                           ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[5]~2                                                                                                             ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[6]~3                                                                                                              ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux2~18                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux2~17                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux2~16                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux2~15                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux2~14                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux2~13                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~34                                                                                                                                                       ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux2~12                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux2~11                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux2~10                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux2~9                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux2~8                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux2~7                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux2~6                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[6]~2                                                                                                              ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux2~5                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux2~4                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux2~3                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux2~2                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[6]~1                                                                                                             ; 1       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[6]~18                                                                                                                           ; 1       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[6]~17                                                                                                                           ; 1       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[6]~16                                                                                                                           ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[6]~1                                                                                                             ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[7]~0                                                                                                             ; 1       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[7]~13                                                                                                                           ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[7]~0                                                                                                             ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux1~18                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux1~17                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux1~16                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux1~15                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux1~14                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux1~13                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|F9~33                                                                                                                                                       ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux1~12                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux1~11                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux1~10                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux1~9                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux1~8                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux1~7                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux1~6                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[7]~0                                                                                                              ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux1~5                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux1~4                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux1~3                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux1~2                                                                                                                                                      ; 1       ;
; lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[7]~10                                                                                                                           ; 1       ;
; ALU_MD_G:inst3|LDR0_2:inst2|inst11~1                                                                                                                                                    ; 1       ;
; ALU_MD_G:inst3|LDR0_2:inst2|inst12~0                                                                                                                                                    ; 1       ;
; ALU_MD_G:inst3|LDR0_2:inst2|inst13~1                                                                                                                                                    ; 1       ;
; ALU_MD_G:inst3|LDR0_2:inst2|inst13~0                                                                                                                                                    ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1                                                                        ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~0                                                                        ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                     ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                     ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                     ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                     ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1                                                                 ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~0                                                                 ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]         ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ; 1       ;
; uPC:inst6|uA_reg:inst18|inst2~_emulated                                                                                                                                                 ; 1       ;
; uPC:inst6|uA_reg:inst18|inst7~_emulated                                                                                                                                                 ; 1       ;
; uPC:inst6|uA_reg:inst18|inst8~_emulated                                                                                                                                                 ; 1       ;
; uPC:inst6|uA_reg:inst18|inst4~_emulated                                                                                                                                                 ; 1       ;
; uPC:inst6|uA_reg:inst18|inst5~_emulated                                                                                                                                                 ; 1       ;
; uPC:inst6|decoder_ALL:inst40|decoder2_4:inst24|74139m:inst|33                                                                                                                           ; 1       ;
; uPC:inst6|decoder_ALL:inst40|decoder2_4:inst24|74139m:inst|35                                                                                                                           ; 1       ;
; uPC:inst6|decoder_ALL:inst40|decoder2_4:inst24|74139m:inst|34                                                                                                                           ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux0~16                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux0~15                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux0~14                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux0~13                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux0~12                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux0~10                                                                                                                                                     ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux0~9                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux0~8                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux0~6                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux0~5                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux0~4                                                                                                                                                      ; 1       ;
; ALU_MD_G:inst3|ALU181:inst1|Mux0~2                                                                                                                                                      ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17        ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16        ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15        ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14        ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13        ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10        ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9         ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8         ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7         ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~8                                                                ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~7                                                                ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~6                                                                ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~5                                                                ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~4                                                                ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~3                                                                ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~2                                                                ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~1                                                                ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~0                                                                ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8  ; 1       ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7  ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~23                                                       ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~22                                                       ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~21                                                       ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~20                                                       ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~19                                                       ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~18                                                       ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~17                                                       ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~16                                                       ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~15                                                       ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~14                                                       ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~13                                                       ; 1       ;
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~12                                                       ; 1       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------+--------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                           ; Type ; Mode           ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF       ; Location                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+--------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------+--------------------------------+----------------------+-----------------+-----------------+
; lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|altsyncram_l4c2:altsyncram1|ALTSYNCRAM        ; AUTO ; True Dual Port ; Dual Clocks ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; ram_8.mif ; M9K_X27_Y38_N0                 ; Don't care           ; Old data        ; Old data        ;
; uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 64           ; 24           ; 64           ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 1536 ; 64                          ; 24                          ; 64                          ; 24                          ; 1536                ; 2    ; rom_8.mif ; M9K_X47_Y38_N0, M9K_X47_Y37_N0 ; Don't care           ; Old data        ; Old data        ;
+--------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------+--------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |CPU_TOP|lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|altsyncram_l4c2:altsyncram1|ALTSYNCRAM                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(10000000) (200) (128) (80)    ;(10010001) (221) (145) (91)   ;(00000001) (1) (1) (01)   ;(10010010) (222) (146) (92)   ;(00000000) (0) (0) (00)   ;(10100001) (241) (161) (A1)   ;(10110000) (260) (176) (B0)   ;(00001101) (15) (13) (0D)   ;
;8;(11000110) (306) (198) (C6)    ;(11010001) (321) (209) (D1)   ;(11010001) (321) (209) (D1)   ;(11100000) (340) (224) (E0)   ;(00000101) (5) (5) (05)   ;(11110010) (362) (242) (F2)   ;(11100000) (340) (224) (E0)   ;(00000000) (0) (0) (00)   ;
;16;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;24;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;32;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;40;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;48;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;56;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;64;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;72;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;80;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;88;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;96;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;104;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;112;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;120;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;128;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;136;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;144;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;152;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;160;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;168;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;176;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;184;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;192;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;200;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;208;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;216;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;224;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;232;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;240;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;248;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |CPU_TOP|uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1|ALTSYNCRAM                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000011000000100010000) (300420) (98576) (18110)    ;(000000011110110110000010) (366602) (126338) (1ED82)   ;(000000001100000001001000) (140110) (49224) (C048)   ;(000000001001000000000001) (110001) (36865) (9001)   ;(000000011011010000000101) (332005) (111621) (1B405)   ;(011000011000101101000001) (30305501) (6392641) (618B41)   ;(000000011011010000011001) (332031) (111641) (1B419)   ;(000000011000000000000001) (300001) (98305) (18001)   ;
;8;(000000000001000000000001) (10001) (4097) (1001)    ;(000000011110110110000011) (366603) (126339) (1ED83)   ;(000000011010001000000100) (321004) (107012) (1A204)   ;(000000011110110110010101) (366625) (126357) (1ED95)   ;(000000011010001000000110) (321006) (107014) (1A206)   ;(000000011010010000010110) (322026) (107542) (1A416)   ;(000000011110110110011000) (366630) (126360) (1ED98)   ;(000000010000010000000001) (202001) (66561) (10401)   ;
;16;(000000011110110110010100) (366624) (126356) (1ED94)    ;(000000011110110110010010) (366622) (126354) (1ED92)   ;(000001100010000000010001) (1420021) (401425) (62011)   ;(000000001000000000000001) (100001) (32769) (8001)   ;(000000000010000000010000) (20020) (8208) (2010)   ;(000000011000000011000111) (300307) (98503) (180C7)   ;(110010011011101000011010) (62335032) (13220378) (C9BA1A)   ;(000000001101000110000001) (150601) (53633) (D181)   ;
;24;(000000001101000110000001) (150601) (53633) (D181)    ;(100100011001101000000001) (44315001) (9542145) (919A01)   ;(100100011001101101000001) (44315501) (9542465) (919B41)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;
;32;(000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;
;40;(000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;
;48;(000000011000000000000001) (300001) (98305) (18001)    ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;
;56;(000000011000000000000001) (300001) (98305) (18001)    ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;


+---------------------------------------------------------+
; Other Routing Usage Summary                             ;
+-----------------------------+---------------------------+
; Other Routing Resource Type ; Usage                     ;
+-----------------------------+---------------------------+
; Block interconnects         ; 1,324 / 168,875 ( < 1 % ) ;
; C16 interconnects           ; 95 / 5,236 ( 2 % )        ;
; C4 interconnects            ; 942 / 103,272 ( < 1 % )   ;
; Direct links                ; 151 / 168,875 ( < 1 % )   ;
; Global clocks               ; 17 / 20 ( 85 % )          ;
; Local interconnects         ; 533 / 55,856 ( < 1 % )    ;
; R24 interconnects           ; 113 / 5,207 ( 2 % )       ;
; R4 interconnects            ; 1,043 / 141,678 ( < 1 % ) ;
+-----------------------------+---------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.87) ; Number of LABs  (Total = 70) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 5                            ;
; 2                                           ; 0                            ;
; 3                                           ; 1                            ;
; 4                                           ; 2                            ;
; 5                                           ; 1                            ;
; 6                                           ; 1                            ;
; 7                                           ; 2                            ;
; 8                                           ; 2                            ;
; 9                                           ; 2                            ;
; 10                                          ; 1                            ;
; 11                                          ; 0                            ;
; 12                                          ; 0                            ;
; 13                                          ; 2                            ;
; 14                                          ; 7                            ;
; 15                                          ; 12                           ;
; 16                                          ; 32                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.97) ; Number of LABs  (Total = 70) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 17                           ;
; 1 Clock                            ; 36                           ;
; 1 Clock enable                     ; 10                           ;
; 1 Sync. load                       ; 2                            ;
; 2 Clock enables                    ; 3                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 15.69) ; Number of LABs  (Total = 70) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 2                            ;
; 1                                            ; 1                            ;
; 2                                            ; 2                            ;
; 3                                            ; 1                            ;
; 4                                            ; 1                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 1                            ;
; 8                                            ; 0                            ;
; 9                                            ; 2                            ;
; 10                                           ; 2                            ;
; 11                                           ; 0                            ;
; 12                                           ; 1                            ;
; 13                                           ; 1                            ;
; 14                                           ; 4                            ;
; 15                                           ; 15                           ;
; 16                                           ; 12                           ;
; 17                                           ; 3                            ;
; 18                                           ; 3                            ;
; 19                                           ; 1                            ;
; 20                                           ; 3                            ;
; 21                                           ; 1                            ;
; 22                                           ; 3                            ;
; 23                                           ; 7                            ;
; 24                                           ; 2                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.69) ; Number of LABs  (Total = 70) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 2                            ;
; 1                                               ; 4                            ;
; 2                                               ; 5                            ;
; 3                                               ; 3                            ;
; 4                                               ; 4                            ;
; 5                                               ; 4                            ;
; 6                                               ; 3                            ;
; 7                                               ; 7                            ;
; 8                                               ; 3                            ;
; 9                                               ; 10                           ;
; 10                                              ; 7                            ;
; 11                                              ; 7                            ;
; 12                                              ; 1                            ;
; 13                                              ; 5                            ;
; 14                                              ; 2                            ;
; 15                                              ; 2                            ;
; 16                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 14.83) ; Number of LABs  (Total = 70) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 0                            ;
; 3                                            ; 1                            ;
; 4                                            ; 3                            ;
; 5                                            ; 4                            ;
; 6                                            ; 2                            ;
; 7                                            ; 2                            ;
; 8                                            ; 2                            ;
; 9                                            ; 1                            ;
; 10                                           ; 3                            ;
; 11                                           ; 2                            ;
; 12                                           ; 3                            ;
; 13                                           ; 3                            ;
; 14                                           ; 4                            ;
; 15                                           ; 4                            ;
; 16                                           ; 1                            ;
; 17                                           ; 2                            ;
; 18                                           ; 4                            ;
; 19                                           ; 5                            ;
; 20                                           ; 2                            ;
; 21                                           ; 5                            ;
; 22                                           ; 5                            ;
; 23                                           ; 2                            ;
; 24                                           ; 1                            ;
; 25                                           ; 1                            ;
; 26                                           ; 3                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 0            ; 0            ; 0            ; 0            ; 0            ; 153       ; 0            ; 0            ; 153       ; 153       ; 0            ; 138          ; 0            ; 0            ; 19           ; 0            ; 138          ; 19           ; 0            ; 0            ; 0            ; 138          ; 0            ; 0            ; 0            ; 0            ; 0            ; 153       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 153          ; 153          ; 153          ; 153          ; 153          ; 0         ; 153          ; 153          ; 0         ; 0         ; 153          ; 15           ; 153          ; 153          ; 134          ; 153          ; 15           ; 134          ; 153          ; 153          ; 153          ; 15           ; 153          ; 153          ; 153          ; 153          ; 153          ; 0         ; 153          ; 153          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; FC                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_B               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[24]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[23]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[22]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[21]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[20]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[19]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[18]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[17]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[16]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[15]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[14]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[13]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[12]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[11]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[10]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[9]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[8]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[7]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[6]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[5]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[4]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[3]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[2]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[1]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADDR[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADDR[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADDR[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADDR[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADDR[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADDR[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADDR[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADDR[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED_B               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW_B                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DOUT[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DOUT[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DOUT[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DOUT[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DOUT[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DOUT[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DOUT[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DOUT[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DR1[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DR1[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DR1[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DR1[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DR1[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DR1[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DR1[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DR1[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DR2[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DR2[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DR2[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DR2[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DR2[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DR2[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DR2[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DR2[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SFT[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SFT[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SFT[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SFT[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SFT[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SFT[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SFT[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SFT[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uA2[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uA2[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uA2[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uA2[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uA2[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uA2[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RST                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IN[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IN[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IN[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IN[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IN[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IN[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IN[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IN[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; STEP                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP3C55F484C8 for design "CPU8"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C16F484C8 is compatible
    Info (176445): Device EP3C40F484C8 is compatible
    Info (176445): Device EP3C80F484C8 is compatible
    Info (176445): Device EP3C120F484C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 149 pins of 149 total pins
    Info (169086): Pin FC not assigned to an exact location on the device
    Info (169086): Pin BUS[7] not assigned to an exact location on the device
    Info (169086): Pin BUS[6] not assigned to an exact location on the device
    Info (169086): Pin BUS[5] not assigned to an exact location on the device
    Info (169086): Pin BUS[4] not assigned to an exact location on the device
    Info (169086): Pin BUS[3] not assigned to an exact location on the device
    Info (169086): Pin BUS[2] not assigned to an exact location on the device
    Info (169086): Pin BUS[1] not assigned to an exact location on the device
    Info (169086): Pin BUS[0] not assigned to an exact location on the device
    Info (169086): Pin RAM_B not assigned to an exact location on the device
    Info (169086): Pin RAM[7] not assigned to an exact location on the device
    Info (169086): Pin RAM[6] not assigned to an exact location on the device
    Info (169086): Pin RAM[5] not assigned to an exact location on the device
    Info (169086): Pin RAM[4] not assigned to an exact location on the device
    Info (169086): Pin RAM[3] not assigned to an exact location on the device
    Info (169086): Pin RAM[2] not assigned to an exact location on the device
    Info (169086): Pin RAM[1] not assigned to an exact location on the device
    Info (169086): Pin RAM[0] not assigned to an exact location on the device
    Info (169086): Pin M[24] not assigned to an exact location on the device
    Info (169086): Pin M[23] not assigned to an exact location on the device
    Info (169086): Pin M[22] not assigned to an exact location on the device
    Info (169086): Pin M[21] not assigned to an exact location on the device
    Info (169086): Pin M[20] not assigned to an exact location on the device
    Info (169086): Pin M[19] not assigned to an exact location on the device
    Info (169086): Pin M[18] not assigned to an exact location on the device
    Info (169086): Pin M[17] not assigned to an exact location on the device
    Info (169086): Pin M[16] not assigned to an exact location on the device
    Info (169086): Pin M[15] not assigned to an exact location on the device
    Info (169086): Pin M[14] not assigned to an exact location on the device
    Info (169086): Pin M[13] not assigned to an exact location on the device
    Info (169086): Pin M[12] not assigned to an exact location on the device
    Info (169086): Pin M[11] not assigned to an exact location on the device
    Info (169086): Pin M[10] not assigned to an exact location on the device
    Info (169086): Pin M[9] not assigned to an exact location on the device
    Info (169086): Pin M[8] not assigned to an exact location on the device
    Info (169086): Pin M[7] not assigned to an exact location on the device
    Info (169086): Pin M[6] not assigned to an exact location on the device
    Info (169086): Pin M[5] not assigned to an exact location on the device
    Info (169086): Pin M[4] not assigned to an exact location on the device
    Info (169086): Pin M[3] not assigned to an exact location on the device
    Info (169086): Pin M[2] not assigned to an exact location on the device
    Info (169086): Pin M[1] not assigned to an exact location on the device
    Info (169086): Pin ADDR[7] not assigned to an exact location on the device
    Info (169086): Pin ADDR[6] not assigned to an exact location on the device
    Info (169086): Pin ADDR[5] not assigned to an exact location on the device
    Info (169086): Pin ADDR[4] not assigned to an exact location on the device
    Info (169086): Pin ADDR[3] not assigned to an exact location on the device
    Info (169086): Pin ADDR[2] not assigned to an exact location on the device
    Info (169086): Pin ADDR[1] not assigned to an exact location on the device
    Info (169086): Pin ADDR[0] not assigned to an exact location on the device
    Info (169086): Pin LED_B not assigned to an exact location on the device
    Info (169086): Pin IR[7] not assigned to an exact location on the device
    Info (169086): Pin IR[6] not assigned to an exact location on the device
    Info (169086): Pin IR[5] not assigned to an exact location on the device
    Info (169086): Pin IR[4] not assigned to an exact location on the device
    Info (169086): Pin IR[3] not assigned to an exact location on the device
    Info (169086): Pin IR[2] not assigned to an exact location on the device
    Info (169086): Pin IR[1] not assigned to an exact location on the device
    Info (169086): Pin IR[0] not assigned to an exact location on the device
    Info (169086): Pin SW_B not assigned to an exact location on the device
    Info (169086): Pin ALU[7] not assigned to an exact location on the device
    Info (169086): Pin ALU[6] not assigned to an exact location on the device
    Info (169086): Pin ALU[5] not assigned to an exact location on the device
    Info (169086): Pin ALU[4] not assigned to an exact location on the device
    Info (169086): Pin ALU[3] not assigned to an exact location on the device
    Info (169086): Pin ALU[2] not assigned to an exact location on the device
    Info (169086): Pin ALU[1] not assigned to an exact location on the device
    Info (169086): Pin ALU[0] not assigned to an exact location on the device
    Info (169086): Pin DOUT[7] not assigned to an exact location on the device
    Info (169086): Pin DOUT[6] not assigned to an exact location on the device
    Info (169086): Pin DOUT[5] not assigned to an exact location on the device
    Info (169086): Pin DOUT[4] not assigned to an exact location on the device
    Info (169086): Pin DOUT[3] not assigned to an exact location on the device
    Info (169086): Pin DOUT[2] not assigned to an exact location on the device
    Info (169086): Pin DOUT[1] not assigned to an exact location on the device
    Info (169086): Pin DOUT[0] not assigned to an exact location on the device
    Info (169086): Pin DR1[7] not assigned to an exact location on the device
    Info (169086): Pin DR1[6] not assigned to an exact location on the device
    Info (169086): Pin DR1[5] not assigned to an exact location on the device
    Info (169086): Pin DR1[4] not assigned to an exact location on the device
    Info (169086): Pin DR1[3] not assigned to an exact location on the device
    Info (169086): Pin DR1[2] not assigned to an exact location on the device
    Info (169086): Pin DR1[1] not assigned to an exact location on the device
    Info (169086): Pin DR1[0] not assigned to an exact location on the device
    Info (169086): Pin DR2[7] not assigned to an exact location on the device
    Info (169086): Pin DR2[6] not assigned to an exact location on the device
    Info (169086): Pin DR2[5] not assigned to an exact location on the device
    Info (169086): Pin DR2[4] not assigned to an exact location on the device
    Info (169086): Pin DR2[3] not assigned to an exact location on the device
    Info (169086): Pin DR2[2] not assigned to an exact location on the device
    Info (169086): Pin DR2[1] not assigned to an exact location on the device
    Info (169086): Pin DR2[0] not assigned to an exact location on the device
    Info (169086): Pin PC[7] not assigned to an exact location on the device
    Info (169086): Pin PC[6] not assigned to an exact location on the device
    Info (169086): Pin PC[5] not assigned to an exact location on the device
    Info (169086): Pin PC[4] not assigned to an exact location on the device
    Info (169086): Pin PC[3] not assigned to an exact location on the device
    Info (169086): Pin PC[2] not assigned to an exact location on the device
    Info (169086): Pin PC[1] not assigned to an exact location on the device
    Info (169086): Pin PC[0] not assigned to an exact location on the device
    Info (169086): Pin R0[7] not assigned to an exact location on the device
    Info (169086): Pin R0[6] not assigned to an exact location on the device
    Info (169086): Pin R0[5] not assigned to an exact location on the device
    Info (169086): Pin R0[4] not assigned to an exact location on the device
    Info (169086): Pin R0[3] not assigned to an exact location on the device
    Info (169086): Pin R0[2] not assigned to an exact location on the device
    Info (169086): Pin R0[1] not assigned to an exact location on the device
    Info (169086): Pin R0[0] not assigned to an exact location on the device
    Info (169086): Pin R1[7] not assigned to an exact location on the device
    Info (169086): Pin R1[6] not assigned to an exact location on the device
    Info (169086): Pin R1[5] not assigned to an exact location on the device
    Info (169086): Pin R1[4] not assigned to an exact location on the device
    Info (169086): Pin R1[3] not assigned to an exact location on the device
    Info (169086): Pin R1[2] not assigned to an exact location on the device
    Info (169086): Pin R1[1] not assigned to an exact location on the device
    Info (169086): Pin R1[0] not assigned to an exact location on the device
    Info (169086): Pin R2[7] not assigned to an exact location on the device
    Info (169086): Pin R2[6] not assigned to an exact location on the device
    Info (169086): Pin R2[5] not assigned to an exact location on the device
    Info (169086): Pin R2[4] not assigned to an exact location on the device
    Info (169086): Pin R2[3] not assigned to an exact location on the device
    Info (169086): Pin R2[2] not assigned to an exact location on the device
    Info (169086): Pin R2[1] not assigned to an exact location on the device
    Info (169086): Pin R2[0] not assigned to an exact location on the device
    Info (169086): Pin SFT[7] not assigned to an exact location on the device
    Info (169086): Pin SFT[6] not assigned to an exact location on the device
    Info (169086): Pin SFT[5] not assigned to an exact location on the device
    Info (169086): Pin SFT[4] not assigned to an exact location on the device
    Info (169086): Pin SFT[3] not assigned to an exact location on the device
    Info (169086): Pin SFT[2] not assigned to an exact location on the device
    Info (169086): Pin SFT[1] not assigned to an exact location on the device
    Info (169086): Pin SFT[0] not assigned to an exact location on the device
    Info (169086): Pin uA2[5] not assigned to an exact location on the device
    Info (169086): Pin uA2[4] not assigned to an exact location on the device
    Info (169086): Pin uA2[3] not assigned to an exact location on the device
    Info (169086): Pin uA2[2] not assigned to an exact location on the device
    Info (169086): Pin uA2[1] not assigned to an exact location on the device
    Info (169086): Pin uA2[0] not assigned to an exact location on the device
    Info (169086): Pin RST not assigned to an exact location on the device
    Info (169086): Pin IN[7] not assigned to an exact location on the device
    Info (169086): Pin IN[6] not assigned to an exact location on the device
    Info (169086): Pin IN[5] not assigned to an exact location on the device
    Info (169086): Pin IN[4] not assigned to an exact location on the device
    Info (169086): Pin IN[3] not assigned to an exact location on the device
    Info (169086): Pin IN[2] not assigned to an exact location on the device
    Info (169086): Pin IN[1] not assigned to an exact location on the device
    Info (169086): Pin IN[0] not assigned to an exact location on the device
    Info (169086): Pin STEP not assigned to an exact location on the device
    Info (169086): Pin CLK not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 69 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CPU8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: step3:inst11|inst2 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: step3:inst11|inst was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: step3:inst11|inst1 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: REGS_MD:inst12|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: step3:inst11|inst3 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node step3:inst11|inst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node step3:inst11|inst1
        Info (176357): Destination node step3:inst11|inst6~1
Info (176353): Automatically promoted node step3:inst11|inst1 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ALU_MD_G:inst3|inst33
        Info (176357): Destination node ALU_MD_G:inst3|inst32
        Info (176357): Destination node REGS_MD:inst12|inst28
        Info (176357): Destination node REGS_MD:inst12|inst31
        Info (176357): Destination node step3:inst11|inst2
        Info (176357): Destination node uPC:inst6|uI_C:inst12|inst3~0
        Info (176357): Destination node step3:inst11|inst6~0
        Info (176357): Destination node step3:inst11|inst6~1
Info (176353): Automatically promoted node ALU_MD_G:inst3|inst32 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node ALU_MD_G:inst3|inst33 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node ALU_MD_G:inst3|REG0_2:inst10|inst3~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node ALU_MD_G:inst3|REG0_2:inst10|inst4~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node ALU_MD_G:inst3|REG0_2:inst10|inst5~1 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node REGS_MD:inst12|inst17 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node REGS_MD:inst12|inst28 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node REGS_MD:inst12|inst31 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node REGS_MD:inst12|inst34 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node step3:inst11|inst2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node step3:inst11|inst3
        Info (176357): Destination node uPC:inst6|uI_C:inst12|inst3~0
        Info (176357): Destination node step3:inst11|inst6~0
        Info (176357): Destination node ALU_MD_G:inst3|SHIFT_1:inst38|253
        Info (176357): Destination node step3:inst11|inst6~1
        Info (176357): Destination node Fc_z:inst44|10
Info (176353): Automatically promoted node step3:inst11|inst5 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Fc_z:inst44|10 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node RST~input (placed in PIN T21 (CLK6, DIFFCLK_3p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node uPC:inst6|uA_reg:inst18|inst5~2
        Info (176357): Destination node uPC:inst6|uA_reg:inst18|inst4~2
        Info (176357): Destination node uPC:inst6|uA_reg:inst18|inst8~2
        Info (176357): Destination node uPC:inst6|uA_reg:inst18|inst7~2
        Info (176357): Destination node uPC:inst6|uA_reg:inst18|inst2~2
        Info (176357): Destination node uPC:inst6|uA_reg:inst18|inst5~0
        Info (176357): Destination node uPC:inst6|uA_reg:inst18|inst4~0
        Info (176357): Destination node uPC:inst6|uA_reg:inst18|inst8~0
        Info (176357): Destination node uPC:inst6|uA_reg:inst18|inst7~0
        Info (176357): Destination node uPC:inst6|uA_reg:inst18|inst2~0
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node STEP~input (placed in PIN T22 (CLK7, DIFFCLK_3n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 147 (unused VREF, 2.5V VCCIO, 9 input, 138 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  30 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  40 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X55_Y32 to location X65_Y42
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.52 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 5423 megabytes
    Info: Processing ended: Tue Jan 08 00:21:40 2019
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:18


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in G:/EXPT_5_B4_CPU8B_CPLEX_INS/CPU8.fit.smsg.


