# Reading pref.tcl
# do Teste_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula\ 04 {C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 04/Teste.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:42:05 on Oct 06,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 04" C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 04/Teste.v 
# -- Compiling module Teste
# 
# Top level modules:
# 	Teste
# End time: 18:42:05 on Oct 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula\ 04 {C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 04/Testebranch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:42:06 on Oct 06,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 04" C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 04/Testebranch.v 
# -- Compiling module Testebranch
# 
# Top level modules:
# 	Testebranch
# End time: 18:42:06 on Oct 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Testebranch
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Testebranch 
# Start time: 18:42:07 on Oct 06,2020
# Loading work.Testebranch
# Loading work.Teste
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# A = 0, B = 0, S = 0, X = 0
# A = 0, B = 1, S = 0, X = 0
# A = 1, B = 0, S = 0, X = 1
# A = 1, B = 1, S = 0, X = 1
# A = 0, B = 0, S = 1, X = 0
# A = 0, B = 1, S = 1, X = 1
# A = 1, B = 0, S = 1, X = 0
# A = 1, B = 1, S = 1, X = 1
# End time: 18:44:52 on Oct 06,2020, Elapsed time: 0:02:45
# Errors: 0, Warnings: 0
