[2025-09-17 23:14:45] START suite=cs trace=cloud9_phase3_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase3_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2292823 heartbeat IPC: 4.361 cumulative IPC: 4.361 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4385180 cumulative IPC: 4.561 (Simulation time: 00 hr 01 min 01 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4385180 cumulative IPC: 4.561 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 4385181 heartbeat IPC: 4.779 cumulative IPC: 5 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 15293460 heartbeat IPC: 0.9167 cumulative IPC: 0.9167 (Simulation time: 00 hr 02 min 03 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 25948456 heartbeat IPC: 0.9385 cumulative IPC: 0.9275 (Simulation time: 00 hr 02 min 45 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 36501934 heartbeat IPC: 0.9476 cumulative IPC: 0.9341 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 47569060 heartbeat IPC: 0.9036 cumulative IPC: 0.9263 (Simulation time: 00 hr 03 min 56 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 58527587 heartbeat IPC: 0.9125 cumulative IPC: 0.9235 (Simulation time: 00 hr 04 min 32 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 68523157 heartbeat IPC: 1 cumulative IPC: 0.9355 (Simulation time: 00 hr 05 min 05 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 78314177 heartbeat IPC: 1.021 cumulative IPC: 0.9469 (Simulation time: 00 hr 05 min 37 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase3_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000015 cycles: 88536634 heartbeat IPC: 0.9782 cumulative IPC: 0.9507 (Simulation time: 00 hr 06 min 10 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 99627382 heartbeat IPC: 0.9017 cumulative IPC: 0.945 (Simulation time: 00 hr 06 min 46 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 106726040 cumulative IPC: 0.937 (Simulation time: 00 hr 07 min 23 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 106726040 cumulative IPC: 0.937 (Simulation time: 00 hr 07 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase3_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.937 instructions: 100000003 cycles: 106726040
CPU 0 Branch Prediction Accuracy: 99% MPKI: 0.1268 Average ROB Occupancy at Mispredict: 7265
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1146
BRANCH_INDIRECT: 0.01165
BRANCH_CONDITIONAL: 0.0006
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 109924
LQ_STALL: 0
SQ_STALL: 114263


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 272.18793
REPLAY_LOAD: 107.20705
NON_REPLAY_LOAD: 16.703264

== Total ==
ADDR_TRANS: 40556
REPLAY_LOAD: 24336
NON_REPLAY_LOAD: 45032

== Counts ==
ADDR_TRANS: 149
REPLAY_LOAD: 227
NON_REPLAY_LOAD: 2696

cpu0->cpu0_STLB TOTAL        ACCESS:     362727 HIT:     359324 MISS:       3403 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     362727 HIT:     359324 MISS:       3403 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 367.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1398737 HIT:     935415 MISS:     463322 MSHR_MERGE:       6469
cpu0->cpu0_L2C LOAD         ACCESS:     620013 HIT:     297161 MISS:     322852 MSHR_MERGE:         10
cpu0->cpu0_L2C RFO          ACCESS:      37868 HIT:      13288 MISS:      24580 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     325489 HIT:     216471 MISS:     109018 MSHR_MERGE:       6459
cpu0->cpu0_L2C WRITE        ACCESS:     408731 HIT:     408284 MISS:        447 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       6636 HIT:        211 MISS:       6425 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     267253 ISSUED:     267253 USEFUL:      88363 USELESS:       1848
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 72.76 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7614854 HIT:    7566227 MISS:      48627 MSHR_MERGE:      16222
cpu0->cpu0_L1I LOAD         ACCESS:    7614854 HIT:    7566227 MISS:      48627 MSHR_MERGE:      16222
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 24.67 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   21687596 HIT:   20585396 MISS:    1102200 MSHR_MERGE:     411849
cpu0->cpu0_L1D LOAD         ACCESS:   14048561 HIT:   13194010 MISS:     854551 MSHR_MERGE:     266940
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     370973 HIT:     305440 MISS:      65533 MSHR_MERGE:       7297
cpu0->cpu0_L1D WRITE        ACCESS:    7260747 HIT:    7085317 MISS:     175430 MSHR_MERGE:     137562
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7315 HIT:        629 MISS:       6686 MSHR_MERGE:         50
cpu0->cpu0_L1D PREFETCH REQUESTED:     370968 ISSUED:     370968 USEFUL:      55266 USELESS:       2973
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 50.99 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6432441 HIT:    6395727 MISS:      36714 MSHR_MERGE:      19613
cpu0->cpu0_ITLB LOAD         ACCESS:    6432441 HIT:    6395727 MISS:      36714 MSHR_MERGE:      19613
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 8.25 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   21013899 HIT:   20630236 MISS:     383663 MSHR_MERGE:      38037
cpu0->cpu0_DTLB LOAD         ACCESS:   21013899 HIT:   20630236 MISS:     383663 MSHR_MERGE:      38037
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.439 cycles
cpu0->LLC TOTAL        ACCESS:     734543 HIT:     496337 MISS:     238206 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     322842 HIT:     179325 MISS:     143517 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      24580 HIT:      10988 MISS:      13592 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     102559 HIT:      27674 MISS:      74885 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     278137 HIT:     277681 MISS:        456 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6425 HIT:        669 MISS:       5756 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.32 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2677
  ROW_BUFFER_MISS:     235062
  AVG DBUS CONGESTED CYCLE: 6.276
Channel 0 WQ ROW_BUFFER_HIT:      12204
  ROW_BUFFER_MISS:     115893
  FULL:          0
Channel 0 REFRESHES ISSUED:       8894

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       113451        57977        80144        43751
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            9           11          113          929
  STLB miss resolved @ L2C                0            6           10           45          328
  STLB miss resolved @ LLC                0            8           14          307          456
  STLB miss resolved @ MEM                0           22           70          917         4577

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              29177           72         3506          106          289
---------------------------------------------------------------
  STLB miss resolved @ L1D               14            0            0            5           37
  STLB miss resolved @ L2C                0            1            1            0            4
  STLB miss resolved @ LLC                5            3            1            2           21
  STLB miss resolved @ MEM               45            6            1           16          222
[2025-09-17 23:22:08] END   suite=cs trace=cloud9_phase3_core2 (rc=0)
