-- generated by newgenasym Thu Apr 30 10:49:17 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity tl431aidg is
    port (    
	ANODE1:    INOUT  STD_LOGIC;    
	ANODE2:    INOUT  STD_LOGIC;    
	ANODE3:    INOUT  STD_LOGIC;    
	ANODE4:    INOUT  STD_LOGIC;    
	CATHODE:   INOUT  STD_LOGIC;    
	NC1:       INOUT  STD_LOGIC;    
	NC2:       INOUT  STD_LOGIC;    
	REFERENCE: INOUT  STD_LOGIC);
end tl431aidg;
