/*
 * stm32f411xx.h
 *
 *  Created on: Apr 5, 2025
 *      Author: anardinelli
 */

#ifndef INC_STM32F411XX_H_
#define INC_STM32F411XX_H_

// keep all the base addresses of the microcontroller

#define FASH_BASEADDR				0x0U
#define SRAM1_BASEADDR				0x0U
#define SRAM2_BASEADDR				0x0U
#define ROM_BASEADDR				0x0U
#define OTP_BASEADDR				0x0U
#define SRAM 						SRAM1_BASEADD


#endif /* INC_STM32F411XX_H_ */
