
*** Running vivado
    with args -log design_main_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_main_wrapper.tcl -notrace


****** Vivado v2019.1.2 (64-bit)
  **** SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
  **** IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_main_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/margo/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1486.055 ; gain = 34.859 ; free physical = 3000 ; free virtual = 9158
Command: link_design -top design_main_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1800.590 ; gain = 0.000 ; free physical = 2712 ; free virtual = 8861
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1806.527 ; gain = 320.473 ; free physical = 2710 ; free virtual = 8859
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1882.137 ; gain = 75.609 ; free physical = 2692 ; free virtual = 8842

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 225d51225

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2306.965 ; gain = 424.828 ; free physical = 2484 ; free virtual = 8490

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 225d51225

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2420.934 ; gain = 0.000 ; free physical = 2364 ; free virtual = 8379
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 225d51225

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2420.934 ; gain = 0.000 ; free physical = 2364 ; free virtual = 8379
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 22c2f803d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2420.934 ; gain = 0.000 ; free physical = 2364 ; free virtual = 8379
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 22c2f803d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2420.934 ; gain = 0.000 ; free physical = 2364 ; free virtual = 8379
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 22c2f803d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2420.934 ; gain = 0.000 ; free physical = 2364 ; free virtual = 8379
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 22c2f803d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2420.934 ; gain = 0.000 ; free physical = 2364 ; free virtual = 8379
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2420.934 ; gain = 0.000 ; free physical = 2364 ; free virtual = 8379
Ending Logic Optimization Task | Checksum: 2347aab68

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2420.934 ; gain = 0.000 ; free physical = 2364 ; free virtual = 8379

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2347aab68

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2420.934 ; gain = 0.000 ; free physical = 2364 ; free virtual = 8379

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2347aab68

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2420.934 ; gain = 0.000 ; free physical = 2364 ; free virtual = 8379

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2420.934 ; gain = 0.000 ; free physical = 2364 ; free virtual = 8379
Ending Netlist Obfuscation Task | Checksum: 2347aab68

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2420.934 ; gain = 0.000 ; free physical = 2364 ; free virtual = 8379
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2420.934 ; gain = 614.406 ; free physical = 2364 ; free virtual = 8379
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2420.934 ; gain = 0.000 ; free physical = 2364 ; free virtual = 8379
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2452.949 ; gain = 0.000 ; free physical = 2360 ; free virtual = 8376
INFO: [Common 17-1381] The checkpoint '/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.runs/impl_1/design_main_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_main_wrapper_drc_opted.rpt -pb design_main_wrapper_drc_opted.pb -rpx design_main_wrapper_drc_opted.rpx
Command: report_drc -file design_main_wrapper_drc_opted.rpt -pb design_main_wrapper_drc_opted.pb -rpx design_main_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.runs/impl_1/design_main_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2424 ; free virtual = 8411
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a6ed00ed

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2424 ; free virtual = 8411
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2424 ; free virtual = 8411

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d1d8ff83

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2386 ; free virtual = 8378

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23ccfe4de

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2391 ; free virtual = 8392

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23ccfe4de

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2391 ; free virtual = 8392
Phase 1 Placer Initialization | Checksum: 23ccfe4de

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2391 ; free virtual = 8392

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2679c025a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2388 ; free virtual = 8391

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2390 ; free virtual = 8389

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 22acd780e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2390 ; free virtual = 8389
Phase 2.2 Global Placement Core | Checksum: 1ed77c8fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2396 ; free virtual = 8395
Phase 2 Global Placement | Checksum: 1ed77c8fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2396 ; free virtual = 8395

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ec0cc6b9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2396 ; free virtual = 8395

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21118624e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2396 ; free virtual = 8395

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b93a781b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2396 ; free virtual = 8395

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19e9db933

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2396 ; free virtual = 8395

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 265133030

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2386 ; free virtual = 8393

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2575340bc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2386 ; free virtual = 8393

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 278ee7fc4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2386 ; free virtual = 8393
Phase 3 Detail Placement | Checksum: 278ee7fc4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2386 ; free virtual = 8393

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 28ec83a29

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 28ec83a29

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2386 ; free virtual = 8393
INFO: [Place 30-746] Post Placement Timing Summary WNS=40.073. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b7be6410

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2386 ; free virtual = 8393
Phase 4.1 Post Commit Optimization | Checksum: 1b7be6410

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2386 ; free virtual = 8393

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b7be6410

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2387 ; free virtual = 8394

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b7be6410

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2387 ; free virtual = 8394

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2387 ; free virtual = 8394
Phase 4.4 Final Placement Cleanup | Checksum: d22f4fe9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2387 ; free virtual = 8394
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d22f4fe9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2387 ; free virtual = 8394
Ending Placer Task | Checksum: c752d142

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2387 ; free virtual = 8394
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2391 ; free virtual = 8398
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2386 ; free virtual = 8396
INFO: [Common 17-1381] The checkpoint '/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.runs/impl_1/design_main_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_main_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2402 ; free virtual = 8393
INFO: [runtcl-4] Executing : report_utilization -file design_main_wrapper_utilization_placed.rpt -pb design_main_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_main_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2508.977 ; gain = 0.000 ; free physical = 2404 ; free virtual = 8398
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: c2cf7584 ConstDB: 0 ShapeSum: 4835bbe RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1c75e6cf7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2535.637 ; gain = 26.660 ; free physical = 2866 ; free virtual = 8590
Post Restoration Checksum: NetGraph: f9aea4fa NumContArr: cdafc7fd Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c75e6cf7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2559.633 ; gain = 50.656 ; free physical = 2834 ; free virtual = 8558

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1c75e6cf7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2574.633 ; gain = 65.656 ; free physical = 2818 ; free virtual = 8542

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1c75e6cf7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2574.633 ; gain = 65.656 ; free physical = 2818 ; free virtual = 8542
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 276e4f4b7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2584.641 ; gain = 75.664 ; free physical = 2771 ; free virtual = 8533
INFO: [Route 35-416] Intermediate Timing Summary | WNS=39.980 | TNS=0.000  | WHS=-0.114 | THS=-2.576 |

Phase 2 Router Initialization | Checksum: 21f8b0254

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2584.641 ; gain = 75.664 ; free physical = 2782 ; free virtual = 8533

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 157
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 157
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1124f76bf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2586.645 ; gain = 77.668 ; free physical = 2782 ; free virtual = 8533

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=39.962 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18d7ae3f4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2586.645 ; gain = 77.668 ; free physical = 2783 ; free virtual = 8534

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=39.962 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1278f5161

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2586.645 ; gain = 77.668 ; free physical = 2783 ; free virtual = 8534
Phase 4 Rip-up And Reroute | Checksum: 1278f5161

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2586.645 ; gain = 77.668 ; free physical = 2783 ; free virtual = 8534

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1278f5161

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2586.645 ; gain = 77.668 ; free physical = 2783 ; free virtual = 8534

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1278f5161

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2586.645 ; gain = 77.668 ; free physical = 2783 ; free virtual = 8534
Phase 5 Delay and Skew Optimization | Checksum: 1278f5161

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2586.645 ; gain = 77.668 ; free physical = 2783 ; free virtual = 8534

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13a9bb3fc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2586.645 ; gain = 77.668 ; free physical = 2783 ; free virtual = 8534
INFO: [Route 35-416] Intermediate Timing Summary | WNS=40.056 | TNS=0.000  | WHS=0.162  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ebdbbdad

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2586.645 ; gain = 77.668 ; free physical = 2783 ; free virtual = 8534
Phase 6 Post Hold Fix | Checksum: 1ebdbbdad

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2586.645 ; gain = 77.668 ; free physical = 2783 ; free virtual = 8534

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.029658 %
  Global Horizontal Routing Utilization  = 0.0411244 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ebdbbdad

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2586.645 ; gain = 77.668 ; free physical = 2783 ; free virtual = 8534

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ebdbbdad

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2586.645 ; gain = 77.668 ; free physical = 2782 ; free virtual = 8533

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17d42ade9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2586.645 ; gain = 77.668 ; free physical = 2782 ; free virtual = 8533

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=40.056 | TNS=0.000  | WHS=0.162  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17d42ade9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2586.645 ; gain = 77.668 ; free physical = 2782 ; free virtual = 8533
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2586.645 ; gain = 77.668 ; free physical = 2800 ; free virtual = 8551

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2586.645 ; gain = 77.668 ; free physical = 2800 ; free virtual = 8551
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2586.645 ; gain = 0.000 ; free physical = 2800 ; free virtual = 8551
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2598.520 ; gain = 0.000 ; free physical = 2809 ; free virtual = 8548
INFO: [Common 17-1381] The checkpoint '/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.runs/impl_1/design_main_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_main_wrapper_drc_routed.rpt -pb design_main_wrapper_drc_routed.pb -rpx design_main_wrapper_drc_routed.rpx
Command: report_drc -file design_main_wrapper_drc_routed.rpt -pb design_main_wrapper_drc_routed.pb -rpx design_main_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.runs/impl_1/design_main_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_main_wrapper_methodology_drc_routed.rpt -pb design_main_wrapper_methodology_drc_routed.pb -rpx design_main_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_main_wrapper_methodology_drc_routed.rpt -pb design_main_wrapper_methodology_drc_routed.pb -rpx design_main_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.runs/impl_1/design_main_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_main_wrapper_power_routed.rpt -pb design_main_wrapper_power_summary_routed.pb -rpx design_main_wrapper_power_routed.rpx
Command: report_power -file design_main_wrapper_power_routed.rpt -pb design_main_wrapper_power_summary_routed.pb -rpx design_main_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_main_wrapper_route_status.rpt -pb design_main_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_main_wrapper_timing_summary_routed.rpt -pb design_main_wrapper_timing_summary_routed.pb -rpx design_main_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_main_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_main_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_main_wrapper_bus_skew_routed.rpt -pb design_main_wrapper_bus_skew_routed.pb -rpx design_main_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force design_main_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 15229696 bits.
Writing bitstream ./design_main_wrapper.bit...
Writing bitstream ./design_main_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Sep 11 00:39:45 2019. For additional details about this file, please refer to the WebTalk help file at /home/margo/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2943.191 ; gain = 280.004 ; free physical = 2881 ; free virtual = 8460
INFO: [Common 17-206] Exiting Vivado at Wed Sep 11 00:39:45 2019...
