# compile verilog/system verilog design source files
verilog xil_defaultlib  "board_func_synth.v" --include "../../../../../../sources/testbench" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_DDR3_FIFO=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1" -d "x4Gb=1" -d "sg107E=1" -d "x8=1"
verilog xil_defaultlib  "../../../../../../sources/testbench/board.v" --include "../../../../../../sources/testbench" -d "USE_PIPE_SIM=1" -d "SIMULATION=1" -d "USE_DDR3_FIFO=1" -d "USE_XPHY=1" -d "NW_PATH_ENABLE=1" -d "x4Gb=1" -d "sg107E=1" -d "x8=1"

# Do not sort compile order
nosort
