--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ise\set_up\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
2L -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf k7.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Reset       |    1.274(R)|      FAST  |    0.739(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<0>       |   -0.347(F)|      FAST  |    2.978(F)|      SLOW  |CLK_BUFGP         |   0.000|
SW<1>       |   -0.338(F)|      FAST  |    2.987(F)|      SLOW  |CLK_BUFGP         |   0.000|
SW<2>       |   -0.294(F)|      FAST  |    2.911(F)|      SLOW  |CLK_BUFGP         |   0.000|
SW<3>       |   -0.269(F)|      FAST  |    2.883(F)|      SLOW  |CLK_BUFGP         |   0.000|
SW<4>       |   -0.237(F)|      FAST  |    2.835(F)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<5>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Reset       |    0.809(R)|      FAST  |    2.376(R)|      SLOW  |SW_5_IBUF_BUFG    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN<0>       |        11.502(R)|      SLOW  |         4.999(R)|      FAST  |CLK_BUFGP         |   0.000|
AN<1>       |        11.651(R)|      SLOW  |         5.056(R)|      FAST  |CLK_BUFGP         |   0.000|
AN<2>       |        11.559(R)|      SLOW  |         4.981(R)|      FAST  |CLK_BUFGP         |   0.000|
AN<3>       |        11.686(R)|      SLOW  |         5.014(R)|      FAST  |CLK_BUFGP         |   0.000|
SEGLED_CLK  |        12.401(R)|      SLOW  |         5.475(R)|      FAST  |CLK_BUFGP         |   0.000|
SEGMENT<0>  |        14.058(R)|      SLOW  |         5.218(R)|      FAST  |CLK_BUFGP         |   0.000|
SEGMENT<1>  |        13.825(R)|      SLOW  |         4.949(R)|      FAST  |CLK_BUFGP         |   0.000|
SEGMENT<2>  |        13.842(R)|      SLOW  |         4.977(R)|      FAST  |CLK_BUFGP         |   0.000|
SEGMENT<3>  |        13.777(R)|      SLOW  |         4.908(R)|      FAST  |CLK_BUFGP         |   0.000|
SEGMENT<4>  |        13.731(R)|      SLOW  |         5.085(R)|      FAST  |CLK_BUFGP         |   0.000|
SEGMENT<5>  |        13.704(R)|      SLOW  |         5.062(R)|      FAST  |CLK_BUFGP         |   0.000|
SEGMENT<6>  |        13.903(R)|      SLOW  |         5.092(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.228|         |         |    6.136|
SW<5>          |    2.550|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.653|         |         |         |
SW<5>          |    0.507|    0.049|         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<6>          |SEGMENT<0>     |   10.424|
SW<6>          |SEGMENT<1>     |   10.212|
SW<6>          |SEGMENT<2>     |   10.231|
SW<6>          |SEGMENT<3>     |   10.208|
SW<6>          |SEGMENT<4>     |   10.097|
SW<6>          |SEGMENT<5>     |   10.070|
SW<6>          |SEGMENT<6>     |   10.269|
---------------+---------------+---------+


Analysis completed Wed Aug 12 19:02:41 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5108 MB



