{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698331579525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698331579526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 17:46:19 2023 " "Processing started: Thu Oct 26 17:46:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698331579526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331579526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Main -c Main " "Command: quartus_map --read_settings_files=on --write_settings_files=off Main -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331579526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698331579845 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698331579845 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Main.v(684) " "Verilog HDL information at Main.v(684): always construct contains both blocking and non-blocking assignments" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 684 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698331589101 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Main.v(788) " "Verilog HDL warning at Main.v(788): extended using \"x\" or \"z\"" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 788 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698331589102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 13 13 " "Found 13 design units, including 13 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698331589105 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC " "Found entity 2: PC" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698331589105 ""} { "Info" "ISGN_ENTITY_NAME" "3 INST_MEM " "Found entity 3: INST_MEM" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698331589105 ""} { "Info" "ISGN_ENTITY_NAME" "4 ControlUnit " "Found entity 4: ControlUnit" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698331589105 ""} { "Info" "ISGN_ENTITY_NAME" "5 RegisterFile " "Found entity 5: RegisterFile" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698331589105 ""} { "Info" "ISGN_ENTITY_NAME" "6 RegFile_decoder " "Found entity 6: RegFile_decoder" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 600 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698331589105 ""} { "Info" "ISGN_ENTITY_NAME" "7 RegFile_regn " "Found entity 7: RegFile_regn" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 660 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698331589105 ""} { "Info" "ISGN_ENTITY_NAME" "8 alu_control " "Found entity 8: alu_control" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 676 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698331589105 ""} { "Info" "ISGN_ENTITY_NAME" "9 ALU " "Found entity 9: ALU" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698331589105 ""} { "Info" "ISGN_ENTITY_NAME" "10 RAM " "Found entity 10: RAM" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698331589105 ""} { "Info" "ISGN_ENTITY_NAME" "11 MUX2_1 " "Found entity 11: MUX2_1" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 866 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698331589105 ""} { "Info" "ISGN_ENTITY_NAME" "12 MUX5bit " "Found entity 12: MUX5bit" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 875 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698331589105 ""} { "Info" "ISGN_ENTITY_NAME" "13 sign_extend " "Found entity 13: sign_extend" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698331589105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file main_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_tb " "Found entity 1: Main_tb" {  } { { "Main_tb.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698331589107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589107 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698331589135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc_inst " "Elaborating entity \"PC\" for hierarchy \"PC:pc_inst\"" {  } { { "Main.v" "pc_inst" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698331589138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INST_MEM INST_MEM:inst_mem " "Elaborating entity \"INST_MEM\" for hierarchy \"INST_MEM:inst_mem\"" {  } { { "Main.v" "inst_mem" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698331589139 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "inst_mem Main.v(242) " "Verilog HDL warning at Main.v(242): initial value for variable inst_mem should be constant" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 242 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1698331589150 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Main.v(276) " "Verilog HDL Always Construct warning at Main.v(276): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698331589150 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inst_out Main.v(276) " "Verilog HDL Always Construct warning at Main.v(276): inferring latch(es) for variable \"inst_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698331589150 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opcode Main.v(276) " "Verilog HDL Always Construct warning at Main.v(276): inferring latch(es) for variable \"opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698331589150 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs Main.v(276) " "Verilog HDL Always Construct warning at Main.v(276): inferring latch(es) for variable \"rs\", which holds its previous value in one or more paths through the always construct" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698331589150 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rt Main.v(276) " "Verilog HDL Always Construct warning at Main.v(276): inferring latch(es) for variable \"rt\", which holds its previous value in one or more paths through the always construct" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698331589150 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd Main.v(276) " "Verilog HDL Always Construct warning at Main.v(276): inferring latch(es) for variable \"rd\", which holds its previous value in one or more paths through the always construct" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698331589150 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shamt Main.v(276) " "Verilog HDL Always Construct warning at Main.v(276): inferring latch(es) for variable \"shamt\", which holds its previous value in one or more paths through the always construct" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698331589150 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "funct Main.v(276) " "Verilog HDL Always Construct warning at Main.v(276): inferring latch(es) for variable \"funct\", which holds its previous value in one or more paths through the always construct" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698331589150 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr Main.v(276) " "Verilog HDL Always Construct warning at Main.v(276): inferring latch(es) for variable \"addr\", which holds its previous value in one or more paths through the always construct" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698331589150 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] Main.v(276) " "Inferred latch for \"addr\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589150 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] Main.v(276) " "Inferred latch for \"addr\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589150 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[2\] Main.v(276) " "Inferred latch for \"addr\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589150 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[3\] Main.v(276) " "Inferred latch for \"addr\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589150 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[4\] Main.v(276) " "Inferred latch for \"addr\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589150 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[5\] Main.v(276) " "Inferred latch for \"addr\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[6\] Main.v(276) " "Inferred latch for \"addr\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[7\] Main.v(276) " "Inferred latch for \"addr\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[8\] Main.v(276) " "Inferred latch for \"addr\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[9\] Main.v(276) " "Inferred latch for \"addr\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[10\] Main.v(276) " "Inferred latch for \"addr\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[11\] Main.v(276) " "Inferred latch for \"addr\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[12\] Main.v(276) " "Inferred latch for \"addr\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[13\] Main.v(276) " "Inferred latch for \"addr\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[14\] Main.v(276) " "Inferred latch for \"addr\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[15\] Main.v(276) " "Inferred latch for \"addr\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct\[0\] Main.v(276) " "Inferred latch for \"funct\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct\[1\] Main.v(276) " "Inferred latch for \"funct\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct\[2\] Main.v(276) " "Inferred latch for \"funct\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct\[3\] Main.v(276) " "Inferred latch for \"funct\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct\[4\] Main.v(276) " "Inferred latch for \"funct\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct\[5\] Main.v(276) " "Inferred latch for \"funct\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamt\[0\] Main.v(276) " "Inferred latch for \"shamt\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamt\[1\] Main.v(276) " "Inferred latch for \"shamt\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamt\[2\] Main.v(276) " "Inferred latch for \"shamt\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamt\[3\] Main.v(276) " "Inferred latch for \"shamt\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamt\[4\] Main.v(276) " "Inferred latch for \"shamt\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[0\] Main.v(276) " "Inferred latch for \"rd\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[1\] Main.v(276) " "Inferred latch for \"rd\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[2\] Main.v(276) " "Inferred latch for \"rd\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[3\] Main.v(276) " "Inferred latch for \"rd\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[4\] Main.v(276) " "Inferred latch for \"rd\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[0\] Main.v(276) " "Inferred latch for \"rt\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[1\] Main.v(276) " "Inferred latch for \"rt\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[2\] Main.v(276) " "Inferred latch for \"rt\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[3\] Main.v(276) " "Inferred latch for \"rt\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[4\] Main.v(276) " "Inferred latch for \"rt\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs\[0\] Main.v(276) " "Inferred latch for \"rs\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs\[1\] Main.v(276) " "Inferred latch for \"rs\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs\[2\] Main.v(276) " "Inferred latch for \"rs\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs\[3\] Main.v(276) " "Inferred latch for \"rs\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs\[4\] Main.v(276) " "Inferred latch for \"rs\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589151 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[0\] Main.v(276) " "Inferred latch for \"opcode\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[1\] Main.v(276) " "Inferred latch for \"opcode\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[2\] Main.v(276) " "Inferred latch for \"opcode\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[3\] Main.v(276) " "Inferred latch for \"opcode\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[4\] Main.v(276) " "Inferred latch for \"opcode\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[5\] Main.v(276) " "Inferred latch for \"opcode\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[0\] Main.v(276) " "Inferred latch for \"inst_out\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[1\] Main.v(276) " "Inferred latch for \"inst_out\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[2\] Main.v(276) " "Inferred latch for \"inst_out\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[3\] Main.v(276) " "Inferred latch for \"inst_out\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[4\] Main.v(276) " "Inferred latch for \"inst_out\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[5\] Main.v(276) " "Inferred latch for \"inst_out\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[6\] Main.v(276) " "Inferred latch for \"inst_out\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[7\] Main.v(276) " "Inferred latch for \"inst_out\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[8\] Main.v(276) " "Inferred latch for \"inst_out\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[9\] Main.v(276) " "Inferred latch for \"inst_out\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[10\] Main.v(276) " "Inferred latch for \"inst_out\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[11\] Main.v(276) " "Inferred latch for \"inst_out\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[12\] Main.v(276) " "Inferred latch for \"inst_out\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[13\] Main.v(276) " "Inferred latch for \"inst_out\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[14\] Main.v(276) " "Inferred latch for \"inst_out\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[15\] Main.v(276) " "Inferred latch for \"inst_out\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[16\] Main.v(276) " "Inferred latch for \"inst_out\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[17\] Main.v(276) " "Inferred latch for \"inst_out\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[18\] Main.v(276) " "Inferred latch for \"inst_out\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[19\] Main.v(276) " "Inferred latch for \"inst_out\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[20\] Main.v(276) " "Inferred latch for \"inst_out\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[21\] Main.v(276) " "Inferred latch for \"inst_out\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[22\] Main.v(276) " "Inferred latch for \"inst_out\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[23\] Main.v(276) " "Inferred latch for \"inst_out\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[24\] Main.v(276) " "Inferred latch for \"inst_out\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[25\] Main.v(276) " "Inferred latch for \"inst_out\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[26\] Main.v(276) " "Inferred latch for \"inst_out\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[27\] Main.v(276) " "Inferred latch for \"inst_out\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[28\] Main.v(276) " "Inferred latch for \"inst_out\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[29\] Main.v(276) " "Inferred latch for \"inst_out\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[30\] Main.v(276) " "Inferred latch for \"inst_out\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589152 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[31\] Main.v(276) " "Inferred latch for \"inst_out\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[31\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589153 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[30\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589154 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[29\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589155 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[28\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589156 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[27\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589157 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[26\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[25\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589158 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[24\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589159 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[23\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589160 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[22\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589161 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[21\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589162 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[20\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589163 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[19\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589164 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[18\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589165 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[17\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589166 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589167 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589167 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589167 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589167 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589167 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[16\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589167 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589167 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589167 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589167 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589167 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589167 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589167 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589167 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589167 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589167 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589167 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589167 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589167 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589167 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589167 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589168 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589168 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589168 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589168 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589168 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589168 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589168 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589168 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589168 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589168 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589168 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589168 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589168 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589168 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589168 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589168 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589168 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[15\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589168 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589168 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589168 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589168 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589168 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589168 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589168 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589168 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[14\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589169 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[13\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589170 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[12\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589171 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[11\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589172 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[10\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589173 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[9\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589174 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[8\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[7\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589175 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[6\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589176 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[5\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589177 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[4\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589178 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[3\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589179 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[2\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589180 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[1\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[0\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[0\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[1\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[1\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[2\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[2\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[3\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[3\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[4\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[4\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[5\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[5\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[6\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[6\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[7\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[7\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[8\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[8\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[9\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[9\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[10\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[10\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[11\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[11\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[12\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[12\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[13\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[13\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[14\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[14\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[15\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[15\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[16\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[16\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[17\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[17\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[18\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[18\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[19\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[19\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589181 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[20\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[20\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589182 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[21\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[21\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589182 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[22\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[22\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589182 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[23\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[23\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589182 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[24\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[24\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589182 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[25\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[25\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589182 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[26\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[26\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589182 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[27\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[27\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589182 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[28\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[28\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589182 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[29\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[29\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589182 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[30\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[30\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589182 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[31\] Main.v(276) " "Inferred latch for \"inst_mem\[0\]\[31\]\" at Main.v(276)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331589182 "|Main_tb|Main:main_inst|INST_MEM:inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:control_inst " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:control_inst\"" {  } { { "Main.v" "control_inst" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698331589183 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_opcode Main.v(364) " "Verilog HDL or VHDL warning at Main.v(364): object \"reset_opcode\" assigned a value but never read" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 364 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698331589184 "|Main_tb|Main:main_inst|ControlUnit:control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX5bit MUX5bit:mux_inst " "Elaborating entity \"MUX5bit\" for hierarchy \"MUX5bit:mux_inst\"" {  } { { "Main.v" "mux_inst" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698331589185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:reg_file_inst " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:reg_file_inst\"" {  } { { "Main.v" "reg_file_inst" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698331589186 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Main.v(528) " "Verilog HDL assignment warning at Main.v(528): truncated value with size 32 to match size of target (1)" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698331589191 "|Main_tb|Main:main_inst|RegisterFile:reg_file_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile_decoder RegisterFile:reg_file_inst\|RegFile_decoder:dex " "Elaborating entity \"RegFile_decoder\" for hierarchy \"RegisterFile:reg_file_inst\|RegFile_decoder:dex\"" {  } { { "Main.v" "dex" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698331589191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile_regn RegisterFile:reg_file_inst\|RegFile_regn:Reg_0 " "Elaborating entity \"RegFile_regn\" for hierarchy \"RegisterFile:reg_file_inst\|RegFile_regn:Reg_0\"" {  } { { "Main.v" "Reg_0" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698331589193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:alu_ctrl " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:alu_ctrl\"" {  } { { "Main.v" "alu_ctrl" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698331589207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:extender " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:extender\"" {  } { { "Main.v" "extender" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698331589208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 MUX2_1:alu_sec_input " "Elaborating entity \"MUX2_1\" for hierarchy \"MUX2_1:alu_sec_input\"" {  } { { "Main.v" "alu_sec_input" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698331589210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "Main.v" "alu" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698331589211 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CarryOut Main.v(733) " "Verilog HDL or VHDL warning at Main.v(733): object \"CarryOut\" assigned a value but never read" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 733 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698331589213 "|Main_tb|Main:main_inst|ALU:alu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Zero Main.v(731) " "Output port \"Zero\" at Main.v(731) has no driver" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 731 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698331589213 "|Main_tb|Main:main_inst|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ram " "Elaborating entity \"RAM\" for hierarchy \"RAM:ram\"" {  } { { "Main.v" "ram" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698331589213 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error Main.v(811) " "Verilog HDL or VHDL warning at Main.v(811): object \"error\" assigned a value but never read" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 811 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698331589226 "|Main_tb|Main:main_inst|RAM:ram"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem Main.v(818) " "Verilog HDL warning at Main.v(818): initial value for variable mem should be constant" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 818 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1698331589226 "|Main_tb|Main:main_inst|RAM:ram"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[0\] GND " "Pin \"ReadData1\[0\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[1\] GND " "Pin \"ReadData1\[1\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[2\] GND " "Pin \"ReadData1\[2\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[3\] GND " "Pin \"ReadData1\[3\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[4\] GND " "Pin \"ReadData1\[4\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[5\] GND " "Pin \"ReadData1\[5\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[6\] GND " "Pin \"ReadData1\[6\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[7\] GND " "Pin \"ReadData1\[7\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[8\] GND " "Pin \"ReadData1\[8\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[9\] GND " "Pin \"ReadData1\[9\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[10\] GND " "Pin \"ReadData1\[10\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[11\] GND " "Pin \"ReadData1\[11\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[12\] GND " "Pin \"ReadData1\[12\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[13\] GND " "Pin \"ReadData1\[13\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[14\] GND " "Pin \"ReadData1\[14\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[15\] GND " "Pin \"ReadData1\[15\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[16\] GND " "Pin \"ReadData1\[16\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[17\] GND " "Pin \"ReadData1\[17\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[18\] GND " "Pin \"ReadData1\[18\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[19\] GND " "Pin \"ReadData1\[19\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[20\] GND " "Pin \"ReadData1\[20\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[21\] GND " "Pin \"ReadData1\[21\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[22\] GND " "Pin \"ReadData1\[22\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[23\] GND " "Pin \"ReadData1\[23\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[24\] GND " "Pin \"ReadData1\[24\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[25\] GND " "Pin \"ReadData1\[25\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[26\] GND " "Pin \"ReadData1\[26\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[27\] GND " "Pin \"ReadData1\[27\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[28\] GND " "Pin \"ReadData1\[28\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[29\] GND " "Pin \"ReadData1\[29\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[30\] GND " "Pin \"ReadData1\[30\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData1\[31\] GND " "Pin \"ReadData1\[31\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[0\] GND " "Pin \"ReadData2\[0\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[1\] GND " "Pin \"ReadData2\[1\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[2\] GND " "Pin \"ReadData2\[2\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[3\] GND " "Pin \"ReadData2\[3\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[4\] GND " "Pin \"ReadData2\[4\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[5\] GND " "Pin \"ReadData2\[5\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[6\] GND " "Pin \"ReadData2\[6\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[7\] GND " "Pin \"ReadData2\[7\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[8\] GND " "Pin \"ReadData2\[8\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[9\] GND " "Pin \"ReadData2\[9\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[10\] GND " "Pin \"ReadData2\[10\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[11\] GND " "Pin \"ReadData2\[11\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[12\] GND " "Pin \"ReadData2\[12\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[13\] GND " "Pin \"ReadData2\[13\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[14\] GND " "Pin \"ReadData2\[14\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[15\] GND " "Pin \"ReadData2\[15\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[16\] GND " "Pin \"ReadData2\[16\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[17\] GND " "Pin \"ReadData2\[17\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[18\] GND " "Pin \"ReadData2\[18\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[19\] GND " "Pin \"ReadData2\[19\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[20\] GND " "Pin \"ReadData2\[20\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[21\] GND " "Pin \"ReadData2\[21\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[22\] GND " "Pin \"ReadData2\[22\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[23\] GND " "Pin \"ReadData2\[23\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[24\] GND " "Pin \"ReadData2\[24\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[25\] GND " "Pin \"ReadData2\[25\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[26\] GND " "Pin \"ReadData2\[26\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[27\] GND " "Pin \"ReadData2\[27\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[28\] GND " "Pin \"ReadData2\[28\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[29\] GND " "Pin \"ReadData2\[29\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[30\] GND " "Pin \"ReadData2\[30\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData2\[31\] GND " "Pin \"ReadData2\[31\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|ReadData2[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[0\] GND " "Pin \"Writedata\[0\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[1\] GND " "Pin \"Writedata\[1\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[2\] GND " "Pin \"Writedata\[2\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[3\] GND " "Pin \"Writedata\[3\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[4\] GND " "Pin \"Writedata\[4\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[5\] GND " "Pin \"Writedata\[5\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[6\] GND " "Pin \"Writedata\[6\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[7\] GND " "Pin \"Writedata\[7\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[8\] GND " "Pin \"Writedata\[8\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[9\] GND " "Pin \"Writedata\[9\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[10\] GND " "Pin \"Writedata\[10\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[11\] GND " "Pin \"Writedata\[11\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[12\] GND " "Pin \"Writedata\[12\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[13\] GND " "Pin \"Writedata\[13\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[14\] GND " "Pin \"Writedata\[14\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[15\] GND " "Pin \"Writedata\[15\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[16\] GND " "Pin \"Writedata\[16\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[17\] GND " "Pin \"Writedata\[17\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[18\] GND " "Pin \"Writedata\[18\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[19\] GND " "Pin \"Writedata\[19\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[20\] GND " "Pin \"Writedata\[20\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[21\] GND " "Pin \"Writedata\[21\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[22\] GND " "Pin \"Writedata\[22\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[23\] GND " "Pin \"Writedata\[23\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[24\] GND " "Pin \"Writedata\[24\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[25\] GND " "Pin \"Writedata\[25\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[26\] GND " "Pin \"Writedata\[26\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[27\] GND " "Pin \"Writedata\[27\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[28\] GND " "Pin \"Writedata\[28\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[29\] GND " "Pin \"Writedata\[29\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[30\] GND " "Pin \"Writedata\[30\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Writedata\[31\] GND " "Pin \"Writedata\[31\]\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Writedata[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Done GND " "Pin \"Done\" is stuck at GND" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698331590303 "|Main|Done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698331590303 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698331590316 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Omar/CPU Design/Report Project/area/output_files/Main.map.smsg " "Generated suppressed messages file E:/Omar/CPU Design/Report Project/area/output_files/Main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331590410 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698331590555 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698331590555 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698331590947 "|Main|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Main.v" "" { Text "E:/Omar/CPU Design/Report Project/area/Main.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698331590947 "|Main|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698331590947 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698331590948 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698331590948 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698331590948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698331591032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 17:46:31 2023 " "Processing ended: Thu Oct 26 17:46:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698331591032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698331591032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698331591032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698331591032 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1698331592324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698331592325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 17:46:31 2023 " "Processing started: Thu Oct 26 17:46:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698331592325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698331592325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Main -c Main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Main -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698331592325 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1698331592421 ""}
{ "Info" "0" "" "Project  = Main" {  } {  } 0 0 "Project  = Main" 0 0 "Fitter" 0 0 1698331592421 ""}
{ "Info" "0" "" "Revision = Main" {  } {  } 0 0 "Revision = Main" 0 0 "Fitter" 0 0 1698331592421 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1698331592500 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1698331592500 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Main 10M40DAF484C7G " "Selected device 10M40DAF484C7G for design \"Main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698331592507 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698331592555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698331592555 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698331592756 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1698331592763 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698331592930 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698331592930 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698331592930 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698331592930 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698331592930 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698331592930 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698331592930 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698331592930 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698331592930 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C7G " "Device 10M50DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698331592930 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698331592930 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698331592930 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698331592930 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698331592930 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "E:/Omar/CPU Design/Report Project/area/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698331592932 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "E:/Omar/CPU Design/Report Project/area/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698331592932 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "E:/Omar/CPU Design/Report Project/area/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698331592932 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "E:/Omar/CPU Design/Report Project/area/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698331592932 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "E:/Omar/CPU Design/Report Project/area/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698331592932 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "E:/Omar/CPU Design/Report Project/area/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698331592932 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "E:/Omar/CPU Design/Report Project/area/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698331592932 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "E:/Omar/CPU Design/Report Project/area/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698331592932 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1698331592932 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1698331592933 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1698331592933 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1698331592933 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1698331592933 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698331592935 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "99 99 " "No exact pin location assignment(s) for 99 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1698331593155 ""}
{ "Info" "ISTA_SDC_FOUND" "output_files/SDC1.sdc " "Reading SDC File: 'output_files/SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1698331593527 ""}
{ "Warning" "WSTA_NON_SDC_IN_SDC_FILE" "set_global_assignment " "Command \"set_global_assignment\" found in SDC file is not a proper SDC command and is being ignored" {  } {  } 0 332145 "Command \"%1!s!\" found in SDC file is not a proper SDC command and is being ignored" 0 0 "Fitter" 0 -1 1698331593528 ""}
{ "Warning" "WSTA_NON_SDC_IN_SDC_FILE" "report_timing " "Command \"report_timing\" found in SDC file is not a proper SDC command and is being ignored" {  } {  } 0 332145 "Command \"%1!s!\" found in SDC file is not a proper SDC command and is being ignored" 0 0 "Fitter" 0 -1 1698331593528 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1698331593532 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698331593532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698331593532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000          clk " "   5.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698331593532 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1698331593532 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698331593534 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698331593534 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698331593534 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698331593535 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698331593536 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698331593536 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698331593536 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698331593536 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698331593536 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1698331593536 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698331593536 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "99 unused 2.5V 2 97 0 " "Number of I/O pins in group: 99 (unused VREF, 2.5V VCCIO, 2 input, 97 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1698331593540 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1698331593540 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1698331593540 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698331593541 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698331593541 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698331593541 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698331593541 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698331593541 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698331593541 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698331593541 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698331593541 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698331593541 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1698331593541 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1698331593541 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698331593703 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1698331593705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698331595269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698331595317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698331595337 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698331596277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698331596277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698331597566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y44 X44_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y44 to location X44_Y54" {  } { { "loc" "" { Generic "E:/Omar/CPU Design/Report Project/area/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y44 to location X44_Y54"} { { 12 { 0 ""} 33 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1698331598689 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698331598689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1698331598782 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1698331598782 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698331598782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698331598785 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1698331598956 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698331598963 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698331599456 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698331599456 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698331599934 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698331600541 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Omar/CPU Design/Report Project/area/output_files/Main.fit.smsg " "Generated suppressed messages file E:/Omar/CPU Design/Report Project/area/output_files/Main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698331600876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5639 " "Peak virtual memory: 5639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698331601545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 17:46:41 2023 " "Processing ended: Thu Oct 26 17:46:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698331601545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698331601545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698331601545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698331601545 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1698331602888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698331602888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 17:46:42 2023 " "Processing started: Thu Oct 26 17:46:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698331602888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698331602888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Main -c Main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Main -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698331602888 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1698331603158 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1698331604796 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698331604942 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698331605802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 17:46:45 2023 " "Processing ended: Thu Oct 26 17:46:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698331605802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698331605802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698331605802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698331605802 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1698331606414 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1698331607079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698331607079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 17:46:46 2023 " "Processing started: Thu Oct 26 17:46:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698331607079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1698331607079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Main -c Main " "Command: quartus_sta Main -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1698331607079 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1698331607188 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1698331607374 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1698331607374 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698331607409 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698331607409 ""}
{ "Info" "ISTA_SDC_FOUND" "output_files/SDC1.sdc " "Reading SDC File: 'output_files/SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1698331607833 ""}
{ "Warning" "WSTA_NON_SDC_IN_SDC_FILE" "set_global_assignment " "Command \"set_global_assignment\" found in SDC file is not a proper SDC command and is being ignored" {  } {  } 0 332145 "Command \"%1!s!\" found in SDC file is not a proper SDC command and is being ignored" 0 0 "Timing Analyzer" 0 -1 1698331607834 ""}
{ "Warning" "WSTA_NON_SDC_IN_SDC_FILE" "report_timing " "Command \"report_timing\" found in SDC file is not a proper SDC command and is being ignored" {  } {  } 0 332145 "Command \"%1!s!\" found in SDC file is not a proper SDC command and is being ignored" 0 0 "Timing Analyzer" 0 -1 1698331607834 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1698331607837 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698331607851 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698331607853 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1698331607859 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698331607862 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698331607870 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698331607873 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698331607908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698331607910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698331607910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 clk  " "    1.000               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698331607910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698331607910 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698331607919 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698331607937 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698331608308 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698331608334 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698331608343 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698331608347 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698331608353 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698331608357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698331608362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698331608362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 clk  " "    1.000               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698331608362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698331608362 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698331608438 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698331608534 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698331608545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698331608551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698331608561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698331608563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698331608563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 clk  " "    1.000               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698331608563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698331608563 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698331609939 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698331609939 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698331610002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 17:46:50 2023 " "Processing ended: Thu Oct 26 17:46:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698331610002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698331610002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698331610002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698331610002 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1698331611054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698331611054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 17:46:50 2023 " "Processing started: Thu Oct 26 17:46:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698331611054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1698331611054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Main -c Main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Main -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1698331611054 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1698331611449 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Main.vo E:/Omar/CPU Design/Report Project/area/simulation/modelsim/ simulation " "Generated file Main.vo in folder \"E:/Omar/CPU Design/Report Project/area/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1698331611497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698331611533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 17:46:51 2023 " "Processing ended: Thu Oct 26 17:46:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698331611533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698331611533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698331611533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1698331611533 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 129 s " "Quartus Prime Full Compilation was successful. 0 errors, 129 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1698331612170 ""}
