// Seed: 4227883898
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  supply0 id_8, id_9 = 1'b0;
  id_10(
      id_5, !id_7, 1
  );
endmodule
module module_1 #(
    parameter id_5 = 32'd67,
    parameter id_6 = 32'd4,
    parameter id_7 = 32'd13,
    parameter id_8 = 32'd61
) (
    input tri0 id_0,
    input wor id_1,
    output wor id_2,
    input supply0 id_3
);
  defparam id_5 = "" == 1, id_6 = 1'b0, id_7 = id_6, id_8 = 1'b0;
  wire id_9;
  wire id_10;
  wire id_11;
  module_0(
      id_11, id_11, id_11, id_9, id_9, id_11, id_10
  );
endmodule
