# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Sun Jul 24 07:37:43 2016
# 
# Allegro PCB Router v16-6-112 made 2012/09/12 at 23:00:45
# Running on: sangptse61252, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name F:/CP_SMARTGARDEN/ORCAD/ALLEGRO/ALLEGRO\CC1310LAUNCHPAD.dsn
# Batch File Name: pasde.do
# Did File Name: F:/CP_SMARTGARDEN/ORCAD/ALLEGRO/ALLEGRO/specctra.did
# Current time = Sun Jul 24 07:37:43 2016
# PCB F:/CP_SMARTGARDEN/ORCAD/ALLEGRO/ALLEGRO
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-40.0000 ylo=-40.0000 xhi=34040.0000 yhi=22040.0000
# Total 8 Images Consolidated.
# Via VIA z=1, 2 xlo=-10.0000 ylo=-10.0000 xhi= 10.0000 yhi= 10.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 57, Images Processed 32, Padstacks Processed 14
# Nets Processed 57, Net Terminals 183
# PCB Area=748000000.000  EIC=15  Area/EIC=49866666.667  SMDs=34
# Total Pin Count: 216
# Signal Connections Created 126
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance=10.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- F:/CP_SMARTGARDEN/ORCAD/ALLEGRO/ALLEGRO\CC1310LAUNCHPAD.dsn
# Nets 57 Connections 126 Unroutes 126
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 695997.7200 Horizontal 379542.2580 Vertical 316455.4620
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 695997.7200 Horizontal 379435.0000 Vertical 316562.7200
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:02
# Loading Do File pasde.do ...
# Loading Do File F:/CP_SMARTGARDEN/ORCAD/ALLEGRO/ALLEGRO\CC1310LAUNCHPAD_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/SANGPH~1/AppData/Local/Temp/#Taaaaab03764.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Sun Jul 24 07:37:48 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance=10.0000
# 
# Wiring Statistics ----------------- F:/CP_SMARTGARDEN/ORCAD/ALLEGRO/ALLEGRO\CC1310LAUNCHPAD.dsn
# Nets 57 Connections 126 Unroutes 126
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 695997.7200 Horizontal 379542.2580 Vertical 316455.4620
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 695997.7200 Horizontal 379435.0000 Vertical 316562.7200
# Start Route Pass 1 of 25
# Routing 22 wires.
# Total Conflicts: 5 (Cross: 5, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 104
# Attempts 22 Successes 22 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 25
# 2 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Start Route Pass 2 of 25
# Routing 10 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 104
# Attempts 10 Successes 10 Failures 0 Vias 8
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 104
# Attempts 0 Successes 0 Failures 0 Vias 8
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 25
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance=10.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     5|     0|   0|  104|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|  104|    8|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|  104|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/CP_SMARTGARDEN/ORCAD/ALLEGRO/ALLEGRO\CC1310LAUNCHPAD.dsn
# Nets 57 Connections 126 Unroutes 104
# Signal Layers 2 Power Layers 0
# Wire Junctions 13, at vias 5 Total Vias 8
# Percent Connected   17.46
# Manhattan Length 695997.7200 Horizontal 379401.2130 Vertical 316596.5070
# Routed Length 15185.6200 Horizontal 7272.0000 Vertical 7913.6200
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 681348.0000 Horizontal 371493.0000 Vertical 309855.0000
clean 2
# Current time = Sun Jul 24 07:37:50 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance=10.0000
# 
# Wiring Statistics ----------------- F:/CP_SMARTGARDEN/ORCAD/ALLEGRO/ALLEGRO\CC1310LAUNCHPAD.dsn
# Nets 57 Connections 126 Unroutes 104
# Signal Layers 2 Power Layers 0
# Wire Junctions 13, at vias 5 Total Vias 8
# Percent Connected   17.46
# Manhattan Length 695997.7200 Horizontal 379401.2130 Vertical 316596.5070
# Routed Length 15185.6200 Horizontal 7272.0000 Vertical 7913.6200
# Ratio Actual / Manhattan   0.0218
# Unconnected Length 681348.0000 Horizontal 371493.0000 Vertical 309855.0000
# Start Clean Pass 1 of 2
# Routing 40 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 104
# Attempts 32 Successes 32 Failures 0 Vias 7
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 41 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 104
# Attempts 33 Successes 33 Failures 0 Vias 7
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 2 of 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance=10.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     5|     0|   0|  104|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|  104|    8|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|  104|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|  104|    7|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|  104|    7|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/CP_SMARTGARDEN/ORCAD/ALLEGRO/ALLEGRO\CC1310LAUNCHPAD.dsn
# Nets 57 Connections 126 Unroutes 104
# Signal Layers 2 Power Layers 0
# Wire Junctions 12, at vias 3 Total Vias 7
# Percent Connected   17.46
# Manhattan Length 696785.7200 Horizontal 379852.0100 Vertical 316933.7100
# Routed Length 14989.4800 Horizontal 7382.0000 Vertical 7607.4800
# Ratio Actual / Manhattan   0.0215
# Unconnected Length 682241.0000 Horizontal 371771.0000 Vertical 310470.0000
write routes (changed_only) (reset_changed) C:/Users/SANGPH~1/AppData/Local/Temp/#Taaaaac03764.tmp
# Routing Written to File C:/Users/SANGPH~1/AppData/Local/Temp/#Taaaaac03764.tmp
quit
