{
    "DESIGN_NAME": "top_module_project6",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_TREE_SYNTH": true,
    "CLOCK_PORT": "clk",
    "PL_RANDOM_GLB_PLACEMENT": true,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 1000 1000",
    "PL_TARGET_DENSITY": 0.55,
    "FP_PDN_AUTO_ADJUST": true,
    "GRT_REPAIR_ANTENNAS": true,
    "DIODE_ON_PORTS": true,
    "RUN_HEURISTIC_DIODE_INSERTION": true,
    "DIODE_INSERTION_STRATEGY": 0,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "pdk::sky130*": {
        "FP_CORE_UTIL": 45,
        "CLOCK_PERIOD": 50,
        "MAX_FANOUT_CONSTRAINT": 10,
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 30
        },
        "scl::sky130_fd_sc_ls": {
            "MAX_FANOUT_CONSTRAINT": 5
        }
    },
    "pdk::gf180mcu*": {
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 40,
        "MAX_FANOUT_CONSTRAINT": 4,
        "PL_TARGET_DENSITY": 0.5
    }
}