From 79d33cf53d9086c3324ebf8b2ca0a0995d1fd064 Mon Sep 17 00:00:00 2001
From: Philippe Sauter <phsauter@iis.ee.ethz.ch>
Date: Wed, 21 Aug 2024 12:13:15 +0200
Subject: [PATCH] adjust Bender source paths

---
 Bender.yml | 24 +-----------------------
 1 file changed, 1 insertion(+), 23 deletions(-)

diff --git a/Bender.yml b/Bender.yml
index c209e9b..17cfeaa 100644
--- a/Bender.yml
+++ b/Bender.yml
@@ -8,26 +8,4 @@ sources:
   # Verilator does not support features commonly used in simulation (eg: rand conditioning)
   - target: any(simulation, verilator)
     files:
-    - src/clk_rst_gen.sv
-    - src/sim_timeout.sv
-    - src/stream_watchdog.sv
-    - src/signal_highlighter.sv
-
-  - target: simulation
-    files:
-    # Source files grouped in levels. Files in level 0 have no dependencies on files in this
-    # package. Files in level 1 only depend on files in level 0, files in level 2 on files in
-    # levels 1 and 0, etc. Files within a level are ordered alphabetically.
-    # Level 0
-    - src/rand_id_queue.sv
-    - src/rand_stream_mst.sv
-    - src/rand_synch_holdable_driver.sv
-    - src/rand_verif_pkg.sv
-    # Level 1
-    - src/rand_synch_driver.sv
-    # Level 2
-    - src/rand_stream_slv.sv
-
-  - target: test
-    files:
-    - test/tb_clk_rst_gen.sv
+    - clk_rst_gen.sv
-- 
2.25.1

