
Cadence Innovus(TM) Implementation System.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v23.10-p003_1, built Thu Feb 1 13:54:57 PST 2024
Options:	
Date:		Sat May 31 14:46:33 2025
Host:		linrack12.bioeelocal (x86_64 w/Linux 4.18.0-553.22.1.el8_10.x86_64) (24cores*48cpus*Intel(R) Xeon(R) Gold 6240R CPU @ 2.40GHz 36608KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[14:46:33.494505] Configured Lic search path (23.02-s003): 5280@bioeelincad.ee.columbia.edu

		invs	Innovus Implementation System	23.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (1544 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 23.10 fill procedures
<CMD> win
<CMD> zoomBox 0.00500 0.01000 0.10000 0.09500
<CMD> zoomBox 0.02100 0.02700 0.09100 0.08900
<CMD> set_message -id IMPLF-200 -suppress
<CMD> set_message -id IMPLF-201 -suppress
<CMD> set_message -id IMPFP-3961 -suppress
<CMD> set_message -id IMPSP-9025 -suppress
<CMD> set init_gnd_net gnd
<CMD> set init_lef_file {/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef}
<CMD> set init_design_settop 0
<CMD> set init_verilog ../adder_nl.v
<CMD> set init_mmmc_file mmmc_setup.tcl
<CMD> set init_pwr_net vdd
<CMD> init_design -setup view_slow_mission -hold view_fast_mission
#% Begin Load MMMC data ... (date=05/31 14:47:17, mem=1782.0M)
#% End Load MMMC data ... (date=05/31 14:47:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1783.4M, current mem=1783.4M)
rc_fast rc_slow
INFO: New setup and hold views overwrite old settings during design initialization

Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef ...

Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef ...

Loading LEF file /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef ...
Set DBUPerIGU to M1 pitch 116.
[14:47:17.240816] Periodic Lic check successful
[14:47:17.765138] Feature usage summary:
[14:47:17.765139] Innovus_Impl_System
[14:47:17.765144] Innovus_20nm_Opt

This command "init_design -setup view_slow_mission -hold view_fast_mission" required an extra checkout of license invs_20nm.
Additional license(s) checked out: 1 'Innovus_20nm_Opt' license(s)

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from mmmc_setup.tcl
Reading lib_slow timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_TIEDIN_1'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT9'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT8'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT7'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT6'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT5'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT4'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT3'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT20'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT2'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT19'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT18'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT17'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT16'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT15'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT14'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT13'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT12'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT11'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT10'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 1371 cells in library 'gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C' 
Reading lib_fast timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C.lib' ...
Read 1371 cells in library 'gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C' 
*** End library_loading (cpu=1.19min, real=1.20min, mem=1025.1M, fe_cpu=1.54min, fe_real=1.95min, fe_mem=2686.4M) ***
#% Begin Load netlist data ... (date=05/31 14:48:30, mem=2028.7M)
*** Begin netlist parsing (mem=2686.4M) ***
Created 1371 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../adder_nl.v'

*** Memory Usage v#2 (Current mem = 2686.426M, initial mem = 828.590M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2686.4M) ***
#% End Load netlist data ... (date=05/31 14:48:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=2271.8M, current mem=2271.8M)
Top level cell is adder.
Hooked 2742 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell adder ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
** info: there are 2743 modules.
** info: there are 10 stdCell insts.
** info: there are 0 insts with no signal pins.

*** Memory Usage v#2 (Current mem = 2867.840M, initial mem = 828.590M) ***

Honor LEF defined pitches for advanced node
Start create_tracks
Extraction setup Started for TopCell adder 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
Generating auto layer map file.

/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
Generating auto layer map file.

Completed (cpu: 0:00:05.8 real: 0:00:08.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: view_slow_mission
    RC-Corner Name        : rc_slow
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile'
 
 Analysis View: view_fast_mission
    RC-Corner Name        : rc_fast
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile'
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '../report/con.sdc' ...
Current (total cpu=0:01:41, real=0:02:08, peak res=3467.4M, current mem=3058.9M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../report/con.sdc, Line 8).

INFO (CTE): Reading of timing constraints file ../report/con.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=3073.5M, current mem=3073.5M)
Current (total cpu=0:01:41, real=0:02:08, peak res=3467.4M, current mem=3073.5M)
Total number of combinational cells: 890
Total number of sequential cells: 456
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 25
List of usable buffers: UDB116SVT24_BUF_1 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_24 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_3 UDB116SVT24_BUF_32 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_S_8
Total number of usable buffers: 48
List of unusable buffers: UDB116SVT24_BUF_20 UDB116SVT24_BUF_ECOCT_1 UDB116SVT24_BUF_ECOCT_2 UDB116SVT24_BUF_ECOCT_4
Total number of unusable buffers: 4
List of usable inverters: UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32 UDB116SVT24_INV_4 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_10 UDB116SVT24_INV_S_12 UDB116SVT24_INV_S_16 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_20 UDB116SVT24_INV_S_24 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_S_32 UDB116SVT24_INV_S_4 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_S_7 UDB116SVT24_INV_S_8 UDB116SVT24_INV_S_9
Total number of usable inverters: 37
List of unusable inverters: UDB116SVT24_INV_ECOCT_2 UDB116SVT24_INV_ECOCT_1 UDB116SVT24_INV_ECOCT_4
Total number of unusable inverters: 3
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: UDB116SVT24_DEL_L10D250_2 UDB116SVT24_DEL_L10D250_1 UDB116SVT24_DEL_L10D250_4 UDB116SVT24_DEL_L10D250_8 UDB116SVT24_DEL_L10D300_2 UDB116SVT24_DEL_L10D300_1 UDB116SVT24_DEL_L10D300_4 UDB116SVT24_DEL_L10D300_8 UDB116SVT24_DEL_L14D500_2 UDB116SVT24_DEL_L14D500_1 UDB116SVT24_DEL_L14D500_4 UDB116SVT24_DEL_L14D500_8 UDB116SVT24_DEL_L22D1000_2 UDB116SVT24_DEL_L22D1000_1 UDB116SVT24_DEL_L22D1000_4 UDB116SVT24_DEL_L22D1000_8 UDB116SVT24_DEL_L4D50_2 UDB116SVT24_DEL_L4D50_1 UDB116SVT24_DEL_L4D50_4 UDB116SVT24_DEL_L4D50_8 UDB116SVT24_DEL_L4D75_2 UDB116SVT24_DEL_L4D75_1 UDB116SVT24_DEL_L4D75_4 UDB116SVT24_DEL_L4D75_8 UDB116SVT24_DEL_L6D100_2 UDB116SVT24_DEL_L6D100_1 UDB116SVT24_DEL_L6D100_4 UDB116SVT24_DEL_L6D100_8 UDB116SVT24_DEL_L6D125_2 UDB116SVT24_DEL_L6D125_1 UDB116SVT24_DEL_L6D125_4 UDB116SVT24_DEL_L6D125_8 UDB116SVT24_DEL_L6D150_2 UDB116SVT24_DEL_L6D150_1 UDB116SVT24_DEL_L6D150_4 UDB116SVT24_DEL_L6D150_8 UDB116SVT24_DEL_L8D175_2 UDB116SVT24_DEL_L8D175_1 UDB116SVT24_DEL_L8D175_4 UDB116SVT24_DEL_L8D175_8 UDB116SVT24_DEL_L8D200_2 UDB116SVT24_DEL_L8D200_1 UDB116SVT24_DEL_L8D200_4 UDB116SVT24_DEL_L8D200_8
Total number of identified unusable delay cells: 44
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> setDesignMode -process 22
##  Process: 22            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 22nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
<CMD> setDesignMode -congEffort high -flowEffort extreme
**INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -opt_exp_flow_effort_extreme true'
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -s 8 8 1 1 1 1
The core width changes from 8.000000 to 8.004000 when snapping to grid "PlacementGrid".
**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 1.044000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 0.960000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 1.044000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 0.960000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.

Honor LEF defined pitches for advanced node
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit

Honor LEF defined pitches for advanced node
Start create_tracks
TRACKS Y 3360 DO 2 STEP 3600 LAYER  LB ;  
TRACKS X 3658 DO 2 STEP 3600 LAYER  LB ;  
TRACKS X 3444 DO 3 STEP 2400 LAYER  QB ;  
TRACKS Y 3360 DO 3 STEP 2400 LAYER  QB ;  
TRACKS Y 3360 DO 3 STEP 2400 LAYER  QA ;  
TRACKS X 3444 DO 3 STEP 2400 LAYER  QA ;  
TRACKS X 54 DO 112 STEP 90 LAYER  JA ;  
TRACKS Y 960 DO 10 STEP 900 LAYER  JA ;  
TRACKS Y 60 DO 110 STEP 90 LAYER  C5 ;  
TRACKS X 54 DO 112 STEP 90 LAYER  C5 ;  
TRACKS X 54 DO 112 STEP 90 LAYER  C4 ;  
TRACKS Y 60 DO 110 STEP 90 LAYER  C4 ;  
TRACKS Y 60 DO 110 STEP 90 LAYER  C3 ;  
TRACKS X 54 DO 112 STEP 90 LAYER  C3 ;  
TRACKS X 54 DO 112 STEP 90 LAYER  C2 ;  
TRACKS Y 60 DO 110 STEP 90 LAYER  C2 ;  
TRACKS Y 60 DO 110 STEP 90 LAYER  C1 ;  
TRACKS X 54 DO 112 STEP 90 LAYER  C1 ;  
TRACKS X 84 DO 126 STEP 80 LAYER  M2 ;  
TRACKS Y 80 DO 123 STEP 80 LAYER  M2 ;  
TRACKS Y 80 DO 123 STEP 80 LAYER  M1 ;  
TRACKS X 58 DO 87 STEP 116 LAYER  M1 ;  
M1 pitch=116 (min=80) [80 130]  80  116  0  58 
M2 pitch=80 (min=80) [80 140]  80  80  80  80 
M3 pitch=90 (min=90) [90 151]  90  90  0  0 
M4 pitch=90 (min=90) [90 193]  90  90  0  0 
M5 pitch=90 (min=90) [90 153]  90  90  0  0 
M6 pitch=90 (min=90) [90 153]  90  90  0  0 
M7 pitch=90 (min=90) [90 293]  90  90  0  0 
M8 pitch=900 (min=900) [900 1875]  900  -  0  0 
M9 pitch=2400 (min=2400) [2400 3000]  2400  2400  0  0 
M10 pitch=2400 (min=2400) [2400 3600]  2400  2400  0  0 
M11 pitch=3600 (min=3600) [3600 4500]  3600  3600  -  - 
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd -type pgpin -pin VDD -inst * -verbose
10 new pwr-pin connections were made to global net 'vdd'.
<CMD> globalNetConnect gnd -type pgpin -pin VSS -inst * -verbose
10 new gnd-pin connections were made to global net 'gnd'.
<CMD> applyGlobalNets
*** Checked 2 GNC rules.
*** Applying global-net connections...
10 new pwr-pin connections were made to global net 'vdd'.
10 new gnd-pin connections were made to global net 'gnd'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> addRing -nets {vdd gnd} -layer {top M1 bottom M1 left M2 right M2} -width 0.1 -spacing 0.1 -offset 0.1
#% Begin addRing (date=05/31 14:48:41, mem=3105.9M)


viaInitial starts at Sat May 31 14:48:41 2025
viaInitial ends at Sat May 31 14:48:41 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3300.0M)
**WARN: (IMPPP-193):	The currently specified top spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M1 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-193):	The currently specified bottom spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M1 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-193):	The currently specified left spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M2 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-193):	The currently specified right spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M2 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|   V1   |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=05/31 14:48:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=3109.7M, current mem=3109.7M)
<CMD> sroute -nets {vdd gnd}
#% Begin sroute (date=05/31 14:48:41, mem=3109.7M)
*** Begin SPECIAL ROUTE on Sat May 31 14:48:41 2025 ***
SPECIAL ROUTE ran on directory: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr
SPECIAL ROUTE ran on machine: linrack12.bioeelocal (Linux 4.18.0-553.22.1.el8_10.x86_64 Xeon 2.40Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "vdd gnd"
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 962.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 23 layers, 11 routing layers, 1 overlap layer
Read in 1371 macros, 5 used
Read in 3 components
  3 core components: 3 unplaced, 0 placed, 0 fixed
Read in 29 logical pins
Read in 29 nets
Read in 2 special nets, 2 routed
Read in 6 terminals
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (EMS-27):	Message (IMPSR-4305) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for vdd FollowPin 0 seconds
CPU time for gnd FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 30
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 15
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1019.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 45 wires.
ViaGen created 30 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       45       |       NA       |
|   V1   |       30       |        0       |
+--------+----------------+----------------+
#% End sroute (date=05/31 14:48:42, total cpu=0:00:00.9, real=0:00:01.0, peak res=3148.8M, current mem=3148.8M)
<CMD> saveDesign floorplan.inn
#% Begin save design ... (date=05/31 14:48:42, mem=3152.2M)
INFO: Current data have to be saved into a temporary db: 'floorplan.inn.dat.tmp' first. It will be renamed to the correct name 'floorplan.inn.dat' after the old db was deleted.
% Begin Save ccopt configuration ... (date=05/31 14:48:42, mem=3152.2M)
% End Save ccopt configuration ... (date=05/31 14:48:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=3154.5M, current mem=3154.5M)
% Begin Save netlist data ... (date=05/31 14:48:42, mem=3154.5M)
Writing Binary DB to floorplan.inn.dat.tmp/adder.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/31 14:48:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=3154.7M, current mem=3154.7M)
Saving symbol-table file ...
Saving congestion map file floorplan.inn.dat.tmp/adder.route.congmap.gz ...
% Begin Save AAE data ... (date=05/31 14:48:43, mem=3155.1M)
Saving AAE Data ...
% End Save AAE data ... (date=05/31 14:48:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=3155.1M, current mem=3155.0M)
Saving preference file floorplan.inn.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/31 14:48:43, mem=3158.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/31 14:48:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=3158.3M, current mem=3158.3M)
Saving PG file floorplan.inn.dat.tmp/adder.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Sat May 31 14:48:43 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3330.8M) ***
*info - save blackBox cells to lef file floorplan.inn.dat.tmp/adder.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/31 14:48:43, mem=3158.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/31 14:48:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=3158.9M, current mem=3158.9M)
% Begin Save routing data ... (date=05/31 14:48:43, mem=3158.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3330.8M) ***
% End Save routing data ... (date=05/31 14:48:44, total cpu=0:00:00.0, real=0:00:01.0, peak res=3159.0M, current mem=3159.0M)
Saving property file floorplan.inn.dat.tmp/adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3333.8M) ***
Saving preRoute extracted patterns in file 'floorplan.inn.dat.tmp/adder.techData.gz' ...
Saving preRoute extraction data in directory 'floorplan.inn.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=05/31 14:48:44, mem=3163.2M)
% End Save power constraints data ... (date=05/31 14:48:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=3163.2M, current mem=3163.2M)
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
Generated self-contained design floorplan.inn.dat.tmp
lib_fast lib_slow
rc_fast rc_slow
mode_mission
../report/con.sdc
#% End save design ... (date=05/31 14:48:44, total cpu=0:00:00.9, real=0:00:02.0, peak res=3165.2M, current mem=3165.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> checkDesign -all
Estimated cell power/ground rail width = 0.075 um

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (EMS-27) Message (NRDB-2135) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
**Info: (IMPSP-2051): cell: "UDB116SVT24_AO2222_0P75" has been colorized, but may have problem!

**Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_1" has been colorized, but may have problem!

**Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_2" has been colorized, but may have problem!

**Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_1" has been colorized, but may have problem!

**Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_2" has been colorized, but may have problem!

**Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQ_F4_6" has been colorized, but may have problem!

**Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQM2SS_DICEY4_4" has been colorized, but may have problem!

Begin checking placement ... (start mem=3384.1M, init mem=3651.6M)
*info: Recommended don't use cell = 0           
*info: Placed = 0             
*info: Unplaced = 10          
Placement Density:16.04%(9/60)
Placement Density (including fixed std cells):16.04%(9/60)
Finished checkPlace (total: cpu=0:00:03.1, real=0:00:04.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3651.6M)
Design: adder

------ Design Summary:
Total Standard Cell Number   (cells) : 10
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 9.71
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 10
Number of Non-uniquified Insts : 8
Number of Nets                 : 40
Average number of Pins per Net : 1.90
Maximum number of Pins in Net  : 3

------ I/O Port summary

Number of Primary I/O Ports    : 29
Number of Input Ports          : 19
Number of Output Ports         : 10
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 1
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 28
**WARN: (IMPREPO-200):	There are 1 Floating Ports in the top design.
**WARN: (IMPREPO-202):	There are 28 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 0
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 1
Number of High Fanout nets (>50)               : 0
**WARN: (IMPREPO-212):	There are 1 Floating I/O Pins.
**WARN: (IMPREPO-213):	There are 28 I/O Pins connected to Non-IO Insts.
Checking for any assigns in the netlist...
Assigns in module adder
  carry intadd_0/n1
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....

Checking core/die box is on Grid.....

Checking snap rule ......

Checking Row is on grid......

Checking AreaIO row.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file checkDesign/adder.main.htm.ascii

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPREPO-200          1  There are %d Floating Ports in the top d...
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-212          1  There are %d Floating I/O Pins.          
WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
WARNING   NRDB-2135          350  Color conflict in cell %s, layer %s      
WARNING   NRIF-95              4  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 358 warning(s), 0 error(s)

<CMD> check_timing
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=3668 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3540.64)
Total number of fetched objects 36
End delay calculation. (MEM=3011.39 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2981.61 CPU=0:00:00.8 REAL=0:00:01.0)
     +------------------------------------------+ 
     |           TIMING CHECK SUMMARY           | 
     |------------------------------------------| 
     |  Warning |      Warning       |  Number  | 
     |          |    Description     |    of    | 
     |          |                    | Warnings | 
     |----------+--------------------+----------| 
     | no_drive | No drive assertion |       19 | 
     +------------------------------------------+ 
<CMD> timeDesign -preplace -prefix preplace_setup -outDir timingReports
Info: The option -ignoreNetLoad is different with the value of internal variable, sync the option -ignoreNetLoad to true based on the value of internal variable.
*** timeDesign #1 [begin] () : totSession cpu/real = 0:01:48.2/0:02:14.2 (0.8), mem = 3744.6M
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
INFO: setAnalysisMode clkSrcPath true -> false
INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=3672.18 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3537.62)
Total number of fetched objects 36
End delay calculation. (MEM=3681.43 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2977.75 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:49 mem=4076.3M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.484  | 99.484  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

Density: 16.046%
------------------------------------------------------------------
Resetting back High Fanout Nets as non-ideal
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir timingReports
Total CPU time: 1.18 sec
Total Real time: 2.0 sec
Total Memory Usage: 4001.769531 Mbytes
*** timeDesign #1 [finish] () : cpu/real = 0:00:01.1/0:00:01.2 (1.0), totSession cpu/real = 0:01:49.3/0:02:15.4 (0.8), mem = 4001.8M
<CMD> timeDesign -preplace -hold -prefix preplace_hold -outDir timingReports
*** timeDesign #2 [begin] () : totSession cpu/real = 0:01:49.3/0:02:15.4 (0.8), mem = 4001.8M
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
INFO: setAnalysisMode checkType setup -> hold

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3547.24)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 36
End delay calculation. (MEM=3574.37 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3574.37 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:50 mem=4084.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| -0.034  | -0.034  |
|           TNS (ns):| -0.332  | -0.332  |
|    Violating Paths:|   10    |   10    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

Density: 16.046%
------------------------------------------------------------------
Resetting back High Fanout Nets as non-ideal
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir timingReports
Total CPU time: 0.62 sec
Total Real time: 0.0 sec
Total Memory Usage: 4006.269531 Mbytes
*** timeDesign #2 [finish] () : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:50.0/0:02:16.0 (0.8), mem = 4006.3M
<CMD> setPlaceMode -place_global_cong_effort high
<CMD> setPlaceMode -place_global_clock_power_driven true
<CMD> setPlaceMode -place_global_clock_power_driven_effort high
<CMD> setPlaceMode -placeIOPins true -checkRoute true
<CMD> place_opt_design
#% Begin place_opt_design (date=05/31 14:48:51, mem=3541.9M)
**INFO: User settings:
setDesignMode -congEffort                             high
setDesignMode -flowEffort                             extreme
setDesignMode -process                                22
setExtractRCMode -coupling_c_th                       0.1
setExtractRCMode -relative_c_th                       1
setExtractRCMode -total_c_th                          0
setDelayCalMode -enable_high_fanout                   true
setDelayCalMode -engine                               aae
setDelayCalMode -ignoreNetLoad                        true
setDelayCalMode -socv_accuracy_mode                   low
setOptMode -opt_exp_buffer_drv1_2d_congestion_aware   true
setOptMode -opt_exp_buffer_congestion_aware_extreme   true
setOptMode -opt_exp_flow_effort_extreme               true
setOptMode -opt_area_recovery                         true
setPlaceMode -place_detail_check_route                true
setPlaceMode -place_detail_dpt_flow                   true
setPlaceMode -place_global_clock_power_driven         true
setPlaceMode -place_global_clock_power_driven_effort  high
setPlaceMode -place_global_cong_effort                high
setPlaceMode -place_global_place_io_pins              true
setAnalysisMode -analysisType                         bcwc
setAnalysisMode -checkType                            setup
setAnalysisMode -clkSrcPath                           false
setAnalysisMode -clockPropagation                     forcedIdeal

*** place_opt_design #1 [begin] () : totSession cpu/real = 0:01:50.0/0:02:16.1 (0.8), mem = 4006.3M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
Starting place_opt_design V2 flow

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:50.2/0:02:16.3 (0.8), mem = 4006.3M
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 33 (91.7%) nets
3		: 3 (8.3%) nets
4     -	14	: 0 (0.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Scan chains were not defined.
#std cell=10 (0 fixed + 10 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=36 #term=75 #term/net=2.08, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=28
stdCell: 10 single + 0 double + 0 multi
Total standard cell length = 0.0180 (mm), area = 0.0000 (mm^2)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Average module density = 0.160.
Density for the design = 0.160.
       = stdcell_area 155 sites (10 um^2) / alloc_area 966 sites (61 um^2).
Pin Density = 0.07764.
            = total # of pins 75 / total area 966.
=== lastAutoLevel = 5 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 4036.3M
Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 4036.3M
*** Distribution of endpoint levels
  [0-9]: 4 / 10 = 40.00%
  [10-19]: 6 / 10 = 60.00%
  [20-29]: 0 / 10 = 0.00%
  [30-39]: 0 / 10 = 0.00%
  [40-49]: 0 / 10 = 0.00%
  [50-59]: 0 / 10 = 0.00%
  [60-69]: 0 / 10 = 0.00%
  [70-79]: 0 / 10 = 0.00%
  [80-89]: 0 / 10 = 0.00%
  [90+]: 0 / 10 = 0.00%
Max Level = 19, on carry
*** Finished SKP initialization (cpu=0:00:07.9, real=0:00:08.0)***
SKP will use view:
  view_slow_mission
Iteration  3: Total net bbox = 5.202e-02 (2.73e-02 2.47e-02)
              Est.  stn bbox = 5.202e-02 (2.73e-02 2.47e-02)
              cpu = 0:00:07.9 real = 0:00:08.0 mem = 4505.0M
Iteration  4: Total net bbox = 3.412e+00 (1.75e-01 3.24e+00)
              Est.  stn bbox = 3.412e+00 (1.75e-01 3.24e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 4505.0M
Iteration  5: Total net bbox = 3.412e+00 (1.75e-01 3.24e+00)
              Est.  stn bbox = 3.412e+00 (1.75e-01 3.24e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 4505.0M
Iteration  6: Total net bbox = 1.083e+02 (4.67e+01 6.17e+01)
              Est.  stn bbox = 1.083e+02 (4.67e+01 6.17e+01)
              cpu = 0:00:07.9 real = 0:00:09.0 mem = 4505.0M
Finished Global Placement (cpu=0:00:07.9, real=0:00:09.0, mem=4505.0M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/1
Begin: Reorder Scan Chains
End: Reorder Scan Chains

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:01:59 mem=4505.0M) ***
Total net bbox length = 1.420e+02 (2.990e+01 1.121e+02) (ext = 1.335e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 10 insts, mean move: 0.31 um, max move: 0.82 um 
	Max move on inst (U3): (5.84, 3.01) --> (5.45, 2.58)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4473.0MB
Summary Report:
Instances move: 10 (out of 10 movable)
Instances flipped: 0
Mean displacement: 0.31 um
Max displacement: 0.82 um (Instance: U3) (5.839, 3.014) -> (5.452, 2.58)
	Length: 6 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_OA21B_0P75
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 1.389e+02 (3.015e+01 1.088e+02) (ext = 1.288e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4473.0MB
*** Finished refinePlace (0:01:59 mem=4473.0M) ***
*** Finished Initial Placement (cpu=0:00:08.3, real=0:00:09.0, mem=4473.0M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
Active views:
  view_slow_mission
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 4 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 243
[NR-eGR] #PG Blockages       : 4
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 36 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 36
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 36 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.748000e+01um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         1( 1.37%)   ( 1.37%) 
[NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.18%)   ( 0.18%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4.33 MB )
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 4493.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0     5 
[NR-eGR]  M2  (2H)            21    43 
[NR-eGR]  C1  (3V)            33    40 
[NR-eGR]  C2  (4H)            30    14 
[NR-eGR]  C3  (5V)            30     0 
[NR-eGR]  C4  (6H)             0     0 
[NR-eGR]  C5  (7V)             0     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total          113   102 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 108um
[NR-eGR] Total length: 113um, number of vias: 102
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.00 seconds, mem = 4509.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
Tdgp not enabled or already been cleared! skip clearing
**placeDesign ... cpu = 0: 0: 9, real = 0: 0: 9, mem = 4493.0M **
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.8/0:00:09.8 (0.9), totSession cpu/real = 0:01:59.0/0:02:26.1 (0.8), mem = 4493.0M
Enable CTE adjustment.
Enable Layer aware incrSKP.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3932.1M, totSessionCpu=0:01:59 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:59.0/0:02:26.1 (0.8), mem = 4491.0M
**INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -effort high' for the duration of this command.
**INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -allEndPoints true' for the duration of this command.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
Info: Using SynthesisEngine executable '/tools/cad/cds/DDI_23.10.000/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:03, real = 0:00:22, mem = 3941.9M, totSessionCpu=0:02:02 **
#optDebug: { P: 22 W: 2195 FE: extreme PE: none LDR: 1}
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0

	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[NR-eGR] Started Early Global Route ( Curr Mem: 4.40 MB )
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.40 MB )
[NR-eGR] Read rows... (mem=4.4M)
[NR-eGR] Done Read rows (cpu=0.000s, mem=4.4M)

[NR-eGR] Read module constraints... (mem=4.4M)
[NR-eGR] Done Read module constraints (cpu=0.000s, mem=4.4M)

[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 4 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 243
[NR-eGR] #PG Blockages       : 4
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 36 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 36
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 36 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.748000e+01um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         1( 1.37%)   ( 1.37%) 
[NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.18%)   ( 0.18%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0     5 
[NR-eGR]  M2  (2H)            21    43 
[NR-eGR]  C1  (3V)            33    40 
[NR-eGR]  C2  (4H)            30    14 
[NR-eGR]  C3  (5V)            30     0 
[NR-eGR]  C4  (6H)             0     0 
[NR-eGR]  C5  (7V)             0     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total          113   102 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 108um
[NR-eGR] Total length: 113um, number of vias: 102
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.07 sec, Curr Mem: 4.40 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.03 sec, Real: 0.09 sec, Curr Mem: 4.40 MB )
Extraction called for design 'adder' of instances=10 and nets=40 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design adder.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 4564.363M)

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=4056.34)
Total number of fetched objects 36
End delay calculation. (MEM=4056.75 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4056.75 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:02:06 mem=4614.6M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.473  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.046%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:29, mem = 4051.6M, totSessionCpu=0:02:06 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:06.9/0:00:28.9 (0.2), totSession cpu/real = 0:02:05.9/0:02:55.0 (0.7), mem = 4559.7M
** INFO : this run is activating 'allEndPoints' option

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting optimizing excluded clock nets MEM= 4559.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4559.7M) ***
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:06.4/0:02:56.2 (0.7), mem = 4559.7M


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

Footprint cell information for calculating maxBufDist
*info: There are 20 candidate Buffer cells
*info: There are 20 candidate Inverter cells

	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.2/0:00:06.4 (0.5), totSession cpu/real = 0:02:09.6/0:03:02.6 (0.7), mem = 4576.5M
Running new flow changes for HFN
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:09.7/0:03:03.0 (0.7), mem = 4576.5M


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.0/0:00:02.0 (0.5), totSession cpu/real = 0:02:10.7/0:03:05.0 (0.7), mem = 4575.7M
End: GigaOpt high fanout net optimization


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:11.4/0:03:06.4 (0.7), mem = 4633.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 16.05
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   16.05%|        -|   0.000|   0.000|   0:00:00.0| 4633.8M|
|   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4633.8M|
|   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4633.8M|
|   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4633.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 16.05
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:04.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.9/0:00:03.9 (0.5), totSession cpu/real = 0:02:13.3/0:03:10.3 (0.7), mem = 4633.8M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:04, mem=4573.82M, totSessionCpu=0:02:13).

Active setup views:
 view_slow_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:13.6/0:03:11.0 (0.7), mem = 4632.0M


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*info: 1 no-driver net excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+-----------------+---------+-------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View    |Pathgroup|  End Point  |
+--------+--------+---------+------------+--------+-----------------+---------+-------------+
|   0.000|   0.000|   16.05%|   0:00:00.0| 4632.0M|view_slow_mission|       NA| NA          |
+--------+--------+---------+------------+--------+-----------------+---------+-------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4632.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4632.0M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.7/0:00:07.5 (0.5), totSession cpu/real = 0:02:17.3/0:03:18.5 (0.7), mem = 4572.0M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:18.0/0:03:20.0 (0.7), mem = 4630.1M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 16.05
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   16.05%|        -|   0.000|   0.000|   0:00:00.0| 4632.1M|
|   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4632.1M|
|   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4632.1M|
|   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4632.1M|
|   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4632.1M|
|   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4632.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 16.05
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.8) (real = 0:00:04.0) **
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:03.7 (0.5), totSession cpu/real = 0:02:19.8/0:03:23.7 (0.7), mem = 4632.1M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:04, mem=4572.14M, totSessionCpu=0:02:20).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:20.0/0:03:24.1 (0.7), mem = 4572.1M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
Active views:
  view_slow_mission
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.41 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 4 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 243
[NR-eGR] #PG Blockages       : 4
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 36 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 36
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 36 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.748000e+01um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         1( 1.37%)   ( 1.37%) 
[NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.18%)   ( 0.18%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.05 sec, Curr Mem: 4.41 MB )
Early Global Route congestion estimation runtime: 0.06 seconds, mem = 4574.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.42 MB )
SKP will use view:
  view_slow_mission
Iteration  4: Total net bbox = 9.969e+01 (5.06e+01 4.91e+01)
              Est.  stn bbox = 9.969e+01 (5.06e+01 4.91e+01)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4582.1M
Iteration  5: Total net bbox = 1.003e+02 (4.92e+01 5.11e+01)
              Est.  stn bbox = 1.003e+02 (4.92e+01 5.11e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 4582.1M
Iteration  6: Total net bbox = 1.051e+02 (5.27e+01 5.24e+01)
              Est.  stn bbox = 1.051e+02 (5.27e+01 5.24e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 4598.1M
Iteration  7: Total net bbox = 1.041e+02 (5.20e+01 5.21e+01)
              Est.  stn bbox = 1.041e+02 (5.20e+01 5.21e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 4630.1M
Move report: Timing Driven Placement moves 10 insts, mean move: 1.44 um, max move: 1.89 um 
	Max move on inst (U3): (5.45, 2.58) --> (5.19, 0.96)

Finished Incremental Placement (cpu=0:00:00.4, real=0:00:01.0, mem=4630.1M)
Begin: Reorder Scan Chains
End: Reorder Scan Chains

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:02:21 mem=4630.1M) ***
Total net bbox length = 9.729e+01 (4.516e+01 5.213e+01) (ext = 8.268e+01)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 10 insts, mean move: 0.04 um, max move: 0.12 um 
	Max move on inst (intadd_0/U9): (4.86, 1.94) --> (4.87, 2.04)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4598.1MB
Summary Report:
Instances move: 10 (out of 10 movable)
Instances flipped: 0
Mean displacement: 0.04 um
Max displacement: 0.12 um (Instance: intadd_0/U9) (4.857, 1.936) -> (4.872, 2.04)
	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 9.756e+01 (4.522e+01 5.234e+01) (ext = 8.314e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4598.1MB
*** Finished refinePlace (0:02:21 mem=4598.1M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 4 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 243
[NR-eGR] #PG Blockages       : 4
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 36 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 36
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 36 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.100000e+01um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)         1( 1.37%)   ( 1.37%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.18%)   ( 0.18%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.06 sec, Curr Mem: 4.44 MB )
Early Global Route congestion estimation runtime: 0.06 seconds, mem = 4606.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0     5 
[NR-eGR]  M2  (2H)            43    65 
[NR-eGR]  C1  (3V)            37    29 
[NR-eGR]  C2  (4H)             8    12 
[NR-eGR]  C3  (5V)            18     2 
[NR-eGR]  C4  (6H)             0     0 
[NR-eGR]  C5  (7V)             0     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total          105   113 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 98um
[NR-eGR] Total length: 105um, number of vias: 113
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.02 seconds, mem = 4622.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.6, real=0:00:03.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4619.1M)
Extraction called for design 'adder' of instances=10 and nets=40 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design adder.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 4619.051M)
**optDesign ... cpu = 0:00:22, real = 0:01:01, mem = 4032.0M, totSessionCpu=0:02:21 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=4061.08)
Total number of fetched objects 36
End delay calculation. (MEM=4061.54 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4061.54 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:02:21 mem=4669.3M)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:04.8 (0.3), totSession cpu/real = 0:02:21.2/0:03:28.9 (0.7), mem = 4614.3M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:21.6/0:03:29.6 (0.7), mem = 4688.4M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 16.05
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   16.05%|        -|   0.000|   0.000|   0:00:00.0| 4704.4M|
|   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4704.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 16.05
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.6 (0.5), totSession cpu/real = 0:02:21.9/0:03:30.2 (0.7), mem = 4704.4M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=4638.44M, totSessionCpu=0:02:22).


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:22.3/0:03:31.2 (0.7), mem = 4696.6M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 16.05
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   16.05%|        -|   0.000|   0.000|   0:00:00.0| 4696.6M|
|   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4696.6M|
|   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4696.6M|
|   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4696.6M|
|   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4696.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 16.05
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:01.0) **
*** Finished re-routing un-routed nets (4696.6M) ***


*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=4696.6M) ***
*** AreaOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.8 (0.5), totSession cpu/real = 0:02:22.7/0:03:32.0 (0.7), mem = 4696.6M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=4638.60M, totSessionCpu=0:02:23).
*** IncrReplace #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:22.8/0:03:32.4 (0.7), mem = 4638.6M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
Active views:
  view_slow_mission
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.48 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 4 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 243
[NR-eGR] #PG Blockages       : 4
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 36 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 36
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 36 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.100000e+01um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)         1( 1.37%)   ( 1.37%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.18%)   ( 0.18%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.05 sec, Curr Mem: 4.48 MB )
Early Global Route congestion estimation runtime: 0.06 seconds, mem = 4640.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.48 MB )
SKP will use view:
  view_slow_mission
Iteration  4: Total net bbox = 9.951e+01 (5.04e+01 4.91e+01)
              Est.  stn bbox = 9.951e+01 (5.04e+01 4.91e+01)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 4647.1M
Iteration  5: Total net bbox = 1.009e+02 (4.91e+01 5.18e+01)
              Est.  stn bbox = 1.009e+02 (4.91e+01 5.18e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 4647.1M
Iteration  6: Total net bbox = 1.053e+02 (5.29e+01 5.25e+01)
              Est.  stn bbox = 1.053e+02 (5.29e+01 5.25e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 4663.1M
Iteration  7: Total net bbox = 1.041e+02 (5.13e+01 5.28e+01)
              Est.  stn bbox = 1.041e+02 (5.13e+01 5.28e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 4695.1M
Move report: Timing Driven Placement moves 10 insts, mean move: 0.23 um, max move: 0.77 um 
	Max move on inst (intadd_0/U7): (6.15, 3.66) --> (6.54, 4.04)

Finished Incremental Placement (cpu=0:00:00.4, real=0:00:01.0, mem=4695.1M)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:02:23 mem=4695.1M) ***
Total net bbox length = 9.670e+01 (4.388e+01 5.283e+01) (ext = 8.198e+01)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 10 insts, mean move: 0.05 um, max move: 0.20 um 
	Max move on inst (intadd_0/U7): (6.54, 4.04) --> (6.50, 4.20)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4663.1MB
Summary Report:
Instances move: 10 (out of 10 movable)
Instances flipped: 0
Mean displacement: 0.05 um
Max displacement: 0.20 um (Instance: intadd_0/U7) (6.535, 4.042) -> (6.496, 4.2)
	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 9.631e+01 (4.363e+01 5.268e+01) (ext = 8.189e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4663.1MB
*** Finished refinePlace (0:02:23 mem=4663.1M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 4 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 243
[NR-eGR] #PG Blockages       : 4
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 36 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 36
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 36 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.100000e+01um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.06 sec, Curr Mem: 4.50 MB )
Early Global Route congestion estimation runtime: 0.06 seconds, mem = 4671.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0     5 
[NR-eGR]  M2  (2H)            35    63 
[NR-eGR]  C1  (3V)            39    33 
[NR-eGR]  C2  (4H)            14     8 
[NR-eGR]  C3  (5V)            16     2 
[NR-eGR]  C4  (6H)             0     0 
[NR-eGR]  C5  (7V)             0     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total          104   111 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 96um
[NR-eGR] Total length: 104um, number of vias: 111
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.01 seconds, mem = 4687.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.6, real=0:00:01.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4687.1M)
Extraction called for design 'adder' of instances=10 and nets=40 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design adder.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 4687.098M)
**optDesign ... cpu = 0:00:25, real = 0:01:08, mem = 4038.6M, totSessionCpu=0:02:24 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=4066.87)
Total number of fetched objects 36
End delay calculation. (MEM=4067.31 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4067.31 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:02:24 mem=4737.3M)
*** IncrReplace #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:03.5 (0.3), totSession cpu/real = 0:02:24.0/0:03:35.8 (0.7), mem = 4682.3M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin: Area Reclaim Optimization
*** AreaOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:24.3/0:03:36.6 (0.7), mem = 4756.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 16.05
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   16.05%|        -|   0.000|   0.000|   0:00:00.0| 4772.5M|
|   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4772.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 16.05
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
*** AreaOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.6 (0.5), totSession cpu/real = 0:02:24.6/0:03:37.2 (0.7), mem = 4772.5M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=4706.49M, totSessionCpu=0:02:25).


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin: Area Reclaim Optimization
*** AreaOpt #6 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:25.1/0:03:38.2 (0.7), mem = 4764.6M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 16.05
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   16.05%|        -|   0.000|   0.000|   0:00:00.0| 4764.6M|
|   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4764.6M|
|   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4764.6M|
|   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4764.6M|
|   16.05%|        0|   0.000|   0.000|   0:00:00.0| 4764.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 16.05
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:01.0) **
*** Finished re-routing un-routed nets (4764.6M) ***


*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=4764.6M) ***
*** AreaOpt #6 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.8 (0.5), totSession cpu/real = 0:02:25.5/0:03:39.0 (0.7), mem = 4764.6M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=4706.64M, totSessionCpu=0:02:25).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:25.6/0:03:39.3 (0.7), mem = 4706.6M


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    99.47|     0.00|       0|       0|       0| 16.05%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    99.47|     0.00|       0|       0|       0| 16.05%| 0:00:00.0|  4764.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4764.8M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.0/0:00:02.0 (0.5), totSession cpu/real = 0:02:26.6/0:03:41.4 (0.7), mem = 4706.8M
End: GigaOpt postEco DRV Optimization
**WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
Register exp ratio and priority group on 0 nets on 36 nets : 

Active setup views:
 view_slow_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'adder' of instances=10 and nets=40 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design adder.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Grid density data update skipped
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 4694.441M)
Skewing Data Summary (End_of_FINAL)

Skew summary for view view_slow_mission:
* Accumulated skew : count = 0

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=4066.16)
Total number of fetched objects 36
End delay calculation. (MEM=4068.41 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4068.41 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:02:27 mem=4736.7M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:28, real = 0:01:17, mem = 4059.5M, totSessionCpu=0:02:27 **


------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.468  | 99.468  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.046%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                  | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                           | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|---------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary           |           |   99.473 |           |        0 |       16.05 |            |              | 0:00:01  |        4569 |    0 |   0 |
| simplify_netlist          |           |          |           |          |             |            |              | 0:00:07  |        4576 |      |     |
| drv_fixing                |           |          |           |          |             |            |              | 0:00:02  |        4576 |      |     |
| area_reclaiming           |     0.000 |   99.473 |         0 |        0 |       16.05 |            |              | 0:00:05  |        4574 |      |     |
| global_opt                |           |   99.473 |           |        0 |       16.05 |            |              | 0:00:08  |        4572 |      |     |
| area_reclaiming_2         |     0.000 |   99.473 |         0 |        0 |       16.05 |            |              | 0:00:05  |        4572 |      |     |
| incremental_replacement   |           |          |           |          |             |       0.00 |         0.00 | 0:00:05  |        4614 |      |     |
| area_reclaiming_3         |     0.000 |   99.468 |         0 |        0 |       16.05 |            |              | 0:00:02  |        4638 |      |     |
| area_reclaiming_4         |     0.000 |   99.468 |         0 |        0 |       16.05 |            |              | 0:00:01  |        4639 |      |     |
| incremental_replacement_2 |           |          |           |          |             |       0.00 |         0.00 | 0:00:03  |        4682 |      |     |
| area_reclaiming_5         |     0.000 |   99.468 |         0 |        0 |       16.05 |            |              | 0:00:02  |        4706 |      |     |
| area_reclaiming_6         |     0.000 |   99.468 |         0 |        0 |       16.05 |            |              | 0:00:01  |        4707 |      |     |
| drv_eco_fixing            |     0.000 |   99.468 |         0 |        0 |       16.05 |            |              | 0:00:03  |        4707 |    0 |   0 |
| final_summary             |           |   99.468 |           |        0 |       16.05 |            |              | 0:00:09  |        4691 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:29, real = 0:01:26, mem = 4060.3M, totSessionCpu=0:02:28 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_prects
Info: final physical memory for 2 CRR processes is 1821.40MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Disable CTE adjustment.
Disable Layer aware incrSKP.
**place_opt_design ... cpu = 0:00:40, real = 0:02:14, mem = 4589.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
WARNING   NRIF-95              6  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 7 warning(s), 0 error(s)

*** place_opt_design #1 [finish] () : cpu/real = 0:00:40.0/0:02:13.8 (0.3), totSession cpu/real = 0:02:30.0/0:04:29.9 (0.6), mem = 4589.8M
#% End place_opt_design (date=05/31 14:51:05, total cpu=0:00:40.0, real=0:02:14, peak res=4070.4M, current mem=3952.3M)
<CMD> setNanoRouteMode -routeWithTimingDriven true
<CMD> setNanoRouteMode -routeWithSiDriven true
<CMD> setNanoRouteMode -drouteFixAntenna true
<CMD> setNanoRouteMode -routeInsertAntennaDiode false
<CMD> setNanoRouteMode -drouteUseMultiCutViaEffort medium
<CMD> setNanoRouteMode -route_detail_end_iteration 30
<CMD> setNanoRouteMode -route_detail_search_and_repair true
<CMD> setNanoRouteMode -route_detail_post_route_spread_wire true
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> routeDesign
#% Begin routeDesign (date=05/31 14:51:05, mem=3906.6M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3906.56 (MB), peak = 4070.41 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort extreme
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
setNanoRouteMode -route_detail_end_iteration                   30
setNanoRouteMode -route_detail_fix_antenna                     true
setNanoRouteMode -route_detail_post_route_spread_wire          true
setNanoRouteMode -route_detail_search_and_repair               true
setNanoRouteMode -route_detail_use_multi_cut_via_effort        medium
setNanoRouteMode -route_route_side                             front
setNanoRouteMode -route_extract_third_party_compatible         false
setNanoRouteMode -route_global_exp_timing_driven_std_delay     6.1
setNanoRouteMode -route_antenna_diode_insertion                false
setNanoRouteMode -route_with_si_driven                         true
setNanoRouteMode -route_with_timing_driven                     true
setDesignMode -congEffort                                      high
setDesignMode -flowEffort                                      extreme
setDesignMode -process                                         22
setExtractRCMode -coupling_c_th                                0.1
setExtractRCMode -engine                                       preRoute
setExtractRCMode -relative_c_th                                1
setExtractRCMode -total_c_th                                   0
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_hold_views_active_list            { view_fast_mission }
setOptMode -opt_view_pruning_setup_views_active_list           { view_slow_mission }
setOptMode -opt_view_pruning_setup_views_persistent_list       { view_slow_mission}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { view_slow_mission}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_exp_buffer_drv1_2d_congestion_aware            true
setOptMode -opt_exp_buffer_congestion_aware_extreme            true
setOptMode -opt_exp_flow_effort_extreme                        true
setOptMode -opt_drv                                            true
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_area_recovery                                  true
setOptMode -opt_setup_target_slack                             0
setSIMode -separate_delta_delay_on_data                        true
setPlaceMode -place_detail_check_route                         true
setPlaceMode -place_detail_dpt_flow                            true
setPlaceMode -place_global_clock_power_driven                  true
setPlaceMode -place_global_clock_power_driven_effort           high
setPlaceMode -place_global_cong_effort                         high
setPlaceMode -place_global_place_io_pins                       true

#**INFO: auto set of routeWithOpt (trackOpt) to true
#**INFO: auto set of timing-driven effort to medium
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=4244.3M, init mem=4244.3M)
*info: Placed = 10            
*info: Unplaced = 0           
Placement Density:16.04%(9/60)
Placement Density (including fixed std cells):16.04%(9/60)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=4244.3M)
Turning off fast DC mode.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4244.3M) ***
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
% Begin globalRoute (date=05/31 14:51:05, mem=3907.4M)

globalRoute

#Start globalRoute on Sat May 31 14:51:05 2025
#
#Generating timing data, please wait...
#36 total nets, 36 already routed, 36 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3908.16 (MB), peak = 4070.41 (MB)
#Reporting timing...
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
#Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3945.94 (MB), peak = 4093.63 (MB)
#Library Standard Delay: 6.10ps
#Slack threshold: 12.20ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3946.06 (MB), peak = 4093.63 (MB)
#Stage 3: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3951.74 (MB), peak = 4093.63 (MB)
#Default setup view is reset to view_slow_mission.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3951.74 (MB), peak = 4093.63 (MB)
#Current view: view_slow_mission 
#Current enabled view: view_slow_mission 
#Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3951.74 (MB), peak = 4093.63 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Sat May 31 14:51:09 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3934.71 (MB), peak = 4093.63 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3939.65 (MB), peak = 4093.63 (MB)
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.06 (MB)
#Total memory = 3939.71 (MB)
#Peak memory = 4143.37 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#Setup timing driven global route constraints on 0 nets
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Skipped timing-driven prevention.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3939.71 (MB), peak = 4143.37 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
#Total number of routable nets = 36.
#Total number of nets in the design = 40.
#36 routable nets do not have any wires.
#36 nets will be global routed.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Finished routing data preparation on Sat May 31 14:51:14 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.19 (MB)
#Total memory = 3939.90 (MB)
#Peak memory = 4143.37 (MB)
#
#
#Start global routing on Sat May 31 14:51:14 2025
#
#
#Start global routing initialization on Sat May 31 14:51:14 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat May 31 14:51:14 2025
#
#Start routing resource analysis on Sat May 31 14:51:14 2025
#
#Routing resource analysis is done on Sat May 31 14:51:14 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V          10          77          49    71.43%
#  M2             H          72          51          49    16.33%
#  C1             V          92          20          49     8.16%
#  C2             H         109           1          49     0.00%
#  C3             V         111           1          49     0.00%
#  C4             H         110           0          49     0.00%
#  C5             V         112           0          49     0.00%
#  JA             H          10           0          49     0.00%
#  QA             V           3           0          49    57.14%
#  QB             H           3           0          49    57.14%
#  LB             V           2           0          49    71.43%
#  --------------------------------------------------------------
#  Total                    634      13.56%         539    25.60%
#
#
#
#
#Global routing data preparation is done on Sat May 31 14:51:14 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3939.90 (MB), peak = 4143.37 (MB)
#
#
#Global routing initialization is done on Sat May 31 14:51:14 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3939.90 (MB), peak = 4143.37 (MB)
#
#Skip 1/2 round for no nets in the round...
#Route nets in 2/2 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3941.08 (MB), peak = 4143.37 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3941.08 (MB), peak = 4143.37 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
#Total number of routable nets = 36.
#Total number of nets in the design = 40.
#
#36 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              36  
#-----------------------------
#        Total              36  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              36  
#-----------------------------
#        Total              36  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  C1            0(0.00%)   (0.00%)
#  C2            0(0.00%)   (0.00%)
#  C3            0(0.00%)   (0.00%)
#  C4            0(0.00%)   (0.00%)
#  C5            0(0.00%)   (0.00%)
#  JA            0(0.00%)   (0.00%)
#  QA            0(0.00%)   (0.00%)
#  QB            0(0.00%)   (0.00%)
#  LB            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   M1(V)    |          2.00 |          2.00 |     2.16     8.64     6.48     9.92 |
[hotspot] |   M2(H)    |          2.00 |          2.00 |     8.64     2.16    10.09     6.48 |
[hotspot] |   C1(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C2(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C3(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C4(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C5(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   JA(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   QA(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   QB(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   LB(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    | (M1)     2.00 | (M1)     2.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 94 um.
#Total half perimeter of net bounding box = 126 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 43 um.
#Total wire length on LAYER C1 = 31 um.
#Total wire length on LAYER C2 = 11 um.
#Total wire length on LAYER C3 = 9 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 53
#Up-Via Summary (total 53):
#           
#-----------------------
# M1                  5
# M2                 34
# C1                 10
# C2                  4
#-----------------------
#                    53 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.49 (MB)
#Total memory = 3941.39 (MB)
#Peak memory = 4143.37 (MB)
#
#Finished global routing on Sat May 31 14:51:14 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3941.39 (MB), peak = 4143.37 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 31 horizontal wires in 1 hboxes and 22 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1             0.00 	  0.00%  	  0.00% 	  0.00%
# M2            39.27 	  0.31%  	  0.00% 	  0.20%
# C1            30.03 	  0.00%  	  0.00% 	  0.00%
# C2             9.49 	  0.00%  	  0.00% 	  0.00%
# C3             6.86 	  0.00%  	  0.00% 	  0.00%
# C4             0.00 	  0.00%  	  0.00% 	  0.00%
# C5             0.00 	  0.00%  	  0.00% 	  0.00%
# JA             0.00 	  0.00%  	  0.00% 	  0.00%
# QA             0.00 	  0.00%  	  0.00% 	  0.00%
# QB             0.00 	  0.00%  	  0.00% 	  0.00%
# LB             0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All          85.65  	  0.14% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 84 um.
#Total half perimeter of net bounding box = 126 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 38 um.
#Total wire length on LAYER C1 = 29 um.
#Total wire length on LAYER C2 = 9 um.
#Total wire length on LAYER C3 = 7 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 53
#Up-Via Summary (total 53):
#           
#-----------------------
# M1                  5
# M2                 34
# C1                 10
# C2                  4
#-----------------------
#                    53 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3941.62 (MB), peak = 4143.37 (MB)
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start extraction data preparation
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV_On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3952.82 (MB), peak = 4143.37 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3961.26 (MB)
#Peak memory = 4143.37 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Post Track Assignment Wire Spread.
#Done with 9 horizontal wires in 1 hboxes and 5 vertical wires in 1 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 1 hboxes with single thread on machine with  Xeon 2.40GHz 36608KB Cache 48CPU...
#Process 0 special clock nets for rc extraction
#Total 36 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.93 (MB), total memory =  3962.24 (MB), peak memory =  4143.37 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3962.24 (MB), peak = 4143.37 (MB)
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#RC Statistics: 0 Res, 25 Ground Cap, 3 XCap (Edge to Edge)
#Register nets and terms for rcdb /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_kAymtD.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 100 nodes, 64 edges, and 6 xcaps
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_kAymtD.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4634.621M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_kAymtD.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell adder has rcdb /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_kAymtD.rcdb.d specified
Cell adder, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:02.4 real: 0:00:03.0 mem: 4634.621M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 22.45 (MB)
#Total memory = 3964.07 (MB)
#Peak memory = 4143.37 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
#Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3992.06 (MB), peak = 4143.37 (MB)
#Library Standard Delay: 6.10ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3992.06 (MB), peak = 4143.37 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3992.82 (MB), peak = 4143.37 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3992.88 (MB), peak = 4143.37 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 36
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:02:48, real=0:04:51, peak res=4143.4M, current mem=3928.4M)
adder
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=3939.5M, current mem=3939.5M)
Current (total cpu=0:02:48, real=0:04:51, peak res=4143.4M, current mem=3939.5M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3939.48 (MB), peak = 4143.37 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 36
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 0 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1             0.00 	  0.00%  	  0.00% 	  0.00%
# M2            39.36 	  0.30%  	  0.00% 	  0.20%
# C1            30.03 	  0.00%  	  0.00% 	  0.00%
# C2             9.49 	  0.00%  	  0.00% 	  0.00%
# C3             6.86 	  0.00%  	  0.00% 	  0.00%
# C4             0.00 	  0.00%  	  0.00% 	  0.00%
# C5             0.00 	  0.00%  	  0.00% 	  0.00%
# JA             0.00 	  0.00%  	  0.00% 	  0.00%
# QA             0.00 	  0.00%  	  0.00% 	  0.00%
# QB             0.00 	  0.00%  	  0.00% 	  0.00%
# LB             0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All          85.74  	  0.14% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total wire length = 84 um.
#Total half perimeter of net bounding box = 126 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 38 um.
#Total wire length on LAYER C1 = 29 um.
#Total wire length on LAYER C2 = 9 um.
#Total wire length on LAYER C3 = 7 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 53
#Up-Via Summary (total 53):
#           
#-----------------------
# M1                  5
# M2                 34
# C1                 10
# C2                  4
#-----------------------
#                    53 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3939.51 (MB), peak = 4143.37 (MB)
#
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalRoute statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:19
#Increased memory = 27.64 (MB)
#Total memory = 3935.04 (MB)
#Peak memory = 4143.37 (MB)
#Number of warnings = 44
#Total number of warnings = 77
#Number of fails = 0
#Total number of fails = 0
#Complete globalRoute on Sat May 31 14:51:24 2025
#
% End globalRoute (date=05/31 14:51:24, total cpu=0:00:18.3, real=0:00:19.0, peak res=4143.4M, current mem=3934.3M)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Default setup view is reset to view_slow_mission.
#Start trackOpt...
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
optDesign setup targetSlack = 0, stdDelay = 0.0061 ns
trackOpt setup targetSlack = -0.0183, stdDelay = 0.0061 ns
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3901.8M, totSessionCpu=0:02:49 **
*** optDesign #1 [begin] () : totSession cpu/real = 0:02:48.6/0:04:49.0 (0.6), mem = 4280.1M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:48.6/0:04:49.0 (0.6), mem = 4280.1M
**INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -effort high' for the duration of this command.
**INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**INFO: Enabling trackOpt flow.
Need call spDPlaceInit before registerPrioInstLoc.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Info: Using SynthesisEngine executable '/tools/cad/cds/DDI_23.10.000/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:00, real = 0:00:17, mem = 3902.8M, totSessionCpu=0:02:49 **

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=4282.1M, init mem=4282.1M)
*info: Placed = 10            
*info: Unplaced = 0           
Placement Density:16.04%(9/60)
Placement Density (including fixed std cells):16.04%(9/60)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=4282.1M)
#optDebug: { P: 22 W: 9195 FE: extreme PE: none LDR: 1}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -opt_post_route_fix_glitch false -> SI Glitch Optimization will be not be called during PostRoute Optimization.
**INFO: setOptMode -opt_post_route_setup_recovery false -> Setup Recovery will be forced off during PostRoute Optimization.
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.

**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.1/0:00:18.0 (0.1), totSession cpu/real = 0:02:49.7/0:05:07.0 (0.6), mem = 4282.1M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in track assign mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Sat May 31 14:51:42 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:03, memory = 3909.16 (MB), peak = 4143.37 (MB)
#Extract in track assign mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV_On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:05, memory = 3916.91 (MB), peak = 4143.37 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3925.10 (MB)
#Peak memory = 4143.37 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Sat May 31 14:51:55 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3925.42 (MB), peak = 4143.37 (MB)
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3925.42 (MB), peak = 4143.37 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3925.42 (MB)
#Peak memory = 4143.37 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Post Track Assignment Wire Spread.
#Done with 9 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 1 hboxes with single thread on machine with  Xeon 2.40GHz 36608KB Cache 48CPU...
#Process 0 special clock nets for rc extraction
#Total 36 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.73 (MB), total memory =  3926.18 (MB), peak memory =  4143.37 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_JvB8po.rcdb.d
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3939.40 (MB), peak = 4143.37 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 54 Res, 25 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.45, Avg V/H Edge Length: 1647.27 (33), Avg L-Edge Length: 5552.00 (12)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_JvB8po.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 100 nodes, 64 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 3929.07 (MB), peak = 4143.37 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_JvB8po.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4324.652M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_JvB8po.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell adder has rcdb /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_JvB8po.rcdb.d specified
Cell adder, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.8 real: 0:00:02.0 mem: 4324.652M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:05
#Elapsed time = 00:00:13
#Increased memory = 19.89 (MB)
#Total memory = 3929.05 (MB)
#Peak memory = 4143.37 (MB)
#
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Sat May 31 14:51:58 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.05 (MB), peak = 4143.37 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Remove Post Track Assignment Wire Spread
#Start Design Signature (0)
#Finish Inst Signature in MT(25605043)
#Finish Net Signature in MT(58960009)
#Finish SNet Signature in MT (61944769)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3908.52 (MB), peak memory =  4143.37 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3908.52 (MB), peak memory =  4143.37 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3908.52 (MB), peak memory =  4143.37 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3908.52 (MB), peak memory =  4143.37 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3908.52 (MB), peak memory =  4143.37 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.73 (MB), total memory =  3908.52 (MB), peak memory =  4143.37 (MB)
Reading RCDB with compressed RC data.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE DB initialization (MEM=4313.71 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3499.76)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Total number of fetched objects 36
AAE_INFO-618: Total number of nets in the design is 40,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3903.86 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3373.31 CPU=0:00:00.5 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/.AAE_8xruqB/.AAE_1008304/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4638.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4638.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3932.5)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 36. 
Total number of fetched objects 36
AAE_INFO-618: Total number of nets in the design is 40,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3953.48 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3953.48 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:07.0 totSessionCpu=0:03:00 mem=4652.3M)


------------------------------------------------------------------
     Track Opt Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.458  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.046%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:42, mem = 3958.6M, totSessionCpu=0:03:00 **
OPTC: m4 20.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.
**INFO: flowCheckPoint #2 OptimizationPass1
**INFO: Start fixing DRV (Mem = 4605.34M) ...
Begin: GigaOpt DRV Optimization
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:00.3/0:05:32.3 (0.5), mem = 4605.3M
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    99.46|     0.00|       0|       0|       0| 16.05%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    99.46|     0.00|       0|       0|       0| 16.05%| 0:00:00.0|  4816.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4816.0M) ***

*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:04.0/0:00:08.0 (0.5), totSession cpu/real = 0:03:04.2/0:05:40.3 (0.5), mem = 4723.0M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:16, real = 0:00:51, mem = 4063.4M, totSessionCpu=0:03:04 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 4722.98M).


------------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.15min mem=4723.0M)
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.458  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.046%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:52, mem = 4063.4M, totSessionCpu=0:03:05 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Skipping post route harden opt
Running refinePlace -preserveRouting true -hardFence false

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:03:05 mem=4781.3M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4749.3MB
Summary Report:
Instances move: 0 (out of 10 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4749.3MB
*** Finished refinePlace (0:03:05 mem=4749.3M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(38) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 99.458 ns

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:16, real = 0:00:53, mem = 4061.4M, totSessionCpu=0:03:05 **


------------------------------------------------------------------
     Track Opt Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.458  | 99.458  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.046%
------------------------------------------------------------------
Begin: Collecting metrics
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |   99.458 |           |        0 |       16.05 | 0:00:01  |        4609 |    0 |   0 |
| drv_eco_fixing    |     0.000 |   99.458 |         0 |        0 |       16.05 | 0:00:09  |        4723 |    0 |   0 |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        4691 |      |     |
| final_summary     |           |   99.458 |           |        0 |       16.05 | 0:00:02  |        4708 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
OPTC: user 20.0
**optDesign ... cpu = 0:00:17, real = 0:00:55, mem = 4052.3M, totSessionCpu=0:03:05 **
 ReSet Options after AAE Based Opt flow 
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postroute
Info: final physical memory for 2 CRR processes is 1815.42MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
setAnalysisMode -usefulSkew already set.
*** optDesign #1 [finish] () : cpu/real = 0:00:19.2/0:01:49.5 (0.2), totSession cpu/real = 0:03:07.8/0:06:38.5 (0.5), mem = 4707.6M
#Complete trackOpt.
#Reporting timing...
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
#Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3944.84 (MB), peak = 4143.37 (MB)
#Library Standard Delay: 6.10ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3944.84 (MB), peak = 4143.37 (MB)
#Stage 3: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3949.87 (MB), peak = 4143.37 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3949.87 (MB), peak = 4143.37 (MB)
Un-suppress "**WARN ..." messages.
Worst slack reported in the design = 99.787704 (late)
*** writeDesignTiming (0:00:00.0) ***
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=05/31 14:53:16, mem=3916.3M)

globalDetailRoute

#Start globalDetailRoute on Sat May 31 14:53:16 2025
#
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start reading timing information from file .timing_file_1008304.tif.gz ...
#Read in timing information for 29 ports, 10 instances from timing file .timing_file_1008304.tif.gz.
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
#Total number of routable nets = 36.
#Total number of nets in the design = 40.
#36 routable nets have routed wires.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Sat May 31 14:53:16 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3922.06 (MB), peak = 4143.37 (MB)
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3926.62 (MB), peak = 4143.37 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3926.62 (MB)
#Peak memory = 4143.37 (MB)
#Number of broken nets after global wire extraction is 1 (out of 36)
#
#Finished routing data preparation on Sat May 31 14:53:17 2025
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.39 (MB)
#Total memory = 3926.62 (MB)
#Peak memory = 4143.37 (MB)
#
#
#Start global routing on Sat May 31 14:53:17 2025
#
#
#Start global routing initialization on Sat May 31 14:53:17 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat May 31 14:53:17 2025
#
#Start routing resource analysis on Sat May 31 14:53:17 2025
#
#Routing resource analysis is done on Sat May 31 14:53:17 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V          10          77          49    71.43%
#  M2             H          72          51          49    16.33%
#  C1             V          92          20          49     8.16%
#  C2             H         109           1          49     0.00%
#  C3             V         111           1          49     0.00%
#  C4             H         110           0          49     0.00%
#  C5             V         112           0          49     0.00%
#  JA             H          10           0          49     0.00%
#  QA             V           3           0          49    57.14%
#  QB             H           3           0          49    57.14%
#  LB             V           2           0          49    71.43%
#  --------------------------------------------------------------
#  Total                    634      13.56%         539    25.60%
#
#
#
#
#Global routing data preparation is done on Sat May 31 14:53:17 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3926.62 (MB), peak = 4143.37 (MB)
#
#
#Global routing initialization is done on Sat May 31 14:53:17 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3926.62 (MB), peak = 4143.37 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3926.98 (MB), peak = 4143.37 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3926.98 (MB), peak = 4143.37 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
#Total number of routable nets = 36.
#Total number of nets in the design = 40.
#
#36 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              36  
#-----------------------------
#        Total              36  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              36  
#-----------------------------
#        Total              36  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  C1            0(0.00%)   (0.00%)
#  C2            0(0.00%)   (0.00%)
#  C3            0(0.00%)   (0.00%)
#  C4            0(0.00%)   (0.00%)
#  C5            0(0.00%)   (0.00%)
#  JA            0(0.00%)   (0.00%)
#  QA            0(0.00%)   (0.00%)
#  QB            0(0.00%)   (0.00%)
#  LB            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   M1(V)    |          2.00 |          2.00 |     2.16     8.64     6.48     9.92 |
[hotspot] |   M2(H)    |          2.00 |          2.00 |     8.64     2.16    10.09     6.48 |
[hotspot] |   C1(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C2(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C3(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C4(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C5(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   JA(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   QA(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   QB(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   LB(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    | (M1)     2.00 | (M1)     2.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 84 um.
#Total half perimeter of net bounding box = 126 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 38 um.
#Total wire length on LAYER C1 = 29 um.
#Total wire length on LAYER C2 = 9 um.
#Total wire length on LAYER C3 = 7 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 53
#Up-Via Summary (total 53):
#           
#-----------------------
# M1                  5
# M2                 34
# C1                 10
# C2                  4
#-----------------------
#                    53 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.38 (MB)
#Total memory = 3927.00 (MB)
#Peak memory = 4143.37 (MB)
#
#Finished global routing on Sat May 31 14:53:17 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3927.00 (MB), peak = 4143.37 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 84 um.
#Total half perimeter of net bounding box = 126 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 38 um.
#Total wire length on LAYER C1 = 29 um.
#Total wire length on LAYER C2 = 9 um.
#Total wire length on LAYER C3 = 7 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 53
#Up-Via Summary (total 53):
#           
#-----------------------
# M1                  5
# M2                 34
# C1                 10
# C2                  4
#-----------------------
#                    53 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3927.00 (MB), peak = 4143.37 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.77 (MB)
#Total memory = 3927.00 (MB)
#Peak memory = 4143.37 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 3
#
#  By Layer and Type:
#
#---------+-------+------+-------+
#  -      | MetSpc| Short| Totals|
#---------+-------+------+-------+
#  M1     |      1|     2|      3|
#  Totals |      1|     2|      3|
#---------+-------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3930.46 (MB), peak = 4143.37 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3930.47 (MB), peak = 4143.37 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3930.44 (MB), peak = 4143.37 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3930.47 (MB), peak = 4143.37 (MB)
#start 4th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3930.07 (MB), peak = 4143.37 (MB)
#start 5th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3930.29 (MB), peak = 4143.37 (MB)
#start 6th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.96 (MB), peak = 4143.37 (MB)
#start 7th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3930.07 (MB), peak = 4143.37 (MB)
#start 8th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3930.21 (MB), peak = 4143.37 (MB)
#start 9th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.97 (MB), peak = 4143.37 (MB)
#start 10th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.56 (MB), peak = 4143.37 (MB)
#start 11th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.52 (MB), peak = 4143.37 (MB)
#start 12th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.71 (MB), peak = 4143.37 (MB)
#start 13th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.80 (MB), peak = 4143.37 (MB)
#start 14th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.79 (MB), peak = 4143.37 (MB)
#start 15th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.62 (MB), peak = 4143.37 (MB)
#start 16th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.72 (MB), peak = 4143.37 (MB)
#start 17th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.30 (MB), peak = 4143.37 (MB)
#start 18th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.48 (MB), peak = 4143.37 (MB)
#start 19th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.49 (MB), peak = 4143.37 (MB)
#start 20th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.28 (MB), peak = 4143.37 (MB)
#start 21th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.27 (MB), peak = 4143.37 (MB)
#start 22th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.14 (MB), peak = 4143.37 (MB)
#start 23th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.13 (MB), peak = 4143.37 (MB)
#start 24th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.31 (MB), peak = 4143.37 (MB)
#start 25th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3928.98 (MB), peak = 4143.37 (MB)
#start 26th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.51 (MB), peak = 4143.37 (MB)
#start 27th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.15 (MB), peak = 4143.37 (MB)
#start 28th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3928.93 (MB), peak = 4143.37 (MB)
#start 29th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.18 (MB), peak = 4143.37 (MB)
#start 30th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.18 (MB), peak = 4143.37 (MB)
#Complete Detail Routing.
#Total wire length = 92 um.
#Total half perimeter of net bounding box = 126 um.
#Total wire length on LAYER M1 = 3 um.
#Total wire length on LAYER M2 = 21 um.
#Total wire length on LAYER C1 = 41 um.
#Total wire length on LAYER C2 = 13 um.
#Total wire length on LAYER C3 = 13 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 102
#Total number of multi-cut vias = 79 ( 77.5%)
#Total number of single cut vias = 23 ( 22.5%)
#Up-Via Summary (total 102):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 4 ( 44.4%)         5 ( 55.6%)          9
# M2                17 ( 35.4%)        31 ( 64.6%)         48
# C1                 1 (  3.2%)        30 ( 96.8%)         31
# C2                 1 (  7.1%)        13 ( 92.9%)         14
#-----------------------------------------------------------
#                   23 ( 22.5%)        79 ( 77.5%)        102 
#
#Total number of DRC violations = 1
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 2.18 (MB)
#Total memory = 3929.18 (MB)
#Peak memory = 4143.37 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3929.18 (MB), peak = 4143.37 (MB)
#
#Total wire length = 92 um.
#Total half perimeter of net bounding box = 126 um.
#Total wire length on LAYER M1 = 3 um.
#Total wire length on LAYER M2 = 21 um.
#Total wire length on LAYER C1 = 41 um.
#Total wire length on LAYER C2 = 13 um.
#Total wire length on LAYER C3 = 13 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 102
#Total number of multi-cut vias = 79 ( 77.5%)
#Total number of single cut vias = 23 ( 22.5%)
#Up-Via Summary (total 102):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 4 ( 44.4%)         5 ( 55.6%)          9
# M2                17 ( 35.4%)        31 ( 64.6%)         48
# C1                 1 (  3.2%)        30 ( 96.8%)         31
# C2                 1 (  7.1%)        13 ( 92.9%)         14
#-----------------------------------------------------------
#                   23 ( 22.5%)        79 ( 77.5%)        102 
#
#Total number of DRC violations = 1
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 92 um.
#Total half perimeter of net bounding box = 126 um.
#Total wire length on LAYER M1 = 3 um.
#Total wire length on LAYER M2 = 21 um.
#Total wire length on LAYER C1 = 41 um.
#Total wire length on LAYER C2 = 13 um.
#Total wire length on LAYER C3 = 13 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 102
#Total number of multi-cut vias = 79 ( 77.5%)
#Total number of single cut vias = 23 ( 22.5%)
#Up-Via Summary (total 102):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 4 ( 44.4%)         5 ( 55.6%)          9
# M2                17 ( 35.4%)        31 ( 64.6%)         48
# C1                 1 (  3.2%)        30 ( 96.8%)         31
# C2                 1 (  7.1%)        13 ( 92.9%)         14
#-----------------------------------------------------------
#                   23 ( 22.5%)        79 ( 77.5%)        102 
#
#Total number of DRC violations = 1
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#98.00% of area are rerouted by ECO routing.
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3931.10 (MB), peak = 4143.37 (MB)
#CELL_VIEW adder,init has 1 DRC violations
#Total number of DRC violations = 1
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total wire length = 92 um.
#Total half perimeter of net bounding box = 126 um.
#Total wire length on LAYER M1 = 3 um.
#Total wire length on LAYER M2 = 21 um.
#Total wire length on LAYER C1 = 41 um.
#Total wire length on LAYER C2 = 13 um.
#Total wire length on LAYER C3 = 13 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 102
#Total number of multi-cut vias = 95 ( 93.1%)
#Total number of single cut vias = 7 (  6.9%)
#Up-Via Summary (total 102):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 3 ( 33.3%)         6 ( 66.7%)          9
# M2                 4 (  8.3%)        44 ( 91.7%)         48
# C1                 0 (  0.0%)        31 (100.0%)         31
# C2                 0 (  0.0%)        14 (100.0%)         14
#-----------------------------------------------------------
#                    7 (  6.9%)        95 ( 93.1%)        102 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3931.71 (MB), peak = 4143.37 (MB)
#CELL_VIEW adder,init has 1 DRC violations
#Total number of DRC violations = 1
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat May 31 14:53:20 2025
#
#
#Start Post Route Wire Spread.
#Done with 3 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 93 um.
#Total half perimeter of net bounding box = 126 um.
#Total wire length on LAYER M1 = 3 um.
#Total wire length on LAYER M2 = 21 um.
#Total wire length on LAYER C1 = 41 um.
#Total wire length on LAYER C2 = 14 um.
#Total wire length on LAYER C3 = 13 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 102
#Total number of multi-cut vias = 95 ( 93.1%)
#Total number of single cut vias = 7 (  6.9%)
#Up-Via Summary (total 102):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 3 ( 33.3%)         6 ( 66.7%)          9
# M2                 4 (  8.3%)        44 ( 91.7%)         48
# C1                 0 (  0.0%)        31 (100.0%)         31
# C2                 0 (  0.0%)        14 (100.0%)         14
#-----------------------------------------------------------
#                    7 (  6.9%)        95 ( 93.1%)        102 
#
#
#Start DRC checking..
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3932.19 (MB), peak = 4143.37 (MB)
#CELL_VIEW adder,init has 1 DRC violations
#Total number of DRC violations = 1
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3931.36 (MB), peak = 4143.37 (MB)
#CELL_VIEW adder,init has 1 DRC violations
#Total number of DRC violations = 1
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 93 um.
#Total half perimeter of net bounding box = 126 um.
#Total wire length on LAYER M1 = 3 um.
#Total wire length on LAYER M2 = 21 um.
#Total wire length on LAYER C1 = 41 um.
#Total wire length on LAYER C2 = 14 um.
#Total wire length on LAYER C3 = 13 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 102
#Total number of multi-cut vias = 95 ( 93.1%)
#Total number of single cut vias = 7 (  6.9%)
#Up-Via Summary (total 102):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 3 ( 33.3%)         6 ( 66.7%)          9
# M2                 4 (  8.3%)        44 ( 91.7%)         48
# C1                 0 (  0.0%)        31 (100.0%)         31
# C2                 0 (  0.0%)        14 (100.0%)         14
#-----------------------------------------------------------
#                    7 (  6.9%)        95 ( 93.1%)        102 
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 4.36 (MB)
#Total memory = 3931.36 (MB)
#Peak memory = 4143.37 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 5.94 (MB)
#Total memory = 3922.74 (MB)
#Peak memory = 4143.37 (MB)
#Number of warnings = 42
#Total number of warnings = 162
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat May 31 14:53:20 2025
#
% End globalDetailRoute (date=05/31 14:53:20, total cpu=0:00:04.4, real=0:00:04.0, peak res=3919.6M, current mem=3919.6M)
#Default setup view is reset to view_slow_mission.
#Default setup view is reset to view_slow_mission.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:44, elapsed time = 00:02:15, memory = 3877.70 (MB), peak = 4143.37 (MB)
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  routeDesign               | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:12|     00:00:12|         1.0|
#  DB Import                 | 00:00:01|     00:00:01|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:03|     00:00:03|         1.0|
#  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:05|     00:00:06|         0.8|
#  Global Routing            | 00:00:00|     00:00:00|         1.0|
#  Track Assignment          | 00:00:00|     00:00:00|         1.0|
#  Optimization              | 00:00:20|     00:01:48|         0.2|
#  Detail Routing            | 00:00:03|     00:00:03|         1.0|
#  Antenna Fixing            | 00:00:00|     00:00:00|         1.0|
#  Post Route Via Swapping   | 00:00:00|     00:00:00|         1.0|
#  Post Route Wire Spreading | 00:00:00|     00:00:00|         1.0|
#  Entire Command            | 00:00:44|     00:02:15|         0.3|
#----------------------------+---------+-------------+------------+
#

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          2  The design extraction status has been re...
WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
WARNING   NRAG-44              3  Track pitch is too small compared with l...
WARNING   NRIG-1303            1  The congestion map does not match the GC...
WARNING   NRIG-34             60  Power/Ground pin %s of instance %s is no...
WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
WARNING   NRIF-95             93  Option setNanoRouteMode -routeTopRouting...
WARNING   TCLCMD-1403          2  '%s'                                     
*** Message Summary: 167 warning(s), 0 error(s)

#% End routeDesign (date=05/31 14:53:20, total cpu=0:00:44.2, real=0:02:15, peak res=4143.4M, current mem=3877.7M)
<CMD> setOptMode -fixHoldAllowSetupTnsDegrade false
<CMD> optDesign -postRoute -setup -hold -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3877.7M, totSessionCpu=0:03:14 **
*** optDesign #2 [begin] () : totSession cpu/real = 0:03:14.3/0:06:45.1 (0.5), mem = 4297.8M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:14.3/0:06:45.1 (0.5), mem = 4297.8M
**INFO: User settings:
setNanoRouteMode -route_detail_end_iteration                                              30
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     true
setNanoRouteMode -route_detail_search_and_repair                                          true
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                61944769
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_minimize_detour                                        false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_timing_driven                                                true
setDesignMode -congEffort                                                                 high
setDesignMode -flowEffort                                                                 extreme
setDesignMode -process                                                                    22
setExtractRCMode -coupled                                                                 false
setExtractRCMode -coupling_c_th                                                           0.1
setExtractRCMode -engine                                                                  preRoute
setExtractRCMode -noCleanRCDB                                                             true
setExtractRCMode -nrNetInMemory                                                           100000
setExtractRCMode -relative_c_th                                                           1
setExtractRCMode -total_c_th                                                              0
setExtractRCMode -virtual_wire_incremental                                                false
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
setOptMode -opt_delete_insts                                                              true
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_exp_buffer_drv1_2d_congestion_aware                                       true
setOptMode -opt_exp_buffer_congestion_aware_extreme                                       true
setOptMode -opt_exp_flow_effort_extreme                                                   true
setOptMode -opt_drv                                                                       true
setOptMode -opt_hold_allow_setup_tns_degradation                                          false
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_area_recovery                                                             true
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -place_detail_check_route                                                    true
setPlaceMode -place_detail_dpt_flow                                                       true
setPlaceMode -place_global_clock_power_driven                                             true
setPlaceMode -place_global_clock_power_driven_effort                                      high
setPlaceMode -place_global_cong_effort                                                    high
setPlaceMode -place_global_place_io_pins                                                  true
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -cppr                                                                     both
setAnalysisMode -usefulSkew                                                               true

**INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -effort high' for the duration of this command.
**INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 3878.3M, totSessionCpu=0:03:15 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=4299.8M, init mem=4299.8M)
*info: Placed = 10            
*info: Unplaced = 0           
Placement Density:16.04%(9/60)
Placement Density (including fixed std cells):16.04%(9/60)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=4299.8M)
#optDebug: { P: 22 W: 5195 FE: extreme PE: none LDR: 1}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -opt_post_route_area_reclaim holdAndSetupAware -> Area reclaim that is Setup & Hold Timing Aware will be called before timing Optimization.

*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:03:15.2/0:06:46.0 (0.5), mem = 4299.8M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #3 InitialSummary
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Sat May 31 14:53:21 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3875.27 (MB), peak = 4143.37 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Sat May 31 14:53:21 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3883.66 (MB), peak = 4143.37 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV-On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3899.74 (MB), peak = 4143.37 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3899.74 (MB)
#Peak memory = 4143.37 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 1 hboxes with single thread on machine with  Xeon 2.40GHz 36608KB Cache 48CPU...
#Process 0 special clock nets for rc extraction
#Total 36 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.70 (MB), total memory =  3900.44 (MB), peak memory =  4143.37 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_BXsYxn.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3909.88 (MB), peak = 4143.37 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 59 Res, 20 Ground Cap, 3 XCap (Edge to Edge)
#RC V/H edge ratio: 0.04, Avg V/H Edge Length: 400.00 (11), Avg L-Edge Length: 4305.14 (28)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_BXsYxn.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 95 nodes, 59 edges, and 6 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3902.45 (MB), peak = 4143.37 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_BXsYxn.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4321.395M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_BXsYxn.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell adder has rcdb /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_BXsYxn.rcdb.d specified
Cell adder, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.1 real: 0:00:01.0 mem: 4321.395M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 18.76 (MB)
#Total memory = 3902.42 (MB)
#Peak memory = 4143.37 (MB)
#
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(25605043)
#Finish Net Signature in MT(39410353)
#Finish SNet Signature in MT (42395113)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3892.09 (MB), peak memory =  4143.37 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3892.09 (MB), peak memory =  4143.37 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3892.09 (MB), peak memory =  4143.37 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3892.09 (MB), peak memory =  4143.37 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3892.09 (MB), peak memory =  4143.37 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.73 (MB), total memory =  3892.09 (MB), peak memory =  4143.37 (MB)
Reading RCDB with compressed RC data.
** INFO: Initializing Glitch Interface
AAE DB initialization (MEM=4344.02 CPU=0:00:00.0 REAL=0:00:00.0) 
** INFO: Initializing Glitch Cache
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:19.5/0:06:50.8 (0.5), mem = 4344.0M
AAE_INFO: switching setDelayCal -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=3927.17)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 36
End delay calculation. (MEM=4075.77 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3363.02 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:03:21 mem=4718.1M)
Done building cte hold timing graph (HoldAware) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:03:21 mem=4718.1M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3481.41)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Total number of fetched objects 36
AAE_INFO-618: Total number of nets in the design is 40,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3506.71 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3506.71 CPU=0:00:00.1 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/.AAE_Ims6nO/.AAE_1008304/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4729.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4729.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3507.77)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 36. 
Total number of fetched objects 36
AAE_INFO-618: Total number of nets in the design is 40,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3507.8 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3507.8 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:03:23 mem=4720.3M)
** INFO: Initializing Glitch Interface

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.464  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.046%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:03:23.5/0:06:54.8 (0.5), mem = 4749.4M
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 3964.4M, totSessionCpu=0:03:24 **
OPTC: m4 20.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.
**INFO: flowCheckPoint #4 OptimizationPass1
**INFO: Start fixing DRV (Mem = 4671.36M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:23.7/0:06:55.0 (0.5), mem = 4671.4M
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
** INFO: Initializing Glitch Interface
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    99.46|     0.00|       0|       0|       0| 16.05%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    99.46|     0.00|       0|       0|       0| 16.05%| 0:00:00.0|  4863.3M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4863.3M) ***

*** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:03:27.6/0:06:58.9 (0.5), mem = 4769.3M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 4067.8M, totSessionCpu=0:03:28 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 4769.25M).

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=4769.3M)
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.464  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.046%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 4067.8M, totSessionCpu=0:03:28 **
** INFO: Initializing Glitch Interface
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #5 OptimizationHold

GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:30 mem=4827.6M ***
*** BuildHoldData #2 [begin] (optDesign #2) : totSession cpu/real = 0:03:30.1/0:07:01.5 (0.5), mem = 4827.6M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3649.14)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 36
AAE_INFO-618: Total number of nets in the design is 40,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3666.33 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3666.33 CPU=0:00:00.0 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/.AAE_Ims6nO/.AAE_1008304/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4818.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4818.0M)

Executing IPO callback for view pruning ..

Active hold views:
 view_fast_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3634.11)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 36. 
Total number of fetched objects 36
AAE_INFO-618: Total number of nets in the design is 40,  40.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3633.06 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3633.06 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:03:31 mem=4785.8M)
Done building cte hold timing graph (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:03:31 mem=4785.8M ***
Done building hold timer [75 node(s), 116 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:03:31 mem=4820.9M ***
OPTC: m4 20.0 50.0
OPTC: view 50.0
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:03:32 mem=4830.9M ***
OPTC: m4 50.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 13.9 ps, libStdDelay = 6.1 ps, minBufSize = 187920 (3.0)
*Info: worst delay setup view: view_slow_mission

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.464  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.033  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -0.324  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.046%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:23, mem = 4075.3M, totSessionCpu=0:03:36 **
*** BuildHoldData #2 [finish] (optDesign #2) : cpu/real = 0:00:06.1/0:00:06.1 (1.0), totSession cpu/real = 0:03:36.2/0:07:07.6 (0.5), mem = 4755.9M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:36.2/0:07:07.6 (0.5), mem = 4755.9M
*info: Run optDesign holdfix with 1 thread.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

*** Starting Core Fixing (fixHold) cpu=0:00:07.0 real=0:00:07.0 totSessionCpu=0:03:37 mem=4814.1M density=16.046% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.033|    -0.32|      10|          0|       0(     0)|   16.05%|   0:00:00.0|  4840.1M|
|   1|  -0.033|    -0.32|      10|          0|       0(     0)|   16.05%|   0:00:00.0|  4840.1M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.033|    -0.32|      10|          0|       0(     0)|   16.05%|   0:00:00.0|  4840.1M|
|   1|  -0.032|    -0.25|      10|         11|       0(     0)|   20.08%|   0:00:00.0|  4877.2M|
|   2|  -0.026|    -0.14|      10|         11|       0(     0)|   25.36%|   0:00:00.0|  4877.2M|
|   3|  -0.026|    -0.05|       7|         11|       0(     0)|   29.40%|   0:00:00.0|  4881.7M|
|   4|  -0.015|    -0.01|       1|          8|       0(     0)|   31.88%|   0:00:00.0|  4881.7M|
|   5|  -0.004|    -0.00|       1|          1|       0(     0)|   32.19%|   0:00:00.0|  4881.7M|
|   6|   0.001|     0.00|       0|          1|       0(     0)|   32.51%|   0:00:00.0|  4881.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 43 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finished Core Fixing (fixHold) cpu=0:00:07.4 real=0:00:07.0 totSessionCpu=0:03:37 mem=4891.7M density=32.505% ***

*info:
*info: Added a total of 43 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           28 cells of type 'UDB116SVT24_BUF_1' used
*info:           15 cells of type 'UDB116SVT24_BUF_S_1' used

*** Finish Post Route Hold Fixing (cpu=0:00:07.4 real=0:00:07.0 totSessionCpu=0:03:37 mem=4891.7M density=32.505%) ***
**INFO: total 43 insts, 0 nets marked don't touch
**INFO: total 43 insts, 0 nets marked don't touch DB property
**INFO: total 43 insts, 0 nets unmarked don't touch
*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:03:37.6/0:07:09.0 (0.5), mem = 4792.7M
**INFO: Skipping refine place as no non-legal commits were detected

**INFO: flowCheckPoint #6 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 4087.4M, totSessionCpu=0:03:38 **
** INFO: Initializing Glitch Interface
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=4793.88M, totSessionCpu=0:03:40).
**optDesign ... cpu = 0:00:25, real = 0:00:26, mem = 4093.8M, totSessionCpu=0:03:40 **

** INFO: Initializing Glitch Interface
Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:03:40 mem=4852.0M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4820.0MB
Summary Report:
Instances move: 0 (out of 53 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4820.0MB
*** Finished refinePlace (0:03:40 mem=4820.0M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns

Start Layer Assignment ...
WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 83.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(81) IPOed(62) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 99.352 ns

Start Layer Assignment ...
WNS(99.352ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 83.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.352  |   N/A   |   N/A   |   N/A   | 99.352  |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |  0.000  |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |    0    |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   10    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.505%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:27, mem = 4099.5M, totSessionCpu=0:03:40 **
**INFO: flowCheckPoint #7 GlobalDetailRoute
** INFO Cleaning up Glitch Interface
-route_with_eco false                     # bool, default=false
-route_selected_net_only false            # bool, default=false
-route_with_timing_driven true            # bool, default=false, user setting
-route_with_si_driven true                # bool, default=false, user setting
Existing Dirty Nets : 62
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 62
*** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:40.4/0:07:11.8 (0.5), mem = 4786.3M

globalDetailRoute

#Start globalDetailRoute on Sat May 31 14:53:47 2025
#
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC43_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC43_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC42_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC42_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC41_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC41_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC40_sum_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC40_sum_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC39_sum_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC39_sum_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC38_sum_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC38_sum_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC37_sum_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC37_sum_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC36_sum_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC36_sum_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC35_b_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC35_b_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC34_a_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC34_a_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
#Total number of routable nets = 79.
#Total number of nets in the design = 83.
#62 routable nets do not have any wires.
#17 routable nets have routed wires.
#62 nets will be global routed.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Sat May 31 14:53:47 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 43/0 dirty instances, 96/1 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(43 insts marked dirty, reset pre-exisiting dirty flag on 43 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4103.98 (MB), peak = 4172.52 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4111.90 (MB), peak = 4172.52 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 4111.90 (MB)
#Peak memory = 4315.63 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sat May 31 14:53:49 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 11.80 (MB)
#Total memory = 4111.90 (MB)
#Peak memory = 4315.63 (MB)
#
#
#Start global routing on Sat May 31 14:53:49 2025
#
#
#Start global routing initialization on Sat May 31 14:53:49 2025
#
#Number of eco nets is 24
#
#Start global routing data preparation on Sat May 31 14:53:49 2025
#
#Start routing resource analysis on Sat May 31 14:53:49 2025
#
#Routing resource analysis is done on Sat May 31 14:53:49 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V          10          77          49    71.43%
#  M2             H          63          60          49    18.37%
#  C1             V          89          23          49     8.16%
#  C2             H         102           8          49     0.00%
#  C3             V         109           3          49     0.00%
#  C4             H         110           0          49     0.00%
#  C5             V         112           0          49     0.00%
#  JA             H          10           0          49     0.00%
#  QA             V           3           0          49    57.14%
#  QB             H           3           0          49    57.14%
#  LB             V           2           0          49    71.43%
#  --------------------------------------------------------------
#  Total                    613      15.21%         539    25.79%
#
#
#
#
#Global routing data preparation is done on Sat May 31 14:53:49 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4111.90 (MB), peak = 4315.63 (MB)
#
#
#Global routing initialization is done on Sat May 31 14:53:49 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4111.90 (MB), peak = 4315.63 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4112.12 (MB), peak = 4315.63 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4112.12 (MB), peak = 4315.63 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
#Total number of routable nets = 79.
#Total number of nets in the design = 83.
#
#79 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              62  
#-----------------------------
#        Total              62  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              79  
#-----------------------------
#        Total              79  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            3(6.12%)   (6.12%)
#  C1            1(2.04%)   (2.04%)
#  C2            0(0.00%)   (0.00%)
#  C3            0(0.00%)   (0.00%)
#  C4            0(0.00%)   (0.00%)
#  C5            0(0.00%)   (0.00%)
#  JA            0(0.00%)   (0.00%)
#  QA            0(0.00%)   (0.00%)
#  QB            0(0.00%)   (0.00%)
#  LB            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      4(0.96%)   (0.96%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.72% H + 0.24% V
#
#Complete Global Routing.
#Total wire length = 152 um.
#Total half perimeter of net bounding box = 185 um.
#Total wire length on LAYER M1 = 3 um.
#Total wire length on LAYER M2 = 48 um.
#Total wire length on LAYER C1 = 60 um.
#Total wire length on LAYER C2 = 26 um.
#Total wire length on LAYER C3 = 15 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 189
#Total number of multi-cut vias = 85 ( 45.0%)
#Total number of single cut vias = 104 ( 55.0%)
#Up-Via Summary (total 189):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                33 ( 84.6%)         6 ( 15.4%)         39
# M2                54 ( 58.1%)        39 ( 41.9%)         93
# C1                14 ( 34.1%)        27 ( 65.9%)         41
# C2                 3 ( 18.8%)        13 ( 81.2%)         16
#-----------------------------------------------------------
#                  104 ( 55.0%)        85 ( 45.0%)        189 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 1 tracks.
#Total overcon = 0.96%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.46 (MB)
#Total memory = 4112.36 (MB)
#Peak memory = 4315.63 (MB)
#
#Finished global routing on Sat May 31 14:53:49 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4112.36 (MB), peak = 4315.63 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 26 horizontal wires in 1 hboxes and 17 vertical wires in 1 hboxes.
#Done with 6 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 143 um.
#Total half perimeter of net bounding box = 185 um.
#Total wire length on LAYER M1 = 3 um.
#Total wire length on LAYER M2 = 44 um.
#Total wire length on LAYER C1 = 57 um.
#Total wire length on LAYER C2 = 24 um.
#Total wire length on LAYER C3 = 14 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 189
#Total number of multi-cut vias = 85 ( 45.0%)
#Total number of single cut vias = 104 ( 55.0%)
#Up-Via Summary (total 189):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                33 ( 84.6%)         6 ( 15.4%)         39
# M2                54 ( 58.1%)        39 ( 41.9%)         93
# C1                14 ( 34.1%)        27 ( 65.9%)         41
# C2                 3 ( 18.8%)        13 ( 81.2%)         16
#-----------------------------------------------------------
#                  104 ( 55.0%)        85 ( 45.0%)        189 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4112.79 (MB), peak = 4315.63 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 12.69 (MB)
#Total memory = 4112.79 (MB)
#Peak memory = 4315.63 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.00% of the total area was rechecked for DRC, and 100.00% required routing.
#   number of violations = 17
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Totals|
#---------+-------+------+------+-------+-------+----+-------+
#  M1     |      1|     4|     0|      0|      4|   2|     11|
#  M2     |      1|     1|     2|      1|      0|   1|      6|
#  Totals |      2|     5|     2|      1|      4|   3|     17|
#---------+-------+------+------+-------+-------+----+-------+
#
#43 out of 53 instances (81.1%) need to be verified(marked ipoed), dirty area = 14.0%.
#0.00% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 17
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Totals|
#---------+-------+------+------+-------+-------+----+-------+
#  M1     |      1|     4|     0|      0|      4|   2|     11|
#  M2     |      1|     1|     2|      1|      0|   1|      6|
#  Totals |      2|     5|     2|      1|      4|   3|     17|
#---------+-------+------+------+-------+-------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.23 (MB), peak = 4315.63 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.54 (MB), peak = 4315.63 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.56 (MB), peak = 4315.63 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.72 (MB), peak = 4315.63 (MB)
#start 4th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.38 (MB), peak = 4315.63 (MB)
#start 5th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.42 (MB), peak = 4315.63 (MB)
#start 6th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.43 (MB), peak = 4315.63 (MB)
#start 7th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.57 (MB), peak = 4315.63 (MB)
#start 8th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.63 (MB), peak = 4315.63 (MB)
#start 9th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.32 (MB), peak = 4315.63 (MB)
#start 10th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.21 (MB), peak = 4315.63 (MB)
#start 11th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.01 (MB), peak = 4315.63 (MB)
#start 12th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.23 (MB), peak = 4315.63 (MB)
#start 13th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.35 (MB), peak = 4315.63 (MB)
#start 14th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.47 (MB), peak = 4315.63 (MB)
#start 15th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.29 (MB), peak = 4315.63 (MB)
#start 16th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.09 (MB), peak = 4315.63 (MB)
#start 17th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4120.82 (MB), peak = 4315.63 (MB)
#start 18th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.12 (MB), peak = 4315.63 (MB)
#start 19th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.20 (MB), peak = 4315.63 (MB)
#start 20th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.34 (MB), peak = 4315.63 (MB)
#start 21th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.36 (MB), peak = 4315.63 (MB)
#start 22th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.35 (MB), peak = 4315.63 (MB)
#start 23th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.27 (MB), peak = 4315.63 (MB)
#start 24th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.20 (MB), peak = 4315.63 (MB)
#start 25th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.48 (MB), peak = 4315.63 (MB)
#start 26th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.48 (MB), peak = 4315.63 (MB)
#start 27th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.57 (MB), peak = 4315.63 (MB)
#start 28th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.36 (MB), peak = 4315.63 (MB)
#start 29th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.45 (MB), peak = 4315.63 (MB)
#start 30th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.78 (MB), peak = 4315.63 (MB)
#Complete Detail Routing.
#Total wire length = 144 um.
#Total half perimeter of net bounding box = 185 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 34 um.
#Total wire length on LAYER C1 = 52 um.
#Total wire length on LAYER C2 = 36 um.
#Total wire length on LAYER C3 = 22 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 255
#Total number of multi-cut vias = 141 ( 55.3%)
#Total number of single cut vias = 114 ( 44.7%)
#Up-Via Summary (total 255):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                31 ( 88.6%)         4 ( 11.4%)         35
# M2                51 ( 43.6%)        66 ( 56.4%)        117
# C1                25 ( 32.5%)        52 ( 67.5%)         77
# C2                 7 ( 26.9%)        19 ( 73.1%)         26
#-----------------------------------------------------------
#                  114 ( 44.7%)       141 ( 55.3%)        255 
#
#Total number of DRC violations = 1
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 8.99 (MB)
#Total memory = 4121.78 (MB)
#Peak memory = 4315.63 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.78 (MB), peak = 4315.63 (MB)
#
#Total wire length = 144 um.
#Total half perimeter of net bounding box = 185 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 34 um.
#Total wire length on LAYER C1 = 52 um.
#Total wire length on LAYER C2 = 36 um.
#Total wire length on LAYER C3 = 22 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 255
#Total number of multi-cut vias = 141 ( 55.3%)
#Total number of single cut vias = 114 ( 44.7%)
#Up-Via Summary (total 255):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                31 ( 88.6%)         4 ( 11.4%)         35
# M2                51 ( 43.6%)        66 ( 56.4%)        117
# C1                25 ( 32.5%)        52 ( 67.5%)         77
# C2                 7 ( 26.9%)        19 ( 73.1%)         26
#-----------------------------------------------------------
#                  114 ( 44.7%)       141 ( 55.3%)        255 
#
#Total number of DRC violations = 1
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 144 um.
#Total half perimeter of net bounding box = 185 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 34 um.
#Total wire length on LAYER C1 = 52 um.
#Total wire length on LAYER C2 = 36 um.
#Total wire length on LAYER C3 = 22 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 255
#Total number of multi-cut vias = 141 ( 55.3%)
#Total number of single cut vias = 114 ( 44.7%)
#Up-Via Summary (total 255):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                31 ( 88.6%)         4 ( 11.4%)         35
# M2                51 ( 43.6%)        66 ( 56.4%)        117
# C1                25 ( 32.5%)        52 ( 67.5%)         77
# C2                 7 ( 26.9%)        19 ( 73.1%)         26
#-----------------------------------------------------------
#                  114 ( 44.7%)       141 ( 55.3%)        255 
#
#Total number of DRC violations = 1
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat May 31 14:53:53 2025
#
#
#Start Post Route Wire Spread.
#Done with 2 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 145 um.
#Total half perimeter of net bounding box = 185 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 34 um.
#Total wire length on LAYER C1 = 52 um.
#Total wire length on LAYER C2 = 36 um.
#Total wire length on LAYER C3 = 23 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 255
#Total number of multi-cut vias = 141 ( 55.3%)
#Total number of single cut vias = 114 ( 44.7%)
#Up-Via Summary (total 255):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                31 ( 88.6%)         4 ( 11.4%)         35
# M2                51 ( 43.6%)        66 ( 56.4%)        117
# C1                25 ( 32.5%)        52 ( 67.5%)         77
# C2                 7 ( 26.9%)        19 ( 73.1%)         26
#-----------------------------------------------------------
#                  114 ( 44.7%)       141 ( 55.3%)        255 
#
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  M1     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.79 (MB), peak = 4315.63 (MB)
#CELL_VIEW adder,init has 1 DRC violations
#Total number of DRC violations = 1
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 145 um.
#Total half perimeter of net bounding box = 185 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 34 um.
#Total wire length on LAYER C1 = 52 um.
#Total wire length on LAYER C2 = 36 um.
#Total wire length on LAYER C3 = 23 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 255
#Total number of multi-cut vias = 141 ( 55.3%)
#Total number of single cut vias = 114 ( 44.7%)
#Up-Via Summary (total 255):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                31 ( 88.6%)         4 ( 11.4%)         35
# M2                51 ( 43.6%)        66 ( 56.4%)        117
# C1                25 ( 32.5%)        52 ( 67.5%)         77
# C2                 7 ( 26.9%)        19 ( 73.1%)         26
#-----------------------------------------------------------
#                  114 ( 44.7%)       141 ( 55.3%)        255 
#
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 8.99 (MB)
#Total memory = 4121.79 (MB)
#Peak memory = 4315.63 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -30.51 (MB)
#Total memory = 4069.01 (MB)
#Peak memory = 4315.63 (MB)
#Number of warnings = 43
#Total number of warnings = 239
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat May 31 14:53:53 2025
#
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  globalDetailRoute         | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
#  DB Import                 | 00:00:00|     00:00:00|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
#  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:01|     00:00:01|         1.0|
#  Global Routing            | 00:00:00|     00:00:00|         1.0|
#  Track Assignment          | 00:00:00|     00:00:00|         1.0|
#  Detail Routing            | 00:00:04|     00:00:04|         1.0|
#  Antenna Fixing            | 00:00:00|     00:00:00|         1.0|
#  Post Route Wire Spreading | 00:00:00|     00:00:00|         1.0|
#  Entire Command            | 00:00:06|     00:00:06|         1.0|
#----------------------------+---------+-------------+------------+
#
*** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:06.3/0:00:06.3 (1.0), totSession cpu/real = 0:03:46.7/0:07:18.1 (0.5), mem = 4759.1M
**optDesign ... cpu = 0:00:32, real = 0:00:33, mem = 4067.9M, totSessionCpu=0:03:47 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #8 PostEcoSummary
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC43_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC43_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC42_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC42_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC41_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC41_sum_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC40_sum_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC40_sum_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC39_sum_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC39_sum_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC38_sum_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC38_sum_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC37_sum_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC37_sum_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC36_sum_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC36_sum_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC35_b_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC35_b_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC34_a_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC34_a_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Sat May 31 14:53:53 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4069.53 (MB), peak = 4315.63 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Sat May 31 14:53:54 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4078.49 (MB), peak = 4315.63 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV-On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4111.28 (MB), peak = 4315.63 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 4111.28 (MB)
#Peak memory = 4315.63 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 1 hboxes with single thread on machine with  Xeon 2.40GHz 36608KB Cache 48CPU...
#Process 0 special clock nets for rc extraction
#Total 79 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.42 (MB), total memory =  4111.70 (MB), peak memory =  4315.63 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_fu3BE5.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4119.70 (MB), peak = 4315.63 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 132 Res, 50 Ground Cap, 8 XCap (Edge to Edge)
#RC V/H edge ratio: 0.06, Avg V/H Edge Length: 442.62 (29), Avg L-Edge Length: 3712.56 (50)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_fu3BE5.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 211 nodes, 132 edges, and 16 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4115.00 (MB), peak = 4315.63 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_fu3BE5.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4785.746M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_fu3BE5.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell adder has rcdb /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/nr1008304_fu3BE5.rcdb.d specified
Cell adder, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.0 real: 0:00:01.0 mem: 4785.746M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 36.55 (MB)
#Total memory = 4115.04 (MB)
#Peak memory = 4315.63 (MB)
#
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(41951035)
#Finish Net Signature in MT(105511274)
#Finish SNet Signature in MT (108496034)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4103.50 (MB), peak memory =  4315.63 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4103.50 (MB), peak memory =  4315.63 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4103.50 (MB), peak memory =  4315.63 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4103.50 (MB), peak memory =  4315.63 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4103.50 (MB), peak memory =  4315.63 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.73 (MB), total memory =  4103.50 (MB), peak memory =  4315.63 (MB)
**optDesign ... cpu = 0:00:37, real = 0:00:38, mem = 4103.5M, totSessionCpu=0:03:51 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3684.2)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
Total number of fetched objects 79
AAE_INFO-618: Total number of nets in the design is 83,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3684.55 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3684.55 CPU=0:00:00.1 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/.AAE_Ims6nO/.AAE_1008304/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4793.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4793.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3683)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 79. 
Total number of fetched objects 79
AAE_INFO-618: Total number of nets in the design is 83,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3685.1 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3685.1 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:03:52 mem=4789.9M)
** INFO: Initializing Glitch Interface

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.355  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.505%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:38, real = 0:00:40, mem = 3684.1M, totSessionCpu=0:03:53 **
Executing marking Critical Nets1
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #9 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:38, real = 0:00:40, mem = 3684.1M, totSessionCpu=0:03:53 **
** INFO: Initializing Glitch Interface
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
** INFO Cleaning up Glitch Interface
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4756.25M, totSessionCpu=0:03:53).
**optDesign ... cpu = 0:00:38, real = 0:00:40, mem = 3684.1M, totSessionCpu=0:03:53 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #10 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:38, real = 0:00:40, mem = 3683.7M, totSessionCpu=0:03:53 **

Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3709.7)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 79
AAE_INFO-618: Total number of nets in the design is 83,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3725.14 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3725.14 CPU=0:00:00.1 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/.AAE_Ims6nO/.AAE_1008304/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4805.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4805.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3691.4)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 79. 
Total number of fetched objects 79
AAE_INFO-618: Total number of nets in the design is 83,  26.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3692.54 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3692.54 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:03:54 mem=4790.1M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 
Hold views included:
 view_fast_mission

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.355  | 99.355  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.505%
------------------------------------------------------------------
Begin: Collecting metrics
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |           |   99.464 |           |        0 |       16.05 | 0:00:04  |        4675 |    0 |   0 |
| drv_eco_fixing     |     0.000 |   99.464 |         0 |        0 |       16.05 | 0:00:04  |        4769 |    0 |   0 |
| initial_summary_2  |           |   99.464 |           |        0 |       16.05 | 0:00:06  |        4756 |    0 |   0 |
| hold_fixing        |           |   99.352 |           |        0 |       32.51 | 0:00:01  |        4793 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:01  |        4762 |      |     |
| pre_route_summary  |           |   99.352 |           |        0 |       32.51 | 0:00:00  |        4786 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:00:06  |        4743 |      |     |
| post_route_summary |           |   99.355 |           |        0 |       32.51 | 0:00:02  |        4756 |    0 |   0 |
| final_summary      |           |   99.355 |           |        0 |       32.51 | 0:00:03  |        4794 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:41, real = 0:00:43, mem = 4165.2M, totSessionCpu=0:03:55 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_drv_postroute
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
WARNING   NRAG-44              1  Track pitch is too small compared with l...
WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
WARNING   NRIF-95             13  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 65 warning(s), 0 error(s)

*** optDesign #2 [finish] () : cpu/real = 0:00:40.8/0:00:43.2 (0.9), totSession cpu/real = 0:03:55.1/0:07:28.3 (0.5), mem = 4793.5M
<CMD> timeDesign -postRoute -prefix postRoute_setup -outDir timingReports
*** timeDesign #3 [begin] () : totSession cpu/real = 0:03:55.1/0:07:28.3 (0.5), mem = 4793.5M
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Design Signature (0)
#Finish Inst Signature in MT(41951035)
#Finish Net Signature in MT(105511274)
#Finish SNet Signature in MT (108496034)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4059.60 (MB), peak memory =  4315.63 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4059.60 (MB), peak memory =  4315.63 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4059.60 (MB), peak memory =  4315.63 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4059.60 (MB), peak memory =  4315.63 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4059.60 (MB), peak memory =  4315.63 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =  -105.63 (MB), total memory =  4059.60 (MB), peak memory =  4315.63 (MB)
The design is extracted. Skipping TQuantus.

** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.355  | 99.355  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.505%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.37 sec
Total Real time: 2.0 sec
Total Memory Usage: 4675.832031 Mbytes
Reset AAE Options
*** timeDesign #3 [finish] () : cpu/real = 0:00:00.4/0:00:01.3 (0.3), totSession cpu/real = 0:03:55.4/0:07:29.6 (0.5), mem = 4675.8M
<CMD> timeDesign -postRoute -hold -prefix postRoute_hold -outDir timingReports
*** timeDesign #4 [begin] () : totSession cpu/real = 0:03:55.5/0:07:29.6 (0.5), mem = 4675.8M
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Design Signature (0)
#Finish Inst Signature in MT(41951035)
#Finish Net Signature in MT(105511274)
#Finish SNet Signature in MT (108496034)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 36608KB Cache 48CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4018.02 (MB), peak memory =  4315.63 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4018.02 (MB), peak memory =  4315.63 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4018.02 (MB), peak memory =  4315.63 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4018.02 (MB), peak memory =  4315.63 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4018.02 (MB), peak memory =  4315.63 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4018.02 (MB), peak memory =  4315.63 (MB)
The design is extracted. Skipping TQuantus.

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3560.71)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
Total number of fetched objects 79
AAE_INFO-618: Total number of nets in the design is 83,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3580.2 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3580.2 CPU=0:00:00.1 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_1008304_linrack12.bioeelocal_ssokolovskiy_FtNmqZ/.AAE_Ims6nO/.AAE_1008304/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4713.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4713.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3580.25)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 79. 
Total number of fetched objects 79
AAE_INFO-618: Total number of nets in the design is 83,  26.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3580.72 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3580.72 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:03:57 mem=4716.2M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

Density: 32.505%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.33 sec
Total Real time: 1.0 sec
Total Memory Usage: 4637.503906 Mbytes
Reset AAE Options
*** timeDesign #4 [finish] () : cpu/real = 0:00:01.3/0:00:01.4 (1.0), totSession cpu/real = 0:03:56.8/0:07:31.0 (0.5), mem = 4637.5M
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 4641.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
  VERIFY DRC ...... Using new threading
 VERIFY_DRC: checking layers from LB to LB ...
  VERIFY DRC ...... Using new threading

  Verification Complete : 1 Viols.

 Violation Summary By Layer and Type:

	          Short   Totals
	M1            1        1
	Totals        1        1

 *** End Verify DRC (CPU TIME: 0:00:00.0  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***

<CMD> zoomBox 3.52000 0.74100 7.44200 4.24100
<CMD> zoomBox 4.63500 0.89600 6.37500 2.44900
<CMD> zoomBox 5.12900 0.96400 5.90200 1.65400
<CMD> panPage 0 -1
<CMD> panPage 1 0
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> panPage 0 1
<CMD> setLayerPreference layoutObj -isVisible 0
<CMD> setLayerPreference layoutObj -isVisible 1
<CMD> setLayerPreference pinObj -isVisible 0
<CMD> setLayerPreference pinObj -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_overlay -isVisible 1
<CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> fit
<CMD> setLayerPreference node_overlay -isVisible 0
<CMD> setLayerPreference node_track -isVisible 1
<CMD> setLayerPreference node_track -isVisible 0
<CMD> setLayerPreference node_gird -isVisible 1
<CMD> setLayerPreference node_gird -isVisible 0
<CMD> zoomBox 4.81700 1.10300 9.43100 5.22000
<CMD> zoomBox -0.37200 0.41800 14.02400 13.26400
<CMD> zoomBox 6.10800 0.87400 7.85200 2.43000
<CMD> zoomBox 6.37600 1.23800 6.55800 1.40000
<CMD> zoomBox 6.32300 1.16600 6.80700 1.59800
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 5297.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
  VERIFY DRC ...... Using new threading
 VERIFY_DRC: checking layers from LB to LB ...
  VERIFY DRC ...... Using new threading

  Verification Complete : 1 Viols.

 Violation Summary By Layer and Type:

	          Short   Totals
	M1            1        1
	Totals        1        1

 *** End Verify DRC (CPU TIME: 0:00:00.0  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***

<CMD> zoomBox 5.34400 0.51200 7.79900 2.70300
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 5.106 0.57 6.146 1.575
<CMD> zoomBox 5.14100 0.64800 6.09800 1.50200
<CMD> zoomBox 5.32900 0.80400 5.91700 1.32900
<CMD> zoomBox 5.37300 0.84100 5.87400 1.28800
<CMD> setLayerPreference node_route -isVisible 0
<CMD> setLayerPreference node_route -isVisible 1
<CMD> setLayerPreference node_route -isVisible 0
<CMD> setLayerPreference node_route -isVisible 1
<CMD> setLayerPreference node_route -isVisible 0
<CMD> setLayerPreference node_route -isVisible 1
<CMD> setLayerPreference node_route -isVisible 0
<CMD> setLayerPreference node_route -isVisible 1
<CMD> setLayerPreference node_route -isVisible 0
<CMD> setLayerPreference node_route -isVisible 1
<CMD> setLayerPreference node_route -isVisible 0
<CMD> panPage 0 1
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> setLayerPreference node_track -isVisible 1
<CMD> setLayerPreference node_track -isVisible 0
<CMD> setLayerPreference node_route -isVisible 1
<CMD> setLayerPreference node_route -isVisible 0
<CMD> setLayerPreference node_route -isVisible 1
<CMD> setLayerPreference node_route -isVisible 0
<CMD> setLayerPreference node_route -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference M1 -isVisible 0
<CMD> setLayerPreference M1 -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference M2 -isVisible 0
<CMD> setLayerPreference V1 -isVisible 0
<CMD> setLayerPreference V1 -isVisible 1
<CMD> setLayerPreference V1 -isVisible 0
<CMD> setLayerPreference V1 -isVisible 1
<CMD> setLayerPreference V1 -isVisible 0
<CMD> setLayerPreference V1 -isVisible 1
<CMD> setLayerPreference V1 -isVisible 0
<CMD> setLayerPreference V1 -isVisible 1
<CMD> setLayerPreference V1 -isVisible 0
<CMD> setLayerPreference V1 -isVisible 1
<CMD> setLayerPreference V1 -isVisible 0
<CMD> setLayerPreference V1 -isVisible 1
<CMD> setLayerPreference V1 -isVisible 0
<CMD> setLayerPreference V1 -isVisible 1
<CMD> setLayerPreference V1 -isVisible 0
<CMD> setLayerPreference M1 -isVisible 0
<CMD> setLayerPreference M1 -isVisible 1
<CMD> setLayerPreference V1 -isVisible 1
<CMD> setLayerPreference V1 -isVisible 0
<CMD> setLayerPreference CA -isVisible 0
<CMD> setLayerPreference CA -isVisible 1
<CMD> setLayerPreference V1 -isVisible 1
<CMD> zoomBox 5.24100 0.90600 5.93500 1.52500
<CMD> zoomBox 5.15700 0.86100 5.97400 1.59000
<CMD> zoomBox 5.05700 0.80900 6.01900 1.66700
<CMD> zoomBox 4.94000 0.74800 6.07200 1.75800
<CMD> zoomBox 4.80300 0.67500 6.13500 1.86400
<CMD> zoomBox 0.25600 -1.71200 8.22700 5.40100
<CMD> zoomBox 4.22600 0.37100 6.40000 2.31100
<CMD> zoomBox 4.44900 0.48800 6.29700 2.13700
<CMD> zoomBox 4.63900 0.58700 6.21000 1.98900
<CMD> zoomBox 4.78500 0.66200 6.12100 1.85400
<CMD> zoomBox 4.91000 0.72500 6.04600 1.73900
<CMD> zoomBox 5.39000 0.96800 5.75700 1.29500
<CMD> zoomBox 5.25300 0.91700 5.85000 1.45000
<CMD> zoomBox 4.49800 0.63800 6.36300 2.30200
<CMD> setLayerPreference M1 -isVisible 0
<CMD> setLayerPreference M1 -isVisible 1
<CMD> setLayerPreference M1 -isVisible 0
<CMD> setLayerPreference M1 -isVisible 1
<CMD> zoomBox 4.66000 0.70300 6.24600 2.11800
<CMD> zoomBox 4.79800 0.75800 6.14600 1.96100
<CMD> zoomBox 4.91500 0.80500 6.06100 1.82800
<CMD> zoomBox 5.01400 0.84500 5.98900 1.71500
<CMD> zoomBox 5.09900 0.87900 5.92800 1.61900
<CMD> zoomBox 5.17100 0.90800 5.87600 1.53700
<CMD> setLayerPreference V1 -isVisible 0
<CMD> setLayerPreference V1 -isVisible 1
<CMD> setLayerPreference V1 -isVisible 0
<CMD> setLayerPreference V1 -isVisible 1
<CMD> zoomBox 5.25000 0.93900 5.85000 1.47400
<CMD> streamOut adder.gds -mapFile /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_edi2gds_colored.layermap
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (EMS-27):	Message (IMPOGDS-1168) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Output for via structure generation total number 36
**WARN: (IMPOGDS-1171):	Structure name VIA02_BAR_V_20_10_2_30_AY_LS_MASK_2_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA02_BAR_V_20_10_2_30_AY_LN_MASK_2_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA02_BAR_V_20_10_2_30_AY_LS_MASK_1_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA02_BAR_V_20_10_2_30_AY_LN_MASK_1_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA02_BAR_H_0_30_2_30_AY_MASK_2_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA02_BAR_H_0_30_2_30_AY_MASK_1_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    62                           DIEAREA
    1019                           MIXVT
    676                       CLIB_MKR61
    513                        CLIB_MKR3
    690                       CLIB_MKR51
    651                        CLIB_MKR5
    675                       CLIB_MKR41
    141                               C5
    140                               C3
    187                               C1
    139                               QA
    39                                QB
    41                                C4
    197                               C2
    7                                 PC
    17                                M2
    153                               A4
    138                               A2
    213                               AY
    54                                JV
    55                                JW
    70                                VV
    33                                YS
    152                               A3
    188                               A1
    16                                V1
    14                                CA
    69                                LB
    15                                M1
    4349                              JA
    245                               CB
    511                        CLIB_MKR1
    514                        CLIB_MKR4


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                             53

Ports/Pins                            29
    metal layer M2                    10
    metal layer C1                    14
    metal layer C2                     1
    metal layer C3                     4

Nets                                 421
    metal layer M1                     3
    metal layer M2                   159
    metal layer C1                   169
    metal layer C2                    63
    metal layer C3                    27

    Via Instances                    255

Special Nets                          53
    metal layer M1                    49
    metal layer M2                     4

    Via Instances                     38

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                 193
    metal layer M1                    34
    metal layer M2                   110
    metal layer C1                    38
    metal layer C2                     1
    metal layer C3                    10


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD_INTERNAL> violationBrowserClose
<CMD> zoomBox 4.99300 0.87300 5.97100 1.74600
<CMD> zoomBox 4.73700 0.81000 6.09100 2.01800
<CMD> zoomBox 3.89200 0.59800 6.48700 2.91400
<CMD> zoomBox 2.77200 0.30200 6.99900 4.07400
<CMD> zoomBox 0.11500 -0.40100 8.21300 6.82500
<CMD> zoomBox -0.86500 -0.66000 8.66200 7.84100
<CMD> zoomBox -3.37600 -1.32500 9.81100 10.44200
<CMD> zoomBox 0.11400 -0.40200 8.21300 6.82500
<CMD> zoomBox 0.94400 -0.17500 7.82900 5.96900
<CMD> zoomBox 2.24800 0.18400 7.22400 4.62400
<CMD> pan 1.46500 -3.16100
<CMD> zoomBox 4.08700 -0.59800 8.31600 3.17600
<CMD> zoomBox 4.40800 -0.34400 8.00300 2.86400
<CMD> zoomBox 4.68700 -0.17300 7.74300 2.55400
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> pan -0.78500 -4.80500
<CMD> zoomBox 4.12400 0.05800 6.72200 2.37600
<CMD> zoomBox 4.28500 0.20400 6.49300 2.17400
<CMD> zoomBox 4.53700 0.43100 6.13300 1.85500
<CMD> zoomBox 4.64000 0.51600 5.99700 1.72700
<CMD> zoomBox 4.82100 0.63000 5.80100 1.50500
<CMD> zoomBox 4.64500 0.51300 6.00300 1.72500
<CMD> zoomBox 4.53300 0.43900 6.13100 1.86500
<CMD> selectInst U3
<CMD> pan -0.11600 -3.88600
<CMD> zoomBox 3.93900 0.20100 6.54300 2.52500
<CMD> zoomBox 2.85700 -0.23700 7.09900 3.54800
<CMD> zoomBox 3.27600 -0.06700 6.88200 3.15100
<CMD> zoomBox 3.63000 0.08200 6.69500 2.81700
<CMD> zoomBox 4.11700 0.45800 6.33200 2.43500
<CMD> zoomBox 4.30600 0.60400 6.19000 2.28500
<CMD> zoomBox 4.14100 0.52900 6.35800 2.50700
<CMD> deselectAll
<CMD> selectInst U3
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> zoomBox 3.62100 0.14500 6.68900 2.88300
<CMD> zoomBox 3.29000 -0.09900 6.90000 3.12200
<CMD> zoomBox 0.52400 -2.14300 8.66200 5.11900
<CMD> zoomBox -4.03000 -5.50700 11.56100 8.40600
<CMD> zoomBox -6.06100 -6.68800 12.28200 9.68000
<CMD> zoomBox -2.71400 -3.83000 10.53900 7.99600
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> verify_connectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat May 31 15:45:09 2025

Design Name: adder
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (10.0920, 9.9200)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sat May 31 15:45:09 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verifyEndCap

******Begin verifyEndCap******
**ERROR: (IMPVFW-405):	There is no specified end cap cell type for verifyEndCap. Use setEndCapMode to specify the end cap cell types.
******End verifyEndCap******
**WARN: (IMPVFW-5):	verifyEndCap is not completed.
<CMD> zoomBox -6.17400 -6.97300 12.17000 9.39600
<CMD> zoomBox -2.84200 -4.13200 10.41200 7.69500
<CMD> pan 0.60200 1.65000
<CMD> zoomBox -1.03800 -0.52200 10.22800 9.53100
<CMD> zoomBox -2.04900 -2.22900 11.20500 9.59800
<CMD> pan 0.17200 5.13200
<CMD> zoomBox -0.98400 5.54700 8.59300 14.09300
<CMD> zoomBox -0.22400 6.11100 7.91700 13.37600
<CMD> zoomBox -1.17500 5.50900 8.40300 14.05600
<CMD> zoomBox 0.58300 6.64600 7.50400 12.82200
<CMD> zoomBox -6.98200 1.75100 11.37300 18.13000
<CMD> zoomBox -9.10800 0.34400 12.48600 19.61300
<CMD> zoomBox -1.22400 5.56300 8.35800 14.11300
<CMD> zoomBox 1.69000 7.56300 7.57500 12.81400
<CMD> zoomBox 2.29200 7.94900 7.29500 12.41300
<CMD> zoomBox 3.54000 8.83600 5.76000 10.81700
<CMD> zoomBox 3.84200 9.04500 5.44700 10.47700
<CMD> zoomBox 4.13900 9.25200 5.29900 10.28700
<CMD> zoomBox 3.56200 9.03500 5.45200 10.72200
<CMD> zoomBox 2.61500 8.73300 5.69500 11.48100
<CMD> zoomBox 2.18300 8.59400 5.80600 11.82700
<CMD> pan 1.01500 5.07700
<CMD> pan 0.48800 3.16400
<CMD> zoomBox 2.89800 5.69900 7.91400 10.17500
<CMD> zoomBox 1.77400 4.83800 8.71600 11.03300
<CMD> zoomBox 0.12500 3.91600 9.73600 12.49200
<CMD> zoomBox -2.18400 2.56600 11.11900 14.43700
<CMD> zoomBox -5.42100 0.81000 12.99200 17.24100
<CMD> pan 0.66800 2.76800

*** Memory Usage v#2 (Current mem = 5179.699M, initial mem = 828.590M) ***
*** Message Summary: 1401 warning(s), 1 error(s)

--- Ending "Innovus" (totcpu=0:33:29, real=7:16:57, mem=5179.7M) ---
