// Seed: 2696575568
module module_0 #(
    parameter id_4 = 32'd2
) (
    input supply0 id_0,
    output tri id_1
    , _id_4,
    output tri0 id_2
);
  logic id_5[-1 'b0 -  id_4 : id_4];
  assign id_4 = id_5;
endmodule
module module_1 #(
    parameter id_5 = 32'd0,
    parameter id_7 = 32'd92
) (
    input tri0 id_0,
    output uwire id_1,
    output uwire id_2,
    output supply0 id_3,
    output tri1 id_4,
    input wire _id_5,
    output uwire id_6,
    input wand _id_7
    , id_11,
    input supply1 id_8,
    output tri0 id_9
);
  wire id_12;
  localparam id_13 = -1;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1
  );
  assign id_11[id_5] = id_5;
  assign id_3 = id_5 + (id_13[(id_7) : 1] < 1);
endmodule
