==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.1
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg400-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file 'coprocess/example/src/xilly_debug.c' ... 
@I [HLS-10] Analyzing design file 'coprocess/example/src/main.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'ap_fixed_base<49, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::hotbm::range_redux_payne_hanek_hotbm_pi<20, float, 31, 31>' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:396).
@I [XFORM-603] Inlining function 'ap_fixed_base<49, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::hotbm::range_redux_payne_hanek_hotbm<20, float, 31, 31>' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:279).
@I [XFORM-603] Inlining function 'ap_fixed_base<31, 0, false, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<31, 0, false, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<49, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
@I [XFORM-603] Inlining function 'ap_fixed_base<31, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::hotbm::range_redux_payne_hanek_hotbm_pi<20, float, 31, 31>' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:399).
@I [XFORM-603] Inlining function 'ap_fixed_base<31, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::hotbm::range_redux_payne_hanek_hotbm<20, float, 31, 31>' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:282).
@I [XFORM-603] Inlining function 'ap_fixed_base<31, 0, false, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<31, 0, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
@I [XFORM-603] Inlining function 'ap_fixed_base<31, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::hotbm::my_to_float<31, 1>' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:151).
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'xilly_puts.3' into 'xilly_decprint' (coprocess/example/src/xilly_debug.c:53) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::expv' into 'hls::hotbm::range_redux_payne_hanek_hotbm<20, float, 31, 31>' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:219) automatically.
@I [XFORM-602] Inlining function 'hls::table_lookup_4oPi<23, 20>' into 'hls::hotbm::range_redux_payne_hanek_hotbm<20, float, 31, 31>' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:244) automatically.
@I [XFORM-602] Inlining function 'hls::big_mult<71, 24>' into 'hls::hotbm::range_redux_payne_hanek_hotbm<20, float, 31, 31>' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:246) automatically.
@I [XFORM-602] Inlining function 'hls::hotbm::clz<18, 49, 0>' into 'hls::hotbm::range_redux_payne_hanek_hotbm<20, float, 31, 31>' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:272) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:345) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:366) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::set_mantissa' into 'hls::hotbm::my_to_float<31, 1>' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:164) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::to_ieee' into 'hls::hotbm::my_to_float<31, 1>' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:168) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::to_ieee' into 'hls::copysignf' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls_math.h:262) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:504) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:518) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::to_ieee' into 'hls::nan' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls_math.h:78) automatically.
@I [XFORM-602] Inlining function 'hls::copysignf' into 'hls::hotbm::sinf_or_cosf' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:634) automatically.
@I [XFORM-602] Inlining function 'hls::__isinf' into 'hls::hotbm::sinf_or_cosf' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:635) automatically.
@I [XFORM-602] Inlining function 'hls::__isnan' into 'hls::hotbm::sinf_or_cosf' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:635) automatically.
@I [XFORM-602] Inlining function 'hls::nan' into 'hls::hotbm::sinf_or_cosf' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:636) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::to_ieee' into 'hls::hotbm::sinf_or_cosf' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:638) automatically.
@I [XFORM-602] Inlining function 'hls::hotbm::sinf' into 'hls::sinf' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls_math.h:428) automatically.
@I [XFORM-602] Inlining function 'hls::sinf' into 'sinf' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/lib_hlsm.cpp:48) automatically.
@I [XFORM-602] Inlining function 'sinf' into 'mycalc' (coprocess/example/src/main.c:8) automatically.
@I [XFORM-602] Inlining function 'xilly_puts.2' into 'xillybus_wrapper' (coprocess/example/src/main.c:20) automatically.
@I [XFORM-602] Inlining function 'xilly_puts.1' into 'xillybus_wrapper' (coprocess/example/src/main.c:28) automatically.
@I [XFORM-602] Inlining function 'xilly_puts' into 'xillybus_wrapper' (coprocess/example/src/main.c:30) automatically.
@I [XFORM-602] Inlining function 'mycalc' into 'xillybus_wrapper' (coprocess/example/src/main.c:33) automatically.
@W [SYNCHK-23] /wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:130: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@I [XFORM-502] Unrolling small iteration loop 'Loop-1' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:128) in function 'hls::hotbm::my_to_float<31, 1>' automatically.
@I [XFORM-501] Unrolling loop 'Loop-1' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:128) in function 'hls::hotbm::my_to_float<31, 1>' completely.
@I [XFORM-102] Automatically partitioning small array 'out_bits.V' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:127) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'c' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:140) completely based on array size.
@I [XFORM-101] Partitioning array 'swap_table'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'out_bits.V' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:127) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'c' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:140) in dimension 1 completely.
@I [XFORM-602] Inlining function 'xilly_puts.3' into 'xilly_decprint' (coprocess/example/src/xilly_debug.c:53) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::expv' into 'hls::hotbm::range_redux_payne_hanek_hotbm<20, float, 31, 31>' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:219) automatically.
@I [XFORM-602] Inlining function 'hls::table_lookup_4oPi<23, 20>' into 'hls::hotbm::range_redux_payne_hanek_hotbm<20, float, 31, 31>' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:244) automatically.
@I [XFORM-602] Inlining function 'hls::big_mult<71, 24>' into 'hls::hotbm::range_redux_payne_hanek_hotbm<20, float, 31, 31>' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:246) automatically.
@I [XFORM-602] Inlining function 'hls::hotbm::clz<18, 49, 0>' into 'hls::hotbm::range_redux_payne_hanek_hotbm<20, float, 31, 31>' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:272) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:345) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:366) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::set_mantissa' into 'hls::hotbm::my_to_float<31, 1>' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:164) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::to_ieee' into 'hls::hotbm::my_to_float<31, 1>' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:168) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::to_ieee' into 'hls::copysignf' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls_math.h:262) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:504) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:518) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::to_ieee' into 'hls::nan' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls_math.h:78) automatically.
@I [XFORM-602] Inlining function 'hls::copysignf' into 'hls::hotbm::sinf_or_cosf' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:634) automatically.
@I [XFORM-602] Inlining function 'hls::__isinf' into 'hls::hotbm::sinf_or_cosf' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:635) automatically.
@I [XFORM-602] Inlining function 'hls::__isnan' into 'hls::hotbm::sinf_or_cosf' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:635) automatically.
@I [XFORM-602] Inlining function 'hls::nan' into 'hls::hotbm::sinf_or_cosf' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:636) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::to_ieee' into 'hls::hotbm::sinf_or_cosf' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:638) automatically.
@I [XFORM-602] Inlining function 'hls::hotbm::sinf' into 'hls::sinf' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls_math.h:428) automatically.
@I [XFORM-602] Inlining function 'hls::sinf' into 'sinf' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/lib_hlsm.cpp:48) automatically.
@I [XFORM-602] Inlining function 'sinf' into 'mycalc' (coprocess/example/src/main.c:8) automatically.
@I [XFORM-602] Inlining function 'xilly_puts.2' into 'xillybus_wrapper' (coprocess/example/src/main.c:20) automatically.
@I [XFORM-602] Inlining function 'xilly_puts.1' into 'xillybus_wrapper' (coprocess/example/src/main.c:28) automatically.
@I [XFORM-602] Inlining function 'xilly_puts' into 'xillybus_wrapper' (coprocess/example/src/main.c:30) automatically.
@I [XFORM-602] Inlining function 'mycalc' into 'xillybus_wrapper' (coprocess/example/src/main.c:33) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock from (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:210:7) to (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:292:1) in function 'hls::hotbm::range_redux_payne_hanek_hotbm<20, float, 31, 31>'... converting 8 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:152:9) in function 'hls::hotbm::my_to_float<31, 1>'... converting 4 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:159:30) to (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:169:1) in function 'hls::hotbm::my_to_float<31, 1>'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_big_mult.h:261:51) to (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_big_mult.h:260:24) in function 'hls::big_mult_v3small<71, 24, 17>'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:531:20) to (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:640:1) in function 'hls::hotbm::sinf_or_cosf'... converting 10 basic blocks.
@I [XFORM-602] Inlining function 'hls::hotbm::range_redux_payne_hanek_hotbm<20, float, 31, 31>' into 'hls::hotbm::sinf_or_cosf' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:568) automatically.
@I [XFORM-602] Inlining function 'hls::hotbm::sinf_or_cosf' into 'xillybus_wrapper' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:764->/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls_math.h:428->/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/lib_hlsm.cpp:48->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33) automatically.
@W [XFORM-631] Renaming function 'hls::big_mult_v3small<71, 24, 17>' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_big_mult.h:258:26) into big_mult_v3small<71, 24, 17>.
@W [XFORM-631] Renaming function 'hls::hotbm::my_to_float<31, 1>' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:113) into my_to_float<31, 1>.
@W [XFORM-562] Loop 'Loop-2' (/wrk/buildscratch/2015.1/continuous/20150427185245/src/products/hls/hls_lib/src/hls/hls_hotbm.h:149) in function 'my_to_float<31, 1>' has unknown bound because it has multiple exiting blocks.
@I [HLS-111] Elapsed time: 9.10816 seconds; current memory usage: 479 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'xillybus_wrapper' ...
@W [SYN-103] Legalizing function name 'xillybus_wrapper_big_mult_v3small<71, 24, 17>' to 'xillybus_wrapper_big_mult_v3small_71_24_17_s'.
@W [SYN-103] Legalizing function name 'xillybus_wrapper_my_to_float<31, 1>' to 'xillybus_wrapper_my_to_float_31_1_s'.
@W [SYN-107] Renaming port name 'xillybus_wrapper/in' to 'xillybus_wrapper/in_r' to avoid the conflict with HDL keywords or other object names.
@W [SYN-107] Renaming port name 'xillybus_wrapper/out' to 'xillybus_wrapper/out_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'xillybus_wrapper_xilly_decprint' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.041732 seconds; current memory usage: 479 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'xillybus_wrapper_xilly_decprint' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.035526 seconds; current memory usage: 480 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'xillybus_wrapper_big_mult_v3small_71_24_17_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.093268 seconds; current memory usage: 480 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'xillybus_wrapper_big_mult_v3small_71_24_17_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.057084 seconds; current memory usage: 481 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'xillybus_wrapper_my_to_float_31_1_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.109726 seconds; current memory usage: 481 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'xillybus_wrapper_my_to_float_31_1_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02896 seconds; current memory usage: 481 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'xillybus_wrapper' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.188692 seconds; current memory usage: 482 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'xillybus_wrapper' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.157373 seconds; current memory usage: 483 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'xillybus_wrapper_xilly_decprint' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'xillybus_wrapper_xilly_decprint'.
@I [HLS-111] Elapsed time: 0.179349 seconds; current memory usage: 483 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'xillybus_wrapper_big_mult_v3small_71_24_17_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'xillybus_wrapper_mul_41s_24ns_41_4': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'xillybus_wrapper_big_mult_v3small_71_24_17_s'.
@I [HLS-111] Elapsed time: 0.096417 seconds; current memory usage: 485 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'xillybus_wrapper_my_to_float_31_1_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'xillybus_wrapper_my_to_float_31_1_s'.
@I [HLS-111] Elapsed time: 0.192154 seconds; current memory usage: 487 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'xillybus_wrapper' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'xillybus_wrapper/in_r' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'xillybus_wrapper/out_r' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'xillybus_wrapper/debug_ready' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'xillybus_wrapper/debug_out' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'xillybus_wrapper' to 'ap_ctrl_none'.
@W [RTGEN-101] Global array 'p_str3' will not be exposed as RTL port.
@W [RTGEN-101] Global scalar 'debug_ready' will be exposed as RTL port.
@W [RTGEN-101] Global scalar 'debug_out' will be exposed as RTL port.
@W [RTGEN-101] Global array 'p_str4' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'p_str5' will not be exposed as RTL port.
@I [RTGEN-100] Generating core module 'xillybus_wrapper_mul_32s_31ns_62_6': 1 instance(s).
@I [RTGEN-100] Generating core module 'xillybus_wrapper_mux_16to1_sel4_1_1': 2 instance(s).
@I [RTGEN-100] Generating core module 'xillybus_wrapper_mux_8to1_sel3_1_1': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'xillybus_wrapper'.
@I [HLS-111] Elapsed time: 0.131784 seconds; current memory usage: 489 MB.
@I [RTMG-279] Implementing memory 'xillybus_wrapper_xilly_decprint_powers10_rom' using distributed ROMs.
@I [RTMG-278] Implementing memory 'xillybus_wrapper_xilly_decprint_out_ram' using distributed RAMs.
@I [RTMG-282] Generating pipelined core: 'xillybus_wrapper_mul_41s_24ns_41_4_Mul4S_0'
@I [RTMG-278] Implementing memory 'xillybus_wrapper_big_mult_v3small_71_24_17_s_pp_V_ram' using distributed RAMs.
@I [RTMG-282] Generating pipelined core: 'xillybus_wrapper_mul_32s_31ns_62_6_MulnS_0'
@I [RTMG-279] Implementing memory 'xillybus_wrapper_p_str3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'xillybus_wrapper_p_str4_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'xillybus_wrapper_p_str5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'xillybus_wrapper_hls_ref_4oPi_table_100_V_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'xillybus_wrapper_hls_sin_cos_K0_V_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'xillybus_wrapper_hls_sin_cos_K1_V_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'xillybus_wrapper_hls_sin_cos_K2_V_rom' using distributed ROMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'xillybus_wrapper'.
@I [WVHDL-304] Generating RTL VHDL for 'xillybus_wrapper'.
@I [WVLOG-307] Generating RTL Verilog for 'xillybus_wrapper'.
@I [HLS-112] Total elapsed time: 24.983 seconds; peak memory usage: 489 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
