.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000111100000000000000000
000000010000000000000100001111000000000000
011000000000001000000111000011100000000000
000000000000001101000100000111100000010000
110000000000000111000000000000000000000000
010000000000000000100000000101000000000000
000000000000000111000000001101100000001000
000000000000000001000000001001000000000000
000000010000000000000000001000000000000000
000000010000000000000011100001000000000000
000000010000000111000000000111100000001000
000000010000001001100010001001000000000000
000000010000000001000010001000000000000000
000000010000001111000100001111000000000000
110000010000000001000010001111000001001000
010000010000000000000000000011001010000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000001010000000111101000000000000000
000000010000001001000000001001000000000000
011000000000000101100000001011000000001000
000000010000000000100010010101000000000000
110000000000000001000000001000000000000000
110000000000000000000000000111000000000000
000000000000000001000000000101000000000000
000000000000000111100000001001000000000000
000000000000010000000111111000000000000000
000000000000001011000011001011000000000000
000000000000000000000000001011000000000000
000000000000000000000010000001100000000000
000000000000000011100111000000000000000000
000000000000010000000110010001000000000000
010000000000000011100000000111000000000000
110000000000000000100000001011001111000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000010000000000110001101101101010111010000000000
000000000000000000000100001001101111010111100000000001
000010100000000000000000010000000000000000000000000000
000001000000000000000011010000000000000000000000000000
000000000000000000000000001011101101010110110000000000
000000000000000000000010001101101001101010110000000100
000000000000000001100110000001101110001011100000000000
000000000000000000100110000011111001101111010010000000
000000000000000011100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010101001111010001111110000000000
000000000000000000000010000011101100001001110000000100
000000000000000000000010101101001101010111010000000100
000000001010000000000000001001101110010111100000000000
000000000000000101100110100011111000011110100000000100
000000000000000000000000001011111100011101100000000000

.ramb_tile 6 7
000000000000000111100000001000000000000000
000000010000000000000000001111000000000000
011000000000001000000010000011100000000000
000000000000000111000100000001100000000000
010001000000000000000011100000000000000000
110000000000000000000100001011000000000000
000000000000000001000000000111100000000000
000000000000000000100000001011000000000000
000000000000000111100011111000000000000000
000000000000000000000011010001000000000000
000000000000000000000000000111000000000000
000000000000000001000010010011100000000000
000010000000000001000011001000000000000000
000010000000000000100000000101000000000000
110000000000000111000010001111000001000000
010000000000001111000000000111001001000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000000000000001100110000000000000000000000000000000
000000100000000001100111100000000000000000000000000000
000001000000010000100111100000000000000000000000000000
000000000000001111000000000001101101010110100010000100
000000000000001011100000000000111001100000000000000000
000001000100000101000000001101101100000111010000000000
000000000000000000000010000101001010101011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000001101110000111010000000000
000000000000000000000010011101011110010111110000000000
000000000000000000000000000001100001000010110000000010
000000000000000000000000001101001010000010100010000000

.ramt_tile 6 8
000000000001010000000000011000000000000000
000000010110010000000011101111000000000000
011000000000001101100111001011100000000000
000000010000001111100100000111000000000000
010000000000000000000111101000000000000000
110000000000000000000100000101000000000000
000000000000000011100010001101100000000000
000000000000000000100100001111100000000000
000000000000000000000000010000000000000000
000000000010000001000011101111000000000000
000000000000000000000000001011000000000000
000000000000000011000000001001100000000000
000000000011010000000010000000000000000000
000000000000000000000110000011000000000000
010000000000000000000111111001000000000000
010000000000000111000011000001101111000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001111000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000010000011000011
000000000000000000000000000000000000000000000011100101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000001000001100000110000000000000
000000001010000000000000000011011100010110000001100000
000000000000000000000000001000011100000110000000000100
000000000000000111000000001011001100010110000000000001
000000000000000000000000011101000001000010110010000000
000000000000000000000011000011101110000010100000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000011100000000000000000000000000000
000011000000001001000010101000011011000010100001000100
000000000000000011000000000011001111010010100000000000
000000000000000101100110101001111100001110000000100000
000000000000001001000000000011000000000110000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010100011101111000110000000000100
000000000000000000000000000000011011101001000010000000

.ramb_tile 6 9
000000100001010000000111100000000000000000
000000010000100000000100001111000000000000
011000000000001000000000001011100000000000
000000000000000111000010010111100000000000
010000000000000000000111101000000000000000
110000000000000001000000001101000000000000
000000000000000111000011101101100000000000
000000000000000000000111101101000000000000
000000000000000000000111101000000000000000
000000000000000000000000001001000000000000
000000000000000000000000000011100000000000
000000000000000001000010001001000000000000
000000000000100001000010001000000000000000
000000001010000000000100000111000000000000
010000000000001001000000000111000000000000
010000000000000011100000001011001010000000

.logic_tile 7 9
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ramt_tile 6 10
000000000000000000000011111000000000000000
000000010000000001000111011001000000000000
011000000000000000000111101011000000000000
000000010000000000000010010101000000000100
010001000000000000000000000000000000000000
010000000000000000000000001011000000000000
000000000000000111100010000101100000000000
000000000000000111100000001001100000000000
000000100000010000000111100000000000000000
000001000000000011000011101111000000000000
000000000000000000000000011011100000000000
000010100000000000000011001001100000000000
000000000001010000000010000000000000000000
000000001010000000000010010001000000000000
010000000000000011100000000111100000000000
110000000000000000000000001011001111000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 11
000000000000001000000000000000000000000000
000000010000001111000000001111000000000000
011000000000000000000010001111000000000001
000000000000000000000100001101000000000000
110000100000000101100000001000000000000000
010001001010000000100000001111000000000000
000000000000000000000000001101000000000001
000000000000000000000011111111000000000000
000000000000000000000011100000000000000000
000010000000000001000110110001000000000000
000000000000000111000000000011000000001000
000000001100000001100011111011000000000000
000110100000100001000010001000000000000000
000000000001000000000000000111000000000000
110000000000000001000111011011100001000100
010000000000000000000011010011101001000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011111110111100010010000000
000000000000000000000000001111011110111101010000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000010100000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000100100001
000000000000000000000000000000010000000000000000000010
000000000000100000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 12
000000000000000000000000000101100000000000000100100000
000010000000000000000000000000100000000001000000000010
011000000000000111100000000011000000000001000000000000
000000000110000000100000000101000000000000000000000010
110100000000000000000000000011011000000000000000000000
110000000000001111000000000000000000001000000000100101
000000000010000000000000001000001100000000000000100000
000000001000000000000010010001000000000100000000000000
000000000000100101000000000011001010000000000010000001
000000000000001101100000000000000000001000000001000010
000000000000000000000010101000000001000000000000000000
000000000000000000000100000001001101000000100000000010
000000000100000000000111000000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000000000000000000000000000011000001000000000000000001
000000000000000000000000000000001011000000010000000000

.ramt_tile 6 12
000100001010000111000000000000000000000000
000000010000000111000011101111000000000000
011000000000000000000000001001100000000000
000000010000001001000000000011000000000000
010000000000010000000111000000000000000000
110000000000000000000100001001000000000000
000000000000000001000000000011000000000000
000000000000000000000000001011100000000000
000010100000000000000111000000000000000000
000000000000000001000010010111000000000000
000000000000000111010010000001000000000000
000000001110000111100000000001000000000000
000000000000000111100111100000000000000000
000000000000000000000110000011000000000000
010000000000000000000000001011100000000000
110000000000000000000000001011001111000000

.logic_tile 7 12
000010000001010000000010101111001100101000010000000000
000000000000000000000100001101001110110100010000000100
000000000000000000000000000111101100000110000000000010
000000000000000000000000000000111001101001000000000000
000001000000000000000000000000000000000000000000000000
000010001010010000000000000000000000000000000000000000
000000000001010000000011000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000001010111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 8 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011111111111101010000000000
000000000000000000000000001101001111111110000000000000
000000000000100000000110100000000000000000000000000000
000000000001000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010101000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000101000000000010000100000000
000000000000000000000000000000000000000000001000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000111111110000110000010000000
000000000000000000000000000000010000001000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000011100001100000000000001000000000
000000000000000000000000000000000000000000000000001000
011000000000000101000110000101000000000000001000000000
000000000000000000100000000000101010000000000000000000
000010000000001000000011110101001000001100111100000000
000000000001000101000010000000101011110011000000000000
000000000000100111000000010111001000001100111100000000
000000001101010000100010000000101001110011000000000000
000000000000000000000000000001001001001100111100000000
000000000000000000000000000000101100110011000000000000
000000000000001000000000000111101000001100111100000000
000000000000000001000000000000001001110011001000000000
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000101011110011001000000000
010000000000000001100000000101001001001100111100000000
110000000000000000000000000000101001110011001000000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000000000000000000111000000000000100000000000
000000000000001101000011110000101000000000000000000000
011010100000001001100000001001111010000010000000000001
000001000000001011000000000101010000000000000010000011
010000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001100001001000100000000000000000000000000000000
000010000000000000000011110000000000000000000000000000
000000000010000000000110100000000000000000000000000000
000000000000000000000010000000001010000100000100000000
000000001100000000000100000000010000000000000010000000
000000100000000000000000010011011000000110000010000000
000001000000010000000011000000101101101001000010000000
000010000000000000000000000001000001000000000000000000
000001000000000000000000000000001101000001000000000000

.logic_tile 5 13
000000000000000101100000001011001101010111110000000000
000000000000000000000000000011101010010001110000000000
011000000110000101100110100111001011010010100000000000
000000000000000000000000001011001000110111110000000000
010001000010000001100111001011011001011111100000000000
110010100000000000100010001101101111011101000000000000
000000000000000101100110000000000000000000100100000000
000000000000000000000100000000001111000000000010000000
000000100000000101100110001101001101001111110000000000
000001000000010000000000000101111110001110100000000000
000000100000000001010110100000000001000000000010000001
000000001110001111000000000001001100000000100000000010
000000000000000101000110000011111111010010100000000000
000000000000000000000011101111111010110111110000000000
000000000000000101100010101000000000000000000000000000
000000000000000000000010001001001111000000100000000010

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000010000000001000000001111000000000000
011000000000010111100000000011100000000000
000000000000100000100000000011000000000000
110000000000010000000010001000000000000000
010000001010000000000100001101000000000000
000001000000000111100011111111100000000000
000000100000000000000111011101000000000000
000000000000001011100111100000000000000000
000000001000001111000011101101000000000000
000000000000000000000000001001000000000000
000000000000001001000010100001000000000000
000100001100000000000010000000000000000000
000000000000010000000100000011000000000000
010000000000000011000000010011100001000000
110000000100000000100011111011101111000000

.logic_tile 7 13
000010100001000000000110101111111101001011100000000001
000001000000100000000011111111101110011111100000000000
011001000000000000000000001101101011111111100000000001
000000100000000000000000001011011110111111110011000000
010000000000110000000111100000000000000000000000000000
010000001000010000000100000000000000000000000000000000
000000000010100001100111001101111110011111100000000000
000000000001000000000100001111111001101110000000000000
000000000000000000000110000000000000000000000000000000
000000000100000000000100000000000000000000000000000000
000000000000010001100011101000011011000010100110000010
000000000000000000100000001011001110000010000011000100
000000000000000000000010100111101101010010100000000000
000000000000000000000100001111111111111011110000000000
010000000000000101000111100000000000000000000000000000
000000000001001111100111110000000000000000000000000000

.logic_tile 8 13
000000000000000000000000000111101101110011110000000000
000000000000000000000000001111101100110011010000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010101000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010100000000011000000000000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101000000000000010000000000000000000000000000000

.logic_tile 9 13
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
011000001000000000000111010000000000000000000000000000
000010100000000000000111110000000000000000000000000000
110000000000100000000000000000000000000000000000000000
010000100000010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111001111001100000000000000
000000000000000000000010011001011101000100000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000010001011100000000001010100000000
000000000000000001000010100101101111000010010000000010
000000000000000000010000000000000001000000100100000000
000000000000000000000000000000001001000000000000000010

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
011000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000001111010000000000000000000000000000000000
000000100000000111100000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000001010000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000001110000000000010100000000000000000000000000000
000000100000000000000100000000000000000000000000000000
000000100000000000000000000011100000000000000100000000
000001000000000000000000000000100000000001000000000000
110010000000000101000010001101111110000000100010000000
110000000000000000000100001101011010000000000000000000

.logic_tile 11 13
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000010000000000000001000011000000100000000000000
000000000001000000000000001001010000000110000000000010
000000101100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 12 13
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
011000000110000000000000010101011010001100110100000000
000000000000000000000010000000010000110011000100000000
000000000000000001100110000000000000000000000000000000
000010100000001101000000000000000000000000000000000000
000000001110000000000110000101001100100000000000000000
000000000000000000000010111011011100000000000000000000
000000000000000101100110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000001001101100000000000000000000000000000000000
000000000011010101000000000000000000000000000000000000
000000000000000000000000001011111111100000000000000000
000000000000000000000000001111011100000000000000000000
010000001010000000000110111001101010011111110010000011
100000000000000000000010101101111010111111110000000010

.logic_tile 13 13
000000000000000001100000000001100000000000001000000000
000000000000000000000000000000101010000000000000000000
011000000110000001100110100000001000001100111100000000
000000000000000000000000000000001000110011000100000000
000000000000000101100000000000001000001100111100000000
000000000000000000000000000000001101110011000100000000
000000000110001000000110010000001000001100111100000000
000000000000000001000010000000001101110011000100000000
000000000000000000000110010101101000001100111100000000
000000000000000000000010000000000000110011000100000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000100000000
000000000000000000000000000101101000001100111100000000
000000000001010000000000000000100000110011000100000000
010000000000000000000000000101101000001100111100000000
100000000000000000000000000000100000110011000100000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000011110000000000000000
000000010000000000000111100111000000000000
011000000000000000000000000001100000100000
000000000000001111000011110101000000000000
010000001000000000000111101000000000000000
110010100000001001000000001001000000000000
000000000000000111100000010011000000000010
000000000000000000000011001001100000000000
000011100000000000000000010000000000000000
000011000000000000000011011111000000000000
000000000000001000000000000001000000100000
000000000000001011000000000111100000000000
000000001010101111000111001000000000000000
000000000000011111000100000111000000000000
010000100000000111000000011011100001000000
110000000000000000000011101111001011000100

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000001111000110000101101000001100111100000000
000010000000000001000000000000001000110011000000010000
011000000000001000000000000111001001001100111100000000
000000000000001111000000000000001010110011000000000000
000000000000000000000000000111001001001100111100000000
000000000000000000000000000000101000110011001000000000
000000000000001001000000000001101000001100110100000000
000000000000001111000000001001000000110011000010100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001100000001000011000001100110100000000
000000010000000000000000000011000000110011000000000000
000000010000000001100000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
010000010000000000000000000000000000000000100000000100
110000010000000000000000001001001000000010100011000000

.logic_tile 3 14
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001010000000000000001100001000000000010000000
000000000000100000000000000000101011000000010000000000
000010100000000000000010100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000111000011000111101000000000000000000000
000000001110001111100100000111111101001000000000000000
011000000000000001100000010000000000000000000100000000
000000000000001101000011000011000000000010000000000000
110000000000000001100010100000000001000000100110000010
110000000000000000000111110000001001000000000010100101
000100000000000101000000011101111100001110000000000010
000100000000000000100011110001000000000110000000000100
000000110010000101000000001001101010001110000001100100
000011010000000000000011100001010000001001000000000000
000000010000000000000000000000011000000100000100000001
000000010000000111000000000000010000000000000000000000
000000010000010001000111100001011000010111010000000000
000000010000000000000100000101001000010111100000000000
000000010000000000000000001000001011000010100001000000
000000010000000000000010011101011000010010100000000100

.logic_tile 5 14
000000000001010101000000000001000001000010110010000000
000010000000000000000010001001001110000010100000000000
000000000000001101100011100111111111000110000000000000
000000000000001111000100000000101011101001000010000000
000000001110100101100000001111111000010110110000000000
000000000000010101000000000001001010101010110000000000
000000000000000111100000000111101110000110000010000001
000000000000000101100010100000001010101001000010000000
000000010000000001000000000111101100010110100000000000
000000010000010000100011110000101010100000000000000001
000001010001000101000110000000001101010000000000000001
000000010000100000000100000000011101000000000000000000
000100011100000101000000000001111001000111010000000000
000000010000010000000000000101011010010111110000000000
000000010000000001100010111111100001000010110000000010
000010010000001111100010000101001100000001010001000000

.ramt_tile 6 14
000111001100100000000000011000000000000000
000011010000010001000011001001000000000000
011000000000001000000000001011000000000000
000000010000001111000010010101100000000000
010100100000000000000010010000000000000000
010000000000000000010011100011000000000000
000010000000001000000000010101000000000000
000001001101011011000011111101100000000000
000010110011011000000000011000000000000000
000001110000001111000010101111000000000000
000000010000000000000000001011100000000000
000000011110001101010010111101100000000000
000000010000100000000000000000000000000000
000000010000000000000010010001000000000000
010000010000000000000010001011100000000000
010000010010000000000010011111001111000000

.logic_tile 7 14
000011100000000111000000000000000000000000000000000000
000010001010000000000000000000000000000000000000000000
000100000000000101000000010000000000000000000000000000
000000000010000000000011000000000000000000000000000000
000100100100011000000111111000001100010000000010100000
000010000000001101000011110011001100010110000000100000
000000000110000101100000000101001111101001110000000000
000000000001000000100010100001111110101000110000000100
000010110100000001000111111011111010001011000000000000
000000010100001111000111101111110000000011000000000001
000000010000110000000111000000000000000010000000000000
000000010000010111000000000000001101000000000000000001
000000010000000000000011101000001010000100000000000000
000000011000000000000000001001011100010100100000000010
000010010000100000000010001101101100111111110000000000
000001010000010101000100000001011010100110110010000000

.logic_tile 8 14
000000000000000000000110100000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000010101010100000000000010000000000000000000000000000
000010100000010000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000110101000000000010000000000000000000000000000000000
000001011010100000000000000000000000000000000000000000
000010010000010000000000000000000000000000000000000000
000000010000000001100000000000000000000000000000000000
000000010001010000100000000000000000000000000000000000
000000110110000000000000001011101000000000000010000000
000001010000000000000000001001010000001000000000000000
000000010000000000010000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000

.logic_tile 9 14
000000001010000000000010001101011110001100000000000000
000000000000101001000110001101011000000100000000000000
011000000000000000000010110001111110010000100000000000
000000000000100000000111000000111100101000000001100100
010000000000101000000111100000000000000000000000000000
110000000000000111000100000000000000000000000000000000
000000000000000001000111100011011010000001010000000000
000000000000000000100100001001101010000001000000000000
000010110000011101000111100000000000000000000000000000
000001010001000101100110100000000000000000000000000000
000000010110000000000000000011111111111100010000000000
000000010000000101000000001111001001111100000000000001
000001011000010000000000010000000000000000000000000000
000010010000000000000011000000000000000000000000000000
000000110000000001000011100011001000001101000100000000
000010010000000000000110101011010000001000000010000000

.logic_tile 10 14
000001000000101001100011001000001100010100000100000000
000000100001001111000100001001011011010000100000000000
011000000000001000000111100001111101010100000100000000
000000000000000111000111110000111101100000010000000000
110001000000000000000110000001011001000010000000000000
010010001010000011000000000111111000000000000000000000
000000000000001001100110010000011001010000000100000000
000000000000000011000010001111011011010010100000000000
000010010000000000000111001001011011000010000000000000
000001110000000000000011110101011011000000000000000000
000000010000000001100110011001100001000001110100000000
000000010000000000000011101111101010000000100000000000
000000011010000101000000011001001010001101000100000000
000000010000000000100011111001000000001000000000000000
000000111100000000000000011001011000001001000100000000
000000010000100000000010010011010000000101000000000000

.logic_tile 11 14
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001010001000000111100011101011000010000000000000
000001000000100101000000000101111111000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000100111100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000010000000001100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000010000010000000
000000010001000000000010011001000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001110000000000000000011001111010000000000000000000
000010110001010000000011101001001100000000010000000000

.logic_tile 12 14
000000000000000000000000001011111101100000000000000000
000000000000000000000000000011101101000000000000000000
000001100110000000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000101100000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000001101100110110000000000000000000000000000
000000011010000101000010100000000000000000000000000000
000000010000001000000110100011001110100000000000000000
000000010000000101000000001111001101000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000

.logic_tile 13 14
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001000110011000100010000
011000000000010000000110000101001000001100111100000000
000000000000000000000000000000000000110011000100000000
000000000000000001100110000111001000001100111100000000
000000000000000000000000000000100000110011000100000000
000000000110000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000100000000
000000010000000000000000000000001001001100111100000000
000000010000000000000000000000001100110011000100000000
000000010000001000000000000111101000001100111100000000
000000010000000001000000000000000000110011000100000000
000000010000000000000000010111101000001100111100000000
000000010000000000000010000000100000110011000100000000
010000010000000001100000011000001000001100110100000000
100101010000000000000010001001000000110011000100000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000010000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000011000000000000000
000000010000000000000011100011000000000000
011000000000000000000000001101000000100000
000000010000000000000011100011000000000000
010000000000000111000111100000000000000000
110000000000000000000100001001000000000000
000000000000100111100111001011100000000001
000000000001010000000100001111100000000000
000000010000001000000000001000000000000000
000000010000001011000000001001000000000000
000000010000001001000011100101100000100000
000000010000010011000011110111100000000000
000000011000000111000000000000000000000000
000000010000001001100000000011000000000000
010000010000000000000000011111000001100000
110000010000001001000011010111001101000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010100000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000010100000000000000000000000000000
000000000011010000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001001111100011111100010000000
000000010000000000000000000111011011101110000000000000
000000010000000011100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000

.logic_tile 3 15
000000000100100000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000110001011000000000010000000000000
000000000000000000000000001101001110000011000000000000
000000000000101000000000000101101010110100000000000000
000000000000001001000000000111101101101000000000000001
000100000000000000000000010000000000000000000000000000
000100000000000000000011010000000000000000000000000000
000000010000000000000000010001100000000001000000000000
000000010000001111000011101001100000000000000010000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000100001100000000000000000000000000000000000
000000010000001001000000000000000000000000000000000000
000000010000000000000000001011001110000000110000000000
000000010000000000000000001101101010010000110000000000

.logic_tile 4 15
000001000000000000000111101001111110001011000000000000
000010000000000000000000001101010000000011000000000101
000000100000000101000000011111011110010000100000100010
000001001110000000000011101011101100010010100010000000
000000000100000101000011100011100001000001110010000100
000000000000000000000100000011001001000000010001100011
000000000000000101000010010101001011010110110000000000
000000000000001001000111011111101000010101110000000000
000000010000000101000000000101101111010010100000000000
000000010000001111000010000101101010110111110000000000
000000010000000101000111101101011010011111100000000000
000000010000000000000100000101001001011101000000000000
000000010000000000000010010111111000011111100000000000
000000010100001001000011010101001101101110000000000000
000101010001011111100000010111101111000011010000000000
000100110000100011000010000011011101000010100000000010

.logic_tile 5 15
000000001100000101000111101000011010010110100000000000
000000000000000000100110011011011110010000000000000100
000001000000000111000000001001001111011100000001000000
000010100000000000100000000001111111000100000001100000
000001000000000000000000000001001010001011000000000001
000000001010001111000010100111110000000011000000000100
000000000000011001000111100000000000000000000000000000
000000001100100111000111100000000000000000000000000000
000000010100000000000000000111001111010000100010000000
000000010000000000000011100000101110101000000000000010
000000010000000001110000010101101100101001010000000010
000000010000000000100010010101011000010101100000000001
000000010000100001100111101111101110001001000000000011
000000011001000001100011101111010000000101000000000000
000100011100000001000010001101101111010110110000000000
000000010000001001100011100101101100010101110000000000

.ramb_tile 6 15
000000001010000000000000010000000000000000
000000010010010000000011101111000000000000
011000000000000000000010010011100000000000
000000100000000000000110010101100000000000
010100000000101000000111000000000000000000
110000000001010111000000001001000000000000
000010100000000001000000001111000000000000
000000000000000000100000000111000000000001
000001010000001011100010001000000000000000
000010010000000101000100000011000000000000
000010110000011000000000010011000000000000
000000011100101111010010100011000000000000
000100010000000011000010101000000000000000
000010010000000000100000000101000000000000
110000010001010001000000000001100001000000
110000010001000001000000001011101001000000

.logic_tile 7 15
000000001010001000000000000011000001000001010000100000
000000001100001111000010010011001101000001100000000000
011010100000011000000010000101011100110000010010000000
000001000000101111000111001111111010110001110000000000
110010100000001000000110101101101110101001110000000000
110001000101010001000111001011111000101000010010000000
000000000001000000000010000101111000000000000000000000
000010100000000000000010101101100000001000000000000100
000000010000000011100011000101000000000010000000000000
000000010001000111000000000000100000000000000000000000
000000010010000000010000000000011000000100000110000000
000000010010000000000011100000010000000000000011000100
000000010000000111000111100111100000000001110000000000
000000010010010000000010000111101001000000100001100000
000010010000000011100000000000011111000110100001000000
000000011110000000100011101011001001000000100010000000

.logic_tile 8 15
000000000000000000000000000111011010010100000000000100
000000000000000001000000000000001000100000010011100000
000000001000000111100000010000011000000100000000000000
000000000000100011000011110000010000000000000000000000
000001100010001111000111011101111000100000010000000000
000011000000011001000011011011101011010000010000000000
000000000000101000000000001111011100110100010000000000
000010100001011111000010110111101111110110000000000100
000000010000100111010000000101001010101000010000000000
000000010000001101100010111011011010010110100000000000
000000010000001000000110100000000000000000000000000000
000000110000001011000010100000000000000000000000000000
000000010100000000000110100011101101111100010010000100
000000011110001111000011110011101000111100000000000000
000000011010000000000111001001111110000110000000000001
000001010001000011000010001111110000000101000010000000

.logic_tile 9 15
000000000000001000000000001000000000000010000000000000
000000000000001111000010011101000000000000000000000100
011000100000000000000111101001001010101000000000000000
000010000000000111000100001011011111100000010000000000
010000000000000101000010111001101100000010100001000000
010000000000000000100110100111111110001001000000000000
000000001100000000000110100000011001010110000001000000
000000000001001101000011110111001100000010000000000000
000000010000000101000111100011111011101000000000000000
000000010000000000100110100001101100010000100000000000
000000010001000101100010001001001010101000000000000000
000000010010001101000100001011001100100000010000000000
000000010000000111000111010000001010000010000000000010
000010110000000111100111011011011111000000000000000000
000000011010000011100000001000000000000000000110000000
000000010000000000000000001101000000000010000001000000

.logic_tile 10 15
000000001000000011000010000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
011001000000001101100000000000000000000000000000000000
000000100000000011000000000000000000000000000000000000
110000000000000000000000000001011011000010110000000000
000000001010000000010000000011001100000011110000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000001011001000000010000001011101001000000010000100000
000010010000001001000000000001111111000000000000000001
000010010001000001000010000000000000000000100100000100
000001010110001111010100000000001111000000000000000110
000000010000000000000000000001111101010110100000000000
000000011110000000000010000011001110010010100000000000
110000011010000001000010000000000000000000000000000000
100000010000000000100000000000000000000000000000000000

.logic_tile 11 15
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000010100000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000010000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010100000000000000000000000000000000000000000
000010010000010000000000000000000000000000000000000000
000000010000010000000000001000000001000000000010000000
000000111000000000000000001001001010000000100010000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000010010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011001000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001011010000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000001011010000000000001000000000000000
000000010000100000000011101001000000000000
011000100000001001000000001111000000100000
000000000000001011100011100011000000000000
010000000000000111000111100000000000000000
010000001110001001100000000011000000000000
000000000000000000000111000101100000100000
000000000000000000000000001011100000000000
000000010000001000000111000000000000000000
000000010000000011000000001101000000000000
000000010000000111100000001101000000100000
000000010010000000000000000001000000000000
000000010000010011100111010000000000000000
000000010001100000100111011111000000000000
110000010000000001000000000001100000100000
110000010000100000000000000101001111000000

.logic_tile 20 15
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000010000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111011101101101010001000000
000000000000000000000000000001011100010100100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100010000000
000000000000000000000000000111001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000001000000000011100111000101000000000001000000000000
000000000000001111100110110011100000000000000000000001
011000000000010011100010100001000001001100110000000000
000000000000100000100000000000001000110011000000000000
110000100000001001100000000000001001001100110000000000
000000000000000111000010100001011011110011000000100000
000000000000001000000010000011001010110000010000000000
000000000000001011000010000101101110100000000000000000
000000000000000000000000010000011000000000000000000000
000000000000001111000010001001010000000100000001000000
000000000000000000000111001000001110010100000010000000
000000000000000000000000001011001000010000100000000000
000000100000000111000000000000011010000100000110000010
000001000000001001100000000000000000000000000001000100
110001000000000000000000000000000001000000100110000010
100000100000000000000000000000001011000000000000100010

.logic_tile 4 16
000000001010001000000000000101111111111110110000000000
000000000000000011000011101001111010101011110000000001
011000000000000011100000010011000000000000000000000000
000000001110000000100011010000101101000000010001000000
110000000000001001000010000011001010110000110000000000
000001000001011001000000000111001010110100010000000001
000100000001011001000110010101101011010110100000000000
000100001010001111000111100000111000100000000000100001
000000000001010001000111010000000000000000000111000010
000000000100000000000010010001000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000001000000000101100000000101111111000010100000000100
000000100000000000000000000000001100100001010010000000
110000000000001000000000000001100000000000000101000000
100000000000001101000010000000100000000001000000000110

.logic_tile 5 16
000000000010000000000000000111000000000000001000000000
000010100000000000000000000000101010000000000000000000
000010100000001111100011000011101001001100111010000001
000010000000001011100100000000001000110011000011000001
000001000001000111000000000111101000001100111000000000
000000000000100000100000000000101111110011000000000000
000000000000000000000000000001101001001100111010000000
000000000000000001000000000000001001110011000000000000
000010000001000000000010000011101001001100111000000000
000000000000100000000000000000001111110011000000000000
000000000000000101010010000111001001001100111000000000
000000000000001101110011100000001101110011000000000000
000001100001100001000111100011001001001100111001000000
000011000000000000100010110000101101110011000000000000
000000000000000111000011100111101001001100111001000000
000000001110000000000110110000001010110011000000000000

.ramt_tile 6 16
000000000010100000000000000000000000000000
000000110000000000000000001111000000000000
011100000000000000000000001011000000000000
000000011110000011000000000011100000001000
010100000001100000000111011000000000000000
110000000111110000000011110001000000000000
000000100001011001000111100101100000000000
000000000000101011000100001101100000000001
000010100000001000010000010000000000000000
000001000000000101000011010111000000000000
000000000000101111000000011011100000000000
000000000000001001010010010101100000000000
000000000000000111100110100000000000000000
000001001010000000000010000011000000000000
010000100000000000000000001011100000000000
110101000000000000000010001111001111000100

.logic_tile 7 16
000001001000000111000011101000001011010100000000100100
000000000000001001000100000011011101010000100001100000
000000000001110101100000000001011000101001110010000000
000000000110110111000010110011011001000000110000000000
000000000010000000000011110101100001000001000000000000
000000000000001001000111101101001110000010100000000000
000000000000000000000000000011100001000001110010100000
000010000000000001000000000001001101000000100010000100
000000000000000111000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000001001111000000111011111100000000000100000000000
000000000000111011000111110001101010000000110000000001
000000000000000000000000000111100000000010000000000000
000000000000000000000010000000100000000000000000000000
000001000000100111000010010011011000000110100000100001
000010101001000000000010110000001111000000010010000010

.logic_tile 8 16
000000001010100000000111000111100000000000001000000000
000000000001010000000100000000001100000000000000000000
000000000000001111100000010001101000001100111000000001
000000000000001101000010100000101110110011000000000000
000000000100100111100000010011001000001100111010000000
000000001011000000100011110000101010110011000000000000
000000000000000000000000000001101001001100111000000001
000010100000000001000000000000001000110011000000000100
000000000000000000000010100101001000001100111000000000
000000001100001101000110110000101101110011000010000000
000000000001101000000000000011101000001100111000000100
000011100000101001000000000000001111110011000000000000
000000000111000111000000010001001001001100111010000000
000010100000001011100011100000101110110011000000000000
000000000000001111000000000111001001001100111010000001
000100000000000111100000000000001010110011000000000000

.logic_tile 9 16
000010000001010111100000000001000001000000001000000000
000001000000100001000000000000001101000000000000001000
000000000000000000000111100011001001001100111000000000
000000000000100000000000000000101001110011000000000000
000000000000000000000010100111101001001100111000000000
000000000110000001000000000000001010110011000000100000
000000101000001001000110100101101001001100111000000001
000001000000001011100110000000101010110011000000000000
000000000000000000000000010011101001001100111000000000
000000000000000000000011010000101111110011000000000000
000000001000000000000011100101001000001100111010000000
000010100000000101000011000000101010110011000000000000
000010100000111000000000000111001001001100111000000000
000011100000111111000000000000001100110011000000000000
000000000100000000000011100001001001001100111000000000
000001000000001111000100000000001011110011000010000000

.logic_tile 10 16
000000100000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001101100011001000001111010100000010000001
000000000000000101000000000011011001010000100010100110
000110000000001011000000001101101010000000000000000000
000000000000000111100000000111000000000100000000000000
000000000001000001000110110000000000000000000000000000
000000000000001101000010100000000000000000000000000000
000000000000100000000000001001111011000010000000000001
000001000000010000000000001101011000000000000000000000
000000000001000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000000000000011001011100000000000010000100101
000010000000000000000100000101001010000010110010100010
000000100110000001000000000000000001000010000010000000
000010100000000000000000000000001010000000000000000000

.logic_tile 11 16
000000100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000101111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000111000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.ramt_tile 19 16
000000001010000000000000000000000000000000
000000011110000000000000000101000000000000
011000000000000111100011101011000000000000
000000010000000000100000000011000000010000
110000000000000111000000000000000000000000
010000001110000000100000000111000000000000
000000100000000001000000001011100000000001
000000000000100000000000000001000000000000
000000000000000000000000001000000000000000
000000000000000111000011101011000000000000
000000000000000001000000000111000000100000
000000000000001111100011100111100000000000
000000000001010111100111001000000000000000
000000000000100001000000001111000000000000
010000000000000101100011101111100001000000
110000000010000001100100000111001001010000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000011110111011010001101000000000000
000000000000000000000011101101110000001000000000100001
000000000000000111100000001001001110101001110000000000
000000000000001101100011100101111100101000010001000000
000000000000000000000011100001111011101001110010000010
000010000000000000000000001111001110101000010000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000010110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001011111100000001011101110101001110010000000
000000001100100011000000000101011101101000010000000100
000000000000000000000010010001011111010100000000000010
000000000000001001000111010000101000100000010000100000
000000000000001101000000001000011000010110000000000000
000000000000001111000000000011011110000010000000100100

.logic_tile 2 17
000000000000000000000110000000000000000000000000000000
000000000001010000000100000000000000000000000000000000
000001000000000000000010100011100001000000010010000000
000000101100000000000100000111101001000010110000000100
000000100100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001011001000000001111101110000010000000000000
000000000000101011000000001111101001000000000000000000
000000000000001000000110100011111011000100000000000000
000000000000001011000000000011101010000000000000000000
000011000000000011000111010000000000000000000000000000
000011100000001001000111010000000000000000000000000000
000000000000000001000000001011101101101010000000000000
000000000000000101100000000111011100101001000000000000
000001000000000101000110110000000000000000000000000000
000000100000000000000010100000000000000000000000000000

.logic_tile 3 17
000000000000000111000010110011011111000001010000000000
000000000000000000100111111011111100000110100000000000
000110000000000000000011110111001011001111110010000000
000001000000100000000111100001101001001101010000000000
000000000000010001000011111011001001000010000000000000
000000000000000111100111011001011111000011010000000001
000000100000001111000110110000011101010000000010100000
000000000000000101100111010000011010000000000011100101
000000000000000011100011100101001010010100000000000000
000000000000000111100110100000011100100000010001000000
000000100000011011100000011001000000000010110000000000
000001000000100011100011001101101110000010100000000001
000001000000001000000111100011101111000000000000000000
000000101010000011000110010000011010000000010000000000
000000000000000000000011001101011010101101010000000000
000000000000000000000010010011111111011001000000000000

.logic_tile 4 17
000000000000000011100000001000001100010100000000000000
000000000000000000000011011111001001010000100000000010
000000000000001001000111100001101111000100000000000101
000000000000001001100000000000011000101000010011000110
000100000000100111100000010011111011010000000000000000
000100100000010000100010010000101111101001000000000000
000000000000010000000010101011100000000000010010100110
000000000000000101000000000001001011000001110010100000
000000000000001111100111001000011111010000100000000000
000000000000000111000000001111011011010100000000000000
000000000010011111000110001000011111000000100000000000
000010001101000111100100000111011100010100100000000000
000000000000100011100111100000011001000100000000000000
000010001001000000000100000011011111010100100000000000
000000000000000000000010110111001010011011100000000000
000000000010001111000010011011001000101011010000000100

.logic_tile 5 17
000000000000000000000000000011001000001100111000000000
000000000000000001000010000000001111110011000010010000
000000101010100000000000000111001001001100111000000000
000001001110000000000000000000001110110011000001000000
000000000000000001000000000111101000001100111001000000
000000001000000001100000000000101010110011000000000000
000110000001010000000000000111101000001100111000000000
000101000110100000000000000000101010110011000001100000
000000000000000011100010000011001001001100111010000000
000000000000000001100000000000101110110011000000000000
000010000001010000000000000011000000000000001000000000
000000100000000000000000000000001010000000000000000000
000000000000000111000111000101000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000100001111100111100001000000000000001000000000
000000001100000011000011100000001010000000000000000000

.ramb_tile 6 17
000010000000101000000000000000000000000000
000000011011011001000011101101000000000000
011001000010001000000011100101100000000001
000000100000001101000111110111000000000000
010000001110100000000110001000000000000000
010000000000010000010111001001000000000000
000000000000100111100000001111000000000000
000000000001010000100000001001100000010000
000000000000000000000000001000000000000000
000000000000010000000010010001000000000000
000001000000000000000000000111100000100000
000000001011011001000000001111100000000000
000000000000101000000011000000000000000000
000001000001001011000011110001000000000000
110011100000000000000111001011000000000000
010011101000000000000011111111101011000001

.logic_tile 7 17
000000000000000000000010110111100000000010000000100000
000000000110001001000110010000100000000000000000000000
000000000110100000000000001111101101010000100000000000
000000000111010111000010110111001010100000000000000010
000000000000000000000000000000000000000010000000000000
000000001110001001000000000000001000000000000000000000
000101001000100001110000000000000000000010000000000000
000110000110011101100000000000001001000000000000000000
000010000000000111100000000011001011101000000000000000
000001101000000111000011111001001000100100000000000000
000100100000000111000010011101111000100000010000000000
000001001101000000000111100011001010010000010000000000
000010000000110000000000001111011101010100100000000000
000000100001110000000010011011111001111110110000000000
000000000000000001000000000011000000000010000000000000
000000000110101011000010010000100000000000000000000000

.logic_tile 8 17
000000000000000000000010000001001001001100111010000001
000000000000000000000110010000101001110011000000010000
000000000000000000000111000101101001001100111000000001
000000000000000000000110010000101010110011000001000000
000000000000100000000000000011001000001100111000000000
000010000000010000000000000000001100110011000010000001
000000100000000000000110110111101001001100111000000000
000001000100001001000011000000001001110011000011000000
000000001010100011100000000011101000001100111000000001
000000000111010001000000000000001111110011000000000000
000000101010010101000000000001001000001100111000000000
000001000001011111100000000000101111110011000000000001
000011000001110111000111100111101000001100111000000001
000011000000100000100011110000001110110011000000000000
000000001010001111000000000011101001001100111000000000
000000000000000011100000000000001011110011000010000001

.logic_tile 9 17
000011000001000000000010010011101000001100111001000010
000011100110101001000011000000101100110011000000010000
000000000000100111100000000001001001001100111000000000
000000000000010000100000000000101110110011000010000000
000010000000010000000010000001001001001100111000000000
000000000000000000000000000000101011110011000010000001
000000001010001000000111010001001001001100111000000000
000000000001010111000011100000001000110011000001000000
000000000000001000000000000111101001001100111000000100
000000000000001011000010010000101101110011000000000000
000000000110000000000110100111101001001100111000000000
000010100100010000010110000000101010110011000000000001
000000000001101000000000000101101000001100111001000001
000000000000000011000000000000101101110011000000000000
000001001010001000000111110101001000001100111000000010
000000000000000011000011110000101110110011000000000000

.logic_tile 10 17
000000000000000111000000011000011111010000100000000000
000000000000000000000011011001001111010100000010000010
000001001110001000000000000000000000000000000000000000
000000100010001011000011100000000000000000000000000000
000000000000000001010000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000000000000000000011000001011100000010000000000000
000000000000000000000100001111101100000000000000000000
000100000000001001100111100000001101000110100000000000
000000000000000011100000000101011000000100000000000000
000000000100001000000000000011011010010000100000100000
000010000000001111000000000000011011101000000011000011
000000000000000000000011011001000000000001110000000001
000000000000000000000110011001001111000000010000000000
000000000000000000000010000000000000000000000000000000
000000101000000001000000000000000000000000000000000000

.logic_tile 11 17
000001000000000001000000010000000000000000000000000000
000000100000000000100011100000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001000001000000010000000000000000000000000000000
000001000000000101000000000000000000000000000000000000
000001001000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001011000000000000000101101001101100010010000000
000000000010000000000000000001111010101110000000000000

.logic_tile 12 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 15 17
000000100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001110000010000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000001000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000010000000000000000000010000000000000000
000001110000001111000011100011000000000000
011000000000100111000000000101000000000000
000001000001000000100011110101000000000001
110010100000000111100000000000000000000000
010001000001011001100000000001000000000000
000000101110001111100011101011100000000000
000000000010000111000100000001000000000100
000001001010000000000000010000000000000000
000010000000000111000011101111000000000000
000000001100000111100000000001100000000000
000000000000000001000000000111100000010000
000000000010011000000111001000000000000000
000000001100101111000100001101000000000000
010000000000000000000000001001000001100000
110001000000000000000000000011101010000000

.logic_tile 20 17
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000

.logic_tile 1 18
001000000000001001100110000011111001101101010000100000
000000000000000111000100000001111101001100000000000001
000010001010000000000111101000001110000110000000000000
000000000000000000000110011101011111000010100000000000
000001000000000001000010010111011010000110000000000000
000000000000000000100110001111110000000101000000000100
000000000000000000000000000101011001101001010010000010
000000000000000000000011111011011101101010010000000000
000000100000000000000010101001000000000001010000000100
000000000000000000000000001111001011000010010000000000
000000100001001000000010001011111110010000000000100000
000000001110100011000010010111001001100000010000000000
000010100101000001100010010000001010010000000000000010
000000000000000000000011010111011011010110000000000000
000010100001010011100110100000000000000000000000000000
000000000000000111100000000000000000000000000000000000

.logic_tile 2 18
000000000000000111000111110001001000000110000010000000
000001001000001011000111100001010000000101000000000000
000010000000000011100000001011001010101010000000000000
000001000000000000100000000001111010010110000000000000
000001000000001111000110000000000000000000000000000000
000000000000001001100111100000000000000000000000000000
000000000001010000000000011101001111100010110000000000
000000000000101111000011001111111010100000010000000000
000000100000000000000011100000000000000000000000000000
000011101000010000000110010101000000000010000000000000
000000000000001000000000000111101010101010000000000000
000000000000001011010000000111011101101001000000000000
000000000100000000000010101101101000000110000000000000
000000001010000101000000000011110000000101000000000100
000100001100000001000000000000001000010010100000000000
000100000000000000000010011101011001000010000000000000

.logic_tile 3 18
000000000000000111000000000101100001000010000000000000
000010000000000000100000000011001010000011100000000100
000010100001000111100000010101011001101000010010100000
000000000000100111000011011011101110000000010000000010
000000000000001001000110001101011111000110000000000010
000000000000101011100000001001011111001011000001000000
000010000000101111100111110000001101000110100000000000
000001000001001111100011110001011100000100000000100000
000000000000100000000111111111011010000001000000000000
000000000010011111000011100011111111010110000000100000
000000000001011011100111000011111111000000000000000000
000000000000101011100010100000101000001001010000000000
000000000010000000000111000011100001000000010001000000
000000000000000000000110110101101011000001110000100000
000010000000010001000011100000000000000000000000000000
000000000000100011000010010000000000000000000000000000

.logic_tile 4 18
000101000001001111100010000000000000000000000000000000
000110100100101011000110100000000000000000000000000000
000000000000000111100011100000000001000010000000000000
000000000000000000000100000000001001000000000010000000
000001000100011011000111100011001110000000000000000000
000010100000110011000000001101000000000100000000000000
000000000000000000000000000000001000001100110011000001
000000000000000000000000000000011001110011000010000011
000000000000010001000000010001011101010110110000100000
000000000001110000100010011111001100010101110000000000
000000000000000111000000011001001110001001000000100000
000000000000000111100011100001000000000101000001000000
000000000000001011100010000000001010010000000001000000
000000000000011011000010010000001101000000000000000000
000001001000001000000000000011101011010110000000000000
000110100000001001000000001111101110000001000010000000

.logic_tile 5 18
000000001100100000000000000011100000000000001000000000
000000000001011001000000000000001110000000000000010000
000001000110000000000000000111100001000000001000000000
000000100000001001000000000000101100000000000000000000
000001100100000001000000000011100001000000001000000000
000011100000100000000000000000001010000000000000000000
000000000000000001000011000101000001000000001000000000
000000000000000000000100000000001100000000000000000000
000001001000000000000000000011100001000000001000000000
000010100000000000000000000000001000000000000000000000
000001000000000001000000000101100001000000001000000000
000010100001000000100000000000101100000000000000000000
000000000000000011100000010011101000001100110000000000
000000000000000001000011000000001000110011000000000000
000000000000100000000111100000000000000000100010000010
000000001100000000000100000111001111000000000000000000

.ramt_tile 6 18
000000100001000000000000001000000000000000
000000011011110000000000001011000000000000
011101001000100111000000011011000000000000
000010010001000000000011000001000000000000
110100000000000001000111100000000000000000
110000100000000000000110010101000000000000
000000001000000111000000000001100000000000
000000000101010000100000001101100000100000
000100000010000000000000000000000000000000
000000000000111101000000001101000000000000
000000100000000000010011101111000000000010
000001000110001001000010001011000000000000
000010100000000111000011101000000000000000
000000000000000000000110010011000000000000
010001000000000000000010101111100000001000
110000100001000000000010011111101111000000

.logic_tile 7 18
000000100000000000000111001011100000000010110000000000
000001000000001101000011100001001000000011100000000001
000000001010001000000111111111011110000010110001000110
000000000001000111000111111011001010000111110011000000
000000000000011000000010001011001000000010000000000000
000000001010000001000000000101011011000000000000000000
000000000000100101000111011000011011000110000011000001
000000000000010101000011001111011011000010100000000001
000000000000001111100111100101101101010110100000000000
000010100110001111000000001111011001010010100000000000
000000000000010001000111011000000000000010000000000000
000001000000000000100011011001000000000000000000000000
000001000000110111100111010111001110000100000000000000
000100001010110001100110001001011100101000000000000000
000100000000001111100000001000011101000110000000000000
000000000110000011000010011111011110000010100000000001

.logic_tile 8 18
000000000000010000000000000101001000001100111000000000
000000000111111001000000000000001000110011000010010000
000000000000001000000000000111001001001100111010000000
000000000000001101000000000000001110110011000000000000
000001000000001111100000000011101000001100111000000100
000000000000000111100000000000001111110011000010000000
000000000000001000000010010011001001001100111000000000
000100000100000111000111100000101010110011000000000001
000010000000010011000000000111001001001100111010000010
000000000000100000000011100000101011110011000000000000
000000000100000011100011000001101000001100111000100010
000000000000000000000000000000001100110011000000000000
000000000101000001000011100011101000001100111000100100
000000000000000000100111010000101010110011000000000000
000101000110000000000010000111101001001100111000000000
000100100000001011000100000000101011110011000000000010

.logic_tile 9 18
000001001110000000000000000111101000001100111000000010
000010100000000000000000000000101111110011000000010000
000110100000001000000111110111101001001100111000000000
000000000000000111000111010000101110110011000001000000
000000000001010000000000000011101001001100111000000000
000000000000000000000000000000001001110011000010000000
000000000000100000000110110001101000001100111010000010
000000001000010000000111100000001110110011000000000000
001001000001000000000011100011101000001100111010000000
000010000000100000000110010000101110110011000000000000
000000100000100011000010000101101001001100111001000000
000000000010010000100000000000101001110011000000000001
000000000110001001000111000101101000001100111000000000
000000001100000111000100000000101101110011000000000001
000001000000001001000111100111101000001100111000100010
000100000111011011000011110000001101110011000000000000

.logic_tile 10 18
000010000100000000000000001000000000000010000000000000
000000001110000000000000001011000000000000000001000000
000000001100010111100000000000000000000000000010100011
000000000000000000000000001011001100000000100000000011
000001100001010001100111001111101011010110110001000000
000010100000100001000100000111001111010101110000000000
000000001000001000000000000000000000000000000000000000
000100000001001111000000000000000000000000000000000000
000000001100000011100111000011111000101000010000000100
000010000001010000000111110111001010001000000000000000
000000000000000011000111011011101101001000000000000000
000000000000000111000111111011011111000110100000000001
000000000000000001100111000000011010010100000001000000
000000000000000000100000001101001111010000100000000010
000001001001001101100010000000000000000000000000000000
000100100000000011100011100000000000000000000000000000

.logic_tile 11 18
000000000000000011100000000101100000000000000000000000
000000000000000000000000000101100000000001000010000000
000000001100000000000111001001111001100000000000000000
000000000000101001000110011001101010000000000000000000
000000000000000001100111111101111001000000000010000000
000000000001010000000111110001011001010000000000000000
000001101001001000000000010000000000000000000000000000
000010100101010111000011100000000000000000000000000000
000000000001010011100110001000011011000000000000000000
000000000000100000000100000011001111010010100000000100
000000000000000000000000000000000000000000000000000000
000000001001000001000000000000000000000000000000000000
000000000000000000000000001011001010111001010000000001
000000000010000000000000001111011011101001000000000000
000000000000000000000111000000000000000000000000000010
000100000000000000000100000001001101000000100000000000

.logic_tile 12 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000101101111101000010000000000
000000000001010000000000001111011100000000010000000010
000000000000000000000000000000000000000000000000000000
000000001000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001111011000010000000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
001000000000000000000111010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000

.logic_tile 13 18
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000101001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 16 18
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000010000000000000000001111000000000000
011000000000001000000000001101100000000000
000000010000101111000011100011000000000001
110010100000000000000000001000000000000000
010001000000000000000000000111000000000000
000000000000000111000011001011100000000010
000000000000000000000100000111100000000000
000000000000000000000000001000000000000000
000100000000000000000010011001000000000000
000000000000000001000010000101100000000000
000000000000001111000111110111100000010000
000000000000000111000111000000000000000000
000000000000001001000000000111000000000000
010000000000000011100000011011100001100000
010000000000000111100011011011001111000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000001000000000000000010001111101100101101010000000000
000000000000001101000100000001111111101000010000100010
000000000000001111100000011111001101110100010000000010
000000000000000111000010010101101101110000110000000001
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001001110000101100010100101111000111000100000000000
000000100000000101000000001111001110111100000000000001
000000000000000000000111000011111000001000000000000000
000000000000000000000110000011110000001110000000100001
000000000010000101000010000000001001000100000000000010
000000000000010000000000000001011101010100100000000000
000010000000000000000000010000000000000000000000000000
000001000110000000000011110000000000000000000000000000

.logic_tile 2 19
000000000001000000000000001001111100000100000000000000
000001000000000101000011111101101100101000000000000001
000000000000000011100111101001000001000010100000000000
000000000100000000100111001011101100000010010000000000
000010100000001000000111110101001101000100000010000000
000000001000101101000111010000101001101000010000000110
000000000011010000000011100011011101101010000000000000
000000001100000000000011010111111011101001000000000000
000000000110000101000000001101000001000001000000000000
000001000010100011100011111111001110000001010000000000
000000000000000111000011100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010000000100011100111000001001011010000000000000101
000001000001000000100100000000011000101001000000000000

.logic_tile 3 19
000000100100000000000000010000001101010000100000000000
000000000000000000000011011001001101000000100000000000
011010000000100000000000001011001101101001010000100000
000001000001000000000010011111101100000000100000000000
110000100000100001000000001111111011000000000011000010
000000000110010001000000000011011010100000000011100000
000000000000001111100000000011101110000001000000000000
000000000000000111100011110011100000001001000000000000
000000000001000111000010110000000000000000000000000000
000001000000001111000011010000000000000000000000000000
000100000000001111000000010000000001000000100111000001
000000000100001001100010100000001010000000000000000000
000010100000001101000111101111101100010100000000000000
000000000100001011000000001001111111011100000000100000
110000000000000000000010000101011110000111010000000000
100000000000000001000010000101011110101011110010000000

.logic_tile 4 19
000001000000000000000011100001000000000000000101000011
000010100000000000000000000000100000000001000000000001
011010100000000000000000001011011011100000010000000000
000001001101000000000000000011111101010100100000000001
110000101110001000000011101111100001000011100000000000
000000000100101111000100001011101100000010000001000100
000000100000000000000111100111101010000100000000000000
000000000000000000000100001111111010101100000000000100
000100000000011101100000010000001110000100000101000010
000000000000100011100011000000000000000000000010000010
000000000000001001000011100000001100000100000101000000
000000000110000011100110000000000000000000000000000010
000000000000000000000010100000000001000000100001000100
000000000000010111000011101111001110000000000000000000
110000000000001011000010001000011010000000100000000000
100000000000001001100110100111011100000010100000000100

.logic_tile 5 19
000000000100001001000000000111001100111000100001000000
000000000010000111000011101111101101111100000000000000
000010000000011001000011100111101100000110000010000000
000000000000001111100010101011000000000100000000000000
000010001110000001100000000101011110000010100000000000
000010100000001111100000000000011010100001010001000100
000000000001110000000000001000000000000010000000000000
000000000000111101000010000101000000000000000010000000
000010100001010111100011001000011001010100000010000110
000000001110101101000110001011011001010000100011000000
000010100001011001000000010001011111101011010010000000
000000000010100001000011110001011100011011100000000000
000001000000000000000110001101101111110110110000000000
000000000000000000000110010001111100111010110010000001
000000000000000111000010011000001001000000000010000000
000000000000000111000011100001011110010000000000000000

.ramb_tile 6 19
000010001010011000000000001000000000000000
000010011010001111000011110111000000000000
011000000000100000000010010001000000100000
000010100001000000000111100101000000000000
010100000000001001000111000000000000000000
110010001010101011100100001001000000000000
000000001110000000000111001111100000000000
000000000000000000000000001011100000010000
000001000000000000000010001000000000000000
000000000000000000000110001001000000000000
000001000000100000000010001101100000100000
000010100000010001010000000111100000000000
000111100100000000000000000000000000000000
000000000000000000000000000101000000000000
110000000001110111100110100011000001000000
010000000000011111100100001011101001010000

.logic_tile 7 19
000000000100001111000011100000000000000000000110000001
000000001100000011000000000011000000000010000000000000
011000000000001000000011101101011110000001000000000000
000000000000000011000100000011001110000000000010100000
110000000000000001000110111011101011110000000000000000
000000001100010000100111110001111100110110100000100000
000001000001001011100011100000001010000110100010000000
000010000000000111000010000001011101000000100000000001
000000100001110000000010100001100000000010000000000000
000001000000101001000011100000100000000000000000000000
000000000000000101000011100000001100000110100010000010
000100000110010101000100001111011101000000100010000110
000000000000001111100000000101111010001011100000000001
000000000000010011100011010111011000000010100000000010
110001101000000001000000000101111011111000000001000000
100000000000001111100000001001101110111110000000000000

.logic_tile 8 19
000100100000000111100000000001001000001100111000000010
000001001000000000100000000000001011110011000000010001
000000100000011000000011110011101000001100111000000000
000000001011010101010011110000101101110011000010000000
000001000001011000000111100111101001001100111000000010
000010100100101111000100000000101000110011000010000000
000000000001001111100000000011001000001100111000000000
000010000000010111100000000000101010110011000000000001
000000001100010101000010000111001000001100111000000000
000000000000100000000010100000101110110011000010000000
000000000000000011100000000101101000001100111000000000
000000000000000000100010010000001100110011000010000000
000001000000000111100000000001101001001100111000100000
000010100000010000000011100000101001110011000000000000
000001000000000000000000001000001001001100110000000000
000010100000000000000011110101001100110011000010000000

.logic_tile 9 19
000000000000001000000000010011101000001100111000000010
000010100000001111000011100000001001110011000000010000
000000000000000000000000010101001001001100111000000100
000010000000000000000011110000101111110011000000000000
000010100000100111000111000011101001001100111000000000
000001001010010000000100000000101111110011000000000100
000010100000110000000000000111101000001100111000000100
000100001011010000000000000000001110110011000000000000
000010000000001111000111100111101000001100111000000000
000001000000000111100000000000001010110011000010000001
000000001000000111100011100011001000001100111000000000
000000000000100000000100000000001111110011000000000001
000000100001001000000000000011001000001100111000000000
000011100010000011000010000000101000110011000000100001
000000100000001111000010010001101000001100111000000100
000000000110001111100111110000101100110011000000000010

.logic_tile 10 19
000010000001011000000000010011001110010110010000000000
000000001100000111000011110111101001101010010000000000
011000000000001001100011100000000000000000000000000000
000000000000011111000100000000000000000000000000000000
010010000000001111100111101101011111110000010000000000
000001001000010001100010010011101000110010110000000001
000000000110000000000000000011001010000101000110000001
000100000000000111000000000101110000001001000000000000
000100000000000000000110000000011001000110100000000000
000000000000000111000010100101011111000100000000000010
000000001111100101000010001011000001000010100000000000
000000000100110001000000000101001001000010010000000000
000000000000010111100000000011111000000001000100000010
000000001000001111000000000001000000001011000010000000
010000100000001000000011101001000000000001100000000001
000001001000001011000100001011101110000001010000000000

.logic_tile 11 19
000000000000010011000111000111001001000100000000000000
000000000010100000100111010000111110101000000000000000
000001000000000000000011000011101011101000000000000000
010000100000000000000100001111001100011101000010000000
000001000000000111000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001000000000000000000111100001000000110000000100
000000000000000000000000001111001001000000100000000000
000000000001000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000011001111000111000000000000011110000000100000000000
000010000000000001000000001111001000010000100000000000
000000000000100000000000010000000000000000000000000000
000000000001010000000011000000000000000000000000000000
000010000001010111000000000001011110000000000000000000
000000000000000000000000000000101111100001010000000000

.logic_tile 12 19
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000110000000000000000000000000001100110000000000
000010100010100000000000000000001001110011000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000100000000010
000101000001010000000000000000001111000001010000000000
001000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001001000000010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000010001000000001100110000000001
000000000000000000000010110000100000110011000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 13 19
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010101111000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001001110000000000000000000000000000000000000000000
000000101110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 15 19
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 17 19
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000001000000000011000000000000000
000000010000000011000011111101000000000000
011000000000000001000000000111000000001000
000000000000000000100000000101000000000000
110000000001010000000111000000000000000000
010000000000100001000110010011000000000000
000000000000000000000011100111000000000000
000000000000000000000000000011100000000010
000000000001011011100111010000000000000000
000000000000100011100011101101000000000000
000000000000001000000000001001000000001000
000000000000000011000000000001100000000000
000000000000000011000011101000000000000000
000000000000000000000000000011000000000000
110000000000010001000000000001000000000100
110000000000000000000000001101001101000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000010100000010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000111000010000000001000010110000000000010
000000000000010000000100000011011110000010000000000000
000000000000011001000000001000001110000000100000000000
000000000000001011100000001011011101010100100001000000
000001001000001001100011100001101011000110000010000000
000000001010001111100010111101011101000001010000000000
000100000010000000000111000011011111111000100001000000
000000000000000001000100000011111100111101010000100000
000000000100000111100111000101000001000001110000000000
000000000000001111000110100101001000000000100000100000
000010000001001111110011110111111100101001110000000110
000001000000101111000111010011001110101000010000000000
000000000000000001000111100001001111111000100000000010
000010001010000101100111111101011011110001010000000000
000000000000001001000111001000001111010000000010000100
000000000000001011100100000101011110010010100000000000

.logic_tile 2 20
000010100001000101100010000111101111100010110000000000
000001001110000000100111101101011011010000100000000000
000000100000000000000000001101011101100010110000000000
000011001100000101000010010101111111100000010000000000
000000000000010000000010000001000000000000010000000000
000001000000000111000010001011001100000010110000100010
000010000000001000000111001111001011101010000000000000
000001000000001111000111111011011011010110000000000000
000000100000100011100110110011001011101110000000000000
000000000111000001100011111101011000010100000000000000
000001000110000101100011100111011000000100000000000100
000010000000000101100110100000111001101000010000000010
000000000010000001000010100111011101101110000000000000
000000001010000011000110101101001100010100000000000000
000100000000000000000010100111101000010100100000000000
000110100000001001000011110101111101100000010000100000

.logic_tile 3 20
000010100000000000000000001111111101110000100000000000
000000000000000111000000000111001001110000110000000000
000001000000101111100000010011001101111101110000000010
000010100001001111000010011101011111101000010000000100
000001000000100111000010001000000000000000000000000000
000010101010000000100010101001000000000010000000000000
000000100000001000000000011000001111000000000000000000
000000000000000011000011110101011101000100000000000000
000010000000001111100111100001100000000010100000000100
000001000010000111100011110111001011000001100000000000
000000001100000011100010011101011000111100000000000000
000000000000000000100111010011011110011100000000100000
000001000000000111000011101011001100000001000001000000
000000100000001111000000000001101000000000000000000000
000011000001011001000000001011101010000110000010000000
000000000000000011000011001101110000000101000000000001

.logic_tile 4 20
000000000000001000000000000000000001000000000000000000
000000000000000001000010111011001000000010000010000000
011000000000001000000010000011011000000000000000000000
000000000000001001000100000000000000000001000000000001
110010000000000000000000000101100001000010100000000000
000000000000000000000000000111001000000000010000000010
000100001001101000000000000000011100000100000000000000
000000001010110011000010101011011110010100000000000000
000000000001101000000111001111111000000100000000000000
000000000011011011000111000111110000001001000000000001
000000001001010111100010000001000000000000000110000000
000000100000100000000010100000100000000001000000000110
000100000001111011000000000011111101000100000000000000
000101001001010011000000000000011111000000000000000000
110000100000000001000010001001000001000000100010000000
100001000000000000100111100011001011000000110000000000

.logic_tile 5 20
000000000000100000000011101011011111000010000000000000
000010001110000011000111101101101000000000000001000000
011011100000001000000010101000001100000000000000100000
000011101110001011000000000101001010000100000000000000
110100000000001000000000000001100000000001000000000111
000001000000000111000000000001100000000000000011000000
000000100000001000000011100000000001000000000000000010
000001001000001111000010100111001011000010000010000000
000010000000010000000011001001000001000011100000100000
000000001000001111000100000011101111000001000000000001
000000000000101000000000010111011100000010000000000000
000000000000011001000010001001110000000111000010000100
000110100000001111000010000000000000000000100111100000
000101000000000011100000000000001110000000000000000111
110010100000110000000010100001000000000010000010000000
100001001100010001000000000000100000000000000000000000

.ramt_tile 6 20
000000100001010000000000011000000000000000
000000010000000000000010110101000000000000
011001000000001101100011110011000000100000
000000110100001111100011110011000000000000
010000000000100111000111001000000000000000
110000001110010000000010001001000000000000
000000001011010011100110000001000000000001
000000100000000000000100001101100000000000
000001000001011111000000000000000000000000
000000101010001001100000001111000000000000
000000000000000000000000001101000000000000
000000001110100001000000001001000000100000
000000000000000000000111101000000000000000
000010000100010000000010000011000000000000
010010100000100000000000001101100000000001
010111100000000000000000000001101111000000

.logic_tile 7 20
000011100100000000000111100000000000000000100000000000
000111000000001111000000000011001010000000000000000001
011000001110100001100111101000011010010010100000000000
000010000001000000100000001001011001000010000000000001
110100001010010111000010011001011000110000010000000000
000000101101110000000011101111101101010000000000000000
000000000001010001000110011101101110010000100000000000
000000000000000000100110010111011110110000100001000000
000010100110000101100000000000000001000010000000000000
000000000001010111000011110000001110000000000001000000
000010100000001000000000001011001110101001000000000000
000000000000000011000000001101101001100000000000000000
000000000000011111000010000000000000000000100100000000
000010000000000011100100000000001011000000000011000010
110000100000001001000110100001011100111000100000000100
100000000000001011100000000011001011101000010000000000

.logic_tile 8 20
000001000001011101000011101111100000000001010000000000
000010000110001111100000000111001000000010010001000000
011000000010100000000110111001101111010000100000000000
000001000000011111000111010011011010010100100000000000
110001001010010011100010101001011000111011110000000000
000010100000100001100100000001011101110110100000000001
000110100100001001100110110101000000000000100000000000
000001000000001111100111110000001100000000000001100001
000101000000000001100000001111001000100110110000000000
000010100010001111100011011101111011111001110000000000
000000001000000111100000000001100000000000000100000000
000010101010100000000000000000100000000001000001000000
000100000000000000000010001101101010100000010000000000
000000000100100000000010011111101100010100000000000000
110000100000000001000111100101100000000000000000000000
100001000000001111000000000000000000000001000000000000

.logic_tile 9 20
000000000000000011100111000000001000001100110000000010
000100000000000001100011100000001010110011000000010000
000000000101010011100000010000011010000010000000000000
000000000110000000100011100000010000000000000000000000
000001001110000111000110110000011000000010000000000000
000010101110000000100010110000000000000000000000000000
000000000001010001000010011011011000001110000011000110
000100001001000011000010101111011000001111010001000001
000000000000001111000000000000000000000010000000000000
000000000010000111100000000000001000000000000000100000
000000000000100001000000000011111011000010000010000000
000000000001000000000010001001101100000000000000000000
000000001010000000000000000011011010010010100000000000
000000000000100000000000000000001011000001000010100000
000100000000100000000010010111101001001110000000000001
000010100110010000000111111101111011001111000000000000

.logic_tile 10 20
000001000000000000000000000111101110001100000000000001
000000001100000000000011111011110000000100000000000000
011001000001110011100110010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
010010100000000111000111100001100001000000100110000000
000001001110000000100100000101101101000010110000000010
000000001010001011100110100000011111000000000000000000
000000000110001011000100001111001111010110000000000100
000100000000000011100000011011111000101101010000000000
000100000100000001000010101101101110000100000000000000
000000001110000000000010011111001101110100010000000000
000001000000000000000010101011001010010000100000000000
000000000001010011100000011011011101110000000000000000
000000001000100111000010110101011001110010100000000000
010000000000000101100000000101001000000111000000000000
000000000010000000000010000111110000000010000000000000

.logic_tile 11 20
000001000000001101000000000001000001000000001000000000
000010101110000011000000000000001101000000000000000000
000000000000001101100000000001101001001100111000000000
000000000000000101000000000000001110110011000000000100
000000000000000000000000010001101000001100111000000000
000000000001000101000010100000001111110011000000000000
000000000000000101000010100111101000001100111000000000
000000000000000000000000000000101101110011000000000000
000000000001000111000110100101001000001100111000000000
000000000110100000000011100000001101110011000000000011
000000000000000000000000000101101001001100111000000000
000000000010000000000010000000001111110011000000000000
000000001100000000000110000101001001001100111000000000
000000000001010000000100000000101011110011000000000000
000000101100100000000111010001001000001100111000000000
000000000000000101000110010000001100110011000010000100

.logic_tile 12 20
000000000000001101000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
011000000000000000000000000001000000000010000000000000
000000000000010000000000001011001110000011100000000000
010000000000000000000110100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010101001110000000100100000101
000000000000000000000011110000101011001001010000000000
000010100000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001111000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000010100000000011000000000000000000000000000000000000
010011001101000000000000001000000000000000000000000100
000011000000000000000000001101001000000000100000000000

.logic_tile 13 20
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000111100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 14 20
000010000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000100110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000111100011110000000000000000
000000010000000000100111101101000000000000
011000000000001000000000001111100000000000
000000010000001011000000000101100000000100
110001000000000000000111000000000000000000
010010000000000000000000001111000000000000
000000000000000001000000000001000000100000
000000000000000001000000000001100000000000
000000000000000000000000011000000000000000
000000000000000000000011001011000000000000
000000000000000000000010000001100000000000
000000000000001001000011100111000000001000
000000001000000111000011100000000000000000
000000000000000001100100000111000000000000
010000000000000000000010001011100000100000
110000000000000000000100001011001001000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000010000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000100000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010100000010000000000000000000000110000110000000000
000000100001000000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000011100001010111000011110101101101101001010000000010
000000000000000111000011111011001100010101100000000000
000000000001000011100111000001011100101001010000000000
000000000000100101000010011011001100101010010001000000
000000000010000111100000000101011001010100000000000000
000000000110010000000011100000111111100000010001000000
000000000000001000000111110111011100010000000010000000
000000000000001001000010010000111001100001010000000000
000000100000100001000010110001011100000110100000000000
000000000001000111100011110011011010000110010000000101
000000000000000000000011100101101001001001000000000001
000000000000001001000010011101111111000001010000000000
000010100000000000000011101101101101110000010000000000
000000000000000000000000000011101001110001110000000001
000010000000000000000110100001100001000001110000000100
000001000000000000000110001101001000000000010000100000

.logic_tile 2 21
000000000001000000000110100011011000100010110000000000
000001000000001111000010001111011101010000100000000000
000010100000000011100111100111101000000110000010000000
000001000000000000000000001111011101000001010000000100
000000000000000000000011011001111111000000010000000000
000000001010000000000110011111001011000010110000000000
000100000000000111000110111000011111010000000010000000
000100000000000000000111000011001101010010100000000000
000000000000000101000011111000001110000110000000000000
000000001000001111000011100101001000000010100000100100
000000101101010011000011101101001101101101010001000000
000000000000100001100110011101101111101000010010000000
000000000000000001000011101001001111010100000000000100
000000000000000111000111111011111110100100000000000000
000000000000011001000010100011101110010000100000000000
000000000000001011000010000000001011000000010000000000

.logic_tile 3 21
000000000000001000000000000000001111000110100000000000
000000000010001111000000000001011011000000100000100010
000000000000010000000000000001011011000110100000000000
000000001110000000000000000000011100001000000011000000
000000000001000111000000000011111110010100000000000000
000000001000010000000000000000101010001000000000000000
000010000000001001000010000000000000000000000000000000
000000000001011001100011000000000000000000000000000000
000001000000100101000000000111111010000000000000000000
000000100000010000000000000000011010001001010000000000
000000000000000111100010001011111100010000100010000000
000000000000001111100110010101101100010000110000000000
000000000000010000000010100000011111010100000000000000
000000001010000000000011000101001010000100000000000000
000010000000000000010000000000001110000100000000000000
000000001000000001000000000000010000000000000000000000

.logic_tile 4 21
000000000000000000000000010101100000000000000000000000
000001000000000000000011110000100000000001000000000000
011000000000011011100011111111001101000110100000100000
000000000001101111000011000011101110001001100000000000
110001000010000000000000000111011101010110100000000000
000000101100000000000000000000011010100000000000000100
000000001011100001000000000000000001000000100111000010
000000000010110001100010100000001000000000000000000000
000000000000001111000010010101100000000000000100000001
000000100000001111100110100000000000000001000000000000
000010101101010011100110100011000000000000000000000000
000000000000100000100100000000100000000001000000000100
000000000001010000000010010011001101010000000000000000
000001000000001001000011110000101001101000000000000100
110010101000001000000000000001011001101000000010000100
100000000000001111000000001111101001101001000000000000

.logic_tile 5 21
000000000000001111100111110101001100010110110000000000
000000000000000011000111001011011010010101110010000000
011000001001011000000000000001000000000000000100000010
000101001100000111000010100000000000000001000010000010
110001001010101001000000000001001011001001000000000000
000010100001011111000010111001011110000001010000000000
000010000000010000000011110111111000000100000000000000
000000000010001011000111111001100000000000000000000000
000000000000000000000011110011100000000000000110000010
000010101110000000000011010000000000000001000010000000
000000000001010101100000000000011010000010000000000000
000000001010000111100000000000010000000000000010000000
000000000000000000000000000101111011000000000000000000
000000000000000000000000000000011111000001000000000000
110100000001000001000110101001111100000110000000000001
100010100000100000000110011111100000001010000000100000

.ramb_tile 6 21
000001000000000000000011110001111110100000
000000110010000000000111100000010000000000
011001001110010011100110000001111100000000
000000100000001001100100000000010000001001
010000000000000111100000000011111110000001
010000001110100111100000000000110000000001
000010000000000101100111100011011100000000
000000000110010000100000001001110000010100
000110001100000000000111111101011110000000
000000000000000000000110111101010000000001
000000000110100000010111111111111100000010
000000000001000000000111010111010000000000
000000000010110000000111000001111110010000
000000000000110000000000000101110000000100
010011000001011001000000010111011100000000
110010001011110111100011011011110000000100

.logic_tile 7 21
000010001010000000000010110101100000000000000110000000
000001000000000101000111000000000000000001000000000010
011100000111011101000111100001111001010110110000000000
000101001110001111000011110111101001101010110000000001
110000000010000111000000001011001010000011110000000000
000000000000000000100010100101011100000011010001000000
000010001110001111000111010001001011000110000001000000
000001000000001101100111111111101101010100000000000000
000000001011001011000011101111111001000011110001000000
000000000001111011000000001011101010000011100000000000
000010100010000000000010001000000000000010000000000000
000000000010000000000111011101000000000000000001000000
000000000010000000000000010000001101000110100000000000
000000000000000011000010100001011011000100000011000000
110100001110000000000000010000000000000000100100000011
100000100000000000000011000000001001000000000010000000

.logic_tile 8 21
000100000000000000000000001111100001000010100000000000
000010100000000000010010000101101111000001100001000000
011001000000100111100011011101011110001000000000000000
000010001010000000000111111001001110000110000000000000
110000000000000111100011100000011100010010100011000000
000000100000000011100011111101011001000010000001000110
000010100000110011100111100001101101111111000000000000
000001000100100000000000001011101100111011000000000000
000001000000000000000011000000000000000010000000000010
000000001100000111000100000111000000000000000000000000
000100000000010111000111110001011100000010100000000000
000000000110100000000011100000111010001001000000000011
000000001100101101000000011111011000000100000010000000
000000000001001111100011011101101100000000000000000000
110010000110100001000010010000000000000000100100000100
100000001111000000000110110000001011000000000010000000

.logic_tile 9 21
000010100000000000000111101111011100100000010010000000
000001000000000111000110011101111101100000100000000000
000000000000000111100111100101011010000011110000000000
000100000000000000000100001001101100000011010000000000
000111000000000000000111001000011110010110100010000000
000010101110001101000100001011011111010000000000000000
000000000001000001000111010000000001000010000000000000
000000001010100000000111100000001001000000000000000010
000010101111011011100110000111101011101001110000000000
000001000000100111000111100011001110101000010010000000
000000001000000000000010000000001000000010000000000000
000001001110100000000010000000010000000000000000100000
000000000000100000000111010101101100000110000000000000
000000000000010000000010110001110000001010000000000011
000001000000000111100000001000000000000010000000000000
000100100000100111000010000001000000000000000000000100

.logic_tile 10 21
000010000000000000000000011101001111101001010000000000
000000100000100000000011011111001001100101010000000000
011000000001111000000011110101001101101001010000000000
000000000001011111000111110101001011101010010000000000
110110100110000001000000010000011101010110000000000000
000000000000001111000011101011001000000010000000000000
000000000000000000000000011001000001000010000000000000
000001000110000111000011110011101111000011100000000100
000100000000000000000000000001101010000010000000000101
000000000000001101000010001111100000000111000000000000
000001000000000011100011101001101100001001000000000000
000010000000000000000000001011100000000010000000000000
000100100111000000000111100101000000000000000110000000
000000000000101101000000000000100000000001000000000100
110000000000000000000111101011011000101001110000000000
100010100000000000000110000101011010010100100000000000

.logic_tile 11 21
000000100001010101100111100011101000001100111000000000
000001001010100000000100000000001101110011000010010000
000101000000101101100010000111001001001100111000000000
000000100011011101000100000000101000110011000000000000
000000000001010000000110100001001001001100111010000000
000010100000000000000100000000101101110011000000000001
000010000000100011100110100101001000001100111010000000
000000000001000000100000000000101000110011000000000000
000001001101000000000000010111101001001100111010000000
000010000000100000000010110000001011110011000010000000
000010100000000011100010010001101001001100111010000010
000011000110000000000010010000001001110011000000000000
000000000000101011000110100111001000001100111010000010
000000000001000111100000000000001110110011000000000000
000000000000011000000000000101101001001100111000000010
000000000000010111000000000000001101110011000010000000

.logic_tile 12 21
000010000000000101100000001000011001010100000000000000
000000000010000000000000001001001010000110100000100000
011000001111011101100000011001100000000000010000100000
000000000000010011100011110001101101000010100000000000
010000100000000101100000010001100001000001010000000000
000000000000000000000011110101001001000001000000000001
000000000000000001000000000111101110010100100100000100
000000000000000000000000000000111000000000010000000010
000000000000000000000110000000001010010000100100000001
000000000001010000000100001111011110000010100000000011
000000001111100000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000001100010001000011001010100000000000000
000000000000000111100100001001001101010000000000100000
011000000000000000000110011000011000000110000000000000
000000000000000000000011001111001110000010100000000000

.logic_tile 13 21
000001000010000000000111000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
011000001100000000000000000000000000000000000000000000
000001001110100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000001000010000000010000000000000000000000000000000000
000000000110000000000011101001001100100001010100000000
000000000000001001000000000101111100100010110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001110100111100000001101101110100101010100000001
000000000001010000000000000001101111010101100001000000
010000100000000000000010000000000000000000000000000000
110001000000000000000100000000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000000110000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000

.logic_tile 15 21
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000011000000000000000000000000110000110000001000
000000001010100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000001000001010111100000001111011110000100000000000000
000000101000001101100000000101101111011100000000100000
000000000001010101000000000111111010001001000000000010
000000000000100000000000001011010000000101000000000000
000000000001010000000010001001011110000100000010000000
000000001010000000000110100101001110011100000000000000
000010100001010001000111001001011111001001100010000010
000000000110000000000000000001011110001001010000000100
000000001100000001100010000011100000000001010000000000
000000000000000111000000000011101011000001100000000100
000000000000000000000010000111011011000110000000000100
000000000000000000000100000011101110000101000000000000
000000000100000001000110110000000000000000000000000000
000000001010000000100111000000000000000000000000000000
000000000000000111000111101111011010000001000000000000
000000000000000111100100000111001011010110000010000010

.logic_tile 2 22
000000000000000001000000000011001110110100010000000000
000000000000101001100000000111011011110000110010000000
000000001000001011100010101011011010011100000000000000
000000000000001111000000001101001101001000000001000000
000110100110000011100111101111100001000010100000000000
000000000000000111000100000011101000000001100000000000
000000000000010011100010101001011111101011010000000000
000000000001011111000110000101001001000010000000000000
000100000001110001000110000011111111000000100000000100
000110001000010001100100000011101010010000110000000000
000000000000000000000011100000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000000101110000011100111001101011000000001000000000100
000001000100000000000010101111001010010110000000000000
000000101110001001000011000111011010010000100000000000
000001000000000111110110000000111000101000000000000010

.logic_tile 3 22
000001000000000011100010010011101110010100100010000010
000000100010000001100010100101101100000100000000000000
000000001100100000000000001000011000010000100000000000
000000000000000011000011110101011100000000100000000000
000100000000100111100111100001011101000110000000000000
000100000111010111000100000000001000101001000010000010
000010000000101000000000000011001000010000100000100000
000000000111010011000010010000011010101000000000000010
000000000100000001000010100011011011000101010000000100
000000001100001001010000001101111101000110100000000000
000010101010000001000011111001001111110110100000000000
000000000000001001000110010111011011010110000000000010
000000001010000101000011111011011010000001000000000000
000000000000000011000011100111000000001001000000000000
000010000000001001000000000111011100000011100000000000
000001000000001011000000001001001111000010100000000000

.logic_tile 4 22
000100100000000000000110000101011001010100000000000010
000101000001010000000110000011011001000100000000000000
000000000001001000000110000101011000010000100000000000
000000001100001101000010010000001001100000000000000000
000000000000000111100000011111101100000000000000000000
000000001000011001000010010011100000000100000001000000
000000000001000001000111110101011110000000000000000000
000000000000100000000011010000000000000001000000000000
000000100001001111100000011101111101000001110000000000
000001000000000111100011011011101011000000110000000000
000010000001000011100011110000011010000000000010000000
000011000000000101000011110111000000000010000000000000
000001000100000000000010001111111100101101010000100000
000000001100000011000000001111011111010100100010000000
000000000000001011100010110011001000000001000000000011
000000000000100011100011001101110000001001000011000000

.logic_tile 5 22
000000101010000000000000000001100000000000000000000000
000001100000000000000000001111100000000001000001000000
000010100000000011100111000000000000000010000010000000
000001000111000000000100001101000000000000000000000000
000100000000001000000111010001111101101111110000000000
000100000000001111000111001011001011101001110000000000
000010101000100011100010000011101110000000000010000000
000001000000000000100000000000110000000001000000000000
000010001111011000000111000011000000000000000000000000
000000000110101001000011001111100000000001000010000000
000001000000000111000000000101101011000110000000000000
000010001010010000000011010000111110000001010001000000
000110100000000011100110111000001010000110100000000000
000101000000000000100111110111001110000000100010000001
000001000000001001000000000011011011111011110000000010
000000100100000011000000001111001000010010100000000000

.ramt_tile 6 22
000000100000000111000000000001101100000000
000100000000000111100011110000010000010001
011000000110010111100000000001001110000000
000001000000101111000000000000010000001000
010000000000000000000010000011001100000100
010000000000100000000000000000010000010001
000000100000000001000110101011001110000000
000000001100100000100111100111010000010001
000100000000000011100111001101101100000000
000100000000000001000000000111110000011010
000010100000010011100010000101101110001010
000001001010100000000100000001010000000001
000010100000000000000111001011101100011000
000000000000000000000000001101110000010000
010101100001011001000000001101001110101000
010111000000101011100000000011110000001000

.logic_tile 7 22
000100000001011000000000001011011110000010000000100000
000000000000100111000011110101100000001001000000000000
000000000001110000000111010011001110000010000000000010
000000000001011001000111101111100000000111000001000010
000010100110000001000010010001111010010111010010000000
000010100010000111000111011111101011010111100000000000
000000000001000001000011110101111001000010100000000000
000001001000000001100011110000101010100001010001000000
000000001100000011100010010011011101110000010001000000
000010100000000000100011000001001111110001110000000000
000001000000000011100010001101000000000010100010000000
000000100000000000100000001011001010000000010000000000
000010100000000011100011100101101010000111010000100000
000000000000000000100010011111011001101011110000000000
000001000001000000000010001001111010000000000010000000
000100100010100001000100001101100000000001000000000000

.logic_tile 8 22
000000001000000000000000010000000000000000100010000000
000001000000000000000011000000001111000000000000000000
011000000000000000000000010000001000000010000000000000
000000001110000000000010110000010000000000000000000010
110000000001010000000010001000000001000000000000000000
000000000000011001000111101001001100000010000000000000
000110100001000011100010001000011100000000000000000010
000001001000100001100010001101000000000010000000000001
000110100000101000000000010000000001000000100110100000
000011101100000101000010000000001011000000000000100000
000001000000001011100010101111101100111001010001000000
000010000010000111000100000101001011010010100000000000
000000000000000000000010100011101010001011100000000000
000000000110000000000100001101101101101111010000000000
110000000000000001000111001101111111000000010000000000
100000001100101001100100000011011110010110100000000100

.logic_tile 9 22
000000000000001111000111100111000000000000000100000000
000000000000001111000110010000100000000001000001000110
011000000000010111100111100111011111000100000010000000
000000000010100000100011111001101000010100000000000000
110000000000011000000111000101111010000010000000000000
000000000000100011000100001101011100000000000000000000
000000101110010111000000001111111010101000010000000000
000000100010100001100010001011101010000000100000000000
000000000000110000000011010111111001111001010000000000
000000000001010001000111011001011101111110100001000000
000010100000000111000111000000011000010010100000000000
000000001000000000100011110001011110000010000000000001
000010000100000101100011100000011100000110100000000000
000001000000000001000110000001001101000000100000000001
110110100000001011100110100111011001111000100001000000
100000000000001011100110011011011111111101010000000000

.logic_tile 10 22
000000000000001000000110000000011010010100000101000001
000100000000000101000110100101011001000110000000000000
011010001010001000000010010101001110010100000000000000
000001000001010111000111111111111001010000100000000000
010010100001101111100011011111001011001110000000000000
000001000000000011100011111101001000001111000000000001
000011101010000001000111100001111011010110000000000000
000000101100001001100110001101101001000000000010000001
000000000000000001100000000000000001000010000010000000
000000000000000000100010000000001111000000000000000000
000001001110000000000000001000011110000000100000000001
000000100001001001000011010101001100000000000000000000
000010000100001000000111001000001110000000000000000000
000000001010000011000110011011011101010010100000100000
010000000110101111100010011001011101110000000000000000
000000000001001011000011010111001111110010100000000010

.logic_tile 11 22
000000000000000000000000010111001000001100111000000110
000010100100000000000011100000101100110011000000010000
000000100000111000000010000001101000001100111010000000
000010100000011111000110010000101011110011000000000000
000000000010000011000010000101001001001100111000000110
000000000000000011000111110000001000110011000000000000
000010100000000000000000000011101001001100111000000010
000000000000000000000000000000101100110011000001000000
000000000000011011100000000111101001001100111000000001
000000000000100011000000000000101110110011000000000001
000000100001000101000000000001001000001100111000100000
000001001010100000100010010000101110110011000000000100
000010000010011000000000000011001000001100111000000010
000010000000101001000011000000001011110011000000000010
000000000010000011000000010101001001001100111000000000
000000001001010000100011000000001001110011000010000001

.logic_tile 12 22
000000000001010000000000000101100000000000001000000000
000000000000000000000010000000000000000000000000001000
000010000000000000000000000111000000000000001000000000
000000000001010011000000000000000000000000000000000000
000000000000000000000000000000001000001100111000000100
000000000000000000000000000000001101110011000000000000
000000000000010000000000000000001001001100111000100001
000000000100000101000000000000001101110011000000000000
000000000000000000000000010111001000001100111010000000
000010001110000000000010110000100000110011000000000000
000000000000010000000010000001001000001100111000000001
000000000000000000000000000000100000110011000000000010
000000000000000001000000000000001001001100111000000000
000000000000000000000010000000001000110011000000000011
000001000100010000000000000000001001001100111000000000
000000000000000001000000000000001110110011000010000000

.logic_tile 13 22
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000010101010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001001001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001011000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000001000001100010100100000000000
000000000001001101000000000111001010010100000000100000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000001100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000001010100000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000001100100000000000000000000000110000110000000000

.logic_tile 1 23
001000000000000000000111101001001101010111100000000000
000000000010100000000100000011111110000001000001000000
000000000001001000000111000000000000000000000000000000
000000001100000111000100000000000000000000000000000000
000010000000101111100111100011011000000110100000000000
000001000001000001100100000011011011000000100000000000
000011100000001000000110001001101010110100010000000000
000010000000001001000100000011001111110110110000000001
000011000000011011100110100111101001011100000000000000
000010100000001101100000001111111011001000000000000100
000000000000001101000000000000011100000010000000000001
000000001100001011000000000101001100010010100000000000
000001000000000000000010010000000000000000000000000000
000000100000010000000011010000000000000000000000000000
000000000000010001000011111000011110000100000000000100
000010100100000000100111010101011100000110000000000000

.logic_tile 2 23
000000000000000111100011101011011010101100000001000100
000000000000000000000100000011001011010100000000000000
000000000000000000000011110011101010010000100010000000
000000001111000111000011011101001010010001110001000100
000000000000100101000111011101111011101001010000000000
000000000001001001000011010011011000000001000000000001
000000000000011000000111011101111001000110000000000000
000000000000000111000111100111111111000101000000000000
000101100001010111000000001001011111010100000000000010
000111100000000000000000001011011001100100000000000000
000000000000000111000000010000001111010100100010000000
000000000010001011000010000111011100000000000001000000
000000000000010111100110001001000000000010000000000000
000000000000000111100000000111101110000011100000000010
000010100000000011100111101111111110000010000000000100
000000000110001001100011001001010000001011000000000000

.logic_tile 3 23
000001000000000011000000000001100001000010100000000000
000010000110000000000000001101001101000001100001000000
000000000000100111000111100011100001000010000000000000
000000000111001001000110100001101000000011010000100000
001010001010000001000011101111011001101110000000000000
000000000100000000000100001001011111101000000000000000
000010101110000011000110011101011011011011110000000000
000001000000001101000111010011011110000111110001000000
000000101100110111000000000011011011010000100010000000
000000000001010000000010000000011000101000000000000000
000000000000000111000111001011101110000001000000000010
000000000000000101000010000101010000000011000000000010
000100000000000000000010010000011100000100000000000000
000100001000100001000010010000010000000000000000000000
000001000000001000000111000011011010001001000000000101
000000100000001111000100001111100000001010000000000000

.logic_tile 4 23
000000000000000001000000010111100000000011100010000000
000000000000000000100010010111001100000001000010000001
000000000000000111100000011011100000000000010000000000
000000000000000000100010101111001011000010100000000000
000100000000001000000000001101101111100001010000000000
000100000000100101000011101101101001100000010010000000
000000001110000111000111011011011110000110100000000000
000000000000000000000011010001111101000100000001000000
000000100001001000000110010111101110000111000000000000
000001000000000111000111000111010000000001000010000011
000010101000000000000111100011111010000000100010000000
000001100010000111000111110000101010101000010000000000
000000000000000111000010000001011100010010100000000000
000000000000001011100011101111011001110111110010000000
000010000000000000000010000000000000000000000000000000
000001000000000001000110100000000000000000000000000000

.logic_tile 5 23
000000000000001001000111100001111110100001010000000010
000000000000001101100010011111111001100000000000000000
000010100010000111000111000001111100100001010000000000
000001001101001111100111000101101111010001110000000010
000100000000000001100111100001000000000000000010000000
000101000001011111100110010000001000000001000000000000
000010000000000000000000011101001100000111000000000000
000001000110000000000011000001101100000001000010000000
000000000010101011100000000000011110000100000000000000
000000000000011111000010110000000000000000000000000000
000000000000001111000011110011001110000101010000000010
000000001010001001000110111001101110000110100000000000
001001000000010011100111001011111101000100000000100001
000000001000111111000011111011101000000000000000000000
000010101001000000000000000000001011010000000000100000
000000001010000101000011111101001011010110000000000000

.ramb_tile 6 23
000000000010000001000000000101011010000101
000000010100000000000000000000110000001000
011000000010001000000000010101111000100000
000010000000001111000011010000110000101000
110001001100000101100010010101111010001101
110010000000101111000111100000010000000000
000001000000010000000011010011111000110100
000000100110101001000011010101110000100000
000010100000000111000010000111111010001000
000100000000000000100000001101110000100000
000000000000100000000000000011111000010000
000000000111000101000011010001010000010100
000000100000000000000111101011011010100000
000011100000000000000000000001110000100000
110001000110000111000000000101011000100000
110000100000000000000011100011010000100000

.logic_tile 7 23
000000100000000011100010001000001111000000000000000010
000001000100000000100011111111001001000010000000000000
000000100000000011100111011011111010001011000000000000
000001000000011001000011111001100000000011000000100010
000001000000000011100011111000011000000000000000000100
000010101001011001000010010001000000000010000000000001
000000000000000001000110101000000000000000100000000000
000000001000000000000100000001001001000000000001000000
000000100001000111000000000001101100000100000000000000
000001000000100000000000000000000000000000000011000000
000010000001000000000010110101100000000001010000000000
000001100000100000000111000101101000000001100001000000
000001000100000000000000000011100001000010100000100100
000000100000000001000000000101101110000001100000000000
000000000110000001000110100001001010010110000000000000
000000000010000000100000000000111011000001000000000000

.logic_tile 8 23
000000000010101001000011101101011010111111110000000010
000010000000000111100110010101011101100001010000000000
011000001011000111100110110001001100000000000010000100
000000000000001011000011110000000000000001000000000000
010100000000100111100110001011011000000000100000000000
000000001110000111000100001001011001100000110000000000
000000100000000111000000000111111101101000000000000000
000000001100000001000010100111001010100000010000000000
000010100000010001000000010001011101000000000000000000
000001000000100001000010001111001000101001000000000000
000000000000000111100000010111101110110100010001000001
000010000000000001100011100011101001110000110000000010
000000101010000111000010100001111110000101000101000000
000001001110001001100111010101010000000110000010000000
010110100000010101000010001101011100000110100000000000
000000001000001111100010000111111111010110100000000000

.logic_tile 9 23
000000000000001000000000011011101011100000110000000100
000000001100001011000011000111111011010110110000000000
000000000000100111100011100000000000000000000000000000
000000101010011111000111110000000000000000000000000000
000000000000000111000010010001101011101001110000000010
000000000000000101000011100011001100101000010000000000
000010001010010011000111100011011011110000110000000000
000000000000000000000000000101001110110100010000000000
000001000000001111100111001011101100101000010000000000
000010101100001011000100001001001011111000100001000000
000000000001001001000010000001011000000100000010000000
000100001110001111100100000000000000000000000000000001
000000000000000000000011100001111110101101010010100000
000000000000000000000100000101111111101000010000000000
000010001111001001000000010011101000000110000000000000
000000000110101111100010111011010000001010000000000001

.logic_tile 10 23
000000100000000001000110101111011110100000000000000000
000011000000001001100011000111001101000000000000000000
011010100000011111000011100000001010000010000000000000
000010100010001101100010010000010000000000000000000010
010000001101000001000011100101101011010100100110000000
000000100001010000100111110000111001000000010000000010
000000000000000000000111110001011001010000100000000001
000000000000000000000111010000011100100000000000000000
000000100000001111000010010001111000101000010000000000
000001000000001001100010010011011010101101010000000000
000100001000010011000000000000000000000000100000000000
000000000000000111100000000000001001000000000000000000
000000001010100000000000001001000001000000100000000000
000000000000111101000000000011001011000000000000100000
010000001111100001000000000001101000101000100000000100
000000000001010001000000001011011100111001010000000000

.logic_tile 11 23
000001000000001000000000000001101001001100111000100000
000010000000000101000000000000001110110011000000010001
000001000000000001000000000101101001001100111010000000
000010001100000000100000000000001101110011000000000001
000000000000001101000000010011001001001100111000000010
000000000000001111100011100000001011110011000000000000
000000000000001101000010100011101000001100111000000001
000001000110000101100100000000001011110011000000000000
000000000000000011000000000111101000001100111000000001
000000001110001011100000000000101010110011000000000000
000011000001000101100010000111001001001100111010100000
000000001100001101100100000000001010110011000000000000
000001000000100001000000000101001000001100110000000000
000000101100010000000000000000001100110011000010000000
000010100000111001000110101001011111100000000000000000
000000000011110011000111010011011110000000000000000000

.logic_tile 12 23
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000110000
000000000000000000000011100011101000001100111000000000
000000000100000000000100000000100000110011000000000000
000000000000000111100000000011001000001100111000000000
000000000000000000100000000000100000110011000000000001
000001000011010000000000000000001000001100111000000001
000000000000000000000000000000001110110011000000000001
000000100100000000000010010001101000001100111000000000
000001000100000000000110110000100000110011000001000000
000010100000100000000000000000001000001100111000000000
000000000000000000000010100000001111110011000000000001
000000001000000000000000000000001000001100111000000001
000000000000001001000011100000001010110011000010000000
000000000000000000000000010000001001001100111000000000
000010000110000000000011010000001111110011000000000001

.logic_tile 13 23
000000000101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000111011100000010000000000000
000000001110000000000000000000000000000000000000100000
000000100000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000010000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000100000000000000000000000110000110000001000
000000100001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000001111000000001111001100001001000000000000
000000000110001111100010101011110000000101000000000100
000001000000010001000111101111001001001001100000000000
000000001110000111100100001101111110000110100000000100
000000100001000111000111001011111111000001000000000000
000001001000000000100100000001011010010010100001000000
000000000000000001000010111000011110000000000000000000
000000000110000111100111010111011100010100100000100001
000001000000000111000111000001011011010100000000000000
000010100111010011100000001101001010011000000000000100
000000000000000011100000011101101011000000100000000001
000000000000000000000010000001101010010000110000000000
000000000000100000000010000001100000000001110000000000
000001000011000000000110010001101100000000010000000001
000000000000001000000110000101011011000110000000000000
000000000000001011000011000001101010001010000000000000

.logic_tile 2 24
000100000000010001000011100101101111100011110001000000
000100000000000000100000000111111100000011010001000000
000011100000000000000110100111011111000001000010000000
000000001000000111000110101001001010101001000000000000
000001000101001011100111000111001111100011110000000010
000010000000000101000010110111011100000011010000000010
000001000000011111000000000111011110010110000000000000
000010101010101001000010111101001001000010000000000000
000001100000000111100010000000011101010000100000000001
000010001000000111000010101101001001010100000010000000
000000100000010101100000001011001010000001010000000000
000001000000000001000000001001101101000001100000000000
000000000000000111100000001101001100000100000000000000
000000000010100101000011110111001100011100000000000000
000000000000000011100000000001111011000001010000000001
000000000000001111000000000001001110000010000000000000

.logic_tile 3 24
000100000001010111100000000111011010101001010000000000
000100000010101001100011101001101000001000000000000000
000001001100001000000000010011101111000001000000000000
000011000000000101000010101011011101100001010001000000
000000000000000111000111100011011111010100000010000000
000000000010000000100110011101001011011000000000000000
000000000000001001000111101101101110001101000000000100
000000001101001011000010011101001000000100000000000000
000011000011001101000111100011111111001000000010000000
000010100000100111100011100011101000001001010000000000
000000000000111111100010010101001101010010100000000000
000000001110111111000011100000011100000001000000100000
000000000000000101000010011101011011000101010000000000
000000000000000001000011010111101101000110100000000010
000010000000011011100110101001111110010000100001000000
000000000010100011100100000101111110100010110001000000

.logic_tile 4 24
000000100000000001000010010011011000100001010001000000
000001000000010000000011110111001001100000010000000000
000001000000000001100010000000000000000000100000100000
000000100001001011100110010001001111000000000000000000
000101100000000000000000000011001111000111000000000000
000111100000000001000011111011101011000010000000000100
000000000010001111100111000101111111010110000000000000
000000000000100011000110000000011001000001000000100000
000000101110000011100111101111101010010100100000000000
000000101110010000100110011101111101001000000001000000
000000000000000001000000011000011000010100000001000000
000000001110000001000011100101001001010000100000000000
000000000000001001000010001101011010000000000000000000
000000000011000111100010001011011111000110100000100000
000000001110000000000111101011111000000100000000000010
000010100000000000000011100011010000000110000000100000

.logic_tile 5 24
000000000000001001000111110111111010000000010010000110
000000000000100001100011100101111011000000000011000000
000010001100001111100000001111001001111001010000000000
000001000000011111000000001011111100010010100001000000
000000000001010011100110000101001101010000000000000000
000000000000001101000010000000001101100001010001000000
000000101100000000000010000101101001000010000000000000
000010100000001111000010011011111000000000000000000000
000000001101001001000110100001001011010000000001000000
000001000000000011000100000000011000101001000000000000
000010100000000011000111001011011110000000000010000000
000001000110000011000011110111001111101001000000000000
000000000000000000000110100101101000000000000000000000
000000000000000000000110000001010000000001000000000000
000000000001010011100011100011111110000000000000000000
000000100100101101000010000000010000001000000001000000

.ramt_tile 6 24
000000000000000011100111000101101000000000
000000000000001001000000000000110000111000
011101000001000011100000000011001010000100
000010100000010000000000000000010000100000
110010000000000111000111000001001000101000
010010000000000000100000000000010000100000
000000000000110001000010001001001010101100
000000000000110000000111111111010000000000
000101000000100000000000010111001000100000
000010000001000111000011000101110000000010
000000001010001000000010001101101010000000
000000000000000011000011110111010000000001
000000000000010000000000001011101000100000
000000001000000000000011101011110000001000
110010000000000000000000001101101010100000
010001000000001111000010100001110000100000

.logic_tile 7 24
000000000111001101100010100000011000000100000110000110
000000000110100111100111100000000000000000000000100000
011001100000000111100000000101101110000010000000000000
000001000010100000100011101101001101000000000010000000
110001001010000001000000010111111101000001010000100000
000010100000010001000011110001101001000010000000000000
000010000010000011000000010111101010010010100010000000
000000000000000000100011000001101100100000000000000000
000001000000001111000011010011101001100001010000000000
000010000000000111000011010011111110100010110000100000
000010000000000111100111100011100000000000000011100000
000000000110000101100110101111000000000001000010000001
000100000000000111000010000111101110000010110010000000
000100100101010001100010011111001001000011110000000000
110010000000000011100111110011101101010111010000000000
100000000000000111100011110101111011010111100000000010

.logic_tile 8 24
000000000000010011000111001101101001111000000000000000
000100000000101001100110001111111110111101000010000000
011000100100000111000000000011011101110000110000000000
000010000000000000000000001011101000111000100001000000
110000000000010001000000000001001010000001010001000000
000000000010101011100011111111001100000010000000000000
000010000110000001000000011000000000000010000000000100
000001000000100001000011101011000000000000000000000000
000000000000001000000111100000000000000000100100000100
000000000000001011000110000000001001000000000000000010
000000000001001000000010000001001010001000000000000010
000000000110001101000100001011000000001101000000000000
000000000000000000000011110000011011010000000000000000
000000000100000000000111110000001010000000000001000000
110011001000000001000111100000000000000000000000000000
100001000000000000000100001111001011000000100000000000

.logic_tile 9 24
000001100000100000000111110011011101000010000000000000
000011100001010000000111000111001111000000000000000000
011000000100010111100010100000001000000110100010000000
000000001010000111100000001101011001000000100000000000
110000100000001111100011010111000001000000000000000010
000011100000001011100011100000001000000001000000000000
000010000001000111000110101011101011011111100010000000
000001000100000000000010000001111011011101000000000000
000000000000000011000010111111001011101001010010000000
000000000100000000100011010111101010101010010000000000
000001000000001011000000010101111101010110100000000000
000110100011001001100011011011101110010100100000000010
000000000001000011100110000000000000000000000100000001
000000000000010001100111010101000000000010000011000010
000100001011010111000110101111001101010110100000000000
000000000101100001100110011111111001010010100000000000

.logic_tile 10 24
000010000000001111000000000011011000000000000010000000
000101000000000011100000000111100000000001000000000000
011000001111010111000000011101111111101000100000000000
000000000000100000100010110111011010110110100000000001
010001000000001111100111100111101010100001010000000001
000000000000011011100110000101001000110011010000000000
000000000001001111100111101000001100010100000000000010
000000000100101111000010111111011000010000000000000000
000000000110000011100011111111001111101000010000000000
000100000110000000100011111101011100101101010000000000
000010100011000001000000001111111100011011100010000000
000001000000100001100010111101011100010111100000000000
000000000000001111100111100011101010000100000100000001
000001000000001111100110011101010000001110000010000000
010000000000000101000010001111011001101000110000000010
000000001110000001100110000101111110100010110000000000

.logic_tile 11 24
000010000000000111100000000001111010000010000000000000
000001001100000000000011001001111101000011010000000000
000000000000001000000010100101001111101000010000000000
000100001100001011000011111111111010101101010000000000
000000000001000001100111100011100000000001000010000000
000000001101110001100011100101000000000000000000000000
000000100000001000000000011101011000111001010000100000
000000001000001011000011100101111111101001000000000000
000000000101010000000000000101001011010000100000000001
000000000000100000000010010000101111100000000000000000
000010101100000111000010000101011000101001010000000000
000001000000010000000010010001101111101001100000000000
000000000000010000000010000000011101000110100001000000
000000000001110000000011110101011101000000100000000000
000000000000000001000111001101011110111001010000000000
000001000000000000000100000101101111101001000000000000

.logic_tile 12 24
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001110110011000011010000
000000000000000000000011100000001001001100111000000001
000000000000000000000100000000001001110011000000000001
000000100000000000000111000011001000001100111000000000
000011101010000000000000000000000000110011000000000010
000011000010000000010000000111101000001100111000000001
000011000000000000000000000000100000110011000000000000
000010100100000101000000000111101000001100111010000000
000001001010000000100010110000000000110011000000000001
000001000000100000000000000101001000001100111010000000
000000100000011101000000000000100000110011000000000001
000000000000000011100000000000001001001100111010000000
000000000000000000100000000000001100110011000010000000
000001000010011000000010100011001000001100111000000100
000000000100100111000100000000100000110011000000000000

.logic_tile 13 24
000001000000000001000000000001000001000000000000000000
000000100000000011100000000000001111000001000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001111000110010000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000001100000000000000000111001010000110000010100101
000000000000000000000000000000101010000001000010000011
000000000001000001000000000101001101000110100010000000
000000001110100000100000000000101100000000010000000000
000000000000000000000000000000000000000000000000000000
000000101011011001000000000000000000000000000000000000
000000000001010000000011100000011110010100000100100000
000010000000000000000100001101001000000110000000000010
010010000100000000000010100000000000000000000000000000
000000100000000001000100000000000000000000000000000000

.logic_tile 14 24
000000000000010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000001100000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000001001001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000100000000000000000000000110000110000001000
000010101001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000001011100011101001001110001000000000000000
000000001000000001100100001111001110001001010000000000
000000100000000000000000011001101100001101000000000000
000001000000001101000011011101100000000100000000000000
000100000001000011100000001011001010000000010000000001
000100000100001111100000001001001111000110100000000000
000000000001011000000111011101011100000000010000000000
000000000000001111000010001011011110001001010000000000
000010100000111101100000000111101111000101010010000000
000000000001011101000000000001011011001001010000000000
000000000000000000000010110111101110001001000000000100
000000000000000000000011111001010000001010000000000000
000100000000000001100010010101101000010000000000000000
000100001100000001000111000000011111101001000000000000
000000001010000011100111000001111001010000100010000000
000000000000001111000100000000101011101000000000000000

.logic_tile 2 25
000000000000100000000010101111111000000001000000000000
000000001001010000000000000111101101010010100000000001
000000000000000101000000000111011010010110000000100000
000000000000000111100000000000001010000001000001000000
000001000100000001000110101011100000000001010000100000
000010100000001011000000000001101101000010010000000000
000000000000000011100110000011001010000000000010000100
000000000000000000100000000000000000000001000000000011
000001000000000011100000000111011111000100000000000000
000010100110000101000011000000001110001001000000000000
000000000000000111100111000101001011010000100010000000
000000000110000000100011001001011100010001110000000000
000001001100100001000000001111101111010000100000000000
000010100001010001100011000111001011100010110000100100
000000000000101111000000000011101100100010110000000100
000000000001011101100010001111101100000011110000000000

.logic_tile 3 25
000000000000101011100110000101001100000110100000100000
000000000001001111100010101001011100000110010000000000
000000000000001011100011111101101011100000010010000000
000000000100001111100010000111001101010100100000000000
000000000000100011100000001001011010001011000000000000
000000000001001101000010011001001110001111000000000000
000010100111000011100011101011101010000110100000000001
000000001010001001000010111011101100000001010000000000
000000000010000111100011001001011010001100000000000000
000001000001010001000000001101111000001000000000100000
000000000000100000000111011101011001100000010000000000
000001000000010000000110111011001001010000110000000001
000001001100000101000000000011111001101000000000000000
000010100000100000000000000101111010101100000000000000
000000000000000001000000001101111110001000000000000000
000000001110000101000000000001101011001001000001000000

.logic_tile 4 25
000000000000001111000010000101011010000110000000000000
000000000001011001000100000101111110000001010000000000
000000100000000000000000001011001111000011010000000000
000001000000101101000000000111011100000011110000000000
000000000000101001000010111001011011110000010000000000
000000000000000011000111001011001000010000100001000000
000011000111000000000000010011111000000000000010000000
000011000110101001000011001111001010100001010000000000
000000001010001001100111110101111111110000000000000000
000010100001001001100011101011011000110000010000000000
000010000111000101000111010001011110000000100000000000
000001000110100101000111110000001001000000000000000000
000000000000100111100011011011001110010011100000000010
000010101001001101100011111111101010000011000010000001
000101000000000011100111011001101010000000010000000000
000100100110001111000011111011011100000001010000000000

.logic_tile 5 25
000000000000000000000000011000011011000110000000000000
000000000000000011000011000011001001000010100010000001
011000000000101011100011101111000000000010110100000100
000000100000011011000010010111001111000001010010000000
010001000000001011100111010000011001000000100000000000
010010100000011111000111100001011110010100100000000100
000001000100001111100111000101101010010100000000000000
000010101010001001100100001101001010011000000010100000
000000100000000000000111101011101101000000100000000000
000000000001000000000100001011111100010000100001000000
000000001100000101100111111000011000000000000000000000
000000000000001101100011100011000000000010000000100000
000000001110000101100011100111011000001111110000000100
000000000000001111100110001101001111000110110000000000
010001000000000011100011101111111010100011110010000000
000010000000100001000100001001111010000011010000000100

.ramb_tile 6 25
000000000000000000000000010111111110001000
000000011000000000000011110000010000000000
011100001001001111100000010011111010100000
000000000000001111100011010000110000000000
010100001100001111100111100101011110010100
110110100000000111000011000000110000000000
000000000000000011100010000001111010000000
000000000110000000100100000101110000001010
000000000000000111100000000001111110000000
000000000100000000000000000101010000010010
000000100000000000000000010101111010000000
000000000000000000000010110111010000100010
000001000000100000000000000111011110000000
000010100001010111000011111001110000010010
010000000000011000000111110111111010000101
010000000000101111000011010011110000000000

.logic_tile 7 25
000001000000000111100111110000000000000000100011000000
000010100000000001100011110011001110000000000000000000
011001000000000000000111111011101010010110100000000000
000010000010000000000011011001001111100001010010000000
110000000000000011100111100001001110101001110000100000
000000000000000000100100001101001111010100100000000000
000001101001010101000010000001111110001101000000000000
000010001100000000000000001011111001001100000000000000
000100000001011001000010001111101100100000010000000000
000100000000001011000110110101101001010100000000000001
000010000000000111000010001001011111000000100000000000
000001000000001001100110000011001101010000100000100000
000000000101001011000110101000000000000000000100000000
000000000000100011100010001011000000000010000010000000
110000000001010001000111010011011011010110000001000000
100001000000100111000111000000111110000001000000000010

.logic_tile 8 25
000000001110000000000000010111111101000110100000000000
000001000000001001000011110000111101000000000000000010
011000101110011111100000000111000000000000000101000000
000000000000101011100011100000000000000001000000000000
010000000000000111100011110000001110000100000000000000
110000000000000000100011110000011000000000000011000000
000000000000000000000010001001101110100010010000000000
000010000100000000000000000001011011010010100000000000
000010000000100011100010100000000001000010000010000000
000000000000000011000100000101001100000000000000000010
000000000000000101000110101111101100101000010000000000
000000000000000101100010010111001110001000000000000000
000000000000010001000010101000001101000110100000000000
000000000001000001000010001001011111000000100000000000
000010100000000001100010000101101001101001000000000000
000000001000000001100111010011111100101010000000000000

.logic_tile 9 25
000000000000000000010011100000001110000100000000100000
000000000000000000000011111101011100000000000000000000
011000100000010111100110111001011010100010010000000100
000001000110001101100111110111101101100001010000000000
110000000000000000000110000011111101011111110000000001
000000000000000000000000001011101011000111110000000000
000000001010000101000011001111011001100001010000000000
000000000100000011100010110001011001110011010000000000
000000000000000000000111100011111011011111100000000000
000000000000000111000011001011101110101011110010000000
000010001001000111100011100111000000000000000000000000
000000000010000000000000001001100000000010000000000000
000000000000000111000111010001000000000000000110000100
000000000100000000100111100000100000000001000000000100
110101100000000111000000011001111011010110000000000000
100010000001001001000010001101011111111111010000000000

.logic_tile 10 25
000001000110000111100010010000001011000100000110000011
000000001100001001000111111101011001000110100000000000
011000000000110101100011110001011010001000000000000000
000000000001010000000011001001110000001101000000000100
010000000100010000000111110011111011000110000000000000
000010000000100000000011100000011111000001010000000000
000010000000000111000111110111011111000000100000000000
000000000000001011100111100000001101000000000000000000
000100000000001111000000001001000001000010000000100000
000110001111010111100000000011001101000011010000000000
000001001100000111000110001011001111101001000000000000
000010001010011111100110110111011001110111000000000000
000010100000010001000111000001011000000010100000000001
000001000000000000100100000000001000001001000000000000
010000100000001001100011100000011011000010100001000100
000000000000000111000000000011001010000110000000000000

.logic_tile 11 25
000001000100100001000010010001001001010110000000000000
000000000001000000100010100000011011000001000000000000
011000001100000000000111000111000001000001100100000000
000000000000100000000100001011001111000001010000000010
010000000000010111000110000011011110000100000100000000
000000000110000000100100000000011100001001010000000010
000000000000100000000110000000001010000010100000000000
000000001010010001000100001001011111000110000001000000
000000000000001001000011100111100000000001000100000000
000000000000000001000010001011101001000011100000000001
000000100100000111100000011101011101101001000001000000
000001101101000111100011100011001001111011000000000000
000010100000000011000000000000000000000000000000000000
000000001110000000100011000000000000000000000000000000
010010100000110000000000001011100001000000100100000010
000001100000100000000010011111101010000010110000000000

.logic_tile 12 25
000010000000000000000000000000001000001100111000000000
000010000000001111000000000000001010110011000000010000
000000000001000011100000000000001001001100111010000000
000010100001110000100000000000001100110011000000000001
000000000000001101000000000000001001001100111000000000
000000000000000111100000000000001110110011000010000000
000000000000100001000000000001001000001100111010000000
000000000001010000000000000000000000110011000010000000
000000000000101000000000000111001000001100111000000100
000000001100001001000000000000000000110011000000000100
000000001110000101000000000111001000001100110000000001
000000000000000000100000000000000000110011000000000100
000000000000000011100111000001100001000010000000000100
000000000000001111100000001111001010000011100000000000
000010100000000111000010000111101101011100000000000000
000000001110000000000111110101101111001000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110010000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000001110000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000001000000000000000000000000110000110000001000
000010101000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000011110000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010001000000000000000000000000110000110000001000
000000010010000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000001000000101101000000000011011110001100000001000000
000000100011001011100000001111011011001000000000000000
000000000000001111000010100101101011001001000000000001
000000000000001011100110010111001001000010100000000000
000001000000000101000110000011011000001100000010000000
000000100000000111000000001111001011001000000000000000
000000000000001001000000000001101110000100000000000000
000000000000000011000000000000000000000000000000000000
000000111000000011100000000111101011000100000000000000
000000010110000111000000000000001001101000010000000000
000000010010000000000111101001001101000010100000000000
000000010000000000000100000101001101000001100000000000
000000111100100101100110110001011100000001000010000000
000000010001000111000011000011011000010110000000000000
000000010000001000000000010101101010000111000000000000
000000010000000101000011011111001110000001000000000000

.logic_tile 2 26
000000000000000000000111000101101100000110000000000000
000001000000001111000100000111101011001011000001000000
000010000000000111000010110101111111110110100000000000
000001000110000000000011100111011001100001010001000100
000000001010100000000010100101101100000100000000000001
000000000011000000000000000000101110001001000000000001
000000000000000011100000011111011110101000000000000000
000000000000000101000011110101011101101001000000000000
000000110000100011100011100011111100000111000000000000
000000010011010000000100000001010000000010000000000000
000010110000000011100010010011111100001000000010000010
000001010000010001000011001001100000001110000000000000
000000010000001001000111000011011011001001100000000000
000000011000000101100000001111101111000110100000000010
000000010010000001100011000111111001000000100010000000
000000010000000000100000000000011000101000010000000000

.logic_tile 3 26
000001001100000000000111101000000001000000000000000100
000010100000001001000100000111001010000000100001000001
000000000000001001100111111101011101000000100000100000
000000000000000001100010100111001100100000010000000000
000001001100000101000000010001101000000010110000000000
000000100000100000100011011011111110000011110000000000
000000100000000001000000000000011101010000000000000001
000001001000000000000000000000011111000000000000000000
000100010000001111000110000011001011101000000000000000
000100010000101011000111101111011001011100000000000000
000010010000001101100000000001111101000000100000000010
000001010000000101000010010111001000010000100000000000
000000010000000111100110010111000000000000000000000000
000000011010000111000110000001101100000001000000000000
000000010000000001000000000011111000101001010001000000
000000010000001011000011111011011100000000010000000000

.logic_tile 4 26
000000000000000111000111100011001101000110100010000000
000001000000000101100110000101011110000000010000000000
000011100000001001000110001011111011000000000000000000
000001100100000001100110010001101010001001010000000000
000010000000101111100000000011111110011100100000000000
000010101110010101100000000001011110001100000000000011
000100001010100111100111111111101110000011010000000000
000100000001010111100111111001101010000010000000000000
000000010010000011100011101000001000000000100010000000
000000010010000000000000000101011001000000000011000110
000000010000000111100010011000011000000000100000000000
000000010000000001000110111011011000000000000000000000
000000110000100001000010011000011011000110100000000100
000011110000011001000111110011011000000000100000000100
000000010000000011100111000101101110111100110000000000
000001010000000000000010001111111110101000000000000000

.logic_tile 5 26
000000000001010111000000011001011101100001010000000100
000000000000100001000011010001011101010000100000000000
000000001110001000000110111111001110001001100000000000
000000000000000101000011010011011000000110100010000000
000000000000101111100000001111011011001000000000000000
000000000000011111100010010111111111000110000001000000
000000001000001001000111110101101100000001000000100000
000000000100100101000111101101000000000011000000000000
000000011110001111000000001001100001000000100000000000
000000010000101111100000000011101011000000000000000000
000001010000000101100010000011101011000100000000000000
000010110000100011100111100000001111000000000000000000
000101011000000111100011101000011010000110100000000100
000100010000000000100110011001001000000100000000000000
000000010000000001000110000011001000010110000000000000
000010011010000000100110000101011100000010000001000000

.ramt_tile 6 26
000000000000000000000000000011001100000000
000000100000010000000000000000010000000001
011010000000100011100000000011001110000001
000000001101001111100000000000010000000000
010100000000001000000111110001101100000000
110100000000000111000011100000010000000010
000010000000010001000000011111101110010000
000000000000100000000010011101010000010000
000000010100001111100111001101001100000000
000000010001001011000000001111010000011000
000000010000001000000011100011101110000000
000000110000101011000110011101110000010100
000000010000000000000111001111101100000010
000000010000000000000000000101110000100000
010000011110000111100111011011101110010000
010000010110000000000011011011010000010000

.logic_tile 7 26
000000000000000000000010000101001010001000000100000100
000000000000000000000111110111011001001111000001000000
011000000000000011100111000011111000000000000001000010
000000000000001111100111000000000000001000000000000001
110000000000001000000010010011111001001110000000000000
010000000000000001000111001111011010001111000001000000
000000100000000001100010000000000001000000000000100000
000001000000001011100100001001001101000010000000000000
000000011010001000000011001111101101000100000000000000
000010011100001011000010001001011111101000000000100000
000001011010000101000011101111101101010100000000000000
000010110001011001100111110101001111100000000000000000
000001010100000011000010000001100001000001110010000000
000000010000000001000100001101001011000000100000000000
010000011100101111100111011000011100010000100000000000
000000010001001011100111110001011110010100000010000000

.logic_tile 8 26
000001000000000111000111001101011000110000010001000000
000000000000000001000100000101001011100000000000000000
011000000001011111000010001101101100001110000000000000
000000000000101101100110101111101111001111000010000000
110001001010000000000011111011101100110000010000000000
110000100000000001000011100101011011100000000000000000
000010101100011001000111110011111100110101110010000000
000000000000000111000110011101011000111000110000000000
000000010000011000000110100101101001010111110000000000
000001010000101111000100000001111001100010110000000000
000000010001001001000000010001100000000000000101000000
000000011010101111000011010000000000000001000000000000
000010110000000000000111010111011011101001000000000000
000000010000001011000110001101001010010000000000000000
000000011010000111110000011111111011101000010010000000
000000010110000011000011001001001110000000100000000000

.logic_tile 9 26
000000000000000000010111111111101101101001110000000001
000000000000000000000011101011011111010100100000000010
011000000000001000000011100001011010000100000000000100
000000100010000101000100000000100000000000000000000000
110100000000000000000000001001001110000110000000000000
000100000000000000000011110011110000001010000010000000
001000000000000111100000010001101110000000000000000000
000000001010000001000011100000010000001000000000000000
000000011001010000000011000000011010000100000110000010
000000010000101111000010110000000000000000000001000111
000000110000001000000111110011001111010100000000000000
000001110000001011000011100111111101011000000000000000
000000011001000000000111000001111010000100000000000000
000010110100101011000010000000110000000000000000000000
110000010000001000000110000011000000000001010000000000
100000010000100011000100001101001101000001100000000001

.logic_tile 10 26
000000000000010000000111101000001110010010100000000000
000100000000100001000100000001011110000010000000000000
000000001010001000000000000111001110000111000000000000
000001000000000111000011011001010000000001000000000000
000000000000000000000010000101000001000001110000000100
000000000000000001000000000001001001000000010000000001
000000001000000000000000010011001110000110100000000000
000000000000000000000011100000101100001000000000000000
000000010000000111100000011111111010001000000000000100
000000011100000000000011000111010000001101000000000000
000000010000000000000000000111001011000110000000000000
000000010000000111000000000000011011000001010000000000
000000010000000101000010000111101110000111000000000000
000000010000000011000110010111100000000010000000000010
000000010010000001000000010011111110000010000000000011
000000010001001001000011000000000000000000000000000010

.logic_tile 11 26
000000001110000101100110101101101100000010000000000100
000000000100001001000000000001111100000000000000000000
011000000011011101100000011001000000000000100100000100
000000000000001101000011010001001110000001110000000010
010000000000001000000000011101111110001000000000000000
000000000000000101000011111001010000001101000000000001
000000000110001000000000010001001110010100000100000100
000000000000000111000011000000011000001001000000000010
000000010000000000000010000001001010010100100100000000
000000110000001111000000000000111000001000000010000010
000010110000000000000011001001000000000001000100000010
000000010000000011000000001011001010000011100000000000
000010010110000000000110100000000000000000000000000000
000001010000000011000100000000000000000000000000000000
010100010001010000000000001001011100000100000100000001
000000010000001111000010000111000000001101000010000000

.logic_tile 12 26
000000000000000000000000010101000000000011100000000000
000000000000000111000011110111001000000010000000000000
011000000000000111000000000111101110000100000100100000
000000000000000000000000000000111110001001010000000000
010000000000000000000000000011000001000000100100000000
000000000000000101000000001111101101000010110000000110
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010010000000000000111000101011000000000100000000000
000000010000000000000000000000001001101000010000000010
000000010000100000000000000000000000000000000000000000
000000010000000000000010010000000000000000000000000000
000000010000001101000111000000000000000000000000000000
000000011110000001100100000000000000000000000000000000
010000010010000000000111000000000000000000000000000000
000010010000000000000100000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000

.logic_tile 15 26
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000100010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001100100000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010111100100000000000000000000000110000110000001000
000000010001010000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000001110000001100000000001111100010000100001000000
000000000000000000000011100000011110101000000000000000
000000000000000011000000000111101001000100000000000000
000000000000000101010000000000011000101000010000000000
000101001110000011100000011111101111010011110000000000
000100100000100000000010000011001111110111110000000000
000000000000000101000010100101011011000000000000100000
000000000000000000000000000000001100101001000000000000
000000010000000101100000001101000000000000110010000010
000000010000100000000000001101101010000000100000000000
000000010000000001100110100011101110001111010000000000
000000010000001001000000000001011110011111110000000000
000000010000101011100110100001101101010000100000000001
000000010001000011000000000000001110101000000000000000
000000010000000101100110000111011001000100000000000000
000000010000000101000000000000001000101000010000000000

.logic_tile 2 27
000000100000000000000010111000011011000110000000000000
000000000000000011000111100111011111000010100000000000
000000000000001000000000000000001000010000000000000000
000000000000001101000011001111011110010010100000000000
000000001100000111000000011000001010000010100010000000
000001000000001111100011010111001000000110000000000000
000000000000000000000000010001101100001111100000000000
000000000000000101000010111111101001001001100000000000
000000010000101000000011100011000001000011100000000000
000000010001010001000010100111101000000001000000000000
000000010000001000000000000001001101010000100000000000
000000010000000001000010010000111010101000000000000000
000001010000001001000000011101001100001100000000000000
000000110000100001000010001011111010001000000000000100
000000010000000011100010000001011100001000000000000000
000000010000000000100000000111100000001110000000000000

.logic_tile 3 27
000000000001000011100000010101001100101101010010000000
000000000000000000100011100111011001100110000000000000
000000000000000000000111101011101100000001000000000000
000000001110001001010100001011001100010111100000000010
000000000001001001000000001011011010101000110000000000
000000000010000111000000001111111110010001110000000010
000000000001000000000111101011001110010100000000000100
000000000000000011000011010111111110100000000000000000
000000010000000111000010000000000000000000000000000000
000000011000001111000111100000000000000000000000000000
000000010000001000000111111000011011010000100000000000
000000010000000011000111001001011111010100000000000110
000000010000001011100010101111011011000000010000000000
000000010010001001100010001011101000001001010000100000
000000010000000000000111010011101010100000010000000000
000000010000001001000111110001001111100001010000000010

.logic_tile 4 27
000000001011000001100010100001101111010000100000000001
000010100000001001100000001101011100100000000000000000
000000000001010011100110110000000000000000000000000000
000000000000100101100011110000000000000000000000000000
000100000000000000000011100011111100000000000000100000
000100000000000000000011000000101110000001000000000000
000001000000000000000000011001001101101000000000000000
000000100000000001000010110101011110101100000010000000
000000010000000000000010101111100001000011100000000000
000000010000101001000110010001101001000010000001000000
000010010110000001000111100011101111000100000000000000
000100010000000101000110001001111001101000000000000001
000100010000000101000011110101011011000010110000000000
000100010001010000100011000011111111000011110000000000
000000010000001101000010000111111000000000000000000100
000000011100000111000010001011001000100001010000000000

.logic_tile 5 27
000001000000000011100000001000011001010000000000000100
000000000001000000100000001111001011010010100000000000
000001000001001111100111001111100000000000010000100000
000000000000010011000011001001001111000000110000000000
000000000001010000000000011011011101000010000010000000
000000000000100000010010110001001100100001010001000000
000000000000000111000111101000011010010000100000000000
000000000000001111100000000001001110010100000001000000
000000010110000111100111001011001010010110100000000000
000000010000000101100000001001111100101001000000100000
000010010000001111000110100111000001000001010000000100
000001011011000011000100000001001000000010010000000000
000000010000000111000111010011111010000000000000000001
000000010001010001100111010000100000001000000000000000
000000011110001111100011101111011001101001010010000000
000000011100001001100011100111101111000100000000000000

.ramb_tile 6 27
000000100000000000000011010011011100100010
000001010000000000000011110000010000000001
011001000000100000000000000011011110100000
000010000001010000000010010000110000000001
110000000000000000000000000101111100010000
110000000000000000000011110000110000010011
000000000000010000000111110011111110010000
000000000000100000000011111101110000001000
000000010000000001000111111111011100100000
000000010000000000100010111001110000101001
000000011010001111000010110111111110100100
000000011110001011100011011011010000000100
000001011111010000000111001001011100100001
000010110000100000000111001101110000100000
110000010110000011100010101001011110110001
010001010001010000100000000011110000000000

.logic_tile 7 27
000100000000000001000010000111000000000000000110000000
000000000000100000100110000000100000000001000000000000
011010001000000000000110111101101101000110100000000000
000000100000000000000110010111001111010110100001000000
110000000000001000000010011011001000100100010000000000
010000000000000011000011100011011011110110100000000000
000000000000000111000111111001000000000001010010000000
000000000000000000100111011001101010000010010000000000
000000011010000001000011100101011111001111000000000000
000000010110000111100111101111111001001011000000000001
000000010000110000000000000000011010000010100000000010
000100010001011001000011001011011000000110000001000000
000001010000000000000010100000000001000000100100000000
000010010000000000000110010000001101000000000010000000
000000011000000000000000000000000001000000100110000000
000000010000000001000010010000001011000000000000000000

.logic_tile 8 27
000010100000000000000111101101001010000000000000000000
000001001100000000000110010111010000000010000000000000
000000000000001000000000000001100001000000100000000010
000000001101001111000000000111001111000000000000000000
000000000000000111000000010000001101000000100000000001
000000000000000111100010100000011010000000000010000000
000000101000100011100010000101011010100000000001000000
000000000000000001100000001001011111110000010000000000
000000011001011001000010011111111100000010110010000000
000000011011010101000010111111001101000011110000000000
000000010000000111100011110011101110110000010000000000
000000010000000000000010111001101111100000000000000000
000000010000001011000000000011011010010111100000000000
000000010000000011100010000011001001101011000000000001
000010010000000011100010000000000001000010000000000010
000000010100001111000110000000001101000000000000000000

.logic_tile 9 27
000000000000000000000111111111001100000010000000000000
000000000000000000000011010001100000000111000000000000
000000000000001000000111100111101001000110100000100000
000000001000001011000100000000111111001000000001000010
000000000110001011100000001101101010101001000000000000
000000000000001011000011100111101111110111000000000010
000000000100000000000000001011011100100000010000000000
000010000001010000000010011001111011100000100000000000
000000011110000111000111101000011100000100000010000100
000000010000000001000111000011010000000110000010000010
000000010001111011000111000011011100100000010000000000
000000010000111011100011111001011011100000100000000000
000000010000100001000011010011011011111100110000000000
000000010001010000000011000111111110100000010000000010
000000010000000011100111101011101010110000010000100000
000001010000000000100111100011101011010000000000000000

.logic_tile 10 27
000000001100000000000111110011001111010000000010000000
000000000000001001010111110000101100100001010000000000
000000000000000000000111111000001100000110100000000000
000000000011010000000111100011001100000000100000000000
000000000000000000000010000001001100000110100000000000
000000000000000000000000000000101001001000000000000000
000000000110000000000111110101100001000011100000000000
000010000000000001000111110011101011000010000000000000
000011110000000101100111001011111110101000010000000000
000011111000000011000000001011111110000100000001000000
000000010010000111000010000001001110000111000000000000
000010010000000001100110000011010000000010000000000000
000000010000001101100111101000011000010000000000000000
000000010000000111100000000111011011010110000010000000
000000010000000001000000000000011001000010100000000000
000000010000000000000010010011011010000110000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
011000000100000000000110110011100000000000100010000001
000000000000010000000011110000001010000000000000000011
010000000000001000000110111011011110000101000100000001
000000000000001011000010101111110000000110000010000000
000000000000000101100000001101011100000100000100000000
000000000000000000000000001111110000001110000000000010
000000011000000000000111010111111001010000100100000010
000000010000000000000010110000111001000001010000000010
000001010000001000000000001011000001000001000100000000
000000010000000011000011011111101110000011010010000001
000000010000000000000110100111101010000001000100000000
000000010000000000000100001111110000000111000000000010
010000010000000000000010001101101000000100000100000011
000000010000000001000010001111010000001110000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000011110100000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101001111000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 2 28
000100000001000000000000010000000000000000000000000000
000100000000000000000011010000000000000000000000000000
000000000000000000000000000011101000100001010010000000
000000000000000000000000000011011011010000100000000000
000000100000000000000000001011111110110000100000000000
000000000000000101000010000111101110110110010000000000
000000000000000000000000001111101111111100010000000000
000000000000000101000000001011001010010100010000000000
000001000000100101000000010101101011100010010000000000
000010100001000000000010001011001110010111100000000000
000000000000000000000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000100011000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000

.logic_tile 3 28
000000000000001101000111101001001001100001010000000010
000000000000000011100111100001011001100000010000000000
000000000000001011100000011101101011101000110000000000
000000000000001011100011011111001010100010110000000000
000101000000000001000111010111101011010110000000000000
000110100000100001100111000000001011000001000000000000
000000000000000111000111000111111000110000010000000000
000000000000000111100000001101001000010000100000000000
000001100000100000000000000101011100001000000000000000
000010100001010111000000001101010000001110000000000000
000000000000000000000010001001001111011110100000000001
000000000000000000000100001111111101101101100000000000
000001000000000000000010000001011000001001000000000000
000010100000000000000100000011000000001000000000000000
000000000000001001000010000001011110000110100000000000
000000000000001011000110000000011010000000010000000000

.logic_tile 4 28
000001000000001011100000011011101010001111110000000000
000010001000000011110010001001001010000110100000000001
000001000000000111100000010101100000000010110000000000
000010000000000000100010100001101101000000010001000000
000100100000000001000000010111011111101001000000000000
000100000000000001100011111111011010110111000000000000
000000000000001011100011100001011100000100000000000000
000000000000000111100000000101110000000000000000000000
000000000000000000000111100101001011000000000000000000
000000000000000000000011010000101111000001000010000000
000000000000000101100000010001011101100001010000000000
000000000000000001100010001111001000100000010010000000
000000000000000000000010001111111111010110100000000000
000000000000100001000010010111011010010010100000000000
000000000000000001000110011011001110111100110000000000
000000000000001011000011100101111110010100000000000000

.logic_tile 5 28
000000000000001001100110000001111010000000000000000100
000000000000101111110111111001010000000100000000000001
000000000000000001000111010011001100101001000000000000
000000100000001111100011101111101010010100000000100000
000000000000001000000000010000011000010100000010000000
000000000001011011000011011111011000010000100000000000
000000001010000000000110001001111111110100010010000000
000000100000000000000011110111011100111001000000000000
000000000000001000000000001111101110000000000000000000
000000000000000111000011101101100000000001000000000000
000001000000000101100000000001111100000100000000000000
000010000000001111000011110000101110000000000000000000
000000001000000000000011101001000001000011100000000000
000000000000000011000110000111001101000010000011000001
000000000000001011100010010001111110101100010000000000
000000000000000011000010011001011011011101000000000000

.ramt_tile 6 28
000000000000000011100011100101011100010001
000000000000000000100011000000010000001000
011000000000000000000111100001111110000101
000000000000001111000100000000010000100000
110000001010001000000000000001111100100100
010001000000001111000000000000110000000000
000000000000001111100000010011111110000101
000000000000001101100011011001010000011000
000000000000010000000000010111011100100010
000000001000101111000011010111010000000010
000000000000011000000110100011111110001000
000000000000101111000010000001110000001010
000000000000001101100000000101111100001010
000000000010001011000000000011110000001000
010000000000000000000110101001011110000000
110000000000000000000000000101110000100000

.logic_tile 7 28
000001000000000011100000001001011100000000000010000000
000010100000000000000000000011000000000010000000000000
011000000000000001100011100111000000000000000110000100
000000000000000000100100000000000000000001000010100000
110000000000000101100000010001101010000110100000000000
000000000000000000000010101011011111010110100010000000
000000000110000001000000001101101101101000100000000000
000000000000000000100011101111001110110110100001000000
000000000001001000000000000111000000000000000110000000
000000000000001011000010010000100000000001000010000101
000000000110001001100011111101011101101000110000000000
000000000000000101000110110111011111100010110000000000
000000001110000001000010101011111000000001000000000010
000000000000000000000011000111110000000100000000000000
110000000000000011100000000000000001000010000000000100
100000001010000101100010100000001011000000000010000000

.logic_tile 8 28
000000000001010000000110000001111101010110100000000000
000100000010100000000100001101011000010010100000100000
000000000000000001100000001001111010101101010000000000
000000000000000111100010110111101101011001000000100000
000000000000000000000010100101001111100000000000000000
000000000000000000000110000111111011110000010000000000
000000000000001111000010001111111001110100010000000000
000000000001000011000010010011011111110110000000100000
000000100000000101000111100101111010010110100000000000
000001000000010000100011111011011011010110000000000000
000000000000000011100011100111100000000010000000000000
000000000000001001100000000000000000000000000000100000
000000000000001111000111010001001111010110100000000000
000000000000001011100011101101101100010110000010000000
000000000000000001100000010111011001111100110001000000
000000000000001001100011010011111100010100000000000000

.logic_tile 9 28
000000000000000011100011100101111000101000000000000000
000000000000000001100000001011011111011000000000100000
011000000000000000000111000011011100010000100000000000
000000000000010011000000000000011101101000000000000010
010000000100101001100000000101011000101000000000000001
000000100001000011100011110111111111011000000000000000
000000001100001111000000010011111101101000100000100000
000000000000001011000011111001101110111001010000000000
000000000000001011100010111111001100000001010000000000
000100000000001101100110110001001000000001000000000010
000000001000000111000000000011011010000110000000000000
000010000001011001000010111111000000000011000010000000
000000000000001011000111110011111010000101000100000000
000000000001001001100111100101010000001001000010000010
010000000000000001100000000011011110011110100000000000
000000000000001101000000000101001000111101110000100000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000001000000000011000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001101011011000010000000000001
000000000000001111000011100111111011000000000000000000
000000000000000000000111001001000000000000000000000000
000000000000000000000110011011101010000010000001000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 11 28
000010000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000100000000000000000000000011100000110000110000001000
000100000000000000000000000000100000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000010100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000010000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000010000000011110110000110000001000
000000000000000000000100000000010000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000100000010000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000011110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000001000000000001000011000001
000000000000000000000000001001101010000000000011100000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000

.logic_tile 4 29
000000001100000001000000000001011100000000000000000000
000000000000000000100000000101010000000001000001000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000001101000000000001110000000000
000000100000000000000010011011101101000000010001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000111110000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000001000000001000010011100101111110101000110000100000
000010000000001001000100001111001000010001110000000000
000000000000000000000011100000000000000000000000000000
000001000000100000000100000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000001010001100000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001000000000000000001101111000000011110000000000
000000001100000000000010000001011011000011010000000100
000000000000100001000000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001000010000000000000000000000000000
000000001100100000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001111010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000100000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001011100000010000000001000000100000000000
000000000000000011000011010000001000000000000000000000
000000000000000000000000011011011111110100010000000010
000000000000000000000010010011011111110110000000000000
000000000110001000000000000000000000000000000000000000
000000000000001111010000000000000000000000000000000000
000000001101011001000110110000000000000000000000000000
000000000000101011100011110000000000000000000000000000
000000001010001000000010010011011000001111000000000000
000000000000000101000010011011111011001011000000100000
000000001110000000000000001111111111110100010000000000
000000000000000000000000000011011101110110000001000000
000000000000000000000011111001101101111001100000000001
000000000000001111000010101011001010111001010000000000

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000001000000000001000100000000000000000000000000000000
000000000000000000000000001111011100001000000010100101
000000000000000000000000001001000000000000000001100100
000000000000000011100000001101000000000001000010100010
000000000000000000000000000011000000000000000011100101
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000111100000001001100000000000000010000010
000000000000000000000000000011101110000000100011100010
000000000000100000000000000101011000000110000000000000
000000000000010000000000000011100000001010000010000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001101010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000100000000000000
000000000001000000
000000000000000001
000000000000100010
000000000000010000
000000000000000100
000000000000000000
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000010000000000100
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000010
000100000000000000
000000000001100000
000000000000000001
000000000000110010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000100
000000000000001000
001100000000000100
000000000000000000
000010000000000000
000011110000000000
000000000000110010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000110000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 15
05050100000015141f0c2b6d00004000288304104a1948152337281a2c960a0b
1504000015141504014140004144040404110411400041440404041104111500
5414001114444114011411401544001400500011001140145014100000001441
4004001155000011514000114000401155004004400041141114511414114011
0001400000115500001111400011400040115500105050444004400000115500
0455145414051441140514050455045404540455000000000001005400000000
0001000100100001000100100001001000100001000000040000110514101405
0010000100040010000100010010000100040010000100010010000100040010
0004001000010001001000010011001000010001001000010011001000010001
0001000100100001000400100001000100100001000100100001000100100001
0041004000410000000000000000000100010010000100010010000100010010
0000004000000000000000000000000001050145010401004000005000450045
1405110514101505141514551405145014151505045404540455045400000000
0451145514011455045115001450045114110451045515001455145414111405
0451144114500455151015111454051005401404145415041440150404511445
0455151414501515145405141441141115051450045104511511144114500451

.ram_data 6 17
fdf60084aaa055542000bda2ada700080029bda7aaa8a8a8a8f5420a02080208
b9a00105200300000000fdf7000000aeaaa90000fffc5554555575f400000000
abbdada8a9650501011f0501abadaaa9aaaaaaa8555daa88aaa9a8a8aa88a8a2
0002000300000002aaa80451aebd045c01150454aead0455031f065d035dafa0
0444aaa2baec555effa85414aaaaffb2ffa1feb4000a55480009aaa20000555d
0400000a044c044c0444aee4aeecaeecaeeeaeeca6cc0444044404442cec0444
0600aaa8aeec04080402040204000400040004000400aea0040a04080408ae8a
04000000aeec0400aea80408042a0400aea2aea00400aea204a004080400aea2
112c0000aee60480ac8804000400aea80400aea8105c112e1001bba31098b33c
0444aaa80444aea8040804280400bab21136b2dd04000451bbad1104bbad105c
aee2baa50444aee6a46604440444aee60446a46c04440444aee6044ca46e0444
000015002d8701002028351c1f2e0b4f045404220548050905000540b8bd1441
5555aaa3aaa8aaa2bfa8afa7aaa0aaa1bfa5000a0008fff600000a010e080022
fff4fffbfff200050004aaac5551aaa8bfa80505aaa8000b15250000aaa25574
00000005aaac0004aaa8fff80000fffc555caaa8fffcffbdaaa8aaa05554aaa6
545128822a0c000100032a0a00005504000a55485554fff6aaa4aaa0aaaafff6

.ram_data 6 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 19
14411504000000011f050a08002200aa280b0000200248ac2002202b282a5dff
0505000000011505000000005554504050005040000055545040500050400000
0000000055540000000000000000000000045555000000000014001400001500
0000100055411000000010000000000055450000000055540000000000001000
0000000010005514100055541000000000005515000000000000000010005541
1441144114051415045504511441045404550454045400010001000000010000
0001001000010001001000010001001000010001501000400000000115140000
0001000100100001000100100001000400100001000100100001000100100001
0010000100010010000100010010000100010010000100010010000100040010
0004001000010001001000010001001000010010001000010001001000010004
0000000000000001004400000001001000100001000100100001000400100001
0000000000000000004400000000000000000411000501010101000000000000
1401045515141514150414140455140414051514150404550454045400000000
1401145014541405151005000455145514551504150014051445045514450455
1454140504551511050115111540145011550455045515101405151015051415
1450050404550451145404511405045514011404141114051450045514401455

.ram_data 6 9
151400100101140528823a0900003e3d2b0d02870b0f630f65bd290f2ca52b05
0011005514050000100114155405550515055505141554055505150555050504
1405010554054105010514051405410514050105410501051405140505000504
4105450514554505140505051415010554554105141554050105410505054505
1440141505055455050554054505141501055455140514054105141505055455
1415145514051450141515050454045404550454000000000001554500000005
0000000500410000000500410000000500410000000000110000045400001505
0041000000050041000000050041000000050041000000050041000000050041
0005004100000005004100000005004100000005004100000005004100000005
0000000500410000000500410000000500410000000500410000000500410000
0550404005500000000404040000000000050041000000050041000000050041
4510404000000000000401500000000000540054000100000001004505450040
1505045404551441144114051415045504511441045404550454045400000000
1541045114401455050515101455145114111500141115051515144114441510
1514150414410510145404511441051415401455141114011405140514111405
1441150414111455151115141504141504511515140514101404140114551511

.ram_data 19 13
05040011000000003e410a0a000000022a0b500100151a1d0800000168090a09
1514000000001441000000001111040004000400000011110000000000000500
5011000045140114011450004514010000145500001100110011001100000504
0000450051554500001144000004001111550000000000140114011451115011
0000000445000155440000114500000400114155001100110000000444000155
1504141404551404140515141504045504540454000100000001005100011041
0005004100000005004100000005004100000005000540400000000014411514
0000000500410000000500410000000500410000000500410000000500410000
0041000000050041000000050041000000050041000000050041000000050041
0005004100000005004100000005004100000005004100000005004100000005
0000000000000010505400000001004100410000000500410000000500410000
0000000000000010444000000000000000110054000100140001000000000000
1504000014411405045514541405144114051405045504540454045500000000
1500145414411450045115001505151014101414151014011504150514541440
1415150514101404151114041511045105141444141515050451140104511401
1441050514141454144505101505050415101441145414151441145414051510

.ram_data 6 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 15
e430a001c2ab002baa00a524b7bea200002ab461aa20a1209820000380021202
ba2010222001402b8901a021a82aaa29f821022af520543a55377010002ac800
f020e020f2aa002a502a402af020aa21ea2ba1212001aa2aa021e021502ba020
8002a0034001d001a020c000d8200002d0024202500200005002c002f002aa2a
ae6eb060a5242155bb75083faa6ec1759b758835004691570203400301010003
040000028446a4460444046ea464ae64a46ea464a6ee046e046eae6e0444ae6e
0400aa20242a042006200420ae20ac20a620a4208e208c200402840206020402
042a002aac20312ab060ae2a0e00106fb070ba65126bb130ba7f2600112eb031
2400002aa420040086aa106b106bac20303fb034ae2a8400042aa420a40026aa
046ea820307bb075bb2f1a01102fa420240026aa042a042aac20242aa420ae2a
a420ba35066ea46426ee046e046ea464244486ee046e046ea4648444a6ee046e
00002f2c3f1c029a212334070a281a09050504438502a502047e0400042a103e
5f2e8124ab208020af24b534a0208a209c6100028002000711052a010a0a4601
ff30f03a6430a82b402ba321202ba020af24353e80200000146b0a2aa020002e
a82a002be221522b2020aa35023f50307510ab35d030ab75a035a83f5a102020
0a010a080023400150012897010001554402f157503ae430002be821ab2b2021

.ram_data 6 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 13
0c3e0010ae548023002a1c6bbf040022b71c1d2e0969002a08a800210c210829
08a8003b001084320436082bc000aa2b0c38802a186a843c403f041580220022
083b002aaa118022803ba02a083b0838843a0c3e00014028082b043a86a0082a
4820080104100400082200220839002008b108a80013800000130820081102a0
266e196f196f55005d28c23bc53f5d2a5da048b945355d200838041284140003
840000020c640c440444a66c0c6e0c6c846e0c6eae448466a46e046e046eae6e
04000828842a042a0ca80ca00c880c800c280c200c080ca804200c200c280402
8422882a0c28842a0c2a0600042aa42a0c2a0ca8842a0c2a0688042aa42a0c2a
102ea02a0c2a0400ae0084228c2a0c28842a0c2a1255103ab13b192f1105ae00
8c6e0828842a0c2a0600042aa42a192f0400bb109136982f1869842a183f1241
0d6e08a8846e0c6eae448466a46e0c6e0444ae448466a46e0c6e0444ae448466
02023c4b1504200220211f870a220a02845405020c740d048527102f96b9b46b
ea2e492e0824082a1c691d2e08881db41dac01614828015215054e0d2a2c4430
0c9c843f0c7e88100c3a0c3c8029082a1c61152e082a15149704ab6b482ac37c
c000202b0c188428082a4954503f0c3f041448150c3f5d08483bf83d043f082a
2a014a0a020104102e286a19029fd50000135d2084330c3e82980cd8847e082b

.ram_data 6 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 5
840f29afacaf030f8f0a850ea8bb025f3c0f800a180b970f5c5f030f0d1f4d1f
5c5f830fa9af060f860f810f1c1f030f080f030fd40f860f830fe8af030f965f
010fd65fa9af565f830fd45f810f090f860f840f29afbc1f010f820fe80f810f
141f810f020fe8af010fd65f090f565f090f5c5f030f7c7f030f545f810ffc5f
8e4e014f814f3cff5c5f830fc71fd45f5c5f090f471f5c5f090f060f2c2f030f
2c6e020a044e844e064eac4e844e0c4e864e844eacee064e844e8e4e064e864e
2cee080a860a860a0c0a0c0a0c0a0c0a0c0a0c0a0c0a0c0a060a0c0a0c0a060a
064e800a0c0a124b900f380b921b104b840a185e924a840a391a925e100b905a
864e000a840a2caaacaa125e905b180b130a840a2c0a860a040a840a2caaacaa
844e080a125f910e390f925a040a840a2caaacaa060a840a0c0a060a840a2c0a
900f084e864e844eacee064e844e844e2ceeacee064e844e844e2ceeacee064e
05022f0e00110000200a1ec10a200f002d6a065e054b845b065e920fbd1e910f
c30fc10f490f850a0d0e801b085f1c0f080a120b1c1f560f050528876b0d0405
0c0fc20f840f090f040f0c0f830f850a0d0e821b005f3caf280a920b941f7c0f
1c1f010f080fc20f810f5c0fc20f400f2caf490fc00f5c5f810fe80fc20f145f
0b0d3e3d01250207680f010561077c7f030f545f020f840fa90f0c0f060f810f

.ram_data 19 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.extra_bit 1 690 174
.sym 5 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]_$glb_sr
.sym 6 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$4566_$glb_ce
.sym 7 RESET$SB_IO_IN_$glb_sr
.sym 9 clk
.sym 10 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379_$glb_ce
.sym 11 isIO_$glb_sr
.sym 2013 RAM_rdata[5]
.sym 2501 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4463[0]
.sym 2604 UART.cnt[1]
.sym 2609 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4461
.sym 2614 CPU.PCplus4[4]
.sym 2868 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4461
.sym 2883 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4463[0]
.sym 3053 CPU.state[1]
.sym 3072 RAM_rdata[17]
.sym 3103 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4463[0]
.sym 3133 CPU.state[1]
.sym 3253 CPU.writeBackData[30]
.sym 3261 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 3332 $abc$6176$new_n1240_
.sym 3345 RAM_rdata[25]
.sym 3346 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][16]_new_inv_
.sym 3347 CPU.writeBackData[7]
.sym 3348 $abc$6176$CPU.shifter_in[20]_new_inv_
.sym 3350 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][13]_new_inv_
.sym 3353 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 3354 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1521_Y[3]_new_
.sym 3356 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 3363 $abc$6176$new_n1240_
.sym 3456 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][13]_new_inv_
.sym 3457 CPU.writeBackData[31]
.sym 3458 CPU.writeBackData[25]
.sym 3461 CPU.writeBackData[24]
.sym 3462 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][16]_new_inv_
.sym 3463 $abc$6176$CPU.shifter_in[20]_new_inv_
.sym 3466 mem_addr[7]
.sym 3470 CPU.aluIn1[3]
.sym 3471 CPU.writeBackData[30]
.sym 3489 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[11]
.sym 3517 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 3521 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 3538 $abc$6176$new_n1717_
.sym 3547 $abc$6176$auto$rtlil.cc:1906:Mux$533
.sym 3551 CPU.Bimm[1]
.sym 3552 mem_addr[5]
.sym 3555 CPU.writeBackData[24]
.sym 3557 $abc$6176$new_n1701_
.sym 3559 $abc$6176$CPU.shifter_in[20]_new_inv_
.sym 3563 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][13]_new_inv_
.sym 3566 CPU.Bimm[1]
.sym 3569 $abc$6176$new_n1717_
.sym 3664 CPU.writeBackData[7]
.sym 3665 $abc$6176$CPU.shifter_in[16]_new_inv_
.sym 3666 $abc$6176$CPU.shifter_in[15]_new_inv_
.sym 3667 CPU.writeBackData[23]
.sym 3668 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][16]_new_inv_
.sym 3669 $abc$6176$new_n936_
.sym 3670 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][15]_new_inv_
.sym 3674 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 3676 CPU.Bimm[3]
.sym 3685 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 3691 CPU.loadstore_addr[10]
.sym 3699 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 3719 CPU.writeBackData[24]
.sym 3724 $abc$6176$CPU.shifter[3]_new_inv_
.sym 3728 CPU.writeBackData[31]
.sym 3729 CPU.aluIn1[11]
.sym 3735 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 3736 CPU.aluIn1[11]
.sym 3739 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][18]_new_inv_
.sym 3755 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][18]_new_inv_
.sym 3756 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 3757 CPU.Iimm[0]
.sym 3758 $abc$6176$new_n1705_
.sym 3759 CPU.writeBackData[25]
.sym 3763 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][12]_new_inv_
.sym 3764 CPU.writeBackData[21]
.sym 3765 CPU.Jimm[14]
.sym 3769 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][14]_new_inv_
.sym 3770 $abc$6176$CPU.mem_rdata[8]_new_
.sym 3771 CPU.aluIn1[16]
.sym 3772 CPU.Iimm[0]
.sym 3774 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 3775 $abc$6176$CPU.shifter[3]_new_inv_
.sym 3776 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][18]_new_inv_
.sym 3780 CPU.writeBackData[25]
.sym 3873 CPU.writeBackData[21]
.sym 3874 CPU.writeBackData[16]
.sym 3877 CPU.writeBackData[28]
.sym 3878 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][13]_new_inv_
.sym 3879 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][10]_new_inv_
.sym 3884 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 3885 mem_wdata[16]
.sym 3887 CPU.aluIn1[21]
.sym 3892 $abc$6176$new_n936_
.sym 3895 CPU.aluPlus[21]
.sym 3901 CPU.aluPlus[22]
.sym 3902 CPU.aluMinus[23]
.sym 3903 CPU.loadstore_addr[0]
.sym 3904 CPU.Jimm[13]
.sym 3905 $abc$6176$new_n1044_
.sym 3921 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 3922 $abc$6176$CPU.shifter[17]_new_inv_
.sym 3923 $abc$6176$new_n1226_
.sym 3924 CPU.writeBackData[23]
.sym 3929 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[16]
.sym 3944 $abc$6176$new_n1466_
.sym 3949 CPU.aluIn1[17]
.sym 3951 $abc$6176$CPU.shifter_in[21]_new_inv_
.sym 3964 CPU.Jimm[13]
.sym 3967 CPU.rs2[16]
.sym 3968 $abc$6176$new_n1203_
.sym 3969 $abc$6176$CPU.shifter_in[15]_new_inv_
.sym 3970 $abc$6176$new_n942_
.sym 3972 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 3973 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][16]_new_inv_
.sym 3974 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 3975 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][17]_new_inv_
.sym 3976 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 3977 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1527_Y[0]_new_
.sym 3978 CPU.Iimm[1]
.sym 3979 CPU.writeBackData[27]
.sym 3980 $abc$6176$new_n1645_
.sym 3981 $abc$6176$CPU.shifter[17]_new_inv_
.sym 3987 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 3989 $abc$6176$new_n1203_
.sym 3990 CPU.rs2[16]
.sym 3991 CPU.writeBackData[23]
.sym 3992 $abc$6176$new_n1466_
.sym 4085 $abc$6176$CPU.shifter_in[10]_new_inv_
.sym 4086 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][19]_new_inv_
.sym 4087 $abc$6176$new_n1199_
.sym 4088 CPU.writeBackData[27]
.sym 4089 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][14]_new_inv_
.sym 4090 CPU.writeBackData[29]
.sym 4091 $abc$6176$new_n1074_
.sym 4092 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][12]_new_inv_
.sym 4110 CPU.Bimm[9]
.sym 4112 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 4120 $abc$6176$new_n1442_
.sym 4128 CPU.aluPlus[30]
.sym 4131 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 4148 $abc$6176$new_n1711_
.sym 4149 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 4150 $abc$6176$new_n1240_
.sym 4155 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][25]_new_inv_
.sym 4160 CPU.PCplusImm[23]
.sym 4169 $abc$6176$new_n941_
.sym 4177 $abc$6176$new_n1692_
.sym 4194 $abc$6176$CPU.mem_rdata[30]_new_
.sym 4196 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1521_Y[3]_new_
.sym 4197 CPU.writeBackData[7]
.sym 4198 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][14]_new_inv_
.sym 4199 $abc$6176$new_n1684_
.sym 4200 $abc$6176$new_n1690_
.sym 4201 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 4202 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 4203 $abc$6176$CPU.shifter_in[21]_new_inv_
.sym 4204 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][16]_new_inv_
.sym 4205 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][13]_new_inv_
.sym 4206 $abc$6176$CPU.shifter_in[20]_new_inv_
.sym 4207 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 4208 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 4210 $abc$6176$CPU.mem_rdata[30]_new_
.sym 4214 $abc$6176$new_n1711_
.sym 4217 $abc$6176$new_n1679_
.sym 4312 CPU.writeBackData[17]
.sym 4313 CPU.writeBackData[18]
.sym 4314 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][15]_new_inv_
.sym 4315 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][21]_new_inv_
.sym 4316 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][26]_new_inv_
.sym 4317 $abc$6176$new_n1102_
.sym 4318 CPU.writeBackData[22]
.sym 4319 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][14]_new_inv_
.sym 4340 CPU.Bimm[12]
.sym 4342 CPU.writeBackData[27]
.sym 4358 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[8]
.sym 4380 CPU.aluIn1[21]
.sym 4382 CPU.aluIn1[3]
.sym 4385 $abc$6176$CPU.shifter_in[19]_new_inv_
.sym 4386 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][12]_new_inv_
.sym 4388 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 4391 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][19]_new_inv_
.sym 4392 $abc$6176$new_n1497_
.sym 4399 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 4400 $abc$6176$new_n1698_
.sym 4402 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 4409 CPU.instr[6]
.sym 4411 $abc$6176$CPU.mem_rdata[8]_new_
.sym 4418 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 4419 CPU.PCplusImm[28]
.sym 4420 CPU.PCplusImm[21]
.sym 4422 $abc$6176$new_n1199_
.sym 4423 $abc$6176$CPU.shifter_in[12]_new_inv_
.sym 4424 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][26]_new_inv_
.sym 4425 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][19]_new_inv_
.sym 4426 CPU.PCplus4[27]
.sym 4427 $abc$6176$new_n1293_
.sym 4429 CPU.writeBackData[29]
.sym 4430 $abc$6176$new_n1651_
.sym 4431 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][17]_new_inv_
.sym 4432 $abc$6176$new_n1701_
.sym 4433 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][12]_new_inv_
.sym 4434 CPU.writeBackData[24]
.sym 4435 $abc$6176$new_n1717_
.sym 4437 $abc$6176$new_n1199_
.sym 4439 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 4442 CPU.Bimm[1]
.sym 4539 $abc$6176$new_n1293_
.sym 4540 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][20]_new_inv_
.sym 4541 $abc$6176$new_n1198_
.sym 4542 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][20]_new_inv_
.sym 4543 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][28]_new_inv_
.sym 4544 $abc$6176$new_n1232_
.sym 4546 $abc$6176$new_n1274_
.sym 4565 $abc$6176$new_n1308_
.sym 4567 $abc$6176$new_n1530_
.sym 4571 mem_wdata[9]
.sym 4581 CPU.PCplusImm[27]
.sym 4584 CPU.Jimm[17]
.sym 4585 $abc$6176$new_n1171_
.sym 4587 $abc$6176$CPU.mem_rdata[22]_new_
.sym 4601 $abc$6176$new_n1516_
.sym 4602 CPU.rs2[25]
.sym 4604 CPU.PCplusImm[29]
.sym 4605 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][21]_new_inv_
.sym 4610 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 4614 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 4618 CPU.writeBackData[18]
.sym 4620 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][15]_new_inv_
.sym 4625 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 4627 $abc$6176$new_n1687_
.sym 4636 CPU.rs2[15]
.sym 4645 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 4646 $abc$6176$new_n1516_
.sym 4647 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][22]_new_inv_
.sym 4648 CPU.rs2[27]
.sym 4650 CPU.Jimm[14]
.sym 4651 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][28]_new_inv_
.sym 4652 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[31]_new_
.sym 4653 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][12]_new_inv_
.sym 4654 $abc$6176$new_n1025_
.sym 4655 $abc$6176$new_n1501_
.sym 4656 CPU.aluIn1[16]
.sym 4657 $abc$6176$CPU.shifter_in[22]_new_inv_
.sym 4658 $abc$6176$new_n1414_
.sym 4659 CPU.writeBackData[21]
.sym 4660 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][14]_new_inv_
.sym 4661 $abc$6176$new_n1027_
.sym 4662 CPU.Iimm[0]
.sym 4663 CPU.writeBackData[25]
.sym 4664 CPU.rs2[27]
.sym 4665 $abc$6176$CPU.shifter[3]_new_inv_
.sym 4666 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 4667 $abc$6176$new_n1516_
.sym 4668 CPU.rs2[25]
.sym 4669 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 4671 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][18]_new_inv_
.sym 4766 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][20]_new_inv_
.sym 4768 $abc$6176$new_n1100_
.sym 4769 CPU.writeBackData[19]
.sym 4770 $abc$6176$new_n980_
.sym 4771 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][28]_new_inv_
.sym 4773 $abc$6176$new_n901_
.sym 4791 CPU.instr[2]
.sym 4793 mem_wdata[0]
.sym 4795 mem_wdata[30]
.sym 4809 mem_wdata[3]
.sym 4812 $abc$6176$new_n1119_
.sym 4831 $abc$6176$new_n1135_
.sym 4832 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][20]_new_inv_
.sym 4833 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][26]_new_inv_
.sym 4836 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 4837 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][22]_new_inv_
.sym 4839 mem_wdata[0]
.sym 4847 CPU.PCplusImm[18]
.sym 4851 $abc$6176$CPU.mem_rdata[20]_new_
.sym 4852 $abc$6176$new_n1274_
.sym 4857 $abc$6176$new_n1103_
.sym 4863 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][7]_new_inv_
.sym 4873 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[15]
.sym 4874 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][24]_new_inv_
.sym 4876 $abc$6176$new_n1198_
.sym 4877 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1527_Y[0]_new_
.sym 4878 $abc$6176$new_n980_
.sym 4879 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][20]_new_inv_
.sym 4880 CPU.writeBackData[27]
.sym 4881 $abc$6176$CPU.shifter_in[28]_new_inv_
.sym 4882 $abc$6176$new_n942_
.sym 4883 $abc$6176$new_n1232_
.sym 4884 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 4885 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 4886 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 4887 $abc$6176$new_n1012_
.sym 4888 CPU.PCplus4[19]
.sym 4889 $abc$6176$CPU.shifter[17]_new_inv_
.sym 4892 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][24]_new_inv_
.sym 4893 CPU.rs2[16]
.sym 4894 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 4895 CPU.writeBackData[23]
.sym 4897 $abc$6176$new_n1203_
.sym 4899 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][7]_new_inv_
.sym 4900 $abc$6176$new_n1466_
.sym 4991 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][9]_new_inv_
.sym 4992 $abc$6176$CPU.shifter[4]_new_inv_
.sym 4993 $abc$6176$new_n886_
.sym 4994 $abc$6176$new_n1012_
.sym 4995 $abc$6176$new_n1260_
.sym 4996 $abc$6176$new_n1164_
.sym 4997 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][9]_new_inv_
.sym 4998 $abc$6176$new_n1017_
.sym 5004 $abc$6176$auto$rtlil.cc:1835:ReduceAnd$406
.sym 5006 mem_wdata[14]
.sym 5013 CPU.aluIn1[12]
.sym 5018 CPU.writeBackData[14]
.sym 5019 $abc$6176$new_n1294_
.sym 5020 $abc$6176$new_n1241_
.sym 5021 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 5022 $abc$6176$CPU.shifter_in[31]_new_inv_
.sym 5040 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 5041 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][21]_new_inv_
.sym 5046 CPU.aluIn1[25]
.sym 5048 CPU.aluIn1[27]
.sym 5049 $abc$6176$new_n909_
.sym 5051 $abc$6176$new_n909_
.sym 5052 $abc$6176$new_n1167_
.sym 5053 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][20]_new_inv_
.sym 5058 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][11]_new_inv_
.sym 5062 $abc$6176$new_n1679_
.sym 5071 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][19]_new_inv_
.sym 5073 $abc$6176$new_n1402_
.sym 5078 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 5082 $abc$6176$CPU.shifter_in[31]_new_inv_
.sym 5083 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 5084 $abc$6176$new_n1711_
.sym 5086 $abc$6176$new_n1678_
.sym 5087 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 5088 $abc$6176$new_n1260_
.sym 5089 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 5090 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[24]
.sym 5091 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][16]_new_inv_
.sym 5092 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][13]_new_inv_
.sym 5093 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 5094 $abc$6176$new_n1684_
.sym 5095 $abc$6176$new_n1690_
.sym 5096 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][9]_new_inv_
.sym 5097 $abc$6176$new_n901_
.sym 5098 $abc$6176$CPU.shifter[4]_new_inv_
.sym 5100 $abc$6176$CPU.mem_rdata[30]_new_
.sym 5103 $abc$6176$CPU.shifter_in[31]_new_inv_
.sym 5104 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 5107 $abc$6176$new_n1678_
.sym 5109 $abc$6176$new_n1679_
.sym 5110 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][21]_new_inv_
.sym 5197 $abc$6176$new_n1231_
.sym 5198 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][8]_new_inv_
.sym 5199 $abc$6176$new_n910_
.sym 5200 $abc$6176$new_n1063_
.sym 5201 $abc$6176$CPU.shifter[8]_new_inv_
.sym 5202 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][7]_new_inv_
.sym 5203 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][8]_new_inv_
.sym 5204 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][6]_new_inv_
.sym 5207 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[22]_new_
.sym 5208 $abc$6176$CPU.shifter[9]_new_inv_
.sym 5211 CPU.rs2[21]
.sym 5224 CPU.PCplusImm[19]
.sym 5225 $abc$6176$CPU.shifter[27]_new_inv_
.sym 5226 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 5227 CPU.aluMinus[15]
.sym 5229 CPU.aluIn1[1]
.sym 5245 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 5246 $abc$6176$CPU.shifter[27]_new_inv_
.sym 5247 $abc$6176$CPU.shifter_in[9]_new_inv_
.sym 5248 $abc$6176$CPU.shifter[9]_new_inv_
.sym 5249 $abc$6176$new_n1013_
.sym 5250 CPU.aluIn1[1]
.sym 5253 CPU.aluIn1[3]
.sym 5257 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 5259 CPU.aluIn1[3]
.sym 5262 CPU.writeBackData[7]
.sym 5263 $abc$6176$new_n886_
.sym 5265 $abc$6176$CPU.shifter_in[30]_new_inv_
.sym 5268 $abc$6176$new_n1199_
.sym 5276 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][28]_new_inv_
.sym 5279 $abc$6176$new_n1307_
.sym 5288 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 5289 CPU.Bimm[1]
.sym 5291 $abc$6176$CPU.shifter[27]_new_inv_
.sym 5292 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 5293 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 5295 CPU.writeBackData[29]
.sym 5296 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 5297 $abc$6176$CPU.shifter_in[7]_new_inv_
.sym 5299 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][21]_new_inv_
.sym 5300 $abc$6176$new_n1651_
.sym 5302 $abc$6176$new_n1701_
.sym 5303 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][12]_new_inv_
.sym 5304 CPU.writeBackData[24]
.sym 5309 $abc$6176$new_n1717_
.sym 5313 CPU.Bimm[1]
.sym 5314 $abc$6176$CPU.shifter[27]_new_inv_
.sym 5405 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[15]_new_
.sym 5406 $abc$6176$new_n1099_
.sym 5407 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3711[1]_new_
.sym 5408 $abc$6176$new_n1344_
.sym 5409 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][6]_new_inv_
.sym 5410 $abc$6176$new_n964_
.sym 5411 $abc$6176$new_n1132_
.sym 5412 $abc$6176$new_n869_
.sym 5415 CPU.rs2[29]
.sym 5419 CPU.aluIn1[29]
.sym 5454 CPU.Iimm[0]
.sym 5455 $abc$6176$CPU.shifter_in[29]_new_inv_
.sym 5456 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[11]_new_
.sym 5458 $abc$6176$CPU.shifter[8]_new_inv_
.sym 5462 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][24]_new_inv_
.sym 5464 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][6]_new_inv_
.sym 5465 $abc$6176$CPU.shifter[3]_new_inv_
.sym 5467 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][19]_new_inv_
.sym 5476 CPU.rs2[27]
.sym 5482 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][3]_new_inv_
.sym 5487 $abc$6176$new_n1516_
.sym 5495 CPU.PCplus4[19]
.sym 5496 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 5497 CPU.writeBackData[25]
.sym 5498 CPU.rs2[25]
.sym 5499 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][18]_new_inv_
.sym 5500 $abc$6176$CPU.shifter_in[9]_new_inv_
.sym 5501 $abc$6176$new_n1342_
.sym 5502 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[31]_new_
.sym 5503 CPU.writeBackData[23]
.sym 5504 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][12]_new_inv_
.sym 5505 CPU.Jimm[14]
.sym 5506 CPU.writeBackData[21]
.sym 5507 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][7]_new_inv_
.sym 5511 CPU.aluIn1[16]
.sym 5521 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 5614 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][2]_new_inv_
.sym 5615 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][5]_new_inv_
.sym 5616 $abc$6176$new_n1644_
.sym 5617 $abc$6176$new_n1651_
.sym 5618 $abc$6176$new_n1645_
.sym 5619 $abc$6176$new_n1650_
.sym 5620 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][3]_new_inv_
.sym 5621 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][4]_new_inv_
.sym 5625 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3783[1]_new_
.sym 5636 CPU.rs2[20]
.sym 5642 CPU.rs2[19]
.sym 5645 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[15]_new_
.sym 5662 CPU.rs2[16]
.sym 5663 CPU.writeBackData[23]
.sym 5664 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][31]_new_inv_
.sym 5671 $abc$6176$new_n1132_
.sym 5674 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][24]_new_inv_
.sym 5685 $abc$6176$new_n1203_
.sym 5688 $abc$6176$new_n1164_
.sym 5690 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 5696 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 5699 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[24]
.sym 5705 $abc$6176$new_n1466_
.sym 5706 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][7]_new_inv_
.sym 5707 $abc$6176$CPU.shifter[17]_new_inv_
.sym 5708 $abc$6176$CPU.shifter[16]_new_inv_
.sym 5709 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3711[1]_new_
.sym 5710 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][4]_new_inv_
.sym 5711 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 5712 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 5714 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 5715 $abc$6176$new_n942_
.sym 5719 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 5721 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 5851 CPU.aluIn1[29]
.sym 5853 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 5860 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[23]
.sym 5863 CPU.aluIn1[28]
.sym 5869 CPU.aluIn1[27]
.sym 5870 $abc$6176$new_n1448_
.sym 5872 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][2]_new_inv_
.sym 5891 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][21]_new_inv_
.sym 5892 $abc$6176$CPU.shifter_in[31]_new_inv_
.sym 5894 $abc$6176$new_n1645_
.sym 5912 CPU.Jimm[17]
.sym 5923 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 5932 $abc$6176$new_n1679_
.sym 5934 $abc$6176$CPU.mem_rdata[30]_new_
.sym 5940 $PACKER_VCC_NET
.sym 5941 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][20]_new_inv_
.sym 5947 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 5949 $abc$6176$new_n1678_
.sym 6098 CPU.aluIn1[18]
.sym 6100 CPU.aluIn1[17]
.sym 6116 $abc$6176$new_n1717_
.sym 6163 CPU.Bimm[1]
.sym 6216 $PACKER_VCC_NET
.sym 6224 $PACKER_VCC_NET
.sym 6226 $PACKER_VCC_NET
.sym 6248 $PACKER_VCC_NET
.sym 6305 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 6324 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 6366 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 6402 $PACKER_VCC_NET
.sym 7898 $PACKER_VCC_NET
.sym 7901 $PACKER_VCC_NET
.sym 8210 mem_addr[4]
.sym 8342 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][16]_new_inv_
.sym 8362 $PACKER_VCC_NET
.sym 8480 UART.cnt[2]
.sym 8481 UART.cnt[3]
.sym 8482 UART.cnt[4]
.sym 8483 UART.cnt[5]
.sym 8484 UART.cnt[6]
.sym 8485 UART.cnt[7]
.sym 8489 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][15]_new_inv_
.sym 8496 RAM_rdata[6]
.sym 8507 uart_ready
.sym 8512 UART.cnt[11]
.sym 8527 UART.cnt[1]
.sym 8532 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4463[0]
.sym 8537 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4461
.sym 8548 UART.cnt[0]
.sym 8550 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4463[0]
.sym 8553 UART.cnt[1]
.sym 8583 UART.cnt[0]
.sym 8585 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4463[0]
.sym 8598 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4461
.sym 8599 clk
.sym 8600 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4463[0]
.sym 8625 UART.cnt[8]
.sym 8626 UART.cnt[9]
.sym 8627 UART.cnt[10]
.sym 8628 UART.cnt[11]
.sym 8630 UART.cnt[0]
.sym 8632 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4463[0]
.sym 8635 CPU.writeBackData[29]
.sym 8636 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][10]_new_inv_
.sym 8638 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4518
.sym 8778 $abc$6176$new_n1240_
.sym 8780 $abc$6176$new_n1074_
.sym 8781 RAM_rdata[20]
.sym 8783 $abc$6176$new_n1074_
.sym 8788 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1521_Y[3]_new_
.sym 8789 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4463[0]
.sym 8792 RAM.mem_rstrb
.sym 8795 $PACKER_VCC_NET
.sym 8798 mem_addr[4]
.sym 8801 RAM_rdata[8]
.sym 8806 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4463[0]
.sym 8922 $abc$6176$CPU.mem_rdata[8]_new_
.sym 8930 CPU.writeBackData[25]
.sym 8931 CPU.Jimm[12]
.sym 8932 mem_addr[5]
.sym 8933 CPU.loadstore_addr[0]
.sym 8943 CPU.instr[4]
.sym 8944 CPU.Jimm[13]
.sym 8949 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 8950 CPU.aluIn1[18]
.sym 8954 $abc$6176$CPU.LOAD_halfword[8]_new_inv_
.sym 8961 $abc$6176$new_n1717_
.sym 8981 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 8982 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[30]_new_
.sym 8985 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 9011 $abc$6176$new_n1717_
.sym 9012 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 9013 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 9014 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[30]_new_
.sym 9067 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][17]_new_inv_
.sym 9069 $abc$6176$new_n943_
.sym 9070 $abc$6176$new_n935_
.sym 9072 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[30]_new_
.sym 9075 CPU.Iimm[1]
.sym 9076 CPU.writeBackData[16]
.sym 9077 $abc$6176$CPU.shifter_in[10]_new_inv_
.sym 9078 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 9079 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][14]_new_inv_
.sym 9081 $abc$6176$CPU.mem_rdata[8]_new_
.sym 9082 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][12]_new_inv_
.sym 9084 CPU.Bimm[1]
.sym 9086 CPU.Iimm[0]
.sym 9090 CPU.writeBackData[21]
.sym 9091 CPU.PCplusImm[31]
.sym 9092 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][21]_new_inv_
.sym 9093 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 9094 isIO
.sym 9095 CPU.aluIn1[10]
.sym 9096 CPU.aluIn1[14]
.sym 9097 CPU.aluIn1[15]
.sym 9098 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][13]_new_inv_
.sym 9099 CPU.instr[6]
.sym 9100 $abc$6176$new_n941_
.sym 9101 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][17]_new_inv_
.sym 9109 $abc$6176$new_n1720_
.sym 9110 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 9111 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][16]_new_inv_
.sym 9112 $abc$6176$new_n1705_
.sym 9113 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 9118 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 9119 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 9121 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][15]_new_inv_
.sym 9124 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[31]_new_
.sym 9126 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[24]_new_
.sym 9127 $abc$6176$new_n1701_
.sym 9128 CPU.aluIn1[11]
.sym 9131 CPU.aluIn1[20]
.sym 9133 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][13]_new_inv_
.sym 9134 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 9135 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][18]_new_inv_
.sym 9136 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[25]_new_
.sym 9140 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 9141 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][13]_new_inv_
.sym 9143 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][15]_new_inv_
.sym 9146 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 9147 $abc$6176$new_n1720_
.sym 9148 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[31]_new_
.sym 9149 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 9152 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 9153 $abc$6176$new_n1705_
.sym 9154 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[25]_new_
.sym 9155 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 9170 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 9171 $abc$6176$new_n1701_
.sym 9172 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[24]_new_
.sym 9173 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 9177 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 9178 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][16]_new_inv_
.sym 9179 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][18]_new_inv_
.sym 9182 CPU.aluIn1[11]
.sym 9184 CPU.aluIn1[20]
.sym 9185 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 9213 $abc$6176$CPU.shifter_in[21]_new_inv_
.sym 9214 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[31]_new_
.sym 9216 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[24]_new_
.sym 9217 CPU.instr[4]
.sym 9218 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[25]_new_
.sym 9219 $abc$6176$CPU.shifter_in[13]_new_inv_
.sym 9220 $abc$6176$CPU.shifter_in[17]_new_inv_
.sym 9222 mem_addr[10]
.sym 9223 CPU.writeBackData[23]
.sym 9224 CPU.writeBackData[17]
.sym 9226 CPU.PC[2]
.sym 9227 $abc$6176$new_n1720_
.sym 9229 CPU.Iimm[1]
.sym 9230 $abc$6176$new_n1645_
.sym 9233 CPU.PC[4]
.sym 9234 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][17]_new_inv_
.sym 9237 $abc$6176$new_n1698_
.sym 9238 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 9239 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 9240 CPU.instr[5]
.sym 9241 CPU.aluIn1[20]
.sym 9242 $abc$6176$CPU.shifter_in[13]_new_inv_
.sym 9243 $abc$6176$new_n1497_
.sym 9244 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 9245 CPU.writeBackData[7]
.sym 9246 RAM_rdata[22]
.sym 9248 $abc$6176$new_n1295_
.sym 9254 CPU.PCplus4[7]
.sym 9255 $abc$6176$CPU.shifter_in[16]_new_inv_
.sym 9257 $abc$6176$new_n943_
.sym 9260 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 9261 $abc$6176$new_n1226_
.sym 9263 $abc$6176$new_n1698_
.sym 9264 $abc$6176$CPU.shifter_in[15]_new_inv_
.sym 9265 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 9268 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 9273 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[23]_new_
.sym 9274 CPU.Jimm[14]
.sym 9276 $abc$6176$new_n1195_
.sym 9277 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 9279 $abc$6176$CPU.shifter_in[16]_new_inv_
.sym 9280 CPU.aluIn1[16]
.sym 9281 CPU.aluIn1[15]
.sym 9282 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1527_Y[0]_new_
.sym 9283 $abc$6176$new_n942_
.sym 9285 $abc$6176$CPU.shifter_in[17]_new_inv_
.sym 9287 CPU.PCplus4[7]
.sym 9288 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 9289 $abc$6176$new_n1195_
.sym 9290 $abc$6176$new_n1226_
.sym 9293 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 9295 CPU.aluIn1[16]
.sym 9296 CPU.aluIn1[15]
.sym 9299 CPU.aluIn1[15]
.sym 9300 CPU.aluIn1[16]
.sym 9302 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 9305 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[23]_new_
.sym 9306 $abc$6176$new_n1698_
.sym 9307 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 9308 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 9311 $abc$6176$CPU.shifter_in[17]_new_inv_
.sym 9312 $abc$6176$CPU.shifter_in[16]_new_inv_
.sym 9313 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 9317 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1527_Y[0]_new_
.sym 9318 CPU.Jimm[14]
.sym 9319 $abc$6176$new_n943_
.sym 9320 $abc$6176$new_n942_
.sym 9323 $abc$6176$CPU.shifter_in[16]_new_inv_
.sym 9325 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 9326 $abc$6176$CPU.shifter_in[15]_new_inv_
.sym 9360 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3684[1]_new_
.sym 9361 $abc$6176$CPU.shifter_in[14]_new_inv_
.sym 9362 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][17]_new_inv_
.sym 9363 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[23]_new_
.sym 9364 $abc$6176$new_n1369_
.sym 9367 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][20]_new_inv_
.sym 9368 mem_wdata[22]
.sym 9372 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 9373 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 9374 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 9375 CPU.loadstore_addr[11]
.sym 9377 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][14]_new_inv_
.sym 9379 $abc$6176$CPU.shifter_in[21]_new_inv_
.sym 9380 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 9381 mem_wdata[16]
.sym 9382 CPU.PCplus4[7]
.sym 9384 CPU.aluIn1[13]
.sym 9385 CPU.aluIn1[11]
.sym 9386 $abc$6176$new_n1195_
.sym 9387 CPU.PCplusImm[16]
.sym 9388 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 9389 CPU.Bimm[4]
.sym 9390 $abc$6176$new_n1205_
.sym 9391 CPU.loadstore_addr[1]
.sym 9392 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][18]_new_inv_
.sym 9393 $abc$6176$CPU.shifter_in[11]_new_inv_
.sym 9394 CPU.writeBackData[16]
.sym 9401 $abc$6176$CPU.shifter_in[10]_new_inv_
.sym 9404 $abc$6176$CPU.shifter_in[11]_new_inv_
.sym 9405 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 9406 $abc$6176$new_n1711_
.sym 9407 $abc$6176$CPU.shifter_in[13]_new_inv_
.sym 9413 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 9417 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[16]_new_
.sym 9418 $abc$6176$CPU.shifter_in[14]_new_inv_
.sym 9420 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[21]_new_
.sym 9423 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 9424 $abc$6176$new_n1684_
.sym 9426 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[28]_new_
.sym 9428 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 9431 $abc$6176$new_n1692_
.sym 9434 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 9435 $abc$6176$new_n1692_
.sym 9436 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 9437 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[21]_new_
.sym 9440 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 9441 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 9442 $abc$6176$new_n1684_
.sym 9443 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[16]_new_
.sym 9458 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 9459 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 9460 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[28]_new_
.sym 9461 $abc$6176$new_n1711_
.sym 9464 $abc$6176$CPU.shifter_in[14]_new_inv_
.sym 9465 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 9467 $abc$6176$CPU.shifter_in[13]_new_inv_
.sym 9470 $abc$6176$CPU.shifter_in[10]_new_inv_
.sym 9472 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 9473 $abc$6176$CPU.shifter_in[11]_new_inv_
.sym 9507 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[16]_new_
.sym 9508 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[28]_new_
.sym 9509 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][18]_new_inv_
.sym 9510 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[21]_new_
.sym 9511 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[17]_new_
.sym 9512 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][21]_new_inv_
.sym 9513 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[22]_new_
.sym 9514 $abc$6176$new_n1195_
.sym 9515 mem_wdata[27]
.sym 9517 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][20]_new_inv_
.sym 9518 $abc$6176$new_n1645_
.sym 9519 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][26]_new_inv_
.sym 9520 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[15]
.sym 9521 $abc$6176$new_n1293_
.sym 9522 $abc$6176$new_n1651_
.sym 9523 CPU.Bimm[7]
.sym 9526 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 9527 $abc$6176$CPU.shifter_in[20]_new_inv_
.sym 9528 mem_addr[5]
.sym 9530 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][17]_new_inv_
.sym 9531 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][17]_new_inv_
.sym 9532 CPU.Jimm[13]
.sym 9533 CPU.aluIn1[18]
.sym 9534 $abc$6176$CPU.mem_rdata[17]_new_
.sym 9535 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 9536 CPU.writeBackData[28]
.sym 9537 $abc$6176$CPU.LOAD_halfword[8]_new_inv_
.sym 9538 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][13]_new_inv_
.sym 9539 $abc$6176$new_n1370_
.sym 9540 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 9541 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][20]_new_inv_
.sym 9542 CPU.aluIn1[17]
.sym 9549 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 9551 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 9552 $abc$6176$CPU.shifter_in[15]_new_inv_
.sym 9553 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 9556 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 9557 $abc$6176$CPU.shifter_in[14]_new_inv_
.sym 9558 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][15]_new_inv_
.sym 9559 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 9560 $abc$6176$CPU.shifter_in[13]_new_inv_
.sym 9563 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 9564 CPU.aluIn1[21]
.sym 9565 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 9566 $abc$6176$new_n1488_
.sym 9567 $abc$6176$CPU.shifter_in[20]_new_inv_
.sym 9568 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 9569 $abc$6176$new_n1497_
.sym 9570 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][19]_new_inv_
.sym 9571 $abc$6176$CPU.shifter_in[19]_new_inv_
.sym 9572 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[29]_new_
.sym 9573 CPU.aluIn1[10]
.sym 9574 CPU.aluIn1[3]
.sym 9575 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 9576 $abc$6176$CPU.shifter_in[12]_new_inv_
.sym 9577 $abc$6176$new_n1714_
.sym 9579 CPU.PCplus4[27]
.sym 9581 CPU.aluIn1[21]
.sym 9583 CPU.aluIn1[10]
.sym 9584 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 9587 $abc$6176$CPU.shifter_in[19]_new_inv_
.sym 9589 $abc$6176$CPU.shifter_in[20]_new_inv_
.sym 9590 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 9593 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 9594 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 9595 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][19]_new_inv_
.sym 9596 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][15]_new_inv_
.sym 9599 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 9600 $abc$6176$new_n1488_
.sym 9601 $abc$6176$new_n1497_
.sym 9602 CPU.PCplus4[27]
.sym 9605 $abc$6176$CPU.shifter_in[14]_new_inv_
.sym 9606 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 9607 $abc$6176$CPU.shifter_in[15]_new_inv_
.sym 9611 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 9612 $abc$6176$new_n1714_
.sym 9613 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[29]_new_
.sym 9614 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 9617 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 9618 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 9619 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 9620 CPU.aluIn1[3]
.sym 9623 $abc$6176$CPU.shifter_in[13]_new_inv_
.sym 9625 $abc$6176$CPU.shifter_in[12]_new_inv_
.sym 9626 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 9654 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[29]_new_
.sym 9655 $abc$6176$new_n1136_
.sym 9656 $abc$6176$new_n1488_
.sym 9657 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][22]_new_inv_
.sym 9658 $abc$6176$CPU.shifter_in[11]_new_inv_
.sym 9659 mem_wdata[25]
.sym 9660 $abc$6176$new_n1068_
.sym 9661 $abc$6176$new_n1381_
.sym 9662 $abc$6176$new_n951_
.sym 9665 $PACKER_VCC_NET
.sym 9666 CPU.Jimm[13]
.sym 9669 CPU.instr[4]
.sym 9670 $abc$6176$new_n1414_
.sym 9671 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[31]_new_
.sym 9672 $abc$6176$CPU.mem_rdata[8]_new_
.sym 9674 $abc$6176$CPU.shifter_in[22]_new_inv_
.sym 9675 CPU.aluIn1[16]
.sym 9676 CPU.PCplus4[20]
.sym 9677 $abc$6176$new_n1501_
.sym 9678 CPU.writeBackData[21]
.sym 9679 $abc$6176$CPU.shifter_in[11]_new_inv_
.sym 9680 $abc$6176$new_n1102_
.sym 9681 $abc$6176$new_n1274_
.sym 9682 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][13]_new_inv_
.sym 9683 CPU.aluIn1[10]
.sym 9684 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][21]_new_inv_
.sym 9685 $abc$6176$new_n1695_
.sym 9686 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 9687 $abc$6176$new_n1714_
.sym 9688 $abc$6176$new_n1692_
.sym 9689 $abc$6176$new_n1136_
.sym 9695 $abc$6176$new_n1690_
.sym 9696 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 9697 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][22]_new_inv_
.sym 9698 $abc$6176$CPU.shifter_in[21]_new_inv_
.sym 9699 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][14]_new_inv_
.sym 9700 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][16]_new_inv_
.sym 9701 $abc$6176$new_n1695_
.sym 9702 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][17]_new_inv_
.sym 9704 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 9705 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 9707 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[17]_new_
.sym 9709 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[22]_new_
.sym 9710 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 9711 $abc$6176$new_n1025_
.sym 9712 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 9713 $abc$6176$new_n1687_
.sym 9714 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[18]_new_
.sym 9715 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 9717 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 9718 $abc$6176$new_n1027_
.sym 9722 $abc$6176$CPU.shifter_in[22]_new_inv_
.sym 9725 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][20]_new_inv_
.sym 9726 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][15]_new_inv_
.sym 9728 $abc$6176$new_n1687_
.sym 9729 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[17]_new_
.sym 9730 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 9731 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 9734 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[18]_new_
.sym 9735 $abc$6176$new_n1690_
.sym 9736 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 9737 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 9741 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 9742 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][15]_new_inv_
.sym 9743 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][17]_new_inv_
.sym 9747 $abc$6176$CPU.shifter_in[22]_new_inv_
.sym 9748 $abc$6176$CPU.shifter_in[21]_new_inv_
.sym 9749 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 9752 $abc$6176$new_n1025_
.sym 9753 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 9754 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 9755 $abc$6176$new_n1027_
.sym 9758 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 9759 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 9760 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][20]_new_inv_
.sym 9761 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][22]_new_inv_
.sym 9764 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 9765 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[22]_new_
.sym 9766 $abc$6176$new_n1695_
.sym 9767 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 9770 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 9771 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][14]_new_inv_
.sym 9772 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][16]_new_inv_
.sym 9801 CPU.writeBackData[26]
.sym 9802 $abc$6176$new_n1135_
.sym 9803 $abc$6176$CPU.shifter_in[23]_new_inv_
.sym 9804 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[18]_new_
.sym 9805 $abc$6176$new_n902_
.sym 9807 $abc$6176$new_n1306_
.sym 9808 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][25]_new_inv_
.sym 9810 mem_wdata[25]
.sym 9811 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][20]_new_inv_
.sym 9813 $abc$6176$new_n980_
.sym 9814 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 9815 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[27]
.sym 9816 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][22]_new_inv_
.sym 9817 $abc$6176$new_n1513_
.sym 9819 $abc$6176$new_n1012_
.sym 9820 $abc$6176$new_n980_
.sym 9822 $abc$6176$new_n1136_
.sym 9823 CPU.Iimm[1]
.sym 9824 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 9825 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 9826 CPU.writeBackData[7]
.sym 9827 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 9828 $abc$6176$CPU.shifter_in[30]_new_inv_
.sym 9829 CPU.aluIn1[20]
.sym 9830 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][26]_new_inv_
.sym 9831 $abc$6176$new_n1295_
.sym 9832 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][27]_new_inv_
.sym 9833 $abc$6176$new_n1068_
.sym 9834 CPU.writeBackData[22]
.sym 9835 $abc$6176$new_n1497_
.sym 9836 CPU.aluIn1[6]
.sym 9842 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][20]_new_inv_
.sym 9843 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][7]_new_inv_
.sym 9847 $abc$6176$new_n1102_
.sym 9852 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][15]_new_inv_
.sym 9853 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 9855 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 9857 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 9858 $abc$6176$CPU.shifter_in[28]_new_inv_
.sym 9859 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][20]_new_inv_
.sym 9861 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][20]_new_inv_
.sym 9865 $abc$6176$CPU.shifter_in[29]_new_inv_
.sym 9867 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][11]_new_inv_
.sym 9868 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][12]_new_inv_
.sym 9869 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][16]_new_inv_
.sym 9870 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 9871 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][22]_new_inv_
.sym 9873 $abc$6176$new_n1103_
.sym 9875 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 9876 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][12]_new_inv_
.sym 9877 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][16]_new_inv_
.sym 9878 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 9881 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][20]_new_inv_
.sym 9882 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][22]_new_inv_
.sym 9884 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 9887 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 9888 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][7]_new_inv_
.sym 9889 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][11]_new_inv_
.sym 9890 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 9893 $abc$6176$new_n1102_
.sym 9894 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][20]_new_inv_
.sym 9895 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 9896 $abc$6176$new_n1103_
.sym 9899 $abc$6176$CPU.shifter_in[28]_new_inv_
.sym 9900 $abc$6176$CPU.shifter_in[29]_new_inv_
.sym 9901 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 9905 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][20]_new_inv_
.sym 9906 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][16]_new_inv_
.sym 9907 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 9908 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 9917 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 9918 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][11]_new_inv_
.sym 9919 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][15]_new_inv_
.sym 9920 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 9948 $abc$6176$new_n1294_
.sym 9949 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][21]_new_inv_
.sym 9950 $abc$6176$new_n1275_
.sym 9951 $abc$6176$new_n913_
.sym 9952 $abc$6176$new_n1071_
.sym 9953 $abc$6176$new_n909_
.sym 9954 $abc$6176$CPU.shifter_in[27]_new_inv_
.sym 9955 $abc$6176$CPU.shifter_in[25]_new_inv_
.sym 9960 CPU.writeBackData[7]
.sym 9961 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1521_Y[3]_new_
.sym 9962 $abc$6176$CPU.shifter[4]_new_inv_
.sym 9963 $abc$6176$new_n1239_
.sym 9964 $abc$6176$new_n1157_
.sym 9965 CPU.instr[2]
.sym 9966 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 9967 isIO
.sym 9968 $abc$6176$new_n1708_
.sym 9969 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 9970 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[24]
.sym 9971 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 9972 CPU.Bimm[4]
.sym 9973 $abc$6176$new_n1307_
.sym 9974 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][28]_new_inv_
.sym 9975 $abc$6176$CPU.shifter_in[29]_new_inv_
.sym 9976 $abc$6176$new_n902_
.sym 9977 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][11]_new_inv_
.sym 9978 $abc$6176$new_n1687_
.sym 9979 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][15]_new_inv_
.sym 9980 $abc$6176$new_n1306_
.sym 9981 $abc$6176$new_n1308_
.sym 9982 CPU.writeBackData[16]
.sym 9983 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][21]_new_inv_
.sym 9992 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 9993 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 9996 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][12]_new_inv_
.sym 9997 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][20]_new_inv_
.sym 9998 $abc$6176$new_n1402_
.sym 10000 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 10001 $abc$6176$new_n902_
.sym 10004 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][25]_new_inv_
.sym 10005 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][16]_new_inv_
.sym 10006 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 10008 $abc$6176$new_n913_
.sym 10009 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 10010 $abc$6176$new_n1392_
.sym 10015 CPU.PCplus4[19]
.sym 10016 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][27]_new_inv_
.sym 10018 $abc$6176$new_n910_
.sym 10019 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 10020 $abc$6176$new_n909_
.sym 10022 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 10023 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 10024 $abc$6176$new_n910_
.sym 10025 $abc$6176$new_n913_
.sym 10034 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][16]_new_inv_
.sym 10035 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 10036 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 10037 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][12]_new_inv_
.sym 10040 $abc$6176$new_n1392_
.sym 10041 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 10042 CPU.PCplus4[19]
.sym 10043 $abc$6176$new_n1402_
.sym 10046 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][27]_new_inv_
.sym 10047 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 10048 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][25]_new_inv_
.sym 10049 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 10052 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][20]_new_inv_
.sym 10054 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 10055 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 10064 $abc$6176$new_n902_
.sym 10066 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 10067 $abc$6176$new_n909_
.sym 10095 $abc$6176$CPU.shifter[27]_new_inv_
.sym 10096 $abc$6176$new_n1342_
.sym 10097 $abc$6176$CPU.shifter[29]_new_inv_
.sym 10098 $abc$6176$new_n1060_
.sym 10099 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][26]_new_inv_
.sym 10100 $abc$6176$new_n1392_
.sym 10101 $abc$6176$new_n1246_
.sym 10102 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[13]_new_
.sym 10107 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][19]_new_inv_
.sym 10108 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 10109 CPU.Jimm[12]
.sym 10110 $abc$6176$new_n1651_
.sym 10111 CPU.PCplus4[27]
.sym 10112 $abc$6176$new_n1069_
.sym 10114 $abc$6176$new_n1293_
.sym 10115 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][26]_new_inv_
.sym 10116 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][21]_new_inv_
.sym 10117 $abc$6176$CPU.shifter_in[12]_new_inv_
.sym 10118 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][17]_new_inv_
.sym 10119 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][19]_new_inv_
.sym 10120 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 10121 $abc$6176$new_n1164_
.sym 10122 CPU.writeBackData[19]
.sym 10123 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 10124 $abc$6176$new_n1103_
.sym 10125 CPU.aluIn1[18]
.sym 10126 $abc$6176$new_n1370_
.sym 10127 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][13]_new_inv_
.sym 10128 $abc$6176$new_n910_
.sym 10129 $abc$6176$CPU.shifter_in[25]_new_inv_
.sym 10130 CPU.aluIn1[17]
.sym 10136 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 10137 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][10]_new_inv_
.sym 10138 $abc$6176$new_n1100_
.sym 10140 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 10141 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 10143 $abc$6176$CPU.shifter_in[9]_new_inv_
.sym 10145 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][10]_new_inv_
.sym 10147 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][14]_new_inv_
.sym 10148 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 10149 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 10150 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][20]_new_inv_
.sym 10151 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][6]_new_inv_
.sym 10152 $abc$6176$CPU.shifter_in[10]_new_inv_
.sym 10153 $abc$6176$new_n1013_
.sym 10155 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 10157 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][16]_new_inv_
.sym 10158 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][9]_new_inv_
.sym 10162 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][11]_new_inv_
.sym 10163 $abc$6176$new_n1099_
.sym 10164 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 10166 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][20]_new_inv_
.sym 10167 $abc$6176$new_n1017_
.sym 10169 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][9]_new_inv_
.sym 10170 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][11]_new_inv_
.sym 10172 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 10175 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][20]_new_inv_
.sym 10176 $abc$6176$new_n1099_
.sym 10177 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 10178 $abc$6176$new_n1100_
.sym 10181 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 10182 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][16]_new_inv_
.sym 10183 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 10184 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][20]_new_inv_
.sym 10187 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 10189 $abc$6176$new_n1013_
.sym 10190 $abc$6176$new_n1017_
.sym 10193 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][14]_new_inv_
.sym 10194 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][10]_new_inv_
.sym 10195 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 10196 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 10199 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 10200 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][6]_new_inv_
.sym 10201 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 10202 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][10]_new_inv_
.sym 10205 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 10206 $abc$6176$CPU.shifter_in[9]_new_inv_
.sym 10207 $abc$6176$CPU.shifter_in[10]_new_inv_
.sym 10211 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][10]_new_inv_
.sym 10212 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][14]_new_inv_
.sym 10213 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 10214 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 10242 $abc$6176$new_n1167_
.sym 10243 $abc$6176$CPU.shifter_in[29]_new_inv_
.sym 10244 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][11]_new_inv_
.sym 10245 $abc$6176$new_n941_
.sym 10246 $abc$6176$new_n1204_
.sym 10247 $abc$6176$CPU.shifter[3]_new_inv_
.sym 10248 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][19]_new_inv_
.sym 10249 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][31]_new_inv_
.sym 10254 $abc$6176$new_n1025_
.sym 10255 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][10]_new_inv_
.sym 10256 $abc$6176$new_n1324_
.sym 10257 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][14]_new_inv_
.sym 10258 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 10259 $abc$6176$new_n1239_
.sym 10260 $abc$6176$new_n1501_
.sym 10261 $abc$6176$new_n1027_
.sym 10262 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][28]_new_inv_
.sym 10263 $abc$6176$new_n1342_
.sym 10264 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][28]_new_inv_
.sym 10265 $abc$6176$new_n1414_
.sym 10266 $abc$6176$CPU.shifter_in[31]_new_inv_
.sym 10267 $abc$6176$new_n1714_
.sym 10268 $abc$6176$new_n1695_
.sym 10269 $abc$6176$new_n1012_
.sym 10270 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][13]_new_inv_
.sym 10271 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][19]_new_inv_
.sym 10272 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][11]_new_inv_
.sym 10273 $abc$6176$new_n1099_
.sym 10274 CPU.writeBackData[21]
.sym 10275 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][9]_new_inv_
.sym 10276 $abc$6176$new_n1692_
.sym 10277 $abc$6176$new_n1274_
.sym 10283 $abc$6176$new_n1231_
.sym 10284 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 10286 $abc$6176$CPU.shifter_in[8]_new_inv_
.sym 10287 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][6]_new_inv_
.sym 10289 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 10291 $abc$6176$CPU.shifter_in[28]_new_inv_
.sym 10292 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 10295 $abc$6176$CPU.shifter_in[9]_new_inv_
.sym 10297 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][8]_new_inv_
.sym 10298 $abc$6176$new_n1232_
.sym 10299 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][10]_new_inv_
.sym 10300 $abc$6176$CPU.shifter_in[29]_new_inv_
.sym 10305 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][3]_new_inv_
.sym 10306 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][7]_new_inv_
.sym 10307 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 10308 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][8]_new_inv_
.sym 10309 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 10310 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 10311 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][24]_new_inv_
.sym 10312 $abc$6176$CPU.shifter_in[7]_new_inv_
.sym 10314 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][12]_new_inv_
.sym 10316 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][12]_new_inv_
.sym 10317 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 10318 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][8]_new_inv_
.sym 10319 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 10322 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][8]_new_inv_
.sym 10323 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 10325 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][10]_new_inv_
.sym 10328 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 10329 $abc$6176$CPU.shifter_in[29]_new_inv_
.sym 10330 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 10331 $abc$6176$CPU.shifter_in[28]_new_inv_
.sym 10334 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][7]_new_inv_
.sym 10335 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 10336 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 10337 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][3]_new_inv_
.sym 10340 $abc$6176$new_n1231_
.sym 10341 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][24]_new_inv_
.sym 10342 $abc$6176$new_n1232_
.sym 10343 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 10346 $abc$6176$CPU.shifter_in[8]_new_inv_
.sym 10347 $abc$6176$CPU.shifter_in[7]_new_inv_
.sym 10349 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 10353 $abc$6176$CPU.shifter_in[9]_new_inv_
.sym 10354 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 10355 $abc$6176$CPU.shifter_in[8]_new_inv_
.sym 10359 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 10360 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][8]_new_inv_
.sym 10361 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][6]_new_inv_
.sym 10389 $abc$6176$CPU.shifter[16]_new_inv_
.sym 10390 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][31]_new_inv_
.sym 10391 $abc$6176$new_n885_
.sym 10392 $abc$6176$new_n1343_
.sym 10393 $abc$6176$CPU.shifter_in[6]_new_inv_
.sym 10394 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][24]_new_inv_
.sym 10395 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][23]_new_inv_
.sym 10396 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][7]_new_inv_
.sym 10397 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][10]_new_inv_
.sym 10398 CPU.writeBackData[29]
.sym 10401 $abc$6176$CPU.shifter_in[28]_new_inv_
.sym 10402 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1527_Y[0]_new_
.sym 10404 $abc$6176$new_n941_
.sym 10405 CPU.PCplus4[19]
.sym 10406 $abc$6176$CPU.shifter_in[8]_new_inv_
.sym 10407 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][22]_new_inv_
.sym 10410 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[24]_new_
.sym 10411 CPU.writeBackData[27]
.sym 10412 $abc$6176$new_n1021_
.sym 10413 $abc$6176$new_n886_
.sym 10414 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][26]_new_inv_
.sym 10415 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][23]_new_inv_
.sym 10416 $abc$6176$CPU.shifter_in[30]_new_inv_
.sym 10417 CPU.aluIn1[6]
.sym 10418 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 10420 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 10421 $abc$6176$CPU.shifter_in[30]_new_inv_
.sym 10422 CPU.writeBackData[22]
.sym 10423 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][31]_new_inv_
.sym 10424 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][31]_new_inv_
.sym 10430 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][9]_new_inv_
.sym 10431 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][5]_new_inv_
.sym 10434 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 10435 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 10436 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 10437 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][4]_new_inv_
.sym 10438 $abc$6176$CPU.shifter_in[7]_new_inv_
.sym 10439 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][8]_new_inv_
.sym 10441 $abc$6176$new_n1344_
.sym 10442 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][13]_new_inv_
.sym 10443 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 10446 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 10447 $abc$6176$new_n1342_
.sym 10453 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 10454 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 10455 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][31]_new_inv_
.sym 10456 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][12]_new_inv_
.sym 10457 $abc$6176$new_n1343_
.sym 10458 $abc$6176$CPU.shifter_in[6]_new_inv_
.sym 10460 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 10463 $abc$6176$new_n1343_
.sym 10464 $abc$6176$new_n1342_
.sym 10465 $abc$6176$new_n1344_
.sym 10466 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 10469 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 10470 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 10471 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][4]_new_inv_
.sym 10472 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][8]_new_inv_
.sym 10475 $abc$6176$new_n1343_
.sym 10476 $abc$6176$new_n1342_
.sym 10477 $abc$6176$new_n1344_
.sym 10478 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 10482 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 10484 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][31]_new_inv_
.sym 10488 $abc$6176$CPU.shifter_in[6]_new_inv_
.sym 10489 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 10490 $abc$6176$CPU.shifter_in[7]_new_inv_
.sym 10493 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][13]_new_inv_
.sym 10494 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][9]_new_inv_
.sym 10495 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 10496 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 10499 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 10500 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][5]_new_inv_
.sym 10501 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][9]_new_inv_
.sym 10502 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 10505 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][12]_new_inv_
.sym 10506 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 10507 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 10508 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][8]_new_inv_
.sym 10536 $abc$6176$CPU.shifter_in[3]_new_inv_
.sym 10537 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][3]_new_inv_
.sym 10538 $abc$6176$CPU.shifter_in[4]_new_inv_
.sym 10539 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][1]_new_
.sym 10540 $abc$6176$CPU.shifter_in[2]_new_inv_
.sym 10541 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][5]_new_inv_
.sym 10542 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3675[1]_new_
.sym 10543 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][2]_new_inv_
.sym 10548 $abc$6176$new_n1260_
.sym 10549 $abc$6176$new_n1684_
.sym 10550 $abc$6176$CPU.shifter[4]_new_inv_
.sym 10551 $abc$6176$new_n901_
.sym 10552 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[24]
.sym 10553 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 10554 $abc$6176$new_n1690_
.sym 10555 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 10556 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 10557 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[24]
.sym 10558 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 10559 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[18]
.sym 10564 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][3]_new_inv_
.sym 10565 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3675[1]_new_
.sym 10566 CPU.writeBackData[16]
.sym 10570 $abc$6176$new_n1687_
.sym 10578 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][5]_new_inv_
.sym 10579 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][7]_new_inv_
.sym 10581 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][6]_new_inv_
.sym 10582 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 10586 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 10587 $abc$6176$new_n1644_
.sym 10590 $abc$6176$new_n964_
.sym 10592 $abc$6176$new_n869_
.sym 10594 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][3]_new_inv_
.sym 10597 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 10598 $abc$6176$new_n1650_
.sym 10600 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][2]_new_inv_
.sym 10601 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 10602 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][4]_new_inv_
.sym 10604 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][1]_new_
.sym 10605 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][0]_new_
.sym 10606 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][5]_new_inv_
.sym 10608 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][4]_new_inv_
.sym 10611 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 10612 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][4]_new_inv_
.sym 10613 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][2]_new_inv_
.sym 10617 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][5]_new_inv_
.sym 10618 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 10619 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][7]_new_inv_
.sym 10622 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 10623 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][0]_new_
.sym 10624 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][4]_new_inv_
.sym 10625 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 10629 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 10630 $abc$6176$new_n1650_
.sym 10631 $abc$6176$new_n964_
.sym 10634 $abc$6176$new_n869_
.sym 10635 $abc$6176$new_n1644_
.sym 10636 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 10640 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][5]_new_inv_
.sym 10641 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 10642 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 10643 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][1]_new_
.sym 10647 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 10648 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][5]_new_inv_
.sym 10649 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][3]_new_inv_
.sym 10653 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][4]_new_inv_
.sym 10654 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 10655 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][6]_new_inv_
.sym 10684 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[31]_new_
.sym 10685 $abc$6176$new_n1642_
.sym 10686 $abc$6176$new_n1648_
.sym 10687 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][0]_new_
.sym 10691 CPU.writeBackData[25]
.sym 10692 $abc$6176$new_n1507_
.sym 10695 $abc$6176$new_n1133_
.sym 10696 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][21]_new_inv_
.sym 10697 $abc$6176$new_n1400_
.sym 10698 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][12]_new_inv_
.sym 10699 CPU.Jimm[16]
.sym 10700 CPU.writeBackData[29]
.sym 10701 CPU.writeBackData[24]
.sym 10702 $abc$6176$CPU.shifter_in[7]_new_inv_
.sym 10705 $abc$6176$new_n1701_
.sym 10706 $abc$6176$CPU.shifter_in[4]_new_inv_
.sym 10707 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 10708 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 10714 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 10839 CPU.writeBackData[16]
.sym 10842 CPU.Jimm[14]
.sym 10844 CPU.writeBackData[21]
.sym 10847 CPU.aluIn1[16]
.sym 10848 $PACKER_VCC_NET
.sym 10850 CPU.aluIn1[16]
.sym 10851 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[31]_new_
.sym 10853 CPU.writeBackData[23]
.sym 10985 CPU.writeBackData[17]
.sym 10989 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 10990 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][4]_new_inv_
.sym 10991 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 10992 $abc$6176$new_n942_
.sym 10996 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 10999 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 11143 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][20]_new_inv_
.sym 11144 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 12399 mem_addr[4]
.sym 12410 $PACKER_VCC_NET
.sym 12510 CPU.PCplusImm[22]
.sym 12520 $PACKER_VCC_NET
.sym 12633 CPU.PCplusImm[30]
.sym 12634 $abc$6176$new_n1294_
.sym 12651 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4463[0]
.sym 12757 $abc$6176$new_n1430_
.sym 12765 $abc$6176$auto$rtlil.cc:1906:Mux$420
.sym 12790 $PACKER_VCC_NET
.sym 12792 UART.cnt[0]
.sym 12794 UART.cnt[7]
.sym 12795 UART.cnt[1]
.sym 12797 UART.cnt[2]
.sym 12798 $PACKER_VCC_NET
.sym 12800 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4463[0]
.sym 12801 UART.cnt[6]
.sym 12807 UART.cnt[4]
.sym 12814 UART.cnt[3]
.sym 12816 UART.cnt[5]
.sym 12819 $nextpnr_ICESTORM_LC_1$O
.sym 12821 UART.cnt[0]
.sym 12825 $auto$alumacc.cc:474:replace_alu$386.C[2]
.sym 12827 $PACKER_VCC_NET
.sym 12828 UART.cnt[1]
.sym 12831 $auto$alumacc.cc:474:replace_alu$386.C[3]
.sym 12833 UART.cnt[2]
.sym 12834 $PACKER_VCC_NET
.sym 12835 $auto$alumacc.cc:474:replace_alu$386.C[2]
.sym 12837 $auto$alumacc.cc:474:replace_alu$386.C[4]
.sym 12839 UART.cnt[3]
.sym 12840 $PACKER_VCC_NET
.sym 12841 $auto$alumacc.cc:474:replace_alu$386.C[3]
.sym 12843 $auto$alumacc.cc:474:replace_alu$386.C[5]
.sym 12845 $PACKER_VCC_NET
.sym 12846 UART.cnt[4]
.sym 12847 $auto$alumacc.cc:474:replace_alu$386.C[4]
.sym 12849 $auto$alumacc.cc:474:replace_alu$386.C[6]
.sym 12851 UART.cnt[5]
.sym 12852 $PACKER_VCC_NET
.sym 12853 $auto$alumacc.cc:474:replace_alu$386.C[5]
.sym 12855 $auto$alumacc.cc:474:replace_alu$386.C[7]
.sym 12857 UART.cnt[6]
.sym 12858 $PACKER_VCC_NET
.sym 12859 $auto$alumacc.cc:474:replace_alu$386.C[6]
.sym 12861 $auto$alumacc.cc:474:replace_alu$386.C[8]
.sym 12863 $PACKER_VCC_NET
.sym 12864 UART.cnt[7]
.sym 12865 $auto$alumacc.cc:474:replace_alu$386.C[7]
.sym 12867 clk
.sym 12868 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4463[0]
.sym 12871 $abc$6176$auto$rtlil.cc:1906:Mux$520
.sym 12886 $techmap606\RAM.MEM.1.1.0.A1DATA_16[0]
.sym 12887 RAM_rdata[8]
.sym 12888 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4463[0]
.sym 12895 CPU.loadstore_addr[1]
.sym 12901 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][12]_new_inv_
.sym 12903 $PACKER_VCC_NET
.sym 12905 $auto$alumacc.cc:474:replace_alu$386.C[8]
.sym 12910 UART.cnt[8]
.sym 12911 uart_ready
.sym 12913 UART.cnt[11]
.sym 12914 $PACKER_VCC_NET
.sym 12922 $PACKER_VCC_NET
.sym 12923 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4463[0]
.sym 12931 UART.cnt[0]
.sym 12935 UART.cnt[9]
.sym 12936 UART.cnt[10]
.sym 12942 $auto$alumacc.cc:474:replace_alu$386.C[9]
.sym 12944 $PACKER_VCC_NET
.sym 12945 UART.cnt[8]
.sym 12946 $auto$alumacc.cc:474:replace_alu$386.C[8]
.sym 12948 $auto$alumacc.cc:474:replace_alu$386.C[10]
.sym 12950 UART.cnt[9]
.sym 12951 $PACKER_VCC_NET
.sym 12952 $auto$alumacc.cc:474:replace_alu$386.C[9]
.sym 12954 $auto$alumacc.cc:474:replace_alu$386.C[11]
.sym 12956 UART.cnt[10]
.sym 12957 $PACKER_VCC_NET
.sym 12958 $auto$alumacc.cc:474:replace_alu$386.C[10]
.sym 12961 UART.cnt[11]
.sym 12962 $PACKER_VCC_NET
.sym 12964 $auto$alumacc.cc:474:replace_alu$386.C[11]
.sym 12973 UART.cnt[0]
.sym 12976 $PACKER_VCC_NET
.sym 12985 UART.cnt[11]
.sym 12987 uart_ready
.sym 12990 clk
.sym 12991 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4463[0]
.sym 12993 $abc$6176$new_n1580_
.sym 12994 $abc$6176$RAM.mem_wmask[3]_new_
.sym 12996 $abc$6176$auto$rtlil.cc:1906:Mux$507
.sym 12999 $abc$6176$RAM.mem_wmask[2]_new_
.sym 13004 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 13007 RAM_rdata[13]
.sym 13011 mem_wdata[11]
.sym 13012 UART.cnt[11]
.sym 13015 $abc$6176$auto$rtlil.cc:1906:Mux$520
.sym 13016 RAM_rdata[8]
.sym 13017 CPU.aluIn2[0]
.sym 13018 CPU.Iimm[0]
.sym 13020 CPU.instr[3]
.sym 13023 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13024 CPU.aluMinus[0]
.sym 13027 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][20]_new_inv_
.sym 13038 CPU.Jimm[12]
.sym 13044 $abc$6176$CPU.mem_rdata[8]_new_
.sym 13056 $abc$6176$CPU.LOAD_halfword[8]_new_inv_
.sym 13062 CPU.Jimm[13]
.sym 13102 CPU.Jimm[13]
.sym 13103 CPU.Jimm[12]
.sym 13104 $abc$6176$CPU.mem_rdata[8]_new_
.sym 13105 $abc$6176$CPU.LOAD_halfword[8]_new_inv_
.sym 13115 $abc$6176$auto$rtlil.cc:1906:Mux$546
.sym 13116 CPU.aluPlus[0]
.sym 13117 CPU.aluMinus[0]
.sym 13118 $abc$6176$new_n946_
.sym 13119 $abc$6176$auto$rtlil.cc:1906:Mux$533
.sym 13120 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][12]_new_inv_
.sym 13121 CPU.Bimm[1]
.sym 13122 CPU.Iimm[0]
.sym 13123 $abc$6176$and$riscv.v:362$159_Y_new_
.sym 13124 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[5]
.sym 13126 $abc$6176$new_n1071_
.sym 13127 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 13130 uart_ready
.sym 13132 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][21]_new_inv_
.sym 13134 UART.cnt[11]
.sym 13141 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 13142 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 13143 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 13144 CPU.Bimm[1]
.sym 13145 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 13147 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 13148 $abc$6176$new_n972_
.sym 13149 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13157 RAM_rdata[8]
.sym 13180 isIO
.sym 13207 isIO
.sym 13209 RAM_rdata[8]
.sym 13238 $abc$6176$new_n1724_
.sym 13239 $abc$6176$new_n1152_
.sym 13240 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$813_new_inv_
.sym 13241 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13242 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][18]_new_inv_
.sym 13243 RAM_rdata[29]
.sym 13244 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1521_Y[0]_new_
.sym 13245 $abc$6176$new_n944_
.sym 13247 CPU.loadstore_addr[7]
.sym 13248 $abc$6176$new_n941_
.sym 13249 CPU.aluIn1[23]
.sym 13250 CPU.Bimm[11]
.sym 13252 $abc$6176$auto$rtlil.cc:1906:Mux$559
.sym 13260 RAM_rdata[22]
.sym 13262 mem_wdata[22]
.sym 13263 $techmap586\RAM.MEM.3.1.0.A1DATA_16[10]
.sym 13264 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 13265 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3810[1]_new_
.sym 13266 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][17]_new_inv_
.sym 13267 $abc$6176$new_n885_
.sym 13268 CPU.state[0]
.sym 13269 $abc$6176$new_n721_
.sym 13270 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 13271 CPU.PCplusImm[25]
.sym 13272 $abc$6176$CPU.mem_addr[12]_new_inv_
.sym 13273 $abc$6176$CPU.mem_rdata[25]_new_
.sym 13282 $abc$6176$new_n946_
.sym 13286 $abc$6176$CPU.shifter_in[17]_new_inv_
.sym 13291 CPU.instr[4]
.sym 13292 CPU.instr[3]
.sym 13295 CPU.instr[6]
.sym 13298 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13299 $abc$6176$new_n1525_
.sym 13300 CPU.PCplusImm[30]
.sym 13301 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 13302 CPU.instr[5]
.sym 13303 $abc$6176$CPU.shifter_in[18]_new_inv_
.sym 13304 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 13308 $abc$6176$new_n1524_
.sym 13309 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1521_Y[0]_new_
.sym 13310 $abc$6176$new_n944_
.sym 13318 $abc$6176$CPU.shifter_in[18]_new_inv_
.sym 13319 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 13320 $abc$6176$CPU.shifter_in[17]_new_inv_
.sym 13330 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1521_Y[0]_new_
.sym 13331 $abc$6176$new_n944_
.sym 13332 $abc$6176$new_n946_
.sym 13333 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 13336 CPU.instr[6]
.sym 13337 CPU.instr[5]
.sym 13338 CPU.instr[3]
.sym 13339 CPU.instr[4]
.sym 13348 $abc$6176$new_n1524_
.sym 13349 CPU.PCplusImm[30]
.sym 13350 $abc$6176$new_n1525_
.sym 13351 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13361 $abc$6176$CPU.shifter_in[18]_new_inv_
.sym 13362 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 13363 $abc$6176$CPU.shifter[17]_new_inv_
.sym 13364 $abc$6176$CPU.mem_addr[12]_new_inv_
.sym 13365 $abc$6176$new_n972_
.sym 13366 $abc$6176$new_n1524_
.sym 13367 mem_wdata[22]
.sym 13373 CPU.Bimm[12]
.sym 13374 CPU.aluIn1[13]
.sym 13375 mem_addr[4]
.sym 13376 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13377 CPU.aluIn1[11]
.sym 13378 CPU.loadstore_addr[11]
.sym 13379 CPU.Bimm[4]
.sym 13380 CPU.Iimm[4]
.sym 13381 CPU.loadstore_addr[1]
.sym 13382 $abc$6176$new_n1152_
.sym 13383 CPU.Bimm[2]
.sym 13384 CPU.Iimm[3]
.sym 13385 $abc$6176$new_n1525_
.sym 13386 CPU.aluIn1[0]
.sym 13387 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13388 CPU.PCplusImm[17]
.sym 13389 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][18]_new_inv_
.sym 13390 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 13391 CPU.rs2[22]
.sym 13392 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][12]_new_inv_
.sym 13393 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 13394 $abc$6176$CPU.shifter_in[18]_new_inv_
.sym 13395 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][21]_new_inv_
.sym 13396 $abc$6176$new_n1536_
.sym 13402 CPU.aluIn1[21]
.sym 13403 CPU.aluIn1[10]
.sym 13404 CPU.aluIn1[17]
.sym 13405 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 13407 CPU.PCplusImm[31]
.sym 13410 $abc$6176$new_n1724_
.sym 13411 CPU.instr[4]
.sym 13412 CPU.aluIn1[14]
.sym 13413 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13414 CPU.PCplusImm[24]
.sym 13416 CPU.aluIn1[18]
.sym 13420 $abc$6176$new_n1536_
.sym 13421 $abc$6176$new_n1466_
.sym 13422 CPU.aluIn1[13]
.sym 13426 $abc$6176$new_n1465_
.sym 13429 $abc$6176$new_n1453_
.sym 13431 CPU.PCplusImm[25]
.sym 13432 $abc$6176$new_n1454_
.sym 13435 CPU.aluIn1[21]
.sym 13436 CPU.aluIn1[10]
.sym 13438 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 13441 CPU.PCplusImm[31]
.sym 13442 $abc$6176$new_n1536_
.sym 13443 $abc$6176$new_n1724_
.sym 13444 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13453 $abc$6176$new_n1454_
.sym 13454 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13455 CPU.PCplusImm[24]
.sym 13456 $abc$6176$new_n1453_
.sym 13459 CPU.instr[4]
.sym 13465 $abc$6176$new_n1465_
.sym 13466 CPU.PCplusImm[25]
.sym 13467 $abc$6176$new_n1466_
.sym 13468 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13471 CPU.aluIn1[13]
.sym 13472 CPU.aluIn1[18]
.sym 13474 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 13477 CPU.aluIn1[14]
.sym 13479 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 13480 CPU.aluIn1[17]
.sym 13484 $abc$6176$new_n1465_
.sym 13485 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3810[1]_new_
.sym 13486 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 13487 $abc$6176$new_n1453_
.sym 13489 CPU.Bimm[7]
.sym 13490 $abc$6176$new_n1525_
.sym 13491 $abc$6176$new_n1085_
.sym 13492 $abc$6176$auto$rtlil.cc:1906:Mux$572
.sym 13493 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 13494 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 13496 CPU.Jimm[13]
.sym 13497 CPU.instr[4]
.sym 13498 CPU.aluIn1[17]
.sym 13499 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 13500 mem_wdata[6]
.sym 13501 CPU.aluIn1[18]
.sym 13502 CPU.PCplusImm[24]
.sym 13503 CPU.Jimm[13]
.sym 13504 CPU.aluIn1[17]
.sym 13505 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 13506 CPU.aluIn1[18]
.sym 13507 CPU.aluIn1[13]
.sym 13508 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 13509 CPU.loadstore_addr[12]
.sym 13510 CPU.writeBackData[31]
.sym 13511 CPU.writeBackData[24]
.sym 13512 CPU.instr[3]
.sym 13513 $abc$6176$new_n1418_
.sym 13514 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][20]_new_inv_
.sym 13515 CPU.Iimm[0]
.sym 13516 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3684[1]_new_
.sym 13517 $techmap584\RAM.MEM.3.2.0.A1DATA_16[6]
.sym 13518 $abc$6176$new_n1454_
.sym 13519 $abc$6176$new_n941_
.sym 13525 $abc$6176$CPU.shifter_in[21]_new_inv_
.sym 13527 CPU.aluIn1[14]
.sym 13530 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 13531 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 13532 $abc$6176$new_n1293_
.sym 13533 $abc$6176$new_n1356_
.sym 13535 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][17]_new_inv_
.sym 13536 $abc$6176$CPU.shifter_in[20]_new_inv_
.sym 13539 $abc$6176$new_n1442_
.sym 13540 $abc$6176$new_n1295_
.sym 13541 $abc$6176$new_n1294_
.sym 13542 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][19]_new_inv_
.sym 13543 CPU.PCplusImm[23]
.sym 13546 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 13547 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13548 CPU.aluIn1[17]
.sym 13549 $abc$6176$new_n1441_
.sym 13554 CPU.Jimm[13]
.sym 13556 $abc$6176$CPU.mem_rdata[17]_new_
.sym 13558 $abc$6176$new_n1295_
.sym 13559 $abc$6176$new_n1293_
.sym 13560 $abc$6176$new_n1294_
.sym 13561 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 13564 CPU.aluIn1[17]
.sym 13565 CPU.aluIn1[14]
.sym 13566 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 13571 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][17]_new_inv_
.sym 13572 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 13573 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][19]_new_inv_
.sym 13576 $abc$6176$new_n1441_
.sym 13577 CPU.PCplusImm[23]
.sym 13578 $abc$6176$new_n1442_
.sym 13579 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13582 $abc$6176$CPU.mem_rdata[17]_new_
.sym 13583 $abc$6176$new_n1356_
.sym 13584 CPU.Jimm[13]
.sym 13601 $abc$6176$CPU.shifter_in[21]_new_inv_
.sym 13602 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 13603 $abc$6176$CPU.shifter_in[20]_new_inv_
.sym 13607 $abc$6176$new_n1441_
.sym 13608 CPU.writeBackData[20]
.sym 13609 $abc$6176$new_n1356_
.sym 13610 $abc$6176$new_n1212_
.sym 13611 $abc$6176$CPU.shifter_in[24]_new_inv_
.sym 13612 $abc$6176$new_n1536_
.sym 13613 $abc$6176$new_n951_
.sym 13614 $abc$6176$CPU.shifter_in[22]_new_inv_
.sym 13615 $abc$6176$new_n1356_
.sym 13616 CPU.Bimm[7]
.sym 13617 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][24]_new_inv_
.sym 13619 CPU.PCplusImm[31]
.sym 13620 RAM_rdata[27]
.sym 13622 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 13623 CPU.aluIn1[14]
.sym 13624 $abc$6176$new_n1085_
.sym 13625 CPU.aluIn1[10]
.sym 13626 isIO
.sym 13627 CPU.aluIn1[15]
.sym 13628 $abc$6176$new_n941_
.sym 13629 CPU.instr[6]
.sym 13630 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 13631 $abc$6176$CPU.mem_rdata[18]_new_
.sym 13632 CPU.Bimm[1]
.sym 13633 $abc$6176$new_n1165_
.sym 13634 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13635 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[16]
.sym 13636 CPU.Jimm[13]
.sym 13637 mem_wdata[0]
.sym 13638 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][23]_new_inv_
.sym 13639 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 13640 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 13641 CPU.loadstore_addr[0]
.sym 13642 CPU.writeBackData[20]
.sym 13649 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 13650 $abc$6176$new_n1205_
.sym 13651 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 13652 $abc$6176$new_n1369_
.sym 13654 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][23]_new_inv_
.sym 13656 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13658 CPU.PCplusImm[17]
.sym 13659 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13660 $abc$6176$new_n1501_
.sym 13662 $abc$6176$new_n1417_
.sym 13663 CPU.PCplusImm[16]
.sym 13664 $abc$6176$CPU.shifter_in[18]_new_inv_
.sym 13665 $abc$6176$new_n1370_
.sym 13666 $abc$6176$CPU.shifter_in[19]_new_inv_
.sym 13667 $abc$6176$new_n1212_
.sym 13668 $abc$6176$new_n1429_
.sym 13669 CPU.PCplusImm[22]
.sym 13670 $abc$6176$new_n1500_
.sym 13671 CPU.PCplusImm[21]
.sym 13672 $abc$6176$new_n1430_
.sym 13673 $abc$6176$new_n1418_
.sym 13674 $abc$6176$new_n1355_
.sym 13675 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][21]_new_inv_
.sym 13676 $abc$6176$new_n1358_
.sym 13678 CPU.PCplusImm[28]
.sym 13679 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[7]_new_
.sym 13681 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13682 $abc$6176$new_n1358_
.sym 13683 CPU.PCplusImm[16]
.sym 13684 $abc$6176$new_n1355_
.sym 13687 $abc$6176$new_n1501_
.sym 13688 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13689 CPU.PCplusImm[28]
.sym 13690 $abc$6176$new_n1500_
.sym 13693 $abc$6176$CPU.shifter_in[19]_new_inv_
.sym 13694 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 13695 $abc$6176$CPU.shifter_in[18]_new_inv_
.sym 13699 CPU.PCplusImm[21]
.sym 13700 $abc$6176$new_n1418_
.sym 13701 $abc$6176$new_n1417_
.sym 13702 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13705 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13706 $abc$6176$new_n1370_
.sym 13707 $abc$6176$new_n1369_
.sym 13708 CPU.PCplusImm[17]
.sym 13712 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][21]_new_inv_
.sym 13713 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 13714 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][23]_new_inv_
.sym 13717 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13718 $abc$6176$new_n1430_
.sym 13719 $abc$6176$new_n1429_
.sym 13720 CPU.PCplusImm[22]
.sym 13723 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13724 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[7]_new_
.sym 13725 $abc$6176$new_n1212_
.sym 13726 $abc$6176$new_n1205_
.sym 13730 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[16]
.sym 13731 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[27]
.sym 13732 $abc$6176$new_n1355_
.sym 13734 $abc$6176$new_n1429_
.sym 13735 $abc$6176$new_n1513_
.sym 13736 $abc$6176$new_n1500_
.sym 13737 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[7]_new_
.sym 13739 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 13740 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 13742 CPU.aluIn1[7]
.sym 13743 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 13744 CPU.aluIn1[20]
.sym 13745 CPU.aluIn1[22]
.sym 13746 CPU.Bimm[10]
.sym 13747 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 13748 $abc$6176$new_n1698_
.sym 13750 $abc$6176$new_n1417_
.sym 13752 RAM_rdata[22]
.sym 13753 CPU.instr[5]
.sym 13754 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 13755 isIO
.sym 13756 CPU.aluIn1[9]
.sym 13757 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][25]_new_inv_
.sym 13758 $abc$6176$CPU.shifter_in[24]_new_inv_
.sym 13759 CPU.aluIn1[24]
.sym 13760 CPU.state[0]
.sym 13761 $abc$6176$new_n1224_
.sym 13762 $abc$6176$new_n1358_
.sym 13763 $abc$6176$new_n885_
.sym 13764 CPU.aluIn1[8]
.sym 13765 $abc$6176$CPU.mem_rdata[25]_new_
.sym 13771 CPU.aluIn1[11]
.sym 13773 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][25]_new_inv_
.sym 13774 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][21]_new_inv_
.sym 13776 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13778 $abc$6176$new_n1513_
.sym 13781 $abc$6176$new_n1356_
.sym 13782 mem_wdata[9]
.sym 13784 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 13785 CPU.loadstore_addr[1]
.sym 13786 CPU.PCplusImm[27]
.sym 13787 CPU.rs2[25]
.sym 13788 $abc$6176$new_n1512_
.sym 13789 CPU.PCplusImm[29]
.sym 13790 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][27]_new_inv_
.sym 13791 $abc$6176$CPU.mem_rdata[18]_new_
.sym 13792 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][24]_new_inv_
.sym 13793 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][19]_new_inv_
.sym 13794 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][22]_new_inv_
.sym 13795 CPU.aluIn1[20]
.sym 13796 CPU.Jimm[13]
.sym 13797 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 13798 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13799 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 13800 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 13801 CPU.loadstore_addr[0]
.sym 13802 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[27]_new_
.sym 13804 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13805 $abc$6176$new_n1512_
.sym 13806 CPU.PCplusImm[29]
.sym 13807 $abc$6176$new_n1513_
.sym 13810 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 13811 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 13812 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][27]_new_inv_
.sym 13813 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][25]_new_inv_
.sym 13816 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[27]_new_
.sym 13817 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13818 CPU.PCplusImm[27]
.sym 13819 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 13822 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][24]_new_inv_
.sym 13824 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][22]_new_inv_
.sym 13825 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 13828 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 13830 CPU.aluIn1[11]
.sym 13831 CPU.aluIn1[20]
.sym 13834 CPU.loadstore_addr[1]
.sym 13835 mem_wdata[9]
.sym 13836 CPU.loadstore_addr[0]
.sym 13837 CPU.rs2[25]
.sym 13840 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][19]_new_inv_
.sym 13841 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][21]_new_inv_
.sym 13842 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 13843 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 13847 $abc$6176$CPU.mem_rdata[18]_new_
.sym 13848 $abc$6176$new_n1356_
.sym 13849 CPU.Jimm[13]
.sym 13853 $abc$6176$new_n985_
.sym 13854 $abc$6176$new_n1512_
.sym 13855 RAM_rdata[28]
.sym 13856 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][23]_new_inv_
.sym 13857 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][19]_new_inv_
.sym 13858 $abc$6176$CPU.shifter[30]_new_inv_
.sym 13859 $abc$6176$new_n1477_
.sym 13860 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[27]_new_
.sym 13861 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 13864 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 13865 CPU.aluIn1[11]
.sym 13866 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 13867 mem_wdata[25]
.sym 13868 CPU.Iimm[4]
.sym 13869 $abc$6176$new_n1308_
.sym 13872 CPU.Bimm[12]
.sym 13873 $abc$6176$new_n1307_
.sym 13874 $abc$6176$new_n1205_
.sym 13875 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[19]
.sym 13876 CPU.PCplusImm[16]
.sym 13877 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 13878 $abc$6176$CPU.shifter_in[27]_new_inv_
.sym 13879 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][19]_new_inv_
.sym 13880 CPU.aluIn1[3]
.sym 13881 $abc$6176$CPU.shifter[29]_new_inv_
.sym 13882 CPU.aluIn1[0]
.sym 13883 $abc$6176$CPU.shifter_in[19]_new_inv_
.sym 13884 CPU.aluIn1[21]
.sym 13885 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 13886 CPU.aluIn1[19]
.sym 13887 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13888 $abc$6176$CPU.shifter_in[26]_new_inv_
.sym 13894 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13895 $abc$6176$CPU.shifter_in[26]_new_inv_
.sym 13898 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 13899 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 13901 $abc$6176$new_n1381_
.sym 13902 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][13]_new_inv_
.sym 13903 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][17]_new_inv_
.sym 13905 $abc$6176$new_n1708_
.sym 13906 CPU.PCplusImm[18]
.sym 13907 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 13908 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][23]_new_inv_
.sym 13909 $abc$6176$CPU.shifter_in[25]_new_inv_
.sym 13910 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 13911 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 13913 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][21]_new_inv_
.sym 13914 CPU.aluIn1[23]
.sym 13917 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][24]_new_inv_
.sym 13919 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 13920 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[26]_new_
.sym 13921 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 13922 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][26]_new_inv_
.sym 13923 $abc$6176$new_n1382_
.sym 13924 CPU.aluIn1[8]
.sym 13925 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 13927 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 13928 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 13929 $abc$6176$new_n1708_
.sym 13930 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[26]_new_
.sym 13933 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][23]_new_inv_
.sym 13934 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 13935 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][21]_new_inv_
.sym 13936 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 13939 CPU.aluIn1[23]
.sym 13940 CPU.aluIn1[8]
.sym 13941 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 13945 CPU.PCplusImm[18]
.sym 13946 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 13947 $abc$6176$new_n1381_
.sym 13948 $abc$6176$new_n1382_
.sym 13951 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 13952 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][24]_new_inv_
.sym 13953 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 13954 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][26]_new_inv_
.sym 13963 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 13964 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][13]_new_inv_
.sym 13965 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][17]_new_inv_
.sym 13966 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 13970 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 13971 $abc$6176$CPU.shifter_in[26]_new_inv_
.sym 13972 $abc$6176$CPU.shifter_in[25]_new_inv_
.sym 13976 $abc$6176$CPU.shifter_in[12]_new_inv_
.sym 13977 $abc$6176$CPU.shifter_in[19]_new_inv_
.sym 13978 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[26]_new_
.sym 13979 $abc$6176$new_n1679_
.sym 13980 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][19]_new_inv_
.sym 13981 $abc$6176$new_n1024_
.sym 13982 $abc$6176$new_n941_
.sym 13983 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][22]_new_inv_
.sym 13984 $abc$6176$CPU.shifter[29]_new_inv_
.sym 13985 CPU.PCplusImm[22]
.sym 13987 $abc$6176$CPU.shifter[29]_new_inv_
.sym 13988 CPU.writeBackData[26]
.sym 13989 CPU.PCplusImm[18]
.sym 13990 CPU.writeBackData[28]
.sym 13992 $abc$6176$CPU.mem_rdata[17]_new_
.sym 13994 CPU.PCplusImm[18]
.sym 13995 $abc$6176$new_n985_
.sym 13996 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][19]_new_inv_
.sym 13997 $abc$6176$CPU.LOAD_halfword[8]_new_inv_
.sym 13998 $abc$6176$CPU.mem_rdata[20]_new_
.sym 13999 $abc$6176$CPU.mem_rdata[20]_new_
.sym 14000 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 14001 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][21]_new_inv_
.sym 14002 CPU.writeBackData[31]
.sym 14003 CPU.writeBackData[24]
.sym 14004 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][19]_new_inv_
.sym 14006 $abc$6176$new_n941_
.sym 14007 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][22]_new_inv_
.sym 14008 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3684[1]_new_
.sym 14009 $abc$6176$new_n1382_
.sym 14010 $abc$6176$new_n1454_
.sym 14011 CPU.writeBackData[18]
.sym 14018 $abc$6176$CPU.shifter_in[28]_new_inv_
.sym 14020 CPU.aluIn1[4]
.sym 14021 $abc$6176$new_n1068_
.sym 14023 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 14024 CPU.aluIn1[6]
.sym 14025 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][21]_new_inv_
.sym 14026 $abc$6176$new_n1135_
.sym 14027 $abc$6176$new_n1136_
.sym 14028 $abc$6176$new_n1102_
.sym 14029 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 14031 $abc$6176$new_n1069_
.sym 14032 $abc$6176$CPU.shifter_in[30]_new_inv_
.sym 14034 $abc$6176$new_n1103_
.sym 14037 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 14038 $abc$6176$new_n910_
.sym 14039 $abc$6176$CPU.shifter_in[27]_new_inv_
.sym 14041 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 14042 CPU.aluIn1[27]
.sym 14044 $abc$6176$new_n913_
.sym 14045 $abc$6176$CPU.shifter_in[31]_new_inv_
.sym 14046 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 14047 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 14048 CPU.aluIn1[25]
.sym 14050 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 14051 $abc$6176$new_n1103_
.sym 14052 $abc$6176$new_n1102_
.sym 14053 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 14056 $abc$6176$new_n1136_
.sym 14057 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 14058 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][21]_new_inv_
.sym 14059 $abc$6176$new_n1135_
.sym 14062 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 14063 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 14064 $abc$6176$new_n1068_
.sym 14065 $abc$6176$new_n1069_
.sym 14068 $abc$6176$CPU.shifter_in[31]_new_inv_
.sym 14069 $abc$6176$CPU.shifter_in[30]_new_inv_
.sym 14070 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 14071 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 14074 $abc$6176$CPU.shifter_in[27]_new_inv_
.sym 14075 $abc$6176$CPU.shifter_in[28]_new_inv_
.sym 14076 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 14077 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 14080 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 14082 $abc$6176$new_n910_
.sym 14083 $abc$6176$new_n913_
.sym 14086 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 14087 CPU.aluIn1[4]
.sym 14088 CPU.aluIn1[27]
.sym 14092 CPU.aluIn1[6]
.sym 14093 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 14095 CPU.aluIn1[25]
.sym 14099 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[20]_new_
.sym 14100 $abc$6176$new_n1324_
.sym 14101 $abc$6176$new_n984_
.sym 14102 $abc$6176$new_n1404_
.sym 14103 $abc$6176$new_n1025_
.sym 14104 $abc$6176$CPU.shifter_in[26]_new_inv_
.sym 14105 $abc$6176$CPU.shifter[7]_new_inv_
.sym 14106 $abc$6176$CPU.shifter[9]_new_inv_
.sym 14108 CPU.PCplusImm[30]
.sym 14111 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[24]
.sym 14112 CPU.Bimm[12]
.sym 14113 CPU.PCplusImm[26]
.sym 14115 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][11]_new_inv_
.sym 14116 CPU.aluIn1[4]
.sym 14118 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][13]_new_inv_
.sym 14119 $abc$6176$CPU.shifter_in[11]_new_inv_
.sym 14120 $abc$6176$CPU.shifter_in[31]_new_inv_
.sym 14121 CPU.rs2[31]
.sym 14122 $abc$6176$CPU.shifter_in[28]_new_inv_
.sym 14123 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][26]_new_inv_
.sym 14124 $abc$6176$new_n1275_
.sym 14125 $abc$6176$new_n1165_
.sym 14126 $abc$6176$new_n1478_
.sym 14127 $abc$6176$new_n1072_
.sym 14128 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 14129 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[13]_new_
.sym 14130 CPU.writeBackData[20]
.sym 14131 $abc$6176$CPU.shifter_in[31]_new_inv_
.sym 14132 CPU.Jimm[13]
.sym 14133 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][22]_new_inv_
.sym 14134 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 14141 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 14143 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][15]_new_inv_
.sym 14144 $abc$6176$new_n1306_
.sym 14146 $abc$6176$CPU.shifter_in[27]_new_inv_
.sym 14147 CPU.PCplusImm[19]
.sym 14148 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][9]_new_inv_
.sym 14149 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 14150 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][11]_new_inv_
.sym 14151 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 14152 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][19]_new_inv_
.sym 14153 $abc$6176$new_n1308_
.sym 14154 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][19]_new_inv_
.sym 14156 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][13]_new_inv_
.sym 14157 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 14158 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[19]_new_
.sym 14159 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 14160 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 14161 $abc$6176$CPU.shifter_in[26]_new_inv_
.sym 14164 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][21]_new_inv_
.sym 14165 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 14166 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 14168 $abc$6176$new_n1307_
.sym 14169 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 14173 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 14174 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][19]_new_inv_
.sym 14175 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 14176 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 14179 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][15]_new_inv_
.sym 14180 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 14181 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][19]_new_inv_
.sym 14182 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 14185 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 14186 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][21]_new_inv_
.sym 14187 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 14188 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 14191 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][11]_new_inv_
.sym 14192 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 14193 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][15]_new_inv_
.sym 14194 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 14197 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 14199 $abc$6176$CPU.shifter_in[27]_new_inv_
.sym 14200 $abc$6176$CPU.shifter_in[26]_new_inv_
.sym 14203 CPU.PCplusImm[19]
.sym 14204 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[19]_new_
.sym 14205 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 14206 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 14209 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 14210 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][9]_new_inv_
.sym 14211 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][13]_new_inv_
.sym 14212 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 14215 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 14216 $abc$6176$new_n1306_
.sym 14217 $abc$6176$new_n1307_
.sym 14218 $abc$6176$new_n1308_
.sym 14222 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][21]_new_inv_
.sym 14223 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3747[1]_new_
.sym 14224 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[19]_new_
.sym 14225 $abc$6176$CPU.shifter[18]_new_inv_
.sym 14226 $abc$6176$new_n1382_
.sym 14227 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[28]_new_
.sym 14228 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[19]_new_
.sym 14229 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[11]_new_
.sym 14230 $abc$6176$new_n1430_
.sym 14234 CPU.aluIn1[20]
.sym 14235 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][27]_new_inv_
.sym 14237 $abc$6176$new_n1497_
.sym 14238 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 14239 CPU.writeBackData[7]
.sym 14240 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 14241 CPU.aluIn1[6]
.sym 14242 $abc$6176$CPU.shifter_in[30]_new_inv_
.sym 14243 $abc$6176$new_n1295_
.sym 14244 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][26]_new_inv_
.sym 14245 $abc$6176$new_n984_
.sym 14246 $abc$6176$CPU.shifter_in[24]_new_inv_
.sym 14247 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][23]_new_inv_
.sym 14248 CPU.aluIn1[9]
.sym 14249 CPU.aluIn1[25]
.sym 14250 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 14251 CPU.aluIn1[24]
.sym 14252 CPU.aluIn1[26]
.sym 14254 $abc$6176$new_n1167_
.sym 14255 $abc$6176$new_n885_
.sym 14257 CPU.aluIn1[27]
.sym 14266 $abc$6176$new_n1060_
.sym 14267 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][13]_new_inv_
.sym 14268 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][24]_new_inv_
.sym 14271 CPU.aluIn1[29]
.sym 14272 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 14274 $abc$6176$new_n1063_
.sym 14276 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 14278 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][31]_new_inv_
.sym 14279 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 14280 $abc$6176$CPU.shifter_in[31]_new_inv_
.sym 14281 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 14284 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][19]_new_inv_
.sym 14285 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 14286 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][11]_new_inv_
.sym 14287 $abc$6176$new_n1072_
.sym 14288 CPU.aluIn1[2]
.sym 14289 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 14291 $abc$6176$new_n1071_
.sym 14292 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 14293 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][22]_new_inv_
.sym 14296 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 14297 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][22]_new_inv_
.sym 14298 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 14299 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][24]_new_inv_
.sym 14303 CPU.aluIn1[2]
.sym 14304 CPU.aluIn1[29]
.sym 14305 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 14308 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][13]_new_inv_
.sym 14309 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][11]_new_inv_
.sym 14310 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 14315 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 14317 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 14321 $abc$6176$new_n1072_
.sym 14322 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 14323 $abc$6176$new_n1071_
.sym 14326 $abc$6176$new_n1060_
.sym 14327 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 14328 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][19]_new_inv_
.sym 14329 $abc$6176$new_n1063_
.sym 14332 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 14333 $abc$6176$new_n1071_
.sym 14334 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][31]_new_inv_
.sym 14335 $abc$6176$new_n1072_
.sym 14338 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 14339 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 14340 $abc$6176$CPU.shifter_in[31]_new_inv_
.sym 14341 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 14345 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 14346 $abc$6176$new_n1478_
.sym 14347 $abc$6176$new_n1387_
.sym 14348 $abc$6176$new_n1402_
.sym 14349 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[23]_new_
.sym 14350 $abc$6176$new_n1442_
.sym 14351 $abc$6176$new_n1384_
.sym 14352 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3783[1]_new_
.sym 14353 $abc$6176$CPU.LOAD_halfword[11]_new_inv_
.sym 14358 CPU.Bimm[4]
.sym 14359 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][21]_new_inv_
.sym 14360 $abc$6176$new_n902_
.sym 14361 $abc$6176$new_n1308_
.sym 14362 $abc$6176$new_n1306_
.sym 14363 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3675[1]_new_
.sym 14364 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3693[1]_new_
.sym 14365 $abc$6176$new_n1307_
.sym 14366 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3747[1]_new_
.sym 14368 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][28]_new_inv_
.sym 14369 $abc$6176$new_n1013_
.sym 14370 CPU.aluIn1[1]
.sym 14371 CPU.writeBackData[20]
.sym 14372 $abc$6176$new_n941_
.sym 14373 CPU.aluIn1[19]
.sym 14374 CPU.aluIn1[2]
.sym 14375 CPU.aluIn1[5]
.sym 14376 CPU.aluIn1[21]
.sym 14377 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 14378 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 14379 CPU.aluIn1[0]
.sym 14380 CPU.aluIn1[3]
.sym 14386 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 14389 $abc$6176$CPU.shifter_in[25]_new_inv_
.sym 14391 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][9]_new_inv_
.sym 14392 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 14393 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][31]_new_inv_
.sym 14397 $abc$6176$new_n941_
.sym 14398 $abc$6176$new_n1204_
.sym 14399 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 14400 $abc$6176$new_n901_
.sym 14403 $abc$6176$new_n886_
.sym 14405 $abc$6176$new_n1203_
.sym 14406 $abc$6176$CPU.shifter_in[24]_new_inv_
.sym 14407 CPU.aluIn1[6]
.sym 14408 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 14409 CPU.aluIn1[25]
.sym 14410 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 14411 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 14413 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][23]_new_inv_
.sym 14415 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][7]_new_inv_
.sym 14417 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 14419 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 14420 $abc$6176$new_n901_
.sym 14421 $abc$6176$new_n941_
.sym 14422 $abc$6176$new_n886_
.sym 14425 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 14426 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 14427 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][31]_new_inv_
.sym 14428 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 14432 $abc$6176$new_n901_
.sym 14433 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 14434 $abc$6176$new_n886_
.sym 14437 $abc$6176$new_n1204_
.sym 14438 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 14439 $abc$6176$new_n1203_
.sym 14440 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 14443 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 14444 CPU.aluIn1[6]
.sym 14446 CPU.aluIn1[25]
.sym 14449 $abc$6176$CPU.shifter_in[25]_new_inv_
.sym 14450 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 14452 $abc$6176$CPU.shifter_in[24]_new_inv_
.sym 14455 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][23]_new_inv_
.sym 14456 $abc$6176$new_n1203_
.sym 14457 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 14458 $abc$6176$new_n1204_
.sym 14462 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][7]_new_inv_
.sym 14463 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][9]_new_inv_
.sym 14464 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 14468 $abc$6176$new_n1410_
.sym 14469 $abc$6176$CPU.shifter[5]_new_inv_
.sym 14470 $abc$6176$new_n1445_
.sym 14471 $abc$6176$new_n1358_
.sym 14473 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][30]_new_inv_
.sym 14474 $abc$6176$new_n1013_
.sym 14475 $abc$6176$new_n1325_
.sym 14477 $abc$6176$and$riscv.v:362$160_Y
.sym 14480 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 14481 $abc$6176$new_n1370_
.sym 14482 CPU.aluIn1[17]
.sym 14483 $abc$6176$new_n1103_
.sym 14484 CPU.aluIn1[18]
.sym 14486 $abc$6176$new_n1164_
.sym 14487 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 14488 $abc$6176$new_n1388_
.sym 14490 CPU.writeBackData[19]
.sym 14492 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 14493 $abc$6176$new_n885_
.sym 14494 $abc$6176$new_n941_
.sym 14495 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][30]_new_inv_
.sym 14496 $abc$6176$CPU.shifter[8]_new_inv_
.sym 14497 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 14498 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 14499 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][6]_new_inv_
.sym 14500 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 14503 CPU.Jimm[12]
.sym 14509 CPU.aluIn1[27]
.sym 14511 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 14512 $abc$6176$new_n1648_
.sym 14513 CPU.aluIn1[29]
.sym 14515 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 14517 CPU.aluIn1[4]
.sym 14518 $abc$6176$new_n1276_
.sym 14519 $abc$6176$new_n1274_
.sym 14521 $abc$6176$CPU.shifter_in[6]_new_inv_
.sym 14523 CPU.aluIn1[28]
.sym 14525 $abc$6176$CPU.shifter_in[3]_new_inv_
.sym 14527 $abc$6176$CPU.shifter_in[5]_new_inv_
.sym 14528 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 14529 $abc$6176$CPU.shifter_in[2]_new_inv_
.sym 14531 $abc$6176$new_n1275_
.sym 14533 $abc$6176$CPU.shifter_in[3]_new_inv_
.sym 14534 CPU.aluIn1[2]
.sym 14535 $abc$6176$CPU.shifter_in[4]_new_inv_
.sym 14538 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 14540 CPU.aluIn1[3]
.sym 14542 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 14544 CPU.aluIn1[3]
.sym 14545 CPU.aluIn1[28]
.sym 14548 $abc$6176$CPU.shifter_in[4]_new_inv_
.sym 14550 $abc$6176$CPU.shifter_in[3]_new_inv_
.sym 14551 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 14554 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 14556 CPU.aluIn1[27]
.sym 14557 CPU.aluIn1[4]
.sym 14560 $abc$6176$CPU.shifter_in[4]_new_inv_
.sym 14561 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 14562 $abc$6176$new_n1648_
.sym 14563 $abc$6176$CPU.shifter_in[3]_new_inv_
.sym 14566 CPU.aluIn1[2]
.sym 14567 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 14568 CPU.aluIn1[29]
.sym 14573 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 14574 $abc$6176$CPU.shifter_in[6]_new_inv_
.sym 14575 $abc$6176$CPU.shifter_in[5]_new_inv_
.sym 14578 $abc$6176$new_n1275_
.sym 14579 $abc$6176$new_n1274_
.sym 14580 $abc$6176$new_n1276_
.sym 14581 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 14584 $abc$6176$CPU.shifter_in[3]_new_inv_
.sym 14585 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 14587 $abc$6176$CPU.shifter_in[2]_new_inv_
.sym 14591 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[26]_new_
.sym 14592 $abc$6176$new_n1398_
.sym 14593 $abc$6176$CPU.shifter_in[5]_new_inv_
.sym 14594 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[25]_new_
.sym 14595 $abc$6176$CPU.shifter_in[0]_new_
.sym 14596 $abc$6176$new_n1722_
.sym 14597 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[0]_new_
.sym 14598 $abc$6176$CPU.shifter_in[1]_new_inv_
.sym 14603 CPU.aluIn1[4]
.sym 14604 $abc$6176$new_n1276_
.sym 14605 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 14606 $abc$6176$new_n1692_
.sym 14607 $abc$6176$CPU.shifter_in[30]_new_inv_
.sym 14608 $abc$6176$new_n1695_
.sym 14609 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][19]_new_inv_
.sym 14610 $abc$6176$new_n1410_
.sym 14612 $abc$6176$new_n1714_
.sym 14613 $abc$6176$new_n1012_
.sym 14614 CPU.writeBackData[21]
.sym 14617 $abc$6176$new_n1275_
.sym 14618 CPU.aluIn1[23]
.sym 14620 $abc$6176$new_n1132_
.sym 14621 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 14622 CPU.Jimm[14]
.sym 14634 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][31]_new_inv_
.sym 14640 $abc$6176$CPU.shifter_in[3]_new_inv_
.sym 14642 $abc$6176$new_n941_
.sym 14644 $abc$6176$CPU.shifter_in[2]_new_inv_
.sym 14649 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 14650 $abc$6176$new_n1642_
.sym 14652 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 14655 $abc$6176$CPU.shifter_in[1]_new_inv_
.sym 14657 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 14660 $abc$6176$CPU.shifter_in[0]_new_
.sym 14661 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 14671 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 14672 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 14673 $abc$6176$new_n941_
.sym 14674 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][31]_new_inv_
.sym 14677 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 14678 $abc$6176$CPU.shifter_in[1]_new_inv_
.sym 14679 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 14680 $abc$6176$CPU.shifter_in[0]_new_
.sym 14683 $abc$6176$CPU.shifter_in[1]_new_inv_
.sym 14684 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 14685 $abc$6176$CPU.shifter_in[2]_new_inv_
.sym 14686 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 14689 $abc$6176$new_n1642_
.sym 14690 $abc$6176$CPU.shifter_in[2]_new_inv_
.sym 14691 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 14692 $abc$6176$CPU.shifter_in[3]_new_inv_
.sym 14715 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 14722 CPU.aluIn1[23]
.sym 14728 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][23]_new_inv_
.sym 14729 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][31]_new_inv_
.sym 14734 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][26]_new_inv_
.sym 14736 CPU.writeBackData[22]
.sym 14737 $abc$6176$CPU.shifter_in[30]_new_inv_
.sym 14738 CPU.aluIn1[26]
.sym 14742 $abc$6176$new_n1645_
.sym 14850 CPU.writeBackData[16]
.sym 14854 CPU.writeBackData[17]
.sym 14855 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 14856 CPU.Jimm[13]
.sym 14857 $abc$6176$new_n1687_
.sym 14858 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 14859 $abc$6176$new_n1372_
.sym 15031 LEDS[0]$SB_IO_OUT
.sym 15864 mem_addr[2]
.sym 15996 mem_addr[2]
.sym 16101 mem_addr[9]
.sym 16107 $PACKER_VCC_NET
.sym 16117 mem_addr[4]
.sym 16119 mem_addr[2]
.sym 16230 RAM_rdata[2]
.sym 16236 RAM_rdata[3]
.sym 16239 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 16240 RAM_rdata[7]
.sym 16243 mem_wdata[1]
.sym 16342 CPU.Bimm[1]
.sym 16361 RAM.mem_rstrb
.sym 16362 mem_addr[2]
.sym 16363 mem_addr[2]
.sym 16457 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 16464 CPU.Iimm[0]
.sym 16478 CPU.state[1]
.sym 16485 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 16488 mem_addr[2]
.sym 16577 $abc$6176$RAM.mem_wmask[0]_new_
.sym 16578 RAM.mem_rstrb
.sym 16582 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 16583 RAM_rdata[8]
.sym 16584 $abc$6176$RAM.mem_wmask[1]_new_
.sym 16588 CPU.PC[11]
.sym 16589 $abc$6176$auto$rtlil.cc:1906:Mux$420
.sym 16597 mem_addr[9]
.sym 16604 $abc$6176$CPU.STORE_wmask[0]_new_inv_
.sym 16609 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 16612 mem_addr[4]
.sym 16700 $abc$6176$new_n731_
.sym 16701 $abc$6176$auto$memory_bram.cc:960:replace_cell$500
.sym 16702 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 16703 RAM_rdata[21]
.sym 16704 RAM_rdata[17]
.sym 16705 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 16706 $abc$6176$new_n928_
.sym 16707 RAM_rdata[20]
.sym 16712 CPU.aluIn2[0]
.sym 16713 RAM_rdata[8]
.sym 16715 mem_addr[10]
.sym 16716 $abc$6176$auto$rtlil.cc:1906:Mux$433
.sym 16718 $techmap592\RAM.MEM.1.2.0.A1DATA_16[14]
.sym 16719 mem_addr[3]
.sym 16720 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 16724 RAM_rdata[3]
.sym 16725 RAM_rdata[7]
.sym 16726 $techmap600\RAM.MEM.2.0.0.A1DATA_16[2]
.sym 16730 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 16731 RAM_rdata[20]
.sym 16732 mem_addr[5]
.sym 16733 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$813_new_inv_
.sym 16748 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 16756 $abc$6176$RAM.mem_wmask[2]_new_
.sym 16787 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 16788 $abc$6176$RAM.mem_wmask[2]_new_
.sym 16823 RAM_rdata[23]
.sym 16824 $abc$6176$CPU.STORE_wmask[0]_new_inv_
.sym 16825 mem_addr[5]
.sym 16826 $abc$6176$new_n1112_
.sym 16827 $abc$6176$new_n998_
.sym 16828 $abc$6176$new_n1155_
.sym 16829 $abc$6176$new_n1223_
.sym 16830 $abc$6176$CPU.STORE_wmask[1]_new_inv_
.sym 16833 CPU.rs2[16]
.sym 16834 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 16838 $techmap596\RAM.MEM.2.1.0.A1DATA_16[8]
.sym 16839 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 16841 $techmap591\RAM.MEM.2.2.0.A1DATA_16[12]
.sym 16842 mem_addr[7]
.sym 16844 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 16845 mem_addr[7]
.sym 16846 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 16847 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 16848 $techmap596\RAM.MEM.2.1.0.A1DATA_16[4]
.sym 16849 RAM_rdata[21]
.sym 16850 CPU.Iimm[0]
.sym 16851 RAM_rdata[17]
.sym 16852 $techmap591\RAM.MEM.2.2.0.A1DATA_16[14]
.sym 16853 CPU.state[0]
.sym 16854 mem_addr[2]
.sym 16855 $techmap596\RAM.MEM.2.1.0.A1DATA_16[10]
.sym 16856 RAM_rdata[23]
.sym 16857 RAM_rdata[18]
.sym 16858 $techmap591\RAM.MEM.2.2.0.A1DATA_16[8]
.sym 16866 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 16871 $abc$6176$RAM.mem_wmask[2]_new_
.sym 16872 $abc$6176$new_n731_
.sym 16878 CPU.loadstore_addr[1]
.sym 16880 CPU.Jimm[12]
.sym 16882 CPU.loadstore_addr[0]
.sym 16888 CPU.Jimm[13]
.sym 16889 $abc$6176$new_n1580_
.sym 16903 CPU.loadstore_addr[1]
.sym 16904 CPU.Jimm[12]
.sym 16905 CPU.Jimm[13]
.sym 16909 $abc$6176$new_n1580_
.sym 16910 CPU.loadstore_addr[1]
.sym 16911 CPU.loadstore_addr[0]
.sym 16912 $abc$6176$new_n731_
.sym 16921 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 16922 $abc$6176$RAM.mem_wmask[2]_new_
.sym 16939 CPU.loadstore_addr[1]
.sym 16940 CPU.loadstore_addr[0]
.sym 16941 $abc$6176$new_n731_
.sym 16942 $abc$6176$new_n1580_
.sym 16946 $abc$6176$CPU.writeBackEn_new_inv_
.sym 16947 $abc$6176$auto$rtlil.cc:1906:Mux$559
.sym 16948 $abc$6176$new_n1726_
.sym 16949 RAM_rdata[18]
.sym 16950 CPU.Bimm[11]
.sym 16952 RAM_rdata[25]
.sym 16953 CPU.Iimm[1]
.sym 16954 $abc$6176$new_n1247_
.sym 16956 $abc$6176$new_n1404_
.sym 16957 $abc$6176$new_n1247_
.sym 16958 mem_wdata[8]
.sym 16959 mem_wdata[22]
.sym 16960 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 16961 $abc$6176$CPU.mem_addr[12]_new_inv_
.sym 16962 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3810[1]_new_
.sym 16963 CPU.PC[5]
.sym 16965 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][17]_new_inv_
.sym 16967 CPU.state[0]
.sym 16968 $abc$6176$auto$rtlil.cc:1906:Mux$507
.sym 16969 mem_addr[5]
.sym 16970 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[15]
.sym 16971 $abc$6176$RAM.mem_wmask[3]_new_
.sym 16972 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 16973 $abc$6176$CPU.shifter[30]_new_inv_
.sym 16974 CPU.Jimm[13]
.sym 16977 CPU.Iimm[1]
.sym 16978 $abc$6176$auto$rtlil.cc:1906:Mux$546
.sym 16979 CPU.rs2[16]
.sym 16980 mem_addr[2]
.sym 16987 CPU.aluIn1[0]
.sym 16988 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][12]_new_inv_
.sym 16989 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$813_new_inv_
.sym 16990 $PACKER_VCC_NET
.sym 16992 CPU.aluIn2[0]
.sym 16994 $abc$6176$RAM.mem_wmask[2]_new_
.sym 16995 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 16996 CPU.aluPlus[0]
.sym 16997 $abc$6176$RAM.mem_wmask[3]_new_
.sym 16999 RAM_rdata[8]
.sym 17001 RAM_rdata[20]
.sym 17002 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 17003 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 17005 CPU.aluMinus[0]
.sym 17010 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 17011 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 17012 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][14]_new_inv_
.sym 17020 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 17021 $abc$6176$RAM.mem_wmask[3]_new_
.sym 17027 CPU.aluIn1[0]
.sym 17028 CPU.aluIn2[0]
.sym 17032 CPU.aluIn1[0]
.sym 17034 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 17035 $PACKER_VCC_NET
.sym 17038 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 17039 CPU.aluMinus[0]
.sym 17040 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 17041 CPU.aluPlus[0]
.sym 17044 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$813_new_inv_
.sym 17047 $abc$6176$RAM.mem_wmask[2]_new_
.sym 17050 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 17052 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][12]_new_inv_
.sym 17053 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][14]_new_inv_
.sym 17059 RAM_rdata[8]
.sym 17064 RAM_rdata[20]
.sym 17066 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379_$glb_ce
.sym 17067 clk
.sym 17068 isIO_$glb_sr
.sym 17069 $abc$6176$auto$alumacc.cc:474:replace_alu$398.BB[3]
.sym 17070 mem_addr[4]
.sym 17071 $abc$6176$auto$alumacc.cc:474:replace_alu$398.BB[0]
.sym 17072 mem_addr[2]
.sym 17073 $abc$6176$auto$alumacc.cc:474:replace_alu$398.BB[1]
.sym 17074 $abc$6176$auto$alumacc.cc:474:replace_alu$398.BB[4]
.sym 17075 $abc$6176$auto$alumacc.cc:474:replace_alu$398.BB[2]
.sym 17076 $abc$6176$new_n1218_
.sym 17077 CPU.loadstore_addr[6]
.sym 17079 $abc$6176$new_n1024_
.sym 17080 $abc$6176$CPU.shifter[17]_new_inv_
.sym 17081 CPU.aluIn1[0]
.sym 17082 RAM_rdata[25]
.sym 17083 CPU.loadstore_addr[1]
.sym 17084 CPU.aluIn1[2]
.sym 17085 CPU.PCplusImm[17]
.sym 17086 CPU.state[1]
.sym 17090 CPU.aluIn1[4]
.sym 17091 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 17092 $techmap588\RAM.MEM.3.0.0.A1DATA_16[2]
.sym 17093 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 17094 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 17095 $techmap586\RAM.MEM.3.1.0.A1DATA_16[14]
.sym 17097 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 17098 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[1]_new_
.sym 17100 $abc$6176$new_n1218_
.sym 17101 RAM_rdata[25]
.sym 17102 $abc$6176$CPU.mem_rdata[30]_new_
.sym 17103 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 17104 mem_addr[4]
.sym 17111 $techmap584\RAM.MEM.3.2.0.A1DATA_16[10]
.sym 17112 $abc$6176$new_n1152_
.sym 17113 $abc$6176$CPU.mem_addr[12]_new_inv_
.sym 17116 CPU.loadstore_addr[11]
.sym 17117 $techmap588\RAM.MEM.3.0.0.A1DATA_16[10]
.sym 17118 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 17119 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 17120 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][20]_new_inv_
.sym 17121 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 17122 $abc$6176$new_n935_
.sym 17123 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 17124 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 17125 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 17126 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][18]_new_inv_
.sym 17127 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 17128 $abc$6176$new_n1723_
.sym 17129 $abc$6176$new_n1645_
.sym 17130 $abc$6176$new_n885_
.sym 17131 CPU.aluIn1[0]
.sym 17132 $abc$6176$new_n721_
.sym 17134 $techmap586\RAM.MEM.3.1.0.A1DATA_16[10]
.sym 17136 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 17137 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 17140 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 17141 CPU.PC[11]
.sym 17143 $abc$6176$new_n1723_
.sym 17144 $abc$6176$new_n1645_
.sym 17145 $abc$6176$new_n885_
.sym 17146 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 17149 $techmap584\RAM.MEM.3.2.0.A1DATA_16[10]
.sym 17150 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 17151 $techmap588\RAM.MEM.3.0.0.A1DATA_16[10]
.sym 17152 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 17155 CPU.loadstore_addr[11]
.sym 17156 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 17157 CPU.PC[11]
.sym 17158 $abc$6176$CPU.mem_addr[12]_new_inv_
.sym 17163 $abc$6176$new_n935_
.sym 17164 $abc$6176$new_n721_
.sym 17168 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 17169 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][18]_new_inv_
.sym 17170 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][20]_new_inv_
.sym 17173 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 17174 $abc$6176$new_n1152_
.sym 17175 $techmap586\RAM.MEM.3.1.0.A1DATA_16[10]
.sym 17180 CPU.aluIn1[0]
.sym 17181 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 17182 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 17185 CPU.aluIn1[0]
.sym 17186 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 17187 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 17188 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 17193 CPU.aluIn2[11]
.sym 17194 $abc$6176$new_n1723_
.sym 17195 CPU.loadstore_addr[0]
.sym 17196 $abc$6176$new_n1044_
.sym 17197 mem_wdata[16]
.sym 17198 $abc$6176$auto$rtlil.cc:1906:Mux$572
.sym 17199 $abc$6176$new_n1165_
.sym 17202 CPU.writeBackData[20]
.sym 17203 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 17204 CPU.loadstore_addr[12]
.sym 17205 $techmap584\RAM.MEM.3.2.0.A1DATA_16[10]
.sym 17206 CPU.loadstore_addr[9]
.sym 17207 mem_addr[2]
.sym 17208 CPU.Iimm[2]
.sym 17209 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 17210 $techmap584\RAM.MEM.3.2.0.A1DATA_16[14]
.sym 17211 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 17212 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 17213 $techmap588\RAM.MEM.3.0.0.A1DATA_16[10]
.sym 17214 $techmap584\RAM.MEM.3.2.0.A1DATA_16[6]
.sym 17215 CPU.aluMinus[0]
.sym 17216 CPU.loadstore_addr[1]
.sym 17217 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$813_new_inv_
.sym 17218 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 17219 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 17220 mem_addr[5]
.sym 17221 RAM_rdata[3]
.sym 17222 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 17223 RAM_rdata[29]
.sym 17224 CPU.instr[5]
.sym 17225 $abc$6176$new_n1542_
.sym 17226 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 17227 $techmap586\RAM.MEM.3.1.0.A1DATA_16[6]
.sym 17234 CPU.PC[12]
.sym 17237 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 17238 CPU.Jimm[13]
.sym 17239 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 17241 $abc$6176$new_n972_
.sym 17242 CPU.loadstore_addr[1]
.sym 17244 $abc$6176$CPU.mem_addr[12]_new_inv_
.sym 17245 CPU.aluIn1[13]
.sym 17246 CPU.aluIn1[18]
.sym 17247 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 17248 mem_wdata[6]
.sym 17249 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 17251 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 17252 CPU.loadstore_addr[11]
.sym 17253 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 17254 CPU.loadstore_addr[12]
.sym 17255 $abc$6176$new_n1356_
.sym 17256 CPU.rs2[22]
.sym 17259 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][17]_new_inv_
.sym 17260 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][21]_new_inv_
.sym 17261 CPU.PC[11]
.sym 17262 $abc$6176$CPU.mem_rdata[30]_new_
.sym 17263 $abc$6176$new_n979_
.sym 17264 $abc$6176$new_n941_
.sym 17266 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 17267 CPU.aluIn1[13]
.sym 17268 CPU.aluIn1[18]
.sym 17272 CPU.loadstore_addr[11]
.sym 17273 $abc$6176$CPU.mem_addr[12]_new_inv_
.sym 17274 CPU.PC[11]
.sym 17275 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 17278 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 17279 $abc$6176$new_n972_
.sym 17280 $abc$6176$new_n941_
.sym 17281 $abc$6176$new_n979_
.sym 17284 CPU.PC[12]
.sym 17286 CPU.loadstore_addr[12]
.sym 17287 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 17290 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 17291 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][17]_new_inv_
.sym 17292 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][21]_new_inv_
.sym 17293 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 17297 $abc$6176$new_n1356_
.sym 17298 CPU.Jimm[13]
.sym 17299 $abc$6176$CPU.mem_rdata[30]_new_
.sym 17302 CPU.loadstore_addr[1]
.sym 17303 CPU.rs2[22]
.sym 17304 mem_wdata[6]
.sym 17315 CPU.Bimm[9]
.sym 17316 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3801[1]_new_
.sym 17317 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[15]
.sym 17318 $abc$6176$new_n1203_
.sym 17319 CPU.Bimm[8]
.sym 17320 CPU.Bimm[6]
.sym 17321 $abc$6176$new_n1356_
.sym 17322 $abc$6176$new_n971_
.sym 17325 $abc$6176$new_n1358_
.sym 17326 $abc$6176$new_n985_
.sym 17327 mem_wdata[0]
.sym 17328 CPU.PC[12]
.sym 17329 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[16]
.sym 17330 CPU.loadstore_addr[0]
.sym 17331 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 17332 $abc$6176$new_n1165_
.sym 17334 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 17335 $abc$6176$auto$wreduce.cc:455:run$334[1]_new_
.sym 17337 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[16]
.sym 17339 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[16]
.sym 17340 RAM_rdata[26]
.sym 17341 CPU.Bimm[7]
.sym 17342 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][25]_new_inv_
.sym 17343 RAM_rdata[17]
.sym 17344 CPU.rs2[15]
.sym 17345 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 17346 $abc$6176$new_n971_
.sym 17347 $abc$6176$CPU.LOAD_halfword[2]_new_inv_
.sym 17348 RAM_rdata[23]
.sym 17349 $abc$6176$new_n979_
.sym 17350 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][18]_new_inv_
.sym 17358 $abc$6176$CPU.mem_rdata[25]_new_
.sym 17362 $abc$6176$new_n971_
.sym 17364 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 17365 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 17368 RAM_rdata[27]
.sym 17369 CPU.instr[6]
.sym 17370 $abc$6176$new_n721_
.sym 17372 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][26]_new_inv_
.sym 17373 CPU.Jimm[13]
.sym 17374 $abc$6176$new_n941_
.sym 17375 $abc$6176$new_n1526_
.sym 17376 CPU.instr[4]
.sym 17377 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 17378 $abc$6176$new_n1356_
.sym 17380 $techmap584\RAM.MEM.3.2.0.A1DATA_16[6]
.sym 17381 $abc$6176$CPU.mem_rdata[24]_new_
.sym 17383 $abc$6176$new_n1651_
.sym 17384 CPU.instr[5]
.sym 17386 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 17387 $techmap586\RAM.MEM.3.1.0.A1DATA_16[6]
.sym 17389 $abc$6176$CPU.mem_rdata[25]_new_
.sym 17391 $abc$6176$new_n1356_
.sym 17392 CPU.Jimm[13]
.sym 17395 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 17396 $abc$6176$new_n941_
.sym 17397 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 17398 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][26]_new_inv_
.sym 17401 CPU.instr[4]
.sym 17402 CPU.instr[5]
.sym 17403 CPU.instr[6]
.sym 17404 $abc$6176$new_n721_
.sym 17407 CPU.Jimm[13]
.sym 17408 $abc$6176$new_n1356_
.sym 17410 $abc$6176$CPU.mem_rdata[24]_new_
.sym 17421 RAM_rdata[27]
.sym 17425 $abc$6176$new_n971_
.sym 17426 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 17427 $abc$6176$new_n1651_
.sym 17428 $abc$6176$new_n1526_
.sym 17431 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 17432 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 17433 $techmap584\RAM.MEM.3.2.0.A1DATA_16[6]
.sym 17434 $techmap586\RAM.MEM.3.1.0.A1DATA_16[6]
.sym 17435 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379_$glb_ce
.sym 17436 clk
.sym 17437 isIO_$glb_sr
.sym 17438 $abc$6176$CPU.mem_rdata[21]_new_
.sym 17439 $abc$6176$CPU.mem_rdata[24]_new_
.sym 17440 $abc$6176$new_n1090_
.sym 17441 $abc$6176$new_n1526_
.sym 17442 $abc$6176$new_n1020_
.sym 17443 CPU.Bimm[10]
.sym 17444 $abc$6176$new_n1725_
.sym 17445 $abc$6176$new_n1417_
.sym 17447 CPU.Bimm[6]
.sym 17448 $abc$6176$new_n1442_
.sym 17450 isIO
.sym 17451 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 17452 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 17454 $abc$6176$CPU.LOAD_data[1]_new_inv_
.sym 17455 CPU.PCplusImm[25]
.sym 17456 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 17457 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][25]_new_inv_
.sym 17458 $abc$6176$new_n721_
.sym 17459 $techmap586\RAM.MEM.3.1.0.A1DATA_16[10]
.sym 17460 mem_addr[9]
.sym 17461 mem_wdata[11]
.sym 17462 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[15]
.sym 17463 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 17464 $abc$6176$new_n1203_
.sym 17465 CPU.Bimm[10]
.sym 17466 RAM_rdata[28]
.sym 17467 mem_wdata[1]
.sym 17468 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][23]_new_inv_
.sym 17469 $abc$6176$new_n1722_
.sym 17470 $abc$6176$new_n1356_
.sym 17471 RAM_rdata[24]
.sym 17472 $abc$6176$CPU.shifter[30]_new_inv_
.sym 17473 $abc$6176$new_n1135_
.sym 17479 CPU.instr[3]
.sym 17483 CPU.instr[5]
.sym 17484 CPU.aluIn1[7]
.sym 17485 $abc$6176$new_n1356_
.sym 17488 RAM_rdata[31]
.sym 17489 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 17490 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 17491 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 17493 CPU.aluIn1[22]
.sym 17495 CPU.PCplus4[20]
.sym 17496 CPU.instr[6]
.sym 17497 $abc$6176$new_n1414_
.sym 17498 CPU.instr[4]
.sym 17500 isIO
.sym 17501 CPU.aluIn1[9]
.sym 17502 $abc$6176$new_n1213_
.sym 17503 CPU.Jimm[13]
.sym 17504 CPU.aluIn1[24]
.sym 17506 $abc$6176$new_n1224_
.sym 17507 CPU.Jimm[13]
.sym 17508 RAM_rdata[23]
.sym 17509 $abc$6176$new_n1404_
.sym 17512 RAM_rdata[23]
.sym 17513 CPU.Jimm[13]
.sym 17514 $abc$6176$new_n1356_
.sym 17515 isIO
.sym 17518 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 17519 CPU.PCplus4[20]
.sym 17520 $abc$6176$new_n1404_
.sym 17521 $abc$6176$new_n1414_
.sym 17524 $abc$6176$new_n1356_
.sym 17530 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 17532 $abc$6176$new_n1213_
.sym 17533 $abc$6176$new_n1224_
.sym 17536 CPU.aluIn1[24]
.sym 17537 CPU.aluIn1[7]
.sym 17538 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 17542 isIO
.sym 17543 RAM_rdata[31]
.sym 17544 CPU.Jimm[13]
.sym 17545 $abc$6176$new_n1356_
.sym 17548 CPU.instr[5]
.sym 17549 CPU.instr[4]
.sym 17550 CPU.instr[3]
.sym 17551 CPU.instr[6]
.sym 17554 CPU.aluIn1[22]
.sym 17555 CPU.aluIn1[9]
.sym 17557 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 17561 $abc$6176$new_n1725_
.sym 17562 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][25]_new_inv_
.sym 17563 RAM_rdata[30]
.sym 17564 CPU.Jimm[17]
.sym 17565 CPU.Jimm[16]
.sym 17566 $abc$6176$new_n1213_
.sym 17567 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[1]_new_
.sym 17568 $abc$6176$new_n1307_
.sym 17569 CPU.Bimm[12]
.sym 17573 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$2574[0]_new_inv_
.sym 17574 RAM_rdata[31]
.sym 17577 CPU.rs2[22]
.sym 17578 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 17579 CPU.Bimm[12]
.sym 17580 $abc$6176$CPU.shifter[29]_new_inv_
.sym 17581 CPU.aluIn2[3]
.sym 17583 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[2]_new_inv_
.sym 17584 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 17585 $abc$6176$CPU.LOAD_halfword[15]_new_inv_
.sym 17586 $techmap586\RAM.MEM.3.1.0.A1DATA_16[8]
.sym 17587 $abc$6176$new_n1240_
.sym 17588 $abc$6176$new_n1213_
.sym 17589 $abc$6176$CPU.mem_rdata[28]_new_
.sym 17590 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[1]_new_
.sym 17591 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 17592 $abc$6176$CPU.shifter[5]_new_inv_
.sym 17594 $abc$6176$CPU.mem_rdata[26]_new_
.sym 17595 $abc$6176$new_n1024_
.sym 17596 $abc$6176$CPU.shifter_in[22]_new_inv_
.sym 17602 CPU.Bimm[12]
.sym 17611 CPU.Jimm[13]
.sym 17614 $abc$6176$new_n1020_
.sym 17615 $abc$6176$CPU.mem_rdata[28]_new_
.sym 17616 $abc$6176$CPU.mem_rdata[22]_new_
.sym 17617 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 17619 $abc$6176$new_n1514_
.sym 17622 $abc$6176$new_n1012_
.sym 17623 CPU.rs2[27]
.sym 17624 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 17625 $abc$6176$CPU.mem_rdata[16]_new_
.sym 17628 CPU.rs2[16]
.sym 17629 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[7]_new_
.sym 17630 $abc$6176$new_n1356_
.sym 17635 CPU.Bimm[12]
.sym 17637 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 17638 CPU.rs2[16]
.sym 17642 CPU.Bimm[12]
.sym 17643 CPU.rs2[27]
.sym 17644 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 17648 $abc$6176$CPU.mem_rdata[16]_new_
.sym 17649 CPU.Jimm[13]
.sym 17650 $abc$6176$new_n1356_
.sym 17660 $abc$6176$new_n1356_
.sym 17661 CPU.Jimm[13]
.sym 17662 $abc$6176$CPU.mem_rdata[22]_new_
.sym 17665 $abc$6176$new_n1020_
.sym 17666 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 17667 $abc$6176$new_n1514_
.sym 17668 $abc$6176$new_n1012_
.sym 17671 CPU.Jimm[13]
.sym 17673 $abc$6176$CPU.mem_rdata[28]_new_
.sym 17674 $abc$6176$new_n1356_
.sym 17680 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[7]_new_
.sym 17684 $abc$6176$new_n1406_
.sym 17685 $abc$6176$new_n1514_
.sym 17686 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1521_Y[3]_new_
.sym 17687 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[7]_new_
.sym 17688 $abc$6176$new_n1228_
.sym 17689 $abc$6176$CPU.mem_rdata[17]_new_
.sym 17690 mem_wdata[30]
.sym 17691 $abc$6176$new_n1239_
.sym 17696 CPU.instr[3]
.sym 17697 CPU.Iimm[2]
.sym 17698 CPU.writeBackData[13]
.sym 17699 CPU.Jimm[17]
.sym 17700 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[27]
.sym 17702 $abc$6176$new_n1418_
.sym 17703 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][21]_new_inv_
.sym 17704 CPU.Iimm[0]
.sym 17705 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 17706 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 17707 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 17708 RAM_rdata[30]
.sym 17709 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 17710 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 17711 $abc$6176$CPU.mem_rdata[16]_new_
.sym 17712 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 17713 CPU.loadstore_addr[1]
.sym 17714 $abc$6176$CPU.shifter[27]_new_inv_
.sym 17715 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 17716 RAM_rdata[29]
.sym 17717 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 17718 $abc$6176$new_n1307_
.sym 17719 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 17725 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 17726 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 17727 $abc$6176$CPU.shifter_in[23]_new_inv_
.sym 17728 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 17729 $abc$6176$new_n1119_
.sym 17731 $abc$6176$CPU.mem_rdata[29]_new_
.sym 17733 $abc$6176$CPU.shifter_in[24]_new_inv_
.sym 17734 $abc$6176$CPU.shifter_in[31]_new_inv_
.sym 17736 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][19]_new_inv_
.sym 17737 CPU.Jimm[13]
.sym 17739 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 17741 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 17742 $abc$6176$new_n1356_
.sym 17744 $abc$6176$new_n1069_
.sym 17745 $abc$6176$new_n1490_
.sym 17746 $techmap586\RAM.MEM.3.1.0.A1DATA_16[8]
.sym 17747 $abc$6176$new_n1068_
.sym 17748 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 17749 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 17750 $abc$6176$new_n1491_
.sym 17751 $abc$6176$CPU.shifter[4]_new_inv_
.sym 17752 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][22]_new_inv_
.sym 17753 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 17754 $abc$6176$CPU.mem_rdata[26]_new_
.sym 17758 $abc$6176$CPU.shifter_in[31]_new_inv_
.sym 17759 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 17760 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 17761 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 17764 CPU.Jimm[13]
.sym 17766 $abc$6176$new_n1356_
.sym 17767 $abc$6176$CPU.mem_rdata[29]_new_
.sym 17771 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 17772 $abc$6176$new_n1119_
.sym 17773 $techmap586\RAM.MEM.3.1.0.A1DATA_16[8]
.sym 17777 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 17778 $abc$6176$CPU.shifter_in[24]_new_inv_
.sym 17779 $abc$6176$CPU.shifter_in[23]_new_inv_
.sym 17782 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][19]_new_inv_
.sym 17783 $abc$6176$new_n1069_
.sym 17784 $abc$6176$new_n1068_
.sym 17785 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 17788 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 17789 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 17790 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 17791 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][22]_new_inv_
.sym 17794 $abc$6176$CPU.mem_rdata[26]_new_
.sym 17795 $abc$6176$new_n1356_
.sym 17797 CPU.Jimm[13]
.sym 17800 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 17801 $abc$6176$new_n1491_
.sym 17802 $abc$6176$CPU.shifter[4]_new_inv_
.sym 17803 $abc$6176$new_n1490_
.sym 17807 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 17808 $abc$6176$new_n1491_
.sym 17809 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3792[1]_new_
.sym 17810 $abc$6176$new_n1069_
.sym 17811 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[18]
.sym 17812 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][11]_new_inv_
.sym 17813 $abc$6176$new_n1224_
.sym 17815 CPU.Bimm[1]
.sym 17819 CPU.Bimm[1]
.sym 17820 mem_wdata[30]
.sym 17821 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 17822 mem_wdata[0]
.sym 17823 $abc$6176$new_n1229_
.sym 17824 $abc$6176$new_n1239_
.sym 17825 RAM_rdata[28]
.sym 17826 CPU.loadstore_addr[0]
.sym 17827 $abc$6176$CPU.mem_rdata[29]_new_
.sym 17828 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[13]_new_
.sym 17829 $abc$6176$CPU.mem_rdata[18]_new_
.sym 17830 $abc$6176$CPU.shifter_in[31]_new_inv_
.sym 17831 $abc$6176$new_n1490_
.sym 17832 $abc$6176$CPU.shifter[7]_new_inv_
.sym 17833 $abc$6176$new_n979_
.sym 17834 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 17835 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][25]_new_inv_
.sym 17836 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][21]_new_inv_
.sym 17837 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][22]_new_inv_
.sym 17838 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][18]_new_inv_
.sym 17839 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[16]
.sym 17840 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 17841 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[13]
.sym 17842 CPU.rs2[30]
.sym 17849 CPU.aluIn1[12]
.sym 17852 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][21]_new_inv_
.sym 17853 CPU.aluIn1[19]
.sym 17854 $abc$6176$new_n1477_
.sym 17855 CPU.PCplusImm[26]
.sym 17857 $abc$6176$CPU.LOAD_halfword[15]_new_inv_
.sym 17859 CPU.aluIn1[12]
.sym 17860 $abc$6176$new_n1025_
.sym 17861 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 17862 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][19]_new_inv_
.sym 17863 $abc$6176$new_n1239_
.sym 17865 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 17866 $abc$6176$CPU.shifter_in[22]_new_inv_
.sym 17868 $abc$6176$new_n1027_
.sym 17869 CPU.Jimm[13]
.sym 17870 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 17871 $abc$6176$new_n941_
.sym 17872 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 17874 $abc$6176$CPU.shifter_in[23]_new_inv_
.sym 17875 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 17876 $abc$6176$new_n1678_
.sym 17879 $abc$6176$new_n1478_
.sym 17881 CPU.aluIn1[12]
.sym 17882 CPU.aluIn1[19]
.sym 17883 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 17887 CPU.aluIn1[12]
.sym 17888 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 17889 CPU.aluIn1[19]
.sym 17893 $abc$6176$new_n1477_
.sym 17894 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 17895 $abc$6176$new_n1478_
.sym 17896 CPU.PCplusImm[26]
.sym 17899 CPU.Jimm[13]
.sym 17900 $abc$6176$CPU.LOAD_halfword[15]_new_inv_
.sym 17901 $abc$6176$new_n1678_
.sym 17902 $abc$6176$new_n1239_
.sym 17906 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 17907 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][21]_new_inv_
.sym 17908 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][19]_new_inv_
.sym 17911 $abc$6176$new_n1025_
.sym 17912 $abc$6176$new_n1027_
.sym 17914 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 17920 $abc$6176$new_n941_
.sym 17923 $abc$6176$CPU.shifter_in[23]_new_inv_
.sym 17924 $abc$6176$CPU.shifter_in[22]_new_inv_
.sym 17926 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 17930 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[22]_new_
.sym 17931 $abc$6176$CPU.mem_rdata[16]_new_
.sym 17932 $abc$6176$new_n1168_
.sym 17933 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[13]
.sym 17934 $abc$6176$new_n1027_
.sym 17935 mem_wdata[21]
.sym 17936 $abc$6176$new_n1490_
.sym 17937 $abc$6176$new_n979_
.sym 17939 CPU.Iimm[0]
.sym 17942 $abc$6176$new_n1167_
.sym 17943 $abc$6176$new_n1224_
.sym 17944 $abc$6176$CPU.mem_rdata[25]_new_
.sym 17945 CPU.aluIn1[8]
.sym 17946 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 17947 CPU.aluIn1[12]
.sym 17948 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][20]_new_inv_
.sym 17949 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 17950 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 17951 CPU.state[0]
.sym 17952 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][25]_new_inv_
.sym 17953 CPU.aluIn1[9]
.sym 17954 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[19]
.sym 17955 CPU.rs2[19]
.sym 17956 $abc$6176$new_n1722_
.sym 17957 $abc$6176$new_n1198_
.sym 17958 CPU.Bimm[10]
.sym 17959 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][31]_new_inv_
.sym 17960 CPU.rs2[18]
.sym 17961 CPU.PCplusImm[20]
.sym 17962 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 17963 $abc$6176$new_n1274_
.sym 17964 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][20]_new_inv_
.sym 17965 $abc$6176$CPU.shifter[18]_new_inv_
.sym 17971 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][20]_new_inv_
.sym 17972 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 17973 $abc$6176$new_n941_
.sym 17975 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][26]_new_inv_
.sym 17977 $abc$6176$new_n1246_
.sym 17980 CPU.aluIn1[5]
.sym 17981 $abc$6176$new_n1198_
.sym 17982 $abc$6176$CPU.shifter_in[30]_new_inv_
.sym 17983 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 17984 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 17985 CPU.PCplusImm[20]
.sym 17986 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 17987 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][28]_new_inv_
.sym 17988 $abc$6176$CPU.shifter_in[29]_new_inv_
.sym 17989 CPU.aluIn1[26]
.sym 17990 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][14]_new_inv_
.sym 17991 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 17992 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 17993 $abc$6176$new_n1199_
.sym 17994 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 17995 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][25]_new_inv_
.sym 17996 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[20]_new_
.sym 17997 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 17998 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][18]_new_inv_
.sym 17999 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 18000 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][23]_new_inv_
.sym 18002 $abc$6176$new_n1247_
.sym 18004 $abc$6176$new_n941_
.sym 18005 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 18006 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][20]_new_inv_
.sym 18007 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 18010 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][14]_new_inv_
.sym 18011 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 18012 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 18013 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][18]_new_inv_
.sym 18016 $abc$6176$CPU.shifter_in[30]_new_inv_
.sym 18017 $abc$6176$CPU.shifter_in[29]_new_inv_
.sym 18018 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 18019 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 18022 CPU.PCplusImm[20]
.sym 18023 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 18024 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 18025 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[20]_new_
.sym 18028 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][28]_new_inv_
.sym 18029 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 18030 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][26]_new_inv_
.sym 18031 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 18035 CPU.aluIn1[5]
.sym 18036 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 18037 CPU.aluIn1[26]
.sym 18040 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][23]_new_inv_
.sym 18041 $abc$6176$new_n1198_
.sym 18042 $abc$6176$new_n1199_
.sym 18043 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 18046 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 18047 $abc$6176$new_n1246_
.sym 18048 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][25]_new_inv_
.sym 18049 $abc$6176$new_n1247_
.sym 18053 $abc$6176$new_n1261_
.sym 18054 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[20]_new_
.sym 18055 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1527_Y[0]_new_
.sym 18056 $abc$6176$new_n1454_
.sym 18057 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3765[1]_new_
.sym 18058 $abc$6176$new_n1444_
.sym 18059 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][24]_new_inv_
.sym 18060 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3702[1]_new_
.sym 18061 CPU.PC[11]
.sym 18062 mem_wdata[21]
.sym 18064 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[26]_new_
.sym 18065 CPU.rs2[13]
.sym 18066 CPU.aluIn1[5]
.sym 18067 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[23]
.sym 18068 CPU.aluIn1[0]
.sym 18069 $abc$6176$new_n1258_
.sym 18070 CPU.aluIn1[4]
.sym 18071 CPU.aluIn1[2]
.sym 18072 CPU.aluIn1[3]
.sym 18073 $abc$6176$CPU.shifter_in[27]_new_inv_
.sym 18074 $abc$6176$new_n941_
.sym 18075 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 18076 CPU.aluIn1[1]
.sym 18077 $abc$6176$new_n1168_
.sym 18079 $abc$6176$CPU.shifter[5]_new_inv_
.sym 18080 $abc$6176$new_n1276_
.sym 18081 $abc$6176$new_n1445_
.sym 18082 $abc$6176$new_n1397_
.sym 18083 $abc$6176$new_n909_
.sym 18084 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 18085 $abc$6176$CPU.mem_rdata[19]_new_
.sym 18086 CPU.aluIn1[31]
.sym 18087 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][30]_new_inv_
.sym 18088 $abc$6176$new_n1402_
.sym 18094 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3693[1]_new_
.sym 18095 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3684[1]_new_
.sym 18096 $abc$6176$new_n984_
.sym 18097 $abc$6176$CPU.shifter[18]_new_inv_
.sym 18098 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][28]_new_inv_
.sym 18099 $abc$6176$new_n1275_
.sym 18100 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[19]_new_
.sym 18101 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 18102 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 18103 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 18104 $abc$6176$new_n1276_
.sym 18106 $abc$6176$new_n1397_
.sym 18107 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][19]_new_inv_
.sym 18108 $abc$6176$new_n1384_
.sym 18109 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 18110 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 18111 $abc$6176$new_n1021_
.sym 18113 $abc$6176$new_n985_
.sym 18116 $abc$6176$new_n1024_
.sym 18117 $abc$6176$new_n941_
.sym 18119 $abc$6176$new_n1394_
.sym 18122 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 18123 $abc$6176$new_n1274_
.sym 18127 $abc$6176$new_n984_
.sym 18128 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 18129 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 18130 $abc$6176$new_n985_
.sym 18133 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 18134 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][19]_new_inv_
.sym 18135 $abc$6176$new_n941_
.sym 18136 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 18139 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[19]_new_
.sym 18140 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3684[1]_new_
.sym 18141 $abc$6176$new_n1394_
.sym 18142 $abc$6176$new_n1397_
.sym 18145 $abc$6176$new_n941_
.sym 18146 $abc$6176$new_n1024_
.sym 18147 $abc$6176$new_n1021_
.sym 18148 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 18151 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 18152 $abc$6176$CPU.shifter[18]_new_inv_
.sym 18153 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3693[1]_new_
.sym 18154 $abc$6176$new_n1384_
.sym 18157 $abc$6176$new_n941_
.sym 18158 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 18159 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 18160 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][28]_new_inv_
.sym 18163 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 18164 $abc$6176$new_n941_
.sym 18165 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][19]_new_inv_
.sym 18166 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 18169 $abc$6176$new_n1275_
.sym 18170 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 18171 $abc$6176$new_n1276_
.sym 18172 $abc$6176$new_n1274_
.sym 18176 $abc$6176$new_n1072_
.sym 18177 $abc$6176$new_n1394_
.sym 18178 $abc$6176$CPU.shifter[10]_new_inv_
.sym 18179 $abc$6176$new_n1326_
.sym 18180 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 18181 $abc$6176$new_n1480_
.sym 18182 $abc$6176$CPU.shifter_in[9]_new_inv_
.sym 18183 $abc$6176$new_n1457_
.sym 18184 $abc$6176$CPU.mem_rdata[14]_new_
.sym 18185 LEDS[4]$SB_IO_OUT
.sym 18188 $techmap584\RAM.MEM.3.2.0.A1DATA_16[12]
.sym 18189 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][24]_new_inv_
.sym 18190 CPU.writeBackData[18]
.sym 18191 $abc$6176$new_n1454_
.sym 18192 CPU.writeBackData[24]
.sym 18193 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 18194 CPU.Jimm[12]
.sym 18195 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][19]_new_inv_
.sym 18196 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][22]_new_inv_
.sym 18197 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][30]_new_inv_
.sym 18198 $abc$6176$CPU.shifter[8]_new_inv_
.sym 18199 CPU.writeBackData[31]
.sym 18200 $abc$6176$CPU.shifter_in[30]_new_inv_
.sym 18201 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 18202 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3774[1]_new_
.sym 18203 $abc$6176$new_n1325_
.sym 18204 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 18205 $abc$6176$CPU.shifter_in[9]_new_inv_
.sym 18206 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 18207 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[28]_new_
.sym 18208 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 18210 $abc$6176$new_n1385_
.sym 18217 $abc$6176$new_n1385_
.sym 18220 $abc$6176$new_n1388_
.sym 18221 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[23]_new_
.sym 18222 $abc$6176$new_n1444_
.sym 18223 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][23]_new_inv_
.sym 18224 CPU.aluIn1[18]
.sym 18226 $abc$6176$CPU.shifter[5]_new_inv_
.sym 18227 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 18230 CPU.Bimm[10]
.sym 18233 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 18234 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 18235 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 18236 $abc$6176$new_n941_
.sym 18237 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 18238 $abc$6176$new_n1480_
.sym 18239 CPU.Jimm[19]
.sym 18241 $abc$6176$CPU.shifter[8]_new_inv_
.sym 18242 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[18]
.sym 18243 $abc$6176$new_n1387_
.sym 18244 $abc$6176$new_n941_
.sym 18245 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[26]_new_
.sym 18246 CPU.aluIn1[31]
.sym 18247 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 18250 CPU.aluIn1[31]
.sym 18252 CPU.Bimm[10]
.sym 18256 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[26]_new_
.sym 18257 $abc$6176$CPU.shifter[5]_new_inv_
.sym 18258 $abc$6176$new_n1480_
.sym 18259 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 18262 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 18263 CPU.aluIn1[18]
.sym 18264 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[18]
.sym 18265 $abc$6176$new_n1388_
.sym 18270 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 18271 CPU.Jimm[19]
.sym 18274 $abc$6176$new_n941_
.sym 18275 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 18276 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][23]_new_inv_
.sym 18277 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 18280 $abc$6176$CPU.shifter[8]_new_inv_
.sym 18281 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[23]_new_
.sym 18282 $abc$6176$new_n1444_
.sym 18283 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 18286 $abc$6176$new_n1385_
.sym 18287 $abc$6176$new_n1387_
.sym 18288 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 18292 $abc$6176$new_n941_
.sym 18293 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 18294 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 18295 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][23]_new_inv_
.sym 18299 $abc$6176$new_n1501_
.sym 18301 $abc$6176$new_n1397_
.sym 18302 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[21]_new_
.sym 18303 $abc$6176$CPU.shifter_in[7]_new_inv_
.sym 18304 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[14]_new_
.sym 18305 $abc$6176$new_n1506_
.sym 18306 $abc$6176$new_n1466_
.sym 18308 CPU.rs2[16]
.sym 18311 CPU.writeBackData[20]
.sym 18312 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][26]_new_inv_
.sym 18313 CPU.aluIn1[24]
.sym 18314 CPU.aluIn1[22]
.sym 18316 $abc$6176$new_n1165_
.sym 18317 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 18318 $abc$6176$new_n1072_
.sym 18319 CPU.Jimm[14]
.sym 18320 CPU.writeBackData[0]
.sym 18321 CPU.Jimm[13]
.sym 18323 mem_addr[2]
.sym 18324 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[16]
.sym 18325 CPU.Jimm[19]
.sym 18326 $abc$6176$CPU.shifter[3]_new_inv_
.sym 18327 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 18328 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 18329 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[13]
.sym 18330 $abc$6176$CPU.shifter_in[29]_new_inv_
.sym 18331 $abc$6176$CPU.shifter_in[9]_new_inv_
.sym 18332 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][25]_new_inv_
.sym 18333 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 18334 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 18341 $abc$6176$new_n1167_
.sym 18342 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[20]
.sym 18344 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 18347 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 18348 CPU.aluIn1[20]
.sym 18349 $abc$6176$new_n1168_
.sym 18352 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][2]_new_inv_
.sym 18354 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[23]
.sym 18355 $abc$6176$CPU.shifter_in[30]_new_inv_
.sym 18356 $abc$6176$new_n1133_
.sym 18357 $abc$6176$new_n1132_
.sym 18358 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 18359 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 18360 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 18362 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][6]_new_inv_
.sym 18363 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][21]_new_inv_
.sym 18364 $abc$6176$CPU.shifter[16]_new_inv_
.sym 18365 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 18366 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 18367 $abc$6176$new_n1360_
.sym 18368 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3711[1]_new_
.sym 18370 $abc$6176$CPU.shifter_in[31]_new_inv_
.sym 18371 CPU.aluIn1[23]
.sym 18373 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 18374 CPU.aluIn1[20]
.sym 18375 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[20]
.sym 18376 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 18379 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][21]_new_inv_
.sym 18380 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 18381 $abc$6176$new_n1132_
.sym 18382 $abc$6176$new_n1133_
.sym 18385 CPU.aluIn1[23]
.sym 18386 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 18387 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 18388 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[23]
.sym 18391 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3711[1]_new_
.sym 18392 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 18393 $abc$6176$CPU.shifter[16]_new_inv_
.sym 18394 $abc$6176$new_n1360_
.sym 18403 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 18405 $abc$6176$CPU.shifter_in[31]_new_inv_
.sym 18406 $abc$6176$CPU.shifter_in[30]_new_inv_
.sym 18409 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][6]_new_inv_
.sym 18410 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 18411 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 18412 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][2]_new_inv_
.sym 18415 $abc$6176$new_n1167_
.sym 18416 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 18417 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 18418 $abc$6176$new_n1168_
.sym 18422 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[0]_new_
.sym 18423 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][23]_new_inv_
.sym 18424 $abc$6176$new_n1361_
.sym 18425 $abc$6176$new_n1360_
.sym 18426 $abc$6176$new_n1420_
.sym 18427 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3774[1]_new_
.sym 18428 $abc$6176$new_n1363_
.sym 18429 $abc$6176$new_n1421_
.sym 18431 CPU.aluIn1[24]
.sym 18434 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 18435 CPU.PCplus4[16]
.sym 18436 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[20]
.sym 18437 CPU.aluIn1[24]
.sym 18441 CPU.aluIn1[27]
.sym 18442 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3756[1]_new_
.sym 18443 CPU.aluIn1[26]
.sym 18444 CPU.aluIn1[20]
.sym 18445 CPU.aluIn1[25]
.sym 18446 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[19]
.sym 18447 CPU.rs2[16]
.sym 18448 $abc$6176$new_n1722_
.sym 18449 CPU.Bimm[11]
.sym 18453 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 18454 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3711[1]_new_
.sym 18456 $abc$6176$new_n1466_
.sym 18463 CPU.aluIn1[1]
.sym 18464 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 18465 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 18466 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][26]_new_inv_
.sym 18467 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 18468 $abc$6176$new_n885_
.sym 18469 $abc$6176$new_n941_
.sym 18471 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 18472 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[19]
.sym 18473 $abc$6176$new_n941_
.sym 18474 CPU.aluIn1[0]
.sym 18475 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 18476 CPU.aluIn1[19]
.sym 18478 CPU.aluIn1[5]
.sym 18479 $abc$6176$new_n1645_
.sym 18486 CPU.aluIn1[31]
.sym 18490 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 18491 CPU.aluIn1[26]
.sym 18492 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][25]_new_inv_
.sym 18493 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 18494 CPU.aluIn1[30]
.sym 18496 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 18497 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 18498 $abc$6176$new_n941_
.sym 18499 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][26]_new_inv_
.sym 18502 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 18503 CPU.aluIn1[19]
.sym 18504 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 18505 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[19]
.sym 18509 CPU.aluIn1[26]
.sym 18510 CPU.aluIn1[5]
.sym 18511 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 18514 $abc$6176$new_n941_
.sym 18515 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][25]_new_inv_
.sym 18516 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 18517 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 18520 CPU.aluIn1[0]
.sym 18521 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 18523 CPU.aluIn1[31]
.sym 18526 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 18527 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 18528 CPU.aluIn1[31]
.sym 18529 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 18532 $abc$6176$new_n1645_
.sym 18533 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 18535 $abc$6176$new_n885_
.sym 18539 CPU.aluIn1[1]
.sym 18540 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 18541 CPU.aluIn1[30]
.sym 18545 $abc$6176$new_n1372_
.sym 18547 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][4]_new_inv_
.sym 18553 $abc$6176$CPU.shifter[17]_new_inv_
.sym 18558 CPU.aluIn1[21]
.sym 18562 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 18563 $abc$6176$new_n1471_
.sym 18564 CPU.aluIn1[19]
.sym 18565 CPU.aluIn1[1]
.sym 18566 $abc$6176$new_n1423_
.sym 18567 $abc$6176$new_n941_
.sym 18568 CPU.writeBackData[20]
.sym 18571 CPU.Jimm[17]
.sym 18572 CPU.aluIn1[31]
.sym 18576 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 18580 CPU.aluIn1[30]
.sym 18588 CPU.Jimm[12]
.sym 18589 CPU.Jimm[14]
.sym 18594 CPU.Jimm[13]
.sym 18625 CPU.Jimm[14]
.sym 18626 CPU.Jimm[12]
.sym 18627 CPU.Jimm[13]
.sym 18684 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 18686 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 18689 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 18803 CPU.aluIn1[23]
.sym 19061 isIO
.sym 19459 isIO
.sym 19555 mem_addr[5]
.sym 19558 mem_addr[5]
.sym 19559 mem_addr[8]
.sym 19566 mem_addr[2]
.sym 19573 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 19670 $abc$6176$new_n1109_
.sym 19672 $abc$6176$new_n932_
.sym 19673 $abc$6176$new_n1033_
.sym 19675 $abc$6176$new_n995_
.sym 19676 $abc$6176$new_n1159_
.sym 19677 $abc$6176$new_n1181_
.sym 19679 mem_addr[4]
.sym 19680 mem_addr[4]
.sym 19681 $abc$6176$new_n991_
.sym 19685 mem_addr[2]
.sym 19694 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 19697 $abc$6176$new_n995_
.sym 19700 $techmap598\RAM.MEM.0.0.0.A1DATA_16[14]
.sym 19701 mem_addr[4]
.sym 19796 RAM_rdata[3]
.sym 19797 $abc$6176$new_n1221_
.sym 19799 $abc$6176$new_n1092_
.sym 19800 RAM_rdata[7]
.sym 19803 $abc$6176$new_n979_
.sym 19811 mem_addr[2]
.sym 19816 mem_addr[4]
.sym 19817 $abc$6176$new_n932_
.sym 19821 RAM_rdata[2]
.sym 19825 $abc$6176$new_n1159_
.sym 19827 $abc$6176$new_n1181_
.sym 19916 RAM_rdata[2]
.sym 19917 RAM_rdata[4]
.sym 19918 RAM_rdata[1]
.sym 19920 RAM_rdata[0]
.sym 19921 RAM_rdata[5]
.sym 19923 RAM_rdata[6]
.sym 19925 mem_addr[2]
.sym 19926 mem_addr[2]
.sym 19927 CPU.Bimm[11]
.sym 19930 mem_wdata[1]
.sym 19931 RAM_rdata[3]
.sym 19933 RAM_rdata[7]
.sym 19936 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 19941 $abc$6176$new_n1033_
.sym 19946 isIO
.sym 19949 mem_addr[5]
.sym 20054 mem_addr[2]
.sym 20056 RAM_rdata[6]
.sym 20062 RAM_rdata[1]
.sym 20064 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 20067 RAM_rdata[0]
.sym 20069 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 20070 $abc$6176$auto$rtlil.cc:1906:Mux$455
.sym 20073 RAM_rdata[6]
.sym 20074 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 20173 mem_wdata[1]
.sym 20177 mem_addr[2]
.sym 20188 RAM.mem_rstrb
.sym 20193 mem_addr[4]
.sym 20194 $abc$6176$auto$rtlil.cc:1906:Mux$446
.sym 20197 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 20285 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 20286 $abc$6176$auto$rtlil.cc:1906:Mux$429
.sym 20287 $abc$6176$auto$rtlil.cc:1906:Mux$446
.sym 20288 $abc$6176$auto$rtlil.cc:1906:Mux$455
.sym 20289 $abc$6176$auto$rtlil.cc:1906:Mux$420
.sym 20290 $abc$6176$auto$rtlil.cc:1906:Mux$494
.sym 20292 $abc$6176$auto$rtlil.cc:1906:Mux$442
.sym 20296 CPU.Bimm[8]
.sym 20302 mem_addr[4]
.sym 20304 mem_addr[2]
.sym 20305 mem_wdata[12]
.sym 20312 mem_addr[4]
.sym 20313 RAM_rdata[2]
.sym 20314 $PACKER_VCC_NET
.sym 20316 RAM.mem_rstrb
.sym 20319 RAM.mem_rstrb
.sym 20320 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 20328 RAM.mem_rstrb
.sym 20344 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 20380 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 20405 RAM.mem_rstrb
.sym 20406 clk
.sym 20408 $abc$6176$new_n1216_
.sym 20409 $abc$6176$new_n1082_
.sym 20410 $abc$6176$new_n922_
.sym 20411 $abc$6176$auto$memory_bram.cc:960:replace_cell$461
.sym 20412 $abc$6176$new_n1149_
.sym 20413 $abc$6176$auto$rtlil.cc:1906:Mux$433
.sym 20414 $abc$6176$new_n1116_
.sym 20415 $abc$6176$auto$rtlil.cc:1906:Mux$468
.sym 20418 $abc$6176$CPU.STORE_wmask[0]_new_inv_
.sym 20419 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 20427 mem_addr[8]
.sym 20430 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$813_new_inv_
.sym 20431 mem_addr[5]
.sym 20432 $abc$6176$auto$rtlil.cc:1906:Mux$446
.sym 20436 mem_addr[5]
.sym 20437 isIO
.sym 20442 RAM.mem_rstrb
.sym 20443 $techmap600\RAM.MEM.2.0.0.A1DATA_16[14]
.sym 20449 $abc$6176$new_n731_
.sym 20451 RAM.mem_rstrb
.sym 20453 CPU.state[1]
.sym 20454 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 20460 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 20461 isIO
.sym 20464 CPU.state[0]
.sym 20467 $abc$6176$new_n922_
.sym 20468 $techmap606\RAM.MEM.1.1.0.A1DATA_16[0]
.sym 20472 $abc$6176$CPU.STORE_wmask[1]_new_inv_
.sym 20475 $abc$6176$CPU.STORE_wmask[0]_new_inv_
.sym 20483 $abc$6176$CPU.STORE_wmask[0]_new_inv_
.sym 20484 $abc$6176$new_n731_
.sym 20488 isIO
.sym 20489 CPU.state[1]
.sym 20491 CPU.state[0]
.sym 20515 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 20519 $techmap606\RAM.MEM.1.1.0.A1DATA_16[0]
.sym 20520 $abc$6176$new_n922_
.sym 20521 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 20525 $abc$6176$new_n731_
.sym 20526 $abc$6176$CPU.STORE_wmask[1]_new_inv_
.sym 20528 RAM.mem_rstrb
.sym 20529 clk
.sym 20531 RAM_rdata[11]
.sym 20532 RAM_rdata[12]
.sym 20533 $abc$6176$new_n1184_
.sym 20534 RAM_rdata[15]
.sym 20535 RAM_rdata[19]
.sym 20536 $abc$6176$auto$rtlil.cc:1906:Mux$481
.sym 20537 $abc$6176$new_n1088_
.sym 20538 RAM_rdata[13]
.sym 20541 RAM_rdata[21]
.sym 20545 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 20546 mem_addr[2]
.sym 20547 RAM.mem_rstrb
.sym 20549 $techmap591\RAM.MEM.2.2.0.A1DATA_16[14]
.sym 20551 $techmap596\RAM.MEM.2.1.0.A1DATA_16[4]
.sym 20552 CPU.state[0]
.sym 20554 $techmap596\RAM.MEM.2.1.0.A1DATA_16[10]
.sym 20555 RAM_rdata[0]
.sym 20557 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 20558 $abc$6176$CPU.STORE_wmask[1]_new_inv_
.sym 20559 $abc$6176$new_n670_
.sym 20560 RAM_rdata[6]
.sym 20561 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 20562 CPU.Jimm[13]
.sym 20563 CPU.Jimm[13]
.sym 20564 $abc$6176$new_n1090_
.sym 20565 $techmap600\RAM.MEM.2.0.0.A1DATA_16[0]
.sym 20566 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3828[1]_new_
.sym 20572 $techmap591\RAM.MEM.2.2.0.A1DATA_16[0]
.sym 20573 $techmap596\RAM.MEM.2.1.0.A1DATA_16[0]
.sym 20575 CPU.state[1]
.sym 20576 $abc$6176$new_n998_
.sym 20577 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 20578 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 20581 $abc$6176$auto$memory_bram.cc:960:replace_cell$500
.sym 20582 $techmap596\RAM.MEM.2.1.0.A1DATA_16[2]
.sym 20583 $abc$6176$new_n1112_
.sym 20585 $abc$6176$new_n1155_
.sym 20586 $techmap596\RAM.MEM.2.1.0.A1DATA_16[8]
.sym 20589 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 20590 CPU.state[0]
.sym 20592 $techmap596\RAM.MEM.2.1.0.A1DATA_16[10]
.sym 20597 isIO
.sym 20599 RAM.mem_rstrb
.sym 20602 CPU.state[2]
.sym 20605 isIO
.sym 20606 CPU.state[2]
.sym 20607 CPU.state[0]
.sym 20608 CPU.state[1]
.sym 20611 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 20619 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 20623 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 20624 $abc$6176$new_n1155_
.sym 20626 $techmap596\RAM.MEM.2.1.0.A1DATA_16[10]
.sym 20629 $abc$6176$new_n998_
.sym 20630 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 20632 $techmap596\RAM.MEM.2.1.0.A1DATA_16[2]
.sym 20638 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 20641 $abc$6176$auto$memory_bram.cc:960:replace_cell$500
.sym 20642 $techmap596\RAM.MEM.2.1.0.A1DATA_16[0]
.sym 20643 $techmap591\RAM.MEM.2.2.0.A1DATA_16[0]
.sym 20644 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 20647 $techmap596\RAM.MEM.2.1.0.A1DATA_16[8]
.sym 20649 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 20650 $abc$6176$new_n1112_
.sym 20651 RAM.mem_rstrb
.sym 20652 clk
.sym 20654 RAM_rdata[16]
.sym 20655 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 20656 RAM_rdata[22]
.sym 20658 mem_wdata[8]
.sym 20659 mem_wdata[26]
.sym 20660 mem_wdata[9]
.sym 20661 $abc$6176$new_n1036_
.sym 20662 RAM_rdata[17]
.sym 20665 RAM_rdata[17]
.sym 20666 $techmap591\RAM.MEM.2.2.0.A1DATA_16[0]
.sym 20667 $techmap596\RAM.MEM.2.1.0.A1DATA_16[0]
.sym 20669 RAM_rdata[15]
.sym 20670 $techmap596\RAM.MEM.2.1.0.A1DATA_16[2]
.sym 20671 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4362
.sym 20672 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 20673 RAM_rdata[11]
.sym 20674 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[15]
.sym 20675 $abc$6176$CPU.shifter[30]_new_inv_
.sym 20676 $techmap591\RAM.MEM.2.2.0.A1DATA_16[6]
.sym 20677 $techmap596\RAM.MEM.2.1.0.A1DATA_16[12]
.sym 20678 $abc$6176$auto$alumacc.cc:474:replace_alu$398.BB[3]
.sym 20679 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 20680 mem_addr[4]
.sym 20681 CPU.Iimm[1]
.sym 20683 $techmap591\RAM.MEM.2.2.0.A1DATA_16[10]
.sym 20684 $techmap596\RAM.MEM.2.1.0.A1DATA_16[14]
.sym 20685 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4518
.sym 20686 RAM_rdata[23]
.sym 20687 RAM_rdata[16]
.sym 20688 CPU.state[2]
.sym 20689 $abc$6176$new_n1720_
.sym 20698 $techmap600\RAM.MEM.2.0.0.A1DATA_16[10]
.sym 20700 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 20701 CPU.PC[5]
.sym 20704 $abc$6176$auto$memory_bram.cc:960:replace_cell$500
.sym 20706 $techmap600\RAM.MEM.2.0.0.A1DATA_16[8]
.sym 20707 $techmap591\RAM.MEM.2.2.0.A1DATA_16[10]
.sym 20708 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 20709 $techmap600\RAM.MEM.2.0.0.A1DATA_16[2]
.sym 20710 $techmap596\RAM.MEM.2.1.0.A1DATA_16[14]
.sym 20711 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 20712 CPU.loadstore_addr[1]
.sym 20713 $techmap600\RAM.MEM.2.0.0.A1DATA_16[14]
.sym 20716 CPU.loadstore_addr[5]
.sym 20718 CPU.loadstore_addr[0]
.sym 20719 $techmap591\RAM.MEM.2.2.0.A1DATA_16[2]
.sym 20721 $techmap591\RAM.MEM.2.2.0.A1DATA_16[8]
.sym 20722 CPU.Jimm[13]
.sym 20723 $techmap591\RAM.MEM.2.2.0.A1DATA_16[14]
.sym 20724 CPU.Jimm[12]
.sym 20725 $abc$6176$new_n1223_
.sym 20728 $techmap596\RAM.MEM.2.1.0.A1DATA_16[14]
.sym 20729 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 20731 $abc$6176$new_n1223_
.sym 20734 CPU.loadstore_addr[0]
.sym 20735 CPU.Jimm[13]
.sym 20736 CPU.loadstore_addr[1]
.sym 20737 CPU.Jimm[12]
.sym 20740 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 20741 CPU.loadstore_addr[5]
.sym 20742 CPU.PC[5]
.sym 20746 $techmap591\RAM.MEM.2.2.0.A1DATA_16[8]
.sym 20747 $techmap600\RAM.MEM.2.0.0.A1DATA_16[8]
.sym 20748 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 20749 $abc$6176$auto$memory_bram.cc:960:replace_cell$500
.sym 20752 $abc$6176$auto$memory_bram.cc:960:replace_cell$500
.sym 20753 $techmap600\RAM.MEM.2.0.0.A1DATA_16[2]
.sym 20754 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 20755 $techmap591\RAM.MEM.2.2.0.A1DATA_16[2]
.sym 20758 $techmap591\RAM.MEM.2.2.0.A1DATA_16[10]
.sym 20759 $abc$6176$auto$memory_bram.cc:960:replace_cell$500
.sym 20760 $techmap600\RAM.MEM.2.0.0.A1DATA_16[10]
.sym 20761 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 20764 $abc$6176$auto$memory_bram.cc:960:replace_cell$500
.sym 20765 $techmap591\RAM.MEM.2.2.0.A1DATA_16[14]
.sym 20766 $techmap600\RAM.MEM.2.0.0.A1DATA_16[14]
.sym 20767 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 20770 CPU.loadstore_addr[1]
.sym 20771 CPU.Jimm[12]
.sym 20772 CPU.loadstore_addr[0]
.sym 20773 CPU.Jimm[13]
.sym 20778 CPU.loadstore_addr[1]
.sym 20779 CPU.loadstore_addr[2]
.sym 20780 CPU.loadstore_addr[3]
.sym 20781 CPU.loadstore_addr[4]
.sym 20782 CPU.loadstore_addr[5]
.sym 20783 CPU.loadstore_addr[6]
.sym 20784 CPU.loadstore_addr[7]
.sym 20786 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[23]
.sym 20787 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[23]
.sym 20788 CPU.Bimm[9]
.sym 20789 RAM_rdata[25]
.sym 20790 $techmap591\RAM.MEM.2.2.0.A1DATA_16[4]
.sym 20791 $techmap600\RAM.MEM.2.0.0.A1DATA_16[4]
.sym 20792 $techmap600\RAM.MEM.2.0.0.A1DATA_16[10]
.sym 20793 $abc$6176$CPU.STORE_wmask[0]_new_inv_
.sym 20794 $techmap600\RAM.MEM.2.0.0.A1DATA_16[8]
.sym 20795 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[1]_new_
.sym 20796 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 20797 $techmap600\RAM.MEM.2.0.0.A1DATA_16[12]
.sym 20798 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 20800 mem_wdata[15]
.sym 20801 RAM_rdata[22]
.sym 20802 mem_addr[5]
.sym 20803 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 20805 $techmap591\RAM.MEM.2.2.0.A1DATA_16[2]
.sym 20807 CPU.loadstore_addr[0]
.sym 20808 mem_addr[4]
.sym 20809 $abc$6176$CPU.writeBackEn_new_inv_
.sym 20810 RAM_rdata[2]
.sym 20811 CPU.loadstore_addr[11]
.sym 20818 RAM_rdata[7]
.sym 20820 CPU.state[0]
.sym 20823 $techmap596\RAM.MEM.2.1.0.A1DATA_16[4]
.sym 20824 RAM_rdata[21]
.sym 20826 RAM_rdata[16]
.sym 20827 RAM_rdata[0]
.sym 20829 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 20830 $techmap588\RAM.MEM.3.0.0.A1DATA_16[2]
.sym 20831 $abc$6176$new_n670_
.sym 20832 CPU.state[1]
.sym 20833 $abc$6176$new_n1036_
.sym 20835 CPU.Jimm[13]
.sym 20836 $abc$6176$RAM.mem_wmask[3]_new_
.sym 20837 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 20838 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 20843 CPU.loadstore_addr[1]
.sym 20846 $abc$6176$new_n991_
.sym 20848 CPU.state[2]
.sym 20851 CPU.state[0]
.sym 20852 CPU.state[1]
.sym 20853 $abc$6176$new_n670_
.sym 20854 CPU.state[2]
.sym 20858 $abc$6176$RAM.mem_wmask[3]_new_
.sym 20859 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 20863 CPU.loadstore_addr[1]
.sym 20864 CPU.Jimm[13]
.sym 20865 RAM_rdata[0]
.sym 20866 RAM_rdata[16]
.sym 20870 $abc$6176$new_n1036_
.sym 20871 $techmap596\RAM.MEM.2.1.0.A1DATA_16[4]
.sym 20872 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 20875 RAM_rdata[7]
.sym 20888 $techmap588\RAM.MEM.3.0.0.A1DATA_16[2]
.sym 20889 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 20890 $abc$6176$new_n991_
.sym 20894 RAM_rdata[21]
.sym 20897 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379_$glb_ce
.sym 20898 clk
.sym 20899 isIO_$glb_sr
.sym 20900 CPU.loadstore_addr[8]
.sym 20901 CPU.loadstore_addr[9]
.sym 20902 CPU.loadstore_addr[10]
.sym 20903 CPU.loadstore_addr[11]
.sym 20904 CPU.loadstore_addr[12]
.sym 20908 CPU.Bimm[11]
.sym 20910 mem_addr[2]
.sym 20911 CPU.Bimm[11]
.sym 20913 $abc$6176$auto$rtlil.cc:1906:Mux$533
.sym 20915 CPU.loadstore_addr[3]
.sym 20917 $techmap600\RAM.MEM.2.0.0.A1DATA_16[2]
.sym 20919 CPU.Bimm[1]
.sym 20920 CPU.loadstore_addr[1]
.sym 20921 CPU.loadstore_addr[1]
.sym 20922 CPU.aluIn1[1]
.sym 20923 mem_addr[5]
.sym 20924 isIO
.sym 20925 $abc$6176$new_n1726_
.sym 20926 CPU.aluIn1[8]
.sym 20927 RAM_rdata[18]
.sym 20928 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 20929 CPU.aluIn1[9]
.sym 20930 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[15]
.sym 20931 CPU.Jimm[12]
.sym 20932 CPU.Bimm[8]
.sym 20933 CPU.Bimm[7]
.sym 20934 CPU.Bimm[6]
.sym 20935 CPU.loadstore_addr[0]
.sym 20942 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 20943 CPU.Bimm[3]
.sym 20945 CPU.loadstore_addr[4]
.sym 20946 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 20948 CPU.Iimm[2]
.sym 20950 $techmap584\RAM.MEM.3.2.0.A1DATA_16[14]
.sym 20951 CPU.loadstore_addr[2]
.sym 20953 CPU.Bimm[11]
.sym 20956 CPU.Iimm[1]
.sym 20957 CPU.Bimm[2]
.sym 20958 CPU.Iimm[3]
.sym 20960 $techmap586\RAM.MEM.3.1.0.A1DATA_16[14]
.sym 20961 CPU.PC[2]
.sym 20962 CPU.Iimm[4]
.sym 20964 CPU.Iimm[0]
.sym 20966 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 20968 CPU.PC[4]
.sym 20969 CPU.Bimm[4]
.sym 20971 CPU.Bimm[1]
.sym 20972 $abc$6176$auto$wreduce.cc:455:run$334[1]_new_
.sym 20974 $abc$6176$auto$wreduce.cc:455:run$334[1]_new_
.sym 20976 CPU.Bimm[3]
.sym 20977 CPU.Iimm[3]
.sym 20981 CPU.loadstore_addr[4]
.sym 20982 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 20983 CPU.PC[4]
.sym 20987 CPU.Iimm[0]
.sym 20988 $abc$6176$auto$wreduce.cc:455:run$334[1]_new_
.sym 20989 CPU.Bimm[11]
.sym 20992 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 20993 CPU.PC[2]
.sym 20994 CPU.loadstore_addr[2]
.sym 20998 $abc$6176$auto$wreduce.cc:455:run$334[1]_new_
.sym 21000 CPU.Iimm[1]
.sym 21001 CPU.Bimm[1]
.sym 21004 CPU.Bimm[4]
.sym 21006 CPU.Iimm[4]
.sym 21007 $abc$6176$auto$wreduce.cc:455:run$334[1]_new_
.sym 21010 CPU.Bimm[2]
.sym 21012 $abc$6176$auto$wreduce.cc:455:run$334[1]_new_
.sym 21013 CPU.Iimm[2]
.sym 21016 $techmap586\RAM.MEM.3.1.0.A1DATA_16[14]
.sym 21017 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 21018 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 21019 $techmap584\RAM.MEM.3.2.0.A1DATA_16[14]
.sym 21029 CPU.loadstore_addr[22]
.sym 21030 $abc$6176$auto$wreduce.cc:455:run$334[1]_new_
.sym 21031 mem_addr[5]
.sym 21033 $abc$6176$new_n1239_
.sym 21037 $techmap591\RAM.MEM.2.2.0.A1DATA_16[8]
.sym 21038 RAM_rdata[18]
.sym 21039 mem_addr[4]
.sym 21040 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 21042 $abc$6176$CPU.shifter[3]_new_inv_
.sym 21043 mem_addr[2]
.sym 21044 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 21045 $abc$6176$new_n1705_
.sym 21046 CPU.rs2[15]
.sym 21047 CPU.aluIn1[16]
.sym 21048 RAM_rdata[6]
.sym 21049 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 21050 $abc$6176$new_n670_
.sym 21051 $abc$6176$new_n1090_
.sym 21052 CPU.Bimm[9]
.sym 21053 CPU.instr[1]
.sym 21054 CPU.Jimm[13]
.sym 21055 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[31]_new_
.sym 21056 CPU.aluIn1[0]
.sym 21057 CPU.Bimm[10]
.sym 21058 CPU.PC[22]
.sym 21064 CPU.rs2[16]
.sym 21065 $abc$6176$CPU.mem_rdata[2]_new_
.sym 21066 $abc$6176$auto$alumacc.cc:474:replace_alu$398.BB[0]
.sym 21067 CPU.aluIn1[0]
.sym 21069 mem_wdata[0]
.sym 21071 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[11]
.sym 21072 $abc$6176$RAM.mem_wmask[3]_new_
.sym 21073 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 21075 $abc$6176$new_n1722_
.sym 21081 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[31]_new_
.sym 21082 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$813_new_inv_
.sym 21084 $abc$6176$CPU.LOAD_halfword[2]_new_inv_
.sym 21085 CPU.Jimm[13]
.sym 21086 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][14]_new_inv_
.sym 21088 $abc$6176$new_n1542_
.sym 21089 CPU.loadstore_addr[1]
.sym 21090 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 21091 CPU.Jimm[12]
.sym 21092 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][18]_new_inv_
.sym 21105 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[11]
.sym 21109 $abc$6176$new_n1722_
.sym 21110 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[31]_new_
.sym 21112 $abc$6176$new_n1542_
.sym 21117 CPU.aluIn1[0]
.sym 21118 $abc$6176$auto$alumacc.cc:474:replace_alu$398.BB[0]
.sym 21121 CPU.Jimm[12]
.sym 21122 $abc$6176$CPU.mem_rdata[2]_new_
.sym 21123 $abc$6176$CPU.LOAD_halfword[2]_new_inv_
.sym 21124 CPU.Jimm[13]
.sym 21127 mem_wdata[0]
.sym 21128 CPU.rs2[16]
.sym 21130 CPU.loadstore_addr[1]
.sym 21135 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$813_new_inv_
.sym 21136 $abc$6176$RAM.mem_wmask[3]_new_
.sym 21139 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 21140 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][14]_new_inv_
.sym 21141 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][18]_new_inv_
.sym 21142 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 21146 mem_wdata[27]
.sym 21147 $abc$6176$new_n1156_
.sym 21148 RAM_rdata[27]
.sym 21149 CPU.aluIn2[8]
.sym 21150 isIO
.sym 21151 $abc$6176$CPU.LOAD_data[1]_new_inv_
.sym 21152 $abc$6176$CPU.LOAD_halfword[15]_new_inv_
.sym 21153 $abc$6176$new_n721_
.sym 21154 $abc$6176$new_n991_
.sym 21156 $abc$6176$new_n936_
.sym 21157 $abc$6176$new_n1406_
.sym 21158 CPU.Iimm[1]
.sym 21160 $abc$6176$new_n1226_
.sym 21161 $abc$6176$new_n1722_
.sym 21162 CPU.aluIn2[11]
.sym 21163 $abc$6176$auto$rtlil.cc:1906:Mux$546
.sym 21164 mem_wdata[1]
.sym 21165 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 21166 CPU.loadstore_addr[0]
.sym 21167 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[11]
.sym 21168 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 21169 $abc$6176$CPU.mem_rdata[2]_new_
.sym 21170 CPU.aluMinus[10]
.sym 21171 RAM_rdata[23]
.sym 21172 CPU.aluPlus[11]
.sym 21173 CPU.loadstore_addr[0]
.sym 21174 $techmap588\RAM.MEM.3.0.0.A1DATA_16[12]
.sym 21175 RAM_rdata[16]
.sym 21176 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 21177 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4518
.sym 21178 CPU.Bimm[9]
.sym 21179 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 21180 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3801[1]_new_
.sym 21181 CPU.aluMinus[9]
.sym 21190 RAM_rdata[29]
.sym 21195 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][25]_new_inv_
.sym 21198 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 21202 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 21203 RAM_rdata[26]
.sym 21204 $abc$6176$new_n979_
.sym 21205 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][25]_new_inv_
.sym 21207 CPU.rs2[15]
.sym 21208 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 21209 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 21210 $abc$6176$new_n941_
.sym 21211 RAM_rdata[28]
.sym 21213 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][23]_new_inv_
.sym 21214 $abc$6176$new_n1357_
.sym 21215 $abc$6176$new_n972_
.sym 21216 $abc$6176$new_n1239_
.sym 21217 CPU.Bimm[12]
.sym 21218 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 21221 RAM_rdata[29]
.sym 21226 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 21227 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][25]_new_inv_
.sym 21228 $abc$6176$new_n941_
.sym 21229 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 21232 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 21233 CPU.Bimm[12]
.sym 21234 CPU.rs2[15]
.sym 21238 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][23]_new_inv_
.sym 21239 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 21240 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][25]_new_inv_
.sym 21241 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 21247 RAM_rdata[28]
.sym 21253 RAM_rdata[26]
.sym 21256 $abc$6176$new_n1357_
.sym 21258 $abc$6176$new_n1239_
.sym 21262 $abc$6176$new_n972_
.sym 21264 $abc$6176$new_n979_
.sym 21265 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 21266 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379_$glb_ce
.sym 21267 clk
.sym 21268 isIO_$glb_sr
.sym 21269 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[2]_new_inv_
.sym 21270 $abc$6176$new_n670_
.sym 21271 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 21272 $abc$6176$new_n1357_
.sym 21273 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[8]
.sym 21274 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[28]
.sym 21275 CPU.Bimm[12]
.sym 21276 CPU.aluIn2[3]
.sym 21277 CPU.Bimm[8]
.sym 21278 mem_wdata[24]
.sym 21279 $abc$6176$new_n979_
.sym 21280 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][24]_new_inv_
.sym 21281 $abc$6176$new_n1218_
.sym 21282 $abc$6176$CPU.LOAD_halfword[15]_new_inv_
.sym 21283 $techmap586\RAM.MEM.3.1.0.A1DATA_16[14]
.sym 21284 $abc$6176$CPU.shifter[5]_new_inv_
.sym 21285 CPU.PCplusImm[23]
.sym 21286 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 21287 mem_addr[4]
.sym 21288 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 21289 $techmap586\RAM.MEM.3.1.0.A1DATA_16[8]
.sym 21290 $abc$6176$new_n1156_
.sym 21291 CPU.Bimm[8]
.sym 21292 RAM_rdata[31]
.sym 21293 RAM_rdata[27]
.sym 21294 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 21295 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[24]
.sym 21296 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[28]
.sym 21297 isIO
.sym 21298 CPU.Bimm[12]
.sym 21299 $abc$6176$new_n1021_
.sym 21300 $abc$6176$new_n983_
.sym 21301 CPU.instr[2]
.sym 21302 $abc$6176$new_n1157_
.sym 21303 $abc$6176$CPU.mem_rdata[24]_new_
.sym 21304 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 21310 $abc$6176$CPU.mem_rdata[21]_new_
.sym 21312 RAM_rdata[30]
.sym 21314 isIO
.sym 21317 $abc$6176$new_n1021_
.sym 21322 RAM_rdata[3]
.sym 21324 $abc$6176$new_n1356_
.sym 21326 RAM_rdata[24]
.sym 21328 RAM_rdata[21]
.sym 21329 $abc$6176$CPU.shifter[30]_new_inv_
.sym 21331 CPU.Jimm[13]
.sym 21332 $abc$6176$new_n1527_
.sym 21333 CPU.loadstore_addr[0]
.sym 21334 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 21335 $abc$6176$CPU.STORE_wmask[0]_new_inv_
.sym 21339 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 21340 $abc$6176$new_n1024_
.sym 21341 CPU.Jimm[12]
.sym 21343 RAM_rdata[21]
.sym 21345 isIO
.sym 21350 RAM_rdata[24]
.sym 21352 isIO
.sym 21355 $abc$6176$CPU.STORE_wmask[0]_new_inv_
.sym 21356 RAM_rdata[3]
.sym 21357 isIO
.sym 21361 $abc$6176$CPU.shifter[30]_new_inv_
.sym 21363 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 21364 $abc$6176$new_n1527_
.sym 21367 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 21368 $abc$6176$new_n1024_
.sym 21370 $abc$6176$new_n1021_
.sym 21374 RAM_rdata[30]
.sym 21380 CPU.Jimm[13]
.sym 21381 CPU.Jimm[12]
.sym 21382 CPU.loadstore_addr[0]
.sym 21385 CPU.Jimm[13]
.sym 21386 $abc$6176$CPU.mem_rdata[21]_new_
.sym 21387 $abc$6176$new_n1356_
.sym 21389 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379_$glb_ce
.sym 21390 clk
.sym 21391 isIO_$glb_sr
.sym 21392 $abc$6176$new_n1254_
.sym 21393 CPU.Iimm[3]
.sym 21394 $abc$6176$new_n1213_
.sym 21395 $abc$6176$new_n1515_
.sym 21396 CPU.instr[3]
.sym 21397 CPU.aluIn2[17]
.sym 21398 $abc$6176$new_n1527_
.sym 21399 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[24]
.sym 21401 mem_addr[2]
.sym 21402 CPU.Jimm[17]
.sym 21403 CPU.Bimm[11]
.sym 21404 $abc$6176$CPU.mem_rdata[21]_new_
.sym 21405 mem_addr[8]
.sym 21406 $techmap586\RAM.MEM.3.1.0.A1DATA_16[6]
.sym 21407 mem_addr[5]
.sym 21408 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 21409 $abc$6176$new_n1542_
.sym 21410 CPU.instr[6]
.sym 21411 CPU.aluIn2[18]
.sym 21412 CPU.PCplusImm[28]
.sym 21413 CPU.PCplusImm[21]
.sym 21414 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 21415 CPU.instr[5]
.sym 21416 CPU.Jimm[16]
.sym 21417 $abc$6176$new_n1726_
.sym 21418 CPU.aluIn1[8]
.sym 21419 RAM_rdata[18]
.sym 21420 $techmap586\RAM.MEM.3.1.0.A1DATA_16[12]
.sym 21421 $abc$6176$new_n1020_
.sym 21422 CPU.Bimm[7]
.sym 21423 CPU.loadstore_addr[0]
.sym 21424 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[18]
.sym 21425 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 21426 $abc$6176$new_n1651_
.sym 21427 CPU.Jimm[12]
.sym 21435 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 21437 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 21438 RAM_rdata[17]
.sym 21439 $abc$6176$new_n971_
.sym 21440 $abc$6176$new_n1135_
.sym 21445 RAM_rdata[16]
.sym 21446 $techmap586\RAM.MEM.3.1.0.A1DATA_16[12]
.sym 21447 $abc$6176$new_n1725_
.sym 21449 $abc$6176$new_n980_
.sym 21450 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 21451 $abc$6176$new_n1213_
.sym 21452 $abc$6176$new_n1651_
.sym 21454 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 21456 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 21457 $abc$6176$new_n1191_
.sym 21459 $abc$6176$new_n1136_
.sym 21460 $abc$6176$new_n983_
.sym 21461 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 21467 $abc$6176$new_n1725_
.sym 21472 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 21473 $abc$6176$new_n983_
.sym 21474 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 21475 $abc$6176$new_n980_
.sym 21479 $abc$6176$new_n1191_
.sym 21480 $techmap586\RAM.MEM.3.1.0.A1DATA_16[12]
.sym 21481 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 21486 RAM_rdata[17]
.sym 21491 RAM_rdata[16]
.sym 21497 $abc$6176$new_n1213_
.sym 21503 $abc$6176$new_n1651_
.sym 21504 $abc$6176$new_n971_
.sym 21505 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 21508 $abc$6176$new_n1136_
.sym 21509 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 21510 $abc$6176$new_n1135_
.sym 21511 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 21512 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379_$glb_ce
.sym 21513 clk
.sym 21514 isIO_$glb_sr
.sym 21515 $abc$6176$CPU.mem_rdata[18]_new_
.sym 21516 CPU.aluIn2[28]
.sym 21517 $abc$6176$CPU.LOAD_halfword[7]_new_inv_
.sym 21518 $abc$6176$CPU.mem_rdata[13]_new_
.sym 21519 $abc$6176$CPU.mem_rdata[6]_new_
.sym 21520 $abc$6176$CPU.LOAD_halfword[8]_new_inv_
.sym 21521 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[19]
.sym 21522 $abc$6176$CPU.LOAD_data[0]_new_inv_
.sym 21523 CPU.rs2[9]
.sym 21524 $PACKER_VCC_NET
.sym 21527 RAM_rdata[26]
.sym 21528 $abc$6176$new_n1518_
.sym 21529 CPU.PCplusImm[29]
.sym 21530 $abc$6176$new_n1528_
.sym 21531 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 21532 CPU.Bimm[7]
.sym 21533 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[13]
.sym 21534 mem_rdata[9]
.sym 21535 $abc$6176$new_n1516_
.sym 21536 CPU.aluIn2[19]
.sym 21537 CPU.rs2[15]
.sym 21538 $abc$6176$CPU.LOAD_halfword[2]_new_inv_
.sym 21539 CPU.instr[1]
.sym 21540 $abc$6176$new_n1357_
.sym 21541 RAM_rdata[6]
.sym 21542 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 21543 $abc$6176$new_n1191_
.sym 21544 $abc$6176$CPU.mem_rdata[8]_new_
.sym 21545 $abc$6176$new_n1239_
.sym 21546 CPU.Jimm[13]
.sym 21547 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 21548 CPU.aluIn1[0]
.sym 21549 CPU.Bimm[10]
.sym 21550 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[28]
.sym 21558 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 21559 $abc$6176$new_n1515_
.sym 21560 $abc$6176$CPU.shifter[29]_new_inv_
.sym 21562 CPU.Jimm[13]
.sym 21563 $abc$6176$new_n1239_
.sym 21564 $abc$6176$new_n1357_
.sym 21565 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 21566 $abc$6176$new_n1213_
.sym 21569 isIO
.sym 21570 $abc$6176$new_n1240_
.sym 21571 $abc$6176$new_n1229_
.sym 21572 $abc$6176$CPU.mem_rdata[20]_new_
.sym 21573 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 21574 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 21576 CPU.aluIn1[3]
.sym 21577 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 21578 $abc$6176$new_n1239_
.sym 21579 CPU.rs2[30]
.sym 21580 RAM_rdata[17]
.sym 21583 CPU.loadstore_addr[0]
.sym 21584 CPU.loadstore_addr[1]
.sym 21585 $abc$6176$CPU.shifter[7]_new_inv_
.sym 21586 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 21587 mem_wdata[14]
.sym 21589 $abc$6176$CPU.mem_rdata[20]_new_
.sym 21590 $abc$6176$new_n1357_
.sym 21591 CPU.Jimm[13]
.sym 21592 $abc$6176$new_n1239_
.sym 21596 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 21597 $abc$6176$new_n1515_
.sym 21598 $abc$6176$CPU.shifter[29]_new_inv_
.sym 21601 CPU.aluIn1[3]
.sym 21602 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 21604 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 21608 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 21610 $abc$6176$CPU.shifter[7]_new_inv_
.sym 21613 $abc$6176$new_n1239_
.sym 21614 $abc$6176$new_n1240_
.sym 21615 $abc$6176$new_n1229_
.sym 21616 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 21619 RAM_rdata[17]
.sym 21622 isIO
.sym 21625 mem_wdata[14]
.sym 21626 CPU.loadstore_addr[1]
.sym 21627 CPU.loadstore_addr[0]
.sym 21628 CPU.rs2[30]
.sym 21631 $abc$6176$new_n1213_
.sym 21632 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 21634 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 21638 $abc$6176$new_n1282_
.sym 21639 CPU.writeBackData[8]
.sym 21640 $abc$6176$CPU.mem_rdata[19]_new_
.sym 21641 $abc$6176$new_n1133_
.sym 21642 CPU.aluIn1[3]
.sym 21643 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][22]_new_inv_
.sym 21644 $abc$6176$auto$rtlil.cc:1835:ReduceAnd$406
.sym 21645 mem_wdata[14]
.sym 21646 mem_wdata[1]
.sym 21650 mem_wdata[3]
.sym 21651 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[19]
.sym 21652 $abc$6176$CPU.shifter[18]_new_inv_
.sym 21653 $abc$6176$CPU.mem_rdata[13]_new_
.sym 21654 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[15]
.sym 21655 RAM_rdata[24]
.sym 21656 mem_wdata[1]
.sym 21657 CPU.rs2[19]
.sym 21658 CPU.PCplusImm[20]
.sym 21659 CPU.aluIn2[28]
.sym 21661 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 21662 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 21663 $abc$6176$new_n980_
.sym 21664 CPU.aluPlus[11]
.sym 21665 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4518
.sym 21666 $techmap588\RAM.MEM.3.0.0.A1DATA_16[12]
.sym 21667 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][22]_new_inv_
.sym 21668 RAM_rdata[16]
.sym 21669 $abc$6176$CPU.mem_rdata[27]_new_
.sym 21670 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 21671 RAM_rdata[23]
.sym 21672 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 21673 $abc$6176$CPU.mem_rdata[7]_new_
.sym 21680 $abc$6176$CPU.mem_rdata[7]_new_
.sym 21681 $abc$6176$CPU.LOAD_halfword[7]_new_inv_
.sym 21684 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][25]_new_inv_
.sym 21685 $abc$6176$new_n941_
.sym 21687 $abc$6176$CPU.shifter_in[12]_new_inv_
.sym 21689 $abc$6176$CPU.shifter[27]_new_inv_
.sym 21692 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 21693 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 21694 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 21695 CPU.rs2[31]
.sym 21697 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 21698 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][23]_new_inv_
.sym 21699 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 21701 $abc$6176$CPU.shifter_in[11]_new_inv_
.sym 21702 CPU.Jimm[12]
.sym 21703 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][24]_new_inv_
.sym 21704 CPU.Bimm[12]
.sym 21705 CPU.rs2[18]
.sym 21706 CPU.Jimm[13]
.sym 21707 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 21709 $abc$6176$new_n1492_
.sym 21710 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 21712 CPU.Bimm[12]
.sym 21713 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 21714 CPU.rs2[31]
.sym 21718 $abc$6176$new_n1492_
.sym 21719 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 21720 $abc$6176$CPU.shifter[27]_new_inv_
.sym 21724 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 21725 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 21726 $abc$6176$new_n941_
.sym 21727 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][24]_new_inv_
.sym 21730 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][25]_new_inv_
.sym 21731 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 21732 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][23]_new_inv_
.sym 21733 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 21736 CPU.Bimm[12]
.sym 21737 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 21739 CPU.rs2[18]
.sym 21743 $abc$6176$CPU.shifter_in[11]_new_inv_
.sym 21744 $abc$6176$CPU.shifter_in[12]_new_inv_
.sym 21745 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 21748 CPU.Jimm[13]
.sym 21749 $abc$6176$CPU.mem_rdata[7]_new_
.sym 21750 $abc$6176$CPU.LOAD_halfword[7]_new_inv_
.sym 21751 CPU.Jimm[12]
.sym 21761 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 21762 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[23]
.sym 21763 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][27]_new_inv_
.sym 21764 $abc$6176$new_n674_
.sym 21765 mem_wdata[18]
.sym 21766 $abc$6176$new_n1258_
.sym 21767 $abc$6176$new_n1492_
.sym 21768 $abc$6176$new_n1497_
.sym 21769 CPU.Bimm[8]
.sym 21773 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 21774 CPU.Jimm[15]
.sym 21775 CPU.aluIn1[14]
.sym 21776 $abc$6176$auto$rtlil.cc:1835:ReduceAnd$406
.sym 21777 CPU.aluIn1[10]
.sym 21778 $abc$6176$CPU.mem_rdata[26]_new_
.sym 21779 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3792[1]_new_
.sym 21780 $abc$6176$CPU.mem_rdata[28]_new_
.sym 21781 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 21782 $abc$6176$new_n1711_
.sym 21783 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[18]
.sym 21784 $abc$6176$CPU.mem_rdata[19]_new_
.sym 21785 isIO
.sym 21786 $abc$6176$new_n1263_
.sym 21787 mem_wdata[5]
.sym 21788 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 21789 $abc$6176$CPU.shifter[10]_new_inv_
.sym 21790 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[18]
.sym 21791 CPU.Bimm[12]
.sym 21792 $abc$6176$new_n983_
.sym 21793 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 21794 CPU.state[1]
.sym 21795 $abc$6176$new_n1021_
.sym 21796 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 21803 isIO
.sym 21804 $abc$6176$new_n941_
.sym 21805 mem_wdata[5]
.sym 21806 CPU.rs2[21]
.sym 21807 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][22]_new_inv_
.sym 21808 $abc$6176$new_n983_
.sym 21809 CPU.Bimm[12]
.sym 21810 $abc$6176$new_n1357_
.sym 21812 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 21814 CPU.loadstore_addr[1]
.sym 21815 CPU.rs2[13]
.sym 21816 CPU.Jimm[13]
.sym 21817 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 21819 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 21820 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 21821 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][28]_new_inv_
.sym 21822 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 21823 $abc$6176$new_n980_
.sym 21824 $abc$6176$new_n1239_
.sym 21826 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][26]_new_inv_
.sym 21827 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 21828 RAM_rdata[16]
.sym 21829 $abc$6176$CPU.mem_rdata[27]_new_
.sym 21832 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][30]_new_inv_
.sym 21833 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 21835 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 21836 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 21837 $abc$6176$new_n941_
.sym 21838 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][22]_new_inv_
.sym 21841 isIO
.sym 21843 RAM_rdata[16]
.sym 21847 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 21848 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][28]_new_inv_
.sym 21849 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 21850 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][26]_new_inv_
.sym 21854 CPU.rs2[13]
.sym 21855 CPU.Bimm[12]
.sym 21856 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 21859 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 21860 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][30]_new_inv_
.sym 21861 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 21862 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 21865 CPU.loadstore_addr[1]
.sym 21867 mem_wdata[5]
.sym 21868 CPU.rs2[21]
.sym 21871 $abc$6176$new_n1239_
.sym 21872 $abc$6176$new_n1357_
.sym 21873 $abc$6176$CPU.mem_rdata[27]_new_
.sym 21874 CPU.Jimm[13]
.sym 21877 $abc$6176$new_n980_
.sym 21878 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 21880 $abc$6176$new_n983_
.sym 21884 $abc$6176$CPU.shifter_in[28]_new_inv_
.sym 21885 CPU.state[2]
.sym 21886 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][10]_new_inv_
.sym 21887 $abc$6176$new_n1021_
.sym 21888 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3693[1]_new_
.sym 21889 $abc$6176$CPU.mem_rdata[7]_new_
.sym 21890 $abc$6176$new_n1191_
.sym 21891 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][22]_new_inv_
.sym 21892 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 21896 CPU.instr[6]
.sym 21897 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 21898 CPU.PCplus4[10]
.sym 21899 $abc$6176$CPU.shifter[9]_new_inv_
.sym 21900 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 21901 RAM_rdata[29]
.sym 21902 CPU.Bimm[2]
.sym 21903 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 21904 CPU.Bimm[1]
.sym 21905 RAM_rdata[30]
.sym 21906 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3774[1]_new_
.sym 21907 CPU.loadstore_addr[1]
.sym 21908 CPU.aluIn1[9]
.sym 21909 $abc$6176$new_n1133_
.sym 21910 CPU.aluIn1[8]
.sym 21911 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[2]_new_
.sym 21912 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][12]_new_inv_
.sym 21913 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 21914 $abc$6176$new_n1020_
.sym 21915 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][22]_new_inv_
.sym 21916 CPU.Jimm[16]
.sym 21917 $abc$6176$new_n1447_
.sym 21918 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][26]_new_inv_
.sym 21919 CPU.Bimm[7]
.sym 21925 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 21926 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][31]_new_inv_
.sym 21928 $abc$6176$new_n1447_
.sym 21929 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 21933 $abc$6176$CPU.shifter[7]_new_inv_
.sym 21934 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 21935 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 21936 $abc$6176$new_n1326_
.sym 21937 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 21939 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][18]_new_inv_
.sym 21941 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[20]_new_
.sym 21942 $abc$6176$new_n1324_
.sym 21943 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][21]_new_inv_
.sym 21944 $abc$6176$new_n902_
.sym 21945 $abc$6176$new_n1456_
.sym 21946 $abc$6176$new_n1409_
.sym 21947 $abc$6176$new_n941_
.sym 21948 $abc$6176$new_n1325_
.sym 21949 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 21950 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][22]_new_inv_
.sym 21951 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[24]_new_
.sym 21952 $abc$6176$new_n1406_
.sym 21953 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3675[1]_new_
.sym 21954 $abc$6176$new_n1445_
.sym 21955 $abc$6176$new_n941_
.sym 21956 $abc$6176$new_n909_
.sym 21958 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 21959 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 21960 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][22]_new_inv_
.sym 21961 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][18]_new_inv_
.sym 21964 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3675[1]_new_
.sym 21965 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[20]_new_
.sym 21966 $abc$6176$new_n1409_
.sym 21967 $abc$6176$new_n1406_
.sym 21970 $abc$6176$new_n941_
.sym 21971 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][31]_new_inv_
.sym 21972 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 21973 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 21976 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[24]_new_
.sym 21977 $abc$6176$new_n1456_
.sym 21978 $abc$6176$CPU.shifter[7]_new_inv_
.sym 21979 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 21982 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][21]_new_inv_
.sym 21983 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 21984 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 21985 $abc$6176$new_n941_
.sym 21989 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 21990 $abc$6176$new_n1447_
.sym 21991 $abc$6176$new_n1445_
.sym 21994 $abc$6176$new_n909_
.sym 21995 $abc$6176$new_n902_
.sym 21996 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 21997 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 22000 $abc$6176$new_n1325_
.sym 22001 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 22002 $abc$6176$new_n1324_
.sym 22003 $abc$6176$new_n1326_
.sym 22007 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3828[1]_new_
.sym 22008 $abc$6176$CPU.shifter[6]_new_inv_
.sym 22009 $abc$6176$new_n1370_
.sym 22010 $abc$6176$new_n983_
.sym 22011 $abc$6176$new_n1456_
.sym 22012 $abc$6176$new_n1409_
.sym 22013 $abc$6176$CPU.shifter_in[8]_new_inv_
.sym 22014 $abc$6176$new_n1103_
.sym 22016 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[21]
.sym 22017 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[21]
.sym 22019 CPU.rs2[27]
.sym 22020 $abc$6176$new_n1516_
.sym 22021 CPU.rs2[30]
.sym 22022 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[13]
.sym 22023 CPU.writeBackData[25]
.sym 22024 CPU.Jimm[19]
.sym 22025 CPU.rs2[25]
.sym 22026 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 22027 $abc$6176$CPU.shifter_in[29]_new_inv_
.sym 22028 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[11]_new_
.sym 22029 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][18]_new_inv_
.sym 22030 CPU.Iimm[0]
.sym 22031 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][10]_new_inv_
.sym 22032 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 22033 $abc$6176$new_n1324_
.sym 22034 CPU.Jimm[12]
.sym 22035 $abc$6176$new_n1357_
.sym 22036 $abc$6176$new_n1501_
.sym 22037 CPU.Bimm[10]
.sym 22038 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 22039 $abc$6176$new_n1191_
.sym 22040 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][24]_new_inv_
.sym 22041 CPU.aluIn1[7]
.sym 22042 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[28]
.sym 22048 $abc$6176$new_n1261_
.sym 22049 $abc$6176$new_n1483_
.sym 22050 CPU.Jimm[12]
.sym 22051 CPU.Jimm[14]
.sym 22052 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 22053 $abc$6176$new_n1357_
.sym 22054 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 22055 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][22]_new_inv_
.sym 22056 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 22057 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 22060 $abc$6176$CPU.mem_rdata[19]_new_
.sym 22061 CPU.Jimm[13]
.sym 22062 CPU.aluIn1[22]
.sym 22063 CPU.aluIn1[24]
.sym 22065 $abc$6176$CPU.shifter_in[30]_new_inv_
.sym 22067 $abc$6176$CPU.shifter_in[29]_new_inv_
.sym 22068 CPU.aluIn1[9]
.sym 22069 $abc$6176$new_n1260_
.sym 22070 $abc$6176$new_n1239_
.sym 22071 $abc$6176$new_n1481_
.sym 22072 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 22073 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 22074 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[24]
.sym 22075 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 22077 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 22078 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][26]_new_inv_
.sym 22079 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 22081 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 22082 $abc$6176$CPU.shifter_in[30]_new_inv_
.sym 22083 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 22084 $abc$6176$CPU.shifter_in[29]_new_inv_
.sym 22087 $abc$6176$new_n1357_
.sym 22088 $abc$6176$new_n1239_
.sym 22089 $abc$6176$CPU.mem_rdata[19]_new_
.sym 22090 CPU.Jimm[13]
.sym 22093 $abc$6176$new_n1261_
.sym 22094 $abc$6176$new_n1260_
.sym 22095 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 22096 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][26]_new_inv_
.sym 22099 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][22]_new_inv_
.sym 22100 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 22101 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 22102 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 22105 CPU.Jimm[13]
.sym 22107 CPU.Jimm[12]
.sym 22108 CPU.Jimm[14]
.sym 22111 $abc$6176$new_n1481_
.sym 22113 $abc$6176$new_n1483_
.sym 22114 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 22117 CPU.aluIn1[9]
.sym 22119 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 22120 CPU.aluIn1[22]
.sym 22123 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[24]
.sym 22124 CPU.aluIn1[24]
.sym 22125 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 22126 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 22130 $abc$6176$new_n1720_
.sym 22131 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[2]_new_
.sym 22132 $abc$6176$new_n1276_
.sym 22133 $abc$6176$new_n1695_
.sym 22134 $abc$6176$new_n1447_
.sym 22135 $abc$6176$new_n1684_
.sym 22136 $abc$6176$new_n1301_
.sym 22137 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3756[1]_new_
.sym 22138 $abc$6176$new_n1364_
.sym 22141 $abc$6176$new_n1364_
.sym 22142 CPU.rs2[19]
.sym 22143 $abc$6176$new_n1483_
.sym 22144 $abc$6176$new_n1459_
.sym 22145 $abc$6176$CPU.shifter[16]_new_inv_
.sym 22146 CPU.rs2[18]
.sym 22147 $abc$6176$CPU.shifter[17]_new_inv_
.sym 22148 $abc$6176$new_n1412_
.sym 22149 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][24]_new_inv_
.sym 22150 CPU.rs2[16]
.sym 22151 CPU.Bimm[11]
.sym 22152 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 22153 CPU.writeBackData[23]
.sym 22154 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][22]_new_inv_
.sym 22155 $abc$6176$CPU.shifter[10]_new_inv_
.sym 22156 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 22157 $abc$6176$new_n1481_
.sym 22158 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 22159 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 22160 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[24]_new_
.sym 22161 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 22162 $abc$6176$CPU.shifter_in[8]_new_inv_
.sym 22163 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 22164 $abc$6176$new_n941_
.sym 22165 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 22171 $abc$6176$new_n941_
.sym 22172 $abc$6176$CPU.shifter[6]_new_inv_
.sym 22174 $abc$6176$new_n1326_
.sym 22175 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 22176 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 22177 CPU.aluIn1[24]
.sym 22178 $abc$6176$new_n1325_
.sym 22181 CPU.aluIn1[28]
.sym 22182 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[28]_new_
.sym 22183 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 22185 $abc$6176$new_n1507_
.sym 22187 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 22189 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 22190 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[25]_new_
.sym 22191 $abc$6176$new_n1503_
.sym 22192 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 22193 $abc$6176$new_n1324_
.sym 22194 $abc$6176$new_n1400_
.sym 22196 $abc$6176$new_n1398_
.sym 22197 $abc$6176$CPU.shifter[3]_new_inv_
.sym 22198 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 22199 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][21]_new_inv_
.sym 22200 $abc$6176$new_n1468_
.sym 22201 CPU.aluIn1[7]
.sym 22202 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[28]
.sym 22204 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[28]_new_
.sym 22205 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 22206 $abc$6176$new_n1503_
.sym 22207 $abc$6176$CPU.shifter[3]_new_inv_
.sym 22217 $abc$6176$new_n1400_
.sym 22218 $abc$6176$new_n1398_
.sym 22219 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 22222 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 22223 $abc$6176$new_n941_
.sym 22224 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][21]_new_inv_
.sym 22225 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 22228 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 22229 CPU.aluIn1[7]
.sym 22230 CPU.aluIn1[24]
.sym 22234 $abc$6176$new_n1326_
.sym 22235 $abc$6176$new_n1324_
.sym 22236 $abc$6176$new_n1325_
.sym 22237 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 22240 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 22241 CPU.aluIn1[28]
.sym 22242 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[28]
.sym 22243 $abc$6176$new_n1507_
.sym 22246 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[25]_new_
.sym 22247 $abc$6176$new_n1468_
.sym 22248 $abc$6176$CPU.shifter[6]_new_inv_
.sym 22249 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 22253 $abc$6176$auto$wreduce.cc:455:run$332[1]_new_inv_
.sym 22254 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[24]_new_
.sym 22255 $abc$6176$new_n1717_
.sym 22256 $abc$6176$new_n1385_
.sym 22257 $abc$6176$new_n1503_
.sym 22258 $abc$6176$new_n1468_
.sym 22259 $abc$6176$CPU.shifter_in[30]_new_inv_
.sym 22260 $abc$6176$new_n1504_
.sym 22261 CPU.Bimm[9]
.sym 22262 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[23]
.sym 22265 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 22266 $abc$6176$new_n1679_
.sym 22267 CPU.aluIn1[30]
.sym 22268 CPU.Jimm[17]
.sym 22269 CPU.PCplus4[31]
.sym 22271 $abc$6176$CPU.mem_rdata[30]_new_
.sym 22272 CPU.Jimm[15]
.sym 22273 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[21]_new_
.sym 22274 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[30]
.sym 22275 CPU.aluIn1[31]
.sym 22276 $abc$6176$new_n1276_
.sym 22277 $abc$6176$CPU.LOAD_data[0]_new_inv_
.sym 22278 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 22279 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 22280 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 22281 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 22282 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[18]
.sym 22283 $abc$6176$new_n1684_
.sym 22284 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[14]_new_
.sym 22285 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[0]_new_
.sym 22286 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 22287 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][20]_new_inv_
.sym 22288 CPU.Bimm[12]
.sym 22294 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 22295 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 22296 $abc$6176$new_n1361_
.sym 22299 $abc$6176$new_n941_
.sym 22300 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[0]_new_
.sym 22302 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 22303 $abc$6176$CPU.LOAD_data[0]_new_inv_
.sym 22304 $abc$6176$new_n1423_
.sym 22306 CPU.aluIn1[21]
.sym 22307 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[16]
.sym 22309 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 22312 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[21]
.sym 22313 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][31]_new_inv_
.sym 22314 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][22]_new_inv_
.sym 22315 $abc$6176$new_n936_
.sym 22316 $abc$6176$new_n1363_
.sym 22318 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 22320 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 22321 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 22322 $abc$6176$new_n1364_
.sym 22323 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 22324 CPU.aluIn1[16]
.sym 22325 $abc$6176$new_n1421_
.sym 22327 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[0]_new_
.sym 22328 $abc$6176$new_n936_
.sym 22329 $abc$6176$CPU.LOAD_data[0]_new_inv_
.sym 22330 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 22333 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 22334 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 22335 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][31]_new_inv_
.sym 22339 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 22340 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 22341 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[16]
.sym 22342 CPU.aluIn1[16]
.sym 22345 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 22346 $abc$6176$new_n1361_
.sym 22348 $abc$6176$new_n1363_
.sym 22352 $abc$6176$new_n1423_
.sym 22353 $abc$6176$new_n1421_
.sym 22354 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 22357 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 22358 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 22359 $abc$6176$new_n941_
.sym 22360 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][22]_new_inv_
.sym 22363 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 22364 $abc$6176$new_n1364_
.sym 22365 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[16]
.sym 22366 CPU.aluIn1[16]
.sym 22369 CPU.aluIn1[21]
.sym 22370 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[21]
.sym 22371 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 22372 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 22377 $abc$6176$new_n1481_
.sym 22382 $abc$6176$new_n1400_
.sym 22384 CPU.Bimm[11]
.sym 22388 CPU.Bimm[1]
.sym 22389 $abc$6176$CPU.shifter_in[30]_new_inv_
.sym 22390 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3774[1]_new_
.sym 22391 $abc$6176$new_n1385_
.sym 22393 $abc$6176$new_n1469_
.sym 22395 CPU.PCplus4[30]
.sym 22398 $abc$6176$new_n1420_
.sym 22399 $abc$6176$new_n1717_
.sym 22401 $abc$6176$new_n1282_
.sym 22403 $abc$6176$CPU.shifter_in[4]_new_inv_
.sym 22405 $abc$6176$new_n1400_
.sym 22406 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 22407 LEDS[2]$SB_IO_OUT
.sym 22411 $abc$6176$new_n1375_
.sym 22418 $abc$6176$new_n1375_
.sym 22426 $abc$6176$new_n1373_
.sym 22427 $abc$6176$CPU.shifter_in[4]_new_inv_
.sym 22435 $abc$6176$CPU.shifter_in[5]_new_inv_
.sym 22439 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 22440 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 22450 $abc$6176$new_n1373_
.sym 22451 $abc$6176$new_n1375_
.sym 22453 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 22462 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 22463 $abc$6176$CPU.shifter_in[4]_new_inv_
.sym 22464 $abc$6176$CPU.shifter_in[5]_new_inv_
.sym 22512 mem_addr[2]
.sym 22514 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 22516 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 22520 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[13]
.sym 22522 $abc$6176$new_n1373_
.sym 22630 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 22667 LEDS[0]$SB_IO_OUT
.sym 22685 LEDS[0]$SB_IO_OUT
.sym 22693 $abc$6176$new_n1678_
.sym 22740 RAM_rdata[4]
.sym 22744 RAM_rdata[3]
.sym 22754 isIO
.sym 23142 RAM_rdata[7]
.sym 23159 mem_addr[6]
.sym 23165 mem_wdata[6]
.sym 23256 $techmap598\RAM.MEM.0.0.0.A1DATA_16[14]
.sym 23258 $techmap598\RAM.MEM.0.0.0.A1DATA_16[12]
.sym 23260 $techmap598\RAM.MEM.0.0.0.A1DATA_16[10]
.sym 23262 $techmap598\RAM.MEM.0.0.0.A1DATA_16[8]
.sym 23282 $techmap598\RAM.MEM.0.0.0.A1DATA_16[10]
.sym 23286 $techmap598\RAM.MEM.0.0.0.A1DATA_16[8]
.sym 23287 mem_addr[8]
.sym 23379 $techmap598\RAM.MEM.0.0.0.A1DATA_16[6]
.sym 23381 $techmap598\RAM.MEM.0.0.0.A1DATA_16[4]
.sym 23383 $techmap598\RAM.MEM.0.0.0.A1DATA_16[2]
.sym 23385 $techmap598\RAM.MEM.0.0.0.A1DATA_16[0]
.sym 23398 mem_addr[4]
.sym 23399 $techmap598\RAM.MEM.0.0.0.A1DATA_16[14]
.sym 23402 mem_wdata[0]
.sym 23404 $techmap598\RAM.MEM.0.0.0.A1DATA_16[12]
.sym 23405 mem_wdata[1]
.sym 23408 $abc$6176$auto$rtlil.cc:1906:Mux$420
.sym 23412 $abc$6176$auto$rtlil.cc:1906:Mux$429
.sym 23413 $techmap598\RAM.MEM.0.0.0.A1DATA_16[6]
.sym 23502 $techmap594\RAM.MEM.0.2.0.A1DATA_16[14]
.sym 23504 $techmap594\RAM.MEM.0.2.0.A1DATA_16[12]
.sym 23506 $techmap594\RAM.MEM.0.2.0.A1DATA_16[10]
.sym 23508 $techmap594\RAM.MEM.0.2.0.A1DATA_16[8]
.sym 23526 mem_addr[7]
.sym 23528 mem_addr[4]
.sym 23533 $abc$6176$new_n1109_
.sym 23536 mem_addr[7]
.sym 23545 $techmap598\RAM.MEM.0.0.0.A1DATA_16[4]
.sym 23548 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 23552 $techmap598\RAM.MEM.0.0.0.A1DATA_16[10]
.sym 23555 $techmap598\RAM.MEM.0.0.0.A1DATA_16[2]
.sym 23556 $techmap598\RAM.MEM.0.0.0.A1DATA_16[8]
.sym 23557 $techmap598\RAM.MEM.0.0.0.A1DATA_16[0]
.sym 23559 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 23561 $techmap594\RAM.MEM.0.2.0.A1DATA_16[12]
.sym 23563 $techmap594\RAM.MEM.0.2.0.A1DATA_16[2]
.sym 23564 $techmap598\RAM.MEM.0.0.0.A1DATA_16[12]
.sym 23565 $techmap594\RAM.MEM.0.2.0.A1DATA_16[0]
.sym 23569 $techmap594\RAM.MEM.0.2.0.A1DATA_16[4]
.sym 23571 $techmap594\RAM.MEM.0.2.0.A1DATA_16[10]
.sym 23573 $techmap594\RAM.MEM.0.2.0.A1DATA_16[8]
.sym 23575 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 23576 $techmap598\RAM.MEM.0.0.0.A1DATA_16[8]
.sym 23577 $techmap594\RAM.MEM.0.2.0.A1DATA_16[8]
.sym 23578 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 23587 $techmap598\RAM.MEM.0.0.0.A1DATA_16[0]
.sym 23588 $techmap594\RAM.MEM.0.2.0.A1DATA_16[0]
.sym 23589 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 23590 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 23593 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 23594 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 23595 $techmap598\RAM.MEM.0.0.0.A1DATA_16[4]
.sym 23596 $techmap594\RAM.MEM.0.2.0.A1DATA_16[4]
.sym 23605 $techmap594\RAM.MEM.0.2.0.A1DATA_16[2]
.sym 23606 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 23607 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 23608 $techmap598\RAM.MEM.0.0.0.A1DATA_16[2]
.sym 23611 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 23612 $techmap598\RAM.MEM.0.0.0.A1DATA_16[10]
.sym 23613 $techmap594\RAM.MEM.0.2.0.A1DATA_16[10]
.sym 23614 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 23617 $techmap594\RAM.MEM.0.2.0.A1DATA_16[12]
.sym 23618 $techmap598\RAM.MEM.0.0.0.A1DATA_16[12]
.sym 23619 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 23620 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 23625 $techmap594\RAM.MEM.0.2.0.A1DATA_16[6]
.sym 23627 $techmap594\RAM.MEM.0.2.0.A1DATA_16[4]
.sym 23629 $techmap594\RAM.MEM.0.2.0.A1DATA_16[2]
.sym 23631 $techmap594\RAM.MEM.0.2.0.A1DATA_16[0]
.sym 23637 mem_addr[5]
.sym 23644 $abc$6176$new_n1033_
.sym 23655 mem_addr[6]
.sym 23657 mem_wdata[6]
.sym 23658 mem_addr[6]
.sym 23659 $abc$6176$auto$rtlil.cc:1906:Mux$442
.sym 23669 $abc$6176$new_n1221_
.sym 23670 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 23671 $abc$6176$new_n1092_
.sym 23672 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 23674 $techmap594\RAM.MEM.0.2.0.A1DATA_16[14]
.sym 23675 $techmap598\RAM.MEM.0.0.0.A1DATA_16[14]
.sym 23676 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 23677 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 23678 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 23682 $techmap602\RAM.MEM.0.1.0.A1DATA_16[14]
.sym 23683 $techmap598\RAM.MEM.0.0.0.A1DATA_16[6]
.sym 23690 $techmap594\RAM.MEM.0.2.0.A1DATA_16[6]
.sym 23691 $techmap602\RAM.MEM.0.1.0.A1DATA_16[6]
.sym 23717 $abc$6176$new_n1092_
.sym 23718 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 23719 $techmap598\RAM.MEM.0.0.0.A1DATA_16[6]
.sym 23722 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 23723 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 23724 $techmap594\RAM.MEM.0.2.0.A1DATA_16[14]
.sym 23725 $techmap602\RAM.MEM.0.1.0.A1DATA_16[14]
.sym 23734 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 23735 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 23736 $techmap594\RAM.MEM.0.2.0.A1DATA_16[6]
.sym 23737 $techmap602\RAM.MEM.0.1.0.A1DATA_16[6]
.sym 23740 $techmap598\RAM.MEM.0.0.0.A1DATA_16[14]
.sym 23741 $abc$6176$new_n1221_
.sym 23742 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 23748 $techmap602\RAM.MEM.0.1.0.A1DATA_16[14]
.sym 23750 $techmap602\RAM.MEM.0.1.0.A1DATA_16[12]
.sym 23752 $techmap602\RAM.MEM.0.1.0.A1DATA_16[10]
.sym 23754 $techmap602\RAM.MEM.0.1.0.A1DATA_16[8]
.sym 23757 mem_wdata[26]
.sym 23766 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 23767 $abc$6176$auto$rtlil.cc:1906:Mux$455
.sym 23768 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 23770 $PACKER_VCC_NET
.sym 23773 $abc$6176$auto$rtlil.cc:1906:Mux$446
.sym 23776 mem_addr[8]
.sym 23777 $techmap602\RAM.MEM.0.1.0.A1DATA_16[6]
.sym 23779 mem_addr[8]
.sym 23781 RAM_rdata[4]
.sym 23792 $abc$6176$new_n1159_
.sym 23798 $abc$6176$new_n995_
.sym 23800 $abc$6176$new_n932_
.sym 23802 $abc$6176$new_n1181_
.sym 23804 $abc$6176$new_n1033_
.sym 23805 $abc$6176$new_n1109_
.sym 23807 $techmap602\RAM.MEM.0.1.0.A1DATA_16[4]
.sym 23808 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 23809 $techmap602\RAM.MEM.0.1.0.A1DATA_16[10]
.sym 23811 $techmap602\RAM.MEM.0.1.0.A1DATA_16[8]
.sym 23815 $techmap602\RAM.MEM.0.1.0.A1DATA_16[12]
.sym 23817 $techmap602\RAM.MEM.0.1.0.A1DATA_16[2]
.sym 23819 $techmap602\RAM.MEM.0.1.0.A1DATA_16[0]
.sym 23821 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 23823 $abc$6176$new_n1033_
.sym 23824 $techmap602\RAM.MEM.0.1.0.A1DATA_16[4]
.sym 23827 $techmap602\RAM.MEM.0.1.0.A1DATA_16[8]
.sym 23829 $abc$6176$new_n1109_
.sym 23830 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 23833 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 23834 $abc$6176$new_n995_
.sym 23835 $techmap602\RAM.MEM.0.1.0.A1DATA_16[2]
.sym 23845 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 23847 $techmap602\RAM.MEM.0.1.0.A1DATA_16[0]
.sym 23848 $abc$6176$new_n932_
.sym 23851 $techmap602\RAM.MEM.0.1.0.A1DATA_16[10]
.sym 23852 $abc$6176$new_n1159_
.sym 23854 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 23864 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 23865 $abc$6176$new_n1181_
.sym 23866 $techmap602\RAM.MEM.0.1.0.A1DATA_16[12]
.sym 23871 $techmap602\RAM.MEM.0.1.0.A1DATA_16[6]
.sym 23873 $techmap602\RAM.MEM.0.1.0.A1DATA_16[4]
.sym 23875 $techmap602\RAM.MEM.0.1.0.A1DATA_16[2]
.sym 23877 $techmap602\RAM.MEM.0.1.0.A1DATA_16[0]
.sym 23878 RAM_rdata[0]
.sym 23880 RAM_rdata[13]
.sym 23881 mem_wdata[9]
.sym 23883 $PACKER_VCC_NET
.sym 23890 mem_addr[4]
.sym 23894 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 23896 $abc$6176$auto$rtlil.cc:1906:Mux$429
.sym 23898 mem_wdata[0]
.sym 23901 mem_wdata[1]
.sym 23902 $abc$6176$auto$rtlil.cc:1906:Mux$420
.sym 23904 $abc$6176$auto$rtlil.cc:1906:Mux$494
.sym 23994 $techmap592\RAM.MEM.1.2.0.A1DATA_16[14]
.sym 23996 $techmap592\RAM.MEM.1.2.0.A1DATA_16[12]
.sym 23998 $techmap592\RAM.MEM.1.2.0.A1DATA_16[10]
.sym 24000 $techmap592\RAM.MEM.1.2.0.A1DATA_16[8]
.sym 24003 RAM_rdata[4]
.sym 24004 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 24008 RAM.mem_rstrb
.sym 24009 mem_addr[4]
.sym 24011 $PACKER_VCC_NET
.sym 24015 $PACKER_VCC_NET
.sym 24020 $techmap592\RAM.MEM.1.2.0.A1DATA_16[10]
.sym 24021 mem_wdata[9]
.sym 24022 mem_addr[4]
.sym 24023 mem_addr[7]
.sym 24027 $abc$6176$auto$rtlil.cc:1906:Mux$433
.sym 24028 CPU.aluIn1[15]
.sym 24117 $techmap592\RAM.MEM.1.2.0.A1DATA_16[6]
.sym 24119 $techmap592\RAM.MEM.1.2.0.A1DATA_16[4]
.sym 24121 $techmap592\RAM.MEM.1.2.0.A1DATA_16[2]
.sym 24123 $techmap592\RAM.MEM.1.2.0.A1DATA_16[0]
.sym 24126 RAM_rdata[3]
.sym 24127 isIO
.sym 24135 mem_addr[5]
.sym 24140 $abc$6176$auto$rtlil.cc:1906:Mux$420
.sym 24141 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 24142 mem_addr[6]
.sym 24143 $abc$6176$auto$rtlil.cc:1906:Mux$468
.sym 24146 $abc$6176$auto$rtlil.cc:1906:Mux$442
.sym 24147 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 24149 mem_wdata[6]
.sym 24150 $techmap592\RAM.MEM.1.2.0.A1DATA_16[8]
.sym 24162 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$813_new_inv_
.sym 24165 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 24171 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 24173 $abc$6176$RAM.mem_wmask[0]_new_
.sym 24174 RAM.mem_rstrb
.sym 24180 $abc$6176$RAM.mem_wmask[1]_new_
.sym 24184 RAM.mem_rstrb
.sym 24191 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 24196 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 24197 $abc$6176$RAM.mem_wmask[0]_new_
.sym 24203 RAM.mem_rstrb
.sym 24205 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$813_new_inv_
.sym 24208 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$813_new_inv_
.sym 24211 $abc$6176$RAM.mem_wmask[0]_new_
.sym 24215 RAM.mem_rstrb
.sym 24217 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 24220 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$813_new_inv_
.sym 24222 $abc$6176$RAM.mem_wmask[1]_new_
.sym 24233 $abc$6176$RAM.mem_wmask[0]_new_
.sym 24234 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 24236 RAM.mem_rstrb
.sym 24237 clk
.sym 24240 $techmap604\RAM.MEM.1.0.0.A1DATA_16[14]
.sym 24242 $techmap604\RAM.MEM.1.0.0.A1DATA_16[12]
.sym 24244 $techmap604\RAM.MEM.1.0.0.A1DATA_16[10]
.sym 24246 $techmap604\RAM.MEM.1.0.0.A1DATA_16[8]
.sym 24247 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 24250 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 24251 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 24253 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3828[1]_new_
.sym 24261 $abc$6176$new_n1090_
.sym 24263 mem_addr[8]
.sym 24264 $abc$6176$auto$rtlil.cc:1906:Mux$446
.sym 24265 $abc$6176$auto$rtlil.cc:1906:Mux$433
.sym 24267 CPU.rs2[26]
.sym 24269 CPU.writeBackData[3]
.sym 24271 mem_wdata[8]
.sym 24273 CPU.rs2[28]
.sym 24274 RAM_rdata[15]
.sym 24281 RAM.mem_rstrb
.sym 24285 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 24287 $abc$6176$RAM.mem_wmask[1]_new_
.sym 24289 $techmap592\RAM.MEM.1.2.0.A1DATA_16[6]
.sym 24290 $techmap592\RAM.MEM.1.2.0.A1DATA_16[10]
.sym 24291 RAM.mem_rstrb
.sym 24293 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 24295 $techmap592\RAM.MEM.1.2.0.A1DATA_16[0]
.sym 24297 $techmap604\RAM.MEM.1.0.0.A1DATA_16[14]
.sym 24299 $abc$6176$auto$memory_bram.cc:960:replace_cell$461
.sym 24300 $techmap592\RAM.MEM.1.2.0.A1DATA_16[14]
.sym 24301 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 24303 $techmap604\RAM.MEM.1.0.0.A1DATA_16[8]
.sym 24305 $techmap604\RAM.MEM.1.0.0.A1DATA_16[6]
.sym 24306 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 24307 $abc$6176$auto$memory_bram.cc:960:replace_cell$461
.sym 24309 $techmap604\RAM.MEM.1.0.0.A1DATA_16[10]
.sym 24310 $techmap592\RAM.MEM.1.2.0.A1DATA_16[8]
.sym 24311 $techmap604\RAM.MEM.1.0.0.A1DATA_16[0]
.sym 24313 $techmap592\RAM.MEM.1.2.0.A1DATA_16[14]
.sym 24314 $abc$6176$auto$memory_bram.cc:960:replace_cell$461
.sym 24315 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 24316 $techmap604\RAM.MEM.1.0.0.A1DATA_16[14]
.sym 24319 $abc$6176$auto$memory_bram.cc:960:replace_cell$461
.sym 24320 $techmap604\RAM.MEM.1.0.0.A1DATA_16[6]
.sym 24321 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 24322 $techmap592\RAM.MEM.1.2.0.A1DATA_16[6]
.sym 24325 $techmap592\RAM.MEM.1.2.0.A1DATA_16[0]
.sym 24326 $abc$6176$auto$memory_bram.cc:960:replace_cell$461
.sym 24327 $techmap604\RAM.MEM.1.0.0.A1DATA_16[0]
.sym 24328 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 24333 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 24337 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 24338 $techmap592\RAM.MEM.1.2.0.A1DATA_16[10]
.sym 24339 $techmap604\RAM.MEM.1.0.0.A1DATA_16[10]
.sym 24340 $abc$6176$auto$memory_bram.cc:960:replace_cell$461
.sym 24343 RAM.mem_rstrb
.sym 24345 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 24349 $abc$6176$auto$memory_bram.cc:960:replace_cell$461
.sym 24350 $techmap604\RAM.MEM.1.0.0.A1DATA_16[8]
.sym 24351 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 24352 $techmap592\RAM.MEM.1.2.0.A1DATA_16[8]
.sym 24355 $abc$6176$RAM.mem_wmask[1]_new_
.sym 24357 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 24359 RAM.mem_rstrb
.sym 24360 clk
.sym 24363 $techmap604\RAM.MEM.1.0.0.A1DATA_16[6]
.sym 24365 $techmap604\RAM.MEM.1.0.0.A1DATA_16[4]
.sym 24367 $techmap604\RAM.MEM.1.0.0.A1DATA_16[2]
.sym 24369 $techmap604\RAM.MEM.1.0.0.A1DATA_16[0]
.sym 24372 $abc$6176$auto$wreduce.cc:455:run$334[1]_new_
.sym 24373 CPU.instr[3]
.sym 24374 $PACKER_VCC_NET
.sym 24375 $techmap596\RAM.MEM.2.1.0.A1DATA_16[14]
.sym 24376 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4518
.sym 24378 CPU.state[0]
.sym 24379 $abc$6176$auto$rtlil.cc:1906:Mux$446
.sym 24380 CPU.state[2]
.sym 24382 $abc$6176$auto$memory_bram.cc:960:replace_cell$461
.sym 24384 mem_addr[4]
.sym 24388 $abc$6176$auto$rtlil.cc:1906:Mux$481
.sym 24389 $techmap606\RAM.MEM.1.1.0.A1DATA_16[6]
.sym 24390 mem_wdata[0]
.sym 24391 CPU.aluIn1[7]
.sym 24392 $abc$6176$auto$rtlil.cc:1906:Mux$420
.sym 24393 CPU.Bimm[11]
.sym 24394 $techmap600\RAM.MEM.2.0.0.A1DATA_16[6]
.sym 24395 RAM_rdata[22]
.sym 24396 CPU.aluIn1[6]
.sym 24397 mem_wdata[1]
.sym 24404 $abc$6176$new_n1082_
.sym 24405 $techmap606\RAM.MEM.1.1.0.A1DATA_16[6]
.sym 24407 $techmap596\RAM.MEM.2.1.0.A1DATA_16[12]
.sym 24408 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 24410 $techmap596\RAM.MEM.2.1.0.A1DATA_16[6]
.sym 24411 $abc$6176$new_n1216_
.sym 24412 $abc$6176$auto$memory_bram.cc:960:replace_cell$500
.sym 24415 $abc$6176$new_n1149_
.sym 24416 $techmap591\RAM.MEM.2.2.0.A1DATA_16[6]
.sym 24417 $abc$6176$new_n1116_
.sym 24420 $techmap600\RAM.MEM.2.0.0.A1DATA_16[6]
.sym 24421 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 24424 $techmap606\RAM.MEM.1.1.0.A1DATA_16[10]
.sym 24426 $abc$6176$RAM.mem_wmask[1]_new_
.sym 24428 $techmap606\RAM.MEM.1.1.0.A1DATA_16[14]
.sym 24431 $techmap591\RAM.MEM.2.2.0.A1DATA_16[12]
.sym 24432 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 24433 $abc$6176$new_n1088_
.sym 24434 $techmap606\RAM.MEM.1.1.0.A1DATA_16[8]
.sym 24436 $techmap606\RAM.MEM.1.1.0.A1DATA_16[6]
.sym 24437 $abc$6176$new_n1082_
.sym 24438 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 24443 $techmap606\RAM.MEM.1.1.0.A1DATA_16[8]
.sym 24444 $abc$6176$new_n1116_
.sym 24445 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 24448 $techmap596\RAM.MEM.2.1.0.A1DATA_16[12]
.sym 24449 $techmap591\RAM.MEM.2.2.0.A1DATA_16[12]
.sym 24450 $abc$6176$auto$memory_bram.cc:960:replace_cell$500
.sym 24451 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 24455 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 24456 $abc$6176$new_n1216_
.sym 24457 $techmap606\RAM.MEM.1.1.0.A1DATA_16[14]
.sym 24461 $abc$6176$new_n1088_
.sym 24462 $abc$6176$auto$memory_bram.cc:960:replace_cell$500
.sym 24463 $techmap600\RAM.MEM.2.0.0.A1DATA_16[6]
.sym 24468 $abc$6176$RAM.mem_wmask[1]_new_
.sym 24469 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 24472 $abc$6176$auto$memory_bram.cc:960:replace_cell$500
.sym 24473 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 24474 $techmap591\RAM.MEM.2.2.0.A1DATA_16[6]
.sym 24475 $techmap596\RAM.MEM.2.1.0.A1DATA_16[6]
.sym 24478 $abc$6176$new_n1149_
.sym 24479 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 24480 $techmap606\RAM.MEM.1.1.0.A1DATA_16[10]
.sym 24486 $techmap606\RAM.MEM.1.1.0.A1DATA_16[14]
.sym 24488 $techmap606\RAM.MEM.1.1.0.A1DATA_16[12]
.sym 24490 $techmap606\RAM.MEM.1.1.0.A1DATA_16[10]
.sym 24492 $techmap606\RAM.MEM.1.1.0.A1DATA_16[8]
.sym 24494 CPU.state[2]
.sym 24495 CPU.state[2]
.sym 24496 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3828[1]_new_
.sym 24497 CPU.loadstore_addr[0]
.sym 24499 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 24500 mem_addr[4]
.sym 24501 RAM_rdata[12]
.sym 24503 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 24504 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1521_Y[3]_new_
.sym 24505 RAM_rdata[15]
.sym 24506 $techmap596\RAM.MEM.2.1.0.A1DATA_16[6]
.sym 24507 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 24508 $PACKER_VCC_NET
.sym 24509 mem_addr[4]
.sym 24510 CPU.Bimm[12]
.sym 24511 $techmap606\RAM.MEM.1.1.0.A1DATA_16[0]
.sym 24512 CPU.Bimm[5]
.sym 24513 mem_wdata[9]
.sym 24514 RAM_rdata[19]
.sym 24516 CPU.loadstore_addr[1]
.sym 24517 CPU.PC[11]
.sym 24518 CPU.aluIn1[13]
.sym 24519 CPU.aluIn1[12]
.sym 24520 CPU.aluIn1[15]
.sym 24527 CPU.loadstore_addr[1]
.sym 24528 CPU.PC[11]
.sym 24529 $techmap600\RAM.MEM.2.0.0.A1DATA_16[12]
.sym 24531 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 24534 mem_wdata[10]
.sym 24536 $abc$6176$new_n1184_
.sym 24538 $techmap591\RAM.MEM.2.2.0.A1DATA_16[4]
.sym 24539 CPU.rs2[26]
.sym 24540 $techmap600\RAM.MEM.2.0.0.A1DATA_16[0]
.sym 24541 $techmap600\RAM.MEM.2.0.0.A1DATA_16[4]
.sym 24544 CPU.loadstore_addr[0]
.sym 24547 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 24548 $abc$6176$new_n928_
.sym 24550 mem_wdata[0]
.sym 24551 $abc$6176$auto$memory_bram.cc:960:replace_cell$500
.sym 24552 CPU.loadstore_addr[0]
.sym 24553 $abc$6176$CPU.mem_addr[12]_new_inv_
.sym 24554 CPU.rs2[9]
.sym 24555 CPU.rs2[8]
.sym 24556 CPU.loadstore_addr[11]
.sym 24557 mem_wdata[1]
.sym 24559 $abc$6176$new_n928_
.sym 24561 $abc$6176$auto$memory_bram.cc:960:replace_cell$500
.sym 24562 $techmap600\RAM.MEM.2.0.0.A1DATA_16[0]
.sym 24565 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 24566 CPU.PC[11]
.sym 24567 CPU.loadstore_addr[11]
.sym 24568 $abc$6176$CPU.mem_addr[12]_new_inv_
.sym 24571 $abc$6176$auto$memory_bram.cc:960:replace_cell$500
.sym 24572 $techmap600\RAM.MEM.2.0.0.A1DATA_16[12]
.sym 24574 $abc$6176$new_n1184_
.sym 24584 CPU.loadstore_addr[0]
.sym 24585 CPU.rs2[8]
.sym 24586 mem_wdata[0]
.sym 24589 mem_wdata[10]
.sym 24590 CPU.rs2[26]
.sym 24591 CPU.loadstore_addr[1]
.sym 24592 CPU.loadstore_addr[0]
.sym 24595 mem_wdata[1]
.sym 24596 CPU.rs2[9]
.sym 24598 CPU.loadstore_addr[0]
.sym 24601 $techmap591\RAM.MEM.2.2.0.A1DATA_16[4]
.sym 24602 $techmap600\RAM.MEM.2.0.0.A1DATA_16[4]
.sym 24603 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 24604 $abc$6176$auto$memory_bram.cc:960:replace_cell$500
.sym 24609 $techmap606\RAM.MEM.1.1.0.A1DATA_16[6]
.sym 24611 $techmap606\RAM.MEM.1.1.0.A1DATA_16[4]
.sym 24613 $techmap606\RAM.MEM.1.1.0.A1DATA_16[2]
.sym 24615 $techmap606\RAM.MEM.1.1.0.A1DATA_16[0]
.sym 24618 RAM_rdata[7]
.sym 24619 $abc$6176$new_n1720_
.sym 24620 mem_wdata[10]
.sym 24621 $abc$6176$auto$rtlil.cc:1906:Mux$446
.sym 24622 $techmap600\RAM.MEM.2.0.0.A1DATA_16[14]
.sym 24623 RAM.mem_rstrb
.sym 24624 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 24625 CPU.aluIn1[8]
.sym 24626 CPU.aluIn1[9]
.sym 24627 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 24629 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[15]
.sym 24632 CPU.aluIn1[19]
.sym 24633 mem_wdata[6]
.sym 24634 $abc$6176$new_n672_
.sym 24635 CPU.rs2[12]
.sym 24636 CPU.aluIn1[18]
.sym 24637 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4556[1]_new_inv_
.sym 24638 $abc$6176$auto$rtlil.cc:1906:Mux$420
.sym 24639 mem_wdata[26]
.sym 24640 CPU.rs2[9]
.sym 24641 CPU.rs2[8]
.sym 24642 CPU.loadstore_addr[1]
.sym 24643 mem_wdata[11]
.sym 24653 $abc$6176$auto$alumacc.cc:474:replace_alu$398.BB[3]
.sym 24654 CPU.aluIn1[1]
.sym 24656 CPU.aluIn1[3]
.sym 24658 CPU.aluIn1[0]
.sym 24661 CPU.aluIn1[7]
.sym 24668 CPU.aluIn1[6]
.sym 24669 $abc$6176$auto$alumacc.cc:474:replace_alu$398.BB[1]
.sym 24670 $abc$6176$auto$alumacc.cc:474:replace_alu$398.BB[4]
.sym 24671 CPU.Bimm[6]
.sym 24672 CPU.Bimm[5]
.sym 24674 CPU.aluIn1[5]
.sym 24675 $abc$6176$auto$alumacc.cc:474:replace_alu$398.BB[0]
.sym 24676 CPU.aluIn1[2]
.sym 24678 CPU.Bimm[7]
.sym 24679 $abc$6176$auto$alumacc.cc:474:replace_alu$398.BB[2]
.sym 24680 CPU.aluIn1[4]
.sym 24681 $auto$alumacc.cc:474:replace_alu$398.C[1]
.sym 24683 $abc$6176$auto$alumacc.cc:474:replace_alu$398.BB[0]
.sym 24684 CPU.aluIn1[0]
.sym 24687 $auto$alumacc.cc:474:replace_alu$398.C[2]
.sym 24689 $abc$6176$auto$alumacc.cc:474:replace_alu$398.BB[1]
.sym 24690 CPU.aluIn1[1]
.sym 24691 $auto$alumacc.cc:474:replace_alu$398.C[1]
.sym 24693 $auto$alumacc.cc:474:replace_alu$398.C[3]
.sym 24695 $abc$6176$auto$alumacc.cc:474:replace_alu$398.BB[2]
.sym 24696 CPU.aluIn1[2]
.sym 24697 $auto$alumacc.cc:474:replace_alu$398.C[2]
.sym 24699 $auto$alumacc.cc:474:replace_alu$398.C[4]
.sym 24701 $abc$6176$auto$alumacc.cc:474:replace_alu$398.BB[3]
.sym 24702 CPU.aluIn1[3]
.sym 24703 $auto$alumacc.cc:474:replace_alu$398.C[3]
.sym 24705 $auto$alumacc.cc:474:replace_alu$398.C[5]
.sym 24707 $abc$6176$auto$alumacc.cc:474:replace_alu$398.BB[4]
.sym 24708 CPU.aluIn1[4]
.sym 24709 $auto$alumacc.cc:474:replace_alu$398.C[4]
.sym 24711 $auto$alumacc.cc:474:replace_alu$398.C[6]
.sym 24713 CPU.aluIn1[5]
.sym 24714 CPU.Bimm[5]
.sym 24715 $auto$alumacc.cc:474:replace_alu$398.C[5]
.sym 24717 $auto$alumacc.cc:474:replace_alu$398.C[7]
.sym 24719 CPU.aluIn1[6]
.sym 24720 CPU.Bimm[6]
.sym 24721 $auto$alumacc.cc:474:replace_alu$398.C[6]
.sym 24723 $auto$alumacc.cc:474:replace_alu$398.C[8]
.sym 24725 CPU.Bimm[7]
.sym 24726 CPU.aluIn1[7]
.sym 24727 $auto$alumacc.cc:474:replace_alu$398.C[7]
.sym 24732 $techmap588\RAM.MEM.3.0.0.A1DATA_16[14]
.sym 24734 $techmap588\RAM.MEM.3.0.0.A1DATA_16[12]
.sym 24736 $techmap588\RAM.MEM.3.0.0.A1DATA_16[10]
.sym 24738 $techmap588\RAM.MEM.3.0.0.A1DATA_16[8]
.sym 24741 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][22]_new_inv_
.sym 24742 $abc$6176$auto$wreduce.cc:455:run$332[1]_new_inv_
.sym 24743 CPU.Bimm[1]
.sym 24744 CPU.aluIn1[0]
.sym 24745 mem_wdata[10]
.sym 24746 CPU.Bimm[10]
.sym 24747 CPU.loadstore_addr[1]
.sym 24748 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 24749 CPU.PC[22]
.sym 24751 $techmap600\RAM.MEM.2.0.0.A1DATA_16[0]
.sym 24752 mem_addr[6]
.sym 24753 mem_addr[3]
.sym 24754 CPU.Iimm[0]
.sym 24755 CPU.aluIn1[10]
.sym 24756 CPU.aluIn1[15]
.sym 24757 CPU.writeBackData[3]
.sym 24758 CPU.aluIn1[14]
.sym 24759 CPU.instr[6]
.sym 24760 CPU.aluIn1[5]
.sym 24761 mem_wdata[29]
.sym 24762 RAM_rdata[15]
.sym 24763 CPU.aluIn1[5]
.sym 24764 mem_addr[8]
.sym 24765 $abc$6176$auto$rtlil.cc:1906:Mux$433
.sym 24766 CPU.rs2[27]
.sym 24767 $auto$alumacc.cc:474:replace_alu$398.C[8]
.sym 24772 CPU.aluIn1[15]
.sym 24774 CPU.aluIn1[14]
.sym 24780 CPU.Bimm[12]
.sym 24781 CPU.aluIn1[10]
.sym 24788 CPU.aluIn1[13]
.sym 24789 CPU.Bimm[8]
.sym 24791 CPU.aluIn1[12]
.sym 24797 CPU.Bimm[9]
.sym 24799 CPU.aluIn1[8]
.sym 24800 CPU.aluIn1[9]
.sym 24801 CPU.Bimm[12]
.sym 24802 CPU.Bimm[10]
.sym 24803 CPU.aluIn1[11]
.sym 24804 $auto$alumacc.cc:474:replace_alu$398.C[9]
.sym 24806 CPU.Bimm[8]
.sym 24807 CPU.aluIn1[8]
.sym 24808 $auto$alumacc.cc:474:replace_alu$398.C[8]
.sym 24810 $auto$alumacc.cc:474:replace_alu$398.C[10]
.sym 24812 CPU.Bimm[9]
.sym 24813 CPU.aluIn1[9]
.sym 24814 $auto$alumacc.cc:474:replace_alu$398.C[9]
.sym 24816 $auto$alumacc.cc:474:replace_alu$398.C[11]
.sym 24818 CPU.Bimm[10]
.sym 24819 CPU.aluIn1[10]
.sym 24820 $auto$alumacc.cc:474:replace_alu$398.C[10]
.sym 24822 $auto$alumacc.cc:474:replace_alu$398.C[12]
.sym 24824 CPU.aluIn1[11]
.sym 24825 CPU.Bimm[12]
.sym 24826 $auto$alumacc.cc:474:replace_alu$398.C[11]
.sym 24828 $auto$alumacc.cc:474:replace_alu$398.C[13]
.sym 24830 CPU.aluIn1[12]
.sym 24831 CPU.Bimm[12]
.sym 24832 $auto$alumacc.cc:474:replace_alu$398.C[12]
.sym 24834 $auto$alumacc.cc:474:replace_alu$398.C[14]
.sym 24836 CPU.aluIn1[13]
.sym 24837 CPU.Bimm[12]
.sym 24840 $auto$alumacc.cc:474:replace_alu$398.C[15]
.sym 24842 CPU.Bimm[12]
.sym 24843 CPU.aluIn1[14]
.sym 24846 $auto$alumacc.cc:474:replace_alu$398.C[16]
.sym 24848 CPU.aluIn1[15]
.sym 24849 CPU.Bimm[12]
.sym 24855 $techmap588\RAM.MEM.3.0.0.A1DATA_16[6]
.sym 24857 $techmap588\RAM.MEM.3.0.0.A1DATA_16[4]
.sym 24859 $techmap588\RAM.MEM.3.0.0.A1DATA_16[2]
.sym 24861 $techmap588\RAM.MEM.3.0.0.A1DATA_16[0]
.sym 24862 CPU.aluMinus[8]
.sym 24864 $abc$6176$CPU.LOAD_data[0]_new_inv_
.sym 24865 CPU.aluMinus[8]
.sym 24866 CPU.loadstore_addr[8]
.sym 24868 CPU.aluMinus[9]
.sym 24869 $techmap588\RAM.MEM.3.0.0.A1DATA_16[12]
.sym 24870 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[9]
.sym 24871 CPU.aluPlus[11]
.sym 24872 $techmap591\RAM.MEM.2.2.0.A1DATA_16[10]
.sym 24873 CPU.PC[2]
.sym 24874 CPU.PC[4]
.sym 24875 CPU.aluMinus[10]
.sym 24876 mem_wdata[31]
.sym 24877 CPU.aluMinus[2]
.sym 24878 CPU.writeBackData[5]
.sym 24879 $abc$6176$new_n1652_
.sym 24880 $abc$6176$auto$rtlil.cc:1906:Mux$559
.sym 24881 mem_wdata[0]
.sym 24882 mem_addr[9]
.sym 24883 CPU.aluIn1[20]
.sym 24884 mem_wdata[1]
.sym 24885 $techmap588\RAM.MEM.3.0.0.A1DATA_16[0]
.sym 24886 CPU.Bimm[11]
.sym 24887 CPU.aluIn1[7]
.sym 24888 CPU.aluIn1[22]
.sym 24889 $abc$6176$new_n1653_
.sym 24890 $auto$alumacc.cc:474:replace_alu$398.C[16]
.sym 24895 CPU.aluIn1[22]
.sym 24899 CPU.aluIn1[20]
.sym 24904 CPU.aluIn1[19]
.sym 24908 CPU.aluIn1[18]
.sym 24910 CPU.aluIn1[21]
.sym 24916 CPU.Bimm[12]
.sym 24919 CPU.instr[6]
.sym 24920 CPU.aluIn1[16]
.sym 24921 $abc$6176$new_n670_
.sym 24926 CPU.aluIn1[17]
.sym 24927 $auto$alumacc.cc:474:replace_alu$398.C[17]
.sym 24929 CPU.Bimm[12]
.sym 24930 CPU.aluIn1[16]
.sym 24933 $auto$alumacc.cc:474:replace_alu$398.C[18]
.sym 24935 CPU.aluIn1[17]
.sym 24936 CPU.Bimm[12]
.sym 24939 $auto$alumacc.cc:474:replace_alu$398.C[19]
.sym 24941 CPU.Bimm[12]
.sym 24942 CPU.aluIn1[18]
.sym 24945 $auto$alumacc.cc:474:replace_alu$398.C[20]
.sym 24947 CPU.aluIn1[19]
.sym 24948 CPU.Bimm[12]
.sym 24951 $auto$alumacc.cc:474:replace_alu$398.C[21]
.sym 24953 CPU.Bimm[12]
.sym 24954 CPU.aluIn1[20]
.sym 24957 $auto$alumacc.cc:474:replace_alu$398.C[22]
.sym 24959 CPU.aluIn1[21]
.sym 24960 CPU.Bimm[12]
.sym 24965 CPU.Bimm[12]
.sym 24966 CPU.aluIn1[22]
.sym 24967 $auto$alumacc.cc:474:replace_alu$398.C[22]
.sym 24970 CPU.instr[6]
.sym 24972 $abc$6176$new_n670_
.sym 24978 $techmap586\RAM.MEM.3.1.0.A1DATA_16[14]
.sym 24980 $techmap586\RAM.MEM.3.1.0.A1DATA_16[12]
.sym 24982 $techmap586\RAM.MEM.3.1.0.A1DATA_16[10]
.sym 24984 $techmap586\RAM.MEM.3.1.0.A1DATA_16[8]
.sym 24987 CPU.Iimm[3]
.sym 24988 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 24990 RAM_rdata[22]
.sym 24991 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 24992 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 24993 RAM_rdata[2]
.sym 24994 $abc$6176$CPU.writeBackEn_new_inv_
.sym 24995 CPU.Bimm[12]
.sym 24996 $techmap591\RAM.MEM.2.2.0.A1DATA_16[2]
.sym 24997 mem_addr[5]
.sym 24998 mem_wdata[16]
.sym 24999 CPU.PCplus4[7]
.sym 25000 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 25001 $abc$6176$CPU.LOAD_halfword[9]_new_inv_
.sym 25002 CPU.Bimm[12]
.sym 25003 CPU.Iimm[3]
.sym 25004 CPU.rs2[14]
.sym 25005 CPU.instr[0]
.sym 25006 mem_wdata[25]
.sym 25007 RAM_rdata[19]
.sym 25008 CPU.rs2[28]
.sym 25009 CPU.aluMinus[11]
.sym 25010 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 25011 CPU.Iimm[4]
.sym 25012 mem_addr[4]
.sym 25018 isIO
.sym 25019 $abc$6176$CPU.LOAD_halfword[9]_new_inv_
.sym 25020 CPU.instr[1]
.sym 25022 RAM_rdata[31]
.sym 25023 CPU.instr[0]
.sym 25024 CPU.loadstore_addr[22]
.sym 25025 CPU.PC[22]
.sym 25026 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 25027 $techmap588\RAM.MEM.3.0.0.A1DATA_16[6]
.sym 25030 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[8]
.sym 25032 RAM_rdata[15]
.sym 25034 $abc$6176$CPU.mem_rdata[21]_new_
.sym 25035 mem_wdata[11]
.sym 25036 CPU.rs2[27]
.sym 25037 $abc$6176$auto$wreduce.cc:455:run$332[1]_new_inv_
.sym 25038 isIO
.sym 25039 $abc$6176$new_n1652_
.sym 25040 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 25044 CPU.loadstore_addr[1]
.sym 25045 CPU.loadstore_addr[0]
.sym 25046 CPU.instr[2]
.sym 25047 $abc$6176$new_n1157_
.sym 25048 $abc$6176$new_n1085_
.sym 25049 $abc$6176$new_n1653_
.sym 25051 CPU.loadstore_addr[0]
.sym 25052 CPU.loadstore_addr[1]
.sym 25053 CPU.rs2[27]
.sym 25054 mem_wdata[11]
.sym 25057 $abc$6176$auto$wreduce.cc:455:run$332[1]_new_inv_
.sym 25058 $abc$6176$new_n1157_
.sym 25060 $abc$6176$CPU.mem_rdata[21]_new_
.sym 25064 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 25065 $techmap588\RAM.MEM.3.0.0.A1DATA_16[6]
.sym 25066 $abc$6176$new_n1085_
.sym 25069 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[8]
.sym 25075 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 25077 CPU.loadstore_addr[22]
.sym 25078 CPU.PC[22]
.sym 25081 $abc$6176$CPU.LOAD_halfword[9]_new_inv_
.sym 25082 isIO
.sym 25083 $abc$6176$new_n1652_
.sym 25084 $abc$6176$new_n1653_
.sym 25087 RAM_rdata[31]
.sym 25088 RAM_rdata[15]
.sym 25089 isIO
.sym 25090 CPU.loadstore_addr[1]
.sym 25093 CPU.instr[0]
.sym 25095 CPU.instr[2]
.sym 25096 CPU.instr[1]
.sym 25101 $techmap586\RAM.MEM.3.1.0.A1DATA_16[6]
.sym 25103 $techmap586\RAM.MEM.3.1.0.A1DATA_16[4]
.sym 25105 $techmap586\RAM.MEM.3.1.0.A1DATA_16[2]
.sym 25107 $techmap586\RAM.MEM.3.1.0.A1DATA_16[0]
.sym 25110 $abc$6176$new_n1357_
.sym 25111 $abc$6176$new_n1282_
.sym 25112 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 25113 CPU.Jimm[16]
.sym 25115 $techmap586\RAM.MEM.3.1.0.A1DATA_16[12]
.sym 25116 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 25117 mem_addr[5]
.sym 25118 CPU.loadstore_addr[0]
.sym 25119 mem_wdata[31]
.sym 25120 CPU.aluIn2[8]
.sym 25121 CPU.PC[2]
.sym 25122 isIO
.sym 25123 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[18]
.sym 25124 CPU.rs2[9]
.sym 25125 CPU.writeBackData[15]
.sym 25126 CPU.rs2[8]
.sym 25127 mem_wdata[6]
.sym 25128 CPU.writeBackData[11]
.sym 25129 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4556[1]_new_inv_
.sym 25130 CPU.loadstore_addr[1]
.sym 25131 $abc$6176$new_n672_
.sym 25132 CPU.aluIn1[13]
.sym 25133 $abc$6176$CPU.LOAD_halfword[15]_new_inv_
.sym 25134 CPU.rs2[12]
.sym 25135 CPU.aluIn1[19]
.sym 25141 $abc$6176$new_n951_
.sym 25143 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 25144 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 25145 CPU.aluMinus[10]
.sym 25148 $abc$6176$new_n721_
.sym 25149 CPU.instr[4]
.sym 25153 CPU.instr[5]
.sym 25155 $abc$6176$CPU.LOAD_halfword[15]_new_inv_
.sym 25156 CPU.aluMinus[9]
.sym 25157 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$2574[0]_new_inv_
.sym 25160 CPU.aluMinus[8]
.sym 25161 CPU.Bimm[8]
.sym 25163 CPU.Bimm[12]
.sym 25165 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 25166 RAM_rdata[31]
.sym 25168 CPU.rs2[28]
.sym 25169 CPU.aluMinus[11]
.sym 25172 CPU.rs2[8]
.sym 25174 CPU.aluMinus[9]
.sym 25175 CPU.aluMinus[8]
.sym 25176 CPU.aluMinus[10]
.sym 25177 CPU.aluMinus[11]
.sym 25180 CPU.instr[5]
.sym 25182 CPU.instr[4]
.sym 25183 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$2574[0]_new_inv_
.sym 25186 $abc$6176$new_n951_
.sym 25187 $abc$6176$new_n721_
.sym 25192 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 25194 $abc$6176$CPU.LOAD_halfword[15]_new_inv_
.sym 25198 CPU.Bimm[8]
.sym 25199 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 25200 CPU.rs2[8]
.sym 25204 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 25205 CPU.rs2[28]
.sym 25207 CPU.Bimm[12]
.sym 25212 RAM_rdata[31]
.sym 25217 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 25220 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379_$glb_ce
.sym 25221 clk
.sym 25222 isIO_$glb_sr
.sym 25223 CPU.rs2[15]
.sym 25224 CPU.rs2[14]
.sym 25225 CPU.rs2[13]
.sym 25226 CPU.rs2[12]
.sym 25227 CPU.rs2[11]
.sym 25228 CPU.rs2[10]
.sym 25229 CPU.rs2[9]
.sym 25230 CPU.rs2[8]
.sym 25231 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 25232 mem_wdata[26]
.sym 25234 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 25235 $abc$6176$new_n1239_
.sym 25236 CPU.aluMinus[30]
.sym 25237 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[28]
.sym 25238 mem_addr[7]
.sym 25239 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 25240 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 25241 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 25242 CPU.PCplus4[20]
.sym 25243 $abc$6176$new_n1357_
.sym 25244 CPU.instr[1]
.sym 25245 CPU.instr[4]
.sym 25246 $PACKER_VCC_NET
.sym 25247 CPU.aluIn1[5]
.sym 25248 CPU.aluIn1[15]
.sym 25249 CPU.writeBackData[8]
.sym 25250 CPU.aluIn1[14]
.sym 25251 CPU.writeBackData[6]
.sym 25252 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[8]
.sym 25253 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[24]
.sym 25254 CPU.aluIn1[26]
.sym 25255 CPU.aluIn1[28]
.sym 25256 CPU.Bimm[12]
.sym 25257 CPU.writeBackData[3]
.sym 25258 CPU.aluIn1[10]
.sym 25264 RAM_rdata[23]
.sym 25265 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 25266 CPU.loadstore_addr[0]
.sym 25267 $abc$6176$new_n1516_
.sym 25268 $abc$6176$new_n1518_
.sym 25270 CPU.Bimm[12]
.sym 25272 mem_rdata[9]
.sym 25273 $abc$6176$CPU.LOAD_halfword[9]_new_inv_
.sym 25274 $abc$6176$CPU.LOAD_halfword[7]_new_inv_
.sym 25276 $abc$6176$new_n1530_
.sym 25278 $abc$6176$new_n1528_
.sym 25279 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[17]
.sym 25282 CPU.Jimm[12]
.sym 25283 CPU.Jimm[13]
.sym 25284 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 25285 RAM_rdata[3]
.sym 25293 $abc$6176$CPU.LOAD_halfword[15]_new_inv_
.sym 25294 CPU.rs2[24]
.sym 25295 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 25297 CPU.Jimm[12]
.sym 25298 mem_rdata[9]
.sym 25299 $abc$6176$CPU.LOAD_halfword[9]_new_inv_
.sym 25300 CPU.Jimm[13]
.sym 25304 RAM_rdata[23]
.sym 25309 CPU.loadstore_addr[0]
.sym 25310 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 25311 $abc$6176$CPU.LOAD_halfword[15]_new_inv_
.sym 25312 $abc$6176$CPU.LOAD_halfword[7]_new_inv_
.sym 25315 $abc$6176$new_n1516_
.sym 25316 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 25318 $abc$6176$new_n1518_
.sym 25322 RAM_rdata[3]
.sym 25330 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[17]
.sym 25334 $abc$6176$new_n1530_
.sym 25335 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 25336 $abc$6176$new_n1528_
.sym 25339 CPU.rs2[24]
.sym 25340 CPU.Bimm[12]
.sym 25342 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 25343 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379_$glb_ce
.sym 25344 clk
.sym 25345 isIO_$glb_sr
.sym 25346 mem_wdata[7]
.sym 25347 mem_wdata[6]
.sym 25348 mem_wdata[5]
.sym 25349 mem_wdata[4]
.sym 25350 mem_wdata[3]
.sym 25351 mem_wdata[2]
.sym 25352 mem_wdata[1]
.sym 25353 mem_wdata[0]
.sym 25354 RAM_rdata[0]
.sym 25356 RAM_rdata[13]
.sym 25358 $abc$6176$new_n1254_
.sym 25359 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 25360 CPU.aluIn2[17]
.sym 25361 CPU.rs2[12]
.sym 25362 CPU.Iimm[3]
.sym 25363 CPU.Bimm[9]
.sym 25364 CPU.Iimm[1]
.sym 25365 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3801[1]_new_
.sym 25366 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[27]
.sym 25367 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[17]
.sym 25368 CPU.instr[3]
.sym 25369 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 25370 CPU.writeBackData[5]
.sym 25371 CPU.aluIn1[7]
.sym 25372 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 25373 mem_wdata[2]
.sym 25374 CPU.Bimm[11]
.sym 25375 mem_wdata[1]
.sym 25376 CPU.instr[5]
.sym 25377 mem_wdata[0]
.sym 25378 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 25379 RAM_rdata[22]
.sym 25380 CPU.rs2[24]
.sym 25381 $abc$6176$new_n1653_
.sym 25392 isIO
.sym 25394 RAM_rdata[18]
.sym 25395 CPU.rs2[19]
.sym 25397 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[28]
.sym 25398 $abc$6176$CPU.mem_rdata[24]_new_
.sym 25400 $abc$6176$new_n1726_
.sym 25402 CPU.loadstore_addr[1]
.sym 25403 $abc$6176$new_n1725_
.sym 25405 RAM_rdata[7]
.sym 25406 RAM_rdata[6]
.sym 25408 RAM_rdata[23]
.sym 25409 RAM_rdata[13]
.sym 25412 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 25413 $abc$6176$CPU.LOAD_halfword[8]_new_inv_
.sym 25414 isIO
.sym 25415 $abc$6176$CPU.mem_rdata[8]_new_
.sym 25416 CPU.Bimm[12]
.sym 25420 isIO
.sym 25421 RAM_rdata[18]
.sym 25426 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[28]
.sym 25432 RAM_rdata[7]
.sym 25433 isIO
.sym 25434 CPU.loadstore_addr[1]
.sym 25435 RAM_rdata[23]
.sym 25439 RAM_rdata[13]
.sym 25441 isIO
.sym 25444 isIO
.sym 25445 RAM_rdata[6]
.sym 25451 CPU.loadstore_addr[1]
.sym 25452 $abc$6176$CPU.mem_rdata[8]_new_
.sym 25453 $abc$6176$CPU.mem_rdata[24]_new_
.sym 25456 CPU.Bimm[12]
.sym 25458 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 25459 CPU.rs2[19]
.sym 25462 $abc$6176$CPU.LOAD_halfword[8]_new_inv_
.sym 25463 $abc$6176$new_n1725_
.sym 25464 isIO
.sym 25465 $abc$6176$new_n1726_
.sym 25469 CPU.aluIn1[15]
.sym 25470 CPU.aluIn1[14]
.sym 25471 CPU.aluIn1[13]
.sym 25472 CPU.aluIn1[12]
.sym 25473 CPU.aluIn1[11]
.sym 25474 CPU.aluIn1[10]
.sym 25475 CPU.aluIn1[9]
.sym 25476 CPU.aluIn1[8]
.sym 25477 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 25478 RAM_rdata[4]
.sym 25481 CPU.writeBackData[7]
.sym 25482 isIO
.sym 25483 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[22]
.sym 25484 mem_wdata[4]
.sym 25485 $abc$6176$new_n1157_
.sym 25486 $abc$6176$new_n1708_
.sym 25487 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 25488 mem_wdata[7]
.sym 25489 $abc$6176$new_n1263_
.sym 25490 RAM_rdata[27]
.sym 25491 $abc$6176$CPU.mem_rdata[6]_new_
.sym 25492 mem_wdata[5]
.sym 25493 CPU.Bimm[4]
.sym 25494 CPU.aluIn1[11]
.sym 25495 CPU.Iimm[3]
.sym 25496 CPU.rs2[14]
.sym 25497 $abc$6176$auto$rtlil.cc:1835:ReduceAnd$406
.sym 25498 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 25499 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 25500 CPU.rs2[28]
.sym 25501 CPU.aluMinus[11]
.sym 25502 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[19]
.sym 25503 CPU.instr[0]
.sym 25504 RAM_rdata[19]
.sym 25510 isIO
.sym 25511 RAM_rdata[19]
.sym 25512 CPU.aluMinus[11]
.sym 25513 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][22]_new_inv_
.sym 25514 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 25515 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][17]_new_inv_
.sym 25516 $abc$6176$new_n1241_
.sym 25517 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 25518 CPU.PCplus4[8]
.sym 25519 mem_wdata[6]
.sym 25520 CPU.rs2[14]
.sym 25521 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 25524 CPU.loadstore_addr[0]
.sym 25526 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][13]_new_inv_
.sym 25527 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 25528 $abc$6176$new_n1168_
.sym 25530 $abc$6176$new_n1228_
.sym 25531 CPU.state[1]
.sym 25532 CPU.state[2]
.sym 25533 CPU.state[0]
.sym 25534 $abc$6176$new_n1167_
.sym 25535 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 25536 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 25537 CPU.aluPlus[11]
.sym 25538 CPU.aluIn1[3]
.sym 25540 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 25543 CPU.aluPlus[11]
.sym 25544 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 25545 CPU.aluMinus[11]
.sym 25546 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 25549 CPU.PCplus4[8]
.sym 25550 $abc$6176$new_n1241_
.sym 25551 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 25552 $abc$6176$new_n1228_
.sym 25556 RAM_rdata[19]
.sym 25557 isIO
.sym 25561 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][17]_new_inv_
.sym 25562 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 25563 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 25564 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][13]_new_inv_
.sym 25570 CPU.aluIn1[3]
.sym 25573 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][22]_new_inv_
.sym 25574 $abc$6176$new_n1168_
.sym 25575 $abc$6176$new_n1167_
.sym 25576 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 25579 CPU.state[2]
.sym 25580 CPU.state[0]
.sym 25581 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 25582 CPU.state[1]
.sym 25585 CPU.rs2[14]
.sym 25587 CPU.loadstore_addr[0]
.sym 25588 mem_wdata[6]
.sym 25592 CPU.aluIn1[7]
.sym 25593 CPU.aluIn1[6]
.sym 25594 CPU.aluIn1[5]
.sym 25595 CPU.aluIn1[4]
.sym 25596 CPU.aluIn1[3]
.sym 25597 CPU.aluIn1[2]
.sym 25598 CPU.aluIn1[1]
.sym 25599 CPU.aluIn1[0]
.sym 25600 isIO
.sym 25601 CPU.aluIn1[10]
.sym 25604 CPU.PCplus4[8]
.sym 25605 CPU.aluIn1[9]
.sym 25606 CPU.Jimm[12]
.sym 25607 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][22]_new_inv_
.sym 25608 CPU.PCplus4[27]
.sym 25609 CPU.aluIn1[8]
.sym 25610 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 25611 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][17]_new_inv_
.sym 25612 $abc$6176$new_n1133_
.sym 25613 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[2]_new_
.sym 25614 $abc$6176$new_n1293_
.sym 25615 CPU.Jimm[16]
.sym 25616 CPU.aluIn1[13]
.sym 25617 CPU.writeBackData[26]
.sym 25618 CPU.writeBackData[28]
.sym 25619 $abc$6176$techmap$techmap582\CPU.RegisterBank.0.0.1.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$581_Y
.sym 25620 $abc$6176$new_n985_
.sym 25621 $PACKER_VCC_NET
.sym 25622 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4556[1]_new_inv_
.sym 25623 CPU.instr[2]
.sym 25624 $abc$6176$new_n672_
.sym 25625 $PACKER_VCC_NET
.sym 25626 CPU.writeBackData[11]
.sym 25627 CPU.rs2[18]
.sym 25633 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 25634 CPU.rs2[18]
.sym 25635 CPU.instr[4]
.sym 25636 $abc$6176$new_n1493_
.sym 25637 CPU.loadstore_addr[1]
.sym 25638 CPU.instr[6]
.sym 25641 $abc$6176$CPU.shifter_in[28]_new_inv_
.sym 25642 CPU.instr[1]
.sym 25643 mem_wdata[2]
.sym 25644 $abc$6176$new_n674_
.sym 25645 $abc$6176$new_n1495_
.sym 25647 CPU.instr[2]
.sym 25648 CPU.instr[5]
.sym 25649 $abc$6176$new_n1263_
.sym 25650 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 25652 CPU.instr[3]
.sym 25653 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 25654 CPU.Iimm[3]
.sym 25655 $abc$6176$CPU.shifter_in[27]_new_inv_
.sym 25656 CPU.Bimm[12]
.sym 25659 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 25660 CPU.instr[3]
.sym 25661 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3765[1]_new_
.sym 25662 $abc$6176$CPU.shifter[10]_new_inv_
.sym 25663 CPU.instr[0]
.sym 25664 CPU.Bimm[7]
.sym 25666 CPU.instr[1]
.sym 25667 CPU.instr[0]
.sym 25668 $abc$6176$new_n674_
.sym 25669 CPU.instr[2]
.sym 25672 CPU.Bimm[12]
.sym 25673 CPU.instr[3]
.sym 25674 CPU.Iimm[3]
.sym 25675 CPU.instr[4]
.sym 25679 $abc$6176$CPU.shifter_in[28]_new_inv_
.sym 25680 $abc$6176$CPU.shifter_in[27]_new_inv_
.sym 25681 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 25684 CPU.instr[3]
.sym 25685 CPU.instr[5]
.sym 25686 CPU.instr[6]
.sym 25687 CPU.instr[4]
.sym 25691 CPU.rs2[18]
.sym 25692 CPU.loadstore_addr[1]
.sym 25693 mem_wdata[2]
.sym 25696 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3765[1]_new_
.sym 25697 $abc$6176$new_n1263_
.sym 25698 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 25699 $abc$6176$CPU.shifter[10]_new_inv_
.sym 25702 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 25703 $abc$6176$new_n1495_
.sym 25705 $abc$6176$new_n1493_
.sym 25709 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 25711 CPU.Bimm[7]
.sym 25715 CPU.rs2[31]
.sym 25716 CPU.rs2[30]
.sym 25717 CPU.rs2[29]
.sym 25718 CPU.rs2[28]
.sym 25719 CPU.rs2[27]
.sym 25720 CPU.rs2[26]
.sym 25721 CPU.rs2[25]
.sym 25722 CPU.rs2[24]
.sym 25723 mem_wdata[18]
.sym 25727 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 25728 CPU.aluMinus[12]
.sym 25729 CPU.instr[4]
.sym 25730 $abc$6176$new_n1493_
.sym 25731 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 25732 CPU.aluIn1[0]
.sym 25733 $abc$6176$new_n1495_
.sym 25734 CPU.aluIn1[7]
.sym 25735 CPU.Jimm[13]
.sym 25736 $abc$6176$new_n1239_
.sym 25737 $abc$6176$new_n1269_
.sym 25738 $abc$6176$new_n1414_
.sym 25739 CPU.aluIn1[5]
.sym 25740 CPU.writeBackData[21]
.sym 25741 CPU.aluIn1[4]
.sym 25743 CPU.writeBackData[6]
.sym 25744 CPU.Bimm[12]
.sym 25745 CPU.writeBackData[3]
.sym 25746 CPU.aluIn1[28]
.sym 25747 $abc$6176$CPU.shifter_in[28]_new_inv_
.sym 25748 CPU.rs2[31]
.sym 25749 $abc$6176$new_n1410_
.sym 25750 CPU.aluIn1[26]
.sym 25756 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][10]_new_inv_
.sym 25758 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4518
.sym 25760 isIO
.sym 25761 $techmap588\RAM.MEM.3.0.0.A1DATA_16[12]
.sym 25762 CPU.aluIn1[28]
.sym 25763 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 25764 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 25765 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 25766 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][22]_new_inv_
.sym 25767 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 25768 CPU.aluIn1[3]
.sym 25769 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][18]_new_inv_
.sym 25771 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 25775 $abc$6176$new_n1307_
.sym 25776 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 25777 RAM_rdata[7]
.sym 25778 $abc$6176$new_n1306_
.sym 25779 $abc$6176$new_n1308_
.sym 25780 $techmap584\RAM.MEM.3.2.0.A1DATA_16[12]
.sym 25781 $abc$6176$auto$wreduce.cc:455:run$334[1]_new_
.sym 25782 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4556[1]_new_inv_
.sym 25783 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 25784 $abc$6176$new_n672_
.sym 25785 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][12]_new_inv_
.sym 25787 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][30]_new_inv_
.sym 25789 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 25791 CPU.aluIn1[28]
.sym 25792 CPU.aluIn1[3]
.sym 25795 $abc$6176$new_n672_
.sym 25796 $abc$6176$auto$wreduce.cc:455:run$334[1]_new_
.sym 25797 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4556[1]_new_inv_
.sym 25801 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][10]_new_inv_
.sym 25803 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][12]_new_inv_
.sym 25804 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 25807 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][22]_new_inv_
.sym 25808 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][18]_new_inv_
.sym 25809 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 25810 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 25813 $abc$6176$new_n1306_
.sym 25814 $abc$6176$new_n1308_
.sym 25815 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 25816 $abc$6176$new_n1307_
.sym 25819 RAM_rdata[7]
.sym 25822 isIO
.sym 25825 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 25826 $techmap584\RAM.MEM.3.2.0.A1DATA_16[12]
.sym 25827 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 25828 $techmap588\RAM.MEM.3.0.0.A1DATA_16[12]
.sym 25831 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 25832 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][30]_new_inv_
.sym 25833 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 25834 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 25835 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4518
.sym 25836 clk
.sym 25837 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]_$glb_sr
.sym 25838 CPU.rs2[23]
.sym 25839 CPU.rs2[22]
.sym 25840 CPU.rs2[21]
.sym 25841 CPU.rs2[20]
.sym 25842 CPU.rs2[19]
.sym 25843 CPU.rs2[18]
.sym 25844 CPU.rs2[17]
.sym 25845 CPU.rs2[16]
.sym 25850 $abc$6176$CPU.shifter_in[28]_new_inv_
.sym 25851 $abc$6176$CPU.mem_rdata[27]_new_
.sym 25852 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][22]_new_inv_
.sym 25853 CPU.PCplus4[19]
.sym 25854 CPU.state[2]
.sym 25855 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 25856 $abc$6176$new_n1185_
.sym 25857 $abc$6176$CPU.shifter[10]_new_inv_
.sym 25858 $abc$6176$new_n1021_
.sym 25859 CPU.Iimm[1]
.sym 25860 CPU.writeBackData[27]
.sym 25861 $PACKER_VCC_NET
.sym 25863 CPU.aluIn1[23]
.sym 25864 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 25865 $abc$6176$new_n984_
.sym 25866 CPU.Iimm[2]
.sym 25868 CPU.Bimm[3]
.sym 25869 CPU.aluIn1[20]
.sym 25870 CPU.Bimm[2]
.sym 25871 CPU.writeBackData[22]
.sym 25872 CPU.rs2[24]
.sym 25873 $abc$6176$new_n1432_
.sym 25879 CPU.aluIn1[23]
.sym 25880 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 25881 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 25883 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 25885 CPU.aluIn1[8]
.sym 25886 $abc$6176$new_n1457_
.sym 25887 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][24]_new_inv_
.sym 25888 $abc$6176$new_n1412_
.sym 25889 $abc$6176$new_n984_
.sym 25891 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 25892 $abc$6176$new_n985_
.sym 25893 $abc$6176$CPU.shifter[17]_new_inv_
.sym 25894 $abc$6176$new_n1459_
.sym 25895 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 25896 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][26]_new_inv_
.sym 25899 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 25900 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][22]_new_inv_
.sym 25901 $abc$6176$new_n941_
.sym 25902 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][28]_new_inv_
.sym 25904 $abc$6176$new_n1164_
.sym 25905 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 25906 $abc$6176$new_n1165_
.sym 25908 $abc$6176$new_n1372_
.sym 25909 $abc$6176$new_n1410_
.sym 25910 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3702[1]_new_
.sym 25912 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 25913 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 25914 $abc$6176$new_n941_
.sym 25915 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][28]_new_inv_
.sym 25918 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][22]_new_inv_
.sym 25919 $abc$6176$new_n1164_
.sym 25920 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 25921 $abc$6176$new_n1165_
.sym 25924 $abc$6176$new_n1372_
.sym 25925 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 25926 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3702[1]_new_
.sym 25927 $abc$6176$CPU.shifter[17]_new_inv_
.sym 25930 $abc$6176$new_n984_
.sym 25931 $abc$6176$new_n985_
.sym 25933 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 25936 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 25937 $abc$6176$new_n1457_
.sym 25938 $abc$6176$new_n1459_
.sym 25943 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 25944 $abc$6176$new_n1410_
.sym 25945 $abc$6176$new_n1412_
.sym 25948 CPU.aluIn1[8]
.sym 25950 CPU.aluIn1[23]
.sym 25951 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 25954 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][24]_new_inv_
.sym 25955 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 25956 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][26]_new_inv_
.sym 25957 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 25961 CPU.aluIn1[31]
.sym 25962 CPU.aluIn1[30]
.sym 25963 CPU.aluIn1[29]
.sym 25964 CPU.aluIn1[28]
.sym 25965 CPU.aluIn1[27]
.sym 25966 CPU.aluIn1[26]
.sym 25967 CPU.aluIn1[25]
.sym 25968 CPU.aluIn1[24]
.sym 25970 CPU.state[2]
.sym 25973 CPU.aluMinus[18]
.sym 25974 CPU.rs2[17]
.sym 25975 $abc$6176$CPU.shifter[4]_new_inv_
.sym 25976 CPU.rs2[20]
.sym 25977 $abc$6176$CPU.shifter[6]_new_inv_
.sym 25979 $abc$6176$new_n1690_
.sym 25980 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[24]
.sym 25981 CPU.PCplus4[15]
.sym 25982 isIO
.sym 25983 CPU.state[1]
.sym 25984 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[0]_new_
.sym 25985 CPU.writeBackData[16]
.sym 25987 CPU.writeBackData[17]
.sym 25988 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][28]_new_inv_
.sym 25989 $abc$6176$new_n1301_
.sym 25990 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[19]
.sym 25991 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 25992 CPU.Bimm[4]
.sym 25994 $abc$6176$new_n1372_
.sym 25995 $abc$6176$auto$rtlil.cc:1835:ReduceAnd$406
.sym 25996 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 26003 CPU.Jimm[16]
.sym 26006 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 26007 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 26008 $abc$6176$new_n1448_
.sym 26009 $abc$6176$new_n1020_
.sym 26012 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[23]
.sym 26014 CPU.Jimm[12]
.sym 26015 CPU.PCplus4[22]
.sym 26017 CPU.PCplus4[31]
.sym 26018 CPU.aluIn1[23]
.sym 26019 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][19]_new_inv_
.sym 26021 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 26022 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 26023 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 26025 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 26026 CPU.Iimm[2]
.sym 26027 CPU.PCplus4[16]
.sym 26028 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 26029 $abc$6176$new_n941_
.sym 26030 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 26031 $abc$6176$new_n1012_
.sym 26032 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][20]_new_inv_
.sym 26033 CPU.Bimm[12]
.sym 26035 CPU.Bimm[12]
.sym 26037 CPU.PCplus4[31]
.sym 26038 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 26041 $abc$6176$new_n1020_
.sym 26042 $abc$6176$new_n1012_
.sym 26043 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 26047 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 26048 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][19]_new_inv_
.sym 26049 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 26050 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 26053 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 26055 CPU.Iimm[2]
.sym 26056 CPU.PCplus4[22]
.sym 26059 $abc$6176$new_n1448_
.sym 26060 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 26061 CPU.aluIn1[23]
.sym 26062 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[23]
.sym 26065 CPU.Jimm[16]
.sym 26066 CPU.PCplus4[16]
.sym 26067 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 26072 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 26074 CPU.Jimm[12]
.sym 26077 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 26078 $abc$6176$new_n941_
.sym 26079 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][20]_new_inv_
.sym 26080 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 26084 CPU.aluIn1[23]
.sym 26085 CPU.aluIn1[22]
.sym 26086 CPU.aluIn1[21]
.sym 26087 CPU.aluIn1[20]
.sym 26088 CPU.aluIn1[19]
.sym 26089 CPU.aluIn1[18]
.sym 26090 CPU.aluIn1[17]
.sym 26091 CPU.aluIn1[16]
.sym 26096 $abc$6176$new_n1282_
.sym 26097 CPU.aluIn1[25]
.sym 26098 $abc$6176$new_n1375_
.sym 26099 CPU.writeBackData[29]
.sym 26100 CPU.Jimm[16]
.sym 26101 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 26102 CPU.Jimm[12]
.sym 26103 CPU.PCplus4[22]
.sym 26104 LEDS[2]$SB_IO_OUT
.sym 26105 CPU.writeBackData[24]
.sym 26106 $abc$6176$new_n1701_
.sym 26107 CPU.aluIn1[29]
.sym 26108 $PACKER_VCC_NET
.sym 26109 CPU.writeBackData[26]
.sym 26110 CPU.writeBackData[28]
.sym 26111 CPU.aluIn1[18]
.sym 26112 CPU.Jimm[13]
.sym 26113 CPU.aluIn1[17]
.sym 26114 CPU.aluIn1[26]
.sym 26116 $abc$6176$auto$wreduce.cc:455:run$332[1]_new_inv_
.sym 26117 CPU.writeBackData[19]
.sym 26119 $abc$6176$techmap$techmap582\CPU.RegisterBank.0.0.1.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$581_Y
.sym 26125 CPU.PCplus4[30]
.sym 26126 CPU.aluIn1[30]
.sym 26127 CPU.Jimm[12]
.sym 26128 CPU.aluIn1[28]
.sym 26129 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 26130 CPU.Jimm[13]
.sym 26131 $abc$6176$new_n1469_
.sym 26132 CPU.Bimm[10]
.sym 26133 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][24]_new_inv_
.sym 26135 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[28]
.sym 26139 CPU.loadstore_addr[1]
.sym 26140 $abc$6176$new_n1504_
.sym 26141 $abc$6176$new_n941_
.sym 26143 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 26145 $abc$6176$new_n1471_
.sym 26146 CPU.aluIn1[18]
.sym 26147 CPU.aluIn1[1]
.sym 26149 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 26151 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 26152 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 26153 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[18]
.sym 26154 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 26155 $abc$6176$new_n1506_
.sym 26156 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 26158 CPU.Jimm[12]
.sym 26159 CPU.Jimm[13]
.sym 26161 CPU.loadstore_addr[1]
.sym 26164 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 26165 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 26166 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][24]_new_inv_
.sym 26167 $abc$6176$new_n941_
.sym 26170 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 26172 CPU.PCplus4[30]
.sym 26173 CPU.Bimm[10]
.sym 26176 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[18]
.sym 26177 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 26178 CPU.aluIn1[18]
.sym 26179 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 26182 $abc$6176$new_n1504_
.sym 26183 $abc$6176$new_n1506_
.sym 26185 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 26189 $abc$6176$new_n1469_
.sym 26190 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 26191 $abc$6176$new_n1471_
.sym 26194 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 26195 CPU.aluIn1[30]
.sym 26196 CPU.aluIn1[1]
.sym 26200 CPU.aluIn1[28]
.sym 26201 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 26202 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[28]
.sym 26203 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 26216 $abc$6176$new_n1347_
.sym 26219 CPU.Jimm[14]
.sym 26221 CPU.writeBackData[21]
.sym 26222 CPU.aluIn1[20]
.sym 26223 CPU.Jimm[12]
.sym 26224 CPU.aluIn1[16]
.sym 26225 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 26226 CPU.writeBackData[23]
.sym 26227 CPU.loadstore_addr[1]
.sym 26228 CPU.PC[2]
.sym 26229 $PACKER_VCC_NET
.sym 26235 LEDS[1]$SB_IO_OUT
.sym 26237 LEDS[0]$SB_IO_OUT
.sym 26239 CPU.writeBackData[21]
.sym 26240 $abc$6176$CPU.shifter_in[30]_new_inv_
.sym 26249 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 26252 CPU.aluIn1[19]
.sym 26255 $abc$6176$new_n1401_
.sym 26259 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 26260 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[19]
.sym 26261 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 26274 CPU.aluIn1[26]
.sym 26277 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[26]
.sym 26287 CPU.aluIn1[26]
.sym 26288 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 26289 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 26290 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[26]
.sym 26317 CPU.aluIn1[19]
.sym 26318 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[19]
.sym 26319 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 26320 $abc$6176$new_n1401_
.sym 26344 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 26347 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 26348 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[17]
.sym 26349 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 26351 $abc$6176$new_n1401_
.sym 26352 $abc$6176$new_n942_
.sym 26353 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 26363 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[26]
.sym 26463 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 26466 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 26469 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[14]_new_
.sym 26498 LEDS[2]$SB_IO_OUT
.sym 26513 LEDS[2]$SB_IO_OUT
.sym 26527 isIO
.sym 26549 isIO
.sym 26577 mem_wdata[5]
.sym 26808 mem_wdata[3]
.sym 26826 mem_addr[10]
.sym 26923 mem_wdata[2]
.sym 26925 mem_wdata[7]
.sym 26928 mem_wdata[4]
.sym 26932 mem_wdata[5]
.sym 26934 mem_addr[3]
.sym 27027 mem_addr[5]
.sym 27044 mem_addr[4]
.sym 27045 mem_addr[5]
.sym 27048 mem_addr[6]
.sym 27050 mem_addr[7]
.sym 27053 mem_addr[10]
.sym 27054 mem_wdata[6]
.sym 27059 $abc$6176$auto$rtlil.cc:1906:Mux$420
.sym 27061 $PACKER_VCC_NET
.sym 27062 mem_addr[2]
.sym 27063 mem_wdata[7]
.sym 27065 mem_addr[8]
.sym 27066 mem_wdata[4]
.sym 27068 mem_addr[9]
.sym 27070 mem_wdata[5]
.sym 27072 mem_addr[3]
.sym 27089 mem_addr[2]
.sym 27090 mem_addr[3]
.sym 27092 mem_addr[4]
.sym 27093 mem_addr[5]
.sym 27094 mem_addr[6]
.sym 27095 mem_addr[7]
.sym 27096 mem_addr[8]
.sym 27097 mem_addr[9]
.sym 27098 mem_addr[10]
.sym 27100 clk
.sym 27101 $abc$6176$auto$rtlil.cc:1906:Mux$420
.sym 27102 $PACKER_VCC_NET
.sym 27103 mem_wdata[5]
.sym 27105 mem_wdata[6]
.sym 27107 mem_wdata[7]
.sym 27109 mem_wdata[4]
.sym 27116 mem_addr[7]
.sym 27127 $PACKER_VCC_NET
.sym 27131 $PACKER_VCC_NET
.sym 27134 mem_addr[9]
.sym 27136 mem_addr[3]
.sym 27137 mem_addr[3]
.sym 27138 mem_addr[9]
.sym 27143 mem_addr[3]
.sym 27146 mem_addr[6]
.sym 27148 mem_addr[4]
.sym 27149 mem_addr[9]
.sym 27152 mem_wdata[2]
.sym 27155 mem_addr[8]
.sym 27156 $PACKER_VCC_NET
.sym 27159 mem_wdata[3]
.sym 27161 mem_wdata[1]
.sym 27162 mem_addr[2]
.sym 27165 mem_addr[5]
.sym 27168 mem_wdata[0]
.sym 27169 mem_addr[10]
.sym 27170 $abc$6176$auto$rtlil.cc:1906:Mux$429
.sym 27172 mem_addr[7]
.sym 27191 mem_addr[2]
.sym 27192 mem_addr[3]
.sym 27194 mem_addr[4]
.sym 27195 mem_addr[5]
.sym 27196 mem_addr[6]
.sym 27197 mem_addr[7]
.sym 27198 mem_addr[8]
.sym 27199 mem_addr[9]
.sym 27200 mem_addr[10]
.sym 27202 clk
.sym 27203 $abc$6176$auto$rtlil.cc:1906:Mux$429
.sym 27204 mem_wdata[0]
.sym 27206 mem_wdata[1]
.sym 27208 mem_wdata[2]
.sym 27210 mem_wdata[3]
.sym 27212 $PACKER_VCC_NET
.sym 27215 CPU.rs2[26]
.sym 27220 mem_addr[6]
.sym 27230 mem_addr[10]
.sym 27233 mem_addr[3]
.sym 27235 mem_addr[10]
.sym 27246 mem_addr[8]
.sym 27249 mem_addr[5]
.sym 27252 mem_addr[10]
.sym 27256 $abc$6176$auto$rtlil.cc:1906:Mux$446
.sym 27258 mem_addr[3]
.sym 27262 mem_addr[4]
.sym 27263 mem_addr[7]
.sym 27264 mem_addr[6]
.sym 27265 $PACKER_VCC_NET
.sym 27267 mem_wdata[7]
.sym 27270 mem_wdata[4]
.sym 27272 mem_wdata[5]
.sym 27273 mem_addr[2]
.sym 27274 mem_wdata[6]
.sym 27276 mem_addr[9]
.sym 27293 mem_addr[2]
.sym 27294 mem_addr[3]
.sym 27296 mem_addr[4]
.sym 27297 mem_addr[5]
.sym 27298 mem_addr[6]
.sym 27299 mem_addr[7]
.sym 27300 mem_addr[8]
.sym 27301 mem_addr[9]
.sym 27302 mem_addr[10]
.sym 27304 clk
.sym 27305 $abc$6176$auto$rtlil.cc:1906:Mux$446
.sym 27306 $PACKER_VCC_NET
.sym 27307 mem_wdata[5]
.sym 27309 mem_wdata[6]
.sym 27311 mem_wdata[7]
.sym 27313 mem_wdata[4]
.sym 27324 $abc$6176$auto$rtlil.cc:1906:Mux$446
.sym 27330 mem_addr[8]
.sym 27331 mem_wdata[5]
.sym 27333 mem_wdata[7]
.sym 27336 mem_wdata[4]
.sym 27337 mem_wdata[2]
.sym 27340 mem_wdata[5]
.sym 27342 mem_wdata[2]
.sym 27349 mem_wdata[0]
.sym 27351 $PACKER_VCC_NET
.sym 27352 mem_addr[2]
.sym 27354 mem_addr[4]
.sym 27358 $abc$6176$auto$rtlil.cc:1906:Mux$455
.sym 27360 mem_addr[7]
.sym 27362 mem_wdata[2]
.sym 27363 mem_addr[3]
.sym 27365 mem_wdata[1]
.sym 27367 mem_wdata[3]
.sym 27373 mem_addr[10]
.sym 27374 mem_addr[5]
.sym 27375 mem_addr[8]
.sym 27377 mem_addr[6]
.sym 27378 mem_addr[9]
.sym 27395 mem_addr[2]
.sym 27396 mem_addr[3]
.sym 27398 mem_addr[4]
.sym 27399 mem_addr[5]
.sym 27400 mem_addr[6]
.sym 27401 mem_addr[7]
.sym 27402 mem_addr[8]
.sym 27403 mem_addr[9]
.sym 27404 mem_addr[10]
.sym 27406 clk
.sym 27407 $abc$6176$auto$rtlil.cc:1906:Mux$455
.sym 27408 mem_wdata[0]
.sym 27410 mem_wdata[1]
.sym 27412 mem_wdata[2]
.sym 27414 mem_wdata[3]
.sym 27416 $PACKER_VCC_NET
.sym 27423 mem_wdata[0]
.sym 27425 $abc$6176$auto$rtlil.cc:1906:Mux$420
.sym 27435 mem_addr[5]
.sym 27440 mem_addr[5]
.sym 27442 mem_wdata[13]
.sym 27452 mem_addr[4]
.sym 27453 $PACKER_VCC_NET
.sym 27455 mem_addr[5]
.sym 27457 mem_addr[10]
.sym 27460 $abc$6176$auto$rtlil.cc:1906:Mux$433
.sym 27462 mem_wdata[6]
.sym 27463 mem_addr[6]
.sym 27464 mem_addr[7]
.sym 27468 mem_addr[2]
.sym 27469 mem_wdata[5]
.sym 27471 mem_wdata[7]
.sym 27474 mem_wdata[4]
.sym 27476 mem_addr[9]
.sym 27477 mem_addr[8]
.sym 27478 mem_addr[3]
.sym 27497 mem_addr[2]
.sym 27498 mem_addr[3]
.sym 27500 mem_addr[4]
.sym 27501 mem_addr[5]
.sym 27502 mem_addr[6]
.sym 27503 mem_addr[7]
.sym 27504 mem_addr[8]
.sym 27505 mem_addr[9]
.sym 27506 mem_addr[10]
.sym 27508 clk
.sym 27509 $abc$6176$auto$rtlil.cc:1906:Mux$433
.sym 27510 $PACKER_VCC_NET
.sym 27511 mem_wdata[5]
.sym 27513 mem_wdata[6]
.sym 27515 mem_wdata[7]
.sym 27517 mem_wdata[4]
.sym 27521 CPU.aluIn1[18]
.sym 27526 $abc$6176$auto$rtlil.cc:1906:Mux$433
.sym 27532 mem_addr[7]
.sym 27535 $PACKER_VCC_NET
.sym 27536 mem_addr[3]
.sym 27538 mem_addr[9]
.sym 27539 $PACKER_VCC_NET
.sym 27540 mem_wdata[15]
.sym 27542 mem_addr[9]
.sym 27544 mem_addr[3]
.sym 27551 mem_addr[3]
.sym 27553 $abc$6176$auto$rtlil.cc:1906:Mux$442
.sym 27554 mem_addr[6]
.sym 27557 mem_addr[9]
.sym 27558 mem_addr[4]
.sym 27563 mem_addr[8]
.sym 27564 $PACKER_VCC_NET
.sym 27566 mem_wdata[2]
.sym 27567 mem_wdata[3]
.sym 27569 mem_addr[7]
.sym 27570 mem_addr[2]
.sym 27573 mem_wdata[1]
.sym 27577 mem_addr[10]
.sym 27578 mem_addr[5]
.sym 27580 mem_wdata[0]
.sym 27584 CPU.writeBackData[3]
.sym 27599 mem_addr[2]
.sym 27600 mem_addr[3]
.sym 27602 mem_addr[4]
.sym 27603 mem_addr[5]
.sym 27604 mem_addr[6]
.sym 27605 mem_addr[7]
.sym 27606 mem_addr[8]
.sym 27607 mem_addr[9]
.sym 27608 mem_addr[10]
.sym 27610 clk
.sym 27611 $abc$6176$auto$rtlil.cc:1906:Mux$442
.sym 27612 mem_wdata[0]
.sym 27614 mem_wdata[1]
.sym 27616 mem_wdata[2]
.sym 27618 mem_wdata[3]
.sym 27620 $PACKER_VCC_NET
.sym 27623 CPU.writeBackData[12]
.sym 27624 mem_wdata[30]
.sym 27627 $PACKER_VCC_NET
.sym 27630 mem_addr[6]
.sym 27638 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 27640 mem_addr[2]
.sym 27641 mem_addr[3]
.sym 27642 $abc$6176$new_n1093_
.sym 27643 mem_addr[10]
.sym 27646 RAM_rdata[2]
.sym 27647 $techmap592\RAM.MEM.1.2.0.A1DATA_16[14]
.sym 27653 mem_addr[5]
.sym 27660 mem_addr[10]
.sym 27662 mem_wdata[14]
.sym 27667 mem_addr[8]
.sym 27669 mem_wdata[13]
.sym 27671 $abc$6176$auto$rtlil.cc:1906:Mux$446
.sym 27672 mem_addr[4]
.sym 27673 $PACKER_VCC_NET
.sym 27674 mem_addr[2]
.sym 27675 mem_wdata[12]
.sym 27678 mem_wdata[15]
.sym 27680 mem_addr[9]
.sym 27682 mem_addr[3]
.sym 27683 mem_addr[6]
.sym 27684 mem_addr[7]
.sym 27685 CPU.writeBackData[4]
.sym 27686 RAM_rdata[14]
.sym 27701 mem_addr[2]
.sym 27702 mem_addr[3]
.sym 27704 mem_addr[4]
.sym 27705 mem_addr[5]
.sym 27706 mem_addr[6]
.sym 27707 mem_addr[7]
.sym 27708 mem_addr[8]
.sym 27709 mem_addr[9]
.sym 27710 mem_addr[10]
.sym 27712 clk
.sym 27713 $abc$6176$auto$rtlil.cc:1906:Mux$446
.sym 27714 $PACKER_VCC_NET
.sym 27715 mem_wdata[13]
.sym 27717 mem_wdata[14]
.sym 27719 mem_wdata[15]
.sym 27721 mem_wdata[12]
.sym 27724 mem_wdata[14]
.sym 27725 mem_wdata[14]
.sym 27726 CPU.aluIn1[15]
.sym 27730 RAM_rdata[4]
.sym 27735 mem_addr[8]
.sym 27736 CPU.writeBackData[3]
.sym 27739 mem_wdata[4]
.sym 27740 mem_wdata[7]
.sym 27741 mem_wdata[10]
.sym 27742 $techmap592\RAM.MEM.1.2.0.A1DATA_16[12]
.sym 27743 mem_wdata[5]
.sym 27744 mem_wdata[11]
.sym 27745 mem_wdata[2]
.sym 27746 mem_wdata[4]
.sym 27748 CPU.writeBackData[4]
.sym 27750 mem_wdata[10]
.sym 27755 mem_wdata[9]
.sym 27756 mem_addr[4]
.sym 27757 mem_addr[7]
.sym 27759 mem_wdata[11]
.sym 27766 $abc$6176$auto$rtlil.cc:1906:Mux$494
.sym 27768 $PACKER_VCC_NET
.sym 27771 mem_addr[3]
.sym 27773 mem_wdata[10]
.sym 27774 mem_addr[6]
.sym 27775 mem_wdata[8]
.sym 27776 mem_addr[8]
.sym 27778 mem_addr[2]
.sym 27780 mem_addr[5]
.sym 27781 mem_addr[10]
.sym 27782 mem_addr[9]
.sym 27787 $abc$6176$new_n775_
.sym 27788 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4518
.sym 27790 $abc$6176$new_n1188_
.sym 27792 CPU.state[0]
.sym 27793 $abc$6176$new_n1040_
.sym 27803 mem_addr[2]
.sym 27804 mem_addr[3]
.sym 27806 mem_addr[4]
.sym 27807 mem_addr[5]
.sym 27808 mem_addr[6]
.sym 27809 mem_addr[7]
.sym 27810 mem_addr[8]
.sym 27811 mem_addr[9]
.sym 27812 mem_addr[10]
.sym 27814 clk
.sym 27815 $abc$6176$auto$rtlil.cc:1906:Mux$494
.sym 27816 mem_wdata[8]
.sym 27818 mem_wdata[9]
.sym 27820 mem_wdata[10]
.sym 27822 mem_wdata[11]
.sym 27824 $PACKER_VCC_NET
.sym 27827 CPU.rs2[28]
.sym 27828 mem_wdata[5]
.sym 27830 $abc$6176$auto$rtlil.cc:1906:Mux$420
.sym 27841 mem_wdata[22]
.sym 27842 mem_wdata[13]
.sym 27843 mem_addr[5]
.sym 27844 CPU.state[0]
.sym 27846 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 27847 $techmap606\RAM.MEM.1.1.0.A1DATA_16[12]
.sym 27849 mem_wdata[11]
.sym 27852 mem_addr[5]
.sym 27857 mem_wdata[13]
.sym 27862 mem_addr[4]
.sym 27868 mem_addr[5]
.sym 27870 $PACKER_VCC_NET
.sym 27871 mem_addr[6]
.sym 27872 mem_addr[7]
.sym 27873 mem_addr[3]
.sym 27874 mem_addr[8]
.sym 27875 $abc$6176$auto$rtlil.cc:1906:Mux$420
.sym 27876 mem_addr[2]
.sym 27877 mem_wdata[15]
.sym 27879 mem_wdata[12]
.sym 27884 mem_addr[9]
.sym 27886 mem_wdata[14]
.sym 27887 mem_addr[10]
.sym 27891 mem_wdata[11]
.sym 27892 CPU.writeBackData[1]
.sym 27893 RAM_rdata[10]
.sym 27894 CPU.aluIn2[15]
.sym 27895 mem_wdata[12]
.sym 27896 $abc$6176$new_n672_
.sym 27905 mem_addr[2]
.sym 27906 mem_addr[3]
.sym 27908 mem_addr[4]
.sym 27909 mem_addr[5]
.sym 27910 mem_addr[6]
.sym 27911 mem_addr[7]
.sym 27912 mem_addr[8]
.sym 27913 mem_addr[9]
.sym 27914 mem_addr[10]
.sym 27916 clk
.sym 27917 $abc$6176$auto$rtlil.cc:1906:Mux$420
.sym 27918 $PACKER_VCC_NET
.sym 27919 mem_wdata[13]
.sym 27921 mem_wdata[14]
.sym 27923 mem_wdata[15]
.sym 27925 mem_wdata[12]
.sym 27928 CPU.aluIn1[6]
.sym 27929 CPU.aluIn1[6]
.sym 27930 CPU.aluIn1[13]
.sym 27933 CPU.aluIn1[15]
.sym 27934 CPU.loadstore_addr[1]
.sym 27935 CPU.Bimm[5]
.sym 27939 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 27940 mem_addr[7]
.sym 27943 mem_wdata[15]
.sym 27944 mem_addr[3]
.sym 27947 $PACKER_VCC_NET
.sym 27949 $techmap606\RAM.MEM.1.1.0.A1DATA_16[4]
.sym 27950 mem_addr[9]
.sym 27951 mem_addr[6]
.sym 27952 $PACKER_VCC_NET
.sym 27954 CPU.state[1]
.sym 27959 mem_addr[3]
.sym 27961 $abc$6176$auto$rtlil.cc:1906:Mux$468
.sym 27963 $PACKER_VCC_NET
.sym 27965 mem_addr[9]
.sym 27969 mem_addr[6]
.sym 27970 mem_wdata[10]
.sym 27971 mem_addr[8]
.sym 27973 mem_addr[4]
.sym 27975 mem_addr[7]
.sym 27977 mem_wdata[11]
.sym 27979 mem_wdata[8]
.sym 27981 mem_wdata[9]
.sym 27985 mem_addr[10]
.sym 27989 mem_addr[2]
.sym 27990 mem_addr[5]
.sym 27991 mem_wdata[13]
.sym 27992 mem_wdata[29]
.sym 27993 mem_wdata[28]
.sym 27994 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1521_Y[5]_new_
.sym 27995 CPU.aluIn2[5]
.sym 27996 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 27997 mem_wdata[15]
.sym 27998 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[23]
.sym 28007 mem_addr[2]
.sym 28008 mem_addr[3]
.sym 28010 mem_addr[4]
.sym 28011 mem_addr[5]
.sym 28012 mem_addr[6]
.sym 28013 mem_addr[7]
.sym 28014 mem_addr[8]
.sym 28015 mem_addr[9]
.sym 28016 mem_addr[10]
.sym 28018 clk
.sym 28019 $abc$6176$auto$rtlil.cc:1906:Mux$468
.sym 28020 mem_wdata[8]
.sym 28022 mem_wdata[9]
.sym 28024 mem_wdata[10]
.sym 28026 mem_wdata[11]
.sym 28028 $PACKER_VCC_NET
.sym 28029 mem_wdata[3]
.sym 28031 CPU.aluIn1[12]
.sym 28032 mem_wdata[3]
.sym 28033 $abc$6176$auto$rtlil.cc:1906:Mux$520
.sym 28034 $abc$6176$auto$rtlil.cc:1906:Mux$420
.sym 28035 mem_addr[6]
.sym 28036 CPU.loadstore_addr[1]
.sym 28037 RAM_rdata[13]
.sym 28038 $abc$6176$new_n672_
.sym 28039 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4556[1]_new_inv_
.sym 28041 UART.cnt[11]
.sym 28042 CPU.rs2[12]
.sym 28044 mem_wdata[11]
.sym 28045 CPU.rs2[13]
.sym 28046 CPU.aluIn2[0]
.sym 28047 CPU.writeBackData[1]
.sym 28048 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 28049 mem_addr[3]
.sym 28050 CPU.loadstore_addr[9]
.sym 28051 mem_addr[10]
.sym 28052 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 28053 CPU.rs2[11]
.sym 28054 RAM_rdata[2]
.sym 28055 mem_addr[2]
.sym 28063 mem_addr[7]
.sym 28067 mem_wdata[12]
.sym 28068 mem_addr[10]
.sym 28069 mem_addr[8]
.sym 28072 $abc$6176$auto$rtlil.cc:1906:Mux$433
.sym 28074 mem_addr[3]
.sym 28077 mem_wdata[13]
.sym 28078 mem_addr[4]
.sym 28080 mem_addr[2]
.sym 28081 mem_addr[5]
.sym 28083 mem_wdata[15]
.sym 28086 mem_wdata[14]
.sym 28088 mem_addr[9]
.sym 28089 mem_addr[6]
.sym 28090 $PACKER_VCC_NET
.sym 28093 mem_addr[3]
.sym 28094 CPU.writeBackData[5]
.sym 28095 $abc$6176$new_n1730_
.sym 28096 mem_addr[9]
.sym 28098 $abc$6176$RAM.mem_rdata[9]_new_inv_
.sym 28099 CPU.aluIn2[1]
.sym 28100 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[11]
.sym 28109 mem_addr[2]
.sym 28110 mem_addr[3]
.sym 28112 mem_addr[4]
.sym 28113 mem_addr[5]
.sym 28114 mem_addr[6]
.sym 28115 mem_addr[7]
.sym 28116 mem_addr[8]
.sym 28117 mem_addr[9]
.sym 28118 mem_addr[10]
.sym 28120 clk
.sym 28121 $abc$6176$auto$rtlil.cc:1906:Mux$433
.sym 28122 $PACKER_VCC_NET
.sym 28123 mem_wdata[13]
.sym 28125 mem_wdata[14]
.sym 28127 mem_wdata[15]
.sym 28129 mem_wdata[12]
.sym 28131 CPU.rs2[29]
.sym 28132 CPU.aluIn1[4]
.sym 28133 CPU.aluIn1[4]
.sym 28134 CPU.rs2[29]
.sym 28135 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 28136 UART.cnt[11]
.sym 28137 mem_addr[7]
.sym 28138 uart_ready
.sym 28139 CPU.aluIn1[5]
.sym 28140 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[23]
.sym 28141 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4362
.sym 28142 CPU.rs2[28]
.sym 28143 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][21]_new_inv_
.sym 28144 mem_wdata[29]
.sym 28145 mem_addr[8]
.sym 28146 CPU.aluIn1[5]
.sym 28147 mem_addr[7]
.sym 28148 CPU.rs2[23]
.sym 28149 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1521_Y[5]_new_
.sym 28150 $techmap588\RAM.MEM.3.0.0.A1DATA_16[8]
.sym 28151 mem_wdata[5]
.sym 28152 mem_wdata[7]
.sym 28153 mem_wdata[2]
.sym 28154 CPU.Iimm[2]
.sym 28155 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 28156 CPU.writeBackData[4]
.sym 28157 CPU.loadstore_addr[0]
.sym 28158 mem_wdata[4]
.sym 28167 mem_addr[7]
.sym 28173 mem_addr[6]
.sym 28174 $abc$6176$auto$rtlil.cc:1906:Mux$481
.sym 28175 mem_addr[4]
.sym 28176 $PACKER_VCC_NET
.sym 28178 mem_wdata[10]
.sym 28179 mem_addr[3]
.sym 28181 mem_wdata[11]
.sym 28183 mem_wdata[8]
.sym 28184 mem_addr[8]
.sym 28185 mem_wdata[9]
.sym 28188 mem_addr[5]
.sym 28189 mem_addr[10]
.sym 28190 mem_addr[9]
.sym 28193 mem_addr[2]
.sym 28195 CPU.aluIn2[0]
.sym 28196 $abc$6176$new_n1656_
.sym 28197 CPU.aluIn2[4]
.sym 28198 CPU.aluIn2[2]
.sym 28199 $abc$6176$new_n1051_
.sym 28200 $abc$6176$new_n1143_
.sym 28201 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[5]_new_inv_
.sym 28202 CPU.aluIn2[9]
.sym 28211 mem_addr[2]
.sym 28212 mem_addr[3]
.sym 28214 mem_addr[4]
.sym 28215 mem_addr[5]
.sym 28216 mem_addr[6]
.sym 28217 mem_addr[7]
.sym 28218 mem_addr[8]
.sym 28219 mem_addr[9]
.sym 28220 mem_addr[10]
.sym 28222 clk
.sym 28223 $abc$6176$auto$rtlil.cc:1906:Mux$481
.sym 28224 mem_wdata[8]
.sym 28226 mem_wdata[9]
.sym 28228 mem_wdata[10]
.sym 28230 mem_wdata[11]
.sym 28232 $PACKER_VCC_NET
.sym 28233 CPU.aluIn1[3]
.sym 28235 CPU.writeBackData[30]
.sym 28236 CPU.aluIn1[3]
.sym 28237 CPU.Bimm[11]
.sym 28238 CPU.aluIn1[7]
.sym 28239 CPU.aluIn1[5]
.sym 28240 mem_addr[9]
.sym 28241 mem_wdata[0]
.sym 28242 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[11]
.sym 28243 CPU.aluPlus[6]
.sym 28244 CPU.aluIn1[6]
.sym 28245 CPU.aluPlus[7]
.sym 28246 CPU.writeBackData[5]
.sym 28248 $techmap600\RAM.MEM.2.0.0.A1DATA_16[6]
.sym 28249 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 28250 uart_ready
.sym 28251 mem_addr[9]
.sym 28252 CPU.PC[9]
.sym 28253 mem_wdata[8]
.sym 28254 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 28255 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3810[1]_new_
.sym 28256 CPU.rs2[10]
.sym 28257 mem_wdata[11]
.sym 28258 $abc$6176$CPU.LOAD_data[1]_new_inv_
.sym 28259 $techmap588\RAM.MEM.3.0.0.A1DATA_16[14]
.sym 28260 mem_wdata[28]
.sym 28265 mem_addr[3]
.sym 28267 $abc$6176$auto$rtlil.cc:1906:Mux$420
.sym 28269 mem_addr[5]
.sym 28271 mem_addr[7]
.sym 28272 mem_addr[6]
.sym 28275 mem_addr[10]
.sym 28276 mem_addr[9]
.sym 28278 mem_wdata[31]
.sym 28283 mem_wdata[28]
.sym 28285 $PACKER_VCC_NET
.sym 28289 mem_addr[8]
.sym 28291 mem_addr[4]
.sym 28292 mem_wdata[30]
.sym 28295 mem_addr[2]
.sym 28296 mem_wdata[29]
.sym 28297 $abc$6176$new_n698_
.sym 28298 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 28299 $abc$6176$new_n1139_
.sym 28300 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 28301 $abc$6176$new_n1050_
.sym 28302 CPU.aluIn2[12]
.sym 28303 $abc$6176$new_n1130_
.sym 28304 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[14]
.sym 28313 mem_addr[2]
.sym 28314 mem_addr[3]
.sym 28316 mem_addr[4]
.sym 28317 mem_addr[5]
.sym 28318 mem_addr[6]
.sym 28319 mem_addr[7]
.sym 28320 mem_addr[8]
.sym 28321 mem_addr[9]
.sym 28322 mem_addr[10]
.sym 28324 clk
.sym 28325 $abc$6176$auto$rtlil.cc:1906:Mux$420
.sym 28326 $PACKER_VCC_NET
.sym 28327 mem_wdata[29]
.sym 28329 mem_wdata[30]
.sym 28331 mem_wdata[31]
.sym 28333 mem_wdata[28]
.sym 28337 CPU.aluIn1[22]
.sym 28338 CPU.rs2[27]
.sym 28339 CPU.Bimm[2]
.sym 28340 CPU.aluIn2[14]
.sym 28341 CPU.aluPlus[9]
.sym 28342 CPU.aluIn1[12]
.sym 28343 CPU.aluIn1[13]
.sym 28344 CPU.aluMinus[11]
.sym 28345 CPU.aluIn1[15]
.sym 28346 CPU.aluIn1[11]
.sym 28347 mem_addr[7]
.sym 28348 mem_addr[6]
.sym 28349 CPU.Iimm[3]
.sym 28350 CPU.PC[11]
.sym 28351 $PACKER_VCC_NET
.sym 28352 CPU.aluIn2[3]
.sym 28353 $techmap588\RAM.MEM.3.0.0.A1DATA_16[2]
.sym 28354 mem_addr[6]
.sym 28355 $abc$6176$CPU.shifter[29]_new_inv_
.sym 28356 CPU.Bimm[12]
.sym 28357 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$2574[0]_new_inv_
.sym 28358 CPU.rs2[24]
.sym 28359 CPU.writeBackData[2]
.sym 28360 CPU.aluMinus[5]
.sym 28361 CPU.aluIn1[2]
.sym 28362 CPU.loadstore_addr[1]
.sym 28372 mem_addr[8]
.sym 28373 mem_wdata[26]
.sym 28376 mem_addr[7]
.sym 28377 mem_addr[6]
.sym 28378 mem_addr[5]
.sym 28380 $PACKER_VCC_NET
.sym 28383 mem_wdata[27]
.sym 28387 mem_addr[3]
.sym 28389 mem_addr[9]
.sym 28390 mem_addr[4]
.sym 28392 mem_wdata[25]
.sym 28393 mem_addr[10]
.sym 28394 $abc$6176$auto$rtlil.cc:1906:Mux$546
.sym 28397 mem_addr[2]
.sym 28398 mem_wdata[24]
.sym 28399 CPU.instr[6]
.sym 28400 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$2574[0]_new_inv_
.sym 28401 CPU.writeBackData[2]
.sym 28402 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[25]
.sym 28403 CPU.aluIn2[26]
.sym 28404 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 28405 mem_rdata[9]
.sym 28406 mem_wdata[24]
.sym 28415 mem_addr[2]
.sym 28416 mem_addr[3]
.sym 28418 mem_addr[4]
.sym 28419 mem_addr[5]
.sym 28420 mem_addr[6]
.sym 28421 mem_addr[7]
.sym 28422 mem_addr[8]
.sym 28423 mem_addr[9]
.sym 28424 mem_addr[10]
.sym 28426 clk
.sym 28427 $abc$6176$auto$rtlil.cc:1906:Mux$546
.sym 28428 mem_wdata[24]
.sym 28430 mem_wdata[25]
.sym 28432 mem_wdata[26]
.sym 28434 mem_wdata[27]
.sym 28436 $PACKER_VCC_NET
.sym 28437 CPU.aluIn1[21]
.sym 28439 CPU.rs2[26]
.sym 28440 CPU.aluIn1[21]
.sym 28441 CPU.aluPlus[20]
.sym 28442 CPU.instr[4]
.sym 28443 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[12]
.sym 28444 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 28445 CPU.aluIn1[17]
.sym 28446 CPU.aluIn1[18]
.sym 28447 CPU.PCplusImm[24]
.sym 28448 $PACKER_VCC_NET
.sym 28449 $techmap588\RAM.MEM.3.0.0.A1DATA_16[4]
.sym 28450 mem_wdata[6]
.sym 28451 CPU.rs2[8]
.sym 28452 CPU.Jimm[13]
.sym 28453 mem_addr[3]
.sym 28454 CPU.instr[3]
.sym 28455 CPU.rs2[14]
.sym 28456 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 28457 CPU.rs2[13]
.sym 28458 RAM_rdata[2]
.sym 28459 mem_addr[10]
.sym 28460 CPU.writeBackData[1]
.sym 28461 CPU.rs2[11]
.sym 28462 CPU.Iimm[2]
.sym 28463 mem_addr[2]
.sym 28464 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 28469 mem_wdata[31]
.sym 28471 mem_addr[7]
.sym 28475 mem_addr[5]
.sym 28476 mem_addr[10]
.sym 28477 mem_addr[8]
.sym 28478 mem_addr[3]
.sym 28480 $abc$6176$auto$rtlil.cc:1906:Mux$433
.sym 28484 mem_wdata[29]
.sym 28487 mem_wdata[28]
.sym 28488 mem_addr[2]
.sym 28489 $PACKER_VCC_NET
.sym 28492 mem_addr[6]
.sym 28497 mem_addr[4]
.sym 28498 mem_addr[9]
.sym 28500 mem_wdata[30]
.sym 28501 $abc$6176$CPU.mem_rdata[2]_new_
.sym 28502 $abc$6176$techmap\CPU.$ternary$riscv.v:144$73_Y[31]_new_inv_
.sym 28503 $abc$6176$new_n1519_
.sym 28504 $abc$6176$new_n1542_
.sym 28505 CPU.aluIn2[18]
.sym 28506 $abc$6176$new_n1531_
.sym 28507 CPU.instr[5]
.sym 28508 CPU.writeBackData[9]
.sym 28517 mem_addr[2]
.sym 28518 mem_addr[3]
.sym 28520 mem_addr[4]
.sym 28521 mem_addr[5]
.sym 28522 mem_addr[6]
.sym 28523 mem_addr[7]
.sym 28524 mem_addr[8]
.sym 28525 mem_addr[9]
.sym 28526 mem_addr[10]
.sym 28528 clk
.sym 28529 $abc$6176$auto$rtlil.cc:1906:Mux$433
.sym 28530 $PACKER_VCC_NET
.sym 28531 mem_wdata[29]
.sym 28533 mem_wdata[30]
.sym 28535 mem_wdata[31]
.sym 28537 mem_wdata[28]
.sym 28539 CPU.rs2[25]
.sym 28540 CPU.aluIn1[20]
.sym 28541 CPU.aluIn1[20]
.sym 28542 CPU.rs2[25]
.sym 28543 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[24]
.sym 28544 isIO
.sym 28545 CPU.aluIn1[10]
.sym 28546 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[25]
.sym 28547 mem_addr[7]
.sym 28548 CPU.aluIn1[10]
.sym 28549 CPU.PCplusImm[31]
.sym 28550 CPU.instr[6]
.sym 28551 CPU.aluIn1[26]
.sym 28552 $abc$6176$new_n1052_
.sym 28553 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 28554 CPU.aluIn1[28]
.sym 28555 mem_wdata[7]
.sym 28556 $abc$6176$new_n1543_
.sym 28557 CPU.writeBackData[0]
.sym 28558 $abc$6176$CPU.mem_rdata[18]_new_
.sym 28559 mem_wdata[5]
.sym 28560 CPU.PCplus4[9]
.sym 28561 mem_wdata[4]
.sym 28562 $abc$6176$auto$wreduce.cc:455:run$334[1]_new_
.sym 28563 CPU.rs2[23]
.sym 28564 CPU.writeBackData[4]
.sym 28565 mem_wdata[2]
.sym 28566 $techmap588\RAM.MEM.3.0.0.A1DATA_16[8]
.sym 28573 mem_wdata[26]
.sym 28575 $PACKER_VCC_NET
.sym 28576 mem_addr[2]
.sym 28577 mem_addr[7]
.sym 28578 mem_addr[4]
.sym 28580 mem_wdata[25]
.sym 28581 mem_addr[6]
.sym 28582 $abc$6176$auto$rtlil.cc:1906:Mux$559
.sym 28584 mem_addr[9]
.sym 28586 mem_wdata[24]
.sym 28587 mem_wdata[27]
.sym 28588 mem_addr[8]
.sym 28591 mem_addr[3]
.sym 28597 mem_addr[10]
.sym 28598 mem_addr[5]
.sym 28603 CPU.instr[0]
.sym 28604 $abc$6176$new_n1268_
.sym 28605 $abc$6176$new_n1518_
.sym 28606 $abc$6176$new_n1308_
.sym 28607 $abc$6176$new_n1530_
.sym 28608 CPU.aluIn2[19]
.sym 28609 $abc$6176$CPU.LOAD_halfword[2]_new_inv_
.sym 28610 CPU.Iimm[4]
.sym 28619 mem_addr[2]
.sym 28620 mem_addr[3]
.sym 28622 mem_addr[4]
.sym 28623 mem_addr[5]
.sym 28624 mem_addr[6]
.sym 28625 mem_addr[7]
.sym 28626 mem_addr[8]
.sym 28627 mem_addr[9]
.sym 28628 mem_addr[10]
.sym 28630 clk
.sym 28631 $abc$6176$auto$rtlil.cc:1906:Mux$559
.sym 28632 mem_wdata[24]
.sym 28634 mem_wdata[25]
.sym 28636 mem_wdata[26]
.sym 28638 mem_wdata[27]
.sym 28640 $PACKER_VCC_NET
.sym 28643 CPU.writeBackData[27]
.sym 28644 CPU.aluIn1[19]
.sym 28645 CPU.aluMinus[10]
.sym 28646 CPU.instr[5]
.sym 28647 $techmap586\RAM.MEM.3.1.0.A1DATA_16[2]
.sym 28648 mem_wdata[0]
.sym 28649 CPU.aluMinus[31]
.sym 28650 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 28651 CPU.PCplus4[23]
.sym 28652 CPU.Bimm[10]
.sym 28653 $techmap588\RAM.MEM.3.0.0.A1DATA_16[0]
.sym 28654 $abc$6176$new_n1652_
.sym 28655 $abc$6176$new_n1698_
.sym 28656 mem_wdata[1]
.sym 28657 CPU.aluIn1[31]
.sym 28658 CPU.aluIn1[27]
.sym 28659 CPU.rs2[10]
.sym 28660 $techmap586\RAM.MEM.3.1.0.A1DATA_16[4]
.sym 28661 isIO
.sym 28662 CPU.writeBackData[14]
.sym 28663 $techmap588\RAM.MEM.3.0.0.A1DATA_16[14]
.sym 28664 CPU.aluIn1[30]
.sym 28665 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 28666 CPU.aluIn1[29]
.sym 28667 CPU.writeBackData[9]
.sym 28668 $techmap586\RAM.MEM.3.1.0.A1DATA_16[0]
.sym 28675 $abc$6176$auto$rtlil.cc:1835:ReduceAnd$406
.sym 28676 CPU.Iimm[4]
.sym 28677 CPU.writeBackData[14]
.sym 28678 CPU.writeBackData[15]
.sym 28680 CPU.writeBackData[9]
.sym 28681 CPU.writeBackData[11]
.sym 28682 CPU.Iimm[1]
.sym 28686 $PACKER_VCC_NET
.sym 28688 CPU.Iimm[3]
.sym 28691 CPU.writeBackData[12]
.sym 28692 CPU.Iimm[0]
.sym 28695 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28696 CPU.writeBackData[13]
.sym 28700 CPU.writeBackData[8]
.sym 28701 CPU.Iimm[2]
.sym 28702 CPU.writeBackData[10]
.sym 28703 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28705 $abc$6176$new_n1543_
.sym 28706 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[22]
.sym 28707 $abc$6176$new_n1043_
.sym 28708 RAM_rdata[24]
.sym 28709 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[19]
.sym 28710 $abc$6176$new_n1157_
.sym 28711 $abc$6176$new_n1119_
.sym 28712 $abc$6176$new_n1263_
.sym 28713 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28714 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28715 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28716 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28717 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28718 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28719 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28720 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28721 CPU.Iimm[0]
.sym 28722 CPU.Iimm[1]
.sym 28724 CPU.Iimm[2]
.sym 28725 CPU.Iimm[3]
.sym 28726 CPU.Iimm[4]
.sym 28732 clk
.sym 28733 $abc$6176$auto$rtlil.cc:1835:ReduceAnd$406
.sym 28734 $PACKER_VCC_NET
.sym 28735 CPU.writeBackData[10]
.sym 28736 CPU.writeBackData[11]
.sym 28737 CPU.writeBackData[12]
.sym 28738 CPU.writeBackData[13]
.sym 28739 CPU.writeBackData[14]
.sym 28740 CPU.writeBackData[15]
.sym 28741 CPU.writeBackData[8]
.sym 28742 CPU.writeBackData[9]
.sym 28745 CPU.aluIn1[18]
.sym 28747 CPU.Bimm[12]
.sym 28748 $abc$6176$CPU.LOAD_halfword[2]_new_inv_
.sym 28749 $abc$6176$auto$rtlil.cc:1835:ReduceAnd$406
.sym 28750 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[19]
.sym 28751 $abc$6176$CPU.LOAD_halfword[10]_new_inv_
.sym 28752 CPU.Iimm[4]
.sym 28753 $abc$6176$new_n1205_
.sym 28754 CPU.instr[0]
.sym 28755 CPU.PCplusImm[16]
.sym 28756 RAM_rdata[19]
.sym 28757 $abc$6176$CPU.LOAD_halfword[9]_new_inv_
.sym 28758 CPU.Jimm[13]
.sym 28759 CPU.rs2[17]
.sym 28760 CPU.rs2[13]
.sym 28761 mem_wdata[2]
.sym 28762 CPU.rs2[22]
.sym 28763 CPU.writeBackData[2]
.sym 28764 $abc$6176$new_n1244_
.sym 28765 RAM_rdata[31]
.sym 28766 CPU.loadstore_addr[1]
.sym 28767 CPU.Bimm[12]
.sym 28768 CPU.writeBackData[10]
.sym 28769 CPU.aluIn1[2]
.sym 28770 CPU.rs2[24]
.sym 28775 CPU.writeBackData[6]
.sym 28776 CPU.Bimm[2]
.sym 28777 $abc$6176$techmap$techmap582\CPU.RegisterBank.0.0.1.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$581_Y
.sym 28779 $PACKER_VCC_NET
.sym 28780 CPU.writeBackData[7]
.sym 28786 CPU.writeBackData[0]
.sym 28788 CPU.writeBackData[2]
.sym 28789 CPU.writeBackData[3]
.sym 28790 CPU.Bimm[1]
.sym 28791 CPU.writeBackData[4]
.sym 28792 CPU.writeBackData[5]
.sym 28794 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28796 CPU.Bimm[11]
.sym 28798 CPU.writeBackData[1]
.sym 28802 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28803 CPU.Bimm[4]
.sym 28804 CPU.Bimm[3]
.sym 28807 $abc$6176$new_n1234_
.sym 28808 RAM_rdata[31]
.sym 28809 $abc$6176$CPU.mem_rdata[10]_new_
.sym 28810 $abc$6176$CPU.mem_rdata[26]_new_
.sym 28811 $abc$6176$CPU.mem_rdata[28]_new_
.sym 28812 $abc$6176$new_n1711_
.sym 28813 $abc$6176$CPU.shifter_in[31]_new_inv_
.sym 28814 $abc$6176$CPU.LOAD_halfword[4]_new_inv_
.sym 28815 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28816 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28817 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28818 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28819 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28820 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28821 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28822 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28823 CPU.Bimm[11]
.sym 28824 CPU.Bimm[1]
.sym 28826 CPU.Bimm[2]
.sym 28827 CPU.Bimm[3]
.sym 28828 CPU.Bimm[4]
.sym 28834 clk
.sym 28835 $abc$6176$techmap$techmap582\CPU.RegisterBank.0.0.1.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$581_Y
.sym 28836 CPU.writeBackData[0]
.sym 28837 CPU.writeBackData[1]
.sym 28838 CPU.writeBackData[2]
.sym 28839 CPU.writeBackData[3]
.sym 28840 CPU.writeBackData[4]
.sym 28841 CPU.writeBackData[5]
.sym 28842 CPU.writeBackData[6]
.sym 28843 CPU.writeBackData[7]
.sym 28844 $PACKER_VCC_NET
.sym 28845 CPU.PC[8]
.sym 28846 CPU.writeBackData[12]
.sym 28847 CPU.writeBackData[12]
.sym 28849 CPU.instr[2]
.sym 28850 CPU.Bimm[2]
.sym 28851 CPU.PCplusImm[18]
.sym 28852 $abc$6176$new_n1264_
.sym 28853 $abc$6176$techmap$techmap582\CPU.RegisterBank.0.0.1.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$581_Y
.sym 28854 $abc$6176$new_n1266_
.sym 28855 $PACKER_VCC_NET
.sym 28856 CPU.writeBackData[11]
.sym 28857 $abc$6176$CPU.mem_rdata[20]_new_
.sym 28858 CPU.writeBackData[15]
.sym 28859 $PACKER_VCC_NET
.sym 28860 $abc$6176$new_n1043_
.sym 28861 CPU.Jimm[17]
.sym 28862 CPU.instr[3]
.sym 28863 CPU.Jimm[18]
.sym 28864 CPU.writeBackData[1]
.sym 28865 CPU.Iimm[2]
.sym 28866 CPU.writeBackData[13]
.sym 28867 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[27]
.sym 28868 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 28869 CPU.aluIn1[15]
.sym 28870 CPU.Bimm[3]
.sym 28871 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 28872 $abc$6176$new_n1418_
.sym 28878 CPU.Jimm[17]
.sym 28881 CPU.Jimm[16]
.sym 28883 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28885 CPU.Jimm[19]
.sym 28886 CPU.writeBackData[8]
.sym 28887 CPU.writeBackData[15]
.sym 28888 CPU.Jimm[18]
.sym 28889 CPU.writeBackData[13]
.sym 28891 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28892 CPU.writeBackData[14]
.sym 28894 CPU.Jimm[15]
.sym 28896 CPU.writeBackData[9]
.sym 28897 CPU.writeBackData[10]
.sym 28899 CPU.writeBackData[12]
.sym 28904 $abc$6176$auto$rtlil.cc:1835:ReduceAnd$406
.sym 28906 $PACKER_VCC_NET
.sym 28907 CPU.writeBackData[11]
.sym 28909 CPU.Iimm[2]
.sym 28910 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[3]_new_inv_
.sym 28911 $abc$6176$new_n1244_
.sym 28912 $abc$6176$new_n1295_
.sym 28913 CPU.writeBackData[10]
.sym 28914 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 28915 $abc$6176$new_n1495_
.sym 28916 $abc$6176$new_n1145_
.sym 28917 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28918 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28919 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28920 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28921 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28922 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28923 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28924 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28925 CPU.Jimm[15]
.sym 28926 CPU.Jimm[16]
.sym 28928 CPU.Jimm[17]
.sym 28929 CPU.Jimm[18]
.sym 28930 CPU.Jimm[19]
.sym 28936 clk
.sym 28937 $abc$6176$auto$rtlil.cc:1835:ReduceAnd$406
.sym 28938 $PACKER_VCC_NET
.sym 28939 CPU.writeBackData[10]
.sym 28940 CPU.writeBackData[11]
.sym 28941 CPU.writeBackData[12]
.sym 28942 CPU.writeBackData[13]
.sym 28943 CPU.writeBackData[14]
.sym 28944 CPU.writeBackData[15]
.sym 28945 CPU.writeBackData[8]
.sym 28946 CPU.writeBackData[9]
.sym 28947 CPU.PC[5]
.sym 28951 CPU.Jimm[19]
.sym 28952 CPU.rs2[31]
.sym 28953 CPU.writeBackData[15]
.sym 28954 $abc$6176$new_n1235_
.sym 28955 CPU.aluIn1[14]
.sym 28956 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[24]
.sym 28957 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[8]
.sym 28958 CPU.writeBackData[6]
.sym 28959 CPU.aluIn1[12]
.sym 28960 CPU.PCplusImm[26]
.sym 28961 CPU.aluIn1[11]
.sym 28962 CPU.Bimm[12]
.sym 28963 CPU.rs2[23]
.sym 28964 CPU.aluIn1[13]
.sym 28965 $abc$6176$new_n1239_
.sym 28966 $abc$6176$auto$wreduce.cc:455:run$334[1]_new_
.sym 28967 CPU.Bimm[1]
.sym 28968 RAM_rdata[28]
.sym 28969 CPU.writeBackData[0]
.sym 28970 $abc$6176$CPU.mem_rdata[29]_new_
.sym 28971 $abc$6176$CPU.shifter_in[31]_new_inv_
.sym 28972 $abc$6176$new_n1229_
.sym 28973 CPU.writeBackData[4]
.sym 28974 CPU.loadstore_addr[0]
.sym 28979 CPU.writeBackData[4]
.sym 28980 CPU.writeBackData[5]
.sym 28982 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28984 CPU.Bimm[11]
.sym 28988 CPU.Bimm[3]
.sym 28990 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 28992 CPU.writeBackData[2]
.sym 28993 CPU.writeBackData[7]
.sym 28994 CPU.writeBackData[0]
.sym 28995 CPU.writeBackData[6]
.sym 28997 $abc$6176$techmap$techmap582\CPU.RegisterBank.0.0.1.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$581_Y
.sym 28999 $PACKER_VCC_NET
.sym 29001 CPU.Bimm[1]
.sym 29002 CPU.writeBackData[1]
.sym 29005 CPU.writeBackData[3]
.sym 29007 CPU.Bimm[2]
.sym 29009 CPU.Bimm[4]
.sym 29011 $abc$6176$CPU.mem_rdata[14]_new_
.sym 29012 $abc$6176$new_n1349_
.sym 29013 CPU.writeBackData[13]
.sym 29014 $abc$6176$new_n1257_
.sym 29015 $abc$6176$new_n1436_
.sym 29016 $abc$6176$new_n1418_
.sym 29017 CPU.Bimm[4]
.sym 29018 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[21]
.sym 29019 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29020 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29021 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29022 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29023 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29024 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29025 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29026 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29027 CPU.Bimm[11]
.sym 29028 CPU.Bimm[1]
.sym 29030 CPU.Bimm[2]
.sym 29031 CPU.Bimm[3]
.sym 29032 CPU.Bimm[4]
.sym 29038 clk
.sym 29039 $abc$6176$techmap$techmap582\CPU.RegisterBank.0.0.1.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$581_Y
.sym 29040 CPU.writeBackData[0]
.sym 29041 CPU.writeBackData[1]
.sym 29042 CPU.writeBackData[2]
.sym 29043 CPU.writeBackData[3]
.sym 29044 CPU.writeBackData[4]
.sym 29045 CPU.writeBackData[5]
.sym 29046 CPU.writeBackData[6]
.sym 29047 CPU.writeBackData[7]
.sym 29048 $PACKER_VCC_NET
.sym 29050 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 29051 CPU.rs2[28]
.sym 29052 CPU.rs2[21]
.sym 29053 CPU.aluIn1[7]
.sym 29054 CPU.Bimm[3]
.sym 29055 $abc$6176$new_n1653_
.sym 29056 $abc$6176$new_n1295_
.sym 29057 CPU.aluIn1[6]
.sym 29058 $abc$6176$new_n1432_
.sym 29059 CPU.aluIn1[5]
.sym 29060 CPU.Iimm[2]
.sym 29061 CPU.writeBackData[7]
.sym 29062 CPU.aluMinus[13]
.sym 29063 RAM_rdata[22]
.sym 29064 CPU.Bimm[2]
.sym 29065 CPU.aluIn1[31]
.sym 29066 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 29067 CPU.aluIn1[30]
.sym 29068 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[26]
.sym 29069 CPU.aluIn1[29]
.sym 29070 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][20]_new_inv_
.sym 29071 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29072 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 29073 CPU.aluIn1[27]
.sym 29074 isIO
.sym 29076 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 29083 CPU.Iimm[1]
.sym 29085 $PACKER_VCC_NET
.sym 29086 CPU.writeBackData[27]
.sym 29087 CPU.writeBackData[28]
.sym 29089 CPU.Iimm[4]
.sym 29090 CPU.Iimm[3]
.sym 29091 CPU.writeBackData[29]
.sym 29092 $abc$6176$auto$rtlil.cc:1835:ReduceAnd$406
.sym 29094 CPU.writeBackData[26]
.sym 29096 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29098 CPU.Iimm[0]
.sym 29103 CPU.writeBackData[30]
.sym 29105 CPU.Iimm[2]
.sym 29107 CPU.writeBackData[25]
.sym 29109 CPU.writeBackData[31]
.sym 29111 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29112 CPU.writeBackData[24]
.sym 29113 CPU.state[1]
.sym 29114 $abc$6176$and$riscv.v:362$160_Y
.sym 29115 $abc$6176$new_n1483_
.sym 29116 $abc$6176$CPU.mem_rdata[29]_new_
.sym 29117 $abc$6176$new_n1229_
.sym 29118 $abc$6176$new_n1340_
.sym 29119 $abc$6176$new_n1690_
.sym 29120 $abc$6176$new_n1681_
.sym 29121 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29122 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29123 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29124 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29125 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29126 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29127 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29128 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29129 CPU.Iimm[0]
.sym 29130 CPU.Iimm[1]
.sym 29132 CPU.Iimm[2]
.sym 29133 CPU.Iimm[3]
.sym 29134 CPU.Iimm[4]
.sym 29140 clk
.sym 29141 $abc$6176$auto$rtlil.cc:1835:ReduceAnd$406
.sym 29142 $PACKER_VCC_NET
.sym 29143 CPU.writeBackData[26]
.sym 29144 CPU.writeBackData[27]
.sym 29145 CPU.writeBackData[28]
.sym 29146 CPU.writeBackData[29]
.sym 29147 CPU.writeBackData[30]
.sym 29148 CPU.writeBackData[31]
.sym 29149 CPU.writeBackData[24]
.sym 29150 CPU.writeBackData[25]
.sym 29151 CPU.aluIn1[13]
.sym 29154 CPU.aluIn1[29]
.sym 29155 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 29156 CPU.Bimm[4]
.sym 29157 CPU.rs2[26]
.sym 29158 $abc$6176$auto$rtlil.cc:1835:ReduceAnd$406
.sym 29159 $abc$6176$new_n1350_
.sym 29160 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3747[1]_new_
.sym 29161 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 29162 $abc$6176$CPU.mem_rdata[14]_new_
.sym 29163 $abc$6176$new_n1672_
.sym 29164 CPU.aluMinus[22]
.sym 29165 CPU.Iimm[4]
.sym 29166 CPU.Iimm[3]
.sym 29167 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 29168 CPU.Bimm[12]
.sym 29169 mem_wdata[2]
.sym 29170 $abc$6176$new_n1258_
.sym 29171 CPU.rs2[17]
.sym 29172 CPU.aluIn1[31]
.sym 29173 CPU.aluIn1[2]
.sym 29174 CPU.loadstore_addr[1]
.sym 29175 CPU.Bimm[12]
.sym 29176 $abc$6176$new_n1346_
.sym 29177 CPU.rs2[22]
.sym 29178 CPU.rs2[24]
.sym 29187 $PACKER_VCC_NET
.sym 29188 CPU.writeBackData[21]
.sym 29191 CPU.writeBackData[19]
.sym 29193 CPU.Bimm[2]
.sym 29194 $abc$6176$techmap$techmap582\CPU.RegisterBank.0.0.1.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$581_Y
.sym 29196 CPU.Bimm[1]
.sym 29197 CPU.Bimm[4]
.sym 29199 CPU.writeBackData[22]
.sym 29200 CPU.writeBackData[23]
.sym 29202 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29203 CPU.writeBackData[16]
.sym 29205 CPU.writeBackData[18]
.sym 29206 CPU.Bimm[11]
.sym 29210 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29212 CPU.writeBackData[20]
.sym 29213 CPU.writeBackData[17]
.sym 29214 CPU.Bimm[3]
.sym 29215 LEDS[1]$SB_IO_OUT
.sym 29216 $abc$6176$new_n1375_
.sym 29217 $abc$6176$new_n1328_
.sym 29218 $abc$6176$new_n1714_
.sym 29219 $abc$6176$new_n1412_
.sym 29220 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[30]
.sym 29221 LEDS[0]$SB_IO_OUT
.sym 29222 LEDS[2]$SB_IO_OUT
.sym 29223 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29224 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29225 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29226 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29227 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29228 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29229 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29230 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29231 CPU.Bimm[11]
.sym 29232 CPU.Bimm[1]
.sym 29234 CPU.Bimm[2]
.sym 29235 CPU.Bimm[3]
.sym 29236 CPU.Bimm[4]
.sym 29242 clk
.sym 29243 $abc$6176$techmap$techmap582\CPU.RegisterBank.0.0.1.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$581_Y
.sym 29244 CPU.writeBackData[16]
.sym 29245 CPU.writeBackData[17]
.sym 29246 CPU.writeBackData[18]
.sym 29247 CPU.writeBackData[19]
.sym 29248 CPU.writeBackData[20]
.sym 29249 CPU.writeBackData[21]
.sym 29250 CPU.writeBackData[22]
.sym 29251 CPU.writeBackData[23]
.sym 29252 $PACKER_VCC_NET
.sym 29253 mem_wdata[3]
.sym 29257 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 29258 $PACKER_VCC_NET
.sym 29259 CPU.Bimm[2]
.sym 29260 $abc$6176$techmap$techmap582\CPU.RegisterBank.0.0.1.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$581_Y
.sym 29261 $abc$6176$auto$wreduce.cc:455:run$332[1]_new_inv_
.sym 29262 $abc$6176$new_n1681_
.sym 29263 $PACKER_VCC_NET
.sym 29264 CPU.Jimm[13]
.sym 29265 $abc$6176$new_n1388_
.sym 29266 CPU.aluIn1[26]
.sym 29267 CPU.writeBackData[19]
.sym 29269 $abc$6176$CPU.shifter[8]_new_inv_
.sym 29270 CPU.Bimm[3]
.sym 29271 CPU.writeBackData[18]
.sym 29272 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 29273 CPU.aluIn1[15]
.sym 29274 CPU.Jimm[12]
.sym 29275 CPU.Bimm[3]
.sym 29276 CPU.Jimm[18]
.sym 29277 CPU.writeBackData[31]
.sym 29278 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 29279 $abc$6176$techmap$techmap582\CPU.RegisterBank.0.0.1.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$581_Y
.sym 29280 $abc$6176$new_n1313_
.sym 29287 CPU.writeBackData[24]
.sym 29288 CPU.writeBackData[25]
.sym 29291 CPU.Jimm[18]
.sym 29295 CPU.Jimm[19]
.sym 29299 CPU.writeBackData[29]
.sym 29300 CPU.Jimm[16]
.sym 29302 CPU.writeBackData[31]
.sym 29303 CPU.writeBackData[30]
.sym 29304 CPU.Jimm[17]
.sym 29305 $PACKER_VCC_NET
.sym 29306 CPU.Jimm[15]
.sym 29307 CPU.writeBackData[28]
.sym 29308 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29311 CPU.writeBackData[27]
.sym 29312 $abc$6176$auto$rtlil.cc:1835:ReduceAnd$406
.sym 29314 CPU.writeBackData[26]
.sym 29316 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29317 $abc$6176$new_n1432_
.sym 29318 CPU.Bimm[3]
.sym 29319 $abc$6176$new_n1423_
.sym 29320 $abc$6176$new_n1469_
.sym 29321 CPU.Jimm[14]
.sym 29322 $abc$6176$new_n1433_
.sym 29323 $abc$6176$new_n1094_
.sym 29324 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29325 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29326 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29327 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29328 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29329 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29330 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29331 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29332 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29333 CPU.Jimm[15]
.sym 29334 CPU.Jimm[16]
.sym 29336 CPU.Jimm[17]
.sym 29337 CPU.Jimm[18]
.sym 29338 CPU.Jimm[19]
.sym 29344 clk
.sym 29345 $abc$6176$auto$rtlil.cc:1835:ReduceAnd$406
.sym 29346 $PACKER_VCC_NET
.sym 29347 CPU.writeBackData[26]
.sym 29348 CPU.writeBackData[27]
.sym 29349 CPU.writeBackData[28]
.sym 29350 CPU.writeBackData[29]
.sym 29351 CPU.writeBackData[30]
.sym 29352 CPU.writeBackData[31]
.sym 29353 CPU.writeBackData[24]
.sym 29354 CPU.writeBackData[25]
.sym 29359 $abc$6176$new_n1281_
.sym 29360 LEDS[0]$SB_IO_OUT
.sym 29361 CPU.Bimm[12]
.sym 29362 $abc$6176$new_n1714_
.sym 29363 CPU.Jimm[19]
.sym 29364 $abc$6176$new_n1692_
.sym 29365 CPU.aluIn1[11]
.sym 29366 LEDS[1]$SB_IO_OUT
.sym 29367 CPU.aluIn1[11]
.sym 29368 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 29369 CPU.aluIn1[27]
.sym 29370 CPU.aluIn1[4]
.sym 29371 CPU.aluIn1[19]
.sym 29372 CPU.Jimm[14]
.sym 29373 CPU.aluIn1[13]
.sym 29375 CPU.aluIn1[17]
.sym 29377 $abc$6176$and$riscv.v:362$160_Y
.sym 29379 CPU.aluIn1[23]
.sym 29380 CPU.aluIn1[25]
.sym 29381 CPU.aluIn1[22]
.sym 29382 CPU.aluIn1[24]
.sym 29388 CPU.Bimm[2]
.sym 29389 CPU.writeBackData[16]
.sym 29390 CPU.Bimm[4]
.sym 29391 CPU.writeBackData[22]
.sym 29394 CPU.writeBackData[21]
.sym 29395 CPU.writeBackData[23]
.sym 29399 CPU.Bimm[11]
.sym 29400 $PACKER_VCC_NET
.sym 29401 CPU.writeBackData[17]
.sym 29403 CPU.Bimm[1]
.sym 29405 $abc$6176$techmap$techmap582\CPU.RegisterBank.0.0.1.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$581_Y
.sym 29407 CPU.writeBackData[20]
.sym 29409 CPU.writeBackData[18]
.sym 29410 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29411 CPU.writeBackData[19]
.sym 29412 CPU.Bimm[3]
.sym 29418 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29420 CPU.aluIn1[15]
.sym 29421 $abc$6176$new_n1049_
.sym 29424 $abc$6176$new_n1313_
.sym 29425 $abc$6176$new_n1373_
.sym 29426 $abc$6176$new_n1678_
.sym 29427 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29428 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29429 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29430 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29431 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29432 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29433 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29434 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29435 CPU.Bimm[11]
.sym 29436 CPU.Bimm[1]
.sym 29438 CPU.Bimm[2]
.sym 29439 CPU.Bimm[3]
.sym 29440 CPU.Bimm[4]
.sym 29446 clk
.sym 29447 $abc$6176$techmap$techmap582\CPU.RegisterBank.0.0.1.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$581_Y
.sym 29448 CPU.writeBackData[16]
.sym 29449 CPU.writeBackData[17]
.sym 29450 CPU.writeBackData[18]
.sym 29451 CPU.writeBackData[19]
.sym 29452 CPU.writeBackData[20]
.sym 29453 CPU.writeBackData[21]
.sym 29454 CPU.writeBackData[22]
.sym 29455 CPU.writeBackData[23]
.sym 29456 $PACKER_VCC_NET
.sym 29462 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 29463 CPU.aluMinus[13]
.sym 29464 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[29]
.sym 29465 CPU.aluIn1[22]
.sym 29466 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29467 CPU.writeBackData[22]
.sym 29468 $abc$6176$new_n1432_
.sym 29469 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 29470 CPU.Bimm[3]
.sym 29471 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[26]
.sym 29474 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 29476 CPU.aluIn1[20]
.sym 29482 isIO
.sym 29483 $abc$6176$auto$opt_expr.cc:189:group_cell_inputs$623
.sym 29563 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 29565 $abc$6176$new_n1687_
.sym 29566 $abc$6176$new_n1301_
.sym 29569 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 29572 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 29574 CPU.Jimm[13]
.sym 29586 CPU.aluIn1[2]
.sym 29698 LEDS[1]$SB_IO_OUT
.sym 29720 LEDS[1]$SB_IO_OUT
.sym 30297 mem_addr[3]
.sym 30427 mem_addr[10]
.sym 30542 CPU.state[0]
.sym 30563 mem_addr[8]
.sym 30665 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 30789 CPU.Bimm[12]
.sym 30790 $PACKER_VCC_NET
.sym 30793 $PACKER_VCC_NET
.sym 30799 $PACKER_VCC_NET
.sym 30800 $PACKER_VCC_NET
.sym 30911 RAM_rdata[14]
.sym 30922 mem_addr[10]
.sym 31035 $abc$6176$new_n1094_
.sym 31053 $abc$6176$new_n1127_
.sym 31056 RAM_rdata[1]
.sym 31057 RAM_rdata[6]
.sym 31059 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 31085 $abc$6176$new_n1093_
.sym 31089 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 31091 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[3]_new_inv_
.sym 31096 $abc$6176$new_n1094_
.sym 31104 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[3]_new_inv_
.sym 31105 $abc$6176$new_n1093_
.sym 31106 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 31107 $abc$6176$new_n1094_
.sym 31149 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[3]_new_inv_
.sym 31167 mem_wdata[22]
.sym 31176 $abc$6176$new_n775_
.sym 31178 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4518
.sym 31179 mem_wdata[3]
.sym 31191 $abc$6176$new_n1188_
.sym 31203 CPU.PCplus4[4]
.sym 31205 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 31206 $techmap606\RAM.MEM.1.1.0.A1DATA_16[12]
.sym 31212 $abc$6176$new_n1666_
.sym 31213 $abc$6176$new_n1127_
.sym 31219 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 31221 CPU.PCplus4[4]
.sym 31222 $abc$6176$new_n1666_
.sym 31223 $abc$6176$new_n1127_
.sym 31224 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 31228 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 31229 $abc$6176$new_n1188_
.sym 31230 $techmap606\RAM.MEM.1.1.0.A1DATA_16[12]
.sym 31270 $abc$6176$new_n1666_
.sym 31280 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 31281 CPU.Iimm[2]
.sym 31284 CPU.state[1]
.sym 31285 $PACKER_VCC_NET
.sym 31287 $abc$6176$auto$rtlil.cc:1906:Mux$420
.sym 31289 mem_addr[3]
.sym 31293 mem_addr[6]
.sym 31295 mem_wdata[12]
.sym 31296 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 31300 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 31305 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[1]_new_
.sym 31313 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4518
.sym 31314 $techmap604\RAM.MEM.1.0.0.A1DATA_16[12]
.sym 31322 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 31324 CPU.state[0]
.sym 31326 $techmap592\RAM.MEM.1.2.0.A1DATA_16[12]
.sym 31330 $techmap592\RAM.MEM.1.2.0.A1DATA_16[4]
.sym 31332 $techmap592\RAM.MEM.1.2.0.A1DATA_16[2]
.sym 31334 CPU.state[1]
.sym 31338 $techmap604\RAM.MEM.1.0.0.A1DATA_16[4]
.sym 31339 CPU.state[2]
.sym 31340 $techmap604\RAM.MEM.1.0.0.A1DATA_16[2]
.sym 31341 $abc$6176$auto$memory_bram.cc:960:replace_cell$461
.sym 31342 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 31344 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 31345 $abc$6176$auto$memory_bram.cc:960:replace_cell$461
.sym 31346 $techmap604\RAM.MEM.1.0.0.A1DATA_16[2]
.sym 31347 $techmap592\RAM.MEM.1.2.0.A1DATA_16[2]
.sym 31350 CPU.state[1]
.sym 31351 CPU.state[0]
.sym 31352 CPU.state[2]
.sym 31353 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 31362 $abc$6176$auto$memory_bram.cc:960:replace_cell$461
.sym 31363 $techmap592\RAM.MEM.1.2.0.A1DATA_16[12]
.sym 31364 $techmap604\RAM.MEM.1.0.0.A1DATA_16[12]
.sym 31365 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 31374 CPU.state[1]
.sym 31376 CPU.state[2]
.sym 31377 CPU.state[0]
.sym 31380 $techmap604\RAM.MEM.1.0.0.A1DATA_16[4]
.sym 31381 $abc$6176$auto$memory_bram.cc:960:replace_cell$461
.sym 31382 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 31383 $techmap592\RAM.MEM.1.2.0.A1DATA_16[4]
.sym 31390 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4518
.sym 31391 clk
.sym 31392 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]_$glb_sr
.sym 31399 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4556[1]_new_inv_
.sym 31403 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[29]
.sym 31404 $abc$6176$CPU.mem_rdata[10]_new_
.sym 31407 CPU.state[0]
.sym 31408 mem_addr[10]
.sym 31409 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4518
.sym 31411 $abc$6176$new_n1093_
.sym 31412 $abc$6176$auto$rtlil.cc:1906:Mux$433
.sym 31421 mem_addr[8]
.sym 31422 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 31423 CPU.loadstore_addr[1]
.sym 31426 CPU.aluIn1[1]
.sym 31427 CPU.aluIn2[6]
.sym 31435 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 31439 CPU.state[0]
.sym 31440 mem_wdata[4]
.sym 31442 CPU.state[1]
.sym 31444 CPU.rs2[12]
.sym 31445 CPU.PC[1]
.sym 31447 CPU.state[2]
.sym 31448 $abc$6176$new_n1040_
.sym 31450 CPU.loadstore_addr[0]
.sym 31451 mem_wdata[3]
.sym 31452 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 31453 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[15]
.sym 31454 CPU.rs2[11]
.sym 31457 $techmap606\RAM.MEM.1.1.0.A1DATA_16[4]
.sym 31461 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 31462 $abc$6176$new_n1731_
.sym 31465 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 31479 CPU.rs2[11]
.sym 31481 CPU.loadstore_addr[0]
.sym 31482 mem_wdata[3]
.sym 31485 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 31486 CPU.PC[1]
.sym 31487 $abc$6176$new_n1731_
.sym 31488 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 31491 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 31492 $techmap606\RAM.MEM.1.1.0.A1DATA_16[4]
.sym 31494 $abc$6176$new_n1040_
.sym 31499 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[15]
.sym 31503 mem_wdata[4]
.sym 31505 CPU.loadstore_addr[0]
.sym 31506 CPU.rs2[12]
.sym 31509 CPU.state[0]
.sym 31510 CPU.state[2]
.sym 31511 CPU.state[1]
.sym 31512 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 31516 mem_addr[8]
.sym 31517 CPU.rs2[10]
.sym 31518 $abc$6176$new_n1175_
.sym 31519 $abc$6176$new_n1140_
.sym 31520 $abc$6176$new_n1731_
.sym 31522 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4362
.sym 31523 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[10]
.sym 31524 CPU.state[1]
.sym 31527 CPU.state[1]
.sym 31528 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 31529 $techmap591\RAM.MEM.2.2.0.A1DATA_16[12]
.sym 31530 mem_wdata[10]
.sym 31531 CPU.PC[1]
.sym 31532 CPU.state[2]
.sym 31533 mem_wdata[4]
.sym 31534 mem_wdata[7]
.sym 31535 mem_addr[7]
.sym 31537 mem_wdata[2]
.sym 31538 $techmap596\RAM.MEM.2.1.0.A1DATA_16[8]
.sym 31539 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 31541 RAM_rdata[1]
.sym 31542 $abc$6176$new_n1656_
.sym 31543 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[11]
.sym 31545 RAM_rdata[10]
.sym 31546 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 31547 CPU.aluIn2[15]
.sym 31548 CPU.rs2[15]
.sym 31549 RAM_rdata[6]
.sym 31550 $abc$6176$CPU.shifter[3]_new_inv_
.sym 31551 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 31557 CPU.rs2[28]
.sym 31559 CPU.rs2[15]
.sym 31561 CPU.aluIn1[5]
.sym 31563 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 31564 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 31565 mem_wdata[13]
.sym 31567 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[5]
.sym 31568 CPU.rs2[29]
.sym 31571 mem_wdata[12]
.sym 31572 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 31573 mem_wdata[5]
.sym 31574 CPU.rs2[13]
.sym 31576 CPU.Bimm[12]
.sym 31579 CPU.loadstore_addr[0]
.sym 31582 mem_wdata[7]
.sym 31583 CPU.loadstore_addr[1]
.sym 31584 RAM.mem_rstrb
.sym 31586 CPU.rs2[23]
.sym 31587 CPU.loadstore_addr[0]
.sym 31590 mem_wdata[5]
.sym 31591 CPU.rs2[13]
.sym 31592 CPU.loadstore_addr[0]
.sym 31596 CPU.loadstore_addr[1]
.sym 31597 CPU.rs2[29]
.sym 31598 mem_wdata[13]
.sym 31599 CPU.loadstore_addr[0]
.sym 31602 CPU.loadstore_addr[0]
.sym 31603 mem_wdata[12]
.sym 31604 CPU.rs2[28]
.sym 31605 CPU.loadstore_addr[1]
.sym 31608 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[5]
.sym 31609 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 31611 CPU.aluIn1[5]
.sym 31615 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[5]
.sym 31623 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 31626 mem_wdata[7]
.sym 31627 CPU.loadstore_addr[0]
.sym 31628 CPU.rs2[15]
.sym 31632 CPU.Bimm[12]
.sym 31634 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 31635 CPU.rs2[23]
.sym 31636 RAM.mem_rstrb
.sym 31637 clk
.sym 31640 CPU.aluPlus[1]
.sym 31641 CPU.aluPlus[2]
.sym 31642 CPU.aluPlus[3]
.sym 31643 CPU.aluPlus[4]
.sym 31644 CPU.aluPlus[5]
.sym 31645 CPU.aluPlus[6]
.sym 31646 CPU.aluPlus[7]
.sym 31649 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 31650 $abc$6176$new_n1049_
.sym 31651 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 31652 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][17]_new_inv_
.sym 31653 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 31654 CPU.rs2[10]
.sym 31655 CPU.PC[9]
.sym 31656 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[10]
.sym 31657 mem_wdata[28]
.sym 31658 mem_addr[5]
.sym 31659 uart_ready
.sym 31660 CPU.PC[5]
.sym 31661 $abc$6176$auto$rtlil.cc:1906:Mux$507
.sym 31662 CPU.PC[8]
.sym 31663 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 31664 $abc$6176$new_n775_
.sym 31665 $abc$6176$new_n1140_
.sym 31666 CPU.aluIn2[11]
.sym 31668 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 31669 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[11]
.sym 31670 mem_wdata[3]
.sym 31671 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4362
.sym 31672 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 31673 CPU.PCplus4[5]
.sym 31680 CPU.PCplus4[5]
.sym 31681 CPU.loadstore_addr[9]
.sym 31683 $abc$6176$new_n949_
.sym 31684 CPU.rs2[11]
.sym 31685 $techmap606\RAM.MEM.1.1.0.A1DATA_16[2]
.sym 31686 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[5]_new_inv_
.sym 31688 $abc$6176$new_n775_
.sym 31690 CPU.PC[3]
.sym 31691 $abc$6176$new_n949_
.sym 31692 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 31696 CPU.Bimm[12]
.sym 31697 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 31700 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 31702 CPU.loadstore_addr[3]
.sym 31703 CPU.PC[9]
.sym 31706 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 31709 $abc$6176$CPU.LOAD_data[1]_new_inv_
.sym 31710 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 31711 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 31713 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 31715 CPU.loadstore_addr[3]
.sym 31716 CPU.PC[3]
.sym 31719 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 31720 CPU.PCplus4[5]
.sym 31721 $abc$6176$new_n949_
.sym 31722 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[5]_new_inv_
.sym 31725 $abc$6176$new_n949_
.sym 31726 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 31727 $abc$6176$CPU.LOAD_data[1]_new_inv_
.sym 31731 CPU.loadstore_addr[9]
.sym 31732 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 31733 CPU.PC[9]
.sym 31743 $techmap606\RAM.MEM.1.1.0.A1DATA_16[2]
.sym 31744 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 31745 $abc$6176$new_n775_
.sym 31750 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 31756 CPU.Bimm[12]
.sym 31757 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 31758 CPU.rs2[11]
.sym 31762 CPU.aluPlus[8]
.sym 31763 CPU.aluPlus[9]
.sym 31764 CPU.aluPlus[10]
.sym 31765 CPU.aluPlus[11]
.sym 31766 CPU.aluPlus[12]
.sym 31767 CPU.aluPlus[13]
.sym 31768 CPU.aluPlus[14]
.sym 31769 CPU.aluPlus[15]
.sym 31772 CPU.Iimm[4]
.sym 31774 CPU.aluIn2[3]
.sym 31775 RAM_rdata[25]
.sym 31776 CPU.PC[3]
.sym 31777 CPU.PCplusImm[17]
.sym 31778 CPU.aluMinus[5]
.sym 31779 $abc$6176$new_n949_
.sym 31780 CPU.aluIn1[2]
.sym 31781 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 31782 mem_addr[9]
.sym 31783 CPU.aluIn1[4]
.sym 31784 mem_addr[6]
.sym 31785 CPU.aluPlus[2]
.sym 31786 CPU.aluIn1[10]
.sym 31787 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 31788 CPU.aluPlus[3]
.sym 31789 $abc$6176$CPU.STORE_wmask[0]_new_inv_
.sym 31790 $abc$6176$CPU.shifter[5]_new_inv_
.sym 31791 CPU.aluIn1[14]
.sym 31792 CPU.aluPlus[5]
.sym 31793 $abc$6176$RAM.mem_rdata[9]_new_inv_
.sym 31794 mem_wdata[15]
.sym 31795 CPU.Bimm[8]
.sym 31796 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 31797 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 31803 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 31805 CPU.aluPlus[2]
.sym 31806 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 31807 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 31809 $abc$6176$new_n1130_
.sym 31811 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 31815 $abc$6176$new_n1050_
.sym 31816 CPU.aluPlus[5]
.sym 31819 $abc$6176$CPU.shifter[29]_new_inv_
.sym 31820 CPU.aluMinus[2]
.sym 31821 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[9]
.sym 31824 CPU.aluMinus[5]
.sym 31825 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 31826 $abc$6176$new_n1144_
.sym 31829 CPU.PCplusImm[5]
.sym 31831 $abc$6176$new_n1049_
.sym 31832 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 31833 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 31837 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 31842 $abc$6176$new_n1049_
.sym 31843 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 31844 $abc$6176$new_n1050_
.sym 31845 $abc$6176$CPU.shifter[29]_new_inv_
.sym 31850 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 31856 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 31860 CPU.aluPlus[2]
.sym 31861 CPU.aluMinus[2]
.sym 31862 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 31863 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 31866 CPU.aluMinus[5]
.sym 31867 CPU.aluPlus[5]
.sym 31868 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 31869 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 31872 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 31873 CPU.PCplusImm[5]
.sym 31874 $abc$6176$new_n1130_
.sym 31875 $abc$6176$new_n1144_
.sym 31879 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[9]
.sym 31885 CPU.aluPlus[16]
.sym 31886 CPU.aluPlus[17]
.sym 31887 CPU.aluPlus[18]
.sym 31888 CPU.aluPlus[19]
.sym 31889 CPU.aluPlus[20]
.sym 31890 CPU.aluPlus[21]
.sym 31891 CPU.aluPlus[22]
.sym 31892 CPU.aluPlus[23]
.sym 31893 CPU.aluMinus[14]
.sym 31895 CPU.Bimm[3]
.sym 31896 CPU.aluMinus[14]
.sym 31897 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 31899 $techmap584\RAM.MEM.3.2.0.A1DATA_16[10]
.sym 31900 mem_addr[3]
.sym 31901 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 31902 CPU.aluPlus[15]
.sym 31903 $techmap584\RAM.MEM.3.2.0.A1DATA_16[14]
.sym 31904 CPU.aluPlus[8]
.sym 31905 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 31906 mem_addr[10]
.sym 31907 $techmap584\RAM.MEM.3.2.0.A1DATA_16[6]
.sym 31908 CPU.aluMinus[0]
.sym 31909 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 31910 mem_rdata[9]
.sym 31911 RAM_rdata[5]
.sym 31912 $abc$6176$new_n1144_
.sym 31913 CPU.aluIn2[18]
.sym 31914 CPU.instr[6]
.sym 31915 CPU.PCplusImm[5]
.sym 31916 CPU.loadstore_addr[1]
.sym 31917 $abc$6176$new_n698_
.sym 31918 mem_addr[8]
.sym 31919 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 31920 CPU.aluIn2[30]
.sym 31926 CPU.instr[6]
.sym 31928 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3810[1]_new_
.sym 31929 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1521_Y[5]_new_
.sym 31930 CPU.instr[4]
.sym 31932 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 31933 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[12]
.sym 31934 $abc$6176$new_n698_
.sym 31937 $abc$6176$new_n1140_
.sym 31938 $abc$6176$new_n1051_
.sym 31939 $abc$6176$new_n1143_
.sym 31940 CPU.Iimm[2]
.sym 31941 mem_wdata[2]
.sym 31942 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 31943 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 31945 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 31947 CPU.instr[5]
.sym 31948 CPU.rs2[14]
.sym 31949 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$2574[0]_new_inv_
.sym 31950 $abc$6176$CPU.shifter[5]_new_inv_
.sym 31951 mem_wdata[1]
.sym 31952 $abc$6176$new_n1139_
.sym 31953 CPU.aluIn1[2]
.sym 31954 CPU.Bimm[12]
.sym 31955 CPU.Iimm[1]
.sym 31956 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 31959 CPU.instr[4]
.sym 31960 CPU.instr[5]
.sym 31961 CPU.instr[6]
.sym 31965 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$2574[0]_new_inv_
.sym 31966 mem_wdata[1]
.sym 31967 $abc$6176$new_n698_
.sym 31968 CPU.Iimm[1]
.sym 31971 $abc$6176$new_n1143_
.sym 31972 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 31973 $abc$6176$new_n1140_
.sym 31974 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1521_Y[5]_new_
.sym 31977 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 31979 CPU.Iimm[2]
.sym 31980 mem_wdata[2]
.sym 31983 CPU.aluIn1[2]
.sym 31984 $abc$6176$new_n1051_
.sym 31985 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 31986 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 31989 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[12]
.sym 31995 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3810[1]_new_
.sym 31996 $abc$6176$CPU.shifter[5]_new_inv_
.sym 31997 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 31998 $abc$6176$new_n1139_
.sym 32001 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 32003 CPU.Bimm[12]
.sym 32004 CPU.rs2[14]
.sym 32008 CPU.aluPlus[24]
.sym 32009 CPU.aluPlus[25]
.sym 32010 CPU.aluPlus[26]
.sym 32011 CPU.aluPlus[27]
.sym 32012 CPU.aluPlus[28]
.sym 32013 CPU.aluPlus[29]
.sym 32014 CPU.aluPlus[30]
.sym 32015 CPU.aluPlus[31]
.sym 32017 mem_wdata[16]
.sym 32018 CPU.state[0]
.sym 32020 CPU.aluMinus[20]
.sym 32021 CPU.aluIn1[19]
.sym 32022 CPU.aluMinus[17]
.sym 32023 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[16]
.sym 32024 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 32025 CPU.aluIn1[23]
.sym 32026 CPU.aluIn1[22]
.sym 32027 CPU.PC[12]
.sym 32028 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[16]
.sym 32029 CPU.aluPlus[17]
.sym 32030 CPU.aluIn1[19]
.sym 32031 CPU.rs2[23]
.sym 32032 CPU.instr[0]
.sym 32033 CPU.instr[5]
.sym 32034 RAM_rdata[1]
.sym 32035 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 32036 mem_rdata[9]
.sym 32037 RAM_rdata[10]
.sym 32038 CPU.aluIn2[19]
.sym 32039 $abc$6176$new_n1656_
.sym 32040 CPU.aluPlus[22]
.sym 32041 RAM_rdata[6]
.sym 32042 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 32043 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[14]
.sym 32049 uart_ready
.sym 32050 CPU.Bimm[12]
.sym 32052 CPU.rs2[24]
.sym 32053 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 32056 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[26]
.sym 32058 CPU.instr[0]
.sym 32059 $abc$6176$new_n1052_
.sym 32060 CPU.rs2[25]
.sym 32061 isIO
.sym 32062 mem_wdata[8]
.sym 32063 $abc$6176$RAM.mem_rdata[9]_new_inv_
.sym 32064 CPU.loadstore_addr[1]
.sym 32065 RAM_rdata[6]
.sym 32067 mem_wdata[4]
.sym 32068 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 32069 $abc$6176$new_n1658_
.sym 32070 CPU.instr[1]
.sym 32072 CPU.PC[2]
.sym 32073 CPU.instr[3]
.sym 32074 mem_addr[4]
.sym 32075 CPU.Iimm[4]
.sym 32077 CPU.loadstore_addr[0]
.sym 32078 CPU.instr[2]
.sym 32082 RAM_rdata[6]
.sym 32088 CPU.instr[1]
.sym 32089 CPU.instr[0]
.sym 32090 CPU.instr[3]
.sym 32091 CPU.instr[2]
.sym 32094 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 32095 CPU.PC[2]
.sym 32096 $abc$6176$new_n1658_
.sym 32097 $abc$6176$new_n1052_
.sym 32100 CPU.Bimm[12]
.sym 32102 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 32103 CPU.rs2[25]
.sym 32107 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[26]
.sym 32112 CPU.Iimm[4]
.sym 32114 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 32115 mem_wdata[4]
.sym 32118 mem_addr[4]
.sym 32119 isIO
.sym 32120 uart_ready
.sym 32121 $abc$6176$RAM.mem_rdata[9]_new_inv_
.sym 32124 CPU.rs2[24]
.sym 32125 CPU.loadstore_addr[1]
.sym 32126 CPU.loadstore_addr[0]
.sym 32127 mem_wdata[8]
.sym 32128 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379_$glb_ce
.sym 32129 clk
.sym 32130 isIO_$glb_sr
.sym 32131 $abc$6176$new_n1698_
.sym 32132 $abc$6176$new_n1243_
.sym 32133 $abc$6176$new_n1670_
.sym 32134 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 32135 $abc$6176$new_n1658_
.sym 32136 CPU.instr[1]
.sym 32137 $abc$6176$new_n1267_
.sym 32138 CPU.aluMinus[29]
.sym 32141 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[22]
.sym 32142 $abc$6176$new_n1234_
.sym 32143 CPU.PCplusImm[25]
.sym 32144 CPU.aluIn1[31]
.sym 32145 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 32146 CPU.aluIn1[30]
.sym 32147 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$2574[0]_new_inv_
.sym 32148 CPU.aluPlus[31]
.sym 32149 CPU.aluIn1[24]
.sym 32150 CPU.aluIn1[27]
.sym 32151 CPU.aluIn2[24]
.sym 32152 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[26]
.sym 32153 CPU.aluIn1[29]
.sym 32155 RAM_rdata[5]
.sym 32156 CPU.aluIn2[31]
.sym 32157 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[22]
.sym 32158 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[25]
.sym 32159 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 32160 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 32161 CPU.aluIn2[28]
.sym 32162 mem_wdata[3]
.sym 32163 $abc$6176$CPU.mem_rdata[2]_new_
.sym 32164 CPU.instr[2]
.sym 32165 $abc$6176$techmap\CPU.$ternary$riscv.v:144$73_Y[31]_new_inv_
.sym 32166 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[21]
.sym 32172 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 32175 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 32177 CPU.aluPlus[29]
.sym 32179 CPU.aluMinus[31]
.sym 32181 RAM_rdata[2]
.sym 32182 $abc$6176$new_n1255_
.sym 32183 RAM_rdata[5]
.sym 32185 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 32186 CPU.aluPlus[30]
.sym 32187 CPU.aluPlus[31]
.sym 32188 isIO
.sym 32189 $abc$6176$new_n1243_
.sym 32190 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 32192 CPU.PCplus4[9]
.sym 32196 $abc$6176$new_n1543_
.sym 32197 CPU.aluMinus[30]
.sym 32199 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 32200 CPU.aluIn1[31]
.sym 32201 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[18]
.sym 32203 CPU.aluMinus[29]
.sym 32205 isIO
.sym 32207 RAM_rdata[2]
.sym 32211 CPU.aluMinus[31]
.sym 32213 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 32214 CPU.aluPlus[31]
.sym 32217 CPU.aluMinus[29]
.sym 32218 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 32219 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 32220 CPU.aluPlus[29]
.sym 32223 CPU.aluIn1[31]
.sym 32224 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 32225 $abc$6176$new_n1543_
.sym 32226 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 32231 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[18]
.sym 32235 CPU.aluPlus[30]
.sym 32236 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 32237 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 32238 CPU.aluMinus[30]
.sym 32243 RAM_rdata[5]
.sym 32247 $abc$6176$new_n1243_
.sym 32248 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 32249 $abc$6176$new_n1255_
.sym 32250 CPU.PCplus4[9]
.sym 32251 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379_$glb_ce
.sym 32252 clk
.sym 32253 isIO_$glb_sr
.sym 32254 $abc$6176$CPU.LOAD_halfword[9]_new_inv_
.sym 32255 $abc$6176$CPU.aluOut[6]_new_inv_
.sym 32256 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 32257 $abc$6176$new_n1657_
.sym 32258 CPU.aluIn2[22]
.sym 32259 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[9]
.sym 32260 $abc$6176$new_n1205_
.sym 32261 CPU.Jimm[18]
.sym 32262 CPU.Iimm[2]
.sym 32264 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[30]
.sym 32265 CPU.Iimm[2]
.sym 32266 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 32267 CPU.rs2[17]
.sym 32268 $abc$6176$new_n1255_
.sym 32269 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 32270 $abc$6176$new_n739_
.sym 32271 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 32272 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[2]_new_inv_
.sym 32273 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 32275 CPU.Bimm[12]
.sym 32276 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$2574[0]_new_inv_
.sym 32277 $abc$6176$new_n1244_
.sym 32278 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 32279 $abc$6176$new_n1156_
.sym 32280 RAM_rdata[31]
.sym 32281 $abc$6176$CPU.STORE_wmask[0]_new_inv_
.sym 32282 $abc$6176$new_n1218_
.sym 32283 CPU.aluIn1[14]
.sym 32284 CPU.Iimm[4]
.sym 32285 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 32286 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 32287 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[18]
.sym 32288 $abc$6176$new_n1268_
.sym 32289 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3792[1]_new_
.sym 32295 $abc$6176$CPU.mem_rdata[2]_new_
.sym 32297 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 32298 RAM_rdata[24]
.sym 32299 CPU.Jimm[13]
.sym 32300 $abc$6176$new_n1531_
.sym 32301 CPU.Jimm[12]
.sym 32302 $abc$6176$CPU.LOAD_halfword[10]_new_inv_
.sym 32304 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][21]_new_inv_
.sym 32305 $abc$6176$new_n1519_
.sym 32307 RAM_rdata[0]
.sym 32308 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 32309 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[19]
.sym 32310 $abc$6176$CPU.mem_rdata[18]_new_
.sym 32311 CPU.aluIn1[29]
.sym 32312 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[29]
.sym 32314 CPU.loadstore_addr[1]
.sym 32317 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[30]
.sym 32318 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 32319 $abc$6176$CPU.mem_rdata[10]_new_
.sym 32321 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 32325 CPU.aluIn1[30]
.sym 32329 RAM_rdata[0]
.sym 32334 $abc$6176$CPU.mem_rdata[10]_new_
.sym 32335 CPU.Jimm[12]
.sym 32336 $abc$6176$CPU.LOAD_halfword[10]_new_inv_
.sym 32337 CPU.Jimm[13]
.sym 32340 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 32341 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[29]
.sym 32342 CPU.aluIn1[29]
.sym 32343 $abc$6176$new_n1519_
.sym 32346 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 32347 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 32348 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 32349 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][21]_new_inv_
.sym 32352 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[30]
.sym 32353 CPU.aluIn1[30]
.sym 32354 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 32355 $abc$6176$new_n1531_
.sym 32358 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[19]
.sym 32364 $abc$6176$CPU.mem_rdata[2]_new_
.sym 32366 $abc$6176$CPU.mem_rdata[18]_new_
.sym 32367 CPU.loadstore_addr[1]
.sym 32372 RAM_rdata[24]
.sym 32374 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379_$glb_ce
.sym 32375 clk
.sym 32376 isIO_$glb_sr
.sym 32377 $abc$6176$CPU.mem_rdata[26]_new_
.sym 32378 CPU.aluIn2[25]
.sym 32379 $abc$6176$CPU.mem_rdata[4]_new_
.sym 32380 $abc$6176$CPU.mem_rdata[22]_new_
.sym 32381 CPU.instr[2]
.sym 32382 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[24]
.sym 32383 $abc$6176$new_n1120_
.sym 32384 $abc$6176$new_n1144_
.sym 32385 $abc$6176$new_n1530_
.sym 32387 RAM_rdata[14]
.sym 32389 $abc$6176$new_n1210_
.sym 32390 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][21]_new_inv_
.sym 32391 CPU.Iimm[2]
.sym 32392 $abc$6176$new_n1029_
.sym 32393 $abc$6176$new_n1208_
.sym 32394 CPU.Jimm[18]
.sym 32395 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 32396 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 32397 CPU.Jimm[12]
.sym 32398 CPU.Jimm[17]
.sym 32399 CPU.instr[3]
.sym 32400 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 32401 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 32402 $abc$6176$CPU.mem_rdata[21]_new_
.sym 32403 $techmap584\RAM.MEM.3.2.0.A1DATA_16[4]
.sym 32404 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 32405 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 32406 $abc$6176$new_n925_
.sym 32407 CPU.instr[6]
.sym 32408 $abc$6176$new_n1144_
.sym 32409 CPU.loadstore_addr[1]
.sym 32410 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 32411 CPU.Jimm[18]
.sym 32412 CPU.aluIn2[30]
.sym 32418 CPU.instr[4]
.sym 32420 $techmap584\RAM.MEM.3.2.0.A1DATA_16[8]
.sym 32422 $abc$6176$new_n925_
.sym 32424 $abc$6176$new_n1266_
.sym 32425 $techmap586\RAM.MEM.3.1.0.A1DATA_16[4]
.sym 32426 isIO
.sym 32427 RAM_rdata[5]
.sym 32428 $techmap588\RAM.MEM.3.0.0.A1DATA_16[8]
.sym 32429 $techmap584\RAM.MEM.3.2.0.A1DATA_16[4]
.sym 32430 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 32431 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 32432 $abc$6176$new_n1264_
.sym 32433 $techmap586\RAM.MEM.3.1.0.A1DATA_16[0]
.sym 32435 CPU.Bimm[12]
.sym 32436 CPU.rs2[22]
.sym 32437 $abc$6176$techmap\CPU.$ternary$riscv.v:144$73_Y[31]_new_inv_
.sym 32439 CPU.instr[3]
.sym 32441 $abc$6176$CPU.STORE_wmask[0]_new_inv_
.sym 32443 CPU.Bimm[12]
.sym 32444 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 32445 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 32446 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 32449 CPU.Jimm[19]
.sym 32451 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 32452 $abc$6176$techmap\CPU.$ternary$riscv.v:144$73_Y[31]_new_inv_
.sym 32454 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 32457 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 32458 CPU.rs2[22]
.sym 32460 CPU.Bimm[12]
.sym 32463 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 32464 $techmap586\RAM.MEM.3.1.0.A1DATA_16[4]
.sym 32465 $techmap584\RAM.MEM.3.2.0.A1DATA_16[4]
.sym 32466 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 32470 $techmap586\RAM.MEM.3.1.0.A1DATA_16[0]
.sym 32471 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 32472 $abc$6176$new_n925_
.sym 32475 CPU.instr[4]
.sym 32476 CPU.Bimm[12]
.sym 32477 CPU.Jimm[19]
.sym 32478 CPU.instr[3]
.sym 32481 $abc$6176$CPU.STORE_wmask[0]_new_inv_
.sym 32482 RAM_rdata[5]
.sym 32483 isIO
.sym 32487 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 32488 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 32489 $techmap584\RAM.MEM.3.2.0.A1DATA_16[8]
.sym 32490 $techmap588\RAM.MEM.3.0.0.A1DATA_16[8]
.sym 32493 $abc$6176$new_n1264_
.sym 32494 $abc$6176$new_n1266_
.sym 32496 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 32500 $abc$6176$new_n1665_
.sym 32501 $abc$6176$CPU.mem_rdata[25]_new_
.sym 32502 $abc$6176$new_n1105_
.sym 32503 $abc$6176$new_n1300_
.sym 32504 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[12]_new_
.sym 32505 mem_wdata[31]
.sym 32506 CPU.PC[5]
.sym 32507 $abc$6176$new_n1237_
.sym 32508 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[19]
.sym 32509 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[24]
.sym 32510 mem_wdata[0]
.sym 32511 $abc$6176$new_n1094_
.sym 32512 $abc$6176$new_n1250_
.sym 32514 CPU.aluMinus[20]
.sym 32515 CPU.PCplus4[9]
.sym 32516 $techmap584\RAM.MEM.3.2.0.A1DATA_16[8]
.sym 32517 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[13]_new_
.sym 32518 mem_wdata[30]
.sym 32519 $abc$6176$CPU.mem_rdata[26]_new_
.sym 32520 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 32521 mem_wdata[4]
.sym 32522 CPU.instr[4]
.sym 32524 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[14]
.sym 32525 CPU.PCplus4[28]
.sym 32526 RAM_rdata[26]
.sym 32527 $abc$6176$new_n1145_
.sym 32528 $abc$6176$new_n1496_
.sym 32529 RAM_rdata[10]
.sym 32530 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 32531 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 32532 CPU.aluPlus[22]
.sym 32533 RAM_rdata[1]
.sym 32534 $abc$6176$new_n1528_
.sym 32535 CPU.Jimm[19]
.sym 32542 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 32543 $abc$6176$CPU.mem_rdata[20]_new_
.sym 32544 RAM_rdata[26]
.sym 32545 RAM_rdata[10]
.sym 32546 isIO
.sym 32547 $abc$6176$new_n1235_
.sym 32548 $techmap588\RAM.MEM.3.0.0.A1DATA_16[14]
.sym 32549 CPU.PCplus4[28]
.sym 32550 CPU.aluIn1[31]
.sym 32551 $abc$6176$CPU.mem_rdata[4]_new_
.sym 32552 CPU.loadstore_addr[1]
.sym 32554 $abc$6176$new_n1218_
.sym 32556 CPU.Bimm[8]
.sym 32558 RAM_rdata[28]
.sym 32563 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 32564 CPU.aluIn1[0]
.sym 32565 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 32570 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 32572 $abc$6176$new_n1237_
.sym 32574 $abc$6176$new_n1237_
.sym 32576 $abc$6176$new_n1235_
.sym 32577 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 32580 $techmap588\RAM.MEM.3.0.0.A1DATA_16[14]
.sym 32581 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 32583 $abc$6176$new_n1218_
.sym 32586 RAM_rdata[10]
.sym 32589 isIO
.sym 32592 isIO
.sym 32594 RAM_rdata[26]
.sym 32599 isIO
.sym 32601 RAM_rdata[28]
.sym 32604 CPU.PCplus4[28]
.sym 32605 CPU.Bimm[8]
.sym 32606 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 32610 CPU.aluIn1[31]
.sym 32611 CPU.aluIn1[0]
.sym 32612 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 32617 $abc$6176$CPU.mem_rdata[20]_new_
.sym 32618 $abc$6176$CPU.mem_rdata[4]_new_
.sym 32619 CPU.loadstore_addr[1]
.sym 32623 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[18]
.sym 32624 $abc$6176$new_n1653_
.sym 32625 $abc$6176$new_n1430_
.sym 32626 CPU.aluIn2[20]
.sym 32627 CPU.Jimm[15]
.sym 32628 $abc$6176$CPU.LOAD_data[6]_new_
.sym 32629 $abc$6176$new_n1414_
.sym 32630 $abc$6176$new_n1289_
.sym 32632 mem_wdata[31]
.sym 32633 $abc$6176$and$riscv.v:362$160_Y
.sym 32635 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[5]_new_inv_
.sym 32636 CPU.PC[5]
.sym 32637 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 32638 $abc$6176$CPU.LOAD_halfword[12]_new_inv_
.sym 32639 $abc$6176$CPU.mem_rdata[20]_new_
.sym 32640 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 32641 CPU.writeBackData[14]
.sym 32642 CPU.aluIn1[9]
.sym 32643 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 32644 $abc$6176$CPU.mem_rdata[25]_new_
.sym 32645 $abc$6176$CPU.mem_rdata[28]_new_
.sym 32646 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 32647 $abc$6176$new_n1304_
.sym 32648 $abc$6176$CPU.mem_rdata[10]_new_
.sym 32649 RAM_rdata[11]
.sym 32650 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[21]
.sym 32651 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[25]
.sym 32652 mem_wdata[1]
.sym 32653 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[15]
.sym 32654 $abc$6176$and$riscv.v:362$160_Y
.sym 32655 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 32656 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 32657 $abc$6176$CPU.mem_rdata[13]_new_
.sym 32658 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4518
.sym 32664 $abc$6176$new_n1249_
.sym 32665 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 32666 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[27]
.sym 32667 $abc$6176$new_n1257_
.sym 32669 RAM_rdata[22]
.sym 32670 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 32672 $abc$6176$CPU.mem_rdata[21]_new_
.sym 32673 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 32674 CPU.aluMinus[13]
.sym 32677 CPU.aluMinus[15]
.sym 32678 CPU.loadstore_addr[1]
.sym 32680 $abc$6176$new_n1269_
.sym 32681 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][20]_new_inv_
.sym 32682 CPU.loadstore_addr[0]
.sym 32683 CPU.aluMinus[14]
.sym 32684 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 32685 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3774[1]_new_
.sym 32686 $abc$6176$CPU.LOAD_halfword[13]_new_inv_
.sym 32687 CPU.PCplus4[10]
.sym 32688 $abc$6176$new_n1496_
.sym 32689 CPU.aluMinus[12]
.sym 32690 CPU.Jimm[14]
.sym 32691 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 32692 CPU.aluIn1[27]
.sym 32693 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 32694 $abc$6176$CPU.shifter[9]_new_inv_
.sym 32695 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 32700 RAM_rdata[22]
.sym 32703 CPU.aluMinus[13]
.sym 32704 CPU.aluMinus[15]
.sym 32705 CPU.aluMinus[14]
.sym 32706 CPU.aluMinus[12]
.sym 32709 $abc$6176$new_n1249_
.sym 32710 $abc$6176$CPU.shifter[9]_new_inv_
.sym 32711 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 32712 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3774[1]_new_
.sym 32715 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 32716 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 32717 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][20]_new_inv_
.sym 32718 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 32721 $abc$6176$new_n1269_
.sym 32722 CPU.PCplus4[10]
.sym 32723 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 32724 $abc$6176$new_n1257_
.sym 32727 CPU.Jimm[14]
.sym 32728 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 32733 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 32734 CPU.aluIn1[27]
.sym 32735 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[27]
.sym 32736 $abc$6176$new_n1496_
.sym 32739 $abc$6176$CPU.mem_rdata[21]_new_
.sym 32740 $abc$6176$CPU.LOAD_halfword[13]_new_inv_
.sym 32741 CPU.loadstore_addr[1]
.sym 32742 CPU.loadstore_addr[0]
.sym 32743 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379_$glb_ce
.sym 32744 clk
.sym 32745 isIO_$glb_sr
.sym 32746 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[11]_new_
.sym 32747 LEDS[4]$SB_IO_OUT
.sym 32748 $abc$6176$CPU.mem_rdata[27]_new_
.sym 32749 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[13]_new_
.sym 32750 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 32751 $abc$6176$new_n1484_
.sym 32752 $abc$6176$CPU.LOAD_halfword[13]_new_inv_
.sym 32753 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[15]_new_
.sym 32755 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 32758 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[17]
.sym 32759 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[23]
.sym 32760 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 32761 CPU.aluIn1[4]
.sym 32762 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[3]_new_inv_
.sym 32763 CPU.Bimm[12]
.sym 32764 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 32765 CPU.Bimm[12]
.sym 32766 CPU.aluIn1[4]
.sym 32767 $abc$6176$new_n949_
.sym 32768 $abc$6176$new_n1249_
.sym 32769 CPU.aluIn1[1]
.sym 32770 $abc$6176$new_n1679_
.sym 32771 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[21]_new_
.sym 32772 CPU.aluIn1[14]
.sym 32773 $abc$6176$CPU.mem_rdata[19]_new_
.sym 32774 CPU.Jimm[15]
.sym 32775 $abc$6176$new_n948_
.sym 32776 CPU.Jimm[14]
.sym 32777 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 32778 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 32779 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 32780 $abc$6176$new_n1268_
.sym 32781 CPU.aluIn1[14]
.sym 32787 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[21]_new_
.sym 32788 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 32789 CPU.aluMinus[22]
.sym 32790 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 32793 $abc$6176$new_n1239_
.sym 32794 $abc$6176$new_n1350_
.sym 32796 CPU.aluIn1[15]
.sym 32798 $abc$6176$new_n1672_
.sym 32800 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 32802 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 32803 isIO
.sym 32804 CPU.aluPlus[22]
.sym 32805 CPU.rs2[21]
.sym 32806 $abc$6176$new_n1268_
.sym 32807 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 32808 $abc$6176$CPU.shifter[10]_new_inv_
.sym 32809 RAM_rdata[11]
.sym 32810 $abc$6176$new_n1420_
.sym 32811 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 32812 RAM_rdata[14]
.sym 32813 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[15]
.sym 32814 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[13]_new_
.sym 32815 CPU.Bimm[12]
.sym 32816 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 32817 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 32818 $abc$6176$new_n1258_
.sym 32820 isIO
.sym 32822 RAM_rdata[14]
.sym 32826 $abc$6176$new_n1350_
.sym 32827 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 32828 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[15]
.sym 32829 CPU.aluIn1[15]
.sym 32832 $abc$6176$new_n1672_
.sym 32833 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 32834 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[13]_new_
.sym 32835 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 32838 $abc$6176$new_n1268_
.sym 32839 $abc$6176$new_n1239_
.sym 32840 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 32841 $abc$6176$new_n1258_
.sym 32844 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 32845 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 32846 CPU.aluMinus[22]
.sym 32847 CPU.aluPlus[22]
.sym 32850 $abc$6176$CPU.shifter[10]_new_inv_
.sym 32851 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[21]_new_
.sym 32852 $abc$6176$new_n1420_
.sym 32853 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 32856 RAM_rdata[11]
.sym 32863 CPU.rs2[21]
.sym 32864 CPU.Bimm[12]
.sym 32865 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 32866 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379_$glb_ce
.sym 32867 clk
.sym 32868 isIO_$glb_sr
.sym 32869 $abc$6176$new_n1364_
.sym 32870 $abc$6176$new_n1459_
.sym 32871 $abc$6176$new_n1460_
.sym 32872 CPU.writeBackData[0]
.sym 32873 $abc$6176$new_n1316_
.sym 32874 LEDS[3]$SB_IO_OUT
.sym 32875 $abc$6176$new_n1413_
.sym 32876 $abc$6176$new_n1388_
.sym 32878 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[29]
.sym 32881 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 32882 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 32883 $abc$6176$new_n1313_
.sym 32884 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 32885 $abc$6176$new_n1349_
.sym 32887 CPU.Jimm[12]
.sym 32888 $abc$6176$techmap$techmap582\CPU.RegisterBank.0.0.1.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$581_Y
.sym 32889 CPU.Jimm[18]
.sym 32890 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 32891 CPU.PCplusImm[13]
.sym 32892 $techmap584\RAM.MEM.3.2.0.A1DATA_16[12]
.sym 32893 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 32894 RAM_rdata[30]
.sym 32895 CPU.PCplus4[18]
.sym 32896 $abc$6176$new_n1420_
.sym 32897 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 32898 $abc$6176$new_n1436_
.sym 32899 CPU.Jimm[18]
.sym 32900 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 32901 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[17]
.sym 32902 RAM_rdata[29]
.sym 32903 $abc$6176$and$riscv.v:362$160_Y
.sym 32904 CPU.aluIn2[30]
.sym 32912 CPU.state[2]
.sym 32913 RAM_rdata[29]
.sym 32914 $abc$6176$and$riscv.v:362$159_Y_new_
.sym 32915 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 32916 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3783[1]_new_
.sym 32917 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[26]
.sym 32918 CPU.state[1]
.sym 32920 $abc$6176$auto$wreduce.cc:455:run$334[1]_new_
.sym 32921 CPU.PCplus4[18]
.sym 32922 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[15]_new_
.sym 32923 $abc$6176$new_n1484_
.sym 32925 CPU.Jimm[18]
.sym 32926 $abc$6176$new_n1346_
.sym 32928 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4518
.sym 32929 $abc$6176$new_n1234_
.sym 32930 mem_addr[2]
.sym 32931 CPU.aluIn1[26]
.sym 32932 CPU.PCplus4[15]
.sym 32933 isIO
.sym 32934 CPU.Jimm[15]
.sym 32935 CPU.state[0]
.sym 32937 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 32938 $abc$6176$CPU.shifter[8]_new_inv_
.sym 32939 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 32940 $abc$6176$CPU.shifter[16]_new_inv_
.sym 32941 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 32943 CPU.state[0]
.sym 32944 CPU.state[1]
.sym 32945 CPU.state[2]
.sym 32946 $abc$6176$auto$wreduce.cc:455:run$334[1]_new_
.sym 32950 mem_addr[2]
.sym 32952 $abc$6176$and$riscv.v:362$159_Y_new_
.sym 32955 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 32956 CPU.aluIn1[26]
.sym 32957 $abc$6176$new_n1484_
.sym 32958 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[26]
.sym 32961 RAM_rdata[29]
.sym 32963 isIO
.sym 32967 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3783[1]_new_
.sym 32968 $abc$6176$CPU.shifter[8]_new_inv_
.sym 32969 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 32970 $abc$6176$new_n1234_
.sym 32973 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[15]_new_
.sym 32974 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 32975 $abc$6176$CPU.shifter[16]_new_inv_
.sym 32976 $abc$6176$new_n1346_
.sym 32979 CPU.PCplus4[18]
.sym 32980 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 32981 CPU.Jimm[18]
.sym 32985 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 32987 CPU.Jimm[15]
.sym 32988 CPU.PCplus4[15]
.sym 32989 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4518
.sym 32990 clk
.sym 32991 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]_$glb_sr
.sym 32992 $abc$6176$new_n1327_
.sym 32993 $abc$6176$new_n1272_
.sym 32994 $abc$6176$CPU.mem_rdata[30]_new_
.sym 32995 $abc$6176$new_n1507_
.sym 32996 $abc$6176$new_n1281_
.sym 32997 $abc$6176$new_n1424_
.sym 32998 $abc$6176$new_n1668_
.sym 32999 CPU.aluIn2[21]
.sym 33001 LEDS[3]$SB_IO_OUT
.sym 33004 CPU.Jimm[13]
.sym 33005 CPU.aluMinus[20]
.sym 33006 CPU.aluIn1[24]
.sym 33007 CPU.writeBackData[0]
.sym 33008 CPU.state[2]
.sym 33010 $abc$6176$and$riscv.v:362$159_Y_new_
.sym 33012 CPU.aluIn1[19]
.sym 33013 CPU.aluIn1[22]
.sym 33015 CPU.aluIn1[23]
.sym 33016 mem_addr[2]
.sym 33017 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[11]_new_
.sym 33018 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 33019 CPU.PCplus4[29]
.sym 33020 $abc$6176$new_n1330_
.sym 33021 RAM_rdata[10]
.sym 33022 $abc$6176$new_n1516_
.sym 33023 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 33024 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[14]
.sym 33025 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 33026 $abc$6176$new_n1528_
.sym 33027 CPU.rs2[30]
.sym 33034 CPU.rs2[30]
.sym 33035 CPU.PCplus4[29]
.sym 33036 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 33039 $abc$6176$new_n1413_
.sym 33040 CPU.Bimm[9]
.sym 33041 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 33043 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[20]
.sym 33044 CPU.aluIn1[14]
.sym 33046 $abc$6176$new_n1376_
.sym 33047 mem_wdata[2]
.sym 33048 CPU.Bimm[12]
.sym 33049 CPU.aluIn1[17]
.sym 33050 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[14]
.sym 33051 $abc$6176$and$riscv.v:362$160_Y
.sym 33052 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 33053 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 33055 mem_wdata[0]
.sym 33059 mem_wdata[1]
.sym 33060 CPU.aluIn1[20]
.sym 33061 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[17]
.sym 33063 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 33067 mem_wdata[1]
.sym 33072 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[17]
.sym 33073 $abc$6176$new_n1376_
.sym 33074 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 33075 CPU.aluIn1[17]
.sym 33078 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 33079 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[14]
.sym 33080 CPU.aluIn1[14]
.sym 33081 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 33084 CPU.Bimm[9]
.sym 33085 CPU.PCplus4[29]
.sym 33086 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 33090 CPU.aluIn1[20]
.sym 33091 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[20]
.sym 33092 $abc$6176$new_n1413_
.sym 33093 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 33096 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 33098 CPU.rs2[30]
.sym 33099 CPU.Bimm[12]
.sym 33104 mem_wdata[0]
.sym 33110 mem_wdata[2]
.sym 33112 $abc$6176$and$riscv.v:362$160_Y
.sym 33113 clk
.sym 33115 $abc$6176$new_n1330_
.sym 33116 $abc$6176$new_n1516_
.sym 33117 $abc$6176$new_n1314_
.sym 33118 $abc$6176$new_n1528_
.sym 33119 $abc$6176$new_n1435_
.sym 33120 CPU.aluIn2[30]
.sym 33121 $abc$6176$new_n1471_
.sym 33122 $abc$6176$new_n1347_
.sym 33126 $abc$6176$new_n1049_
.sym 33127 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 33128 CPU.PCplus4[16]
.sym 33129 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[20]
.sym 33131 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[26]
.sym 33134 $abc$6176$new_n1376_
.sym 33135 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 33136 CPU.aluIn1[24]
.sym 33138 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3756[1]_new_
.sym 33139 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 33140 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 33141 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[15]
.sym 33142 RAM_rdata[15]
.sym 33143 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[25]
.sym 33144 $abc$6176$new_n1412_
.sym 33145 mem_wdata[1]
.sym 33148 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[25]
.sym 33149 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 33150 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[21]
.sym 33157 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 33161 $abc$6176$new_n1424_
.sym 33163 CPU.PC[3]
.sym 33165 CPU.aluIn1[22]
.sym 33166 CPU.aluIn1[21]
.sym 33169 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[25]
.sym 33170 $abc$6176$techmap$techmap582\CPU.RegisterBank.0.0.1.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$581_Y
.sym 33172 CPU.aluIn1[25]
.sym 33174 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[21]
.sym 33176 $abc$6176$new_n1435_
.sym 33177 $abc$6176$new_n1433_
.sym 33178 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[22]
.sym 33179 CPU.PC[2]
.sym 33181 RAM_rdata[10]
.sym 33182 RAM_rdata[14]
.sym 33183 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 33184 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 33185 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 33186 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 33189 $abc$6176$new_n1435_
.sym 33190 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 33192 $abc$6176$new_n1433_
.sym 33196 RAM_rdata[10]
.sym 33201 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[21]
.sym 33202 $abc$6176$new_n1424_
.sym 33203 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 33204 CPU.aluIn1[21]
.sym 33207 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 33208 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[25]
.sym 33209 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 33210 CPU.aluIn1[25]
.sym 33214 RAM_rdata[14]
.sym 33219 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 33220 CPU.aluIn1[22]
.sym 33221 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 33222 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[22]
.sym 33225 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 33226 CPU.PC[2]
.sym 33228 CPU.PC[3]
.sym 33233 $abc$6176$techmap$techmap582\CPU.RegisterBank.0.0.1.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$581_Y
.sym 33235 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379_$glb_ce
.sym 33236 clk
.sym 33237 isIO_$glb_sr
.sym 33241 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 33242 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 33244 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 33245 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[28]_new_inv_
.sym 33250 CPU.loadstore_addr[1]
.sym 33251 $abc$6176$new_n1471_
.sym 33252 CPU.aluIn1[31]
.sym 33254 CPU.Bimm[3]
.sym 33255 $abc$6176$new_n1346_
.sym 33256 $abc$6176$new_n1423_
.sym 33259 CPU.PC[3]
.sym 33260 CPU.Jimm[14]
.sym 33262 CPU.aluPlus[28]
.sym 33263 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 33264 CPU.aluIn1[30]
.sym 33267 CPU.Jimm[14]
.sym 33268 $abc$6176$new_n1678_
.sym 33270 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 33273 CPU.aluIn1[14]
.sym 33283 CPU.Jimm[12]
.sym 33284 CPU.aluIn1[15]
.sym 33285 CPU.aluIn1[13]
.sym 33289 $abc$6176$new_n1314_
.sym 33291 CPU.Jimm[13]
.sym 33295 isIO
.sym 33296 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 33297 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[13]
.sym 33298 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 33299 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 33301 CPU.aluIn1[17]
.sym 33302 RAM_rdata[15]
.sym 33307 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[17]
.sym 33309 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 33310 CPU.aluIn1[2]
.sym 33320 CPU.aluIn1[15]
.sym 33324 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 33325 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 33326 CPU.aluIn1[2]
.sym 33327 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 33342 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 33343 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[13]
.sym 33344 $abc$6176$new_n1314_
.sym 33345 CPU.aluIn1[13]
.sym 33348 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 33349 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[17]
.sym 33350 CPU.aluIn1[17]
.sym 33351 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 33354 RAM_rdata[15]
.sym 33355 CPU.Jimm[12]
.sym 33356 CPU.Jimm[13]
.sym 33357 isIO
.sym 33374 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 33375 CPU.Jimm[12]
.sym 33376 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 33378 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[28]_new_inv_
.sym 33382 CPU.Bimm[3]
.sym 33387 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 33501 CPU.aluIn1[19]
.sym 33616 TXD$SB_IO_OUT
.sym 34005 mem_addr[8]
.sym 34497 $abc$6176$new_n1665_
.sym 34619 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 34620 CPU.aluPlus[18]
.sym 34742 RAM_rdata[5]
.sym 34743 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 34865 CPU.aluIn2[21]
.sym 34866 CPU.aluPlus[20]
.sym 34870 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4518
.sym 34890 $abc$6176$new_n1661_
.sym 34988 CPU.aluPlus[21]
.sym 35005 $abc$6176$auto$rtlil.cc:1969:NotGate$6102
.sym 35007 $PACKER_VCC_NET
.sym 35009 CPU.loadstore_addr[0]
.sym 35011 mem_wdata[7]
.sym 35012 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[4]_new_
.sym 35034 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 35040 $abc$6176$new_n1090_
.sym 35047 $abc$6176$new_n1055_
.sym 35050 $abc$6176$new_n1661_
.sym 35064 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 35065 $abc$6176$new_n1090_
.sym 35066 $abc$6176$new_n1661_
.sym 35067 $abc$6176$new_n1055_
.sym 35105 $abc$6176$new_n1055_
.sym 35107 UART.data[8]
.sym 35108 UART.data[9]
.sym 35111 $abc$6176$CPU.mem_rdata[25]_new_
.sym 35112 CPU.aluIn1[1]
.sym 35131 mem_wdata[10]
.sym 35159 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 35162 $abc$6176$new_n1665_
.sym 35169 $abc$6176$new_n1664_
.sym 35172 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[4]_new_
.sym 35175 $abc$6176$new_n1664_
.sym 35176 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[4]_new_
.sym 35177 $abc$6176$new_n1665_
.sym 35178 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 35224 $abc$6176$new_n1729_
.sym 35225 mem_wdata[10]
.sym 35227 $abc$6176$new_n1664_
.sym 35229 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4452
.sym 35231 UART.data[1]
.sym 35235 CPU.aluIn2[22]
.sym 35237 $techmap596\RAM.MEM.2.1.0.A1DATA_16[10]
.sym 35238 $techmap596\RAM.MEM.2.1.0.A1DATA_16[4]
.sym 35239 $abc$6176$CPU.shifter[3]_new_inv_
.sym 35240 CPU.aluIn1[6]
.sym 35241 RAM_rdata[1]
.sym 35242 $abc$6176$new_n1127_
.sym 35244 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379
.sym 35245 mem_addr[2]
.sym 35246 $techmap591\RAM.MEM.2.2.0.A1DATA_16[14]
.sym 35249 CPU.Bimm[1]
.sym 35250 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3828[1]_new_
.sym 35251 mem_addr[3]
.sym 35253 CPU.aluIn2[7]
.sym 35256 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 35258 CPU.Bimm[10]
.sym 35259 mem_wdata[10]
.sym 35268 CPU.state[1]
.sym 35271 CPU.state[2]
.sym 35286 CPU.state[0]
.sym 35334 CPU.state[2]
.sym 35335 CPU.state[0]
.sym 35337 CPU.state[1]
.sym 35347 CPU.aluIn2[10]
.sym 35348 $abc$6176$new_n1076_
.sym 35349 $abc$6176$new_n1247_
.sym 35350 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[5]
.sym 35351 $abc$6176$new_n1126_
.sym 35352 $abc$6176$new_n1005_
.sym 35353 $abc$6176$new_n1171_
.sym 35354 uart_ready
.sym 35358 RAM_rdata[17]
.sym 35359 $techmap591\RAM.MEM.2.2.0.A1DATA_16[6]
.sym 35360 $techmap596\RAM.MEM.2.1.0.A1DATA_16[12]
.sym 35361 $abc$6176$CPU.shifter[30]_new_inv_
.sym 35362 $techmap596\RAM.MEM.2.1.0.A1DATA_16[2]
.sym 35363 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4362
.sym 35364 UART.data[1]
.sym 35365 $techmap591\RAM.MEM.2.2.0.A1DATA_16[0]
.sym 35366 $techmap596\RAM.MEM.2.1.0.A1DATA_16[0]
.sym 35367 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4362
.sym 35368 RAM_rdata[15]
.sym 35369 RAM_rdata[11]
.sym 35371 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 35372 CPU.loadstore_addr[8]
.sym 35373 mem_wdata[31]
.sym 35374 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[9]
.sym 35375 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 35377 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[10]
.sym 35378 CPU.aluPlus[1]
.sym 35379 CPU.aluMinus[2]
.sym 35380 CPU.aluIn2[10]
.sym 35381 $abc$6176$new_n1172_
.sym 35382 CPU.aluPlus[3]
.sym 35388 CPU.loadstore_addr[8]
.sym 35392 $abc$6176$and$riscv.v:362$159_Y_new_
.sym 35393 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 35394 CPU.rs2[10]
.sym 35396 $abc$6176$new_n1729_
.sym 35397 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 35398 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[1]_new_
.sym 35399 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 35400 CPU.PC[8]
.sym 35402 CPU.aluPlus[6]
.sym 35404 mem_addr[3]
.sym 35405 UART.cnt[11]
.sym 35406 $abc$6176$new_n1730_
.sym 35408 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 35410 CPU.aluMinus[6]
.sym 35411 uart_ready
.sym 35412 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 35414 CPU.aluIn1[5]
.sym 35415 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[5]
.sym 35416 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 35418 CPU.Bimm[10]
.sym 35419 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 35422 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 35423 CPU.loadstore_addr[8]
.sym 35424 CPU.PC[8]
.sym 35430 CPU.rs2[10]
.sym 35433 CPU.aluMinus[6]
.sym 35434 CPU.aluPlus[6]
.sym 35435 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 35436 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 35439 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 35440 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[5]
.sym 35441 CPU.aluIn1[5]
.sym 35442 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 35445 $abc$6176$new_n1730_
.sym 35446 $abc$6176$new_n1729_
.sym 35447 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 35448 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[1]_new_
.sym 35457 mem_addr[3]
.sym 35458 uart_ready
.sym 35459 $abc$6176$and$riscv.v:362$159_Y_new_
.sym 35460 UART.cnt[11]
.sym 35463 CPU.Bimm[10]
.sym 35464 CPU.rs2[10]
.sym 35466 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 35471 CPU.aluMinus[1]
.sym 35472 CPU.aluMinus[2]
.sym 35473 CPU.aluMinus[3]
.sym 35474 CPU.aluMinus[4]
.sym 35475 CPU.aluMinus[5]
.sym 35476 CPU.aluMinus[6]
.sym 35477 CPU.aluMinus[7]
.sym 35480 CPU.aluIn2[20]
.sym 35481 CPU.aluPlus[24]
.sym 35482 mem_addr[8]
.sym 35483 $techmap591\RAM.MEM.2.2.0.A1DATA_16[4]
.sym 35484 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 35485 $techmap600\RAM.MEM.2.0.0.A1DATA_16[10]
.sym 35486 $techmap600\RAM.MEM.2.0.0.A1DATA_16[4]
.sym 35487 RAM_rdata[25]
.sym 35488 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 35489 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 35490 $techmap600\RAM.MEM.2.0.0.A1DATA_16[12]
.sym 35491 $techmap600\RAM.MEM.2.0.0.A1DATA_16[8]
.sym 35492 CPU.Bimm[8]
.sym 35497 RAM_rdata[12]
.sym 35498 mem_wdata[5]
.sym 35499 CPU.aluPlus[8]
.sym 35500 CPU.aluPlus[7]
.sym 35501 CPU.aluPlus[9]
.sym 35502 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 35503 mem_wdata[7]
.sym 35504 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[4]_new_
.sym 35505 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 35514 CPU.aluIn2[6]
.sym 35515 CPU.aluIn1[3]
.sym 35516 CPU.aluIn2[3]
.sym 35517 CPU.aluIn2[1]
.sym 35520 CPU.aluIn1[2]
.sym 35521 CPU.aluIn1[4]
.sym 35523 CPU.aluIn2[7]
.sym 35527 CPU.aluIn2[0]
.sym 35529 CPU.aluIn2[4]
.sym 35530 CPU.aluIn2[2]
.sym 35531 CPU.aluIn2[5]
.sym 35535 CPU.aluIn1[1]
.sym 35536 CPU.aluIn1[7]
.sym 35537 CPU.aluIn1[5]
.sym 35539 CPU.aluIn1[0]
.sym 35540 CPU.aluIn1[6]
.sym 35543 $auto$alumacc.cc:474:replace_alu$383.C[1]
.sym 35545 CPU.aluIn1[0]
.sym 35546 CPU.aluIn2[0]
.sym 35549 $auto$alumacc.cc:474:replace_alu$383.C[2]
.sym 35551 CPU.aluIn2[1]
.sym 35552 CPU.aluIn1[1]
.sym 35553 $auto$alumacc.cc:474:replace_alu$383.C[1]
.sym 35555 $auto$alumacc.cc:474:replace_alu$383.C[3]
.sym 35557 CPU.aluIn2[2]
.sym 35558 CPU.aluIn1[2]
.sym 35559 $auto$alumacc.cc:474:replace_alu$383.C[2]
.sym 35561 $auto$alumacc.cc:474:replace_alu$383.C[4]
.sym 35563 CPU.aluIn1[3]
.sym 35564 CPU.aluIn2[3]
.sym 35565 $auto$alumacc.cc:474:replace_alu$383.C[3]
.sym 35567 $auto$alumacc.cc:474:replace_alu$383.C[5]
.sym 35569 CPU.aluIn1[4]
.sym 35570 CPU.aluIn2[4]
.sym 35571 $auto$alumacc.cc:474:replace_alu$383.C[4]
.sym 35573 $auto$alumacc.cc:474:replace_alu$383.C[6]
.sym 35575 CPU.aluIn2[5]
.sym 35576 CPU.aluIn1[5]
.sym 35577 $auto$alumacc.cc:474:replace_alu$383.C[5]
.sym 35579 $auto$alumacc.cc:474:replace_alu$383.C[7]
.sym 35581 CPU.aluIn2[6]
.sym 35582 CPU.aluIn1[6]
.sym 35583 $auto$alumacc.cc:474:replace_alu$383.C[6]
.sym 35585 $auto$alumacc.cc:474:replace_alu$383.C[8]
.sym 35587 CPU.aluIn1[7]
.sym 35588 CPU.aluIn2[7]
.sym 35589 $auto$alumacc.cc:474:replace_alu$383.C[7]
.sym 35593 CPU.aluMinus[8]
.sym 35594 CPU.aluMinus[9]
.sym 35595 CPU.aluMinus[10]
.sym 35596 CPU.aluMinus[11]
.sym 35597 CPU.aluMinus[12]
.sym 35598 CPU.aluMinus[13]
.sym 35599 CPU.aluMinus[14]
.sym 35600 CPU.aluMinus[15]
.sym 35603 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[11]
.sym 35604 CPU.aluIn1[17]
.sym 35606 CPU.Bimm[1]
.sym 35607 CPU.loadstore_addr[1]
.sym 35609 CPU.aluIn1[1]
.sym 35610 CPU.aluMinus[7]
.sym 35611 CPU.instr[6]
.sym 35612 mem_addr[8]
.sym 35613 CPU.aluIn2[6]
.sym 35614 $techmap600\RAM.MEM.2.0.0.A1DATA_16[2]
.sym 35615 CPU.aluPlus[4]
.sym 35616 $abc$6176$auto$rtlil.cc:1906:Mux$533
.sym 35617 CPU.aluPlus[12]
.sym 35618 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[15]
.sym 35619 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[18]
.sym 35620 CPU.aluPlus[23]
.sym 35621 CPU.aluPlus[14]
.sym 35622 CPU.aluIn1[9]
.sym 35623 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 35624 CPU.aluIn2[8]
.sym 35625 CPU.aluIn2[13]
.sym 35626 CPU.aluIn1[8]
.sym 35627 CPU.aluIn1[25]
.sym 35628 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 35629 $auto$alumacc.cc:474:replace_alu$383.C[8]
.sym 35636 CPU.aluIn2[13]
.sym 35637 CPU.aluIn1[8]
.sym 35640 CPU.aluIn2[8]
.sym 35641 CPU.aluIn2[11]
.sym 35646 CPU.aluIn1[9]
.sym 35648 CPU.aluIn2[15]
.sym 35649 CPU.aluIn2[9]
.sym 35650 CPU.aluIn2[10]
.sym 35651 CPU.aluIn1[10]
.sym 35654 CPU.aluIn1[15]
.sym 35655 CPU.aluIn2[12]
.sym 35659 CPU.aluIn2[14]
.sym 35660 CPU.aluIn1[13]
.sym 35661 CPU.aluIn1[12]
.sym 35662 CPU.aluIn1[14]
.sym 35663 CPU.aluIn1[11]
.sym 35666 $auto$alumacc.cc:474:replace_alu$383.C[9]
.sym 35668 CPU.aluIn1[8]
.sym 35669 CPU.aluIn2[8]
.sym 35670 $auto$alumacc.cc:474:replace_alu$383.C[8]
.sym 35672 $auto$alumacc.cc:474:replace_alu$383.C[10]
.sym 35674 CPU.aluIn2[9]
.sym 35675 CPU.aluIn1[9]
.sym 35676 $auto$alumacc.cc:474:replace_alu$383.C[9]
.sym 35678 $auto$alumacc.cc:474:replace_alu$383.C[11]
.sym 35680 CPU.aluIn1[10]
.sym 35681 CPU.aluIn2[10]
.sym 35682 $auto$alumacc.cc:474:replace_alu$383.C[10]
.sym 35684 $auto$alumacc.cc:474:replace_alu$383.C[12]
.sym 35686 CPU.aluIn1[11]
.sym 35687 CPU.aluIn2[11]
.sym 35688 $auto$alumacc.cc:474:replace_alu$383.C[11]
.sym 35690 $auto$alumacc.cc:474:replace_alu$383.C[13]
.sym 35692 CPU.aluIn2[12]
.sym 35693 CPU.aluIn1[12]
.sym 35694 $auto$alumacc.cc:474:replace_alu$383.C[12]
.sym 35696 $auto$alumacc.cc:474:replace_alu$383.C[14]
.sym 35698 CPU.aluIn2[13]
.sym 35699 CPU.aluIn1[13]
.sym 35700 $auto$alumacc.cc:474:replace_alu$383.C[13]
.sym 35702 $auto$alumacc.cc:474:replace_alu$383.C[15]
.sym 35704 CPU.aluIn1[14]
.sym 35705 CPU.aluIn2[14]
.sym 35706 $auto$alumacc.cc:474:replace_alu$383.C[14]
.sym 35708 $auto$alumacc.cc:474:replace_alu$383.C[16]
.sym 35710 CPU.aluIn1[15]
.sym 35711 CPU.aluIn2[15]
.sym 35712 $auto$alumacc.cc:474:replace_alu$383.C[15]
.sym 35716 CPU.aluMinus[16]
.sym 35717 CPU.aluMinus[17]
.sym 35718 CPU.aluMinus[18]
.sym 35719 CPU.aluMinus[19]
.sym 35720 CPU.aluMinus[20]
.sym 35721 CPU.aluMinus[21]
.sym 35722 CPU.aluMinus[22]
.sym 35723 CPU.aluMinus[23]
.sym 35726 $abc$6176$CPU.LOAD_data[6]_new_
.sym 35727 CPU.aluPlus[26]
.sym 35728 $abc$6176$new_n1705_
.sym 35729 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[13]
.sym 35731 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 35732 $techmap591\RAM.MEM.2.2.0.A1DATA_16[8]
.sym 35733 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[14]
.sym 35734 CPU.aluPlus[10]
.sym 35735 mem_addr[4]
.sym 35736 CPU.aluPlus[11]
.sym 35737 RAM_rdata[18]
.sym 35738 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[11]
.sym 35739 mem_addr[2]
.sym 35740 CPU.aluMinus[30]
.sym 35741 CPU.aluPlus[10]
.sym 35742 CPU.Bimm[1]
.sym 35743 CPU.loadstore_addr[1]
.sym 35744 CPU.aluMinus[12]
.sym 35745 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[28]
.sym 35746 CPU.aluIn1[20]
.sym 35747 CPU.aluPlus[13]
.sym 35748 CPU.Iimm[0]
.sym 35749 CPU.aluIn2[7]
.sym 35750 CPU.aluIn1[16]
.sym 35751 CPU.aluPlus[15]
.sym 35752 $auto$alumacc.cc:474:replace_alu$383.C[16]
.sym 35757 CPU.aluIn1[16]
.sym 35761 CPU.aluIn1[21]
.sym 35765 CPU.aluIn2[16]
.sym 35766 CPU.aluIn1[22]
.sym 35769 CPU.aluIn1[19]
.sym 35771 CPU.aluIn1[23]
.sym 35772 CPU.aluIn1[20]
.sym 35774 CPU.aluIn2[21]
.sym 35775 CPU.aluIn2[19]
.sym 35778 CPU.aluIn2[18]
.sym 35780 CPU.aluIn2[22]
.sym 35782 CPU.aluIn2[17]
.sym 35783 CPU.aluIn2[20]
.sym 35784 CPU.aluIn1[18]
.sym 35785 CPU.aluIn1[17]
.sym 35788 CPU.aluIn2[23]
.sym 35789 $auto$alumacc.cc:474:replace_alu$383.C[17]
.sym 35791 CPU.aluIn2[16]
.sym 35792 CPU.aluIn1[16]
.sym 35793 $auto$alumacc.cc:474:replace_alu$383.C[16]
.sym 35795 $auto$alumacc.cc:474:replace_alu$383.C[18]
.sym 35797 CPU.aluIn2[17]
.sym 35798 CPU.aluIn1[17]
.sym 35799 $auto$alumacc.cc:474:replace_alu$383.C[17]
.sym 35801 $auto$alumacc.cc:474:replace_alu$383.C[19]
.sym 35803 CPU.aluIn2[18]
.sym 35804 CPU.aluIn1[18]
.sym 35805 $auto$alumacc.cc:474:replace_alu$383.C[18]
.sym 35807 $auto$alumacc.cc:474:replace_alu$383.C[20]
.sym 35809 CPU.aluIn2[19]
.sym 35810 CPU.aluIn1[19]
.sym 35811 $auto$alumacc.cc:474:replace_alu$383.C[19]
.sym 35813 $auto$alumacc.cc:474:replace_alu$383.C[21]
.sym 35815 CPU.aluIn2[20]
.sym 35816 CPU.aluIn1[20]
.sym 35817 $auto$alumacc.cc:474:replace_alu$383.C[20]
.sym 35819 $auto$alumacc.cc:474:replace_alu$383.C[22]
.sym 35821 CPU.aluIn1[21]
.sym 35822 CPU.aluIn2[21]
.sym 35823 $auto$alumacc.cc:474:replace_alu$383.C[21]
.sym 35825 $auto$alumacc.cc:474:replace_alu$383.C[23]
.sym 35827 CPU.aluIn2[22]
.sym 35828 CPU.aluIn1[22]
.sym 35829 $auto$alumacc.cc:474:replace_alu$383.C[22]
.sym 35831 $auto$alumacc.cc:474:replace_alu$383.C[24]
.sym 35833 CPU.aluIn2[23]
.sym 35834 CPU.aluIn1[23]
.sym 35835 $auto$alumacc.cc:474:replace_alu$383.C[23]
.sym 35839 CPU.aluMinus[24]
.sym 35840 CPU.aluMinus[25]
.sym 35841 CPU.aluMinus[26]
.sym 35842 CPU.aluMinus[27]
.sym 35843 CPU.aluMinus[28]
.sym 35844 CPU.aluMinus[29]
.sym 35845 CPU.aluMinus[30]
.sym 35846 CPU.aluMinus[31]
.sym 35847 mem_wdata[17]
.sym 35848 CPU.aluMinus[21]
.sym 35849 CPU.aluMinus[21]
.sym 35850 $abc$6176$new_n1044_
.sym 35851 CPU.aluPlus[16]
.sym 35852 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[19]
.sym 35853 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[21]
.sym 35854 CPU.aluMinus[19]
.sym 35855 CPU.loadstore_addr[0]
.sym 35856 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[22]
.sym 35857 CPU.aluPlus[18]
.sym 35859 CPU.PCplus4[5]
.sym 35860 $abc$6176$new_n1226_
.sym 35861 CPU.aluIn2[16]
.sym 35862 mem_wdata[22]
.sym 35863 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[17]
.sym 35864 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[27]
.sym 35865 mem_wdata[31]
.sym 35866 CPU.aluPlus[19]
.sym 35867 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 35868 CPU.aluIn2[17]
.sym 35869 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[10]
.sym 35870 $abc$6176$new_n1254_
.sym 35871 CPU.aluPlus[24]
.sym 35872 CPU.Iimm[3]
.sym 35873 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[9]
.sym 35874 CPU.aluIn2[23]
.sym 35875 $auto$alumacc.cc:474:replace_alu$383.C[24]
.sym 35881 CPU.aluIn1[24]
.sym 35884 CPU.aluIn2[26]
.sym 35886 CPU.aluIn1[30]
.sym 35887 CPU.aluIn2[30]
.sym 35888 CPU.aluIn1[27]
.sym 35891 CPU.aluIn2[24]
.sym 35892 CPU.aluIn1[31]
.sym 35893 CPU.aluIn1[29]
.sym 35897 CPU.aluIn2[29]
.sym 35898 CPU.aluIn2[27]
.sym 35899 CPU.aluIn1[25]
.sym 35901 CPU.aluIn2[31]
.sym 35902 CPU.aluIn2[25]
.sym 35905 CPU.aluIn1[28]
.sym 35906 CPU.aluIn2[28]
.sym 35910 CPU.aluIn1[26]
.sym 35912 $auto$alumacc.cc:474:replace_alu$383.C[25]
.sym 35914 CPU.aluIn1[24]
.sym 35915 CPU.aluIn2[24]
.sym 35916 $auto$alumacc.cc:474:replace_alu$383.C[24]
.sym 35918 $auto$alumacc.cc:474:replace_alu$383.C[26]
.sym 35920 CPU.aluIn2[25]
.sym 35921 CPU.aluIn1[25]
.sym 35922 $auto$alumacc.cc:474:replace_alu$383.C[25]
.sym 35924 $auto$alumacc.cc:474:replace_alu$383.C[27]
.sym 35926 CPU.aluIn1[26]
.sym 35927 CPU.aluIn2[26]
.sym 35928 $auto$alumacc.cc:474:replace_alu$383.C[26]
.sym 35930 $auto$alumacc.cc:474:replace_alu$383.C[28]
.sym 35932 CPU.aluIn2[27]
.sym 35933 CPU.aluIn1[27]
.sym 35934 $auto$alumacc.cc:474:replace_alu$383.C[27]
.sym 35936 $auto$alumacc.cc:474:replace_alu$383.C[29]
.sym 35938 CPU.aluIn2[28]
.sym 35939 CPU.aluIn1[28]
.sym 35940 $auto$alumacc.cc:474:replace_alu$383.C[28]
.sym 35942 $auto$alumacc.cc:474:replace_alu$383.C[30]
.sym 35944 CPU.aluIn1[29]
.sym 35945 CPU.aluIn2[29]
.sym 35946 $auto$alumacc.cc:474:replace_alu$383.C[29]
.sym 35948 $auto$alumacc.cc:474:replace_alu$383.C[31]
.sym 35950 CPU.aluIn2[30]
.sym 35951 CPU.aluIn1[30]
.sym 35952 $auto$alumacc.cc:474:replace_alu$383.C[30]
.sym 35955 CPU.aluIn1[31]
.sym 35957 CPU.aluIn2[31]
.sym 35958 $auto$alumacc.cc:474:replace_alu$383.C[31]
.sym 35962 CPU.LTU
.sym 35963 CPU.aluIn2[29]
.sym 35964 CPU.aluIn2[27]
.sym 35965 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 35966 CPU.aluIn2[7]
.sym 35967 $abc$6176$new_n739_
.sym 35968 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[17]
.sym 35969 $abc$6176$new_n1266_
.sym 35973 $abc$6176$new_n1665_
.sym 35974 $abc$6176$CPU.isJALR_new_
.sym 35975 CPU.aluIn1[10]
.sym 35976 CPU.aluPlus[29]
.sym 35977 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 35978 CPU.aluPlus[25]
.sym 35979 mem_wdata[15]
.sym 35980 CPU.aluPlus[26]
.sym 35981 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[30]
.sym 35982 CPU.PCplusImm[23]
.sym 35983 CPU.aluPlus[5]
.sym 35984 CPU.aluPlus[28]
.sym 35985 CPU.aluPlus[3]
.sym 35986 CPU.aluMinus[26]
.sym 35987 CPU.aluPlus[8]
.sym 35988 CPU.aluIn2[25]
.sym 35989 CPU.aluPlus[27]
.sym 35990 mem_wdata[7]
.sym 35991 CPU.Bimm[12]
.sym 35992 RAM_rdata[2]
.sym 35993 RAM_rdata[22]
.sym 35994 mem_wdata[5]
.sym 35995 $abc$6176$CPU.shifter[6]_new_inv_
.sym 35996 CPU.aluMinus[31]
.sym 35997 RAM_rdata[12]
.sym 36003 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 36004 $abc$6176$CPU.aluOut[6]_new_inv_
.sym 36006 $abc$6176$new_n1656_
.sym 36007 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 36009 RAM_rdata[1]
.sym 36010 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 36011 CPU.aluPlus[10]
.sym 36012 $abc$6176$new_n698_
.sym 36014 $abc$6176$new_n1657_
.sym 36015 $abc$6176$new_n1244_
.sym 36016 CPU.aluMinus[29]
.sym 36017 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 36018 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 36019 CPU.aluMinus[10]
.sym 36020 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$2574[0]_new_inv_
.sym 36021 $abc$6176$CPU.LOAD_data[6]_new_
.sym 36024 $abc$6176$new_n1239_
.sym 36029 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[2]_new_
.sym 36030 $abc$6176$new_n1254_
.sym 36031 CPU.PCplus4[23]
.sym 36032 CPU.Iimm[3]
.sym 36034 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 36036 CPU.Iimm[3]
.sym 36037 CPU.PCplus4[23]
.sym 36038 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 36042 $abc$6176$new_n1239_
.sym 36043 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 36044 $abc$6176$new_n1244_
.sym 36045 $abc$6176$new_n1254_
.sym 36048 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 36049 $abc$6176$CPU.aluOut[6]_new_inv_
.sym 36050 $abc$6176$CPU.LOAD_data[6]_new_
.sym 36051 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 36055 $abc$6176$new_n698_
.sym 36056 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$2574[0]_new_inv_
.sym 36060 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 36061 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[2]_new_
.sym 36062 $abc$6176$new_n1657_
.sym 36063 $abc$6176$new_n1656_
.sym 36067 RAM_rdata[1]
.sym 36072 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 36073 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 36074 CPU.aluMinus[10]
.sym 36075 CPU.aluPlus[10]
.sym 36079 CPU.aluMinus[29]
.sym 36082 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379_$glb_ce
.sym 36083 clk
.sym 36084 isIO_$glb_sr
.sym 36085 $abc$6176$new_n1496_
.sym 36086 $abc$6176$new_n1252_
.sym 36087 RAM_rdata[26]
.sym 36088 CPU.aluIn2[14]
.sym 36089 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[15]
.sym 36090 CPU.aluIn2[23]
.sym 36091 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[7]
.sym 36092 CPU.aluIn2[13]
.sym 36094 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 36095 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 36096 CPU.aluPlus[18]
.sym 36097 CPU.instr[5]
.sym 36098 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[17]
.sym 36099 CPU.PCplusImm[28]
.sym 36100 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 36101 CPU.PCplusImm[5]
.sym 36102 $abc$6176$new_n698_
.sym 36103 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 36105 mem_rdata[9]
.sym 36106 CPU.PCplusImm[21]
.sym 36108 $techmap584\RAM.MEM.3.2.0.A1DATA_16[4]
.sym 36109 CPU.aluIn1[9]
.sym 36110 $abc$6176$new_n1670_
.sym 36111 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 36112 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 36113 CPU.aluPlus[14]
.sym 36114 CPU.aluPlus[12]
.sym 36115 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[2]_new_
.sym 36116 CPU.aluIn2[13]
.sym 36117 CPU.loadstore_addr[0]
.sym 36118 isIO
.sym 36119 mem_wdata[31]
.sym 36120 CPU.aluPlus[23]
.sym 36128 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 36131 $abc$6176$new_n1210_
.sym 36132 $abc$6176$new_n1029_
.sym 36133 $abc$6176$new_n1171_
.sym 36134 CPU.rs2[9]
.sym 36135 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 36136 RAM_rdata[18]
.sym 36137 mem_wdata[3]
.sym 36139 mem_rdata[9]
.sym 36141 $abc$6176$new_n1208_
.sym 36142 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 36145 $abc$6176$new_n1044_
.sym 36147 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 36148 CPU.Bimm[9]
.sym 36149 CPU.Iimm[3]
.sym 36150 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3801[1]_new_
.sym 36151 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[22]
.sym 36152 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3792[1]_new_
.sym 36155 $abc$6176$CPU.shifter[6]_new_inv_
.sym 36156 $abc$6176$CPU.mem_rdata[25]_new_
.sym 36157 CPU.loadstore_addr[1]
.sym 36159 mem_rdata[9]
.sym 36160 $abc$6176$CPU.mem_rdata[25]_new_
.sym 36161 CPU.loadstore_addr[1]
.sym 36165 $abc$6176$new_n1171_
.sym 36166 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 36167 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3801[1]_new_
.sym 36168 $abc$6176$CPU.shifter[6]_new_inv_
.sym 36171 mem_wdata[3]
.sym 36173 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 36174 CPU.Iimm[3]
.sym 36177 $abc$6176$new_n1044_
.sym 36178 $abc$6176$new_n1029_
.sym 36179 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 36180 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 36183 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[22]
.sym 36190 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 36191 CPU.rs2[9]
.sym 36192 CPU.Bimm[9]
.sym 36195 $abc$6176$new_n1208_
.sym 36196 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3792[1]_new_
.sym 36197 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 36198 $abc$6176$new_n1210_
.sym 36203 RAM_rdata[18]
.sym 36205 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379_$glb_ce
.sym 36206 clk
.sym 36207 isIO_$glb_sr
.sym 36208 CPU.instr[4]
.sym 36209 $abc$6176$new_n1304_
.sym 36210 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[7]_new_inv_
.sym 36211 $abc$6176$new_n1238_
.sym 36212 CPU.writeBackData[11]
.sym 36213 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[12]_new_inv_
.sym 36214 $abc$6176$CPU.LOAD_halfword[10]_new_inv_
.sym 36215 CPU.writeBackData[12]
.sym 36218 $abc$6176$CPU.mem_rdata[22]_new_
.sym 36219 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 36220 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[13]
.sym 36221 CPU.PC[13]
.sym 36222 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[14]
.sym 36223 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 36224 RAM_rdata[18]
.sym 36225 CPU.Bimm[7]
.sym 36226 CPU.Jimm[19]
.sym 36227 $abc$6176$new_n1496_
.sym 36228 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 36229 CPU.PCplusImm[29]
.sym 36230 RAM_rdata[1]
.sym 36231 RAM_rdata[26]
.sym 36232 CPU.aluMinus[12]
.sym 36233 CPU.Jimm[12]
.sym 36234 CPU.Jimm[13]
.sym 36235 CPU.aluPlus[13]
.sym 36236 CPU.Iimm[0]
.sym 36237 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 36238 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 36239 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[9]
.sym 36240 CPU.Jimm[15]
.sym 36241 CPU.instr[4]
.sym 36242 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 36243 CPU.loadstore_addr[1]
.sym 36251 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[25]
.sym 36255 RAM_rdata[4]
.sym 36257 CPU.Jimm[12]
.sym 36259 CPU.Iimm[4]
.sym 36260 CPU.Jimm[13]
.sym 36261 CPU.Bimm[12]
.sym 36262 $abc$6176$new_n1156_
.sym 36263 RAM_rdata[22]
.sym 36264 RAM_rdata[2]
.sym 36265 CPU.instr[4]
.sym 36267 $abc$6176$CPU.mem_rdata[4]_new_
.sym 36269 isIO
.sym 36270 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 36272 $abc$6176$CPU.LOAD_halfword[4]_new_inv_
.sym 36276 $abc$6176$CPU.mem_rdata[26]_new_
.sym 36277 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 36278 CPU.instr[3]
.sym 36280 $abc$6176$new_n1145_
.sym 36284 $abc$6176$CPU.mem_rdata[26]_new_
.sym 36291 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[25]
.sym 36294 RAM_rdata[4]
.sym 36296 isIO
.sym 36300 RAM_rdata[22]
.sym 36303 isIO
.sym 36308 RAM_rdata[2]
.sym 36312 CPU.Bimm[12]
.sym 36313 CPU.instr[3]
.sym 36314 CPU.Iimm[4]
.sym 36315 CPU.instr[4]
.sym 36318 CPU.Jimm[13]
.sym 36319 $abc$6176$CPU.LOAD_halfword[4]_new_inv_
.sym 36320 $abc$6176$CPU.mem_rdata[4]_new_
.sym 36321 CPU.Jimm[12]
.sym 36324 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 36325 $abc$6176$new_n1156_
.sym 36326 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 36327 $abc$6176$new_n1145_
.sym 36328 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379_$glb_ce
.sym 36329 clk
.sym 36330 isIO_$glb_sr
.sym 36331 $abc$6176$new_n1661_
.sym 36333 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[14]
.sym 36334 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[20]
.sym 36335 CPU.writeBackData[6]
.sym 36336 $abc$6176$CPU.mem_rdata[20]_new_
.sym 36337 CPU.writeBackData[14]
.sym 36338 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[12]
.sym 36341 CPU.aluIn2[21]
.sym 36342 CPU.aluPlus[20]
.sym 36343 CPU.aluIn2[31]
.sym 36344 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[19]
.sym 36345 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4518
.sym 36347 $abc$6176$new_n1284_
.sym 36348 CPU.PCplusImm[20]
.sym 36350 $abc$6176$CPU.mem_rdata[10]_new_
.sym 36351 $abc$6176$CPU.shifter[18]_new_inv_
.sym 36352 $abc$6176$new_n1304_
.sym 36353 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 36354 RAM_rdata[11]
.sym 36355 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[11]_new_
.sym 36356 $abc$6176$new_n1310_
.sym 36357 mem_wdata[31]
.sym 36358 $abc$6176$CPU.mem_rdata[22]_new_
.sym 36359 CPU.aluPlus[19]
.sym 36360 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[17]
.sym 36361 CPU.PCplusImm[15]
.sym 36362 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[27]
.sym 36363 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 36364 CPU.instr[3]
.sym 36365 CPU.rs2[12]
.sym 36366 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 36372 RAM_rdata[25]
.sym 36373 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 36374 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 36375 mem_wdata[15]
.sym 36376 $abc$6176$new_n1294_
.sym 36377 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[5]_new_inv_
.sym 36378 $abc$6176$CPU.LOAD_halfword[12]_new_inv_
.sym 36379 $abc$6176$CPU.LOAD_halfword[4]_new_inv_
.sym 36380 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 36381 CPU.PCplusImm[5]
.sym 36383 $abc$6176$new_n1238_
.sym 36384 CPU.aluPlus[12]
.sym 36385 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 36386 $abc$6176$new_n1120_
.sym 36388 isIO
.sym 36389 CPU.loadstore_addr[0]
.sym 36390 $abc$6176$new_n1105_
.sym 36392 CPU.aluMinus[12]
.sym 36393 $abc$6176$new_n1293_
.sym 36394 CPU.aluIn1[8]
.sym 36396 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 36397 CPU.rs2[31]
.sym 36398 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 36399 $abc$6176$new_n1295_
.sym 36400 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[8]
.sym 36401 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 36402 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 36403 CPU.loadstore_addr[1]
.sym 36405 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 36406 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 36407 $abc$6176$new_n1105_
.sym 36408 $abc$6176$new_n1120_
.sym 36412 RAM_rdata[25]
.sym 36414 isIO
.sym 36417 $abc$6176$CPU.LOAD_halfword[12]_new_inv_
.sym 36418 CPU.loadstore_addr[0]
.sym 36419 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 36420 $abc$6176$CPU.LOAD_halfword[4]_new_inv_
.sym 36423 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 36424 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 36425 CPU.aluPlus[12]
.sym 36426 CPU.aluMinus[12]
.sym 36429 $abc$6176$new_n1295_
.sym 36430 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 36431 $abc$6176$new_n1294_
.sym 36432 $abc$6176$new_n1293_
.sym 36435 CPU.loadstore_addr[0]
.sym 36436 CPU.loadstore_addr[1]
.sym 36437 mem_wdata[15]
.sym 36438 CPU.rs2[31]
.sym 36441 CPU.PCplusImm[5]
.sym 36442 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[5]_new_inv_
.sym 36444 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 36447 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[8]
.sym 36448 $abc$6176$new_n1238_
.sym 36449 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 36450 CPU.aluIn1[8]
.sym 36451 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$4566_$glb_ce
.sym 36452 clk
.sym 36453 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]_$glb_sr
.sym 36454 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[6]_new_inv_
.sym 36455 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[13]_new_inv_
.sym 36456 $abc$6176$new_n1333_
.sym 36457 $abc$6176$new_n925_
.sym 36458 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[17]
.sym 36459 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[12]_new_
.sym 36460 CPU.Bimm[2]
.sym 36461 $abc$6176$new_n1299_
.sym 36462 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 36464 CPU.aluPlus[21]
.sym 36465 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 36466 CPU.Jimm[14]
.sym 36467 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 36468 CPU.aluIn1[10]
.sym 36470 $abc$6176$CPU.mem_rdata[19]_new_
.sym 36471 mem_wdata[15]
.sym 36472 $abc$6176$new_n948_
.sym 36473 CPU.Jimm[15]
.sym 36476 RAM_rdata[25]
.sym 36477 CPU.PCplusImm[5]
.sym 36478 $abc$6176$CPU.mem_rdata[6]_new_
.sym 36479 CPU.aluMinus[16]
.sym 36480 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[22]
.sym 36481 RAM_rdata[15]
.sym 36482 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 36483 mem_wdata[4]
.sym 36484 RAM_rdata[27]
.sym 36485 RAM_rdata[12]
.sym 36486 CPU.aluMinus[26]
.sym 36487 $abc$6176$CPU.shifter[6]_new_inv_
.sym 36488 $abc$6176$new_n1668_
.sym 36489 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 36495 $abc$6176$new_n1668_
.sym 36496 $abc$6176$CPU.shifter[9]_new_inv_
.sym 36497 RAM_rdata[15]
.sym 36498 CPU.Jimm[18]
.sym 36500 RAM_rdata[1]
.sym 36503 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[22]_new_
.sym 36504 $abc$6176$CPU.mem_rdata[6]_new_
.sym 36505 $abc$6176$new_n1290_
.sym 36507 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 36508 CPU.Iimm[0]
.sym 36509 CPU.Bimm[12]
.sym 36511 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 36513 CPU.loadstore_addr[1]
.sym 36514 CPU.Jimm[13]
.sym 36515 RAM_rdata[17]
.sym 36518 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[20]
.sym 36521 $abc$6176$new_n1239_
.sym 36522 $abc$6176$new_n1432_
.sym 36524 CPU.instr[3]
.sym 36526 CPU.instr[4]
.sym 36528 CPU.instr[4]
.sym 36529 CPU.Bimm[12]
.sym 36530 CPU.instr[3]
.sym 36531 CPU.Jimm[18]
.sym 36534 CPU.Jimm[13]
.sym 36535 CPU.loadstore_addr[1]
.sym 36536 RAM_rdata[1]
.sym 36537 RAM_rdata[17]
.sym 36540 $abc$6176$new_n1432_
.sym 36541 $abc$6176$CPU.shifter[9]_new_inv_
.sym 36542 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 36543 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[22]_new_
.sym 36546 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[20]
.sym 36554 RAM_rdata[15]
.sym 36558 CPU.Jimm[13]
.sym 36559 $abc$6176$new_n1668_
.sym 36561 $abc$6176$CPU.mem_rdata[6]_new_
.sym 36566 CPU.Iimm[0]
.sym 36567 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 36570 $abc$6176$new_n1239_
.sym 36572 $abc$6176$new_n1290_
.sym 36574 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379_$glb_ce
.sym 36575 clk
.sym 36576 isIO_$glb_sr
.sym 36577 $abc$6176$new_n1310_
.sym 36578 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[14]_new_
.sym 36579 $abc$6176$new_n1660_
.sym 36580 $abc$6176$new_n1311_
.sym 36581 $abc$6176$new_n1185_
.sym 36582 $abc$6176$CPU.mem_rdata[12]_new_
.sym 36583 CPU.Jimm[12]
.sym 36584 $abc$6176$new_n1283_
.sym 36587 $abc$6176$new_n1272_
.sym 36589 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[18]
.sym 36590 CPU.Bimm[2]
.sym 36591 CPU.PCplus4[10]
.sym 36592 $abc$6176$new_n925_
.sym 36593 $abc$6176$new_n1290_
.sym 36594 CPU.PCplus4[18]
.sym 36595 mem_rdata[9]
.sym 36597 $abc$6176$CPU.isJALR_new_
.sym 36598 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[13]_new_inv_
.sym 36599 $techmap584\RAM.MEM.3.2.0.A1DATA_16[0]
.sym 36600 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[17]
.sym 36601 CPU.aluPlus[23]
.sym 36602 CPU.aluMinus[24]
.sym 36603 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 36604 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[20]
.sym 36605 CPU.aluPlus[14]
.sym 36606 CPU.Jimm[12]
.sym 36607 CPU.aluMinus[28]
.sym 36609 CPU.loadstore_addr[0]
.sym 36610 CPU.aluIn1[8]
.sym 36611 isIO
.sym 36612 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 36618 isIO
.sym 36620 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 36622 $abc$6176$new_n1304_
.sym 36623 CPU.PCplusImm[13]
.sym 36624 $abc$6176$CPU.mem_rdata[13]_new_
.sym 36627 CPU.Jimm[12]
.sym 36628 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 36629 $abc$6176$and$riscv.v:362$160_Y
.sym 36633 CPU.PCplusImm[15]
.sym 36634 CPU.aluPlus[26]
.sym 36635 $abc$6176$new_n1679_
.sym 36637 $abc$6176$CPU.mem_rdata[29]_new_
.sym 36638 CPU.Jimm[13]
.sym 36639 $abc$6176$new_n1340_
.sym 36640 $abc$6176$new_n1239_
.sym 36641 $abc$6176$new_n1283_
.sym 36642 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 36643 mem_wdata[4]
.sym 36644 RAM_rdata[27]
.sym 36645 $abc$6176$new_n1315_
.sym 36646 CPU.aluMinus[26]
.sym 36647 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 36648 $abc$6176$new_n1272_
.sym 36649 CPU.loadstore_addr[1]
.sym 36652 $abc$6176$new_n1272_
.sym 36653 $abc$6176$new_n1239_
.sym 36654 $abc$6176$new_n1283_
.sym 36658 mem_wdata[4]
.sym 36665 isIO
.sym 36666 RAM_rdata[27]
.sym 36669 CPU.PCplusImm[13]
.sym 36670 $abc$6176$new_n1304_
.sym 36671 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 36672 $abc$6176$new_n1315_
.sym 36675 CPU.Jimm[12]
.sym 36677 CPU.Jimm[13]
.sym 36681 CPU.aluMinus[26]
.sym 36682 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 36683 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 36684 CPU.aluPlus[26]
.sym 36687 $abc$6176$CPU.mem_rdata[13]_new_
.sym 36689 CPU.loadstore_addr[1]
.sym 36690 $abc$6176$CPU.mem_rdata[29]_new_
.sym 36693 $abc$6176$new_n1679_
.sym 36694 CPU.PCplusImm[15]
.sym 36695 $abc$6176$new_n1340_
.sym 36696 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 36697 $abc$6176$and$riscv.v:362$160_Y
.sym 36698 clk
.sym 36700 CPU.writeBackData[15]
.sym 36701 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[4]_new_
.sym 36702 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[19]_new_inv_
.sym 36703 $abc$6176$new_n1315_
.sym 36704 CPU.Jimm[13]
.sym 36705 $abc$6176$new_n1332_
.sym 36706 $abc$6176$CPU.mem_rdata[11]_new_
.sym 36707 $abc$6176$new_n1672_
.sym 36712 CPU.PCplus4[28]
.sym 36713 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 36715 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[13]
.sym 36716 CPU.PCplus4[29]
.sym 36717 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[21]_new_inv_
.sym 36718 $abc$6176$CPU.mem_rdata[27]_new_
.sym 36719 $abc$6176$CPU.isJALR_new_
.sym 36721 CPU.PC[13]
.sym 36722 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 36724 CPU.loadstore_addr[1]
.sym 36725 CPU.Jimm[13]
.sym 36726 $abc$6176$new_n1239_
.sym 36727 CPU.aluPlus[13]
.sym 36728 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 36729 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 36730 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 36731 $abc$6176$new_n1493_
.sym 36732 CPU.Jimm[12]
.sym 36733 $abc$6176$CPU.mem_rdata[30]_new_
.sym 36734 $abc$6176$new_n1278_
.sym 36735 CPU.loadstore_addr[1]
.sym 36741 CPU.Jimm[13]
.sym 36742 $abc$6176$new_n948_
.sym 36744 $abc$6176$CPU.mem_rdata[13]_new_
.sym 36745 mem_wdata[3]
.sym 36746 CPU.aluPlus[16]
.sym 36747 $abc$6176$CPU.LOAD_halfword[13]_new_inv_
.sym 36748 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 36749 CPU.aluMinus[16]
.sym 36751 $abc$6176$new_n1640_
.sym 36752 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 36753 CPU.aluMinus[20]
.sym 36754 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 36755 CPU.Jimm[12]
.sym 36756 CPU.aluIn1[24]
.sym 36757 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[24]
.sym 36760 CPU.aluPlus[24]
.sym 36761 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[0]_new_
.sym 36762 CPU.aluMinus[24]
.sym 36763 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 36765 CPU.aluPlus[20]
.sym 36767 $abc$6176$new_n1460_
.sym 36768 $abc$6176$and$riscv.v:362$160_Y
.sym 36769 CPU.aluPlus[18]
.sym 36770 CPU.aluMinus[18]
.sym 36771 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 36774 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 36775 CPU.aluMinus[16]
.sym 36776 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 36777 CPU.aluPlus[16]
.sym 36780 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 36781 CPU.aluIn1[24]
.sym 36782 $abc$6176$new_n1460_
.sym 36783 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[24]
.sym 36786 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 36787 CPU.aluMinus[24]
.sym 36788 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 36789 CPU.aluPlus[24]
.sym 36792 $abc$6176$new_n1640_
.sym 36793 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[0]_new_
.sym 36794 $abc$6176$new_n948_
.sym 36795 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 36798 CPU.Jimm[13]
.sym 36799 CPU.Jimm[12]
.sym 36800 $abc$6176$CPU.LOAD_halfword[13]_new_inv_
.sym 36801 $abc$6176$CPU.mem_rdata[13]_new_
.sym 36805 mem_wdata[3]
.sym 36810 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 36811 CPU.aluPlus[20]
.sym 36812 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 36813 CPU.aluMinus[20]
.sym 36816 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 36817 CPU.aluMinus[18]
.sym 36818 CPU.aluPlus[18]
.sym 36819 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 36820 $abc$6176$and$riscv.v:362$160_Y
.sym 36821 clk
.sym 36823 $abc$6176$CPU.LOAD_halfword[6]_new_inv_
.sym 36824 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[20]
.sym 36825 $abc$6176$new_n1235_
.sym 36826 $abc$6176$new_n1472_
.sym 36827 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 36828 $abc$6176$new_n1331_
.sym 36829 $abc$6176$new_n1279_
.sym 36830 $abc$6176$new_n1448_
.sym 36835 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 36837 $abc$6176$new_n1640_
.sym 36839 $abc$6176$new_n1459_
.sym 36840 RAM_rdata[11]
.sym 36841 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 36842 CPU.aluPlus[16]
.sym 36843 $abc$6176$and$riscv.v:362$160_Y
.sym 36845 RAM_rdata[15]
.sym 36846 CPU.aluPlus[18]
.sym 36847 CPU.aluPlus[19]
.sym 36848 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 36849 $abc$6176$new_n942_
.sym 36850 $abc$6176$CPU.mem_rdata[22]_new_
.sym 36851 $abc$6176$new_n1401_
.sym 36852 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[17]
.sym 36853 CPU.state[2]
.sym 36854 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[27]
.sym 36855 $abc$6176$new_n1185_
.sym 36856 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 36858 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 36866 $abc$6176$new_n1185_
.sym 36867 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 36868 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3756[1]_new_
.sym 36872 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 36873 CPU.aluPlus[28]
.sym 36874 $abc$6176$new_n1328_
.sym 36876 CPU.Jimm[12]
.sym 36877 RAM_rdata[30]
.sym 36879 CPU.aluMinus[28]
.sym 36880 $abc$6176$CPU.LOAD_halfword[6]_new_inv_
.sym 36881 CPU.loadstore_addr[0]
.sym 36882 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[11]
.sym 36883 isIO
.sym 36885 $abc$6176$new_n1282_
.sym 36886 CPU.aluMinus[21]
.sym 36887 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[21]
.sym 36888 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[11]_new_
.sym 36889 CPU.aluPlus[21]
.sym 36890 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 36892 CPU.aluIn1[11]
.sym 36893 $abc$6176$new_n1330_
.sym 36894 $abc$6176$new_n1278_
.sym 36895 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 36897 $abc$6176$new_n1330_
.sym 36898 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 36900 $abc$6176$new_n1328_
.sym 36903 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[11]_new_
.sym 36904 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3756[1]_new_
.sym 36905 $abc$6176$new_n1278_
.sym 36911 RAM_rdata[30]
.sym 36912 isIO
.sym 36915 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 36916 CPU.aluPlus[28]
.sym 36917 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 36918 CPU.aluMinus[28]
.sym 36921 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 36922 CPU.aluIn1[11]
.sym 36923 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[11]
.sym 36924 $abc$6176$new_n1282_
.sym 36927 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 36928 CPU.aluMinus[21]
.sym 36929 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 36930 CPU.aluPlus[21]
.sym 36933 $abc$6176$CPU.LOAD_halfword[6]_new_inv_
.sym 36934 CPU.loadstore_addr[0]
.sym 36935 $abc$6176$new_n1185_
.sym 36936 CPU.Jimm[12]
.sym 36941 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[21]
.sym 36946 $abc$6176$new_n1401_
.sym 36947 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4125[0]_new_
.sym 36948 $abc$6176$new_n1350_
.sym 36949 $abc$6176$new_n1493_
.sym 36950 $abc$6176$new_n1321_
.sym 36951 $abc$6176$techmap\CPU.$logic_not$riscv.v:162$79_Y_new_
.sym 36952 CPU.PC[30]
.sym 36953 $abc$6176$new_n942_
.sym 36959 CPU.aluPlus[28]
.sym 36960 CPU.aluPlus[25]
.sym 36961 CPU.aluPlus[29]
.sym 36962 CPU.PCplus4[31]
.sym 36964 $abc$6176$CPU.mem_rdata[30]_new_
.sym 36965 CPU.PCplus4[30]
.sym 36967 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[30]
.sym 36968 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 36970 CPU.state[1]
.sym 36971 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 36972 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 36974 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 36975 $abc$6176$CPU.mem_rdata[6]_new_
.sym 36977 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[22]
.sym 36978 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[14]_new_
.sym 36979 $abc$6176$new_n1668_
.sym 36980 CPU.rs2[20]
.sym 36981 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 36990 $abc$6176$new_n1472_
.sym 36991 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[14]
.sym 36992 $abc$6176$new_n1331_
.sym 36993 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 36997 CPU.aluPlus[13]
.sym 36998 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 36999 $abc$6176$new_n1436_
.sym 37000 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 37001 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[22]
.sym 37002 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 37004 CPU.aluIn1[15]
.sym 37005 CPU.aluIn1[22]
.sym 37006 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[29]
.sym 37007 CPU.aluIn1[25]
.sym 37008 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 37010 CPU.aluIn1[14]
.sym 37011 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[25]
.sym 37012 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 37013 CPU.aluMinus[13]
.sym 37014 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[15]
.sym 37015 CPU.aluIn1[29]
.sym 37016 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[30]
.sym 37017 CPU.aluIn1[30]
.sym 37020 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 37021 $abc$6176$new_n1331_
.sym 37022 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[14]
.sym 37023 CPU.aluIn1[14]
.sym 37026 CPU.aluIn1[29]
.sym 37027 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 37028 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[29]
.sym 37029 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 37032 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 37033 CPU.aluPlus[13]
.sym 37034 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 37035 CPU.aluMinus[13]
.sym 37038 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 37039 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[30]
.sym 37040 CPU.aluIn1[30]
.sym 37041 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 37044 CPU.aluIn1[22]
.sym 37045 $abc$6176$new_n1436_
.sym 37046 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 37047 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[22]
.sym 37051 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[30]
.sym 37056 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 37057 $abc$6176$new_n1472_
.sym 37058 CPU.aluIn1[25]
.sym 37059 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[25]
.sym 37062 CPU.aluIn1[15]
.sym 37063 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[15]
.sym 37064 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 37065 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 37082 CPU.PC[30]
.sym 37084 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 37088 CPU.PCplus4[30]
.sym 37091 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 37093 CPU.aluIn1[25]
.sym 37101 CPU.aluIn1[29]
.sym 37102 CPU.PCplusImm[30]
.sym 37114 $abc$6176$CPU.isJALR_new_
.sym 37117 CPU.Jimm[12]
.sym 37118 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 37121 CPU.PCplus4[28]
.sym 37127 CPU.aluPlus[28]
.sym 37130 CPU.Jimm[14]
.sym 37135 CPU.Jimm[13]
.sym 37161 CPU.Jimm[12]
.sym 37162 CPU.Jimm[13]
.sym 37164 CPU.Jimm[14]
.sym 37167 CPU.Jimm[14]
.sym 37168 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 37179 CPU.Jimm[14]
.sym 37180 CPU.Jimm[12]
.sym 37181 CPU.Jimm[13]
.sym 37185 CPU.aluPlus[28]
.sym 37186 CPU.PCplus4[28]
.sym 37188 $abc$6176$CPU.isJALR_new_
.sym 37209 CPU.PCplus4[28]
.sym 37210 $abc$6176$CPU.isJALR_new_
.sym 37214 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 37221 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 37390 TXD$SB_IO_OUT
.sym 37403 TXD$SB_IO_OUT
.sym 38218 mem_addr[7]
.sym 38450 CPU.aluMinus[25]
.sym 38451 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[8]
.sym 38460 $PACKER_VCC_NET
.sym 38574 $abc$6176$new_n1171_
.sym 38582 $PACKER_VCC_NET
.sym 38696 CPU.aluMinus[27]
.sym 38704 $PACKER_VCC_NET
.sym 38708 $PACKER_VCC_NET
.sym 38710 mem_addr[7]
.sym 38718 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4452
.sym 38819 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 38820 $abc$6176$new_n1661_
.sym 38834 UART.data[8]
.sym 38836 UART.data[9]
.sym 38837 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 38838 mem_wdata[6]
.sym 38840 UART.cnt[11]
.sym 38938 UART.data[0]
.sym 38939 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379
.sym 38942 CPU.aluMinus[15]
.sym 38961 isIO
.sym 38965 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4454[1]
.sym 38966 RAM_rdata[4]
.sym 38967 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4362
.sym 38979 $abc$6176$CPU.shifter[3]_new_inv_
.sym 38980 $abc$6176$auto$rtlil.cc:1969:NotGate$6102
.sym 38986 mem_wdata[7]
.sym 38991 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4362
.sym 38995 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3828[1]_new_
.sym 38996 UART.data[9]
.sym 38997 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 38999 $abc$6176$new_n1073_
.sym 39000 UART.cnt[11]
.sym 39030 $abc$6176$CPU.shifter[3]_new_inv_
.sym 39031 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 39032 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3828[1]_new_
.sym 39033 $abc$6176$new_n1073_
.sym 39042 mem_wdata[7]
.sym 39043 UART.data[9]
.sym 39044 UART.cnt[11]
.sym 39050 $abc$6176$auto$rtlil.cc:1969:NotGate$6102
.sym 39052 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4362
.sym 39053 clk
.sym 39055 UART.data[2]
.sym 39056 UART.data[5]
.sym 39057 $abc$6176$new_n1073_
.sym 39058 UART.data[3]
.sym 39059 $abc$6176$new_n686_
.sym 39060 UART.data[7]
.sym 39061 UART.data[4]
.sym 39062 UART.data[6]
.sym 39065 CPU.aluMinus[23]
.sym 39066 CPU.aluMinus[8]
.sym 39067 CPU.state[2]
.sym 39068 $techmap596\RAM.MEM.2.1.0.A1DATA_16[14]
.sym 39072 $abc$6176$auto$rtlil.cc:1906:Mux$446
.sym 39073 $PACKER_VCC_NET
.sym 39074 CPU.state[0]
.sym 39080 CPU.aluIn1[5]
.sym 39081 mem_wdata[1]
.sym 39082 mem_wdata[0]
.sym 39083 $abc$6176$new_n1124_
.sym 39086 CPU.aluIn1[7]
.sym 39088 $abc$6176$CPU.shifter[27]_new_inv_
.sym 39089 $abc$6176$new_n1007_
.sym 39096 $abc$6176$new_n1007_
.sym 39098 mem_wdata[0]
.sym 39099 $abc$6176$CPU.shifter[27]_new_inv_
.sym 39102 CPU.loadstore_addr[0]
.sym 39103 uart_ready
.sym 39104 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 39107 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4362
.sym 39109 $abc$6176$new_n1124_
.sym 39111 $abc$6176$CPU.shifter[30]_new_inv_
.sym 39112 UART.data[2]
.sym 39113 CPU.rs2[10]
.sym 39114 $abc$6176$new_n1125_
.sym 39115 UART.cnt[11]
.sym 39116 $abc$6176$and$riscv.v:362$159_Y_new_
.sym 39122 mem_addr[3]
.sym 39125 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4454[1]
.sym 39126 $abc$6176$new_n1004_
.sym 39127 mem_wdata[2]
.sym 39129 $abc$6176$CPU.shifter[30]_new_inv_
.sym 39130 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 39131 $abc$6176$new_n1007_
.sym 39132 $abc$6176$new_n1004_
.sym 39136 CPU.loadstore_addr[0]
.sym 39137 CPU.rs2[10]
.sym 39138 mem_wdata[2]
.sym 39147 $abc$6176$CPU.shifter[27]_new_inv_
.sym 39148 $abc$6176$new_n1125_
.sym 39149 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 39150 $abc$6176$new_n1124_
.sym 39159 mem_addr[3]
.sym 39160 $abc$6176$and$riscv.v:362$159_Y_new_
.sym 39161 uart_ready
.sym 39162 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4454[1]
.sym 39171 UART.cnt[11]
.sym 39172 UART.data[2]
.sym 39174 mem_wdata[0]
.sym 39175 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4362
.sym 39176 clk
.sym 39180 $abc$6176$new_n1125_
.sym 39182 $abc$6176$and$riscv.v:362$159_Y_new_
.sym 39183 CPU.Bimm[5]
.sym 39184 $abc$6176$new_n1004_
.sym 39188 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[14]_new_
.sym 39189 CPU.aluMinus[16]
.sym 39191 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1521_Y[3]_new_
.sym 39192 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 39194 $abc$6176$auto$rtlil.cc:1969:NotGate$6102
.sym 39196 $techmap596\RAM.MEM.2.1.0.A1DATA_16[6]
.sym 39197 mem_wdata[5]
.sym 39200 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 39201 RAM_rdata[15]
.sym 39202 mem_addr[7]
.sym 39204 CPU.aluIn1[15]
.sym 39205 CPU.Bimm[5]
.sym 39208 mem_addr[6]
.sym 39209 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4452
.sym 39210 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4452
.sym 39213 CPU.aluMinus[3]
.sym 39219 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 39221 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4452
.sym 39223 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 39226 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 39228 CPU.aluMinus[1]
.sym 39229 $abc$6176$new_n1175_
.sym 39230 CPU.aluMinus[3]
.sym 39231 CPU.aluMinus[4]
.sym 39233 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4454[1]
.sym 39234 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[10]
.sym 39236 CPU.aluPlus[1]
.sym 39237 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1521_Y[6]_new_
.sym 39238 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][21]_new_inv_
.sym 39239 CPU.aluPlus[4]
.sym 39240 CPU.Bimm[5]
.sym 39242 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 39243 mem_wdata[5]
.sym 39244 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][17]_new_inv_
.sym 39245 CPU.aluPlus[3]
.sym 39246 $abc$6176$new_n1172_
.sym 39248 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 39252 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[10]
.sym 39258 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 39259 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 39260 CPU.aluPlus[3]
.sym 39261 CPU.aluMinus[3]
.sym 39264 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 39265 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 39266 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][17]_new_inv_
.sym 39267 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][21]_new_inv_
.sym 39270 mem_wdata[5]
.sym 39272 CPU.Bimm[5]
.sym 39273 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 39276 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 39277 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 39278 CPU.aluPlus[4]
.sym 39279 CPU.aluMinus[4]
.sym 39282 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 39283 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 39284 CPU.aluPlus[1]
.sym 39285 CPU.aluMinus[1]
.sym 39288 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1521_Y[6]_new_
.sym 39290 $abc$6176$new_n1172_
.sym 39291 $abc$6176$new_n1175_
.sym 39294 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4454[1]
.sym 39298 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4452
.sym 39299 clk
.sym 39302 mem_addr[6]
.sym 39303 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1521_Y[6]_new_
.sym 39305 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[1]_new_inv_
.sym 39307 mem_addr[7]
.sym 39308 CPU.aluIn2[6]
.sym 39311 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[4]_new_
.sym 39312 CPU.aluMinus[24]
.sym 39317 $techmap600\RAM.MEM.2.0.0.A1DATA_16[14]
.sym 39320 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 39321 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4454[1]
.sym 39324 $abc$6176$auto$rtlil.cc:1906:Mux$446
.sym 39325 mem_wdata[6]
.sym 39326 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[7]
.sym 39327 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[12]
.sym 39328 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 39329 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 39330 mem_wdata[3]
.sym 39331 CPU.Bimm[5]
.sym 39333 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4556[1]_new_inv_
.sym 39335 CPU.loadstore_addr[1]
.sym 39336 mem_addr[6]
.sym 39342 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[7]
.sym 39343 CPU.aluIn1[0]
.sym 39349 CPU.aluIn1[1]
.sym 39350 CPU.aluIn1[5]
.sym 39353 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[5]
.sym 39354 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 39355 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 39356 CPU.aluIn1[7]
.sym 39357 CPU.aluIn1[3]
.sym 39360 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 39362 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[6]
.sym 39364 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 39365 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 39366 CPU.aluIn1[6]
.sym 39370 CPU.aluIn1[2]
.sym 39373 CPU.aluIn1[4]
.sym 39374 $auto$alumacc.cc:474:replace_alu$389.C[1]
.sym 39376 CPU.aluIn1[0]
.sym 39377 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 39380 $auto$alumacc.cc:474:replace_alu$389.C[2]
.sym 39382 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 39383 CPU.aluIn1[1]
.sym 39384 $auto$alumacc.cc:474:replace_alu$389.C[1]
.sym 39386 $auto$alumacc.cc:474:replace_alu$389.C[3]
.sym 39388 CPU.aluIn1[2]
.sym 39389 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 39390 $auto$alumacc.cc:474:replace_alu$389.C[2]
.sym 39392 $auto$alumacc.cc:474:replace_alu$389.C[4]
.sym 39394 CPU.aluIn1[3]
.sym 39395 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 39396 $auto$alumacc.cc:474:replace_alu$389.C[3]
.sym 39398 $auto$alumacc.cc:474:replace_alu$389.C[5]
.sym 39400 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 39401 CPU.aluIn1[4]
.sym 39402 $auto$alumacc.cc:474:replace_alu$389.C[4]
.sym 39404 $auto$alumacc.cc:474:replace_alu$389.C[6]
.sym 39406 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[5]
.sym 39407 CPU.aluIn1[5]
.sym 39408 $auto$alumacc.cc:474:replace_alu$389.C[5]
.sym 39410 $auto$alumacc.cc:474:replace_alu$389.C[7]
.sym 39412 CPU.aluIn1[6]
.sym 39413 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[6]
.sym 39414 $auto$alumacc.cc:474:replace_alu$389.C[6]
.sym 39416 $auto$alumacc.cc:474:replace_alu$389.C[8]
.sym 39418 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[7]
.sym 39419 CPU.aluIn1[7]
.sym 39420 $auto$alumacc.cc:474:replace_alu$389.C[7]
.sym 39424 mem_wdata[23]
.sym 39427 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[0]_new_inv_
.sym 39428 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[6]
.sym 39429 mem_addr[10]
.sym 39430 mem_wdata[19]
.sym 39434 CPU.aluIn1[18]
.sym 39435 CPU.LTU
.sym 39437 mem_addr[7]
.sym 39438 $techmap600\RAM.MEM.2.0.0.A1DATA_16[0]
.sym 39439 mem_addr[3]
.sym 39442 CPU.PC[22]
.sym 39445 mem_addr[6]
.sym 39447 CPU.aluIn1[0]
.sym 39448 isIO
.sym 39449 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 39450 CPU.aluIn1[10]
.sym 39451 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[20]
.sym 39452 CPU.aluMinus[14]
.sym 39453 CPU.aluIn1[20]
.sym 39454 RAM_rdata[4]
.sym 39455 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[23]
.sym 39456 mem_addr[7]
.sym 39457 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[23]
.sym 39458 CPU.aluIn1[11]
.sym 39459 CPU.aluIn1[14]
.sym 39460 $auto$alumacc.cc:474:replace_alu$389.C[8]
.sym 39465 CPU.aluIn1[11]
.sym 39467 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[9]
.sym 39468 CPU.aluIn1[10]
.sym 39470 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[11]
.sym 39476 CPU.aluIn1[15]
.sym 39477 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[13]
.sym 39479 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[14]
.sym 39480 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[10]
.sym 39481 CPU.aluIn1[8]
.sym 39483 CPU.aluIn1[14]
.sym 39487 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[12]
.sym 39488 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[8]
.sym 39489 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[15]
.sym 39493 CPU.aluIn1[9]
.sym 39495 CPU.aluIn1[12]
.sym 39496 CPU.aluIn1[13]
.sym 39497 $auto$alumacc.cc:474:replace_alu$389.C[9]
.sym 39499 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[8]
.sym 39500 CPU.aluIn1[8]
.sym 39501 $auto$alumacc.cc:474:replace_alu$389.C[8]
.sym 39503 $auto$alumacc.cc:474:replace_alu$389.C[10]
.sym 39505 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[9]
.sym 39506 CPU.aluIn1[9]
.sym 39507 $auto$alumacc.cc:474:replace_alu$389.C[9]
.sym 39509 $auto$alumacc.cc:474:replace_alu$389.C[11]
.sym 39511 CPU.aluIn1[10]
.sym 39512 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[10]
.sym 39513 $auto$alumacc.cc:474:replace_alu$389.C[10]
.sym 39515 $auto$alumacc.cc:474:replace_alu$389.C[12]
.sym 39517 CPU.aluIn1[11]
.sym 39518 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[11]
.sym 39519 $auto$alumacc.cc:474:replace_alu$389.C[11]
.sym 39521 $auto$alumacc.cc:474:replace_alu$389.C[13]
.sym 39523 CPU.aluIn1[12]
.sym 39524 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[12]
.sym 39525 $auto$alumacc.cc:474:replace_alu$389.C[12]
.sym 39527 $auto$alumacc.cc:474:replace_alu$389.C[14]
.sym 39529 CPU.aluIn1[13]
.sym 39530 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[13]
.sym 39531 $auto$alumacc.cc:474:replace_alu$389.C[13]
.sym 39533 $auto$alumacc.cc:474:replace_alu$389.C[15]
.sym 39535 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[14]
.sym 39536 CPU.aluIn1[14]
.sym 39537 $auto$alumacc.cc:474:replace_alu$389.C[14]
.sym 39539 $auto$alumacc.cc:474:replace_alu$389.C[16]
.sym 39541 CPU.aluIn1[15]
.sym 39542 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[15]
.sym 39543 $auto$alumacc.cc:474:replace_alu$389.C[15]
.sym 39547 CPU.aluIn2[16]
.sym 39548 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 39549 $abc$6176$new_n991_
.sym 39551 $abc$6176$new_n1253_
.sym 39552 $abc$6176$new_n1029_
.sym 39553 mem_wdata[17]
.sym 39557 CPU.aluMinus[19]
.sym 39559 CPU.aluPlus[1]
.sym 39561 CPU.PC[4]
.sym 39562 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[9]
.sym 39563 CPU.aluMinus[9]
.sym 39565 CPU.aluMinus[10]
.sym 39567 $abc$6176$new_n1172_
.sym 39568 CPU.PC[10]
.sym 39569 $techmap591\RAM.MEM.2.2.0.A1DATA_16[10]
.sym 39570 CPU.PC[2]
.sym 39571 CPU.instr[5]
.sym 39572 CPU.aluMinus[10]
.sym 39573 mem_wdata[1]
.sym 39574 CPU.aluMinus[31]
.sym 39575 CPU.Bimm[11]
.sym 39576 $techmap586\RAM.MEM.3.1.0.A1DATA_16[2]
.sym 39577 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[29]
.sym 39578 CPU.aluMinus[13]
.sym 39579 CPU.aluPlus[6]
.sym 39580 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[11]
.sym 39581 CPU.Bimm[10]
.sym 39582 CPU.aluIn1[22]
.sym 39583 $auto$alumacc.cc:474:replace_alu$389.C[16]
.sym 39592 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[19]
.sym 39594 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[18]
.sym 39595 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[21]
.sym 39602 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[22]
.sym 39603 CPU.aluIn1[21]
.sym 39606 CPU.aluIn1[22]
.sym 39607 CPU.aluIn1[23]
.sym 39609 CPU.aluIn1[18]
.sym 39611 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[20]
.sym 39612 CPU.aluIn1[19]
.sym 39613 CPU.aluIn1[20]
.sym 39615 CPU.aluIn1[16]
.sym 39616 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[17]
.sym 39617 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[23]
.sym 39618 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[16]
.sym 39619 CPU.aluIn1[17]
.sym 39620 $auto$alumacc.cc:474:replace_alu$389.C[17]
.sym 39622 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[16]
.sym 39623 CPU.aluIn1[16]
.sym 39624 $auto$alumacc.cc:474:replace_alu$389.C[16]
.sym 39626 $auto$alumacc.cc:474:replace_alu$389.C[18]
.sym 39628 CPU.aluIn1[17]
.sym 39629 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[17]
.sym 39630 $auto$alumacc.cc:474:replace_alu$389.C[17]
.sym 39632 $auto$alumacc.cc:474:replace_alu$389.C[19]
.sym 39634 CPU.aluIn1[18]
.sym 39635 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[18]
.sym 39636 $auto$alumacc.cc:474:replace_alu$389.C[18]
.sym 39638 $auto$alumacc.cc:474:replace_alu$389.C[20]
.sym 39640 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[19]
.sym 39641 CPU.aluIn1[19]
.sym 39642 $auto$alumacc.cc:474:replace_alu$389.C[19]
.sym 39644 $auto$alumacc.cc:474:replace_alu$389.C[21]
.sym 39646 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[20]
.sym 39647 CPU.aluIn1[20]
.sym 39648 $auto$alumacc.cc:474:replace_alu$389.C[20]
.sym 39650 $auto$alumacc.cc:474:replace_alu$389.C[22]
.sym 39652 CPU.aluIn1[21]
.sym 39653 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[21]
.sym 39654 $auto$alumacc.cc:474:replace_alu$389.C[21]
.sym 39656 $auto$alumacc.cc:474:replace_alu$389.C[23]
.sym 39658 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[22]
.sym 39659 CPU.aluIn1[22]
.sym 39660 $auto$alumacc.cc:474:replace_alu$389.C[22]
.sym 39662 $auto$alumacc.cc:474:replace_alu$389.C[24]
.sym 39664 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[23]
.sym 39665 CPU.aluIn1[23]
.sym 39666 $auto$alumacc.cc:474:replace_alu$389.C[23]
.sym 39670 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[3]_new_inv_
.sym 39672 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[16]
.sym 39673 CPU.PC[3]
.sym 39674 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[5]_new_inv_
.sym 39675 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[6]_new_inv_
.sym 39676 CPU.PC[6]
.sym 39677 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[2]_new_inv_
.sym 39680 CPU.loadstore_addr[0]
.sym 39681 CPU.Jimm[13]
.sym 39682 CPU.aluPlus[9]
.sym 39683 CPU.aluPlus[7]
.sym 39684 mem_wdata[16]
.sym 39686 $techmap591\RAM.MEM.2.2.0.A1DATA_16[2]
.sym 39687 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 39688 CPU.aluMinus[18]
.sym 39689 CPU.PCplus4[7]
.sym 39690 $abc$6176$CPU.writeBackEn_new_inv_
.sym 39691 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 39693 CPU.rs2[17]
.sym 39694 CPU.Iimm[3]
.sym 39695 CPU.Bimm[2]
.sym 39696 CPU.Bimm[4]
.sym 39697 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 39698 $abc$6176$new_n1253_
.sym 39700 CPU.aluIn2[14]
.sym 39701 CPU.aluMinus[21]
.sym 39702 $abc$6176$CPU.LOAD_halfword[2]_new_inv_
.sym 39703 CPU.aluMinus[22]
.sym 39704 $abc$6176$CPU.LOAD_halfword[10]_new_inv_
.sym 39705 CPU.aluPlus[9]
.sym 39706 $auto$alumacc.cc:474:replace_alu$389.C[24]
.sym 39711 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[30]
.sym 39713 CPU.aluIn1[24]
.sym 39717 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 39720 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[28]
.sym 39722 CPU.aluIn1[25]
.sym 39727 CPU.aluIn1[29]
.sym 39728 CPU.aluIn1[31]
.sym 39730 CPU.aluIn1[30]
.sym 39732 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[24]
.sym 39734 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[26]
.sym 39735 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[27]
.sym 39737 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[29]
.sym 39739 CPU.aluIn1[28]
.sym 39740 CPU.aluIn1[27]
.sym 39741 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[25]
.sym 39742 CPU.aluIn1[26]
.sym 39743 $auto$alumacc.cc:474:replace_alu$389.C[25]
.sym 39745 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[24]
.sym 39746 CPU.aluIn1[24]
.sym 39747 $auto$alumacc.cc:474:replace_alu$389.C[24]
.sym 39749 $auto$alumacc.cc:474:replace_alu$389.C[26]
.sym 39751 CPU.aluIn1[25]
.sym 39752 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[25]
.sym 39753 $auto$alumacc.cc:474:replace_alu$389.C[25]
.sym 39755 $auto$alumacc.cc:474:replace_alu$389.C[27]
.sym 39757 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[26]
.sym 39758 CPU.aluIn1[26]
.sym 39759 $auto$alumacc.cc:474:replace_alu$389.C[26]
.sym 39761 $auto$alumacc.cc:474:replace_alu$389.C[28]
.sym 39763 CPU.aluIn1[27]
.sym 39764 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[27]
.sym 39765 $auto$alumacc.cc:474:replace_alu$389.C[27]
.sym 39767 $auto$alumacc.cc:474:replace_alu$389.C[29]
.sym 39769 CPU.aluIn1[28]
.sym 39770 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[28]
.sym 39771 $auto$alumacc.cc:474:replace_alu$389.C[28]
.sym 39773 $auto$alumacc.cc:474:replace_alu$389.C[30]
.sym 39775 CPU.aluIn1[29]
.sym 39776 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[29]
.sym 39777 $auto$alumacc.cc:474:replace_alu$389.C[29]
.sym 39779 $auto$alumacc.cc:474:replace_alu$389.C[31]
.sym 39781 CPU.aluIn1[30]
.sym 39782 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[30]
.sym 39783 $auto$alumacc.cc:474:replace_alu$389.C[30]
.sym 39785 $auto$alumacc.cc:474:replace_alu$389.C[32]
.sym 39787 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 39788 CPU.aluIn1[31]
.sym 39789 $auto$alumacc.cc:474:replace_alu$389.C[31]
.sym 39793 $abc$6176$new_n1093_
.sym 39795 CPU.PC[7]
.sym 39796 $abc$6176$new_n1193_
.sym 39797 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[2]
.sym 39798 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[3]
.sym 39799 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[11]
.sym 39800 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[7]_new_inv_
.sym 39803 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 39804 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 39805 CPU.loadstore_addr[0]
.sym 39806 CPU.PC[6]
.sym 39807 CPU.aluIn1[24]
.sym 39808 CPU.PC[3]
.sym 39811 CPU.PCplus4[5]
.sym 39812 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 39813 CPU.aluIn1[25]
.sym 39814 CPU.PC[2]
.sym 39815 CPU.aluMinus[28]
.sym 39816 CPU.Jimm[16]
.sym 39817 CPU.instr[4]
.sym 39818 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[7]
.sym 39819 $abc$6176$new_n1043_
.sym 39820 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 39821 CPU.PCplus4[6]
.sym 39822 CPU.aluMinus[28]
.sym 39823 $abc$6176$new_n1266_
.sym 39824 CPU.aluMinus[29]
.sym 39825 CPU.Jimm[13]
.sym 39826 CPU.aluMinus[30]
.sym 39827 $techmap588\RAM.MEM.3.0.0.A1DATA_16[4]
.sym 39828 CPU.aluIn1[26]
.sym 39829 $auto$alumacc.cc:474:replace_alu$389.C[32]
.sym 39834 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[7]
.sym 39835 CPU.Iimm[0]
.sym 39836 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[10]
.sym 39837 CPU.Bimm[1]
.sym 39839 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[27]
.sym 39840 $abc$6176$new_n698_
.sym 39843 $PACKER_VCC_NET
.sym 39844 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 39845 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 39846 CPU.Bimm[12]
.sym 39847 CPU.Bimm[11]
.sym 39848 $abc$6176$new_n1267_
.sym 39849 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[29]
.sym 39850 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$2574[0]_new_inv_
.sym 39851 CPU.rs2[17]
.sym 39855 CPU.Bimm[2]
.sym 39856 CPU.Bimm[4]
.sym 39864 mem_wdata[0]
.sym 39865 CPU.aluIn1[10]
.sym 39869 $PACKER_VCC_NET
.sym 39870 $auto$alumacc.cc:474:replace_alu$389.C[32]
.sym 39876 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[29]
.sym 39882 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[27]
.sym 39885 mem_wdata[0]
.sym 39886 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$2574[0]_new_inv_
.sym 39887 CPU.Iimm[0]
.sym 39888 $abc$6176$new_n698_
.sym 39893 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[7]
.sym 39897 CPU.Bimm[1]
.sym 39898 CPU.Bimm[4]
.sym 39899 CPU.Bimm[2]
.sym 39900 CPU.Bimm[11]
.sym 39904 CPU.rs2[17]
.sym 39905 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 39906 CPU.Bimm[12]
.sym 39909 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 39910 CPU.aluIn1[10]
.sym 39911 $abc$6176$new_n1267_
.sym 39912 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[10]
.sym 39916 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[22]
.sym 39917 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[12]
.sym 39918 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[8]_new_inv_
.sym 39919 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[9]_new_inv_
.sym 39920 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[26]
.sym 39921 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[10]
.sym 39922 CPU.Jimm[19]
.sym 39923 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[13]
.sym 39926 CPU.aluMinus[25]
.sym 39927 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[8]
.sym 39929 $PACKER_VCC_NET
.sym 39930 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 39931 CPU.aluIn1[16]
.sym 39932 CPU.aluIn1[20]
.sym 39933 CPU.Iimm[0]
.sym 39934 CPU.aluPlus[15]
.sym 39935 CPU.PCplus4[20]
.sym 39936 CPU.PCplus4[7]
.sym 39938 mem_addr[7]
.sym 39939 CPU.PC[7]
.sym 39940 $abc$6176$new_n1052_
.sym 39941 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 39942 $abc$6176$new_n1193_
.sym 39943 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 39944 $abc$6176$CPU.isJALR_new_
.sym 39945 CPU.Jimm[19]
.sym 39946 RAM_rdata[4]
.sym 39947 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[20]
.sym 39948 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[23]
.sym 39949 CPU.aluMinus[14]
.sym 39950 CPU.aluIn1[11]
.sym 39951 CPU.aluIn1[10]
.sym 39957 mem_wdata[7]
.sym 39959 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[23]
.sym 39960 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 39962 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[13]
.sym 39964 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[14]
.sym 39965 CPU.instr[4]
.sym 39968 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[9]
.sym 39970 $abc$6176$new_n1253_
.sym 39971 CPU.Bimm[7]
.sym 39972 CPU.aluPlus[27]
.sym 39973 CPU.instr[3]
.sym 39974 CPU.aluIn1[9]
.sym 39975 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 39976 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 39979 $abc$6176$new_n1043_
.sym 39980 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 39983 CPU.aluMinus[27]
.sym 39984 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 39985 CPU.Jimm[15]
.sym 39986 CPU.Bimm[12]
.sym 39987 $techmap588\RAM.MEM.3.0.0.A1DATA_16[4]
.sym 39990 CPU.aluPlus[27]
.sym 39991 CPU.aluMinus[27]
.sym 39992 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 39993 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 39996 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 39997 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[9]
.sym 39998 CPU.aluIn1[9]
.sym 39999 $abc$6176$new_n1253_
.sym 40002 $abc$6176$new_n1043_
.sym 40004 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 40005 $techmap588\RAM.MEM.3.0.0.A1DATA_16[4]
.sym 40010 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[14]
.sym 40014 CPU.instr[3]
.sym 40015 CPU.Jimm[15]
.sym 40016 CPU.Bimm[12]
.sym 40017 CPU.instr[4]
.sym 40023 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[23]
.sym 40026 mem_wdata[7]
.sym 40027 CPU.Bimm[7]
.sym 40029 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 40032 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[13]
.sym 40039 CPU.PC[8]
.sym 40040 $abc$6176$new_n1287_
.sym 40041 $abc$6176$new_n1210_
.sym 40042 $abc$6176$techmap$techmap582\CPU.RegisterBank.0.0.1.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$581_Y
.sym 40043 CPU.aluIn2[31]
.sym 40044 $abc$6176$new_n1249_
.sym 40045 $abc$6176$new_n1052_
.sym 40046 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[4]
.sym 40047 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[14]
.sym 40049 CPU.Jimm[17]
.sym 40050 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[14]
.sym 40051 CPU.PCplusImm[13]
.sym 40052 CPU.PCplusImm[15]
.sym 40054 CPU.instr[3]
.sym 40055 CPU.PCplusImm[14]
.sym 40056 CPU.aluPlus[24]
.sym 40057 CPU.PCplusImm[15]
.sym 40060 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[17]
.sym 40061 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[15]
.sym 40062 CPU.PCplus4[8]
.sym 40063 $abc$6176$new_n1652_
.sym 40064 CPU.aluIn1[7]
.sym 40065 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[9]_new_inv_
.sym 40066 CPU.aluMinus[13]
.sym 40067 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[26]
.sym 40068 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[11]
.sym 40069 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[29]
.sym 40070 $techmap588\RAM.MEM.3.0.0.A1DATA_16[0]
.sym 40071 $abc$6176$new_n1285_
.sym 40072 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[7]
.sym 40073 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[12]_new_
.sym 40074 CPU.Bimm[10]
.sym 40080 $abc$6176$CPU.mem_rdata[10]_new_
.sym 40081 CPU.aluPlus[12]
.sym 40082 $abc$6176$new_n1285_
.sym 40083 $abc$6176$CPU.shifter[18]_new_inv_
.sym 40085 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 40086 CPU.PCplus4[12]
.sym 40087 $abc$6176$new_n1284_
.sym 40088 CPU.aluPlus[8]
.sym 40091 CPU.aluMinus[31]
.sym 40092 CPU.aluMinus[28]
.sym 40093 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 40094 CPU.aluMinus[29]
.sym 40096 CPU.aluMinus[30]
.sym 40098 CPU.loadstore_addr[1]
.sym 40099 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 40101 $abc$6176$CPU.mem_rdata[26]_new_
.sym 40102 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 40103 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 40104 $abc$6176$CPU.isJALR_new_
.sym 40105 $abc$6176$new_n1287_
.sym 40106 RAM_rdata[4]
.sym 40107 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[13]_new_
.sym 40108 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[11]_new_
.sym 40109 $abc$6176$new_n1310_
.sym 40110 $abc$6176$new_n1301_
.sym 40111 CPU.aluMinus[8]
.sym 40114 RAM_rdata[4]
.sym 40119 $abc$6176$CPU.shifter[18]_new_inv_
.sym 40120 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[13]_new_
.sym 40121 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 40122 $abc$6176$new_n1310_
.sym 40125 CPU.aluMinus[31]
.sym 40126 CPU.aluMinus[28]
.sym 40127 CPU.aluMinus[30]
.sym 40128 CPU.aluMinus[29]
.sym 40131 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 40132 CPU.aluMinus[8]
.sym 40133 CPU.aluPlus[8]
.sym 40134 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 40137 $abc$6176$new_n1285_
.sym 40138 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[11]_new_
.sym 40139 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 40140 $abc$6176$new_n1284_
.sym 40143 CPU.aluPlus[12]
.sym 40145 $abc$6176$CPU.isJALR_new_
.sym 40146 CPU.PCplus4[12]
.sym 40149 $abc$6176$CPU.mem_rdata[10]_new_
.sym 40151 CPU.loadstore_addr[1]
.sym 40152 $abc$6176$CPU.mem_rdata[26]_new_
.sym 40155 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 40156 $abc$6176$new_n1287_
.sym 40157 $abc$6176$new_n1301_
.sym 40158 CPU.PCplus4[12]
.sym 40159 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379_$glb_ce
.sym 40160 clk
.sym 40161 isIO_$glb_sr
.sym 40162 $abc$6176$new_n704_
.sym 40163 CPU.aluIn2[24]
.sym 40164 CPU.PC[9]
.sym 40165 $abc$6176$new_n1255_
.sym 40166 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[30]
.sym 40167 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[20]
.sym 40168 $abc$6176$new_n1652_
.sym 40169 $abc$6176$new_n1264_
.sym 40172 CPU.aluMinus[27]
.sym 40173 $abc$6176$new_n1333_
.sym 40175 $abc$6176$new_n1211_
.sym 40176 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 40177 $abc$6176$CPU.writeBackEn_new_inv_
.sym 40178 RAM_rdata[15]
.sym 40179 $abc$6176$new_n1708_
.sym 40180 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 40181 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 40182 CPU.PCplus4[12]
.sym 40183 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 40184 CPU.aluPlus[27]
.sym 40186 CPU.Bimm[4]
.sym 40187 CPU.Bimm[2]
.sym 40188 CPU.Iimm[4]
.sym 40189 CPU.aluMinus[21]
.sym 40190 $abc$6176$CPU.mem_rdata[14]_new_
.sym 40191 CPU.aluMinus[22]
.sym 40192 CPU.Bimm[4]
.sym 40193 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[12]_new_inv_
.sym 40194 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3747[1]_new_
.sym 40195 $abc$6176$CPU.LOAD_halfword[10]_new_inv_
.sym 40196 $abc$6176$new_n1301_
.sym 40203 isIO
.sym 40205 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 40207 RAM_rdata[20]
.sym 40208 CPU.Jimm[14]
.sym 40209 $abc$6176$new_n1670_
.sym 40210 $abc$6176$new_n1675_
.sym 40211 CPU.instr[4]
.sym 40212 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 40213 CPU.loadstore_addr[0]
.sym 40214 $abc$6176$new_n1193_
.sym 40216 CPU.Iimm[0]
.sym 40218 $abc$6176$CPU.mem_rdata[19]_new_
.sym 40219 CPU.instr[3]
.sym 40220 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 40222 CPU.rs2[12]
.sym 40223 CPU.Bimm[12]
.sym 40224 CPU.PCplus4[6]
.sym 40226 $abc$6176$auto$wreduce.cc:455:run$332[1]_new_inv_
.sym 40230 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 40231 CPU.Bimm[12]
.sym 40232 $abc$6176$new_n1660_
.sym 40233 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[14]_new_
.sym 40236 $abc$6176$new_n1660_
.sym 40237 $abc$6176$auto$wreduce.cc:455:run$332[1]_new_inv_
.sym 40238 $abc$6176$CPU.mem_rdata[19]_new_
.sym 40239 CPU.loadstore_addr[0]
.sym 40248 CPU.instr[3]
.sym 40249 CPU.Jimm[14]
.sym 40250 CPU.Bimm[12]
.sym 40251 CPU.instr[4]
.sym 40254 CPU.instr[4]
.sym 40255 CPU.instr[3]
.sym 40256 CPU.Bimm[12]
.sym 40257 CPU.Iimm[0]
.sym 40260 $abc$6176$new_n1670_
.sym 40261 CPU.PCplus4[6]
.sym 40262 $abc$6176$new_n1193_
.sym 40263 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 40267 isIO
.sym 40269 RAM_rdata[20]
.sym 40272 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 40273 $abc$6176$new_n1675_
.sym 40274 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 40275 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[14]_new_
.sym 40278 CPU.rs2[12]
.sym 40279 CPU.Bimm[12]
.sym 40281 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 40285 $abc$6176$new_n1278_
.sym 40286 $abc$6176$new_n1250_
.sym 40287 $abc$6176$new_n1208_
.sym 40288 $abc$6176$new_n1241_
.sym 40289 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[28]
.sym 40290 $abc$6176$new_n1290_
.sym 40291 CPU.PC[22]
.sym 40292 $abc$6176$new_n1124_
.sym 40297 CPU.PCplus4[8]
.sym 40298 CPU.aluMinus[28]
.sym 40299 CPU.loadstore_addr[0]
.sym 40300 CPU.PCplus4[27]
.sym 40301 CPU.PCplusImm[30]
.sym 40303 RAM_rdata[20]
.sym 40304 CPU.PCplus4[14]
.sym 40305 $abc$6176$new_n1670_
.sym 40306 $abc$6176$new_n1675_
.sym 40307 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 40308 CPU.PC[9]
.sym 40309 CPU.writeBackData[15]
.sym 40310 CPU.PCplus4[6]
.sym 40311 $abc$6176$new_n1266_
.sym 40312 $abc$6176$auto$wreduce.cc:455:run$332[1]_new_inv_
.sym 40313 CPU.Bimm[2]
.sym 40314 RAM_rdata[13]
.sym 40315 CPU.aluIn1[26]
.sym 40316 $abc$6176$CPU.mem_rdata[20]_new_
.sym 40317 CPU.Jimm[13]
.sym 40318 $abc$6176$new_n1660_
.sym 40319 $abc$6176$new_n1264_
.sym 40320 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[12]
.sym 40328 CPU.aluPlus[13]
.sym 40329 $abc$6176$CPU.isJALR_new_
.sym 40330 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 40331 $techmap584\RAM.MEM.3.2.0.A1DATA_16[0]
.sym 40333 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[12]
.sym 40334 CPU.instr[4]
.sym 40335 mem_rdata[9]
.sym 40336 CPU.PCplus4[13]
.sym 40337 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 40339 CPU.instr[3]
.sym 40340 $techmap588\RAM.MEM.3.0.0.A1DATA_16[0]
.sym 40341 $abc$6176$new_n1289_
.sym 40343 CPU.aluMinus[25]
.sym 40344 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 40345 $abc$6176$new_n1296_
.sym 40346 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[12]_new_
.sym 40347 CPU.aluMinus[27]
.sym 40348 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 40350 $abc$6176$CPU.mem_rdata[14]_new_
.sym 40351 CPU.aluMinus[26]
.sym 40352 CPU.Jimm[17]
.sym 40353 $abc$6176$new_n1300_
.sym 40354 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3747[1]_new_
.sym 40355 CPU.Bimm[12]
.sym 40356 CPU.aluIn1[12]
.sym 40357 CPU.aluMinus[24]
.sym 40359 CPU.aluMinus[26]
.sym 40360 CPU.aluMinus[25]
.sym 40361 CPU.aluMinus[24]
.sym 40362 CPU.aluMinus[27]
.sym 40365 CPU.PCplus4[13]
.sym 40367 $abc$6176$CPU.isJALR_new_
.sym 40368 CPU.aluPlus[13]
.sym 40372 $abc$6176$CPU.mem_rdata[14]_new_
.sym 40373 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 40377 $techmap584\RAM.MEM.3.2.0.A1DATA_16[0]
.sym 40378 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 40379 $techmap588\RAM.MEM.3.0.0.A1DATA_16[0]
.sym 40380 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 40383 CPU.Bimm[12]
.sym 40384 CPU.Jimm[17]
.sym 40385 CPU.instr[3]
.sym 40386 CPU.instr[4]
.sym 40389 $abc$6176$new_n1296_
.sym 40390 $abc$6176$new_n1289_
.sym 40391 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3747[1]_new_
.sym 40392 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[12]_new_
.sym 40395 mem_rdata[9]
.sym 40401 CPU.aluIn1[12]
.sym 40402 $abc$6176$new_n1300_
.sym 40403 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[12]
.sym 40404 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 40405 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379_$glb_ce
.sym 40406 clk
.sym 40408 CPU.PC[12]
.sym 40409 $abc$6176$new_n1692_
.sym 40410 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[24]_new_inv_
.sym 40411 $abc$6176$new_n1296_
.sym 40412 $abc$6176$CPU.LOAD_halfword[11]_new_inv_
.sym 40413 $abc$6176$new_n1297_
.sym 40414 $abc$6176$CPU.LOAD_halfword[12]_new_inv_
.sym 40415 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[29]
.sym 40416 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[11]_new_inv_
.sym 40418 CPU.aluMinus[15]
.sym 40420 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[9]
.sym 40421 CPU.PC[22]
.sym 40422 CPU.PCplus4[13]
.sym 40423 $abc$6176$new_n1493_
.sym 40424 CPU.instr[4]
.sym 40425 $abc$6176$new_n1239_
.sym 40426 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 40427 $abc$6176$new_n1278_
.sym 40428 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 40430 $abc$6176$new_n1269_
.sym 40431 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 40432 CPU.aluIn1[11]
.sym 40433 CPU.Jimm[19]
.sym 40434 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[20]
.sym 40435 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 40436 $abc$6176$new_n1235_
.sym 40437 CPU.writeBackData[15]
.sym 40438 $abc$6176$CPU.isJALR_new_
.sym 40439 $abc$6176$new_n1281_
.sym 40440 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 40441 CPU.aluMinus[14]
.sym 40442 CPU.aluIn1[12]
.sym 40443 $abc$6176$new_n1692_
.sym 40451 CPU.PCplusImm[14]
.sym 40452 RAM_rdata[12]
.sym 40453 CPU.Jimm[13]
.sym 40454 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 40455 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[13]
.sym 40456 CPU.aluIn1[13]
.sym 40460 $abc$6176$new_n1311_
.sym 40461 $abc$6176$CPU.mem_rdata[14]_new_
.sym 40462 $abc$6176$new_n1332_
.sym 40463 $abc$6176$CPU.mem_rdata[11]_new_
.sym 40464 $abc$6176$CPU.LOAD_halfword[11]_new_inv_
.sym 40465 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 40467 CPU.loadstore_addr[0]
.sym 40468 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 40470 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 40472 CPU.loadstore_addr[1]
.sym 40474 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 40475 $abc$6176$new_n1313_
.sym 40476 isIO
.sym 40477 $abc$6176$new_n1321_
.sym 40478 $abc$6176$CPU.mem_rdata[30]_new_
.sym 40479 CPU.Jimm[12]
.sym 40482 $abc$6176$new_n1311_
.sym 40484 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 40485 $abc$6176$new_n1313_
.sym 40488 $abc$6176$new_n1321_
.sym 40489 CPU.PCplusImm[14]
.sym 40490 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 40491 $abc$6176$new_n1332_
.sym 40494 CPU.loadstore_addr[0]
.sym 40495 CPU.loadstore_addr[1]
.sym 40496 $abc$6176$CPU.LOAD_halfword[11]_new_inv_
.sym 40497 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 40500 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 40501 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 40502 CPU.aluIn1[13]
.sym 40503 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[13]
.sym 40506 CPU.loadstore_addr[0]
.sym 40507 CPU.loadstore_addr[1]
.sym 40508 $abc$6176$CPU.mem_rdata[30]_new_
.sym 40509 $abc$6176$CPU.mem_rdata[14]_new_
.sym 40512 RAM_rdata[12]
.sym 40513 isIO
.sym 40519 RAM_rdata[12]
.sym 40524 $abc$6176$CPU.mem_rdata[11]_new_
.sym 40525 CPU.Jimm[13]
.sym 40526 CPU.Jimm[12]
.sym 40527 $abc$6176$CPU.LOAD_halfword[11]_new_inv_
.sym 40528 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379_$glb_ce
.sym 40529 clk
.sym 40530 isIO_$glb_sr
.sym 40531 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[27]_new_inv_
.sym 40532 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[15]_new_inv_
.sym 40533 mem_wdata[20]
.sym 40534 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[18]_new_inv_
.sym 40535 $abc$6176$new_n1687_
.sym 40536 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[17]_new_inv_
.sym 40537 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[22]_new_inv_
.sym 40538 $abc$6176$new_n949_
.sym 40541 CPU.aluMinus[23]
.sym 40545 CPU.PCplus4[21]
.sym 40546 CPU.PCplus4[19]
.sym 40547 CPU.PCplusImm[14]
.sym 40548 CPU.aluPlus[24]
.sym 40550 CPU.PC[12]
.sym 40551 $PACKER_VCC_NET
.sym 40552 CPU.Iimm[1]
.sym 40553 $abc$6176$new_n1185_
.sym 40555 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 40556 $abc$6176$new_n1279_
.sym 40557 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4125[0]_new_
.sym 40558 CPU.PCplus4[18]
.sym 40559 CPU.aluMinus[13]
.sym 40560 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[11]
.sym 40561 CPU.Bimm[3]
.sym 40562 CPU.PCplus4[22]
.sym 40563 $abc$6176$new_n1321_
.sym 40564 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[26]
.sym 40565 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[29]
.sym 40566 CPU.PCplus4[24]
.sym 40574 $abc$6176$CPU.shifter[4]_new_inv_
.sym 40575 CPU.PCplus4[19]
.sym 40576 $abc$6176$new_n1316_
.sym 40579 isIO
.sym 40582 CPU.PCplus4[13]
.sym 40584 RAM_rdata[13]
.sym 40585 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 40586 RAM_rdata[11]
.sym 40588 CPU.Jimm[13]
.sym 40590 $abc$6176$CPU.mem_rdata[30]_new_
.sym 40591 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 40592 CPU.aluPlus[19]
.sym 40594 $abc$6176$new_n1681_
.sym 40595 $abc$6176$auto$wreduce.cc:455:run$332[1]_new_inv_
.sym 40596 $abc$6176$new_n1333_
.sym 40598 $abc$6176$CPU.isJALR_new_
.sym 40599 $abc$6176$new_n1239_
.sym 40600 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 40603 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[15]_new_
.sym 40605 $abc$6176$new_n1681_
.sym 40606 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 40607 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[15]_new_
.sym 40608 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 40612 $abc$6176$CPU.shifter[4]_new_inv_
.sym 40614 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 40617 CPU.aluPlus[19]
.sym 40618 CPU.PCplus4[19]
.sym 40620 $abc$6176$CPU.isJALR_new_
.sym 40624 $abc$6176$new_n1316_
.sym 40626 $abc$6176$new_n1239_
.sym 40632 RAM_rdata[13]
.sym 40635 $abc$6176$new_n1333_
.sym 40636 $abc$6176$CPU.mem_rdata[30]_new_
.sym 40637 $abc$6176$auto$wreduce.cc:455:run$332[1]_new_inv_
.sym 40638 $abc$6176$new_n1239_
.sym 40642 isIO
.sym 40644 RAM_rdata[11]
.sym 40647 CPU.PCplus4[13]
.sym 40648 CPU.Jimm[13]
.sym 40649 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 40651 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379_$glb_ce
.sym 40652 clk
.sym 40653 isIO_$glb_sr
.sym 40654 $abc$6176$new_n1701_
.sym 40655 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[30]_new_inv_
.sym 40656 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[23]_new_inv_
.sym 40657 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[14]_new_inv_
.sym 40658 $abc$6176$new_n1376_
.sym 40659 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[29]_new_inv_
.sym 40660 $abc$6176$new_n1675_
.sym 40661 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[31]_new_inv_
.sym 40662 CPU.aluMinus[16]
.sym 40666 CPU.aluMinus[18]
.sym 40667 CPU.aluPlus[27]
.sym 40668 $abc$6176$CPU.shifter[4]_new_inv_
.sym 40669 CPU.PCplus4[19]
.sym 40670 CPU.PCplus4[13]
.sym 40671 CPU.PCplus4[17]
.sym 40672 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[19]_new_inv_
.sym 40674 CPU.PCplus4[15]
.sym 40675 isIO
.sym 40677 CPU.rs2[17]
.sym 40678 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 40679 CPU.PC[30]
.sym 40680 CPU.Iimm[4]
.sym 40681 CPU.aluMinus[21]
.sym 40682 $abc$6176$new_n1687_
.sym 40683 CPU.Jimm[13]
.sym 40684 CPU.aluMinus[22]
.sym 40685 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 40686 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 40687 $abc$6176$new_n1350_
.sym 40688 $abc$6176$new_n1301_
.sym 40689 $abc$6176$new_n1672_
.sym 40697 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 40698 CPU.aluPlus[14]
.sym 40699 CPU.loadstore_addr[1]
.sym 40702 CPU.aluPlus[25]
.sym 40703 CPU.aluIn1[8]
.sym 40704 CPU.aluPlus[23]
.sym 40705 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 40709 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 40711 CPU.aluMinus[14]
.sym 40712 $abc$6176$CPU.mem_rdata[6]_new_
.sym 40713 CPU.aluMinus[25]
.sym 40714 CPU.aluIn1[11]
.sym 40715 CPU.state[1]
.sym 40716 CPU.aluMinus[23]
.sym 40717 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 40718 CPU.state[2]
.sym 40720 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[11]
.sym 40721 $abc$6176$CPU.mem_rdata[22]_new_
.sym 40722 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[8]
.sym 40724 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 40725 CPU.rs2[20]
.sym 40726 CPU.Bimm[12]
.sym 40728 CPU.loadstore_addr[1]
.sym 40729 $abc$6176$CPU.mem_rdata[22]_new_
.sym 40731 $abc$6176$CPU.mem_rdata[6]_new_
.sym 40735 CPU.Bimm[12]
.sym 40736 CPU.rs2[20]
.sym 40737 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 40740 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 40741 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 40742 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[8]
.sym 40743 CPU.aluIn1[8]
.sym 40746 CPU.aluPlus[25]
.sym 40747 CPU.aluMinus[25]
.sym 40748 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 40749 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 40752 CPU.state[1]
.sym 40755 CPU.state[2]
.sym 40758 CPU.aluPlus[14]
.sym 40759 CPU.aluMinus[14]
.sym 40760 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 40761 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 40764 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[11]
.sym 40765 CPU.aluIn1[11]
.sym 40766 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 40767 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 40770 CPU.aluMinus[23]
.sym 40771 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 40772 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 40773 CPU.aluPlus[23]
.sym 40779 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[5]_new_inv_
.sym 40780 $abc$6176$new_n1346_
.sym 40790 $abc$6176$new_n1675_
.sym 40791 CPU.PCplus4[14]
.sym 40792 CPU.aluPlus[14]
.sym 40793 CPU.PCplusImm[30]
.sym 40794 CPU.PCplus4[31]
.sym 40795 CPU.aluIn1[25]
.sym 40796 $abc$6176$new_n1701_
.sym 40797 CPU.PCplus4[23]
.sym 40798 CPU.aluPlus[23]
.sym 40799 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 40800 CPU.PCplus4[22]
.sym 40802 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 40818 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 40819 CPU.Jimm[12]
.sym 40821 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[27]
.sym 40822 $abc$6176$CPU.shifter[17]_new_inv_
.sym 40825 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 40826 CPU.Jimm[13]
.sym 40827 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[30]_new_inv_
.sym 40828 CPU.aluPlus[15]
.sym 40830 CPU.aluPlus[19]
.sym 40831 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 40832 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 40834 CPU.LTU
.sym 40835 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[14]_new_
.sym 40836 CPU.aluMinus[19]
.sym 40837 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 40838 CPU.aluIn1[27]
.sym 40839 CPU.PCplusImm[30]
.sym 40840 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 40842 $abc$6176$new_n1327_
.sym 40843 CPU.aluMinus[15]
.sym 40844 CPU.aluIn1[31]
.sym 40845 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 40846 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 40847 $abc$6176$techmap\CPU.$logic_not$riscv.v:162$79_Y_new_
.sym 40851 CPU.aluMinus[19]
.sym 40852 CPU.aluPlus[19]
.sym 40853 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 40854 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 40858 CPU.LTU
.sym 40859 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 40860 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 40863 CPU.aluMinus[15]
.sym 40864 CPU.aluPlus[15]
.sym 40865 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 40866 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 40869 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[27]
.sym 40870 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 40871 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 40872 CPU.aluIn1[27]
.sym 40875 $abc$6176$CPU.shifter[17]_new_inv_
.sym 40876 $abc$6176$new_n1327_
.sym 40877 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 40878 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[14]_new_
.sym 40881 CPU.aluIn1[31]
.sym 40882 CPU.LTU
.sym 40884 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 40887 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[30]_new_inv_
.sym 40888 CPU.PCplusImm[30]
.sym 40890 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 40893 CPU.Jimm[13]
.sym 40894 CPU.LTU
.sym 40895 CPU.Jimm[12]
.sym 40896 $abc$6176$techmap\CPU.$logic_not$riscv.v:162$79_Y_new_
.sym 40897 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$4566_$glb_ce
.sym 40898 clk
.sym 40899 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]_$glb_sr
.sym 40912 $PACKER_VCC_NET
.sym 40914 $abc$6176$techmap\CPU.$logic_not$riscv.v:162$79_Y_new_
.sym 40915 CPU.aluIn1[20]
.sym 40916 CPU.aluPlus[15]
.sym 40917 CPU.aluIn1[16]
.sym 40918 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 40919 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 40921 CPU.PC[2]
.sym 40924 CPU.aluIn1[27]
.sym 41038 $abc$6176$new_n1401_
.sym 41165 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[14]_new_
.sym 41912 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 42060 mem_addr[10]
.sym 42158 $abc$6176$new_n1124_
.sym 42281 $techmap584\RAM.MEM.3.2.0.A1DATA_16[2]
.sym 42404 $abc$6176$new_n949_
.sym 42428 $PACKER_VCC_NET
.sym 42528 mem_wdata[3]
.sym 42533 $PACKER_VCC_NET
.sym 42547 mem_addr[10]
.sym 42765 TXD$SB_IO_OUT
.sym 42773 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 42774 $abc$6176$CPU.shifter[27]_new_inv_
.sym 42797 CPU.Bimm[5]
.sym 42812 CPU.state[0]
.sym 42817 CPU.state[2]
.sym 42818 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 42822 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4362
.sym 42827 UART.data[1]
.sym 42833 $abc$6176$auto$rtlil.cc:1969:NotGate$6102
.sym 42835 CPU.state[1]
.sym 42874 UART.data[1]
.sym 42879 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 42880 CPU.state[2]
.sym 42881 CPU.state[0]
.sym 42882 CPU.state[1]
.sym 42883 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4362
.sym 42884 clk
.sym 42885 $abc$6176$auto$rtlil.cc:1969:NotGate$6102
.sym 42887 $abc$6176$new_n685_
.sym 42891 $abc$6176$auto$rtlil.cc:1969:NotGate$6102
.sym 42893 $abc$6176$techmap\UART.$logic_not$emitter_uart.v:22$168_Y_new_
.sym 42896 $abc$6176$new_n1007_
.sym 42897 CPU.PC[6]
.sym 42906 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 42907 CPU.loadstore_addr[1]
.sym 42911 CPU.aluIn1[1]
.sym 42912 mem_addr[6]
.sym 42914 CPU.PC[7]
.sym 42916 RAM_rdata[25]
.sym 42917 CPU.PCplusImm[17]
.sym 42921 CPU.state[1]
.sym 42927 mem_wdata[5]
.sym 42928 UART.data[5]
.sym 42930 $abc$6176$new_n1074_
.sym 42931 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1521_Y[3]_new_
.sym 42933 UART.cnt[11]
.sym 42934 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 42935 mem_wdata[3]
.sym 42938 UART.data[3]
.sym 42939 mem_wdata[6]
.sym 42940 UART.data[7]
.sym 42941 UART.data[4]
.sym 42942 UART.data[6]
.sym 42945 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4362
.sym 42946 mem_wdata[1]
.sym 42948 UART.data[7]
.sym 42949 mem_wdata[4]
.sym 42950 UART.data[6]
.sym 42952 $abc$6176$new_n1076_
.sym 42953 mem_wdata[2]
.sym 42957 UART.data[8]
.sym 42960 UART.cnt[11]
.sym 42962 UART.data[3]
.sym 42963 mem_wdata[1]
.sym 42967 UART.cnt[11]
.sym 42968 UART.data[6]
.sym 42969 mem_wdata[4]
.sym 42972 $abc$6176$new_n1076_
.sym 42973 $abc$6176$new_n1074_
.sym 42974 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1521_Y[3]_new_
.sym 42975 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 42978 mem_wdata[2]
.sym 42980 UART.data[4]
.sym 42981 UART.cnt[11]
.sym 42984 UART.data[7]
.sym 42985 UART.data[5]
.sym 42986 UART.data[6]
.sym 42987 UART.data[4]
.sym 42990 UART.data[8]
.sym 42991 UART.cnt[11]
.sym 42992 mem_wdata[6]
.sym 42996 UART.cnt[11]
.sym 42997 UART.data[5]
.sym 42999 mem_wdata[3]
.sym 43002 UART.data[7]
.sym 43003 mem_wdata[5]
.sym 43005 UART.cnt[11]
.sym 43006 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4362
.sym 43007 clk
.sym 43016 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4454[1]
.sym 43020 CPU.rs2[19]
.sym 43021 UART.data[8]
.sym 43023 RAM_rdata[13]
.sym 43025 UART.data[9]
.sym 43026 $abc$6176$auto$rtlil.cc:1906:Mux$520
.sym 43029 UART.cnt[11]
.sym 43033 mem_wdata[23]
.sym 43034 mem_addr[7]
.sym 43035 CPU.state[0]
.sym 43038 $abc$6176$new_n1093_
.sym 43040 mem_addr[6]
.sym 43042 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 43043 mem_addr[10]
.sym 43051 CPU.aluIn1[4]
.sym 43053 CPU.state[0]
.sym 43054 isIO
.sym 43055 $abc$6176$new_n1005_
.sym 43062 $abc$6176$new_n1126_
.sym 43066 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 43070 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 43071 CPU.aluIn1[1]
.sym 43073 CPU.state[2]
.sym 43076 RAM_rdata[25]
.sym 43079 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 43081 CPU.state[1]
.sym 43095 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 43096 CPU.aluIn1[4]
.sym 43097 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 43098 $abc$6176$new_n1126_
.sym 43107 isIO
.sym 43108 CPU.state[2]
.sym 43109 CPU.state[1]
.sym 43110 CPU.state[0]
.sym 43115 RAM_rdata[25]
.sym 43119 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 43120 $abc$6176$new_n1005_
.sym 43121 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 43122 CPU.aluIn1[1]
.sym 43129 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379_$glb_ce
.sym 43130 clk
.sym 43131 isIO_$glb_sr
.sym 43142 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 43145 UART.cnt[11]
.sym 43148 mem_addr[7]
.sym 43149 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4454[1]
.sym 43152 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[23]
.sym 43153 mem_wdata[29]
.sym 43156 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[1]_new_inv_
.sym 43157 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 43158 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 43159 CPU.state[2]
.sym 43160 mem_addr[7]
.sym 43161 $abc$6176$and$riscv.v:362$159_Y_new_
.sym 43164 mem_wdata[7]
.sym 43165 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 43167 CPU.rs2[23]
.sym 43177 CPU.aluMinus[4]
.sym 43178 CPU.aluMinus[5]
.sym 43180 CPU.loadstore_addr[6]
.sym 43181 CPU.aluIn1[6]
.sym 43182 CPU.loadstore_addr[7]
.sym 43185 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[6]
.sym 43186 CPU.PC[7]
.sym 43187 CPU.aluMinus[6]
.sym 43188 CPU.aluMinus[7]
.sym 43194 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 43200 CPU.PC[6]
.sym 43202 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 43212 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 43214 CPU.loadstore_addr[6]
.sym 43215 CPU.PC[6]
.sym 43218 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 43219 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[6]
.sym 43221 CPU.aluIn1[6]
.sym 43230 CPU.aluMinus[7]
.sym 43231 CPU.aluMinus[5]
.sym 43232 CPU.aluMinus[4]
.sym 43233 CPU.aluMinus[6]
.sym 43242 CPU.PC[7]
.sym 43243 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 43244 CPU.loadstore_addr[7]
.sym 43250 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[6]
.sym 43262 $abc$6176$new_n1172_
.sym 43263 mem_wdata[20]
.sym 43266 mem_wdata[20]
.sym 43268 $techmap600\RAM.MEM.2.0.0.A1DATA_16[6]
.sym 43271 mem_addr[6]
.sym 43275 CPU.aluIn1[7]
.sym 43276 CPU.aluIn1[5]
.sym 43277 CPU.aluIn1[6]
.sym 43278 CPU.aluPlus[7]
.sym 43279 CPU.Bimm[6]
.sym 43280 mem_wdata[17]
.sym 43281 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[10]
.sym 43282 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$2574[0]_new_inv_
.sym 43283 mem_wdata[19]
.sym 43284 CPU.PC[8]
.sym 43285 CPU.PC[5]
.sym 43286 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 43287 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[5]_new_inv_
.sym 43288 CPU.PC[9]
.sym 43289 CPU.Bimm[5]
.sym 43290 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 43297 mem_wdata[3]
.sym 43298 CPU.aluMinus[3]
.sym 43300 mem_wdata[6]
.sym 43302 CPU.loadstore_addr[1]
.sym 43305 CPU.Bimm[6]
.sym 43306 CPU.PC[10]
.sym 43311 CPU.loadstore_addr[10]
.sym 43312 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 43313 CPU.aluMinus[1]
.sym 43315 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 43316 CPU.aluMinus[0]
.sym 43322 CPU.aluMinus[2]
.sym 43323 CPU.rs2[19]
.sym 43324 mem_wdata[7]
.sym 43327 CPU.rs2[23]
.sym 43329 CPU.loadstore_addr[1]
.sym 43331 CPU.rs2[23]
.sym 43332 mem_wdata[7]
.sym 43347 CPU.aluMinus[2]
.sym 43348 CPU.aluMinus[3]
.sym 43349 CPU.aluMinus[1]
.sym 43350 CPU.aluMinus[0]
.sym 43353 CPU.Bimm[6]
.sym 43355 mem_wdata[6]
.sym 43356 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 43360 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 43361 CPU.PC[10]
.sym 43362 CPU.loadstore_addr[10]
.sym 43365 CPU.loadstore_addr[1]
.sym 43366 mem_wdata[3]
.sym 43367 CPU.rs2[19]
.sym 43378 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4580[1]_new_inv_
.sym 43379 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[3]_new_
.sym 43380 $abc$6176$CPU.isBranch_new_
.sym 43382 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[8]
.sym 43384 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[25]
.sym 43385 $abc$6176$auto$simplemap.cc:168:logic_reduce$2481[0]_new_inv_
.sym 43388 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 43390 mem_wdata[23]
.sym 43392 mem_addr[10]
.sym 43401 CPU.PC[11]
.sym 43402 CPU.Bimm[12]
.sym 43403 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[8]
.sym 43405 CPU.aluPlus[2]
.sym 43406 CPU.PC[7]
.sym 43407 CPU.Iimm[1]
.sym 43408 CPU.aluIn1[4]
.sym 43409 mem_addr[10]
.sym 43411 CPU.Bimm[3]
.sym 43412 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 43413 CPU.PC[3]
.sym 43424 CPU.aluPlus[9]
.sym 43427 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 43428 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 43430 CPU.loadstore_addr[1]
.sym 43431 CPU.rs2[17]
.sym 43436 CPU.instr[5]
.sym 43437 CPU.loadstore_addr[0]
.sym 43438 CPU.Bimm[10]
.sym 43439 $abc$6176$CPU.LOAD_halfword[2]_new_inv_
.sym 43440 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 43441 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[16]
.sym 43442 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 43444 CPU.aluMinus[9]
.sym 43446 mem_wdata[1]
.sym 43447 $techmap586\RAM.MEM.3.1.0.A1DATA_16[2]
.sym 43448 $techmap584\RAM.MEM.3.2.0.A1DATA_16[2]
.sym 43449 $abc$6176$CPU.LOAD_halfword[10]_new_inv_
.sym 43450 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 43452 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[16]
.sym 43458 CPU.Bimm[10]
.sym 43460 CPU.instr[5]
.sym 43464 $techmap584\RAM.MEM.3.2.0.A1DATA_16[2]
.sym 43465 $techmap586\RAM.MEM.3.1.0.A1DATA_16[2]
.sym 43466 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 43467 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 43476 CPU.aluMinus[9]
.sym 43477 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 43478 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 43479 CPU.aluPlus[9]
.sym 43482 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 43483 $abc$6176$CPU.LOAD_halfword[2]_new_inv_
.sym 43484 $abc$6176$CPU.LOAD_halfword[10]_new_inv_
.sym 43485 CPU.loadstore_addr[0]
.sym 43488 CPU.loadstore_addr[1]
.sym 43490 mem_wdata[1]
.sym 43491 CPU.rs2[17]
.sym 43501 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[5]
.sym 43502 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[1]
.sym 43504 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[9]
.sym 43506 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[6]
.sym 43508 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[7]
.sym 43511 CPU.aluMinus[23]
.sym 43512 CPU.aluPlus[22]
.sym 43514 CPU.instr[4]
.sym 43515 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[12]
.sym 43518 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4556[1]_new_inv_
.sym 43519 CPU.PCplusImm[24]
.sym 43520 $PACKER_VCC_NET
.sym 43521 CPU.instr[4]
.sym 43522 CPU.Bimm[5]
.sym 43523 CPU.aluPlus[20]
.sym 43524 $abc$6176$CPU.isBranch_new_
.sym 43525 CPU.Jimm[12]
.sym 43526 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 43527 CPU.aluPlus[15]
.sym 43528 CPU.instr[3]
.sym 43529 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 43530 $abc$6176$new_n1093_
.sym 43531 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[2]_new_inv_
.sym 43532 $abc$6176$new_n1029_
.sym 43534 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 43535 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 43536 CPU.aluPlus[8]
.sym 43542 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 43544 CPU.PC[2]
.sym 43546 CPU.Jimm[16]
.sym 43547 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[6]_new_inv_
.sym 43549 $abc$6176$CPU.isJALR_new_
.sym 43550 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[3]_new_inv_
.sym 43551 CPU.PCplus4[5]
.sym 43552 CPU.instr[3]
.sym 43553 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 43554 CPU.aluPlus[6]
.sym 43558 CPU.PCplus4[6]
.sym 43560 CPU.PCplusImm[3]
.sym 43561 CPU.PC[3]
.sym 43562 CPU.Bimm[12]
.sym 43563 CPU.PCplusImm[6]
.sym 43565 CPU.aluPlus[2]
.sym 43566 $abc$6176$CPU.isJALR_new_
.sym 43567 CPU.aluPlus[3]
.sym 43570 CPU.instr[4]
.sym 43573 CPU.aluPlus[5]
.sym 43575 CPU.aluPlus[3]
.sym 43576 CPU.PC[3]
.sym 43577 CPU.PC[2]
.sym 43578 $abc$6176$CPU.isJALR_new_
.sym 43587 CPU.Bimm[12]
.sym 43588 CPU.instr[3]
.sym 43589 CPU.Jimm[16]
.sym 43590 CPU.instr[4]
.sym 43593 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[3]_new_inv_
.sym 43594 CPU.PCplusImm[3]
.sym 43596 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 43599 CPU.PCplus4[5]
.sym 43601 CPU.aluPlus[5]
.sym 43602 $abc$6176$CPU.isJALR_new_
.sym 43605 CPU.aluPlus[6]
.sym 43606 CPU.PCplus4[6]
.sym 43607 $abc$6176$CPU.isJALR_new_
.sym 43611 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 43612 CPU.PCplusImm[6]
.sym 43614 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[6]_new_inv_
.sym 43617 CPU.aluPlus[2]
.sym 43618 CPU.PC[2]
.sym 43619 $abc$6176$CPU.isJALR_new_
.sym 43621 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$4566_$glb_ce
.sym 43622 clk
.sym 43623 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]_$glb_sr
.sym 43625 CPU.PCplusImm[2]
.sym 43626 CPU.PCplusImm[3]
.sym 43627 CPU.PCplusImm[4]
.sym 43628 CPU.PCplusImm[5]
.sym 43629 CPU.PCplusImm[6]
.sym 43630 CPU.PCplusImm[7]
.sym 43631 CPU.PCplusImm[8]
.sym 43634 $abc$6176$new_n1124_
.sym 43635 CPU.aluPlus[30]
.sym 43637 CPU.PCplusImm[31]
.sym 43638 CPU.aluIn1[14]
.sym 43639 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 43642 CPU.aluIn1[20]
.sym 43643 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 43645 $abc$6176$CPU.isJALR_new_
.sym 43646 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 43648 CPU.aluIn1[19]
.sym 43649 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[16]
.sym 43650 CPU.aluMinus[17]
.sym 43651 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 43652 CPU.aluMinus[20]
.sym 43653 $abc$6176$and$riscv.v:362$159_Y_new_
.sym 43654 CPU.aluPlus[17]
.sym 43655 CPU.PCplusImm[8]
.sym 43656 CPU.aluIn1[23]
.sym 43657 CPU.instr[4]
.sym 43658 CPU.PCplus4[9]
.sym 43659 CPU.PCplusImm[2]
.sym 43667 CPU.aluPlus[7]
.sym 43670 CPU.Bimm[2]
.sym 43671 CPU.Iimm[0]
.sym 43672 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[7]_new_inv_
.sym 43674 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 43676 CPU.PCplus4[7]
.sym 43677 CPU.Iimm[3]
.sym 43678 CPU.Bimm[11]
.sym 43680 CPU.Iimm[2]
.sym 43681 CPU.Bimm[3]
.sym 43682 CPU.instr[4]
.sym 43683 CPU.PCplusImm[3]
.sym 43687 CPU.PCplusImm[7]
.sym 43688 CPU.instr[3]
.sym 43689 $abc$6176$CPU.isJALR_new_
.sym 43690 CPU.instr[4]
.sym 43691 $abc$6176$new_n949_
.sym 43694 CPU.PCplusImm[6]
.sym 43695 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 43698 CPU.PCplusImm[3]
.sym 43699 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 43701 $abc$6176$new_n949_
.sym 43710 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 43711 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[7]_new_inv_
.sym 43712 CPU.PCplusImm[7]
.sym 43716 $abc$6176$new_n949_
.sym 43718 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 43719 CPU.PCplusImm[6]
.sym 43722 CPU.Iimm[2]
.sym 43723 CPU.instr[3]
.sym 43724 CPU.instr[4]
.sym 43725 CPU.Bimm[2]
.sym 43728 CPU.instr[3]
.sym 43729 CPU.instr[4]
.sym 43730 CPU.Iimm[3]
.sym 43731 CPU.Bimm[3]
.sym 43734 CPU.Bimm[11]
.sym 43735 CPU.instr[4]
.sym 43736 CPU.Iimm[0]
.sym 43737 CPU.instr[3]
.sym 43740 $abc$6176$CPU.isJALR_new_
.sym 43741 CPU.PCplus4[7]
.sym 43743 CPU.aluPlus[7]
.sym 43744 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$4566_$glb_ce
.sym 43745 clk
.sym 43746 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]_$glb_sr
.sym 43747 CPU.PCplusImm[9]
.sym 43748 CPU.PCplusImm[10]
.sym 43749 CPU.PCplusImm[11]
.sym 43750 CPU.PCplusImm[12]
.sym 43751 CPU.PCplusImm[13]
.sym 43752 CPU.PCplusImm[14]
.sym 43753 CPU.PCplusImm[15]
.sym 43754 CPU.PCplusImm[16]
.sym 43756 $techmap584\RAM.MEM.3.2.0.A1DATA_16[2]
.sym 43759 CPU.aluIn1[7]
.sym 43760 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 43761 CPU.aluIn1[22]
.sym 43763 CPU.aluPlus[7]
.sym 43764 CPU.PCplusImm[8]
.sym 43769 CPU.PCplus4[23]
.sym 43771 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[26]
.sym 43772 CPU.PCplusImm[25]
.sym 43773 CPU.aluIn2[24]
.sym 43774 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[4]
.sym 43775 CPU.PC[9]
.sym 43776 CPU.PC[8]
.sym 43777 CPU.PC[5]
.sym 43778 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 43779 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[5]_new_inv_
.sym 43780 CPU.aluPlus[31]
.sym 43781 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[10]
.sym 43782 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 43790 CPU.aluPlus[9]
.sym 43792 CPU.PCplus4[8]
.sym 43794 CPU.instr[3]
.sym 43795 CPU.rs2[26]
.sym 43796 CPU.Bimm[12]
.sym 43797 CPU.Jimm[12]
.sym 43798 RAM_rdata[19]
.sym 43800 CPU.Jimm[13]
.sym 43802 CPU.instr[3]
.sym 43804 CPU.instr[4]
.sym 43806 CPU.aluPlus[8]
.sym 43809 $abc$6176$CPU.isJALR_new_
.sym 43811 CPU.Bimm[10]
.sym 43812 CPU.instr[4]
.sym 43815 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 43818 CPU.PCplus4[9]
.sym 43819 CPU.Iimm[2]
.sym 43821 CPU.Iimm[2]
.sym 43822 CPU.Bimm[12]
.sym 43823 CPU.instr[3]
.sym 43824 CPU.instr[4]
.sym 43827 CPU.Bimm[12]
.sym 43828 CPU.Jimm[12]
.sym 43829 CPU.instr[3]
.sym 43830 CPU.instr[4]
.sym 43833 CPU.aluPlus[8]
.sym 43835 CPU.PCplus4[8]
.sym 43836 $abc$6176$CPU.isJALR_new_
.sym 43839 $abc$6176$CPU.isJALR_new_
.sym 43840 CPU.aluPlus[9]
.sym 43841 CPU.PCplus4[9]
.sym 43845 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 43846 CPU.rs2[26]
.sym 43848 CPU.Bimm[12]
.sym 43851 CPU.Bimm[10]
.sym 43852 CPU.instr[3]
.sym 43854 CPU.instr[4]
.sym 43858 RAM_rdata[19]
.sym 43863 CPU.Jimm[13]
.sym 43864 CPU.instr[4]
.sym 43865 CPU.Bimm[12]
.sym 43866 CPU.instr[3]
.sym 43867 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379_$glb_ce
.sym 43868 clk
.sym 43869 isIO_$glb_sr
.sym 43870 CPU.PCplusImm[17]
.sym 43871 CPU.PCplusImm[18]
.sym 43872 CPU.PCplusImm[19]
.sym 43873 CPU.PCplusImm[20]
.sym 43874 CPU.PCplusImm[21]
.sym 43875 CPU.PCplusImm[22]
.sym 43876 CPU.PCplusImm[23]
.sym 43877 CPU.PCplusImm[24]
.sym 43878 CPU.PC[12]
.sym 43879 $abc$6176$new_n949_
.sym 43880 $abc$6176$new_n949_
.sym 43881 CPU.PC[12]
.sym 43882 CPU.Bimm[12]
.sym 43883 CPU.Jimm[13]
.sym 43884 RAM_rdata[19]
.sym 43885 CPU.PCplusImm[12]
.sym 43886 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 43887 CPU.PCplusImm[16]
.sym 43888 $abc$6176$CPU.LOAD_halfword[2]_new_inv_
.sym 43890 CPU.PC[11]
.sym 43891 CPU.rs2[26]
.sym 43893 CPU.PCplusImm[11]
.sym 43894 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[23]
.sym 43895 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[17]
.sym 43896 $abc$6176$new_n1249_
.sym 43897 CPU.PCplusImm[22]
.sym 43898 CPU.Bimm[3]
.sym 43899 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 43900 $abc$6176$new_n739_
.sym 43901 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[21]
.sym 43902 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[2]_new_inv_
.sym 43903 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[3]_new_inv_
.sym 43904 CPU.aluIn1[4]
.sym 43905 $abc$6176$new_n1255_
.sym 43911 CPU.instr[4]
.sym 43913 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[8]_new_inv_
.sym 43914 CPU.PCplusImm[12]
.sym 43915 $abc$6176$new_n1211_
.sym 43917 $abc$6176$CPU.writeBackEn_new_inv_
.sym 43918 $abc$6176$new_n739_
.sym 43919 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[7]
.sym 43920 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 43921 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 43922 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 43923 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 43924 CPU.Bimm[3]
.sym 43925 CPU.PCplusImm[8]
.sym 43926 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 43928 $abc$6176$new_n1252_
.sym 43929 CPU.PCplusImm[2]
.sym 43931 CPU.instr[3]
.sym 43933 $abc$6176$new_n949_
.sym 43935 CPU.aluIn1[7]
.sym 43937 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 43938 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[12]_new_
.sym 43939 CPU.Bimm[4]
.sym 43940 $abc$6176$new_n1250_
.sym 43941 CPU.Iimm[4]
.sym 43942 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 43944 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 43946 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[8]_new_inv_
.sym 43947 CPU.PCplusImm[8]
.sym 43950 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 43951 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 43952 CPU.PCplusImm[12]
.sym 43953 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[12]_new_
.sym 43956 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 43957 CPU.aluIn1[7]
.sym 43958 $abc$6176$new_n1211_
.sym 43959 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[7]
.sym 43962 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 43963 $abc$6176$CPU.writeBackEn_new_inv_
.sym 43964 $abc$6176$new_n739_
.sym 43965 CPU.Bimm[3]
.sym 43970 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 43974 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 43976 $abc$6176$new_n1252_
.sym 43977 $abc$6176$new_n1250_
.sym 43980 $abc$6176$new_n949_
.sym 43982 CPU.PCplusImm[2]
.sym 43983 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 43986 CPU.Bimm[4]
.sym 43987 CPU.instr[4]
.sym 43988 CPU.Iimm[4]
.sym 43989 CPU.instr[3]
.sym 43990 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$4566_$glb_ce
.sym 43991 clk
.sym 43992 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]_$glb_sr
.sym 43993 CPU.PCplusImm[25]
.sym 43994 CPU.PCplusImm[26]
.sym 43995 CPU.PCplusImm[27]
.sym 43996 CPU.PCplusImm[28]
.sym 43997 CPU.PCplusImm[29]
.sym 43998 CPU.PCplusImm[30]
.sym 43999 CPU.PCplusImm[31]
.sym 44000 $abc$6176$CPU.EQ_new_
.sym 44005 CPU.PCplus4[6]
.sym 44007 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[12]
.sym 44010 CPU.PCplusImm[24]
.sym 44011 RAM_rdata[13]
.sym 44012 CPU.Bimm[2]
.sym 44013 $abc$6176$techmap$techmap582\CPU.RegisterBank.0.0.1.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$581_Y
.sym 44014 CPU.PCplusImm[18]
.sym 44015 $PACKER_VCC_NET
.sym 44016 CPU.PC[19]
.sym 44017 CPU.instr[3]
.sym 44018 $abc$6176$new_n1210_
.sym 44019 CPU.aluPlus[15]
.sym 44020 $abc$6176$techmap$techmap582\CPU.RegisterBank.0.0.1.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$581_Y
.sym 44021 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 44022 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[5]_new_inv_
.sym 44023 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 44024 CPU.PCplusImm[9]
.sym 44025 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 44026 $abc$6176$new_n1208_
.sym 44027 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 44028 CPU.Jimm[12]
.sym 44034 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 44035 CPU.Jimm[12]
.sym 44036 CPU.aluIn1[10]
.sym 44037 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[20]
.sym 44038 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 44039 CPU.Bimm[12]
.sym 44040 CPU.PCplusImm[9]
.sym 44041 CPU.Bimm[10]
.sym 44043 CPU.instr[3]
.sym 44044 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 44045 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[24]
.sym 44048 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[9]_new_inv_
.sym 44049 CPU.loadstore_addr[0]
.sym 44050 CPU.instr[4]
.sym 44051 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 44052 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[7]_new_inv_
.sym 44053 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[10]
.sym 44054 CPU.Jimm[13]
.sym 44055 $abc$6176$new_n949_
.sym 44058 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[6]_new_inv_
.sym 44062 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[2]_new_inv_
.sym 44063 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[3]_new_inv_
.sym 44067 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[3]_new_inv_
.sym 44068 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[6]_new_inv_
.sym 44069 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[7]_new_inv_
.sym 44070 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[2]_new_inv_
.sym 44076 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[24]
.sym 44080 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[9]_new_inv_
.sym 44081 CPU.PCplusImm[9]
.sym 44082 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 44086 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 44087 $abc$6176$new_n949_
.sym 44088 CPU.PCplusImm[9]
.sym 44091 CPU.instr[4]
.sym 44092 CPU.Bimm[12]
.sym 44093 CPU.instr[3]
.sym 44094 CPU.Bimm[10]
.sym 44099 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[20]
.sym 44103 CPU.Jimm[13]
.sym 44104 CPU.Jimm[12]
.sym 44105 CPU.loadstore_addr[0]
.sym 44109 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[10]
.sym 44110 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 44111 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 44112 CPU.aluIn1[10]
.sym 44113 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$4566_$glb_ce
.sym 44114 clk
.sym 44115 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]_$glb_sr
.sym 44116 $abc$6176$new_n699_
.sym 44117 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[29]
.sym 44118 $abc$6176$new_n1285_
.sym 44119 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[21]
.sym 44120 $abc$6176$new_n1284_
.sym 44121 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[26]
.sym 44122 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[11]_new_inv_
.sym 44123 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[27]
.sym 44126 $abc$6176$new_n1241_
.sym 44128 $abc$6176$CPU.isJALR_new_
.sym 44129 CPU.PCplusImm[31]
.sym 44130 CPU.aluIn1[14]
.sym 44131 CPU.aluIn1[11]
.sym 44132 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 44133 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[24]
.sym 44134 CPU.Jimm[19]
.sym 44135 CPU.Bimm[12]
.sym 44137 CPU.PCplusImm[26]
.sym 44140 CPU.aluIn1[19]
.sym 44141 mem_wdata[4]
.sym 44142 CPU.aluPlus[17]
.sym 44143 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 44144 CPU.PC[22]
.sym 44145 CPU.PC[12]
.sym 44146 $abc$6176$and$riscv.v:362$159_Y_new_
.sym 44147 CPU.aluMinus[17]
.sym 44148 CPU.aluIn1[23]
.sym 44149 CPU.aluMinus[20]
.sym 44150 $abc$6176$new_n1250_
.sym 44151 CPU.aluMinus[20]
.sym 44157 CPU.aluIn1[7]
.sym 44158 CPU.PCplusImm[8]
.sym 44162 $abc$6176$new_n1279_
.sym 44163 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 44165 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[7]
.sym 44166 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 44167 CPU.PCplusImm[22]
.sym 44168 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 44169 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 44170 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[9]
.sym 44171 $abc$6176$CPU.LOAD_halfword[12]_new_inv_
.sym 44172 CPU.instr[4]
.sym 44174 CPU.Jimm[13]
.sym 44175 $abc$6176$new_n949_
.sym 44176 $abc$6176$new_n1281_
.sym 44177 CPU.instr[3]
.sym 44178 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[22]_new_inv_
.sym 44179 CPU.Jimm[12]
.sym 44181 CPU.Bimm[12]
.sym 44182 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 44183 CPU.Bimm[8]
.sym 44184 CPU.aluIn1[4]
.sym 44185 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 44186 $abc$6176$CPU.mem_rdata[12]_new_
.sym 44187 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 44188 CPU.aluIn1[9]
.sym 44190 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 44191 $abc$6176$new_n1281_
.sym 44193 $abc$6176$new_n1279_
.sym 44196 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 44197 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[9]
.sym 44198 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 44199 CPU.aluIn1[9]
.sym 44202 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 44203 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 44204 CPU.aluIn1[7]
.sym 44205 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[7]
.sym 44208 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 44210 CPU.PCplusImm[8]
.sym 44211 $abc$6176$new_n949_
.sym 44214 CPU.instr[4]
.sym 44215 CPU.Bimm[12]
.sym 44216 CPU.instr[3]
.sym 44217 CPU.Bimm[8]
.sym 44220 $abc$6176$CPU.LOAD_halfword[12]_new_inv_
.sym 44221 $abc$6176$CPU.mem_rdata[12]_new_
.sym 44222 CPU.Jimm[13]
.sym 44223 CPU.Jimm[12]
.sym 44226 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 44227 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[22]_new_inv_
.sym 44229 CPU.PCplusImm[22]
.sym 44232 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 44233 CPU.aluIn1[4]
.sym 44234 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 44235 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 44236 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$4566_$glb_ce
.sym 44237 clk
.sym 44238 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]_$glb_sr
.sym 44239 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[25]_new_inv_
.sym 44240 CPU.PC[20]
.sym 44241 CPU.PC[25]
.sym 44242 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[21]_new_inv_
.sym 44243 CPU.PC[24]
.sym 44244 $abc$6176$new_n1007_
.sym 44246 CPU.PC[21]
.sym 44251 CPU.PCplus4[22]
.sym 44252 CPU.PCplusImm[8]
.sym 44255 CPU.PCplus4[23]
.sym 44256 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4125[0]_new_
.sym 44257 CPU.PCplus4[24]
.sym 44258 $abc$6176$new_n1279_
.sym 44260 CPU.aluIn1[5]
.sym 44261 CPU.PCplus4[18]
.sym 44262 $abc$6176$new_n1285_
.sym 44263 CPU.PCplus4[16]
.sym 44264 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[22]_new_inv_
.sym 44265 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 44266 $abc$6176$new_n949_
.sym 44267 $abc$6176$CPU.LOAD_halfword[12]_new_inv_
.sym 44268 CPU.aluPlus[31]
.sym 44269 CPU.Bimm[8]
.sym 44270 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 44271 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[26]
.sym 44272 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 44273 $abc$6176$CPU.mem_rdata[28]_new_
.sym 44274 CPU.aluIn1[9]
.sym 44280 $abc$6176$CPU.mem_rdata[28]_new_
.sym 44281 CPU.loadstore_addr[1]
.sym 44282 CPU.Iimm[1]
.sym 44283 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 44285 $abc$6176$CPU.mem_rdata[12]_new_
.sym 44286 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[12]_new_inv_
.sym 44287 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[12]
.sym 44290 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 44291 CPU.PCplusImm[12]
.sym 44292 CPU.rs2[29]
.sym 44293 CPU.Bimm[12]
.sym 44294 CPU.aluPlus[24]
.sym 44295 CPU.PCplus4[21]
.sym 44296 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 44297 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 44300 $abc$6176$CPU.mem_rdata[27]_new_
.sym 44301 $abc$6176$CPU.isJALR_new_
.sym 44302 $abc$6176$CPU.mem_rdata[11]_new_
.sym 44303 $abc$6176$new_n1299_
.sym 44305 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 44307 CPU.aluIn1[12]
.sym 44308 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 44309 $abc$6176$new_n1297_
.sym 44311 CPU.PCplus4[24]
.sym 44313 CPU.PCplusImm[12]
.sym 44315 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[12]_new_inv_
.sym 44316 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 44319 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 44320 CPU.Iimm[1]
.sym 44322 CPU.PCplus4[21]
.sym 44326 $abc$6176$CPU.isJALR_new_
.sym 44327 CPU.PCplus4[24]
.sym 44328 CPU.aluPlus[24]
.sym 44332 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 44333 $abc$6176$new_n1299_
.sym 44334 $abc$6176$new_n1297_
.sym 44337 $abc$6176$CPU.mem_rdata[27]_new_
.sym 44338 CPU.loadstore_addr[1]
.sym 44339 $abc$6176$CPU.mem_rdata[11]_new_
.sym 44343 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 44344 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 44345 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[12]
.sym 44346 CPU.aluIn1[12]
.sym 44350 CPU.loadstore_addr[1]
.sym 44351 $abc$6176$CPU.mem_rdata[28]_new_
.sym 44352 $abc$6176$CPU.mem_rdata[12]_new_
.sym 44355 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 44357 CPU.rs2[29]
.sym 44358 CPU.Bimm[12]
.sym 44359 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$4566_$glb_ce
.sym 44360 clk
.sym 44361 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]_$glb_sr
.sym 44362 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[4]_new_inv_
.sym 44363 CPU.PC[17]
.sym 44364 $abc$6176$new_n1705_
.sym 44365 CPU.PC[15]
.sym 44366 CPU.PC[18]
.sym 44367 CPU.PC[27]
.sym 44369 CPU.PC[19]
.sym 44371 $abc$6176$new_n1007_
.sym 44374 CPU.PC[30]
.sym 44375 CPU.rs2[26]
.sym 44376 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 44377 CPU.PCplusImm[12]
.sym 44379 $abc$6176$new_n1672_
.sym 44380 CPU.Jimm[13]
.sym 44381 CPU.Bimm[12]
.sym 44382 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 44384 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 44385 CPU.loadstore_addr[1]
.sym 44386 CPU.PCplus4[24]
.sym 44387 CPU.loadstore_addr[1]
.sym 44388 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 44389 CPU.Bimm[3]
.sym 44391 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 44392 $abc$6176$new_n949_
.sym 44393 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[20]_new_inv_
.sym 44394 CPU.aluIn1[1]
.sym 44395 CPU.Jimm[14]
.sym 44403 CPU.loadstore_addr[1]
.sym 44406 CPU.PCplus4[15]
.sym 44407 CPU.aluPlus[27]
.sym 44409 CPU.rs2[20]
.sym 44411 mem_wdata[4]
.sym 44414 CPU.aluPlus[17]
.sym 44417 CPU.PCplus4[17]
.sym 44420 CPU.aluPlus[18]
.sym 44421 CPU.PCplus4[18]
.sym 44423 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 44427 CPU.aluPlus[22]
.sym 44428 $abc$6176$CPU.isJALR_new_
.sym 44429 CPU.PCplus4[27]
.sym 44430 CPU.aluPlus[15]
.sym 44431 CPU.Jimm[17]
.sym 44432 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 44433 CPU.PCplus4[22]
.sym 44436 CPU.aluPlus[27]
.sym 44438 $abc$6176$CPU.isJALR_new_
.sym 44439 CPU.PCplus4[27]
.sym 44442 CPU.PCplus4[15]
.sym 44443 $abc$6176$CPU.isJALR_new_
.sym 44445 CPU.aluPlus[15]
.sym 44448 CPU.loadstore_addr[1]
.sym 44449 mem_wdata[4]
.sym 44450 CPU.rs2[20]
.sym 44455 CPU.PCplus4[18]
.sym 44456 CPU.aluPlus[18]
.sym 44457 $abc$6176$CPU.isJALR_new_
.sym 44460 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 44461 CPU.Jimm[17]
.sym 44463 CPU.PCplus4[17]
.sym 44467 $abc$6176$CPU.isJALR_new_
.sym 44468 CPU.PCplus4[17]
.sym 44469 CPU.aluPlus[17]
.sym 44472 $abc$6176$CPU.isJALR_new_
.sym 44473 CPU.PCplus4[22]
.sym 44475 CPU.aluPlus[22]
.sym 44479 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 44481 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 44486 $abc$6176$CPU.isJALR_new_
.sym 44487 CPU.PC[28]
.sym 44488 CPU.PC[14]
.sym 44489 CPU.PC[31]
.sym 44490 CPU.PC[16]
.sym 44491 CPU.PC[23]
.sym 44492 CPU.PC[29]
.sym 44498 CPU.Bimm[5]
.sym 44500 $abc$6176$techmap$techmap582\CPU.RegisterBank.0.0.1.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$581_Y
.sym 44502 CPU.PC[19]
.sym 44503 $PACKER_VCC_NET
.sym 44504 $PACKER_VCC_NET
.sym 44506 CPU.PCplusImm[18]
.sym 44509 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 44510 mem_wdata[20]
.sym 44511 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[28]_new_inv_
.sym 44512 $abc$6176$new_n1349_
.sym 44513 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 44514 CPU.instr[3]
.sym 44515 CPU.PCplus4[27]
.sym 44516 CPU.aluPlus[15]
.sym 44517 CPU.Jimm[17]
.sym 44518 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[5]_new_inv_
.sym 44519 CPU.PCplus4[29]
.sym 44526 CPU.PCplus4[29]
.sym 44528 CPU.aluPlus[23]
.sym 44529 CPU.PCplus4[23]
.sym 44532 CPU.PCplus4[31]
.sym 44533 CPU.PCplus4[14]
.sym 44537 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 44538 CPU.aluPlus[31]
.sym 44540 CPU.aluPlus[14]
.sym 44541 CPU.PCplus4[14]
.sym 44542 CPU.aluPlus[30]
.sym 44543 $abc$6176$CPU.isJALR_new_
.sym 44545 CPU.Iimm[4]
.sym 44546 CPU.PCplus4[24]
.sym 44547 CPU.PCplus4[30]
.sym 44548 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 44549 CPU.aluMinus[17]
.sym 44550 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 44551 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 44553 CPU.aluPlus[29]
.sym 44555 CPU.Jimm[14]
.sym 44556 CPU.aluPlus[17]
.sym 44560 CPU.Iimm[4]
.sym 44561 CPU.PCplus4[24]
.sym 44562 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 44565 CPU.PCplus4[30]
.sym 44567 $abc$6176$CPU.isJALR_new_
.sym 44568 CPU.aluPlus[30]
.sym 44572 CPU.PCplus4[23]
.sym 44573 CPU.aluPlus[23]
.sym 44574 $abc$6176$CPU.isJALR_new_
.sym 44577 $abc$6176$CPU.isJALR_new_
.sym 44578 CPU.PCplus4[14]
.sym 44579 CPU.aluPlus[14]
.sym 44583 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 44584 CPU.aluMinus[17]
.sym 44585 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 44586 CPU.aluPlus[17]
.sym 44589 $abc$6176$CPU.isJALR_new_
.sym 44590 CPU.PCplus4[29]
.sym 44592 CPU.aluPlus[29]
.sym 44595 CPU.Jimm[14]
.sym 44597 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 44598 CPU.PCplus4[14]
.sym 44601 $abc$6176$CPU.isJALR_new_
.sym 44603 CPU.aluPlus[31]
.sym 44604 CPU.PCplus4[31]
.sym 44621 CPU.aluIn1[11]
.sym 44623 CPU.PCplusImm[31]
.sym 44628 CPU.Jimm[19]
.sym 44629 $abc$6176$CPU.isJALR_new_
.sym 44632 CPU.aluIn1[19]
.sym 44635 CPU.aluMinus[17]
.sym 44639 CPU.aluMinus[20]
.sym 44642 CPU.aluPlus[17]
.sym 44651 $abc$6176$new_n1347_
.sym 44657 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 44659 CPU.aluMinus[22]
.sym 44663 CPU.aluMinus[20]
.sym 44664 CPU.aluMinus[21]
.sym 44672 $abc$6176$new_n1349_
.sym 44678 CPU.aluMinus[23]
.sym 44694 CPU.aluMinus[23]
.sym 44695 CPU.aluMinus[22]
.sym 44696 CPU.aluMinus[21]
.sym 44697 CPU.aluMinus[20]
.sym 44700 $abc$6176$new_n1349_
.sym 44701 $abc$6176$new_n1347_
.sym 44702 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 44747 CPU.aluIn1[22]
.sym 45230 TXD$SB_IO_OUT
.sym 45263 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379
.sym 45388 TXD$SB_IO_OUT
.sym 45397 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379
.sym 45884 TXD$SB_IO_OUT
.sym 45889 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379
.sym 46117 $PACKER_VCC_NET
.sym 46120 $PACKER_VCC_NET
.sym 46124 $PACKER_VCC_NET
.sym 46358 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[9]
.sym 46359 CPU.PCplusImm[17]
.sym 46373 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379
.sym 46376 TXD$SB_IO_OUT
.sym 46487 mem_wdata[22]
.sym 46500 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4518
.sym 46595 CW.reset_cnt[0]
.sym 46597 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$767[3]_new_
.sym 46600 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$767[2]_new_
.sym 46601 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 46605 CPU.PCplusImm[19]
.sym 46613 mem_addr[3]
.sym 46614 $abc$6176$auto$rtlil.cc:1906:Mux$420
.sym 46641 UART.data[0]
.sym 46642 $abc$6176$techmap\UART.$logic_not$emitter_uart.v:22$168_Y_new_
.sym 46680 UART.data[0]
.sym 46683 $abc$6176$techmap\UART.$logic_not$emitter_uart.v:22$168_Y_new_
.sym 46717 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$767[0]_new_
.sym 46723 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$767[1]_new_
.sym 46727 $abc$6176$auto$simplemap.cc:168:logic_reduce$2481[0]_new_inv_
.sym 46729 mem_addr[7]
.sym 46730 mem_wdata[23]
.sym 46732 mem_addr[6]
.sym 46735 mem_addr[10]
.sym 46736 $abc$6176$auto$rtlil.cc:1906:Mux$433
.sym 46761 UART.cnt[11]
.sym 46762 $abc$6176$new_n686_
.sym 46765 UART.data[9]
.sym 46766 UART.data[2]
.sym 46769 UART.data[3]
.sym 46771 UART.data[8]
.sym 46775 $abc$6176$new_n685_
.sym 46780 UART.data[0]
.sym 46788 UART.data[1]
.sym 46797 UART.data[2]
.sym 46798 UART.data[0]
.sym 46799 UART.data[1]
.sym 46800 UART.data[3]
.sym 46821 UART.cnt[11]
.sym 46833 UART.data[9]
.sym 46834 $abc$6176$new_n686_
.sym 46835 $abc$6176$new_n685_
.sym 46836 UART.data[8]
.sym 46850 CPU.PCplusImm[14]
.sym 46851 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[4]_new_inv_
.sym 46854 mem_addr[7]
.sym 46857 CPU.PC[1]
.sym 46859 $techmap591\RAM.MEM.2.2.0.A1DATA_16[12]
.sym 46862 $techmap596\RAM.MEM.2.1.0.A1DATA_16[8]
.sym 46870 CPU.aluIn1[6]
.sym 46873 RAM_rdata[1]
.sym 46875 $abc$6176$new_n1127_
.sym 46888 $abc$6176$techmap\UART.$logic_not$emitter_uart.v:22$168_Y_new_
.sym 46893 UART.cnt[11]
.sym 46956 $abc$6176$techmap\UART.$logic_not$emitter_uart.v:22$168_Y_new_
.sym 46958 UART.cnt[11]
.sym 46973 CPU.PC[17]
.sym 46974 CPU.PCplusImm[15]
.sym 46975 mem_wdata[17]
.sym 46977 mem_wdata[19]
.sym 46978 $abc$6176$auto$rtlil.cc:1906:Mux$507
.sym 46981 mem_wdata[28]
.sym 46985 mem_addr[5]
.sym 46986 CPU.PC[8]
.sym 46987 RAM_rdata[11]
.sym 46988 RAM_rdata[15]
.sym 46993 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4518
.sym 47096 CPU.PCplusImm[16]
.sym 47097 CPU.PCplusImm[23]
.sym 47100 CPU.Iimm[1]
.sym 47102 mem_addr[9]
.sym 47103 $abc$6176$new_n949_
.sym 47107 CPU.aluIn1[1]
.sym 47110 CPU.Bimm[8]
.sym 47119 RAM_rdata[25]
.sym 47121 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 47128 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 47129 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 47139 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[6]
.sym 47142 CPU.aluIn1[6]
.sym 47202 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 47203 CPU.aluIn1[6]
.sym 47204 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[6]
.sym 47205 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 47211 $abc$6176$new_n1211_
.sym 47219 CPU.PC[15]
.sym 47221 mem_addr[7]
.sym 47223 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 47224 mem_addr[3]
.sym 47225 $techmap584\RAM.MEM.3.2.0.A1DATA_16[10]
.sym 47227 $techmap584\RAM.MEM.3.2.0.A1DATA_16[14]
.sym 47228 $techmap584\RAM.MEM.3.2.0.A1DATA_16[6]
.sym 47229 mem_addr[6]
.sym 47230 mem_addr[10]
.sym 47233 CPU.Bimm[1]
.sym 47235 CPU.aluMinus[7]
.sym 47237 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[25]
.sym 47238 CPU.instr[6]
.sym 47240 CPU.instr[5]
.sym 47241 CPU.PCplusImm[5]
.sym 47242 CPU.aluPlus[4]
.sym 47251 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[1]_new_inv_
.sym 47254 CPU.instr[6]
.sym 47256 CPU.instr[5]
.sym 47257 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$2574[0]_new_inv_
.sym 47259 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[3]_new_
.sym 47260 CPU.Bimm[5]
.sym 47261 CPU.instr[4]
.sym 47262 CPU.instr[4]
.sym 47264 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4556[1]_new_inv_
.sym 47267 CPU.Bimm[12]
.sym 47269 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[0]_new_inv_
.sym 47270 CPU.Bimm[8]
.sym 47281 CPU.instr[3]
.sym 47283 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[3]_new_
.sym 47284 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4556[1]_new_inv_
.sym 47289 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$2574[0]_new_inv_
.sym 47290 CPU.instr[5]
.sym 47291 CPU.instr[4]
.sym 47292 CPU.instr[6]
.sym 47295 CPU.instr[6]
.sym 47296 CPU.instr[4]
.sym 47297 CPU.instr[5]
.sym 47298 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$2574[0]_new_inv_
.sym 47307 CPU.Bimm[8]
.sym 47309 CPU.instr[3]
.sym 47310 CPU.instr[4]
.sym 47319 CPU.instr[3]
.sym 47320 CPU.Bimm[12]
.sym 47321 CPU.instr[4]
.sym 47322 CPU.Bimm[5]
.sym 47325 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[1]_new_inv_
.sym 47327 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[0]_new_inv_
.sym 47333 CPU.PCplus4[0]
.sym 47335 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$4566
.sym 47338 CPU.PCplusImm[0]
.sym 47342 CPU.aluPlus[21]
.sym 47343 CPU.PCplusImm[17]
.sym 47344 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4580[1]_new_inv_
.sym 47347 $abc$6176$auto$rtlil.cc:1906:Mux$572
.sym 47350 CPU.aluIn1[22]
.sym 47351 CPU.rs2[23]
.sym 47354 CPU.aluIn1[19]
.sym 47355 CPU.PC[12]
.sym 47356 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[13]
.sym 47357 $abc$6176$new_n1705_
.sym 47358 CPU.PC[1]
.sym 47359 $abc$6176$new_n1127_
.sym 47361 CPU.aluPlus[10]
.sym 47363 CPU.aluPlus[11]
.sym 47364 RAM_rdata[18]
.sym 47365 RAM_rdata[1]
.sym 47374 CPU.Bimm[6]
.sym 47375 CPU.Bimm[7]
.sym 47376 CPU.Bimm[5]
.sym 47380 CPU.Bimm[9]
.sym 47382 CPU.Iimm[1]
.sym 47393 CPU.Bimm[1]
.sym 47394 CPU.instr[4]
.sym 47399 CPU.instr[3]
.sym 47402 CPU.instr[4]
.sym 47407 CPU.instr[3]
.sym 47408 CPU.instr[4]
.sym 47409 CPU.Bimm[5]
.sym 47412 CPU.instr[3]
.sym 47413 CPU.Bimm[1]
.sym 47414 CPU.instr[4]
.sym 47415 CPU.Iimm[1]
.sym 47424 CPU.instr[3]
.sym 47425 CPU.instr[4]
.sym 47426 CPU.Bimm[9]
.sym 47436 CPU.instr[3]
.sym 47438 CPU.Bimm[6]
.sym 47439 CPU.instr[4]
.sym 47449 CPU.Bimm[7]
.sym 47450 CPU.instr[3]
.sym 47451 CPU.instr[4]
.sym 47456 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[4]_new_inv_
.sym 47458 CPU.PC[4]
.sym 47462 $abc$6176$new_n948_
.sym 47465 CPU.PC[27]
.sym 47466 CPU.PC[31]
.sym 47470 mem_wdata[19]
.sym 47471 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[1]
.sym 47472 CPU.aluIn2[24]
.sym 47473 CPU.aluIn1[24]
.sym 47477 CPU.Bimm[6]
.sym 47478 CPU.Bimm[8]
.sym 47479 $abc$6176$new_n1226_
.sym 47480 CPU.aluPlus[16]
.sym 47482 CPU.PC[16]
.sym 47483 $abc$6176$new_n1640_
.sym 47484 CPU.aluPlus[18]
.sym 47485 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[19]
.sym 47486 CPU.PCplus4[5]
.sym 47487 RAM_rdata[11]
.sym 47488 RAM_rdata[15]
.sym 47489 CPU.aluMinus[19]
.sym 47490 $abc$6176$auto$dff2dffe.cc:158:make_patterns_logic$4518
.sym 47496 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[8]
.sym 47497 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[1]
.sym 47500 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[2]
.sym 47501 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[3]
.sym 47504 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[5]
.sym 47506 CPU.PC[7]
.sym 47509 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[6]
.sym 47511 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[7]
.sym 47513 CPU.PC[8]
.sym 47514 CPU.PC[5]
.sym 47515 CPU.PC[4]
.sym 47518 CPU.PC[1]
.sym 47523 CPU.PC[3]
.sym 47524 CPU.PC[2]
.sym 47526 CPU.PC[6]
.sym 47527 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[4]
.sym 47528 $auto$alumacc.cc:474:replace_alu$392.C[2]
.sym 47530 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[1]
.sym 47531 CPU.PC[1]
.sym 47534 $auto$alumacc.cc:474:replace_alu$392.C[3]
.sym 47536 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[2]
.sym 47537 CPU.PC[2]
.sym 47538 $auto$alumacc.cc:474:replace_alu$392.C[2]
.sym 47540 $auto$alumacc.cc:474:replace_alu$392.C[4]
.sym 47542 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[3]
.sym 47543 CPU.PC[3]
.sym 47544 $auto$alumacc.cc:474:replace_alu$392.C[3]
.sym 47546 $auto$alumacc.cc:474:replace_alu$392.C[5]
.sym 47548 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[4]
.sym 47549 CPU.PC[4]
.sym 47550 $auto$alumacc.cc:474:replace_alu$392.C[4]
.sym 47552 $auto$alumacc.cc:474:replace_alu$392.C[6]
.sym 47554 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[5]
.sym 47555 CPU.PC[5]
.sym 47556 $auto$alumacc.cc:474:replace_alu$392.C[5]
.sym 47558 $auto$alumacc.cc:474:replace_alu$392.C[7]
.sym 47560 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[6]
.sym 47561 CPU.PC[6]
.sym 47562 $auto$alumacc.cc:474:replace_alu$392.C[6]
.sym 47564 $auto$alumacc.cc:474:replace_alu$392.C[8]
.sym 47566 CPU.PC[7]
.sym 47567 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[7]
.sym 47568 $auto$alumacc.cc:474:replace_alu$392.C[7]
.sym 47570 $auto$alumacc.cc:474:replace_alu$392.C[9]
.sym 47572 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[8]
.sym 47573 CPU.PC[8]
.sym 47574 $auto$alumacc.cc:474:replace_alu$392.C[8]
.sym 47578 $abc$6176$new_n1640_
.sym 47579 $abc$6176$new_n1127_
.sym 47580 $abc$6176$new_n1269_
.sym 47581 CPU.PC[10]
.sym 47582 CPU.PC[2]
.sym 47584 $abc$6176$new_n1226_
.sym 47585 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[10]_new_inv_
.sym 47588 CPU.PC[21]
.sym 47589 CPU.PCplusImm[19]
.sym 47590 mem_addr[10]
.sym 47592 CPU.PC[3]
.sym 47593 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 47597 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 47602 CPU.aluPlus[28]
.sym 47603 CPU.PCplusImm[23]
.sym 47604 mem_wdata[15]
.sym 47605 CPU.aluPlus[25]
.sym 47607 CPU.PCplusImm[5]
.sym 47608 CPU.PC[14]
.sym 47609 $abc$6176$CPU.isJALR_new_
.sym 47610 CPU.aluPlus[26]
.sym 47611 RAM_rdata[25]
.sym 47612 $abc$6176$new_n948_
.sym 47613 CPU.aluPlus[29]
.sym 47614 $auto$alumacc.cc:474:replace_alu$392.C[9]
.sym 47620 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[12]
.sym 47622 CPU.PC[11]
.sym 47623 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[14]
.sym 47624 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[10]
.sym 47626 CPU.PC[14]
.sym 47630 CPU.PC[12]
.sym 47632 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[16]
.sym 47634 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[13]
.sym 47637 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[9]
.sym 47640 CPU.PC[9]
.sym 47641 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[11]
.sym 47642 CPU.PC[16]
.sym 47643 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[15]
.sym 47644 CPU.PC[15]
.sym 47646 CPU.PC[10]
.sym 47647 CPU.PC[13]
.sym 47651 $auto$alumacc.cc:474:replace_alu$392.C[10]
.sym 47653 CPU.PC[9]
.sym 47654 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[9]
.sym 47655 $auto$alumacc.cc:474:replace_alu$392.C[9]
.sym 47657 $auto$alumacc.cc:474:replace_alu$392.C[11]
.sym 47659 CPU.PC[10]
.sym 47660 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[10]
.sym 47661 $auto$alumacc.cc:474:replace_alu$392.C[10]
.sym 47663 $auto$alumacc.cc:474:replace_alu$392.C[12]
.sym 47665 CPU.PC[11]
.sym 47666 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[11]
.sym 47667 $auto$alumacc.cc:474:replace_alu$392.C[11]
.sym 47669 $auto$alumacc.cc:474:replace_alu$392.C[13]
.sym 47671 CPU.PC[12]
.sym 47672 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[12]
.sym 47673 $auto$alumacc.cc:474:replace_alu$392.C[12]
.sym 47675 $auto$alumacc.cc:474:replace_alu$392.C[14]
.sym 47677 CPU.PC[13]
.sym 47678 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[13]
.sym 47679 $auto$alumacc.cc:474:replace_alu$392.C[13]
.sym 47681 $auto$alumacc.cc:474:replace_alu$392.C[15]
.sym 47683 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[14]
.sym 47684 CPU.PC[14]
.sym 47685 $auto$alumacc.cc:474:replace_alu$392.C[14]
.sym 47687 $auto$alumacc.cc:474:replace_alu$392.C[16]
.sym 47689 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[15]
.sym 47690 CPU.PC[15]
.sym 47691 $auto$alumacc.cc:474:replace_alu$392.C[15]
.sym 47693 $auto$alumacc.cc:474:replace_alu$392.C[17]
.sym 47695 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[16]
.sym 47696 CPU.PC[16]
.sym 47697 $auto$alumacc.cc:474:replace_alu$392.C[16]
.sym 47703 CPU.PCplus4[4]
.sym 47704 CPU.PCplus4[5]
.sym 47705 CPU.PCplus4[6]
.sym 47706 CPU.PCplus4[7]
.sym 47707 CPU.PCplus4[8]
.sym 47708 CPU.PCplus4[9]
.sym 47711 CPU.PCplusImm[20]
.sym 47712 CPU.PCplusImm[27]
.sym 47713 CPU.PCplusImm[9]
.sym 47715 mem_wdata[25]
.sym 47716 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 47718 CPU.Jimm[17]
.sym 47721 CPU.Jimm[18]
.sym 47722 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[2]_new_inv_
.sym 47723 CPU.PCplusImm[13]
.sym 47725 CPU.PCplusImm[21]
.sym 47726 CPU.PCplusImm[11]
.sym 47727 CPU.PC[23]
.sym 47729 CPU.PCplus4[10]
.sym 47730 CPU.PC[30]
.sym 47731 CPU.PC[24]
.sym 47732 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[18]
.sym 47733 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[17]
.sym 47734 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[25]
.sym 47735 mem_rdata[9]
.sym 47736 CPU.PCplusImm[28]
.sym 47737 $auto$alumacc.cc:474:replace_alu$392.C[17]
.sym 47744 CPU.PC[22]
.sym 47746 CPU.PC[19]
.sym 47748 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[18]
.sym 47749 CPU.PC[24]
.sym 47750 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[19]
.sym 47751 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[24]
.sym 47752 CPU.PC[18]
.sym 47753 CPU.PC[23]
.sym 47758 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[17]
.sym 47759 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[23]
.sym 47763 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[20]
.sym 47764 CPU.PC[20]
.sym 47766 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[22]
.sym 47768 CPU.PC[17]
.sym 47771 CPU.PC[21]
.sym 47772 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[21]
.sym 47774 $auto$alumacc.cc:474:replace_alu$392.C[18]
.sym 47776 CPU.PC[17]
.sym 47777 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[17]
.sym 47778 $auto$alumacc.cc:474:replace_alu$392.C[17]
.sym 47780 $auto$alumacc.cc:474:replace_alu$392.C[19]
.sym 47782 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[18]
.sym 47783 CPU.PC[18]
.sym 47784 $auto$alumacc.cc:474:replace_alu$392.C[18]
.sym 47786 $auto$alumacc.cc:474:replace_alu$392.C[20]
.sym 47788 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[19]
.sym 47789 CPU.PC[19]
.sym 47790 $auto$alumacc.cc:474:replace_alu$392.C[19]
.sym 47792 $auto$alumacc.cc:474:replace_alu$392.C[21]
.sym 47794 CPU.PC[20]
.sym 47795 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[20]
.sym 47796 $auto$alumacc.cc:474:replace_alu$392.C[20]
.sym 47798 $auto$alumacc.cc:474:replace_alu$392.C[22]
.sym 47800 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[21]
.sym 47801 CPU.PC[21]
.sym 47802 $auto$alumacc.cc:474:replace_alu$392.C[21]
.sym 47804 $auto$alumacc.cc:474:replace_alu$392.C[23]
.sym 47806 CPU.PC[22]
.sym 47807 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[22]
.sym 47808 $auto$alumacc.cc:474:replace_alu$392.C[22]
.sym 47810 $auto$alumacc.cc:474:replace_alu$392.C[24]
.sym 47812 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[23]
.sym 47813 CPU.PC[23]
.sym 47814 $auto$alumacc.cc:474:replace_alu$392.C[23]
.sym 47816 $auto$alumacc.cc:474:replace_alu$392.C[25]
.sym 47818 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[24]
.sym 47819 CPU.PC[24]
.sym 47820 $auto$alumacc.cc:474:replace_alu$392.C[24]
.sym 47824 CPU.PCplus4[10]
.sym 47825 CPU.PCplus4[11]
.sym 47826 CPU.PCplus4[12]
.sym 47827 CPU.PCplus4[13]
.sym 47828 CPU.PCplus4[14]
.sym 47829 CPU.PCplus4[15]
.sym 47830 CPU.PCplus4[16]
.sym 47831 CPU.PCplus4[17]
.sym 47834 CPU.PC[29]
.sym 47836 mem_wdata[30]
.sym 47838 CPU.PC[22]
.sym 47839 $techmap584\RAM.MEM.3.2.0.A1DATA_16[8]
.sym 47840 CPU.PC[18]
.sym 47841 CPU.PCplus4[9]
.sym 47842 $abc$6176$new_n1250_
.sym 47847 CPU.PC[12]
.sym 47848 CPU.PCplusImm[29]
.sym 47849 $abc$6176$new_n1705_
.sym 47850 CPU.PC[20]
.sym 47851 CPU.aluPlus[11]
.sym 47852 CPU.PC[25]
.sym 47853 CPU.PCplusImm[21]
.sym 47854 CPU.PC[13]
.sym 47855 CPU.Bimm[9]
.sym 47856 CPU.PCplusImm[25]
.sym 47857 CPU.Bimm[7]
.sym 47858 CPU.PCplusImm[26]
.sym 47859 CPU.PCplusImm[24]
.sym 47860 $auto$alumacc.cc:474:replace_alu$392.C[25]
.sym 47865 $abc$6176$new_n704_
.sym 47870 CPU.PC[25]
.sym 47873 CPU.Bimm[12]
.sym 47874 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[29]
.sym 47875 CPU.PC[28]
.sym 47877 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[30]
.sym 47878 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[26]
.sym 47880 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[27]
.sym 47881 CPU.PC[31]
.sym 47882 CPU.PC[27]
.sym 47885 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[28]
.sym 47886 $abc$6176$auto$simplemap.cc:168:logic_reduce$2481[0]_new_inv_
.sym 47888 CPU.PC[26]
.sym 47890 CPU.PC[30]
.sym 47893 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[5]_new_inv_
.sym 47894 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[25]
.sym 47895 CPU.PC[29]
.sym 47896 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[4]_new_inv_
.sym 47897 $auto$alumacc.cc:474:replace_alu$392.C[26]
.sym 47899 CPU.PC[25]
.sym 47900 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[25]
.sym 47901 $auto$alumacc.cc:474:replace_alu$392.C[25]
.sym 47903 $auto$alumacc.cc:474:replace_alu$392.C[27]
.sym 47905 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[26]
.sym 47906 CPU.PC[26]
.sym 47907 $auto$alumacc.cc:474:replace_alu$392.C[26]
.sym 47909 $auto$alumacc.cc:474:replace_alu$392.C[28]
.sym 47911 CPU.PC[27]
.sym 47912 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[27]
.sym 47913 $auto$alumacc.cc:474:replace_alu$392.C[27]
.sym 47915 $auto$alumacc.cc:474:replace_alu$392.C[29]
.sym 47917 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[28]
.sym 47918 CPU.PC[28]
.sym 47919 $auto$alumacc.cc:474:replace_alu$392.C[28]
.sym 47921 $auto$alumacc.cc:474:replace_alu$392.C[30]
.sym 47923 CPU.PC[29]
.sym 47924 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[29]
.sym 47925 $auto$alumacc.cc:474:replace_alu$392.C[29]
.sym 47927 $auto$alumacc.cc:474:replace_alu$392.C[31]
.sym 47929 CPU.PC[30]
.sym 47930 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[30]
.sym 47931 $auto$alumacc.cc:474:replace_alu$392.C[30]
.sym 47935 CPU.Bimm[12]
.sym 47936 CPU.PC[31]
.sym 47937 $auto$alumacc.cc:474:replace_alu$392.C[31]
.sym 47940 $abc$6176$auto$simplemap.cc:168:logic_reduce$2481[0]_new_inv_
.sym 47941 $abc$6176$new_n704_
.sym 47942 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[5]_new_inv_
.sym 47943 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[4]_new_inv_
.sym 47947 CPU.PCplus4[18]
.sym 47948 CPU.PCplus4[19]
.sym 47949 CPU.PCplus4[20]
.sym 47950 CPU.PCplus4[21]
.sym 47951 CPU.PCplus4[22]
.sym 47952 CPU.PCplus4[23]
.sym 47953 CPU.PCplus4[24]
.sym 47954 CPU.PCplus4[25]
.sym 47959 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 47960 CPU.PCplus4[16]
.sym 47961 CPU.PC[28]
.sym 47962 $abc$6176$CPU.mem_rdata[28]_new_
.sym 47965 CPU.PC[16]
.sym 47968 CPU.Bimm[8]
.sym 47970 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[5]_new_inv_
.sym 47971 $abc$6176$new_n1284_
.sym 47972 CPU.aluPlus[16]
.sym 47973 CPU.PC[17]
.sym 47974 CPU.PC[26]
.sym 47975 $abc$6176$new_n1640_
.sym 47976 CPU.aluPlus[18]
.sym 47977 CPU.PC[15]
.sym 47978 CPU.PC[16]
.sym 47979 CPU.PC[18]
.sym 47980 RAM_rdata[15]
.sym 47981 CPU.aluMinus[19]
.sym 47982 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 47989 CPU.Bimm[6]
.sym 47990 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 47992 CPU.instr[3]
.sym 47994 CPU.Iimm[1]
.sym 47995 $abc$6176$CPU.EQ_new_
.sym 47996 CPU.PCplusImm[11]
.sym 47997 CPU.PCplus4[11]
.sym 47998 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 47999 CPU.Bimm[12]
.sym 48000 CPU.instr[3]
.sym 48002 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4125[0]_new_
.sym 48006 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 48009 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 48010 $abc$6176$CPU.isJALR_new_
.sym 48011 CPU.aluPlus[11]
.sym 48014 CPU.instr[4]
.sym 48015 CPU.Bimm[9]
.sym 48017 CPU.Bimm[7]
.sym 48019 $abc$6176$new_n949_
.sym 48021 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 48022 $abc$6176$CPU.EQ_new_
.sym 48023 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 48024 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4125[0]_new_
.sym 48027 CPU.instr[4]
.sym 48028 CPU.Bimm[12]
.sym 48029 CPU.instr[3]
.sym 48030 CPU.Bimm[9]
.sym 48033 CPU.PCplus4[11]
.sym 48034 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 48039 CPU.instr[3]
.sym 48040 CPU.Bimm[12]
.sym 48041 CPU.instr[4]
.sym 48042 CPU.Iimm[1]
.sym 48046 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 48047 $abc$6176$new_n949_
.sym 48048 CPU.PCplusImm[11]
.sym 48051 CPU.Bimm[6]
.sym 48052 CPU.Bimm[12]
.sym 48053 CPU.instr[4]
.sym 48054 CPU.instr[3]
.sym 48057 CPU.PCplus4[11]
.sym 48059 $abc$6176$CPU.isJALR_new_
.sym 48060 CPU.aluPlus[11]
.sym 48063 CPU.instr[3]
.sym 48064 CPU.Bimm[12]
.sym 48065 CPU.instr[4]
.sym 48066 CPU.Bimm[7]
.sym 48070 CPU.PCplus4[26]
.sym 48071 CPU.PCplus4[27]
.sym 48072 CPU.PCplus4[28]
.sym 48073 CPU.PCplus4[29]
.sym 48074 CPU.PCplus4[30]
.sym 48075 CPU.PCplus4[31]
.sym 48076 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[16]_new_inv_
.sym 48077 $abc$6176$CPU.takeBranch_new_inv_
.sym 48082 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[20]_new_inv_
.sym 48083 CPU.PCplus4[24]
.sym 48085 CPU.Bimm[12]
.sym 48087 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 48089 CPU.aluIn1[1]
.sym 48090 CPU.Iimm[1]
.sym 48091 $abc$6176$new_n949_
.sym 48093 CPU.Bimm[6]
.sym 48094 CPU.aluPlus[28]
.sym 48095 CPU.PCplus4[30]
.sym 48096 $abc$6176$CPU.isJALR_new_
.sym 48097 CPU.PCplus4[31]
.sym 48098 CPU.aluPlus[26]
.sym 48100 CPU.PC[14]
.sym 48101 CPU.aluPlus[29]
.sym 48102 CPU.PC[31]
.sym 48103 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 48104 CPU.PCplus4[25]
.sym 48105 CPU.aluPlus[25]
.sym 48112 CPU.aluPlus[25]
.sym 48113 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[24]_new_inv_
.sym 48114 $abc$6176$CPU.isJALR_new_
.sym 48118 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 48120 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 48122 CPU.PCplus4[21]
.sym 48123 CPU.PCplusImm[21]
.sym 48126 CPU.PCplus4[25]
.sym 48127 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[25]_new_inv_
.sym 48128 CPU.PCplusImm[25]
.sym 48129 CPU.PCplusImm[24]
.sym 48130 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[20]_new_inv_
.sym 48131 CPU.aluIn1[1]
.sym 48132 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 48133 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[21]_new_inv_
.sym 48136 CPU.PCplusImm[20]
.sym 48137 CPU.aluPlus[21]
.sym 48141 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 48145 CPU.aluPlus[25]
.sym 48146 CPU.PCplus4[25]
.sym 48147 $abc$6176$CPU.isJALR_new_
.sym 48150 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[20]_new_inv_
.sym 48151 CPU.PCplusImm[20]
.sym 48152 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 48157 CPU.PCplusImm[25]
.sym 48158 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[25]_new_inv_
.sym 48159 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 48162 $abc$6176$CPU.isJALR_new_
.sym 48164 CPU.aluPlus[21]
.sym 48165 CPU.PCplus4[21]
.sym 48168 CPU.PCplusImm[24]
.sym 48169 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 48170 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[24]_new_inv_
.sym 48174 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 48175 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 48176 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 48177 CPU.aluIn1[1]
.sym 48186 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 48187 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[21]_new_inv_
.sym 48188 CPU.PCplusImm[21]
.sym 48190 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$4566_$glb_ce
.sym 48191 clk
.sym 48192 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]_$glb_sr
.sym 48193 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[26]_new_inv_
.sym 48194 CPU.PC[26]
.sym 48195 CPU.PC[13]
.sym 48197 $abc$6176$new_n1708_
.sym 48205 mem_wdata[20]
.sym 48206 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 48208 CPU.PCplus4[29]
.sym 48209 $abc$6176$techmap$techmap582\CPU.RegisterBank.0.0.1.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$581_Y
.sym 48210 CPU.Jimm[17]
.sym 48213 CPU.Jimm[18]
.sym 48214 CPU.PCplus4[27]
.sym 48215 CPU.PCplusImm[13]
.sym 48216 $techmap584\RAM.MEM.3.2.0.A1DATA_16[12]
.sym 48217 CPU.PC[30]
.sym 48218 CPU.PC[23]
.sym 48219 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[13]_new_inv_
.sym 48221 CPU.PCplus4[30]
.sym 48222 CPU.PC[24]
.sym 48223 CPU.PC[19]
.sym 48224 $abc$6176$CPU.isJALR_new_
.sym 48225 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[16]_new_inv_
.sym 48226 CPU.PC[28]
.sym 48227 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 48228 CPU.PCplusImm[28]
.sym 48234 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 48235 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[15]_new_inv_
.sym 48237 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[18]_new_inv_
.sym 48238 CPU.aluMinus[16]
.sym 48239 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[17]_new_inv_
.sym 48240 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 48242 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[27]_new_inv_
.sym 48244 CPU.PCplusImm[18]
.sym 48246 CPU.Bimm[5]
.sym 48248 CPU.aluMinus[17]
.sym 48250 CPU.aluMinus[18]
.sym 48253 CPU.aluMinus[19]
.sym 48254 CPU.PCplusImm[19]
.sym 48257 CPU.PCplusImm[27]
.sym 48258 CPU.PCplusImm[17]
.sym 48261 CPU.PCplusImm[15]
.sym 48262 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[19]_new_inv_
.sym 48264 CPU.PCplus4[25]
.sym 48267 CPU.aluMinus[16]
.sym 48268 CPU.aluMinus[17]
.sym 48269 CPU.aluMinus[18]
.sym 48270 CPU.aluMinus[19]
.sym 48273 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[17]_new_inv_
.sym 48274 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 48275 CPU.PCplusImm[17]
.sym 48279 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 48280 CPU.Bimm[5]
.sym 48282 CPU.PCplus4[25]
.sym 48286 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 48287 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[15]_new_inv_
.sym 48288 CPU.PCplusImm[15]
.sym 48292 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[18]_new_inv_
.sym 48293 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 48294 CPU.PCplusImm[18]
.sym 48297 CPU.PCplusImm[27]
.sym 48298 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 48299 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[27]_new_inv_
.sym 48309 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[19]_new_inv_
.sym 48310 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 48312 CPU.PCplusImm[19]
.sym 48313 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$4566_$glb_ce
.sym 48314 clk
.sym 48315 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]_$glb_sr
.sym 48326 CPU.PCplusImm[14]
.sym 48329 $abc$6176$and$riscv.v:362$159_Y_new_
.sym 48330 CPU.aluIn1[22]
.sym 48336 CPU.aluIn1[19]
.sym 48337 CPU.Bimm[6]
.sym 48338 CPU.PC[18]
.sym 48340 CPU.PC[13]
.sym 48341 $abc$6176$new_n1705_
.sym 48343 CPU.PCplusImm[26]
.sym 48346 CPU.PC[29]
.sym 48348 CPU.PCplusImm[29]
.sym 48349 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 48350 $abc$6176$CPU.isJALR_new_
.sym 48351 CPU.PCplus4[28]
.sym 48359 CPU.PCplusImm[29]
.sym 48363 CPU.PCplusImm[31]
.sym 48364 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[31]_new_inv_
.sym 48365 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 48367 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[23]_new_inv_
.sym 48368 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[14]_new_inv_
.sym 48370 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[29]_new_inv_
.sym 48375 CPU.PCplusImm[16]
.sym 48376 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[28]_new_inv_
.sym 48377 CPU.instr[3]
.sym 48379 CPU.PCplusImm[14]
.sym 48384 CPU.PCplusImm[23]
.sym 48385 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[16]_new_inv_
.sym 48387 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 48388 CPU.PCplusImm[28]
.sym 48397 CPU.instr[3]
.sym 48398 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 48402 CPU.PCplusImm[28]
.sym 48403 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[28]_new_inv_
.sym 48405 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 48408 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 48409 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[14]_new_inv_
.sym 48411 CPU.PCplusImm[14]
.sym 48415 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 48416 CPU.PCplusImm[31]
.sym 48417 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[31]_new_inv_
.sym 48420 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 48421 CPU.PCplusImm[16]
.sym 48422 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[16]_new_inv_
.sym 48426 CPU.PCplusImm[23]
.sym 48427 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 48429 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[23]_new_inv_
.sym 48432 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 48433 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[29]_new_inv_
.sym 48435 CPU.PCplusImm[29]
.sym 48436 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$4566_$glb_ce
.sym 48437 clk
.sym 48438 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]_$glb_sr
.sym 48453 CPU.PC[16]
.sym 48457 CPU.PC[28]
.sym 48460 CPU.aluIn1[24]
.sym 48470 CPU.PC[16]
.sym 48580 CPU.PC[3]
.sym 48586 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$4566
.sym 48882 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379
.sym 48904 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$5379
.sym 49074 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 49346 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 49838 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 49943 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 50312 CPU.PC[4]
.sym 50329 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 50426 CW.reset_cnt[1]
.sym 50427 CW.reset_cnt[2]
.sym 50428 CW.reset_cnt[3]
.sym 50429 CW.reset_cnt[4]
.sym 50430 CW.reset_cnt[5]
.sym 50431 CW.reset_cnt[6]
.sym 50432 CW.reset_cnt[7]
.sym 50435 CPU.PC[10]
.sym 50436 CPU.PCplus4[4]
.sym 50455 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 50472 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$767[2]_new_
.sym 50474 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$767[0]_new_
.sym 50475 CW.reset_cnt[0]
.sym 50477 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$767[3]_new_
.sym 50480 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$767[1]_new_
.sym 50481 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 50483 CW.reset_cnt[1]
.sym 50484 CW.reset_cnt[2]
.sym 50485 CW.reset_cnt[3]
.sym 50486 CW.reset_cnt[4]
.sym 50487 CW.reset_cnt[5]
.sym 50496 CW.reset_cnt[6]
.sym 50497 CW.reset_cnt[7]
.sym 50506 CW.reset_cnt[0]
.sym 50508 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 50517 CW.reset_cnt[3]
.sym 50518 CW.reset_cnt[0]
.sym 50519 CW.reset_cnt[1]
.sym 50520 CW.reset_cnt[2]
.sym 50535 CW.reset_cnt[7]
.sym 50536 CW.reset_cnt[5]
.sym 50537 CW.reset_cnt[4]
.sym 50538 CW.reset_cnt[6]
.sym 50541 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$767[1]_new_
.sym 50542 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$767[2]_new_
.sym 50543 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$767[0]_new_
.sym 50544 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$767[3]_new_
.sym 50546 clk
.sym 50547 RESET$SB_IO_IN_$glb_sr
.sym 50548 CW.reset_cnt[8]
.sym 50549 CW.reset_cnt[9]
.sym 50550 CW.reset_cnt[10]
.sym 50551 CW.reset_cnt[11]
.sym 50552 CW.reset_cnt[12]
.sym 50553 CW.reset_cnt[13]
.sym 50554 CW.reset_cnt[14]
.sym 50555 CW.reset_cnt[15]
.sym 50560 $techmap591\RAM.MEM.2.2.0.A1DATA_16[14]
.sym 50562 $techmap596\RAM.MEM.2.1.0.A1DATA_16[10]
.sym 50564 $techmap596\RAM.MEM.2.1.0.A1DATA_16[4]
.sym 50565 mem_addr[2]
.sym 50606 CW.reset_cnt[9]
.sym 50607 CW.reset_cnt[10]
.sym 50609 CW.reset_cnt[12]
.sym 50610 CW.reset_cnt[13]
.sym 50611 CW.reset_cnt[14]
.sym 50612 CW.reset_cnt[15]
.sym 50613 CW.reset_cnt[8]
.sym 50616 CW.reset_cnt[11]
.sym 50622 CW.reset_cnt[12]
.sym 50623 CW.reset_cnt[15]
.sym 50624 CW.reset_cnt[14]
.sym 50625 CW.reset_cnt[13]
.sym 50658 CW.reset_cnt[11]
.sym 50659 CW.reset_cnt[9]
.sym 50660 CW.reset_cnt[10]
.sym 50661 CW.reset_cnt[8]
.sym 50685 $techmap596\RAM.MEM.2.1.0.A1DATA_16[12]
.sym 50687 $techmap596\RAM.MEM.2.1.0.A1DATA_16[0]
.sym 50688 $techmap596\RAM.MEM.2.1.0.A1DATA_16[2]
.sym 50689 $techmap591\RAM.MEM.2.2.0.A1DATA_16[0]
.sym 50694 $techmap591\RAM.MEM.2.2.0.A1DATA_16[6]
.sym 50806 mem_addr[8]
.sym 50807 $techmap591\RAM.MEM.2.2.0.A1DATA_16[4]
.sym 50809 $techmap600\RAM.MEM.2.0.0.A1DATA_16[4]
.sym 50811 $techmap600\RAM.MEM.2.0.0.A1DATA_16[10]
.sym 50814 $techmap600\RAM.MEM.2.0.0.A1DATA_16[12]
.sym 50815 $techmap600\RAM.MEM.2.0.0.A1DATA_16[8]
.sym 50821 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 50822 $abc$6176$new_n1211_
.sym 50826 RAM_rdata[15]
.sym 50936 $abc$6176$auto$rtlil.cc:1906:Mux$533
.sym 50938 $techmap600\RAM.MEM.2.0.0.A1DATA_16[2]
.sym 50939 mem_addr[8]
.sym 50947 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 50951 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 51051 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 51056 $techmap591\RAM.MEM.2.2.0.A1DATA_16[8]
.sym 51057 RAM_rdata[18]
.sym 51059 mem_addr[4]
.sym 51063 mem_addr[2]
.sym 51066 mem_addr[7]
.sym 51067 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 51069 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 51075 CPU.PC[22]
.sym 51093 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 51101 CPU.aluPlus[7]
.sym 51107 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 51108 CPU.aluMinus[7]
.sym 51126 CPU.aluMinus[7]
.sym 51127 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 51128 CPU.aluPlus[7]
.sym 51129 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 51173 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$4566
.sym 51182 mem_wdata[22]
.sym 51188 CPU.aluPlus[1]
.sym 51191 CPU.PCplusImm[0]
.sym 51193 CPU.PC[10]
.sym 51195 CPU.PC[2]
.sym 51196 CPU.PC[0]
.sym 51197 CPU.PCplus4[0]
.sym 51198 CPU.PC[4]
.sym 51207 CPU.PC[0]
.sym 51220 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4580[1]_new_inv_
.sym 51230 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 51245 CPU.PC[0]
.sym 51256 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4580[1]_new_inv_
.sym 51257 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 51274 CPU.PC[0]
.sym 51297 CPU.Bimm[9]
.sym 51300 CPU.aluIn1[10]
.sym 51308 mem_wdata[24]
.sym 51309 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[30]
.sym 51311 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 51312 CPU.rs2[17]
.sym 51313 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 51315 CPU.aluMinus[18]
.sym 51316 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 51317 $abc$6176$CPU.writeBackEn_new_inv_
.sym 51318 RAM_rdata[15]
.sym 51319 $abc$6176$new_n1211_
.sym 51320 CPU.PCplus4[7]
.sym 51321 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 51327 CPU.aluPlus[4]
.sym 51328 CPU.PCplus4[0]
.sym 51337 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 51338 CPU.PCplusImm[4]
.sym 51341 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 51346 $abc$6176$CPU.isJALR_new_
.sym 51351 CPU.PCplus4[4]
.sym 51352 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[4]_new_inv_
.sym 51366 $abc$6176$CPU.isJALR_new_
.sym 51367 CPU.aluPlus[4]
.sym 51368 CPU.PCplus4[4]
.sym 51379 CPU.PCplusImm[4]
.sym 51380 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 51381 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[4]_new_inv_
.sym 51402 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 51404 CPU.PCplus4[0]
.sym 51406 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$4566_$glb_ce
.sym 51407 clk
.sym 51408 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]_$glb_sr
.sym 51413 CPU.PC[0]
.sym 51429 $techmap584\RAM.MEM.3.2.0.A1DATA_16[4]
.sym 51432 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[17]
.sym 51433 CPU.PC[2]
.sym 51434 CPU.PCplus4[8]
.sym 51435 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 51436 CPU.PC[5]
.sym 51437 CPU.loadstore_addr[0]
.sym 51438 CPU.PC[3]
.sym 51439 CPU.PC[6]
.sym 51440 CPU.aluIn1[25]
.sym 51441 CPU.PC[9]
.sym 51442 CPU.aluMinus[28]
.sym 51443 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 51444 CPU.PCplus4[5]
.sym 51451 CPU.PCplusImm[10]
.sym 51454 CPU.aluPlus[10]
.sym 51455 $abc$6176$new_n949_
.sym 51456 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 51459 CPU.PCplusImm[10]
.sym 51460 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[2]_new_inv_
.sym 51463 CPU.PCplusImm[0]
.sym 51469 CPU.PCplusImm[4]
.sym 51472 CPU.PCplusImm[7]
.sym 51474 CPU.PCplus4[10]
.sym 51475 CPU.PCplusImm[2]
.sym 51477 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 51480 $abc$6176$CPU.isJALR_new_
.sym 51481 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[10]_new_inv_
.sym 51483 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 51485 CPU.PCplusImm[0]
.sym 51486 $abc$6176$new_n949_
.sym 51489 $abc$6176$new_n949_
.sym 51490 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 51491 CPU.PCplusImm[4]
.sym 51495 CPU.PCplusImm[10]
.sym 51496 $abc$6176$new_n949_
.sym 51497 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 51502 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[10]_new_inv_
.sym 51503 CPU.PCplusImm[10]
.sym 51504 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 51507 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 51509 CPU.PCplusImm[2]
.sym 51510 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[2]_new_inv_
.sym 51519 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 51521 CPU.PCplusImm[7]
.sym 51522 $abc$6176$new_n949_
.sym 51525 $abc$6176$CPU.isJALR_new_
.sym 51527 CPU.PCplus4[10]
.sym 51528 CPU.aluPlus[10]
.sym 51529 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$4566_$glb_ce
.sym 51530 clk
.sym 51531 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]_$glb_sr
.sym 51546 CPU.PC[1]
.sym 51554 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[13]
.sym 51557 $abc$6176$new_n1269_
.sym 51558 CPU.PCplus4[7]
.sym 51559 CPU.PC[7]
.sym 51560 CPU.PCplus4[20]
.sym 51561 CPU.PC[2]
.sym 51562 CPU.PC[22]
.sym 51563 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 51564 CPU.aluPlus[15]
.sym 51565 CPU.aluIn1[20]
.sym 51566 CPU.aluIn1[16]
.sym 51567 CPU.PCplus4[13]
.sym 51575 CPU.PC[7]
.sym 51577 CPU.PC[8]
.sym 51585 CPU.PC[2]
.sym 51591 CPU.PC[4]
.sym 51596 CPU.PC[5]
.sym 51598 CPU.PC[3]
.sym 51599 CPU.PC[6]
.sym 51601 CPU.PC[9]
.sym 51605 $nextpnr_ICESTORM_LC_0$O
.sym 51607 CPU.PC[2]
.sym 51611 $auto$alumacc.cc:474:replace_alu$395.C[4]
.sym 51613 CPU.PC[3]
.sym 51617 $auto$alumacc.cc:474:replace_alu$395.C[5]
.sym 51620 CPU.PC[4]
.sym 51621 $auto$alumacc.cc:474:replace_alu$395.C[4]
.sym 51623 $auto$alumacc.cc:474:replace_alu$395.C[6]
.sym 51626 CPU.PC[5]
.sym 51627 $auto$alumacc.cc:474:replace_alu$395.C[5]
.sym 51629 $auto$alumacc.cc:474:replace_alu$395.C[7]
.sym 51631 CPU.PC[6]
.sym 51633 $auto$alumacc.cc:474:replace_alu$395.C[6]
.sym 51635 $auto$alumacc.cc:474:replace_alu$395.C[8]
.sym 51637 CPU.PC[7]
.sym 51639 $auto$alumacc.cc:474:replace_alu$395.C[7]
.sym 51641 $auto$alumacc.cc:474:replace_alu$395.C[9]
.sym 51644 CPU.PC[8]
.sym 51645 $auto$alumacc.cc:474:replace_alu$395.C[8]
.sym 51647 $auto$alumacc.cc:474:replace_alu$395.C[10]
.sym 51650 CPU.PC[9]
.sym 51651 $auto$alumacc.cc:474:replace_alu$395.C[9]
.sym 51675 $abc$6176$new_n1284_
.sym 51679 CPU.PCplusImm[15]
.sym 51680 CPU.PCplusImm[13]
.sym 51681 CPU.aluPlus[24]
.sym 51682 CPU.PCplusImm[14]
.sym 51683 CPU.PCplus4[16]
.sym 51684 CPU.instr[3]
.sym 51686 CPU.PCplus4[19]
.sym 51688 CPU.PCplus4[8]
.sym 51689 CPU.PC[12]
.sym 51690 CPU.PCplus4[21]
.sym 51691 $auto$alumacc.cc:474:replace_alu$395.C[10]
.sym 51703 CPU.PC[14]
.sym 51705 CPU.PC[16]
.sym 51714 CPU.PC[10]
.sym 51715 CPU.PC[12]
.sym 51718 CPU.PC[11]
.sym 51720 CPU.PC[13]
.sym 51722 CPU.PC[15]
.sym 51726 CPU.PC[17]
.sym 51728 $auto$alumacc.cc:474:replace_alu$395.C[11]
.sym 51731 CPU.PC[10]
.sym 51732 $auto$alumacc.cc:474:replace_alu$395.C[10]
.sym 51734 $auto$alumacc.cc:474:replace_alu$395.C[12]
.sym 51736 CPU.PC[11]
.sym 51738 $auto$alumacc.cc:474:replace_alu$395.C[11]
.sym 51740 $auto$alumacc.cc:474:replace_alu$395.C[13]
.sym 51742 CPU.PC[12]
.sym 51744 $auto$alumacc.cc:474:replace_alu$395.C[12]
.sym 51746 $auto$alumacc.cc:474:replace_alu$395.C[14]
.sym 51749 CPU.PC[13]
.sym 51750 $auto$alumacc.cc:474:replace_alu$395.C[13]
.sym 51752 $auto$alumacc.cc:474:replace_alu$395.C[15]
.sym 51754 CPU.PC[14]
.sym 51756 $auto$alumacc.cc:474:replace_alu$395.C[14]
.sym 51758 $auto$alumacc.cc:474:replace_alu$395.C[16]
.sym 51761 CPU.PC[15]
.sym 51762 $auto$alumacc.cc:474:replace_alu$395.C[15]
.sym 51764 $auto$alumacc.cc:474:replace_alu$395.C[17]
.sym 51767 CPU.PC[16]
.sym 51768 $auto$alumacc.cc:474:replace_alu$395.C[16]
.sym 51770 $auto$alumacc.cc:474:replace_alu$395.C[18]
.sym 51773 CPU.PC[17]
.sym 51774 $auto$alumacc.cc:474:replace_alu$395.C[17]
.sym 51778 $abc$6176$techmap\CPU.$logic_and$riscv.v:186$90_Y_new_
.sym 51781 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 51782 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[20]_new_inv_
.sym 51784 CPU.PC[11]
.sym 51792 CPU.aluIn1[10]
.sym 51799 CPU.PC[14]
.sym 51803 CPU.PCplus4[12]
.sym 51804 CPU.rs2[17]
.sym 51805 CPU.PCplus4[13]
.sym 51806 CPU.PC[13]
.sym 51808 CPU.aluMinus[18]
.sym 51809 CPU.PCplus4[15]
.sym 51810 $abc$6176$new_n1708_
.sym 51811 CPU.aluPlus[27]
.sym 51812 CPU.PCplus4[19]
.sym 51813 CPU.PCplus4[17]
.sym 51814 $auto$alumacc.cc:474:replace_alu$395.C[18]
.sym 51826 CPU.PC[19]
.sym 51830 CPU.PC[23]
.sym 51836 CPU.PC[20]
.sym 51837 CPU.PC[25]
.sym 51839 CPU.PC[24]
.sym 51844 CPU.PC[18]
.sym 51847 CPU.PC[22]
.sym 51850 CPU.PC[21]
.sym 51851 $auto$alumacc.cc:474:replace_alu$395.C[19]
.sym 51854 CPU.PC[18]
.sym 51855 $auto$alumacc.cc:474:replace_alu$395.C[18]
.sym 51857 $auto$alumacc.cc:474:replace_alu$395.C[20]
.sym 51860 CPU.PC[19]
.sym 51861 $auto$alumacc.cc:474:replace_alu$395.C[19]
.sym 51863 $auto$alumacc.cc:474:replace_alu$395.C[21]
.sym 51865 CPU.PC[20]
.sym 51867 $auto$alumacc.cc:474:replace_alu$395.C[20]
.sym 51869 $auto$alumacc.cc:474:replace_alu$395.C[22]
.sym 51871 CPU.PC[21]
.sym 51873 $auto$alumacc.cc:474:replace_alu$395.C[21]
.sym 51875 $auto$alumacc.cc:474:replace_alu$395.C[23]
.sym 51877 CPU.PC[22]
.sym 51879 $auto$alumacc.cc:474:replace_alu$395.C[22]
.sym 51881 $auto$alumacc.cc:474:replace_alu$395.C[24]
.sym 51883 CPU.PC[23]
.sym 51885 $auto$alumacc.cc:474:replace_alu$395.C[23]
.sym 51887 $auto$alumacc.cc:474:replace_alu$395.C[25]
.sym 51890 CPU.PC[24]
.sym 51891 $auto$alumacc.cc:474:replace_alu$395.C[24]
.sym 51893 $auto$alumacc.cc:474:replace_alu$395.C[26]
.sym 51895 CPU.PC[25]
.sym 51897 $auto$alumacc.cc:474:replace_alu$395.C[25]
.sym 51913 CPU.PCplus4[18]
.sym 51916 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 51918 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[13]_new_inv_
.sym 51920 $techmap584\RAM.MEM.3.2.0.A1DATA_16[0]
.sym 51922 CPU.PC[19]
.sym 51925 RAM_rdata[20]
.sym 51927 CPU.PCplus4[31]
.sym 51928 CPU.PCplusImm[30]
.sym 51929 CPU.PCplus4[14]
.sym 51930 CPU.PCplus4[22]
.sym 51931 $abc$6176$new_n1675_
.sym 51932 CPU.PCplus4[23]
.sym 51934 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 51935 CPU.PCplus4[27]
.sym 51936 CPU.aluIn1[25]
.sym 51937 $auto$alumacc.cc:474:replace_alu$395.C[26]
.sym 51942 CPU.PC[29]
.sym 51947 CPU.aluPlus[16]
.sym 51950 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 51951 CPU.PC[26]
.sym 51955 CPU.PCplus4[16]
.sym 51958 $abc$6176$new_n699_
.sym 51963 CPU.PC[27]
.sym 51966 CPU.PC[30]
.sym 51967 CPU.PC[31]
.sym 51969 $abc$6176$CPU.isJALR_new_
.sym 51971 CPU.PC[28]
.sym 51972 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 51973 $abc$6176$techmap\CPU.$logic_not$riscv.v:162$79_Y_new_
.sym 51974 $auto$alumacc.cc:474:replace_alu$395.C[27]
.sym 51977 CPU.PC[26]
.sym 51978 $auto$alumacc.cc:474:replace_alu$395.C[26]
.sym 51980 $auto$alumacc.cc:474:replace_alu$395.C[28]
.sym 51983 CPU.PC[27]
.sym 51984 $auto$alumacc.cc:474:replace_alu$395.C[27]
.sym 51986 $auto$alumacc.cc:474:replace_alu$395.C[29]
.sym 51989 CPU.PC[28]
.sym 51990 $auto$alumacc.cc:474:replace_alu$395.C[28]
.sym 51992 $auto$alumacc.cc:474:replace_alu$395.C[30]
.sym 51994 CPU.PC[29]
.sym 51996 $auto$alumacc.cc:474:replace_alu$395.C[29]
.sym 51998 $auto$alumacc.cc:474:replace_alu$395.C[31]
.sym 52000 CPU.PC[30]
.sym 52002 $auto$alumacc.cc:474:replace_alu$395.C[30]
.sym 52006 CPU.PC[31]
.sym 52008 $auto$alumacc.cc:474:replace_alu$395.C[31]
.sym 52011 $abc$6176$CPU.isJALR_new_
.sym 52012 CPU.aluPlus[16]
.sym 52013 CPU.PCplus4[16]
.sym 52017 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 52018 $abc$6176$techmap\CPU.$logic_not$riscv.v:162$79_Y_new_
.sym 52019 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 52020 $abc$6176$new_n699_
.sym 52036 CPU.PC[29]
.sym 52042 CPU.PCplus4[28]
.sym 52044 CPU.PCplus4[29]
.sym 52046 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 52050 CPU.aluIn1[16]
.sym 52052 CPU.aluIn1[20]
.sym 52053 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 52054 CPU.PC[2]
.sym 52056 CPU.aluPlus[15]
.sym 52059 $abc$6176$techmap\CPU.$logic_not$riscv.v:162$79_Y_new_
.sym 52065 CPU.aluPlus[26]
.sym 52067 CPU.Bimm[6]
.sym 52070 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 52073 CPU.PCplus4[26]
.sym 52084 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[13]_new_inv_
.sym 52087 CPU.PCplusImm[13]
.sym 52089 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[26]_new_inv_
.sym 52090 $abc$6176$CPU.isJALR_new_
.sym 52092 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 52096 CPU.PCplusImm[26]
.sym 52098 $abc$6176$CPU.isJALR_new_
.sym 52099 CPU.PCplus4[26]
.sym 52100 CPU.aluPlus[26]
.sym 52105 CPU.PCplusImm[26]
.sym 52106 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[26]_new_inv_
.sym 52107 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 52110 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 52111 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[13]_new_inv_
.sym 52112 CPU.PCplusImm[13]
.sym 52123 CPU.PCplus4[26]
.sym 52124 CPU.Bimm[6]
.sym 52125 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 52144 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$4566_$glb_ce
.sym 52145 clk
.sym 52146 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]_$glb_sr
.sym 52171 CPU.Iimm[1]
.sym 52173 CPU.PCplusImm[13]
.sym 52287 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[30]
.sym 52709 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$4566
.sym 52713 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 52728 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 53772 $PACKER_VCC_NET
.sym 53781 $PACKER_VCC_NET
.sym 53906 $PACKER_VCC_NET
.sym 54032 $PACKER_VCC_NET
.sym 54298 CW.reset_cnt[1]
.sym 54302 CW.reset_cnt[5]
.sym 54304 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 54306 CW.reset_cnt[0]
.sym 54309 CW.reset_cnt[4]
.sym 54311 CW.reset_cnt[6]
.sym 54312 CW.reset_cnt[7]
.sym 54315 CW.reset_cnt[2]
.sym 54316 CW.reset_cnt[3]
.sym 54329 $auto$alumacc.cc:474:replace_alu$401.C[1]
.sym 54331 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 54332 CW.reset_cnt[0]
.sym 54335 $auto$alumacc.cc:474:replace_alu$401.C[2]
.sym 54338 CW.reset_cnt[1]
.sym 54339 $auto$alumacc.cc:474:replace_alu$401.C[1]
.sym 54341 $auto$alumacc.cc:474:replace_alu$401.C[3]
.sym 54344 CW.reset_cnt[2]
.sym 54345 $auto$alumacc.cc:474:replace_alu$401.C[2]
.sym 54347 $auto$alumacc.cc:474:replace_alu$401.C[4]
.sym 54350 CW.reset_cnt[3]
.sym 54351 $auto$alumacc.cc:474:replace_alu$401.C[3]
.sym 54353 $auto$alumacc.cc:474:replace_alu$401.C[5]
.sym 54355 CW.reset_cnt[4]
.sym 54357 $auto$alumacc.cc:474:replace_alu$401.C[4]
.sym 54359 $auto$alumacc.cc:474:replace_alu$401.C[6]
.sym 54362 CW.reset_cnt[5]
.sym 54363 $auto$alumacc.cc:474:replace_alu$401.C[5]
.sym 54365 $auto$alumacc.cc:474:replace_alu$401.C[7]
.sym 54367 CW.reset_cnt[6]
.sym 54369 $auto$alumacc.cc:474:replace_alu$401.C[6]
.sym 54371 $auto$alumacc.cc:474:replace_alu$401.C[8]
.sym 54373 CW.reset_cnt[7]
.sym 54375 $auto$alumacc.cc:474:replace_alu$401.C[7]
.sym 54377 clk
.sym 54378 RESET$SB_IO_IN_$glb_sr
.sym 54392 $PACKER_VCC_NET
.sym 54393 $techmap596\RAM.MEM.2.1.0.A1DATA_16[14]
.sym 54394 $abc$6176$auto$rtlil.cc:1906:Mux$446
.sym 54415 $auto$alumacc.cc:474:replace_alu$401.C[8]
.sym 54420 CW.reset_cnt[8]
.sym 54427 CW.reset_cnt[15]
.sym 54429 CW.reset_cnt[9]
.sym 54431 CW.reset_cnt[11]
.sym 54440 CW.reset_cnt[12]
.sym 54446 CW.reset_cnt[10]
.sym 54449 CW.reset_cnt[13]
.sym 54450 CW.reset_cnt[14]
.sym 54452 $auto$alumacc.cc:474:replace_alu$401.C[9]
.sym 54455 CW.reset_cnt[8]
.sym 54456 $auto$alumacc.cc:474:replace_alu$401.C[8]
.sym 54458 $auto$alumacc.cc:474:replace_alu$401.C[10]
.sym 54460 CW.reset_cnt[9]
.sym 54462 $auto$alumacc.cc:474:replace_alu$401.C[9]
.sym 54464 $auto$alumacc.cc:474:replace_alu$401.C[11]
.sym 54466 CW.reset_cnt[10]
.sym 54468 $auto$alumacc.cc:474:replace_alu$401.C[10]
.sym 54470 $auto$alumacc.cc:474:replace_alu$401.C[12]
.sym 54472 CW.reset_cnt[11]
.sym 54474 $auto$alumacc.cc:474:replace_alu$401.C[11]
.sym 54476 $auto$alumacc.cc:474:replace_alu$401.C[13]
.sym 54479 CW.reset_cnt[12]
.sym 54480 $auto$alumacc.cc:474:replace_alu$401.C[12]
.sym 54482 $auto$alumacc.cc:474:replace_alu$401.C[14]
.sym 54484 CW.reset_cnt[13]
.sym 54486 $auto$alumacc.cc:474:replace_alu$401.C[13]
.sym 54488 $auto$alumacc.cc:474:replace_alu$401.C[15]
.sym 54490 CW.reset_cnt[14]
.sym 54492 $auto$alumacc.cc:474:replace_alu$401.C[14]
.sym 54495 CW.reset_cnt[15]
.sym 54498 $auto$alumacc.cc:474:replace_alu$401.C[15]
.sym 54500 clk
.sym 54501 RESET$SB_IO_IN_$glb_sr
.sym 54512 RAM_rdata[20]
.sym 54515 $techmap596\RAM.MEM.2.1.0.A1DATA_16[6]
.sym 54527 CPU.loadstore_addr[1]
.sym 54635 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 54644 $abc$6176$auto$rtlil.cc:1906:Mux$446
.sym 54645 $techmap600\RAM.MEM.2.0.0.A1DATA_16[14]
.sym 54651 RAM_rdata[13]
.sym 54758 CPU.Iimm[1]
.sym 54764 $techmap600\RAM.MEM.2.0.0.A1DATA_16[0]
.sym 54769 mem_addr[3]
.sym 54771 mem_addr[7]
.sym 54890 $techmap591\RAM.MEM.2.2.0.A1DATA_16[10]
.sym 54895 CPU.aluIn1[5]
.sym 54896 CPU.aluIn1[7]
.sym 54898 CPU.aluPlus[7]
.sym 55007 mem_wdata[16]
.sym 55010 $techmap591\RAM.MEM.2.2.0.A1DATA_16[2]
.sym 55011 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 55020 CPU.PC[11]
.sym 55027 CPU.loadstore_addr[1]
.sym 55125 mem_wdata[27]
.sym 55130 CPU.PC[6]
.sym 55138 CPU.aluIn1[24]
.sym 55141 CPU.aluPlus[20]
.sym 55142 CPU.Bimm[5]
.sym 55143 CPU.PCplusImm[24]
.sym 55144 $abc$6176$CPU.isBranch_new_
.sym 55146 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[12]
.sym 55151 RAM_rdata[13]
.sym 55241 CPU.PC[1]
.sym 55254 $PACKER_VCC_NET
.sym 55257 CPU.PCplus4[7]
.sym 55264 $abc$6176$CPU.isJALR_new_
.sym 55267 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 55268 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 55270 CPU.PCplusImm[31]
.sym 55273 $abc$6176$new_n692_
.sym 55275 CPU.aluIn1[14]
.sym 55284 CPU.PCplus4[0]
.sym 55294 CPU.PCplusImm[0]
.sym 55297 $abc$6176$new_n692_
.sym 55300 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 55338 CPU.PCplusImm[0]
.sym 55339 CPU.PCplus4[0]
.sym 55340 $abc$6176$new_n692_
.sym 55341 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 55360 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$4566_$glb_ce
.sym 55361 clk
.sym 55362 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]_$glb_sr
.sym 55375 CPU.aluPlus[1]
.sym 55376 CPU.PCplus4[8]
.sym 55384 CPU.PCplusImm[15]
.sym 55387 CPU.aluIn1[5]
.sym 55390 CPU.PCplus4[23]
.sym 55393 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 55396 CPU.PCplusImm[8]
.sym 55398 CPU.aluIn1[22]
.sym 55490 $abc$6176$new_n692_
.sym 55499 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 55508 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 55510 CPU.rs2[26]
.sym 55511 CPU.PC[11]
.sym 55514 CPU.Bimm[12]
.sym 55515 CPU.loadstore_addr[1]
.sym 55516 CPU.Jimm[13]
.sym 55518 CPU.PCplusImm[11]
.sym 55519 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 55520 CPU.PCplusImm[12]
.sym 55521 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 55622 RAM_rdata[20]
.sym 55632 CPU.PC[5]
.sym 55634 $PACKER_VCC_NET
.sym 55635 CPU.PC[19]
.sym 55639 CPU.PCplusImm[18]
.sym 55640 $abc$6176$techmap$techmap582\CPU.RegisterBank.0.0.1.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$581_Y
.sym 55641 CPU.aluPlus[20]
.sym 55642 CPU.Bimm[5]
.sym 55644 $abc$6176$CPU.isBranch_new_
.sym 55650 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[11]_new_inv_
.sym 55651 $abc$6176$CPU.isBranch_new_
.sym 55658 $abc$6176$techmap\CPU.$logic_and$riscv.v:186$90_Y_new_
.sym 55659 CPU.instr[3]
.sym 55660 CPU.PCplus4[20]
.sym 55661 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 55667 CPU.aluPlus[20]
.sym 55670 $abc$6176$CPU.isJALR_new_
.sym 55677 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 55678 CPU.PCplusImm[11]
.sym 55681 $abc$6176$CPU.takeBranch_new_inv_
.sym 55684 $abc$6176$CPU.isBranch_new_
.sym 55685 $abc$6176$CPU.takeBranch_new_inv_
.sym 55702 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 55703 $abc$6176$techmap\CPU.$logic_and$riscv.v:186$90_Y_new_
.sym 55704 CPU.instr[3]
.sym 55708 CPU.PCplus4[20]
.sym 55709 $abc$6176$CPU.isJALR_new_
.sym 55710 CPU.aluPlus[20]
.sym 55719 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 55721 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[11]_new_inv_
.sym 55722 CPU.PCplusImm[11]
.sym 55729 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$4566_$glb_ce
.sym 55730 clk
.sym 55731 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]_$glb_sr
.sym 55744 $abc$6176$new_n1269_
.sym 55752 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 55755 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 55756 $abc$6176$CPU.isJALR_new_
.sym 55759 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 55763 CPU.PCplusImm[31]
.sym 55869 LEDS[4]$SB_IO_OUT
.sym 55875 $PACKER_VCC_NET
.sym 55882 CPU.aluIn1[22]
.sym 56115 CPU.aluIn1[24]
.sym 56236 $PACKER_VCC_NET
.sym 56514 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$4566
.sym 56536 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$4566
.sym 57856 $PACKER_VCC_NET
.sym 58120 mem_wdata[21]
.sym 58352 $abc$6176$auto$rtlil.cc:1906:Mux$520
.sym 58357 $techmap584\RAM.MEM.3.2.0.A1DATA_16[6]
.sym 58364 mem_wdata[21]
.sym 58476 mem_wdata[29]
.sym 58487 CPU.PC[1]
.sym 58592 $techmap600\RAM.MEM.2.0.0.A1DATA_16[6]
.sym 58597 mem_addr[6]
.sym 58715 mem_addr[10]
.sym 58723 mem_wdata[23]
.sym 58725 CPU.aluIn1[1]
.sym 58727 $abc$6176$new_n949_
.sym 58736 CPU.Iimm[1]
.sym 58843 $PACKER_VCC_NET
.sym 58846 CPU.PCplusImm[24]
.sym 58972 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4580[1]_new_inv_
.sym 58978 CPU.PC[1]
.sym 58979 CPU.PC[12]
.sym 58980 CPU.aluIn1[19]
.sym 58982 CPU.aluIn1[22]
.sym 59096 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$4608
.sym 59097 CPU.Bimm[8]
.sym 59099 CPU.aluIn1[24]
.sym 59100 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[1]
.sym 59116 CPU.aluPlus[1]
.sym 59122 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$4608
.sym 59126 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[1]
.sym 59136 CPU.PC[1]
.sym 59137 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 59150 CPU.aluPlus[1]
.sym 59151 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[1]
.sym 59152 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 59153 CPU.PC[1]
.sym 59190 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$4608
.sym 59191 clk
.sym 59192 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]_$glb_sr
.sym 59200 $abc$6176$auto$dff2dffe.cc:175:make_patterns_logic$4608
.sym 59219 CPU.PC[3]
.sym 59221 CPU.aluIn1[1]
.sym 59223 $abc$6176$new_n949_
.sym 59224 CPU.Iimm[1]
.sym 59225 CPU.Bimm[6]
.sym 59228 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 59328 $PACKER_VCC_NET
.sym 59342 CPU.Jimm[17]
.sym 59347 CPU.Jimm[18]
.sym 59349 CPU.PCplusImm[13]
.sym 59378 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 59381 $abc$6176$techmap\CPU.$logic_and$riscv.v:186$90_Y_new_
.sym 59415 $abc$6176$techmap\CPU.$logic_and$riscv.v:186$90_Y_new_
.sym 59417 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 59464 CPU.aluIn1[19]
.sym 59469 CPU.Bimm[6]
.sym 59472 CPU.PC[18]
.sym 59474 CPU.aluIn1[22]
.sym 59586 CPU.aluIn1[24]
.sym 59591 CPU.PC[28]
.sym 59597 CPU.PC[16]
.sym 59706 CPU.Jimm[13]
.sym 59719 CPU.PC[3]
.sym 59821 $PACKER_VCC_NET
.sym 61446 $PACKER_VCC_NET
.sym 61550 $PACKER_VCC_NET
.sym 61807 mem_wdata[22]
.sym 61809 mem_wdata[22]
.sym 61926 mem_wdata[21]
.sym 61932 $abc$6176$auto$rtlil.cc:1906:Mux$420
.sym 61938 mem_addr[3]
.sym 62051 mem_addr[10]
.sym 62055 mem_wdata[21]
.sym 62056 mem_addr[7]
.sym 62057 mem_wdata[23]
.sym 62060 mem_addr[6]
.sym 62061 $abc$6176$auto$rtlil.cc:1906:Mux$433
.sym 62176 mem_addr[7]
.sym 62181 $techmap591\RAM.MEM.2.2.0.A1DATA_16[12]
.sym 62184 $techmap596\RAM.MEM.2.1.0.A1DATA_16[8]
.sym 62190 mem_addr[4]
.sym 62299 mem_wdata[19]
.sym 62300 mem_addr[5]
.sym 62301 $abc$6176$auto$rtlil.cc:1906:Mux$507
.sym 62304 mem_wdata[21]
.sym 62306 mem_wdata[28]
.sym 62307 mem_wdata[17]
.sym 62314 $techmap591\RAM.MEM.2.2.0.A1DATA_16[0]
.sym 62422 mem_addr[9]
.sym 62427 mem_addr[9]
.sym 62429 mem_wdata[20]
.sym 62543 mem_addr[7]
.sym 62545 mem_addr[10]
.sym 62546 mem_addr[3]
.sym 62547 $techmap584\RAM.MEM.3.2.0.A1DATA_16[10]
.sym 62548 mem_wdata[21]
.sym 62549 $techmap584\RAM.MEM.3.2.0.A1DATA_16[14]
.sym 62552 $techmap584\RAM.MEM.3.2.0.A1DATA_16[6]
.sym 62554 mem_addr[6]
.sym 62670 $abc$6176$auto$rtlil.cc:1906:Mux$572
.sym 62677 mem_wdata[17]
.sym 62787 CPU.Bimm[6]
.sym 62792 mem_wdata[19]
.sym 62793 mem_wdata[19]
.sym 62912 mem_addr[10]
.sym 62914 mem_wdata[26]
.sym 62926 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[30]
.sym 62929 CPU.aluIn1[10]
.sym 63036 mem_wdata[25]
.sym 63051 $techmap584\RAM.MEM.3.2.0.A1DATA_16[0]
.sym 63072 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4580[1]_new_inv_
.sym 63080 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 63092 $abc$6176$new_n692_
.sym 63139 $abc$6176$new_n692_
.sym 63141 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4580[1]_new_inv_
.sym 63142 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 63158 mem_wdata[30]
.sym 63161 $techmap584\RAM.MEM.3.2.0.A1DATA_16[8]
.sym 63418 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[30]
.sym 63532 mem_wdata[20]
.sym 63538 $techmap584\RAM.MEM.3.2.0.A1DATA_16[12]
.sym 65037 $PACKER_VCC_NET
.sym 65132 $PACKER_VCC_NET
.sym 65165 $PACKER_VCC_NET
.sym 65274 $PACKER_VCC_NET
.sym 65388 $PACKER_VCC_NET
.sym 65409 $PACKER_VCC_NET
.sym 65435 $PACKER_VCC_NET
.sym 65473 $PACKER_VCC_NET
.sym 65525 $PACKER_VCC_NET
.sym 65886 $techmap596\RAM.MEM.2.1.0.A1DATA_16[4]
.sym 65887 mem_addr[2]
.sym 65889 mem_addr[4]
.sym 65891 $techmap596\RAM.MEM.2.1.0.A1DATA_16[10]
.sym 65893 $techmap591\RAM.MEM.2.2.0.A1DATA_16[14]
.sym 65897 $PACKER_VCC_NET
.sym 66007 $techmap596\RAM.MEM.2.1.0.A1DATA_16[12]
.sym 66008 $techmap596\RAM.MEM.2.1.0.A1DATA_16[0]
.sym 66014 $techmap596\RAM.MEM.2.1.0.A1DATA_16[2]
.sym 66016 $techmap591\RAM.MEM.2.2.0.A1DATA_16[6]
.sym 66022 $abc$6176$auto$rtlil.cc:1906:Mux$446
.sym 66025 $PACKER_VCC_NET
.sym 66128 mem_addr[8]
.sym 66130 $techmap591\RAM.MEM.2.2.0.A1DATA_16[4]
.sym 66131 $techmap600\RAM.MEM.2.0.0.A1DATA_16[8]
.sym 66133 $techmap600\RAM.MEM.2.0.0.A1DATA_16[12]
.sym 66137 $techmap600\RAM.MEM.2.0.0.A1DATA_16[10]
.sym 66138 $techmap600\RAM.MEM.2.0.0.A1DATA_16[4]
.sym 66140 mem_wdata[16]
.sym 66147 mem_wdata[18]
.sym 66254 mem_addr[8]
.sym 66258 $abc$6176$auto$rtlil.cc:1906:Mux$533
.sym 66260 $techmap600\RAM.MEM.2.0.0.A1DATA_16[2]
.sym 66274 $abc$6176$auto$rtlil.cc:1906:Mux$446
.sym 66374 mem_addr[2]
.sym 66377 $techmap591\RAM.MEM.2.2.0.A1DATA_16[8]
.sym 66381 mem_addr[4]
.sym 66385 mem_addr[2]
.sym 66390 $PACKER_VCC_NET
.sym 66391 mem_wdata[18]
.sym 66392 mem_addr[3]
.sym 66394 mem_addr[7]
.sym 66498 mem_wdata[22]
.sym 66500 $techmap591\RAM.MEM.2.2.0.A1DATA_16[0]
.sym 66513 $PACKER_VCC_NET
.sym 66627 mem_wdata[27]
.sym 66630 mem_wdata[24]
.sym 66746 $techmap584\RAM.MEM.3.2.0.A1DATA_16[0]
.sym 66748 $techmap584\RAM.MEM.3.2.0.A1DATA_16[4]
.sym 66761 CPU.aluIn1[24]
.sym 67001 $PACKER_VCC_NET
.sym 67252 CPU.aluIn1[24]
.sym 67371 $PACKER_VCC_NET
.sym 67504 LEDS[4]$SB_IO_OUT
.sym 67981 LEDS[4]$SB_IO_OUT
.sym 68605 $PACKER_VCC_NET
.sym 68869 $PACKER_VCC_NET
.sym 68995 $PACKER_VCC_NET
.sym 69098 $PACKER_VCC_NET
.sym 69220 RAM_rdata[0]
.sym 69357 $PACKER_VCC_NET
.sym 69480 $PACKER_VCC_NET
.sym 69589 mem_wdata[18]
.sym 69715 $techmap596\RAM.MEM.2.1.0.A1DATA_16[14]
.sym 69837 mem_wdata[16]
.sym 69838 $techmap596\RAM.MEM.2.1.0.A1DATA_16[6]
.sym 69844 mem_wdata[18]
.sym 69849 $PACKER_VCC_NET
.sym 69961 $techmap600\RAM.MEM.2.0.0.A1DATA_16[14]
.sym 69972 $PACKER_VCC_NET
.sym 69973 $PACKER_VCC_NET
.sym 70081 $PACKER_VCC_NET
.sym 70088 mem_wdata[18]
.sym 70090 $techmap600\RAM.MEM.2.0.0.A1DATA_16[0]
.sym 70091 mem_addr[3]
.sym 70093 mem_addr[7]
.sym 70100 mem_wdata[29]
.sym 70207 $abc$6176$auto$rtlil.cc:1906:Mux$446
.sym 70209 $techmap591\RAM.MEM.2.2.0.A1DATA_16[10]
.sym 70228 mem_addr[6]
.sym 70332 $techmap591\RAM.MEM.2.2.0.A1DATA_16[2]
.sym 70334 mem_wdata[16]
.sym 70336 mem_wdata[18]
.sym 70453 $abc$6176$auto$rtlil.cc:1906:Mux$446
.sym 70464 $PACKER_VCC_NET
.sym 70575 mem_addr[3]
.sym 70579 mem_addr[7]
.sym 70964 $PACKER_VCC_NET
.sym 71862 LEDS[4]$SB_IO_OUT
.sym 73194 mem_addr[10]
.sym 73312 $techmap596\RAM.MEM.2.1.0.A1DATA_16[8]
.sym 73410 $techmap596\RAM.MEM.2.1.0.A1DATA_16[14]
.sym 73412 $techmap596\RAM.MEM.2.1.0.A1DATA_16[12]
.sym 73414 $techmap596\RAM.MEM.2.1.0.A1DATA_16[10]
.sym 73416 $techmap596\RAM.MEM.2.1.0.A1DATA_16[8]
.sym 73436 mem_wdata[17]
.sym 73438 mem_wdata[19]
.sym 73439 mem_wdata[22]
.sym 73443 mem_addr[5]
.sym 73444 mem_wdata[22]
.sym 73533 $techmap596\RAM.MEM.2.1.0.A1DATA_16[6]
.sym 73535 $techmap596\RAM.MEM.2.1.0.A1DATA_16[4]
.sym 73537 $techmap596\RAM.MEM.2.1.0.A1DATA_16[2]
.sym 73539 $techmap596\RAM.MEM.2.1.0.A1DATA_16[0]
.sym 73544 $PACKER_VCC_NET
.sym 73556 mem_wdata[20]
.sym 73561 mem_addr[9]
.sym 73562 $abc$6176$auto$rtlil.cc:1906:Mux$420
.sym 73565 mem_addr[3]
.sym 73566 mem_addr[9]
.sym 73656 $techmap600\RAM.MEM.2.0.0.A1DATA_16[14]
.sym 73658 $techmap600\RAM.MEM.2.0.0.A1DATA_16[12]
.sym 73660 $techmap600\RAM.MEM.2.0.0.A1DATA_16[10]
.sym 73662 $techmap600\RAM.MEM.2.0.0.A1DATA_16[8]
.sym 73667 $PACKER_VCC_NET
.sym 73675 $abc$6176$auto$rtlil.cc:1906:Mux$520
.sym 73680 mem_addr[7]
.sym 73681 mem_addr[6]
.sym 73687 mem_wdata[23]
.sym 73689 mem_addr[3]
.sym 73690 mem_addr[10]
.sym 73779 $techmap600\RAM.MEM.2.0.0.A1DATA_16[6]
.sym 73781 $techmap600\RAM.MEM.2.0.0.A1DATA_16[4]
.sym 73783 $techmap600\RAM.MEM.2.0.0.A1DATA_16[2]
.sym 73785 $techmap600\RAM.MEM.2.0.0.A1DATA_16[0]
.sym 73804 mem_wdata[17]
.sym 73812 $techmap591\RAM.MEM.2.2.0.A1DATA_16[12]
.sym 73902 $techmap591\RAM.MEM.2.2.0.A1DATA_16[14]
.sym 73904 $techmap591\RAM.MEM.2.2.0.A1DATA_16[12]
.sym 73906 $techmap591\RAM.MEM.2.2.0.A1DATA_16[10]
.sym 73908 $techmap591\RAM.MEM.2.2.0.A1DATA_16[8]
.sym 73922 $techmap600\RAM.MEM.2.0.0.A1DATA_16[6]
.sym 73923 mem_addr[6]
.sym 73926 mem_wdata[28]
.sym 73929 mem_wdata[19]
.sym 73931 $abc$6176$auto$rtlil.cc:1906:Mux$507
.sym 73934 mem_wdata[19]
.sym 73935 mem_addr[5]
.sym 74025 $techmap591\RAM.MEM.2.2.0.A1DATA_16[6]
.sym 74027 $techmap591\RAM.MEM.2.2.0.A1DATA_16[4]
.sym 74029 $techmap591\RAM.MEM.2.2.0.A1DATA_16[2]
.sym 74031 $techmap591\RAM.MEM.2.2.0.A1DATA_16[0]
.sym 74036 $PACKER_VCC_NET
.sym 74037 mem_addr[10]
.sym 74042 mem_wdata[23]
.sym 74050 mem_addr[9]
.sym 74052 mem_addr[9]
.sym 74059 mem_addr[9]
.sym 74148 $techmap584\RAM.MEM.3.2.0.A1DATA_16[14]
.sym 74150 $techmap584\RAM.MEM.3.2.0.A1DATA_16[12]
.sym 74152 $techmap584\RAM.MEM.3.2.0.A1DATA_16[10]
.sym 74154 $techmap584\RAM.MEM.3.2.0.A1DATA_16[8]
.sym 74170 $PACKER_VCC_NET
.sym 74171 mem_wdata[25]
.sym 74172 mem_addr[7]
.sym 74173 mem_addr[10]
.sym 74174 $techmap584\RAM.MEM.3.2.0.A1DATA_16[10]
.sym 74175 mem_wdata[20]
.sym 74176 mem_addr[3]
.sym 74177 $techmap584\RAM.MEM.3.2.0.A1DATA_16[6]
.sym 74179 mem_addr[6]
.sym 74182 $techmap584\RAM.MEM.3.2.0.A1DATA_16[14]
.sym 74271 $techmap584\RAM.MEM.3.2.0.A1DATA_16[6]
.sym 74273 $techmap584\RAM.MEM.3.2.0.A1DATA_16[4]
.sym 74275 $techmap584\RAM.MEM.3.2.0.A1DATA_16[2]
.sym 74277 $techmap584\RAM.MEM.3.2.0.A1DATA_16[0]
.sym 74291 mem_wdata[29]
.sym 74297 $abc$6176$auto$rtlil.cc:1906:Mux$572
.sym 74301 mem_wdata[30]
.sym 74304 $techmap584\RAM.MEM.3.2.0.A1DATA_16[8]
.sym 74411 mem_addr[6]
.sym 74427 mem_addr[5]
.sym 74671 mem_wdata[20]
.sym 75157 $techmap584\RAM.MEM.3.2.0.A1DATA_16[12]
.sym 75623 RESET$SB_IO_IN
.sym 75668 LEDS[4]$SB_IO_OUT
.sym 75681 LEDS[4]$SB_IO_OUT
.sym 76385 mem_wdata[16]
.sym 76709 $PACKER_VCC_NET
.sym 76895 mem_wdata[31]
.sym 76920 $techmap596\RAM.MEM.2.1.0.A1DATA_16[12]
.sym 77012 mem_addr[8]
.sym 77029 mem_wdata[21]
.sym 77030 mem_addr[6]
.sym 77031 mem_wdata[23]
.sym 77033 mem_addr[7]
.sym 77035 mem_addr[8]
.sym 77038 $abc$6176$auto$rtlil.cc:1906:Mux$433
.sym 77040 $PACKER_VCC_NET
.sym 77041 mem_addr[10]
.sym 77045 mem_wdata[22]
.sym 77047 mem_wdata[20]
.sym 77051 mem_addr[4]
.sym 77052 mem_addr[9]
.sym 77054 mem_addr[5]
.sym 77056 mem_addr[3]
.sym 77057 mem_addr[2]
.sym 77075 mem_addr[2]
.sym 77076 mem_addr[3]
.sym 77078 mem_addr[4]
.sym 77079 mem_addr[5]
.sym 77080 mem_addr[6]
.sym 77081 mem_addr[7]
.sym 77082 mem_addr[8]
.sym 77083 mem_addr[9]
.sym 77084 mem_addr[10]
.sym 77086 clk
.sym 77087 $abc$6176$auto$rtlil.cc:1906:Mux$433
.sym 77088 $PACKER_VCC_NET
.sym 77089 mem_wdata[21]
.sym 77091 mem_wdata[22]
.sym 77093 mem_wdata[23]
.sym 77095 mem_wdata[20]
.sym 77103 mem_wdata[21]
.sym 77104 $abc$6176$auto$rtlil.cc:1906:Mux$433
.sym 77106 mem_addr[6]
.sym 77107 mem_wdata[23]
.sym 77109 mem_addr[7]
.sym 77117 $PACKER_VCC_NET
.sym 77122 $PACKER_VCC_NET
.sym 77131 mem_addr[7]
.sym 77135 mem_addr[5]
.sym 77138 mem_wdata[19]
.sym 77140 $abc$6176$auto$rtlil.cc:1906:Mux$520
.sym 77142 $PACKER_VCC_NET
.sym 77144 mem_wdata[17]
.sym 77145 mem_addr[3]
.sym 77149 mem_addr[9]
.sym 77150 mem_addr[8]
.sym 77151 mem_wdata[18]
.sym 77152 mem_addr[10]
.sym 77153 mem_addr[4]
.sym 77154 mem_wdata[16]
.sym 77157 mem_addr[2]
.sym 77159 mem_addr[6]
.sym 77177 mem_addr[2]
.sym 77178 mem_addr[3]
.sym 77180 mem_addr[4]
.sym 77181 mem_addr[5]
.sym 77182 mem_addr[6]
.sym 77183 mem_addr[7]
.sym 77184 mem_addr[8]
.sym 77185 mem_addr[9]
.sym 77186 mem_addr[10]
.sym 77188 clk
.sym 77189 $abc$6176$auto$rtlil.cc:1906:Mux$520
.sym 77190 mem_wdata[16]
.sym 77192 mem_wdata[17]
.sym 77194 mem_wdata[18]
.sym 77196 mem_wdata[19]
.sym 77198 $PACKER_VCC_NET
.sym 77205 mem_addr[7]
.sym 77216 mem_addr[2]
.sym 77217 $techmap591\RAM.MEM.2.2.0.A1DATA_16[14]
.sym 77218 $techmap596\RAM.MEM.2.1.0.A1DATA_16[4]
.sym 77219 mem_addr[4]
.sym 77223 mem_addr[2]
.sym 77233 $abc$6176$auto$rtlil.cc:1906:Mux$420
.sym 77235 mem_wdata[20]
.sym 77236 mem_addr[4]
.sym 77237 mem_addr[9]
.sym 77239 mem_addr[2]
.sym 77240 mem_wdata[21]
.sym 77242 mem_addr[5]
.sym 77246 mem_wdata[22]
.sym 77247 mem_addr[7]
.sym 77250 mem_addr[6]
.sym 77252 mem_addr[8]
.sym 77256 mem_wdata[23]
.sym 77257 mem_addr[10]
.sym 77258 mem_addr[3]
.sym 77260 $PACKER_VCC_NET
.sym 77279 mem_addr[2]
.sym 77280 mem_addr[3]
.sym 77282 mem_addr[4]
.sym 77283 mem_addr[5]
.sym 77284 mem_addr[6]
.sym 77285 mem_addr[7]
.sym 77286 mem_addr[8]
.sym 77287 mem_addr[9]
.sym 77288 mem_addr[10]
.sym 77290 clk
.sym 77291 $abc$6176$auto$rtlil.cc:1906:Mux$420
.sym 77292 $PACKER_VCC_NET
.sym 77293 mem_wdata[21]
.sym 77295 mem_wdata[22]
.sym 77297 mem_wdata[23]
.sym 77299 mem_wdata[20]
.sym 77306 mem_wdata[21]
.sym 77308 mem_addr[5]
.sym 77317 mem_wdata[22]
.sym 77319 $techmap591\RAM.MEM.2.2.0.A1DATA_16[6]
.sym 77338 mem_addr[6]
.sym 77340 mem_addr[10]
.sym 77342 mem_addr[9]
.sym 77346 $PACKER_VCC_NET
.sym 77349 mem_wdata[19]
.sym 77351 $abc$6176$auto$rtlil.cc:1906:Mux$507
.sym 77353 mem_wdata[18]
.sym 77354 mem_addr[8]
.sym 77355 mem_addr[5]
.sym 77357 mem_addr[4]
.sym 77358 mem_addr[7]
.sym 77360 mem_wdata[17]
.sym 77361 mem_addr[2]
.sym 77362 mem_wdata[16]
.sym 77364 mem_addr[3]
.sym 77381 mem_addr[2]
.sym 77382 mem_addr[3]
.sym 77384 mem_addr[4]
.sym 77385 mem_addr[5]
.sym 77386 mem_addr[6]
.sym 77387 mem_addr[7]
.sym 77388 mem_addr[8]
.sym 77389 mem_addr[9]
.sym 77390 mem_addr[10]
.sym 77392 clk
.sym 77393 $abc$6176$auto$rtlil.cc:1906:Mux$507
.sym 77394 mem_wdata[16]
.sym 77396 mem_wdata[17]
.sym 77398 mem_wdata[18]
.sym 77400 mem_wdata[19]
.sym 77402 $PACKER_VCC_NET
.sym 77408 mem_addr[9]
.sym 77420 mem_addr[8]
.sym 77422 $techmap600\RAM.MEM.2.0.0.A1DATA_16[4]
.sym 77430 $techmap591\RAM.MEM.2.2.0.A1DATA_16[4]
.sym 77435 mem_addr[7]
.sym 77437 mem_wdata[20]
.sym 77440 mem_addr[6]
.sym 77441 mem_wdata[21]
.sym 77443 mem_addr[8]
.sym 77444 mem_wdata[23]
.sym 77447 mem_addr[10]
.sym 77448 $PACKER_VCC_NET
.sym 77450 mem_addr[3]
.sym 77451 mem_addr[9]
.sym 77453 $abc$6176$auto$rtlil.cc:1906:Mux$446
.sym 77455 mem_wdata[22]
.sym 77456 mem_addr[2]
.sym 77459 mem_addr[4]
.sym 77462 mem_addr[5]
.sym 77483 mem_addr[2]
.sym 77484 mem_addr[3]
.sym 77486 mem_addr[4]
.sym 77487 mem_addr[5]
.sym 77488 mem_addr[6]
.sym 77489 mem_addr[7]
.sym 77490 mem_addr[8]
.sym 77491 mem_addr[9]
.sym 77492 mem_addr[10]
.sym 77494 clk
.sym 77495 $abc$6176$auto$rtlil.cc:1906:Mux$446
.sym 77496 $PACKER_VCC_NET
.sym 77497 mem_wdata[21]
.sym 77499 mem_wdata[22]
.sym 77501 mem_wdata[23]
.sym 77503 mem_wdata[20]
.sym 77509 mem_addr[7]
.sym 77511 mem_wdata[20]
.sym 77516 mem_addr[6]
.sym 77517 mem_wdata[21]
.sym 77518 mem_addr[3]
.sym 77525 $PACKER_VCC_NET
.sym 77526 mem_addr[8]
.sym 77530 $PACKER_VCC_NET
.sym 77532 $abc$6176$auto$rtlil.cc:1906:Mux$533
.sym 77541 $PACKER_VCC_NET
.sym 77543 mem_addr[5]
.sym 77550 mem_wdata[19]
.sym 77552 mem_wdata[17]
.sym 77555 $abc$6176$auto$rtlil.cc:1906:Mux$533
.sym 77557 mem_wdata[16]
.sym 77558 mem_addr[8]
.sym 77559 mem_wdata[18]
.sym 77560 mem_addr[2]
.sym 77561 mem_addr[4]
.sym 77562 mem_addr[3]
.sym 77564 mem_addr[9]
.sym 77565 mem_addr[6]
.sym 77566 mem_addr[7]
.sym 77567 mem_addr[10]
.sym 77585 mem_addr[2]
.sym 77586 mem_addr[3]
.sym 77588 mem_addr[4]
.sym 77589 mem_addr[5]
.sym 77590 mem_addr[6]
.sym 77591 mem_addr[7]
.sym 77592 mem_addr[8]
.sym 77593 mem_addr[9]
.sym 77594 mem_addr[10]
.sym 77596 clk
.sym 77597 $abc$6176$auto$rtlil.cc:1906:Mux$533
.sym 77598 mem_wdata[16]
.sym 77600 mem_wdata[17]
.sym 77602 mem_wdata[18]
.sym 77604 mem_wdata[19]
.sym 77606 $PACKER_VCC_NET
.sym 77609 $techmap584\RAM.MEM.3.2.0.A1DATA_16[12]
.sym 77626 mem_addr[2]
.sym 77627 mem_addr[4]
.sym 77639 mem_wdata[28]
.sym 77641 mem_wdata[29]
.sym 77644 mem_addr[4]
.sym 77647 mem_addr[8]
.sym 77649 mem_addr[2]
.sym 77650 mem_addr[5]
.sym 77654 mem_addr[9]
.sym 77655 mem_addr[7]
.sym 77656 mem_addr[6]
.sym 77657 $abc$6176$auto$rtlil.cc:1906:Mux$446
.sym 77658 mem_addr[10]
.sym 77659 mem_addr[3]
.sym 77664 mem_wdata[31]
.sym 77666 mem_wdata[30]
.sym 77668 $PACKER_VCC_NET
.sym 77687 mem_addr[2]
.sym 77688 mem_addr[3]
.sym 77690 mem_addr[4]
.sym 77691 mem_addr[5]
.sym 77692 mem_addr[6]
.sym 77693 mem_addr[7]
.sym 77694 mem_addr[8]
.sym 77695 mem_addr[9]
.sym 77696 mem_addr[10]
.sym 77698 clk
.sym 77699 $abc$6176$auto$rtlil.cc:1906:Mux$446
.sym 77700 $PACKER_VCC_NET
.sym 77701 mem_wdata[29]
.sym 77703 mem_wdata[30]
.sym 77705 mem_wdata[31]
.sym 77707 mem_wdata[28]
.sym 77742 mem_addr[6]
.sym 77743 mem_wdata[26]
.sym 77744 mem_addr[10]
.sym 77745 mem_wdata[25]
.sym 77752 mem_addr[9]
.sym 77753 mem_addr[8]
.sym 77754 $PACKER_VCC_NET
.sym 77759 $abc$6176$auto$rtlil.cc:1906:Mux$572
.sym 77761 mem_wdata[24]
.sym 77763 mem_addr[5]
.sym 77764 mem_addr[2]
.sym 77765 mem_addr[4]
.sym 77766 mem_addr[3]
.sym 77768 mem_addr[7]
.sym 77772 mem_wdata[27]
.sym 77789 mem_addr[2]
.sym 77790 mem_addr[3]
.sym 77792 mem_addr[4]
.sym 77793 mem_addr[5]
.sym 77794 mem_addr[6]
.sym 77795 mem_addr[7]
.sym 77796 mem_addr[8]
.sym 77797 mem_addr[9]
.sym 77798 mem_addr[10]
.sym 77800 clk
.sym 77801 $abc$6176$auto$rtlil.cc:1906:Mux$572
.sym 77802 mem_wdata[24]
.sym 77804 mem_wdata[25]
.sym 77806 mem_wdata[26]
.sym 77808 mem_wdata[27]
.sym 77810 $PACKER_VCC_NET
.sym 77817 mem_wdata[26]
.sym 77820 mem_addr[10]
.sym 77827 mem_wdata[24]
.sym 77838 mem_wdata[27]
.sym 78425 LEDS[3]$SB_IO_OUT
.sym 78859 RESET$SB_IO_IN
.sym 78867 RESET$SB_IO_IN
.sym 78871 LEDS[3]$SB_IO_OUT
.sym 78885 RESET$SB_IO_IN
.sym 78891 LEDS[3]$SB_IO_OUT
.sym 103777 UART.cnt[1]
.sym 103797 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4463[0]
.sym 103798 UART.cnt[0]
.sym 103885 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[30]_new_
.sym 103886 $abc$6176$new_n1717_
.sym 103887 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 103888 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 103905 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][15]_new_inv_
.sym 103906 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][13]_new_inv_
.sym 103907 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 103909 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[31]_new_
.sym 103910 $abc$6176$new_n1720_
.sym 103911 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 103912 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 103913 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[25]_new_
.sym 103914 $abc$6176$new_n1705_
.sym 103915 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 103916 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 103925 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[24]_new_
.sym 103926 $abc$6176$new_n1701_
.sym 103927 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 103928 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 103929 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][18]_new_inv_
.sym 103930 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][16]_new_inv_
.sym 103931 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 103933 CPU.aluIn1[20]
.sym 103934 CPU.aluIn1[11]
.sym 103935 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 103937 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 103938 CPU.PCplus4[7]
.sym 103939 $abc$6176$new_n1195_
.sym 103940 $abc$6176$new_n1226_
.sym 103941 CPU.aluIn1[16]
.sym 103942 CPU.aluIn1[15]
.sym 103943 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 103945 CPU.aluIn1[15]
.sym 103946 CPU.aluIn1[16]
.sym 103947 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 103949 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[23]_new_
.sym 103950 $abc$6176$new_n1698_
.sym 103951 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 103952 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 103953 $abc$6176$CPU.shifter_in[17]_new_inv_
.sym 103954 $abc$6176$CPU.shifter_in[16]_new_inv_
.sym 103955 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 103957 CPU.Jimm[14]
.sym 103958 $abc$6176$new_n942_
.sym 103959 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1527_Y[0]_new_
.sym 103960 $abc$6176$new_n943_
.sym 103961 $abc$6176$CPU.shifter_in[16]_new_inv_
.sym 103962 $abc$6176$CPU.shifter_in[15]_new_inv_
.sym 103963 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 103969 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[21]_new_
.sym 103970 $abc$6176$new_n1692_
.sym 103971 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 103972 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 103973 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[16]_new_
.sym 103974 $abc$6176$new_n1684_
.sym 103975 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 103976 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 103985 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[28]_new_
.sym 103986 $abc$6176$new_n1711_
.sym 103987 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 103988 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 103989 $abc$6176$CPU.shifter_in[14]_new_inv_
.sym 103990 $abc$6176$CPU.shifter_in[13]_new_inv_
.sym 103991 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 103993 $abc$6176$CPU.shifter_in[11]_new_inv_
.sym 103994 $abc$6176$CPU.shifter_in[10]_new_inv_
.sym 103995 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 104001 CPU.aluIn1[10]
.sym 104002 CPU.aluIn1[21]
.sym 104003 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 104005 $abc$6176$CPU.shifter_in[20]_new_inv_
.sym 104006 $abc$6176$CPU.shifter_in[19]_new_inv_
.sym 104007 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 104009 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][19]_new_inv_
.sym 104010 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][15]_new_inv_
.sym 104011 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 104012 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 104013 $abc$6176$new_n1497_
.sym 104014 $abc$6176$new_n1488_
.sym 104015 CPU.PCplus4[27]
.sym 104016 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 104017 $abc$6176$CPU.shifter_in[15]_new_inv_
.sym 104018 $abc$6176$CPU.shifter_in[14]_new_inv_
.sym 104019 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 104021 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[29]_new_
.sym 104022 $abc$6176$new_n1714_
.sym 104023 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 104024 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 104025 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 104026 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 104027 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 104028 CPU.aluIn1[3]
.sym 104029 $abc$6176$CPU.shifter_in[13]_new_inv_
.sym 104030 $abc$6176$CPU.shifter_in[12]_new_inv_
.sym 104031 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 104033 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[17]_new_
.sym 104034 $abc$6176$new_n1687_
.sym 104035 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 104036 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 104037 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[18]_new_
.sym 104038 $abc$6176$new_n1690_
.sym 104039 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 104040 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 104041 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][17]_new_inv_
.sym 104042 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][15]_new_inv_
.sym 104043 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 104045 $abc$6176$CPU.shifter_in[22]_new_inv_
.sym 104046 $abc$6176$CPU.shifter_in[21]_new_inv_
.sym 104047 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 104049 $abc$6176$new_n1027_
.sym 104050 $abc$6176$new_n1025_
.sym 104051 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 104052 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 104053 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][22]_new_inv_
.sym 104054 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][20]_new_inv_
.sym 104055 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 104056 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 104057 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[22]_new_
.sym 104058 $abc$6176$new_n1695_
.sym 104059 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 104060 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 104061 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][16]_new_inv_
.sym 104062 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][14]_new_inv_
.sym 104063 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 104065 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][16]_new_inv_
.sym 104066 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][12]_new_inv_
.sym 104067 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 104068 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 104069 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][22]_new_inv_
.sym 104070 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][20]_new_inv_
.sym 104071 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 104073 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][7]_new_inv_
.sym 104074 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][11]_new_inv_
.sym 104075 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 104076 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 104077 $abc$6176$new_n1102_
.sym 104078 $abc$6176$new_n1103_
.sym 104079 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][20]_new_inv_
.sym 104080 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 104081 $abc$6176$CPU.shifter_in[29]_new_inv_
.sym 104082 $abc$6176$CPU.shifter_in[28]_new_inv_
.sym 104083 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 104085 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][20]_new_inv_
.sym 104086 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][16]_new_inv_
.sym 104087 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 104088 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 104093 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][15]_new_inv_
.sym 104094 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][11]_new_inv_
.sym 104095 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 104096 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 104097 $abc$6176$new_n910_
.sym 104098 $abc$6176$new_n913_
.sym 104099 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 104100 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 104105 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][16]_new_inv_
.sym 104106 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][12]_new_inv_
.sym 104107 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 104108 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 104109 $abc$6176$new_n1402_
.sym 104110 $abc$6176$new_n1392_
.sym 104111 CPU.PCplus4[19]
.sym 104112 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 104113 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][27]_new_inv_
.sym 104114 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][25]_new_inv_
.sym 104115 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 104116 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 104117 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 104118 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][20]_new_inv_
.sym 104119 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 104125 $abc$6176$new_n909_
.sym 104126 $abc$6176$new_n902_
.sym 104127 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 104129 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][11]_new_inv_
.sym 104130 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][9]_new_inv_
.sym 104131 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 104133 $abc$6176$new_n1100_
.sym 104134 $abc$6176$new_n1099_
.sym 104135 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][20]_new_inv_
.sym 104136 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 104137 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][20]_new_inv_
.sym 104138 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][16]_new_inv_
.sym 104139 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 104140 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 104141 $abc$6176$new_n1017_
.sym 104142 $abc$6176$new_n1013_
.sym 104143 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 104145 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][14]_new_inv_
.sym 104146 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][10]_new_inv_
.sym 104147 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 104148 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 104149 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][10]_new_inv_
.sym 104150 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][6]_new_inv_
.sym 104151 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 104152 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 104153 $abc$6176$CPU.shifter_in[10]_new_inv_
.sym 104154 $abc$6176$CPU.shifter_in[9]_new_inv_
.sym 104155 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 104157 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][14]_new_inv_
.sym 104158 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][10]_new_inv_
.sym 104159 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 104160 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 104161 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][12]_new_inv_
.sym 104162 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][8]_new_inv_
.sym 104163 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 104164 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 104165 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][10]_new_inv_
.sym 104166 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][8]_new_inv_
.sym 104167 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 104169 $abc$6176$CPU.shifter_in[29]_new_inv_
.sym 104170 $abc$6176$CPU.shifter_in[28]_new_inv_
.sym 104171 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 104172 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 104173 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][7]_new_inv_
.sym 104174 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][3]_new_inv_
.sym 104175 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 104176 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 104177 $abc$6176$new_n1231_
.sym 104178 $abc$6176$new_n1232_
.sym 104179 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][24]_new_inv_
.sym 104180 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 104181 $abc$6176$CPU.shifter_in[8]_new_inv_
.sym 104182 $abc$6176$CPU.shifter_in[7]_new_inv_
.sym 104183 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 104185 $abc$6176$CPU.shifter_in[9]_new_inv_
.sym 104186 $abc$6176$CPU.shifter_in[8]_new_inv_
.sym 104187 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 104189 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][8]_new_inv_
.sym 104190 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][6]_new_inv_
.sym 104191 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 104193 $abc$6176$new_n1343_
.sym 104194 $abc$6176$new_n1342_
.sym 104195 $abc$6176$new_n1344_
.sym 104196 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 104197 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][8]_new_inv_
.sym 104198 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][4]_new_inv_
.sym 104199 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 104200 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 104201 $abc$6176$new_n1343_
.sym 104202 $abc$6176$new_n1342_
.sym 104203 $abc$6176$new_n1344_
.sym 104204 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 104205 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 104206 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][31]_new_inv_
.sym 104209 $abc$6176$CPU.shifter_in[7]_new_inv_
.sym 104210 $abc$6176$CPU.shifter_in[6]_new_inv_
.sym 104211 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 104213 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][13]_new_inv_
.sym 104214 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][9]_new_inv_
.sym 104215 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 104216 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 104217 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][9]_new_inv_
.sym 104218 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][5]_new_inv_
.sym 104219 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 104220 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 104221 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][12]_new_inv_
.sym 104222 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][8]_new_inv_
.sym 104223 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 104224 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 104225 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][4]_new_inv_
.sym 104226 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][2]_new_inv_
.sym 104227 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 104229 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][7]_new_inv_
.sym 104230 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][5]_new_inv_
.sym 104231 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 104233 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][4]_new_inv_
.sym 104234 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][0]_new_
.sym 104235 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 104236 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 104237 $abc$6176$new_n964_
.sym 104238 $abc$6176$new_n1650_
.sym 104239 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 104241 $abc$6176$new_n869_
.sym 104242 $abc$6176$new_n1644_
.sym 104243 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 104245 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][5]_new_inv_
.sym 104246 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][1]_new_
.sym 104247 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 104248 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 104249 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][5]_new_inv_
.sym 104250 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][3]_new_inv_
.sym 104251 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 104253 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][6]_new_inv_
.sym 104254 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][4]_new_inv_
.sym 104255 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 104738 UART.cnt[0]
.sym 104742 UART.cnt[1]
.sym 104743 $PACKER_VCC_NET
.sym 104746 UART.cnt[2]
.sym 104747 $PACKER_VCC_NET
.sym 104748 $auto$alumacc.cc:474:replace_alu$386.C[2]
.sym 104750 UART.cnt[3]
.sym 104751 $PACKER_VCC_NET
.sym 104752 $auto$alumacc.cc:474:replace_alu$386.C[3]
.sym 104754 UART.cnt[4]
.sym 104755 $PACKER_VCC_NET
.sym 104756 $auto$alumacc.cc:474:replace_alu$386.C[4]
.sym 104758 UART.cnt[5]
.sym 104759 $PACKER_VCC_NET
.sym 104760 $auto$alumacc.cc:474:replace_alu$386.C[5]
.sym 104762 UART.cnt[6]
.sym 104763 $PACKER_VCC_NET
.sym 104764 $auto$alumacc.cc:474:replace_alu$386.C[6]
.sym 104766 UART.cnt[7]
.sym 104767 $PACKER_VCC_NET
.sym 104768 $auto$alumacc.cc:474:replace_alu$386.C[7]
.sym 104770 UART.cnt[8]
.sym 104771 $PACKER_VCC_NET
.sym 104772 $auto$alumacc.cc:474:replace_alu$386.C[8]
.sym 104774 UART.cnt[9]
.sym 104775 $PACKER_VCC_NET
.sym 104776 $auto$alumacc.cc:474:replace_alu$386.C[9]
.sym 104778 UART.cnt[10]
.sym 104779 $PACKER_VCC_NET
.sym 104780 $auto$alumacc.cc:474:replace_alu$386.C[10]
.sym 104782 UART.cnt[11]
.sym 104783 $PACKER_VCC_NET
.sym 104784 $auto$alumacc.cc:474:replace_alu$386.C[11]
.sym 104790 UART.cnt[0]
.sym 104792 $PACKER_VCC_NET
.sym 104797 UART.cnt[11]
.sym 104798 uart_ready
.sym 104825 $abc$6176$CPU.LOAD_halfword[8]_new_inv_
.sym 104826 CPU.Jimm[12]
.sym 104827 $abc$6176$CPU.mem_rdata[8]_new_
.sym 104828 CPU.Jimm[13]
.sym 104845 isIO
.sym 104846 RAM_rdata[8]
.sym 104869 $abc$6176$CPU.shifter_in[18]_new_inv_
.sym 104870 $abc$6176$CPU.shifter_in[17]_new_inv_
.sym 104871 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 104877 $abc$6176$new_n944_
.sym 104878 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1521_Y[0]_new_
.sym 104879 $abc$6176$new_n946_
.sym 104880 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 104881 CPU.instr[6]
.sym 104882 CPU.instr[5]
.sym 104883 CPU.instr[3]
.sym 104884 CPU.instr[4]
.sym 104889 $abc$6176$new_n1524_
.sym 104890 $abc$6176$new_n1525_
.sym 104891 CPU.PCplusImm[30]
.sym 104892 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 104897 CPU.aluIn1[21]
.sym 104898 CPU.aluIn1[10]
.sym 104899 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 104901 $abc$6176$new_n1536_
.sym 104902 $abc$6176$new_n1724_
.sym 104903 CPU.PCplusImm[31]
.sym 104904 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 104909 $abc$6176$new_n1453_
.sym 104910 $abc$6176$new_n1454_
.sym 104911 CPU.PCplusImm[24]
.sym 104912 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 104916 CPU.instr[4]
.sym 104917 $abc$6176$new_n1465_
.sym 104918 $abc$6176$new_n1466_
.sym 104919 CPU.PCplusImm[25]
.sym 104920 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 104921 CPU.aluIn1[13]
.sym 104922 CPU.aluIn1[18]
.sym 104923 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 104925 CPU.aluIn1[17]
.sym 104926 CPU.aluIn1[14]
.sym 104927 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 104929 $abc$6176$new_n1294_
.sym 104930 $abc$6176$new_n1293_
.sym 104931 $abc$6176$new_n1295_
.sym 104932 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 104933 CPU.aluIn1[14]
.sym 104934 CPU.aluIn1[17]
.sym 104935 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 104937 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][19]_new_inv_
.sym 104938 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][17]_new_inv_
.sym 104939 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 104941 $abc$6176$new_n1441_
.sym 104942 $abc$6176$new_n1442_
.sym 104943 CPU.PCplusImm[23]
.sym 104944 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 104945 CPU.Jimm[13]
.sym 104946 $abc$6176$CPU.mem_rdata[17]_new_
.sym 104947 $abc$6176$new_n1356_
.sym 104957 $abc$6176$CPU.shifter_in[21]_new_inv_
.sym 104958 $abc$6176$CPU.shifter_in[20]_new_inv_
.sym 104959 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 104961 $abc$6176$new_n1355_
.sym 104962 $abc$6176$new_n1358_
.sym 104963 CPU.PCplusImm[16]
.sym 104964 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 104965 $abc$6176$new_n1500_
.sym 104966 $abc$6176$new_n1501_
.sym 104967 CPU.PCplusImm[28]
.sym 104968 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 104969 $abc$6176$CPU.shifter_in[19]_new_inv_
.sym 104970 $abc$6176$CPU.shifter_in[18]_new_inv_
.sym 104971 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 104973 $abc$6176$new_n1417_
.sym 104974 $abc$6176$new_n1418_
.sym 104975 CPU.PCplusImm[21]
.sym 104976 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 104977 $abc$6176$new_n1369_
.sym 104978 $abc$6176$new_n1370_
.sym 104979 CPU.PCplusImm[17]
.sym 104980 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 104981 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][23]_new_inv_
.sym 104982 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][21]_new_inv_
.sym 104983 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 104985 $abc$6176$new_n1429_
.sym 104986 $abc$6176$new_n1430_
.sym 104987 CPU.PCplusImm[22]
.sym 104988 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 104989 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[7]_new_
.sym 104990 $abc$6176$new_n1205_
.sym 104991 $abc$6176$new_n1212_
.sym 104992 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 104993 $abc$6176$new_n1512_
.sym 104994 $abc$6176$new_n1513_
.sym 104995 CPU.PCplusImm[29]
.sym 104996 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 104997 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][27]_new_inv_
.sym 104998 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][25]_new_inv_
.sym 104999 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 105000 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 105001 CPU.PCplusImm[27]
.sym 105002 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[27]_new_
.sym 105003 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 105004 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 105005 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][24]_new_inv_
.sym 105006 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][22]_new_inv_
.sym 105007 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 105009 CPU.aluIn1[11]
.sym 105010 CPU.aluIn1[20]
.sym 105011 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 105013 CPU.rs2[25]
.sym 105014 mem_wdata[9]
.sym 105015 CPU.loadstore_addr[1]
.sym 105016 CPU.loadstore_addr[0]
.sym 105017 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][21]_new_inv_
.sym 105018 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][19]_new_inv_
.sym 105019 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 105020 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 105021 CPU.Jimm[13]
.sym 105022 $abc$6176$CPU.mem_rdata[18]_new_
.sym 105023 $abc$6176$new_n1356_
.sym 105025 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[26]_new_
.sym 105026 $abc$6176$new_n1708_
.sym 105027 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 105028 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 105029 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][23]_new_inv_
.sym 105030 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][21]_new_inv_
.sym 105031 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 105032 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 105033 CPU.aluIn1[23]
.sym 105034 CPU.aluIn1[8]
.sym 105035 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 105037 $abc$6176$new_n1381_
.sym 105038 $abc$6176$new_n1382_
.sym 105039 CPU.PCplusImm[18]
.sym 105040 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 105041 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][26]_new_inv_
.sym 105042 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][24]_new_inv_
.sym 105043 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 105044 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 105049 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][17]_new_inv_
.sym 105050 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][13]_new_inv_
.sym 105051 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 105052 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 105053 $abc$6176$CPU.shifter_in[26]_new_inv_
.sym 105054 $abc$6176$CPU.shifter_in[25]_new_inv_
.sym 105055 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 105057 $abc$6176$new_n1103_
.sym 105058 $abc$6176$new_n1102_
.sym 105059 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 105060 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 105061 $abc$6176$new_n1135_
.sym 105062 $abc$6176$new_n1136_
.sym 105063 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][21]_new_inv_
.sym 105064 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 105065 $abc$6176$new_n1069_
.sym 105066 $abc$6176$new_n1068_
.sym 105067 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 105068 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 105069 $abc$6176$CPU.shifter_in[31]_new_inv_
.sym 105070 $abc$6176$CPU.shifter_in[30]_new_inv_
.sym 105071 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 105072 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 105073 $abc$6176$CPU.shifter_in[28]_new_inv_
.sym 105074 $abc$6176$CPU.shifter_in[27]_new_inv_
.sym 105075 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 105076 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 105077 $abc$6176$new_n913_
.sym 105078 $abc$6176$new_n910_
.sym 105079 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 105081 CPU.aluIn1[27]
.sym 105082 CPU.aluIn1[4]
.sym 105083 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 105085 CPU.aluIn1[25]
.sym 105086 CPU.aluIn1[6]
.sym 105087 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 105089 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][19]_new_inv_
.sym 105090 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 105091 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 105092 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 105093 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][19]_new_inv_
.sym 105094 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][15]_new_inv_
.sym 105095 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 105096 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 105097 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][21]_new_inv_
.sym 105098 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 105099 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 105100 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 105101 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][15]_new_inv_
.sym 105102 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][11]_new_inv_
.sym 105103 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 105104 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 105105 $abc$6176$CPU.shifter_in[27]_new_inv_
.sym 105106 $abc$6176$CPU.shifter_in[26]_new_inv_
.sym 105107 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 105109 CPU.PCplusImm[19]
.sym 105110 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[19]_new_
.sym 105111 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 105112 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 105113 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][13]_new_inv_
.sym 105114 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][9]_new_inv_
.sym 105115 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 105116 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 105117 $abc$6176$new_n1307_
.sym 105118 $abc$6176$new_n1306_
.sym 105119 $abc$6176$new_n1308_
.sym 105120 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 105121 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][24]_new_inv_
.sym 105122 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][22]_new_inv_
.sym 105123 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 105124 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 105125 CPU.aluIn1[29]
.sym 105126 CPU.aluIn1[2]
.sym 105127 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 105129 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][13]_new_inv_
.sym 105130 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][11]_new_inv_
.sym 105131 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 105133 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 105134 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 105137 $abc$6176$new_n1072_
.sym 105138 $abc$6176$new_n1071_
.sym 105139 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 105141 $abc$6176$new_n1063_
.sym 105142 $abc$6176$new_n1060_
.sym 105143 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][19]_new_inv_
.sym 105144 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 105145 $abc$6176$new_n1071_
.sym 105146 $abc$6176$new_n1072_
.sym 105147 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][31]_new_inv_
.sym 105148 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 105149 $abc$6176$CPU.shifter_in[31]_new_inv_
.sym 105150 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 105151 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 105152 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 105153 $abc$6176$new_n901_
.sym 105154 $abc$6176$new_n886_
.sym 105155 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 105156 $abc$6176$new_n941_
.sym 105157 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][31]_new_inv_
.sym 105158 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 105159 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 105160 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 105161 $abc$6176$new_n901_
.sym 105162 $abc$6176$new_n886_
.sym 105163 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 105165 $abc$6176$new_n1204_
.sym 105166 $abc$6176$new_n1203_
.sym 105167 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 105168 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 105169 CPU.aluIn1[6]
.sym 105170 CPU.aluIn1[25]
.sym 105171 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 105173 $abc$6176$CPU.shifter_in[25]_new_inv_
.sym 105174 $abc$6176$CPU.shifter_in[24]_new_inv_
.sym 105175 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 105177 $abc$6176$new_n1203_
.sym 105178 $abc$6176$new_n1204_
.sym 105179 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][23]_new_inv_
.sym 105180 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 105181 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][9]_new_inv_
.sym 105182 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][7]_new_inv_
.sym 105183 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 105185 CPU.aluIn1[3]
.sym 105186 CPU.aluIn1[28]
.sym 105187 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 105189 $abc$6176$CPU.shifter_in[4]_new_inv_
.sym 105190 $abc$6176$CPU.shifter_in[3]_new_inv_
.sym 105191 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 105193 CPU.aluIn1[4]
.sym 105194 CPU.aluIn1[27]
.sym 105195 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 105197 $abc$6176$CPU.shifter_in[3]_new_inv_
.sym 105198 $abc$6176$CPU.shifter_in[4]_new_inv_
.sym 105199 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 105200 $abc$6176$new_n1648_
.sym 105201 CPU.aluIn1[2]
.sym 105202 CPU.aluIn1[29]
.sym 105203 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 105205 $abc$6176$CPU.shifter_in[6]_new_inv_
.sym 105206 $abc$6176$CPU.shifter_in[5]_new_inv_
.sym 105207 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 105209 $abc$6176$new_n1275_
.sym 105210 $abc$6176$new_n1274_
.sym 105211 $abc$6176$new_n1276_
.sym 105212 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 105213 $abc$6176$CPU.shifter_in[3]_new_inv_
.sym 105214 $abc$6176$CPU.shifter_in[2]_new_inv_
.sym 105215 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 105221 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][31]_new_inv_
.sym 105222 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 105223 $abc$6176$new_n941_
.sym 105224 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 105225 $abc$6176$CPU.shifter_in[1]_new_inv_
.sym 105226 $abc$6176$CPU.shifter_in[0]_new_
.sym 105227 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 105228 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 105229 $abc$6176$CPU.shifter_in[2]_new_inv_
.sym 105230 $abc$6176$CPU.shifter_in[1]_new_inv_
.sym 105231 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 105232 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 105233 $abc$6176$CPU.shifter_in[3]_new_inv_
.sym 105234 $abc$6176$CPU.shifter_in[2]_new_inv_
.sym 105235 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 105236 $abc$6176$new_n1642_
.sym 105737 $abc$6176$RAM.mem_wmask[2]_new_
.sym 105738 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 105765 CPU.loadstore_addr[1]
.sym 105766 CPU.Jimm[12]
.sym 105767 CPU.Jimm[13]
.sym 105769 CPU.loadstore_addr[1]
.sym 105770 CPU.loadstore_addr[0]
.sym 105771 $abc$6176$new_n1580_
.sym 105772 $abc$6176$new_n731_
.sym 105777 $abc$6176$RAM.mem_wmask[2]_new_
.sym 105778 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 105789 CPU.loadstore_addr[0]
.sym 105790 CPU.loadstore_addr[1]
.sym 105791 $abc$6176$new_n1580_
.sym 105792 $abc$6176$new_n731_
.sym 105793 $abc$6176$RAM.mem_wmask[3]_new_
.sym 105794 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 105798 CPU.aluIn2[0]
.sym 105799 CPU.aluIn1[0]
.sym 105802 CPU.aluIn1[0]
.sym 105803 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 105804 $PACKER_VCC_NET
.sym 105805 CPU.aluPlus[0]
.sym 105806 CPU.aluMinus[0]
.sym 105807 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 105808 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 105809 $abc$6176$RAM.mem_wmask[2]_new_
.sym 105810 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$813_new_inv_
.sym 105813 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][14]_new_inv_
.sym 105814 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][12]_new_inv_
.sym 105815 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 105817 RAM_rdata[8]
.sym 105821 RAM_rdata[20]
.sym 105825 $abc$6176$new_n885_
.sym 105826 $abc$6176$new_n1645_
.sym 105827 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 105828 $abc$6176$new_n1723_
.sym 105829 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 105830 $techmap584\RAM.MEM.3.2.0.A1DATA_16[10]
.sym 105831 $techmap588\RAM.MEM.3.0.0.A1DATA_16[10]
.sym 105832 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 105833 CPU.PC[11]
.sym 105834 CPU.loadstore_addr[11]
.sym 105835 $abc$6176$CPU.mem_addr[12]_new_inv_
.sym 105836 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 105837 $abc$6176$new_n721_
.sym 105838 $abc$6176$new_n935_
.sym 105841 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][20]_new_inv_
.sym 105842 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][18]_new_inv_
.sym 105843 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 105845 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 105846 $techmap586\RAM.MEM.3.1.0.A1DATA_16[10]
.sym 105847 $abc$6176$new_n1152_
.sym 105849 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 105850 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 105851 CPU.aluIn1[0]
.sym 105853 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 105854 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 105855 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 105856 CPU.aluIn1[0]
.sym 105857 CPU.aluIn1[18]
.sym 105858 CPU.aluIn1[13]
.sym 105859 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 105861 CPU.PC[11]
.sym 105862 CPU.loadstore_addr[11]
.sym 105863 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 105864 $abc$6176$CPU.mem_addr[12]_new_inv_
.sym 105865 $abc$6176$new_n979_
.sym 105866 $abc$6176$new_n972_
.sym 105867 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 105868 $abc$6176$new_n941_
.sym 105869 CPU.PC[12]
.sym 105870 CPU.loadstore_addr[12]
.sym 105871 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 105873 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][21]_new_inv_
.sym 105874 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][17]_new_inv_
.sym 105875 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 105876 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 105877 CPU.Jimm[13]
.sym 105878 $abc$6176$CPU.mem_rdata[30]_new_
.sym 105879 $abc$6176$new_n1356_
.sym 105881 CPU.rs2[22]
.sym 105882 mem_wdata[6]
.sym 105883 CPU.loadstore_addr[1]
.sym 105889 CPU.Jimm[13]
.sym 105890 $abc$6176$CPU.mem_rdata[25]_new_
.sym 105891 $abc$6176$new_n1356_
.sym 105893 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][26]_new_inv_
.sym 105894 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 105895 $abc$6176$new_n941_
.sym 105896 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 105897 CPU.instr[4]
.sym 105898 CPU.instr[6]
.sym 105899 $abc$6176$new_n721_
.sym 105900 CPU.instr[5]
.sym 105901 CPU.Jimm[13]
.sym 105902 $abc$6176$CPU.mem_rdata[24]_new_
.sym 105903 $abc$6176$new_n1356_
.sym 105909 RAM_rdata[27]
.sym 105913 $abc$6176$new_n971_
.sym 105914 $abc$6176$new_n1651_
.sym 105915 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 105916 $abc$6176$new_n1526_
.sym 105917 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 105918 $techmap584\RAM.MEM.3.2.0.A1DATA_16[6]
.sym 105919 $techmap586\RAM.MEM.3.1.0.A1DATA_16[6]
.sym 105920 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 105921 isIO
.sym 105922 RAM_rdata[23]
.sym 105923 CPU.Jimm[13]
.sym 105924 $abc$6176$new_n1356_
.sym 105925 $abc$6176$new_n1414_
.sym 105926 $abc$6176$new_n1404_
.sym 105927 CPU.PCplus4[20]
.sym 105928 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 105932 $abc$6176$new_n1356_
.sym 105933 $abc$6176$new_n1213_
.sym 105934 $abc$6176$new_n1224_
.sym 105935 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 105937 CPU.aluIn1[24]
.sym 105938 CPU.aluIn1[7]
.sym 105939 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 105941 isIO
.sym 105942 RAM_rdata[31]
.sym 105943 CPU.Jimm[13]
.sym 105944 $abc$6176$new_n1356_
.sym 105945 CPU.instr[6]
.sym 105946 CPU.instr[3]
.sym 105947 CPU.instr[5]
.sym 105948 CPU.instr[4]
.sym 105949 CPU.aluIn1[22]
.sym 105950 CPU.aluIn1[9]
.sym 105951 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 105953 CPU.Bimm[12]
.sym 105954 CPU.rs2[16]
.sym 105955 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 105957 CPU.Bimm[12]
.sym 105958 CPU.rs2[27]
.sym 105959 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 105961 CPU.Jimm[13]
.sym 105962 $abc$6176$CPU.mem_rdata[16]_new_
.sym 105963 $abc$6176$new_n1356_
.sym 105969 CPU.Jimm[13]
.sym 105970 $abc$6176$CPU.mem_rdata[22]_new_
.sym 105971 $abc$6176$new_n1356_
.sym 105973 $abc$6176$new_n1020_
.sym 105974 $abc$6176$new_n1012_
.sym 105975 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 105976 $abc$6176$new_n1514_
.sym 105977 CPU.Jimm[13]
.sym 105978 $abc$6176$CPU.mem_rdata[28]_new_
.sym 105979 $abc$6176$new_n1356_
.sym 105984 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[7]_new_
.sym 105985 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 105986 $abc$6176$CPU.shifter_in[31]_new_inv_
.sym 105987 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 105988 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 105989 CPU.Jimm[13]
.sym 105990 $abc$6176$CPU.mem_rdata[29]_new_
.sym 105991 $abc$6176$new_n1356_
.sym 105993 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 105994 $techmap586\RAM.MEM.3.1.0.A1DATA_16[8]
.sym 105995 $abc$6176$new_n1119_
.sym 105997 $abc$6176$CPU.shifter_in[24]_new_inv_
.sym 105998 $abc$6176$CPU.shifter_in[23]_new_inv_
.sym 105999 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 106001 $abc$6176$new_n1069_
.sym 106002 $abc$6176$new_n1068_
.sym 106003 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][19]_new_inv_
.sym 106004 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 106005 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][22]_new_inv_
.sym 106006 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 106007 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 106008 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 106009 CPU.Jimm[13]
.sym 106010 $abc$6176$CPU.mem_rdata[26]_new_
.sym 106011 $abc$6176$new_n1356_
.sym 106013 $abc$6176$CPU.shifter[4]_new_inv_
.sym 106014 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 106015 $abc$6176$new_n1491_
.sym 106016 $abc$6176$new_n1490_
.sym 106017 CPU.aluIn1[12]
.sym 106018 CPU.aluIn1[19]
.sym 106019 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 106021 CPU.aluIn1[19]
.sym 106022 CPU.aluIn1[12]
.sym 106023 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 106025 $abc$6176$new_n1477_
.sym 106026 $abc$6176$new_n1478_
.sym 106027 CPU.PCplusImm[26]
.sym 106028 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 106029 $abc$6176$CPU.LOAD_halfword[15]_new_inv_
.sym 106030 $abc$6176$new_n1239_
.sym 106031 CPU.Jimm[13]
.sym 106032 $abc$6176$new_n1678_
.sym 106033 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][21]_new_inv_
.sym 106034 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][19]_new_inv_
.sym 106035 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 106037 $abc$6176$new_n1027_
.sym 106038 $abc$6176$new_n1025_
.sym 106039 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 106044 $abc$6176$new_n941_
.sym 106045 $abc$6176$CPU.shifter_in[23]_new_inv_
.sym 106046 $abc$6176$CPU.shifter_in[22]_new_inv_
.sym 106047 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 106049 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][20]_new_inv_
.sym 106050 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 106051 $abc$6176$new_n941_
.sym 106052 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 106053 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][18]_new_inv_
.sym 106054 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][14]_new_inv_
.sym 106055 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 106056 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 106057 $abc$6176$CPU.shifter_in[30]_new_inv_
.sym 106058 $abc$6176$CPU.shifter_in[29]_new_inv_
.sym 106059 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 106060 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 106061 CPU.PCplusImm[20]
.sym 106062 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[20]_new_
.sym 106063 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 106064 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 106065 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][28]_new_inv_
.sym 106066 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][26]_new_inv_
.sym 106067 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 106068 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 106069 CPU.aluIn1[26]
.sym 106070 CPU.aluIn1[5]
.sym 106071 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 106073 $abc$6176$new_n1199_
.sym 106074 $abc$6176$new_n1198_
.sym 106075 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][23]_new_inv_
.sym 106076 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 106077 $abc$6176$new_n1246_
.sym 106078 $abc$6176$new_n1247_
.sym 106079 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][25]_new_inv_
.sym 106080 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 106081 $abc$6176$new_n984_
.sym 106082 $abc$6176$new_n985_
.sym 106083 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 106084 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 106085 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][19]_new_inv_
.sym 106086 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 106087 $abc$6176$new_n941_
.sym 106088 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 106089 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3684[1]_new_
.sym 106090 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[19]_new_
.sym 106091 $abc$6176$new_n1397_
.sym 106092 $abc$6176$new_n1394_
.sym 106093 $abc$6176$new_n1024_
.sym 106094 $abc$6176$new_n1021_
.sym 106095 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 106096 $abc$6176$new_n941_
.sym 106097 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 106098 $abc$6176$CPU.shifter[18]_new_inv_
.sym 106099 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3693[1]_new_
.sym 106100 $abc$6176$new_n1384_
.sym 106101 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][28]_new_inv_
.sym 106102 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 106103 $abc$6176$new_n941_
.sym 106104 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 106105 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][19]_new_inv_
.sym 106106 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 106107 $abc$6176$new_n941_
.sym 106108 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 106109 $abc$6176$new_n1275_
.sym 106110 $abc$6176$new_n1274_
.sym 106111 $abc$6176$new_n1276_
.sym 106112 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 106113 CPU.Bimm[10]
.sym 106114 CPU.aluIn1[31]
.sym 106117 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 106118 $abc$6176$CPU.shifter[5]_new_inv_
.sym 106119 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[26]_new_
.sym 106120 $abc$6176$new_n1480_
.sym 106121 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[18]
.sym 106122 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 106123 CPU.aluIn1[18]
.sym 106124 $abc$6176$new_n1388_
.sym 106125 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 106126 CPU.Jimm[19]
.sym 106129 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][23]_new_inv_
.sym 106130 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 106131 $abc$6176$new_n941_
.sym 106132 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 106133 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 106134 $abc$6176$CPU.shifter[8]_new_inv_
.sym 106135 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[23]_new_
.sym 106136 $abc$6176$new_n1444_
.sym 106137 $abc$6176$new_n1385_
.sym 106138 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 106139 $abc$6176$new_n1387_
.sym 106141 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][23]_new_inv_
.sym 106142 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 106143 $abc$6176$new_n941_
.sym 106144 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 106145 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 106146 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 106147 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[20]
.sym 106148 CPU.aluIn1[20]
.sym 106149 $abc$6176$new_n1133_
.sym 106150 $abc$6176$new_n1132_
.sym 106151 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][21]_new_inv_
.sym 106152 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 106153 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 106154 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 106155 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[23]
.sym 106156 CPU.aluIn1[23]
.sym 106157 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 106158 $abc$6176$CPU.shifter[16]_new_inv_
.sym 106159 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3711[1]_new_
.sym 106160 $abc$6176$new_n1360_
.sym 106165 $abc$6176$CPU.shifter_in[31]_new_inv_
.sym 106166 $abc$6176$CPU.shifter_in[30]_new_inv_
.sym 106167 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 106169 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][6]_new_inv_
.sym 106170 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][2]_new_inv_
.sym 106171 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 106172 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 106173 $abc$6176$new_n1168_
.sym 106174 $abc$6176$new_n1167_
.sym 106175 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 106176 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 106177 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][26]_new_inv_
.sym 106178 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 106179 $abc$6176$new_n941_
.sym 106180 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 106181 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 106182 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 106183 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[19]
.sym 106184 CPU.aluIn1[19]
.sym 106185 CPU.aluIn1[5]
.sym 106186 CPU.aluIn1[26]
.sym 106187 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 106189 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][25]_new_inv_
.sym 106190 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 106191 $abc$6176$new_n941_
.sym 106192 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 106193 CPU.aluIn1[0]
.sym 106194 CPU.aluIn1[31]
.sym 106195 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 106197 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 106198 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 106199 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 106200 CPU.aluIn1[31]
.sym 106201 $abc$6176$new_n885_
.sym 106202 $abc$6176$new_n1645_
.sym 106203 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 106205 CPU.aluIn1[1]
.sym 106206 CPU.aluIn1[30]
.sym 106207 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 106213 CPU.Jimm[13]
.sym 106214 CPU.Jimm[12]
.sym 106215 CPU.Jimm[14]
.sym 106637 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 106657 $abc$6176$CPU.STORE_wmask[0]_new_inv_
.sym 106658 $abc$6176$new_n731_
.sym 106661 isIO
.sym 106662 CPU.state[0]
.sym 106663 CPU.state[1]
.sym 106677 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 106681 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 106682 $techmap606\RAM.MEM.1.1.0.A1DATA_16[0]
.sym 106683 $abc$6176$new_n922_
.sym 106685 $abc$6176$CPU.STORE_wmask[1]_new_inv_
.sym 106686 $abc$6176$new_n731_
.sym 106689 isIO
.sym 106690 CPU.state[0]
.sym 106691 CPU.state[1]
.sym 106692 CPU.state[2]
.sym 106693 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 106697 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 106701 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 106702 $techmap596\RAM.MEM.2.1.0.A1DATA_16[10]
.sym 106703 $abc$6176$new_n1155_
.sym 106705 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 106706 $techmap596\RAM.MEM.2.1.0.A1DATA_16[2]
.sym 106707 $abc$6176$new_n998_
.sym 106709 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 106713 $abc$6176$auto$memory_bram.cc:960:replace_cell$500
.sym 106714 $techmap591\RAM.MEM.2.2.0.A1DATA_16[0]
.sym 106715 $techmap596\RAM.MEM.2.1.0.A1DATA_16[0]
.sym 106716 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 106717 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 106718 $techmap596\RAM.MEM.2.1.0.A1DATA_16[8]
.sym 106719 $abc$6176$new_n1112_
.sym 106721 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 106722 $techmap596\RAM.MEM.2.1.0.A1DATA_16[14]
.sym 106723 $abc$6176$new_n1223_
.sym 106725 CPU.Jimm[12]
.sym 106726 CPU.loadstore_addr[0]
.sym 106727 CPU.loadstore_addr[1]
.sym 106728 CPU.Jimm[13]
.sym 106729 CPU.PC[5]
.sym 106730 CPU.loadstore_addr[5]
.sym 106731 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 106733 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 106734 $techmap591\RAM.MEM.2.2.0.A1DATA_16[8]
.sym 106735 $techmap600\RAM.MEM.2.0.0.A1DATA_16[8]
.sym 106736 $abc$6176$auto$memory_bram.cc:960:replace_cell$500
.sym 106737 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 106738 $techmap591\RAM.MEM.2.2.0.A1DATA_16[2]
.sym 106739 $techmap600\RAM.MEM.2.0.0.A1DATA_16[2]
.sym 106740 $abc$6176$auto$memory_bram.cc:960:replace_cell$500
.sym 106741 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 106742 $techmap591\RAM.MEM.2.2.0.A1DATA_16[10]
.sym 106743 $techmap600\RAM.MEM.2.0.0.A1DATA_16[10]
.sym 106744 $abc$6176$auto$memory_bram.cc:960:replace_cell$500
.sym 106745 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 106746 $techmap591\RAM.MEM.2.2.0.A1DATA_16[14]
.sym 106747 $techmap600\RAM.MEM.2.0.0.A1DATA_16[14]
.sym 106748 $abc$6176$auto$memory_bram.cc:960:replace_cell$500
.sym 106749 CPU.Jimm[12]
.sym 106750 CPU.loadstore_addr[0]
.sym 106751 CPU.loadstore_addr[1]
.sym 106752 CPU.Jimm[13]
.sym 106753 $abc$6176$new_n670_
.sym 106754 CPU.state[2]
.sym 106755 CPU.state[1]
.sym 106756 CPU.state[0]
.sym 106757 $abc$6176$RAM.mem_wmask[3]_new_
.sym 106758 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 106761 RAM_rdata[16]
.sym 106762 RAM_rdata[0]
.sym 106763 CPU.Jimm[13]
.sym 106764 CPU.loadstore_addr[1]
.sym 106765 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 106766 $techmap596\RAM.MEM.2.1.0.A1DATA_16[4]
.sym 106767 $abc$6176$new_n1036_
.sym 106769 RAM_rdata[7]
.sym 106777 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 106778 $techmap588\RAM.MEM.3.0.0.A1DATA_16[2]
.sym 106779 $abc$6176$new_n991_
.sym 106781 RAM_rdata[21]
.sym 106785 CPU.Iimm[3]
.sym 106786 CPU.Bimm[3]
.sym 106787 $abc$6176$auto$wreduce.cc:455:run$334[1]_new_
.sym 106789 CPU.PC[4]
.sym 106790 CPU.loadstore_addr[4]
.sym 106791 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 106793 CPU.Iimm[0]
.sym 106794 CPU.Bimm[11]
.sym 106795 $abc$6176$auto$wreduce.cc:455:run$334[1]_new_
.sym 106797 CPU.PC[2]
.sym 106798 CPU.loadstore_addr[2]
.sym 106799 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 106801 CPU.Iimm[1]
.sym 106802 CPU.Bimm[1]
.sym 106803 $abc$6176$auto$wreduce.cc:455:run$334[1]_new_
.sym 106805 CPU.Iimm[4]
.sym 106806 CPU.Bimm[4]
.sym 106807 $abc$6176$auto$wreduce.cc:455:run$334[1]_new_
.sym 106809 CPU.Iimm[2]
.sym 106810 CPU.Bimm[2]
.sym 106811 $abc$6176$auto$wreduce.cc:455:run$334[1]_new_
.sym 106813 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 106814 $techmap584\RAM.MEM.3.2.0.A1DATA_16[14]
.sym 106815 $techmap586\RAM.MEM.3.1.0.A1DATA_16[14]
.sym 106816 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 106821 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[11]
.sym 106825 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[31]_new_
.sym 106826 $abc$6176$new_n1722_
.sym 106827 $abc$6176$new_n1542_
.sym 106830 CPU.aluIn1[0]
.sym 106831 $abc$6176$auto$alumacc.cc:474:replace_alu$398.BB[0]
.sym 106833 $abc$6176$CPU.LOAD_halfword[2]_new_inv_
.sym 106834 CPU.Jimm[12]
.sym 106835 $abc$6176$CPU.mem_rdata[2]_new_
.sym 106836 CPU.Jimm[13]
.sym 106837 CPU.rs2[16]
.sym 106838 mem_wdata[0]
.sym 106839 CPU.loadstore_addr[1]
.sym 106841 $abc$6176$RAM.mem_wmask[3]_new_
.sym 106842 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$813_new_inv_
.sym 106845 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][18]_new_inv_
.sym 106846 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][14]_new_inv_
.sym 106847 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 106848 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 106849 RAM_rdata[29]
.sym 106853 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][25]_new_inv_
.sym 106854 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 106855 $abc$6176$new_n941_
.sym 106856 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 106857 CPU.Bimm[12]
.sym 106858 CPU.rs2[15]
.sym 106859 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 106861 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][25]_new_inv_
.sym 106862 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][23]_new_inv_
.sym 106863 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 106864 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 106865 RAM_rdata[28]
.sym 106869 RAM_rdata[26]
.sym 106873 $abc$6176$new_n1357_
.sym 106874 $abc$6176$new_n1239_
.sym 106877 $abc$6176$new_n979_
.sym 106878 $abc$6176$new_n972_
.sym 106879 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 106881 isIO
.sym 106882 RAM_rdata[21]
.sym 106885 isIO
.sym 106886 RAM_rdata[24]
.sym 106889 RAM_rdata[3]
.sym 106890 isIO
.sym 106891 $abc$6176$CPU.STORE_wmask[0]_new_inv_
.sym 106893 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 106894 $abc$6176$CPU.shifter[30]_new_inv_
.sym 106895 $abc$6176$new_n1527_
.sym 106897 $abc$6176$new_n1024_
.sym 106898 $abc$6176$new_n1021_
.sym 106899 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 106901 RAM_rdata[30]
.sym 106905 CPU.Jimm[12]
.sym 106906 CPU.Jimm[13]
.sym 106907 CPU.loadstore_addr[0]
.sym 106909 CPU.Jimm[13]
.sym 106910 $abc$6176$CPU.mem_rdata[21]_new_
.sym 106911 $abc$6176$new_n1356_
.sym 106916 $abc$6176$new_n1725_
.sym 106917 $abc$6176$new_n983_
.sym 106918 $abc$6176$new_n980_
.sym 106919 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 106920 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 106921 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 106922 $techmap586\RAM.MEM.3.1.0.A1DATA_16[12]
.sym 106923 $abc$6176$new_n1191_
.sym 106925 RAM_rdata[17]
.sym 106929 RAM_rdata[16]
.sym 106936 $abc$6176$new_n1213_
.sym 106937 $abc$6176$new_n971_
.sym 106938 $abc$6176$new_n1651_
.sym 106939 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 106941 $abc$6176$new_n1136_
.sym 106942 $abc$6176$new_n1135_
.sym 106943 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 106944 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 106945 CPU.Jimm[13]
.sym 106946 $abc$6176$CPU.mem_rdata[20]_new_
.sym 106947 $abc$6176$new_n1357_
.sym 106948 $abc$6176$new_n1239_
.sym 106949 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 106950 $abc$6176$CPU.shifter[29]_new_inv_
.sym 106951 $abc$6176$new_n1515_
.sym 106953 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 106954 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 106955 CPU.aluIn1[3]
.sym 106957 $abc$6176$CPU.shifter[7]_new_inv_
.sym 106958 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 106961 $abc$6176$new_n1239_
.sym 106962 $abc$6176$new_n1240_
.sym 106963 $abc$6176$new_n1229_
.sym 106964 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 106965 isIO
.sym 106966 RAM_rdata[17]
.sym 106969 CPU.rs2[30]
.sym 106970 mem_wdata[14]
.sym 106971 CPU.loadstore_addr[1]
.sym 106972 CPU.loadstore_addr[0]
.sym 106973 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 106974 $abc$6176$new_n1213_
.sym 106975 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 106977 CPU.Bimm[12]
.sym 106978 CPU.rs2[31]
.sym 106979 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 106981 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 106982 $abc$6176$CPU.shifter[27]_new_inv_
.sym 106983 $abc$6176$new_n1492_
.sym 106985 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][24]_new_inv_
.sym 106986 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 106987 $abc$6176$new_n941_
.sym 106988 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 106989 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][25]_new_inv_
.sym 106990 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][23]_new_inv_
.sym 106991 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 106992 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 106993 CPU.Bimm[12]
.sym 106994 CPU.rs2[18]
.sym 106995 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 106997 $abc$6176$CPU.shifter_in[12]_new_inv_
.sym 106998 $abc$6176$CPU.shifter_in[11]_new_inv_
.sym 106999 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 107001 $abc$6176$CPU.LOAD_halfword[7]_new_inv_
.sym 107002 CPU.Jimm[12]
.sym 107003 $abc$6176$CPU.mem_rdata[7]_new_
.sym 107004 CPU.Jimm[13]
.sym 107009 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][22]_new_inv_
.sym 107010 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 107011 $abc$6176$new_n941_
.sym 107012 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 107013 isIO
.sym 107014 RAM_rdata[16]
.sym 107017 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][28]_new_inv_
.sym 107018 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][26]_new_inv_
.sym 107019 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 107020 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 107021 CPU.Bimm[12]
.sym 107022 CPU.rs2[13]
.sym 107023 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 107025 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 107026 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][30]_new_inv_
.sym 107027 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 107028 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 107029 CPU.rs2[21]
.sym 107030 mem_wdata[5]
.sym 107031 CPU.loadstore_addr[1]
.sym 107033 CPU.Jimm[13]
.sym 107034 $abc$6176$CPU.mem_rdata[27]_new_
.sym 107035 $abc$6176$new_n1357_
.sym 107036 $abc$6176$new_n1239_
.sym 107037 $abc$6176$new_n983_
.sym 107038 $abc$6176$new_n980_
.sym 107039 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 107041 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][22]_new_inv_
.sym 107042 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][18]_new_inv_
.sym 107043 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 107044 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 107045 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3675[1]_new_
.sym 107046 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[20]_new_
.sym 107047 $abc$6176$new_n1409_
.sym 107048 $abc$6176$new_n1406_
.sym 107049 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][31]_new_inv_
.sym 107050 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 107051 $abc$6176$new_n941_
.sym 107052 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 107053 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 107054 $abc$6176$CPU.shifter[7]_new_inv_
.sym 107055 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[24]_new_
.sym 107056 $abc$6176$new_n1456_
.sym 107057 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][21]_new_inv_
.sym 107058 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 107059 $abc$6176$new_n941_
.sym 107060 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 107061 $abc$6176$new_n1445_
.sym 107062 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 107063 $abc$6176$new_n1447_
.sym 107065 $abc$6176$new_n909_
.sym 107066 $abc$6176$new_n902_
.sym 107067 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 107068 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 107069 $abc$6176$new_n1325_
.sym 107070 $abc$6176$new_n1324_
.sym 107071 $abc$6176$new_n1326_
.sym 107072 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 107073 $abc$6176$CPU.shifter_in[30]_new_inv_
.sym 107074 $abc$6176$CPU.shifter_in[29]_new_inv_
.sym 107075 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 107076 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 107077 CPU.Jimm[13]
.sym 107078 $abc$6176$CPU.mem_rdata[19]_new_
.sym 107079 $abc$6176$new_n1357_
.sym 107080 $abc$6176$new_n1239_
.sym 107081 $abc$6176$new_n1260_
.sym 107082 $abc$6176$new_n1261_
.sym 107083 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][26]_new_inv_
.sym 107084 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 107085 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 107086 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][22]_new_inv_
.sym 107087 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 107088 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 107089 CPU.Jimm[14]
.sym 107090 CPU.Jimm[13]
.sym 107091 CPU.Jimm[12]
.sym 107093 $abc$6176$new_n1481_
.sym 107094 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 107095 $abc$6176$new_n1483_
.sym 107097 CPU.aluIn1[9]
.sym 107098 CPU.aluIn1[22]
.sym 107099 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 107101 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 107102 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 107103 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[24]
.sym 107104 CPU.aluIn1[24]
.sym 107105 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 107106 $abc$6176$CPU.shifter[3]_new_inv_
.sym 107107 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[28]_new_
.sym 107108 $abc$6176$new_n1503_
.sym 107113 $abc$6176$new_n1398_
.sym 107114 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 107115 $abc$6176$new_n1400_
.sym 107117 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][21]_new_inv_
.sym 107118 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 107119 $abc$6176$new_n941_
.sym 107120 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 107121 CPU.aluIn1[7]
.sym 107122 CPU.aluIn1[24]
.sym 107123 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 107125 $abc$6176$new_n1325_
.sym 107126 $abc$6176$new_n1324_
.sym 107127 $abc$6176$new_n1326_
.sym 107128 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 107129 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[28]
.sym 107130 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 107131 CPU.aluIn1[28]
.sym 107132 $abc$6176$new_n1507_
.sym 107133 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 107134 $abc$6176$CPU.shifter[6]_new_inv_
.sym 107135 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[25]_new_
.sym 107136 $abc$6176$new_n1468_
.sym 107137 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[0]_new_
.sym 107138 $abc$6176$new_n936_
.sym 107139 $abc$6176$CPU.LOAD_data[0]_new_inv_
.sym 107140 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 107141 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 107142 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][31]_new_inv_
.sym 107143 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 107145 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 107146 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 107147 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[16]
.sym 107148 CPU.aluIn1[16]
.sym 107149 $abc$6176$new_n1361_
.sym 107150 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 107151 $abc$6176$new_n1363_
.sym 107153 $abc$6176$new_n1421_
.sym 107154 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 107155 $abc$6176$new_n1423_
.sym 107157 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][22]_new_inv_
.sym 107158 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 107159 $abc$6176$new_n941_
.sym 107160 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 107161 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[16]
.sym 107162 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 107163 CPU.aluIn1[16]
.sym 107164 $abc$6176$new_n1364_
.sym 107165 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 107166 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 107167 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[21]
.sym 107168 CPU.aluIn1[21]
.sym 107169 $abc$6176$new_n1373_
.sym 107170 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 107171 $abc$6176$new_n1375_
.sym 107177 $abc$6176$CPU.shifter_in[5]_new_inv_
.sym 107178 $abc$6176$CPU.shifter_in[4]_new_inv_
.sym 107179 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 107425 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 107426 $techmap594\RAM.MEM.0.2.0.A1DATA_16[8]
.sym 107427 $techmap598\RAM.MEM.0.0.0.A1DATA_16[8]
.sym 107428 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 107433 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 107434 $techmap594\RAM.MEM.0.2.0.A1DATA_16[0]
.sym 107435 $techmap598\RAM.MEM.0.0.0.A1DATA_16[0]
.sym 107436 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 107437 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 107438 $techmap594\RAM.MEM.0.2.0.A1DATA_16[4]
.sym 107439 $techmap598\RAM.MEM.0.0.0.A1DATA_16[4]
.sym 107440 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 107445 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 107446 $techmap594\RAM.MEM.0.2.0.A1DATA_16[2]
.sym 107447 $techmap598\RAM.MEM.0.0.0.A1DATA_16[2]
.sym 107448 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 107449 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 107450 $techmap594\RAM.MEM.0.2.0.A1DATA_16[10]
.sym 107451 $techmap598\RAM.MEM.0.0.0.A1DATA_16[10]
.sym 107452 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 107453 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 107454 $techmap594\RAM.MEM.0.2.0.A1DATA_16[12]
.sym 107455 $techmap598\RAM.MEM.0.0.0.A1DATA_16[12]
.sym 107456 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 107469 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 107470 $techmap598\RAM.MEM.0.0.0.A1DATA_16[6]
.sym 107471 $abc$6176$new_n1092_
.sym 107473 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 107474 $techmap594\RAM.MEM.0.2.0.A1DATA_16[14]
.sym 107475 $techmap602\RAM.MEM.0.1.0.A1DATA_16[14]
.sym 107476 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 107481 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 107482 $techmap594\RAM.MEM.0.2.0.A1DATA_16[6]
.sym 107483 $techmap602\RAM.MEM.0.1.0.A1DATA_16[6]
.sym 107484 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 107485 $abc$6176$auto$memory_bram.cc:960:replace_cell$422
.sym 107486 $techmap598\RAM.MEM.0.0.0.A1DATA_16[14]
.sym 107487 $abc$6176$new_n1221_
.sym 107489 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 107490 $techmap602\RAM.MEM.0.1.0.A1DATA_16[4]
.sym 107491 $abc$6176$new_n1033_
.sym 107493 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 107494 $techmap602\RAM.MEM.0.1.0.A1DATA_16[8]
.sym 107495 $abc$6176$new_n1109_
.sym 107497 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 107498 $techmap602\RAM.MEM.0.1.0.A1DATA_16[2]
.sym 107499 $abc$6176$new_n995_
.sym 107505 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 107506 $techmap602\RAM.MEM.0.1.0.A1DATA_16[0]
.sym 107507 $abc$6176$new_n932_
.sym 107509 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 107510 $techmap602\RAM.MEM.0.1.0.A1DATA_16[10]
.sym 107511 $abc$6176$new_n1159_
.sym 107517 $abc$6176$auto$memory_bram.cc:960:replace_cell$435
.sym 107518 $techmap602\RAM.MEM.0.1.0.A1DATA_16[12]
.sym 107519 $abc$6176$new_n1181_
.sym 107585 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 107589 $abc$6176$RAM.mem_wmask[0]_new_
.sym 107590 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 107593 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$813_new_inv_
.sym 107594 RAM.mem_rstrb
.sym 107597 $abc$6176$RAM.mem_wmask[0]_new_
.sym 107598 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$813_new_inv_
.sym 107601 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 107602 RAM.mem_rstrb
.sym 107605 $abc$6176$RAM.mem_wmask[1]_new_
.sym 107606 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$813_new_inv_
.sym 107613 $abc$6176$RAM.mem_wmask[0]_new_
.sym 107614 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 107617 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 107618 $techmap592\RAM.MEM.1.2.0.A1DATA_16[14]
.sym 107619 $techmap604\RAM.MEM.1.0.0.A1DATA_16[14]
.sym 107620 $abc$6176$auto$memory_bram.cc:960:replace_cell$461
.sym 107621 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 107622 $techmap592\RAM.MEM.1.2.0.A1DATA_16[6]
.sym 107623 $techmap604\RAM.MEM.1.0.0.A1DATA_16[6]
.sym 107624 $abc$6176$auto$memory_bram.cc:960:replace_cell$461
.sym 107625 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 107626 $techmap592\RAM.MEM.1.2.0.A1DATA_16[0]
.sym 107627 $techmap604\RAM.MEM.1.0.0.A1DATA_16[0]
.sym 107628 $abc$6176$auto$memory_bram.cc:960:replace_cell$461
.sym 107629 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 107633 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 107634 $techmap592\RAM.MEM.1.2.0.A1DATA_16[10]
.sym 107635 $techmap604\RAM.MEM.1.0.0.A1DATA_16[10]
.sym 107636 $abc$6176$auto$memory_bram.cc:960:replace_cell$461
.sym 107637 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 107638 RAM.mem_rstrb
.sym 107641 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 107642 $techmap592\RAM.MEM.1.2.0.A1DATA_16[8]
.sym 107643 $techmap604\RAM.MEM.1.0.0.A1DATA_16[8]
.sym 107644 $abc$6176$auto$memory_bram.cc:960:replace_cell$461
.sym 107645 $abc$6176$RAM.mem_wmask[1]_new_
.sym 107646 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 107649 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 107650 $techmap606\RAM.MEM.1.1.0.A1DATA_16[6]
.sym 107651 $abc$6176$new_n1082_
.sym 107653 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 107654 $techmap606\RAM.MEM.1.1.0.A1DATA_16[8]
.sym 107655 $abc$6176$new_n1116_
.sym 107657 $abc$6176$auto$memory_bram.cc:960:replace_cell$500
.sym 107658 $techmap591\RAM.MEM.2.2.0.A1DATA_16[12]
.sym 107659 $techmap596\RAM.MEM.2.1.0.A1DATA_16[12]
.sym 107660 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 107661 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 107662 $techmap606\RAM.MEM.1.1.0.A1DATA_16[14]
.sym 107663 $abc$6176$new_n1216_
.sym 107665 $abc$6176$auto$memory_bram.cc:960:replace_cell$500
.sym 107666 $techmap600\RAM.MEM.2.0.0.A1DATA_16[6]
.sym 107667 $abc$6176$new_n1088_
.sym 107669 $abc$6176$RAM.mem_wmask[1]_new_
.sym 107670 $abc$6176$auto$rtlil.cc:1874:Eq$431
.sym 107673 $abc$6176$auto$memory_bram.cc:960:replace_cell$500
.sym 107674 $techmap591\RAM.MEM.2.2.0.A1DATA_16[6]
.sym 107675 $techmap596\RAM.MEM.2.1.0.A1DATA_16[6]
.sym 107676 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 107677 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 107678 $techmap606\RAM.MEM.1.1.0.A1DATA_16[10]
.sym 107679 $abc$6176$new_n1149_
.sym 107681 $abc$6176$auto$memory_bram.cc:960:replace_cell$500
.sym 107682 $techmap600\RAM.MEM.2.0.0.A1DATA_16[0]
.sym 107683 $abc$6176$new_n928_
.sym 107685 CPU.PC[11]
.sym 107686 CPU.loadstore_addr[11]
.sym 107687 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 107688 $abc$6176$CPU.mem_addr[12]_new_inv_
.sym 107689 $abc$6176$auto$memory_bram.cc:960:replace_cell$500
.sym 107690 $techmap600\RAM.MEM.2.0.0.A1DATA_16[12]
.sym 107691 $abc$6176$new_n1184_
.sym 107697 CPU.rs2[8]
.sym 107698 mem_wdata[0]
.sym 107699 CPU.loadstore_addr[0]
.sym 107701 CPU.rs2[26]
.sym 107702 mem_wdata[10]
.sym 107703 CPU.loadstore_addr[1]
.sym 107704 CPU.loadstore_addr[0]
.sym 107705 CPU.rs2[9]
.sym 107706 mem_wdata[1]
.sym 107707 CPU.loadstore_addr[0]
.sym 107709 $abc$6176$auto$memory_bram.cc:960:replace_cell$513
.sym 107710 $techmap591\RAM.MEM.2.2.0.A1DATA_16[4]
.sym 107711 $techmap600\RAM.MEM.2.0.0.A1DATA_16[4]
.sym 107712 $abc$6176$auto$memory_bram.cc:960:replace_cell$500
.sym 107714 CPU.aluIn1[0]
.sym 107715 $abc$6176$auto$alumacc.cc:474:replace_alu$398.BB[0]
.sym 107718 CPU.aluIn1[1]
.sym 107719 $abc$6176$auto$alumacc.cc:474:replace_alu$398.BB[1]
.sym 107720 $auto$alumacc.cc:474:replace_alu$398.C[1]
.sym 107722 CPU.aluIn1[2]
.sym 107723 $abc$6176$auto$alumacc.cc:474:replace_alu$398.BB[2]
.sym 107724 $auto$alumacc.cc:474:replace_alu$398.C[2]
.sym 107726 CPU.aluIn1[3]
.sym 107727 $abc$6176$auto$alumacc.cc:474:replace_alu$398.BB[3]
.sym 107728 $auto$alumacc.cc:474:replace_alu$398.C[3]
.sym 107730 CPU.aluIn1[4]
.sym 107731 $abc$6176$auto$alumacc.cc:474:replace_alu$398.BB[4]
.sym 107732 $auto$alumacc.cc:474:replace_alu$398.C[4]
.sym 107734 CPU.aluIn1[5]
.sym 107735 CPU.Bimm[5]
.sym 107736 $auto$alumacc.cc:474:replace_alu$398.C[5]
.sym 107738 CPU.aluIn1[6]
.sym 107739 CPU.Bimm[6]
.sym 107740 $auto$alumacc.cc:474:replace_alu$398.C[6]
.sym 107742 CPU.aluIn1[7]
.sym 107743 CPU.Bimm[7]
.sym 107744 $auto$alumacc.cc:474:replace_alu$398.C[7]
.sym 107746 CPU.aluIn1[8]
.sym 107747 CPU.Bimm[8]
.sym 107748 $auto$alumacc.cc:474:replace_alu$398.C[8]
.sym 107750 CPU.aluIn1[9]
.sym 107751 CPU.Bimm[9]
.sym 107752 $auto$alumacc.cc:474:replace_alu$398.C[9]
.sym 107754 CPU.aluIn1[10]
.sym 107755 CPU.Bimm[10]
.sym 107756 $auto$alumacc.cc:474:replace_alu$398.C[10]
.sym 107758 CPU.aluIn1[11]
.sym 107759 CPU.Bimm[12]
.sym 107760 $auto$alumacc.cc:474:replace_alu$398.C[11]
.sym 107762 CPU.aluIn1[12]
.sym 107763 CPU.Bimm[12]
.sym 107764 $auto$alumacc.cc:474:replace_alu$398.C[12]
.sym 107766 CPU.aluIn1[13]
.sym 107767 CPU.Bimm[12]
.sym 107770 CPU.aluIn1[14]
.sym 107771 CPU.Bimm[12]
.sym 107774 CPU.aluIn1[15]
.sym 107775 CPU.Bimm[12]
.sym 107778 CPU.aluIn1[16]
.sym 107779 CPU.Bimm[12]
.sym 107782 CPU.aluIn1[17]
.sym 107783 CPU.Bimm[12]
.sym 107786 CPU.aluIn1[18]
.sym 107787 CPU.Bimm[12]
.sym 107790 CPU.aluIn1[19]
.sym 107791 CPU.Bimm[12]
.sym 107794 CPU.aluIn1[20]
.sym 107795 CPU.Bimm[12]
.sym 107798 CPU.aluIn1[21]
.sym 107799 CPU.Bimm[12]
.sym 107802 CPU.aluIn1[22]
.sym 107803 CPU.Bimm[12]
.sym 107804 $auto$alumacc.cc:474:replace_alu$398.C[22]
.sym 107805 CPU.instr[6]
.sym 107806 $abc$6176$new_n670_
.sym 107809 CPU.rs2[27]
.sym 107810 mem_wdata[11]
.sym 107811 CPU.loadstore_addr[1]
.sym 107812 CPU.loadstore_addr[0]
.sym 107813 $abc$6176$auto$wreduce.cc:455:run$332[1]_new_inv_
.sym 107814 $abc$6176$CPU.mem_rdata[21]_new_
.sym 107815 $abc$6176$new_n1157_
.sym 107817 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 107818 $techmap588\RAM.MEM.3.0.0.A1DATA_16[6]
.sym 107819 $abc$6176$new_n1085_
.sym 107821 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[8]
.sym 107825 CPU.PC[22]
.sym 107826 CPU.loadstore_addr[22]
.sym 107827 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 107829 isIO
.sym 107830 $abc$6176$new_n1653_
.sym 107831 $abc$6176$CPU.LOAD_halfword[9]_new_inv_
.sym 107832 $abc$6176$new_n1652_
.sym 107833 RAM_rdata[31]
.sym 107834 RAM_rdata[15]
.sym 107835 isIO
.sym 107836 CPU.loadstore_addr[1]
.sym 107837 CPU.instr[2]
.sym 107838 CPU.instr[0]
.sym 107839 CPU.instr[1]
.sym 107841 CPU.aluMinus[8]
.sym 107842 CPU.aluMinus[9]
.sym 107843 CPU.aluMinus[10]
.sym 107844 CPU.aluMinus[11]
.sym 107845 CPU.instr[4]
.sym 107846 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$2574[0]_new_inv_
.sym 107847 CPU.instr[5]
.sym 107849 $abc$6176$new_n721_
.sym 107850 $abc$6176$new_n951_
.sym 107853 $abc$6176$CPU.LOAD_halfword[15]_new_inv_
.sym 107854 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 107857 CPU.Bimm[8]
.sym 107858 CPU.rs2[8]
.sym 107859 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 107861 CPU.Bimm[12]
.sym 107862 CPU.rs2[28]
.sym 107863 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 107865 RAM_rdata[31]
.sym 107869 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 107873 $abc$6176$CPU.LOAD_halfword[9]_new_inv_
.sym 107874 CPU.Jimm[12]
.sym 107875 mem_rdata[9]
.sym 107876 CPU.Jimm[13]
.sym 107877 RAM_rdata[23]
.sym 107881 $abc$6176$CPU.LOAD_halfword[7]_new_inv_
.sym 107882 $abc$6176$CPU.LOAD_halfword[15]_new_inv_
.sym 107883 CPU.loadstore_addr[0]
.sym 107884 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 107885 $abc$6176$new_n1516_
.sym 107886 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 107887 $abc$6176$new_n1518_
.sym 107889 RAM_rdata[3]
.sym 107893 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[17]
.sym 107897 $abc$6176$new_n1528_
.sym 107898 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 107899 $abc$6176$new_n1530_
.sym 107901 CPU.Bimm[12]
.sym 107902 CPU.rs2[24]
.sym 107903 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 107905 isIO
.sym 107906 RAM_rdata[18]
.sym 107909 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[28]
.sym 107913 RAM_rdata[23]
.sym 107914 RAM_rdata[7]
.sym 107915 isIO
.sym 107916 CPU.loadstore_addr[1]
.sym 107917 isIO
.sym 107918 RAM_rdata[13]
.sym 107921 isIO
.sym 107922 RAM_rdata[6]
.sym 107925 $abc$6176$CPU.mem_rdata[24]_new_
.sym 107926 $abc$6176$CPU.mem_rdata[8]_new_
.sym 107927 CPU.loadstore_addr[1]
.sym 107929 CPU.Bimm[12]
.sym 107930 CPU.rs2[19]
.sym 107931 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 107933 isIO
.sym 107934 $abc$6176$new_n1726_
.sym 107935 $abc$6176$CPU.LOAD_halfword[8]_new_inv_
.sym 107936 $abc$6176$new_n1725_
.sym 107937 CPU.aluPlus[11]
.sym 107938 CPU.aluMinus[11]
.sym 107939 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 107940 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 107941 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 107942 CPU.PCplus4[8]
.sym 107943 $abc$6176$new_n1228_
.sym 107944 $abc$6176$new_n1241_
.sym 107945 isIO
.sym 107946 RAM_rdata[19]
.sym 107949 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][17]_new_inv_
.sym 107950 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][13]_new_inv_
.sym 107951 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 107952 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 107956 CPU.aluIn1[3]
.sym 107957 $abc$6176$new_n1167_
.sym 107958 $abc$6176$new_n1168_
.sym 107959 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][22]_new_inv_
.sym 107960 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 107961 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 107962 CPU.state[0]
.sym 107963 CPU.state[2]
.sym 107964 CPU.state[1]
.sym 107965 CPU.rs2[14]
.sym 107966 mem_wdata[6]
.sym 107967 CPU.loadstore_addr[0]
.sym 107969 CPU.instr[2]
.sym 107970 $abc$6176$new_n674_
.sym 107971 CPU.instr[0]
.sym 107972 CPU.instr[1]
.sym 107973 CPU.Iimm[3]
.sym 107974 CPU.Bimm[12]
.sym 107975 CPU.instr[3]
.sym 107976 CPU.instr[4]
.sym 107977 $abc$6176$CPU.shifter_in[28]_new_inv_
.sym 107978 $abc$6176$CPU.shifter_in[27]_new_inv_
.sym 107979 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 107981 CPU.instr[6]
.sym 107982 CPU.instr[4]
.sym 107983 CPU.instr[5]
.sym 107984 CPU.instr[3]
.sym 107985 CPU.rs2[18]
.sym 107986 mem_wdata[2]
.sym 107987 CPU.loadstore_addr[1]
.sym 107989 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 107990 $abc$6176$CPU.shifter[10]_new_inv_
.sym 107991 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3765[1]_new_
.sym 107992 $abc$6176$new_n1263_
.sym 107993 $abc$6176$new_n1493_
.sym 107994 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 107995 $abc$6176$new_n1495_
.sym 107997 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 107998 CPU.Bimm[7]
.sym 108001 CPU.aluIn1[28]
.sym 108002 CPU.aluIn1[3]
.sym 108003 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 108005 $abc$6176$auto$wreduce.cc:455:run$334[1]_new_
.sym 108006 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4556[1]_new_inv_
.sym 108007 $abc$6176$new_n672_
.sym 108009 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][12]_new_inv_
.sym 108010 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][10]_new_inv_
.sym 108011 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 108013 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][22]_new_inv_
.sym 108014 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][18]_new_inv_
.sym 108015 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 108016 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 108017 $abc$6176$new_n1307_
.sym 108018 $abc$6176$new_n1306_
.sym 108019 $abc$6176$new_n1308_
.sym 108020 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 108021 isIO
.sym 108022 RAM_rdata[7]
.sym 108025 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 108026 $techmap584\RAM.MEM.3.2.0.A1DATA_16[12]
.sym 108027 $techmap588\RAM.MEM.3.0.0.A1DATA_16[12]
.sym 108028 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 108029 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][30]_new_inv_
.sym 108030 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 108031 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 108032 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 108033 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][28]_new_inv_
.sym 108034 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 108035 $abc$6176$new_n941_
.sym 108036 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 108037 $abc$6176$new_n1165_
.sym 108038 $abc$6176$new_n1164_
.sym 108039 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][22]_new_inv_
.sym 108040 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 108041 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 108042 $abc$6176$CPU.shifter[17]_new_inv_
.sym 108043 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3702[1]_new_
.sym 108044 $abc$6176$new_n1372_
.sym 108045 $abc$6176$new_n985_
.sym 108046 $abc$6176$new_n984_
.sym 108047 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 108049 $abc$6176$new_n1457_
.sym 108050 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 108051 $abc$6176$new_n1459_
.sym 108053 $abc$6176$new_n1410_
.sym 108054 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 108055 $abc$6176$new_n1412_
.sym 108057 CPU.aluIn1[8]
.sym 108058 CPU.aluIn1[23]
.sym 108059 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 108061 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][26]_new_inv_
.sym 108062 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$1\buffer[32:0][24]_new_inv_
.sym 108063 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 108064 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 108065 CPU.Bimm[12]
.sym 108066 CPU.PCplus4[31]
.sym 108067 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 108069 $abc$6176$new_n1020_
.sym 108070 $abc$6176$new_n1012_
.sym 108071 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 108073 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 108074 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][19]_new_inv_
.sym 108075 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 108076 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 108077 CPU.PCplus4[22]
.sym 108078 CPU.Iimm[2]
.sym 108079 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 108081 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[23]
.sym 108082 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 108083 CPU.aluIn1[23]
.sym 108084 $abc$6176$new_n1448_
.sym 108085 CPU.Jimm[16]
.sym 108086 CPU.PCplus4[16]
.sym 108087 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 108089 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 108090 CPU.Jimm[12]
.sym 108093 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][20]_new_inv_
.sym 108094 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 108095 $abc$6176$new_n941_
.sym 108096 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 108097 CPU.Jimm[13]
.sym 108098 CPU.Jimm[12]
.sym 108099 CPU.loadstore_addr[1]
.sym 108101 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][24]_new_inv_
.sym 108102 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 108103 $abc$6176$new_n941_
.sym 108104 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 108105 CPU.Bimm[10]
.sym 108106 CPU.PCplus4[30]
.sym 108107 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 108109 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 108110 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 108111 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[18]
.sym 108112 CPU.aluIn1[18]
.sym 108113 $abc$6176$new_n1504_
.sym 108114 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 108115 $abc$6176$new_n1506_
.sym 108117 $abc$6176$new_n1469_
.sym 108118 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 108119 $abc$6176$new_n1471_
.sym 108121 CPU.aluIn1[30]
.sym 108122 CPU.aluIn1[1]
.sym 108123 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 108125 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 108126 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 108127 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[28]
.sym 108128 CPU.aluIn1[28]
.sym 108133 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 108134 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 108135 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[26]
.sym 108136 CPU.aluIn1[26]
.sym 108153 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[19]
.sym 108154 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 108155 CPU.aluIn1[19]
.sym 108156 $abc$6176$new_n1401_
.sym 108517 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 108518 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[3]_new_inv_
.sym 108519 $abc$6176$new_n1093_
.sym 108520 $abc$6176$new_n1094_
.sym 108545 $abc$6176$new_n1666_
.sym 108546 $abc$6176$new_n1127_
.sym 108547 CPU.PCplus4[4]
.sym 108548 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 108549 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 108550 $techmap606\RAM.MEM.1.1.0.A1DATA_16[12]
.sym 108551 $abc$6176$new_n1188_
.sym 108577 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 108578 $techmap592\RAM.MEM.1.2.0.A1DATA_16[2]
.sym 108579 $techmap604\RAM.MEM.1.0.0.A1DATA_16[2]
.sym 108580 $abc$6176$auto$memory_bram.cc:960:replace_cell$461
.sym 108581 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 108582 CPU.state[0]
.sym 108583 CPU.state[1]
.sym 108584 CPU.state[2]
.sym 108589 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 108590 $techmap592\RAM.MEM.1.2.0.A1DATA_16[12]
.sym 108591 $techmap604\RAM.MEM.1.0.0.A1DATA_16[12]
.sym 108592 $abc$6176$auto$memory_bram.cc:960:replace_cell$461
.sym 108597 CPU.state[2]
.sym 108598 CPU.state[1]
.sym 108599 CPU.state[0]
.sym 108601 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 108602 $techmap592\RAM.MEM.1.2.0.A1DATA_16[4]
.sym 108603 $techmap604\RAM.MEM.1.0.0.A1DATA_16[4]
.sym 108604 $abc$6176$auto$memory_bram.cc:960:replace_cell$461
.sym 108617 CPU.rs2[11]
.sym 108618 mem_wdata[3]
.sym 108619 CPU.loadstore_addr[0]
.sym 108621 $abc$6176$new_n1731_
.sym 108622 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 108623 CPU.PC[1]
.sym 108624 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 108625 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 108626 $techmap606\RAM.MEM.1.1.0.A1DATA_16[4]
.sym 108627 $abc$6176$new_n1040_
.sym 108629 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[15]
.sym 108633 CPU.rs2[12]
.sym 108634 mem_wdata[4]
.sym 108635 CPU.loadstore_addr[0]
.sym 108637 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 108638 CPU.state[2]
.sym 108639 CPU.state[1]
.sym 108640 CPU.state[0]
.sym 108641 CPU.rs2[13]
.sym 108642 mem_wdata[5]
.sym 108643 CPU.loadstore_addr[0]
.sym 108645 CPU.rs2[29]
.sym 108646 mem_wdata[13]
.sym 108647 CPU.loadstore_addr[1]
.sym 108648 CPU.loadstore_addr[0]
.sym 108649 CPU.rs2[28]
.sym 108650 mem_wdata[12]
.sym 108651 CPU.loadstore_addr[1]
.sym 108652 CPU.loadstore_addr[0]
.sym 108653 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[5]
.sym 108654 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 108655 CPU.aluIn1[5]
.sym 108657 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[5]
.sym 108661 $abc$6176$auto$rtlil.cc:1874:Eq$418
.sym 108665 CPU.rs2[15]
.sym 108666 mem_wdata[7]
.sym 108667 CPU.loadstore_addr[0]
.sym 108669 CPU.Bimm[12]
.sym 108670 CPU.rs2[23]
.sym 108671 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 108673 CPU.PC[3]
.sym 108674 CPU.loadstore_addr[3]
.sym 108675 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 108677 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 108678 CPU.PCplus4[5]
.sym 108679 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[5]_new_inv_
.sym 108680 $abc$6176$new_n949_
.sym 108681 $abc$6176$CPU.LOAD_data[1]_new_inv_
.sym 108682 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 108683 $abc$6176$new_n949_
.sym 108685 CPU.PC[9]
.sym 108686 CPU.loadstore_addr[9]
.sym 108687 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 108693 $techmap606\RAM.MEM.1.1.0.A1DATA_16[2]
.sym 108694 $abc$6176$auto$memory_bram.cc:960:replace_cell$474
.sym 108695 $abc$6176$new_n775_
.sym 108697 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 108701 CPU.Bimm[12]
.sym 108702 CPU.rs2[11]
.sym 108703 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 108705 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 108709 $abc$6176$CPU.shifter[29]_new_inv_
.sym 108710 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 108711 $abc$6176$new_n1049_
.sym 108712 $abc$6176$new_n1050_
.sym 108713 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 108717 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 108721 CPU.aluPlus[2]
.sym 108722 CPU.aluMinus[2]
.sym 108723 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 108724 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 108725 CPU.aluPlus[5]
.sym 108726 CPU.aluMinus[5]
.sym 108727 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 108728 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 108729 $abc$6176$new_n1144_
.sym 108730 $abc$6176$new_n1130_
.sym 108731 CPU.PCplusImm[5]
.sym 108732 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 108733 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[9]
.sym 108737 CPU.instr[6]
.sym 108738 CPU.instr[4]
.sym 108739 CPU.instr[5]
.sym 108741 mem_wdata[1]
.sym 108742 CPU.Iimm[1]
.sym 108743 $abc$6176$new_n698_
.sym 108744 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$2574[0]_new_inv_
.sym 108745 $abc$6176$new_n1140_
.sym 108746 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1521_Y[5]_new_
.sym 108747 $abc$6176$new_n1143_
.sym 108748 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 108749 CPU.Iimm[2]
.sym 108750 mem_wdata[2]
.sym 108751 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 108753 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 108754 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 108755 CPU.aluIn1[2]
.sym 108756 $abc$6176$new_n1051_
.sym 108757 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[12]
.sym 108761 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 108762 $abc$6176$CPU.shifter[5]_new_inv_
.sym 108763 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3810[1]_new_
.sym 108764 $abc$6176$new_n1139_
.sym 108765 CPU.Bimm[12]
.sym 108766 CPU.rs2[14]
.sym 108767 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 108769 RAM_rdata[6]
.sym 108773 CPU.instr[3]
.sym 108774 CPU.instr[2]
.sym 108775 CPU.instr[0]
.sym 108776 CPU.instr[1]
.sym 108777 $abc$6176$new_n1658_
.sym 108778 $abc$6176$new_n1052_
.sym 108779 CPU.PC[2]
.sym 108780 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 108781 CPU.Bimm[12]
.sym 108782 CPU.rs2[25]
.sym 108783 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 108785 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[26]
.sym 108789 CPU.Iimm[4]
.sym 108790 mem_wdata[4]
.sym 108791 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 108793 uart_ready
.sym 108794 mem_addr[4]
.sym 108795 $abc$6176$RAM.mem_rdata[9]_new_inv_
.sym 108796 isIO
.sym 108797 CPU.rs2[24]
.sym 108798 mem_wdata[8]
.sym 108799 CPU.loadstore_addr[1]
.sym 108800 CPU.loadstore_addr[0]
.sym 108801 isIO
.sym 108802 RAM_rdata[2]
.sym 108805 CPU.aluPlus[31]
.sym 108806 CPU.aluMinus[31]
.sym 108807 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 108809 CPU.aluPlus[29]
.sym 108810 CPU.aluMinus[29]
.sym 108811 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 108812 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 108813 CPU.aluIn1[31]
.sym 108814 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 108815 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 108816 $abc$6176$new_n1543_
.sym 108817 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[18]
.sym 108821 CPU.aluPlus[30]
.sym 108822 CPU.aluMinus[30]
.sym 108823 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 108824 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 108825 RAM_rdata[5]
.sym 108829 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 108830 CPU.PCplus4[9]
.sym 108831 $abc$6176$new_n1243_
.sym 108832 $abc$6176$new_n1255_
.sym 108833 RAM_rdata[0]
.sym 108837 $abc$6176$CPU.LOAD_halfword[10]_new_inv_
.sym 108838 CPU.Jimm[12]
.sym 108839 $abc$6176$CPU.mem_rdata[10]_new_
.sym 108840 CPU.Jimm[13]
.sym 108841 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[29]
.sym 108842 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 108843 CPU.aluIn1[29]
.sym 108844 $abc$6176$new_n1519_
.sym 108845 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 108846 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][21]_new_inv_
.sym 108847 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 108848 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 108849 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[30]
.sym 108850 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 108851 CPU.aluIn1[30]
.sym 108852 $abc$6176$new_n1531_
.sym 108853 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[19]
.sym 108857 $abc$6176$CPU.mem_rdata[18]_new_
.sym 108858 $abc$6176$CPU.mem_rdata[2]_new_
.sym 108859 CPU.loadstore_addr[1]
.sym 108861 RAM_rdata[24]
.sym 108865 $abc$6176$techmap\CPU.$ternary$riscv.v:144$73_Y[31]_new_inv_
.sym 108866 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 108867 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 108869 CPU.Bimm[12]
.sym 108870 CPU.rs2[22]
.sym 108871 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 108873 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 108874 $techmap584\RAM.MEM.3.2.0.A1DATA_16[4]
.sym 108875 $techmap586\RAM.MEM.3.1.0.A1DATA_16[4]
.sym 108876 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 108877 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 108878 $techmap586\RAM.MEM.3.1.0.A1DATA_16[0]
.sym 108879 $abc$6176$new_n925_
.sym 108881 CPU.Bimm[12]
.sym 108882 CPU.Jimm[19]
.sym 108883 CPU.instr[4]
.sym 108884 CPU.instr[3]
.sym 108885 RAM_rdata[5]
.sym 108886 isIO
.sym 108887 $abc$6176$CPU.STORE_wmask[0]_new_inv_
.sym 108889 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 108890 $techmap584\RAM.MEM.3.2.0.A1DATA_16[8]
.sym 108891 $techmap588\RAM.MEM.3.0.0.A1DATA_16[8]
.sym 108892 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 108893 $abc$6176$new_n1264_
.sym 108894 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 108895 $abc$6176$new_n1266_
.sym 108897 $abc$6176$new_n1235_
.sym 108898 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 108899 $abc$6176$new_n1237_
.sym 108901 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 108902 $techmap588\RAM.MEM.3.0.0.A1DATA_16[14]
.sym 108903 $abc$6176$new_n1218_
.sym 108905 isIO
.sym 108906 RAM_rdata[10]
.sym 108909 isIO
.sym 108910 RAM_rdata[26]
.sym 108913 isIO
.sym 108914 RAM_rdata[28]
.sym 108917 CPU.Bimm[8]
.sym 108918 CPU.PCplus4[28]
.sym 108919 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 108921 CPU.aluIn1[31]
.sym 108922 CPU.aluIn1[0]
.sym 108923 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 108925 $abc$6176$CPU.mem_rdata[20]_new_
.sym 108926 $abc$6176$CPU.mem_rdata[4]_new_
.sym 108927 CPU.loadstore_addr[1]
.sym 108929 RAM_rdata[22]
.sym 108933 CPU.aluMinus[12]
.sym 108934 CPU.aluMinus[13]
.sym 108935 CPU.aluMinus[14]
.sym 108936 CPU.aluMinus[15]
.sym 108937 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 108938 $abc$6176$CPU.shifter[9]_new_inv_
.sym 108939 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3774[1]_new_
.sym 108940 $abc$6176$new_n1249_
.sym 108941 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$10\buffer[32:0][32]_new_
.sym 108942 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$11\buffer[32:0][20]_new_inv_
.sym 108943 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 108944 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 108945 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 108946 CPU.PCplus4[10]
.sym 108947 $abc$6176$new_n1257_
.sym 108948 $abc$6176$new_n1269_
.sym 108949 CPU.Jimm[14]
.sym 108950 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 108953 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[27]
.sym 108954 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 108955 CPU.aluIn1[27]
.sym 108956 $abc$6176$new_n1496_
.sym 108957 $abc$6176$CPU.mem_rdata[21]_new_
.sym 108958 CPU.loadstore_addr[1]
.sym 108959 $abc$6176$CPU.LOAD_halfword[13]_new_inv_
.sym 108960 CPU.loadstore_addr[0]
.sym 108961 isIO
.sym 108962 RAM_rdata[14]
.sym 108965 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[15]
.sym 108966 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 108967 CPU.aluIn1[15]
.sym 108968 $abc$6176$new_n1350_
.sym 108969 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[13]_new_
.sym 108970 $abc$6176$new_n1672_
.sym 108971 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 108972 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 108973 $abc$6176$new_n1239_
.sym 108974 $abc$6176$new_n1268_
.sym 108975 $abc$6176$new_n1258_
.sym 108976 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 108977 CPU.aluPlus[22]
.sym 108978 CPU.aluMinus[22]
.sym 108979 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 108980 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 108981 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 108982 $abc$6176$CPU.shifter[10]_new_inv_
.sym 108983 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[21]_new_
.sym 108984 $abc$6176$new_n1420_
.sym 108985 RAM_rdata[11]
.sym 108989 CPU.Bimm[12]
.sym 108990 CPU.rs2[21]
.sym 108991 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 108993 $abc$6176$auto$wreduce.cc:455:run$334[1]_new_
.sym 108994 CPU.state[0]
.sym 108995 CPU.state[2]
.sym 108996 CPU.state[1]
.sym 108997 $abc$6176$and$riscv.v:362$159_Y_new_
.sym 108998 mem_addr[2]
.sym 109001 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[26]
.sym 109002 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 109003 CPU.aluIn1[26]
.sym 109004 $abc$6176$new_n1484_
.sym 109005 isIO
.sym 109006 RAM_rdata[29]
.sym 109009 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 109010 $abc$6176$CPU.shifter[8]_new_inv_
.sym 109011 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3783[1]_new_
.sym 109012 $abc$6176$new_n1234_
.sym 109013 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 109014 $abc$6176$CPU.shifter[16]_new_inv_
.sym 109015 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[15]_new_
.sym 109016 $abc$6176$new_n1346_
.sym 109017 CPU.Jimm[18]
.sym 109018 CPU.PCplus4[18]
.sym 109019 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 109021 CPU.Jimm[15]
.sym 109022 CPU.PCplus4[15]
.sym 109023 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 109025 mem_wdata[1]
.sym 109029 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[17]
.sym 109030 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 109031 CPU.aluIn1[17]
.sym 109032 $abc$6176$new_n1376_
.sym 109033 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 109034 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 109035 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[14]
.sym 109036 CPU.aluIn1[14]
.sym 109037 CPU.Bimm[9]
.sym 109038 CPU.PCplus4[29]
.sym 109039 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 109041 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[20]
.sym 109042 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 109043 CPU.aluIn1[20]
.sym 109044 $abc$6176$new_n1413_
.sym 109045 CPU.Bimm[12]
.sym 109046 CPU.rs2[30]
.sym 109047 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 109049 mem_wdata[0]
.sym 109053 mem_wdata[2]
.sym 109057 $abc$6176$new_n1433_
.sym 109058 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 109059 $abc$6176$new_n1435_
.sym 109061 RAM_rdata[10]
.sym 109065 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[21]
.sym 109066 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 109067 CPU.aluIn1[21]
.sym 109068 $abc$6176$new_n1424_
.sym 109069 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 109070 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 109071 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[25]
.sym 109072 CPU.aluIn1[25]
.sym 109073 RAM_rdata[14]
.sym 109077 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 109078 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 109079 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[22]
.sym 109080 CPU.aluIn1[22]
.sym 109081 CPU.PC[2]
.sym 109082 CPU.PC[3]
.sym 109083 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 109085 $abc$6176$techmap$techmap582\CPU.RegisterBank.0.0.1.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$581_Y
.sym 109096 CPU.aluIn1[15]
.sym 109097 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 109098 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 109099 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 109100 CPU.aluIn1[2]
.sym 109109 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[13]
.sym 109110 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 109111 CPU.aluIn1[13]
.sym 109112 $abc$6176$new_n1314_
.sym 109113 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 109114 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 109115 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[17]
.sym 109116 CPU.aluIn1[17]
.sym 109117 isIO
.sym 109118 RAM_rdata[15]
.sym 109119 CPU.Jimm[12]
.sym 109120 CPU.Jimm[13]
.sym 109513 $abc$6176$new_n1090_
.sym 109514 $abc$6176$new_n1661_
.sym 109515 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 109516 $abc$6176$new_n1055_
.sym 109537 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[4]_new_
.sym 109538 $abc$6176$new_n1664_
.sym 109539 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 109540 $abc$6176$new_n1665_
.sym 109593 CPU.state[2]
.sym 109594 CPU.state[1]
.sym 109595 CPU.state[0]
.sym 109601 CPU.PC[8]
.sym 109602 CPU.loadstore_addr[8]
.sym 109603 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 109608 CPU.rs2[10]
.sym 109609 CPU.aluPlus[6]
.sym 109610 CPU.aluMinus[6]
.sym 109611 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 109612 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 109613 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 109614 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 109615 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[5]
.sym 109616 CPU.aluIn1[5]
.sym 109617 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 109618 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[1]_new_
.sym 109619 $abc$6176$new_n1729_
.sym 109620 $abc$6176$new_n1730_
.sym 109625 uart_ready
.sym 109626 mem_addr[3]
.sym 109627 $abc$6176$and$riscv.v:362$159_Y_new_
.sym 109628 UART.cnt[11]
.sym 109629 CPU.Bimm[10]
.sym 109630 CPU.rs2[10]
.sym 109631 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 109634 CPU.aluIn2[0]
.sym 109635 CPU.aluIn1[0]
.sym 109638 CPU.aluIn2[1]
.sym 109639 CPU.aluIn1[1]
.sym 109640 $auto$alumacc.cc:474:replace_alu$383.C[1]
.sym 109642 CPU.aluIn2[2]
.sym 109643 CPU.aluIn1[2]
.sym 109644 $auto$alumacc.cc:474:replace_alu$383.C[2]
.sym 109646 CPU.aluIn2[3]
.sym 109647 CPU.aluIn1[3]
.sym 109648 $auto$alumacc.cc:474:replace_alu$383.C[3]
.sym 109650 CPU.aluIn2[4]
.sym 109651 CPU.aluIn1[4]
.sym 109652 $auto$alumacc.cc:474:replace_alu$383.C[4]
.sym 109654 CPU.aluIn2[5]
.sym 109655 CPU.aluIn1[5]
.sym 109656 $auto$alumacc.cc:474:replace_alu$383.C[5]
.sym 109658 CPU.aluIn2[6]
.sym 109659 CPU.aluIn1[6]
.sym 109660 $auto$alumacc.cc:474:replace_alu$383.C[6]
.sym 109662 CPU.aluIn2[7]
.sym 109663 CPU.aluIn1[7]
.sym 109664 $auto$alumacc.cc:474:replace_alu$383.C[7]
.sym 109666 CPU.aluIn2[8]
.sym 109667 CPU.aluIn1[8]
.sym 109668 $auto$alumacc.cc:474:replace_alu$383.C[8]
.sym 109670 CPU.aluIn2[9]
.sym 109671 CPU.aluIn1[9]
.sym 109672 $auto$alumacc.cc:474:replace_alu$383.C[9]
.sym 109674 CPU.aluIn2[10]
.sym 109675 CPU.aluIn1[10]
.sym 109676 $auto$alumacc.cc:474:replace_alu$383.C[10]
.sym 109678 CPU.aluIn2[11]
.sym 109679 CPU.aluIn1[11]
.sym 109680 $auto$alumacc.cc:474:replace_alu$383.C[11]
.sym 109682 CPU.aluIn2[12]
.sym 109683 CPU.aluIn1[12]
.sym 109684 $auto$alumacc.cc:474:replace_alu$383.C[12]
.sym 109686 CPU.aluIn2[13]
.sym 109687 CPU.aluIn1[13]
.sym 109688 $auto$alumacc.cc:474:replace_alu$383.C[13]
.sym 109690 CPU.aluIn2[14]
.sym 109691 CPU.aluIn1[14]
.sym 109692 $auto$alumacc.cc:474:replace_alu$383.C[14]
.sym 109694 CPU.aluIn2[15]
.sym 109695 CPU.aluIn1[15]
.sym 109696 $auto$alumacc.cc:474:replace_alu$383.C[15]
.sym 109698 CPU.aluIn2[16]
.sym 109699 CPU.aluIn1[16]
.sym 109700 $auto$alumacc.cc:474:replace_alu$383.C[16]
.sym 109702 CPU.aluIn2[17]
.sym 109703 CPU.aluIn1[17]
.sym 109704 $auto$alumacc.cc:474:replace_alu$383.C[17]
.sym 109706 CPU.aluIn2[18]
.sym 109707 CPU.aluIn1[18]
.sym 109708 $auto$alumacc.cc:474:replace_alu$383.C[18]
.sym 109710 CPU.aluIn2[19]
.sym 109711 CPU.aluIn1[19]
.sym 109712 $auto$alumacc.cc:474:replace_alu$383.C[19]
.sym 109714 CPU.aluIn2[20]
.sym 109715 CPU.aluIn1[20]
.sym 109716 $auto$alumacc.cc:474:replace_alu$383.C[20]
.sym 109718 CPU.aluIn2[21]
.sym 109719 CPU.aluIn1[21]
.sym 109720 $auto$alumacc.cc:474:replace_alu$383.C[21]
.sym 109722 CPU.aluIn2[22]
.sym 109723 CPU.aluIn1[22]
.sym 109724 $auto$alumacc.cc:474:replace_alu$383.C[22]
.sym 109726 CPU.aluIn2[23]
.sym 109727 CPU.aluIn1[23]
.sym 109728 $auto$alumacc.cc:474:replace_alu$383.C[23]
.sym 109730 CPU.aluIn2[24]
.sym 109731 CPU.aluIn1[24]
.sym 109732 $auto$alumacc.cc:474:replace_alu$383.C[24]
.sym 109734 CPU.aluIn2[25]
.sym 109735 CPU.aluIn1[25]
.sym 109736 $auto$alumacc.cc:474:replace_alu$383.C[25]
.sym 109738 CPU.aluIn2[26]
.sym 109739 CPU.aluIn1[26]
.sym 109740 $auto$alumacc.cc:474:replace_alu$383.C[26]
.sym 109742 CPU.aluIn2[27]
.sym 109743 CPU.aluIn1[27]
.sym 109744 $auto$alumacc.cc:474:replace_alu$383.C[27]
.sym 109746 CPU.aluIn2[28]
.sym 109747 CPU.aluIn1[28]
.sym 109748 $auto$alumacc.cc:474:replace_alu$383.C[28]
.sym 109750 CPU.aluIn2[29]
.sym 109751 CPU.aluIn1[29]
.sym 109752 $auto$alumacc.cc:474:replace_alu$383.C[29]
.sym 109754 CPU.aluIn2[30]
.sym 109755 CPU.aluIn1[30]
.sym 109756 $auto$alumacc.cc:474:replace_alu$383.C[30]
.sym 109758 CPU.aluIn2[31]
.sym 109759 CPU.aluIn1[31]
.sym 109760 $auto$alumacc.cc:474:replace_alu$383.C[31]
.sym 109761 CPU.PCplus4[23]
.sym 109762 CPU.Iimm[3]
.sym 109763 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 109765 $abc$6176$new_n1239_
.sym 109766 $abc$6176$new_n1254_
.sym 109767 $abc$6176$new_n1244_
.sym 109768 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 109769 $abc$6176$CPU.aluOut[6]_new_inv_
.sym 109770 $abc$6176$CPU.LOAD_data[6]_new_
.sym 109771 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 109772 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 109773 $abc$6176$new_n698_
.sym 109774 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$2574[0]_new_inv_
.sym 109777 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[2]_new_
.sym 109778 $abc$6176$new_n1656_
.sym 109779 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 109780 $abc$6176$new_n1657_
.sym 109781 RAM_rdata[1]
.sym 109785 CPU.aluPlus[10]
.sym 109786 CPU.aluMinus[10]
.sym 109787 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 109788 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 109792 CPU.aluMinus[29]
.sym 109793 $abc$6176$CPU.mem_rdata[25]_new_
.sym 109794 mem_rdata[9]
.sym 109795 CPU.loadstore_addr[1]
.sym 109797 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 109798 $abc$6176$CPU.shifter[6]_new_inv_
.sym 109799 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3801[1]_new_
.sym 109800 $abc$6176$new_n1171_
.sym 109801 CPU.Iimm[3]
.sym 109802 mem_wdata[3]
.sym 109803 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 109805 $abc$6176$new_n1029_
.sym 109806 $abc$6176$new_n1044_
.sym 109807 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 109808 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 109809 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[22]
.sym 109813 CPU.Bimm[9]
.sym 109814 CPU.rs2[9]
.sym 109815 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 109817 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3792[1]_new_
.sym 109818 $abc$6176$new_n1208_
.sym 109819 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 109820 $abc$6176$new_n1210_
.sym 109821 RAM_rdata[18]
.sym 109828 $abc$6176$CPU.mem_rdata[26]_new_
.sym 109829 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[25]
.sym 109833 isIO
.sym 109834 RAM_rdata[4]
.sym 109837 isIO
.sym 109838 RAM_rdata[22]
.sym 109841 RAM_rdata[2]
.sym 109845 CPU.Iimm[4]
.sym 109846 CPU.Bimm[12]
.sym 109847 CPU.instr[3]
.sym 109848 CPU.instr[4]
.sym 109849 $abc$6176$CPU.LOAD_halfword[4]_new_inv_
.sym 109850 CPU.Jimm[12]
.sym 109851 $abc$6176$CPU.mem_rdata[4]_new_
.sym 109852 CPU.Jimm[13]
.sym 109853 $abc$6176$new_n1145_
.sym 109854 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 109855 $abc$6176$new_n1156_
.sym 109856 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 109857 $abc$6176$new_n1105_
.sym 109858 $abc$6176$new_n1120_
.sym 109859 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 109860 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 109861 isIO
.sym 109862 RAM_rdata[25]
.sym 109865 $abc$6176$CPU.LOAD_halfword[12]_new_inv_
.sym 109866 $abc$6176$CPU.LOAD_halfword[4]_new_inv_
.sym 109867 CPU.loadstore_addr[0]
.sym 109868 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 109869 CPU.aluPlus[12]
.sym 109870 CPU.aluMinus[12]
.sym 109871 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 109872 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 109873 $abc$6176$new_n1294_
.sym 109874 $abc$6176$new_n1293_
.sym 109875 $abc$6176$new_n1295_
.sym 109876 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 109877 CPU.rs2[31]
.sym 109878 mem_wdata[15]
.sym 109879 CPU.loadstore_addr[1]
.sym 109880 CPU.loadstore_addr[0]
.sym 109881 CPU.PCplusImm[5]
.sym 109882 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[5]_new_inv_
.sym 109883 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 109885 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[8]
.sym 109886 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 109887 CPU.aluIn1[8]
.sym 109888 $abc$6176$new_n1238_
.sym 109889 CPU.Bimm[12]
.sym 109890 CPU.Jimm[18]
.sym 109891 CPU.instr[4]
.sym 109892 CPU.instr[3]
.sym 109893 RAM_rdata[17]
.sym 109894 RAM_rdata[1]
.sym 109895 CPU.Jimm[13]
.sym 109896 CPU.loadstore_addr[1]
.sym 109897 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 109898 $abc$6176$CPU.shifter[9]_new_inv_
.sym 109899 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[22]_new_
.sym 109900 $abc$6176$new_n1432_
.sym 109901 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[20]
.sym 109905 RAM_rdata[15]
.sym 109909 $abc$6176$CPU.mem_rdata[6]_new_
.sym 109910 $abc$6176$new_n1668_
.sym 109911 CPU.Jimm[13]
.sym 109913 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 109914 CPU.Iimm[0]
.sym 109917 $abc$6176$new_n1239_
.sym 109918 $abc$6176$new_n1290_
.sym 109921 $abc$6176$new_n1283_
.sym 109922 $abc$6176$new_n1239_
.sym 109923 $abc$6176$new_n1272_
.sym 109925 mem_wdata[4]
.sym 109929 isIO
.sym 109930 RAM_rdata[27]
.sym 109933 $abc$6176$new_n1304_
.sym 109934 $abc$6176$new_n1315_
.sym 109935 CPU.PCplusImm[13]
.sym 109936 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 109937 CPU.Jimm[12]
.sym 109938 CPU.Jimm[13]
.sym 109941 CPU.aluPlus[26]
.sym 109942 CPU.aluMinus[26]
.sym 109943 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 109944 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 109945 $abc$6176$CPU.mem_rdata[29]_new_
.sym 109946 $abc$6176$CPU.mem_rdata[13]_new_
.sym 109947 CPU.loadstore_addr[1]
.sym 109949 $abc$6176$new_n1340_
.sym 109950 $abc$6176$new_n1679_
.sym 109951 CPU.PCplusImm[15]
.sym 109952 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 109953 CPU.aluPlus[16]
.sym 109954 CPU.aluMinus[16]
.sym 109955 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 109956 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 109957 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[24]
.sym 109958 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 109959 CPU.aluIn1[24]
.sym 109960 $abc$6176$new_n1460_
.sym 109961 CPU.aluPlus[24]
.sym 109962 CPU.aluMinus[24]
.sym 109963 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 109964 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 109965 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[0]_new_
.sym 109966 $abc$6176$new_n948_
.sym 109967 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 109968 $abc$6176$new_n1640_
.sym 109969 $abc$6176$CPU.LOAD_halfword[13]_new_inv_
.sym 109970 CPU.Jimm[12]
.sym 109971 $abc$6176$CPU.mem_rdata[13]_new_
.sym 109972 CPU.Jimm[13]
.sym 109973 mem_wdata[3]
.sym 109977 CPU.aluPlus[20]
.sym 109978 CPU.aluMinus[20]
.sym 109979 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 109980 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 109981 CPU.aluPlus[18]
.sym 109982 CPU.aluMinus[18]
.sym 109983 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 109984 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 109985 $abc$6176$new_n1328_
.sym 109986 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 109987 $abc$6176$new_n1330_
.sym 109989 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[11]_new_
.sym 109990 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3756[1]_new_
.sym 109991 $abc$6176$new_n1278_
.sym 109993 isIO
.sym 109994 RAM_rdata[30]
.sym 109997 CPU.aluPlus[28]
.sym 109998 CPU.aluMinus[28]
.sym 109999 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 110000 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 110001 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[11]
.sym 110002 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 110003 CPU.aluIn1[11]
.sym 110004 $abc$6176$new_n1282_
.sym 110005 CPU.aluPlus[21]
.sym 110006 CPU.aluMinus[21]
.sym 110007 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 110008 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 110009 CPU.loadstore_addr[0]
.sym 110010 $abc$6176$new_n1185_
.sym 110011 CPU.Jimm[12]
.sym 110012 $abc$6176$CPU.LOAD_halfword[6]_new_inv_
.sym 110013 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[21]
.sym 110017 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[14]
.sym 110018 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 110019 CPU.aluIn1[14]
.sym 110020 $abc$6176$new_n1331_
.sym 110021 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 110022 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 110023 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[29]
.sym 110024 CPU.aluIn1[29]
.sym 110025 CPU.aluPlus[13]
.sym 110026 CPU.aluMinus[13]
.sym 110027 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 110028 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 110029 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 110030 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 110031 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[30]
.sym 110032 CPU.aluIn1[30]
.sym 110033 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[22]
.sym 110034 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 110035 CPU.aluIn1[22]
.sym 110036 $abc$6176$new_n1436_
.sym 110037 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[30]
.sym 110041 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[25]
.sym 110042 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 110043 CPU.aluIn1[25]
.sym 110044 $abc$6176$new_n1472_
.sym 110045 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 110046 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 110047 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[15]
.sym 110048 CPU.aluIn1[15]
.sym 110061 CPU.Jimm[14]
.sym 110062 CPU.Jimm[12]
.sym 110063 CPU.Jimm[13]
.sym 110065 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 110066 CPU.Jimm[14]
.sym 110073 CPU.Jimm[12]
.sym 110074 CPU.Jimm[14]
.sym 110075 CPU.Jimm[13]
.sym 110077 CPU.PCplus4[28]
.sym 110078 CPU.aluPlus[28]
.sym 110079 $abc$6176$CPU.isJALR_new_
.sym 110513 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 110514 $abc$6176$CPU.shifter[3]_new_inv_
.sym 110515 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3828[1]_new_
.sym 110516 $abc$6176$new_n1073_
.sym 110521 mem_wdata[7]
.sym 110522 UART.data[9]
.sym 110523 UART.cnt[11]
.sym 110525 $abc$6176$auto$rtlil.cc:1969:NotGate$6102
.sym 110529 $abc$6176$CPU.shifter[30]_new_inv_
.sym 110530 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 110531 $abc$6176$new_n1007_
.sym 110532 $abc$6176$new_n1004_
.sym 110533 CPU.rs2[10]
.sym 110534 mem_wdata[2]
.sym 110535 CPU.loadstore_addr[0]
.sym 110541 $abc$6176$CPU.shifter[27]_new_inv_
.sym 110542 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 110543 $abc$6176$new_n1124_
.sym 110544 $abc$6176$new_n1125_
.sym 110549 uart_ready
.sym 110550 $abc$6176$and$riscv.v:362$159_Y_new_
.sym 110551 mem_addr[3]
.sym 110552 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4454[1]
.sym 110557 mem_wdata[0]
.sym 110558 UART.data[2]
.sym 110559 UART.cnt[11]
.sym 110561 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[10]
.sym 110565 CPU.aluPlus[3]
.sym 110566 CPU.aluMinus[3]
.sym 110567 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 110568 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 110569 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][21]_new_inv_
.sym 110570 $abc$6176$techmap$techmap\CPU.$sshr$riscv.v:127$70.$4\buffer[32:0][17]_new_inv_
.sym 110571 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 110572 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 110573 CPU.Bimm[5]
.sym 110574 mem_wdata[5]
.sym 110575 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 110577 CPU.aluPlus[4]
.sym 110578 CPU.aluMinus[4]
.sym 110579 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 110580 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 110581 CPU.aluPlus[1]
.sym 110582 CPU.aluMinus[1]
.sym 110583 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 110584 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 110585 $abc$6176$new_n1172_
.sym 110586 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1521_Y[6]_new_
.sym 110587 $abc$6176$new_n1175_
.sym 110589 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4454[1]
.sym 110594 CPU.aluIn1[0]
.sym 110595 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[0]
.sym 110598 CPU.aluIn1[1]
.sym 110599 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 110600 $auto$alumacc.cc:474:replace_alu$389.C[1]
.sym 110602 CPU.aluIn1[2]
.sym 110603 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[2]
.sym 110604 $auto$alumacc.cc:474:replace_alu$389.C[2]
.sym 110606 CPU.aluIn1[3]
.sym 110607 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[3]
.sym 110608 $auto$alumacc.cc:474:replace_alu$389.C[3]
.sym 110610 CPU.aluIn1[4]
.sym 110611 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 110612 $auto$alumacc.cc:474:replace_alu$389.C[4]
.sym 110614 CPU.aluIn1[5]
.sym 110615 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[5]
.sym 110616 $auto$alumacc.cc:474:replace_alu$389.C[5]
.sym 110618 CPU.aluIn1[6]
.sym 110619 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[6]
.sym 110620 $auto$alumacc.cc:474:replace_alu$389.C[6]
.sym 110622 CPU.aluIn1[7]
.sym 110623 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[7]
.sym 110624 $auto$alumacc.cc:474:replace_alu$389.C[7]
.sym 110626 CPU.aluIn1[8]
.sym 110627 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[8]
.sym 110628 $auto$alumacc.cc:474:replace_alu$389.C[8]
.sym 110630 CPU.aluIn1[9]
.sym 110631 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[9]
.sym 110632 $auto$alumacc.cc:474:replace_alu$389.C[9]
.sym 110634 CPU.aluIn1[10]
.sym 110635 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[10]
.sym 110636 $auto$alumacc.cc:474:replace_alu$389.C[10]
.sym 110638 CPU.aluIn1[11]
.sym 110639 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[11]
.sym 110640 $auto$alumacc.cc:474:replace_alu$389.C[11]
.sym 110642 CPU.aluIn1[12]
.sym 110643 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[12]
.sym 110644 $auto$alumacc.cc:474:replace_alu$389.C[12]
.sym 110646 CPU.aluIn1[13]
.sym 110647 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[13]
.sym 110648 $auto$alumacc.cc:474:replace_alu$389.C[13]
.sym 110650 CPU.aluIn1[14]
.sym 110651 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[14]
.sym 110652 $auto$alumacc.cc:474:replace_alu$389.C[14]
.sym 110654 CPU.aluIn1[15]
.sym 110655 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[15]
.sym 110656 $auto$alumacc.cc:474:replace_alu$389.C[15]
.sym 110658 CPU.aluIn1[16]
.sym 110659 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[16]
.sym 110660 $auto$alumacc.cc:474:replace_alu$389.C[16]
.sym 110662 CPU.aluIn1[17]
.sym 110663 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[17]
.sym 110664 $auto$alumacc.cc:474:replace_alu$389.C[17]
.sym 110666 CPU.aluIn1[18]
.sym 110667 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[18]
.sym 110668 $auto$alumacc.cc:474:replace_alu$389.C[18]
.sym 110670 CPU.aluIn1[19]
.sym 110671 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[19]
.sym 110672 $auto$alumacc.cc:474:replace_alu$389.C[19]
.sym 110674 CPU.aluIn1[20]
.sym 110675 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[20]
.sym 110676 $auto$alumacc.cc:474:replace_alu$389.C[20]
.sym 110678 CPU.aluIn1[21]
.sym 110679 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[21]
.sym 110680 $auto$alumacc.cc:474:replace_alu$389.C[21]
.sym 110682 CPU.aluIn1[22]
.sym 110683 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[22]
.sym 110684 $auto$alumacc.cc:474:replace_alu$389.C[22]
.sym 110686 CPU.aluIn1[23]
.sym 110687 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[23]
.sym 110688 $auto$alumacc.cc:474:replace_alu$389.C[23]
.sym 110690 CPU.aluIn1[24]
.sym 110691 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[24]
.sym 110692 $auto$alumacc.cc:474:replace_alu$389.C[24]
.sym 110694 CPU.aluIn1[25]
.sym 110695 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[25]
.sym 110696 $auto$alumacc.cc:474:replace_alu$389.C[25]
.sym 110698 CPU.aluIn1[26]
.sym 110699 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[26]
.sym 110700 $auto$alumacc.cc:474:replace_alu$389.C[26]
.sym 110702 CPU.aluIn1[27]
.sym 110703 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[27]
.sym 110704 $auto$alumacc.cc:474:replace_alu$389.C[27]
.sym 110706 CPU.aluIn1[28]
.sym 110707 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[28]
.sym 110708 $auto$alumacc.cc:474:replace_alu$389.C[28]
.sym 110710 CPU.aluIn1[29]
.sym 110711 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[29]
.sym 110712 $auto$alumacc.cc:474:replace_alu$389.C[29]
.sym 110714 CPU.aluIn1[30]
.sym 110715 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[30]
.sym 110716 $auto$alumacc.cc:474:replace_alu$389.C[30]
.sym 110718 CPU.aluIn1[31]
.sym 110719 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 110720 $auto$alumacc.cc:474:replace_alu$389.C[31]
.sym 110723 $PACKER_VCC_NET
.sym 110724 $auto$alumacc.cc:474:replace_alu$389.C[32]
.sym 110725 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[29]
.sym 110729 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[27]
.sym 110733 mem_wdata[0]
.sym 110734 CPU.Iimm[0]
.sym 110735 $abc$6176$new_n698_
.sym 110736 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$2574[0]_new_inv_
.sym 110737 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[7]
.sym 110741 CPU.Bimm[11]
.sym 110742 CPU.Bimm[1]
.sym 110743 CPU.Bimm[2]
.sym 110744 CPU.Bimm[4]
.sym 110745 CPU.Bimm[12]
.sym 110746 CPU.rs2[17]
.sym 110747 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 110749 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[10]
.sym 110750 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 110751 CPU.aluIn1[10]
.sym 110752 $abc$6176$new_n1267_
.sym 110753 CPU.aluPlus[27]
.sym 110754 CPU.aluMinus[27]
.sym 110755 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 110756 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 110757 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[9]
.sym 110758 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 110759 CPU.aluIn1[9]
.sym 110760 $abc$6176$new_n1253_
.sym 110761 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 110762 $techmap588\RAM.MEM.3.0.0.A1DATA_16[4]
.sym 110763 $abc$6176$new_n1043_
.sym 110765 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[14]
.sym 110769 CPU.Bimm[12]
.sym 110770 CPU.Jimm[15]
.sym 110771 CPU.instr[4]
.sym 110772 CPU.instr[3]
.sym 110773 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[23]
.sym 110777 CPU.Bimm[7]
.sym 110778 mem_wdata[7]
.sym 110779 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 110781 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[13]
.sym 110785 RAM_rdata[4]
.sym 110789 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 110790 $abc$6176$CPU.shifter[18]_new_inv_
.sym 110791 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[13]_new_
.sym 110792 $abc$6176$new_n1310_
.sym 110793 CPU.aluMinus[28]
.sym 110794 CPU.aluMinus[29]
.sym 110795 CPU.aluMinus[30]
.sym 110796 CPU.aluMinus[31]
.sym 110797 CPU.aluPlus[8]
.sym 110798 CPU.aluMinus[8]
.sym 110799 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 110800 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 110801 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[11]_new_
.sym 110802 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 110803 $abc$6176$new_n1284_
.sym 110804 $abc$6176$new_n1285_
.sym 110805 CPU.PCplus4[12]
.sym 110806 CPU.aluPlus[12]
.sym 110807 $abc$6176$CPU.isJALR_new_
.sym 110809 $abc$6176$CPU.mem_rdata[26]_new_
.sym 110810 $abc$6176$CPU.mem_rdata[10]_new_
.sym 110811 CPU.loadstore_addr[1]
.sym 110813 $abc$6176$new_n1301_
.sym 110814 $abc$6176$new_n1287_
.sym 110815 CPU.PCplus4[12]
.sym 110816 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 110817 CPU.loadstore_addr[0]
.sym 110818 $abc$6176$auto$wreduce.cc:455:run$332[1]_new_inv_
.sym 110819 $abc$6176$new_n1660_
.sym 110820 $abc$6176$CPU.mem_rdata[19]_new_
.sym 110825 CPU.Bimm[12]
.sym 110826 CPU.Jimm[14]
.sym 110827 CPU.instr[4]
.sym 110828 CPU.instr[3]
.sym 110829 CPU.Iimm[0]
.sym 110830 CPU.Bimm[12]
.sym 110831 CPU.instr[3]
.sym 110832 CPU.instr[4]
.sym 110833 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 110834 CPU.PCplus4[6]
.sym 110835 $abc$6176$new_n1670_
.sym 110836 $abc$6176$new_n1193_
.sym 110837 isIO
.sym 110838 RAM_rdata[20]
.sym 110841 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[14]_new_
.sym 110842 $abc$6176$new_n1675_
.sym 110843 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 110844 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 110845 CPU.Bimm[12]
.sym 110846 CPU.rs2[12]
.sym 110847 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 110849 CPU.aluMinus[24]
.sym 110850 CPU.aluMinus[25]
.sym 110851 CPU.aluMinus[26]
.sym 110852 CPU.aluMinus[27]
.sym 110853 CPU.PCplus4[13]
.sym 110854 CPU.aluPlus[13]
.sym 110855 $abc$6176$CPU.isJALR_new_
.sym 110857 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 110858 $abc$6176$CPU.mem_rdata[14]_new_
.sym 110861 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 110862 $techmap584\RAM.MEM.3.2.0.A1DATA_16[0]
.sym 110863 $techmap588\RAM.MEM.3.0.0.A1DATA_16[0]
.sym 110864 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 110865 CPU.Bimm[12]
.sym 110866 CPU.Jimm[17]
.sym 110867 CPU.instr[4]
.sym 110868 CPU.instr[3]
.sym 110869 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$3747[1]_new_
.sym 110870 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[12]_new_
.sym 110871 $abc$6176$new_n1296_
.sym 110872 $abc$6176$new_n1289_
.sym 110873 mem_rdata[9]
.sym 110877 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[12]
.sym 110878 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 110879 CPU.aluIn1[12]
.sym 110880 $abc$6176$new_n1300_
.sym 110881 $abc$6176$new_n1311_
.sym 110882 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 110883 $abc$6176$new_n1313_
.sym 110885 $abc$6176$new_n1321_
.sym 110886 $abc$6176$new_n1332_
.sym 110887 CPU.PCplusImm[14]
.sym 110888 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 110889 $abc$6176$CPU.LOAD_halfword[11]_new_inv_
.sym 110890 CPU.loadstore_addr[1]
.sym 110891 CPU.loadstore_addr[0]
.sym 110892 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 110893 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 110894 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 110895 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[13]
.sym 110896 CPU.aluIn1[13]
.sym 110897 $abc$6176$CPU.mem_rdata[30]_new_
.sym 110898 $abc$6176$CPU.mem_rdata[14]_new_
.sym 110899 CPU.loadstore_addr[1]
.sym 110900 CPU.loadstore_addr[0]
.sym 110901 isIO
.sym 110902 RAM_rdata[12]
.sym 110905 RAM_rdata[12]
.sym 110909 $abc$6176$CPU.LOAD_halfword[11]_new_inv_
.sym 110910 CPU.Jimm[12]
.sym 110911 $abc$6176$CPU.mem_rdata[11]_new_
.sym 110912 CPU.Jimm[13]
.sym 110913 $abc$6176$techmap\CPU.$ternary$riscv.v:184$87_Y[15]_new_
.sym 110914 $abc$6176$new_n1681_
.sym 110915 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 110916 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 110917 $abc$6176$CPU.shifter[4]_new_inv_
.sym 110918 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 110921 CPU.PCplus4[19]
.sym 110922 CPU.aluPlus[19]
.sym 110923 $abc$6176$CPU.isJALR_new_
.sym 110925 $abc$6176$new_n1239_
.sym 110926 $abc$6176$new_n1316_
.sym 110929 RAM_rdata[13]
.sym 110933 $abc$6176$CPU.mem_rdata[30]_new_
.sym 110934 $abc$6176$new_n1333_
.sym 110935 $abc$6176$auto$wreduce.cc:455:run$332[1]_new_inv_
.sym 110936 $abc$6176$new_n1239_
.sym 110937 isIO
.sym 110938 RAM_rdata[11]
.sym 110941 CPU.PCplus4[13]
.sym 110942 CPU.Jimm[13]
.sym 110943 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 110945 $abc$6176$CPU.mem_rdata[22]_new_
.sym 110946 $abc$6176$CPU.mem_rdata[6]_new_
.sym 110947 CPU.loadstore_addr[1]
.sym 110949 CPU.Bimm[12]
.sym 110950 CPU.rs2[20]
.sym 110951 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 110953 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 110954 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 110955 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[8]
.sym 110956 CPU.aluIn1[8]
.sym 110957 CPU.aluPlus[25]
.sym 110958 CPU.aluMinus[25]
.sym 110959 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 110960 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 110961 CPU.state[1]
.sym 110962 CPU.state[2]
.sym 110965 CPU.aluPlus[14]
.sym 110966 CPU.aluMinus[14]
.sym 110967 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 110968 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 110969 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 110970 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 110971 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[11]
.sym 110972 CPU.aluIn1[11]
.sym 110973 CPU.aluPlus[23]
.sym 110974 CPU.aluMinus[23]
.sym 110975 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 110976 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 110977 CPU.aluPlus[19]
.sym 110978 CPU.aluMinus[19]
.sym 110979 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 110980 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 110981 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 110982 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 110983 CPU.LTU
.sym 110985 CPU.aluPlus[15]
.sym 110986 CPU.aluMinus[15]
.sym 110987 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 110988 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 110989 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 110990 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 110991 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[27]
.sym 110992 CPU.aluIn1[27]
.sym 110993 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 110994 $abc$6176$CPU.shifter[17]_new_inv_
.sym 110995 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1523_Y[14]_new_
.sym 110996 $abc$6176$new_n1327_
.sym 110997 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 110998 CPU.LTU
.sym 110999 CPU.aluIn1[31]
.sym 111001 CPU.PCplusImm[30]
.sym 111002 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[30]_new_inv_
.sym 111003 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 111005 CPU.LTU
.sym 111006 $abc$6176$techmap\CPU.$logic_not$riscv.v:162$79_Y_new_
.sym 111007 CPU.Jimm[12]
.sym 111008 CPU.Jimm[13]
.sym 111481 UART.data[1]
.sym 111485 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 111486 CPU.state[1]
.sym 111487 CPU.state[2]
.sym 111488 CPU.state[0]
.sym 111489 mem_wdata[1]
.sym 111490 UART.data[3]
.sym 111491 UART.cnt[11]
.sym 111493 mem_wdata[4]
.sym 111494 UART.data[6]
.sym 111495 UART.cnt[11]
.sym 111497 $abc$6176$new_n1074_
.sym 111498 $abc$6176$techmap$techmap\CPU.$procmux$253.$and$/usr/bin/../share/yosys/techmap.v:434$1521_Y[3]_new_
.sym 111499 $abc$6176$new_n1076_
.sym 111500 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 111501 mem_wdata[2]
.sym 111502 UART.data[4]
.sym 111503 UART.cnt[11]
.sym 111505 UART.data[7]
.sym 111506 UART.data[6]
.sym 111507 UART.data[5]
.sym 111508 UART.data[4]
.sym 111509 mem_wdata[6]
.sym 111510 UART.data[8]
.sym 111511 UART.cnt[11]
.sym 111513 mem_wdata[3]
.sym 111514 UART.data[5]
.sym 111515 UART.cnt[11]
.sym 111517 mem_wdata[5]
.sym 111518 UART.data[7]
.sym 111519 UART.cnt[11]
.sym 111529 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 111530 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 111531 CPU.aluIn1[4]
.sym 111532 $abc$6176$new_n1126_
.sym 111537 CPU.state[0]
.sym 111538 isIO
.sym 111539 CPU.state[1]
.sym 111540 CPU.state[2]
.sym 111541 RAM_rdata[25]
.sym 111545 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 111546 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 111547 CPU.aluIn1[1]
.sym 111548 $abc$6176$new_n1005_
.sym 111557 CPU.PC[6]
.sym 111558 CPU.loadstore_addr[6]
.sym 111559 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 111561 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[6]
.sym 111562 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 111563 CPU.aluIn1[6]
.sym 111569 CPU.aluMinus[4]
.sym 111570 CPU.aluMinus[5]
.sym 111571 CPU.aluMinus[6]
.sym 111572 CPU.aluMinus[7]
.sym 111577 CPU.PC[7]
.sym 111578 CPU.loadstore_addr[7]
.sym 111579 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 111581 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[6]
.sym 111585 CPU.rs2[23]
.sym 111586 mem_wdata[7]
.sym 111587 CPU.loadstore_addr[1]
.sym 111597 CPU.aluMinus[0]
.sym 111598 CPU.aluMinus[1]
.sym 111599 CPU.aluMinus[2]
.sym 111600 CPU.aluMinus[3]
.sym 111601 CPU.Bimm[6]
.sym 111602 mem_wdata[6]
.sym 111603 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 111605 CPU.PC[10]
.sym 111606 CPU.loadstore_addr[10]
.sym 111607 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4229[2]_new_inv_
.sym 111609 CPU.rs2[19]
.sym 111610 mem_wdata[3]
.sym 111611 CPU.loadstore_addr[1]
.sym 111617 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[16]
.sym 111621 CPU.instr[5]
.sym 111622 CPU.Bimm[10]
.sym 111625 $abc$6176$auto$memory_bram.cc:960:replace_cell$539
.sym 111626 $techmap584\RAM.MEM.3.2.0.A1DATA_16[2]
.sym 111627 $techmap586\RAM.MEM.3.1.0.A1DATA_16[2]
.sym 111628 $abc$6176$auto$memory_bram.cc:960:replace_cell$552
.sym 111633 CPU.aluPlus[9]
.sym 111634 CPU.aluMinus[9]
.sym 111635 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 111636 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 111637 $abc$6176$CPU.LOAD_halfword[10]_new_inv_
.sym 111638 $abc$6176$CPU.LOAD_halfword[2]_new_inv_
.sym 111639 CPU.loadstore_addr[0]
.sym 111640 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2795[1]_new_
.sym 111641 CPU.rs2[17]
.sym 111642 mem_wdata[1]
.sym 111643 CPU.loadstore_addr[1]
.sym 111649 CPU.aluPlus[3]
.sym 111650 CPU.PC[2]
.sym 111651 CPU.PC[3]
.sym 111652 $abc$6176$CPU.isJALR_new_
.sym 111657 CPU.Bimm[12]
.sym 111658 CPU.Jimm[16]
.sym 111659 CPU.instr[4]
.sym 111660 CPU.instr[3]
.sym 111661 CPU.PCplusImm[3]
.sym 111662 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[3]_new_inv_
.sym 111663 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 111665 CPU.PCplus4[5]
.sym 111666 CPU.aluPlus[5]
.sym 111667 $abc$6176$CPU.isJALR_new_
.sym 111669 CPU.PCplus4[6]
.sym 111670 CPU.aluPlus[6]
.sym 111671 $abc$6176$CPU.isJALR_new_
.sym 111673 CPU.PCplusImm[6]
.sym 111674 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[6]_new_inv_
.sym 111675 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 111677 CPU.PC[2]
.sym 111678 CPU.aluPlus[2]
.sym 111679 $abc$6176$CPU.isJALR_new_
.sym 111681 CPU.PCplusImm[3]
.sym 111682 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 111683 $abc$6176$new_n949_
.sym 111689 CPU.PCplusImm[7]
.sym 111690 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[7]_new_inv_
.sym 111691 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 111693 CPU.PCplusImm[6]
.sym 111694 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 111695 $abc$6176$new_n949_
.sym 111697 CPU.instr[4]
.sym 111698 CPU.Bimm[2]
.sym 111699 CPU.Iimm[2]
.sym 111700 CPU.instr[3]
.sym 111701 CPU.instr[4]
.sym 111702 CPU.Bimm[3]
.sym 111703 CPU.Iimm[3]
.sym 111704 CPU.instr[3]
.sym 111705 CPU.instr[4]
.sym 111706 CPU.Bimm[11]
.sym 111707 CPU.Iimm[0]
.sym 111708 CPU.instr[3]
.sym 111709 CPU.PCplus4[7]
.sym 111710 CPU.aluPlus[7]
.sym 111711 $abc$6176$CPU.isJALR_new_
.sym 111713 CPU.Iimm[2]
.sym 111714 CPU.Bimm[12]
.sym 111715 CPU.instr[3]
.sym 111716 CPU.instr[4]
.sym 111717 CPU.Bimm[12]
.sym 111718 CPU.Jimm[12]
.sym 111719 CPU.instr[4]
.sym 111720 CPU.instr[3]
.sym 111721 CPU.PCplus4[8]
.sym 111722 CPU.aluPlus[8]
.sym 111723 $abc$6176$CPU.isJALR_new_
.sym 111725 CPU.PCplus4[9]
.sym 111726 CPU.aluPlus[9]
.sym 111727 $abc$6176$CPU.isJALR_new_
.sym 111729 CPU.Bimm[12]
.sym 111730 CPU.rs2[26]
.sym 111731 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 111733 CPU.instr[3]
.sym 111734 CPU.instr[4]
.sym 111735 CPU.Bimm[10]
.sym 111737 RAM_rdata[19]
.sym 111741 CPU.Bimm[12]
.sym 111742 CPU.Jimm[13]
.sym 111743 CPU.instr[4]
.sym 111744 CPU.instr[3]
.sym 111745 CPU.PCplusImm[8]
.sym 111746 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[8]_new_inv_
.sym 111747 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 111749 CPU.PCplusImm[12]
.sym 111750 $abc$6176$techmap\CPU.$ternary$riscv.v:184$86_Y[12]_new_
.sym 111751 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 111752 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 111753 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[7]
.sym 111754 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1568_new_
.sym 111755 CPU.aluIn1[7]
.sym 111756 $abc$6176$new_n1211_
.sym 111757 CPU.Bimm[3]
.sym 111758 $abc$6176$new_n739_
.sym 111759 $abc$6176$CPU.writeBackEn_new_inv_
.sym 111760 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 111761 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[31]
.sym 111765 $abc$6176$new_n1250_
.sym 111766 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 111767 $abc$6176$new_n1252_
.sym 111769 CPU.PCplusImm[2]
.sym 111770 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 111771 $abc$6176$new_n949_
.sym 111773 CPU.instr[4]
.sym 111774 CPU.Bimm[4]
.sym 111775 CPU.Iimm[4]
.sym 111776 CPU.instr[3]
.sym 111777 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[7]_new_inv_
.sym 111778 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[6]_new_inv_
.sym 111779 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[3]_new_inv_
.sym 111780 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[2]_new_inv_
.sym 111781 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[24]
.sym 111785 CPU.PCplusImm[9]
.sym 111786 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[9]_new_inv_
.sym 111787 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 111789 CPU.PCplusImm[9]
.sym 111790 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 111791 $abc$6176$new_n949_
.sym 111793 CPU.Bimm[10]
.sym 111794 CPU.Bimm[12]
.sym 111795 CPU.instr[3]
.sym 111796 CPU.instr[4]
.sym 111800 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[20]
.sym 111801 CPU.Jimm[12]
.sym 111802 CPU.Jimm[13]
.sym 111803 CPU.loadstore_addr[0]
.sym 111805 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 111806 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 111807 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[10]
.sym 111808 CPU.aluIn1[10]
.sym 111809 $abc$6176$new_n1279_
.sym 111810 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 111811 $abc$6176$new_n1281_
.sym 111813 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 111814 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 111815 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[9]
.sym 111816 CPU.aluIn1[9]
.sym 111817 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 111818 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 111819 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[7]
.sym 111820 CPU.aluIn1[7]
.sym 111821 CPU.PCplusImm[8]
.sym 111822 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 111823 $abc$6176$new_n949_
.sym 111825 CPU.Bimm[8]
.sym 111826 CPU.Bimm[12]
.sym 111827 CPU.instr[3]
.sym 111828 CPU.instr[4]
.sym 111829 $abc$6176$CPU.LOAD_halfword[12]_new_inv_
.sym 111830 CPU.Jimm[12]
.sym 111831 $abc$6176$CPU.mem_rdata[12]_new_
.sym 111832 CPU.Jimm[13]
.sym 111833 CPU.PCplusImm[22]
.sym 111834 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[22]_new_inv_
.sym 111835 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 111837 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 111838 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 111839 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[4]
.sym 111840 CPU.aluIn1[4]
.sym 111841 CPU.PCplusImm[12]
.sym 111842 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[12]_new_inv_
.sym 111843 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 111845 CPU.PCplus4[21]
.sym 111846 CPU.Iimm[1]
.sym 111847 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 111849 CPU.PCplus4[24]
.sym 111850 CPU.aluPlus[24]
.sym 111851 $abc$6176$CPU.isJALR_new_
.sym 111853 $abc$6176$new_n1297_
.sym 111854 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 111855 $abc$6176$new_n1299_
.sym 111857 $abc$6176$CPU.mem_rdata[27]_new_
.sym 111858 $abc$6176$CPU.mem_rdata[11]_new_
.sym 111859 CPU.loadstore_addr[1]
.sym 111861 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 111862 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 111863 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[12]
.sym 111864 CPU.aluIn1[12]
.sym 111865 $abc$6176$CPU.mem_rdata[28]_new_
.sym 111866 $abc$6176$CPU.mem_rdata[12]_new_
.sym 111867 CPU.loadstore_addr[1]
.sym 111869 CPU.Bimm[12]
.sym 111870 CPU.rs2[29]
.sym 111871 $abc$6176$techmap\CPU.$or$riscv.v:99$57_Y_new_
.sym 111873 CPU.PCplus4[27]
.sym 111874 CPU.aluPlus[27]
.sym 111875 $abc$6176$CPU.isJALR_new_
.sym 111877 CPU.PCplus4[15]
.sym 111878 CPU.aluPlus[15]
.sym 111879 $abc$6176$CPU.isJALR_new_
.sym 111881 CPU.rs2[20]
.sym 111882 mem_wdata[4]
.sym 111883 CPU.loadstore_addr[1]
.sym 111885 CPU.PCplus4[18]
.sym 111886 CPU.aluPlus[18]
.sym 111887 $abc$6176$CPU.isJALR_new_
.sym 111889 CPU.Jimm[17]
.sym 111890 CPU.PCplus4[17]
.sym 111891 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 111893 CPU.PCplus4[17]
.sym 111894 CPU.aluPlus[17]
.sym 111895 $abc$6176$CPU.isJALR_new_
.sym 111897 CPU.PCplus4[22]
.sym 111898 CPU.aluPlus[22]
.sym 111899 $abc$6176$CPU.isJALR_new_
.sym 111901 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 111902 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2634_new_inv_
.sym 111905 CPU.PCplus4[24]
.sym 111906 CPU.Iimm[4]
.sym 111907 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 111909 CPU.PCplus4[30]
.sym 111910 CPU.aluPlus[30]
.sym 111911 $abc$6176$CPU.isJALR_new_
.sym 111913 CPU.PCplus4[23]
.sym 111914 CPU.aluPlus[23]
.sym 111915 $abc$6176$CPU.isJALR_new_
.sym 111917 CPU.PCplus4[14]
.sym 111918 CPU.aluPlus[14]
.sym 111919 $abc$6176$CPU.isJALR_new_
.sym 111921 CPU.aluPlus[17]
.sym 111922 CPU.aluMinus[17]
.sym 111923 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 111924 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 111925 CPU.PCplus4[29]
.sym 111926 CPU.aluPlus[29]
.sym 111927 $abc$6176$CPU.isJALR_new_
.sym 111929 CPU.PCplus4[14]
.sym 111930 CPU.Jimm[14]
.sym 111931 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 111933 CPU.PCplus4[31]
.sym 111934 CPU.aluPlus[31]
.sym 111935 $abc$6176$CPU.isJALR_new_
.sym 111945 CPU.aluMinus[20]
.sym 111946 CPU.aluMinus[21]
.sym 111947 CPU.aluMinus[22]
.sym 111948 CPU.aluMinus[23]
.sym 111949 $abc$6176$new_n1347_
.sym 111950 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2612_new_inv_
.sym 111951 $abc$6176$new_n1349_
.sym 112425 $abc$6176$techmap\UART.$logic_not$emitter_uart.v:22$168_Y_new_
.sym 112426 UART.data[0]
.sym 112453 UART.data[3]
.sym 112454 UART.data[2]
.sym 112455 UART.data[1]
.sym 112456 UART.data[0]
.sym 112469 UART.cnt[11]
.sym 112477 UART.data[9]
.sym 112478 UART.data[8]
.sym 112479 $abc$6176$new_n685_
.sym 112480 $abc$6176$new_n686_
.sym 112509 $abc$6176$techmap\UART.$logic_not$emitter_uart.v:22$168_Y_new_
.sym 112510 UART.cnt[11]
.sym 112573 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 112574 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 112575 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[6]
.sym 112576 CPU.aluIn1[6]
.sym 112577 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[3]_new_
.sym 112578 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4556[1]_new_inv_
.sym 112581 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$2574[0]_new_inv_
.sym 112582 CPU.instr[6]
.sym 112583 CPU.instr[4]
.sym 112584 CPU.instr[5]
.sym 112585 CPU.instr[4]
.sym 112586 CPU.instr[6]
.sym 112587 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$2574[0]_new_inv_
.sym 112588 CPU.instr[5]
.sym 112593 CPU.instr[3]
.sym 112594 CPU.instr[4]
.sym 112595 CPU.Bimm[8]
.sym 112601 CPU.Bimm[5]
.sym 112602 CPU.Bimm[12]
.sym 112603 CPU.instr[3]
.sym 112604 CPU.instr[4]
.sym 112605 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[1]_new_inv_
.sym 112606 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[0]_new_inv_
.sym 112609 CPU.instr[3]
.sym 112610 CPU.instr[4]
.sym 112611 CPU.Bimm[5]
.sym 112613 CPU.instr[4]
.sym 112614 CPU.Bimm[1]
.sym 112615 CPU.Iimm[1]
.sym 112616 CPU.instr[3]
.sym 112621 CPU.instr[3]
.sym 112622 CPU.instr[4]
.sym 112623 CPU.Bimm[9]
.sym 112629 CPU.instr[3]
.sym 112630 CPU.instr[4]
.sym 112631 CPU.Bimm[6]
.sym 112637 CPU.instr[3]
.sym 112638 CPU.instr[4]
.sym 112639 CPU.Bimm[7]
.sym 112642 CPU.PC[1]
.sym 112643 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[1]
.sym 112646 CPU.PC[2]
.sym 112647 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[2]
.sym 112648 $auto$alumacc.cc:474:replace_alu$392.C[2]
.sym 112650 CPU.PC[3]
.sym 112651 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[3]
.sym 112652 $auto$alumacc.cc:474:replace_alu$392.C[3]
.sym 112654 CPU.PC[4]
.sym 112655 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[4]
.sym 112656 $auto$alumacc.cc:474:replace_alu$392.C[4]
.sym 112658 CPU.PC[5]
.sym 112659 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[5]
.sym 112660 $auto$alumacc.cc:474:replace_alu$392.C[5]
.sym 112662 CPU.PC[6]
.sym 112663 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[6]
.sym 112664 $auto$alumacc.cc:474:replace_alu$392.C[6]
.sym 112666 CPU.PC[7]
.sym 112667 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[7]
.sym 112668 $auto$alumacc.cc:474:replace_alu$392.C[7]
.sym 112670 CPU.PC[8]
.sym 112671 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[8]
.sym 112672 $auto$alumacc.cc:474:replace_alu$392.C[8]
.sym 112674 CPU.PC[9]
.sym 112675 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[9]
.sym 112676 $auto$alumacc.cc:474:replace_alu$392.C[9]
.sym 112678 CPU.PC[10]
.sym 112679 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[10]
.sym 112680 $auto$alumacc.cc:474:replace_alu$392.C[10]
.sym 112682 CPU.PC[11]
.sym 112683 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[11]
.sym 112684 $auto$alumacc.cc:474:replace_alu$392.C[11]
.sym 112686 CPU.PC[12]
.sym 112687 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[12]
.sym 112688 $auto$alumacc.cc:474:replace_alu$392.C[12]
.sym 112690 CPU.PC[13]
.sym 112691 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[13]
.sym 112692 $auto$alumacc.cc:474:replace_alu$392.C[13]
.sym 112694 CPU.PC[14]
.sym 112695 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[14]
.sym 112696 $auto$alumacc.cc:474:replace_alu$392.C[14]
.sym 112698 CPU.PC[15]
.sym 112699 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[15]
.sym 112700 $auto$alumacc.cc:474:replace_alu$392.C[15]
.sym 112702 CPU.PC[16]
.sym 112703 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[16]
.sym 112704 $auto$alumacc.cc:474:replace_alu$392.C[16]
.sym 112706 CPU.PC[17]
.sym 112707 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[17]
.sym 112708 $auto$alumacc.cc:474:replace_alu$392.C[17]
.sym 112710 CPU.PC[18]
.sym 112711 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[18]
.sym 112712 $auto$alumacc.cc:474:replace_alu$392.C[18]
.sym 112714 CPU.PC[19]
.sym 112715 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[19]
.sym 112716 $auto$alumacc.cc:474:replace_alu$392.C[19]
.sym 112718 CPU.PC[20]
.sym 112719 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[20]
.sym 112720 $auto$alumacc.cc:474:replace_alu$392.C[20]
.sym 112722 CPU.PC[21]
.sym 112723 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[21]
.sym 112724 $auto$alumacc.cc:474:replace_alu$392.C[21]
.sym 112726 CPU.PC[22]
.sym 112727 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[22]
.sym 112728 $auto$alumacc.cc:474:replace_alu$392.C[22]
.sym 112730 CPU.PC[23]
.sym 112731 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[23]
.sym 112732 $auto$alumacc.cc:474:replace_alu$392.C[23]
.sym 112734 CPU.PC[24]
.sym 112735 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[24]
.sym 112736 $auto$alumacc.cc:474:replace_alu$392.C[24]
.sym 112738 CPU.PC[25]
.sym 112739 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[25]
.sym 112740 $auto$alumacc.cc:474:replace_alu$392.C[25]
.sym 112742 CPU.PC[26]
.sym 112743 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[26]
.sym 112744 $auto$alumacc.cc:474:replace_alu$392.C[26]
.sym 112746 CPU.PC[27]
.sym 112747 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[27]
.sym 112748 $auto$alumacc.cc:474:replace_alu$392.C[27]
.sym 112750 CPU.PC[28]
.sym 112751 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[28]
.sym 112752 $auto$alumacc.cc:474:replace_alu$392.C[28]
.sym 112754 CPU.PC[29]
.sym 112755 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[29]
.sym 112756 $auto$alumacc.cc:474:replace_alu$392.C[29]
.sym 112758 CPU.PC[30]
.sym 112759 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[30]
.sym 112760 $auto$alumacc.cc:474:replace_alu$392.C[30]
.sym 112762 CPU.PC[31]
.sym 112763 CPU.Bimm[12]
.sym 112764 $auto$alumacc.cc:474:replace_alu$392.C[31]
.sym 112765 $abc$6176$auto$simplemap.cc:168:logic_reduce$2481[0]_new_inv_
.sym 112766 $abc$6176$new_n704_
.sym 112767 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[5]_new_inv_
.sym 112768 $abc$6176$auto$simplemap.cc:168:logic_reduce$2472[4]_new_inv_
.sym 112769 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2025_new_
.sym 112770 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 112771 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4125[0]_new_
.sym 112772 $abc$6176$CPU.EQ_new_
.sym 112773 CPU.Bimm[9]
.sym 112774 CPU.Bimm[12]
.sym 112775 CPU.instr[3]
.sym 112776 CPU.instr[4]
.sym 112777 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 112778 CPU.PCplus4[11]
.sym 112781 CPU.Iimm[1]
.sym 112782 CPU.Bimm[12]
.sym 112783 CPU.instr[3]
.sym 112784 CPU.instr[4]
.sym 112785 CPU.PCplusImm[11]
.sym 112786 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 112787 $abc$6176$new_n949_
.sym 112789 CPU.Bimm[6]
.sym 112790 CPU.Bimm[12]
.sym 112791 CPU.instr[3]
.sym 112792 CPU.instr[4]
.sym 112793 CPU.PCplus4[11]
.sym 112794 CPU.aluPlus[11]
.sym 112795 $abc$6176$CPU.isJALR_new_
.sym 112797 CPU.Bimm[7]
.sym 112798 CPU.Bimm[12]
.sym 112799 CPU.instr[3]
.sym 112800 CPU.instr[4]
.sym 112801 CPU.PCplus4[25]
.sym 112802 CPU.aluPlus[25]
.sym 112803 $abc$6176$CPU.isJALR_new_
.sym 112805 CPU.PCplusImm[20]
.sym 112806 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[20]_new_inv_
.sym 112807 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 112809 CPU.PCplusImm[25]
.sym 112810 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[25]_new_inv_
.sym 112811 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 112813 CPU.PCplus4[21]
.sym 112814 CPU.aluPlus[21]
.sym 112815 $abc$6176$CPU.isJALR_new_
.sym 112817 CPU.PCplusImm[24]
.sym 112818 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[24]_new_inv_
.sym 112819 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 112821 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 112822 $abc$6176$auto$simplemap.cc:309:simplemap_lut$1795_new_
.sym 112823 $abc$6176$auto$alumacc.cc:474:replace_alu$389.BB[1]
.sym 112824 CPU.aluIn1[1]
.sym 112829 CPU.PCplusImm[21]
.sym 112830 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[21]_new_inv_
.sym 112831 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 112833 CPU.aluMinus[16]
.sym 112834 CPU.aluMinus[17]
.sym 112835 CPU.aluMinus[18]
.sym 112836 CPU.aluMinus[19]
.sym 112837 CPU.PCplusImm[17]
.sym 112838 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[17]_new_inv_
.sym 112839 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 112841 CPU.Bimm[5]
.sym 112842 CPU.PCplus4[25]
.sym 112843 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 112845 CPU.PCplusImm[15]
.sym 112846 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[15]_new_inv_
.sym 112847 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 112849 CPU.PCplusImm[18]
.sym 112850 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[18]_new_inv_
.sym 112851 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 112853 CPU.PCplusImm[27]
.sym 112854 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[27]_new_inv_
.sym 112855 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 112861 CPU.PCplusImm[19]
.sym 112862 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[19]_new_inv_
.sym 112863 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 112869 CPU.instr[3]
.sym 112870 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 112873 CPU.PCplusImm[28]
.sym 112874 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[28]_new_inv_
.sym 112875 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 112877 CPU.PCplusImm[14]
.sym 112878 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[14]_new_inv_
.sym 112879 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 112881 CPU.PCplusImm[31]
.sym 112882 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[31]_new_inv_
.sym 112883 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 112885 CPU.PCplusImm[16]
.sym 112886 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[16]_new_inv_
.sym 112887 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 112889 CPU.PCplusImm[23]
.sym 112890 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[23]_new_inv_
.sym 112891 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 112893 CPU.PCplusImm[29]
.sym 112894 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[29]_new_inv_
.sym 112895 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 113382 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 113383 CW.reset_cnt[0]
.sym 113389 CW.reset_cnt[3]
.sym 113390 CW.reset_cnt[2]
.sym 113391 CW.reset_cnt[1]
.sym 113392 CW.reset_cnt[0]
.sym 113401 CW.reset_cnt[7]
.sym 113402 CW.reset_cnt[6]
.sym 113403 CW.reset_cnt[5]
.sym 113404 CW.reset_cnt[4]
.sym 113405 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$767[1]_new_
.sym 113406 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$767[0]_new_
.sym 113407 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$767[3]_new_
.sym 113408 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$767[2]_new_
.sym 113409 CW.reset_cnt[15]
.sym 113410 CW.reset_cnt[14]
.sym 113411 CW.reset_cnt[13]
.sym 113412 CW.reset_cnt[12]
.sym 113433 CW.reset_cnt[11]
.sym 113434 CW.reset_cnt[10]
.sym 113435 CW.reset_cnt[9]
.sym 113436 CW.reset_cnt[8]
.sym 113545 CPU.aluPlus[7]
.sym 113546 CPU.aluMinus[7]
.sym 113547 $abc$6176$techmap\CPU.$and$riscv.v:144$72_Y_new_
.sym 113548 $abc$6176$auto$simplemap.cc:168:logic_reduce$1572_new_inv_
.sym 113575 CPU.PC[0]
.sym 113581 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4580[1]_new_inv_
.sym 113582 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 113594 CPU.PC[0]
.sym 113605 CPU.PCplus4[4]
.sym 113606 CPU.aluPlus[4]
.sym 113607 $abc$6176$CPU.isJALR_new_
.sym 113613 CPU.PCplusImm[4]
.sym 113614 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[4]_new_inv_
.sym 113615 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 113629 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 113630 CPU.PCplus4[0]
.sym 113633 CPU.PCplusImm[0]
.sym 113634 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 113635 $abc$6176$new_n949_
.sym 113637 CPU.PCplusImm[4]
.sym 113638 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 113639 $abc$6176$new_n949_
.sym 113641 CPU.PCplusImm[10]
.sym 113642 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 113643 $abc$6176$new_n949_
.sym 113645 CPU.PCplusImm[10]
.sym 113646 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[10]_new_inv_
.sym 113647 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 113649 CPU.PCplusImm[2]
.sym 113650 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[2]_new_inv_
.sym 113651 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 113657 CPU.PCplusImm[7]
.sym 113658 $abc$6176$auto$simplemap.cc:256:simplemap_eqne$2656_new_inv_
.sym 113659 $abc$6176$new_n949_
.sym 113661 CPU.PCplus4[10]
.sym 113662 CPU.aluPlus[10]
.sym 113663 $abc$6176$CPU.isJALR_new_
.sym 113666 CPU.PC[2]
.sym 113671 CPU.PC[3]
.sym 113675 CPU.PC[4]
.sym 113676 $auto$alumacc.cc:474:replace_alu$395.C[4]
.sym 113679 CPU.PC[5]
.sym 113680 $auto$alumacc.cc:474:replace_alu$395.C[5]
.sym 113683 CPU.PC[6]
.sym 113684 $auto$alumacc.cc:474:replace_alu$395.C[6]
.sym 113687 CPU.PC[7]
.sym 113688 $auto$alumacc.cc:474:replace_alu$395.C[7]
.sym 113691 CPU.PC[8]
.sym 113692 $auto$alumacc.cc:474:replace_alu$395.C[8]
.sym 113695 CPU.PC[9]
.sym 113696 $auto$alumacc.cc:474:replace_alu$395.C[9]
.sym 113699 CPU.PC[10]
.sym 113700 $auto$alumacc.cc:474:replace_alu$395.C[10]
.sym 113703 CPU.PC[11]
.sym 113704 $auto$alumacc.cc:474:replace_alu$395.C[11]
.sym 113707 CPU.PC[12]
.sym 113708 $auto$alumacc.cc:474:replace_alu$395.C[12]
.sym 113711 CPU.PC[13]
.sym 113712 $auto$alumacc.cc:474:replace_alu$395.C[13]
.sym 113715 CPU.PC[14]
.sym 113716 $auto$alumacc.cc:474:replace_alu$395.C[14]
.sym 113719 CPU.PC[15]
.sym 113720 $auto$alumacc.cc:474:replace_alu$395.C[15]
.sym 113723 CPU.PC[16]
.sym 113724 $auto$alumacc.cc:474:replace_alu$395.C[16]
.sym 113727 CPU.PC[17]
.sym 113728 $auto$alumacc.cc:474:replace_alu$395.C[17]
.sym 113731 CPU.PC[18]
.sym 113732 $auto$alumacc.cc:474:replace_alu$395.C[18]
.sym 113735 CPU.PC[19]
.sym 113736 $auto$alumacc.cc:474:replace_alu$395.C[19]
.sym 113739 CPU.PC[20]
.sym 113740 $auto$alumacc.cc:474:replace_alu$395.C[20]
.sym 113743 CPU.PC[21]
.sym 113744 $auto$alumacc.cc:474:replace_alu$395.C[21]
.sym 113747 CPU.PC[22]
.sym 113748 $auto$alumacc.cc:474:replace_alu$395.C[22]
.sym 113751 CPU.PC[23]
.sym 113752 $auto$alumacc.cc:474:replace_alu$395.C[23]
.sym 113755 CPU.PC[24]
.sym 113756 $auto$alumacc.cc:474:replace_alu$395.C[24]
.sym 113759 CPU.PC[25]
.sym 113760 $auto$alumacc.cc:474:replace_alu$395.C[25]
.sym 113763 CPU.PC[26]
.sym 113764 $auto$alumacc.cc:474:replace_alu$395.C[26]
.sym 113767 CPU.PC[27]
.sym 113768 $auto$alumacc.cc:474:replace_alu$395.C[27]
.sym 113771 CPU.PC[28]
.sym 113772 $auto$alumacc.cc:474:replace_alu$395.C[28]
.sym 113775 CPU.PC[29]
.sym 113776 $auto$alumacc.cc:474:replace_alu$395.C[29]
.sym 113779 CPU.PC[30]
.sym 113780 $auto$alumacc.cc:474:replace_alu$395.C[30]
.sym 113783 CPU.PC[31]
.sym 113784 $auto$alumacc.cc:474:replace_alu$395.C[31]
.sym 113785 CPU.PCplus4[16]
.sym 113786 CPU.aluPlus[16]
.sym 113787 $abc$6176$CPU.isJALR_new_
.sym 113789 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2798_new_
.sym 113790 $abc$6176$auto$simplemap.cc:309:simplemap_lut$2788_new_
.sym 113791 $abc$6176$techmap\CPU.$logic_not$riscv.v:162$79_Y_new_
.sym 113792 $abc$6176$new_n699_
.sym 113793 CPU.PCplus4[26]
.sym 113794 CPU.aluPlus[26]
.sym 113795 $abc$6176$CPU.isJALR_new_
.sym 113797 CPU.PCplusImm[26]
.sym 113798 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[26]_new_inv_
.sym 113799 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 113801 CPU.PCplusImm[13]
.sym 113802 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[13]_new_inv_
.sym 113803 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 113809 CPU.Bimm[6]
.sym 113810 CPU.PCplus4[26]
.sym 113811 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 114338 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 114339 CW.reset_cnt[0]
.sym 114343 CW.reset_cnt[1]
.sym 114344 $auto$alumacc.cc:474:replace_alu$401.C[1]
.sym 114347 CW.reset_cnt[2]
.sym 114348 $auto$alumacc.cc:474:replace_alu$401.C[2]
.sym 114351 CW.reset_cnt[3]
.sym 114352 $auto$alumacc.cc:474:replace_alu$401.C[3]
.sym 114355 CW.reset_cnt[4]
.sym 114356 $auto$alumacc.cc:474:replace_alu$401.C[4]
.sym 114359 CW.reset_cnt[5]
.sym 114360 $auto$alumacc.cc:474:replace_alu$401.C[5]
.sym 114363 CW.reset_cnt[6]
.sym 114364 $auto$alumacc.cc:474:replace_alu$401.C[6]
.sym 114367 CW.reset_cnt[7]
.sym 114368 $auto$alumacc.cc:474:replace_alu$401.C[7]
.sym 114371 CW.reset_cnt[8]
.sym 114372 $auto$alumacc.cc:474:replace_alu$401.C[8]
.sym 114375 CW.reset_cnt[9]
.sym 114376 $auto$alumacc.cc:474:replace_alu$401.C[9]
.sym 114379 CW.reset_cnt[10]
.sym 114380 $auto$alumacc.cc:474:replace_alu$401.C[10]
.sym 114383 CW.reset_cnt[11]
.sym 114384 $auto$alumacc.cc:474:replace_alu$401.C[11]
.sym 114387 CW.reset_cnt[12]
.sym 114388 $auto$alumacc.cc:474:replace_alu$401.C[12]
.sym 114391 CW.reset_cnt[13]
.sym 114392 $auto$alumacc.cc:474:replace_alu$401.C[13]
.sym 114395 CW.reset_cnt[14]
.sym 114396 $auto$alumacc.cc:474:replace_alu$401.C[14]
.sym 114399 CW.reset_cnt[15]
.sym 114400 $auto$alumacc.cc:474:replace_alu$401.C[15]
.sym 114609 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 114610 CPU.PCplusImm[0]
.sym 114611 $abc$6176$new_n692_
.sym 114612 CPU.PCplus4[0]
.sym 114689 $abc$6176$CPU.takeBranch_new_inv_
.sym 114690 $abc$6176$CPU.isBranch_new_
.sym 114701 CPU.instr[3]
.sym 114702 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 114703 $abc$6176$techmap\CPU.$logic_and$riscv.v:186$90_Y_new_
.sym 114705 CPU.PCplus4[20]
.sym 114706 CPU.aluPlus[20]
.sym 114707 $abc$6176$CPU.isJALR_new_
.sym 114713 CPU.PCplusImm[11]
.sym 114714 $abc$6176$techmap\CPU.$ternary$riscv.v:188$92_Y[11]_new_inv_
.sym 114715 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 115557 CPU.aluPlus[1]
.sym 115558 $abc$6176$auto$alumacc.cc:474:replace_alu$392.BB[1]
.sym 115559 CPU.PC[1]
.sym 115560 $abc$6176$auto$simplemap.cc:250:simplemap_eqne$4572[1]_new_inv_
.sym 115633 $abc$6176$techmap\CPU.$logic_and$riscv.v:186$90_Y_new_
.sym 115634 $abc$6176$techmap\CPU.$logic_or$riscv.v:180$85_Y_new_
.sym 116573 $abc$6176$new_n692_
.sym 116574 $abc$6176$auto$simplemap.cc:127:simplemap_reduce$4580[1]_new_inv_
.sym 116575 $abc$6176$auto$alumacc.cc:474:replace_alu$401.AA[0]
.sym 117136 $PACKER_VCC_NET
