// Seed: 3256561202
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input supply0 id_3
    , id_16,
    input tri0 id_4,
    input tri id_5,
    input supply0 id_6,
    output tri0 id_7,
    output wand id_8,
    output uwire id_9,
    input supply0 id_10,
    input tri id_11,
    input tri id_12,
    input wor id_13,
    input uwire id_14
);
  wire id_17;
  wire id_18 = id_17;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output tri id_2,
    input wand id_3,
    input wire id_4,
    output wand id_5,
    input tri id_6
);
  always @(posedge 1);
  module_0(
      id_0, id_1, id_6, id_3, id_3, id_3, id_1, id_0, id_2, id_5, id_3, id_4, id_6, id_6, id_1
  );
endmodule
