<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>MIV_PLIC</name><vendor>Microchip</vendor><library>MiV</library><version>2.0.100</version><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>test\miv_plic_tb.v</name><fileType>verilogSource</fileType></file><file fileid="1"><name>test\coreparameters.v</name><fileType>verilogSource</fileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="2"><name>core\apb_interface.v</name><fileType>verilogSource</fileType></file><file fileid="3"><name>core\interrupt_claim_complete.v</name><fileType>verilogSource</fileType></file><file fileid="4"><name>core\interrupt_enable_register.v</name><fileType>verilogSource</fileType></file><file fileid="5"><name>core\interrupt_pending_register.v</name><fileType>verilogSource</fileType></file><file fileid="6"><name>core\miv_plic.v</name><fileType>verilogSource</fileType></file><file fileid="7"><name>core\plic_gateway.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>