clock {
  name: "clk"
  period: 20000
  rising_edge: 0
  falling_edge: 5000
  target_pin {
    cell: "clk"
    port: "INPAD"
  }
  origin: SDC
  uncertainty {
    value: 140
  }
}
