--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml TopLevel.twx TopLevel.ncd -o TopLevel.twr TopLevel.pcf
-ucf Constraints.ucf

Design file:              TopLevel.ncd
Physical constraint file: TopLevel.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLOCK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 136 paths analyzed, 38 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.385ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_129/COUNT_15 (SLICE_X7Y31.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     79.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_129/COUNT_3 (FF)
  Destination:          XLXI_129/COUNT_15 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.397ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.061 - 0.049)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_129/COUNT_3 to XLXI_129/COUNT_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.YQ       Tcko                  0.524   XLXI_129/COUNT<2>
                                                       XLXI_129/COUNT_3
    SLICE_X7Y25.G4       net (fanout=1)        0.510   XLXI_129/COUNT<3>
    SLICE_X7Y25.COUT     Topcyg                1.009   XLXI_129/COUNT<2>
                                                       XLXI_129/COUNT<3>_rt
                                                       XLXI_129/Mcount_COUNT_cy<3>
    SLICE_X7Y26.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<3>
    SLICE_X7Y26.COUT     Tbyp                  0.130   XLXI_129/COUNT<4>
                                                       XLXI_129/Mcount_COUNT_cy<4>
                                                       XLXI_129/Mcount_COUNT_cy<5>
    SLICE_X7Y27.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<5>
    SLICE_X7Y27.COUT     Tbyp                  0.130   XLXI_129/COUNT<6>
                                                       XLXI_129/Mcount_COUNT_cy<6>
                                                       XLXI_129/Mcount_COUNT_cy<7>
    SLICE_X7Y28.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<7>
    SLICE_X7Y28.COUT     Tbyp                  0.130   XLXI_129/COUNT<8>
                                                       XLXI_129/Mcount_COUNT_cy<8>
                                                       XLXI_129/Mcount_COUNT_cy<9>
    SLICE_X7Y29.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<9>
    SLICE_X7Y29.COUT     Tbyp                  0.130   XLXI_129/COUNT<10>
                                                       XLXI_129/Mcount_COUNT_cy<10>
                                                       XLXI_129/Mcount_COUNT_cy<11>
    SLICE_X7Y30.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<11>
    SLICE_X7Y30.COUT     Tbyp                  0.130   XLXI_129/COUNT<12>
                                                       XLXI_129/Mcount_COUNT_cy<12>
                                                       XLXI_129/Mcount_COUNT_cy<13>
    SLICE_X7Y31.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<13>
    SLICE_X7Y31.CLK      Tcinck                0.704   XLXI_129/COUNT<14>
                                                       XLXI_129/Mcount_COUNT_cy<14>
                                                       XLXI_129/Mcount_COUNT_xor<15>
                                                       XLXI_129/COUNT_15
    -------------------------------------------------  ---------------------------
    Total                                      3.397ns (2.887ns logic, 0.510ns route)
                                                       (85.0% logic, 15.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_129/COUNT_0 (FF)
  Destination:          XLXI_129/COUNT_15 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.389ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.061 - 0.049)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_129/COUNT_0 to XLXI_129/COUNT_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y24.XQ       Tcko                  0.495   XLXI_129/COUNT<0>
                                                       XLXI_129/COUNT_0
    SLICE_X7Y24.F2       net (fanout=1)        0.384   XLXI_129/COUNT<0>
    SLICE_X7Y24.COUT     Topcyf                1.026   XLXI_129/COUNT<0>
                                                       XLXI_129/Mcount_COUNT_lut<0>_INV_0
                                                       XLXI_129/Mcount_COUNT_cy<0>
                                                       XLXI_129/Mcount_COUNT_cy<1>
    SLICE_X7Y25.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<1>
    SLICE_X7Y25.COUT     Tbyp                  0.130   XLXI_129/COUNT<2>
                                                       XLXI_129/Mcount_COUNT_cy<2>
                                                       XLXI_129/Mcount_COUNT_cy<3>
    SLICE_X7Y26.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<3>
    SLICE_X7Y26.COUT     Tbyp                  0.130   XLXI_129/COUNT<4>
                                                       XLXI_129/Mcount_COUNT_cy<4>
                                                       XLXI_129/Mcount_COUNT_cy<5>
    SLICE_X7Y27.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<5>
    SLICE_X7Y27.COUT     Tbyp                  0.130   XLXI_129/COUNT<6>
                                                       XLXI_129/Mcount_COUNT_cy<6>
                                                       XLXI_129/Mcount_COUNT_cy<7>
    SLICE_X7Y28.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<7>
    SLICE_X7Y28.COUT     Tbyp                  0.130   XLXI_129/COUNT<8>
                                                       XLXI_129/Mcount_COUNT_cy<8>
                                                       XLXI_129/Mcount_COUNT_cy<9>
    SLICE_X7Y29.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<9>
    SLICE_X7Y29.COUT     Tbyp                  0.130   XLXI_129/COUNT<10>
                                                       XLXI_129/Mcount_COUNT_cy<10>
                                                       XLXI_129/Mcount_COUNT_cy<11>
    SLICE_X7Y30.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<11>
    SLICE_X7Y30.COUT     Tbyp                  0.130   XLXI_129/COUNT<12>
                                                       XLXI_129/Mcount_COUNT_cy<12>
                                                       XLXI_129/Mcount_COUNT_cy<13>
    SLICE_X7Y31.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<13>
    SLICE_X7Y31.CLK      Tcinck                0.704   XLXI_129/COUNT<14>
                                                       XLXI_129/Mcount_COUNT_cy<14>
                                                       XLXI_129/Mcount_COUNT_xor<15>
                                                       XLXI_129/COUNT_15
    -------------------------------------------------  ---------------------------
    Total                                      3.389ns (3.005ns logic, 0.384ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_129/COUNT_2 (FF)
  Destination:          XLXI_129/COUNT_15 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.360ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.061 - 0.049)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_129/COUNT_2 to XLXI_129/COUNT_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.XQ       Tcko                  0.495   XLXI_129/COUNT<2>
                                                       XLXI_129/COUNT_2
    SLICE_X7Y25.F3       net (fanout=1)        0.485   XLXI_129/COUNT<2>
    SLICE_X7Y25.COUT     Topcyf                1.026   XLXI_129/COUNT<2>
                                                       XLXI_129/COUNT<2>_rt
                                                       XLXI_129/Mcount_COUNT_cy<2>
                                                       XLXI_129/Mcount_COUNT_cy<3>
    SLICE_X7Y26.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<3>
    SLICE_X7Y26.COUT     Tbyp                  0.130   XLXI_129/COUNT<4>
                                                       XLXI_129/Mcount_COUNT_cy<4>
                                                       XLXI_129/Mcount_COUNT_cy<5>
    SLICE_X7Y27.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<5>
    SLICE_X7Y27.COUT     Tbyp                  0.130   XLXI_129/COUNT<6>
                                                       XLXI_129/Mcount_COUNT_cy<6>
                                                       XLXI_129/Mcount_COUNT_cy<7>
    SLICE_X7Y28.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<7>
    SLICE_X7Y28.COUT     Tbyp                  0.130   XLXI_129/COUNT<8>
                                                       XLXI_129/Mcount_COUNT_cy<8>
                                                       XLXI_129/Mcount_COUNT_cy<9>
    SLICE_X7Y29.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<9>
    SLICE_X7Y29.COUT     Tbyp                  0.130   XLXI_129/COUNT<10>
                                                       XLXI_129/Mcount_COUNT_cy<10>
                                                       XLXI_129/Mcount_COUNT_cy<11>
    SLICE_X7Y30.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<11>
    SLICE_X7Y30.COUT     Tbyp                  0.130   XLXI_129/COUNT<12>
                                                       XLXI_129/Mcount_COUNT_cy<12>
                                                       XLXI_129/Mcount_COUNT_cy<13>
    SLICE_X7Y31.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<13>
    SLICE_X7Y31.CLK      Tcinck                0.704   XLXI_129/COUNT<14>
                                                       XLXI_129/Mcount_COUNT_cy<14>
                                                       XLXI_129/Mcount_COUNT_xor<15>
                                                       XLXI_129/COUNT_15
    -------------------------------------------------  ---------------------------
    Total                                      3.360ns (2.875ns logic, 0.485ns route)
                                                       (85.6% logic, 14.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_129/COUNT_13 (SLICE_X7Y30.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     80.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_129/COUNT_3 (FF)
  Destination:          XLXI_129/COUNT_13 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.267ns (Levels of Logic = 6)
  Clock Path Skew:      0.012ns (0.061 - 0.049)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_129/COUNT_3 to XLXI_129/COUNT_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.YQ       Tcko                  0.524   XLXI_129/COUNT<2>
                                                       XLXI_129/COUNT_3
    SLICE_X7Y25.G4       net (fanout=1)        0.510   XLXI_129/COUNT<3>
    SLICE_X7Y25.COUT     Topcyg                1.009   XLXI_129/COUNT<2>
                                                       XLXI_129/COUNT<3>_rt
                                                       XLXI_129/Mcount_COUNT_cy<3>
    SLICE_X7Y26.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<3>
    SLICE_X7Y26.COUT     Tbyp                  0.130   XLXI_129/COUNT<4>
                                                       XLXI_129/Mcount_COUNT_cy<4>
                                                       XLXI_129/Mcount_COUNT_cy<5>
    SLICE_X7Y27.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<5>
    SLICE_X7Y27.COUT     Tbyp                  0.130   XLXI_129/COUNT<6>
                                                       XLXI_129/Mcount_COUNT_cy<6>
                                                       XLXI_129/Mcount_COUNT_cy<7>
    SLICE_X7Y28.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<7>
    SLICE_X7Y28.COUT     Tbyp                  0.130   XLXI_129/COUNT<8>
                                                       XLXI_129/Mcount_COUNT_cy<8>
                                                       XLXI_129/Mcount_COUNT_cy<9>
    SLICE_X7Y29.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<9>
    SLICE_X7Y29.COUT     Tbyp                  0.130   XLXI_129/COUNT<10>
                                                       XLXI_129/Mcount_COUNT_cy<10>
                                                       XLXI_129/Mcount_COUNT_cy<11>
    SLICE_X7Y30.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<11>
    SLICE_X7Y30.CLK      Tcinck                0.704   XLXI_129/COUNT<12>
                                                       XLXI_129/Mcount_COUNT_cy<12>
                                                       XLXI_129/Mcount_COUNT_xor<13>
                                                       XLXI_129/COUNT_13
    -------------------------------------------------  ---------------------------
    Total                                      3.267ns (2.757ns logic, 0.510ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_129/COUNT_0 (FF)
  Destination:          XLXI_129/COUNT_13 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.259ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.061 - 0.049)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_129/COUNT_0 to XLXI_129/COUNT_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y24.XQ       Tcko                  0.495   XLXI_129/COUNT<0>
                                                       XLXI_129/COUNT_0
    SLICE_X7Y24.F2       net (fanout=1)        0.384   XLXI_129/COUNT<0>
    SLICE_X7Y24.COUT     Topcyf                1.026   XLXI_129/COUNT<0>
                                                       XLXI_129/Mcount_COUNT_lut<0>_INV_0
                                                       XLXI_129/Mcount_COUNT_cy<0>
                                                       XLXI_129/Mcount_COUNT_cy<1>
    SLICE_X7Y25.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<1>
    SLICE_X7Y25.COUT     Tbyp                  0.130   XLXI_129/COUNT<2>
                                                       XLXI_129/Mcount_COUNT_cy<2>
                                                       XLXI_129/Mcount_COUNT_cy<3>
    SLICE_X7Y26.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<3>
    SLICE_X7Y26.COUT     Tbyp                  0.130   XLXI_129/COUNT<4>
                                                       XLXI_129/Mcount_COUNT_cy<4>
                                                       XLXI_129/Mcount_COUNT_cy<5>
    SLICE_X7Y27.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<5>
    SLICE_X7Y27.COUT     Tbyp                  0.130   XLXI_129/COUNT<6>
                                                       XLXI_129/Mcount_COUNT_cy<6>
                                                       XLXI_129/Mcount_COUNT_cy<7>
    SLICE_X7Y28.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<7>
    SLICE_X7Y28.COUT     Tbyp                  0.130   XLXI_129/COUNT<8>
                                                       XLXI_129/Mcount_COUNT_cy<8>
                                                       XLXI_129/Mcount_COUNT_cy<9>
    SLICE_X7Y29.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<9>
    SLICE_X7Y29.COUT     Tbyp                  0.130   XLXI_129/COUNT<10>
                                                       XLXI_129/Mcount_COUNT_cy<10>
                                                       XLXI_129/Mcount_COUNT_cy<11>
    SLICE_X7Y30.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<11>
    SLICE_X7Y30.CLK      Tcinck                0.704   XLXI_129/COUNT<12>
                                                       XLXI_129/Mcount_COUNT_cy<12>
                                                       XLXI_129/Mcount_COUNT_xor<13>
                                                       XLXI_129/COUNT_13
    -------------------------------------------------  ---------------------------
    Total                                      3.259ns (2.875ns logic, 0.384ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_129/COUNT_2 (FF)
  Destination:          XLXI_129/COUNT_13 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.230ns (Levels of Logic = 6)
  Clock Path Skew:      0.012ns (0.061 - 0.049)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_129/COUNT_2 to XLXI_129/COUNT_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.XQ       Tcko                  0.495   XLXI_129/COUNT<2>
                                                       XLXI_129/COUNT_2
    SLICE_X7Y25.F3       net (fanout=1)        0.485   XLXI_129/COUNT<2>
    SLICE_X7Y25.COUT     Topcyf                1.026   XLXI_129/COUNT<2>
                                                       XLXI_129/COUNT<2>_rt
                                                       XLXI_129/Mcount_COUNT_cy<2>
                                                       XLXI_129/Mcount_COUNT_cy<3>
    SLICE_X7Y26.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<3>
    SLICE_X7Y26.COUT     Tbyp                  0.130   XLXI_129/COUNT<4>
                                                       XLXI_129/Mcount_COUNT_cy<4>
                                                       XLXI_129/Mcount_COUNT_cy<5>
    SLICE_X7Y27.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<5>
    SLICE_X7Y27.COUT     Tbyp                  0.130   XLXI_129/COUNT<6>
                                                       XLXI_129/Mcount_COUNT_cy<6>
                                                       XLXI_129/Mcount_COUNT_cy<7>
    SLICE_X7Y28.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<7>
    SLICE_X7Y28.COUT     Tbyp                  0.130   XLXI_129/COUNT<8>
                                                       XLXI_129/Mcount_COUNT_cy<8>
                                                       XLXI_129/Mcount_COUNT_cy<9>
    SLICE_X7Y29.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<9>
    SLICE_X7Y29.COUT     Tbyp                  0.130   XLXI_129/COUNT<10>
                                                       XLXI_129/Mcount_COUNT_cy<10>
                                                       XLXI_129/Mcount_COUNT_cy<11>
    SLICE_X7Y30.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<11>
    SLICE_X7Y30.CLK      Tcinck                0.704   XLXI_129/COUNT<12>
                                                       XLXI_129/Mcount_COUNT_cy<12>
                                                       XLXI_129/Mcount_COUNT_xor<13>
                                                       XLXI_129/COUNT_13
    -------------------------------------------------  ---------------------------
    Total                                      3.230ns (2.745ns logic, 0.485ns route)
                                                       (85.0% logic, 15.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_129/COUNT_14 (SLICE_X7Y31.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     80.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_129/COUNT_3 (FF)
  Destination:          XLXI_129/COUNT_14 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.222ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.061 - 0.049)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_129/COUNT_3 to XLXI_129/COUNT_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.YQ       Tcko                  0.524   XLXI_129/COUNT<2>
                                                       XLXI_129/COUNT_3
    SLICE_X7Y25.G4       net (fanout=1)        0.510   XLXI_129/COUNT<3>
    SLICE_X7Y25.COUT     Topcyg                1.009   XLXI_129/COUNT<2>
                                                       XLXI_129/COUNT<3>_rt
                                                       XLXI_129/Mcount_COUNT_cy<3>
    SLICE_X7Y26.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<3>
    SLICE_X7Y26.COUT     Tbyp                  0.130   XLXI_129/COUNT<4>
                                                       XLXI_129/Mcount_COUNT_cy<4>
                                                       XLXI_129/Mcount_COUNT_cy<5>
    SLICE_X7Y27.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<5>
    SLICE_X7Y27.COUT     Tbyp                  0.130   XLXI_129/COUNT<6>
                                                       XLXI_129/Mcount_COUNT_cy<6>
                                                       XLXI_129/Mcount_COUNT_cy<7>
    SLICE_X7Y28.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<7>
    SLICE_X7Y28.COUT     Tbyp                  0.130   XLXI_129/COUNT<8>
                                                       XLXI_129/Mcount_COUNT_cy<8>
                                                       XLXI_129/Mcount_COUNT_cy<9>
    SLICE_X7Y29.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<9>
    SLICE_X7Y29.COUT     Tbyp                  0.130   XLXI_129/COUNT<10>
                                                       XLXI_129/Mcount_COUNT_cy<10>
                                                       XLXI_129/Mcount_COUNT_cy<11>
    SLICE_X7Y30.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<11>
    SLICE_X7Y30.COUT     Tbyp                  0.130   XLXI_129/COUNT<12>
                                                       XLXI_129/Mcount_COUNT_cy<12>
                                                       XLXI_129/Mcount_COUNT_cy<13>
    SLICE_X7Y31.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<13>
    SLICE_X7Y31.CLK      Tcinck                0.529   XLXI_129/COUNT<14>
                                                       XLXI_129/Mcount_COUNT_xor<14>
                                                       XLXI_129/COUNT_14
    -------------------------------------------------  ---------------------------
    Total                                      3.222ns (2.712ns logic, 0.510ns route)
                                                       (84.2% logic, 15.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_129/COUNT_0 (FF)
  Destination:          XLXI_129/COUNT_14 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.214ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.061 - 0.049)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_129/COUNT_0 to XLXI_129/COUNT_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y24.XQ       Tcko                  0.495   XLXI_129/COUNT<0>
                                                       XLXI_129/COUNT_0
    SLICE_X7Y24.F2       net (fanout=1)        0.384   XLXI_129/COUNT<0>
    SLICE_X7Y24.COUT     Topcyf                1.026   XLXI_129/COUNT<0>
                                                       XLXI_129/Mcount_COUNT_lut<0>_INV_0
                                                       XLXI_129/Mcount_COUNT_cy<0>
                                                       XLXI_129/Mcount_COUNT_cy<1>
    SLICE_X7Y25.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<1>
    SLICE_X7Y25.COUT     Tbyp                  0.130   XLXI_129/COUNT<2>
                                                       XLXI_129/Mcount_COUNT_cy<2>
                                                       XLXI_129/Mcount_COUNT_cy<3>
    SLICE_X7Y26.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<3>
    SLICE_X7Y26.COUT     Tbyp                  0.130   XLXI_129/COUNT<4>
                                                       XLXI_129/Mcount_COUNT_cy<4>
                                                       XLXI_129/Mcount_COUNT_cy<5>
    SLICE_X7Y27.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<5>
    SLICE_X7Y27.COUT     Tbyp                  0.130   XLXI_129/COUNT<6>
                                                       XLXI_129/Mcount_COUNT_cy<6>
                                                       XLXI_129/Mcount_COUNT_cy<7>
    SLICE_X7Y28.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<7>
    SLICE_X7Y28.COUT     Tbyp                  0.130   XLXI_129/COUNT<8>
                                                       XLXI_129/Mcount_COUNT_cy<8>
                                                       XLXI_129/Mcount_COUNT_cy<9>
    SLICE_X7Y29.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<9>
    SLICE_X7Y29.COUT     Tbyp                  0.130   XLXI_129/COUNT<10>
                                                       XLXI_129/Mcount_COUNT_cy<10>
                                                       XLXI_129/Mcount_COUNT_cy<11>
    SLICE_X7Y30.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<11>
    SLICE_X7Y30.COUT     Tbyp                  0.130   XLXI_129/COUNT<12>
                                                       XLXI_129/Mcount_COUNT_cy<12>
                                                       XLXI_129/Mcount_COUNT_cy<13>
    SLICE_X7Y31.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<13>
    SLICE_X7Y31.CLK      Tcinck                0.529   XLXI_129/COUNT<14>
                                                       XLXI_129/Mcount_COUNT_xor<14>
                                                       XLXI_129/COUNT_14
    -------------------------------------------------  ---------------------------
    Total                                      3.214ns (2.830ns logic, 0.384ns route)
                                                       (88.1% logic, 11.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_129/COUNT_2 (FF)
  Destination:          XLXI_129/COUNT_14 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.185ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.061 - 0.049)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_129/COUNT_2 to XLXI_129/COUNT_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.XQ       Tcko                  0.495   XLXI_129/COUNT<2>
                                                       XLXI_129/COUNT_2
    SLICE_X7Y25.F3       net (fanout=1)        0.485   XLXI_129/COUNT<2>
    SLICE_X7Y25.COUT     Topcyf                1.026   XLXI_129/COUNT<2>
                                                       XLXI_129/COUNT<2>_rt
                                                       XLXI_129/Mcount_COUNT_cy<2>
                                                       XLXI_129/Mcount_COUNT_cy<3>
    SLICE_X7Y26.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<3>
    SLICE_X7Y26.COUT     Tbyp                  0.130   XLXI_129/COUNT<4>
                                                       XLXI_129/Mcount_COUNT_cy<4>
                                                       XLXI_129/Mcount_COUNT_cy<5>
    SLICE_X7Y27.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<5>
    SLICE_X7Y27.COUT     Tbyp                  0.130   XLXI_129/COUNT<6>
                                                       XLXI_129/Mcount_COUNT_cy<6>
                                                       XLXI_129/Mcount_COUNT_cy<7>
    SLICE_X7Y28.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<7>
    SLICE_X7Y28.COUT     Tbyp                  0.130   XLXI_129/COUNT<8>
                                                       XLXI_129/Mcount_COUNT_cy<8>
                                                       XLXI_129/Mcount_COUNT_cy<9>
    SLICE_X7Y29.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<9>
    SLICE_X7Y29.COUT     Tbyp                  0.130   XLXI_129/COUNT<10>
                                                       XLXI_129/Mcount_COUNT_cy<10>
                                                       XLXI_129/Mcount_COUNT_cy<11>
    SLICE_X7Y30.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<11>
    SLICE_X7Y30.COUT     Tbyp                  0.130   XLXI_129/COUNT<12>
                                                       XLXI_129/Mcount_COUNT_cy<12>
                                                       XLXI_129/Mcount_COUNT_cy<13>
    SLICE_X7Y31.CIN      net (fanout=1)        0.000   XLXI_129/Mcount_COUNT_cy<13>
    SLICE_X7Y31.CLK      Tcinck                0.529   XLXI_129/COUNT<14>
                                                       XLXI_129/Mcount_COUNT_xor<14>
                                                       XLXI_129/COUNT_14
    -------------------------------------------------  ---------------------------
    Total                                      3.185ns (2.700ns logic, 0.485ns route)
                                                       (84.8% logic, 15.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLOCK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_129/COUNT_0 (SLICE_X7Y24.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_129/COUNT_0 (FF)
  Destination:          XLXI_129/COUNT_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_BUFGP rising at 83.333ns
  Destination Clock:    CLOCK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_129/COUNT_0 to XLXI_129/COUNT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y24.XQ       Tcko                  0.396   XLXI_129/COUNT<0>
                                                       XLXI_129/COUNT_0
    SLICE_X7Y24.F2       net (fanout=1)        0.307   XLXI_129/COUNT<0>
    SLICE_X7Y24.CLK      Tckf        (-Th)    -0.702   XLXI_129/COUNT<0>
                                                       XLXI_129/Mcount_COUNT_lut<0>_INV_0
                                                       XLXI_129/Mcount_COUNT_xor<0>
                                                       XLXI_129/COUNT_0
    -------------------------------------------------  ---------------------------
    Total                                      1.405ns (1.098ns logic, 0.307ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_129/COUNT_4 (SLICE_X7Y26.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_129/COUNT_4 (FF)
  Destination:          XLXI_129/COUNT_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_BUFGP rising at 83.333ns
  Destination Clock:    CLOCK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_129/COUNT_4 to XLXI_129/COUNT_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y26.XQ       Tcko                  0.396   XLXI_129/COUNT<4>
                                                       XLXI_129/COUNT_4
    SLICE_X7Y26.F2       net (fanout=1)        0.307   XLXI_129/COUNT<4>
    SLICE_X7Y26.CLK      Tckf        (-Th)    -0.702   XLXI_129/COUNT<4>
                                                       XLXI_129/COUNT<4>_rt
                                                       XLXI_129/Mcount_COUNT_xor<4>
                                                       XLXI_129/COUNT_4
    -------------------------------------------------  ---------------------------
    Total                                      1.405ns (1.098ns logic, 0.307ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_129/COUNT_8 (SLICE_X7Y28.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_129/COUNT_8 (FF)
  Destination:          XLXI_129/COUNT_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_BUFGP rising at 83.333ns
  Destination Clock:    CLOCK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_129/COUNT_8 to XLXI_129/COUNT_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.XQ       Tcko                  0.396   XLXI_129/COUNT<8>
                                                       XLXI_129/COUNT_8
    SLICE_X7Y28.F2       net (fanout=1)        0.307   XLXI_129/COUNT<8>
    SLICE_X7Y28.CLK      Tckf        (-Th)    -0.702   XLXI_129/COUNT<8>
                                                       XLXI_129/COUNT<8>_rt
                                                       XLXI_129/Mcount_COUNT_xor<8>
                                                       XLXI_129/COUNT_8
    -------------------------------------------------  ---------------------------
    Total                                      1.405ns (1.098ns logic, 0.307ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLOCK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.085ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: XLXI_129/COUNT<0>/CLK
  Logical resource: XLXI_129/COUNT_0/CK
  Location pin: SLICE_X7Y24.CLK
  Clock network: CLOCK_BUFGP
--------------------------------------------------------------------------------
Slack: 82.085ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: XLXI_129/COUNT<0>/CLK
  Logical resource: XLXI_129/COUNT_0/CK
  Location pin: SLICE_X7Y24.CLK
  Clock network: CLOCK_BUFGP
--------------------------------------------------------------------------------
Slack: 82.085ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: XLXI_129/COUNT<0>/CLK
  Logical resource: XLXI_129/COUNT_1/CK
  Location pin: SLICE_X7Y24.CLK
  Clock network: CLOCK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    3.385|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 136 paths, 0 nets, and 32 connections

Design statistics:
   Minimum period:   3.385ns{1}   (Maximum frequency: 295.421MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 30 11:20:57 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4507 MB



