
*** Running vivado
    with args -log cmd_handler.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source cmd_handler.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source cmd_handler.tcl -notrace
Command: link_design -top cmd_handler -part xc7s50fgga484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.srcs/sources_1/new/LBlockUART/PUF/PLL/PLL.dcp' for cell 'm_PUF/PLL_inst'
INFO: [Netlist 29-17] Analyzing 1050 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7s50fgga484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.srcs/sources_1/new/LBlockUART/PUF/PLL/PLL_board.xdc] for cell 'm_PUF/PLL_inst/inst'
Finished Parsing XDC File [c:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.srcs/sources_1/new/LBlockUART/PUF/PLL/PLL_board.xdc] for cell 'm_PUF/PLL_inst/inst'
Parsing XDC File [c:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.srcs/sources_1/new/LBlockUART/PUF/PLL/PLL.xdc] for cell 'm_PUF/PLL_inst/inst'
Finished Parsing XDC File [c:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.srcs/sources_1/new/LBlockUART/PUF/PLL/PLL.xdc] for cell 'm_PUF/PLL_inst/inst'
Parsing XDC File [C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.srcs/constrs_1/new/Glitch_PUF.xdc]
Finished Parsing XDC File [C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.srcs/constrs_1/new/Glitch_PUF.xdc]
Parsing XDC File [c:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.srcs/sources_1/new/LBlockUART/PUF/PLL/PLL_late.xdc] for cell 'm_PUF/PLL_inst/inst'
Finished Parsing XDC File [c:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.srcs/sources_1/new/LBlockUART/PUF/PLL/PLL_late.xdc] for cell 'm_PUF/PLL_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 687.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 687.398 ; gain = 332.512
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.814 . Memory (MB): peak = 696.180 ; gain = 8.781

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e36d4c13

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1161.535 ; gain = 465.355

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "acf054b4ecf713ca".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "3c08b0c83076e583".
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/.Xil/Vivado-1524-DESKTOP-5A27JPI/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [c:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/.Xil/Vivado-1524-DESKTOP-5A27JPI/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:12]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [c:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/.Xil/Vivado-1524-DESKTOP-5A27JPI/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/.Xil/Vivado-1524-DESKTOP-5A27JPI/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [c:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/.Xil/Vivado-1524-DESKTOP-5A27JPI/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:20]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/.Xil/Vivado-1524-DESKTOP-5A27JPI/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [c:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/.Xil/Vivado-1524-DESKTOP-5A27JPI/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:25]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/.Xil/Vivado-1524-DESKTOP-5A27JPI/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [c:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/.Xil/Vivado-1524-DESKTOP-5A27JPI/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:33]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [c:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/.Xil/Vivado-1524-DESKTOP-5A27JPI/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:36]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.418 . Memory (MB): peak = 1404.313 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1500a1595

Time (s): cpu = 00:00:14 ; elapsed = 00:00:51 . Memory (MB): peak = 1404.313 ; gain = 145.543

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1e57c9776

Time (s): cpu = 00:00:16 ; elapsed = 00:00:53 . Memory (MB): peak = 1404.313 ; gain = 145.543
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 12 cells
INFO: [Opt 31-1021] In phase Retarget, 360 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 135147bf6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:53 . Memory (MB): peak = 1404.313 ; gain = 145.543
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 353 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 18582a764

Time (s): cpu = 00:00:18 ; elapsed = 00:00:54 . Memory (MB): peak = 1404.313 ; gain = 145.543
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 46 cells
INFO: [Opt 31-1021] In phase Sweep, 2043 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG m_PUF/PLL_inst/inst/clk_out1_PLL_BUFG_inst to drive 0 load(s) on clock net m_PUF/PLL_inst/inst/clk_out1_PLL_BUFG
INFO: [Opt 31-194] Inserted BUFG m_PUF/PLL_inst/inst/clk_out2_PLL_BUFG_inst to drive 0 load(s) on clock net m_PUF/PLL_inst/inst/clk_out2_PLL_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 18ac34968

Time (s): cpu = 00:00:18 ; elapsed = 00:00:55 . Memory (MB): peak = 1404.313 ; gain = 145.543
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1c97efbdb

Time (s): cpu = 00:00:21 ; elapsed = 00:00:57 . Memory (MB): peak = 1404.313 ; gain = 145.543
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1d3a30a38

Time (s): cpu = 00:00:21 ; elapsed = 00:00:58 . Memory (MB): peak = 1404.313 ; gain = 145.543
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 63 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |              12  |                                            360  |
|  Constant propagation         |               0  |              16  |                                            353  |
|  Sweep                        |               0  |              46  |                                           2043  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             63  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1404.313 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1aa5a7e79

Time (s): cpu = 00:00:21 ; elapsed = 00:00:58 . Memory (MB): peak = 1404.313 ; gain = 145.543

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=27.891 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 1bf06e7fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1687.531 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1bf06e7fc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1687.531 ; gain = 283.219

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1bf06e7fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1687.531 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1687.531 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1489b491d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1687.531 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:20 . Memory (MB): peak = 1687.531 ; gain = 1000.133
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1687.531 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1687.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1687.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/cmd_handler_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1687.531 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file cmd_handler_drc_opted.rpt -pb cmd_handler_drc_opted.pb -rpx cmd_handler_drc_opted.rpx
Command: report_drc -file cmd_handler_drc_opted.rpt -pb cmd_handler_drc_opted.pb -rpx cmd_handler_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/cmd_handler_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1687.531 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 147fdaba5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 1687.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1687.531 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f875df2b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1687.531 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 127f758b1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1687.531 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 127f758b1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1687.531 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 127f758b1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1687.531 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1182d8e6b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1687.531 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1687.531 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1eb192384

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1687.531 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1f088daba

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1687.531 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f088daba

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1687.531 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13473efca

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1687.531 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bdaec5c8

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1687.531 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 194f2ca55

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1687.531 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1be77dcc2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1687.531 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b277ff23

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 1687.531 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1fa33fa18

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 1687.531 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1fa33fa18

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 1687.531 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bcfd7bc4

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bcfd7bc4

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 1687.531 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=27.752. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1cdf47501

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 1687.531 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1cdf47501

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 1687.531 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cdf47501

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 1687.531 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1cdf47501

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 1687.531 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1687.531 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 27bf8cbfe

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 1687.531 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 27bf8cbfe

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 1687.531 ; gain = 0.000
Ending Placer Task | Checksum: 1a17accc6

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 1687.531 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 1687.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1687.531 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1687.531 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1687.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/cmd_handler_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1687.531 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file cmd_handler_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 1687.531 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file cmd_handler_utilization_placed.rpt -pb cmd_handler_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cmd_handler_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 1687.531 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c183fecb ConstDB: 0 ShapeSum: dff6cdfb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1aeedf9f3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1687.531 ; gain = 0.000
Post Restoration Checksum: NetGraph: df6a3bc1 NumContArr: cf83be32 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1aeedf9f3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1687.531 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1aeedf9f3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1687.531 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1aeedf9f3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1687.531 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21c10bee3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1705.004 ; gain = 17.473
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.755 | TNS=0.000  | WHS=-0.165 | THS=-21.116|

Phase 2 Router Initialization | Checksum: 240251cf9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1721.852 ; gain = 34.320

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2141b9515

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1721.980 ; gain = 34.449

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1684
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.798 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 203aab9a6

Time (s): cpu = 00:00:50 ; elapsed = 00:00:37 . Memory (MB): peak = 1721.980 ; gain = 34.449

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.798 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 11f034b2e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1721.980 ; gain = 34.449
Phase 4 Rip-up And Reroute | Checksum: 11f034b2e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1721.980 ; gain = 34.449

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 11f034b2e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1721.980 ; gain = 34.449

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11f034b2e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1721.980 ; gain = 34.449
Phase 5 Delay and Skew Optimization | Checksum: 11f034b2e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1721.980 ; gain = 34.449

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: fc6e8530

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 1721.980 ; gain = 34.449
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.891 | TNS=0.000  | WHS=0.081  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1227fa0c0

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 1721.980 ; gain = 34.449
Phase 6 Post Hold Fix | Checksum: 1227fa0c0

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 1721.980 ; gain = 34.449

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.96923 %
  Global Horizontal Routing Utilization  = 7.07145 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e9391ee6

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 1721.980 ; gain = 34.449

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e9391ee6

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 1721.980 ; gain = 34.449

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 122a3e488

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 1721.980 ; gain = 34.449

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=26.891 | TNS=0.000  | WHS=0.081  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 122a3e488

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 1721.980 ; gain = 34.449
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 1721.980 ; gain = 34.449

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:44 . Memory (MB): peak = 1721.980 ; gain = 34.449
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1721.980 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1721.980 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1721.980 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/cmd_handler_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1721.980 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file cmd_handler_drc_routed.rpt -pb cmd_handler_drc_routed.pb -rpx cmd_handler_drc_routed.rpx
Command: report_drc -file cmd_handler_drc_routed.rpt -pb cmd_handler_drc_routed.pb -rpx cmd_handler_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/cmd_handler_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1725.336 ; gain = 3.355
INFO: [runtcl-4] Executing : report_methodology -file cmd_handler_methodology_drc_routed.rpt -pb cmd_handler_methodology_drc_routed.pb -rpx cmd_handler_methodology_drc_routed.rpx
Command: report_methodology -file cmd_handler_methodology_drc_routed.rpt -pb cmd_handler_methodology_drc_routed.pb -rpx cmd_handler_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/cmd_handler_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1753.953 ; gain = 28.617
INFO: [runtcl-4] Executing : report_power -file cmd_handler_power_routed.rpt -pb cmd_handler_power_summary_routed.pb -rpx cmd_handler_power_routed.rpx
Command: report_power -file cmd_handler_power_routed.rpt -pb cmd_handler_power_summary_routed.pb -rpx cmd_handler_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
110 Infos, 3 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1820.543 ; gain = 66.590
INFO: [runtcl-4] Executing : report_route_status -file cmd_handler_route_status.rpt -pb cmd_handler_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file cmd_handler_timing_summary_routed.rpt -pb cmd_handler_timing_summary_routed.pb -rpx cmd_handler_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file cmd_handler_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file cmd_handler_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file cmd_handler_bus_skew_routed.rpt -pb cmd_handler_bus_skew_routed.pb -rpx cmd_handler_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force cmd_handler.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net m_LBlock_Pack/m_AES_Comp/AES_Comp_ENC/EC/key_expansion_enc/round_enc/round_reg[4]_i_2_n_0 is a gated clock net sourced by a combinational pin m_LBlock_Pack/m_AES_Comp/AES_Comp_ENC/EC/key_expansion_enc/round_enc/round_reg[4]_i_2/O, cell m_LBlock_Pack/m_AES_Comp/AES_Comp_ENC/EC/key_expansion_enc/round_enc/round_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./cmd_handler.bit...
Writing bitstream ./cmd_handler.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 5 Warnings, 10 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 2252.750 ; gain = 428.004
INFO: [Common 17-206] Exiting Vivado at Sat Dec 26 10:13:42 2020...
