# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Sinalizador_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Datapath/Datapath.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Datapath
# -- Compiling architecture Arch of Datapath
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/RegW/RegW.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegW
# -- Compiling architecture RTL of RegW
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Reg_MA/Reg_MA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Reg_MA
# -- Compiling architecture arch of Reg_MA
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/BCD_7seg/BCD_7seg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Bcd_7seg
# -- Compiling architecture with_select_bcd7seg of Bcd_7seg
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Comparador/Comparador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Comparador
# -- Compiling architecture dataflow of Comparador
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Controladora/Controladora.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Controladora
# -- Compiling architecture arch of Controladora
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/Sinalizador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sinalizador
# -- Compiling architecture Arch of Sinalizador
# 
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/tb_Sinalizador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Sinalizador
# -- Compiling architecture teste of tb_Sinalizador
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/tb_Sinalizador.vhd(29): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/tb_Sinalizador.vhd(30): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/tb_Sinalizador.vhd(31): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/tb_Sinalizador.vhd(31): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/tb_Sinalizador.vhd(31): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  tb_Sinalizador
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_Sinalizador 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_sinalizador(teste)
# Loading work.sinalizador(arch)
# Loading work.controladora(arch)
# Loading work.datapath(arch)
# Loading work.regw(rtl)
# Loading work.reg_ma(arch)
# Loading work.comparador(dataflow)
# Loading work.bcd_7seg(with_select_bcd7seg)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: silva  Hostname: LAMACHINA  ProcessID: 2968
# 
#           Attempting to use alternate WLF file "./wlft3af4jw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft3af4jw
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /tb_sinalizador/instancia_Sinalizador/ViaDados/Comp
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /tb_sinalizador/instancia_Sinalizador/ViaDados/Comp
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /tb_sinalizador/instancia_Sinalizador/ViaDados/Comp
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tb_sinalizador/instancia_Sinalizador/ViaDados/Comp
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tb_sinalizador/instancia_Sinalizador/ViaDados/Comp
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tb_sinalizador/instancia_Sinalizador/ViaDados/Comp
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 5 ns  Iteration: 1  Instance: /tb_sinalizador/instancia_Sinalizador/ViaDados/Comp
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 5 ns  Iteration: 1  Instance: /tb_sinalizador/instancia_Sinalizador/ViaDados/Comp
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 5 ns  Iteration: 1  Instance: /tb_sinalizador/instancia_Sinalizador/ViaDados/Comp
do Sinalizador_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Datapath/Datapath.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Datapath
# -- Compiling architecture Arch of Datapath
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/RegW/RegW.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegW
# -- Compiling architecture RTL of RegW
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Reg_MA/Reg_MA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Reg_MA
# -- Compiling architecture arch of Reg_MA
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/BCD_7seg/BCD_7seg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Bcd_7seg
# -- Compiling architecture with_select_bcd7seg of Bcd_7seg
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Comparador/Comparador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Comparador
# -- Compiling architecture dataflow of Comparador
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Controladora/Controladora.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Controladora
# -- Compiling architecture arch of Controladora
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/Sinalizador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sinalizador
# -- Compiling architecture Arch of Sinalizador
# 
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/tb_Sinalizador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Sinalizador
# -- Compiling architecture teste of tb_Sinalizador
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/tb_Sinalizador.vhd(29): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/tb_Sinalizador.vhd(30): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/tb_Sinalizador.vhd(31): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/tb_Sinalizador.vhd(31): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/tb_Sinalizador.vhd(31): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  tb_Sinalizador
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_Sinalizador 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_sinalizador(teste)
# Loading work.sinalizador(arch)
# ** Warning: (vsim-3473) Component instance "clk : DivisorClock" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_sinalizador/instancia_Sinalizador File: B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/Sinalizador.vhd
# Loading work.controladora(arch)
# Loading work.datapath(arch)
# Loading work.regw(rtl)
# Loading work.reg_ma(arch)
# Loading work.comparador(dataflow)
# Loading work.bcd_7seg(with_select_bcd7seg)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: silva  Hostname: LAMACHINA  ProcessID: 2968
# 
#           Attempting to use alternate WLF file "./wlfthaqhmy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfthaqhmy
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /tb_sinalizador/instancia_Sinalizador/ViaDados/Comp
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /tb_sinalizador/instancia_Sinalizador/ViaDados/Comp
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /tb_sinalizador/instancia_Sinalizador/ViaDados/Comp
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tb_sinalizador/instancia_Sinalizador/ViaDados/Comp
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tb_sinalizador/instancia_Sinalizador/ViaDados/Comp
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tb_sinalizador/instancia_Sinalizador/ViaDados/Comp
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 5 ns  Iteration: 1  Instance: /tb_sinalizador/instancia_Sinalizador/ViaDados/Comp
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 5 ns  Iteration: 1  Instance: /tb_sinalizador/instancia_Sinalizador/ViaDados/Comp
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 5 ns  Iteration: 1  Instance: /tb_sinalizador/instancia_Sinalizador/ViaDados/Comp
