INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/exercise_07/exercise_07.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/exercise_07/exercise_07.srcs/sources_1/new/transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'transmitter'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/exercise_07/exercise_07.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test'
