[{"DBLP title": "Suppression of Intrinsic Delay Variation in FPGAs using Multiple Configurations.", "DBLP authors": ["Yohei Matsumoto", "Masakazu Hioki", "Takashi Kawanami", "Hanpei Koike", "Toshiyuki Tsutsumi", "Tadashi Nakagawa", "Toshihiro Sekigawa"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Statistical Analysis and Process Variation-Aware Routing and Skew Assignment for FPGAs.", "DBLP authors": ["Satish Sivaswamy", "Kia Bazargan"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "A Desktop Computer with a Reconfigurable Pentium\u00ae.", "DBLP authors": ["Shih-Lien Lu", "Peter Yiannacouras", "Taeweon Suh", "Rolf Kassa", "Michael Konow"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Designing Efficient Input Interconnect Blocks for LUT Clusters Using Counting and Entropy.", "DBLP authors": ["Wenyi Feng", "Sinan Kaptanoglu"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "A Synthesizable Datapath-Oriented Embedded FPGA Fabric for Silicon Debug Applications.", "DBLP authors": ["Steven J. E. Wilton", "Chun Hok Ho", "Bradley R. Quinton", "Philip Heng Wai Leong", "Wayne Luk"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Special-Purpose Hardware for Solving the Elliptic Curve Discrete Logarithm Problem.", "DBLP authors": ["Tim G\u00fcneysu", "Christof Paar", "Jan Pelzl"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Mercury BLASTP: Accelerating Protein Sequence Alignment.", "DBLP authors": ["Arpith C. Jacob", "Joseph M. Lancaster", "Jeremy Buhler", "Brandon Harris", "Roger D. Chamberlain"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Parametric Yield Modeling and Simulations of FPGA Circuits Considering Within-Die Delay Variations.", "DBLP authors": ["N. Pete Sedcole", "Peter Y. K. Cheung"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Merged Dictionary Code Compression for FPGA Implementation of Custom Microcoded PEs.", "DBLP authors": ["Bita Gorjiara", "Mehrdad Reshadi", "Daniel Gajski"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Multivariate Gaussian Random Number Generation Targeting Reconfigurable Hardware.", "DBLP authors": ["David B. Thomas", "Wayne Luk"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "On the trade-off between power and flexibility of FPGA clock networks.", "DBLP authors": ["Julien Lamoureux", "Steven J. E. Wilton"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "An open-source HyperTransport core.", "DBLP authors": ["David Slogsnat", "Alexander Giese", "Mondrian N\u00fcssle", "Ulrich Br\u00fcning"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Particle graphics on reconfigurable hardware.", "DBLP authors": ["John Sachs Beeckler", "Warren J. Gross"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Perturb+mutate: Semisynthetic circuit generation for incremental placement and routing.", "DBLP authors": ["David Grant", "Guy G. Lemieux"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Perfecto: A systemc-based design-space exploration framework for dynamically reconfigurable architectures.", "DBLP authors": ["Pao-Ann Hsiung", "Chao-Sheng Lin", "Chih-Feng Liao"], "year": 2008, "MAG papers": [], "source": null}]