Source Block: hdl/library/axi_ad9361/axi_ad9361_alt.v@265:275@HdlStmAssign

  // defaults

  assign s_axi_bid = s_axi_awid;
  assign s_axi_rid = s_axi_arid;
  assign s_axi_rlast = 1'd0;

  // ad9361 lite version

  axi_ad9361 #(
    .PCORE_ID (PCORE_ID),

Diff Content:
- 270   assign s_axi_rlast = 1'd0;
+ 270   always @(posedge s_axi_aclk) begin
+ 270     if (s_axi_awready)
+ 270 	    s_axi_bid <= s_axi_awid;
+ 270   end
+ 270   always @(posedge s_axi_aclk) begin
+ 270     if (s_axi_arready)
+ 270 	    s_axi_rid <= s_axi_arid;
+ 270   end
+ 270   assign s_axi_rlast = 1'd1;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/axi_dmac_alt.v@353:363
  output                                    irq;

  // defaults

  assign s_axi_bid = s_axi_awid;
  assign s_axi_rid = s_axi_arid;
  assign s_axi_rlast = 1'd0;

  // instantiation

  axi_dmac #(

Clone Blocks 2:
hdl/library/axi_ad9671/axi_ad9671_alt.v@158:168

  // defaults

  assign s_axi_bid = s_axi_awid;
  assign s_axi_rid = s_axi_arid;
  assign s_axi_rlast = 1'd0;

  // ad9671 lite version

  axi_ad9671 #(
    .PCORE_ID (PCORE_ID),

Clone Blocks 3:
hdl/library/axi_ad9361/axi_ad9361_alt.v@264:274
  output [ 61:0]                      dev_l_dbg_data;

  // defaults

  assign s_axi_bid = s_axi_awid;
  assign s_axi_rid = s_axi_arid;
  assign s_axi_rlast = 1'd0;

  // ad9361 lite version

  axi_ad9361 #(

Clone Blocks 4:
hdl/library/axi_hdmi_tx/axi_hdmi_tx_alt.v@207:217

  // defaults

  assign s_axi_bid = s_axi_awid;
  assign s_axi_rid = s_axi_arid;
  assign s_axi_rlast = 1'd0;

  // hdmi tx lite version

  axi_hdmi_tx #(
    .PCORE_ID (PCORE_ID),

Clone Blocks 5:
hdl/library/axi_dmac/axi_dmac_alt.v@352:362

  output                                    irq;

  // defaults

  assign s_axi_bid = s_axi_awid;
  assign s_axi_rid = s_axi_arid;
  assign s_axi_rlast = 1'd0;

  // instantiation


Clone Blocks 6:
hdl/library/axi_hdmi_tx/axi_hdmi_tx_alt.v@205:215

  wire                                vdma_fsync;

  // defaults

  assign s_axi_bid = s_axi_awid;
  assign s_axi_rid = s_axi_arid;
  assign s_axi_rlast = 1'd0;

  // hdmi tx lite version


Clone Blocks 7:
hdl/library/axi_ad9250/axi_ad9250_alt.v@162:172
  input                               s_axi_rready;

  // defaults

  assign s_axi_bid = s_axi_awid;
  assign s_axi_rid = s_axi_arid;
  assign s_axi_rlast = 1'd0;

  // ad9250 lite version

  axi_ad9250 #(

Clone Blocks 8:
hdl/library/axi_dmac/axi_dmac_alt.v@354:364

  // defaults

  assign s_axi_bid = s_axi_awid;
  assign s_axi_rid = s_axi_arid;
  assign s_axi_rlast = 1'd0;

  // instantiation

  axi_dmac #(
    .PCORE_ID (PCORE_ID),

Clone Blocks 9:
hdl/library/axi_ad9671/axi_ad9671_alt.v@157:167
  input                               s_axi_rready;

  // defaults

  assign s_axi_bid = s_axi_awid;
  assign s_axi_rid = s_axi_arid;
  assign s_axi_rlast = 1'd0;

  // ad9671 lite version

  axi_ad9671 #(

Clone Blocks 10:
hdl/library/axi_ad9250/axi_ad9250_alt.v@163:173

  // defaults

  assign s_axi_bid = s_axi_awid;
  assign s_axi_rid = s_axi_arid;
  assign s_axi_rlast = 1'd0;

  // ad9250 lite version

  axi_ad9250 #(
    .PCORE_ID (PCORE_ID),

