// Seed: 3789097491
module module_0 ();
  assign {id_1, 1 - 1'd0, 1, id_1, 1, ~|1'b0 - 1} = id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  module_0();
endmodule
module module_2 (
    output supply1 id_0,
    output wire id_1,
    output supply0 id_2,
    output wand id_3,
    input tri id_4,
    output supply1 id_5,
    input supply1 id_6,
    output wor id_7,
    output supply1 id_8,
    output wire id_9,
    output tri id_10,
    input tri1 id_11,
    input supply1 id_12,
    output wand id_13,
    output tri id_14,
    input tri0 id_15,
    input uwire id_16,
    output wor id_17,
    output wire id_18,
    output wire id_19,
    input wire id_20,
    output supply1 id_21
    , id_23
);
  wire id_24, id_25, id_26;
  id_27();
  xor (id_0, id_11, id_12, id_15, id_16, id_20, id_23, id_24, id_25, id_26, id_27, id_4, id_6);
  module_0();
endmodule
