// Seed: 1008378015
module module_0 (
    output tri id_0,
    input tri0 id_1,
    input tri1 id_2,
    input wand id_3,
    input wor id_4,
    input tri id_5,
    output wand id_6,
    input supply1 id_7,
    input tri0 id_8,
    input supply0 id_9,
    input tri0 id_10
);
  wire id_12;
endmodule
module module_1 (
    input wor id_0
    , id_14,
    input wire id_1,
    input uwire id_2,
    input supply1 id_3,
    input wor id_4,
    input tri1 id_5,
    input tri1 id_6,
    output supply0 id_7,
    output supply0 id_8,
    input tri0 id_9,
    input tri0 id_10,
    output wire id_11,
    input wand id_12
);
  module_0(
      id_8, id_10, id_6, id_9, id_5, id_9, id_11, id_5, id_4, id_2, id_10
  );
  wire id_15;
  nor (id_8, id_1, id_6, id_2, id_3, id_9, id_4);
endmodule
