Following reset&#65292;only three things are guaranteed in SR: 
<P></P>
<P><FONT class=clozed>The CPU is in kernel mode; </FONT></P>
<P><FONT class=clozed>interrupts are disabled; </FONT></P>
<P><FONT class=clozed>and exceptions will vector through the uncached entry points&#8212;that is, SR(BEV) = 1. </FONT></P>
<P><FONT class=clozed>In modern CPUs, the first two conditions (and more beside) are typically guaranteed by setting the exception-mode bit SR(EXL), and this is implied by treating reset as an exception.</FONT></FONT></FONT>