Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May  8 14:27:56 2025
| Host         : DESKTOP-OFMTL6K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AXI4_TOP_control_sets_placed.rpt
| Design       : AXI4_TOP
| Device       : xc7z010
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              26 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              79 |           18 |
| Yes          | No                    | Yes                    |              24 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+---------------------------------------------+----------------------------------+------------------+----------------+--------------+
|   Clock Signal  |                Enable Signal                |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+---------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  aclk_IBUF_BUFG |                                             |                                  |                1 |              1 |         1.00 |
|  aclk_IBUF_BUFG | master_inst/wr_addr_inst/awburst[1]_i_1_n_0 |                                  |                1 |              2 |         2.00 |
|  aclk_IBUF_BUFG | master_inst/wr_data_inst/wr_cnt[7]_i_1_n_0  | master_inst/wr_data_inst/aresetn |                4 |              8 |         2.00 |
|  aclk_IBUF_BUFG | slave_inst/u_read/re_scnt_0                 | master_inst/wr_data_inst/aresetn |                3 |              8 |         2.67 |
|  aclk_IBUF_BUFG | master_inst/re_data_inst/re_cnt[7]_i_1_n_0  | master_inst/wr_data_inst/aresetn |                2 |              8 |         4.00 |
|  aclk_IBUF_BUFG | master_inst/re_addr_inst/arlen[7]_i_1_n_0   |                                  |                5 |             13 |         2.60 |
|  aclk_IBUF_BUFG |                                             | master_inst/wr_data_inst/aresetn |                9 |             26 |         2.89 |
|  aclk_IBUF_BUFG | master_inst/wr_data_inst/wdata[31]_i_1_n_0  |                                  |                6 |             32 |         5.33 |
|  aclk_IBUF_BUFG | master_inst/re_addr_inst/E[0]               |                                  |                6 |             32 |         5.33 |
+-----------------+---------------------------------------------+----------------------------------+------------------+----------------+--------------+


