<!doctype html>
<html>
<head>
<meta charset='UTF-8'><meta name='viewport' content='width=device-width initial-scale=1'>
<title>escape_routing.md</title><link href='http://fonts.googleapis.com/css?family=Open+Sans:400italic,700italic,700,400&subset=latin,latin-ext' rel='stylesheet' type='text/css' /><style type='text/css'>html {overflow-x: initial !important;}html { font-size: 14px; background-color: rgb(255, 255, 255); color: rgb(51, 51, 51); }
body { margin: 0px; padding: 0px; height: auto; bottom: 0px; top: 0px; left: 0px; right: 0px; font-family: "Helvetica Neue", Helvetica, Arial, sans-serif; font-size: 1rem; line-height: 1.42857; overflow-x: hidden; background: inherit; }
a:active, a:hover { outline: 0px; }
.in-text-selection, ::selection { background: rgb(181, 214, 252); text-shadow: none; }
#write { margin: 0px auto; height: auto; width: inherit; word-break: normal; word-wrap: break-word; position: relative; padding-bottom: 70px; white-space: pre-wrap; overflow-x: visible; }
.for-image #write { padding-left: 8px; padding-right: 8px; }
body.typora-export { padding-left: 30px; padding-right: 30px; }
@media screen and (max-width: 500px) {
  body.typora-export { padding-left: 0px; padding-right: 0px; }
  .CodeMirror-sizer { margin-left: 0px !important; }
  .CodeMirror-gutters { display: none !important; }
}
.typora-export #write { margin: 0px auto; }
#write > p:first-child, #write > ul:first-child, #write > ol:first-child, #write > pre:first-child, #write > blockquote:first-child, #write > div:first-child, #write > table:first-child { margin-top: 30px; }
#write li > table:first-child { margin-top: -20px; }
img { max-width: 100%; vertical-align: middle; }
input, button, select, textarea { color: inherit; font-style: inherit; font-variant: inherit; font-weight: inherit; font-stretch: inherit; font-size: inherit; line-height: inherit; font-family: inherit; }
input[type="checkbox"], input[type="radio"] { line-height: normal; padding: 0px; }
::before, ::after, * { box-sizing: border-box; }
#write p, #write h1, #write h2, #write h3, #write h4, #write h5, #write h6, #write div, #write pre { width: inherit; }
#write p, #write h1, #write h2, #write h3, #write h4, #write h5, #write h6 { position: relative; }
h1 { font-size: 2rem; }
h2 { font-size: 1.8rem; }
h3 { font-size: 1.6rem; }
h4 { font-size: 1.4rem; }
h5 { font-size: 1.2rem; }
h6 { font-size: 1rem; }
p { -webkit-margin-before: 1rem; -webkit-margin-after: 1rem; -webkit-margin-start: 0px; -webkit-margin-end: 0px; }
.mathjax-block { margin-top: 0px; margin-bottom: 0px; -webkit-margin-before: 0rem; -webkit-margin-after: 0rem; }
.hidden { display: none; }
.md-blockmeta { color: rgb(204, 204, 204); font-weight: bold; font-style: italic; }
a { cursor: pointer; }
sup.md-footnote { padding: 2px 4px; background-color: rgba(238, 238, 238, 0.701961); color: rgb(85, 85, 85); border-radius: 4px; }
#write input[type="checkbox"] { cursor: pointer; width: inherit; height: inherit; margin: 4px 0px 0px; }
tr { break-inside: avoid; break-after: auto; }
thead { display: table-header-group; }
table { border-collapse: collapse; border-spacing: 0px; width: 100%; overflow: auto; break-inside: auto; text-align: left; }
table.md-table td { min-width: 80px; }
.CodeMirror-gutters { border-right: 0px; background-color: inherit; }
.CodeMirror { text-align: left; }
.CodeMirror-placeholder { opacity: 0.3; }
.CodeMirror pre { padding: 0px 4px; }
.CodeMirror-lines { padding: 0px; }
div.hr:focus { cursor: none; }
pre { white-space: pre-wrap; }
.CodeMirror-gutters { margin-right: 4px; }
.md-fences { font-size: 0.9rem; display: block; break-inside: avoid; text-align: left; overflow: visible; white-space: pre; background: inherit; position: relative !important; }
.md-diagram-panel { width: 100%; margin-top: 10px; text-align: center; padding-top: 0px; padding-bottom: 8px; overflow-x: auto; }
.md-fences .CodeMirror.CodeMirror-wrap { top: -1.6em; margin-bottom: -1.6em; }
.md-fences.mock-cm { white-space: pre-wrap; }
.show-fences-line-number .md-fences { padding-left: 0px; }
.show-fences-line-number .md-fences.mock-cm { padding-left: 40px; }
.footnotes { opacity: 0.8; font-size: 0.9rem; padding-top: 1em; padding-bottom: 1em; }
.footnotes + .footnotes { margin-top: -1em; }
.md-reset { margin: 0px; padding: 0px; border: 0px; outline: 0px; vertical-align: top; background: transparent; text-decoration: none; text-shadow: none; float: none; position: static; width: auto; height: auto; white-space: nowrap; cursor: inherit; -webkit-tap-highlight-color: transparent; line-height: normal; font-weight: normal; text-align: left; box-sizing: content-box; direction: ltr; }
li div { padding-top: 0px; }
blockquote { margin: 1rem 0px; }
li p, li .mathjax-block { margin: 0.5rem 0px; }
li { margin: 0px; position: relative; }
blockquote > :last-child { margin-bottom: 0px; }
blockquote > :first-child { margin-top: 0px; }
.footnotes-area { color: rgb(136, 136, 136); margin-top: 0.714rem; padding-bottom: 0.143rem; }
@media print {
  html, body { height: 100%; }
  .typora-export * { -webkit-print-color-adjust: exact; }
  h1, h2, h3, h4, h5, h6 { break-after: avoid-page; orphans: 2; }
  p { orphans: 4; }
  html.blink-to-pdf { font-size: 13px; }
  .typora-export #write { padding-left: 1cm; padding-right: 1cm; }
  .typora-export #write::after { height: 0px; }
  @page { margin: 20mm 0mm; }
}
.footnote-line { margin-top: 0.714em; font-size: 0.7em; }
a img, img a { cursor: pointer; }
pre.md-meta-block { font-size: 0.8rem; min-height: 2.86rem; white-space: pre-wrap; background: rgb(204, 204, 204); display: block; overflow-x: hidden; }
p .md-image:only-child { display: inline-block; width: 100%; text-align: center; }
#write .MathJax_Display { margin: 0.8em 0px 0px; }
.mathjax-block { white-space: pre; overflow: hidden; width: 100%; }
p + .mathjax-block { margin-top: -1.143rem; }
.mathjax-block:not(:empty)::after { display: none; }
[contenteditable="true"]:active, [contenteditable="true"]:focus { outline: none; box-shadow: none; }
.task-list { list-style-type: none; }
.task-list-item { position: relative; padding-left: 1em; }
.task-list-item input { position: absolute; top: 0px; left: 0px; }
.math { font-size: 1rem; }
.md-toc { min-height: 3.58rem; position: relative; font-size: 0.9rem; border-radius: 10px; }
.md-toc-content { position: relative; margin-left: 0px; }
.md-toc::after, .md-toc-content::after { display: none; }
.md-toc-item { display: block; color: rgb(65, 131, 196); text-decoration: none; }
.md-toc-inner:hover { }
.md-toc-inner { display: inline-block; cursor: pointer; }
.md-toc-h1 .md-toc-inner { margin-left: 0px; font-weight: bold; }
.md-toc-h2 .md-toc-inner { margin-left: 2em; }
.md-toc-h3 .md-toc-inner { margin-left: 4em; }
.md-toc-h4 .md-toc-inner { margin-left: 6em; }
.md-toc-h5 .md-toc-inner { margin-left: 8em; }
.md-toc-h6 .md-toc-inner { margin-left: 10em; }
@media screen and (max-width: 48em) {
  .md-toc-h3 .md-toc-inner { margin-left: 3.5em; }
  .md-toc-h4 .md-toc-inner { margin-left: 5em; }
  .md-toc-h5 .md-toc-inner { margin-left: 6.5em; }
  .md-toc-h6 .md-toc-inner { margin-left: 8em; }
}
a.md-toc-inner { font-size: inherit; font-style: inherit; font-weight: inherit; line-height: inherit; }
.footnote-line a:not(.reversefootnote) { color: inherit; }
.md-attr { display: none; }
.md-fn-count::after { content: "."; }
.md-tag { opacity: 0.5; }
.md-comment { color: rgb(162, 127, 3); opacity: 0.8; font-family: monospace; }
code { text-align: left; }
h1 .md-tag, h2 .md-tag, h3 .md-tag, h4 .md-tag, h5 .md-tag, h6 .md-tag { font-weight: initial; opacity: 0.35; }
a.md-print-anchor { border-width: initial !important; border-style: none !important; border-color: initial !important; display: inline-block !important; position: absolute !important; width: 1px !important; right: 0px !important; outline: none !important; background: transparent !important; text-decoration: initial !important; text-shadow: initial !important; }
.md-inline-math .MathJax_SVG .noError { display: none !important; }
.mathjax-block .MathJax_SVG_Display { text-align: center; margin: 1em 0em; position: relative; text-indent: 0px; max-width: none; max-height: none; min-height: 0px; min-width: 100%; width: auto; display: block !important; }
.MathJax_SVG_Display, .md-inline-math .MathJax_SVG_Display { width: auto; margin: inherit; display: inline-block !important; }
.MathJax_SVG .MJX-monospace { font-family: monospace; }
.MathJax_SVG .MJX-sans-serif { font-family: sans-serif; }
.MathJax_SVG { display: inline; font-style: normal; font-weight: normal; line-height: normal; zoom: 90%; text-indent: 0px; text-align: left; text-transform: none; letter-spacing: normal; word-spacing: normal; word-wrap: normal; white-space: nowrap; float: none; direction: ltr; max-width: none; max-height: none; min-width: 0px; min-height: 0px; border: 0px; padding: 0px; margin: 0px; }
.MathJax_SVG * { transition: none; }


@font-face { font-family: "Open Sans"; font-style: normal; font-weight: normal; src: local("Open Sans Regular"), url("./github/400.woff") format("woff"); }
@font-face { font-family: "Open Sans"; font-style: italic; font-weight: normal; src: local("Open Sans Italic"), url("./github/400i.woff") format("woff"); }
@font-face { font-family: "Open Sans"; font-style: normal; font-weight: bold; src: local("Open Sans Bold"), url("./github/700.woff") format("woff"); }
@font-face { font-family: "Open Sans"; font-style: italic; font-weight: bold; src: local("Open Sans Bold Italic"), url("./github/700i.woff") format("woff"); }
html { font-size: 16px; }
body { font-family: "Open Sans", "Clear Sans", "Helvetica Neue", Helvetica, Arial, sans-serif; color: rgb(51, 51, 51); line-height: 1.6; }
#write { max-width: 860px; margin: 0px auto; padding: 20px 30px 100px; }
#write > ul:first-child, #write > ol:first-child { margin-top: 30px; }
body > :first-child { margin-top: 0px !important; }
body > :last-child { margin-bottom: 0px !important; }
a { color: rgb(65, 131, 196); }
h1, h2, h3, h4, h5, h6 { position: relative; margin-top: 1rem; margin-bottom: 1rem; font-weight: bold; line-height: 1.4; cursor: text; }
h1:hover a.anchor, h2:hover a.anchor, h3:hover a.anchor, h4:hover a.anchor, h5:hover a.anchor, h6:hover a.anchor { text-decoration: none; }
h1 tt, h1 code { font-size: inherit; }
h2 tt, h2 code { font-size: inherit; }
h3 tt, h3 code { font-size: inherit; }
h4 tt, h4 code { font-size: inherit; }
h5 tt, h5 code { font-size: inherit; }
h6 tt, h6 code { font-size: inherit; }
h1 { padding-bottom: 0.3em; font-size: 2.25em; line-height: 1.2; border-bottom: 1px solid rgb(238, 238, 238); }
h2 { padding-bottom: 0.3em; font-size: 1.75em; line-height: 1.225; border-bottom: 1px solid rgb(238, 238, 238); }
h3 { font-size: 1.5em; line-height: 1.43; }
h4 { font-size: 1.25em; }
h5 { font-size: 1em; }
h6 { font-size: 1em; color: rgb(119, 119, 119); }
p, blockquote, ul, ol, dl, table { margin: 0.8em 0px; }
li > ol, li > ul { margin: 0px; }
hr { height: 4px; padding: 0px; margin: 16px 0px; background-color: rgb(231, 231, 231); border-width: 0px 0px 1px; border-style: none none solid; border-top-color: initial; border-right-color: initial; border-left-color: initial; border-image: initial; overflow: hidden; box-sizing: content-box; border-bottom-color: rgb(221, 221, 221); }
body > h2:first-child { margin-top: 0px; padding-top: 0px; }
body > h1:first-child { margin-top: 0px; padding-top: 0px; }
body > h1:first-child + h2 { margin-top: 0px; padding-top: 0px; }
body > h3:first-child, body > h4:first-child, body > h5:first-child, body > h6:first-child { margin-top: 0px; padding-top: 0px; }
a:first-child h1, a:first-child h2, a:first-child h3, a:first-child h4, a:first-child h5, a:first-child h6 { margin-top: 0px; padding-top: 0px; }
h1 p, h2 p, h3 p, h4 p, h5 p, h6 p { margin-top: 0px; }
li p.first { display: inline-block; }
ul, ol { padding-left: 30px; }
ul:first-child, ol:first-child { margin-top: 0px; }
ul:last-child, ol:last-child { margin-bottom: 0px; }
blockquote { border-left: 4px solid rgb(221, 221, 221); padding: 0px 15px; color: rgb(119, 119, 119); }
blockquote blockquote { padding-right: 0px; }
table { padding: 0px; word-break: initial; }
table tr { border-top: 1px solid rgb(204, 204, 204); background-color: white; margin: 0px; padding: 0px; }
table tr:nth-child(2n) { background-color: rgb(248, 248, 248); }
table tr th { font-weight: bold; border: 1px solid rgb(204, 204, 204); text-align: left; margin: 0px; padding: 6px 13px; }
table tr td { border: 1px solid rgb(204, 204, 204); text-align: left; margin: 0px; padding: 6px 13px; }
table tr th:first-child, table tr td:first-child { margin-top: 0px; }
table tr th:last-child, table tr td:last-child { margin-bottom: 0px; }
.CodeMirror-gutters { border-right: 1px solid rgb(221, 221, 221); }
.md-fences, code, tt { border: 1px solid rgb(221, 221, 221); background-color: rgb(248, 248, 248); border-radius: 3px; font-family: Consolas, "Liberation Mono", Courier, monospace; padding: 2px 4px 0px; font-size: 0.9em; }
.md-fences { margin-bottom: 15px; margin-top: 15px; padding: 8px 1em 6px; }
.task-list { padding-left: 0px; }
.task-list-item { padding-left: 32px; }
.task-list-item input { top: 3px; left: 8px; }
@media screen and (min-width: 914px) {
}
@media print {
  html { font-size: 13px; }
  table, pre { break-inside: avoid; }
  pre { word-wrap: break-word; }
}
.md-fences { background-color: rgb(248, 248, 248); }
#write pre.md-meta-block { padding: 1rem; font-size: 85%; line-height: 1.45; background-color: rgb(247, 247, 247); border: 0px; border-radius: 3px; color: rgb(119, 119, 119); margin-top: 0px !important; }
.mathjax-block > .code-tooltip { bottom: 0.375rem; }
#write > h3.md-focus::before { left: -1.5625rem; top: 0.375rem; }
#write > h4.md-focus::before { left: -1.5625rem; top: 0.285714rem; }
#write > h5.md-focus::before { left: -1.5625rem; top: 0.285714rem; }
#write > h6.md-focus::before { left: -1.5625rem; top: 0.285714rem; }
.md-image > .md-meta { border: 1px solid rgb(221, 221, 221); border-radius: 3px; font-family: Consolas, "Liberation Mono", Courier, monospace; padding: 2px 4px 0px; font-size: 0.9em; color: inherit; }
.md-tag { color: inherit; }
.md-toc { margin-top: 20px; padding-bottom: 20px; }
#typora-quick-open { border: 1px solid rgb(221, 221, 221); background-color: rgb(248, 248, 248); }
#typora-quick-open-item { background-color: rgb(250, 250, 250); border-color: rgb(254, 254, 254) rgb(229, 229, 229) rgb(229, 229, 229) rgb(238, 238, 238); border-style: solid; border-width: 1px; }
#md-notification::before { top: 10px; }
.on-focus-mode blockquote { border-left-color: rgba(85, 85, 85, 0.117647); }
header, .context-menu, .megamenu-content, footer { font-family: "Segoe UI", Arial, sans-serif; }






</style>
</head>
<body class='typora-export' >
<div  id='write'  class = 'is-node'><h1><a name='header-n0' class='md-header-anchor '></a>Escape Routing Milestones</h1><p>This page collects links around papers that try to settle the &quot;Escape Routing&quot; problem. The following paragraphs list many papers that try to contribute to this problem.</p><ol start='' ><li><p>【Layered connection, less relevance】J. McDaniel, Z. Zimmerman, D. Grissom and P. Brisk, &quot;PCB Escape Routing and Layer Minimization for Digital Microfluidic Biochips,&quot; in <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 36, no. 1, pp. 69-82, Jan. 2017.
doi: 10.1109/TCAD.2016.2568199
keywords: {biological techniques;circuit optimisation;lab-on-a-chip;microfluidics;network routing;printed circuit design;printed circuit interconnections;PCB escape routing;digital microfluidic biochips;layer minimization;multiterminal escape routing algorithm;negotiated congestion based single terminal escape router;printed circuit board design;Algorithm design and analysis;Electrodes;Law;Pins;Printed circuits;Routing;Design automation;digital microfluidics;escape routing;printed circuit board (PCB)},
[<a href='http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7469863&isnumber=7790916'>URL</a>].[<a href='https://trinkle23897.github.io/pdf/PCB+Escape+Routing+and+Layer+Minimization+for+Digital+Microfluidic+Biochips.pdf'>pdf</a>]</p></li><li><p>【Square, Min-cost flow, without spacing, high relevant】Fengxian Jiao and Sheqin Dong, &quot;Ordered Escape routing for grid pin array based on Min-cost Multi-commodity Flow,&quot; <em>2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)</em>, Macau, 2016, pp. 384-389.
doi: 10.1109/ASPDAC.2016.7428042
keywords: {network routing;printed circuit design;CPU time;basic network model;capacity transformation;final correct MMCF model;grid pin array;min-cost multi-commodity flow approach;non-crossing transformation;ordered escape routing;ordering transformation;wire length;Computer science;Image edge detection;Law;Pins;Routing;Wires},
[<a href='http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7428042&isnumber=7427971'>URL</a>].[<a href='https://trinkle23897.github.io/pdf/Ordered+Escape+Routing+for+Grid+Pin+Array+Based+on+Min-cost+Multi-commodity+Flow.pdf'>pdf</a>]</p></li><li><p>【Side connection, Network flow, without spacing, less relevance】Sattar Kashif and Ignjatovic Aleksandar, &quot;Simultaneous Escape Routing using Network Flow Optimization,&quot; Malaysian Journal of Computer Science . 2016, Vol. 29 Issue 2, p86-105. 20p. [<a href='http://web.b.ebscohost.com/abstract?direct=true&profile=ehost&scope=site&authtype=crawler&jrnl=01279084&AN=119717846&h=IJ3Gk45hNCYIPHmL8SZZKqUUUPwh53RTcdBunkQ6k7LkVyQKCv%252bX6Br7DHa%252fbTNyPBYccOtSAAeYDLoNZuDO8g%253d%253d&crl=c&resultNs=AdminWebAuth&resultLocal=ErrCrlNotAuth&crlhashurl=login.aspx%253fdirect%253dtrue%2526profile%253dehost%2526scope%253dsite%2526authtype%253dcrawler%2526jrnl%253d01279084%2526AN%253d119717846'>URL</a>].[<a href='https://trinkle23897.github.io/pdf/Simultaneous+Escape+Routing+Using+Network+Flow+Optimization.pdf'>pdf</a>]</p></li><li><p>【Rectangle, with spacing, high relevance】S. I. Lei and W. K. Mak, &quot;Optimizing Pin Assignment and Escape Routing for Blind-via-Based PCBs,&quot; in <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 35, no. 2, pp. 246-259, Feb. 2016.
doi: 10.1109/TCAD.2015.2460458
keywords: {electronics packaging;optimisation;printed circuit design;vias;blind-via-based PCB;escape routing;grid pin array;package-board co-design;pin assignment;printed circuit board designs;Arrays;Law;Pins;Routing;Solids;Wires;Blind vias;differential pairs;escape routing;package-board co-design;pin assignment;single-ended signals},
[<a href='http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7165641&isnumber=7384660'>URL</a>].[<a href='https://trinkle23897.github.io/pdf/Optimizing+Pin+Assignment+and+Escape+Routing+for+Blind-via-Based+PCBs.pdf'>pdf</a>]</p></li><li><p>【Considering all factors, Network flow, less relevance】K. Sattar and A. Naveed, &quot;Ordered escape routing using network flow and optimization model,&quot; <em>2015 6th International Conference on Automation, Robotics and Applications (ICARA)</em>, Queenstown, 2015, pp. 563-568.
doi: 10.1109/ICARA.2015.7081209
keywords: {ball grid arrays;network routing;optimisation;printed circuit design;BGA based integrated circuits;design rules;escape boundary;flow model;inter-pin capacity;length matching;length routing;optimization model;ordered escape routing;pin count;planarity;Integrated circuit modeling;Joining processes;Optimization;Pins;Robots;Routing;Semiconductor device modeling;BGA;Flow Model;Optimization Modelling;Ordered Escape Routing;PCB},
[<a href='http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7081209&isnumber=7081113'>URL</a>].[<a href='https://trinkle23897.github.io/pdf/Ordered+Escape+Routing+Using+Network+Flow+and+Optimization+Model.pdf'>pdf</a>]</p></li><li><p>【Square shape, hexagonal trace, with spacing, fast, high relevance】K. Wang, S. Dong, H. Wang, Q. Chen and T. Lin, &quot;Mixed-Crossing-Avoided Escape Routing of Mixed-Pattern Signals on Staggered-Pin-Array PCBs,&quot; in <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 33, no. 4, pp. 571-584, April 2014.
doi: 10.1109/TCAD.2014.2301676
keywords: {circuit optimisation;integer programming;linear programming;network routing;printed circuits;Boolean coding-driven algorithm;differential-pair escape routing;high-speed PCB routing;mixed-crossing-avoided escape routing;mixed-pattern signals;single-signal escape routing;slice-based method;slice-based speedup strategy;staggered-pin-array PCBs;unified ILP model;wire length reduction;Optimization;Pin arrays;Routing;Wires;Differential pair;escape routing;mixed crossing;mixed-pattern signals;single signal;staggered pin array},
[<a href='http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6774561&isnumber=6774487'>URL</a>].[<a href='https://trinkle23897.github.io/pdf/Mixed-Crossing-Avoided+Escape+Routing+of+Mixed-Pattern+Signals+on+Staggered-Pin-Array+PCBs.pdf'>pdf</a>]</p></li><li><p>【same as 1】J. McDaniel, D. Grissom and P. Brisk, &quot;Multi-terminal PCB escape routing for digital microfluidic biochips using negotiated congestion,&quot; <em>2014 22nd International Conference on Very Large Scale Integration (VLSI-SoC)</em>, Playa del Carmen, 2014, pp. 1-6.
doi: 10.1109/VLSI-SoC.2014.7004181
keywords: {bioMEMS;biological techniques;lab-on-a-chip;microfluidics;network routing;printed circuit design;FPGA routing;control pin;digital microfluidic biochips;maze routing;multiple electrodes;multiterminal PCB escape routing;multiterminal escape routing solutions;negotiated congestion;pin-constrained DMFBs;printed circuit board design;single-terminal nets;Algorithm design and analysis;Arrays;Benchmark testing;Electrodes;Pins;Routing;Wires},
[<a href='http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7004181&isnumber=7004150'>URL</a>].[<a href='https://trinkle23897.github.io/pdf/Multi-terminal+PCB+escape+routing+for+digital+microfluidic+biochips+using+negotiated+congestion.pdf'>pdf</a>]</p></li><li><p>【Rectangle shape, hexagonal trace, with spacing, LP problem, high relevance】Y. K. Ho, H. C. Lee and Y. W. Chang, &quot;Escape Routing for Staggered-Pin-Array PCBs,&quot; in <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 32, no. 9, pp. 1347-1356, Sept. 2013.
doi: 10.1109/TCAD.2013.2259539
keywords: {integer programming;linear programming;network routing;printed circuit design;complex printed circuit board designs;escape routing;grid arrays;integer linear programming-based algorithm;orthogonal-side wiring style;pin density;pin number;routing resource;staggered-pin-array PCB;Algorithm design and analysis;Printed circuits;Routing;Wires;Wiring;Linear programming;physical design;printed circuit board;routing},
[<a href='http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6582597&isnumber=6582559'>URL</a>].[<a href='https://trinkle23897.github.io/pdf/Escape+Routing+for+Staggered-Pin-Array+PCBs.pdf'>pdf</a>]</p></li><li><p>【Side connection, with spacing, less relevance】Y. J. Lee, H. M. Chen and C. Y. Chin, &quot;On simultaneous escape routing of length matching differential signalings,&quot; <em>2013 IEEE Electrical Design of Advanced Packaging Systems Symposium (EDAPS)</em>, Nara, 2013, pp. 177-180.doi: 10.1109/EDAPS.2013.6724418keywords: {integrated circuit design;network routing;printed circuit design;B-escape router;ILP solutions;PCB design;dense circuit boards;differential pair skew reduction;differential signalings;length matching;simultaneous escape routing;Conferences;Design automation;Pins;Printed circuits;Routing;Tiles;Wires},[<a href='http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6724418&isnumber=6724381'>URL</a>].[<a href='https://trinkle23897.github.io/pdf/On+Simultaneous+Escape+Routing+of+Length+Matching+Differential+Signalings.pdf'>pdf</a>]</p></li><li><p>【LP problem, multi-layer, 45-degree connected, high relevance】S. I. Lei and W. K. Mak, &quot;Simultaneous Constrained Pin Assignment and Escape Routing Considering Differential Pairs for FPGA-PCB Co-Design,&quot; in <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 32, no. 12, pp. 1866-1878, Dec. 2013.
doi: 10.1109/TCAD.2013.2276536
keywords: {circuit optimisation;field programmable gate arrays;integer programming;linear programming;logic design;network routing;printed circuit design;FPGA pin assignment problem;FPGA-PCB codesign;PCB escape routing problem;PCB routing layers;constrained pin assignment;differential pair;field programmable gate array;integer linear programming;printed circuit board;total wirelength;Design automation;Field programmable gate arrays;Integer linear programming;Printed circuits;Differential pairs;escape routing;field-programmable gate array (FPGA)-printed circuit board (PCB) co-design;pin assignment},
[<a href='http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6663243&isnumber=6663223'>URL</a>].[<a href='https://trinkle23897.github.io/pdf/Simultaneous+Constrained+Pin+Assignment+and+Escape+Routing+Considering+Differential+Pairs+for+FPGA-PCB+Co-design.pdf'>pdf</a>]</p></li><li><p>【Square shape, with spacing, Network flow, LP problem, high relevance】Pei-Ci Wu and M. D. F. Wong, &quot;Network flow modeling for escape routing on staggered pin arrays,&quot; <em>2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)</em>, Yokohama, 2013, pp. 193-198.
doi: 10.1109/ASPDAC.2013.6509595
keywords: {telecommunication network routing;capacity constraints;escape routing;hexagonal arrays;industrial designs;network flow modeling;pin density;staggered pin arrays;Equations;Law;Mathematical model;Pins;Routing;Wires},
[<a href='http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6509595&isnumber=6509548'>URL</a>].[<a href='https://trinkle23897.github.io/pdf/Network+Flow+Modeling+for+Escape+Routing+on+Staggered+Pin+Arrays.pdf'>pdf</a>]</p></li><li><p>【Rectangle shape, hexagonal trace, with spacing, multi-layer, high relevance】Y. K. Ho, Xin-Wei Shih, Y. W. Chang and C. K. Cheng, &quot;Layer minimization in escape routing for staggered-pin-array PCBs,&quot; <em>2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)</em>, Yokohama, 2013, pp. 187-192.
doi: 10.1109/ASPDAC.2013.6509594
keywords: {cost reduction;network routing;printed circuit design;printed circuit manufacture;PCB design;escaped pin selection method;grid pin array;layer minimization;manufacturing cost reduction;multilayer escape routing problem;staggered-pin-array PCB;Arrays;Nonhomogeneous media;Pins;Routing;Structural rings;Tiles;Wires},
[<a href='http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6509594&isnumber=6509548'>URL</a>].[<a href='https://trinkle23897.github.io/pdf/Layer+Minimization+in+Escape+Routing+for+Staggered-Pin-Array+PCBs.pdf'>pdf</a>]</p></li><li><p>【Side connection, specified location, with spacing, heuristic algorithm, less relevance】C. Y. Chin and H. M. Chen, &quot;Simultaneous escape routing on multiple components for dense PCBs,&quot; <em>2013 IEEE Electrical Design of Advanced Packaging Systems Symposium (EDAPS)</em>, Nara, 2013, pp. 138-141.
doi: 10.1109/EDAPS.2013.6724408
keywords: {printed circuit design;printed circuit layout;PCB;routing algorithm;simultaneous escape routing;Algorithm design and analysis;Asia;Bismuth;Design automation;Heuristic algorithms;Pins;Routing},
[<a href='http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6724408&isnumber=6724381'>URL</a>].[<a href='https://trinkle23897.github.io/pdf/Simultaneous+Escape+Routing+on+Multiple+Components+for+Dense+PCBs.pdf'>pdf</a>]</p></li><li><p>【Specified location, Maxflow, less relevance】Tai-Hung Li, Wan-Chun Chen, Xian-Ting Cai and Tai-Chen Chen, &quot;Escape routing of differential pairs considering length matching,&quot; <em>17th Asia and South Pacific Design Automation Conference</em>, Sydney, NSW, 2012, pp. 139-144.
doi: 10.1109/ASPDAC.2012.6164934
keywords: {network routing;printed circuit design;PCB designs;average differential-pair skews;differential pair escape routing problem;length-matching differential pairs;min-cost max-flow;min-cost median points;network-flow approach;Algorithm design and analysis;Benchmark testing;Joining processes;Pins;Routing;Tiles;Wires},
[<a href='http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6164934&isnumber=6164924'>URL</a>].[<a href='https://trinkle23897.github.io/pdf/Escape+Routing+of+Differential+Pairs+Considering+Length+Matching.pdf'>pdf</a>]</p></li><li><p>【<span class="MathJax_Preview"></span><span class="MathJax_SVG" id="MathJax-Element-9-Frame" tabindex="-1" style="font-size: 100%; display: inline-block;"><svg xmlns:xlink="http://www.w3.org/1999/xlink" width="3.379ex" height="2.11ex" viewBox="0 -806.1 1454.9 908.7" role="img" focusable="false" style="vertical-align: -0.238ex;"><defs><path stroke-width="1" id="E12-MJMAIN-34" d="M462 0Q444 3 333 3Q217 3 199 0H190V46H221Q241 46 248 46T265 48T279 53T286 61Q287 63 287 115V165H28V211L179 442Q332 674 334 675Q336 677 355 677H373L379 671V211H471V165H379V114Q379 73 379 66T385 54Q393 47 442 46H471V0H462ZM293 211V545L74 212L183 211H293Z"></path><path stroke-width="1" id="E12-MJMAIN-35" d="M164 157Q164 133 148 117T109 101H102Q148 22 224 22Q294 22 326 82Q345 115 345 210Q345 313 318 349Q292 382 260 382H254Q176 382 136 314Q132 307 129 306T114 304Q97 304 95 310Q93 314 93 485V614Q93 664 98 664Q100 666 102 666Q103 666 123 658T178 642T253 634Q324 634 389 662Q397 666 402 666Q410 666 410 648V635Q328 538 205 538Q174 538 149 544L139 546V374Q158 388 169 396T205 412T256 420Q337 420 393 355T449 201Q449 109 385 44T229 -22Q148 -22 99 32T50 154Q50 178 61 192T84 210T107 214Q132 214 148 197T164 157Z"></path><path stroke-width="1" id="E12-MJMAIN-2218" d="M55 251Q55 328 112 386T249 444T386 388T444 249Q444 171 388 113T250 55Q170 55 113 112T55 251ZM245 403Q188 403 142 361T96 250Q96 183 141 140T250 96Q284 96 313 109T354 135T375 160Q403 197 403 250Q403 313 360 358T245 403Z"></path></defs><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="matrix(1 0 0 -1 0 0)"><use xmlns:xlink="http://www.w3.org/1999/xlink" xlink:href="#E12-MJMAIN-34"></use><use xmlns:xlink="http://www.w3.org/1999/xlink" xlink:href="#E12-MJMAIN-35" x="500" y="0"></use><use transform="scale(0.707)" xmlns:xlink="http://www.w3.org/1999/xlink" xlink:href="#E12-MJMAIN-2218" x="1415" y="572"></use></g></svg></span><script type="math/tex" id="MathJax-Element-9">45^\circ</script>, Network flow, multi-layer, high relevance】T. Yan and M. D. F. Wong, &quot;Correctly Modeling the Diagonal Capacity in Escape Routing,&quot; in <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 31, no. 2, pp. 285-293, Feb. 2012.
doi: 10.1109/TCAD.2011.2169258
keywords: {electronics packaging;network routing;printed circuits;PCB;diagonal capacity;escape routing;missing pins;network flow model;packages;printed circuit boards;Network management;Printed circuits;Routing;Wires;45<span class="MathJax_Preview"></span><span class="MathJax_SVG" id="MathJax-Element-1-Frame" tabindex="-1" style="font-size: 100%; display: inline-block;"><svg xmlns:xlink="http://www.w3.org/1999/xlink" width="2.965ex" height="2.227ex" viewBox="0 -906.7 1276.6 958.9" role="img" focusable="false" style="vertical-align: -0.121ex;"><defs><path stroke-width="1" id="E1-MJMATHI-63" d="M34 159Q34 268 120 355T306 442Q362 442 394 418T427 355Q427 326 408 306T360 285Q341 285 330 295T319 325T330 359T352 380T366 386H367Q367 388 361 392T340 400T306 404Q276 404 249 390Q228 381 206 359Q162 315 142 235T121 119Q121 73 147 50Q169 26 205 26H209Q321 26 394 111Q403 121 406 121Q410 121 419 112T429 98T420 83T391 55T346 25T282 0T202 -11Q127 -11 81 37T34 159Z"></path><path stroke-width="1" id="E1-MJMATHI-69" d="M184 600Q184 624 203 642T247 661Q265 661 277 649T290 619Q290 596 270 577T226 557Q211 557 198 567T184 600ZM21 287Q21 295 30 318T54 369T98 420T158 442Q197 442 223 419T250 357Q250 340 236 301T196 196T154 83Q149 61 149 51Q149 26 166 26Q175 26 185 29T208 43T235 78T260 137Q263 149 265 151T282 153Q302 153 302 143Q302 135 293 112T268 61T223 11T161 -11Q129 -11 102 10T74 74Q74 91 79 106T122 220Q160 321 166 341T173 380Q173 404 156 404H154Q124 404 99 371T61 287Q60 286 59 284T58 281T56 279T53 278T49 278T41 278H27Q21 284 21 287Z"></path><path stroke-width="1" id="E1-MJMATHI-72" d="M21 287Q22 290 23 295T28 317T38 348T53 381T73 411T99 433T132 442Q161 442 183 430T214 408T225 388Q227 382 228 382T236 389Q284 441 347 441H350Q398 441 422 400Q430 381 430 363Q430 333 417 315T391 292T366 288Q346 288 334 299T322 328Q322 376 378 392Q356 405 342 405Q286 405 239 331Q229 315 224 298T190 165Q156 25 151 16Q138 -11 108 -11Q95 -11 87 -5T76 7T74 17Q74 30 114 189T154 366Q154 405 128 405Q107 405 92 377T68 316T57 280Q55 278 41 278H27Q21 284 21 287Z"></path></defs><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="matrix(1 0 0 -1 0 0)"><g transform="translate(0,362)"><use transform="scale(0.707)" xmlns:xlink="http://www.w3.org/1999/xlink" xlink:href="#E1-MJMATHI-63" x="0" y="0"></use><use transform="scale(0.707)" xmlns:xlink="http://www.w3.org/1999/xlink" xlink:href="#E1-MJMATHI-69" x="433" y="0"></use><use transform="scale(0.707)" xmlns:xlink="http://www.w3.org/1999/xlink" xlink:href="#E1-MJMATHI-72" x="779" y="0"></use><use transform="scale(0.707)" xmlns:xlink="http://www.w3.org/1999/xlink" xlink:href="#E1-MJMATHI-63" x="1230" y="0"></use></g></g></svg></span><script type="math/tex" id="MathJax-Element-1">^{circ}</script> routing;diagonal capacity;escape routing;missing pin;network flow;package routing;printed circuit board (PCB) routing},
[<a href='http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6132657&isnumber=6132613'>URL</a>].[<a href='https://trinkle23897.github.io/pdf/Correctly+Modeling+the+Diagonal+Capacity+in+Escape+Routing.pdf'>pdf</a>]</p></li><li><p>【escape routing with some rectangles, less relevance】Q. Ma and M. D. F. Wong, &quot;NP-Completeness and an Approximation Algorithm for Rectangle Escape Problem With Application to PCB Routing,&quot; in <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 31, no. 9, pp. 1356-1365, Sept. 2012.</p><p>doi: 10.1109/TCAD.2012.2193581
keywords: {approximation theory;integer programming;iterative methods;linear programming;network routing;printed circuit testing;ILP relaxation;NP-completeness;REP;approximation algorithm;industrial PCB bus escape routing problems;integer linear programming relaxation;iterative refinement procedure;postprocessing step;printed circuit board bus escape routing;rectangle escape problem;rounding technique;test cases;Algorithm design and analysis;Approximation algorithms;Approximation methods;Linear programming;Printed circuits;Routing;Approximation algorithm;NP-completeness;linear programming relaxation;printed circuit board (PCB) routing},
[<a href='http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6269973&isnumber=6269957'>URL</a>].[<a href='https://trinkle23897.github.io/pdf/NP-Completeness+and+an+Approximation+Algorithm+for+Rectangle+Escape+Problem+With+Application+to+PCB+Routing.pdf'>pdf</a>]</p></li><li><p>【Side connection, specify location, less relevance】J. T. Yan, T. Y. Sung and Z. W. Chen, &quot;Simultaneous escape routing based on routability-driven net ordering,&quot; <em>2011 IEEE International SOC Conference</em>, Taipei, 2011, pp. 81-86.
doi: 10.1109/SOCC.2011.6085100
keywords: {network routing;Kong flow-based approach;pxq pin array;routability-driven net ordering;rxs pin array;simultaneous escape routing;Arrays;Bipartite graph;Clocks;Joining processes;Pins;Routing;Wires},
[<a href='http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6085100&isnumber=6085068'>URL</a>].[<a href='https://trinkle23897.github.io/pdf/Simultaneous+Escape+Routing+Based+on+Routability-Driven+Net+Ordering.pdf'>pdf</a>]</p></li><li><p>【Side connection, specify location, less relevance】L. Luo, T. Yan, Q. Ma, M. D. F. Wong and T. Shibuya, &quot;A New Strategy for Simultaneous Escape Based on Boundary Routing,&quot; in <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 30, no. 2, pp. 205-214, Feb. 2011.</p><p>doi: 10.1109/TCAD.2010.2097173
keywords: {circuit layout CAD;network routing;printed circuit design;Cadence Allegro PCB router;boundary routing;clustering strategy;dense circuit boards;simultaneous escape routing;Clocks;Clustering algorithms;Pins;Printed circuits;Routing;Switches;Topology;Boundary routing;computer-aided design;escape routing;printed circuit board (PCB)},
[<a href='http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5689348&isnumber=5689108'>URL</a>].[<a href='https://trinkle23897.github.io/pdf/A+New+Strategy+for+Simultaneous+Escape+Based+on+Boundary+Routing.pdf'>pdf</a>]</p></li><li><p>【Summarized and compared the previous methods, general relevance】B. Jaiswal, M. K. Roy and A. H. Titus, &quot;Escape Routing in Modern Area Array Packaging: An Analysis of Need, Trend, and Capability,&quot; in <em>IEEE Transactions on Advanced Packaging</em>, vol. 33, no. 1, pp. 13-18, Feb. 2010.
doi: 10.1109/TADVP.2009.2035304
keywords: {network routing;packaging;product design;area array packaging;die-package designs;input-output routing;maximum I-O density;product design;Area array package;die-size;escape routing design;input/output (I/O) terminals;layer-count;micro-via;package substrate;trace width and spacing;two-layer routing},
[<a href='http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5345717&isnumber=5423263'>URL</a>].[<a href='https://trinkle23897.github.io/pdf/Escape+Routing+in+Modern+Area+Array+Packaging.pdf'>pdf</a>]</p></li><li><p>【Specify pin location, less relevance】Lijuan Luo and Martin D. F. Wong. 2008. Ordered escape routing based on Boolean satisfiability. In <em>Proceedings of the 2008 Asia and South Pacific Design Automation Conference</em> (ASP-DAC &#39;08). IEEE Computer Society Press, Los Alamitos, CA, USA, 244-249. [<a href='http://dl.acm.org/citation.cfm?id=1356802.1356865'>URL</a>].[<a href='https://trinkle23897.github.io/pdf/Ordered+escape+routing+based+on+Boolean+satisfiability.pdf'>pdf</a>]</p></li><li><p>【Side connection, specify pin-location, less relevace】M. M. Ozdal, M. D. F. Wong and P. S. Honsinger, &quot;Simultaneous Escape-Routing Algorithms for Via Minimization of High-Speed Boards,&quot; in <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 27, no. 1, pp. 84-95, Jan. 2008.
doi: 10.1109/TCAD.2007.907274
keywords: {high-speed integrated circuits;network routing;printed circuit design;randomised algorithms;circuit complexities;escape-routing algorithms;high-speed boards minimization;high-speed-design constraints;package routing;printed circuit board;randomized algorithms;transistor size;Design constraints;escape routing;package routing;printed circuit board;randomized algorithms;via minimization},
[<a href='http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4359939&isnumber=4407552'>URL</a>].[<a href='https://trinkle23897.github.io/pdf/Simultaneous+escape-routing+algorithms+for+via+minimization+of+high-speed+boards.pdf'>pdf</a>]</p></li><li><p>【Network flow, high relevance】J. W. Fang, I. J. Lin, Y. W. Chang and J. H. Wang, &quot;A Network-Flow-Based RDL Routing Algorithmz for Flip-Chip Design,&quot; in <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 26, no. 8, pp. 1417-1429, Aug. 2007.
doi: 10.1109/TCAD.2007.891364
keywords: {application specific integrated circuits;flip-chip devices;integrated circuit bonding;integrated circuit design;integrated circuit interconnections;integrated circuit packaging;assignment problem;bump pads;chip density;critical wirelength;cross-point assignment stage;flip-chip design;flip-chip package;net ordering determination stage;network-flow-based RDL routing algorithm;packaging method;pad-limited application-specific integrated circuit design;signal skews;total wirelength reduction;track assignment stage;two-stage global routing technique;wire-bonding pads;Algorithm design and analysis;Bonding;Electronics packaging;Inductance;Integrated circuit packaging;Integrated circuit synthesis;Integrated circuit technology;Joining processes;Routing;Very large scale integration;Detailed routing;global routing;physical design},
[<a href='http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4271551&isnumber=4271545'>URL</a>].[<a href='https://trinkle23897.github.io/pdf/A+Network-Flow-Based+RDL+Routing+Algorithmz+for+Flip-Chip+Design.pdf'>pdf</a>]</p></li><li><p>【LP, side connection, less relevance】M. M. Ozdal, &quot;Escape Routing For Dense Pin Clusters In Integrated Circuits,&quot; <em>2007 44th ACM/IEEE Design Automation Conference</em>, San Diego, CA, 2007, pp. 49-54.
keywords: {computational complexity;integrated circuit design;network routing;Lagrangian-relaxation algorithm;circuit densities;dense pin clusters;detailed routing;escape routing;integrated circuit;multicommodity flow;polynomial-time algorithm;Algorithm design and analysis;Circuits;Clustering algorithms;Design for manufacture;Hardware;Iterative algorithms;Lagrangian functions;Polynomials;Routing;Wire;Algorithms;Design;Detailed routing;escape routing;multi-commodity flow},
[<a href='http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4261142&isnumber=4261114'>URL</a>].[<a href='https://trinkle23897.github.io/pdf/Escape+routing+for+dense+pin+clusters+in+integrated+circuits.pdf'>pdf</a>]</p></li><li><p>【Side connection, change problem form to LCIS，less relevance】Hui Kong, Tan Yan, Martin D. F. Wong, and Muhammet Mustafa Ozdal. 2007. Optimal bus sequencing for escape routing in dense PCBs. In <em>Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design</em> (ICCAD &#39;07). IEEE Press, Piscataway, NJ, USA, 390-395. [<a href='http://dl.acm.org/citation.cfm?id=1326073.1326154'>URL</a>].[<a href='https://trinkle23897.github.io/pdf/Optimal+bus+sequencing+for+escape+routing+in+dense+PCBs.pdf'>pdf</a>]</p></li><li><p>【Side connection, specify pin-location, randomize, low relevance】M. M. Ozdal and M. D. F. Wong, &quot;Algorithms for simultaneous escape routing and Layer assignment of dense PCBs,&quot; in <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 25, no. 8, pp. 1510-1522, Aug. 2006.
doi: 10.1109/TCAD.2005.857376
keywords: {circuit complexity;network routing;polynomials;printed circuits;randomised algorithms;circuit complexity;dense components;escape routing;layer assignment;maximal planar routing solution;polynomial-time algorithm;printed circuit board routing;randomized algorithm;Algorithm design and analysis;Complexity theory;Control systems;Multichip modules;Packaging;Pins;Polynomials;Printed circuits;Routing;Scalability;Algorithms;escape routing;layer assignment;longest path with forbidden pairs;printed circuit board},
[<a href='http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1637740&isnumber=34329'>URL</a>].[<a href='https://trinkle23897.github.io/pdf/Algorithms+for+simultaneous+escape+routing+and+layer+assignment+of+dense+PCBs.pdf'>pdf</a>]</p></li></ol></div>
</body>
</html>
