INFO: [VRFC 10-163] Analyzing VHDL file "D:/UOM/2nd Semester/Computer organization and Digital Design/Lab 6/lab6/lab6.srcs/sim_1/new/AU_TB_HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AU_TB_HA
