{
    "block_comment": "The block is an RTL register definition in Verilog used to update the value of the `wr_data_indx_r` on every rising edge of the clock signal `clk`. The new value `wr_data_indx_ns` is assigned to the register `wr_data_indx_r` with a delay of #TCQ time units, where TCQ represents a predefined time constant queue."
}