# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../HomeWork_Stopwatch.srcs/sources_1/new/Clock_generator.v" \
"../../../../HomeWork_Stopwatch.srcs/sources_1/new/clock_divider2.v" \
"../../../../HomeWork_Stopwatch.srcs/sources_1/new/stopwatch.v" \
"../../../../HomeWork_Stopwatch.srcs/sim_1/new/test_clk.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
