vendor_name = ModelSim
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/processor.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/processor.qsys
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/processor.cmp
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/processor_switches.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/processor_onchip_memory2_0.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/processor_nios2_qsys_0_test_bench.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/processor_nios2_qsys_0.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/processor_mm_interconnect_0.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/processor_leds.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/processor_jtag_uart_0.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/processor_irq_mapper.sv
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/altera_reset_controller.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/processor.cmp
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/LCD1602.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/control_uart.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/clk_divider.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/UART.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/uart_rx.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/uart_tx.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/processor.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/altera_merlin_master_agent.sv
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/altera_merlin_master_translator.sv
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/altera_reset_controller.sdc
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/altera_reset_controller.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/altera_reset_synchronizer.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/processor_irq_mapper.sv
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/processor_jtag_uart_0.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/processor_leds.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/processor_mm_interconnect_0.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/processor_nios2_qsys_0.sdc
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/processor_nios2_qsys_0.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/processor_nios2_qsys_0_oci_test_bench.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/processor_nios2_qsys_0_ociram_default_contents.mif
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/processor_nios2_qsys_0_rf_ram_a.mif
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/processor_nios2_qsys_0_rf_ram_b.mif
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/processor_nios2_qsys_0_test_bench.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/processor_onchip_memory2_0.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/ip/processor/submodules/processor_switches.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/teste_uart.cbx.xml
source_file = 1, /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/altsyncram_28h1.tdf
source_file = 1, processor_nios2_qsys_0_rf_ram_a.mif
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/altsyncram_38h1.tdf
source_file = 1, processor_nios2_qsys_0_rf_ram_b.mif
source_file = 1, /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/altsyncram_le91.tdf
source_file = 1, processor_nios2_qsys_0_ociram_default_contents.mif
source_file = 1, /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/altsyncram_6nb1.tdf
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/onchip_mem.hex
source_file = 1, /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/scfifo_jr21.tdf
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/a_dpfifo_q131.tdf
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/a_fefifo_7cf.tdf
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/cntr_do7.tdf
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/dpram_nl21.tdf
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/altsyncram_r1m1.tdf
source_file = 1, /home/gaut/Desktop/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Uart Teste/db/cntr_1ob.tdf
source_file = 1, /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, /home/gaut/Programs/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/gaut/Programs/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/gaut/Programs/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/gaut/Programs/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
design_name = UART
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13, UART, 1
instance = comp, \tx~output , tx~output, UART, 1
instance = comp, \led[0]~output , led[0]~output, UART, 1
instance = comp, \led[1]~output , led[1]~output, UART, 1
instance = comp, \led[2]~output , led[2]~output, UART, 1
instance = comp, \led[3]~output , led[3]~output, UART, 1
instance = comp, \data_packet[0]~output , data_packet[0]~output, UART, 1
instance = comp, \data_packet[1]~output , data_packet[1]~output, UART, 1
instance = comp, \data_packet[2]~output , data_packet[2]~output, UART, 1
instance = comp, \data_packet[3]~output , data_packet[3]~output, UART, 1
instance = comp, \data_packet[4]~output , data_packet[4]~output, UART, 1
instance = comp, \data_packet[5]~output , data_packet[5]~output, UART, 1
instance = comp, \data_packet[6]~output , data_packet[6]~output, UART, 1
instance = comp, \data_packet[7]~output , data_packet[7]~output, UART, 1
instance = comp, \data_packet[8]~output , data_packet[8]~output, UART, 1
instance = comp, \data_packet[9]~output , data_packet[9]~output, UART, 1
instance = comp, \data_packet[10]~output , data_packet[10]~output, UART, 1
instance = comp, \data_packet[11]~output , data_packet[11]~output, UART, 1
instance = comp, \data_packet[12]~output , data_packet[12]~output, UART, 1
instance = comp, \data_packet[13]~output , data_packet[13]~output, UART, 1
instance = comp, \data_packet[14]~output , data_packet[14]~output, UART, 1
instance = comp, \data_packet[15]~output , data_packet[15]~output, UART, 1
instance = comp, \data_packet[16]~output , data_packet[16]~output, UART, 1
instance = comp, \data_packet[17]~output , data_packet[17]~output, UART, 1
instance = comp, \data_packet[18]~output , data_packet[18]~output, UART, 1
instance = comp, \data_packet[19]~output , data_packet[19]~output, UART, 1
instance = comp, \data_packet[20]~output , data_packet[20]~output, UART, 1
instance = comp, \data_packet[21]~output , data_packet[21]~output, UART, 1
instance = comp, \data_packet[22]~output , data_packet[22]~output, UART, 1
instance = comp, \data_packet[23]~output , data_packet[23]~output, UART, 1
instance = comp, \data_packet[24]~output , data_packet[24]~output, UART, 1
instance = comp, \data_packet[25]~output , data_packet[25]~output, UART, 1
instance = comp, \data_packet[26]~output , data_packet[26]~output, UART, 1
instance = comp, \data_packet[27]~output , data_packet[27]~output, UART, 1
instance = comp, \data_packet[28]~output , data_packet[28]~output, UART, 1
instance = comp, \data_packet[29]~output , data_packet[29]~output, UART, 1
instance = comp, \data_packet[30]~output , data_packet[30]~output, UART, 1
instance = comp, \data_packet[31]~output , data_packet[31]~output, UART, 1
instance = comp, \rs~output , rs~output, UART, 1
instance = comp, \rw~output , rw~output, UART, 1
instance = comp, \en~output , en~output, UART, 1
instance = comp, \dat[0]~output , dat[0]~output, UART, 1
instance = comp, \dat[1]~output , dat[1]~output, UART, 1
instance = comp, \dat[2]~output , dat[2]~output, UART, 1
instance = comp, \dat[3]~output , dat[3]~output, UART, 1
instance = comp, \dat[4]~output , dat[4]~output, UART, 1
instance = comp, \dat[5]~output , dat[5]~output, UART, 1
instance = comp, \dat[6]~output , dat[6]~output, UART, 1
instance = comp, \dat[7]~output , dat[7]~output, UART, 1
instance = comp, \LCD_N~output , LCD_N~output, UART, 1
instance = comp, \LCD_P~output , LCD_P~output, UART, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, UART, 1
instance = comp, \clk~input , clk~input, UART, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, UART, 1
instance = comp, \reset~input , reset~input, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|rst1~feeder , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|rst1~feeder, UART, 1
instance = comp, \processor|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , processor|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, UART, 1
instance = comp, \processor|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , processor|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], UART, 1
instance = comp, \processor|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , processor|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], UART, 1
instance = comp, \processor|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , processor|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, UART, 1
instance = comp, \processor|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , processor|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, UART, 1
instance = comp, \processor|rst_controller|altera_reset_synchronizer_int_chain[0] , processor|rst_controller|altera_reset_synchronizer_int_chain[0], UART, 1
instance = comp, \processor|rst_controller|altera_reset_synchronizer_int_chain[1] , processor|rst_controller|altera_reset_synchronizer_int_chain[1], UART, 1
instance = comp, \processor|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder , processor|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder, UART, 1
instance = comp, \processor|rst_controller|altera_reset_synchronizer_int_chain[2] , processor|rst_controller|altera_reset_synchronizer_int_chain[2], UART, 1
instance = comp, \processor|rst_controller|r_sync_rst_chain[3]~feeder , processor|rst_controller|r_sync_rst_chain[3]~feeder, UART, 1
instance = comp, \processor|rst_controller|r_sync_rst_chain[3] , processor|rst_controller|r_sync_rst_chain[3], UART, 1
instance = comp, \processor|rst_controller|r_sync_rst_chain~1 , processor|rst_controller|r_sync_rst_chain~1, UART, 1
instance = comp, \processor|rst_controller|r_sync_rst_chain[2] , processor|rst_controller|r_sync_rst_chain[2], UART, 1
instance = comp, \processor|rst_controller|r_sync_rst_chain~0 , processor|rst_controller|r_sync_rst_chain~0, UART, 1
instance = comp, \processor|rst_controller|r_sync_rst_chain[1] , processor|rst_controller|r_sync_rst_chain[1], UART, 1
instance = comp, \processor|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder , processor|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder, UART, 1
instance = comp, \processor|rst_controller|altera_reset_synchronizer_int_chain[3] , processor|rst_controller|altera_reset_synchronizer_int_chain[3], UART, 1
instance = comp, \processor|rst_controller|altera_reset_synchronizer_int_chain[4]~0 , processor|rst_controller|altera_reset_synchronizer_int_chain[4]~0, UART, 1
instance = comp, \processor|rst_controller|altera_reset_synchronizer_int_chain[4] , processor|rst_controller|altera_reset_synchronizer_int_chain[4], UART, 1
instance = comp, \processor|rst_controller|WideOr0~0 , processor|rst_controller|WideOr0~0, UART, 1
instance = comp, \processor|rst_controller|r_sync_rst , processor|rst_controller|r_sync_rst, UART, 1
instance = comp, \processor|rst_controller|r_sync_rst~clkctrl , processor|rst_controller|r_sync_rst~clkctrl, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|rst1 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|rst1, UART, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, UART, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, UART, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, UART, 1
instance = comp, \processor|nios2_qsys_0|E_new_inst , processor|nios2_qsys_0|E_new_inst, UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71] , processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71], UART, 1
instance = comp, \processor|nios2_qsys_0|Equal133~0 , processor|nios2_qsys_0|Equal133~0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, UART, 1
instance = comp, \processor|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , processor|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, UART, 1
instance = comp, \~GND , ~GND, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~20 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~20, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[37] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[37], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~22 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~22, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[36] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[36], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|Mux37~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|Mux37~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|DRsize.100 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|DRsize.100, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~23 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~23, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~24 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~24, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~25 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~25, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[35] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[35], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[35] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[35], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~31 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~31, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jxuir , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jxuir, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|ir[0] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|ir[0], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|ir[1] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|ir[1], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b, UART, 1
instance = comp, \processor|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , processor|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], UART, 1
instance = comp, \processor|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , processor|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], UART, 1
instance = comp, \processor|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , processor|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, UART, 1
instance = comp, \processor|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , processor|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, UART, 1
instance = comp, \processor|rst_controller|always2~0 , processor|rst_controller|always2~0, UART, 1
instance = comp, \processor|rst_controller|r_early_rst , processor|rst_controller|r_early_rst, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0 , processor|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|update_grant~0 , processor|mm_interconnect_0|cmd_xbar_mux_001|update_grant~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0 , processor|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress , processor|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1 , processor|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|saved_grant[1] , processor|mm_interconnect_0|cmd_xbar_mux_001|saved_grant[1], UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[24]~feeder , processor|nios2_qsys_0|d_writedata[24]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_ld~4 , processor|nios2_qsys_0|D_ctrl_ld~4, UART, 1
instance = comp, \processor|nios2_qsys_0|R_ctrl_ld , processor|nios2_qsys_0|R_ctrl_ld, UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_demux|src1_valid , processor|mm_interconnect_0|rsp_xbar_demux|src1_valid, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg~2 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg~2, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg[3] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg[3], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg~3 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg~3, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg[5] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg[5], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg~5 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg~5, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg[7] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg[7], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_data[43] , processor|mm_interconnect_0|cmd_xbar_mux|src_data[43], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|address[5] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|address[5], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~7 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~7, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[25] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[25], UART, 1
instance = comp, \processor|nios2_qsys_0|R_src2_lo[1]~13 , processor|nios2_qsys_0|R_src2_lo[1]~13, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[1] , processor|nios2_qsys_0|E_src2[1], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[41] , processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[41], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[43] , processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[43], UART, 1
instance = comp, \processor|mm_interconnect_0|addr_router_001|Equal4~0 , processor|mm_interconnect_0|addr_router_001|Equal4~0, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[0] , processor|nios2_qsys_0|d_writedata[0], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[45] , processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[45], UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[2] , processor|nios2_qsys_0|d_writedata[2], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~3 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~3, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[2] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[2], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[1]~14 , processor|nios2_qsys_0|E_logic_result[1]~14, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[1]~13 , processor|nios2_qsys_0|W_alu_result[1]~13, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal2~1 , processor|nios2_qsys_0|Equal2~1, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_shift_rot_right~0 , processor|nios2_qsys_0|D_ctrl_shift_rot_right~0, UART, 1
instance = comp, \processor|nios2_qsys_0|R_ctrl_shift_rot_right , processor|nios2_qsys_0|R_ctrl_shift_rot_right, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[2]~10 , processor|nios2_qsys_0|E_shift_rot_result_nxt[2]~10, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[2] , processor|nios2_qsys_0|E_shift_rot_result[2], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[3]~11 , processor|nios2_qsys_0|E_shift_rot_result_nxt[3]~11, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[3] , processor|nios2_qsys_0|E_shift_rot_result[3], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[4]~9 , processor|nios2_qsys_0|E_shift_rot_result_nxt[4]~9, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[4] , processor|nios2_qsys_0|E_shift_rot_result[4], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[5]~8 , processor|nios2_qsys_0|E_shift_rot_result_nxt[5]~8, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_retaddr~0 , processor|nios2_qsys_0|D_ctrl_retaddr~0, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal2~8 , processor|nios2_qsys_0|Equal2~8, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal101~10 , processor|nios2_qsys_0|Equal101~10, UART, 1
instance = comp, \processor|nios2_qsys_0|R_ctrl_rdctl_inst , processor|nios2_qsys_0|R_ctrl_rdctl_inst, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal2~3 , processor|nios2_qsys_0|Equal2~3, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal2~4 , processor|nios2_qsys_0|Equal2~4, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal2~7 , processor|nios2_qsys_0|Equal2~7, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_br_cmp~1 , processor|nios2_qsys_0|D_ctrl_br_cmp~1, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal2~5 , processor|nios2_qsys_0|Equal2~5, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal101~3 , processor|nios2_qsys_0|Equal101~3, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_br_cmp~0 , processor|nios2_qsys_0|D_ctrl_br_cmp~0, UART, 1
instance = comp, \processor|nios2_qsys_0|R_ctrl_br_nxt~0 , processor|nios2_qsys_0|R_ctrl_br_nxt~0, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_br_cmp~2 , processor|nios2_qsys_0|D_ctrl_br_cmp~2, UART, 1
instance = comp, \processor|nios2_qsys_0|R_ctrl_br_cmp , processor|nios2_qsys_0|R_ctrl_br_cmp, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result~36 , processor|nios2_qsys_0|E_alu_result~36, UART, 1
instance = comp, \processor|pio_1|data_out[2]~feeder , processor|pio_1|data_out[2]~feeder, UART, 1
instance = comp, \processor|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , processor|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~33 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~33, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|jtag_rd~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|jtag_rd~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|jtag_rd , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|jtag_rd, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|jtag_rd_d1 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|jtag_rd_d1, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[0]~13 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[0]~13, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[22] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[22], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~23 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~23, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[22] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[22], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~65 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~65, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~66 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~66, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[23] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[23], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|Equal0~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|Equal0~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[10]~10 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[10]~10, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|cfgrom_readdata[12]~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|cfgrom_readdata[12]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|Equal0~3 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|Equal0~3, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_align_cycle_nxt[0]~0 , processor|nios2_qsys_0|av_ld_align_cycle_nxt[0]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_align_cycle[0] , processor|nios2_qsys_0|av_ld_align_cycle[0], UART, 1
instance = comp, \processor|nios2_qsys_0|R_ctrl_br , processor|nios2_qsys_0|R_ctrl_br, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_retaddr~2 , processor|nios2_qsys_0|D_ctrl_retaddr~2, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_retaddr~1 , processor|nios2_qsys_0|D_ctrl_retaddr~1, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal2~2 , processor|nios2_qsys_0|Equal2~2, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_break~0 , processor|nios2_qsys_0|D_ctrl_break~0, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_exception~3 , processor|nios2_qsys_0|D_ctrl_exception~3, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_force_src2_zero~2 , processor|nios2_qsys_0|D_ctrl_force_src2_zero~2, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal101~7 , processor|nios2_qsys_0|Equal101~7, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal101~9 , processor|nios2_qsys_0|Equal101~9, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal2~6 , processor|nios2_qsys_0|Equal2~6, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal101~6 , processor|nios2_qsys_0|Equal101~6, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_exception~1 , processor|nios2_qsys_0|D_ctrl_exception~1, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal101~8 , processor|nios2_qsys_0|Equal101~8, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_exception~2 , processor|nios2_qsys_0|D_ctrl_exception~2, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_retaddr~3 , processor|nios2_qsys_0|D_ctrl_retaddr~3, UART, 1
instance = comp, \processor|nios2_qsys_0|R_ctrl_retaddr , processor|nios2_qsys_0|R_ctrl_retaddr, UART, 1
instance = comp, \processor|nios2_qsys_0|R_src1~41 , processor|nios2_qsys_0|R_src1~41, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_005|src_valid~0 , processor|mm_interconnect_0|cmd_xbar_mux_005|src_valid~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_005|WideOr1 , processor|mm_interconnect_0|cmd_xbar_mux_005|WideOr1, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~3 , processor|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~3, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1] , processor|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 , processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, UART, 1
instance = comp, \processor|pio_0|always0~0 , processor|pio_0|always0~0, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0 , processor|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 , processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] , processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 , processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_005|src_payload~0 , processor|mm_interconnect_0|cmd_xbar_mux_005|src_payload~0, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent|local_read~0 , processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent|local_read~0, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 , processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 , processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] , processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_005|update_grant~0 , processor|mm_interconnect_0|cmd_xbar_mux_005|update_grant~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_005|packet_in_progress~0 , processor|mm_interconnect_0|cmd_xbar_mux_005|packet_in_progress~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_005|packet_in_progress , processor|mm_interconnect_0|cmd_xbar_mux_005|packet_in_progress, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_005|update_grant~1 , processor|mm_interconnect_0|cmd_xbar_mux_005|update_grant~1, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_005|arb|top_priority_reg[0]~0 , processor|mm_interconnect_0|cmd_xbar_mux_005|arb|top_priority_reg[0]~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_005|arb|top_priority_reg[1] , processor|mm_interconnect_0|cmd_xbar_mux_005|arb|top_priority_reg[1], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_005|arb|top_priority_reg[0]~1 , processor|mm_interconnect_0|cmd_xbar_mux_005|arb|top_priority_reg[0]~1, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_005|arb|top_priority_reg[0] , processor|mm_interconnect_0|cmd_xbar_mux_005|arb|top_priority_reg[0], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_005|arb|grant[0]~1 , processor|mm_interconnect_0|cmd_xbar_mux_005|arb|grant[0]~1, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_005|saved_grant[0] , processor|mm_interconnect_0|cmd_xbar_mux_005|saved_grant[0], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71] , processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 , processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71] , processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_demux_005|src1_valid , processor|mm_interconnect_0|rsp_xbar_demux_005|src1_valid, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_demux_001|src6_valid~0 , processor|mm_interconnect_0|cmd_xbar_demux_001|src6_valid~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_006|update_grant~0 , processor|mm_interconnect_0|cmd_xbar_mux_006|update_grant~0, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 , processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_006|src_payload~0 , processor|mm_interconnect_0|cmd_xbar_mux_006|src_payload~0, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0 , processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4 , processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] , processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 , processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 , processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 , processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] , processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator|waitrequest_reset_override~feeder , processor|mm_interconnect_0|pio_1_s1_translator|waitrequest_reset_override~feeder, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator|waitrequest_reset_override , processor|mm_interconnect_0|pio_1_s1_translator|waitrequest_reset_override, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0 , processor|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_006|packet_in_progress~0 , processor|mm_interconnect_0|cmd_xbar_mux_006|packet_in_progress~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_006|packet_in_progress , processor|mm_interconnect_0|cmd_xbar_mux_006|packet_in_progress, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_006|update_grant~1 , processor|mm_interconnect_0|cmd_xbar_mux_006|update_grant~1, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_006|arb|top_priority_reg[0]~0 , processor|mm_interconnect_0|cmd_xbar_mux_006|arb|top_priority_reg[0]~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_006|arb|top_priority_reg[1] , processor|mm_interconnect_0|cmd_xbar_mux_006|arb|top_priority_reg[1], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_006|arb|top_priority_reg[0]~1 , processor|mm_interconnect_0|cmd_xbar_mux_006|arb|top_priority_reg[0]~1, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_006|arb|top_priority_reg[0] , processor|mm_interconnect_0|cmd_xbar_mux_006|arb|top_priority_reg[0], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_006|arb|grant[1]~0 , processor|mm_interconnect_0|cmd_xbar_mux_006|arb|grant[1]~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_006|saved_grant[1] , processor|mm_interconnect_0|cmd_xbar_mux_006|saved_grant[1], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_006|WideOr1 , processor|mm_interconnect_0|cmd_xbar_mux_006|WideOr1, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator|av_begintransfer~0 , processor|mm_interconnect_0|pio_1_s1_translator|av_begintransfer~0, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0 , processor|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~2 , processor|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~2, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0] , processor|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 , processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator|av_waitrequest_generated~0 , processor|mm_interconnect_0|pio_1_s1_translator|av_waitrequest_generated~0, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~1 , processor|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~1, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[1] , processor|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[1], UART, 1
instance = comp, \processor|pio_1|always0~0 , processor|pio_1|always0~0, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~1 , processor|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~1, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0 , processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg[0] , processor|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg[0], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_demux_006|src1_valid , processor|mm_interconnect_0|rsp_xbar_demux_006|src1_valid, UART, 1
instance = comp, \processor|pio_1|Equal0~1 , processor|pio_1|Equal0~1, UART, 1
instance = comp, \processor|pio_0|Equal0~0 , processor|pio_0|Equal0~0, UART, 1
instance = comp, \processor|pio_0|always0~1 , processor|pio_0|always0~1, UART, 1
instance = comp, \processor|pio_0|data_out[4] , processor|pio_0|data_out[4], UART, 1
instance = comp, \processor|pio_0|readdata[4] , processor|pio_0|readdata[4], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[4] , processor|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[4], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[4]~3 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[4]~3, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal1~0 , processor|nios2_qsys_0|Equal1~0, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_align_cycle_nxt[1]~1 , processor|nios2_qsys_0|av_ld_align_cycle_nxt[1]~1, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_align_cycle[1] , processor|nios2_qsys_0|av_ld_align_cycle[1], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_aligning_data_nxt~0 , processor|nios2_qsys_0|av_ld_aligning_data_nxt~0, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_aligning_data_nxt~1 , processor|nios2_qsys_0|av_ld_aligning_data_nxt~1, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_aligning_data_nxt~2 , processor|nios2_qsys_0|av_ld_aligning_data_nxt~2, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_aligning_data , processor|nios2_qsys_0|av_ld_aligning_data, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_ld_signed~0 , processor|nios2_qsys_0|D_ctrl_ld_signed~0, UART, 1
instance = comp, \processor|nios2_qsys_0|R_ctrl_ld_signed , processor|nios2_qsys_0|R_ctrl_ld_signed, UART, 1
instance = comp, \processor|pio_1|data_out[5]~feeder , processor|pio_1|data_out[5]~feeder, UART, 1
instance = comp, \processor|pio_1|always0~1 , processor|pio_1|always0~1, UART, 1
instance = comp, \processor|pio_1|data_out[5] , processor|pio_1|data_out[5], UART, 1
instance = comp, \processor|pio_1|readdata[5] , processor|pio_1|readdata[5], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[5] , processor|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[5], UART, 1
instance = comp, \processor|pio_0|data_out[5] , processor|pio_0|data_out[5], UART, 1
instance = comp, \processor|pio_0|readdata[5] , processor|pio_0|readdata[5], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[5] , processor|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[5], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[5]~8 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[5]~8, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|write~0 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|write~0, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|state~0 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|state~0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~4, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~5, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|state~1 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|state~1, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|jupdate~0 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|jupdate~0, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|state~2 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|state~2, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|state , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|state, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count[9]~0 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count[9]~0, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count[9]~1 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count[9]~1, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count[9] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count[9], UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count~4 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count~4, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count[0] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count[0], UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count~2 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count~2, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count[1] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count[1], UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count~10 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count~10, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count[2] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count[2], UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count~9 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count~9, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count[3] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count[3], UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count~8 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count~8, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count[4] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count[4], UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count~7 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count~7, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count[5] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count[5], UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count~6 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count~6, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count[6] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count[6], UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count~5 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count~5, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count[7] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count[7], UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count~3 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count~3, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count[8] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|count[8], UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[5]~0 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[5]~0, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|write , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|write, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|write1~feeder , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|write1~feeder, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|write1 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|write1, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|write2 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|write2, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|rst2~feeder , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|rst2~feeder, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|rst2 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|rst2, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift[10] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift[10], UART, 1
instance = comp, \processor|jtag_uart_0|t_dav , processor|jtag_uart_0|t_dav, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|tck_t_dav , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|tck_t_dav, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|write_stalled~0, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|write_stalled~1, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|write_stalled , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|write_stalled, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|write_valid , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|write_valid, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|t_ena~2 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|t_ena~2, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|t_ena~3 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|t_ena~3, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_004|arb|top_priority_reg[0]~3 , processor|mm_interconnect_0|cmd_xbar_mux_004|arb|top_priority_reg[0]~3, UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_demux_001|src1_valid , processor|mm_interconnect_0|rsp_xbar_demux_001|src1_valid, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~30 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~30, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[11] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[11], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~80 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~80, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~81 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~81, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[11]~13 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[11]~13, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[12] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[12], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~29 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~29, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[10] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[10], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~77 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~77, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~78 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~78, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[11] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[11], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~26 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~26, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[9] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[9], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~71 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~71, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~72 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~72, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[10] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[10], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~31 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~31, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[7] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[7], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|DRsize.000 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|DRsize.000, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~10 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~10, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[0] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[0], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[0] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[0], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~11 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~11, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~12 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~12, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[1] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[1], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~1 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~1, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[1] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[1], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~14 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~14, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~15 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~15, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[2] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[2], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~2 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~2, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[2] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[2], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~16 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~16, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~17 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~17, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[3] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[3], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~3 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~3, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[3] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[3], UART, 1
instance = comp, \processor|jtag_uart_0|av_waitrequest~0 , processor|jtag_uart_0|av_waitrequest~0, UART, 1
instance = comp, \processor|jtag_uart_0|av_waitrequest , processor|jtag_uart_0|av_waitrequest, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_demux_004|src1_valid , processor|mm_interconnect_0|rsp_xbar_demux_004|src1_valid, UART, 1
instance = comp, \processor|jtag_uart_0|Add0~0 , processor|jtag_uart_0|Add0~0, UART, 1
instance = comp, \processor|jtag_uart_0|Add0~2 , processor|jtag_uart_0|Add0~2, UART, 1
instance = comp, \processor|jtag_uart_0|Add0~4 , processor|jtag_uart_0|Add0~4, UART, 1
instance = comp, \processor|jtag_uart_0|Add0~6 , processor|jtag_uart_0|Add0~6, UART, 1
instance = comp, \processor|jtag_uart_0|Add0~8 , processor|jtag_uart_0|Add0~8, UART, 1
instance = comp, \processor|jtag_uart_0|LessThan1~1 , processor|jtag_uart_0|LessThan1~1, UART, 1
instance = comp, \processor|jtag_uart_0|Add0~10 , processor|jtag_uart_0|Add0~10, UART, 1
instance = comp, \processor|jtag_uart_0|Add0~12 , processor|jtag_uart_0|Add0~12, UART, 1
instance = comp, \processor|jtag_uart_0|LessThan1~0 , processor|jtag_uart_0|LessThan1~0, UART, 1
instance = comp, \processor|jtag_uart_0|LessThan1~2 , processor|jtag_uart_0|LessThan1~2, UART, 1
instance = comp, \processor|jtag_uart_0|fifo_AF , processor|jtag_uart_0|fifo_AF, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_004|src_payload~1 , processor|mm_interconnect_0|cmd_xbar_mux_004|src_payload~1, UART, 1
instance = comp, \processor|jtag_uart_0|ien_AE~0 , processor|jtag_uart_0|ien_AE~0, UART, 1
instance = comp, \processor|jtag_uart_0|ien_AF , processor|jtag_uart_0|ien_AF, UART, 1
instance = comp, \processor|jtag_uart_0|read_0 , processor|jtag_uart_0|read_0, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|always2~0 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|always2~0, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|t_pause~0 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|t_pause~0, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|jupdate~1 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|jupdate~1, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|jupdate , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|jupdate, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|jupdate1 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|jupdate1, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|jupdate2 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|jupdate2, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|t_pause~1 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|t_pause~1, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0, UART, 1
instance = comp, \processor|jtag_uart_0|pause_irq~0 , processor|jtag_uart_0|pause_irq~0, UART, 1
instance = comp, \processor|jtag_uart_0|pause_irq , processor|jtag_uart_0|pause_irq, UART, 1
instance = comp, \processor|jtag_uart_0|av_readdata[8]~1 , processor|jtag_uart_0|av_readdata[8]~1, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[33] , processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[33], UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[25]~1 , processor|nios2_qsys_0|d_writedata[25]~1, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[9] , processor|nios2_qsys_0|d_writedata[9], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[26]~2 , processor|nios2_qsys_0|d_writedata[26]~2, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[10] , processor|nios2_qsys_0|d_writedata[10], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[27]~3 , processor|nios2_qsys_0|d_writedata[27]~3, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[11] , processor|nios2_qsys_0|d_writedata[11], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_004|src_payload~2 , processor|mm_interconnect_0|cmd_xbar_mux_004|src_payload~2, UART, 1
instance = comp, \processor|jtag_uart_0|ien_AE , processor|jtag_uart_0|ien_AE, UART, 1
instance = comp, \processor|jtag_uart_0|woverflow~0 , processor|jtag_uart_0|woverflow~0, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|read~0 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|read~0, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|read , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|read, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|read1~feeder , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|read1~feeder, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|read1 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|read1, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|read2~feeder , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|read2~feeder, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|read2 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|read2, UART, 1
instance = comp, \processor|jtag_uart_0|r_val , processor|jtag_uart_0|r_val, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|r_ena~0 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|r_ena~0, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_004|src_payload~3 , processor|mm_interconnect_0|cmd_xbar_mux_004|src_payload~3, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_004|src_payload~4 , processor|mm_interconnect_0|cmd_xbar_mux_004|src_payload~4, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_004|src_payload~5 , processor|mm_interconnect_0|cmd_xbar_mux_004|src_payload~5, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_004|src_payload~7 , processor|mm_interconnect_0|cmd_xbar_mux_004|src_payload~7, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[6] , processor|nios2_qsys_0|d_writedata[6], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_004|src_payload~6 , processor|mm_interconnect_0|cmd_xbar_mux_004|src_payload~6, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_004|src_payload~0 , processor|mm_interconnect_0|cmd_xbar_mux_004|src_payload~0, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~8 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~8, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift[9] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift[9], UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|read_req , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|read_req, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~1 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~1, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~2 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~2, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|rvalid , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|rvalid, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~6 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~6, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~19 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~19, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift[8] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift[8], UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~20 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~20, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~21 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~21, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift[7] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift[7], UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~17 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~17, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~18 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~18, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift[6] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift[6], UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~15 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~15, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~16 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~16, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift[5] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift[5], UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~13 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~13, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~14 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~14, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift[4] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift[4], UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~11 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~11, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~12 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~12, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift[3] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift[3], UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~9 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~9, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~10 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~10, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift[2] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift[2], UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~5 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~5, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~7 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~7, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift[1] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift[1], UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~0 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~0, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~3 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift~3, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift[0] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|td_shift[0], UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|rvalid0~1, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|rvalid0~2 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|rvalid0~2, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|rvalid0 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|rvalid0, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|rvalid0~0, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|r_ena1 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|r_ena1, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, UART, 1
instance = comp, \processor|jtag_uart_0|r_val~0 , processor|jtag_uart_0|r_val~0, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, UART, 1
instance = comp, \processor|jtag_uart_0|fifo_wr~0 , processor|jtag_uart_0|fifo_wr~0, UART, 1
instance = comp, \processor|jtag_uart_0|fifo_wr , processor|jtag_uart_0|fifo_wr, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], UART, 1
instance = comp, \processor|jtag_uart_0|LessThan0~0 , processor|jtag_uart_0|LessThan0~0, UART, 1
instance = comp, \processor|jtag_uart_0|LessThan0~1 , processor|jtag_uart_0|LessThan0~1, UART, 1
instance = comp, \processor|jtag_uart_0|fifo_AE , processor|jtag_uart_0|fifo_AE, UART, 1
instance = comp, \processor|jtag_uart_0|av_readdata[9] , processor|jtag_uart_0|av_readdata[9], UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~35 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~35, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~24 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~24, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[9] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[9], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~50 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~50, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte1_data[1]~4 , processor|nios2_qsys_0|av_ld_byte1_data[1]~4, UART, 1
instance = comp, \processor|nios2_qsys_0|E_mem_byte_en[2]~4 , processor|nios2_qsys_0|E_mem_byte_en[2]~4, UART, 1
instance = comp, \processor|nios2_qsys_0|d_byteenable[2] , processor|nios2_qsys_0|d_byteenable[2], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[34] , processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[34], UART, 1
instance = comp, \processor|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 , processor|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~6 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~6, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[11] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[11], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[11] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[11], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~33 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~33, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte1_data[3]~2 , processor|nios2_qsys_0|av_ld_byte1_data[3]~2, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~20 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~20, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[19] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[19], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19], UART, 1
instance = comp, \processor|nios2_qsys_0|R_src2_lo[12]~2 , processor|nios2_qsys_0|R_src2_lo[12]~2, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[12] , processor|nios2_qsys_0|E_src2[12], UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21 , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~32 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~32, UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~48 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~48, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte1_data[5]~1 , processor|nios2_qsys_0|av_ld_byte1_data[5]~1, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~28 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~28, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[14] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[14], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~11 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~11, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[14] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[14], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~10 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~10, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~29 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~29, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[15] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[15], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~13 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~13, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[15] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[15], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~12 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~12, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~10 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~10, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[16] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[16], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~9 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~9, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~24 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~24, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[17] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[17], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~22 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~22, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[17] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[17], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~21 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~21, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|Equal0~4 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|Equal0~4, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[18]~8 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[18]~8, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[18] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[18], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~30 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~30, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[18] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[18], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~29 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~29, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~24 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~24, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[19] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[19], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~23 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~23, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7 , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9 , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11 , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13 , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15 , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17 , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[21]~70 , processor|nios2_qsys_0|F_iw[21]~70, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_shift_logical~0 , processor|nios2_qsys_0|D_ctrl_shift_logical~0, UART, 1
instance = comp, \processor|nios2_qsys_0|R_ctrl_shift_rot , processor|nios2_qsys_0|R_ctrl_shift_rot, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[21]~14 , processor|nios2_qsys_0|W_alu_result[21]~14, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[16]~14 , processor|nios2_qsys_0|E_src2[16]~14, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0 , processor|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal2~11 , processor|nios2_qsys_0|Equal2~11, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1 , processor|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1, UART, 1
instance = comp, \processor|nios2_qsys_0|R_ctrl_unsigned_lo_imm16 , processor|nios2_qsys_0|R_ctrl_unsigned_lo_imm16, UART, 1
instance = comp, \processor|nios2_qsys_0|R_src2_hi~0 , processor|nios2_qsys_0|R_src2_hi~0, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_hi_imm16~0 , processor|nios2_qsys_0|D_ctrl_hi_imm16~0, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_hi_imm16~1 , processor|nios2_qsys_0|D_ctrl_hi_imm16~1, UART, 1
instance = comp, \processor|nios2_qsys_0|R_ctrl_hi_imm16 , processor|nios2_qsys_0|R_ctrl_hi_imm16, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[16] , processor|nios2_qsys_0|E_src2[16], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[21]~15 , processor|nios2_qsys_0|W_alu_result[21]~15, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[19]~11 , processor|nios2_qsys_0|E_src2[19]~11, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[19] , processor|nios2_qsys_0|E_src2[19], UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[20]~10 , processor|nios2_qsys_0|E_src2[20]~10, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[20] , processor|nios2_qsys_0|E_src2[20], UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[23]~7 , processor|nios2_qsys_0|E_src2[23]~7, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[23] , processor|nios2_qsys_0|E_src2[23], UART, 1
instance = comp, \processor|nios2_qsys_0|E_mem_byte_en[3]~5 , processor|nios2_qsys_0|E_mem_byte_en[3]~5, UART, 1
instance = comp, \processor|nios2_qsys_0|d_byteenable[3] , processor|nios2_qsys_0|d_byteenable[3], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[35] , processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[35], UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[25]~feeder , processor|nios2_qsys_0|d_writedata[25]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~18 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~18, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[25] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[25], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte3_data_nxt~12 , processor|nios2_qsys_0|av_ld_byte3_data_nxt~12, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte3_data_nxt~13 , processor|nios2_qsys_0|av_ld_byte3_data_nxt~13, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte3_data[1] , processor|nios2_qsys_0|av_ld_byte3_data[1], UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[25]~5 , processor|nios2_qsys_0|E_src2[25]~5, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[25] , processor|nios2_qsys_0|E_src2[25], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~7 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~7, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[24] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[24], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~5 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~5, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~14 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~14, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[25] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[25], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~13 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~13, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[26]~feeder , processor|nios2_qsys_0|d_writedata[26]~feeder, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[27]~feeder , processor|nios2_qsys_0|d_writedata[27]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[27] , processor|nios2_qsys_0|d_writedata[27], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[28]~feeder , processor|nios2_qsys_0|d_writedata[28]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~30 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~30, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[30] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[30], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte3_data_nxt~4 , processor|nios2_qsys_0|av_ld_byte3_data_nxt~4, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte3_data_nxt~5 , processor|nios2_qsys_0|av_ld_byte3_data_nxt~5, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte3_data[6] , processor|nios2_qsys_0|av_ld_byte3_data[6], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~15 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~15, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[27] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[27], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~14 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~14, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~17 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~17, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[28] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[28], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~16 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~16, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|Equal0~2 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|Equal0~2, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[29] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[29], UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[29]~feeder , processor|nios2_qsys_0|d_writedata[29]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|processor_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 , processor|nios2_qsys_0|processor_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[29] , processor|nios2_qsys_0|d_writedata[29], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~18 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~18, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[29] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[29], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~17 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~17, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[30]~feeder , processor|nios2_qsys_0|d_writedata[30]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[30] , processor|nios2_qsys_0|d_writedata[30], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~19 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~19, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[30] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[30], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~18 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~18, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~22 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~22, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[31] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[31], UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[31]~feeder , processor|nios2_qsys_0|d_writedata[31]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[31] , processor|nios2_qsys_0|d_writedata[31], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~20 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~20, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[31] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[31], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~19 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~19, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_data[35] , processor|mm_interconnect_0|cmd_xbar_mux|src_data[35], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|byteenable[3] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|byteenable[3], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~1 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~1, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|processor_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|processor_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~31 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~31, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[31] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[31], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte3_data_nxt~2 , processor|nios2_qsys_0|av_ld_byte3_data_nxt~2, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte3_data_nxt~3 , processor|nios2_qsys_0|av_ld_byte3_data_nxt~3, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte3_data[7] , processor|nios2_qsys_0|av_ld_byte3_data[7], UART, 1
instance = comp, \processor|nios2_qsys_0|R_src2_hi[15]~1 , processor|nios2_qsys_0|R_src2_hi[15]~1, UART, 1
instance = comp, \processor|nios2_qsys_0|R_src2_hi[15]~2 , processor|nios2_qsys_0|R_src2_hi[15]~2, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[31] , processor|nios2_qsys_0|E_src2[31], UART, 1
instance = comp, \processor|nios2_qsys_0|processor_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 , processor|nios2_qsys_0|processor_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, UART, 1
instance = comp, \processor|nios2_qsys_0|R_src1[31]~45 , processor|nios2_qsys_0|R_src1[31]~45, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[31] , processor|nios2_qsys_0|E_src1[31], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[31]~16 , processor|nios2_qsys_0|E_logic_result[31]~16, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[31]~45 , processor|nios2_qsys_0|E_alu_result[31]~45, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal101~4 , processor|nios2_qsys_0|Equal101~4, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_alu_subtract~5 , processor|nios2_qsys_0|D_ctrl_alu_subtract~5, UART, 1
instance = comp, \processor|nios2_qsys_0|E_invert_arith_src_msb~2 , processor|nios2_qsys_0|E_invert_arith_src_msb~2, UART, 1
instance = comp, \processor|nios2_qsys_0|E_invert_arith_src_msb~4 , processor|nios2_qsys_0|E_invert_arith_src_msb~4, UART, 1
instance = comp, \processor|nios2_qsys_0|E_invert_arith_src_msb~3 , processor|nios2_qsys_0|E_invert_arith_src_msb~3, UART, 1
instance = comp, \processor|nios2_qsys_0|E_invert_arith_src_msb , processor|nios2_qsys_0|E_invert_arith_src_msb, UART, 1
instance = comp, \processor|nios2_qsys_0|E_arith_src2[31] , processor|nios2_qsys_0|E_arith_src2[31], UART, 1
instance = comp, \processor|nios2_qsys_0|E_arith_src1[31] , processor|nios2_qsys_0|E_arith_src1[31], UART, 1
instance = comp, \processor|nios2_qsys_0|R_src1[30]~46 , processor|nios2_qsys_0|R_src1[30]~46, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[30] , processor|nios2_qsys_0|E_src1[30], UART, 1
instance = comp, \processor|nios2_qsys_0|R_src1[29]~47 , processor|nios2_qsys_0|R_src1[29]~47, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[29] , processor|nios2_qsys_0|E_src1[29], UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[29]~2 , processor|nios2_qsys_0|E_src2[29]~2, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[19]~56 , processor|nios2_qsys_0|F_iw[19]~56, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[19]~57 , processor|nios2_qsys_0|F_iw[19]~57, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[19] , processor|nios2_qsys_0|D_iw[19], UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[29] , processor|nios2_qsys_0|E_src2[29], UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[28]~3 , processor|nios2_qsys_0|E_src2[28]~3, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[28] , processor|nios2_qsys_0|E_src2[28], UART, 1
instance = comp, \processor|nios2_qsys_0|R_src1[27]~49 , processor|nios2_qsys_0|R_src1[27]~49, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[27] , processor|nios2_qsys_0|E_src1[27], UART, 1
instance = comp, \processor|nios2_qsys_0|R_src1[26]~44 , processor|nios2_qsys_0|R_src1[26]~44, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[26] , processor|nios2_qsys_0|E_src1[26], UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[26]~0 , processor|nios2_qsys_0|E_src2[26]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[26] , processor|nios2_qsys_0|E_src2[26], UART, 1
instance = comp, \processor|nios2_qsys_0|R_src1[24]~51 , processor|nios2_qsys_0|R_src1[24]~51, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[24] , processor|nios2_qsys_0|E_src1[24], UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[24]~6 , processor|nios2_qsys_0|E_src2[24]~6, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[24] , processor|nios2_qsys_0|E_src2[24], UART, 1
instance = comp, \processor|nios2_qsys_0|R_src1[22]~53 , processor|nios2_qsys_0|R_src1[22]~53, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[22] , processor|nios2_qsys_0|E_src1[22], UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[22]~8 , processor|nios2_qsys_0|E_src2[22]~8, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[22] , processor|nios2_qsys_0|E_src2[22], UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[21]~9 , processor|nios2_qsys_0|E_src2[21]~9, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[21] , processor|nios2_qsys_0|E_src2[21], UART, 1
instance = comp, \processor|nios2_qsys_0|R_src1[18]~57 , processor|nios2_qsys_0|R_src1[18]~57, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[18] , processor|nios2_qsys_0|E_src1[18], UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[18]~12 , processor|nios2_qsys_0|E_src2[18]~12, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[8]~36 , processor|nios2_qsys_0|F_iw[8]~36, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~27 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~27, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[22] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[22], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~26 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~26, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~28 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~28, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[23] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[23], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~27 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~27, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_data[34] , processor|mm_interconnect_0|cmd_xbar_mux|src_data[34], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|byteenable[2] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|byteenable[2], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~3 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~3, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|processor_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|processor_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~12 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~12, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[8] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[8], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[8] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[8], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[8]~37 , processor|nios2_qsys_0|F_iw[8]~37, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[8] , processor|nios2_qsys_0|D_iw[8], UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[18] , processor|nios2_qsys_0|E_src2[18], UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[17]~13 , processor|nios2_qsys_0|E_src2[17]~13, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[17] , processor|nios2_qsys_0|E_src2[17], UART, 1
instance = comp, \processor|nios2_qsys_0|R_src1[15]~60 , processor|nios2_qsys_0|R_src1[15]~60, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[15] , processor|nios2_qsys_0|E_src1[15], UART, 1
instance = comp, \processor|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 , processor|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[20]~68 , processor|nios2_qsys_0|F_iw[20]~68, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~25 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~25, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[20] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[20], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[20]~69 , processor|nios2_qsys_0|F_iw[20]~69, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[20] , processor|nios2_qsys_0|D_iw[20], UART, 1
instance = comp, \processor|nios2_qsys_0|R_src2_lo[14]~16 , processor|nios2_qsys_0|R_src2_lo[14]~16, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[14] , processor|nios2_qsys_0|E_src2[14], UART, 1
instance = comp, \processor|nios2_qsys_0|R_src1[14]~61 , processor|nios2_qsys_0|R_src1[14]~61, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[14] , processor|nios2_qsys_0|E_src1[14], UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[13]~0 , processor|nios2_qsys_0|E_src1[13]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal101~5 , processor|nios2_qsys_0|Equal101~5, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0 , processor|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_uncond_cti_non_br~1 , processor|nios2_qsys_0|D_ctrl_uncond_cti_non_br~1, UART, 1
instance = comp, \processor|nios2_qsys_0|R_ctrl_uncond_cti_non_br , processor|nios2_qsys_0|R_ctrl_uncond_cti_non_br, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc_sel_nxt.10~0 , processor|nios2_qsys_0|F_pc_sel_nxt.10~0, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc_plus_one[5]~10 , processor|nios2_qsys_0|F_pc_plus_one[5]~10, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc_plus_one[6]~12 , processor|nios2_qsys_0|F_pc_plus_one[6]~12, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc_plus_one[7]~14 , processor|nios2_qsys_0|F_pc_plus_one[7]~14, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc_plus_one[8]~16 , processor|nios2_qsys_0|F_pc_plus_one[8]~16, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc_plus_one[9]~18 , processor|nios2_qsys_0|F_pc_plus_one[9]~18, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc_plus_one[10]~20 , processor|nios2_qsys_0|F_pc_plus_one[10]~20, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[8]~5 , processor|nios2_qsys_0|E_src1[8]~5, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[8] , processor|nios2_qsys_0|E_src1[8], UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[7]~6 , processor|nios2_qsys_0|E_src1[7]~6, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[7] , processor|nios2_qsys_0|E_src1[7], UART, 1
instance = comp, \processor|nios2_qsys_0|R_src2_lo[5]~9 , processor|nios2_qsys_0|R_src2_lo[5]~9, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[5] , processor|nios2_qsys_0|E_src2[5], UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~0 , processor|nios2_qsys_0|Add2~0, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~2 , processor|nios2_qsys_0|Add2~2, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~4 , processor|nios2_qsys_0|Add2~4, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~6 , processor|nios2_qsys_0|Add2~6, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~8 , processor|nios2_qsys_0|Add2~8, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~10 , processor|nios2_qsys_0|Add2~10, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~12 , processor|nios2_qsys_0|Add2~12, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~14 , processor|nios2_qsys_0|Add2~14, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~16 , processor|nios2_qsys_0|Add2~16, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~18 , processor|nios2_qsys_0|Add2~18, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~20 , processor|nios2_qsys_0|Add2~20, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~22 , processor|nios2_qsys_0|Add2~22, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~24 , processor|nios2_qsys_0|Add2~24, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~0 , processor|nios2_qsys_0|Add1~0, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~2 , processor|nios2_qsys_0|Add1~2, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~4 , processor|nios2_qsys_0|Add1~4, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~6 , processor|nios2_qsys_0|Add1~6, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~8 , processor|nios2_qsys_0|Add1~8, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~10 , processor|nios2_qsys_0|Add1~10, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~12 , processor|nios2_qsys_0|Add1~12, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~14 , processor|nios2_qsys_0|Add1~14, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~16 , processor|nios2_qsys_0|Add1~16, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~18 , processor|nios2_qsys_0|Add1~18, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~20 , processor|nios2_qsys_0|Add1~20, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~22 , processor|nios2_qsys_0|Add1~22, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~24 , processor|nios2_qsys_0|Add1~24, UART, 1
instance = comp, \processor|nios2_qsys_0|E_arith_result[12]~1 , processor|nios2_qsys_0|E_arith_result[12]~1, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc_no_crst_nxt[10]~1 , processor|nios2_qsys_0|F_pc_no_crst_nxt[10]~1, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc[10] , processor|nios2_qsys_0|F_pc[10], UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc_plus_one[11]~22 , processor|nios2_qsys_0|F_pc_plus_one[11]~22, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[13] , processor|nios2_qsys_0|E_src1[13], UART, 1
instance = comp, \processor|nios2_qsys_0|R_src2_lo[13]~1 , processor|nios2_qsys_0|R_src2_lo[13]~1, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[13] , processor|nios2_qsys_0|E_src2[13], UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~26 , processor|nios2_qsys_0|Add2~26, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~28 , processor|nios2_qsys_0|Add2~28, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~30 , processor|nios2_qsys_0|Add2~30, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~32 , processor|nios2_qsys_0|Add2~32, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~34 , processor|nios2_qsys_0|Add2~34, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~36 , processor|nios2_qsys_0|Add2~36, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~38 , processor|nios2_qsys_0|Add2~38, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~40 , processor|nios2_qsys_0|Add2~40, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~42 , processor|nios2_qsys_0|Add2~42, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~44 , processor|nios2_qsys_0|Add2~44, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~46 , processor|nios2_qsys_0|Add2~46, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~48 , processor|nios2_qsys_0|Add2~48, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~50 , processor|nios2_qsys_0|Add2~50, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~52 , processor|nios2_qsys_0|Add2~52, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~54 , processor|nios2_qsys_0|Add2~54, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~56 , processor|nios2_qsys_0|Add2~56, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~58 , processor|nios2_qsys_0|Add2~58, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~60 , processor|nios2_qsys_0|Add2~60, UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~62 , processor|nios2_qsys_0|Add2~62, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~26 , processor|nios2_qsys_0|Add1~26, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~28 , processor|nios2_qsys_0|Add1~28, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~30 , processor|nios2_qsys_0|Add1~30, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~32 , processor|nios2_qsys_0|Add1~32, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~34 , processor|nios2_qsys_0|Add1~34, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~36 , processor|nios2_qsys_0|Add1~36, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~38 , processor|nios2_qsys_0|Add1~38, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~40 , processor|nios2_qsys_0|Add1~40, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~42 , processor|nios2_qsys_0|Add1~42, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~44 , processor|nios2_qsys_0|Add1~44, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~46 , processor|nios2_qsys_0|Add1~46, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~48 , processor|nios2_qsys_0|Add1~48, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~50 , processor|nios2_qsys_0|Add1~50, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~52 , processor|nios2_qsys_0|Add1~52, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~54 , processor|nios2_qsys_0|Add1~54, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~56 , processor|nios2_qsys_0|Add1~56, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~58 , processor|nios2_qsys_0|Add1~58, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~60 , processor|nios2_qsys_0|Add1~60, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~62 , processor|nios2_qsys_0|Add1~62, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[31]~46 , processor|nios2_qsys_0|E_alu_result[31]~46, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[31]~77 , processor|nios2_qsys_0|E_alu_result[31]~77, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[31] , processor|nios2_qsys_0|W_alu_result[31], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[31]~21 , processor|nios2_qsys_0|W_rf_wr_data[31]~21, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[30]~1 , processor|nios2_qsys_0|E_src2[30]~1, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[30] , processor|nios2_qsys_0|E_src2[30], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[30]~17 , processor|nios2_qsys_0|E_logic_result[30]~17, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[30]~47 , processor|nios2_qsys_0|E_alu_result[30]~47, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[30]~48 , processor|nios2_qsys_0|E_alu_result[30]~48, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[30]~78 , processor|nios2_qsys_0|E_alu_result[30]~78, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[30] , processor|nios2_qsys_0|W_alu_result[30], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[30]~22 , processor|nios2_qsys_0|W_rf_wr_data[30]~22, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[28] , processor|nios2_qsys_0|d_writedata[28], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31, UART, 1
instance = comp, \processor|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 , processor|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte3_data_nxt~6 , processor|nios2_qsys_0|av_ld_byte3_data_nxt~6, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte3_data_nxt~7 , processor|nios2_qsys_0|av_ld_byte3_data_nxt~7, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte3_data[5] , processor|nios2_qsys_0|av_ld_byte3_data[5], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[29]~18 , processor|nios2_qsys_0|E_logic_result[29]~18, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[29]~49 , processor|nios2_qsys_0|E_alu_result[29]~49, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[29]~50 , processor|nios2_qsys_0|E_alu_result[29]~50, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[29]~79 , processor|nios2_qsys_0|E_alu_result[29]~79, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[29] , processor|nios2_qsys_0|W_alu_result[29], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[29]~23 , processor|nios2_qsys_0|W_rf_wr_data[29]~23, UART, 1
instance = comp, \processor|nios2_qsys_0|R_src1[28]~48 , processor|nios2_qsys_0|R_src1[28]~48, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[28] , processor|nios2_qsys_0|E_src1[28], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[28]~19 , processor|nios2_qsys_0|E_logic_result[28]~19, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[28]~51 , processor|nios2_qsys_0|E_alu_result[28]~51, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[28]~52 , processor|nios2_qsys_0|E_alu_result[28]~52, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[28]~80 , processor|nios2_qsys_0|E_alu_result[28]~80, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[28] , processor|nios2_qsys_0|W_alu_result[28], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~28 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~28, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[28] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[28], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte3_data_nxt~8 , processor|nios2_qsys_0|av_ld_byte3_data_nxt~8, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte3_data_nxt~9 , processor|nios2_qsys_0|av_ld_byte3_data_nxt~9, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte3_data[4] , processor|nios2_qsys_0|av_ld_byte3_data[4], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[28]~24 , processor|nios2_qsys_0|W_rf_wr_data[28]~24, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[27]~4 , processor|nios2_qsys_0|E_src2[27]~4, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[27] , processor|nios2_qsys_0|E_src2[27], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[27]~20 , processor|nios2_qsys_0|E_logic_result[27]~20, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[27]~53 , processor|nios2_qsys_0|E_alu_result[27]~53, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[27]~54 , processor|nios2_qsys_0|E_alu_result[27]~54, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[27]~81 , processor|nios2_qsys_0|E_alu_result[27]~81, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[27] , processor|nios2_qsys_0|W_alu_result[27], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~27 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~27, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[27] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[27], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte3_data_nxt~10 , processor|nios2_qsys_0|av_ld_byte3_data_nxt~10, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte3_data_nxt~11 , processor|nios2_qsys_0|av_ld_byte3_data_nxt~11, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte3_data[3] , processor|nios2_qsys_0|av_ld_byte3_data[3], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[27]~25 , processor|nios2_qsys_0|W_rf_wr_data[27]~25, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[26] , processor|nios2_qsys_0|d_writedata[26], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~16 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~16, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[26] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[26], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~15 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~15, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~19 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~19, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[26] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[26], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte3_data_nxt~0 , processor|nios2_qsys_0|av_ld_byte3_data_nxt~0, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte3_data_nxt~1 , processor|nios2_qsys_0|av_ld_byte3_data_nxt~1, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte3_data[2] , processor|nios2_qsys_0|av_ld_byte3_data[2], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[26]~15 , processor|nios2_qsys_0|E_logic_result[26]~15, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[26]~43 , processor|nios2_qsys_0|E_alu_result[26]~43, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[26]~44 , processor|nios2_qsys_0|E_alu_result[26]~44, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[26]~76 , processor|nios2_qsys_0|E_alu_result[26]~76, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[26] , processor|nios2_qsys_0|W_alu_result[26], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[26]~20 , processor|nios2_qsys_0|W_rf_wr_data[26]~20, UART, 1
instance = comp, \processor|nios2_qsys_0|R_src1[25]~50 , processor|nios2_qsys_0|R_src1[25]~50, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[25] , processor|nios2_qsys_0|E_src1[25], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[25]~21 , processor|nios2_qsys_0|E_logic_result[25]~21, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[25]~55 , processor|nios2_qsys_0|E_alu_result[25]~55, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[25]~56 , processor|nios2_qsys_0|E_alu_result[25]~56, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[25]~82 , processor|nios2_qsys_0|E_alu_result[25]~82, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[25] , processor|nios2_qsys_0|W_alu_result[25], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[25]~26 , processor|nios2_qsys_0|W_rf_wr_data[25]~26, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[25] , processor|nios2_qsys_0|d_writedata[25], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte3_data_nxt~14 , processor|nios2_qsys_0|av_ld_byte3_data_nxt~14, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte3_data_nxt~15 , processor|nios2_qsys_0|av_ld_byte3_data_nxt~15, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte3_data[0] , processor|nios2_qsys_0|av_ld_byte3_data[0], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[24]~22 , processor|nios2_qsys_0|E_logic_result[24]~22, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[24]~57 , processor|nios2_qsys_0|E_alu_result[24]~57, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[24]~58 , processor|nios2_qsys_0|E_alu_result[24]~58, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[24]~83 , processor|nios2_qsys_0|E_alu_result[24]~83, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[24] , processor|nios2_qsys_0|W_alu_result[24], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[24]~27 , processor|nios2_qsys_0|W_rf_wr_data[24]~27, UART, 1
instance = comp, \processor|nios2_qsys_0|R_src1[23]~52 , processor|nios2_qsys_0|R_src1[23]~52, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[23] , processor|nios2_qsys_0|E_src1[23], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[23]~23 , processor|nios2_qsys_0|E_logic_result[23]~23, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[23]~59 , processor|nios2_qsys_0|E_alu_result[23]~59, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[23]~60 , processor|nios2_qsys_0|E_alu_result[23]~60, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[23]~84 , processor|nios2_qsys_0|E_alu_result[23]~84, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[23] , processor|nios2_qsys_0|W_alu_result[23], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~16 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~16, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[23] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[23], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~45 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~45, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte2_data[7]~2 , processor|nios2_qsys_0|av_ld_byte2_data[7]~2, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte2_data[7] , processor|nios2_qsys_0|av_ld_byte2_data[7], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[23]~28 , processor|nios2_qsys_0|W_rf_wr_data[23]~28, UART, 1
instance = comp, \processor|nios2_qsys_0|E_st_data[23]~2 , processor|nios2_qsys_0|E_st_data[23]~2, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[23] , processor|nios2_qsys_0|d_writedata[23], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19 , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~46 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~46, UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~60 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~60, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte2_data[6]~3 , processor|nios2_qsys_0|av_ld_byte2_data[6]~3, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte2_data[6] , processor|nios2_qsys_0|av_ld_byte2_data[6], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[22]~24 , processor|nios2_qsys_0|E_logic_result[22]~24, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[22]~61 , processor|nios2_qsys_0|E_alu_result[22]~61, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[22]~62 , processor|nios2_qsys_0|E_alu_result[22]~62, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[22]~85 , processor|nios2_qsys_0|E_alu_result[22]~85, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[22] , processor|nios2_qsys_0|W_alu_result[22], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[22]~29 , processor|nios2_qsys_0|W_rf_wr_data[22]~29, UART, 1
instance = comp, \processor|nios2_qsys_0|R_src1[21]~54 , processor|nios2_qsys_0|R_src1[21]~54, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[21] , processor|nios2_qsys_0|E_src1[21], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[21]~25 , processor|nios2_qsys_0|E_logic_result[21]~25, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[21]~63 , processor|nios2_qsys_0|E_alu_result[21]~63, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[21]~64 , processor|nios2_qsys_0|E_alu_result[21]~64, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[21]~86 , processor|nios2_qsys_0|E_alu_result[21]~86, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[21] , processor|nios2_qsys_0|W_alu_result[21], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[21]~30 , processor|nios2_qsys_0|W_rf_wr_data[21]~30, UART, 1
instance = comp, \processor|nios2_qsys_0|R_src1[20]~55 , processor|nios2_qsys_0|R_src1[20]~55, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[20] , processor|nios2_qsys_0|E_src1[20], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[20]~26 , processor|nios2_qsys_0|E_logic_result[20]~26, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[20]~65 , processor|nios2_qsys_0|E_alu_result[20]~65, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[20]~66 , processor|nios2_qsys_0|E_alu_result[20]~66, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[20]~87 , processor|nios2_qsys_0|E_alu_result[20]~87, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[20] , processor|nios2_qsys_0|W_alu_result[20], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~40 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~40, UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~55 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~55, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte2_data[4]~1 , processor|nios2_qsys_0|av_ld_byte2_data[4]~1, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte2_data[4] , processor|nios2_qsys_0|av_ld_byte2_data[4], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[20]~31 , processor|nios2_qsys_0|W_rf_wr_data[20]~31, UART, 1
instance = comp, \processor|nios2_qsys_0|R_src1[19]~56 , processor|nios2_qsys_0|R_src1[19]~56, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[19] , processor|nios2_qsys_0|E_src1[19], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[19]~27 , processor|nios2_qsys_0|E_logic_result[19]~27, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[19]~67 , processor|nios2_qsys_0|E_alu_result[19]~67, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[19]~68 , processor|nios2_qsys_0|E_alu_result[19]~68, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[19]~88 , processor|nios2_qsys_0|E_alu_result[19]~88, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[19] , processor|nios2_qsys_0|W_alu_result[19], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[19]~32 , processor|nios2_qsys_0|W_rf_wr_data[19]~32, UART, 1
instance = comp, \processor|nios2_qsys_0|E_st_data[22]~1 , processor|nios2_qsys_0|E_st_data[22]~1, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[22] , processor|nios2_qsys_0|d_writedata[22], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~43 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~43, UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~58 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~58, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte2_data[2]~6 , processor|nios2_qsys_0|av_ld_byte2_data[2]~6, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte2_data[2] , processor|nios2_qsys_0|av_ld_byte2_data[2], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[18]~28 , processor|nios2_qsys_0|E_logic_result[18]~28, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[18]~69 , processor|nios2_qsys_0|E_alu_result[18]~69, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[18]~70 , processor|nios2_qsys_0|E_alu_result[18]~70, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[18]~89 , processor|nios2_qsys_0|E_alu_result[18]~89, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[18] , processor|nios2_qsys_0|W_alu_result[18], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[18]~33 , processor|nios2_qsys_0|W_rf_wr_data[18]~33, UART, 1
instance = comp, \processor|nios2_qsys_0|R_src1[17]~58 , processor|nios2_qsys_0|R_src1[17]~58, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[17] , processor|nios2_qsys_0|E_src1[17], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[17]~29 , processor|nios2_qsys_0|E_logic_result[17]~29, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[17]~71 , processor|nios2_qsys_0|E_alu_result[17]~71, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[17]~72 , processor|nios2_qsys_0|E_alu_result[17]~72, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[17]~90 , processor|nios2_qsys_0|E_alu_result[17]~90, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[17] , processor|nios2_qsys_0|W_alu_result[17], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[17]~34 , processor|nios2_qsys_0|W_rf_wr_data[17]~34, UART, 1
instance = comp, \processor|nios2_qsys_0|R_src1[16]~59 , processor|nios2_qsys_0|R_src1[16]~59, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[16] , processor|nios2_qsys_0|E_src1[16], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[16]~30 , processor|nios2_qsys_0|E_logic_result[16]~30, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[16]~37 , processor|nios2_qsys_0|E_alu_result[16]~37, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[16]~38 , processor|nios2_qsys_0|E_alu_result[16]~38, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[16]~73 , processor|nios2_qsys_0|E_alu_result[16]~73, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[16] , processor|nios2_qsys_0|W_alu_result[16], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~8 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~8, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[16] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[16], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16], UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~37 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~37, UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~52 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~52, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte2_data[0]~0 , processor|nios2_qsys_0|av_ld_byte2_data[0]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte2_data[0] , processor|nios2_qsys_0|av_ld_byte2_data[0], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[16]~17 , processor|nios2_qsys_0|W_rf_wr_data[16]~17, UART, 1
instance = comp, \processor|nios2_qsys_0|E_st_data[21]~7 , processor|nios2_qsys_0|E_st_data[21]~7, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[21] , processor|nios2_qsys_0|d_writedata[21], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~29 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~29, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[21] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[21], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~30 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~30, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[21] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[21], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~28 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~28, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~26 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~26, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[21] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[21], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[21]~71 , processor|nios2_qsys_0|F_iw[21]~71, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[21] , processor|nios2_qsys_0|D_iw[21], UART, 1
instance = comp, \processor|nios2_qsys_0|R_src2_lo[15]~15 , processor|nios2_qsys_0|R_src2_lo[15]~15, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[15] , processor|nios2_qsys_0|E_src2[15], UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[15]~41 , processor|nios2_qsys_0|E_alu_result[15]~41, UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[15]~31 , processor|nios2_qsys_0|E_logic_result[15]~31, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[15]~42 , processor|nios2_qsys_0|E_alu_result[15]~42, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[15]~75 , processor|nios2_qsys_0|E_alu_result[15]~75, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[15] , processor|nios2_qsys_0|W_alu_result[15], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[15]~19 , processor|nios2_qsys_0|W_rf_wr_data[15]~19, UART, 1
instance = comp, \processor|nios2_qsys_0|E_st_data[20]~6 , processor|nios2_qsys_0|E_st_data[20]~6, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[20] , processor|nios2_qsys_0|d_writedata[20], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~23 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~23, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[20] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[20], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~25 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~25, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[20] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[20], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~22 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~22, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~9 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~9, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[14] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[14], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14], UART, 1
instance = comp, \processor|jtag_uart_0|woverflow~1 , processor|jtag_uart_0|woverflow~1, UART, 1
instance = comp, \processor|jtag_uart_0|woverflow , processor|jtag_uart_0|woverflow, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~38 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~38, UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~53 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~53, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte1_data[6]~7 , processor|nios2_qsys_0|av_ld_byte1_data[6]~7, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte1_data_en~2 , processor|nios2_qsys_0|av_ld_byte1_data_en~2, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte1_data[6] , processor|nios2_qsys_0|av_ld_byte1_data[6], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[14]~32 , processor|nios2_qsys_0|E_logic_result[14]~32, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[14]~39 , processor|nios2_qsys_0|E_alu_result[14]~39, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[14]~40 , processor|nios2_qsys_0|E_alu_result[14]~40, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_result[14]~74 , processor|nios2_qsys_0|E_alu_result[14]~74, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[14] , processor|nios2_qsys_0|W_alu_result[14], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[14]~18 , processor|nios2_qsys_0|W_rf_wr_data[14]~18, UART, 1
instance = comp, \processor|nios2_qsys_0|E_st_data[19]~3 , processor|nios2_qsys_0|E_st_data[19]~3, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[19] , processor|nios2_qsys_0|d_writedata[19], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20, UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~41 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~41, UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~56 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~56, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte2_data[5]~4 , processor|nios2_qsys_0|av_ld_byte2_data[5]~4, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte2_data[5] , processor|nios2_qsys_0|av_ld_byte2_data[5], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte1_data[5] , processor|nios2_qsys_0|av_ld_byte1_data[5], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[13]~7 , processor|nios2_qsys_0|W_rf_wr_data[13]~7, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[12]~1 , processor|nios2_qsys_0|E_src1[12]~1, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[12] , processor|nios2_qsys_0|E_src1[12], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[12]~1 , processor|nios2_qsys_0|E_logic_result[12]~1, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[12]~1 , processor|nios2_qsys_0|W_alu_result[12]~1, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[12] , processor|nios2_qsys_0|W_alu_result[12], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[12]~8 , processor|nios2_qsys_0|W_rf_wr_data[12]~8, UART, 1
instance = comp, \processor|nios2_qsys_0|E_st_data[18]~5 , processor|nios2_qsys_0|E_st_data[18]~5, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[18] , processor|nios2_qsys_0|d_writedata[18], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22, UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~42 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~42, UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~57 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~57, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte2_data[3]~5 , processor|nios2_qsys_0|av_ld_byte2_data[3]~5, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte2_data[3] , processor|nios2_qsys_0|av_ld_byte2_data[3], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte1_data[3] , processor|nios2_qsys_0|av_ld_byte1_data[3], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[11]~9 , processor|nios2_qsys_0|W_rf_wr_data[11]~9, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[31]~7 , processor|nios2_qsys_0|d_writedata[31]~7, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[15] , processor|nios2_qsys_0|d_writedata[15], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11, UART, 1
instance = comp, \processor|jtag_uart_0|ac~0 , processor|jtag_uart_0|ac~0, UART, 1
instance = comp, \processor|jtag_uart_0|ac~1 , processor|jtag_uart_0|ac~1, UART, 1
instance = comp, \processor|jtag_uart_0|ac , processor|jtag_uart_0|ac, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~34 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~34, UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~49 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~49, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte1_data[2]~3 , processor|nios2_qsys_0|av_ld_byte1_data[2]~3, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte1_data[2] , processor|nios2_qsys_0|av_ld_byte1_data[2], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[10]~10 , processor|nios2_qsys_0|W_rf_wr_data[10]~10, UART, 1
instance = comp, \processor|nios2_qsys_0|E_st_data[17]~4 , processor|nios2_qsys_0|E_st_data[17]~4, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[17] , processor|nios2_qsys_0|d_writedata[17], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~44 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~44, UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~59 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~59, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte2_data[1]~7 , processor|nios2_qsys_0|av_ld_byte2_data[1]~7, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte2_data[1] , processor|nios2_qsys_0|av_ld_byte2_data[1], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte1_data[1] , processor|nios2_qsys_0|av_ld_byte1_data[1], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[9]~11 , processor|nios2_qsys_0|W_rf_wr_data[9]~11, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[30]~6 , processor|nios2_qsys_0|d_writedata[30]~6, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[14] , processor|nios2_qsys_0|d_writedata[14], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9, UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~36 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~36, UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~51 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~51, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte1_data[0]~5 , processor|nios2_qsys_0|av_ld_byte1_data[0]~5, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte1_data[0] , processor|nios2_qsys_0|av_ld_byte1_data[0], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[8]~12 , processor|nios2_qsys_0|W_rf_wr_data[8]~12, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[7] , processor|nios2_qsys_0|d_writedata[7], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~26 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~26, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[7] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[7], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~25 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~25, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[3]~2 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[3]~2, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[3] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[3], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~18 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~18, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~19 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~19, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[4] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[4], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~4 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~4, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[4] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[4], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~26 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~26, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~27 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~27, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[5] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[5], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~6 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~6, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[5] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[5], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~33 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~33, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~34 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~34, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[6] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[6], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~15 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~15, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[6] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[6], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|Mux30~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|Mux30~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[7] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[7], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~20 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~20, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[7] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[7], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~59 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~59, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~60 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~60, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[8] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[8], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~24 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~24, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[8] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[8], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|Equal0~5 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|Equal0~5, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[8]~9 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[8]~9, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[8] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[8], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~67 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~67, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~68 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~68, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[9] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[9], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~23 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~23, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[6] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[6], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~21 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~21, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[6] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[6], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~20 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~20, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|Equal0~1 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|Equal0~1, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[5] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[5], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~6 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~6, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~14 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~14, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[4] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[4], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~6 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~6, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[4] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[4], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~4 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~4, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~13 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~13, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[7] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[7], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[32] , processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[32], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13, UART, 1
instance = comp, \processor|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 , processor|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[7]~15 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[7]~15, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[0] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[0], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[1] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[1], UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[2] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[2], UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[3] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[3], UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[4] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[4], UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[5] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[5], UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[6] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[6], UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[7] , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|wdata[7], UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0, UART, 1
instance = comp, \processor|jtag_uart_0|av_readdata[7]~7 , processor|jtag_uart_0|av_readdata[7]~7, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_003|update_grant~0 , processor|mm_interconnect_0|cmd_xbar_mux_003|update_grant~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_003|packet_in_progress~0 , processor|mm_interconnect_0|cmd_xbar_mux_003|packet_in_progress~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_003|packet_in_progress , processor|mm_interconnect_0|cmd_xbar_mux_003|packet_in_progress, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_003|src_valid~0 , processor|mm_interconnect_0|cmd_xbar_mux_003|src_valid~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_003|WideOr1 , processor|mm_interconnect_0|cmd_xbar_mux_003|WideOr1, UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0 , processor|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_003|update_grant~1 , processor|mm_interconnect_0|cmd_xbar_mux_003|update_grant~1, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_003|arb|top_priority_reg[0]~0 , processor|mm_interconnect_0|cmd_xbar_mux_003|arb|top_priority_reg[0]~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_003|arb|top_priority_reg[1] , processor|mm_interconnect_0|cmd_xbar_mux_003|arb|top_priority_reg[1], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_003|arb|top_priority_reg[0]~1 , processor|mm_interconnect_0|cmd_xbar_mux_003|arb|top_priority_reg[0]~1, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_003|arb|top_priority_reg[0] , processor|mm_interconnect_0|cmd_xbar_mux_003|arb|top_priority_reg[0], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_003|arb|grant[1]~0 , processor|mm_interconnect_0|cmd_xbar_mux_003|arb|grant[1]~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_003|saved_grant[1] , processor|mm_interconnect_0|cmd_xbar_mux_003|saved_grant[1], UART, 1
instance = comp, \processor|leds|Equal0~0 , processor|leds|Equal0~0, UART, 1
instance = comp, \processor|leds|always0~0 , processor|leds|always0~0, UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 , processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, UART, 1
instance = comp, \processor|leds|always0~1 , processor|leds|always0~1, UART, 1
instance = comp, \processor|leds|data_out[7] , processor|leds|data_out[7], UART, 1
instance = comp, \processor|leds|readdata[7] , processor|leds|readdata[7], UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator|av_readdata_pre[7] , processor|mm_interconnect_0|leds_s1_translator|av_readdata_pre[7], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[7]~16 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[7]~16, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[7]~17 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[7]~17, UART, 1
instance = comp, \processor|pio_1|data_out[7]~feeder , processor|pio_1|data_out[7]~feeder, UART, 1
instance = comp, \processor|pio_1|data_out[7] , processor|pio_1|data_out[7], UART, 1
instance = comp, \processor|pio_1|readdata[7] , processor|pio_1|readdata[7], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[7] , processor|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[7], UART, 1
instance = comp, \processor|pio_0|data_out[7] , processor|pio_0|data_out[7], UART, 1
instance = comp, \processor|pio_0|readdata[7] , processor|pio_0|readdata[7], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[7] , processor|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[7], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[7]~18 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[7]~18, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[7]~19 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[7]~19, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data[7]~0 , processor|nios2_qsys_0|av_ld_byte0_data[7]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data[7] , processor|nios2_qsys_0|av_ld_byte0_data[7], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[7]~6 , processor|nios2_qsys_0|W_rf_wr_data[7]~6, UART, 1
instance = comp, \processor|nios2_qsys_0|R_src2_lo[8]~6 , processor|nios2_qsys_0|R_src2_lo[8]~6, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[8] , processor|nios2_qsys_0|E_src2[8], UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc[6]~2 , processor|nios2_qsys_0|F_pc[6]~2, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc[6] , processor|nios2_qsys_0|F_pc[6], UART, 1
instance = comp, \processor|mm_interconnect_0|addr_router|Equal6~1 , processor|mm_interconnect_0|addr_router|Equal6~1, UART, 1
instance = comp, \processor|mm_interconnect_0|addr_router|Equal6~2 , processor|mm_interconnect_0|addr_router|Equal6~2, UART, 1
instance = comp, \processor|mm_interconnect_0|addr_router|Equal6~0 , processor|mm_interconnect_0|addr_router|Equal6~0, UART, 1
instance = comp, \processor|mm_interconnect_0|addr_router|Equal6~3 , processor|mm_interconnect_0|addr_router|Equal6~3, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_004|src_valid~2 , processor|mm_interconnect_0|cmd_xbar_mux_004|src_valid~2, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_004|arb|top_priority_reg[1] , processor|mm_interconnect_0|cmd_xbar_mux_004|arb|top_priority_reg[1], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_004|arb|grant[0]~1 , processor|mm_interconnect_0|cmd_xbar_mux_004|arb|grant[0]~1, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_004|saved_grant[0] , processor|mm_interconnect_0|cmd_xbar_mux_004|saved_grant[0], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_004|update_grant~0 , processor|mm_interconnect_0|cmd_xbar_mux_004|update_grant~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_004|packet_in_progress~0 , processor|mm_interconnect_0|cmd_xbar_mux_004|packet_in_progress~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_004|packet_in_progress , processor|mm_interconnect_0|cmd_xbar_mux_004|packet_in_progress, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_004|update_grant~1 , processor|mm_interconnect_0|cmd_xbar_mux_004|update_grant~1, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_004|arb|top_priority_reg[0]~2 , processor|mm_interconnect_0|cmd_xbar_mux_004|arb|top_priority_reg[0]~2, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_004|arb|top_priority_reg[0] , processor|mm_interconnect_0|cmd_xbar_mux_004|arb|top_priority_reg[0], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_004|arb|grant[1]~0 , processor|mm_interconnect_0|cmd_xbar_mux_004|arb|grant[1]~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_004|saved_grant[1] , processor|mm_interconnect_0|cmd_xbar_mux_004|saved_grant[1], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_004|src_data[38] , processor|mm_interconnect_0|cmd_xbar_mux_004|src_data[38], UART, 1
instance = comp, \processor|jtag_uart_0|fifo_rd~0 , processor|jtag_uart_0|fifo_rd~0, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2, UART, 1
instance = comp, \processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full , processor|jtag_uart_0|the_processor_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, UART, 1
instance = comp, \processor|jtag_uart_0|wr_rfifo , processor|jtag_uart_0|wr_rfifo, UART, 1
instance = comp, \processor|jtag_uart_0|av_readdata[6]~8 , processor|jtag_uart_0|av_readdata[6]~8, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~14 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~14, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[6] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[6], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[6] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[6], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[6]~20 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[6]~20, UART, 1
instance = comp, \processor|leds|data_out[6]~feeder , processor|leds|data_out[6]~feeder, UART, 1
instance = comp, \processor|leds|data_out[6] , processor|leds|data_out[6], UART, 1
instance = comp, \processor|leds|readdata[6] , processor|leds|readdata[6], UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator|av_readdata_pre[6] , processor|mm_interconnect_0|leds_s1_translator|av_readdata_pre[6], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[6]~21 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[6]~21, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[6]~22 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[6]~22, UART, 1
instance = comp, \processor|pio_1|data_out[6]~feeder , processor|pio_1|data_out[6]~feeder, UART, 1
instance = comp, \processor|pio_1|data_out[6] , processor|pio_1|data_out[6], UART, 1
instance = comp, \processor|pio_1|readdata[6] , processor|pio_1|readdata[6], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[6] , processor|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[6], UART, 1
instance = comp, \processor|pio_0|data_out[6]~feeder , processor|pio_0|data_out[6]~feeder, UART, 1
instance = comp, \processor|pio_0|data_out[6] , processor|pio_0|data_out[6], UART, 1
instance = comp, \processor|pio_0|readdata[6] , processor|pio_0|readdata[6], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[6] , processor|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[6], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[6]~23 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[6]~23, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[6]~24 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[6]~24, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data[6] , processor|nios2_qsys_0|av_ld_byte0_data[6], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[6]~13 , processor|nios2_qsys_0|W_rf_wr_data[6]~13, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[11]~2 , processor|nios2_qsys_0|E_src1[11]~2, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[11] , processor|nios2_qsys_0|E_src1[11], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[11]~2 , processor|nios2_qsys_0|E_logic_result[11]~2, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[11]~2 , processor|nios2_qsys_0|W_alu_result[11]~2, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[11] , processor|nios2_qsys_0|W_alu_result[11], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[47] , processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[47], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[5]~5 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[5]~5, UART, 1
instance = comp, \processor|jtag_uart_0|av_readdata[5]~5 , processor|jtag_uart_0|av_readdata[5]~5, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5], UART, 1
instance = comp, \processor|leds|data_out[5]~feeder , processor|leds|data_out[5]~feeder, UART, 1
instance = comp, \processor|leds|data_out[5] , processor|leds|data_out[5], UART, 1
instance = comp, \processor|leds|readdata[5] , processor|leds|readdata[5], UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator|av_readdata_pre[5] , processor|mm_interconnect_0|leds_s1_translator|av_readdata_pre[5], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[5]~6 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[5]~6, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[5]~7 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[5]~7, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[5]~9 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[5]~9, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data[5] , processor|nios2_qsys_0|av_ld_byte0_data[5], UART, 1
instance = comp, \processor|nios2_qsys_0|Equal101~11 , processor|nios2_qsys_0|Equal101~11, UART, 1
instance = comp, \processor|nios2_qsys_0|R_ctrl_wrctl_inst , processor|nios2_qsys_0|R_ctrl_wrctl_inst, UART, 1
instance = comp, \processor|nios2_qsys_0|W_ienable_reg_nxt~1 , processor|nios2_qsys_0|W_ienable_reg_nxt~1, UART, 1
instance = comp, \processor|nios2_qsys_0|W_ienable_reg[5]~0 , processor|nios2_qsys_0|W_ienable_reg[5]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|W_ienable_reg[5] , processor|nios2_qsys_0|W_ienable_reg[5], UART, 1
instance = comp, \processor|nios2_qsys_0|E_control_rd_data[5]~0 , processor|nios2_qsys_0|E_control_rd_data[5]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|W_ipending_reg_nxt[5]~0 , processor|nios2_qsys_0|W_ipending_reg_nxt[5]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|W_ipending_reg[5] , processor|nios2_qsys_0|W_ipending_reg[5], UART, 1
instance = comp, \processor|nios2_qsys_0|E_wrctl_status~0 , processor|nios2_qsys_0|E_wrctl_status~0, UART, 1
instance = comp, \processor|nios2_qsys_0|E_control_rd_data[5]~1 , processor|nios2_qsys_0|E_control_rd_data[5]~1, UART, 1
instance = comp, \processor|nios2_qsys_0|W_control_rd_data[5] , processor|nios2_qsys_0|W_control_rd_data[5], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[5]~1 , processor|nios2_qsys_0|W_rf_wr_data[5]~1, UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[5]~2 , processor|nios2_qsys_0|W_rf_wr_data[5]~2, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[29]~5 , processor|nios2_qsys_0|d_writedata[29]~5, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[13] , processor|nios2_qsys_0|d_writedata[13], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~12 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~12, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[13] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[13], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[13]~5 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[13]~5, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[34]~79 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[34]~79, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|DRsize.010 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|DRsize.010, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~27 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~27, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[13] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[13], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~73 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~73, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~74 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~74, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[14] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[14], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~28 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~28, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[14] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[14], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~75 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~75, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~76 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~76, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[15] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[15], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~25 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~25, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[15] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[15], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~69 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~69, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~70 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~70, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[16] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[16], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[13] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[13], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~11 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~11, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~11 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~11, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[15] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[15], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~39 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~39, UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~54 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~54, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte1_data[7]~6 , processor|nios2_qsys_0|av_ld_byte1_data[7]~6, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte1_data[7] , processor|nios2_qsys_0|av_ld_byte1_data[7], UART, 1
instance = comp, \processor|nios2_qsys_0|av_fill_bit~0 , processor|nios2_qsys_0|av_fill_bit~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~7 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~7, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[12] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[12], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12], UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~31 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~31, UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~47 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~47, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte1_data[4]~0 , processor|nios2_qsys_0|av_ld_byte1_data[4]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte1_data[4] , processor|nios2_qsys_0|av_ld_byte1_data[4], UART, 1
instance = comp, \processor|leds|data_out[4] , processor|leds|data_out[4], UART, 1
instance = comp, \processor|leds|readdata[4] , processor|leds|readdata[4], UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator|av_readdata_pre[4] , processor|mm_interconnect_0|leds_s1_translator|av_readdata_pre[4], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[4]~1 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[4]~1, UART, 1
instance = comp, \processor|jtag_uart_0|av_readdata[4]~3 , processor|jtag_uart_0|av_readdata[4]~3, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~3 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~3, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[4] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[4], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[4] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[4], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[4]~0 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[4]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[4]~2 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[4]~2, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[4]~4 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[4]~4, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data[4] , processor|nios2_qsys_0|av_ld_byte0_data[4], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[4]~0 , processor|nios2_qsys_0|W_rf_wr_data[4]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|R_src1[0]~43 , processor|nios2_qsys_0|R_src1[0]~43, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[0] , processor|nios2_qsys_0|E_src1[0], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[0]~12 , processor|nios2_qsys_0|E_logic_result[0]~12, UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[0]~13 , processor|nios2_qsys_0|E_logic_result[0]~13, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[0]~12 , processor|nios2_qsys_0|W_alu_result[0]~12, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[0] , processor|nios2_qsys_0|W_alu_result[0], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_rshift8~0 , processor|nios2_qsys_0|av_ld_rshift8~0, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_rshift8~1 , processor|nios2_qsys_0|av_ld_rshift8~1, UART, 1
instance = comp, \processor|pio_1|data_out[3] , processor|pio_1|data_out[3], UART, 1
instance = comp, \processor|pio_1|readdata[3] , processor|pio_1|readdata[3], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[3] , processor|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[3], UART, 1
instance = comp, \processor|pio_0|data_out[3]~feeder , processor|pio_0|data_out[3]~feeder, UART, 1
instance = comp, \processor|pio_0|data_out[3] , processor|pio_0|data_out[3], UART, 1
instance = comp, \processor|pio_0|readdata[3] , processor|pio_0|readdata[3], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[3] , processor|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[3], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[3]~28 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[3]~28, UART, 1
instance = comp, \processor|jtag_uart_0|av_readdata[3]~4 , processor|jtag_uart_0|av_readdata[3]~4, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[3]~25 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[3]~25, UART, 1
instance = comp, \processor|leds|data_out[3]~feeder , processor|leds|data_out[3]~feeder, UART, 1
instance = comp, \processor|leds|data_out[3] , processor|leds|data_out[3], UART, 1
instance = comp, \processor|leds|readdata[3] , processor|leds|readdata[3], UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator|av_readdata_pre[3] , processor|mm_interconnect_0|leds_s1_translator|av_readdata_pre[3], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[3]~26 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[3]~26, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[3]~27 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[3]~27, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[3]~29 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[3]~29, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data[3] , processor|nios2_qsys_0|av_ld_byte0_data[3], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[3]~14 , processor|nios2_qsys_0|W_rf_wr_data[3]~14, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[28]~4 , processor|nios2_qsys_0|d_writedata[28]~4, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[12] , processor|nios2_qsys_0|d_writedata[12], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~9 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~9, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[12] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[12], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~8 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~8, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[11]~7 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[11]~7, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[12]~27 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[12]~27, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[11] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[11], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~8 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~8, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[11] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[11], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~7 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~7, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[12]~6 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[12]~6, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[12] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[12], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~31 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~31, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[12] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[12], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~82 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~82, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~83 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~83, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[13] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[13], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[10] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[10], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~31 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~31, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[10] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[10], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~30 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~30, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[9]~11 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[9]~11, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[9] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[9], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~32 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~32, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[9] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[9], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~31 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~31, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~26 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~26, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[19] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[19], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~21 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~21, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[18] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[18], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~61 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~61, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~62 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~62, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[19] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[19], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~18 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~18, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[19] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[19], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~55 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~55, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~56 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~56, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[20] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[20], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~17 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~17, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[20] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[20], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~53 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~53, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~54 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~54, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[21] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[21], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~19 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~19, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[21] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[21], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~57 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~57, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~58 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~58, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[22] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[22], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|resetrequest , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|resetrequest, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|resetrequest~clkctrl , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|resetrequest~clkctrl, UART, 1
instance = comp, \processor|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , processor|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], UART, 1
instance = comp, \processor|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , processor|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, UART, 1
instance = comp, \processor|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , processor|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], UART, 1
instance = comp, \processor|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , processor|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, UART, 1
instance = comp, \processor|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , processor|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, UART, 1
instance = comp, \processor|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl , processor|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, UART, 1
instance = comp, \processor|pio_1|data_out[2] , processor|pio_1|data_out[2], UART, 1
instance = comp, \processor|pio_1|readdata[2] , processor|pio_1|readdata[2], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[2] , processor|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[2], UART, 1
instance = comp, \processor|pio_0|data_out[2] , processor|pio_0|data_out[2], UART, 1
instance = comp, \processor|pio_0|readdata[2] , processor|pio_0|readdata[2], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[2] , processor|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[2], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[2]~33 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[2]~33, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[2]~30 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[2]~30, UART, 1
instance = comp, \processor|jtag_uart_0|av_readdata[2]~6 , processor|jtag_uart_0|av_readdata[2]~6, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2], UART, 1
instance = comp, \processor|leds|data_out[2]~feeder , processor|leds|data_out[2]~feeder, UART, 1
instance = comp, \processor|leds|data_out[2] , processor|leds|data_out[2], UART, 1
instance = comp, \processor|leds|readdata[2] , processor|leds|readdata[2], UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator|av_readdata_pre[2] , processor|mm_interconnect_0|leds_s1_translator|av_readdata_pre[2], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[2]~31 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[2]~31, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[2]~32 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[2]~32, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[2]~34 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[2]~34, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data[2] , processor|nios2_qsys_0|av_ld_byte0_data[2], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[2]~15 , processor|nios2_qsys_0|W_rf_wr_data[2]~15, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[5]~8 , processor|nios2_qsys_0|E_src1[5]~8, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc_plus_one[0]~0 , processor|nios2_qsys_0|F_pc_plus_one[0]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc_plus_one[1]~2 , processor|nios2_qsys_0|F_pc_plus_one[1]~2, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc_plus_one[2]~4 , processor|nios2_qsys_0|F_pc_plus_one[2]~4, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc_plus_one[3]~6 , processor|nios2_qsys_0|F_pc_plus_one[3]~6, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[5] , processor|nios2_qsys_0|E_src1[5], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[5] , processor|nios2_qsys_0|E_shift_rot_result[5], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[6]~6 , processor|nios2_qsys_0|E_shift_rot_result_nxt[6]~6, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[6] , processor|nios2_qsys_0|E_shift_rot_result[6], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[7]~7 , processor|nios2_qsys_0|E_shift_rot_result_nxt[7]~7, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[7] , processor|nios2_qsys_0|E_shift_rot_result[7], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[8]~5 , processor|nios2_qsys_0|E_shift_rot_result_nxt[8]~5, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[8] , processor|nios2_qsys_0|E_shift_rot_result[8], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[9]~4 , processor|nios2_qsys_0|E_shift_rot_result_nxt[9]~4, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[9] , processor|nios2_qsys_0|E_shift_rot_result[9], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[10]~3 , processor|nios2_qsys_0|E_shift_rot_result_nxt[10]~3, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[10] , processor|nios2_qsys_0|E_shift_rot_result[10], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[11]~2 , processor|nios2_qsys_0|E_shift_rot_result_nxt[11]~2, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[11] , processor|nios2_qsys_0|E_shift_rot_result[11], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[12]~1 , processor|nios2_qsys_0|E_shift_rot_result_nxt[12]~1, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[12] , processor|nios2_qsys_0|E_shift_rot_result[12], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[13]~0 , processor|nios2_qsys_0|E_shift_rot_result_nxt[13]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[13] , processor|nios2_qsys_0|E_shift_rot_result[13], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[14]~12 , processor|nios2_qsys_0|E_shift_rot_result_nxt[14]~12, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[14] , processor|nios2_qsys_0|E_shift_rot_result[14], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[15]~14 , processor|nios2_qsys_0|E_shift_rot_result_nxt[15]~14, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[15] , processor|nios2_qsys_0|E_shift_rot_result[15], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[16]~16 , processor|nios2_qsys_0|E_shift_rot_result_nxt[16]~16, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[16] , processor|nios2_qsys_0|E_shift_rot_result[16], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[17]~31 , processor|nios2_qsys_0|E_shift_rot_result_nxt[17]~31, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[17] , processor|nios2_qsys_0|E_shift_rot_result[17], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[18]~30 , processor|nios2_qsys_0|E_shift_rot_result_nxt[18]~30, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[18] , processor|nios2_qsys_0|E_shift_rot_result[18], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[19]~29 , processor|nios2_qsys_0|E_shift_rot_result_nxt[19]~29, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[19] , processor|nios2_qsys_0|E_shift_rot_result[19], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[20]~28 , processor|nios2_qsys_0|E_shift_rot_result_nxt[20]~28, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[20] , processor|nios2_qsys_0|E_shift_rot_result[20], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[21]~27 , processor|nios2_qsys_0|E_shift_rot_result_nxt[21]~27, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[21] , processor|nios2_qsys_0|E_shift_rot_result[21], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[22]~26 , processor|nios2_qsys_0|E_shift_rot_result_nxt[22]~26, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[22] , processor|nios2_qsys_0|E_shift_rot_result[22], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[23]~25 , processor|nios2_qsys_0|E_shift_rot_result_nxt[23]~25, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[23] , processor|nios2_qsys_0|E_shift_rot_result[23], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[24]~24 , processor|nios2_qsys_0|E_shift_rot_result_nxt[24]~24, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[24] , processor|nios2_qsys_0|E_shift_rot_result[24], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[25]~23 , processor|nios2_qsys_0|E_shift_rot_result_nxt[25]~23, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[25] , processor|nios2_qsys_0|E_shift_rot_result[25], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[26]~18 , processor|nios2_qsys_0|E_shift_rot_result_nxt[26]~18, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[26] , processor|nios2_qsys_0|E_shift_rot_result[26], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[27]~22 , processor|nios2_qsys_0|E_shift_rot_result_nxt[27]~22, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[27] , processor|nios2_qsys_0|E_shift_rot_result[27], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[28]~21 , processor|nios2_qsys_0|E_shift_rot_result_nxt[28]~21, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[28] , processor|nios2_qsys_0|E_shift_rot_result[28], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[29]~20 , processor|nios2_qsys_0|E_shift_rot_result_nxt[29]~20, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[29] , processor|nios2_qsys_0|E_shift_rot_result[29], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[30]~19 , processor|nios2_qsys_0|E_shift_rot_result_nxt[30]~19, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[30] , processor|nios2_qsys_0|E_shift_rot_result[30], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[31]~17 , processor|nios2_qsys_0|E_shift_rot_result_nxt[31]~17, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[31] , processor|nios2_qsys_0|E_shift_rot_result[31], UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_rot_right~0 , processor|nios2_qsys_0|D_ctrl_rot_right~0, UART, 1
instance = comp, \processor|nios2_qsys_0|R_ctrl_rot_right , processor|nios2_qsys_0|R_ctrl_rot_right, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_shift_logical~1 , processor|nios2_qsys_0|D_ctrl_shift_logical~1, UART, 1
instance = comp, \processor|nios2_qsys_0|R_ctrl_shift_logical , processor|nios2_qsys_0|R_ctrl_shift_logical, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_fill_bit~0 , processor|nios2_qsys_0|E_shift_rot_fill_bit~0, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[0]~15 , processor|nios2_qsys_0|E_shift_rot_result_nxt[0]~15, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[0] , processor|nios2_qsys_0|E_shift_rot_result[0], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result_nxt[1]~13 , processor|nios2_qsys_0|E_shift_rot_result_nxt[1]~13, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_result[1] , processor|nios2_qsys_0|E_shift_rot_result[1], UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[1] , processor|nios2_qsys_0|W_alu_result[1], UART, 1
instance = comp, \processor|jtag_uart_0|av_readdata[1]~0 , processor|jtag_uart_0|av_readdata[1]~0, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1], UART, 1
instance = comp, \processor|leds|data_out[1]~feeder , processor|leds|data_out[1]~feeder, UART, 1
instance = comp, \processor|leds|data_out[1] , processor|leds|data_out[1], UART, 1
instance = comp, \processor|leds|readdata[1] , processor|leds|readdata[1], UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator|av_readdata_pre[1] , processor|mm_interconnect_0|leds_s1_translator|av_readdata_pre[1], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[1]~36 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[1]~36, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_data[44] , processor|mm_interconnect_0|cmd_xbar_mux|src_data[44], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|address[6] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|address[6], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_avalon_reg|Equal0~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_avalon_reg|Equal0~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_avalon_reg|Equal0~2 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_avalon_reg|Equal0~2, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~1 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~1, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[1] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[1], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[1]~35 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[1]~35, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[1]~37 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[1]~37, UART, 1
instance = comp, \processor|pio_1|data_out[1]~feeder , processor|pio_1|data_out[1]~feeder, UART, 1
instance = comp, \processor|pio_1|data_out[1] , processor|pio_1|data_out[1], UART, 1
instance = comp, \processor|pio_1|readdata[1] , processor|pio_1|readdata[1], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[1] , processor|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[1], UART, 1
instance = comp, \processor|pio_0|data_out[1] , processor|pio_0|data_out[1], UART, 1
instance = comp, \processor|pio_0|readdata[1] , processor|pio_0|readdata[1], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[1] , processor|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[1], UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[1]~38 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[1]~38, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[1]~39 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[1]~39, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data[1] , processor|nios2_qsys_0|av_ld_byte0_data[1], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[1]~16 , processor|nios2_qsys_0|W_rf_wr_data[1]~16, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[3] , processor|nios2_qsys_0|d_writedata[3], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~4 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~4, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[3] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[3], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~3 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~3, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[2]~1 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[2]~1, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[2] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[2], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[1] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[1], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~17 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~17, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[24] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[24], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[24]~50 , processor|nios2_qsys_0|F_iw[24]~50, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[24]~51 , processor|nios2_qsys_0|F_iw[24]~51, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[24] , processor|nios2_qsys_0|D_iw[24], UART, 1
instance = comp, \processor|nios2_qsys_0|E_st_data[16]~0 , processor|nios2_qsys_0|E_st_data[16]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[16] , processor|nios2_qsys_0|d_writedata[16], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[23]~48 , processor|nios2_qsys_0|F_iw[23]~48, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[23]~49 , processor|nios2_qsys_0|F_iw[23]~49, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[23] , processor|nios2_qsys_0|D_iw[23], UART, 1
instance = comp, \processor|nios2_qsys_0|R_src2_lo[10]~4 , processor|nios2_qsys_0|R_src2_lo[10]~4, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[10] , processor|nios2_qsys_0|E_src2[10], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[10]~3 , processor|nios2_qsys_0|E_logic_result[10]~3, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[10]~3 , processor|nios2_qsys_0|W_alu_result[10]~3, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[10] , processor|nios2_qsys_0|W_alu_result[10], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[46] , processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[46], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[6]~42 , processor|nios2_qsys_0|F_iw[6]~42, UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_demux_005|src0_valid , processor|mm_interconnect_0|rsp_xbar_demux_005|src0_valid, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[6]~44 , processor|nios2_qsys_0|F_iw[6]~44, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[6]~43 , processor|nios2_qsys_0|F_iw[6]~43, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[6]~45 , processor|nios2_qsys_0|F_iw[6]~45, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[6] , processor|nios2_qsys_0|D_iw[6], UART, 1
instance = comp, \processor|nios2_qsys_0|R_src2_lo[0]~14 , processor|nios2_qsys_0|R_src2_lo[0]~14, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[0] , processor|nios2_qsys_0|E_src2[0], UART, 1
instance = comp, \processor|nios2_qsys_0|E_arith_result[0]~5 , processor|nios2_qsys_0|E_arith_result[0]~5, UART, 1
instance = comp, \processor|nios2_qsys_0|E_mem_byte_en[1]~7 , processor|nios2_qsys_0|E_mem_byte_en[1]~7, UART, 1
instance = comp, \processor|nios2_qsys_0|d_byteenable[1] , processor|nios2_qsys_0|d_byteenable[1], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_data[33] , processor|mm_interconnect_0|cmd_xbar_mux|src_data[33], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|byteenable[1] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|byteenable[1], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~15 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~15, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[22] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[22], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[22]~46 , processor|nios2_qsys_0|F_iw[22]~46, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[22]~47 , processor|nios2_qsys_0|F_iw[22]~47, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[22] , processor|nios2_qsys_0|D_iw[22], UART, 1
instance = comp, \processor|nios2_qsys_0|R_src2_lo[9]~5 , processor|nios2_qsys_0|R_src2_lo[9]~5, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[9] , processor|nios2_qsys_0|E_src2[9], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[9]~4 , processor|nios2_qsys_0|E_logic_result[9]~4, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[9]~4 , processor|nios2_qsys_0|W_alu_result[9]~4, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[9] , processor|nios2_qsys_0|W_alu_result[9], UART, 1
instance = comp, \processor|mm_interconnect_0|addr_router_001|Equal6~1 , processor|mm_interconnect_0|addr_router_001|Equal6~1, UART, 1
instance = comp, \processor|mm_interconnect_0|addr_router_001|Equal6~2 , processor|mm_interconnect_0|addr_router_001|Equal6~2, UART, 1
instance = comp, \processor|mm_interconnect_0|addr_router_001|Equal6~0 , processor|mm_interconnect_0|addr_router_001|Equal6~0, UART, 1
instance = comp, \processor|mm_interconnect_0|addr_router_001|Equal6~3 , processor|mm_interconnect_0|addr_router_001|Equal6~3, UART, 1
instance = comp, \processor|mm_interconnect_0|addr_router_001|src_channel[1]~0 , processor|mm_interconnect_0|addr_router_001|src_channel[1]~0, UART, 1
instance = comp, \processor|mm_interconnect_0|addr_router_001|Equal1~0 , processor|mm_interconnect_0|addr_router_001|Equal1~0, UART, 1
instance = comp, \processor|mm_interconnect_0|addr_router_001|src_channel[1]~1 , processor|mm_interconnect_0|addr_router_001|src_channel[1]~1, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0 , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1 , processor|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2 , processor|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1 , processor|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3 , processor|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2 , processor|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6 , processor|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4 , processor|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5 , processor|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~3 , processor|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~3, UART, 1
instance = comp, \processor|mm_interconnect_0|addr_router|always1~0 , processor|mm_interconnect_0|addr_router|always1~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_002|packet_in_progress~0 , processor|mm_interconnect_0|cmd_xbar_mux_002|packet_in_progress~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_002|packet_in_progress , processor|mm_interconnect_0|cmd_xbar_mux_002|packet_in_progress, UART, 1
instance = comp, \processor|mm_interconnect_0|switches_s1_translator|av_begintransfer~0 , processor|mm_interconnect_0|switches_s1_translator|av_begintransfer~0, UART, 1
instance = comp, \processor|mm_interconnect_0|switches_s1_translator|wait_latency_counter[0]~1 , processor|mm_interconnect_0|switches_s1_translator|wait_latency_counter[0]~1, UART, 1
instance = comp, \processor|mm_interconnect_0|switches_s1_translator|wait_latency_counter[0]~2 , processor|mm_interconnect_0|switches_s1_translator|wait_latency_counter[0]~2, UART, 1
instance = comp, \processor|mm_interconnect_0|switches_s1_translator|wait_latency_counter~3 , processor|mm_interconnect_0|switches_s1_translator|wait_latency_counter~3, UART, 1
instance = comp, \processor|mm_interconnect_0|switches_s1_translator|wait_latency_counter[0] , processor|mm_interconnect_0|switches_s1_translator|wait_latency_counter[0], UART, 1
instance = comp, \processor|mm_interconnect_0|switches_s1_translator|wait_latency_counter~4 , processor|mm_interconnect_0|switches_s1_translator|wait_latency_counter~4, UART, 1
instance = comp, \processor|mm_interconnect_0|switches_s1_translator|wait_latency_counter[1] , processor|mm_interconnect_0|switches_s1_translator|wait_latency_counter[1], UART, 1
instance = comp, \processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent|m0_write~0 , processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent|m0_write~0, UART, 1
instance = comp, \processor|mm_interconnect_0|switches_s1_translator|wait_latency_counter[0]~0 , processor|mm_interconnect_0|switches_s1_translator|wait_latency_counter[0]~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_002|update_grant~0 , processor|mm_interconnect_0|cmd_xbar_mux_002|update_grant~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_002|update_grant~1 , processor|mm_interconnect_0|cmd_xbar_mux_002|update_grant~1, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_002|saved_grant[1] , processor|mm_interconnect_0|cmd_xbar_mux_002|saved_grant[1], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_002|WideOr1 , processor|mm_interconnect_0|cmd_xbar_mux_002|WideOr1, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_002|src_payload~0 , processor|mm_interconnect_0|cmd_xbar_mux_002|src_payload~0, UART, 1
instance = comp, \processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent|local_read~0 , processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent|local_read~0, UART, 1
instance = comp, \processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0 , processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0, UART, 1
instance = comp, \processor|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg[0] , processor|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg[0], UART, 1
instance = comp, \processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 , processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3, UART, 1
instance = comp, \processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] , processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], UART, 1
instance = comp, \processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 , processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, UART, 1
instance = comp, \processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 , processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, UART, 1
instance = comp, \processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 , processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, UART, 1
instance = comp, \processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] , processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_002|src_valid~0 , processor|mm_interconnect_0|cmd_xbar_mux_002|src_valid~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0 , processor|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0 , processor|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~5 , processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~5, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~0 , processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~0, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer , processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~6 , processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~6, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~7 , processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~7, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0 , processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted , processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0 , processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted , processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid , processor|mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_demux_001|src4_valid~0 , processor|mm_interconnect_0|cmd_xbar_demux_001|src4_valid~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_004|WideOr1 , processor|mm_interconnect_0|cmd_xbar_mux_004|WideOr1, UART, 1
instance = comp, \processor|jtag_uart_0|always2~0 , processor|jtag_uart_0|always2~0, UART, 1
instance = comp, \processor|jtag_uart_0|fifo_rd~1 , processor|jtag_uart_0|fifo_rd~1, UART, 1
instance = comp, \processor|jtag_uart_0|rvalid~0 , processor|jtag_uart_0|rvalid~0, UART, 1
instance = comp, \processor|jtag_uart_0|rvalid , processor|jtag_uart_0|rvalid, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[15]~34 , processor|nios2_qsys_0|F_iw[15]~34, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[15]~35 , processor|nios2_qsys_0|F_iw[15]~35, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[15] , processor|nios2_qsys_0|D_iw[15], UART, 1
instance = comp, \processor|nios2_qsys_0|D_logic_op[1]~0 , processor|nios2_qsys_0|D_logic_op[1]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|R_logic_op[1] , processor|nios2_qsys_0|R_logic_op[1], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[8]~5 , processor|nios2_qsys_0|E_logic_result[8]~5, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[8]~5 , processor|nios2_qsys_0|W_alu_result[8]~5, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[8] , processor|nios2_qsys_0|W_alu_result[8], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[44] , processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[44], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[31]~80 , processor|nios2_qsys_0|F_iw[31]~80, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[31]~81 , processor|nios2_qsys_0|F_iw[31]~81, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[31] , processor|nios2_qsys_0|D_iw[31], UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[6]~7 , processor|nios2_qsys_0|E_src1[6]~7, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc_plus_one[4]~8 , processor|nios2_qsys_0|F_pc_plus_one[4]~8, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[6] , processor|nios2_qsys_0|E_src1[6], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[6]~6 , processor|nios2_qsys_0|E_logic_result[6]~6, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[6]~7 , processor|nios2_qsys_0|W_alu_result[6]~7, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[6] , processor|nios2_qsys_0|W_alu_result[6], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[42] , processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[42], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[30]~78 , processor|nios2_qsys_0|F_iw[30]~78, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[30]~79 , processor|nios2_qsys_0|F_iw[30]~79, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[30] , processor|nios2_qsys_0|D_iw[30], UART, 1
instance = comp, \processor|nios2_qsys_0|R_src1[1]~42 , processor|nios2_qsys_0|R_src1[1]~42, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[1] , processor|nios2_qsys_0|E_src1[1], UART, 1
instance = comp, \processor|nios2_qsys_0|E_arith_result[1]~4 , processor|nios2_qsys_0|E_arith_result[1]~4, UART, 1
instance = comp, \processor|nios2_qsys_0|E_mem_byte_en[0]~6 , processor|nios2_qsys_0|E_mem_byte_en[0]~6, UART, 1
instance = comp, \processor|nios2_qsys_0|d_byteenable[0] , processor|nios2_qsys_0|d_byteenable[0], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_data[32] , processor|mm_interconnect_0|cmd_xbar_mux|src_data[32], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|byteenable[0] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|byteenable[0], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~29 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~29, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[29] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[29], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[29]~76 , processor|nios2_qsys_0|F_iw[29]~76, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[29]~77 , processor|nios2_qsys_0|F_iw[29]~77, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[29] , processor|nios2_qsys_0|D_iw[29], UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[9]~4 , processor|nios2_qsys_0|E_src1[9]~4, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[9] , processor|nios2_qsys_0|E_src1[9], UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc[7]~1 , processor|nios2_qsys_0|F_pc[7]~1, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc[7] , processor|nios2_qsys_0|F_pc[7], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_data[45] , processor|mm_interconnect_0|cmd_xbar_mux|src_data[45], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|address[7] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|address[7], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg~7 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg~7, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg[9] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg[9], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~16 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~16, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[25] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[25], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~35 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~35, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~36 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~36, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[26] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[26], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~32 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~32, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[23] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[23], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~22 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~22, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[23] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[23], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~63 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~63, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~64 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~64, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[24] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[24], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|resetlatch~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|resetlatch~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|resetlatch , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|resetlatch, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~50 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~50, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[33] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[33], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~14 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~14, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[31] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[31], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~48 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~48, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~49 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~49, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[32] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[32], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg~6 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg~6, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg[8] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg[8], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~21 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~21, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[30] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[30], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~13 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~13, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[30] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[30], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[31]~47 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[31]~47, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[31] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[31], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~12 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~12, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[29] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[29], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~45 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~45, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~46 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~46, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[30] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[30], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg~4 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg~4, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg[6] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg[6], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_data[42] , processor|mm_interconnect_0|cmd_xbar_mux|src_data[42], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|address[4] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|address[4], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~10 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~10, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[13] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[13], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[13]~32 , processor|nios2_qsys_0|F_iw[13]~32, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[13]~33 , processor|nios2_qsys_0|F_iw[13]~33, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[13] , processor|nios2_qsys_0|D_iw[13], UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_alu_subtract~3 , processor|nios2_qsys_0|D_ctrl_alu_subtract~3, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_alu_subtract~4 , processor|nios2_qsys_0|D_ctrl_alu_subtract~4, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_alu_subtract~2 , processor|nios2_qsys_0|D_ctrl_alu_subtract~2, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_alu_subtract~6 , processor|nios2_qsys_0|D_ctrl_alu_subtract~6, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_sub~0 , processor|nios2_qsys_0|E_alu_sub~0, UART, 1
instance = comp, \processor|nios2_qsys_0|E_alu_sub , processor|nios2_qsys_0|E_alu_sub, UART, 1
instance = comp, \processor|nios2_qsys_0|E_arith_result[5]~3 , processor|nios2_qsys_0|E_arith_result[5]~3, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc_no_crst_nxt[3]~3 , processor|nios2_qsys_0|F_pc_no_crst_nxt[3]~3, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc[3] , processor|nios2_qsys_0|F_pc[3], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_data[41] , processor|mm_interconnect_0|cmd_xbar_mux|src_data[41], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|address[3] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|address[3], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~19 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~19, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[16] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[16], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~10 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~10, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[16] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[16], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~41 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~41, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~42 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~42, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[17] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[17], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg~8 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg~8, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg[10] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg[10], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|jtag_ram_rd , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|jtag_ram_rd, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~17 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~17, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[27] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[27], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~8 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~8, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[27] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[27], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~37 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~37, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~38 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~38, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[28] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[28], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg~1 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg~1, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg[4] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg[4], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_data[40] , processor|mm_interconnect_0|cmd_xbar_mux|src_data[40], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|address[2] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|address[2], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~23 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~23, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[10] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[10], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[10] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[10], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[10]~64 , processor|nios2_qsys_0|F_iw[10]~64, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[10]~65 , processor|nios2_qsys_0|F_iw[10]~65, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[10] , processor|nios2_qsys_0|D_iw[10], UART, 1
instance = comp, \processor|nios2_qsys_0|R_src2_lo[4]~10 , processor|nios2_qsys_0|R_src2_lo[4]~10, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[4] , processor|nios2_qsys_0|E_src2[4], UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc[2]~5 , processor|nios2_qsys_0|F_pc[2]~5, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc[2] , processor|nios2_qsys_0|F_pc[2], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[40] , processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[40], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[9]~66 , processor|nios2_qsys_0|F_iw[9]~66, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[9]~67 , processor|nios2_qsys_0|F_iw[9]~67, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[9] , processor|nios2_qsys_0|D_iw[9], UART, 1
instance = comp, \processor|nios2_qsys_0|R_src2_lo[3]~11 , processor|nios2_qsys_0|R_src2_lo[3]~11, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[3] , processor|nios2_qsys_0|E_src2[3], UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc[1]~7 , processor|nios2_qsys_0|F_pc[1]~7, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc[1] , processor|nios2_qsys_0|F_pc[1], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[39] , processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[39], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[28]~74 , processor|nios2_qsys_0|F_iw[28]~74, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[28]~75 , processor|nios2_qsys_0|F_iw[28]~75, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[28] , processor|nios2_qsys_0|D_iw[28], UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[4]~9 , processor|nios2_qsys_0|E_src1[4]~9, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[4] , processor|nios2_qsys_0|E_src1[4], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[4]~9 , processor|nios2_qsys_0|E_logic_result[4]~9, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[4]~9 , processor|nios2_qsys_0|W_alu_result[4]~9, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[4] , processor|nios2_qsys_0|W_alu_result[4], UART, 1
instance = comp, \processor|mm_interconnect_0|addr_router_001|always1~0 , processor|mm_interconnect_0|addr_router_001|always1~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[0]~0 , processor|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[0]~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[1] , processor|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[1], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_002|arb|grant[1]~0 , processor|mm_interconnect_0|cmd_xbar_mux_002|arb|grant[1]~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_002|arb|grant[1]~1 , processor|mm_interconnect_0|cmd_xbar_mux_002|arb|grant[1]~1, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1 , processor|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[0] , processor|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[0], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_002|arb|grant[0]~2 , processor|mm_interconnect_0|cmd_xbar_mux_002|arb|grant[0]~2, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_002|saved_grant[0] , processor|mm_interconnect_0|cmd_xbar_mux_002|saved_grant[0], UART, 1
instance = comp, \processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71] , processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71], UART, 1
instance = comp, \processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 , processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, UART, 1
instance = comp, \processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71] , processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0 , processor|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0, UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1 , processor|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5 , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6 , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3 , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~28 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~28, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0 , processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0, UART, 1
instance = comp, \processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] , processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52], UART, 1
instance = comp, \processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 , processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, UART, 1
instance = comp, \processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] , processor|mm_interconnect_0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1 , processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1, UART, 1
instance = comp, \processor|mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] , processor|mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52], UART, 1
instance = comp, \processor|mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 , processor|mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, UART, 1
instance = comp, \processor|mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 , processor|mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3, UART, 1
instance = comp, \processor|mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] , processor|mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], UART, 1
instance = comp, \processor|mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 , processor|mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, UART, 1
instance = comp, \processor|mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] , processor|mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2 , processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] , processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 , processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] , processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~30 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~30, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52], UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~29 , processor|mm_interconnect_0|rsp_xbar_mux_001|src_payload~29, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] , processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 , processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] , processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~3 , processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~3, UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~2 , processor|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~2, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~4 , processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~4, UART, 1
instance = comp, \processor|nios2_qsys_0|d_read_nxt , processor|nios2_qsys_0|d_read_nxt, UART, 1
instance = comp, \processor|nios2_qsys_0|d_read , processor|nios2_qsys_0|d_read, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read , processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_004|src_data[53] , processor|mm_interconnect_0|cmd_xbar_mux_004|src_data[53], UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71], UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_demux_004|src0_valid , processor|mm_interconnect_0|rsp_xbar_demux_004|src0_valid, UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux|WideOr1~0 , processor|mm_interconnect_0|rsp_xbar_mux|WideOr1~0, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0 , processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~1 , processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~1, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~3 , processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~3, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~2 , processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~2, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~4 , processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~4, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~8 , processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~8, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~9 , processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~9, UART, 1
instance = comp, \processor|mm_interconnect_0|addr_router|Equal4~0 , processor|mm_interconnect_0|addr_router|Equal4~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_demux|src1_valid~0 , processor|mm_interconnect_0|cmd_xbar_demux|src1_valid~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_demux|src1_valid~1 , processor|mm_interconnect_0|cmd_xbar_demux|src1_valid~1, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~5 , processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~5, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~6 , processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~6, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~7 , processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~7, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~10 , processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~10, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~11 , processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~11, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted , processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0 , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~2 , processor|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~2, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|WideOr1 , processor|mm_interconnect_0|cmd_xbar_mux|WideOr1, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1 , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~2 , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~2, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[27]~72 , processor|nios2_qsys_0|F_iw[27]~72, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[27]~73 , processor|nios2_qsys_0|F_iw[27]~73, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[27] , processor|nios2_qsys_0|D_iw[27], UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[2]~10 , processor|nios2_qsys_0|E_src1[2]~10, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[2] , processor|nios2_qsys_0|E_src1[2], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[2]~10 , processor|nios2_qsys_0|E_logic_result[2]~10, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[2]~10 , processor|nios2_qsys_0|W_alu_result[2]~10, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[2] , processor|nios2_qsys_0|W_alu_result[2], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[38] , processor|mm_interconnect_0|cmd_xbar_mux_001|src_data[38], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[26]~54 , processor|nios2_qsys_0|F_iw[26]~54, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[26]~55 , processor|nios2_qsys_0|F_iw[26]~55, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[26] , processor|nios2_qsys_0|D_iw[26], UART, 1
instance = comp, \processor|nios2_qsys_0|D_dst_regnum[4]~4 , processor|nios2_qsys_0|D_dst_regnum[4]~4, UART, 1
instance = comp, \processor|nios2_qsys_0|R_dst_regnum[4] , processor|nios2_qsys_0|R_dst_regnum[4], UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[24] , processor|nios2_qsys_0|d_writedata[24], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17 , processor|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[25]~52 , processor|nios2_qsys_0|F_iw[25]~52, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[25]~53 , processor|nios2_qsys_0|F_iw[25]~53, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[25] , processor|nios2_qsys_0|D_iw[25], UART, 1
instance = comp, \processor|nios2_qsys_0|D_dst_regnum[3]~2 , processor|nios2_qsys_0|D_dst_regnum[3]~2, UART, 1
instance = comp, \processor|nios2_qsys_0|R_dst_regnum[3] , processor|nios2_qsys_0|R_dst_regnum[3], UART, 1
instance = comp, \processor|nios2_qsys_0|R_src2_lo[11]~3 , processor|nios2_qsys_0|R_src2_lo[11]~3, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[11] , processor|nios2_qsys_0|E_src2[11], UART, 1
instance = comp, \processor|nios2_qsys_0|E_arith_result[11]~2 , processor|nios2_qsys_0|E_arith_result[11]~2, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc_no_crst_nxt[9]~2 , processor|nios2_qsys_0|F_pc_no_crst_nxt[9]~2, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc[9] , processor|nios2_qsys_0|F_pc[9], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_demux|src1_valid~2 , processor|mm_interconnect_0|cmd_xbar_demux|src1_valid~2, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_demux|src1_valid~3 , processor|mm_interconnect_0|cmd_xbar_demux|src1_valid~3, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|WideOr1 , processor|mm_interconnect_0|cmd_xbar_mux_001|WideOr1, UART, 1
instance = comp, \processor|mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 , processor|mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, UART, 1
instance = comp, \processor|mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 , processor|mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, UART, 1
instance = comp, \processor|mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] , processor|mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], UART, 1
instance = comp, \processor|mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71] , processor|mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71], UART, 1
instance = comp, \processor|mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 , processor|mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, UART, 1
instance = comp, \processor|mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71] , processor|mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux|src_payload~2 , processor|mm_interconnect_0|rsp_xbar_mux|src_payload~2, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[11]~24 , processor|nios2_qsys_0|F_iw[11]~24, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[11] , processor|nios2_qsys_0|D_iw[11], UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1 , processor|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1, UART, 1
instance = comp, \processor|nios2_qsys_0|D_dst_regnum[3]~0 , processor|nios2_qsys_0|D_dst_regnum[3]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|D_dst_regnum[3]~1 , processor|nios2_qsys_0|D_dst_regnum[3]~1, UART, 1
instance = comp, \processor|nios2_qsys_0|D_dst_regnum[2]~3 , processor|nios2_qsys_0|D_dst_regnum[2]~3, UART, 1
instance = comp, \processor|nios2_qsys_0|R_dst_regnum[2] , processor|nios2_qsys_0|R_dst_regnum[2], UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[24]~0 , processor|nios2_qsys_0|d_writedata[24]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[8] , processor|nios2_qsys_0|d_writedata[8], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~25 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~25, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[8] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[8], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~24 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~24, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~22 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~22, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[18] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[18], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[18]~61 , processor|nios2_qsys_0|F_iw[18]~61, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[18]~62 , processor|nios2_qsys_0|F_iw[18]~62, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[18]~63 , processor|nios2_qsys_0|F_iw[18]~63, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[18] , processor|nios2_qsys_0|D_iw[18], UART, 1
instance = comp, \processor|nios2_qsys_0|D_dst_regnum[1]~6 , processor|nios2_qsys_0|D_dst_regnum[1]~6, UART, 1
instance = comp, \processor|nios2_qsys_0|D_dst_regnum[1]~7 , processor|nios2_qsys_0|D_dst_regnum[1]~7, UART, 1
instance = comp, \processor|nios2_qsys_0|R_dst_regnum[1] , processor|nios2_qsys_0|R_dst_regnum[1], UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[1] , processor|nios2_qsys_0|d_writedata[1], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~2 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~2, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[1] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[1], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|monitor_error~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|monitor_error~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|monitor_error , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|monitor_error, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~28 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~28, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[34] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[34], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg[2] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonAReg[2], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~12 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~12, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[0] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[0], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~1 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~1, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[0] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[0], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~20 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~20, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[28] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[28], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~11 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~11, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[28] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[28], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~43 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~43, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~44 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~44, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[29] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[29], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~18 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~18, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[26] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[26], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~9 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~9, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[26] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[26], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~39 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~39, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~40 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~40, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[27] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[27], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~15 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg~15, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[24] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[24], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~5 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~5, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[24] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[24], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~30 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~30, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~32 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~32, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[25] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[25], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|always1~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|always1~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|monitor_ready~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|monitor_ready~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|monitor_ready , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|monitor_ready, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|ir_out[0] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|ir_out[0], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|jtag_ram_access , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|jtag_ram_access, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|jtag_ram_wr , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|jtag_ram_wr, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|write~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|write~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|write , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|write, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~0 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|debugaccess , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|debugaccess, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~21 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~21, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[17] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[17], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[17]~58 , processor|nios2_qsys_0|F_iw[17]~58, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[17]~59 , processor|nios2_qsys_0|F_iw[17]~59, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[17]~60 , processor|nios2_qsys_0|F_iw[17]~60, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[17] , processor|nios2_qsys_0|D_iw[17], UART, 1
instance = comp, \processor|nios2_qsys_0|D_dst_regnum[0]~5 , processor|nios2_qsys_0|D_dst_regnum[0]~5, UART, 1
instance = comp, \processor|nios2_qsys_0|R_dst_regnum[0] , processor|nios2_qsys_0|R_dst_regnum[0], UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[5] , processor|nios2_qsys_0|d_writedata[5], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_payload~5 , processor|mm_interconnect_0|cmd_xbar_mux|src_payload~5, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[5] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|writedata[5], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[5]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[5]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[5] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[5], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[5]~17 , processor|nios2_qsys_0|F_iw[5]~17, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[5]~16 , processor|nios2_qsys_0|F_iw[5]~16, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[5]~18 , processor|nios2_qsys_0|F_iw[5]~18, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[5]~19 , processor|nios2_qsys_0|F_iw[5]~19, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[5] , processor|nios2_qsys_0|D_iw[5], UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_jmp_direct~0 , processor|nios2_qsys_0|D_ctrl_jmp_direct~0, UART, 1
instance = comp, \processor|nios2_qsys_0|R_ctrl_jmp_direct , processor|nios2_qsys_0|R_ctrl_jmp_direct, UART, 1
instance = comp, \processor|nios2_qsys_0|R_src1~40 , processor|nios2_qsys_0|R_src1~40, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[10]~3 , processor|nios2_qsys_0|E_src1[10]~3, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[10] , processor|nios2_qsys_0|E_src1[10], UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc[8]~0 , processor|nios2_qsys_0|F_pc[8]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc[8] , processor|nios2_qsys_0|F_pc[8], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_data[46] , processor|mm_interconnect_0|cmd_xbar_mux|src_data[46], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|address[8] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|address[8], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|read~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|read~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|read , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|read, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|waitrequest~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|waitrequest~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|waitrequest~1 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|waitrequest~1, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|waitrequest , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_ocimem|waitrequest, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4 , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|update_grant~0 , processor|mm_interconnect_0|cmd_xbar_mux|update_grant~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0 , processor|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|packet_in_progress , processor|mm_interconnect_0|cmd_xbar_mux|packet_in_progress, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|update_grant~1 , processor|mm_interconnect_0|cmd_xbar_mux|update_grant~1, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|saved_grant[1] , processor|mm_interconnect_0|cmd_xbar_mux|saved_grant[1], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_data[38] , processor|mm_interconnect_0|cmd_xbar_mux|src_data[38], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|address[0] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|address[0], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~4 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~4, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[3] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[3], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[3]~12 , processor|nios2_qsys_0|F_iw[3]~12, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[3]~13 , processor|nios2_qsys_0|F_iw[3]~13, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[3]~14 , processor|nios2_qsys_0|F_iw[3]~14, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[3]~15 , processor|nios2_qsys_0|F_iw[3]~15, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[3] , processor|nios2_qsys_0|D_iw[3], UART, 1
instance = comp, \processor|nios2_qsys_0|Equal2~10 , processor|nios2_qsys_0|Equal2~10, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_force_src2_zero~0 , processor|nios2_qsys_0|D_ctrl_force_src2_zero~0, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_force_src2_zero~1 , processor|nios2_qsys_0|D_ctrl_force_src2_zero~1, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_force_src2_zero~3 , processor|nios2_qsys_0|D_ctrl_force_src2_zero~3, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal101~12 , processor|nios2_qsys_0|Equal101~12, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_force_src2_zero~4 , processor|nios2_qsys_0|D_ctrl_force_src2_zero~4, UART, 1
instance = comp, \processor|nios2_qsys_0|R_ctrl_force_src2_zero , processor|nios2_qsys_0|R_ctrl_force_src2_zero, UART, 1
instance = comp, \processor|nios2_qsys_0|R_src2_lo~0 , processor|nios2_qsys_0|R_src2_lo~0, UART, 1
instance = comp, \processor|nios2_qsys_0|R_src2_lo[6]~8 , processor|nios2_qsys_0|R_src2_lo[6]~8, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[6] , processor|nios2_qsys_0|E_src2[6], UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc[4]~4 , processor|nios2_qsys_0|F_pc[4]~4, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc[4] , processor|nios2_qsys_0|F_pc[4], UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc[5] , processor|nios2_qsys_0|F_pc[5], UART, 1
instance = comp, \processor|mm_interconnect_0|addr_router|Equal2~0 , processor|mm_interconnect_0|addr_router|Equal2~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_006|src_valid~0 , processor|mm_interconnect_0|cmd_xbar_mux_006|src_valid~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_006|arb|grant[0]~1 , processor|mm_interconnect_0|cmd_xbar_mux_006|arb|grant[0]~1, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_006|saved_grant[0] , processor|mm_interconnect_0|cmd_xbar_mux_006|saved_grant[0], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71] , processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 , processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71] , processor|mm_interconnect_0|pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_demux_006|src0_valid , processor|mm_interconnect_0|rsp_xbar_demux_006|src0_valid, UART, 1
instance = comp, \processor|pio_0|data_out[0]~feeder , processor|pio_0|data_out[0]~feeder, UART, 1
instance = comp, \processor|pio_0|data_out[0] , processor|pio_0|data_out[0], UART, 1
instance = comp, \processor|pio_0|readdata[0] , processor|pio_0|readdata[0], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[0] , processor|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[0], UART, 1
instance = comp, \processor|pio_1|data_out[0]~feeder , processor|pio_1|data_out[0]~feeder, UART, 1
instance = comp, \processor|pio_1|data_out[0] , processor|pio_1|data_out[0], UART, 1
instance = comp, \processor|pio_1|readdata[0] , processor|pio_1|readdata[0], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[0] , processor|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[0], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[0]~6 , processor|nios2_qsys_0|F_iw[0]~6, UART, 1
instance = comp, \processor|leds|data_out[0] , processor|leds|data_out[0], UART, 1
instance = comp, \processor|leds|readdata[0] , processor|leds|readdata[0], UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator|av_readdata_pre[0] , processor|mm_interconnect_0|leds_s1_translator|av_readdata_pre[0], UART, 1
instance = comp, \processor|jtag_uart_0|av_readdata[0]~2 , processor|jtag_uart_0|av_readdata[0]~2, UART, 1
instance = comp, \processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] , processor|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[0]~5 , processor|nios2_qsys_0|F_iw[0]~5, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~2 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~2, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[0] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[0], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[0]~4 , processor|nios2_qsys_0|F_iw[0]~4, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[0]~7 , processor|nios2_qsys_0|F_iw[0]~7, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[0] , processor|nios2_qsys_0|D_iw[0], UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_b_is_dst~0 , processor|nios2_qsys_0|D_ctrl_b_is_dst~0, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_b_is_dst~1 , processor|nios2_qsys_0|D_ctrl_b_is_dst~1, UART, 1
instance = comp, \processor|nios2_qsys_0|R_src2_use_imm~0 , processor|nios2_qsys_0|R_src2_use_imm~0, UART, 1
instance = comp, \processor|nios2_qsys_0|D_wr_dst_reg~2 , processor|nios2_qsys_0|D_wr_dst_reg~2, UART, 1
instance = comp, \processor|nios2_qsys_0|R_src2_use_imm~1 , processor|nios2_qsys_0|R_src2_use_imm~1, UART, 1
instance = comp, \processor|nios2_qsys_0|R_src2_use_imm , processor|nios2_qsys_0|R_src2_use_imm, UART, 1
instance = comp, \processor|nios2_qsys_0|R_src2_lo[7]~7 , processor|nios2_qsys_0|R_src2_lo[7]~7, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[7] , processor|nios2_qsys_0|E_src2[7], UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc[5]~3 , processor|nios2_qsys_0|F_pc[5]~3, UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[7]~7 , processor|nios2_qsys_0|E_logic_result[7]~7, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[7]~6 , processor|nios2_qsys_0|W_alu_result[7]~6, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[7] , processor|nios2_qsys_0|W_alu_result[7], UART, 1
instance = comp, \processor|mm_interconnect_0|addr_router_001|Equal2~0 , processor|mm_interconnect_0|addr_router_001|Equal2~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_demux_001|src3_valid~0 , processor|mm_interconnect_0|cmd_xbar_demux_001|src3_valid~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_003|arb|grant[0]~1 , processor|mm_interconnect_0|cmd_xbar_mux_003|arb|grant[0]~1, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_003|saved_grant[0] , processor|mm_interconnect_0|cmd_xbar_mux_003|saved_grant[0], UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 , processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 , processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3, UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] , processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 , processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71] , processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_demux_003|src0_valid , processor|mm_interconnect_0|rsp_xbar_demux_003|src0_valid, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[7]~39 , processor|nios2_qsys_0|F_iw[7]~39, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[7]~40 , processor|nios2_qsys_0|F_iw[7]~40, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[7]~38 , processor|nios2_qsys_0|F_iw[7]~38, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[7]~41 , processor|nios2_qsys_0|F_iw[7]~41, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[7] , processor|nios2_qsys_0|D_iw[7], UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[3]~11 , processor|nios2_qsys_0|E_src1[3]~11, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src1[3] , processor|nios2_qsys_0|E_src1[3], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[3]~11 , processor|nios2_qsys_0|E_logic_result[3]~11, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[3]~11 , processor|nios2_qsys_0|W_alu_result[3]~11, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[3] , processor|nios2_qsys_0|W_alu_result[3], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_data[39] , processor|mm_interconnect_0|cmd_xbar_mux|src_data[39], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|address[1] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|address[1], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_avalon_reg|Equal0~1 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_avalon_reg|Equal0~1, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|monitor_go~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|monitor_go~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|monitor_go , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|monitor_go, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~5 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata~5, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[2] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|readdata[2], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[2]~20 , processor|nios2_qsys_0|F_iw[2]~20, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[2]~22 , processor|nios2_qsys_0|F_iw[2]~22, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[2]~21 , processor|nios2_qsys_0|F_iw[2]~21, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[2]~23 , processor|nios2_qsys_0|F_iw[2]~23, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[2] , processor|nios2_qsys_0|D_iw[2], UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_st~0 , processor|nios2_qsys_0|D_ctrl_st~0, UART, 1
instance = comp, \processor|nios2_qsys_0|R_ctrl_st , processor|nios2_qsys_0|R_ctrl_st, UART, 1
instance = comp, \processor|nios2_qsys_0|E_st_stall , processor|nios2_qsys_0|E_st_stall, UART, 1
instance = comp, \processor|nios2_qsys_0|d_write , processor|nios2_qsys_0|d_write, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_write~0 , processor|mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_write~0, UART, 1
instance = comp, \processor|onchip_memory2_0|wren~0 , processor|onchip_memory2_0|wren~0, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[14]~29 , processor|nios2_qsys_0|F_iw[14]~29, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[14]~30 , processor|nios2_qsys_0|F_iw[14]~30, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[14]~31 , processor|nios2_qsys_0|F_iw[14]~31, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[14] , processor|nios2_qsys_0|D_iw[14], UART, 1
instance = comp, \processor|nios2_qsys_0|D_logic_op_raw[0]~0 , processor|nios2_qsys_0|D_logic_op_raw[0]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|R_compare_op[0] , processor|nios2_qsys_0|R_compare_op[0], UART, 1
instance = comp, \processor|nios2_qsys_0|Add2~64 , processor|nios2_qsys_0|Add2~64, UART, 1
instance = comp, \processor|nios2_qsys_0|Add1~64 , processor|nios2_qsys_0|Add1~64, UART, 1
instance = comp, \processor|nios2_qsys_0|E_arith_result[32]~6 , processor|nios2_qsys_0|E_arith_result[32]~6, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal122~5 , processor|nios2_qsys_0|Equal122~5, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal122~6 , processor|nios2_qsys_0|Equal122~6, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal122~8 , processor|nios2_qsys_0|Equal122~8, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal122~7 , processor|nios2_qsys_0|Equal122~7, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal122~9 , processor|nios2_qsys_0|Equal122~9, UART, 1
instance = comp, \processor|nios2_qsys_0|D_logic_op_raw[1]~1 , processor|nios2_qsys_0|D_logic_op_raw[1]~1, UART, 1
instance = comp, \processor|nios2_qsys_0|R_compare_op[1] , processor|nios2_qsys_0|R_compare_op[1], UART, 1
instance = comp, \processor|nios2_qsys_0|Equal122~0 , processor|nios2_qsys_0|Equal122~0, UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[5]~8 , processor|nios2_qsys_0|E_logic_result[5]~8, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal122~2 , processor|nios2_qsys_0|Equal122~2, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal122~3 , processor|nios2_qsys_0|Equal122~3, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal122~1 , processor|nios2_qsys_0|Equal122~1, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal122~4 , processor|nios2_qsys_0|Equal122~4, UART, 1
instance = comp, \processor|nios2_qsys_0|E_cmp_result~0 , processor|nios2_qsys_0|E_cmp_result~0, UART, 1
instance = comp, \processor|nios2_qsys_0|E_cmp_result~1 , processor|nios2_qsys_0|E_cmp_result~1, UART, 1
instance = comp, \processor|nios2_qsys_0|W_cmp_result , processor|nios2_qsys_0|W_cmp_result, UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[0]~3 , processor|nios2_qsys_0|W_rf_wr_data[0]~3, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[0]~13 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[0]~13, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[0]~10 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[0]~10, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[0]~11 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[0]~11, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[0]~12 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[0]~12, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data_nxt[0]~14 , processor|nios2_qsys_0|av_ld_byte0_data_nxt[0]~14, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_byte0_data[0] , processor|nios2_qsys_0|av_ld_byte0_data[0], UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_crst~1 , processor|nios2_qsys_0|D_ctrl_crst~1, UART, 1
instance = comp, \processor|nios2_qsys_0|R_ctrl_crst , processor|nios2_qsys_0|R_ctrl_crst, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_break~1 , processor|nios2_qsys_0|D_ctrl_break~1, UART, 1
instance = comp, \processor|nios2_qsys_0|R_ctrl_break , processor|nios2_qsys_0|R_ctrl_break, UART, 1
instance = comp, \processor|nios2_qsys_0|W_status_reg_pie_inst_nxt~1 , processor|nios2_qsys_0|W_status_reg_pie_inst_nxt~1, UART, 1
instance = comp, \processor|nios2_qsys_0|E_wrctl_estatus~0 , processor|nios2_qsys_0|E_wrctl_estatus~0, UART, 1
instance = comp, \processor|nios2_qsys_0|W_estatus_reg_inst_nxt~0 , processor|nios2_qsys_0|W_estatus_reg_inst_nxt~0, UART, 1
instance = comp, \processor|nios2_qsys_0|W_estatus_reg_inst_nxt~1 , processor|nios2_qsys_0|W_estatus_reg_inst_nxt~1, UART, 1
instance = comp, \processor|nios2_qsys_0|W_estatus_reg , processor|nios2_qsys_0|W_estatus_reg, UART, 1
instance = comp, \processor|nios2_qsys_0|W_ienable_reg_nxt~0 , processor|nios2_qsys_0|W_ienable_reg_nxt~0, UART, 1
instance = comp, \processor|nios2_qsys_0|W_status_reg_pie_inst_nxt~2 , processor|nios2_qsys_0|W_status_reg_pie_inst_nxt~2, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal101~2 , processor|nios2_qsys_0|Equal101~2, UART, 1
instance = comp, \processor|nios2_qsys_0|E_wrctl_bstatus~0 , processor|nios2_qsys_0|E_wrctl_bstatus~0, UART, 1
instance = comp, \processor|nios2_qsys_0|W_bstatus_reg_inst_nxt~0 , processor|nios2_qsys_0|W_bstatus_reg_inst_nxt~0, UART, 1
instance = comp, \processor|nios2_qsys_0|W_bstatus_reg_inst_nxt~1 , processor|nios2_qsys_0|W_bstatus_reg_inst_nxt~1, UART, 1
instance = comp, \processor|nios2_qsys_0|W_bstatus_reg , processor|nios2_qsys_0|W_bstatus_reg, UART, 1
instance = comp, \processor|nios2_qsys_0|W_status_reg_pie_inst_nxt~3 , processor|nios2_qsys_0|W_status_reg_pie_inst_nxt~3, UART, 1
instance = comp, \processor|nios2_qsys_0|W_status_reg_pie_inst_nxt~4 , processor|nios2_qsys_0|W_status_reg_pie_inst_nxt~4, UART, 1
instance = comp, \processor|nios2_qsys_0|W_status_reg_pie , processor|nios2_qsys_0|W_status_reg_pie, UART, 1
instance = comp, \processor|nios2_qsys_0|E_control_rd_data[0]~2 , processor|nios2_qsys_0|E_control_rd_data[0]~2, UART, 1
instance = comp, \processor|nios2_qsys_0|E_control_rd_data[0]~3 , processor|nios2_qsys_0|E_control_rd_data[0]~3, UART, 1
instance = comp, \processor|nios2_qsys_0|W_control_rd_data[0] , processor|nios2_qsys_0|W_control_rd_data[0], UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[0]~4 , processor|nios2_qsys_0|W_rf_wr_data[0]~4, UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wr_data[0]~5 , processor|nios2_qsys_0|W_rf_wr_data[0]~5, UART, 1
instance = comp, \processor|nios2_qsys_0|R_src2_lo[2]~12 , processor|nios2_qsys_0|R_src2_lo[2]~12, UART, 1
instance = comp, \processor|nios2_qsys_0|E_src2[2] , processor|nios2_qsys_0|E_src2[2], UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc[0]~6 , processor|nios2_qsys_0|F_pc[0]~6, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc[0] , processor|nios2_qsys_0|F_pc[0], UART, 1
instance = comp, \processor|pio_1|Equal0~0 , processor|pio_1|Equal0~0, UART, 1
instance = comp, \processor|pio_1|Equal0~2 , processor|pio_1|Equal0~2, UART, 1
instance = comp, \processor|pio_1|readdata[4] , processor|pio_1|readdata[4], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[4] , processor|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[4], UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[4]~9 , processor|nios2_qsys_0|F_iw[4]~9, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[4]~8 , processor|nios2_qsys_0|F_iw[4]~8, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[4]~10 , processor|nios2_qsys_0|F_iw[4]~10, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[4]~11 , processor|nios2_qsys_0|F_iw[4]~11, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[4] , processor|nios2_qsys_0|D_iw[4], UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_alu_force_xor~9 , processor|nios2_qsys_0|D_ctrl_alu_force_xor~9, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_alu_force_xor~7 , processor|nios2_qsys_0|D_ctrl_alu_force_xor~7, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_alu_force_xor~5 , processor|nios2_qsys_0|D_ctrl_alu_force_xor~5, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_alu_force_xor~6 , processor|nios2_qsys_0|D_ctrl_alu_force_xor~6, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_alu_force_xor~8 , processor|nios2_qsys_0|D_ctrl_alu_force_xor~8, UART, 1
instance = comp, \processor|nios2_qsys_0|D_logic_op[0]~1 , processor|nios2_qsys_0|D_logic_op[0]~1, UART, 1
instance = comp, \processor|nios2_qsys_0|R_logic_op[0] , processor|nios2_qsys_0|R_logic_op[0], UART, 1
instance = comp, \processor|nios2_qsys_0|E_logic_result[13]~0 , processor|nios2_qsys_0|E_logic_result[13]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|E_arith_result[13]~0 , processor|nios2_qsys_0|E_arith_result[13]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[13]~0 , processor|nios2_qsys_0|W_alu_result[13]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[13] , processor|nios2_qsys_0|W_alu_result[13], UART, 1
instance = comp, \processor|mm_interconnect_0|addr_router_001|src_channel[1]~2 , processor|mm_interconnect_0|addr_router_001|src_channel[1]~2, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0 , processor|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0 , processor|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[1] , processor|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[1], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0 , processor|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1 , processor|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0] , processor|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1 , processor|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_001|saved_grant[0] , processor|mm_interconnect_0|cmd_xbar_mux_001|saved_grant[0], UART, 1
instance = comp, \processor|mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0 , processor|mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0, UART, 1
instance = comp, \processor|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 , processor|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0, UART, 1
instance = comp, \processor|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0] , processor|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_demux_001|src0_valid , processor|mm_interconnect_0|rsp_xbar_demux_001|src0_valid, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[12]~25 , processor|nios2_qsys_0|F_iw[12]~25, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[12]~26 , processor|nios2_qsys_0|F_iw[12]~26, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[12] , processor|nios2_qsys_0|D_iw[12], UART, 1
instance = comp, \processor|nios2_qsys_0|Equal101~0 , processor|nios2_qsys_0|Equal101~0, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal101~1 , processor|nios2_qsys_0|Equal101~1, UART, 1
instance = comp, \processor|nios2_qsys_0|hbreak_enabled~0 , processor|nios2_qsys_0|hbreak_enabled~0, UART, 1
instance = comp, \processor|nios2_qsys_0|hbreak_enabled , processor|nios2_qsys_0|hbreak_enabled, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|ir_out[1] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|ir_out[1], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~14, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~15, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder, UART, 1
instance = comp, \processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|tdo~reg0 , processor|jtag_uart_0|processor_jtag_uart_0_alt_jtag_atlantic|tdo~reg0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~6, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~7, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, UART, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~16 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg~16, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[17] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[17], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~51 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~51, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~52 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr~52, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[18] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[18], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18] , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_jtag_debug_module_wrapper|the_processor_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18], UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|break_on_reset~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|break_on_reset~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|break_on_reset , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|break_on_reset, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|jtag_break~0 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|jtag_break~0, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|jtag_break~1 , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|jtag_break~1, UART, 1
instance = comp, \processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|jtag_break , processor|nios2_qsys_0|the_processor_nios2_qsys_0_nios2_oci|the_processor_nios2_qsys_0_nios2_oci_debug|jtag_break, UART, 1
instance = comp, \processor|nios2_qsys_0|wait_for_one_post_bret_inst~0 , processor|nios2_qsys_0|wait_for_one_post_bret_inst~0, UART, 1
instance = comp, \processor|nios2_qsys_0|wait_for_one_post_bret_inst , processor|nios2_qsys_0|wait_for_one_post_bret_inst, UART, 1
instance = comp, \processor|nios2_qsys_0|hbreak_pending_nxt~0 , processor|nios2_qsys_0|hbreak_pending_nxt~0, UART, 1
instance = comp, \processor|nios2_qsys_0|hbreak_pending , processor|nios2_qsys_0|hbreak_pending, UART, 1
instance = comp, \processor|nios2_qsys_0|hbreak_req~0 , processor|nios2_qsys_0|hbreak_req~0, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[12]~0 , processor|nios2_qsys_0|D_iw[12]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[16]~27 , processor|nios2_qsys_0|F_iw[16]~27, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[16]~28 , processor|nios2_qsys_0|F_iw[16]~28, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[16] , processor|nios2_qsys_0|D_iw[16], UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0 , processor|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_exception~0 , processor|nios2_qsys_0|D_ctrl_exception~0, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_exception , processor|nios2_qsys_0|D_ctrl_exception, UART, 1
instance = comp, \processor|nios2_qsys_0|R_ctrl_exception , processor|nios2_qsys_0|R_ctrl_exception, UART, 1
instance = comp, \processor|nios2_qsys_0|W_status_reg_pie_inst_nxt~0 , processor|nios2_qsys_0|W_status_reg_pie_inst_nxt~0, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc_sel_nxt~0 , processor|nios2_qsys_0|F_pc_sel_nxt~0, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc_no_crst_nxt[11]~0 , processor|nios2_qsys_0|F_pc_no_crst_nxt[11]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|F_pc[11] , processor|nios2_qsys_0|F_pc[11], UART, 1
instance = comp, \processor|mm_interconnect_0|addr_router|Equal1~0 , processor|mm_interconnect_0|addr_router|Equal1~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|src_valid~4 , processor|mm_interconnect_0|cmd_xbar_mux|src_valid~4, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0 , processor|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1] , processor|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0 , processor|mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1 , processor|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0] , processor|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1 , processor|mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux|saved_grant[0] , processor|mm_interconnect_0|cmd_xbar_mux|saved_grant[0], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71] , processor|mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_demux|src0_valid , processor|mm_interconnect_0|rsp_xbar_demux|src0_valid, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[1]~0 , processor|nios2_qsys_0|F_iw[1]~0, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[1]~1 , processor|nios2_qsys_0|F_iw[1]~1, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[1]~2 , processor|nios2_qsys_0|F_iw[1]~2, UART, 1
instance = comp, \processor|nios2_qsys_0|F_iw[1]~3 , processor|nios2_qsys_0|F_iw[1]~3, UART, 1
instance = comp, \processor|nios2_qsys_0|D_iw[1] , processor|nios2_qsys_0|D_iw[1], UART, 1
instance = comp, \processor|nios2_qsys_0|Equal2~0 , processor|nios2_qsys_0|Equal2~0, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_crst~0 , processor|nios2_qsys_0|D_ctrl_crst~0, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_logic~0 , processor|nios2_qsys_0|D_ctrl_logic~0, UART, 1
instance = comp, \processor|nios2_qsys_0|D_ctrl_logic~1 , processor|nios2_qsys_0|D_ctrl_logic~1, UART, 1
instance = comp, \processor|nios2_qsys_0|R_ctrl_logic , processor|nios2_qsys_0|R_ctrl_logic, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[5]~8 , processor|nios2_qsys_0|W_alu_result[5]~8, UART, 1
instance = comp, \processor|nios2_qsys_0|W_alu_result[5] , processor|nios2_qsys_0|W_alu_result[5], UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_demux_001|src5_valid~0 , processor|mm_interconnect_0|cmd_xbar_demux_001|src5_valid~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_005|arb|grant[1]~0 , processor|mm_interconnect_0|cmd_xbar_mux_005|arb|grant[1]~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_005|saved_grant[1] , processor|mm_interconnect_0|cmd_xbar_mux_005|saved_grant[1], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator|av_begintransfer~0 , processor|mm_interconnect_0|pio_0_s1_translator|av_begintransfer~0, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1 , processor|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2 , processor|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0] , processor|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0], UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0 , processor|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0 , processor|mm_interconnect_0|pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0, UART, 1
instance = comp, \processor|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0] , processor|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0], UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux|src_payload~0 , processor|mm_interconnect_0|rsp_xbar_mux|src_payload~0, UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux|WideOr1~1 , processor|mm_interconnect_0|rsp_xbar_mux|WideOr1~1, UART, 1
instance = comp, \processor|nios2_qsys_0|i_read_nxt~0 , processor|nios2_qsys_0|i_read_nxt~0, UART, 1
instance = comp, \processor|nios2_qsys_0|i_read_nxt~1 , processor|nios2_qsys_0|i_read_nxt~1, UART, 1
instance = comp, \processor|nios2_qsys_0|i_read , processor|nios2_qsys_0|i_read, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|uav_read , processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator|uav_read, UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator|av_begintransfer~0 , processor|mm_interconnect_0|leds_s1_translator|av_begintransfer~0, UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~1 , processor|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~1, UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator|wait_latency_counter~2 , processor|mm_interconnect_0|leds_s1_translator|wait_latency_counter~2, UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0] , processor|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0], UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator|wait_latency_counter~3 , processor|mm_interconnect_0|leds_s1_translator|wait_latency_counter~3, UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1] , processor|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1], UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~0 , processor|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~0, UART, 1
instance = comp, \processor|mm_interconnect_0|cmd_xbar_mux_003|src_payload~0 , processor|mm_interconnect_0|cmd_xbar_mux_003|src_payload~0, UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent|local_read~0 , processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent|local_read~0, UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0 , processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0, UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg[0] , processor|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg[0], UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 , processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 , processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] , processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] , processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52], UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 , processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, UART, 1
instance = comp, \processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] , processor|mm_interconnect_0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52], UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1 , processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1, UART, 1
instance = comp, \processor|mm_interconnect_0|rsp_xbar_mux|src_payload~1 , processor|mm_interconnect_0|rsp_xbar_mux|src_payload~1, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0 , processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2 , processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2, UART, 1
instance = comp, \processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3 , processor|mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3, UART, 1
instance = comp, \processor|nios2_qsys_0|F_valid~0 , processor|nios2_qsys_0|F_valid~0, UART, 1
instance = comp, \processor|nios2_qsys_0|D_valid , processor|nios2_qsys_0|D_valid, UART, 1
instance = comp, \processor|nios2_qsys_0|R_valid , processor|nios2_qsys_0|R_valid, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_cnt[0]~5 , processor|nios2_qsys_0|E_shift_rot_cnt[0]~5, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_cnt[0] , processor|nios2_qsys_0|E_shift_rot_cnt[0], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_cnt[1]~7 , processor|nios2_qsys_0|E_shift_rot_cnt[1]~7, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_cnt[1] , processor|nios2_qsys_0|E_shift_rot_cnt[1], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_cnt[2]~9 , processor|nios2_qsys_0|E_shift_rot_cnt[2]~9, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_cnt[2] , processor|nios2_qsys_0|E_shift_rot_cnt[2], UART, 1
instance = comp, \processor|nios2_qsys_0|E_stall~0 , processor|nios2_qsys_0|E_stall~0, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_cnt[3]~11 , processor|nios2_qsys_0|E_shift_rot_cnt[3]~11, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_cnt[3] , processor|nios2_qsys_0|E_shift_rot_cnt[3], UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_cnt[4]~13 , processor|nios2_qsys_0|E_shift_rot_cnt[4]~13, UART, 1
instance = comp, \processor|nios2_qsys_0|E_shift_rot_cnt[4] , processor|nios2_qsys_0|E_shift_rot_cnt[4], UART, 1
instance = comp, \processor|nios2_qsys_0|E_stall~1 , processor|nios2_qsys_0|E_stall~1, UART, 1
instance = comp, \processor|nios2_qsys_0|E_stall~2 , processor|nios2_qsys_0|E_stall~2, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_waiting_for_data , processor|nios2_qsys_0|av_ld_waiting_for_data, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_waiting_for_data_nxt~0 , processor|nios2_qsys_0|av_ld_waiting_for_data_nxt~0, UART, 1
instance = comp, \processor|nios2_qsys_0|av_ld_waiting_for_data_nxt~1 , processor|nios2_qsys_0|av_ld_waiting_for_data_nxt~1, UART, 1
instance = comp, \processor|nios2_qsys_0|E_stall~3 , processor|nios2_qsys_0|E_stall~3, UART, 1
instance = comp, \processor|nios2_qsys_0|E_stall~4 , processor|nios2_qsys_0|E_stall~4, UART, 1
instance = comp, \processor|nios2_qsys_0|E_stall~5 , processor|nios2_qsys_0|E_stall~5, UART, 1
instance = comp, \processor|nios2_qsys_0|E_valid~0 , processor|nios2_qsys_0|E_valid~0, UART, 1
instance = comp, \processor|nios2_qsys_0|E_valid , processor|nios2_qsys_0|E_valid, UART, 1
instance = comp, \processor|nios2_qsys_0|W_valid~0 , processor|nios2_qsys_0|W_valid~0, UART, 1
instance = comp, \processor|nios2_qsys_0|W_valid , processor|nios2_qsys_0|W_valid, UART, 1
instance = comp, \processor|nios2_qsys_0|Equal2~9 , processor|nios2_qsys_0|Equal2~9, UART, 1
instance = comp, \processor|nios2_qsys_0|D_wr_dst_reg , processor|nios2_qsys_0|D_wr_dst_reg, UART, 1
instance = comp, \processor|nios2_qsys_0|R_wr_dst_reg , processor|nios2_qsys_0|R_wr_dst_reg, UART, 1
instance = comp, \processor|nios2_qsys_0|W_rf_wren , processor|nios2_qsys_0|W_rf_wren, UART, 1
instance = comp, \processor|nios2_qsys_0|d_writedata[4] , processor|nios2_qsys_0|d_writedata[4], UART, 1
instance = comp, \processor|pio_1|data_out[4] , processor|pio_1|data_out[4], UART, 1
instance = comp, \control_uart|dataCache[4]~feeder , control_uart|dataCache[4]~feeder, UART, 1
instance = comp, \button~input , button~input, UART, 1
instance = comp, \control_uart|state.configure , control_uart|state.configure, UART, 1
instance = comp, \control_uart|dataCache[5] , control_uart|dataCache[5], UART, 1
instance = comp, \clk_divider|state.reset , clk_divider|state.reset, UART, 1
instance = comp, \control_uart|state~19 , control_uart|state~19, UART, 1
instance = comp, \control_uart|state~20 , control_uart|state~20, UART, 1
instance = comp, \control_uart|state.idle , control_uart|state.idle, UART, 1
instance = comp, \control_uart|state~17 , control_uart|state~17, UART, 1
instance = comp, \control_uart|dataCache[4] , control_uart|dataCache[4], UART, 1
instance = comp, \control_uart|state~18 , control_uart|state~18, UART, 1
instance = comp, \control_uart|state.done , control_uart|state.done, UART, 1
instance = comp, \control_uart|Selector47~0 , control_uart|Selector47~0, UART, 1
instance = comp, \control_uart|Selector47~1 , control_uart|Selector47~1, UART, 1
instance = comp, \control_uart|pulse_configure , control_uart|pulse_configure, UART, 1
instance = comp, \clk_divider|state~13 , clk_divider|state~13, UART, 1
instance = comp, \clk_divider|state.configure , clk_divider|state.configure, UART, 1
instance = comp, \clk_divider|state~12 , clk_divider|state~12, UART, 1
instance = comp, \clk_divider|state.done , clk_divider|state.done, UART, 1
instance = comp, \clk_divider|Selector24~0 , clk_divider|Selector24~0, UART, 1
instance = comp, \clk_divider|state.idle , clk_divider|state.idle, UART, 1
instance = comp, \clk_divider|clk_out~0 , clk_divider|clk_out~0, UART, 1
instance = comp, \clk_divider|Add0~24 , clk_divider|Add0~24, UART, 1
instance = comp, \clk_divider|Selector0~0 , clk_divider|Selector0~0, UART, 1
instance = comp, \clk_divider|Add0~0 , clk_divider|Add0~0, UART, 1
instance = comp, \clk_divider|Selector11~0 , clk_divider|Selector11~0, UART, 1
instance = comp, \clk_divider|counter[0] , clk_divider|counter[0], UART, 1
instance = comp, \clk_divider|Add0~2 , clk_divider|Add0~2, UART, 1
instance = comp, \clk_divider|Selector10~0 , clk_divider|Selector10~0, UART, 1
instance = comp, \clk_divider|counter[1] , clk_divider|counter[1], UART, 1
instance = comp, \clk_divider|Add0~4 , clk_divider|Add0~4, UART, 1
instance = comp, \clk_divider|Selector9~0 , clk_divider|Selector9~0, UART, 1
instance = comp, \clk_divider|counter[2] , clk_divider|counter[2], UART, 1
instance = comp, \clk_divider|Add0~6 , clk_divider|Add0~6, UART, 1
instance = comp, \clk_divider|Selector8~0 , clk_divider|Selector8~0, UART, 1
instance = comp, \clk_divider|counter[3] , clk_divider|counter[3], UART, 1
instance = comp, \clk_divider|Add0~8 , clk_divider|Add0~8, UART, 1
instance = comp, \clk_divider|Selector7~0 , clk_divider|Selector7~0, UART, 1
instance = comp, \clk_divider|counter[4] , clk_divider|counter[4], UART, 1
instance = comp, \clk_divider|Add0~10 , clk_divider|Add0~10, UART, 1
instance = comp, \clk_divider|Selector6~0 , clk_divider|Selector6~0, UART, 1
instance = comp, \clk_divider|counter[5] , clk_divider|counter[5], UART, 1
instance = comp, \clk_divider|Add0~12 , clk_divider|Add0~12, UART, 1
instance = comp, \clk_divider|Selector5~0 , clk_divider|Selector5~0, UART, 1
instance = comp, \clk_divider|counter[6] , clk_divider|counter[6], UART, 1
instance = comp, \clk_divider|Add0~14 , clk_divider|Add0~14, UART, 1
instance = comp, \clk_divider|Selector4~0 , clk_divider|Selector4~0, UART, 1
instance = comp, \clk_divider|counter[7] , clk_divider|counter[7], UART, 1
instance = comp, \clk_divider|Add0~16 , clk_divider|Add0~16, UART, 1
instance = comp, \clk_divider|Selector3~0 , clk_divider|Selector3~0, UART, 1
instance = comp, \clk_divider|counter[8] , clk_divider|counter[8], UART, 1
instance = comp, \clk_divider|Add0~18 , clk_divider|Add0~18, UART, 1
instance = comp, \clk_divider|Selector2~0 , clk_divider|Selector2~0, UART, 1
instance = comp, \clk_divider|counter[9] , clk_divider|counter[9], UART, 1
instance = comp, \clk_divider|Add0~20 , clk_divider|Add0~20, UART, 1
instance = comp, \clk_divider|Selector1~0 , clk_divider|Selector1~0, UART, 1
instance = comp, \clk_divider|counter[10] , clk_divider|counter[10], UART, 1
instance = comp, \clk_divider|LessThan0~0 , clk_divider|LessThan0~0, UART, 1
instance = comp, \clk_divider|LessThan0~1 , clk_divider|LessThan0~1, UART, 1
instance = comp, \clk_divider|LessThan0~2 , clk_divider|LessThan0~2, UART, 1
instance = comp, \clk_divider|Add0~22 , clk_divider|Add0~22, UART, 1
instance = comp, \clk_divider|Selector0~1 , clk_divider|Selector0~1, UART, 1
instance = comp, \clk_divider|counter[11] , clk_divider|counter[11], UART, 1
instance = comp, \clk_divider|LessThan0~3 , clk_divider|LessThan0~3, UART, 1
instance = comp, \clk_divider|clk_out~1 , clk_divider|clk_out~1, UART, 1
instance = comp, \clk_divider|clk_out , clk_divider|clk_out, UART, 1
instance = comp, \clk_divider|clk_out~clkctrl , clk_divider|clk_out~clkctrl, UART, 1
instance = comp, \rx~input , rx~input, UART, 1
instance = comp, \uart_rx|Selector7~2 , uart_rx|Selector7~2, UART, 1
instance = comp, \uart_rx|counter[3]~0 , uart_rx|counter[3]~0, UART, 1
instance = comp, \uart_rx|counter[0]~2 , uart_rx|counter[0]~2, UART, 1
instance = comp, \uart_rx|counter[0] , uart_rx|counter[0], UART, 1
instance = comp, \uart_rx|counter[1]~3 , uart_rx|counter[1]~3, UART, 1
instance = comp, \uart_rx|counter[1] , uart_rx|counter[1], UART, 1
instance = comp, \uart_rx|Add0~0 , uart_rx|Add0~0, UART, 1
instance = comp, \uart_rx|counter[2]~4 , uart_rx|counter[2]~4, UART, 1
instance = comp, \uart_rx|counter[2] , uart_rx|counter[2], UART, 1
instance = comp, \uart_rx|Add0~1 , uart_rx|Add0~1, UART, 1
instance = comp, \uart_rx|counter[3]~1 , uart_rx|counter[3]~1, UART, 1
instance = comp, \uart_rx|counter[3] , uart_rx|counter[3], UART, 1
instance = comp, \uart_rx|state~8 , uart_rx|state~8, UART, 1
instance = comp, \uart_rx|state~9 , uart_rx|state~9, UART, 1
instance = comp, \uart_rx|state.done , uart_rx|state.done, UART, 1
instance = comp, \uart_rx|state~10 , uart_rx|state~10, UART, 1
instance = comp, \uart_rx|state.idle , uart_rx|state.idle, UART, 1
instance = comp, \uart_rx|Selector7~3 , uart_rx|Selector7~3, UART, 1
instance = comp, \uart_rx|state.receving , uart_rx|state.receving, UART, 1
instance = comp, \uart_rx|Selector4~0 , uart_rx|Selector4~0, UART, 1
instance = comp, \uart_rx|ready , uart_rx|ready, UART, 1
instance = comp, \uart_tx|dataA[7]~0 , uart_tx|dataA[7]~0, UART, 1
instance = comp, \uart_tx|counter[3]~2 , uart_tx|counter[3]~2, UART, 1
instance = comp, \uart_tx|counter[0]~4 , uart_tx|counter[0]~4, UART, 1
instance = comp, \uart_tx|counter[0] , uart_tx|counter[0], UART, 1
instance = comp, \uart_tx|counter[1]~3 , uart_tx|counter[1]~3, UART, 1
instance = comp, \uart_tx|counter[1] , uart_tx|counter[1], UART, 1
instance = comp, \uart_tx|Add0~0 , uart_tx|Add0~0, UART, 1
instance = comp, \uart_tx|counter[2]~5 , uart_tx|counter[2]~5, UART, 1
instance = comp, \uart_tx|counter[2] , uart_tx|counter[2], UART, 1
instance = comp, \uart_tx|Add0~1 , uart_tx|Add0~1, UART, 1
instance = comp, \uart_tx|counter[3]~6 , uart_tx|counter[3]~6, UART, 1
instance = comp, \uart_tx|counter[3] , uart_tx|counter[3], UART, 1
instance = comp, \uart_tx|state~5 , uart_tx|state~5, UART, 1
instance = comp, \uart_tx|counter[3]~7 , uart_tx|counter[3]~7, UART, 1
instance = comp, \uart_tx|state.sending , uart_tx|state.sending, UART, 1
instance = comp, \uart_tx|state~7 , uart_tx|state~7, UART, 1
instance = comp, \uart_tx|state.done , uart_tx|state.done, UART, 1
instance = comp, \uart_tx|state~6 , uart_tx|state~6, UART, 1
instance = comp, \uart_tx|state.idle , uart_tx|state.idle, UART, 1
instance = comp, \uart_rx|Decoder0~0 , uart_rx|Decoder0~0, UART, 1
instance = comp, \uart_rx|dataA[4]~10 , uart_rx|dataA[4]~10, UART, 1
instance = comp, \uart_rx|dataA[4]~11 , uart_rx|dataA[4]~11, UART, 1
instance = comp, \uart_rx|dataA[4] , uart_rx|dataA[4], UART, 1
instance = comp, \uart_rx|data~7 , uart_rx|data~7, UART, 1
instance = comp, \uart_rx|data[1]~1 , uart_rx|data[1]~1, UART, 1
instance = comp, \uart_rx|data[4] , uart_rx|data[4], UART, 1
instance = comp, \uart_tx|dataA[7]~1 , uart_tx|dataA[7]~1, UART, 1
instance = comp, \uart_tx|dataA[4] , uart_tx|dataA[4], UART, 1
instance = comp, \uart_rx|Decoder0~3 , uart_rx|Decoder0~3, UART, 1
instance = comp, \uart_rx|Decoder0~2 , uart_rx|Decoder0~2, UART, 1
instance = comp, \uart_rx|dataA[5]~9 , uart_rx|dataA[5]~9, UART, 1
instance = comp, \uart_rx|dataA[5] , uart_rx|dataA[5], UART, 1
instance = comp, \uart_rx|data~6 , uart_rx|data~6, UART, 1
instance = comp, \uart_rx|data[5] , uart_rx|data[5], UART, 1
instance = comp, \uart_tx|dataA[5]~feeder , uart_tx|dataA[5]~feeder, UART, 1
instance = comp, \uart_tx|dataA[5] , uart_tx|dataA[5], UART, 1
instance = comp, \uart_tx|Mux0~0 , uart_tx|Mux0~0, UART, 1
instance = comp, \uart_rx|dataA[7]~12 , uart_rx|dataA[7]~12, UART, 1
instance = comp, \uart_rx|dataA[7] , uart_rx|dataA[7], UART, 1
instance = comp, \uart_rx|data~8 , uart_rx|data~8, UART, 1
instance = comp, \uart_rx|data[7] , uart_rx|data[7], UART, 1
instance = comp, \uart_tx|dataA[7] , uart_tx|dataA[7], UART, 1
instance = comp, \uart_rx|dataA[6]~7 , uart_rx|dataA[6]~7, UART, 1
instance = comp, \uart_rx|dataA[6]~8 , uart_rx|dataA[6]~8, UART, 1
instance = comp, \uart_rx|dataA[6] , uart_rx|dataA[6], UART, 1
instance = comp, \uart_rx|data~5 , uart_rx|data~5, UART, 1
instance = comp, \uart_rx|data[6] , uart_rx|data[6], UART, 1
instance = comp, \uart_tx|dataA[6]~feeder , uart_tx|dataA[6]~feeder, UART, 1
instance = comp, \uart_tx|dataA[6] , uart_tx|dataA[6], UART, 1
instance = comp, \uart_tx|Mux0~1 , uart_tx|Mux0~1, UART, 1
instance = comp, \uart_rx|dataA[0]~0 , uart_rx|dataA[0]~0, UART, 1
instance = comp, \uart_rx|dataA[0]~1 , uart_rx|dataA[0]~1, UART, 1
instance = comp, \uart_rx|dataA[0] , uart_rx|dataA[0], UART, 1
instance = comp, \uart_rx|data~0 , uart_rx|data~0, UART, 1
instance = comp, \uart_rx|data[0] , uart_rx|data[0], UART, 1
instance = comp, \uart_tx|dataA[0] , uart_tx|dataA[0], UART, 1
instance = comp, \uart_rx|dataA[1]~2 , uart_rx|dataA[1]~2, UART, 1
instance = comp, \uart_rx|dataA[1]~3 , uart_rx|dataA[1]~3, UART, 1
instance = comp, \uart_rx|dataA[1] , uart_rx|dataA[1], UART, 1
instance = comp, \uart_rx|data~2 , uart_rx|data~2, UART, 1
instance = comp, \uart_rx|data[1] , uart_rx|data[1], UART, 1
instance = comp, \uart_tx|dataA[1]~feeder , uart_tx|dataA[1]~feeder, UART, 1
instance = comp, \uart_tx|dataA[1] , uart_tx|dataA[1], UART, 1
instance = comp, \uart_tx|Mux0~2 , uart_tx|Mux0~2, UART, 1
instance = comp, \uart_rx|Decoder0~1 , uart_rx|Decoder0~1, UART, 1
instance = comp, \uart_rx|dataA[3]~6 , uart_rx|dataA[3]~6, UART, 1
instance = comp, \uart_rx|dataA[3] , uart_rx|dataA[3], UART, 1
instance = comp, \uart_rx|data~4 , uart_rx|data~4, UART, 1
instance = comp, \uart_rx|data[3] , uart_rx|data[3], UART, 1
instance = comp, \uart_tx|dataA[3] , uart_tx|dataA[3], UART, 1
instance = comp, \uart_rx|dataA[2]~4 , uart_rx|dataA[2]~4, UART, 1
instance = comp, \uart_rx|dataA[2]~5 , uart_rx|dataA[2]~5, UART, 1
instance = comp, \uart_rx|dataA[2] , uart_rx|dataA[2], UART, 1
instance = comp, \uart_rx|data~3 , uart_rx|data~3, UART, 1
instance = comp, \uart_rx|data[2] , uart_rx|data[2], UART, 1
instance = comp, \uart_tx|dataA[2]~feeder , uart_tx|dataA[2]~feeder, UART, 1
instance = comp, \uart_tx|dataA[2] , uart_tx|dataA[2], UART, 1
instance = comp, \uart_tx|Mux0~3 , uart_tx|Mux0~3, UART, 1
instance = comp, \uart_tx|Selector0~2 , uart_tx|Selector0~2, UART, 1
instance = comp, \uart_tx|Selector0~3 , uart_tx|Selector0~3, UART, 1
instance = comp, \uart_tx|tx , uart_tx|tx, UART, 1
instance = comp, \LCD1602|counter[12] , LCD1602|counter[12], UART, 1
instance = comp, \LCD1602|Add0~0 , LCD1602|Add0~0, UART, 1
instance = comp, \LCD1602|counter[0] , LCD1602|counter[0], UART, 1
instance = comp, \LCD1602|Add0~2 , LCD1602|Add0~2, UART, 1
instance = comp, \LCD1602|counter[1] , LCD1602|counter[1], UART, 1
instance = comp, \LCD1602|Add0~4 , LCD1602|Add0~4, UART, 1
instance = comp, \LCD1602|counter[2] , LCD1602|counter[2], UART, 1
instance = comp, \LCD1602|Add0~6 , LCD1602|Add0~6, UART, 1
instance = comp, \LCD1602|counter[3] , LCD1602|counter[3], UART, 1
instance = comp, \LCD1602|Add0~8 , LCD1602|Add0~8, UART, 1
instance = comp, \LCD1602|counter[4] , LCD1602|counter[4], UART, 1
instance = comp, \LCD1602|Add0~10 , LCD1602|Add0~10, UART, 1
instance = comp, \LCD1602|counter[5] , LCD1602|counter[5], UART, 1
instance = comp, \LCD1602|Add0~12 , LCD1602|Add0~12, UART, 1
instance = comp, \LCD1602|counter[6] , LCD1602|counter[6], UART, 1
instance = comp, \LCD1602|Add0~14 , LCD1602|Add0~14, UART, 1
instance = comp, \LCD1602|counter[7] , LCD1602|counter[7], UART, 1
instance = comp, \LCD1602|Add0~16 , LCD1602|Add0~16, UART, 1
instance = comp, \LCD1602|counter[8] , LCD1602|counter[8], UART, 1
instance = comp, \LCD1602|Add0~18 , LCD1602|Add0~18, UART, 1
instance = comp, \LCD1602|counter[9] , LCD1602|counter[9], UART, 1
instance = comp, \LCD1602|Add0~20 , LCD1602|Add0~20, UART, 1
instance = comp, \LCD1602|counter[10] , LCD1602|counter[10], UART, 1
instance = comp, \LCD1602|Add0~22 , LCD1602|Add0~22, UART, 1
instance = comp, \LCD1602|counter[11] , LCD1602|counter[11], UART, 1
instance = comp, \LCD1602|Add0~24 , LCD1602|Add0~24, UART, 1
instance = comp, \LCD1602|counter[13] , LCD1602|counter[13], UART, 1
instance = comp, \LCD1602|Add0~26 , LCD1602|Add0~26, UART, 1
instance = comp, \LCD1602|Equal0~0 , LCD1602|Equal0~0, UART, 1
instance = comp, \LCD1602|clkr~0 , LCD1602|clkr~0, UART, 1
instance = comp, \LCD1602|clkr~1 , LCD1602|clkr~1, UART, 1
instance = comp, \LCD1602|clkr~2 , LCD1602|clkr~2, UART, 1
instance = comp, \LCD1602|clkr~3 , LCD1602|clkr~3, UART, 1
instance = comp, \LCD1602|counter[14] , LCD1602|counter[14], UART, 1
instance = comp, \LCD1602|Add0~28 , LCD1602|Add0~28, UART, 1
instance = comp, \LCD1602|counter[15] , LCD1602|counter[15], UART, 1
instance = comp, \LCD1602|Add0~30 , LCD1602|Add0~30, UART, 1
instance = comp, \LCD1602|clkr~4 , LCD1602|clkr~4, UART, 1
instance = comp, \LCD1602|clkr , LCD1602|clkr, UART, 1
instance = comp, \LCD1602|clkr~clkctrl , LCD1602|clkr~clkctrl, UART, 1
instance = comp, \LCD1602|next.set1~feeder , LCD1602|next.set1~feeder, UART, 1
instance = comp, \LCD1602|next.set1 , LCD1602|next.set1, UART, 1
instance = comp, \LCD1602|next.set2~0 , LCD1602|next.set2~0, UART, 1
instance = comp, \LCD1602|next.set2 , LCD1602|next.set2, UART, 1
instance = comp, \LCD1602|next.set3~feeder , LCD1602|next.set3~feeder, UART, 1
instance = comp, \LCD1602|next.set3 , LCD1602|next.set3, UART, 1
instance = comp, \LCD1602|next.dat0 , LCD1602|next.dat0, UART, 1
instance = comp, \LCD1602|next.dat1~feeder , LCD1602|next.dat1~feeder, UART, 1
instance = comp, \LCD1602|next.dat1 , LCD1602|next.dat1, UART, 1
instance = comp, \LCD1602|next.dat2~feeder , LCD1602|next.dat2~feeder, UART, 1
instance = comp, \LCD1602|next.dat2 , LCD1602|next.dat2, UART, 1
instance = comp, \LCD1602|next.dat3~feeder , LCD1602|next.dat3~feeder, UART, 1
instance = comp, \LCD1602|next.dat3 , LCD1602|next.dat3, UART, 1
instance = comp, \LCD1602|next.dat4~feeder , LCD1602|next.dat4~feeder, UART, 1
instance = comp, \LCD1602|next.dat4 , LCD1602|next.dat4, UART, 1
instance = comp, \LCD1602|next.dat5 , LCD1602|next.dat5, UART, 1
instance = comp, \LCD1602|next.dat6 , LCD1602|next.dat6, UART, 1
instance = comp, \LCD1602|next.dat7~feeder , LCD1602|next.dat7~feeder, UART, 1
instance = comp, \LCD1602|next.dat7 , LCD1602|next.dat7, UART, 1
instance = comp, \LCD1602|next.dat8 , LCD1602|next.dat8, UART, 1
instance = comp, \LCD1602|next.dat9~feeder , LCD1602|next.dat9~feeder, UART, 1
instance = comp, \LCD1602|next.dat9 , LCD1602|next.dat9, UART, 1
instance = comp, \LCD1602|next.dat10~feeder , LCD1602|next.dat10~feeder, UART, 1
instance = comp, \LCD1602|next.dat10 , LCD1602|next.dat10, UART, 1
instance = comp, \LCD1602|next~22 , LCD1602|next~22, UART, 1
instance = comp, \LCD1602|next.dat11 , LCD1602|next.dat11, UART, 1
instance = comp, \LCD1602|next.nul , LCD1602|next.nul, UART, 1
instance = comp, \LCD1602|WideOr0~0 , LCD1602|WideOr0~0, UART, 1
instance = comp, \LCD1602|rs , LCD1602|rs, UART, 1
instance = comp, \LCD1602|WideOr14~0 , LCD1602|WideOr14~0, UART, 1
instance = comp, \LCD1602|WideOr14~1 , LCD1602|WideOr14~1, UART, 1
instance = comp, \LCD1602|WideOr14 , LCD1602|WideOr14, UART, 1
instance = comp, \LCD1602|dat[0] , LCD1602|dat[0], UART, 1
instance = comp, \LCD1602|WideOr9~0 , LCD1602|WideOr9~0, UART, 1
instance = comp, \LCD1602|WideOr12 , LCD1602|WideOr12, UART, 1
instance = comp, \LCD1602|dat[1] , LCD1602|dat[1], UART, 1
instance = comp, \LCD1602|WideOr9~1 , LCD1602|WideOr9~1, UART, 1
instance = comp, \LCD1602|WideOr9 , LCD1602|WideOr9, UART, 1
instance = comp, \LCD1602|dat[2] , LCD1602|dat[2], UART, 1
instance = comp, \LCD1602|WideOr7~0 , LCD1602|WideOr7~0, UART, 1
instance = comp, \LCD1602|dat[3] , LCD1602|dat[3], UART, 1
instance = comp, \LCD1602|WideOr6~0 , LCD1602|WideOr6~0, UART, 1
instance = comp, \LCD1602|dat[4] , LCD1602|dat[4], UART, 1
instance = comp, \LCD1602|WideOr4~0 , LCD1602|WideOr4~0, UART, 1
instance = comp, \LCD1602|dat[5] , LCD1602|dat[5], UART, 1
instance = comp, \LCD1602|WideOr2~0 , LCD1602|WideOr2~0, UART, 1
instance = comp, \LCD1602|dat[6] , LCD1602|dat[6], UART, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, UART, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, UART, 1
