{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544590756794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544590756803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 22:59:16 2018 " "Processing started: Tue Dec 11 22:59:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544590756803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590756803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mario_cv_game -c mario_cv_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off mario_cv_game -c mario_cv_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590756803 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1544590758027 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "final_project.qsys " "Elaborating Platform Designer system entity \"final_project.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544590774079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:41 Progress: Loading final_project/final_project.qsys " "2018.12.11.22:59:41 Progress: Loading final_project/final_project.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590781825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:42 Progress: Reading input file " "2018.12.11.22:59:42 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590782469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:42 Progress: Adding clk_0 \[clock_source 18.1\] " "2018.12.11.22:59:42 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590782655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:43 Progress: Parameterizing module clk_0 " "2018.12.11.22:59:43 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590783935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:43 Progress: Adding jtag_game_nios \[altera_avalon_jtag_uart 18.1\] " "2018.12.11.22:59:43 Progress: Adding jtag_game_nios \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590783939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:44 Progress: Parameterizing module jtag_game_nios " "2018.12.11.22:59:44 Progress: Parameterizing module jtag_game_nios" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590784013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:44 Progress: Adding master_template_0 \[master_template 1.0\] " "2018.12.11.22:59:44 Progress: Adding master_template_0 \[master_template 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590784019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:48 Progress: Parameterizing module master_template_0 " "2018.12.11.22:59:48 Progress: Parameterizing module master_template_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590788412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:48 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2018.12.11.22:59:48 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590788414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:48 Progress: Parameterizing module nios2_gen2_0 " "2018.12.11.22:59:48 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590788673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:48 Progress: Adding pll \[altpll 18.1\] " "2018.12.11.22:59:48 Progress: Adding pll \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590788679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:49 Progress: Parameterizing module pll " "2018.12.11.22:59:49 Progress: Parameterizing module pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590789429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:49 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2018.12.11.22:59:49 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590789439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:49 Progress: Parameterizing module sdram " "2018.12.11.22:59:49 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590789505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:49 Progress: Adding sprite_address_pio \[altera_avalon_pio 18.1\] " "2018.12.11.22:59:49 Progress: Adding sprite_address_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590789508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:49 Progress: Parameterizing module sprite_address_pio " "2018.12.11.22:59:49 Progress: Parameterizing module sprite_address_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590789562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:49 Progress: Adding sprite_height_pio \[altera_avalon_pio 18.1\] " "2018.12.11.22:59:49 Progress: Adding sprite_height_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590789565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:49 Progress: Parameterizing module sprite_height_pio " "2018.12.11.22:59:49 Progress: Parameterizing module sprite_height_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590789566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:49 Progress: Adding sprite_id_pio \[altera_avalon_pio 18.1\] " "2018.12.11.22:59:49 Progress: Adding sprite_id_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590789567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:49 Progress: Parameterizing module sprite_id_pio " "2018.12.11.22:59:49 Progress: Parameterizing module sprite_id_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590789567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:49 Progress: Adding sprite_rotate_pio \[altera_avalon_pio 18.1\] " "2018.12.11.22:59:49 Progress: Adding sprite_rotate_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590789569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:49 Progress: Parameterizing module sprite_rotate_pio " "2018.12.11.22:59:49 Progress: Parameterizing module sprite_rotate_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590789570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:49 Progress: Adding sprite_width_pio \[altera_avalon_pio 18.1\] " "2018.12.11.22:59:49 Progress: Adding sprite_width_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590789572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:49 Progress: Parameterizing module sprite_width_pio " "2018.12.11.22:59:49 Progress: Parameterizing module sprite_width_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590789573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:49 Progress: Adding sprite_x_pio \[altera_avalon_pio 18.1\] " "2018.12.11.22:59:49 Progress: Adding sprite_x_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590789575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:49 Progress: Parameterizing module sprite_x_pio " "2018.12.11.22:59:49 Progress: Parameterizing module sprite_x_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590789576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:49 Progress: Adding sprite_y_pio \[altera_avalon_pio 18.1\] " "2018.12.11.22:59:49 Progress: Adding sprite_y_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590789580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:49 Progress: Parameterizing module sprite_y_pio " "2018.12.11.22:59:49 Progress: Parameterizing module sprite_y_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590789581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:49 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\] " "2018.12.11.22:59:49 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590789582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:49 Progress: Parameterizing module sysid " "2018.12.11.22:59:49 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590789614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:49 Progress: Building connections " "2018.12.11.22:59:49 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590789615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:49 Progress: Parameterizing connections " "2018.12.11.22:59:49 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590789674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:49 Progress: Validating " "2018.12.11.22:59:49 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590789680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.22:59:50 Progress: Done reading input file " "2018.12.11.22:59:50 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590790813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project.jtag_game_nios: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Final_project.jtag_game_nios: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590791582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Final_project.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590791582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Final_project.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590791582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project.sysid: Time stamp will be automatically updated when this component is generated. " "Final_project.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590791582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project: Generating final_project \"final_project\" for QUARTUS_SYNTH " "Final_project: Generating final_project \"final_project\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590792684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590795881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_002.src3 and cmd_mux_003.sink1 " "Inserting clock-crossing logic between cmd_demux_002.src3 and cmd_mux_003.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590795895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux_001.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux_001.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590795898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_002.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_002.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590795906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios: Starting RTL generation for module 'final_project_jtag_game_nios' " "Jtag_game_nios: Starting RTL generation for module 'final_project_jtag_game_nios'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590800784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_project_jtag_game_nios --dir=C:/Users/yeda_/AppData/Local/Temp/alt7877_3769649659040902775.dir/0004_jtag_game_nios_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7877_3769649659040902775.dir/0004_jtag_game_nios_gen//final_project_jtag_game_nios_component_configuration.pl  --do_build_sim=0  \] " "Jtag_game_nios:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_project_jtag_game_nios --dir=C:/Users/yeda_/AppData/Local/Temp/alt7877_3769649659040902775.dir/0004_jtag_game_nios_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7877_3769649659040902775.dir/0004_jtag_game_nios_gen//final_project_jtag_game_nios_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590800786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios: Done RTL generation for module 'final_project_jtag_game_nios' " "Jtag_game_nios: Done RTL generation for module 'final_project_jtag_game_nios'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590801292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios: \"final_project\" instantiated altera_avalon_jtag_uart \"jtag_game_nios\" " "Jtag_game_nios: \"final_project\" instantiated altera_avalon_jtag_uart \"jtag_game_nios\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590801308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_template_0: \"final_project\" instantiated master_template \"master_template_0\" " "Master_template_0: \"final_project\" instantiated master_template \"master_template_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590804777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"final_project\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"final_project\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590805193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: \"final_project\" instantiated altpll \"pll\" " "Pll: \"final_project\" instantiated altpll \"pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590807710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'final_project_sdram' " "Sdram: Starting RTL generation for module 'final_project_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590807720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=final_project_sdram --dir=C:/Users/yeda_/AppData/Local/Temp/alt7877_3769649659040902775.dir/0008_sdram_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7877_3769649659040902775.dir/0008_sdram_gen//final_project_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=final_project_sdram --dir=C:/Users/yeda_/AppData/Local/Temp/alt7877_3769649659040902775.dir/0008_sdram_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7877_3769649659040902775.dir/0008_sdram_gen//final_project_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590807720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'final_project_sdram' " "Sdram: Done RTL generation for module 'final_project_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590808369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"final_project\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"final_project\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590808375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_address_pio: Starting RTL generation for module 'final_project_sprite_address_pio' " "Sprite_address_pio: Starting RTL generation for module 'final_project_sprite_address_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590808428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_address_pio:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_address_pio --dir=C:/Users/yeda_/AppData/Local/Temp/alt7877_3769649659040902775.dir/0009_sprite_address_pio_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7877_3769649659040902775.dir/0009_sprite_address_pio_gen//final_project_sprite_address_pio_component_configuration.pl  --do_build_sim=0  \] " "Sprite_address_pio:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_address_pio --dir=C:/Users/yeda_/AppData/Local/Temp/alt7877_3769649659040902775.dir/0009_sprite_address_pio_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7877_3769649659040902775.dir/0009_sprite_address_pio_gen//final_project_sprite_address_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590808428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_address_pio: Done RTL generation for module 'final_project_sprite_address_pio' " "Sprite_address_pio: Done RTL generation for module 'final_project_sprite_address_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590808833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_address_pio: \"final_project\" instantiated altera_avalon_pio \"sprite_address_pio\" " "Sprite_address_pio: \"final_project\" instantiated altera_avalon_pio \"sprite_address_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590808839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_height_pio: Starting RTL generation for module 'final_project_sprite_height_pio' " "Sprite_height_pio: Starting RTL generation for module 'final_project_sprite_height_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590808848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_height_pio:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_height_pio --dir=C:/Users/yeda_/AppData/Local/Temp/alt7877_3769649659040902775.dir/0010_sprite_height_pio_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7877_3769649659040902775.dir/0010_sprite_height_pio_gen//final_project_sprite_height_pio_component_configuration.pl  --do_build_sim=0  \] " "Sprite_height_pio:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_height_pio --dir=C:/Users/yeda_/AppData/Local/Temp/alt7877_3769649659040902775.dir/0010_sprite_height_pio_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7877_3769649659040902775.dir/0010_sprite_height_pio_gen//final_project_sprite_height_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590808848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_height_pio: Done RTL generation for module 'final_project_sprite_height_pio' " "Sprite_height_pio: Done RTL generation for module 'final_project_sprite_height_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590809235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_height_pio: \"final_project\" instantiated altera_avalon_pio \"sprite_height_pio\" " "Sprite_height_pio: \"final_project\" instantiated altera_avalon_pio \"sprite_height_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590809242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_rotate_pio: Starting RTL generation for module 'final_project_sprite_rotate_pio' " "Sprite_rotate_pio: Starting RTL generation for module 'final_project_sprite_rotate_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590809249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_rotate_pio:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_rotate_pio --dir=C:/Users/yeda_/AppData/Local/Temp/alt7877_3769649659040902775.dir/0011_sprite_rotate_pio_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7877_3769649659040902775.dir/0011_sprite_rotate_pio_gen//final_project_sprite_rotate_pio_component_configuration.pl  --do_build_sim=0  \] " "Sprite_rotate_pio:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_rotate_pio --dir=C:/Users/yeda_/AppData/Local/Temp/alt7877_3769649659040902775.dir/0011_sprite_rotate_pio_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7877_3769649659040902775.dir/0011_sprite_rotate_pio_gen//final_project_sprite_rotate_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590809250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_rotate_pio: Done RTL generation for module 'final_project_sprite_rotate_pio' " "Sprite_rotate_pio: Done RTL generation for module 'final_project_sprite_rotate_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590809625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_rotate_pio: \"final_project\" instantiated altera_avalon_pio \"sprite_rotate_pio\" " "Sprite_rotate_pio: \"final_project\" instantiated altera_avalon_pio \"sprite_rotate_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590809632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"final_project\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"final_project\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590809643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590814412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590814656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590814950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590815248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590815474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590815705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590815957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590816261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590816482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590816739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590816957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590817178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"final_project\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"final_project\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590820342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"final_project\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"final_project\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590820352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"final_project\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"final_project\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590820362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'final_project_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'final_project_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590820429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/Quartus/quartus/bin64//eperlcmd.exe -I C:/Quartus/quartus/bin64//perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_project_nios2_gen2_0_cpu --dir=C:/Users/yeda_/AppData/Local/Temp/alt7877_3769649659040902775.dir/0015_cpu_gen/ --quartus_bindir=C:/Quartus/quartus/bin64/ --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7877_3769649659040902775.dir/0015_cpu_gen//final_project_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/Quartus/quartus/bin64//eperlcmd.exe -I C:/Quartus/quartus/bin64//perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_project_nios2_gen2_0_cpu --dir=C:/Users/yeda_/AppData/Local/Temp/alt7877_3769649659040902775.dir/0015_cpu_gen/ --quartus_bindir=C:/Quartus/quartus/bin64/ --verilog --config=C:/Users/yeda_/AppData/Local/Temp/alt7877_3769649659040902775.dir/0015_cpu_gen//final_project_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590820429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 23:00:21 (*) Starting Nios II generation " "Cpu: # 2018.12.11 23:00:21 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 23:00:21 (*)   Checking for plaintext license. " "Cpu: # 2018.12.11 23:00:21 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 23:00:22 (*)   Couldn't query license setup in Quartus directory C:/Quartus/quartus/bin64/ " "Cpu: # 2018.12.11 23:00:22 (*)   Couldn't query license setup in Quartus directory C:/Quartus/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 23:00:22 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2018.12.11 23:00:22 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 23:00:22 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2018.12.11 23:00:22 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 23:00:22 (*)   Plaintext license not found. " "Cpu: # 2018.12.11 23:00:22 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 23:00:22 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2018.12.11 23:00:22 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 23:00:22 (*)   Elaborating CPU configuration settings " "Cpu: # 2018.12.11 23:00:22 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 23:00:22 (*)   Creating all objects for CPU " "Cpu: # 2018.12.11 23:00:22 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 23:00:23 (*)   Generating RTL from CPU objects " "Cpu: # 2018.12.11 23:00:23 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 23:00:23 (*)   Creating plain-text RTL " "Cpu: # 2018.12.11 23:00:23 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 23:00:25 (*) Done Nios II generation " "Cpu: # 2018.12.11 23:00:25 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'final_project_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'final_project_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_template_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_template_0_avalon_master_translator\" " "Master_template_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_template_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_gen2_0_debug_mem_slave_translator\" " "Nios2_gen2_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_gen2_0_debug_mem_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_template_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_template_0_avalon_master_agent\" " "Master_template_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_template_0_avalon_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_gen2_0_debug_mem_slave_agent\" " "Nios2_gen2_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_gen2_0_debug_mem_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\" " "Nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_014: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_014\" " "Router_014: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_014\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_template_0_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_template_0_avalon_master_limiter\" " "Master_template_0_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_template_0_avalon_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"nios2_gen2_0_debug_mem_slave_burst_adapter\" " "Nios2_gen2_0_debug_mem_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"nios2_gen2_0_debug_mem_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_011: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_011\" " "Cmd_mux_011: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_011: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_011\" " "Rsp_demux_011: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_template_0_avalon_master_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"master_template_0_avalon_master_cmd_width_adapter\" " "Master_template_0_avalon_master_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"master_template_0_avalon_master_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590825838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590826280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590826290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project: Done \"final_project\" with 43 modules, 72 files " "Final_project: Done \"final_project\" with 43 modules, 72 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590826291 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "final_project.qsys " "Finished elaborating Platform Designer system entity \"final_project.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544590827619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Pix pix testbench.sv(58) " "Verilog HDL Declaration information at testbench.sv(58): object \"Pix\" differs only in case from object \"pix\" in the same scope" {  } { { "testbench.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/testbench.sv" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544590828165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "system_verilog/VGA_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/sprite_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/sprite_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_controller " "Found entity 1: sprite_controller" {  } { { "system_verilog/sprite_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/frame_number.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/frame_number.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frame_number " "Found entity 1: frame_number" {  } { { "system_verilog/frame_number.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/frame_number.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/frame_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/frame_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frame_controller " "Found entity 1: frame_controller" {  } { { "system_verilog/frame_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/frame_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Color_Mapper " "Found entity 1: Color_Mapper" {  } { { "system_verilog/Color_Mapper.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/Color_Mapper.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_param.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_param.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_param " "Found entity 1: RAM_param" {  } { { "RAM_param.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/RAM_param.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_reader.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_reader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_reader " "Found entity 1: memory_reader" {  } { { "memory_reader.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/memory_reader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_writer.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_writer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_writer " "Found entity 1: memory_writer" {  } { { "memory_writer.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/memory_writer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/sprite_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/sprite_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_fifo " "Found entity 1: sprite_fifo" {  } { { "system_verilog/sprite_fifo.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_fifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828273 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mario_cv_game.sv(381) " "Verilog HDL information at mario_cv_game.sv(381): always construct contains both blocking and non-blocking assignments" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 381 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544590828278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/mario_cv_game.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/mario_cv_game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mario_cv_game " "Found entity 1: mario_cv_game" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/final_project.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "db/ip/final_project/final_project.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/final_project.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/final_project/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/final_project/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/final_project/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/final_project/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/final_project/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/final_project/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828349 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/final_project/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828369 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828369 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828369 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828369 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828369 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544590828379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/final_project/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/final_project/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/final_project/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828417 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/final_project/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/final_project/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/final_project/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/final_project/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/final_project/submodules/altera_reset_controller.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/final_project/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/final_project/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828482 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/final_project/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544590828490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/final_project/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/burst_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/burst_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_read_master " "Found entity 1: burst_read_master" {  } { { "db/ip/final_project/submodules/burst_read_master.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/burst_read_master.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/burst_write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/burst_write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_write_master " "Found entity 1: burst_write_master" {  } { { "db/ip/final_project/submodules/burst_write_master.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/burst_write_master.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/custom_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/custom_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_master " "Found entity 1: custom_master" {  } { { "db/ip/final_project/submodules/custom_master.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/custom_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_irq_mapper " "Found entity 1: final_project_irq_mapper" {  } { { "db/ip/final_project/submodules/final_project_irq_mapper.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_jtag_game_nios.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/final_project/submodules/final_project_jtag_game_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_jtag_game_nios_sim_scfifo_w " "Found entity 1: final_project_jtag_game_nios_sim_scfifo_w" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828582 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_jtag_game_nios_scfifo_w " "Found entity 2: final_project_jtag_game_nios_scfifo_w" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828582 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_jtag_game_nios_sim_scfifo_r " "Found entity 3: final_project_jtag_game_nios_sim_scfifo_r" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828582 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_jtag_game_nios_scfifo_r " "Found entity 4: final_project_jtag_game_nios_scfifo_r" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828582 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_jtag_game_nios " "Found entity 5: final_project_jtag_game_nios" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0 " "Found entity 1: final_project_mm_interconnect_0" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_project_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_demux " "Found entity 1: final_project_mm_interconnect_0_cmd_demux" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_demux_001 " "Found entity 1: final_project_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_demux_002 " "Found entity 1: final_project_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_mux " "Found entity 1: final_project_mm_interconnect_0_cmd_mux" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_mux_002 " "Found entity 1: final_project_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_mux_011 " "Found entity 1: final_project_mm_interconnect_0_cmd_mux_011" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_011.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_011.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828669 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544590828672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544590828673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_default_decode" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828679 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router " "Found entity 2: final_project_mm_interconnect_0_router" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828679 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544590828684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544590828685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_001_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828690 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router_001 " "Found entity 2: final_project_mm_interconnect_0_router_001" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828690 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544590828696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544590828697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828704 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router_002 " "Found entity 2: final_project_mm_interconnect_0_router_002" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828704 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544590828709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544590828710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_003_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828718 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router_003 " "Found entity 2: final_project_mm_interconnect_0_router_003" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544590828718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544590828722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_005_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828728 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router_005 " "Found entity 2: final_project_mm_interconnect_0_router_005" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router_014.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544590828732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router_014.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544590828732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_014_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_014_default_decode" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828741 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router_014 " "Found entity 2: final_project_mm_interconnect_0_router_014" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_demux " "Found entity 1: final_project_mm_interconnect_0_rsp_demux" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_demux_003 " "Found entity 1: final_project_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_demux_011 " "Found entity 1: final_project_mm_interconnect_0_rsp_demux_011" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_011.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_011.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_mux " "Found entity 1: final_project_mm_interconnect_0_rsp_mux" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_mux_001 " "Found entity 1: final_project_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_mux_002 " "Found entity 1: final_project_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0 " "Found entity 1: final_project_nios2_gen2_0" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: final_project_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828910 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: final_project_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828910 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: final_project_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828910 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: final_project_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828910 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: final_project_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828910 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_project_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: final_project_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828910 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_project_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: final_project_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828910 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_project_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: final_project_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828910 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_project_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: final_project_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828910 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828910 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828910 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828910 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_project_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: final_project_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828910 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_project_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: final_project_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828910 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_project_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: final_project_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828910 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_project_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: final_project_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828910 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_project_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: final_project_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828910 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_project_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: final_project_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828910 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_project_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: final_project_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828910 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_project_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: final_project_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828910 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_project_nios2_gen2_0_cpu " "Found entity 21: final_project_nios2_gen2_0_cpu" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: final_project_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: final_project_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: final_project_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_test_bench " "Found entity 1: final_project_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590828989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590828989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/final_project/submodules/final_project_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_pll_dffpipe_l2c " "Found entity 1: final_project_pll_dffpipe_l2c" {  } { { "db/ip/final_project/submodules/final_project_pll.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590829031 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_pll_stdsync_sv6 " "Found entity 2: final_project_pll_stdsync_sv6" {  } { { "db/ip/final_project/submodules/final_project_pll.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590829031 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_pll_altpll_1qn2 " "Found entity 3: final_project_pll_altpll_1qn2" {  } { { "db/ip/final_project/submodules/final_project_pll.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590829031 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_pll " "Found entity 4: final_project_pll" {  } { { "db/ip/final_project/submodules/final_project_pll.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_pll.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590829031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590829031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_sdram_input_efifo_module " "Found entity 1: final_project_sdram_input_efifo_module" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590829057 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_sdram " "Found entity 2: final_project_sdram" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590829057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590829057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_sprite_address_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_sprite_address_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_sprite_address_pio " "Found entity 1: final_project_sprite_address_pio" {  } { { "db/ip/final_project/submodules/final_project_sprite_address_pio.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sprite_address_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590829069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590829069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_sprite_height_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_sprite_height_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_sprite_height_pio " "Found entity 1: final_project_sprite_height_pio" {  } { { "db/ip/final_project/submodules/final_project_sprite_height_pio.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sprite_height_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590829079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590829079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_sprite_rotate_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_sprite_rotate_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_sprite_rotate_pio " "Found entity 1: final_project_sprite_rotate_pio" {  } { { "db/ip/final_project/submodules/final_project_sprite_rotate_pio.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sprite_rotate_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590829090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590829090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_sysid " "Found entity 1: final_project_sysid" {  } { { "db/ip/final_project/submodules/final_project_sysid.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590829100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590829100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/latency_aware_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/latency_aware_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 latency_aware_read_master " "Found entity 1: latency_aware_read_master" {  } { { "db/ip/final_project/submodules/latency_aware_read_master.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/latency_aware_read_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590829108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590829108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "db/ip/final_project/submodules/write_master.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/write_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590829120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590829120 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_sdram.v(318) " "Verilog HDL or VHDL warning at final_project_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1544590829148 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_sdram.v(328) " "Verilog HDL or VHDL warning at final_project_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1544590829148 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_sdram.v(338) " "Verilog HDL or VHDL warning at final_project_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1544590829148 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_sdram.v(682) " "Verilog HDL or VHDL warning at final_project_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1544590829150 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mario_cv_game " "Elaborating entity \"mario_cv_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544590830074 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avalon_control_fixed_location mario_cv_game.sv(51) " "Verilog HDL or VHDL warning at mario_cv_game.sv(51): object \"avalon_control_fixed_location\" assigned a value but never read" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544590830083 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sprite_rotate_test mario_cv_game.sv(93) " "Verilog HDL or VHDL warning at mario_cv_game.sv(93): object \"sprite_rotate_test\" assigned a value but never read" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544590830083 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hardware_done_pio_export mario_cv_game.sv(94) " "Verilog HDL or VHDL warning at mario_cv_game.sv(94): object \"hardware_done_pio_export\" assigned a value but never read" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544590830083 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_addr mario_cv_game.sv(290) " "Verilog HDL or VHDL warning at mario_cv_game.sv(290): object \"test_addr\" assigned a value but never read" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544590830083 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_data mario_cv_game.sv(291) " "Verilog HDL or VHDL warning at mario_cv_game.sv(291): object \"test_data\" assigned a value but never read" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544590830083 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_read mario_cv_game.sv(376) " "Verilog HDL or VHDL warning at mario_cv_game.sv(376): object \"test_read\" assigned a value but never read" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 376 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544590830083 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_write mario_cv_game.sv(376) " "Verilog HDL or VHDL warning at mario_cv_game.sv(376): object \"test_write\" assigned a value but never read" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 376 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544590830083 "|mario_cv_game"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "avalon_control_early_done 0 mario_cv_game.sv(57) " "Net \"avalon_control_early_done\" at mario_cv_game.sv(57) has no driver or initial value, using a default initial value '0'" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544590830083 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR mario_cv_game.sv(19) " "Output port \"OTG_ADDR\" at mario_cv_game.sv(19) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544590830084 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR mario_cv_game.sv(26) " "Output port \"DRAM_ADDR\" at mario_cv_game.sv(26) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544590830084 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA mario_cv_game.sv(28) " "Output port \"DRAM_BA\" at mario_cv_game.sv(28) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544590830084 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM mario_cv_game.sv(29) " "Output port \"DRAM_DQM\" at mario_cv_game.sv(29) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544590830084 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N mario_cv_game.sv(20) " "Output port \"OTG_CS_N\" at mario_cv_game.sv(20) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544590830084 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N mario_cv_game.sv(21) " "Output port \"OTG_RD_N\" at mario_cv_game.sv(21) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544590830084 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N mario_cv_game.sv(22) " "Output port \"OTG_WR_N\" at mario_cv_game.sv(22) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544590830084 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N mario_cv_game.sv(23) " "Output port \"OTG_RST_N\" at mario_cv_game.sv(23) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544590830084 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N mario_cv_game.sv(30) " "Output port \"DRAM_RAS_N\" at mario_cv_game.sv(30) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544590830084 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N mario_cv_game.sv(31) " "Output port \"DRAM_CAS_N\" at mario_cv_game.sv(31) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544590830084 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE mario_cv_game.sv(32) " "Output port \"DRAM_CKE\" at mario_cv_game.sv(32) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544590830084 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N mario_cv_game.sv(33) " "Output port \"DRAM_WE_N\" at mario_cv_game.sv(33) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544590830084 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N mario_cv_game.sv(34) " "Output port \"DRAM_CS_N\" at mario_cv_game.sv(34) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544590830085 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK mario_cv_game.sv(35) " "Output port \"DRAM_CLK\" at mario_cv_game.sv(35) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544590830085 "|mario_cv_game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_number frame_number:f_num " "Elaborating entity \"frame_number\" for hierarchy \"frame_number:f_num\"" {  } { { "system_verilog/mario_cv_game.sv" "f_num" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544590830089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_param RAM_param:fb_curr " "Elaborating entity \"RAM_param\" for hierarchy \"RAM_param:fb_curr\"" {  } { { "system_verilog/mario_cv_game.sv" "fb_curr" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544590830093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller\"" {  } { { "system_verilog/mario_cv_game.sv" "vga_controller" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544590830098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_controller frame_controller:f_ctl " "Elaborating entity \"frame_controller\" for hierarchy \"frame_controller:f_ctl\"" {  } { { "system_verilog/mario_cv_game.sv" "f_ctl" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544590830102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Color_Mapper frame_controller:f_ctl\|Color_Mapper:color_mapper " "Elaborating entity \"Color_Mapper\" for hierarchy \"frame_controller:f_ctl\|Color_Mapper:color_mapper\"" {  } { { "system_verilog/frame_controller.sv" "color_mapper" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/frame_controller.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544590830107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_controller sprite_controller:s_ctl " "Elaborating entity \"sprite_controller\" for hierarchy \"sprite_controller:s_ctl\"" {  } { { "system_verilog/mario_cv_game.sv" "s_ctl" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544590830110 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_count2 sprite_controller.sv(31) " "Verilog HDL or VHDL warning at sprite_controller.sv(31): object \"x_count2\" assigned a value but never read" {  } { { "system_verilog/sprite_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544590830117 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_count2 sprite_controller.sv(31) " "Verilog HDL or VHDL warning at sprite_controller.sv(31): object \"y_count2\" assigned a value but never read" {  } { { "system_verilog/sprite_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544590830117 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pix_rot sprite_controller.sv(35) " "Verilog HDL or VHDL warning at sprite_controller.sv(35): object \"pix_rot\" assigned a value but never read" {  } { { "system_verilog/sprite_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544590830117 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "test sprite_controller.sv(216) " "Verilog HDL warning at sprite_controller.sv(216): object test used but never assigned" {  } { { "system_verilog/sprite_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv" 216 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1544590830118 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clear sprite_controller.sv(216) " "Verilog HDL or VHDL warning at sprite_controller.sv(216): object \"clear\" assigned a value but never read" {  } { { "system_verilog/sprite_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544590830118 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sprite_controller.sv(133) " "Verilog HDL assignment warning at sprite_controller.sv(133): truncated value with size 32 to match size of target (18)" {  } { { "system_verilog/sprite_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544590830118 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pix_x_test sprite_controller.sv(23) " "Output port \"pix_x_test\" at sprite_controller.sv(23) has no driver" {  } { { "system_verilog/sprite_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544590830118 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pix_y_test sprite_controller.sv(23) " "Output port \"pix_y_test\" at sprite_controller.sv(23) has no driver" {  } { { "system_verilog/sprite_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544590830118 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_fifo sprite_fifo:sprite_id_fifo " "Elaborating entity \"sprite_fifo\" for hierarchy \"sprite_fifo:sprite_id_fifo\"" {  } { { "system_verilog/mario_cv_game.sv" "sprite_id_fifo" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544590830119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_fifo sprite_fifo:sprite_address_fifo " "Elaborating entity \"sprite_fifo\" for hierarchy \"sprite_fifo:sprite_address_fifo\"" {  } { { "system_verilog/mario_cv_game.sv" "sprite_address_fifo" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544590830148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_fifo sprite_fifo:sprite_rotate_fifo " "Elaborating entity \"sprite_fifo\" for hierarchy \"sprite_fifo:sprite_rotate_fifo\"" {  } { { "system_verilog/mario_cv_game.sv" "sprite_rotate_fifo" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544590830157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex0_inst " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex0_inst\"" {  } { { "system_verilog/mario_cv_game.sv" "hex0_inst" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544590830166 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RAM_param:fb_update\|mem_rtl_0 " "Inferred dual-clock RAM node \"RAM_param:fb_update\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1544590832157 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RAM_param:fb_curr\|mem_rtl_0 " "Inferred dual-clock RAM node \"RAM_param:fb_curr\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1544590832157 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "sprite_fifo:sprite_height_fifo\|buff_mem_rtl_0 " "Inferred RAM node \"sprite_fifo:sprite_height_fifo\|buff_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1544590832160 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "sprite_fifo:sprite_width_fifo\|buff_mem_rtl_0 " "Inferred RAM node \"sprite_fifo:sprite_width_fifo\|buff_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1544590832160 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "sprite_fifo:sprite_y_fifo\|buff_mem_rtl_0 " "Inferred RAM node \"sprite_fifo:sprite_y_fifo\|buff_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1544590832161 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "sprite_fifo:sprite_x_fifo\|buff_mem_rtl_0 " "Inferred RAM node \"sprite_fifo:sprite_x_fifo\|buff_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1544590832161 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM_param:fb_update\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM_param:fb_update\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 18 " "Parameter WIDTHAD_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 172800 " "Parameter NUMWORDS_A set to 172800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 18 " "Parameter WIDTHAD_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 172800 " "Parameter NUMWORDS_B set to 172800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM_param:fb_curr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM_param:fb_curr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 18 " "Parameter WIDTHAD_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 172800 " "Parameter NUMWORDS_A set to 172800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 18 " "Parameter WIDTHAD_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 172800 " "Parameter NUMWORDS_B set to 172800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sprite_fifo:sprite_height_fifo\|buff_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sprite_fifo:sprite_height_fifo\|buff_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sprite_fifo:sprite_width_fifo\|buff_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sprite_fifo:sprite_width_fifo\|buff_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sprite_fifo:sprite_y_fifo\|buff_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sprite_fifo:sprite_y_fifo\|buff_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sprite_fifo:sprite_x_fifo\|buff_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sprite_fifo:sprite_x_fifo\|buff_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544590833898 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544590833898 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1544590833898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sprite_fifo:sprite_y_fifo\|altsyncram:buff_mem_rtl_0 " "Elaborated megafunction instantiation \"sprite_fifo:sprite_y_fifo\|altsyncram:buff_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544590834155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sprite_fifo:sprite_y_fifo\|altsyncram:buff_mem_rtl_0 " "Instantiated megafunction \"sprite_fifo:sprite_y_fifo\|altsyncram:buff_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834155 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544590834155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h1i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h1i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h1i1 " "Found entity 1: altsyncram_h1i1" {  } { { "db/altsyncram_h1i1.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/altsyncram_h1i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590834292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590834292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_param:fb_update\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM_param:fb_update\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544590834398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_param:fb_update\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM_param:fb_update\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 18 " "Parameter \"WIDTHAD_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 172800 " "Parameter \"NUMWORDS_A\" = \"172800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 18 " "Parameter \"WIDTHAD_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 172800 " "Parameter \"NUMWORDS_B\" = \"172800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834398 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544590834398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_inc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_inc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_inc1 " "Found entity 1: altsyncram_inc1" {  } { { "db/altsyncram_inc1.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/altsyncram_inc1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590834490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590834490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9ua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_9ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9ua " "Found entity 1: decode_9ua" {  } { { "db/decode_9ua.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/decode_9ua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590834572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590834572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2aa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2aa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2aa " "Found entity 1: decode_2aa" {  } { { "db/decode_2aa.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/decode_2aa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590834657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590834657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/mux_iob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590834764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590834764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sprite_fifo:sprite_height_fifo\|altsyncram:buff_mem_rtl_0 " "Elaborated megafunction instantiation \"sprite_fifo:sprite_height_fifo\|altsyncram:buff_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544590834896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sprite_fifo:sprite_height_fifo\|altsyncram:buff_mem_rtl_0 " "Instantiated megafunction \"sprite_fifo:sprite_height_fifo\|altsyncram:buff_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590834896 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544590834896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bci1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bci1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bci1 " "Found entity 1: altsyncram_bci1" {  } { { "db/altsyncram_bci1.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/altsyncram_bci1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590835021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590835021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sprite_fifo:sprite_width_fifo\|altsyncram:buff_mem_rtl_0 " "Elaborated megafunction instantiation \"sprite_fifo:sprite_width_fifo\|altsyncram:buff_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544590835055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sprite_fifo:sprite_width_fifo\|altsyncram:buff_mem_rtl_0 " "Instantiated megafunction \"sprite_fifo:sprite_width_fifo\|altsyncram:buff_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590835055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590835055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590835055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590835055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590835055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590835055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590835055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590835055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590835055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590835055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590835055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590835055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590835055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590835055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544590835055 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544590835055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dci1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dci1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dci1 " "Found entity 1: altsyncram_dci1" {  } { { "db/altsyncram_dci1.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/altsyncram_dci1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544590835192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590835192 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sprite_fifo:sprite_x_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a0 " "Synthesized away node \"sprite_fifo:sprite_x_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_h1i1.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/altsyncram_h1i1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 321 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544590835483 "|mario_cv_game|sprite_fifo:sprite_x_fifo|altsyncram:buff_mem_rtl_0|altsyncram_h1i1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sprite_fifo:sprite_x_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a1 " "Synthesized away node \"sprite_fifo:sprite_x_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_h1i1.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/altsyncram_h1i1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 321 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544590835483 "|mario_cv_game|sprite_fifo:sprite_x_fifo|altsyncram:buff_mem_rtl_0|altsyncram_h1i1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sprite_fifo:sprite_x_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a2 " "Synthesized away node \"sprite_fifo:sprite_x_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_h1i1.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/altsyncram_h1i1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 321 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544590835483 "|mario_cv_game|sprite_fifo:sprite_x_fifo|altsyncram:buff_mem_rtl_0|altsyncram_h1i1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sprite_fifo:sprite_x_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a3 " "Synthesized away node \"sprite_fifo:sprite_x_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_h1i1.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/altsyncram_h1i1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 321 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544590835483 "|mario_cv_game|sprite_fifo:sprite_x_fifo|altsyncram:buff_mem_rtl_0|altsyncram_h1i1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sprite_fifo:sprite_y_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a0 " "Synthesized away node \"sprite_fifo:sprite_y_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_h1i1.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/altsyncram_h1i1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 331 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544590835483 "|mario_cv_game|sprite_fifo:sprite_y_fifo|altsyncram:buff_mem_rtl_0|altsyncram_h1i1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sprite_fifo:sprite_y_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a1 " "Synthesized away node \"sprite_fifo:sprite_y_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_h1i1.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/altsyncram_h1i1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 331 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544590835483 "|mario_cv_game|sprite_fifo:sprite_y_fifo|altsyncram:buff_mem_rtl_0|altsyncram_h1i1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sprite_fifo:sprite_y_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a2 " "Synthesized away node \"sprite_fifo:sprite_y_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_h1i1.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/altsyncram_h1i1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 331 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544590835483 "|mario_cv_game|sprite_fifo:sprite_y_fifo|altsyncram:buff_mem_rtl_0|altsyncram_h1i1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sprite_fifo:sprite_y_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a3 " "Synthesized away node \"sprite_fifo:sprite_y_fifo\|altsyncram:buff_mem_rtl_0\|altsyncram_h1i1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_h1i1.tdf" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/altsyncram_h1i1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 331 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544590835483 "|mario_cv_game|sprite_fifo:sprite_y_fifo|altsyncram:buff_mem_rtl_0|altsyncram_h1i1:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1544590835483 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1544590835483 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1544590835709 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "bidirectional pin \"OTG_DATA\[0\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "bidirectional pin \"OTG_DATA\[1\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "bidirectional pin \"OTG_DATA\[2\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "bidirectional pin \"OTG_DATA\[3\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "bidirectional pin \"OTG_DATA\[4\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "bidirectional pin \"OTG_DATA\[5\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "bidirectional pin \"OTG_DATA\[6\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "bidirectional pin \"OTG_DATA\[7\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "bidirectional pin \"OTG_DATA\[8\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "bidirectional pin \"OTG_DATA\[9\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "bidirectional pin \"OTG_DATA\[10\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "bidirectional pin \"OTG_DATA\[11\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "bidirectional pin \"OTG_DATA\[12\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "bidirectional pin \"OTG_DATA\[13\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "bidirectional pin \"OTG_DATA\[14\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "bidirectional pin \"OTG_DATA\[15\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "bidirectional pin \"DRAM_DQ\[16\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "bidirectional pin \"DRAM_DQ\[17\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "bidirectional pin \"DRAM_DQ\[18\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "bidirectional pin \"DRAM_DQ\[19\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "bidirectional pin \"DRAM_DQ\[20\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "bidirectional pin \"DRAM_DQ\[21\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "bidirectional pin \"DRAM_DQ\[22\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "bidirectional pin \"DRAM_DQ\[23\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "bidirectional pin \"DRAM_DQ\[24\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "bidirectional pin \"DRAM_DQ\[25\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "bidirectional pin \"DRAM_DQ\[26\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "bidirectional pin \"DRAM_DQ\[27\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "bidirectional pin \"DRAM_DQ\[28\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "bidirectional pin \"DRAM_DQ\[29\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "bidirectional pin \"DRAM_DQ\[30\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "bidirectional pin \"DRAM_DQ\[31\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544590835775 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1544590835775 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544590836548 "|mario_cv_game|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544590836548 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544590836828 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "119 " "119 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544590838360 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_handshake_clock_crosser 23 " "Ignored 23 assignments for entity \"altera_avalon_st_handshake_clock_crosser\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_burst_adapter 43 " "Ignored 43 assignments for entity \"altera_merlin_burst_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838518 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_traffic_limiter 34 " "Ignored 34 assignments for entity \"altera_merlin_traffic_limiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838518 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_width_adapter 60 " "Ignored 60 assignments for entity \"altera_merlin_width_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838518 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838518 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project 19 " "Ignored 19 assignments for entity \"final_project\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838518 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_irq_mapper 14 " "Ignored 14 assignments for entity \"final_project_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838518 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_jtag_game_nios 24 " "Ignored 24 assignments for entity \"final_project_jtag_game_nios\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838518 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"final_project_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838518 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"final_project_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838519 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838519 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"final_project_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838519 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"final_project_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838519 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_cmd_demux_002 17 " "Ignored 17 assignments for entity \"final_project_mm_interconnect_0_cmd_demux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838519 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"final_project_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838519 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_cmd_mux_002 19 " "Ignored 19 assignments for entity \"final_project_mm_interconnect_0_cmd_mux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838519 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_cmd_mux_011 19 " "Ignored 19 assignments for entity \"final_project_mm_interconnect_0_cmd_mux_011\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838519 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"final_project_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838519 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"final_project_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838519 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"final_project_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838519 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"final_project_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838519 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_router_005 36 " "Ignored 36 assignments for entity \"final_project_mm_interconnect_0_router_005\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838520 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_router_014 36 " "Ignored 36 assignments for entity \"final_project_mm_interconnect_0_router_014\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838520 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"final_project_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838520 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_rsp_demux_003 17 " "Ignored 17 assignments for entity \"final_project_mm_interconnect_0_rsp_demux_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838520 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_rsp_demux_011 17 " "Ignored 17 assignments for entity \"final_project_mm_interconnect_0_rsp_demux_011\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838520 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"final_project_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838520 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"final_project_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838520 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_mm_interconnect_0_rsp_mux_002 19 " "Ignored 19 assignments for entity \"final_project_mm_interconnect_0_rsp_mux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838520 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"final_project_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838520 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"final_project_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838520 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_pll 86 " "Ignored 86 assignments for entity \"final_project_pll\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838520 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_sdram 34 " "Ignored 34 assignments for entity \"final_project_sdram\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838520 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_sprite_address_pio 22 " "Ignored 22 assignments for entity \"final_project_sprite_address_pio\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838521 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_sprite_height_pio 22 " "Ignored 22 assignments for entity \"final_project_sprite_height_pio\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838521 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_sprite_rotate_pio 22 " "Ignored 22 assignments for entity \"final_project_sprite_rotate_pio\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838521 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_project_sysid 10 " "Ignored 10 assignments for entity \"final_project_sysid\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544590838521 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.map.smsg " "Generated suppressed messages file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590838691 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544590839949 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544590839949 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544590840301 "|mario_cv_game|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544590840301 "|mario_cv_game|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[0\] " "No output dependent on input pin \"OTG_INT\[0\]\"" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544590840301 "|mario_cv_game|OTG_INT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[1\] " "No output dependent on input pin \"OTG_INT\[1\]\"" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544590840301 "|mario_cv_game|OTG_INT[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1544590840301 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1728 " "Implemented 1728 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544590840301 ""} { "Info" "ICUT_CUT_TM_OPINS" "116 " "Implemented 116 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544590840301 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1544590840301 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1495 " "Implemented 1495 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544590840301 ""} { "Info" "ICUT_CUT_TM_RAMS" "61 " "Implemented 61 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1544590840301 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544590840301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 237 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 237 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544590840366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 23:00:40 2018 " "Processing ended: Tue Dec 11 23:00:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544590840366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544590840366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:30 " "Total CPU time (on all processors): 00:02:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544590840366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544590840366 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1544590842537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544590842554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 23:00:41 2018 " "Processing started: Tue Dec 11 23:00:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544590842554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1544590842554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mario_cv_game -c mario_cv_game " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mario_cv_game -c mario_cv_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1544590842554 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1544590842965 ""}
{ "Info" "0" "" "Project  = mario_cv_game" {  } {  } 0 0 "Project  = mario_cv_game" 0 0 "Fitter" 0 0 1544590842965 ""}
{ "Info" "0" "" "Revision = mario_cv_game" {  } {  } 0 0 "Revision = mario_cv_game" 0 0 "Fitter" 0 0 1544590842965 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1544590843124 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mario_cv_game EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"mario_cv_game\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544590843167 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544590843265 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544590843265 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM_param:fb_curr\|altsyncram:mem_rtl_0\|altsyncram_inc1:auto_generated\|ram_block1a7 " "Atom \"RAM_param:fb_curr\|altsyncram:mem_rtl_0\|altsyncram_inc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1544590843342 "|mario_cv_game|RAM_param:fb_curr|altsyncram:mem_rtl_0|altsyncram_inc1:auto_generated|ram_block1a7"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1544590843342 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544590843704 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544590843718 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544590844193 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544590844193 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544590844193 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544590844193 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544590844193 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544590844193 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544590844193 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544590844193 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544590844193 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1544590844193 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 5323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544590844201 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 5325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544590844201 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 5327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544590844201 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 5329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544590844201 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 5331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544590844201 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1544590844201 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544590844207 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1544590844538 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 172 " "No exact pin location assignment(s) for 3 pins of 172 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1544590845682 ""}
{ "Info" "ISTA_SDC_FOUND" "output_files/mario_cv_game.sdc " "Reading SDC File: 'output_files/mario_cv_game.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1544590846303 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "mario_cv_game.sdc 13 clk clock " "Ignored filter at mario_cv_game.sdc(13): clk could not be matched with a clock" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544590846310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay mario_cv_game.sdc 13 Argument -clock is not an object ID " "Ignored set_input_delay at mario_cv_game.sdc(13): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clk -max 3 \[all_inputs\] " "set_input_delay -clock clk -max 3 \[all_inputs\]" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590846313 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay mario_cv_game.sdc 15 Argument -clock is not an object ID " "Ignored set_input_delay at mario_cv_game.sdc(15): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clk -min 2 \[all_inputs\] " "set_input_delay -clock clk -min 2 \[all_inputs\]" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590846313 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay mario_cv_game.sdc 19 Argument -clock is not an object ID " "Ignored set_output_delay at mario_cv_game.sdc(19): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock clk -max 3 \[all_inputs\] " "set_output_delay -clock clk -max 3 \[all_inputs\]" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590846314 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay mario_cv_game.sdc 21 Argument -clock is not an object ID " "Ignored set_output_delay at mario_cv_game.sdc(21): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock clk -min 2 \[all_inputs\] " "set_output_delay -clock clk -min 2 \[all_inputs\]" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590846315 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846315 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1544590846361 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|in_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|in_data_buffer* could not be matched with a register" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544590846363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|out_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|out_data_buffer* could not be matched with a register" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544590846363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <from> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100 " "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590846364 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846364 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <to> is an empty collection" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846364 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <from> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100 " "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590846364 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846364 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <to> is an empty collection" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846366 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 36 *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(36): *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544590846366 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 36 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100 " "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590846366 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846366 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 37 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100 " "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590846367 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846367 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 43 argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(43): argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2 " "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590846367 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846367 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 44 argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(44): argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2 " "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590846367 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846367 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1544590846370 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1544590846374 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 46 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(46): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544590846374 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 46 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(46): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544590846374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590846378 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846378 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 47 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(47): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544590846378 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 47 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(47): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544590846379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr\[33\]\]" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590846379 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846379 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 48 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(48): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544590846380 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 48 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(48): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544590846380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590846380 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846381 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 49 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(49): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544590846381 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 49 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(49): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544590846381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590846382 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846382 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 50 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(50): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544590846382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590846382 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846382 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 51 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(51): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544590846383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 51 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(51): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544590846384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$final_project_nios2_gen2_0_cpu_jtag_sr*    -to *\$final_project_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$final_project_nios2_gen2_0_cpu_jtag_sr*    -to *\$final_project_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590846384 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846385 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544590846385 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 52 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(52): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544590846386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$final_project_nios2_gen2_0_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$final_project_nios2_gen2_0_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590846387 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846387 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544590846388 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 53 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(53): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544590846388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$final_project_nios2_gen2_0_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$final_project_nios2_gen2_0_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590846388 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544590846389 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:vga_controller\|VGA_CLK " "Node: VGA_controller:vga_controller\|VGA_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:vga_controller\|v_counter\[9\] VGA_controller:vga_controller\|VGA_CLK " "Register VGA_controller:vga_controller\|v_counter\[9\] is being clocked by VGA_controller:vga_controller\|VGA_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544590846397 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1544590846397 "|mario_cv_game|VGA_controller:vga_controller|VGA_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frame_end " "Node: frame_end was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frame_number:f_num\|frame_num frame_end " "Register frame_number:f_num\|frame_num is being clocked by frame_end" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544590846397 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1544590846397 "|mario_cv_game|frame_end"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SYS_CLK (Rise) SYS_CLK (Rise) setup and hold " "From SYS_CLK (Rise) to SYS_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1544590846406 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1544590846406 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1544590846406 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544590846410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544590846410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544590846410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000      SYS_CLK " "  10.000      SYS_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544590846410 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1544590846410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SYS_CLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node SYS_CLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544590846690 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_controller:vga_controller\|VGA_CLK " "Destination node VGA_controller:vga_controller\|VGA_CLK" {  } { { "system_verilog/VGA_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/VGA_controller.sv" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544590846690 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frame_end " "Destination node frame_end" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 267 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544590846690 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544590846690 ""}  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 5317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544590846690 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_controller:vga_controller\|VGA_CLK  " "Automatically promoted node VGA_controller:vga_controller\|VGA_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544590846690 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_controller:vga_controller\|VGA_CLK~0 " "Destination node VGA_controller:vga_controller\|VGA_CLK~0" {  } { { "system_verilog/VGA_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/VGA_controller.sv" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 1791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544590846690 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 5175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544590846690 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544590846690 ""}  } { { "system_verilog/VGA_controller.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/VGA_controller.sv" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544590846690 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1544590847488 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544590847490 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544590847490 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544590847498 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544590847504 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1544590847508 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1544590847508 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1544590847511 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1544590847610 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1544590847615 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544590847615 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1544590847697 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1544590847697 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1544590847697 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 33 23 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 33 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544590847697 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 46 17 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 46 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544590847697 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 71 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544590847697 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544590847697 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 16 49 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544590847697 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544590847697 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 69 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544590847697 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 34 37 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544590847697 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1544590847697 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1544590847697 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RESET_N " "Node \"ENET0_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RESET_N " "Node \"ENET1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_OE_N " "Node \"OTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk " "Node \"clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in " "Node \"in\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out " "Node \"out\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544590848210 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1544590848210 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544590848226 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1544590848277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544590851905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544590852420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544590852477 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544590876298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:24 " "Fitter placement operations ending: elapsed time is 00:00:24" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544590876298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544590877245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X104_Y49 X115_Y60 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X104_Y49 to location X115_Y60" {  } { { "loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X104_Y49 to location X115_Y60"} { { 12 { 0 ""} 104 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1544590882584 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544590882584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1544590885046 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1544590885046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544590885052 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.67 " "Total time spent on timing analysis during the Fitter is 2.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1544590885318 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544590885385 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544590885902 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544590885904 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544590886328 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544590887448 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1544590888194 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "48 " "Following 48 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "system_verilog/mario_cv_game.sv" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544590888259 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1544590888259 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.fit.smsg " "Generated suppressed messages file C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1544590888498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 417 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 417 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5830 " "Peak virtual memory: 5830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544590889555 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 23:01:29 2018 " "Processing ended: Tue Dec 11 23:01:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544590889555 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544590889555 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544590889555 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544590889555 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1544590891321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544590891333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 23:01:31 2018 " "Processing started: Tue Dec 11 23:01:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544590891333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1544590891333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mario_cv_game -c mario_cv_game " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mario_cv_game -c mario_cv_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1544590891333 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1544590895269 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1544590895427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544590895965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 23:01:35 2018 " "Processing ended: Tue Dec 11 23:01:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544590895965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544590895965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544590895965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1544590895965 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1544590897806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544590897814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 23:01:37 2018 " "Processing started: Tue Dec 11 23:01:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544590897814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1544590897814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off mario_cv_game -c mario_cv_game " "Command: quartus_pow --read_settings_files=off --write_settings_files=off mario_cv_game -c mario_cv_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1544590897814 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1544590898594 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1544590898595 ""}
{ "Info" "ISTA_SDC_FOUND" "output_files/mario_cv_game.sdc " "Reading SDC File: 'output_files/mario_cv_game.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1544590899422 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "mario_cv_game.sdc 13 clk clock " "Ignored filter at mario_cv_game.sdc(13): clk could not be matched with a clock" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay mario_cv_game.sdc 13 Argument -clock is not an object ID " "Ignored set_input_delay at mario_cv_game.sdc(13): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clk -max 3 \[all_inputs\] " "set_input_delay -clock clk -max 3 \[all_inputs\]" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590899431 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay mario_cv_game.sdc 15 Argument -clock is not an object ID " "Ignored set_input_delay at mario_cv_game.sdc(15): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clk -min 2 \[all_inputs\] " "set_input_delay -clock clk -min 2 \[all_inputs\]" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590899431 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay mario_cv_game.sdc 19 Argument -clock is not an object ID " "Ignored set_output_delay at mario_cv_game.sdc(19): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock clk -max 3 \[all_inputs\] " "set_output_delay -clock clk -max 3 \[all_inputs\]" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590899432 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay mario_cv_game.sdc 21 Argument -clock is not an object ID " "Ignored set_output_delay at mario_cv_game.sdc(21): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock clk -min 2 \[all_inputs\] " "set_output_delay -clock clk -min 2 \[all_inputs\]" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590899432 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899432 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1544590899480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|in_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|in_data_buffer* could not be matched with a register" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|out_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|out_data_buffer* could not be matched with a register" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <from> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100 " "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590899483 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <to> is an empty collection" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <from> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100 " "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590899483 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <to> is an empty collection" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899484 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 36 *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(36): *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 36 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100 " "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590899484 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 37 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100 " "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590899485 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 43 argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(43): argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2 " "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590899485 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 44 argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(44): argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2 " "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590899485 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899485 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1544590899488 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1544590899493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 46 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(46): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899495 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 46 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(46): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590899496 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899496 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 47 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(47): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899497 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 47 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(47): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr\[33\]\]" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590899497 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 48 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(48): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 48 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(48): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590899499 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899499 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 49 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(49): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899499 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 49 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(49): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590899499 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 50 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(50): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590899501 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899501 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 51 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(51): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899502 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 51 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(51): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$final_project_nios2_gen2_0_cpu_jtag_sr*    -to *\$final_project_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$final_project_nios2_gen2_0_cpu_jtag_sr*    -to *\$final_project_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590899502 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899503 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899504 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 52 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(52): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899504 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$final_project_nios2_gen2_0_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$final_project_nios2_gen2_0_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590899504 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899504 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899505 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899505 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 53 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(53): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$final_project_nios2_gen2_0_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$final_project_nios2_gen2_0_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590899506 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544590899507 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frame_end " "Node: frame_end was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frame_number:f_num\|frame_num frame_end " "Register frame_number:f_num\|frame_num is being clocked by frame_end" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544590899512 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1544590899512 "|mario_cv_game|frame_end"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:vga_controller\|VGA_CLK " "Node: VGA_controller:vga_controller\|VGA_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:vga_controller\|v_counter\[8\] VGA_controller:vga_controller\|VGA_CLK " "Register VGA_controller:vga_controller\|v_counter\[8\] is being clocked by VGA_controller:vga_controller\|VGA_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544590899512 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1544590899512 "|mario_cv_game|VGA_controller:vga_controller|VGA_CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SYS_CLK (Rise) SYS_CLK (Rise) setup and hold " "From SYS_CLK (Rise) to SYS_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1544590899525 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1544590899525 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1544590899547 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1544590899549 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1544590899589 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1544590899871 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1544590899977 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1544590900722 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "13.567 millions of transitions / sec " "Average toggle rate for this design is 13.567 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1544590907807 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "202.82 mW " "Total thermal power estimate for the design is 202.82 mW" {  } { { "c:/quartus/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/quartus/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1544590908265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 52 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4920 " "Peak virtual memory: 4920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544590908483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 23:01:48 2018 " "Processing ended: Tue Dec 11 23:01:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544590908483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544590908483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544590908483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1544590908483 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1544590910648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544590910658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 23:01:50 2018 " "Processing started: Tue Dec 11 23:01:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544590910658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1544590910658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mario_cv_game -c mario_cv_game " "Command: quartus_sta mario_cv_game -c mario_cv_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1544590910658 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1544590911019 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1544590911685 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544590911832 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544590911832 ""}
{ "Info" "ISTA_SDC_FOUND" "output_files/mario_cv_game.sdc " "Reading SDC File: 'output_files/mario_cv_game.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1544590912461 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "mario_cv_game.sdc 13 clk clock " "Ignored filter at mario_cv_game.sdc(13): clk could not be matched with a clock" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay mario_cv_game.sdc 13 Argument -clock is not an object ID " "Ignored set_input_delay at mario_cv_game.sdc(13): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clk -max 3 \[all_inputs\] " "set_input_delay -clock clk -max 3 \[all_inputs\]" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590912471 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay mario_cv_game.sdc 15 Argument -clock is not an object ID " "Ignored set_input_delay at mario_cv_game.sdc(15): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clk -min 2 \[all_inputs\] " "set_input_delay -clock clk -min 2 \[all_inputs\]" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590912473 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay mario_cv_game.sdc 19 Argument -clock is not an object ID " "Ignored set_output_delay at mario_cv_game.sdc(19): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock clk -max 3 \[all_inputs\] " "set_output_delay -clock clk -max 3 \[all_inputs\]" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590912473 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay mario_cv_game.sdc 21 Argument -clock is not an object ID " "Ignored set_output_delay at mario_cv_game.sdc(21): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock clk -min 2 \[all_inputs\] " "set_output_delay -clock clk -min 2 \[all_inputs\]" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590912473 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/output_files/mario_cv_game.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912473 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1544590912477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|in_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|in_data_buffer* could not be matched with a register" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|out_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|out_data_buffer* could not be matched with a register" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <from> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100 " "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590912481 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <to> is an empty collection" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <from> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100 " "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590912482 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <to> is an empty collection" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912483 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 36 *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(36): *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 36 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100 " "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590912484 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 37 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100 " "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590912484 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 43 argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(43): argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2 " "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590912485 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 44 argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(44): argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2 " "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590912486 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912486 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1544590912490 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1544590912498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 46 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(46): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912499 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 46 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(46): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590912502 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912504 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 47 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(47): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912504 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 47 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(47): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912504 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr\[33\]\]" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590912505 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912505 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912505 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 48 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(48): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912507 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 48 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(48): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912507 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590912508 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912508 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912508 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 49 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(49): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912508 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 49 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(49): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912509 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590912510 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912510 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 50 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(50): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912511 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$final_project_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$final_project_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590912512 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912512 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912512 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 51 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(51): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912513 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 51 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(51): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912515 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$final_project_nios2_gen2_0_cpu_jtag_sr*    -to *\$final_project_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$final_project_nios2_gen2_0_cpu_jtag_sr*    -to *\$final_project_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590912515 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912515 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912516 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 52 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(52): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$final_project_nios2_gen2_0_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$final_project_nios2_gen2_0_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590912519 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912521 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_nios2_gen2_0_cpu.sdc 53 *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_project_nios2_gen2_0_cpu.sdc(53): *final_project_nios2_gen2_0_cpu:*\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$final_project_nios2_gen2_0_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$final_project_nios2_gen2_0_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544590912523 ""}  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_project_nios2_gen2_0_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at final_project_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544590912523 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frame_end " "Node: frame_end was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frame_number:f_num\|frame_num frame_end " "Register frame_number:f_num\|frame_num is being clocked by frame_end" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544590912538 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1544590912538 "|mario_cv_game|frame_end"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:vga_controller\|VGA_CLK " "Node: VGA_controller:vga_controller\|VGA_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:vga_controller\|v_counter\[8\] VGA_controller:vga_controller\|VGA_CLK " "Register VGA_controller:vga_controller\|v_counter\[8\] is being clocked by VGA_controller:vga_controller\|VGA_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544590912538 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1544590912538 "|mario_cv_game|VGA_controller:vga_controller|VGA_CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SYS_CLK (Rise) SYS_CLK (Rise) setup and hold " "From SYS_CLK (Rise) to SYS_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1544590912549 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1544590912549 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1544590912549 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1544590912580 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1544590912673 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1544590912673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.598 " "Worst-case setup slack is -0.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590912678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590912678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.598              -2.741 SYS_CLK  " "   -0.598              -2.741 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590912678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544590912678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590912693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590912693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 SYS_CLK  " "    0.402               0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590912693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544590912693 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1544590912698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1544590912704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.623 " "Worst-case minimum pulse width slack is 4.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590912708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590912708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.623               0.000 SYS_CLK  " "    4.623               0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590912708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK_50  " "   16.000               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590912708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544590912708 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544590912798 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544590912798 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544590912798 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544590912798 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 2147483.647 ns " "Worst Case Available Settling Time: 2147483.647 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544590912798 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544590912798 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544590912798 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1544590912805 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1544590912853 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1544590913326 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frame_end " "Node: frame_end was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frame_number:f_num\|frame_num frame_end " "Register frame_number:f_num\|frame_num is being clocked by frame_end" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544590913447 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1544590913447 "|mario_cv_game|frame_end"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:vga_controller\|VGA_CLK " "Node: VGA_controller:vga_controller\|VGA_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:vga_controller\|v_counter\[8\] VGA_controller:vga_controller\|VGA_CLK " "Register VGA_controller:vga_controller\|v_counter\[8\] is being clocked by VGA_controller:vga_controller\|VGA_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544590913447 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1544590913447 "|mario_cv_game|VGA_controller:vga_controller|VGA_CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SYS_CLK (Rise) SYS_CLK (Rise) setup and hold " "From SYS_CLK (Rise) to SYS_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1544590913450 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1544590913450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.608 " "Worst-case setup slack is 0.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590913523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590913523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 SYS_CLK  " "    0.608               0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590913523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544590913523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590913532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590913532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 SYS_CLK  " "    0.354               0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590913532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544590913532 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1544590913536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1544590913539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.643 " "Worst-case minimum pulse width slack is 4.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590913543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590913543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.643               0.000 SYS_CLK  " "    4.643               0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590913543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK_50  " "   16.000               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590913543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544590913543 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544590913600 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544590913600 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544590913600 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544590913600 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 2147483.647 ns " "Worst Case Available Settling Time: 2147483.647 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544590913600 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544590913600 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544590913600 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1544590913604 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frame_end " "Node: frame_end was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frame_number:f_num\|frame_num frame_end " "Register frame_number:f_num\|frame_num is being clocked by frame_end" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544590913732 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1544590913732 "|mario_cv_game|frame_end"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:vga_controller\|VGA_CLK " "Node: VGA_controller:vga_controller\|VGA_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:vga_controller\|v_counter\[8\] VGA_controller:vga_controller\|VGA_CLK " "Register VGA_controller:vga_controller\|v_counter\[8\] is being clocked by VGA_controller:vga_controller\|VGA_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544590913732 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1544590913732 "|mario_cv_game|VGA_controller:vga_controller|VGA_CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SYS_CLK (Rise) SYS_CLK (Rise) setup and hold " "From SYS_CLK (Rise) to SYS_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1544590913736 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1544590913736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.592 " "Worst-case setup slack is 4.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590913791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590913791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.592               0.000 SYS_CLK  " "    4.592               0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590913791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544590913791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590913804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590913804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 SYS_CLK  " "    0.181               0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590913804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544590913804 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1544590913809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1544590913816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.371 " "Worst-case minimum pulse width slack is 4.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590913823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590913823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.371               0.000 SYS_CLK  " "    4.371               0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590913823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK_50  " "   16.000               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544590913823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544590913823 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544590913912 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544590913912 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544590913912 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544590913912 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 2147483.647 ns " "Worst Case Available Settling Time: 2147483.647 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544590913912 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544590913912 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544590913912 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1544590914581 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1544590914582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 60 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544590914692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 23:01:54 2018 " "Processing ended: Tue Dec 11 23:01:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544590914692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544590914692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544590914692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1544590914692 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1544590916226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544590916236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 23:01:56 2018 " "Processing started: Tue Dec 11 23:01:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544590916236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1544590916236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mario_cv_game -c mario_cv_game " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mario_cv_game -c mario_cv_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1544590916236 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1544590917750 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mario_cv_game_7_1200mv_85c_slow.svo C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/simulation/modelsim/ simulation " "Generated file mario_cv_game_7_1200mv_85c_slow.svo in folder \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544590917966 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1544590918038 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mario_cv_game_7_1200mv_0c_slow.svo C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/simulation/modelsim/ simulation " "Generated file mario_cv_game_7_1200mv_0c_slow.svo in folder \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544590918319 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1544590918421 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mario_cv_game_min_1200mv_0c_fast.svo C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/simulation/modelsim/ simulation " "Generated file mario_cv_game_min_1200mv_0c_fast.svo in folder \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544590918641 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1544590918756 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mario_cv_game.svo C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/simulation/modelsim/ simulation " "Generated file mario_cv_game.svo in folder \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544590918968 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mario_cv_game_7_1200mv_85c_v_slow.sdo C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/simulation/modelsim/ simulation " "Generated file mario_cv_game_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544590919205 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mario_cv_game_7_1200mv_0c_v_slow.sdo C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/simulation/modelsim/ simulation " "Generated file mario_cv_game_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544590919407 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mario_cv_game_min_1200mv_0c_v_fast.sdo C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/simulation/modelsim/ simulation " "Generated file mario_cv_game_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544590919608 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mario_cv_game_v.sdo C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/simulation/modelsim/ simulation " "Generated file mario_cv_game_v.sdo in folder \"C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544590919805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544590919920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 23:01:59 2018 " "Processing ended: Tue Dec 11 23:01:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544590919920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544590919920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544590919920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1544590919920 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 770 s " "Quartus Prime Full Compilation was successful. 0 errors, 770 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1544590920758 ""}
