Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot divider_TB_behav xil_defaultlib.divider_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Digital_Track/04_STM_training/Multi_Cyclic_MIPS_Processor/divider.v" Line 1. Module divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/04_STM_training/Multi_Cyclic_MIPS_Processor/divider_datapath.v" Line 1. Module divider_datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/04_STM_training/Multi_Cyclic_MIPS_Processor/divider_controller.v" Line 1. Module divider_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/04_STM_training/Multi_Cyclic_MIPS_Processor/divider.v" Line 1. Module divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/04_STM_training/Multi_Cyclic_MIPS_Processor/divider_datapath.v" Line 1. Module divider_datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/04_STM_training/Multi_Cyclic_MIPS_Processor/divider_controller.v" Line 1. Module divider_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider_datapath
Compiling module xil_defaultlib.divider_controller
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot divider_TB_behav
