|CMOS_VIP_HDL_Demo
clk => clk.IN1
rst_n => rst_n.IN2
sdram_clk <= Sdram_Control_2Port:u_Sdram_Control_2Port.SDR_CLK
sdram_cke <= Sdram_Control_2Port:u_Sdram_Control_2Port.CKE
sdram_cs_n <= Sdram_Control_2Port:u_Sdram_Control_2Port.CS_N
sdram_we_n <= Sdram_Control_2Port:u_Sdram_Control_2Port.WE_N
sdram_cas_n <= Sdram_Control_2Port:u_Sdram_Control_2Port.CAS_N
sdram_ras_n <= Sdram_Control_2Port:u_Sdram_Control_2Port.RAS_N
sdram_ba[0] <= Sdram_Control_2Port:u_Sdram_Control_2Port.BA
sdram_ba[1] <= Sdram_Control_2Port:u_Sdram_Control_2Port.BA
sdram_addr[0] <= Sdram_Control_2Port:u_Sdram_Control_2Port.SA
sdram_addr[1] <= Sdram_Control_2Port:u_Sdram_Control_2Port.SA
sdram_addr[2] <= Sdram_Control_2Port:u_Sdram_Control_2Port.SA
sdram_addr[3] <= Sdram_Control_2Port:u_Sdram_Control_2Port.SA
sdram_addr[4] <= Sdram_Control_2Port:u_Sdram_Control_2Port.SA
sdram_addr[5] <= Sdram_Control_2Port:u_Sdram_Control_2Port.SA
sdram_addr[6] <= Sdram_Control_2Port:u_Sdram_Control_2Port.SA
sdram_addr[7] <= Sdram_Control_2Port:u_Sdram_Control_2Port.SA
sdram_addr[8] <= Sdram_Control_2Port:u_Sdram_Control_2Port.SA
sdram_addr[9] <= Sdram_Control_2Port:u_Sdram_Control_2Port.SA
sdram_addr[10] <= Sdram_Control_2Port:u_Sdram_Control_2Port.SA
sdram_addr[11] <= Sdram_Control_2Port:u_Sdram_Control_2Port.SA
sdram_data[0] <> Sdram_Control_2Port:u_Sdram_Control_2Port.DQ
sdram_data[1] <> Sdram_Control_2Port:u_Sdram_Control_2Port.DQ
sdram_data[2] <> Sdram_Control_2Port:u_Sdram_Control_2Port.DQ
sdram_data[3] <> Sdram_Control_2Port:u_Sdram_Control_2Port.DQ
sdram_data[4] <> Sdram_Control_2Port:u_Sdram_Control_2Port.DQ
sdram_data[5] <> Sdram_Control_2Port:u_Sdram_Control_2Port.DQ
sdram_data[6] <> Sdram_Control_2Port:u_Sdram_Control_2Port.DQ
sdram_data[7] <> Sdram_Control_2Port:u_Sdram_Control_2Port.DQ
sdram_data[8] <> Sdram_Control_2Port:u_Sdram_Control_2Port.DQ
sdram_data[9] <> Sdram_Control_2Port:u_Sdram_Control_2Port.DQ
sdram_data[10] <> Sdram_Control_2Port:u_Sdram_Control_2Port.DQ
sdram_data[11] <> Sdram_Control_2Port:u_Sdram_Control_2Port.DQ
sdram_data[12] <> Sdram_Control_2Port:u_Sdram_Control_2Port.DQ
sdram_data[13] <> Sdram_Control_2Port:u_Sdram_Control_2Port.DQ
sdram_data[14] <> Sdram_Control_2Port:u_Sdram_Control_2Port.DQ
sdram_data[15] <> Sdram_Control_2Port:u_Sdram_Control_2Port.DQ
sdram_data[16] <> Sdram_Control_2Port:u_Sdram_Control_2Port.DQ
sdram_data[17] <> Sdram_Control_2Port:u_Sdram_Control_2Port.DQ
sdram_data[18] <> Sdram_Control_2Port:u_Sdram_Control_2Port.DQ
sdram_data[19] <> Sdram_Control_2Port:u_Sdram_Control_2Port.DQ
sdram_data[20] <> Sdram_Control_2Port:u_Sdram_Control_2Port.DQ
sdram_data[21] <> Sdram_Control_2Port:u_Sdram_Control_2Port.DQ
sdram_data[22] <> Sdram_Control_2Port:u_Sdram_Control_2Port.DQ
sdram_data[23] <> Sdram_Control_2Port:u_Sdram_Control_2Port.DQ
lcd_dclk <= lcd_driver:u_lcd_driver.lcd_dclk
lcd_hs <= lcd_driver:u_lcd_driver.lcd_hs
lcd_vs <= lcd_driver:u_lcd_driver.lcd_vs
lcd_blank <= lcd_driver:u_lcd_driver.lcd_blank
lcd_red[0] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_red[1] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_red[2] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_red[3] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_red[4] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_red[5] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_red[6] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_red[7] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_green[0] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_green[1] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_green[2] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_green[3] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_green[4] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_green[5] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_green[6] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_green[7] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_blue[0] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_blue[1] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_blue[2] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_blue[3] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_blue[4] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_blue[5] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_blue[6] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_blue[7] <= lcd_driver:u_lcd_driver.lcd_rgb
cmos_sclk <= i2c_timing_ctrl:u_i2c_timing_ctrl.i2c_sclk
cmos_sdat <> i2c_timing_ctrl:u_i2c_timing_ctrl.i2c_sdat
cmos_pclk => cmos_pclk.IN3
cmos_xclk <= CMOS_Capture_RGB565:u_CMOS_Capture_RGB565.cmos_xclk
cmos_vsync => cmos_vsync.IN1
cmos_href => cmos_href.IN1
cmos_data[0] => cmos_data[0].IN1
cmos_data[1] => cmos_data[1].IN1
cmos_data[2] => cmos_data[2].IN1
cmos_data[3] => cmos_data[3].IN1
cmos_data[4] => cmos_data[4].IN1
cmos_data[5] => cmos_data[5].IN1
cmos_data[6] => cmos_data[6].IN1
cmos_data[7] => cmos_data[7].IN1
key_data[0] => key_data[0].IN1
key_data[1] => key_data[1].IN1
led595_dout <= led_74595_driver:u_led_74595_driver.led595_dout
led595_clk <= led_74595_driver:u_led_74595_driver.led595_clk
led595_latch <= led_74595_driver:u_led_74595_driver.led595_latch


|CMOS_VIP_HDL_Demo|system_ctrl_pll:u_system_ctrl_pll
clk => clk.IN2
rst_n => rst_nr1.DATAIN
rst_n => rst_nr2.OUTPUTSELECT
sys_rst_n <= sys_rst_n.DB_MAX_OUTPUT_PORT_TYPE
clk_c0 <= sys_pll:u_sys_pll.c0
clk_c1 <= sys_pll:u_sys_pll.c1
clk_c2 <= sys_pll:u_sys_pll.c2
clk_c3 <= sys_pll:u_sys_pll.c3


|CMOS_VIP_HDL_Demo|system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay
clk => delay_cnt[0].CLK
clk => delay_cnt[1].CLK
clk => delay_cnt[2].CLK
clk => delay_cnt[3].CLK
clk => delay_cnt[4].CLK
clk => delay_cnt[5].CLK
clk => delay_cnt[6].CLK
clk => delay_cnt[7].CLK
clk => delay_cnt[8].CLK
clk => delay_cnt[9].CLK
clk => delay_cnt[10].CLK
clk => delay_cnt[11].CLK
clk => delay_cnt[12].CLK
clk => delay_cnt[13].CLK
clk => delay_cnt[14].CLK
clk => delay_cnt[15].CLK
clk => delay_cnt[16].CLK
clk => delay_cnt[17].CLK
clk => delay_cnt[18].CLK
clk => delay_cnt[19].CLK
clk => delay_cnt[20].CLK
clk => delay_cnt[21].CLK
clk => delay_cnt[22].CLK
clk => delay_cnt[23].CLK
rst_n => delay_cnt[0].ACLR
rst_n => delay_cnt[1].ACLR
rst_n => delay_cnt[2].ACLR
rst_n => delay_cnt[3].ACLR
rst_n => delay_cnt[4].ACLR
rst_n => delay_cnt[5].ACLR
rst_n => delay_cnt[6].ACLR
rst_n => delay_cnt[7].ACLR
rst_n => delay_cnt[8].ACLR
rst_n => delay_cnt[9].ACLR
rst_n => delay_cnt[10].ACLR
rst_n => delay_cnt[11].ACLR
rst_n => delay_cnt[12].ACLR
rst_n => delay_cnt[13].ACLR
rst_n => delay_cnt[14].ACLR
rst_n => delay_cnt[15].ACLR
rst_n => delay_cnt[16].ACLR
rst_n => delay_cnt[17].ACLR
rst_n => delay_cnt[18].ACLR
rst_n => delay_cnt[19].ACLR
rst_n => delay_cnt[20].ACLR
rst_n => delay_cnt[21].ACLR
rst_n => delay_cnt[22].ACLR
rst_n => delay_cnt[23].ACLR
delay_done <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|CMOS_VIP_HDL_Demo|system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll
areset => areset.IN1
inclk0 => sub_wire7[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|CMOS_VIP_HDL_Demo|system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component
inclk[0] => sys_pll_altpll:auto_generated.inclk[0]
inclk[1] => sys_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => sys_pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= sys_pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|CMOS_VIP_HDL_Demo|system_ctrl_pll:u_system_ctrl_pll|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|CMOS_VIP_HDL_Demo|i2c_timing_ctrl:u_i2c_timing_ctrl
clk => i2c_rdata[0]~reg0.CLK
clk => i2c_rdata[1]~reg0.CLK
clk => i2c_rdata[2]~reg0.CLK
clk => i2c_rdata[3]~reg0.CLK
clk => i2c_rdata[4]~reg0.CLK
clk => i2c_rdata[5]~reg0.CLK
clk => i2c_rdata[6]~reg0.CLK
clk => i2c_rdata[7]~reg0.CLK
clk => i2c_ack.CLK
clk => i2c_ack3.CLK
clk => i2c_ack2.CLK
clk => i2c_ack1.CLK
clk => i2c_wdata[0].CLK
clk => i2c_wdata[1].CLK
clk => i2c_wdata[2].CLK
clk => i2c_wdata[3].CLK
clk => i2c_wdata[4].CLK
clk => i2c_wdata[5].CLK
clk => i2c_wdata[6].CLK
clk => i2c_wdata[7].CLK
clk => i2c_stream_cnt[0].CLK
clk => i2c_stream_cnt[1].CLK
clk => i2c_stream_cnt[2].CLK
clk => i2c_stream_cnt[3].CLK
clk => i2c_sdat_out.CLK
clk => i2c_config_index[0]~reg0.CLK
clk => i2c_config_index[1]~reg0.CLK
clk => i2c_config_index[2]~reg0.CLK
clk => i2c_config_index[3]~reg0.CLK
clk => i2c_config_index[4]~reg0.CLK
clk => i2c_config_index[5]~reg0.CLK
clk => i2c_config_index[6]~reg0.CLK
clk => i2c_config_index[7]~reg0.CLK
clk => current_state[0].CLK
clk => current_state[1].CLK
clk => current_state[2].CLK
clk => current_state[3].CLK
clk => current_state[4].CLK
clk => i2c_capture_en.CLK
clk => i2c_transfer_en.CLK
clk => i2c_ctrl_clk.CLK
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => clk_cnt[10].CLK
clk => clk_cnt[11].CLK
clk => clk_cnt[12].CLK
clk => clk_cnt[13].CLK
clk => clk_cnt[14].CLK
clk => clk_cnt[15].CLK
clk => delay_cnt[0].CLK
clk => delay_cnt[1].CLK
clk => delay_cnt[2].CLK
clk => delay_cnt[3].CLK
clk => delay_cnt[4].CLK
clk => delay_cnt[5].CLK
clk => delay_cnt[6].CLK
clk => delay_cnt[7].CLK
clk => delay_cnt[8].CLK
clk => delay_cnt[9].CLK
clk => delay_cnt[10].CLK
clk => delay_cnt[11].CLK
clk => delay_cnt[12].CLK
clk => delay_cnt[13].CLK
clk => delay_cnt[14].CLK
clk => delay_cnt[15].CLK
clk => delay_cnt[16].CLK
rst_n => i2c_rdata[0]~reg0.ACLR
rst_n => i2c_rdata[1]~reg0.ACLR
rst_n => i2c_rdata[2]~reg0.ACLR
rst_n => i2c_rdata[3]~reg0.ACLR
rst_n => i2c_rdata[4]~reg0.ACLR
rst_n => i2c_rdata[5]~reg0.ACLR
rst_n => i2c_rdata[6]~reg0.ACLR
rst_n => i2c_rdata[7]~reg0.ACLR
rst_n => i2c_ack.PRESET
rst_n => i2c_ack3.PRESET
rst_n => i2c_ack2.PRESET
rst_n => i2c_ack1.PRESET
rst_n => i2c_config_index[0]~reg0.ACLR
rst_n => i2c_config_index[1]~reg0.ACLR
rst_n => i2c_config_index[2]~reg0.ACLR
rst_n => i2c_config_index[3]~reg0.ACLR
rst_n => i2c_config_index[4]~reg0.ACLR
rst_n => i2c_config_index[5]~reg0.ACLR
rst_n => i2c_config_index[6]~reg0.ACLR
rst_n => i2c_config_index[7]~reg0.ACLR
rst_n => delay_cnt[0].ACLR
rst_n => delay_cnt[1].ACLR
rst_n => delay_cnt[2].ACLR
rst_n => delay_cnt[3].ACLR
rst_n => delay_cnt[4].ACLR
rst_n => delay_cnt[5].ACLR
rst_n => delay_cnt[6].ACLR
rst_n => delay_cnt[7].ACLR
rst_n => delay_cnt[8].ACLR
rst_n => delay_cnt[9].ACLR
rst_n => delay_cnt[10].ACLR
rst_n => delay_cnt[11].ACLR
rst_n => delay_cnt[12].ACLR
rst_n => delay_cnt[13].ACLR
rst_n => delay_cnt[14].ACLR
rst_n => delay_cnt[15].ACLR
rst_n => delay_cnt[16].ACLR
rst_n => i2c_capture_en.ACLR
rst_n => i2c_transfer_en.ACLR
rst_n => i2c_ctrl_clk.ACLR
rst_n => clk_cnt[0].ACLR
rst_n => clk_cnt[1].ACLR
rst_n => clk_cnt[2].ACLR
rst_n => clk_cnt[3].ACLR
rst_n => clk_cnt[4].ACLR
rst_n => clk_cnt[5].ACLR
rst_n => clk_cnt[6].ACLR
rst_n => clk_cnt[7].ACLR
rst_n => clk_cnt[8].ACLR
rst_n => clk_cnt[9].ACLR
rst_n => clk_cnt[10].ACLR
rst_n => clk_cnt[11].ACLR
rst_n => clk_cnt[12].ACLR
rst_n => clk_cnt[13].ACLR
rst_n => clk_cnt[14].ACLR
rst_n => clk_cnt[15].ACLR
rst_n => current_state[0].ACLR
rst_n => current_state[1].ACLR
rst_n => current_state[2].ACLR
rst_n => current_state[3].ACLR
rst_n => current_state[4].ACLR
rst_n => i2c_wdata[0].ACLR
rst_n => i2c_wdata[1].ACLR
rst_n => i2c_wdata[2].ACLR
rst_n => i2c_wdata[3].ACLR
rst_n => i2c_wdata[4].ACLR
rst_n => i2c_wdata[5].ACLR
rst_n => i2c_wdata[6].ACLR
rst_n => i2c_wdata[7].ACLR
rst_n => i2c_stream_cnt[0].ACLR
rst_n => i2c_stream_cnt[1].ACLR
rst_n => i2c_stream_cnt[2].ACLR
rst_n => i2c_stream_cnt[3].ACLR
rst_n => i2c_sdat_out.PRESET
i2c_sclk <= i2c_sclk.DB_MAX_OUTPUT_PORT_TYPE
i2c_sdat <> i2c_sdat
i2c_config_size[0] => LessThan4.IN8
i2c_config_size[0] => i2c_config_index.DATAA
i2c_config_size[0] => Equal5.IN7
i2c_config_size[1] => LessThan4.IN7
i2c_config_size[1] => i2c_config_index.DATAA
i2c_config_size[1] => Equal5.IN6
i2c_config_size[2] => LessThan4.IN6
i2c_config_size[2] => i2c_config_index.DATAA
i2c_config_size[2] => Equal5.IN5
i2c_config_size[3] => LessThan4.IN5
i2c_config_size[3] => i2c_config_index.DATAA
i2c_config_size[3] => Equal5.IN4
i2c_config_size[4] => LessThan4.IN4
i2c_config_size[4] => i2c_config_index.DATAA
i2c_config_size[4] => Equal5.IN3
i2c_config_size[5] => LessThan4.IN3
i2c_config_size[5] => i2c_config_index.DATAA
i2c_config_size[5] => Equal5.IN2
i2c_config_size[6] => LessThan4.IN2
i2c_config_size[6] => i2c_config_index.DATAA
i2c_config_size[6] => Equal5.IN1
i2c_config_size[7] => LessThan4.IN1
i2c_config_size[7] => i2c_config_index.DATAA
i2c_config_size[7] => Equal5.IN0
i2c_config_index[0] <= i2c_config_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_config_index[1] <= i2c_config_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_config_index[2] <= i2c_config_index[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_config_index[3] <= i2c_config_index[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_config_index[4] <= i2c_config_index[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_config_index[5] <= i2c_config_index[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_config_index[6] <= i2c_config_index[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_config_index[7] <= i2c_config_index[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_config_data[0] => Selector12.IN6
i2c_config_data[1] => Selector11.IN6
i2c_config_data[2] => Selector10.IN6
i2c_config_data[3] => Selector9.IN6
i2c_config_data[4] => Selector8.IN6
i2c_config_data[5] => Selector7.IN6
i2c_config_data[6] => Selector6.IN6
i2c_config_data[7] => Selector5.IN6
i2c_config_data[8] => Selector12.IN5
i2c_config_data[9] => Selector11.IN5
i2c_config_data[10] => Selector10.IN5
i2c_config_data[11] => Selector9.IN5
i2c_config_data[12] => Selector8.IN5
i2c_config_data[13] => Selector7.IN5
i2c_config_data[14] => Selector6.IN5
i2c_config_data[15] => Selector5.IN5
i2c_config_data[16] => Selector12.IN4
i2c_config_data[17] => Selector11.IN4
i2c_config_data[18] => Selector10.IN4
i2c_config_data[19] => Selector9.IN4
i2c_config_data[20] => Selector8.IN4
i2c_config_data[21] => Selector7.IN4
i2c_config_data[22] => Selector6.IN4
i2c_config_data[23] => Selector5.IN4
i2c_config_done <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
i2c_rdata[0] <= i2c_rdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_rdata[1] <= i2c_rdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_rdata[2] <= i2c_rdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_rdata[3] <= i2c_rdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_rdata[4] <= i2c_rdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_rdata[5] <= i2c_rdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_rdata[6] <= i2c_rdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_rdata[7] <= i2c_rdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CMOS_VIP_HDL_Demo|I2C_OV7725_YUV422_Config:u_I2C_OV7725_YUV422_Config
LUT_INDEX[0] => Decoder0.IN7
LUT_INDEX[1] => Decoder0.IN6
LUT_INDEX[2] => Decoder0.IN5
LUT_INDEX[3] => Decoder0.IN4
LUT_INDEX[4] => Decoder0.IN3
LUT_INDEX[5] => Decoder0.IN2
LUT_INDEX[6] => Decoder0.IN1
LUT_INDEX[7] => Decoder0.IN0
LUT_DATA[0] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[1] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[2] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[3] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[4] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[5] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[6] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[7] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[8] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[9] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[10] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[11] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[12] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[13] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[14] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[15] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
LUT_SIZE[0] <= <GND>
LUT_SIZE[1] <= <VCC>
LUT_SIZE[2] <= <VCC>
LUT_SIZE[3] <= <GND>
LUT_SIZE[4] <= <GND>
LUT_SIZE[5] <= <GND>
LUT_SIZE[6] <= <VCC>
LUT_SIZE[7] <= <GND>


|CMOS_VIP_HDL_Demo|CMOS_Capture_RGB565:u_CMOS_Capture_RGB565
clk_cmos => cmos_xclk.DATAIN
rst_n => cmos_fps_rate[0]~reg0.ACLR
rst_n => cmos_fps_rate[1]~reg0.ACLR
rst_n => cmos_fps_rate[2]~reg0.ACLR
rst_n => cmos_fps_rate[3]~reg0.ACLR
rst_n => cmos_fps_rate[4]~reg0.ACLR
rst_n => cmos_fps_rate[5]~reg0.ACLR
rst_n => cmos_fps_rate[6]~reg0.ACLR
rst_n => cmos_fps_rate[7]~reg0.ACLR
rst_n => cmos_fps_cnt2[0].ACLR
rst_n => cmos_fps_cnt2[1].ACLR
rst_n => cmos_fps_cnt2[2].ACLR
rst_n => cmos_fps_cnt2[3].ACLR
rst_n => cmos_fps_cnt2[4].ACLR
rst_n => cmos_fps_cnt2[5].ACLR
rst_n => cmos_fps_cnt2[6].ACLR
rst_n => cmos_fps_cnt2[7].ACLR
rst_n => cmos_fps_cnt2[8].ACLR
rst_n => cmos_href_r[0].ACLR
rst_n => cmos_href_r[1].ACLR
rst_n => cmos_vsync_r[0].ACLR
rst_n => cmos_vsync_r[1].ACLR
rst_n => cmos_fps_cnt[0].ACLR
rst_n => cmos_fps_cnt[1].ACLR
rst_n => cmos_fps_cnt[2].ACLR
rst_n => cmos_fps_cnt[3].ACLR
rst_n => frame_sync_flag.ACLR
rst_n => cmos_frame_data_r[0].ACLR
rst_n => cmos_frame_data_r[1].ACLR
rst_n => cmos_frame_data_r[2].ACLR
rst_n => cmos_frame_data_r[3].ACLR
rst_n => cmos_frame_data_r[4].ACLR
rst_n => cmos_frame_data_r[5].ACLR
rst_n => cmos_frame_data_r[6].ACLR
rst_n => cmos_frame_data_r[7].ACLR
rst_n => cmos_frame_data_r[8].ACLR
rst_n => cmos_frame_data_r[9].ACLR
rst_n => cmos_frame_data_r[10].ACLR
rst_n => cmos_frame_data_r[11].ACLR
rst_n => cmos_frame_data_r[12].ACLR
rst_n => cmos_frame_data_r[13].ACLR
rst_n => cmos_frame_data_r[14].ACLR
rst_n => cmos_frame_data_r[15].ACLR
rst_n => byte_flag.ACLR
rst_n => cmos_data_r[0].ACLR
rst_n => cmos_data_r[1].ACLR
rst_n => cmos_data_r[2].ACLR
rst_n => cmos_data_r[3].ACLR
rst_n => cmos_data_r[4].ACLR
rst_n => cmos_data_r[5].ACLR
rst_n => cmos_data_r[6].ACLR
rst_n => cmos_data_r[7].ACLR
rst_n => byte_flag_r.ACLR
rst_n => delay_cnt[0].ACLR
rst_n => delay_cnt[1].ACLR
rst_n => delay_cnt[2].ACLR
rst_n => delay_cnt[3].ACLR
rst_n => delay_cnt[4].ACLR
rst_n => delay_cnt[5].ACLR
rst_n => delay_cnt[6].ACLR
rst_n => delay_cnt[7].ACLR
rst_n => delay_cnt[8].ACLR
rst_n => delay_cnt[9].ACLR
rst_n => delay_cnt[10].ACLR
rst_n => delay_cnt[11].ACLR
rst_n => delay_cnt[12].ACLR
rst_n => delay_cnt[13].ACLR
rst_n => delay_cnt[14].ACLR
rst_n => delay_cnt[15].ACLR
rst_n => delay_cnt[16].ACLR
rst_n => delay_cnt[17].ACLR
rst_n => delay_cnt[18].ACLR
rst_n => delay_cnt[19].ACLR
rst_n => delay_cnt[20].ACLR
rst_n => delay_cnt[21].ACLR
rst_n => delay_cnt[22].ACLR
rst_n => delay_cnt[23].ACLR
rst_n => delay_cnt[24].ACLR
rst_n => delay_cnt[25].ACLR
rst_n => delay_cnt[26].ACLR
rst_n => delay_cnt[27].ACLR
cmos_pclk => cmos_fps_rate[0]~reg0.CLK
cmos_pclk => cmos_fps_rate[1]~reg0.CLK
cmos_pclk => cmos_fps_rate[2]~reg0.CLK
cmos_pclk => cmos_fps_rate[3]~reg0.CLK
cmos_pclk => cmos_fps_rate[4]~reg0.CLK
cmos_pclk => cmos_fps_rate[5]~reg0.CLK
cmos_pclk => cmos_fps_rate[6]~reg0.CLK
cmos_pclk => cmos_fps_rate[7]~reg0.CLK
cmos_pclk => cmos_fps_cnt2[0].CLK
cmos_pclk => cmos_fps_cnt2[1].CLK
cmos_pclk => cmos_fps_cnt2[2].CLK
cmos_pclk => cmos_fps_cnt2[3].CLK
cmos_pclk => cmos_fps_cnt2[4].CLK
cmos_pclk => cmos_fps_cnt2[5].CLK
cmos_pclk => cmos_fps_cnt2[6].CLK
cmos_pclk => cmos_fps_cnt2[7].CLK
cmos_pclk => cmos_fps_cnt2[8].CLK
cmos_pclk => delay_cnt[0].CLK
cmos_pclk => delay_cnt[1].CLK
cmos_pclk => delay_cnt[2].CLK
cmos_pclk => delay_cnt[3].CLK
cmos_pclk => delay_cnt[4].CLK
cmos_pclk => delay_cnt[5].CLK
cmos_pclk => delay_cnt[6].CLK
cmos_pclk => delay_cnt[7].CLK
cmos_pclk => delay_cnt[8].CLK
cmos_pclk => delay_cnt[9].CLK
cmos_pclk => delay_cnt[10].CLK
cmos_pclk => delay_cnt[11].CLK
cmos_pclk => delay_cnt[12].CLK
cmos_pclk => delay_cnt[13].CLK
cmos_pclk => delay_cnt[14].CLK
cmos_pclk => delay_cnt[15].CLK
cmos_pclk => delay_cnt[16].CLK
cmos_pclk => delay_cnt[17].CLK
cmos_pclk => delay_cnt[18].CLK
cmos_pclk => delay_cnt[19].CLK
cmos_pclk => delay_cnt[20].CLK
cmos_pclk => delay_cnt[21].CLK
cmos_pclk => delay_cnt[22].CLK
cmos_pclk => delay_cnt[23].CLK
cmos_pclk => delay_cnt[24].CLK
cmos_pclk => delay_cnt[25].CLK
cmos_pclk => delay_cnt[26].CLK
cmos_pclk => delay_cnt[27].CLK
cmos_pclk => byte_flag_r.CLK
cmos_pclk => cmos_frame_data_r[0].CLK
cmos_pclk => cmos_frame_data_r[1].CLK
cmos_pclk => cmos_frame_data_r[2].CLK
cmos_pclk => cmos_frame_data_r[3].CLK
cmos_pclk => cmos_frame_data_r[4].CLK
cmos_pclk => cmos_frame_data_r[5].CLK
cmos_pclk => cmos_frame_data_r[6].CLK
cmos_pclk => cmos_frame_data_r[7].CLK
cmos_pclk => cmos_frame_data_r[8].CLK
cmos_pclk => cmos_frame_data_r[9].CLK
cmos_pclk => cmos_frame_data_r[10].CLK
cmos_pclk => cmos_frame_data_r[11].CLK
cmos_pclk => cmos_frame_data_r[12].CLK
cmos_pclk => cmos_frame_data_r[13].CLK
cmos_pclk => cmos_frame_data_r[14].CLK
cmos_pclk => cmos_frame_data_r[15].CLK
cmos_pclk => byte_flag.CLK
cmos_pclk => cmos_data_r[0].CLK
cmos_pclk => cmos_data_r[1].CLK
cmos_pclk => cmos_data_r[2].CLK
cmos_pclk => cmos_data_r[3].CLK
cmos_pclk => cmos_data_r[4].CLK
cmos_pclk => cmos_data_r[5].CLK
cmos_pclk => cmos_data_r[6].CLK
cmos_pclk => cmos_data_r[7].CLK
cmos_pclk => frame_sync_flag.CLK
cmos_pclk => cmos_fps_cnt[0].CLK
cmos_pclk => cmos_fps_cnt[1].CLK
cmos_pclk => cmos_fps_cnt[2].CLK
cmos_pclk => cmos_fps_cnt[3].CLK
cmos_pclk => cmos_href_r[0].CLK
cmos_pclk => cmos_href_r[1].CLK
cmos_pclk => cmos_vsync_r[0].CLK
cmos_pclk => cmos_vsync_r[1].CLK
cmos_xclk <= clk_cmos.DB_MAX_OUTPUT_PORT_TYPE
cmos_vsync => cmos_vsync_r[0].DATAIN
cmos_href => byte_flag.OUTPUTSELECT
cmos_href => cmos_data_r.OUTPUTSELECT
cmos_href => cmos_data_r.OUTPUTSELECT
cmos_href => cmos_data_r.OUTPUTSELECT
cmos_href => cmos_data_r.OUTPUTSELECT
cmos_href => cmos_data_r.OUTPUTSELECT
cmos_href => cmos_data_r.OUTPUTSELECT
cmos_href => cmos_data_r.OUTPUTSELECT
cmos_href => cmos_data_r.OUTPUTSELECT
cmos_href => cmos_href_r[0].DATAIN
cmos_href => cmos_frame_data_r[15].ENA
cmos_href => cmos_frame_data_r[14].ENA
cmos_href => cmos_frame_data_r[13].ENA
cmos_href => cmos_frame_data_r[12].ENA
cmos_href => cmos_frame_data_r[11].ENA
cmos_href => cmos_frame_data_r[10].ENA
cmos_href => cmos_frame_data_r[9].ENA
cmos_href => cmos_frame_data_r[8].ENA
cmos_href => cmos_frame_data_r[7].ENA
cmos_href => cmos_frame_data_r[6].ENA
cmos_href => cmos_frame_data_r[5].ENA
cmos_href => cmos_frame_data_r[4].ENA
cmos_href => cmos_frame_data_r[3].ENA
cmos_href => cmos_frame_data_r[2].ENA
cmos_href => cmos_frame_data_r[1].ENA
cmos_href => cmos_frame_data_r[0].ENA
cmos_data[0] => cmos_frame_data_r.DATAB
cmos_data[0] => cmos_data_r.DATAB
cmos_data[1] => cmos_frame_data_r.DATAB
cmos_data[1] => cmos_data_r.DATAB
cmos_data[2] => cmos_frame_data_r.DATAB
cmos_data[2] => cmos_data_r.DATAB
cmos_data[3] => cmos_frame_data_r.DATAB
cmos_data[3] => cmos_data_r.DATAB
cmos_data[4] => cmos_frame_data_r.DATAB
cmos_data[4] => cmos_data_r.DATAB
cmos_data[5] => cmos_frame_data_r.DATAB
cmos_data[5] => cmos_data_r.DATAB
cmos_data[6] => cmos_frame_data_r.DATAB
cmos_data[6] => cmos_data_r.DATAB
cmos_data[7] => cmos_frame_data_r.DATAB
cmos_data[7] => cmos_data_r.DATAB
cmos_frame_vsync <= cmos_frame_vsync.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_href <= cmos_frame_href.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[0] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[1] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[2] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[3] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[4] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[5] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[6] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[7] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[8] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[9] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[10] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[11] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[12] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[13] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[14] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[15] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_clken <= cmos_frame_clken.DB_MAX_OUTPUT_PORT_TYPE
cmos_fps_rate[0] <= cmos_fps_rate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_fps_rate[1] <= cmos_fps_rate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_fps_rate[2] <= cmos_fps_rate[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_fps_rate[3] <= cmos_fps_rate[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_fps_rate[4] <= cmos_fps_rate[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_fps_rate[5] <= cmos_fps_rate[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_fps_rate[6] <= cmos_fps_rate[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_fps_rate[7] <= cmos_fps_rate[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor
clk => clk.IN3
rst_n => rst_n.IN3
per_frame_vsync => per_frame_vsync.IN1
per_frame_href => per_frame_href.IN1
per_frame_clken => per_frame_clken.IN1
per_frame_YCbCr[0] => per_frame_YCbCr[0].IN1
per_frame_YCbCr[1] => per_frame_YCbCr[1].IN1
per_frame_YCbCr[2] => per_frame_YCbCr[2].IN1
per_frame_YCbCr[3] => per_frame_YCbCr[3].IN1
per_frame_YCbCr[4] => per_frame_YCbCr[4].IN1
per_frame_YCbCr[5] => per_frame_YCbCr[5].IN1
per_frame_YCbCr[6] => per_frame_YCbCr[6].IN1
per_frame_YCbCr[7] => per_frame_YCbCr[7].IN1
per_frame_YCbCr[8] => per_frame_YCbCr[8].IN1
per_frame_YCbCr[9] => per_frame_YCbCr[9].IN1
per_frame_YCbCr[10] => per_frame_YCbCr[10].IN1
per_frame_YCbCr[11] => per_frame_YCbCr[11].IN1
per_frame_YCbCr[12] => per_frame_YCbCr[12].IN1
per_frame_YCbCr[13] => per_frame_YCbCr[13].IN1
per_frame_YCbCr[14] => per_frame_YCbCr[14].IN1
per_frame_YCbCr[15] => per_frame_YCbCr[15].IN1
post_frame_vsync <= VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector.post_frame_vsync
post_frame_href <= VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector.post_frame_href
post_frame_clken <= VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector.post_frame_clken
post_img <= VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector.post_img_Bit
Sobel_Threshold[0] => ~NO_FANOUT~
Sobel_Threshold[1] => ~NO_FANOUT~
Sobel_Threshold[2] => ~NO_FANOUT~
Sobel_Threshold[3] => ~NO_FANOUT~
Sobel_Threshold[4] => ~NO_FANOUT~
Sobel_Threshold[5] => ~NO_FANOUT~
Sobel_Threshold[6] => ~NO_FANOUT~
Sobel_Threshold[7] => ~NO_FANOUT~


|CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444
clk => post_img_Cr[0]~reg0.CLK
clk => post_img_Cr[1]~reg0.CLK
clk => post_img_Cr[2]~reg0.CLK
clk => post_img_Cr[3]~reg0.CLK
clk => post_img_Cr[4]~reg0.CLK
clk => post_img_Cr[5]~reg0.CLK
clk => post_img_Cr[6]~reg0.CLK
clk => post_img_Cr[7]~reg0.CLK
clk => post_img_Cb[0]~reg0.CLK
clk => post_img_Cb[1]~reg0.CLK
clk => post_img_Cb[2]~reg0.CLK
clk => post_img_Cb[3]~reg0.CLK
clk => post_img_Cb[4]~reg0.CLK
clk => post_img_Cb[5]~reg0.CLK
clk => post_img_Cb[6]~reg0.CLK
clk => post_img_Cb[7]~reg0.CLK
clk => post_img_Y[0]~reg0.CLK
clk => post_img_Y[1]~reg0.CLK
clk => post_img_Y[2]~reg0.CLK
clk => post_img_Y[3]~reg0.CLK
clk => post_img_Y[4]~reg0.CLK
clk => post_img_Y[5]~reg0.CLK
clk => post_img_Y[6]~reg0.CLK
clk => post_img_Y[7]~reg0.CLK
clk => mY3[0].CLK
clk => mY3[1].CLK
clk => mY3[2].CLK
clk => mY3[3].CLK
clk => mY3[4].CLK
clk => mY3[5].CLK
clk => mY3[6].CLK
clk => mY3[7].CLK
clk => mCr1[0].CLK
clk => mCr1[1].CLK
clk => mCr1[2].CLK
clk => mCr1[3].CLK
clk => mCr1[4].CLK
clk => mCr1[5].CLK
clk => mCr1[6].CLK
clk => mCr1[7].CLK
clk => mCb1[0].CLK
clk => mCb1[1].CLK
clk => mCb1[2].CLK
clk => mCb1[3].CLK
clk => mCb1[4].CLK
clk => mCb1[5].CLK
clk => mCb1[6].CLK
clk => mCb1[7].CLK
clk => mY2[0].CLK
clk => mY2[1].CLK
clk => mY2[2].CLK
clk => mY2[3].CLK
clk => mY2[4].CLK
clk => mY2[5].CLK
clk => mY2[6].CLK
clk => mY2[7].CLK
clk => mY1[0].CLK
clk => mY1[1].CLK
clk => mY1[2].CLK
clk => mY1[3].CLK
clk => mY1[4].CLK
clk => mY1[5].CLK
clk => mY1[6].CLK
clk => mY1[7].CLK
clk => mCr0[0].CLK
clk => mCr0[1].CLK
clk => mCr0[2].CLK
clk => mCr0[3].CLK
clk => mCr0[4].CLK
clk => mCr0[5].CLK
clk => mCr0[6].CLK
clk => mCr0[7].CLK
clk => mCb0[0].CLK
clk => mCb0[1].CLK
clk => mCb0[2].CLK
clk => mCb0[3].CLK
clk => mCb0[4].CLK
clk => mCb0[5].CLK
clk => mCb0[6].CLK
clk => mCb0[7].CLK
clk => mY0[0].CLK
clk => mY0[1].CLK
clk => mY0[2].CLK
clk => mY0[3].CLK
clk => mY0[4].CLK
clk => mY0[5].CLK
clk => mY0[6].CLK
clk => mY0[7].CLK
clk => post_frame_clken_r[0].CLK
clk => post_frame_clken_r[1].CLK
clk => post_frame_clken_r[2].CLK
clk => post_frame_clken_r[3].CLK
clk => post_frame_clken_r[4].CLK
clk => post_frame_href_r[0].CLK
clk => post_frame_href_r[1].CLK
clk => post_frame_href_r[2].CLK
clk => post_frame_href_r[3].CLK
clk => post_frame_href_r[4].CLK
clk => post_frame_vsync_r[0].CLK
clk => post_frame_vsync_r[1].CLK
clk => post_frame_vsync_r[2].CLK
clk => post_frame_vsync_r[3].CLK
clk => post_frame_vsync_r[4].CLK
clk => yuv_state~3.DATAIN
rst_n => post_img_Cr[0]~reg0.ACLR
rst_n => post_img_Cr[1]~reg0.ACLR
rst_n => post_img_Cr[2]~reg0.ACLR
rst_n => post_img_Cr[3]~reg0.ACLR
rst_n => post_img_Cr[4]~reg0.ACLR
rst_n => post_img_Cr[5]~reg0.ACLR
rst_n => post_img_Cr[6]~reg0.ACLR
rst_n => post_img_Cr[7]~reg0.ACLR
rst_n => post_img_Cb[0]~reg0.ACLR
rst_n => post_img_Cb[1]~reg0.ACLR
rst_n => post_img_Cb[2]~reg0.ACLR
rst_n => post_img_Cb[3]~reg0.ACLR
rst_n => post_img_Cb[4]~reg0.ACLR
rst_n => post_img_Cb[5]~reg0.ACLR
rst_n => post_img_Cb[6]~reg0.ACLR
rst_n => post_img_Cb[7]~reg0.ACLR
rst_n => post_img_Y[0]~reg0.ACLR
rst_n => post_img_Y[1]~reg0.ACLR
rst_n => post_img_Y[2]~reg0.ACLR
rst_n => post_img_Y[3]~reg0.ACLR
rst_n => post_img_Y[4]~reg0.ACLR
rst_n => post_img_Y[5]~reg0.ACLR
rst_n => post_img_Y[6]~reg0.ACLR
rst_n => post_img_Y[7]~reg0.ACLR
rst_n => mY3[0].ACLR
rst_n => mY3[1].ACLR
rst_n => mY3[2].ACLR
rst_n => mY3[3].ACLR
rst_n => mY3[4].ACLR
rst_n => mY3[5].ACLR
rst_n => mY3[6].ACLR
rst_n => mY3[7].ACLR
rst_n => mCr1[0].ACLR
rst_n => mCr1[1].ACLR
rst_n => mCr1[2].ACLR
rst_n => mCr1[3].ACLR
rst_n => mCr1[4].ACLR
rst_n => mCr1[5].ACLR
rst_n => mCr1[6].ACLR
rst_n => mCr1[7].ACLR
rst_n => mCb1[0].ACLR
rst_n => mCb1[1].ACLR
rst_n => mCb1[2].ACLR
rst_n => mCb1[3].ACLR
rst_n => mCb1[4].ACLR
rst_n => mCb1[5].ACLR
rst_n => mCb1[6].ACLR
rst_n => mCb1[7].ACLR
rst_n => mY2[0].ACLR
rst_n => mY2[1].ACLR
rst_n => mY2[2].ACLR
rst_n => mY2[3].ACLR
rst_n => mY2[4].ACLR
rst_n => mY2[5].ACLR
rst_n => mY2[6].ACLR
rst_n => mY2[7].ACLR
rst_n => mY1[0].ACLR
rst_n => mY1[1].ACLR
rst_n => mY1[2].ACLR
rst_n => mY1[3].ACLR
rst_n => mY1[4].ACLR
rst_n => mY1[5].ACLR
rst_n => mY1[6].ACLR
rst_n => mY1[7].ACLR
rst_n => mCr0[0].ACLR
rst_n => mCr0[1].ACLR
rst_n => mCr0[2].ACLR
rst_n => mCr0[3].ACLR
rst_n => mCr0[4].ACLR
rst_n => mCr0[5].ACLR
rst_n => mCr0[6].ACLR
rst_n => mCr0[7].ACLR
rst_n => mCb0[0].ACLR
rst_n => mCb0[1].ACLR
rst_n => mCb0[2].ACLR
rst_n => mCb0[3].ACLR
rst_n => mCb0[4].ACLR
rst_n => mCb0[5].ACLR
rst_n => mCb0[6].ACLR
rst_n => mCb0[7].ACLR
rst_n => mY0[0].ACLR
rst_n => mY0[1].ACLR
rst_n => mY0[2].ACLR
rst_n => mY0[3].ACLR
rst_n => mY0[4].ACLR
rst_n => mY0[5].ACLR
rst_n => mY0[6].ACLR
rst_n => mY0[7].ACLR
rst_n => post_frame_clken_r[0].ACLR
rst_n => post_frame_clken_r[1].ACLR
rst_n => post_frame_clken_r[2].ACLR
rst_n => post_frame_clken_r[3].ACLR
rst_n => post_frame_clken_r[4].ACLR
rst_n => post_frame_href_r[0].ACLR
rst_n => post_frame_href_r[1].ACLR
rst_n => post_frame_href_r[2].ACLR
rst_n => post_frame_href_r[3].ACLR
rst_n => post_frame_href_r[4].ACLR
rst_n => post_frame_vsync_r[0].ACLR
rst_n => post_frame_vsync_r[1].ACLR
rst_n => post_frame_vsync_r[2].ACLR
rst_n => post_frame_vsync_r[3].ACLR
rst_n => post_frame_vsync_r[4].ACLR
rst_n => yuv_state~5.DATAIN
per_frame_vsync => post_frame_vsync_r[0].DATAIN
per_frame_href => yuv_process_href.IN1
per_frame_href => post_frame_href_r[0].DATAIN
per_frame_clken => yuv_process_clken.IN1
per_frame_clken => post_frame_clken_r[0].DATAIN
per_frame_YCbCr[0] => mY0.DATAB
per_frame_YCbCr[0] => mY1.DATAB
per_frame_YCbCr[0] => mY2.DATAB
per_frame_YCbCr[0] => mY3.DATAB
per_frame_YCbCr[1] => mY0.DATAB
per_frame_YCbCr[1] => mY1.DATAB
per_frame_YCbCr[1] => mY2.DATAB
per_frame_YCbCr[1] => mY3.DATAB
per_frame_YCbCr[2] => mY0.DATAB
per_frame_YCbCr[2] => mY1.DATAB
per_frame_YCbCr[2] => mY2.DATAB
per_frame_YCbCr[2] => mY3.DATAB
per_frame_YCbCr[3] => mY0.DATAB
per_frame_YCbCr[3] => mY1.DATAB
per_frame_YCbCr[3] => mY2.DATAB
per_frame_YCbCr[3] => mY3.DATAB
per_frame_YCbCr[4] => mY0.DATAB
per_frame_YCbCr[4] => mY1.DATAB
per_frame_YCbCr[4] => mY2.DATAB
per_frame_YCbCr[4] => mY3.DATAB
per_frame_YCbCr[5] => mY0.DATAB
per_frame_YCbCr[5] => mY1.DATAB
per_frame_YCbCr[5] => mY2.DATAB
per_frame_YCbCr[5] => mY3.DATAB
per_frame_YCbCr[6] => mY0.DATAB
per_frame_YCbCr[6] => mY1.DATAB
per_frame_YCbCr[6] => mY2.DATAB
per_frame_YCbCr[6] => mY3.DATAB
per_frame_YCbCr[7] => mY0.DATAB
per_frame_YCbCr[7] => mY1.DATAB
per_frame_YCbCr[7] => mY2.DATAB
per_frame_YCbCr[7] => mY3.DATAB
per_frame_YCbCr[8] => mCb0.DATAB
per_frame_YCbCr[8] => mCr0.DATAB
per_frame_YCbCr[8] => mCb1.DATAB
per_frame_YCbCr[8] => mCr1.DATAB
per_frame_YCbCr[9] => mCb0.DATAB
per_frame_YCbCr[9] => mCr0.DATAB
per_frame_YCbCr[9] => mCb1.DATAB
per_frame_YCbCr[9] => mCr1.DATAB
per_frame_YCbCr[10] => mCb0.DATAB
per_frame_YCbCr[10] => mCr0.DATAB
per_frame_YCbCr[10] => mCb1.DATAB
per_frame_YCbCr[10] => mCr1.DATAB
per_frame_YCbCr[11] => mCb0.DATAB
per_frame_YCbCr[11] => mCr0.DATAB
per_frame_YCbCr[11] => mCb1.DATAB
per_frame_YCbCr[11] => mCr1.DATAB
per_frame_YCbCr[12] => mCb0.DATAB
per_frame_YCbCr[12] => mCr0.DATAB
per_frame_YCbCr[12] => mCb1.DATAB
per_frame_YCbCr[12] => mCr1.DATAB
per_frame_YCbCr[13] => mCb0.DATAB
per_frame_YCbCr[13] => mCr0.DATAB
per_frame_YCbCr[13] => mCb1.DATAB
per_frame_YCbCr[13] => mCr1.DATAB
per_frame_YCbCr[14] => mCb0.DATAB
per_frame_YCbCr[14] => mCr0.DATAB
per_frame_YCbCr[14] => mCb1.DATAB
per_frame_YCbCr[14] => mCr1.DATAB
per_frame_YCbCr[15] => mCb0.DATAB
per_frame_YCbCr[15] => mCr0.DATAB
per_frame_YCbCr[15] => mCb1.DATAB
per_frame_YCbCr[15] => mCr1.DATAB
post_frame_vsync <= post_frame_vsync_r[4].DB_MAX_OUTPUT_PORT_TYPE
post_frame_href <= post_frame_href_r[4].DB_MAX_OUTPUT_PORT_TYPE
post_frame_clken <= post_frame_clken_r[4].DB_MAX_OUTPUT_PORT_TYPE
post_img_Y[0] <= post_img_Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Y[1] <= post_img_Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Y[2] <= post_img_Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Y[3] <= post_img_Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Y[4] <= post_img_Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Y[5] <= post_img_Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Y[6] <= post_img_Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Y[7] <= post_img_Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Cb[0] <= post_img_Cb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Cb[1] <= post_img_Cb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Cb[2] <= post_img_Cb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Cb[3] <= post_img_Cb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Cb[4] <= post_img_Cb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Cb[5] <= post_img_Cb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Cb[6] <= post_img_Cb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Cb[7] <= post_img_Cb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Cr[0] <= post_img_Cr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Cr[1] <= post_img_Cr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Cr[2] <= post_img_Cr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Cr[3] <= post_img_Cr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Cr[4] <= post_img_Cr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Cr[5] <= post_img_Cr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Cr[6] <= post_img_Cr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_img_Cr[7] <= post_img_Cr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Skin_Detector:u_VIP_Skin_Detector
clk => Detect_by_YCbCr.CLK
rst_n => Detect_by_YCbCr.ACLR
per_frame_vsync => post_frame_vsync.DATAIN
per_frame_href => post_frame_href.DATAIN
per_frame_clken => post_frame_clken.DATAIN
per_img_Y[0] => ~NO_FANOUT~
per_img_Y[1] => ~NO_FANOUT~
per_img_Y[2] => ~NO_FANOUT~
per_img_Y[3] => ~NO_FANOUT~
per_img_Y[4] => ~NO_FANOUT~
per_img_Y[5] => ~NO_FANOUT~
per_img_Y[6] => ~NO_FANOUT~
per_img_Y[7] => ~NO_FANOUT~
per_img_Cb[0] => LessThan0.IN16
per_img_Cb[0] => LessThan1.IN16
per_img_Cb[1] => LessThan0.IN15
per_img_Cb[1] => LessThan1.IN15
per_img_Cb[2] => LessThan0.IN14
per_img_Cb[2] => LessThan1.IN14
per_img_Cb[3] => LessThan0.IN13
per_img_Cb[3] => LessThan1.IN13
per_img_Cb[4] => LessThan0.IN12
per_img_Cb[4] => LessThan1.IN12
per_img_Cb[5] => LessThan0.IN11
per_img_Cb[5] => LessThan1.IN11
per_img_Cb[6] => LessThan0.IN10
per_img_Cb[6] => LessThan1.IN10
per_img_Cb[7] => LessThan0.IN9
per_img_Cb[7] => LessThan1.IN9
per_img_Cr[0] => LessThan2.IN16
per_img_Cr[0] => LessThan3.IN16
per_img_Cr[1] => LessThan2.IN15
per_img_Cr[1] => LessThan3.IN15
per_img_Cr[2] => LessThan2.IN14
per_img_Cr[2] => LessThan3.IN14
per_img_Cr[3] => LessThan2.IN13
per_img_Cr[3] => LessThan3.IN13
per_img_Cr[4] => LessThan2.IN12
per_img_Cr[4] => LessThan3.IN12
per_img_Cr[5] => LessThan2.IN11
per_img_Cr[5] => LessThan3.IN11
per_img_Cr[6] => LessThan2.IN10
per_img_Cr[6] => LessThan3.IN10
per_img_Cr[7] => LessThan2.IN9
per_img_Cr[7] => LessThan3.IN9
post_frame_vsync <= per_frame_vsync.DB_MAX_OUTPUT_PORT_TYPE
post_frame_href <= per_frame_href.DB_MAX_OUTPUT_PORT_TYPE
post_frame_clken <= per_frame_clken.DB_MAX_OUTPUT_PORT_TYPE
post_img <= Detect_by_YCbCr.DB_MAX_OUTPUT_PORT_TYPE


|CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector
clk => clk.IN1
rst_n => rst_n.IN1
per_frame_vsync => per_frame_vsync.IN1
per_frame_href => per_frame_href.IN1
per_frame_clken => per_frame_clken.IN1
per_img_Bit => per_img_Bit.IN1
post_frame_vsync <= per_frame_vsync_r[1].DB_MAX_OUTPUT_PORT_TYPE
post_frame_href <= per_frame_href_r[1].DB_MAX_OUTPUT_PORT_TYPE
post_frame_clken <= per_frame_clken_r[1].DB_MAX_OUTPUT_PORT_TYPE
post_img_Bit <= post_img_Bit.DB_MAX_OUTPUT_PORT_TYPE


|CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit
clk => clk.IN1
rst_n => matrix_p33~reg0.ACLR
rst_n => matrix_p32~reg0.ACLR
rst_n => matrix_p31~reg0.ACLR
rst_n => matrix_p23~reg0.ACLR
rst_n => matrix_p22~reg0.ACLR
rst_n => matrix_p21~reg0.ACLR
rst_n => matrix_p13~reg0.ACLR
rst_n => matrix_p12~reg0.ACLR
rst_n => matrix_p11~reg0.ACLR
rst_n => per_frame_clken_r[0].ACLR
rst_n => per_frame_clken_r[1].ACLR
rst_n => per_frame_href_r[0].ACLR
rst_n => per_frame_href_r[1].ACLR
rst_n => per_frame_vsync_r[0].ACLR
rst_n => per_frame_vsync_r[1].ACLR
rst_n => row3_data.ACLR
per_frame_vsync => per_frame_vsync_r[0].DATAIN
per_frame_href => per_frame_href_r[0].DATAIN
per_frame_clken => shift_clk_en.IN1
per_img_Bit => row3_data.DATAB
matrix_frame_vsync <= per_frame_vsync_r[1].DB_MAX_OUTPUT_PORT_TYPE
matrix_frame_href <= per_frame_href_r[1].DB_MAX_OUTPUT_PORT_TYPE
matrix_frame_clken <= per_frame_clken_r[1].DB_MAX_OUTPUT_PORT_TYPE
matrix_p11 <= matrix_p11~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12 <= matrix_p12~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13 <= matrix_p13~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21 <= matrix_p21~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22 <= matrix_p22~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23 <= matrix_p23~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31 <= matrix_p31~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32 <= matrix_p32~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33 <= matrix_p33~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_0rv:auto_generated.shiftin[0]
clock => shift_taps_0rv:auto_generated.clock
clken => shift_taps_0rv:auto_generated.clken
shiftout[0] <= shift_taps_0rv:auto_generated.shiftout[0]
taps[0] <= shift_taps_0rv:auto_generated.taps[0]
taps[1] <= shift_taps_0rv:auto_generated.taps[1]
aclr => ~NO_FANOUT~


|CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated
clken => altsyncram_fga1:altsyncram2.clocken0
clken => cntr_3uf:cntr1.clk_en
clock => altsyncram_fga1:altsyncram2.clock0
clock => cntr_3uf:cntr1.clock
shiftin[0] => altsyncram_fga1:altsyncram2.data_a[0]
shiftout[0] <= altsyncram_fga1:altsyncram2.q_b[1]
taps[0] <= altsyncram_fga1:altsyncram2.q_b[0]
taps[1] <= altsyncram_fga1:altsyncram2.q_b[1]


|CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE


|CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|CMOS_VIP_HDL_Demo|key_counter_scan:u_key_counter_scan
clk => key_flag~reg0.CLK
clk => key_value[0]~reg0.CLK
clk => key_value[1]~reg0.CLK
clk => delay_cnt[0].CLK
clk => delay_cnt[1].CLK
clk => delay_cnt[2].CLK
clk => delay_cnt[3].CLK
clk => delay_cnt[4].CLK
clk => delay_cnt[5].CLK
clk => delay_cnt[6].CLK
clk => delay_cnt[7].CLK
clk => delay_cnt[8].CLK
clk => delay_cnt[9].CLK
clk => delay_cnt[10].CLK
clk => delay_cnt[11].CLK
clk => delay_cnt[12].CLK
clk => delay_cnt[13].CLK
clk => delay_cnt[14].CLK
clk => delay_cnt[15].CLK
clk => delay_cnt[16].CLK
clk => delay_cnt[17].CLK
clk => delay_cnt[18].CLK
clk => delay_cnt[19].CLK
clk => key_data_r[0].CLK
clk => key_data_r[1].CLK
rst_n => delay_cnt[0].ACLR
rst_n => delay_cnt[1].ACLR
rst_n => delay_cnt[2].ACLR
rst_n => delay_cnt[3].ACLR
rst_n => delay_cnt[4].ACLR
rst_n => delay_cnt[5].ACLR
rst_n => delay_cnt[6].ACLR
rst_n => delay_cnt[7].ACLR
rst_n => delay_cnt[8].ACLR
rst_n => delay_cnt[9].ACLR
rst_n => delay_cnt[10].ACLR
rst_n => delay_cnt[11].ACLR
rst_n => delay_cnt[12].ACLR
rst_n => delay_cnt[13].ACLR
rst_n => delay_cnt[14].ACLR
rst_n => delay_cnt[15].ACLR
rst_n => delay_cnt[16].ACLR
rst_n => delay_cnt[17].ACLR
rst_n => delay_cnt[18].ACLR
rst_n => delay_cnt[19].ACLR
rst_n => key_flag~reg0.ACLR
rst_n => key_value[0]~reg0.ACLR
rst_n => key_value[1]~reg0.ACLR
rst_n => key_data_r[0].PRESET
rst_n => key_data_r[1].PRESET
key_data[0] => Equal0.IN1
key_data[0] => key_data_r[0].DATAIN
key_data[0] => Equal1.IN1
key_data[1] => Equal0.IN0
key_data[1] => key_data_r[1].DATAIN
key_data[1] => Equal1.IN0
key_flag <= key_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_value[0] <= key_value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_value[1] <= key_value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port
REF_CLK => REF_CLK.IN4
OUT_CLK => SDR_CLK.DATAIN
RESET_N => RESET_N.IN2
WR_DATA[0] => WR_DATA[0].IN1
WR_DATA[1] => WR_DATA[1].IN1
WR_DATA[2] => WR_DATA[2].IN1
WR_DATA[3] => WR_DATA[3].IN1
WR_DATA[4] => WR_DATA[4].IN1
WR_DATA[5] => WR_DATA[5].IN1
WR_DATA[6] => WR_DATA[6].IN1
WR_DATA[7] => WR_DATA[7].IN1
WR_DATA[8] => WR_DATA[8].IN1
WR_DATA[9] => WR_DATA[9].IN1
WR_DATA[10] => WR_DATA[10].IN1
WR_DATA[11] => WR_DATA[11].IN1
WR_DATA[12] => WR_DATA[12].IN1
WR_DATA[13] => WR_DATA[13].IN1
WR_DATA[14] => WR_DATA[14].IN1
WR_DATA[15] => WR_DATA[15].IN1
WR_DATA[16] => WR_DATA[16].IN1
WR_DATA[17] => WR_DATA[17].IN1
WR_DATA[18] => WR_DATA[18].IN1
WR_DATA[19] => WR_DATA[19].IN1
WR_DATA[20] => WR_DATA[20].IN1
WR_DATA[21] => WR_DATA[21].IN1
WR_DATA[22] => WR_DATA[22].IN1
WR_DATA[23] => WR_DATA[23].IN1
WR => WR.IN1
WR_MIN_ADDR[0] => LessThan0.IN44
WR_MIN_ADDR[0] => rWR_ADDR.DATAB
WR_MIN_ADDR[0] => rWR_ADDR[0].ADATA
WR_MIN_ADDR[0] => LessThan2.IN43
WR_MIN_ADDR[0] => rWR_ADDR.DATAA
WR_MIN_ADDR[0] => rWR_ADDR.DATAA
WR_MIN_ADDR[1] => LessThan0.IN43
WR_MIN_ADDR[1] => rWR_ADDR.DATAB
WR_MIN_ADDR[1] => rWR_ADDR[1].ADATA
WR_MIN_ADDR[1] => LessThan2.IN42
WR_MIN_ADDR[1] => rWR_ADDR.DATAA
WR_MIN_ADDR[1] => rWR_ADDR.DATAA
WR_MIN_ADDR[2] => LessThan0.IN42
WR_MIN_ADDR[2] => rWR_ADDR.DATAB
WR_MIN_ADDR[2] => rWR_ADDR[2].ADATA
WR_MIN_ADDR[2] => LessThan2.IN41
WR_MIN_ADDR[2] => rWR_ADDR.DATAA
WR_MIN_ADDR[2] => rWR_ADDR.DATAA
WR_MIN_ADDR[3] => LessThan0.IN41
WR_MIN_ADDR[3] => rWR_ADDR.DATAB
WR_MIN_ADDR[3] => rWR_ADDR[3].ADATA
WR_MIN_ADDR[3] => LessThan2.IN40
WR_MIN_ADDR[3] => rWR_ADDR.DATAA
WR_MIN_ADDR[3] => rWR_ADDR.DATAA
WR_MIN_ADDR[4] => LessThan0.IN40
WR_MIN_ADDR[4] => rWR_ADDR.DATAB
WR_MIN_ADDR[4] => rWR_ADDR[4].ADATA
WR_MIN_ADDR[4] => LessThan2.IN39
WR_MIN_ADDR[4] => rWR_ADDR.DATAA
WR_MIN_ADDR[4] => rWR_ADDR.DATAA
WR_MIN_ADDR[5] => LessThan0.IN39
WR_MIN_ADDR[5] => rWR_ADDR.DATAB
WR_MIN_ADDR[5] => rWR_ADDR[5].ADATA
WR_MIN_ADDR[5] => LessThan2.IN38
WR_MIN_ADDR[5] => rWR_ADDR.DATAA
WR_MIN_ADDR[5] => rWR_ADDR.DATAA
WR_MIN_ADDR[6] => LessThan0.IN38
WR_MIN_ADDR[6] => rWR_ADDR.DATAB
WR_MIN_ADDR[6] => rWR_ADDR[6].ADATA
WR_MIN_ADDR[6] => LessThan2.IN37
WR_MIN_ADDR[6] => rWR_ADDR.DATAA
WR_MIN_ADDR[6] => rWR_ADDR.DATAA
WR_MIN_ADDR[7] => LessThan0.IN37
WR_MIN_ADDR[7] => rWR_ADDR.DATAB
WR_MIN_ADDR[7] => rWR_ADDR[7].ADATA
WR_MIN_ADDR[7] => LessThan2.IN36
WR_MIN_ADDR[7] => rWR_ADDR.DATAA
WR_MIN_ADDR[7] => rWR_ADDR.DATAA
WR_MIN_ADDR[8] => LessThan0.IN36
WR_MIN_ADDR[8] => rWR_ADDR.DATAB
WR_MIN_ADDR[8] => rWR_ADDR[8].ADATA
WR_MIN_ADDR[8] => LessThan2.IN35
WR_MIN_ADDR[8] => rWR_ADDR.DATAA
WR_MIN_ADDR[8] => rWR_ADDR.DATAA
WR_MIN_ADDR[9] => LessThan0.IN35
WR_MIN_ADDR[9] => rWR_ADDR.DATAB
WR_MIN_ADDR[9] => rWR_ADDR[9].ADATA
WR_MIN_ADDR[9] => LessThan2.IN34
WR_MIN_ADDR[9] => rWR_ADDR.DATAA
WR_MIN_ADDR[9] => rWR_ADDR.DATAA
WR_MIN_ADDR[10] => LessThan0.IN34
WR_MIN_ADDR[10] => rWR_ADDR.DATAB
WR_MIN_ADDR[10] => rWR_ADDR[10].ADATA
WR_MIN_ADDR[10] => LessThan2.IN33
WR_MIN_ADDR[10] => rWR_ADDR.DATAA
WR_MIN_ADDR[10] => rWR_ADDR.DATAA
WR_MIN_ADDR[11] => LessThan0.IN33
WR_MIN_ADDR[11] => rWR_ADDR.DATAB
WR_MIN_ADDR[11] => rWR_ADDR[11].ADATA
WR_MIN_ADDR[11] => LessThan2.IN32
WR_MIN_ADDR[11] => rWR_ADDR.DATAA
WR_MIN_ADDR[11] => rWR_ADDR.DATAA
WR_MIN_ADDR[12] => LessThan0.IN32
WR_MIN_ADDR[12] => rWR_ADDR.DATAB
WR_MIN_ADDR[12] => rWR_ADDR[12].ADATA
WR_MIN_ADDR[12] => LessThan2.IN31
WR_MIN_ADDR[12] => rWR_ADDR.DATAA
WR_MIN_ADDR[12] => rWR_ADDR.DATAA
WR_MIN_ADDR[13] => LessThan0.IN31
WR_MIN_ADDR[13] => rWR_ADDR.DATAB
WR_MIN_ADDR[13] => rWR_ADDR[13].ADATA
WR_MIN_ADDR[13] => LessThan2.IN30
WR_MIN_ADDR[13] => rWR_ADDR.DATAA
WR_MIN_ADDR[13] => rWR_ADDR.DATAA
WR_MIN_ADDR[14] => LessThan0.IN30
WR_MIN_ADDR[14] => rWR_ADDR.DATAB
WR_MIN_ADDR[14] => rWR_ADDR[14].ADATA
WR_MIN_ADDR[14] => LessThan2.IN29
WR_MIN_ADDR[14] => rWR_ADDR.DATAA
WR_MIN_ADDR[14] => rWR_ADDR.DATAA
WR_MIN_ADDR[15] => LessThan0.IN29
WR_MIN_ADDR[15] => rWR_ADDR.DATAB
WR_MIN_ADDR[15] => rWR_ADDR[15].ADATA
WR_MIN_ADDR[15] => LessThan2.IN28
WR_MIN_ADDR[15] => rWR_ADDR.DATAA
WR_MIN_ADDR[15] => rWR_ADDR.DATAA
WR_MIN_ADDR[16] => LessThan0.IN28
WR_MIN_ADDR[16] => rWR_ADDR.DATAB
WR_MIN_ADDR[16] => rWR_ADDR[16].ADATA
WR_MIN_ADDR[16] => LessThan2.IN27
WR_MIN_ADDR[16] => rWR_ADDR.DATAA
WR_MIN_ADDR[16] => rWR_ADDR.DATAA
WR_MIN_ADDR[17] => LessThan0.IN27
WR_MIN_ADDR[17] => rWR_ADDR.DATAB
WR_MIN_ADDR[17] => rWR_ADDR[17].ADATA
WR_MIN_ADDR[17] => LessThan2.IN26
WR_MIN_ADDR[17] => rWR_ADDR.DATAA
WR_MIN_ADDR[17] => rWR_ADDR.DATAA
WR_MIN_ADDR[18] => LessThan0.IN26
WR_MIN_ADDR[18] => rWR_ADDR.DATAB
WR_MIN_ADDR[18] => rWR_ADDR[18].ADATA
WR_MIN_ADDR[18] => LessThan2.IN25
WR_MIN_ADDR[18] => rWR_ADDR.DATAA
WR_MIN_ADDR[18] => rWR_ADDR.DATAA
WR_MIN_ADDR[19] => LessThan0.IN25
WR_MIN_ADDR[19] => rWR_ADDR.DATAB
WR_MIN_ADDR[19] => rWR_ADDR[19].ADATA
WR_MIN_ADDR[19] => LessThan2.IN24
WR_MIN_ADDR[19] => rWR_ADDR.DATAA
WR_MIN_ADDR[19] => rWR_ADDR.DATAA
WR_MIN_ADDR[20] => LessThan0.IN24
WR_MIN_ADDR[20] => rWR_ADDR.DATAB
WR_MIN_ADDR[20] => rWR_ADDR[20].ADATA
WR_MIN_ADDR[20] => LessThan2.IN23
WR_MIN_ADDR[20] => rWR_ADDR.DATAA
WR_MIN_ADDR[20] => rWR_ADDR.DATAA
WR_MIN_ADDR[21] => LessThan0.IN23
WR_MIN_ADDR[21] => rWR_ADDR.DATAA
WR_MIN_ADDR[21] => rWR_ADDR.DATAB
WR_MIN_ADDR[21] => rWR_ADDR.DATAB
WR_MIN_ADDR[21] => rWR_ADDR[21].ADATA
WR_MIN_ADDR[21] => LessThan2.IN44
WR_MIN_ADDR[21] => rWR_ADDR.DATAB
WR_MIN_ADDR[21] => rWR_ADDR.DATAA
WR_MAX_ADDR[0] => Add8.IN44
WR_MAX_ADDR[0] => Add6.IN44
WR_MAX_ADDR[1] => Add8.IN43
WR_MAX_ADDR[1] => Add6.IN43
WR_MAX_ADDR[2] => Add8.IN42
WR_MAX_ADDR[2] => Add6.IN42
WR_MAX_ADDR[3] => Add8.IN41
WR_MAX_ADDR[3] => Add6.IN41
WR_MAX_ADDR[4] => Add8.IN40
WR_MAX_ADDR[4] => Add6.IN40
WR_MAX_ADDR[5] => Add8.IN39
WR_MAX_ADDR[5] => Add6.IN39
WR_MAX_ADDR[6] => Add8.IN38
WR_MAX_ADDR[6] => Add6.IN38
WR_MAX_ADDR[7] => Add8.IN37
WR_MAX_ADDR[7] => Add6.IN37
WR_MAX_ADDR[8] => Add8.IN36
WR_MAX_ADDR[8] => Add6.IN36
WR_MAX_ADDR[9] => Add8.IN35
WR_MAX_ADDR[9] => Add6.IN35
WR_MAX_ADDR[10] => Add8.IN34
WR_MAX_ADDR[10] => Add6.IN34
WR_MAX_ADDR[11] => Add8.IN33
WR_MAX_ADDR[11] => Add6.IN33
WR_MAX_ADDR[12] => Add8.IN32
WR_MAX_ADDR[12] => Add6.IN32
WR_MAX_ADDR[13] => Add8.IN31
WR_MAX_ADDR[13] => Add6.IN31
WR_MAX_ADDR[14] => Add8.IN30
WR_MAX_ADDR[14] => Add6.IN30
WR_MAX_ADDR[15] => Add8.IN29
WR_MAX_ADDR[15] => Add6.IN29
WR_MAX_ADDR[16] => Add8.IN28
WR_MAX_ADDR[16] => Add6.IN28
WR_MAX_ADDR[17] => Add8.IN27
WR_MAX_ADDR[17] => Add6.IN27
WR_MAX_ADDR[18] => Add8.IN26
WR_MAX_ADDR[18] => Add6.IN26
WR_MAX_ADDR[19] => Add8.IN25
WR_MAX_ADDR[19] => Add6.IN25
WR_MAX_ADDR[20] => Add8.IN24
WR_MAX_ADDR[20] => Add6.IN24
WR_MAX_ADDR[21] => Add6.IN23
WR_MAX_ADDR[21] => Add8.IN23
WR_LENGTH[0] => Add7.IN22
WR_LENGTH[0] => LessThan12.IN9
WR_LENGTH[0] => mLENGTH.DATAB
WR_LENGTH[0] => Add6.IN22
WR_LENGTH[0] => Add8.IN22
WR_LENGTH[1] => Add7.IN21
WR_LENGTH[1] => LessThan12.IN8
WR_LENGTH[1] => mLENGTH.DATAB
WR_LENGTH[1] => Add6.IN21
WR_LENGTH[1] => Add8.IN21
WR_LENGTH[2] => Add7.IN20
WR_LENGTH[2] => LessThan12.IN7
WR_LENGTH[2] => mLENGTH.DATAB
WR_LENGTH[2] => Add6.IN20
WR_LENGTH[2] => Add8.IN20
WR_LENGTH[3] => Add7.IN19
WR_LENGTH[3] => LessThan12.IN6
WR_LENGTH[3] => mLENGTH.DATAB
WR_LENGTH[3] => Add6.IN19
WR_LENGTH[3] => Add8.IN19
WR_LENGTH[4] => Add7.IN18
WR_LENGTH[4] => LessThan12.IN5
WR_LENGTH[4] => mLENGTH.DATAB
WR_LENGTH[4] => Add6.IN18
WR_LENGTH[4] => Add8.IN18
WR_LENGTH[5] => Add7.IN17
WR_LENGTH[5] => LessThan12.IN4
WR_LENGTH[5] => mLENGTH.DATAB
WR_LENGTH[5] => Add6.IN17
WR_LENGTH[5] => Add8.IN17
WR_LENGTH[6] => Add7.IN16
WR_LENGTH[6] => LessThan12.IN3
WR_LENGTH[6] => mLENGTH.DATAB
WR_LENGTH[6] => Add6.IN16
WR_LENGTH[6] => Add8.IN16
WR_LENGTH[7] => Add7.IN15
WR_LENGTH[7] => LessThan12.IN2
WR_LENGTH[7] => mLENGTH.DATAB
WR_LENGTH[7] => Add6.IN15
WR_LENGTH[7] => Add8.IN15
WR_LENGTH[8] => Add7.IN14
WR_LENGTH[8] => LessThan12.IN1
WR_LENGTH[8] => mLENGTH.DATAB
WR_LENGTH[8] => Add6.IN14
WR_LENGTH[8] => Add8.IN14
WR_LOAD => comb.IN0
WR_LOAD => rWR_ADDR.OUTPUTSELECT
WR_LOAD => rWR_ADDR.OUTPUTSELECT
WR_LOAD => rWR_ADDR.OUTPUTSELECT
WR_LOAD => rWR_ADDR.OUTPUTSELECT
WR_LOAD => rWR_ADDR.OUTPUTSELECT
WR_LOAD => rWR_ADDR.OUTPUTSELECT
WR_LOAD => rWR_ADDR.OUTPUTSELECT
WR_LOAD => rWR_ADDR.OUTPUTSELECT
WR_LOAD => rWR_ADDR.OUTPUTSELECT
WR_LOAD => rWR_ADDR.OUTPUTSELECT
WR_LOAD => rWR_ADDR.OUTPUTSELECT
WR_LOAD => rWR_ADDR.OUTPUTSELECT
WR_LOAD => rWR_ADDR.OUTPUTSELECT
WR_LOAD => rWR_ADDR.OUTPUTSELECT
WR_LOAD => rWR_ADDR.OUTPUTSELECT
WR_LOAD => rWR_ADDR.OUTPUTSELECT
WR_LOAD => rWR_ADDR.OUTPUTSELECT
WR_LOAD => rWR_ADDR.OUTPUTSELECT
WR_LOAD => rWR_ADDR.OUTPUTSELECT
WR_LOAD => rWR_ADDR.OUTPUTSELECT
WR_LOAD => rWR_ADDR.OUTPUTSELECT
WR_LOAD => rWR_ADDR.OUTPUTSELECT
WR_LOAD => always4.IN1
WR_CLK => WR_CLK.IN1
RD_DATA[0] <= read_fifo1:u_read_fifo1.q
RD_DATA[1] <= read_fifo1:u_read_fifo1.q
RD_DATA[2] <= read_fifo1:u_read_fifo1.q
RD_DATA[3] <= read_fifo1:u_read_fifo1.q
RD_DATA[4] <= read_fifo1:u_read_fifo1.q
RD_DATA[5] <= read_fifo1:u_read_fifo1.q
RD_DATA[6] <= read_fifo1:u_read_fifo1.q
RD_DATA[7] <= read_fifo1:u_read_fifo1.q
RD_DATA[8] <= read_fifo1:u_read_fifo1.q
RD_DATA[9] <= read_fifo1:u_read_fifo1.q
RD_DATA[10] <= read_fifo1:u_read_fifo1.q
RD_DATA[11] <= read_fifo1:u_read_fifo1.q
RD_DATA[12] <= read_fifo1:u_read_fifo1.q
RD_DATA[13] <= read_fifo1:u_read_fifo1.q
RD_DATA[14] <= read_fifo1:u_read_fifo1.q
RD_DATA[15] <= read_fifo1:u_read_fifo1.q
RD_DATA[16] <= read_fifo1:u_read_fifo1.q
RD_DATA[17] <= read_fifo1:u_read_fifo1.q
RD_DATA[18] <= read_fifo1:u_read_fifo1.q
RD_DATA[19] <= read_fifo1:u_read_fifo1.q
RD_DATA[20] <= read_fifo1:u_read_fifo1.q
RD_DATA[21] <= read_fifo1:u_read_fifo1.q
RD_DATA[22] <= read_fifo1:u_read_fifo1.q
RD_DATA[23] <= read_fifo1:u_read_fifo1.q
RD => RD.IN1
RD_MIN_ADDR[0] => LessThan8.IN44
RD_MIN_ADDR[0] => rRD_ADDR.DATAB
RD_MIN_ADDR[0] => rRD_ADDR.DATAB
RD_MIN_ADDR[0] => rRD_ADDR.DATAA
RD_MIN_ADDR[0] => LessThan6.IN44
RD_MIN_ADDR[0] => rRD_ADDR.DATAB
RD_MIN_ADDR[0] => rRD_ADDR.DATAA
RD_MIN_ADDR[0] => rRD_ADDR.DATAB
RD_MIN_ADDR[0] => rRD_ADDR[0].ADATA
RD_MIN_ADDR[0] => rRD_ADDR.DATAB
RD_MIN_ADDR[1] => LessThan8.IN43
RD_MIN_ADDR[1] => rRD_ADDR.DATAB
RD_MIN_ADDR[1] => rRD_ADDR.DATAB
RD_MIN_ADDR[1] => rRD_ADDR.DATAA
RD_MIN_ADDR[1] => LessThan6.IN43
RD_MIN_ADDR[1] => rRD_ADDR.DATAB
RD_MIN_ADDR[1] => rRD_ADDR.DATAA
RD_MIN_ADDR[1] => rRD_ADDR.DATAB
RD_MIN_ADDR[1] => rRD_ADDR[1].ADATA
RD_MIN_ADDR[1] => rRD_ADDR.DATAB
RD_MIN_ADDR[2] => LessThan8.IN42
RD_MIN_ADDR[2] => rRD_ADDR.DATAB
RD_MIN_ADDR[2] => rRD_ADDR.DATAB
RD_MIN_ADDR[2] => rRD_ADDR.DATAA
RD_MIN_ADDR[2] => LessThan6.IN42
RD_MIN_ADDR[2] => rRD_ADDR.DATAB
RD_MIN_ADDR[2] => rRD_ADDR.DATAA
RD_MIN_ADDR[2] => rRD_ADDR.DATAB
RD_MIN_ADDR[2] => rRD_ADDR[2].ADATA
RD_MIN_ADDR[2] => rRD_ADDR.DATAB
RD_MIN_ADDR[3] => LessThan8.IN41
RD_MIN_ADDR[3] => rRD_ADDR.DATAB
RD_MIN_ADDR[3] => rRD_ADDR.DATAB
RD_MIN_ADDR[3] => rRD_ADDR.DATAA
RD_MIN_ADDR[3] => LessThan6.IN41
RD_MIN_ADDR[3] => rRD_ADDR.DATAB
RD_MIN_ADDR[3] => rRD_ADDR.DATAA
RD_MIN_ADDR[3] => rRD_ADDR.DATAB
RD_MIN_ADDR[3] => rRD_ADDR[3].ADATA
RD_MIN_ADDR[3] => rRD_ADDR.DATAB
RD_MIN_ADDR[4] => LessThan8.IN40
RD_MIN_ADDR[4] => rRD_ADDR.DATAB
RD_MIN_ADDR[4] => rRD_ADDR.DATAB
RD_MIN_ADDR[4] => rRD_ADDR.DATAA
RD_MIN_ADDR[4] => LessThan6.IN40
RD_MIN_ADDR[4] => rRD_ADDR.DATAB
RD_MIN_ADDR[4] => rRD_ADDR.DATAA
RD_MIN_ADDR[4] => rRD_ADDR.DATAB
RD_MIN_ADDR[4] => rRD_ADDR[4].ADATA
RD_MIN_ADDR[4] => rRD_ADDR.DATAB
RD_MIN_ADDR[5] => LessThan8.IN39
RD_MIN_ADDR[5] => rRD_ADDR.DATAB
RD_MIN_ADDR[5] => rRD_ADDR.DATAB
RD_MIN_ADDR[5] => rRD_ADDR.DATAA
RD_MIN_ADDR[5] => LessThan6.IN39
RD_MIN_ADDR[5] => rRD_ADDR.DATAB
RD_MIN_ADDR[5] => rRD_ADDR.DATAA
RD_MIN_ADDR[5] => rRD_ADDR.DATAB
RD_MIN_ADDR[5] => rRD_ADDR[5].ADATA
RD_MIN_ADDR[5] => rRD_ADDR.DATAB
RD_MIN_ADDR[6] => LessThan8.IN38
RD_MIN_ADDR[6] => rRD_ADDR.DATAB
RD_MIN_ADDR[6] => rRD_ADDR.DATAB
RD_MIN_ADDR[6] => rRD_ADDR.DATAA
RD_MIN_ADDR[6] => LessThan6.IN38
RD_MIN_ADDR[6] => rRD_ADDR.DATAB
RD_MIN_ADDR[6] => rRD_ADDR.DATAA
RD_MIN_ADDR[6] => rRD_ADDR.DATAB
RD_MIN_ADDR[6] => rRD_ADDR[6].ADATA
RD_MIN_ADDR[6] => rRD_ADDR.DATAB
RD_MIN_ADDR[7] => LessThan8.IN37
RD_MIN_ADDR[7] => rRD_ADDR.DATAB
RD_MIN_ADDR[7] => rRD_ADDR.DATAB
RD_MIN_ADDR[7] => rRD_ADDR.DATAA
RD_MIN_ADDR[7] => LessThan6.IN37
RD_MIN_ADDR[7] => rRD_ADDR.DATAB
RD_MIN_ADDR[7] => rRD_ADDR.DATAA
RD_MIN_ADDR[7] => rRD_ADDR.DATAB
RD_MIN_ADDR[7] => rRD_ADDR[7].ADATA
RD_MIN_ADDR[7] => rRD_ADDR.DATAB
RD_MIN_ADDR[8] => LessThan8.IN36
RD_MIN_ADDR[8] => rRD_ADDR.DATAB
RD_MIN_ADDR[8] => rRD_ADDR.DATAB
RD_MIN_ADDR[8] => rRD_ADDR.DATAA
RD_MIN_ADDR[8] => LessThan6.IN36
RD_MIN_ADDR[8] => rRD_ADDR.DATAB
RD_MIN_ADDR[8] => rRD_ADDR.DATAA
RD_MIN_ADDR[8] => rRD_ADDR.DATAB
RD_MIN_ADDR[8] => rRD_ADDR[8].ADATA
RD_MIN_ADDR[8] => rRD_ADDR.DATAB
RD_MIN_ADDR[9] => LessThan8.IN35
RD_MIN_ADDR[9] => rRD_ADDR.DATAB
RD_MIN_ADDR[9] => rRD_ADDR.DATAB
RD_MIN_ADDR[9] => rRD_ADDR.DATAA
RD_MIN_ADDR[9] => LessThan6.IN35
RD_MIN_ADDR[9] => rRD_ADDR.DATAB
RD_MIN_ADDR[9] => rRD_ADDR.DATAA
RD_MIN_ADDR[9] => rRD_ADDR.DATAB
RD_MIN_ADDR[9] => rRD_ADDR[9].ADATA
RD_MIN_ADDR[9] => rRD_ADDR.DATAB
RD_MIN_ADDR[10] => LessThan8.IN34
RD_MIN_ADDR[10] => rRD_ADDR.DATAB
RD_MIN_ADDR[10] => rRD_ADDR.DATAB
RD_MIN_ADDR[10] => rRD_ADDR.DATAA
RD_MIN_ADDR[10] => LessThan6.IN34
RD_MIN_ADDR[10] => rRD_ADDR.DATAB
RD_MIN_ADDR[10] => rRD_ADDR.DATAA
RD_MIN_ADDR[10] => rRD_ADDR.DATAB
RD_MIN_ADDR[10] => rRD_ADDR[10].ADATA
RD_MIN_ADDR[10] => rRD_ADDR.DATAB
RD_MIN_ADDR[11] => LessThan8.IN33
RD_MIN_ADDR[11] => rRD_ADDR.DATAB
RD_MIN_ADDR[11] => rRD_ADDR.DATAB
RD_MIN_ADDR[11] => rRD_ADDR.DATAA
RD_MIN_ADDR[11] => LessThan6.IN33
RD_MIN_ADDR[11] => rRD_ADDR.DATAB
RD_MIN_ADDR[11] => rRD_ADDR.DATAA
RD_MIN_ADDR[11] => rRD_ADDR.DATAB
RD_MIN_ADDR[11] => rRD_ADDR[11].ADATA
RD_MIN_ADDR[11] => rRD_ADDR.DATAB
RD_MIN_ADDR[12] => LessThan8.IN32
RD_MIN_ADDR[12] => rRD_ADDR.DATAB
RD_MIN_ADDR[12] => rRD_ADDR.DATAB
RD_MIN_ADDR[12] => rRD_ADDR.DATAA
RD_MIN_ADDR[12] => LessThan6.IN32
RD_MIN_ADDR[12] => rRD_ADDR.DATAB
RD_MIN_ADDR[12] => rRD_ADDR.DATAA
RD_MIN_ADDR[12] => rRD_ADDR.DATAB
RD_MIN_ADDR[12] => rRD_ADDR[12].ADATA
RD_MIN_ADDR[12] => rRD_ADDR.DATAB
RD_MIN_ADDR[13] => LessThan8.IN31
RD_MIN_ADDR[13] => rRD_ADDR.DATAB
RD_MIN_ADDR[13] => rRD_ADDR.DATAB
RD_MIN_ADDR[13] => rRD_ADDR.DATAA
RD_MIN_ADDR[13] => LessThan6.IN31
RD_MIN_ADDR[13] => rRD_ADDR.DATAB
RD_MIN_ADDR[13] => rRD_ADDR.DATAA
RD_MIN_ADDR[13] => rRD_ADDR.DATAB
RD_MIN_ADDR[13] => rRD_ADDR[13].ADATA
RD_MIN_ADDR[13] => rRD_ADDR.DATAB
RD_MIN_ADDR[14] => LessThan8.IN30
RD_MIN_ADDR[14] => rRD_ADDR.DATAB
RD_MIN_ADDR[14] => rRD_ADDR.DATAB
RD_MIN_ADDR[14] => rRD_ADDR.DATAA
RD_MIN_ADDR[14] => LessThan6.IN30
RD_MIN_ADDR[14] => rRD_ADDR.DATAB
RD_MIN_ADDR[14] => rRD_ADDR.DATAA
RD_MIN_ADDR[14] => rRD_ADDR.DATAB
RD_MIN_ADDR[14] => rRD_ADDR[14].ADATA
RD_MIN_ADDR[14] => rRD_ADDR.DATAB
RD_MIN_ADDR[15] => LessThan8.IN29
RD_MIN_ADDR[15] => rRD_ADDR.DATAB
RD_MIN_ADDR[15] => rRD_ADDR.DATAB
RD_MIN_ADDR[15] => rRD_ADDR.DATAA
RD_MIN_ADDR[15] => LessThan6.IN29
RD_MIN_ADDR[15] => rRD_ADDR.DATAB
RD_MIN_ADDR[15] => rRD_ADDR.DATAA
RD_MIN_ADDR[15] => rRD_ADDR.DATAB
RD_MIN_ADDR[15] => rRD_ADDR[15].ADATA
RD_MIN_ADDR[15] => rRD_ADDR.DATAB
RD_MIN_ADDR[16] => LessThan8.IN28
RD_MIN_ADDR[16] => rRD_ADDR.DATAB
RD_MIN_ADDR[16] => rRD_ADDR.DATAB
RD_MIN_ADDR[16] => rRD_ADDR.DATAA
RD_MIN_ADDR[16] => LessThan6.IN28
RD_MIN_ADDR[16] => rRD_ADDR.DATAB
RD_MIN_ADDR[16] => rRD_ADDR.DATAA
RD_MIN_ADDR[16] => rRD_ADDR.DATAB
RD_MIN_ADDR[16] => rRD_ADDR[16].ADATA
RD_MIN_ADDR[16] => rRD_ADDR.DATAB
RD_MIN_ADDR[17] => LessThan8.IN27
RD_MIN_ADDR[17] => rRD_ADDR.DATAB
RD_MIN_ADDR[17] => rRD_ADDR.DATAB
RD_MIN_ADDR[17] => rRD_ADDR.DATAA
RD_MIN_ADDR[17] => LessThan6.IN27
RD_MIN_ADDR[17] => rRD_ADDR.DATAB
RD_MIN_ADDR[17] => rRD_ADDR.DATAA
RD_MIN_ADDR[17] => rRD_ADDR.DATAB
RD_MIN_ADDR[17] => rRD_ADDR[17].ADATA
RD_MIN_ADDR[17] => rRD_ADDR.DATAB
RD_MIN_ADDR[18] => LessThan8.IN26
RD_MIN_ADDR[18] => rRD_ADDR.DATAB
RD_MIN_ADDR[18] => rRD_ADDR.DATAB
RD_MIN_ADDR[18] => rRD_ADDR.DATAA
RD_MIN_ADDR[18] => LessThan6.IN26
RD_MIN_ADDR[18] => rRD_ADDR.DATAB
RD_MIN_ADDR[18] => rRD_ADDR.DATAA
RD_MIN_ADDR[18] => rRD_ADDR.DATAB
RD_MIN_ADDR[18] => rRD_ADDR[18].ADATA
RD_MIN_ADDR[18] => rRD_ADDR.DATAB
RD_MIN_ADDR[19] => LessThan8.IN25
RD_MIN_ADDR[19] => rRD_ADDR.DATAB
RD_MIN_ADDR[19] => rRD_ADDR.DATAB
RD_MIN_ADDR[19] => rRD_ADDR.DATAA
RD_MIN_ADDR[19] => LessThan6.IN25
RD_MIN_ADDR[19] => rRD_ADDR.DATAB
RD_MIN_ADDR[19] => rRD_ADDR.DATAA
RD_MIN_ADDR[19] => rRD_ADDR.DATAB
RD_MIN_ADDR[19] => rRD_ADDR[19].ADATA
RD_MIN_ADDR[19] => rRD_ADDR.DATAB
RD_MIN_ADDR[20] => LessThan8.IN24
RD_MIN_ADDR[20] => rRD_ADDR.DATAB
RD_MIN_ADDR[20] => rRD_ADDR.DATAB
RD_MIN_ADDR[20] => rRD_ADDR.DATAA
RD_MIN_ADDR[20] => LessThan6.IN24
RD_MIN_ADDR[20] => rRD_ADDR.DATAB
RD_MIN_ADDR[20] => rRD_ADDR.DATAA
RD_MIN_ADDR[20] => rRD_ADDR.DATAB
RD_MIN_ADDR[20] => rRD_ADDR[20].ADATA
RD_MIN_ADDR[20] => rRD_ADDR.DATAB
RD_MIN_ADDR[21] => LessThan6.IN23
RD_MIN_ADDR[21] => rRD_ADDR.DATAA
RD_MIN_ADDR[21] => rRD_ADDR.DATAB
RD_MIN_ADDR[21] => rRD_ADDR.DATAA
RD_MIN_ADDR[21] => rRD_ADDR.DATAB
RD_MIN_ADDR[21] => LessThan8.IN23
RD_MIN_ADDR[21] => rRD_ADDR.DATAB
RD_MIN_ADDR[21] => rRD_ADDR.DATAB
RD_MIN_ADDR[21] => rRD_ADDR.DATAB
RD_MIN_ADDR[21] => rRD_ADDR.DATAA
RD_MAX_ADDR[0] => Add11.IN44
RD_MAX_ADDR[0] => Add9.IN44
RD_MAX_ADDR[1] => Add11.IN43
RD_MAX_ADDR[1] => Add9.IN43
RD_MAX_ADDR[2] => Add11.IN42
RD_MAX_ADDR[2] => Add9.IN42
RD_MAX_ADDR[3] => Add11.IN41
RD_MAX_ADDR[3] => Add9.IN41
RD_MAX_ADDR[4] => Add11.IN40
RD_MAX_ADDR[4] => Add9.IN40
RD_MAX_ADDR[5] => Add11.IN39
RD_MAX_ADDR[5] => Add9.IN39
RD_MAX_ADDR[6] => Add11.IN38
RD_MAX_ADDR[6] => Add9.IN38
RD_MAX_ADDR[7] => Add11.IN37
RD_MAX_ADDR[7] => Add9.IN37
RD_MAX_ADDR[8] => Add11.IN36
RD_MAX_ADDR[8] => Add9.IN36
RD_MAX_ADDR[9] => Add11.IN35
RD_MAX_ADDR[9] => Add9.IN35
RD_MAX_ADDR[10] => Add11.IN34
RD_MAX_ADDR[10] => Add9.IN34
RD_MAX_ADDR[11] => Add11.IN33
RD_MAX_ADDR[11] => Add9.IN33
RD_MAX_ADDR[12] => Add11.IN32
RD_MAX_ADDR[12] => Add9.IN32
RD_MAX_ADDR[13] => Add11.IN31
RD_MAX_ADDR[13] => Add9.IN31
RD_MAX_ADDR[14] => Add11.IN30
RD_MAX_ADDR[14] => Add9.IN30
RD_MAX_ADDR[15] => Add11.IN29
RD_MAX_ADDR[15] => Add9.IN29
RD_MAX_ADDR[16] => Add11.IN28
RD_MAX_ADDR[16] => Add9.IN28
RD_MAX_ADDR[17] => Add11.IN27
RD_MAX_ADDR[17] => Add9.IN27
RD_MAX_ADDR[18] => Add11.IN26
RD_MAX_ADDR[18] => Add9.IN26
RD_MAX_ADDR[19] => Add11.IN25
RD_MAX_ADDR[19] => Add9.IN25
RD_MAX_ADDR[20] => Add11.IN24
RD_MAX_ADDR[20] => Add9.IN24
RD_MAX_ADDR[21] => Add9.IN23
RD_MAX_ADDR[21] => Add11.IN23
RD_LENGTH[0] => Add10.IN22
RD_LENGTH[0] => LessThan13.IN9
RD_LENGTH[0] => mLENGTH.DATAB
RD_LENGTH[0] => Add9.IN22
RD_LENGTH[0] => Add11.IN22
RD_LENGTH[1] => Add10.IN21
RD_LENGTH[1] => LessThan13.IN8
RD_LENGTH[1] => mLENGTH.DATAB
RD_LENGTH[1] => Add9.IN21
RD_LENGTH[1] => Add11.IN21
RD_LENGTH[2] => Add10.IN20
RD_LENGTH[2] => LessThan13.IN7
RD_LENGTH[2] => mLENGTH.DATAB
RD_LENGTH[2] => Add9.IN20
RD_LENGTH[2] => Add11.IN20
RD_LENGTH[3] => Add10.IN19
RD_LENGTH[3] => LessThan13.IN6
RD_LENGTH[3] => mLENGTH.DATAB
RD_LENGTH[3] => Add9.IN19
RD_LENGTH[3] => Add11.IN19
RD_LENGTH[4] => Add10.IN18
RD_LENGTH[4] => LessThan13.IN5
RD_LENGTH[4] => mLENGTH.DATAB
RD_LENGTH[4] => Add9.IN18
RD_LENGTH[4] => Add11.IN18
RD_LENGTH[5] => Add10.IN17
RD_LENGTH[5] => LessThan13.IN4
RD_LENGTH[5] => mLENGTH.DATAB
RD_LENGTH[5] => Add9.IN17
RD_LENGTH[5] => Add11.IN17
RD_LENGTH[6] => Add10.IN16
RD_LENGTH[6] => LessThan13.IN3
RD_LENGTH[6] => mLENGTH.DATAB
RD_LENGTH[6] => Add9.IN16
RD_LENGTH[6] => Add11.IN16
RD_LENGTH[7] => Add10.IN15
RD_LENGTH[7] => LessThan13.IN2
RD_LENGTH[7] => mLENGTH.DATAB
RD_LENGTH[7] => Add9.IN15
RD_LENGTH[7] => Add11.IN15
RD_LENGTH[8] => Add10.IN14
RD_LENGTH[8] => LessThan13.IN1
RD_LENGTH[8] => mLENGTH.DATAB
RD_LENGTH[8] => Add9.IN14
RD_LENGTH[8] => Add11.IN14
RD_LOAD => comb.IN0
RD_LOAD => rRD_ADDR.OUTPUTSELECT
RD_LOAD => rRD_ADDR.OUTPUTSELECT
RD_LOAD => rRD_ADDR.OUTPUTSELECT
RD_LOAD => rRD_ADDR.OUTPUTSELECT
RD_LOAD => rRD_ADDR.OUTPUTSELECT
RD_LOAD => rRD_ADDR.OUTPUTSELECT
RD_LOAD => rRD_ADDR.OUTPUTSELECT
RD_LOAD => rRD_ADDR.OUTPUTSELECT
RD_LOAD => rRD_ADDR.OUTPUTSELECT
RD_LOAD => rRD_ADDR.OUTPUTSELECT
RD_LOAD => rRD_ADDR.OUTPUTSELECT
RD_LOAD => rRD_ADDR.OUTPUTSELECT
RD_LOAD => rRD_ADDR.OUTPUTSELECT
RD_LOAD => rRD_ADDR.OUTPUTSELECT
RD_LOAD => rRD_ADDR.OUTPUTSELECT
RD_LOAD => rRD_ADDR.OUTPUTSELECT
RD_LOAD => rRD_ADDR.OUTPUTSELECT
RD_LOAD => rRD_ADDR.OUTPUTSELECT
RD_LOAD => rRD_ADDR.OUTPUTSELECT
RD_LOAD => rRD_ADDR.OUTPUTSELECT
RD_LOAD => rRD_ADDR.OUTPUTSELECT
RD_LOAD => rRD_ADDR.OUTPUTSELECT
RD_LOAD => always4.IN1
RD_CLK => RD_CLK.IN1
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N <= CS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQ[0] <> read_fifo1:u_read_fifo1.data
DQ[0] <> DQ[0]
DQ[1] <> read_fifo1:u_read_fifo1.data
DQ[1] <> DQ[1]
DQ[2] <> read_fifo1:u_read_fifo1.data
DQ[2] <> DQ[2]
DQ[3] <> read_fifo1:u_read_fifo1.data
DQ[3] <> DQ[3]
DQ[4] <> read_fifo1:u_read_fifo1.data
DQ[4] <> DQ[4]
DQ[5] <> read_fifo1:u_read_fifo1.data
DQ[5] <> DQ[5]
DQ[6] <> read_fifo1:u_read_fifo1.data
DQ[6] <> DQ[6]
DQ[7] <> read_fifo1:u_read_fifo1.data
DQ[7] <> DQ[7]
DQ[8] <> read_fifo1:u_read_fifo1.data
DQ[8] <> DQ[8]
DQ[9] <> read_fifo1:u_read_fifo1.data
DQ[9] <> DQ[9]
DQ[10] <> read_fifo1:u_read_fifo1.data
DQ[10] <> DQ[10]
DQ[11] <> read_fifo1:u_read_fifo1.data
DQ[11] <> DQ[11]
DQ[12] <> read_fifo1:u_read_fifo1.data
DQ[12] <> DQ[12]
DQ[13] <> read_fifo1:u_read_fifo1.data
DQ[13] <> DQ[13]
DQ[14] <> read_fifo1:u_read_fifo1.data
DQ[14] <> DQ[14]
DQ[15] <> read_fifo1:u_read_fifo1.data
DQ[15] <> DQ[15]
DQ[16] <> read_fifo1:u_read_fifo1.data
DQ[16] <> DQ[16]
DQ[17] <> read_fifo1:u_read_fifo1.data
DQ[17] <> DQ[17]
DQ[18] <> read_fifo1:u_read_fifo1.data
DQ[18] <> DQ[18]
DQ[19] <> read_fifo1:u_read_fifo1.data
DQ[19] <> DQ[19]
DQ[20] <> read_fifo1:u_read_fifo1.data
DQ[20] <> DQ[20]
DQ[21] <> read_fifo1:u_read_fifo1.data
DQ[21] <> DQ[21]
DQ[22] <> read_fifo1:u_read_fifo1.data
DQ[22] <> DQ[22]
DQ[23] <> read_fifo1:u_read_fifo1.data
DQ[23] <> DQ[23]
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[2] <= DQM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDR_CLK <= OUT_CLK.DB_MAX_OUTPUT_PORT_TYPE
Sdram_Init_Done <= control_interface:control1.Sdram_Init_Done
Sdram_Read_Valid => always4.IN1
Sdram_PingPong_EN => rWR_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rWR_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT
Sdram_PingPong_EN => rRD_ADDR.OUTPUTSELECT


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|control_interface:control1
CLK => INIT_REQ~reg0.CLK
CLK => LOAD_MODE~reg0.CLK
CLK => PRECHARGE~reg0.CLK
CLK => REFRESH~reg0.CLK
CLK => init_timer[0].CLK
CLK => init_timer[1].CLK
CLK => init_timer[2].CLK
CLK => init_timer[3].CLK
CLK => init_timer[4].CLK
CLK => init_timer[5].CLK
CLK => init_timer[6].CLK
CLK => init_timer[7].CLK
CLK => init_timer[8].CLK
CLK => init_timer[9].CLK
CLK => init_timer[10].CLK
CLK => init_timer[11].CLK
CLK => init_timer[12].CLK
CLK => init_timer[13].CLK
CLK => init_timer[14].CLK
CLK => init_timer[15].CLK
CLK => REF_REQ~reg0.CLK
CLK => timer[0].CLK
CLK => timer[1].CLK
CLK => timer[2].CLK
CLK => timer[3].CLK
CLK => timer[4].CLK
CLK => timer[5].CLK
CLK => timer[6].CLK
CLK => timer[7].CLK
CLK => timer[8].CLK
CLK => timer[9].CLK
CLK => timer[10].CLK
CLK => timer[11].CLK
CLK => timer[12].CLK
CLK => timer[13].CLK
CLK => timer[14].CLK
CLK => timer[15].CLK
CLK => CMD_ACK~reg0.CLK
CLK => SADDR[0]~reg0.CLK
CLK => SADDR[1]~reg0.CLK
CLK => SADDR[2]~reg0.CLK
CLK => SADDR[3]~reg0.CLK
CLK => SADDR[4]~reg0.CLK
CLK => SADDR[5]~reg0.CLK
CLK => SADDR[6]~reg0.CLK
CLK => SADDR[7]~reg0.CLK
CLK => SADDR[8]~reg0.CLK
CLK => SADDR[9]~reg0.CLK
CLK => SADDR[10]~reg0.CLK
CLK => SADDR[11]~reg0.CLK
CLK => SADDR[12]~reg0.CLK
CLK => SADDR[13]~reg0.CLK
CLK => SADDR[14]~reg0.CLK
CLK => SADDR[15]~reg0.CLK
CLK => SADDR[16]~reg0.CLK
CLK => SADDR[17]~reg0.CLK
CLK => SADDR[18]~reg0.CLK
CLK => SADDR[19]~reg0.CLK
CLK => SADDR[20]~reg0.CLK
CLK => SADDR[21]~reg0.CLK
CLK => WRITEA~reg0.CLK
CLK => READA~reg0.CLK
CLK => NOP~reg0.CLK
RESET_N => SADDR[0]~reg0.ACLR
RESET_N => SADDR[1]~reg0.ACLR
RESET_N => SADDR[2]~reg0.ACLR
RESET_N => SADDR[3]~reg0.ACLR
RESET_N => SADDR[4]~reg0.ACLR
RESET_N => SADDR[5]~reg0.ACLR
RESET_N => SADDR[6]~reg0.ACLR
RESET_N => SADDR[7]~reg0.ACLR
RESET_N => SADDR[8]~reg0.ACLR
RESET_N => SADDR[9]~reg0.ACLR
RESET_N => SADDR[10]~reg0.ACLR
RESET_N => SADDR[11]~reg0.ACLR
RESET_N => SADDR[12]~reg0.ACLR
RESET_N => SADDR[13]~reg0.ACLR
RESET_N => SADDR[14]~reg0.ACLR
RESET_N => SADDR[15]~reg0.ACLR
RESET_N => SADDR[16]~reg0.ACLR
RESET_N => SADDR[17]~reg0.ACLR
RESET_N => SADDR[18]~reg0.ACLR
RESET_N => SADDR[19]~reg0.ACLR
RESET_N => SADDR[20]~reg0.ACLR
RESET_N => SADDR[21]~reg0.ACLR
RESET_N => WRITEA~reg0.ACLR
RESET_N => READA~reg0.ACLR
RESET_N => NOP~reg0.ACLR
RESET_N => INIT_REQ~reg0.ACLR
RESET_N => LOAD_MODE~reg0.ACLR
RESET_N => PRECHARGE~reg0.ACLR
RESET_N => REFRESH~reg0.ACLR
RESET_N => init_timer[0].ACLR
RESET_N => init_timer[1].ACLR
RESET_N => init_timer[2].ACLR
RESET_N => init_timer[3].ACLR
RESET_N => init_timer[4].ACLR
RESET_N => init_timer[5].ACLR
RESET_N => init_timer[6].ACLR
RESET_N => init_timer[7].ACLR
RESET_N => init_timer[8].ACLR
RESET_N => init_timer[9].ACLR
RESET_N => init_timer[10].ACLR
RESET_N => init_timer[11].ACLR
RESET_N => init_timer[12].ACLR
RESET_N => init_timer[13].ACLR
RESET_N => init_timer[14].ACLR
RESET_N => init_timer[15].ACLR
RESET_N => REF_REQ~reg0.ACLR
RESET_N => timer[0].ACLR
RESET_N => timer[1].ACLR
RESET_N => timer[2].ACLR
RESET_N => timer[3].ACLR
RESET_N => timer[4].ACLR
RESET_N => timer[5].ACLR
RESET_N => timer[6].ACLR
RESET_N => timer[7].ACLR
RESET_N => timer[8].ACLR
RESET_N => timer[9].ACLR
RESET_N => timer[10].ACLR
RESET_N => timer[11].ACLR
RESET_N => timer[12].ACLR
RESET_N => timer[13].ACLR
RESET_N => timer[14].ACLR
RESET_N => timer[15].ACLR
RESET_N => CMD_ACK~reg0.ACLR
CMD[0] => Equal0.IN1
CMD[0] => Equal1.IN0
CMD[0] => Equal2.IN1
CMD[1] => Equal0.IN0
CMD[1] => Equal1.IN1
CMD[1] => Equal2.IN0
ADDR[0] => SADDR[0]~reg0.DATAIN
ADDR[1] => SADDR[1]~reg0.DATAIN
ADDR[2] => SADDR[2]~reg0.DATAIN
ADDR[3] => SADDR[3]~reg0.DATAIN
ADDR[4] => SADDR[4]~reg0.DATAIN
ADDR[5] => SADDR[5]~reg0.DATAIN
ADDR[6] => SADDR[6]~reg0.DATAIN
ADDR[7] => SADDR[7]~reg0.DATAIN
ADDR[8] => SADDR[8]~reg0.DATAIN
ADDR[9] => SADDR[9]~reg0.DATAIN
ADDR[10] => SADDR[10]~reg0.DATAIN
ADDR[11] => SADDR[11]~reg0.DATAIN
ADDR[12] => SADDR[12]~reg0.DATAIN
ADDR[13] => SADDR[13]~reg0.DATAIN
ADDR[14] => SADDR[14]~reg0.DATAIN
ADDR[15] => SADDR[15]~reg0.DATAIN
ADDR[16] => SADDR[16]~reg0.DATAIN
ADDR[17] => SADDR[17]~reg0.DATAIN
ADDR[18] => SADDR[18]~reg0.DATAIN
ADDR[19] => SADDR[19]~reg0.DATAIN
ADDR[20] => SADDR[20]~reg0.DATAIN
ADDR[21] => SADDR[21]~reg0.DATAIN
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => REF_REQ.OUTPUTSELECT
CM_ACK => always1.IN1
NOP <= NOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
READA <= READA~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEA <= WRITEA~reg0.DB_MAX_OUTPUT_PORT_TYPE
REFRESH <= REFRESH~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRECHARGE <= PRECHARGE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MODE <= LOAD_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[0] <= SADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[1] <= SADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[2] <= SADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[3] <= SADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[4] <= SADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[5] <= SADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[6] <= SADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[7] <= SADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[8] <= SADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[9] <= SADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[10] <= SADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[11] <= SADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[12] <= SADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[13] <= SADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[14] <= SADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[15] <= SADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[16] <= SADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[17] <= SADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[18] <= SADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[19] <= SADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[20] <= SADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[21] <= SADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REF_REQ <= REF_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
INIT_REQ <= INIT_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMD_ACK <= CMD_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sdram_Init_Done <= Equal14.DB_MAX_OUTPUT_PORT_TYPE


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|command:command1
CLK => CKE~reg0.CLK
CLK => WE_N~reg0.CLK
CLK => CAS_N~reg0.CLK
CLK => RAS_N~reg0.CLK
CLK => CS_N~reg0.CLK
CLK => BA[0]~reg0.CLK
CLK => BA[1]~reg0.CLK
CLK => SA[0]~reg0.CLK
CLK => SA[1]~reg0.CLK
CLK => SA[2]~reg0.CLK
CLK => SA[3]~reg0.CLK
CLK => SA[4]~reg0.CLK
CLK => SA[5]~reg0.CLK
CLK => SA[6]~reg0.CLK
CLK => SA[7]~reg0.CLK
CLK => SA[8]~reg0.CLK
CLK => SA[9]~reg0.CLK
CLK => SA[10]~reg0.CLK
CLK => SA[11]~reg0.CLK
CLK => REF_ACK~reg0.CLK
CLK => CM_ACK~reg0.CLK
CLK => do_rw.CLK
CLK => rw_shift[0].CLK
CLK => rw_shift[1].CLK
CLK => OE~reg0.CLK
CLK => oe1.CLK
CLK => ex_write.CLK
CLK => ex_read.CLK
CLK => rp_done.CLK
CLK => rp_shift[0].CLK
CLK => rp_shift[1].CLK
CLK => rp_shift[2].CLK
CLK => rp_shift[3].CLK
CLK => rw_flag.CLK
CLK => command_delay[0].CLK
CLK => command_delay[1].CLK
CLK => command_delay[2].CLK
CLK => command_delay[3].CLK
CLK => command_delay[4].CLK
CLK => command_delay[5].CLK
CLK => command_delay[6].CLK
CLK => command_delay[7].CLK
CLK => command_done.CLK
CLK => do_initial.CLK
CLK => do_load_mode.CLK
CLK => do_precharge.CLK
CLK => do_refresh.CLK
CLK => do_writea.CLK
CLK => do_reada.CLK
RESET_N => CKE~reg0.DATAIN
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => RAS_N.OUTPUTSELECT
RESET_N => CAS_N.OUTPUTSELECT
RESET_N => WE_N.OUTPUTSELECT
RESET_N => CS_N~reg0.DATAIN
RESET_N => REF_ACK~reg0.ACLR
RESET_N => CM_ACK~reg0.ACLR
RESET_N => OE~reg0.ACLR
RESET_N => oe1.ACLR
RESET_N => ex_write.ACLR
RESET_N => ex_read.ACLR
RESET_N => rp_done.ACLR
RESET_N => rp_shift[0].ACLR
RESET_N => rp_shift[1].ACLR
RESET_N => rp_shift[2].ACLR
RESET_N => rp_shift[3].ACLR
RESET_N => rw_flag.ACLR
RESET_N => command_delay[0].ACLR
RESET_N => command_delay[1].ACLR
RESET_N => command_delay[2].ACLR
RESET_N => command_delay[3].ACLR
RESET_N => command_delay[4].ACLR
RESET_N => command_delay[5].ACLR
RESET_N => command_delay[6].ACLR
RESET_N => command_delay[7].ACLR
RESET_N => command_done.ACLR
RESET_N => do_initial.ACLR
RESET_N => do_load_mode.ACLR
RESET_N => do_precharge.ACLR
RESET_N => do_refresh.ACLR
RESET_N => do_writea.ACLR
RESET_N => do_reada.ACLR
RESET_N => do_rw.ACLR
RESET_N => rw_shift[0].ACLR
RESET_N => rw_shift[1].ACLR
SADDR[0] => SA.DATAA
SADDR[1] => SA.DATAA
SADDR[2] => SA.DATAA
SADDR[3] => SA.DATAA
SADDR[4] => SA.DATAA
SADDR[5] => SA.DATAA
SADDR[6] => SA.DATAA
SADDR[7] => SA.DATAA
SADDR[8] => SA.DATAB
SADDR[9] => SA.DATAB
SADDR[10] => SA.DATAB
SADDR[11] => SA.DATAB
SADDR[12] => SA.DATAB
SADDR[13] => SA.DATAB
SADDR[14] => SA.DATAB
SADDR[15] => SA.DATAB
SADDR[16] => SA.DATAB
SADDR[17] => SA.DATAB
SADDR[18] => SA.DATAB
SADDR[19] => SA.DATAB
SADDR[20] => BA.DATAA
SADDR[21] => BA.DATAA
NOP => ~NO_FANOUT~
READA => always0.IN1
WRITEA => always0.IN1
REFRESH => always0.IN0
PRECHARGE => always0.IN1
LOAD_MODE => always0.IN1
REF_REQ => always0.IN1
REF_REQ => always3.IN1
REF_REQ => always0.IN1
REF_REQ => always0.IN1
INIT_REQ => do_reada.OUTPUTSELECT
INIT_REQ => do_writea.OUTPUTSELECT
INIT_REQ => do_refresh.OUTPUTSELECT
INIT_REQ => do_precharge.OUTPUTSELECT
INIT_REQ => do_load_mode.OUTPUTSELECT
INIT_REQ => command_done.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => rw_flag.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_done.OUTPUTSELECT
INIT_REQ => ex_read.OUTPUTSELECT
INIT_REQ => ex_write.OUTPUTSELECT
INIT_REQ => do_initial.DATAIN
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_done.OUTPUTSELECT
PM_STOP => ex_read.OUTPUTSELECT
PM_STOP => ex_write.OUTPUTSELECT
PM_STOP => always1.IN1
PM_DONE => ~NO_FANOUT~
REF_ACK <= REF_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CM_ACK <= CM_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE <= OE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N <= CS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_hhj1:auto_generated.data[0]
data[1] => dcfifo_hhj1:auto_generated.data[1]
data[2] => dcfifo_hhj1:auto_generated.data[2]
data[3] => dcfifo_hhj1:auto_generated.data[3]
data[4] => dcfifo_hhj1:auto_generated.data[4]
data[5] => dcfifo_hhj1:auto_generated.data[5]
data[6] => dcfifo_hhj1:auto_generated.data[6]
data[7] => dcfifo_hhj1:auto_generated.data[7]
data[8] => dcfifo_hhj1:auto_generated.data[8]
data[9] => dcfifo_hhj1:auto_generated.data[9]
data[10] => dcfifo_hhj1:auto_generated.data[10]
data[11] => dcfifo_hhj1:auto_generated.data[11]
data[12] => dcfifo_hhj1:auto_generated.data[12]
data[13] => dcfifo_hhj1:auto_generated.data[13]
data[14] => dcfifo_hhj1:auto_generated.data[14]
data[15] => dcfifo_hhj1:auto_generated.data[15]
data[16] => dcfifo_hhj1:auto_generated.data[16]
data[17] => dcfifo_hhj1:auto_generated.data[17]
data[18] => dcfifo_hhj1:auto_generated.data[18]
data[19] => dcfifo_hhj1:auto_generated.data[19]
data[20] => dcfifo_hhj1:auto_generated.data[20]
data[21] => dcfifo_hhj1:auto_generated.data[21]
data[22] => dcfifo_hhj1:auto_generated.data[22]
data[23] => dcfifo_hhj1:auto_generated.data[23]
q[0] <= dcfifo_hhj1:auto_generated.q[0]
q[1] <= dcfifo_hhj1:auto_generated.q[1]
q[2] <= dcfifo_hhj1:auto_generated.q[2]
q[3] <= dcfifo_hhj1:auto_generated.q[3]
q[4] <= dcfifo_hhj1:auto_generated.q[4]
q[5] <= dcfifo_hhj1:auto_generated.q[5]
q[6] <= dcfifo_hhj1:auto_generated.q[6]
q[7] <= dcfifo_hhj1:auto_generated.q[7]
q[8] <= dcfifo_hhj1:auto_generated.q[8]
q[9] <= dcfifo_hhj1:auto_generated.q[9]
q[10] <= dcfifo_hhj1:auto_generated.q[10]
q[11] <= dcfifo_hhj1:auto_generated.q[11]
q[12] <= dcfifo_hhj1:auto_generated.q[12]
q[13] <= dcfifo_hhj1:auto_generated.q[13]
q[14] <= dcfifo_hhj1:auto_generated.q[14]
q[15] <= dcfifo_hhj1:auto_generated.q[15]
q[16] <= dcfifo_hhj1:auto_generated.q[16]
q[17] <= dcfifo_hhj1:auto_generated.q[17]
q[18] <= dcfifo_hhj1:auto_generated.q[18]
q[19] <= dcfifo_hhj1:auto_generated.q[19]
q[20] <= dcfifo_hhj1:auto_generated.q[20]
q[21] <= dcfifo_hhj1:auto_generated.q[21]
q[22] <= dcfifo_hhj1:auto_generated.q[22]
q[23] <= dcfifo_hhj1:auto_generated.q[23]
rdclk => dcfifo_hhj1:auto_generated.rdclk
rdreq => dcfifo_hhj1:auto_generated.rdreq
wrclk => dcfifo_hhj1:auto_generated.wrclk
wrreq => dcfifo_hhj1:auto_generated.wrreq
aclr => dcfifo_hhj1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_hhj1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_hhj1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_hhj1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_hhj1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_hhj1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_hhj1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_hhj1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_hhj1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_hhj1:auto_generated.rdusedw[8]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_sj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[9].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_sj31:fifo_ram.data_a[0]
data[1] => altsyncram_sj31:fifo_ram.data_a[1]
data[2] => altsyncram_sj31:fifo_ram.data_a[2]
data[3] => altsyncram_sj31:fifo_ram.data_a[3]
data[4] => altsyncram_sj31:fifo_ram.data_a[4]
data[5] => altsyncram_sj31:fifo_ram.data_a[5]
data[6] => altsyncram_sj31:fifo_ram.data_a[6]
data[7] => altsyncram_sj31:fifo_ram.data_a[7]
data[8] => altsyncram_sj31:fifo_ram.data_a[8]
data[9] => altsyncram_sj31:fifo_ram.data_a[9]
data[10] => altsyncram_sj31:fifo_ram.data_a[10]
data[11] => altsyncram_sj31:fifo_ram.data_a[11]
data[12] => altsyncram_sj31:fifo_ram.data_a[12]
data[13] => altsyncram_sj31:fifo_ram.data_a[13]
data[14] => altsyncram_sj31:fifo_ram.data_a[14]
data[15] => altsyncram_sj31:fifo_ram.data_a[15]
data[16] => altsyncram_sj31:fifo_ram.data_a[16]
data[17] => altsyncram_sj31:fifo_ram.data_a[17]
data[18] => altsyncram_sj31:fifo_ram.data_a[18]
data[19] => altsyncram_sj31:fifo_ram.data_a[19]
data[20] => altsyncram_sj31:fifo_ram.data_a[20]
data[21] => altsyncram_sj31:fifo_ram.data_a[21]
data[22] => altsyncram_sj31:fifo_ram.data_a[22]
data[23] => altsyncram_sj31:fifo_ram.data_a[23]
q[0] <= altsyncram_sj31:fifo_ram.q_b[0]
q[1] <= altsyncram_sj31:fifo_ram.q_b[1]
q[2] <= altsyncram_sj31:fifo_ram.q_b[2]
q[3] <= altsyncram_sj31:fifo_ram.q_b[3]
q[4] <= altsyncram_sj31:fifo_ram.q_b[4]
q[5] <= altsyncram_sj31:fifo_ram.q_b[5]
q[6] <= altsyncram_sj31:fifo_ram.q_b[6]
q[7] <= altsyncram_sj31:fifo_ram.q_b[7]
q[8] <= altsyncram_sj31:fifo_ram.q_b[8]
q[9] <= altsyncram_sj31:fifo_ram.q_b[9]
q[10] <= altsyncram_sj31:fifo_ram.q_b[10]
q[11] <= altsyncram_sj31:fifo_ram.q_b[11]
q[12] <= altsyncram_sj31:fifo_ram.q_b[12]
q[13] <= altsyncram_sj31:fifo_ram.q_b[13]
q[14] <= altsyncram_sj31:fifo_ram.q_b[14]
q[15] <= altsyncram_sj31:fifo_ram.q_b[15]
q[16] <= altsyncram_sj31:fifo_ram.q_b[16]
q[17] <= altsyncram_sj31:fifo_ram.q_b[17]
q[18] <= altsyncram_sj31:fifo_ram.q_b[18]
q[19] <= altsyncram_sj31:fifo_ram.q_b[19]
q[20] <= altsyncram_sj31:fifo_ram.q_b[20]
q[21] <= altsyncram_sj31:fifo_ram.q_b[21]
q[22] <= altsyncram_sj31:fifo_ram.q_b[22]
q[23] <= altsyncram_sj31:fifo_ram.q_b[23]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_sj31:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_ud8:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_sj31:fifo_ram.clock0
wrclk => alt_synch_pipe_ud8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter3a1.IN0
aclr => counter3a0.IN0
aclr => parity4.IN0
aclr => sub_parity5a[2].IN0
aclr => sub_parity5a[1].IN0
aclr => sub_parity5a[0].IN0
clock => counter3a0.CLK
clock => counter3a1.CLK
clock => counter3a2.CLK
clock => counter3a3.CLK
clock => counter3a4.CLK
clock => counter3a5.CLK
clock => counter3a6.CLK
clock => counter3a7.CLK
clock => counter3a8.CLK
clock => counter3a9.CLK
clock => parity4.CLK
clock => sub_parity5a[2].CLK
clock => sub_parity5a[1].CLK
clock => sub_parity5a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter3a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter3a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter3a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter3a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter3a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter3a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter3a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter3a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter3a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter3a9.DB_MAX_OUTPUT_PORT_TYPE


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter6a1.IN0
aclr => counter6a0.IN0
aclr => parity7.IN0
aclr => sub_parity8a[2].IN0
aclr => sub_parity8a[1].IN0
aclr => sub_parity8a[0].IN0
clock => counter6a0.CLK
clock => counter6a1.CLK
clock => counter6a2.CLK
clock => counter6a3.CLK
clock => counter6a4.CLK
clock => counter6a5.CLK
clock => counter6a6.CLK
clock => counter6a7.CLK
clock => counter6a8.CLK
clock => counter6a9.CLK
clock => parity7.CLK
clock => sub_parity8a[2].CLK
clock => sub_parity8a[1].CLK
clock => sub_parity8a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a9.DB_MAX_OUTPUT_PORT_TYPE


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
aclr1 => ram_block9a8.CLR1
aclr1 => ram_block9a9.CLR1
aclr1 => ram_block9a10.CLR1
aclr1 => ram_block9a11.CLR1
aclr1 => ram_block9a12.CLR1
aclr1 => ram_block9a13.CLR1
aclr1 => ram_block9a14.CLR1
aclr1 => ram_block9a15.CLR1
aclr1 => ram_block9a16.CLR1
aclr1 => ram_block9a17.CLR1
aclr1 => ram_block9a18.CLR1
aclr1 => ram_block9a19.CLR1
aclr1 => ram_block9a20.CLR1
aclr1 => ram_block9a21.CLR1
aclr1 => ram_block9a22.CLR1
aclr1 => ram_block9a23.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[0] => ram_block9a16.PORTAADDR
address_a[0] => ram_block9a17.PORTAADDR
address_a[0] => ram_block9a18.PORTAADDR
address_a[0] => ram_block9a19.PORTAADDR
address_a[0] => ram_block9a20.PORTAADDR
address_a[0] => ram_block9a21.PORTAADDR
address_a[0] => ram_block9a22.PORTAADDR
address_a[0] => ram_block9a23.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[1] => ram_block9a16.PORTAADDR1
address_a[1] => ram_block9a17.PORTAADDR1
address_a[1] => ram_block9a18.PORTAADDR1
address_a[1] => ram_block9a19.PORTAADDR1
address_a[1] => ram_block9a20.PORTAADDR1
address_a[1] => ram_block9a21.PORTAADDR1
address_a[1] => ram_block9a22.PORTAADDR1
address_a[1] => ram_block9a23.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[2] => ram_block9a16.PORTAADDR2
address_a[2] => ram_block9a17.PORTAADDR2
address_a[2] => ram_block9a18.PORTAADDR2
address_a[2] => ram_block9a19.PORTAADDR2
address_a[2] => ram_block9a20.PORTAADDR2
address_a[2] => ram_block9a21.PORTAADDR2
address_a[2] => ram_block9a22.PORTAADDR2
address_a[2] => ram_block9a23.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[3] => ram_block9a8.PORTAADDR3
address_a[3] => ram_block9a9.PORTAADDR3
address_a[3] => ram_block9a10.PORTAADDR3
address_a[3] => ram_block9a11.PORTAADDR3
address_a[3] => ram_block9a12.PORTAADDR3
address_a[3] => ram_block9a13.PORTAADDR3
address_a[3] => ram_block9a14.PORTAADDR3
address_a[3] => ram_block9a15.PORTAADDR3
address_a[3] => ram_block9a16.PORTAADDR3
address_a[3] => ram_block9a17.PORTAADDR3
address_a[3] => ram_block9a18.PORTAADDR3
address_a[3] => ram_block9a19.PORTAADDR3
address_a[3] => ram_block9a20.PORTAADDR3
address_a[3] => ram_block9a21.PORTAADDR3
address_a[3] => ram_block9a22.PORTAADDR3
address_a[3] => ram_block9a23.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[4] => ram_block9a8.PORTAADDR4
address_a[4] => ram_block9a9.PORTAADDR4
address_a[4] => ram_block9a10.PORTAADDR4
address_a[4] => ram_block9a11.PORTAADDR4
address_a[4] => ram_block9a12.PORTAADDR4
address_a[4] => ram_block9a13.PORTAADDR4
address_a[4] => ram_block9a14.PORTAADDR4
address_a[4] => ram_block9a15.PORTAADDR4
address_a[4] => ram_block9a16.PORTAADDR4
address_a[4] => ram_block9a17.PORTAADDR4
address_a[4] => ram_block9a18.PORTAADDR4
address_a[4] => ram_block9a19.PORTAADDR4
address_a[4] => ram_block9a20.PORTAADDR4
address_a[4] => ram_block9a21.PORTAADDR4
address_a[4] => ram_block9a22.PORTAADDR4
address_a[4] => ram_block9a23.PORTAADDR4
address_a[5] => ram_block9a0.PORTAADDR5
address_a[5] => ram_block9a1.PORTAADDR5
address_a[5] => ram_block9a2.PORTAADDR5
address_a[5] => ram_block9a3.PORTAADDR5
address_a[5] => ram_block9a4.PORTAADDR5
address_a[5] => ram_block9a5.PORTAADDR5
address_a[5] => ram_block9a6.PORTAADDR5
address_a[5] => ram_block9a7.PORTAADDR5
address_a[5] => ram_block9a8.PORTAADDR5
address_a[5] => ram_block9a9.PORTAADDR5
address_a[5] => ram_block9a10.PORTAADDR5
address_a[5] => ram_block9a11.PORTAADDR5
address_a[5] => ram_block9a12.PORTAADDR5
address_a[5] => ram_block9a13.PORTAADDR5
address_a[5] => ram_block9a14.PORTAADDR5
address_a[5] => ram_block9a15.PORTAADDR5
address_a[5] => ram_block9a16.PORTAADDR5
address_a[5] => ram_block9a17.PORTAADDR5
address_a[5] => ram_block9a18.PORTAADDR5
address_a[5] => ram_block9a19.PORTAADDR5
address_a[5] => ram_block9a20.PORTAADDR5
address_a[5] => ram_block9a21.PORTAADDR5
address_a[5] => ram_block9a22.PORTAADDR5
address_a[5] => ram_block9a23.PORTAADDR5
address_a[6] => ram_block9a0.PORTAADDR6
address_a[6] => ram_block9a1.PORTAADDR6
address_a[6] => ram_block9a2.PORTAADDR6
address_a[6] => ram_block9a3.PORTAADDR6
address_a[6] => ram_block9a4.PORTAADDR6
address_a[6] => ram_block9a5.PORTAADDR6
address_a[6] => ram_block9a6.PORTAADDR6
address_a[6] => ram_block9a7.PORTAADDR6
address_a[6] => ram_block9a8.PORTAADDR6
address_a[6] => ram_block9a9.PORTAADDR6
address_a[6] => ram_block9a10.PORTAADDR6
address_a[6] => ram_block9a11.PORTAADDR6
address_a[6] => ram_block9a12.PORTAADDR6
address_a[6] => ram_block9a13.PORTAADDR6
address_a[6] => ram_block9a14.PORTAADDR6
address_a[6] => ram_block9a15.PORTAADDR6
address_a[6] => ram_block9a16.PORTAADDR6
address_a[6] => ram_block9a17.PORTAADDR6
address_a[6] => ram_block9a18.PORTAADDR6
address_a[6] => ram_block9a19.PORTAADDR6
address_a[6] => ram_block9a20.PORTAADDR6
address_a[6] => ram_block9a21.PORTAADDR6
address_a[6] => ram_block9a22.PORTAADDR6
address_a[6] => ram_block9a23.PORTAADDR6
address_a[7] => ram_block9a0.PORTAADDR7
address_a[7] => ram_block9a1.PORTAADDR7
address_a[7] => ram_block9a2.PORTAADDR7
address_a[7] => ram_block9a3.PORTAADDR7
address_a[7] => ram_block9a4.PORTAADDR7
address_a[7] => ram_block9a5.PORTAADDR7
address_a[7] => ram_block9a6.PORTAADDR7
address_a[7] => ram_block9a7.PORTAADDR7
address_a[7] => ram_block9a8.PORTAADDR7
address_a[7] => ram_block9a9.PORTAADDR7
address_a[7] => ram_block9a10.PORTAADDR7
address_a[7] => ram_block9a11.PORTAADDR7
address_a[7] => ram_block9a12.PORTAADDR7
address_a[7] => ram_block9a13.PORTAADDR7
address_a[7] => ram_block9a14.PORTAADDR7
address_a[7] => ram_block9a15.PORTAADDR7
address_a[7] => ram_block9a16.PORTAADDR7
address_a[7] => ram_block9a17.PORTAADDR7
address_a[7] => ram_block9a18.PORTAADDR7
address_a[7] => ram_block9a19.PORTAADDR7
address_a[7] => ram_block9a20.PORTAADDR7
address_a[7] => ram_block9a21.PORTAADDR7
address_a[7] => ram_block9a22.PORTAADDR7
address_a[7] => ram_block9a23.PORTAADDR7
address_a[8] => ram_block9a0.PORTAADDR8
address_a[8] => ram_block9a1.PORTAADDR8
address_a[8] => ram_block9a2.PORTAADDR8
address_a[8] => ram_block9a3.PORTAADDR8
address_a[8] => ram_block9a4.PORTAADDR8
address_a[8] => ram_block9a5.PORTAADDR8
address_a[8] => ram_block9a6.PORTAADDR8
address_a[8] => ram_block9a7.PORTAADDR8
address_a[8] => ram_block9a8.PORTAADDR8
address_a[8] => ram_block9a9.PORTAADDR8
address_a[8] => ram_block9a10.PORTAADDR8
address_a[8] => ram_block9a11.PORTAADDR8
address_a[8] => ram_block9a12.PORTAADDR8
address_a[8] => ram_block9a13.PORTAADDR8
address_a[8] => ram_block9a14.PORTAADDR8
address_a[8] => ram_block9a15.PORTAADDR8
address_a[8] => ram_block9a16.PORTAADDR8
address_a[8] => ram_block9a17.PORTAADDR8
address_a[8] => ram_block9a18.PORTAADDR8
address_a[8] => ram_block9a19.PORTAADDR8
address_a[8] => ram_block9a20.PORTAADDR8
address_a[8] => ram_block9a21.PORTAADDR8
address_a[8] => ram_block9a22.PORTAADDR8
address_a[8] => ram_block9a23.PORTAADDR8
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[0] => ram_block9a16.PORTBADDR
address_b[0] => ram_block9a17.PORTBADDR
address_b[0] => ram_block9a18.PORTBADDR
address_b[0] => ram_block9a19.PORTBADDR
address_b[0] => ram_block9a20.PORTBADDR
address_b[0] => ram_block9a21.PORTBADDR
address_b[0] => ram_block9a22.PORTBADDR
address_b[0] => ram_block9a23.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[1] => ram_block9a16.PORTBADDR1
address_b[1] => ram_block9a17.PORTBADDR1
address_b[1] => ram_block9a18.PORTBADDR1
address_b[1] => ram_block9a19.PORTBADDR1
address_b[1] => ram_block9a20.PORTBADDR1
address_b[1] => ram_block9a21.PORTBADDR1
address_b[1] => ram_block9a22.PORTBADDR1
address_b[1] => ram_block9a23.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[2] => ram_block9a16.PORTBADDR2
address_b[2] => ram_block9a17.PORTBADDR2
address_b[2] => ram_block9a18.PORTBADDR2
address_b[2] => ram_block9a19.PORTBADDR2
address_b[2] => ram_block9a20.PORTBADDR2
address_b[2] => ram_block9a21.PORTBADDR2
address_b[2] => ram_block9a22.PORTBADDR2
address_b[2] => ram_block9a23.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[3] => ram_block9a8.PORTBADDR3
address_b[3] => ram_block9a9.PORTBADDR3
address_b[3] => ram_block9a10.PORTBADDR3
address_b[3] => ram_block9a11.PORTBADDR3
address_b[3] => ram_block9a12.PORTBADDR3
address_b[3] => ram_block9a13.PORTBADDR3
address_b[3] => ram_block9a14.PORTBADDR3
address_b[3] => ram_block9a15.PORTBADDR3
address_b[3] => ram_block9a16.PORTBADDR3
address_b[3] => ram_block9a17.PORTBADDR3
address_b[3] => ram_block9a18.PORTBADDR3
address_b[3] => ram_block9a19.PORTBADDR3
address_b[3] => ram_block9a20.PORTBADDR3
address_b[3] => ram_block9a21.PORTBADDR3
address_b[3] => ram_block9a22.PORTBADDR3
address_b[3] => ram_block9a23.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[4] => ram_block9a8.PORTBADDR4
address_b[4] => ram_block9a9.PORTBADDR4
address_b[4] => ram_block9a10.PORTBADDR4
address_b[4] => ram_block9a11.PORTBADDR4
address_b[4] => ram_block9a12.PORTBADDR4
address_b[4] => ram_block9a13.PORTBADDR4
address_b[4] => ram_block9a14.PORTBADDR4
address_b[4] => ram_block9a15.PORTBADDR4
address_b[4] => ram_block9a16.PORTBADDR4
address_b[4] => ram_block9a17.PORTBADDR4
address_b[4] => ram_block9a18.PORTBADDR4
address_b[4] => ram_block9a19.PORTBADDR4
address_b[4] => ram_block9a20.PORTBADDR4
address_b[4] => ram_block9a21.PORTBADDR4
address_b[4] => ram_block9a22.PORTBADDR4
address_b[4] => ram_block9a23.PORTBADDR4
address_b[5] => ram_block9a0.PORTBADDR5
address_b[5] => ram_block9a1.PORTBADDR5
address_b[5] => ram_block9a2.PORTBADDR5
address_b[5] => ram_block9a3.PORTBADDR5
address_b[5] => ram_block9a4.PORTBADDR5
address_b[5] => ram_block9a5.PORTBADDR5
address_b[5] => ram_block9a6.PORTBADDR5
address_b[5] => ram_block9a7.PORTBADDR5
address_b[5] => ram_block9a8.PORTBADDR5
address_b[5] => ram_block9a9.PORTBADDR5
address_b[5] => ram_block9a10.PORTBADDR5
address_b[5] => ram_block9a11.PORTBADDR5
address_b[5] => ram_block9a12.PORTBADDR5
address_b[5] => ram_block9a13.PORTBADDR5
address_b[5] => ram_block9a14.PORTBADDR5
address_b[5] => ram_block9a15.PORTBADDR5
address_b[5] => ram_block9a16.PORTBADDR5
address_b[5] => ram_block9a17.PORTBADDR5
address_b[5] => ram_block9a18.PORTBADDR5
address_b[5] => ram_block9a19.PORTBADDR5
address_b[5] => ram_block9a20.PORTBADDR5
address_b[5] => ram_block9a21.PORTBADDR5
address_b[5] => ram_block9a22.PORTBADDR5
address_b[5] => ram_block9a23.PORTBADDR5
address_b[6] => ram_block9a0.PORTBADDR6
address_b[6] => ram_block9a1.PORTBADDR6
address_b[6] => ram_block9a2.PORTBADDR6
address_b[6] => ram_block9a3.PORTBADDR6
address_b[6] => ram_block9a4.PORTBADDR6
address_b[6] => ram_block9a5.PORTBADDR6
address_b[6] => ram_block9a6.PORTBADDR6
address_b[6] => ram_block9a7.PORTBADDR6
address_b[6] => ram_block9a8.PORTBADDR6
address_b[6] => ram_block9a9.PORTBADDR6
address_b[6] => ram_block9a10.PORTBADDR6
address_b[6] => ram_block9a11.PORTBADDR6
address_b[6] => ram_block9a12.PORTBADDR6
address_b[6] => ram_block9a13.PORTBADDR6
address_b[6] => ram_block9a14.PORTBADDR6
address_b[6] => ram_block9a15.PORTBADDR6
address_b[6] => ram_block9a16.PORTBADDR6
address_b[6] => ram_block9a17.PORTBADDR6
address_b[6] => ram_block9a18.PORTBADDR6
address_b[6] => ram_block9a19.PORTBADDR6
address_b[6] => ram_block9a20.PORTBADDR6
address_b[6] => ram_block9a21.PORTBADDR6
address_b[6] => ram_block9a22.PORTBADDR6
address_b[6] => ram_block9a23.PORTBADDR6
address_b[7] => ram_block9a0.PORTBADDR7
address_b[7] => ram_block9a1.PORTBADDR7
address_b[7] => ram_block9a2.PORTBADDR7
address_b[7] => ram_block9a3.PORTBADDR7
address_b[7] => ram_block9a4.PORTBADDR7
address_b[7] => ram_block9a5.PORTBADDR7
address_b[7] => ram_block9a6.PORTBADDR7
address_b[7] => ram_block9a7.PORTBADDR7
address_b[7] => ram_block9a8.PORTBADDR7
address_b[7] => ram_block9a9.PORTBADDR7
address_b[7] => ram_block9a10.PORTBADDR7
address_b[7] => ram_block9a11.PORTBADDR7
address_b[7] => ram_block9a12.PORTBADDR7
address_b[7] => ram_block9a13.PORTBADDR7
address_b[7] => ram_block9a14.PORTBADDR7
address_b[7] => ram_block9a15.PORTBADDR7
address_b[7] => ram_block9a16.PORTBADDR7
address_b[7] => ram_block9a17.PORTBADDR7
address_b[7] => ram_block9a18.PORTBADDR7
address_b[7] => ram_block9a19.PORTBADDR7
address_b[7] => ram_block9a20.PORTBADDR7
address_b[7] => ram_block9a21.PORTBADDR7
address_b[7] => ram_block9a22.PORTBADDR7
address_b[7] => ram_block9a23.PORTBADDR7
address_b[8] => ram_block9a0.PORTBADDR8
address_b[8] => ram_block9a1.PORTBADDR8
address_b[8] => ram_block9a2.PORTBADDR8
address_b[8] => ram_block9a3.PORTBADDR8
address_b[8] => ram_block9a4.PORTBADDR8
address_b[8] => ram_block9a5.PORTBADDR8
address_b[8] => ram_block9a6.PORTBADDR8
address_b[8] => ram_block9a7.PORTBADDR8
address_b[8] => ram_block9a8.PORTBADDR8
address_b[8] => ram_block9a9.PORTBADDR8
address_b[8] => ram_block9a10.PORTBADDR8
address_b[8] => ram_block9a11.PORTBADDR8
address_b[8] => ram_block9a12.PORTBADDR8
address_b[8] => ram_block9a13.PORTBADDR8
address_b[8] => ram_block9a14.PORTBADDR8
address_b[8] => ram_block9a15.PORTBADDR8
address_b[8] => ram_block9a16.PORTBADDR8
address_b[8] => ram_block9a17.PORTBADDR8
address_b[8] => ram_block9a18.PORTBADDR8
address_b[8] => ram_block9a19.PORTBADDR8
address_b[8] => ram_block9a20.PORTBADDR8
address_b[8] => ram_block9a21.PORTBADDR8
address_b[8] => ram_block9a22.PORTBADDR8
address_b[8] => ram_block9a23.PORTBADDR8
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
addressstall_b => ram_block9a16.PORTBADDRSTALL
addressstall_b => ram_block9a17.PORTBADDRSTALL
addressstall_b => ram_block9a18.PORTBADDRSTALL
addressstall_b => ram_block9a19.PORTBADDRSTALL
addressstall_b => ram_block9a20.PORTBADDRSTALL
addressstall_b => ram_block9a21.PORTBADDRSTALL
addressstall_b => ram_block9a22.PORTBADDRSTALL
addressstall_b => ram_block9a23.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock0 => ram_block9a16.CLK0
clock0 => ram_block9a17.CLK0
clock0 => ram_block9a18.CLK0
clock0 => ram_block9a19.CLK0
clock0 => ram_block9a20.CLK0
clock0 => ram_block9a21.CLK0
clock0 => ram_block9a22.CLK0
clock0 => ram_block9a23.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
clock1 => ram_block9a16.CLK1
clock1 => ram_block9a17.CLK1
clock1 => ram_block9a18.CLK1
clock1 => ram_block9a19.CLK1
clock1 => ram_block9a20.CLK1
clock1 => ram_block9a21.CLK1
clock1 => ram_block9a22.CLK1
clock1 => ram_block9a23.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
clocken1 => ram_block9a8.ENA1
clocken1 => ram_block9a9.ENA1
clocken1 => ram_block9a10.ENA1
clocken1 => ram_block9a11.ENA1
clocken1 => ram_block9a12.ENA1
clocken1 => ram_block9a13.ENA1
clocken1 => ram_block9a14.ENA1
clocken1 => ram_block9a15.ENA1
clocken1 => ram_block9a16.ENA1
clocken1 => ram_block9a17.ENA1
clocken1 => ram_block9a18.ENA1
clocken1 => ram_block9a19.ENA1
clocken1 => ram_block9a20.ENA1
clocken1 => ram_block9a21.ENA1
clocken1 => ram_block9a22.ENA1
clocken1 => ram_block9a23.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
data_a[10] => ram_block9a10.PORTADATAIN
data_a[11] => ram_block9a11.PORTADATAIN
data_a[12] => ram_block9a12.PORTADATAIN
data_a[13] => ram_block9a13.PORTADATAIN
data_a[14] => ram_block9a14.PORTADATAIN
data_a[15] => ram_block9a15.PORTADATAIN
data_a[16] => ram_block9a16.PORTADATAIN
data_a[17] => ram_block9a17.PORTADATAIN
data_a[18] => ram_block9a18.PORTADATAIN
data_a[19] => ram_block9a19.PORTADATAIN
data_a[20] => ram_block9a20.PORTADATAIN
data_a[21] => ram_block9a21.PORTADATAIN
data_a[22] => ram_block9a22.PORTADATAIN
data_a[23] => ram_block9a23.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
q_b[9] <= ram_block9a9.PORTBDATAOUT
q_b[10] <= ram_block9a10.PORTBDATAOUT
q_b[11] <= ram_block9a11.PORTBDATAOUT
q_b[12] <= ram_block9a12.PORTBDATAOUT
q_b[13] <= ram_block9a13.PORTBDATAOUT
q_b[14] <= ram_block9a14.PORTBDATAOUT
q_b[15] <= ram_block9a15.PORTBDATAOUT
q_b[16] <= ram_block9a16.PORTBDATAOUT
q_b[17] <= ram_block9a17.PORTBDATAOUT
q_b[18] <= ram_block9a18.PORTBDATAOUT
q_b[19] <= ram_block9a19.PORTBDATAOUT
q_b[20] <= ram_block9a20.PORTBDATAOUT
q_b[21] <= ram_block9a21.PORTBDATAOUT
q_b[22] <= ram_block9a22.PORTBDATAOUT
q_b[23] <= ram_block9a23.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a8.ENA0
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a9.ENA0
wren_a => ram_block9a10.PORTAWE
wren_a => ram_block9a10.ENA0
wren_a => ram_block9a11.PORTAWE
wren_a => ram_block9a11.ENA0
wren_a => ram_block9a12.PORTAWE
wren_a => ram_block9a12.ENA0
wren_a => ram_block9a13.PORTAWE
wren_a => ram_block9a13.ENA0
wren_a => ram_block9a14.PORTAWE
wren_a => ram_block9a14.ENA0
wren_a => ram_block9a15.PORTAWE
wren_a => ram_block9a15.ENA0
wren_a => ram_block9a16.PORTAWE
wren_a => ram_block9a16.ENA0
wren_a => ram_block9a17.PORTAWE
wren_a => ram_block9a17.ENA0
wren_a => ram_block9a18.PORTAWE
wren_a => ram_block9a18.ENA0
wren_a => ram_block9a19.PORTAWE
wren_a => ram_block9a19.ENA0
wren_a => ram_block9a20.PORTAWE
wren_a => ram_block9a20.ENA0
wren_a => ram_block9a21.PORTAWE
wren_a => ram_block9a21.ENA0
wren_a => ram_block9a22.PORTAWE
wren_a => ram_block9a22.ENA0
wren_a => ram_block9a23.PORTAWE
wren_a => ram_block9a23.ENA0


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp
clock => dffpipe_pe9:dffpipe11.clock
clrn => dffpipe_pe9:dffpipe11.clrn
d[0] => dffpipe_pe9:dffpipe11.d[0]
d[1] => dffpipe_pe9:dffpipe11.d[1]
d[2] => dffpipe_pe9:dffpipe11.d[2]
d[3] => dffpipe_pe9:dffpipe11.d[3]
d[4] => dffpipe_pe9:dffpipe11.d[4]
d[5] => dffpipe_pe9:dffpipe11.d[5]
d[6] => dffpipe_pe9:dffpipe11.d[6]
d[7] => dffpipe_pe9:dffpipe11.d[7]
d[8] => dffpipe_pe9:dffpipe11.d[8]
d[9] => dffpipe_pe9:dffpipe11.d[9]
q[0] <= dffpipe_pe9:dffpipe11.q[0]
q[1] <= dffpipe_pe9:dffpipe11.q[1]
q[2] <= dffpipe_pe9:dffpipe11.q[2]
q[3] <= dffpipe_pe9:dffpipe11.q[3]
q[4] <= dffpipe_pe9:dffpipe11.q[4]
q[5] <= dffpipe_pe9:dffpipe11.q[5]
q[6] <= dffpipe_pe9:dffpipe11.q[6]
q[7] <= dffpipe_pe9:dffpipe11.q[7]
q[8] <= dffpipe_pe9:dffpipe11.q[8]
q[9] <= dffpipe_pe9:dffpipe11.q[9]


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:ws_dgrp
clock => dffpipe_pe9:dffpipe11.clock
clrn => dffpipe_pe9:dffpipe11.clrn
d[0] => dffpipe_pe9:dffpipe11.d[0]
d[1] => dffpipe_pe9:dffpipe11.d[1]
d[2] => dffpipe_pe9:dffpipe11.d[2]
d[3] => dffpipe_pe9:dffpipe11.d[3]
d[4] => dffpipe_pe9:dffpipe11.d[4]
d[5] => dffpipe_pe9:dffpipe11.d[5]
d[6] => dffpipe_pe9:dffpipe11.d[6]
d[7] => dffpipe_pe9:dffpipe11.d[7]
d[8] => dffpipe_pe9:dffpipe11.d[8]
d[9] => dffpipe_pe9:dffpipe11.d[9]
q[0] <= dffpipe_pe9:dffpipe11.q[0]
q[1] <= dffpipe_pe9:dffpipe11.q[1]
q[2] <= dffpipe_pe9:dffpipe11.q[2]
q[3] <= dffpipe_pe9:dffpipe11.q[3]
q[4] <= dffpipe_pe9:dffpipe11.q[4]
q[5] <= dffpipe_pe9:dffpipe11.q[5]
q[6] <= dffpipe_pe9:dffpipe11.q[6]
q[7] <= dffpipe_pe9:dffpipe11.q[7]
q[8] <= dffpipe_pe9:dffpipe11.q[8]
q[9] <= dffpipe_pe9:dffpipe11.q[9]


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|alt_synch_pipe_ud8:ws_dgrp|dffpipe_pe9:dffpipe11
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|cmpr_b66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|cmpr_b66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|cmpr_b66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_4ij1:auto_generated.data[0]
data[1] => dcfifo_4ij1:auto_generated.data[1]
data[2] => dcfifo_4ij1:auto_generated.data[2]
data[3] => dcfifo_4ij1:auto_generated.data[3]
data[4] => dcfifo_4ij1:auto_generated.data[4]
data[5] => dcfifo_4ij1:auto_generated.data[5]
data[6] => dcfifo_4ij1:auto_generated.data[6]
data[7] => dcfifo_4ij1:auto_generated.data[7]
data[8] => dcfifo_4ij1:auto_generated.data[8]
data[9] => dcfifo_4ij1:auto_generated.data[9]
data[10] => dcfifo_4ij1:auto_generated.data[10]
data[11] => dcfifo_4ij1:auto_generated.data[11]
data[12] => dcfifo_4ij1:auto_generated.data[12]
data[13] => dcfifo_4ij1:auto_generated.data[13]
data[14] => dcfifo_4ij1:auto_generated.data[14]
data[15] => dcfifo_4ij1:auto_generated.data[15]
data[16] => dcfifo_4ij1:auto_generated.data[16]
data[17] => dcfifo_4ij1:auto_generated.data[17]
data[18] => dcfifo_4ij1:auto_generated.data[18]
data[19] => dcfifo_4ij1:auto_generated.data[19]
data[20] => dcfifo_4ij1:auto_generated.data[20]
data[21] => dcfifo_4ij1:auto_generated.data[21]
data[22] => dcfifo_4ij1:auto_generated.data[22]
data[23] => dcfifo_4ij1:auto_generated.data[23]
q[0] <= dcfifo_4ij1:auto_generated.q[0]
q[1] <= dcfifo_4ij1:auto_generated.q[1]
q[2] <= dcfifo_4ij1:auto_generated.q[2]
q[3] <= dcfifo_4ij1:auto_generated.q[3]
q[4] <= dcfifo_4ij1:auto_generated.q[4]
q[5] <= dcfifo_4ij1:auto_generated.q[5]
q[6] <= dcfifo_4ij1:auto_generated.q[6]
q[7] <= dcfifo_4ij1:auto_generated.q[7]
q[8] <= dcfifo_4ij1:auto_generated.q[8]
q[9] <= dcfifo_4ij1:auto_generated.q[9]
q[10] <= dcfifo_4ij1:auto_generated.q[10]
q[11] <= dcfifo_4ij1:auto_generated.q[11]
q[12] <= dcfifo_4ij1:auto_generated.q[12]
q[13] <= dcfifo_4ij1:auto_generated.q[13]
q[14] <= dcfifo_4ij1:auto_generated.q[14]
q[15] <= dcfifo_4ij1:auto_generated.q[15]
q[16] <= dcfifo_4ij1:auto_generated.q[16]
q[17] <= dcfifo_4ij1:auto_generated.q[17]
q[18] <= dcfifo_4ij1:auto_generated.q[18]
q[19] <= dcfifo_4ij1:auto_generated.q[19]
q[20] <= dcfifo_4ij1:auto_generated.q[20]
q[21] <= dcfifo_4ij1:auto_generated.q[21]
q[22] <= dcfifo_4ij1:auto_generated.q[22]
q[23] <= dcfifo_4ij1:auto_generated.q[23]
rdclk => dcfifo_4ij1:auto_generated.rdclk
rdreq => dcfifo_4ij1:auto_generated.rdreq
wrclk => dcfifo_4ij1:auto_generated.wrclk
wrreq => dcfifo_4ij1:auto_generated.wrreq
aclr => dcfifo_4ij1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
wrusedw[0] <= dcfifo_4ij1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_4ij1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_4ij1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_4ij1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_4ij1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_4ij1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_4ij1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_4ij1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_4ij1:auto_generated.wrusedw[8]


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_sj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[9].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_sj31:fifo_ram.data_a[0]
data[1] => altsyncram_sj31:fifo_ram.data_a[1]
data[2] => altsyncram_sj31:fifo_ram.data_a[2]
data[3] => altsyncram_sj31:fifo_ram.data_a[3]
data[4] => altsyncram_sj31:fifo_ram.data_a[4]
data[5] => altsyncram_sj31:fifo_ram.data_a[5]
data[6] => altsyncram_sj31:fifo_ram.data_a[6]
data[7] => altsyncram_sj31:fifo_ram.data_a[7]
data[8] => altsyncram_sj31:fifo_ram.data_a[8]
data[9] => altsyncram_sj31:fifo_ram.data_a[9]
data[10] => altsyncram_sj31:fifo_ram.data_a[10]
data[11] => altsyncram_sj31:fifo_ram.data_a[11]
data[12] => altsyncram_sj31:fifo_ram.data_a[12]
data[13] => altsyncram_sj31:fifo_ram.data_a[13]
data[14] => altsyncram_sj31:fifo_ram.data_a[14]
data[15] => altsyncram_sj31:fifo_ram.data_a[15]
data[16] => altsyncram_sj31:fifo_ram.data_a[16]
data[17] => altsyncram_sj31:fifo_ram.data_a[17]
data[18] => altsyncram_sj31:fifo_ram.data_a[18]
data[19] => altsyncram_sj31:fifo_ram.data_a[19]
data[20] => altsyncram_sj31:fifo_ram.data_a[20]
data[21] => altsyncram_sj31:fifo_ram.data_a[21]
data[22] => altsyncram_sj31:fifo_ram.data_a[22]
data[23] => altsyncram_sj31:fifo_ram.data_a[23]
q[0] <= altsyncram_sj31:fifo_ram.q_b[0]
q[1] <= altsyncram_sj31:fifo_ram.q_b[1]
q[2] <= altsyncram_sj31:fifo_ram.q_b[2]
q[3] <= altsyncram_sj31:fifo_ram.q_b[3]
q[4] <= altsyncram_sj31:fifo_ram.q_b[4]
q[5] <= altsyncram_sj31:fifo_ram.q_b[5]
q[6] <= altsyncram_sj31:fifo_ram.q_b[6]
q[7] <= altsyncram_sj31:fifo_ram.q_b[7]
q[8] <= altsyncram_sj31:fifo_ram.q_b[8]
q[9] <= altsyncram_sj31:fifo_ram.q_b[9]
q[10] <= altsyncram_sj31:fifo_ram.q_b[10]
q[11] <= altsyncram_sj31:fifo_ram.q_b[11]
q[12] <= altsyncram_sj31:fifo_ram.q_b[12]
q[13] <= altsyncram_sj31:fifo_ram.q_b[13]
q[14] <= altsyncram_sj31:fifo_ram.q_b[14]
q[15] <= altsyncram_sj31:fifo_ram.q_b[15]
q[16] <= altsyncram_sj31:fifo_ram.q_b[16]
q[17] <= altsyncram_sj31:fifo_ram.q_b[17]
q[18] <= altsyncram_sj31:fifo_ram.q_b[18]
q[19] <= altsyncram_sj31:fifo_ram.q_b[19]
q[20] <= altsyncram_sj31:fifo_ram.q_b[20]
q[21] <= altsyncram_sj31:fifo_ram.q_b[21]
q[22] <= altsyncram_sj31:fifo_ram.q_b[22]
q[23] <= altsyncram_sj31:fifo_ram.q_b[23]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_sj31:fifo_ram.clock1
rdclk => alt_synch_pipe_d98:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_sj31:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter3a1.IN0
aclr => counter3a0.IN0
aclr => parity4.IN0
aclr => sub_parity5a[2].IN0
aclr => sub_parity5a[1].IN0
aclr => sub_parity5a[0].IN0
clock => counter3a0.CLK
clock => counter3a1.CLK
clock => counter3a2.CLK
clock => counter3a3.CLK
clock => counter3a4.CLK
clock => counter3a5.CLK
clock => counter3a6.CLK
clock => counter3a7.CLK
clock => counter3a8.CLK
clock => counter3a9.CLK
clock => parity4.CLK
clock => sub_parity5a[2].CLK
clock => sub_parity5a[1].CLK
clock => sub_parity5a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter3a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter3a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter3a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter3a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter3a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter3a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter3a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter3a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter3a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter3a9.DB_MAX_OUTPUT_PORT_TYPE


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter6a1.IN0
aclr => counter6a0.IN0
aclr => parity7.IN0
aclr => sub_parity8a[2].IN0
aclr => sub_parity8a[1].IN0
aclr => sub_parity8a[0].IN0
clock => counter6a0.CLK
clock => counter6a1.CLK
clock => counter6a2.CLK
clock => counter6a3.CLK
clock => counter6a4.CLK
clock => counter6a5.CLK
clock => counter6a6.CLK
clock => counter6a7.CLK
clock => counter6a8.CLK
clock => counter6a9.CLK
clock => parity7.CLK
clock => sub_parity8a[2].CLK
clock => sub_parity8a[1].CLK
clock => sub_parity8a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a9.DB_MAX_OUTPUT_PORT_TYPE


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
aclr1 => ram_block9a8.CLR1
aclr1 => ram_block9a9.CLR1
aclr1 => ram_block9a10.CLR1
aclr1 => ram_block9a11.CLR1
aclr1 => ram_block9a12.CLR1
aclr1 => ram_block9a13.CLR1
aclr1 => ram_block9a14.CLR1
aclr1 => ram_block9a15.CLR1
aclr1 => ram_block9a16.CLR1
aclr1 => ram_block9a17.CLR1
aclr1 => ram_block9a18.CLR1
aclr1 => ram_block9a19.CLR1
aclr1 => ram_block9a20.CLR1
aclr1 => ram_block9a21.CLR1
aclr1 => ram_block9a22.CLR1
aclr1 => ram_block9a23.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[0] => ram_block9a16.PORTAADDR
address_a[0] => ram_block9a17.PORTAADDR
address_a[0] => ram_block9a18.PORTAADDR
address_a[0] => ram_block9a19.PORTAADDR
address_a[0] => ram_block9a20.PORTAADDR
address_a[0] => ram_block9a21.PORTAADDR
address_a[0] => ram_block9a22.PORTAADDR
address_a[0] => ram_block9a23.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[1] => ram_block9a16.PORTAADDR1
address_a[1] => ram_block9a17.PORTAADDR1
address_a[1] => ram_block9a18.PORTAADDR1
address_a[1] => ram_block9a19.PORTAADDR1
address_a[1] => ram_block9a20.PORTAADDR1
address_a[1] => ram_block9a21.PORTAADDR1
address_a[1] => ram_block9a22.PORTAADDR1
address_a[1] => ram_block9a23.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[2] => ram_block9a16.PORTAADDR2
address_a[2] => ram_block9a17.PORTAADDR2
address_a[2] => ram_block9a18.PORTAADDR2
address_a[2] => ram_block9a19.PORTAADDR2
address_a[2] => ram_block9a20.PORTAADDR2
address_a[2] => ram_block9a21.PORTAADDR2
address_a[2] => ram_block9a22.PORTAADDR2
address_a[2] => ram_block9a23.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[3] => ram_block9a8.PORTAADDR3
address_a[3] => ram_block9a9.PORTAADDR3
address_a[3] => ram_block9a10.PORTAADDR3
address_a[3] => ram_block9a11.PORTAADDR3
address_a[3] => ram_block9a12.PORTAADDR3
address_a[3] => ram_block9a13.PORTAADDR3
address_a[3] => ram_block9a14.PORTAADDR3
address_a[3] => ram_block9a15.PORTAADDR3
address_a[3] => ram_block9a16.PORTAADDR3
address_a[3] => ram_block9a17.PORTAADDR3
address_a[3] => ram_block9a18.PORTAADDR3
address_a[3] => ram_block9a19.PORTAADDR3
address_a[3] => ram_block9a20.PORTAADDR3
address_a[3] => ram_block9a21.PORTAADDR3
address_a[3] => ram_block9a22.PORTAADDR3
address_a[3] => ram_block9a23.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[4] => ram_block9a8.PORTAADDR4
address_a[4] => ram_block9a9.PORTAADDR4
address_a[4] => ram_block9a10.PORTAADDR4
address_a[4] => ram_block9a11.PORTAADDR4
address_a[4] => ram_block9a12.PORTAADDR4
address_a[4] => ram_block9a13.PORTAADDR4
address_a[4] => ram_block9a14.PORTAADDR4
address_a[4] => ram_block9a15.PORTAADDR4
address_a[4] => ram_block9a16.PORTAADDR4
address_a[4] => ram_block9a17.PORTAADDR4
address_a[4] => ram_block9a18.PORTAADDR4
address_a[4] => ram_block9a19.PORTAADDR4
address_a[4] => ram_block9a20.PORTAADDR4
address_a[4] => ram_block9a21.PORTAADDR4
address_a[4] => ram_block9a22.PORTAADDR4
address_a[4] => ram_block9a23.PORTAADDR4
address_a[5] => ram_block9a0.PORTAADDR5
address_a[5] => ram_block9a1.PORTAADDR5
address_a[5] => ram_block9a2.PORTAADDR5
address_a[5] => ram_block9a3.PORTAADDR5
address_a[5] => ram_block9a4.PORTAADDR5
address_a[5] => ram_block9a5.PORTAADDR5
address_a[5] => ram_block9a6.PORTAADDR5
address_a[5] => ram_block9a7.PORTAADDR5
address_a[5] => ram_block9a8.PORTAADDR5
address_a[5] => ram_block9a9.PORTAADDR5
address_a[5] => ram_block9a10.PORTAADDR5
address_a[5] => ram_block9a11.PORTAADDR5
address_a[5] => ram_block9a12.PORTAADDR5
address_a[5] => ram_block9a13.PORTAADDR5
address_a[5] => ram_block9a14.PORTAADDR5
address_a[5] => ram_block9a15.PORTAADDR5
address_a[5] => ram_block9a16.PORTAADDR5
address_a[5] => ram_block9a17.PORTAADDR5
address_a[5] => ram_block9a18.PORTAADDR5
address_a[5] => ram_block9a19.PORTAADDR5
address_a[5] => ram_block9a20.PORTAADDR5
address_a[5] => ram_block9a21.PORTAADDR5
address_a[5] => ram_block9a22.PORTAADDR5
address_a[5] => ram_block9a23.PORTAADDR5
address_a[6] => ram_block9a0.PORTAADDR6
address_a[6] => ram_block9a1.PORTAADDR6
address_a[6] => ram_block9a2.PORTAADDR6
address_a[6] => ram_block9a3.PORTAADDR6
address_a[6] => ram_block9a4.PORTAADDR6
address_a[6] => ram_block9a5.PORTAADDR6
address_a[6] => ram_block9a6.PORTAADDR6
address_a[6] => ram_block9a7.PORTAADDR6
address_a[6] => ram_block9a8.PORTAADDR6
address_a[6] => ram_block9a9.PORTAADDR6
address_a[6] => ram_block9a10.PORTAADDR6
address_a[6] => ram_block9a11.PORTAADDR6
address_a[6] => ram_block9a12.PORTAADDR6
address_a[6] => ram_block9a13.PORTAADDR6
address_a[6] => ram_block9a14.PORTAADDR6
address_a[6] => ram_block9a15.PORTAADDR6
address_a[6] => ram_block9a16.PORTAADDR6
address_a[6] => ram_block9a17.PORTAADDR6
address_a[6] => ram_block9a18.PORTAADDR6
address_a[6] => ram_block9a19.PORTAADDR6
address_a[6] => ram_block9a20.PORTAADDR6
address_a[6] => ram_block9a21.PORTAADDR6
address_a[6] => ram_block9a22.PORTAADDR6
address_a[6] => ram_block9a23.PORTAADDR6
address_a[7] => ram_block9a0.PORTAADDR7
address_a[7] => ram_block9a1.PORTAADDR7
address_a[7] => ram_block9a2.PORTAADDR7
address_a[7] => ram_block9a3.PORTAADDR7
address_a[7] => ram_block9a4.PORTAADDR7
address_a[7] => ram_block9a5.PORTAADDR7
address_a[7] => ram_block9a6.PORTAADDR7
address_a[7] => ram_block9a7.PORTAADDR7
address_a[7] => ram_block9a8.PORTAADDR7
address_a[7] => ram_block9a9.PORTAADDR7
address_a[7] => ram_block9a10.PORTAADDR7
address_a[7] => ram_block9a11.PORTAADDR7
address_a[7] => ram_block9a12.PORTAADDR7
address_a[7] => ram_block9a13.PORTAADDR7
address_a[7] => ram_block9a14.PORTAADDR7
address_a[7] => ram_block9a15.PORTAADDR7
address_a[7] => ram_block9a16.PORTAADDR7
address_a[7] => ram_block9a17.PORTAADDR7
address_a[7] => ram_block9a18.PORTAADDR7
address_a[7] => ram_block9a19.PORTAADDR7
address_a[7] => ram_block9a20.PORTAADDR7
address_a[7] => ram_block9a21.PORTAADDR7
address_a[7] => ram_block9a22.PORTAADDR7
address_a[7] => ram_block9a23.PORTAADDR7
address_a[8] => ram_block9a0.PORTAADDR8
address_a[8] => ram_block9a1.PORTAADDR8
address_a[8] => ram_block9a2.PORTAADDR8
address_a[8] => ram_block9a3.PORTAADDR8
address_a[8] => ram_block9a4.PORTAADDR8
address_a[8] => ram_block9a5.PORTAADDR8
address_a[8] => ram_block9a6.PORTAADDR8
address_a[8] => ram_block9a7.PORTAADDR8
address_a[8] => ram_block9a8.PORTAADDR8
address_a[8] => ram_block9a9.PORTAADDR8
address_a[8] => ram_block9a10.PORTAADDR8
address_a[8] => ram_block9a11.PORTAADDR8
address_a[8] => ram_block9a12.PORTAADDR8
address_a[8] => ram_block9a13.PORTAADDR8
address_a[8] => ram_block9a14.PORTAADDR8
address_a[8] => ram_block9a15.PORTAADDR8
address_a[8] => ram_block9a16.PORTAADDR8
address_a[8] => ram_block9a17.PORTAADDR8
address_a[8] => ram_block9a18.PORTAADDR8
address_a[8] => ram_block9a19.PORTAADDR8
address_a[8] => ram_block9a20.PORTAADDR8
address_a[8] => ram_block9a21.PORTAADDR8
address_a[8] => ram_block9a22.PORTAADDR8
address_a[8] => ram_block9a23.PORTAADDR8
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[0] => ram_block9a16.PORTBADDR
address_b[0] => ram_block9a17.PORTBADDR
address_b[0] => ram_block9a18.PORTBADDR
address_b[0] => ram_block9a19.PORTBADDR
address_b[0] => ram_block9a20.PORTBADDR
address_b[0] => ram_block9a21.PORTBADDR
address_b[0] => ram_block9a22.PORTBADDR
address_b[0] => ram_block9a23.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[1] => ram_block9a16.PORTBADDR1
address_b[1] => ram_block9a17.PORTBADDR1
address_b[1] => ram_block9a18.PORTBADDR1
address_b[1] => ram_block9a19.PORTBADDR1
address_b[1] => ram_block9a20.PORTBADDR1
address_b[1] => ram_block9a21.PORTBADDR1
address_b[1] => ram_block9a22.PORTBADDR1
address_b[1] => ram_block9a23.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[2] => ram_block9a16.PORTBADDR2
address_b[2] => ram_block9a17.PORTBADDR2
address_b[2] => ram_block9a18.PORTBADDR2
address_b[2] => ram_block9a19.PORTBADDR2
address_b[2] => ram_block9a20.PORTBADDR2
address_b[2] => ram_block9a21.PORTBADDR2
address_b[2] => ram_block9a22.PORTBADDR2
address_b[2] => ram_block9a23.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[3] => ram_block9a8.PORTBADDR3
address_b[3] => ram_block9a9.PORTBADDR3
address_b[3] => ram_block9a10.PORTBADDR3
address_b[3] => ram_block9a11.PORTBADDR3
address_b[3] => ram_block9a12.PORTBADDR3
address_b[3] => ram_block9a13.PORTBADDR3
address_b[3] => ram_block9a14.PORTBADDR3
address_b[3] => ram_block9a15.PORTBADDR3
address_b[3] => ram_block9a16.PORTBADDR3
address_b[3] => ram_block9a17.PORTBADDR3
address_b[3] => ram_block9a18.PORTBADDR3
address_b[3] => ram_block9a19.PORTBADDR3
address_b[3] => ram_block9a20.PORTBADDR3
address_b[3] => ram_block9a21.PORTBADDR3
address_b[3] => ram_block9a22.PORTBADDR3
address_b[3] => ram_block9a23.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[4] => ram_block9a8.PORTBADDR4
address_b[4] => ram_block9a9.PORTBADDR4
address_b[4] => ram_block9a10.PORTBADDR4
address_b[4] => ram_block9a11.PORTBADDR4
address_b[4] => ram_block9a12.PORTBADDR4
address_b[4] => ram_block9a13.PORTBADDR4
address_b[4] => ram_block9a14.PORTBADDR4
address_b[4] => ram_block9a15.PORTBADDR4
address_b[4] => ram_block9a16.PORTBADDR4
address_b[4] => ram_block9a17.PORTBADDR4
address_b[4] => ram_block9a18.PORTBADDR4
address_b[4] => ram_block9a19.PORTBADDR4
address_b[4] => ram_block9a20.PORTBADDR4
address_b[4] => ram_block9a21.PORTBADDR4
address_b[4] => ram_block9a22.PORTBADDR4
address_b[4] => ram_block9a23.PORTBADDR4
address_b[5] => ram_block9a0.PORTBADDR5
address_b[5] => ram_block9a1.PORTBADDR5
address_b[5] => ram_block9a2.PORTBADDR5
address_b[5] => ram_block9a3.PORTBADDR5
address_b[5] => ram_block9a4.PORTBADDR5
address_b[5] => ram_block9a5.PORTBADDR5
address_b[5] => ram_block9a6.PORTBADDR5
address_b[5] => ram_block9a7.PORTBADDR5
address_b[5] => ram_block9a8.PORTBADDR5
address_b[5] => ram_block9a9.PORTBADDR5
address_b[5] => ram_block9a10.PORTBADDR5
address_b[5] => ram_block9a11.PORTBADDR5
address_b[5] => ram_block9a12.PORTBADDR5
address_b[5] => ram_block9a13.PORTBADDR5
address_b[5] => ram_block9a14.PORTBADDR5
address_b[5] => ram_block9a15.PORTBADDR5
address_b[5] => ram_block9a16.PORTBADDR5
address_b[5] => ram_block9a17.PORTBADDR5
address_b[5] => ram_block9a18.PORTBADDR5
address_b[5] => ram_block9a19.PORTBADDR5
address_b[5] => ram_block9a20.PORTBADDR5
address_b[5] => ram_block9a21.PORTBADDR5
address_b[5] => ram_block9a22.PORTBADDR5
address_b[5] => ram_block9a23.PORTBADDR5
address_b[6] => ram_block9a0.PORTBADDR6
address_b[6] => ram_block9a1.PORTBADDR6
address_b[6] => ram_block9a2.PORTBADDR6
address_b[6] => ram_block9a3.PORTBADDR6
address_b[6] => ram_block9a4.PORTBADDR6
address_b[6] => ram_block9a5.PORTBADDR6
address_b[6] => ram_block9a6.PORTBADDR6
address_b[6] => ram_block9a7.PORTBADDR6
address_b[6] => ram_block9a8.PORTBADDR6
address_b[6] => ram_block9a9.PORTBADDR6
address_b[6] => ram_block9a10.PORTBADDR6
address_b[6] => ram_block9a11.PORTBADDR6
address_b[6] => ram_block9a12.PORTBADDR6
address_b[6] => ram_block9a13.PORTBADDR6
address_b[6] => ram_block9a14.PORTBADDR6
address_b[6] => ram_block9a15.PORTBADDR6
address_b[6] => ram_block9a16.PORTBADDR6
address_b[6] => ram_block9a17.PORTBADDR6
address_b[6] => ram_block9a18.PORTBADDR6
address_b[6] => ram_block9a19.PORTBADDR6
address_b[6] => ram_block9a20.PORTBADDR6
address_b[6] => ram_block9a21.PORTBADDR6
address_b[6] => ram_block9a22.PORTBADDR6
address_b[6] => ram_block9a23.PORTBADDR6
address_b[7] => ram_block9a0.PORTBADDR7
address_b[7] => ram_block9a1.PORTBADDR7
address_b[7] => ram_block9a2.PORTBADDR7
address_b[7] => ram_block9a3.PORTBADDR7
address_b[7] => ram_block9a4.PORTBADDR7
address_b[7] => ram_block9a5.PORTBADDR7
address_b[7] => ram_block9a6.PORTBADDR7
address_b[7] => ram_block9a7.PORTBADDR7
address_b[7] => ram_block9a8.PORTBADDR7
address_b[7] => ram_block9a9.PORTBADDR7
address_b[7] => ram_block9a10.PORTBADDR7
address_b[7] => ram_block9a11.PORTBADDR7
address_b[7] => ram_block9a12.PORTBADDR7
address_b[7] => ram_block9a13.PORTBADDR7
address_b[7] => ram_block9a14.PORTBADDR7
address_b[7] => ram_block9a15.PORTBADDR7
address_b[7] => ram_block9a16.PORTBADDR7
address_b[7] => ram_block9a17.PORTBADDR7
address_b[7] => ram_block9a18.PORTBADDR7
address_b[7] => ram_block9a19.PORTBADDR7
address_b[7] => ram_block9a20.PORTBADDR7
address_b[7] => ram_block9a21.PORTBADDR7
address_b[7] => ram_block9a22.PORTBADDR7
address_b[7] => ram_block9a23.PORTBADDR7
address_b[8] => ram_block9a0.PORTBADDR8
address_b[8] => ram_block9a1.PORTBADDR8
address_b[8] => ram_block9a2.PORTBADDR8
address_b[8] => ram_block9a3.PORTBADDR8
address_b[8] => ram_block9a4.PORTBADDR8
address_b[8] => ram_block9a5.PORTBADDR8
address_b[8] => ram_block9a6.PORTBADDR8
address_b[8] => ram_block9a7.PORTBADDR8
address_b[8] => ram_block9a8.PORTBADDR8
address_b[8] => ram_block9a9.PORTBADDR8
address_b[8] => ram_block9a10.PORTBADDR8
address_b[8] => ram_block9a11.PORTBADDR8
address_b[8] => ram_block9a12.PORTBADDR8
address_b[8] => ram_block9a13.PORTBADDR8
address_b[8] => ram_block9a14.PORTBADDR8
address_b[8] => ram_block9a15.PORTBADDR8
address_b[8] => ram_block9a16.PORTBADDR8
address_b[8] => ram_block9a17.PORTBADDR8
address_b[8] => ram_block9a18.PORTBADDR8
address_b[8] => ram_block9a19.PORTBADDR8
address_b[8] => ram_block9a20.PORTBADDR8
address_b[8] => ram_block9a21.PORTBADDR8
address_b[8] => ram_block9a22.PORTBADDR8
address_b[8] => ram_block9a23.PORTBADDR8
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
addressstall_b => ram_block9a16.PORTBADDRSTALL
addressstall_b => ram_block9a17.PORTBADDRSTALL
addressstall_b => ram_block9a18.PORTBADDRSTALL
addressstall_b => ram_block9a19.PORTBADDRSTALL
addressstall_b => ram_block9a20.PORTBADDRSTALL
addressstall_b => ram_block9a21.PORTBADDRSTALL
addressstall_b => ram_block9a22.PORTBADDRSTALL
addressstall_b => ram_block9a23.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock0 => ram_block9a16.CLK0
clock0 => ram_block9a17.CLK0
clock0 => ram_block9a18.CLK0
clock0 => ram_block9a19.CLK0
clock0 => ram_block9a20.CLK0
clock0 => ram_block9a21.CLK0
clock0 => ram_block9a22.CLK0
clock0 => ram_block9a23.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
clock1 => ram_block9a16.CLK1
clock1 => ram_block9a17.CLK1
clock1 => ram_block9a18.CLK1
clock1 => ram_block9a19.CLK1
clock1 => ram_block9a20.CLK1
clock1 => ram_block9a21.CLK1
clock1 => ram_block9a22.CLK1
clock1 => ram_block9a23.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
clocken1 => ram_block9a8.ENA1
clocken1 => ram_block9a9.ENA1
clocken1 => ram_block9a10.ENA1
clocken1 => ram_block9a11.ENA1
clocken1 => ram_block9a12.ENA1
clocken1 => ram_block9a13.ENA1
clocken1 => ram_block9a14.ENA1
clocken1 => ram_block9a15.ENA1
clocken1 => ram_block9a16.ENA1
clocken1 => ram_block9a17.ENA1
clocken1 => ram_block9a18.ENA1
clocken1 => ram_block9a19.ENA1
clocken1 => ram_block9a20.ENA1
clocken1 => ram_block9a21.ENA1
clocken1 => ram_block9a22.ENA1
clocken1 => ram_block9a23.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
data_a[10] => ram_block9a10.PORTADATAIN
data_a[11] => ram_block9a11.PORTADATAIN
data_a[12] => ram_block9a12.PORTADATAIN
data_a[13] => ram_block9a13.PORTADATAIN
data_a[14] => ram_block9a14.PORTADATAIN
data_a[15] => ram_block9a15.PORTADATAIN
data_a[16] => ram_block9a16.PORTADATAIN
data_a[17] => ram_block9a17.PORTADATAIN
data_a[18] => ram_block9a18.PORTADATAIN
data_a[19] => ram_block9a19.PORTADATAIN
data_a[20] => ram_block9a20.PORTADATAIN
data_a[21] => ram_block9a21.PORTADATAIN
data_a[22] => ram_block9a22.PORTADATAIN
data_a[23] => ram_block9a23.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
q_b[9] <= ram_block9a9.PORTBDATAOUT
q_b[10] <= ram_block9a10.PORTBDATAOUT
q_b[11] <= ram_block9a11.PORTBDATAOUT
q_b[12] <= ram_block9a12.PORTBDATAOUT
q_b[13] <= ram_block9a13.PORTBDATAOUT
q_b[14] <= ram_block9a14.PORTBDATAOUT
q_b[15] <= ram_block9a15.PORTBDATAOUT
q_b[16] <= ram_block9a16.PORTBDATAOUT
q_b[17] <= ram_block9a17.PORTBDATAOUT
q_b[18] <= ram_block9a18.PORTBDATAOUT
q_b[19] <= ram_block9a19.PORTBDATAOUT
q_b[20] <= ram_block9a20.PORTBDATAOUT
q_b[21] <= ram_block9a21.PORTBDATAOUT
q_b[22] <= ram_block9a22.PORTBDATAOUT
q_b[23] <= ram_block9a23.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a8.ENA0
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a9.ENA0
wren_a => ram_block9a10.PORTAWE
wren_a => ram_block9a10.ENA0
wren_a => ram_block9a11.PORTAWE
wren_a => ram_block9a11.ENA0
wren_a => ram_block9a12.PORTAWE
wren_a => ram_block9a12.ENA0
wren_a => ram_block9a13.PORTAWE
wren_a => ram_block9a13.ENA0
wren_a => ram_block9a14.PORTAWE
wren_a => ram_block9a14.ENA0
wren_a => ram_block9a15.PORTAWE
wren_a => ram_block9a15.ENA0
wren_a => ram_block9a16.PORTAWE
wren_a => ram_block9a16.ENA0
wren_a => ram_block9a17.PORTAWE
wren_a => ram_block9a17.ENA0
wren_a => ram_block9a18.PORTAWE
wren_a => ram_block9a18.ENA0
wren_a => ram_block9a19.PORTAWE
wren_a => ram_block9a19.ENA0
wren_a => ram_block9a20.PORTAWE
wren_a => ram_block9a20.ENA0
wren_a => ram_block9a21.PORTAWE
wren_a => ram_block9a21.ENA0
wren_a => ram_block9a22.PORTAWE
wren_a => ram_block9a22.ENA0
wren_a => ram_block9a23.PORTAWE
wren_a => ram_block9a23.ENA0


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_d98:rs_dgwp
clock => dffpipe_oe9:dffpipe3.clock
clrn => dffpipe_oe9:dffpipe3.clrn
d[0] => dffpipe_oe9:dffpipe3.d[0]
d[1] => dffpipe_oe9:dffpipe3.d[1]
d[2] => dffpipe_oe9:dffpipe3.d[2]
d[3] => dffpipe_oe9:dffpipe3.d[3]
d[4] => dffpipe_oe9:dffpipe3.d[4]
d[5] => dffpipe_oe9:dffpipe3.d[5]
d[6] => dffpipe_oe9:dffpipe3.d[6]
d[7] => dffpipe_oe9:dffpipe3.d[7]
d[8] => dffpipe_oe9:dffpipe3.d[8]
d[9] => dffpipe_oe9:dffpipe3.d[9]
q[0] <= dffpipe_oe9:dffpipe3.q[0]
q[1] <= dffpipe_oe9:dffpipe3.q[1]
q[2] <= dffpipe_oe9:dffpipe3.q[2]
q[3] <= dffpipe_oe9:dffpipe3.q[3]
q[4] <= dffpipe_oe9:dffpipe3.q[4]
q[5] <= dffpipe_oe9:dffpipe3.q[5]
q[6] <= dffpipe_oe9:dffpipe3.q[6]
q[7] <= dffpipe_oe9:dffpipe3.q[7]
q[8] <= dffpipe_oe9:dffpipe3.q[8]
q[9] <= dffpipe_oe9:dffpipe3.q[9]


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_d98:rs_dgwp|dffpipe_oe9:dffpipe3
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe4.clock
clrn => dffpipe_qe9:dffpipe4.clrn
d[0] => dffpipe_qe9:dffpipe4.d[0]
d[1] => dffpipe_qe9:dffpipe4.d[1]
d[2] => dffpipe_qe9:dffpipe4.d[2]
d[3] => dffpipe_qe9:dffpipe4.d[3]
d[4] => dffpipe_qe9:dffpipe4.d[4]
d[5] => dffpipe_qe9:dffpipe4.d[5]
d[6] => dffpipe_qe9:dffpipe4.d[6]
d[7] => dffpipe_qe9:dffpipe4.d[7]
d[8] => dffpipe_qe9:dffpipe4.d[8]
d[9] => dffpipe_qe9:dffpipe4.d[9]
q[0] <= dffpipe_qe9:dffpipe4.q[0]
q[1] <= dffpipe_qe9:dffpipe4.q[1]
q[2] <= dffpipe_qe9:dffpipe4.q[2]
q[3] <= dffpipe_qe9:dffpipe4.q[3]
q[4] <= dffpipe_qe9:dffpipe4.q[4]
q[5] <= dffpipe_qe9:dffpipe4.q[5]
q[6] <= dffpipe_qe9:dffpipe4.q[6]
q[7] <= dffpipe_qe9:dffpipe4.q[7]
q[8] <= dffpipe_qe9:dffpipe4.q[8]
q[9] <= dffpipe_qe9:dffpipe4.q[9]


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4
clock => dffe5a[9].CLK
clock => dffe5a[8].CLK
clock => dffe5a[7].CLK
clock => dffe5a[6].CLK
clock => dffe5a[5].CLK
clock => dffe5a[4].CLK
clock => dffe5a[3].CLK
clock => dffe5a[2].CLK
clock => dffe5a[1].CLK
clock => dffe5a[0].CLK
clrn => dffe5a[9].ACLR
clrn => dffe5a[8].ACLR
clrn => dffe5a[7].ACLR
clrn => dffe5a[6].ACLR
clrn => dffe5a[5].ACLR
clrn => dffe5a[4].ACLR
clrn => dffe5a[3].ACLR
clrn => dffe5a[2].ACLR
clrn => dffe5a[1].ACLR
clrn => dffe5a[0].ACLR
d[0] => dffe5a[0].IN0
d[1] => dffe5a[1].IN0
d[2] => dffe5a[2].IN0
d[3] => dffe5a[3].IN0
d[4] => dffe5a[4].IN0
d[5] => dffe5a[5].IN0
d[6] => dffe5a[6].IN0
d[7] => dffe5a[7].IN0
d[8] => dffe5a[8].IN0
d[9] => dffe5a[9].IN0
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|cmpr_b66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|cmpr_b66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|cmpr_b66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|CMOS_VIP_HDL_Demo|Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|CMOS_VIP_HDL_Demo|lcd_driver:u_lcd_driver
clk => vcnt[0].CLK
clk => vcnt[1].CLK
clk => vcnt[2].CLK
clk => vcnt[3].CLK
clk => vcnt[4].CLK
clk => vcnt[5].CLK
clk => vcnt[6].CLK
clk => vcnt[7].CLK
clk => vcnt[8].CLK
clk => vcnt[9].CLK
clk => vcnt[10].CLK
clk => hcnt[0].CLK
clk => hcnt[1].CLK
clk => hcnt[2].CLK
clk => hcnt[3].CLK
clk => hcnt[4].CLK
clk => hcnt[5].CLK
clk => hcnt[6].CLK
clk => hcnt[7].CLK
clk => hcnt[8].CLK
clk => hcnt[9].CLK
clk => hcnt[10].CLK
clk => lcd_dclk.DATAIN
rst_n => hcnt[0].ACLR
rst_n => hcnt[1].ACLR
rst_n => hcnt[2].ACLR
rst_n => hcnt[3].ACLR
rst_n => hcnt[4].ACLR
rst_n => hcnt[5].ACLR
rst_n => hcnt[6].ACLR
rst_n => hcnt[7].ACLR
rst_n => hcnt[8].ACLR
rst_n => hcnt[9].ACLR
rst_n => hcnt[10].ACLR
rst_n => vcnt[0].ACLR
rst_n => vcnt[1].ACLR
rst_n => vcnt[2].ACLR
rst_n => vcnt[3].ACLR
rst_n => vcnt[4].ACLR
rst_n => vcnt[5].ACLR
rst_n => vcnt[6].ACLR
rst_n => vcnt[7].ACLR
rst_n => vcnt[8].ACLR
rst_n => vcnt[9].ACLR
rst_n => vcnt[10].ACLR
lcd_dclk <= clk.DB_MAX_OUTPUT_PORT_TYPE
lcd_blank <= lcd_blank.DB_MAX_OUTPUT_PORT_TYPE
lcd_sync <= <GND>
lcd_hs <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
lcd_vs <= LessThan3.DB_MAX_OUTPUT_PORT_TYPE
lcd_en <= lcd_en.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[0] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[1] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[2] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[3] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[4] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[5] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[6] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[7] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[8] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[9] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[10] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[11] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[12] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[13] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[14] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[15] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[16] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[17] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[18] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[19] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[20] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[21] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[22] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[23] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_request <= lcd_request.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[0] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[1] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[2] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[3] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[4] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[5] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[6] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[7] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[8] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[9] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[10] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[0] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[1] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[2] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[3] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[4] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[5] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[6] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[7] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[8] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[9] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[10] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[0] => lcd_rgb.DATAB
lcd_data[1] => lcd_rgb.DATAB
lcd_data[2] => lcd_rgb.DATAB
lcd_data[3] => lcd_rgb.DATAB
lcd_data[4] => lcd_rgb.DATAB
lcd_data[5] => lcd_rgb.DATAB
lcd_data[6] => lcd_rgb.DATAB
lcd_data[7] => lcd_rgb.DATAB
lcd_data[8] => lcd_rgb.DATAB
lcd_data[9] => lcd_rgb.DATAB
lcd_data[10] => lcd_rgb.DATAB
lcd_data[11] => lcd_rgb.DATAB
lcd_data[12] => lcd_rgb.DATAB
lcd_data[13] => lcd_rgb.DATAB
lcd_data[14] => lcd_rgb.DATAB
lcd_data[15] => lcd_rgb.DATAB
lcd_data[16] => lcd_rgb.DATAB
lcd_data[17] => lcd_rgb.DATAB
lcd_data[18] => lcd_rgb.DATAB
lcd_data[19] => lcd_rgb.DATAB
lcd_data[20] => lcd_rgb.DATAB
lcd_data[21] => lcd_rgb.DATAB
lcd_data[22] => lcd_rgb.DATAB
lcd_data[23] => lcd_rgb.DATAB


|CMOS_VIP_HDL_Demo|led_74595_driver:u_led_74595_driver
clk => led_cnt[0].CLK
clk => led_cnt[1].CLK
clk => led_cnt[2].CLK
clk => led_cnt[3].CLK
clk => shift_state.CLK
clk => delay_cnt[0].CLK
clk => delay_cnt[1].CLK
clk => delay_cnt[2].CLK
clk => update_flag.CLK
clk => led_data_r[0].CLK
clk => led_data_r[1].CLK
clk => led_data_r[2].CLK
clk => led_data_r[3].CLK
clk => led_data_r[4].CLK
clk => led_data_r[5].CLK
clk => led_data_r[6].CLK
clk => led_data_r[7].CLK
rst_n => update_flag.PRESET
rst_n => led_data_r[0].ACLR
rst_n => led_data_r[1].ACLR
rst_n => led_data_r[2].ACLR
rst_n => led_data_r[3].ACLR
rst_n => led_data_r[4].ACLR
rst_n => led_data_r[5].ACLR
rst_n => led_data_r[6].ACLR
rst_n => led_data_r[7].ACLR
rst_n => delay_cnt[0].ACLR
rst_n => delay_cnt[1].ACLR
rst_n => delay_cnt[2].ACLR
rst_n => led_cnt[0].ACLR
rst_n => led_cnt[1].ACLR
rst_n => led_cnt[2].ACLR
rst_n => led_cnt[3].ACLR
rst_n => shift_state.ACLR
led595_dout <= led595_dout.DB_MAX_OUTPUT_PORT_TYPE
led595_clk <= led595_clk.DB_MAX_OUTPUT_PORT_TYPE
led595_latch <= led595_latch.DB_MAX_OUTPUT_PORT_TYPE
led_data[0] => Equal0.IN7
led_data[0] => led_data_r[0].DATAIN
led_data[0] => Mux0.IN3
led_data[1] => Equal0.IN6
led_data[1] => led_data_r[1].DATAIN
led_data[1] => Mux0.IN4
led_data[2] => Equal0.IN5
led_data[2] => led_data_r[2].DATAIN
led_data[2] => Mux0.IN5
led_data[3] => Equal0.IN4
led_data[3] => led_data_r[3].DATAIN
led_data[3] => Mux0.IN6
led_data[4] => Equal0.IN3
led_data[4] => led_data_r[4].DATAIN
led_data[4] => Mux0.IN7
led_data[5] => Equal0.IN2
led_data[5] => led_data_r[5].DATAIN
led_data[5] => Mux0.IN8
led_data[6] => Equal0.IN1
led_data[6] => led_data_r[6].DATAIN
led_data[6] => Mux0.IN9
led_data[7] => Equal0.IN0
led_data[7] => led_data_r[7].DATAIN
led_data[7] => Mux0.IN10


