lbl_80A98974:
/* 80A98974 00000000  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80A98978 00000004  7C 08 02 A6 */	mflr r0
/* 80A9897C 00000008  90 01 00 24 */	stw r0, 0x24(r1)
/* 80A98980 0000000C  39 61 00 20 */	addi r11, r1, 0x20
/* 80A98984 00000010  4B FF F2 75 */	bl _savegpr_29
/* 80A98988 00000014  7C 7D 1B 78 */	mr r29, r3
/* 80A9898C 00000018  3B C0 00 09 */	li r30, 9
/* 80A98990 0000001C  80 03 0B 58 */	lwz r0, 0xb58(r3)
/* 80A98994 00000020  2C 00 00 03 */	cmpwi r0, 3
/* 80A98998 00000024  41 82 00 24 */	beq lbl_80A989BC
/* 80A9899C 00000028  40 80 00 10 */	bge lbl_80A989AC
/* 80A989A0 0000002C  2C 00 00 01 */	cmpwi r0, 1
/* 80A989A4 00000030  41 82 00 54 */	beq lbl_80A989F8
/* 80A989A8 00000034  48 00 00 20 */	b lbl_80A989C8
lbl_80A989AC:
/* 80A989AC 00000000  2C 00 00 05 */	cmpwi r0, 5
/* 80A989B0 00000004  40 80 00 18 */	bge lbl_80A989C8
/* 80A989B4 00000008  48 00 00 10 */	b lbl_80A989C4
/* 80A989B8 0000000C  48 00 00 40 */	b lbl_80A989F8
lbl_80A989BC:
/* 80A989BC 00000000  3B C0 00 07 */	li r30, 7
/* 80A989C0 00000004  48 00 00 08 */	b lbl_80A989C8
lbl_80A989C4:
/* 80A989C4 00000000  3B C0 00 08 */	li r30, 8
lbl_80A989C8:
/* 80A989C8 00000000  2C 1E 00 00 */	cmpwi r30, 0
/* 80A989CC 00000004  41 80 00 2C */	blt lbl_80A989F8
/* 80A989D0 00000008  7C 1E 00 00 */	cmpw r30, r0
/* 80A989D4 0000000C  41 82 00 24 */	beq lbl_80A989F8
/* 80A989D8 00000010  83 FD 0B 5C */	lwz r31, 0xb5c(r29)
/* 80A989DC 00000014  38 7D 0B 50 */	addi r3, r29, 0xb50
/* 80A989E0 00000018  4B FF F2 19 */	bl initialize__22daNpcT_MotionSeqMngr_cFv
/* 80A989E4 0000001C  93 FD 0B 5C */	stw r31, 0xb5c(r29)
/* 80A989E8 00000020  93 DD 0B 58 */	stw r30, 0xb58(r29)
/* 80A989EC 00000024  3C 60 00 00 */	lis r3, lit_4673@ha
/* 80A989F0 00000028  C0 03 00 00 */	lfs f0, lit_4673@l(r3)
/* 80A989F4 0000002C  D0 1D 0B 68 */	stfs f0, 0xb68(r29)
lbl_80A989F8:
/* 80A989F8 00000000  39 61 00 20 */	addi r11, r1, 0x20
/* 80A989FC 00000004  4B FF F1 FD */	bl _restgpr_29
/* 80A98A00 00000008  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80A98A04 0000000C  7C 08 03 A6 */	mtlr r0
/* 80A98A08 00000010  38 21 00 20 */	addi r1, r1, 0x20
/* 80A98A0C 00000014  4E 80 00 20 */	blr 
