<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: hardware_irq</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__hardware__irq.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#typedef-members">Definições de tipos</a> &#124;
<a href="#enum-members">Enumerações</a> &#124;
<a href="#func-members">Funções</a>  </div>
  <div class="headertitle"><div class="title">hardware_irq</div></div>
</div><!--header-->
<div class="contents">

<p>Hardware interrupt handling.  
<a href="#details">Mais...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Definições de tipos</h2></td></tr>
<tr class="memitem:ga8478ee26cc144e947ccd75b0169059a6" id="r_ga8478ee26cc144e947ccd75b0169059a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">typedef</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hardware__irq.html#ga8478ee26cc144e947ccd75b0169059a6">irq_handler_t</a>) (<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>)</td></tr>
<tr class="memdesc:ga8478ee26cc144e947ccd75b0169059a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt handler function type.  <br /></td></tr>
<tr class="separator:ga8478ee26cc144e947ccd75b0169059a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8478ee26cc144e947ccd75b0169059a6" id="r_ga8478ee26cc144e947ccd75b0169059a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">typedef</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hardware__irq.html#ga8478ee26cc144e947ccd75b0169059a6">irq_handler_t</a>) (<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>)</td></tr>
<tr class="memdesc:ga8478ee26cc144e947ccd75b0169059a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt handler function type.  <br /></td></tr>
<tr class="separator:ga8478ee26cc144e947ccd75b0169059a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf30862f51b5994ffd5863176a185d137" id="r_gaf30862f51b5994ffd5863176a185d137"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">typedef</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">enum</a> <a class="el" href="group__hardware__irq.html#gaf4bf6b287c1a8445fce49ccaa711b3c3">irq_num_rp2040</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hardware__irq.html#gaf30862f51b5994ffd5863176a185d137">irq_num_t</a></td></tr>
<tr class="memdesc:gaf30862f51b5994ffd5863176a185d137"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt numbers on RP2040 (used as typedef <a class="el" href="group__hardware__irq.html#gaf30862f51b5994ffd5863176a185d137">irq_num_t</a>)  <br /></td></tr>
<tr class="separator:gaf30862f51b5994ffd5863176a185d137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8787b32e001d4eac0ec747c53d6a4288" id="r_ga8787b32e001d4eac0ec747c53d6a4288"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">typedef</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">enum</a> <a class="el" href="group__hardware__irq.html#ga876b9495995a81dff786f07a1975c3b8">irq_num_rp2350</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hardware__irq.html#ga8787b32e001d4eac0ec747c53d6a4288">irq_num_t</a></td></tr>
<tr class="memdesc:ga8787b32e001d4eac0ec747c53d6a4288"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt numbers on RP2350 (used as typedef <a class="el" href="group__hardware__irq.html#gaf30862f51b5994ffd5863176a185d137">irq_num_t</a>)  <br /></td></tr>
<tr class="separator:ga8787b32e001d4eac0ec747c53d6a4288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf30862f51b5994ffd5863176a185d137" id="r_gaf30862f51b5994ffd5863176a185d137"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">typedef</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">enum</a> <a class="el" href="group__hardware__irq.html#gaf4bf6b287c1a8445fce49ccaa711b3c3">irq_num_rp2040</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hardware__irq.html#gaf30862f51b5994ffd5863176a185d137">irq_num_t</a></td></tr>
<tr class="memdesc:gaf30862f51b5994ffd5863176a185d137"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt numbers on RP2040 (used as typedef <a class="el" href="group__hardware__irq.html#gaf30862f51b5994ffd5863176a185d137">irq_num_t</a>)  <br /></td></tr>
<tr class="separator:gaf30862f51b5994ffd5863176a185d137"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerações</h2></td></tr>
<tr class="memitem:gaf4bf6b287c1a8445fce49ccaa711b3c3" id="r_gaf4bf6b287c1a8445fce49ccaa711b3c3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hardware__irq.html#gaf4bf6b287c1a8445fce49ccaa711b3c3">irq_num_rp2040</a> { <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a9adcee3ff00b51d885e399d87fd6c957">TIMER_IRQ_0</a> = 0
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a4c240b6b48b410130cd2890ab04d560e">TIMER_IRQ_1</a> = 1
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3aff3b80e5739147626d9386b2a3b2953c">TIMER_IRQ_2</a> = 2
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3aa85dca1accc78d56c18c8a2c2e842b42">TIMER_IRQ_3</a> = 3
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a0142d31049f55e027a88331ad70fa5aa">PWM_IRQ_WRAP</a> = 4
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a2cd42859a0101338a23d1687c6ff473c">USBCTRL_IRQ</a> = 5
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a76f444f019edf6356c9e64a1c2714b30">XIP_IRQ</a> = 6
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a6a1531131ebf36cef68deb1b098c169e">PIO0_IRQ_0</a> = 7
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a8342ee77067f98e1796e79d437093367">PIO0_IRQ_1</a> = 8
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a25729562658fcf2aa86e87e54617e7af">PIO1_IRQ_0</a> = 9
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a02a272c2eed06831563b441793eb4964">PIO1_IRQ_1</a> = 10
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a27c81947202be1166b90cd5fb6f482a0">DMA_IRQ_0</a> = 11
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a7b25577c8e3d3b1c4bab08eaed19b5ef">DMA_IRQ_1</a> = 12
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3ae9d0650a36de3bfbad6edc82a613d3c1">IO_IRQ_BANK0</a> = 13
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3af5aa261b359dd160a1d8c3bc558ceb2b">IO_IRQ_QSPI</a> = 14
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a841acbddc6961252827d7645277452ec">SIO_IRQ_PROC0</a> = 15
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3ae00819201c60acdf59448df5a08c11b5">SIO_IRQ_PROC1</a> = 16
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a737a1db2a02502ed578e908b3b6796c2">CLOCKS_IRQ</a> = 17
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a10b2c78ee63a060db5d9f30b8f1daf8a">SPI0_IRQ</a> = 18
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a60f73b071388a649cac65d2026607540">SPI1_IRQ</a> = 19
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a504e54f28a2e2928bd6a1604ee0a24fb">UART0_IRQ</a> = 20
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a1062848ec5bc51fcdd58a95d40fc266b">UART1_IRQ</a> = 21
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a80d34861619c6034c897e829aea93ed4">ADC_IRQ_FIFO</a> = 22
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3ae54e6d9ba3c33888744c4ba77a7a4255">I2C0_IRQ</a> = 23
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a3d4c9de91954651ee3dee7c066fc3db9">I2C1_IRQ</a> = 24
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a758d0e5253474a1224daa5eff0bdb5fc">RTC_IRQ</a> = 25
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3aad3052d1d06b983df4551cd9ddd739ae">SPARE_IRQ_0</a> = 26
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a1db065c3095a5f7f4c08becc89cc146e">SPARE_IRQ_1</a> = 27
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a8632f943b2645a064df4b4f32be6cfb4">SPARE_IRQ_2</a> = 28
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a37d25d9bef6f9987f6f0acd1199fdd06">SPARE_IRQ_3</a> = 29
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3ae1e37d639062c9f84055a9137fc29870">SPARE_IRQ_4</a> = 30
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3af00c937dd1333d2fa5e52d906dd7529b">SPARE_IRQ_5</a> = 31
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a5b2f2ddbc9d3322cae1f2f0b3f51cb7b">IRQ_COUNT</a>
<br />
 }</td></tr>
<tr class="memdesc:gaf4bf6b287c1a8445fce49ccaa711b3c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt numbers on RP2040 (used as typedef <a class="el" href="group__hardware__irq.html#gaf30862f51b5994ffd5863176a185d137">irq_num_t</a>)  <a href="group__hardware__irq.html#gaf4bf6b287c1a8445fce49ccaa711b3c3">Mais...</a><br /></td></tr>
<tr class="separator:gaf4bf6b287c1a8445fce49ccaa711b3c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4bf6b287c1a8445fce49ccaa711b3c3" id="r_gaf4bf6b287c1a8445fce49ccaa711b3c3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hardware__irq.html#gaf4bf6b287c1a8445fce49ccaa711b3c3">irq_num_rp2040</a> { <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a9adcee3ff00b51d885e399d87fd6c957">TIMER_IRQ_0</a> = 0
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a4c240b6b48b410130cd2890ab04d560e">TIMER_IRQ_1</a> = 1
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3aff3b80e5739147626d9386b2a3b2953c">TIMER_IRQ_2</a> = 2
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3aa85dca1accc78d56c18c8a2c2e842b42">TIMER_IRQ_3</a> = 3
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a0142d31049f55e027a88331ad70fa5aa">PWM_IRQ_WRAP</a> = 4
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a2cd42859a0101338a23d1687c6ff473c">USBCTRL_IRQ</a> = 5
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a76f444f019edf6356c9e64a1c2714b30">XIP_IRQ</a> = 6
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a6a1531131ebf36cef68deb1b098c169e">PIO0_IRQ_0</a> = 7
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a8342ee77067f98e1796e79d437093367">PIO0_IRQ_1</a> = 8
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a25729562658fcf2aa86e87e54617e7af">PIO1_IRQ_0</a> = 9
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a02a272c2eed06831563b441793eb4964">PIO1_IRQ_1</a> = 10
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a27c81947202be1166b90cd5fb6f482a0">DMA_IRQ_0</a> = 11
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a7b25577c8e3d3b1c4bab08eaed19b5ef">DMA_IRQ_1</a> = 12
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3ae9d0650a36de3bfbad6edc82a613d3c1">IO_IRQ_BANK0</a> = 13
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3af5aa261b359dd160a1d8c3bc558ceb2b">IO_IRQ_QSPI</a> = 14
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a841acbddc6961252827d7645277452ec">SIO_IRQ_PROC0</a> = 15
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3ae00819201c60acdf59448df5a08c11b5">SIO_IRQ_PROC1</a> = 16
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a737a1db2a02502ed578e908b3b6796c2">CLOCKS_IRQ</a> = 17
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a10b2c78ee63a060db5d9f30b8f1daf8a">SPI0_IRQ</a> = 18
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a60f73b071388a649cac65d2026607540">SPI1_IRQ</a> = 19
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a504e54f28a2e2928bd6a1604ee0a24fb">UART0_IRQ</a> = 20
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a1062848ec5bc51fcdd58a95d40fc266b">UART1_IRQ</a> = 21
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a80d34861619c6034c897e829aea93ed4">ADC_IRQ_FIFO</a> = 22
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3ae54e6d9ba3c33888744c4ba77a7a4255">I2C0_IRQ</a> = 23
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a3d4c9de91954651ee3dee7c066fc3db9">I2C1_IRQ</a> = 24
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a758d0e5253474a1224daa5eff0bdb5fc">RTC_IRQ</a> = 25
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3aad3052d1d06b983df4551cd9ddd739ae">SPARE_IRQ_0</a> = 26
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a1db065c3095a5f7f4c08becc89cc146e">SPARE_IRQ_1</a> = 27
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a8632f943b2645a064df4b4f32be6cfb4">SPARE_IRQ_2</a> = 28
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a37d25d9bef6f9987f6f0acd1199fdd06">SPARE_IRQ_3</a> = 29
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3ae1e37d639062c9f84055a9137fc29870">SPARE_IRQ_4</a> = 30
, <a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3af00c937dd1333d2fa5e52d906dd7529b">SPARE_IRQ_5</a> = 31
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#ggaf4bf6b287c1a8445fce49ccaa711b3c3a5b2f2ddbc9d3322cae1f2f0b3f51cb7b">IRQ_COUNT</a>
<br />
 }</td></tr>
<tr class="memdesc:gaf4bf6b287c1a8445fce49ccaa711b3c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt numbers on RP2040 (used as typedef <a class="el" href="group__hardware__irq.html#gaf30862f51b5994ffd5863176a185d137">irq_num_t</a>)  <a href="group__hardware__irq.html#gaf4bf6b287c1a8445fce49ccaa711b3c3">Mais...</a><br /></td></tr>
<tr class="separator:gaf4bf6b287c1a8445fce49ccaa711b3c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga876b9495995a81dff786f07a1975c3b8" id="r_ga876b9495995a81dff786f07a1975c3b8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hardware__irq.html#ga876b9495995a81dff786f07a1975c3b8">irq_num_rp2350</a> { <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a8aefc9b5ce0307f2983c7cfe9cfcee0e">TIMER0_IRQ_0</a> = 0
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a5b912fdba3cd93427d74b8ef527d980f">TIMER0_IRQ_1</a> = 1
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a959d2d69aa10978b36fb4fbecc77a465">TIMER0_IRQ_2</a> = 2
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a021f4aa1758af47eb23298196e1f22c5">TIMER0_IRQ_3</a> = 3
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a4ba1f242076b28a4217181e0f65896ec">TIMER1_IRQ_0</a> = 4
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a757d218b48843638d3f8f45fa6fd48f9">TIMER1_IRQ_1</a> = 5
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a156a0e9cbc66e4ce56dfb52d09d86858">TIMER1_IRQ_2</a> = 6
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8af2fb391af7b873b5268e3824068d08c0">TIMER1_IRQ_3</a> = 7
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8ab95e3cb2a0db0f078b2f51d43d6f0221">PWM_IRQ_WRAP_0</a> = 8
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a9b21deae090eb8ab1c69eaa4dd71572f">PWM_IRQ_WRAP_1</a> = 9
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a27c81947202be1166b90cd5fb6f482a0">DMA_IRQ_0</a> = 10
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a7b25577c8e3d3b1c4bab08eaed19b5ef">DMA_IRQ_1</a> = 11
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8aa05c818a7b9a97853fced4be9a9b0955">DMA_IRQ_2</a> = 12
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a2852a4ce8747ec1b0ece265c3d681ad4">DMA_IRQ_3</a> = 13
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a2cd42859a0101338a23d1687c6ff473c">USBCTRL_IRQ</a> = 14
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a6a1531131ebf36cef68deb1b098c169e">PIO0_IRQ_0</a> = 15
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a8342ee77067f98e1796e79d437093367">PIO0_IRQ_1</a> = 16
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a25729562658fcf2aa86e87e54617e7af">PIO1_IRQ_0</a> = 17
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a02a272c2eed06831563b441793eb4964">PIO1_IRQ_1</a> = 18
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a6a797ac81319a12d8f727b0df3bf4b45">PIO2_IRQ_0</a> = 19
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8aeaaf6372e890b298cab2d23ccf6b7e25">PIO2_IRQ_1</a> = 20
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8ae9d0650a36de3bfbad6edc82a613d3c1">IO_IRQ_BANK0</a> = 21
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a8cfea98eab080d57d60d751d78b9397d">IO_IRQ_BANK0_NS</a> = 22
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8af5aa261b359dd160a1d8c3bc558ceb2b">IO_IRQ_QSPI</a> = 23
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8ac2d22291df1fa6859d5c86ba7eae9018">IO_IRQ_QSPI_NS</a> = 24
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8afe8f5a1a66b8b6c489a8fb3bb618815f">SIO_IRQ_FIFO</a> = 25
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8abee4ee8eee7b960d0cf734578ffef811">SIO_IRQ_BELL</a> = 26
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a2bcf85572bb5a5f53ec4444798261541">SIO_IRQ_FIFO_NS</a> = 27
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a72f9b9916df889c0a55731b3a51b8e05">SIO_IRQ_BELL_NS</a> = 28
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a750e73e82e614dff437a37149bd59eb1">SIO_IRQ_MTIMECMP</a> = 29
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a737a1db2a02502ed578e908b3b6796c2">CLOCKS_IRQ</a> = 30
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a10b2c78ee63a060db5d9f30b8f1daf8a">SPI0_IRQ</a> = 31
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a60f73b071388a649cac65d2026607540">SPI1_IRQ</a> = 32
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a504e54f28a2e2928bd6a1604ee0a24fb">UART0_IRQ</a> = 33
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a1062848ec5bc51fcdd58a95d40fc266b">UART1_IRQ</a> = 34
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a80d34861619c6034c897e829aea93ed4">ADC_IRQ_FIFO</a> = 35
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8ae54e6d9ba3c33888744c4ba77a7a4255">I2C0_IRQ</a> = 36
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a3d4c9de91954651ee3dee7c066fc3db9">I2C1_IRQ</a> = 37
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a2ef9df4ccdeb630d832d6d2b076586b6">OTP_IRQ</a> = 38
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8aeef89f7a46f31d1ce96fd0f6328b78c8">TRNG_IRQ</a> = 39
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a0ed6df37fc7086fc72331ac64d5abcf0">PROC0_IRQ_CTI</a> = 40
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8af8101a6cce54937f4af39f3c27a2fe6d">PROC1_IRQ_CTI</a> = 41
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a946ceb547b06cf725bcdc28171249d5a">PLL_SYS_IRQ</a> = 42
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a875f153be03e06f3da74de8ed802ae12">PLL_USB_IRQ</a> = 43
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8ac30f13a1f91cc090fdb619028183ad0e">POWMAN_IRQ_POW</a> = 44
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a803d6485cd5cc1737bbaa006eb30e0f8">POWMAN_IRQ_TIMER</a> = 45
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8aad3052d1d06b983df4551cd9ddd739ae">SPARE_IRQ_0</a> = 46
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a1db065c3095a5f7f4c08becc89cc146e">SPARE_IRQ_1</a> = 47
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a8632f943b2645a064df4b4f32be6cfb4">SPARE_IRQ_2</a> = 48
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a37d25d9bef6f9987f6f0acd1199fdd06">SPARE_IRQ_3</a> = 49
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8ae1e37d639062c9f84055a9137fc29870">SPARE_IRQ_4</a> = 50
, <a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8af00c937dd1333d2fa5e52d906dd7529b">SPARE_IRQ_5</a> = 51
, <br />
&#160;&#160;<a class="el" href="group__hardware__irq.html#gga876b9495995a81dff786f07a1975c3b8a5b2f2ddbc9d3322cae1f2f0b3f51cb7b">IRQ_COUNT</a>
<br />
 }</td></tr>
<tr class="memdesc:ga876b9495995a81dff786f07a1975c3b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt numbers on RP2350 (used as typedef <a class="el" href="group__hardware__irq.html#gaf30862f51b5994ffd5863176a185d137">irq_num_t</a>)  <a href="group__hardware__irq.html#ga876b9495995a81dff786f07a1975c3b8">Mais...</a><br /></td></tr>
<tr class="separator:ga876b9495995a81dff786f07a1975c3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Funções</h2></td></tr>
<tr class="memitem:gaf02f8599896c66f4579c845a96b2126e" id="r_gaf02f8599896c66f4579c845a96b2126e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hardware__irq.html#gaf02f8599896c66f4579c845a96b2126e">irq_add_shared_handler</a> (<a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> num, <a class="el" href="group__hardware__irq.html#ga8478ee26cc144e947ccd75b0169059a6">irq_handler_t</a> handler, <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">uint8_t</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">order_priority</a>)</td></tr>
<tr class="memdesc:gaf02f8599896c66f4579c845a96b2126e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a shared interrupt handler for an interrupt on the executing core.  <br /></td></tr>
<tr class="separator:gaf02f8599896c66f4579c845a96b2126e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14fa98b8bec09df3e7409a75cf2f5359" id="r_ga14fa98b8bec09df3e7409a75cf2f5359"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hardware__irq.html#ga14fa98b8bec09df3e7409a75cf2f5359">irq_clear</a> (<a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int_num</a>)</td></tr>
<tr class="memdesc:ga14fa98b8bec09df3e7409a75cf2f5359"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear a specific interrupt on the executing core.  <br /></td></tr>
<tr class="separator:ga14fa98b8bec09df3e7409a75cf2f5359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e9cdce7b82ef63c7b2416d32a42361" id="r_ga42e9cdce7b82ef63c7b2416d32a42361"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__hardware__irq.html#ga8478ee26cc144e947ccd75b0169059a6">irq_handler_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hardware__irq.html#ga42e9cdce7b82ef63c7b2416d32a42361">irq_get_exclusive_handler</a> (<a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> num)</td></tr>
<tr class="memdesc:ga42e9cdce7b82ef63c7b2416d32a42361"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the exclusive interrupt handler for an interrupt on the executing core.  <br /></td></tr>
<tr class="separator:ga42e9cdce7b82ef63c7b2416d32a42361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bcde7d99ca71abe8dccfd13b4d80b29" id="r_ga6bcde7d99ca71abe8dccfd13b4d80b29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hardware__irq.html#ga6bcde7d99ca71abe8dccfd13b4d80b29">irq_get_priority</a> (<a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> num)</td></tr>
<tr class="memdesc:ga6bcde7d99ca71abe8dccfd13b4d80b29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get specified interrupt's priority.  <br /></td></tr>
<tr class="separator:ga6bcde7d99ca71abe8dccfd13b4d80b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f9772d9d1781c3a28371623886a0310" id="r_ga4f9772d9d1781c3a28371623886a0310"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__hardware__irq.html#ga8478ee26cc144e947ccd75b0169059a6">irq_handler_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hardware__irq.html#ga4f9772d9d1781c3a28371623886a0310">irq_get_vtable_handler</a> (<a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> num)</td></tr>
<tr class="memdesc:ga4f9772d9d1781c3a28371623886a0310"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current IRQ handler for the specified IRQ from the currently installed hardware vector table (VTOR) of the execution core.  <br /></td></tr>
<tr class="separator:ga4f9772d9d1781c3a28371623886a0310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f9eb24fcf966ef5992c3091bf2989c7" id="r_ga9f9eb24fcf966ef5992c3091bf2989c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hardware__irq.html#ga9f9eb24fcf966ef5992c3091bf2989c7">irq_has_handler</a> (<a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> num)</td></tr>
<tr class="memdesc:ga9f9eb24fcf966ef5992c3091bf2989c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine if there is an installed IRQ handler for the given interrupt number.  <br /></td></tr>
<tr class="separator:ga9f9eb24fcf966ef5992c3091bf2989c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae552cab9da1b37a785791f678090f418" id="r_gae552cab9da1b37a785791f678090f418"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hardware__irq.html#gae552cab9da1b37a785791f678090f418">irq_has_shared_handler</a> (<a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> num)</td></tr>
<tr class="memdesc:gae552cab9da1b37a785791f678090f418"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine if the current handler for the given number is shared.  <br /></td></tr>
<tr class="separator:gae552cab9da1b37a785791f678090f418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c54ae4c0593c2a8596b99cd167584e0" id="r_ga0c54ae4c0593c2a8596b99cd167584e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hardware__irq.html#ga0c54ae4c0593c2a8596b99cd167584e0">irq_is_enabled</a> (<a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> num)</td></tr>
<tr class="memdesc:ga0c54ae4c0593c2a8596b99cd167584e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine if a specific interrupt is enabled on the executing core.  <br /></td></tr>
<tr class="separator:ga0c54ae4c0593c2a8596b99cd167584e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfd3308952d41ee91671ae098b867a90" id="r_gadfd3308952d41ee91671ae098b867a90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hardware__irq.html#gadfd3308952d41ee91671ae098b867a90">irq_remove_handler</a> (<a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> num, <a class="el" href="group__hardware__irq.html#ga8478ee26cc144e947ccd75b0169059a6">irq_handler_t</a> handler)</td></tr>
<tr class="memdesc:gadfd3308952d41ee91671ae098b867a90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove a specific interrupt handler for the given irq number on the executing core.  <br /></td></tr>
<tr class="separator:gadfd3308952d41ee91671ae098b867a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c7167f643c6898b758340ce59d333d9" id="r_ga7c7167f643c6898b758340ce59d333d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hardware__irq.html#ga7c7167f643c6898b758340ce59d333d9">irq_set_enabled</a> (<a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> num, <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">bool</a> enabled)</td></tr>
<tr class="memdesc:ga7c7167f643c6898b758340ce59d333d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable a specific interrupt on the executing core.  <br /></td></tr>
<tr class="separator:ga7c7167f643c6898b758340ce59d333d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafffd448ba2d2eef5b355b88180aefe7f" id="r_gafffd448ba2d2eef5b355b88180aefe7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hardware__irq.html#gafffd448ba2d2eef5b355b88180aefe7f">irq_set_exclusive_handler</a> (<a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> num, <a class="el" href="group__hardware__irq.html#ga8478ee26cc144e947ccd75b0169059a6">irq_handler_t</a> handler)</td></tr>
<tr class="memdesc:gafffd448ba2d2eef5b355b88180aefe7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set an exclusive interrupt handler for an interrupt on the executing core.  <br /></td></tr>
<tr class="separator:gafffd448ba2d2eef5b355b88180aefe7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae91340b84a6d70049933af657df93201" id="r_gae91340b84a6d70049933af657df93201"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hardware__irq.html#gae91340b84a6d70049933af657df93201">irq_set_mask_enabled</a> (<a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">mask</a>, <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">bool</a> enabled)</td></tr>
<tr class="memdesc:gae91340b84a6d70049933af657df93201"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable multiple interrupts on the executing core.  <br /></td></tr>
<tr class="separator:gae91340b84a6d70049933af657df93201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a927e62e780b2f7dacc3a008ffaf20" id="r_gae1a927e62e780b2f7dacc3a008ffaf20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hardware__irq.html#gae1a927e62e780b2f7dacc3a008ffaf20">irq_set_mask_n_enabled</a> (<a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> n, <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">mask</a>, <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">bool</a> enabled)</td></tr>
<tr class="memdesc:gae1a927e62e780b2f7dacc3a008ffaf20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable multiple interrupts on the executing core.  <br /></td></tr>
<tr class="separator:gae1a927e62e780b2f7dacc3a008ffaf20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36e4b97d3414ce58c3091e63badcf9ce" id="r_ga36e4b97d3414ce58c3091e63badcf9ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hardware__irq.html#ga36e4b97d3414ce58c3091e63badcf9ce">irq_set_pending</a> (<a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> num)</td></tr>
<tr class="memdesc:ga36e4b97d3414ce58c3091e63badcf9ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force an interrupt to be pending on the executing core.  <br /></td></tr>
<tr class="separator:ga36e4b97d3414ce58c3091e63badcf9ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad11ea172f11d9763647ac34b366ab3c2" id="r_gad11ea172f11d9763647ac34b366ab3c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hardware__irq.html#gad11ea172f11d9763647ac34b366ab3c2">irq_set_priority</a> (<a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> num, <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">uint8_t</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">hardware_priority</a>)</td></tr>
<tr class="memdesc:gad11ea172f11d9763647ac34b366ab3c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set specified interrupt's priority.  <br /></td></tr>
<tr class="separator:gad11ea172f11d9763647ac34b366ab3c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa52ec9e5f572b3a0ef50707ab37233ef" id="r_gaa52ec9e5f572b3a0ef50707ab37233ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hardware__irq.html#gaa52ec9e5f572b3a0ef50707ab37233ef">user_irq_claim</a> (<a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">irq_num</a>)</td></tr>
<tr class="memdesc:gaa52ec9e5f572b3a0ef50707ab37233ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Claim ownership of a user IRQ on the calling core.  <br /></td></tr>
<tr class="separator:gaa52ec9e5f572b3a0ef50707ab37233ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace889ebb0bde6fc678dee915d4e3537e" id="r_gace889ebb0bde6fc678dee915d4e3537e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hardware__irq.html#gace889ebb0bde6fc678dee915d4e3537e">user_irq_claim_unused</a> (<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">bool</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">required</a>)</td></tr>
<tr class="memdesc:gace889ebb0bde6fc678dee915d4e3537e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Claim ownership of a free user IRQ on the calling core.  <br /></td></tr>
<tr class="separator:gace889ebb0bde6fc678dee915d4e3537e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14c041e05fbd5ee3c0b6b6341073a20a" id="r_ga14c041e05fbd5ee3c0b6b6341073a20a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hardware__irq.html#ga14c041e05fbd5ee3c0b6b6341073a20a">user_irq_unclaim</a> (<a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">irq_num</a>)</td></tr>
<tr class="memdesc:ga14c041e05fbd5ee3c0b6b6341073a20a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark a user IRQ as no longer used on the calling core.  <br /></td></tr>
<tr class="separator:ga14c041e05fbd5ee3c0b6b6341073a20a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Descrição detalhada</h2>
<p>Hardware interrupt handling. </p>
<p>Hardware interrupt handling API.</p>
<p>The RP2040 uses the standard ARM nested vectored interrupt controller (NVIC).</p>
<p>Interrupts are identified by a number from 0 to 31.</p>
<p>On the RP2040, only the lower 26 IRQ signals are connected on the NVIC; IRQs 26 to 31 are tied to zero (never firing).</p>
<p>There is one NVIC per core, and each core's NVIC has the same hardware interrupt lines routed to it, with the exception of the IO interrupts where there is one IO interrupt per bank, per core. These are completely independent, so, for example, processor 0 can be interrupted by GPIO 0 in bank 0, and processor 1 by GPIO 1 in the same bank.</p>
<dl class="section note"><dt>Nota</dt><dd>That all IRQ APIs affect the executing core only (i.e. the core calling the function).</dd>
<dd>
You should not enable the same (shared) IRQ number on both cores, as this will lead to race conditions or starvation of one of the cores. Additionally, don't forget that disabling interrupts on one core does not disable interrupts on the other core.</dd></dl>
<p>There are three different ways to set handlers for an IRQ:</p><ul>
<li>Calling <a class="el" href="group__hardware__irq.html#gaf02f8599896c66f4579c845a96b2126e" title="Add a shared interrupt handler for an interrupt on the executing core.">irq_add_shared_handler()</a> at runtime to add a handler for a multiplexed interrupt (e.g. GPIO bank) on the current core. Each handler, should check and clear the relevant hardware interrupt source</li>
<li>Calling <a class="el" href="group__hardware__irq.html#gafffd448ba2d2eef5b355b88180aefe7f" title="Set an exclusive interrupt handler for an interrupt on the executing core.">irq_set_exclusive_handler()</a> at runtime to install a single handler for the interrupt on the current core</li>
<li>Defining the interrupt handler explicitly in your application (e.g. by defining void <code>isr_dma_0</code> will make that function the handler for the DMA_IRQ_0 on core 0, and you will not be able to change it using the above APIs at runtime). Using this method can cause link conflicts at runtime, and offers no runtime performance benefit (i.e, it should not generally be used).</li>
</ul>
<dl class="section note"><dt>Nota</dt><dd>If an IRQ is enabled and fires with no handler installed, a breakpoint will be hit and the IRQ number will be in register r0.</dd></dl>
<h1><a class="anchor" id="interrupt_nums"></a>
Interrupt Numbers</h1>
<p>Interrupts are numbered as follows, a set of defines is available (intctrl.h) with these names to avoid using the numbers directly.</p>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">IRQ   </th><th class="markdownTableHeadNone">Interrupt Source    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">0   </td><td class="markdownTableBodyNone">TIMER_IRQ_0    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">1   </td><td class="markdownTableBodyNone">TIMER_IRQ_1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">2   </td><td class="markdownTableBodyNone">TIMER_IRQ_2    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">3   </td><td class="markdownTableBodyNone">TIMER_IRQ_3    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">4   </td><td class="markdownTableBodyNone">PWM_IRQ_WRAP    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">5   </td><td class="markdownTableBodyNone">USBCTRL_IRQ    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">6   </td><td class="markdownTableBodyNone">XIP_IRQ    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">7   </td><td class="markdownTableBodyNone">PIO0_IRQ_0    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">8   </td><td class="markdownTableBodyNone">PIO0_IRQ_1    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">9   </td><td class="markdownTableBodyNone">PIO1_IRQ_0    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">10   </td><td class="markdownTableBodyNone">PIO1_IRQ_1    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">11   </td><td class="markdownTableBodyNone">DMA_IRQ_0    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">12   </td><td class="markdownTableBodyNone">DMA_IRQ_1    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">13   </td><td class="markdownTableBodyNone">IO_IRQ_BANK0    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">14   </td><td class="markdownTableBodyNone">IO_IRQ_QSPI    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">15   </td><td class="markdownTableBodyNone">SIO_IRQ_PROC0    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">16   </td><td class="markdownTableBodyNone">SIO_IRQ_PROC1    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">17   </td><td class="markdownTableBodyNone">CLOCKS_IRQ    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">18   </td><td class="markdownTableBodyNone">SPI0_IRQ    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">19   </td><td class="markdownTableBodyNone">SPI1_IRQ    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">20   </td><td class="markdownTableBodyNone">UART0_IRQ    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">21   </td><td class="markdownTableBodyNone">UART1_IRQ    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">22   </td><td class="markdownTableBodyNone">ADC0_IRQ_FIFO    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">23   </td><td class="markdownTableBodyNone">I2C0_IRQ    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">24   </td><td class="markdownTableBodyNone">I2C1_IRQ    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">25   </td><td class="markdownTableBodyNone">RTC_IRQ   </td></tr>
</table>
<p>The RP2040 uses the standard ARM nested vectored interrupt controller (NVIC).</p>
<p>Interrupts are identified by a number from 0 to 31.</p>
<p>On the RP2040, only the lower 26 IRQ signals are connected on the NVIC; IRQs 26 to 31 are tied to zero (never firing).</p>
<p>There is one NVIC per core, and each core's NVIC has the same hardware interrupt lines routed to it, with the exception of the IO interrupts where there is one IO interrupt per bank, per core. These are completely independent, so, for example, processor 0 can be interrupted by GPIO 0 in bank 0, and processor 1 by GPIO 1 in the same bank.</p>
<dl class="section note"><dt>Nota</dt><dd>All IRQ APIs affect the executing core only (i.e. the core calling the function).</dd>
<dd>
You should not enable the same (shared) IRQ number on both cores, as this will lead to race conditions or starvation of one of the cores. Additionally, don't forget that disabling interrupts on one core does not disable interrupts on the other core.</dd></dl>
<p>There are three different ways to set handlers for an IRQ:</p><ul>
<li>Calling <a class="el" href="group__hardware__irq.html#gaf02f8599896c66f4579c845a96b2126e" title="Add a shared interrupt handler for an interrupt on the executing core.">irq_add_shared_handler()</a> at runtime to add a handler for a multiplexed interrupt (e.g. GPIO bank) on the current core. Each handler, should check and clear the relevant hardware interrupt source</li>
<li>Calling <a class="el" href="group__hardware__irq.html#gafffd448ba2d2eef5b355b88180aefe7f" title="Set an exclusive interrupt handler for an interrupt on the executing core.">irq_set_exclusive_handler()</a> at runtime to install a single handler for the interrupt on the current core</li>
<li>Defining the interrupt handler explicitly in your application (e.g. by defining void <code>isr_dma_0</code> will make that function the handler for the DMA_IRQ_0 on core 0, and you will not be able to change it using the above APIs at runtime). Using this method can cause link conflicts at runtime, and offers no runtime performance benefit (i.e, it should not generally be used).</li>
</ul>
<dl class="section note"><dt>Nota</dt><dd>If an IRQ is enabled and fires with no handler installed, a breakpoint will be hit and the IRQ number will be in register r0.</dd></dl>
<h1><a class="anchor" id="interrupt_nums"></a>
Interrupt Numbers</h1>
<p>A set of defines is available (intctrl.h) with these names to avoid using the numbers directly.</p>
<h2 class="groupheader">Documentação dos tipos</h2>
<a id="ga8478ee26cc144e947ccd75b0169059a6" name="ga8478ee26cc144e947ccd75b0169059a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8478ee26cc144e947ccd75b0169059a6">&#9670;&#160;</a></span>irq_handler_t <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">typedef</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>(* irq_handler_t) (<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt handler function type. </p>
<p>All interrupts handlers should be of this type, and follow normal ARM EABI register saving conventions </p>

</div>
</div>
<a id="ga8478ee26cc144e947ccd75b0169059a6" name="ga8478ee26cc144e947ccd75b0169059a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8478ee26cc144e947ccd75b0169059a6">&#9670;&#160;</a></span>irq_handler_t <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">typedef</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>(* irq_handler_t) (<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt handler function type. </p>
<p>All interrupts handlers should be of this type, and follow normal ARM EABI register saving conventions </p>

</div>
</div>
<a id="gaf30862f51b5994ffd5863176a185d137" name="gaf30862f51b5994ffd5863176a185d137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf30862f51b5994ffd5863176a185d137">&#9670;&#160;</a></span>irq_num_t <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">typedef</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">enum</a> <a class="el" href="group__hardware__irq.html#gaf4bf6b287c1a8445fce49ccaa711b3c3">irq_num_rp2040</a> <a class="el" href="group__hardware__irq.html#gaf30862f51b5994ffd5863176a185d137">irq_num_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt numbers on RP2040 (used as typedef <a class="el" href="group__hardware__irq.html#gaf30862f51b5994ffd5863176a185d137">irq_num_t</a>) </p>

</div>
</div>
<a id="ga8787b32e001d4eac0ec747c53d6a4288" name="ga8787b32e001d4eac0ec747c53d6a4288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8787b32e001d4eac0ec747c53d6a4288">&#9670;&#160;</a></span>irq_num_t <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">typedef</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">enum</a> <a class="el" href="group__hardware__irq.html#ga876b9495995a81dff786f07a1975c3b8">irq_num_rp2350</a> <a class="el" href="group__hardware__irq.html#gaf30862f51b5994ffd5863176a185d137">irq_num_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt numbers on RP2350 (used as typedef <a class="el" href="group__hardware__irq.html#gaf30862f51b5994ffd5863176a185d137">irq_num_t</a>) </p>

</div>
</div>
<a id="gaf30862f51b5994ffd5863176a185d137" name="gaf30862f51b5994ffd5863176a185d137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf30862f51b5994ffd5863176a185d137">&#9670;&#160;</a></span>irq_num_t <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">typedef</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">enum</a> <a class="el" href="group__hardware__irq.html#gaf4bf6b287c1a8445fce49ccaa711b3c3">irq_num_rp2040</a> <a class="el" href="group__hardware__irq.html#gaf30862f51b5994ffd5863176a185d137">irq_num_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt numbers on RP2040 (used as typedef <a class="el" href="group__hardware__irq.html#gaf30862f51b5994ffd5863176a185d137">irq_num_t</a>) </p>

</div>
</div>
<h2 class="groupheader">Documentação dos valores da enumeração</h2>
<a id="gaf4bf6b287c1a8445fce49ccaa711b3c3" name="gaf4bf6b287c1a8445fce49ccaa711b3c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4bf6b287c1a8445fce49ccaa711b3c3">&#9670;&#160;</a></span>irq_num_rp2040 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">enum</a> <a class="el" href="group__hardware__irq.html#gaf4bf6b287c1a8445fce49ccaa711b3c3">irq_num_rp2040</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt numbers on RP2040 (used as typedef <a class="el" href="group__hardware__irq.html#gaf30862f51b5994ffd5863176a185d137">irq_num_t</a>) </p>
<table class="fieldtable">
<tr><th colspan="2">Valores de enumerações</th></tr><tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a9adcee3ff00b51d885e399d87fd6c957" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a9adcee3ff00b51d885e399d87fd6c957"></a>TIMER_IRQ_0&#160;</td><td class="fielddoc"><p>Select TIMER's IRQ 0 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a4c240b6b48b410130cd2890ab04d560e" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a4c240b6b48b410130cd2890ab04d560e"></a>TIMER_IRQ_1&#160;</td><td class="fielddoc"><p>Select TIMER's IRQ 1 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3aff3b80e5739147626d9386b2a3b2953c" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3aff3b80e5739147626d9386b2a3b2953c"></a>TIMER_IRQ_2&#160;</td><td class="fielddoc"><p>Select TIMER's IRQ 2 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3aa85dca1accc78d56c18c8a2c2e842b42" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3aa85dca1accc78d56c18c8a2c2e842b42"></a>TIMER_IRQ_3&#160;</td><td class="fielddoc"><p>Select TIMER's IRQ 3 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a0142d31049f55e027a88331ad70fa5aa" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a0142d31049f55e027a88331ad70fa5aa"></a>PWM_IRQ_WRAP&#160;</td><td class="fielddoc"><p>Select PWM's IRQ_WRAP output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a2cd42859a0101338a23d1687c6ff473c" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a2cd42859a0101338a23d1687c6ff473c"></a>USBCTRL_IRQ&#160;</td><td class="fielddoc"><p>Select USBCTRL's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a76f444f019edf6356c9e64a1c2714b30" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a76f444f019edf6356c9e64a1c2714b30"></a>XIP_IRQ&#160;</td><td class="fielddoc"><p>Select XIP's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a6a1531131ebf36cef68deb1b098c169e" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a6a1531131ebf36cef68deb1b098c169e"></a>PIO0_IRQ_0&#160;</td><td class="fielddoc"><p>Select PIO0's IRQ 0 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a8342ee77067f98e1796e79d437093367" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a8342ee77067f98e1796e79d437093367"></a>PIO0_IRQ_1&#160;</td><td class="fielddoc"><p>Select PIO0's IRQ 1 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a25729562658fcf2aa86e87e54617e7af" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a25729562658fcf2aa86e87e54617e7af"></a>PIO1_IRQ_0&#160;</td><td class="fielddoc"><p>Select PIO1's IRQ 0 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a02a272c2eed06831563b441793eb4964" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a02a272c2eed06831563b441793eb4964"></a>PIO1_IRQ_1&#160;</td><td class="fielddoc"><p>Select PIO1's IRQ 1 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a27c81947202be1166b90cd5fb6f482a0" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a27c81947202be1166b90cd5fb6f482a0"></a>DMA_IRQ_0&#160;</td><td class="fielddoc"><p>Select DMA's IRQ 0 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a7b25577c8e3d3b1c4bab08eaed19b5ef" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a7b25577c8e3d3b1c4bab08eaed19b5ef"></a>DMA_IRQ_1&#160;</td><td class="fielddoc"><p>Select DMA's IRQ 1 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3ae9d0650a36de3bfbad6edc82a613d3c1" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3ae9d0650a36de3bfbad6edc82a613d3c1"></a>IO_IRQ_BANK0&#160;</td><td class="fielddoc"><p>Select IO_BANK0's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3af5aa261b359dd160a1d8c3bc558ceb2b" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3af5aa261b359dd160a1d8c3bc558ceb2b"></a>IO_IRQ_QSPI&#160;</td><td class="fielddoc"><p>Select IO_QSPI's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a841acbddc6961252827d7645277452ec" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a841acbddc6961252827d7645277452ec"></a>SIO_IRQ_PROC0&#160;</td><td class="fielddoc"><p>Select SIO_PROC0's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3ae00819201c60acdf59448df5a08c11b5" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3ae00819201c60acdf59448df5a08c11b5"></a>SIO_IRQ_PROC1&#160;</td><td class="fielddoc"><p>Select SIO_PROC1's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a737a1db2a02502ed578e908b3b6796c2" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a737a1db2a02502ed578e908b3b6796c2"></a>CLOCKS_IRQ&#160;</td><td class="fielddoc"><p>Select CLOCKS's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a10b2c78ee63a060db5d9f30b8f1daf8a" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a10b2c78ee63a060db5d9f30b8f1daf8a"></a>SPI0_IRQ&#160;</td><td class="fielddoc"><p>Select SPI0's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a60f73b071388a649cac65d2026607540" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a60f73b071388a649cac65d2026607540"></a>SPI1_IRQ&#160;</td><td class="fielddoc"><p>Select SPI1's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a504e54f28a2e2928bd6a1604ee0a24fb" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a504e54f28a2e2928bd6a1604ee0a24fb"></a>UART0_IRQ&#160;</td><td class="fielddoc"><p>Select UART0's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a1062848ec5bc51fcdd58a95d40fc266b" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a1062848ec5bc51fcdd58a95d40fc266b"></a>UART1_IRQ&#160;</td><td class="fielddoc"><p>Select UART1's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a80d34861619c6034c897e829aea93ed4" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a80d34861619c6034c897e829aea93ed4"></a>ADC_IRQ_FIFO&#160;</td><td class="fielddoc"><p>Select ADC's IRQ_FIFO output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3ae54e6d9ba3c33888744c4ba77a7a4255" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3ae54e6d9ba3c33888744c4ba77a7a4255"></a>I2C0_IRQ&#160;</td><td class="fielddoc"><p>Select I2C0's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a3d4c9de91954651ee3dee7c066fc3db9" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a3d4c9de91954651ee3dee7c066fc3db9"></a>I2C1_IRQ&#160;</td><td class="fielddoc"><p>Select I2C1's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a758d0e5253474a1224daa5eff0bdb5fc" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a758d0e5253474a1224daa5eff0bdb5fc"></a>RTC_IRQ&#160;</td><td class="fielddoc"><p>Select RTC's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3aad3052d1d06b983df4551cd9ddd739ae" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3aad3052d1d06b983df4551cd9ddd739ae"></a>SPARE_IRQ_0&#160;</td><td class="fielddoc"><p>Select SPARE IRQ 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a1db065c3095a5f7f4c08becc89cc146e" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a1db065c3095a5f7f4c08becc89cc146e"></a>SPARE_IRQ_1&#160;</td><td class="fielddoc"><p>Select SPARE IRQ 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a8632f943b2645a064df4b4f32be6cfb4" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a8632f943b2645a064df4b4f32be6cfb4"></a>SPARE_IRQ_2&#160;</td><td class="fielddoc"><p>Select SPARE IRQ 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a37d25d9bef6f9987f6f0acd1199fdd06" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a37d25d9bef6f9987f6f0acd1199fdd06"></a>SPARE_IRQ_3&#160;</td><td class="fielddoc"><p>Select SPARE IRQ 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3ae1e37d639062c9f84055a9137fc29870" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3ae1e37d639062c9f84055a9137fc29870"></a>SPARE_IRQ_4&#160;</td><td class="fielddoc"><p>Select SPARE IRQ 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3af00c937dd1333d2fa5e52d906dd7529b" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3af00c937dd1333d2fa5e52d906dd7529b"></a>SPARE_IRQ_5&#160;</td><td class="fielddoc"><p>Select SPARE IRQ 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a5b2f2ddbc9d3322cae1f2f0b3f51cb7b" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a5b2f2ddbc9d3322cae1f2f0b3f51cb7b"></a>IRQ_COUNT&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="gaf4bf6b287c1a8445fce49ccaa711b3c3" name="gaf4bf6b287c1a8445fce49ccaa711b3c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4bf6b287c1a8445fce49ccaa711b3c3">&#9670;&#160;</a></span>irq_num_rp2040 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">enum</a> <a class="el" href="group__hardware__irq.html#gaf4bf6b287c1a8445fce49ccaa711b3c3">irq_num_rp2040</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt numbers on RP2040 (used as typedef <a class="el" href="group__hardware__irq.html#gaf30862f51b5994ffd5863176a185d137">irq_num_t</a>) </p>
<table class="fieldtable">
<tr><th colspan="2">Valores de enumerações</th></tr><tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a9adcee3ff00b51d885e399d87fd6c957" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a9adcee3ff00b51d885e399d87fd6c957"></a>TIMER_IRQ_0&#160;</td><td class="fielddoc"><p>Select TIMER's IRQ 0 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a4c240b6b48b410130cd2890ab04d560e" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a4c240b6b48b410130cd2890ab04d560e"></a>TIMER_IRQ_1&#160;</td><td class="fielddoc"><p>Select TIMER's IRQ 1 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3aff3b80e5739147626d9386b2a3b2953c" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3aff3b80e5739147626d9386b2a3b2953c"></a>TIMER_IRQ_2&#160;</td><td class="fielddoc"><p>Select TIMER's IRQ 2 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3aa85dca1accc78d56c18c8a2c2e842b42" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3aa85dca1accc78d56c18c8a2c2e842b42"></a>TIMER_IRQ_3&#160;</td><td class="fielddoc"><p>Select TIMER's IRQ 3 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a0142d31049f55e027a88331ad70fa5aa" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a0142d31049f55e027a88331ad70fa5aa"></a>PWM_IRQ_WRAP&#160;</td><td class="fielddoc"><p>Select PWM's IRQ_WRAP output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a2cd42859a0101338a23d1687c6ff473c" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a2cd42859a0101338a23d1687c6ff473c"></a>USBCTRL_IRQ&#160;</td><td class="fielddoc"><p>Select USBCTRL's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a76f444f019edf6356c9e64a1c2714b30" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a76f444f019edf6356c9e64a1c2714b30"></a>XIP_IRQ&#160;</td><td class="fielddoc"><p>Select XIP's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a6a1531131ebf36cef68deb1b098c169e" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a6a1531131ebf36cef68deb1b098c169e"></a>PIO0_IRQ_0&#160;</td><td class="fielddoc"><p>Select PIO0's IRQ 0 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a8342ee77067f98e1796e79d437093367" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a8342ee77067f98e1796e79d437093367"></a>PIO0_IRQ_1&#160;</td><td class="fielddoc"><p>Select PIO0's IRQ 1 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a25729562658fcf2aa86e87e54617e7af" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a25729562658fcf2aa86e87e54617e7af"></a>PIO1_IRQ_0&#160;</td><td class="fielddoc"><p>Select PIO1's IRQ 0 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a02a272c2eed06831563b441793eb4964" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a02a272c2eed06831563b441793eb4964"></a>PIO1_IRQ_1&#160;</td><td class="fielddoc"><p>Select PIO1's IRQ 1 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a27c81947202be1166b90cd5fb6f482a0" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a27c81947202be1166b90cd5fb6f482a0"></a>DMA_IRQ_0&#160;</td><td class="fielddoc"><p>Select DMA's IRQ 0 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a7b25577c8e3d3b1c4bab08eaed19b5ef" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a7b25577c8e3d3b1c4bab08eaed19b5ef"></a>DMA_IRQ_1&#160;</td><td class="fielddoc"><p>Select DMA's IRQ 1 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3ae9d0650a36de3bfbad6edc82a613d3c1" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3ae9d0650a36de3bfbad6edc82a613d3c1"></a>IO_IRQ_BANK0&#160;</td><td class="fielddoc"><p>Select IO_BANK0's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3af5aa261b359dd160a1d8c3bc558ceb2b" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3af5aa261b359dd160a1d8c3bc558ceb2b"></a>IO_IRQ_QSPI&#160;</td><td class="fielddoc"><p>Select IO_QSPI's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a841acbddc6961252827d7645277452ec" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a841acbddc6961252827d7645277452ec"></a>SIO_IRQ_PROC0&#160;</td><td class="fielddoc"><p>Select SIO_PROC0's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3ae00819201c60acdf59448df5a08c11b5" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3ae00819201c60acdf59448df5a08c11b5"></a>SIO_IRQ_PROC1&#160;</td><td class="fielddoc"><p>Select SIO_PROC1's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a737a1db2a02502ed578e908b3b6796c2" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a737a1db2a02502ed578e908b3b6796c2"></a>CLOCKS_IRQ&#160;</td><td class="fielddoc"><p>Select CLOCKS's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a10b2c78ee63a060db5d9f30b8f1daf8a" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a10b2c78ee63a060db5d9f30b8f1daf8a"></a>SPI0_IRQ&#160;</td><td class="fielddoc"><p>Select SPI0's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a60f73b071388a649cac65d2026607540" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a60f73b071388a649cac65d2026607540"></a>SPI1_IRQ&#160;</td><td class="fielddoc"><p>Select SPI1's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a504e54f28a2e2928bd6a1604ee0a24fb" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a504e54f28a2e2928bd6a1604ee0a24fb"></a>UART0_IRQ&#160;</td><td class="fielddoc"><p>Select UART0's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a1062848ec5bc51fcdd58a95d40fc266b" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a1062848ec5bc51fcdd58a95d40fc266b"></a>UART1_IRQ&#160;</td><td class="fielddoc"><p>Select UART1's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a80d34861619c6034c897e829aea93ed4" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a80d34861619c6034c897e829aea93ed4"></a>ADC_IRQ_FIFO&#160;</td><td class="fielddoc"><p>Select ADC's IRQ_FIFO output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3ae54e6d9ba3c33888744c4ba77a7a4255" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3ae54e6d9ba3c33888744c4ba77a7a4255"></a>I2C0_IRQ&#160;</td><td class="fielddoc"><p>Select I2C0's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a3d4c9de91954651ee3dee7c066fc3db9" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a3d4c9de91954651ee3dee7c066fc3db9"></a>I2C1_IRQ&#160;</td><td class="fielddoc"><p>Select I2C1's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a758d0e5253474a1224daa5eff0bdb5fc" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a758d0e5253474a1224daa5eff0bdb5fc"></a>RTC_IRQ&#160;</td><td class="fielddoc"><p>Select RTC's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3aad3052d1d06b983df4551cd9ddd739ae" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3aad3052d1d06b983df4551cd9ddd739ae"></a>SPARE_IRQ_0&#160;</td><td class="fielddoc"><p>Select SPARE IRQ 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a1db065c3095a5f7f4c08becc89cc146e" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a1db065c3095a5f7f4c08becc89cc146e"></a>SPARE_IRQ_1&#160;</td><td class="fielddoc"><p>Select SPARE IRQ 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a8632f943b2645a064df4b4f32be6cfb4" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a8632f943b2645a064df4b4f32be6cfb4"></a>SPARE_IRQ_2&#160;</td><td class="fielddoc"><p>Select SPARE IRQ 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a37d25d9bef6f9987f6f0acd1199fdd06" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a37d25d9bef6f9987f6f0acd1199fdd06"></a>SPARE_IRQ_3&#160;</td><td class="fielddoc"><p>Select SPARE IRQ 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3ae1e37d639062c9f84055a9137fc29870" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3ae1e37d639062c9f84055a9137fc29870"></a>SPARE_IRQ_4&#160;</td><td class="fielddoc"><p>Select SPARE IRQ 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3af00c937dd1333d2fa5e52d906dd7529b" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3af00c937dd1333d2fa5e52d906dd7529b"></a>SPARE_IRQ_5&#160;</td><td class="fielddoc"><p>Select SPARE IRQ 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf4bf6b287c1a8445fce49ccaa711b3c3a5b2f2ddbc9d3322cae1f2f0b3f51cb7b" name="ggaf4bf6b287c1a8445fce49ccaa711b3c3a5b2f2ddbc9d3322cae1f2f0b3f51cb7b"></a>IRQ_COUNT&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="ga876b9495995a81dff786f07a1975c3b8" name="ga876b9495995a81dff786f07a1975c3b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga876b9495995a81dff786f07a1975c3b8">&#9670;&#160;</a></span>irq_num_rp2350</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">enum</a> <a class="el" href="group__hardware__irq.html#ga876b9495995a81dff786f07a1975c3b8">irq_num_rp2350</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt numbers on RP2350 (used as typedef <a class="el" href="group__hardware__irq.html#gaf30862f51b5994ffd5863176a185d137">irq_num_t</a>) </p>
<table class="fieldtable">
<tr><th colspan="2">Valores de enumerações</th></tr><tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a8aefc9b5ce0307f2983c7cfe9cfcee0e" name="gga876b9495995a81dff786f07a1975c3b8a8aefc9b5ce0307f2983c7cfe9cfcee0e"></a>TIMER0_IRQ_0&#160;</td><td class="fielddoc"><p>Select TIMER0's IRQ 0 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a5b912fdba3cd93427d74b8ef527d980f" name="gga876b9495995a81dff786f07a1975c3b8a5b912fdba3cd93427d74b8ef527d980f"></a>TIMER0_IRQ_1&#160;</td><td class="fielddoc"><p>Select TIMER0's IRQ 1 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a959d2d69aa10978b36fb4fbecc77a465" name="gga876b9495995a81dff786f07a1975c3b8a959d2d69aa10978b36fb4fbecc77a465"></a>TIMER0_IRQ_2&#160;</td><td class="fielddoc"><p>Select TIMER0's IRQ 2 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a021f4aa1758af47eb23298196e1f22c5" name="gga876b9495995a81dff786f07a1975c3b8a021f4aa1758af47eb23298196e1f22c5"></a>TIMER0_IRQ_3&#160;</td><td class="fielddoc"><p>Select TIMER0's IRQ 3 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a4ba1f242076b28a4217181e0f65896ec" name="gga876b9495995a81dff786f07a1975c3b8a4ba1f242076b28a4217181e0f65896ec"></a>TIMER1_IRQ_0&#160;</td><td class="fielddoc"><p>Select TIMER1's IRQ 0 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a757d218b48843638d3f8f45fa6fd48f9" name="gga876b9495995a81dff786f07a1975c3b8a757d218b48843638d3f8f45fa6fd48f9"></a>TIMER1_IRQ_1&#160;</td><td class="fielddoc"><p>Select TIMER1's IRQ 1 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a156a0e9cbc66e4ce56dfb52d09d86858" name="gga876b9495995a81dff786f07a1975c3b8a156a0e9cbc66e4ce56dfb52d09d86858"></a>TIMER1_IRQ_2&#160;</td><td class="fielddoc"><p>Select TIMER1's IRQ 2 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8af2fb391af7b873b5268e3824068d08c0" name="gga876b9495995a81dff786f07a1975c3b8af2fb391af7b873b5268e3824068d08c0"></a>TIMER1_IRQ_3&#160;</td><td class="fielddoc"><p>Select TIMER1's IRQ 3 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8ab95e3cb2a0db0f078b2f51d43d6f0221" name="gga876b9495995a81dff786f07a1975c3b8ab95e3cb2a0db0f078b2f51d43d6f0221"></a>PWM_IRQ_WRAP_0&#160;</td><td class="fielddoc"><p>Select PWM's WRAP_0 IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a9b21deae090eb8ab1c69eaa4dd71572f" name="gga876b9495995a81dff786f07a1975c3b8a9b21deae090eb8ab1c69eaa4dd71572f"></a>PWM_IRQ_WRAP_1&#160;</td><td class="fielddoc"><p>Select PWM's WRAP_1 IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a27c81947202be1166b90cd5fb6f482a0" name="gga876b9495995a81dff786f07a1975c3b8a27c81947202be1166b90cd5fb6f482a0"></a>DMA_IRQ_0&#160;</td><td class="fielddoc"><p>Select DMA's IRQ 0 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a7b25577c8e3d3b1c4bab08eaed19b5ef" name="gga876b9495995a81dff786f07a1975c3b8a7b25577c8e3d3b1c4bab08eaed19b5ef"></a>DMA_IRQ_1&#160;</td><td class="fielddoc"><p>Select DMA's IRQ 1 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8aa05c818a7b9a97853fced4be9a9b0955" name="gga876b9495995a81dff786f07a1975c3b8aa05c818a7b9a97853fced4be9a9b0955"></a>DMA_IRQ_2&#160;</td><td class="fielddoc"><p>Select DMA's IRQ 2 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a2852a4ce8747ec1b0ece265c3d681ad4" name="gga876b9495995a81dff786f07a1975c3b8a2852a4ce8747ec1b0ece265c3d681ad4"></a>DMA_IRQ_3&#160;</td><td class="fielddoc"><p>Select DMA's IRQ 3 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a2cd42859a0101338a23d1687c6ff473c" name="gga876b9495995a81dff786f07a1975c3b8a2cd42859a0101338a23d1687c6ff473c"></a>USBCTRL_IRQ&#160;</td><td class="fielddoc"><p>Select USBCTRL's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a6a1531131ebf36cef68deb1b098c169e" name="gga876b9495995a81dff786f07a1975c3b8a6a1531131ebf36cef68deb1b098c169e"></a>PIO0_IRQ_0&#160;</td><td class="fielddoc"><p>Select PIO0's IRQ 0 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a8342ee77067f98e1796e79d437093367" name="gga876b9495995a81dff786f07a1975c3b8a8342ee77067f98e1796e79d437093367"></a>PIO0_IRQ_1&#160;</td><td class="fielddoc"><p>Select PIO0's IRQ 1 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a25729562658fcf2aa86e87e54617e7af" name="gga876b9495995a81dff786f07a1975c3b8a25729562658fcf2aa86e87e54617e7af"></a>PIO1_IRQ_0&#160;</td><td class="fielddoc"><p>Select PIO1's IRQ 0 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a02a272c2eed06831563b441793eb4964" name="gga876b9495995a81dff786f07a1975c3b8a02a272c2eed06831563b441793eb4964"></a>PIO1_IRQ_1&#160;</td><td class="fielddoc"><p>Select PIO1's IRQ 1 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a6a797ac81319a12d8f727b0df3bf4b45" name="gga876b9495995a81dff786f07a1975c3b8a6a797ac81319a12d8f727b0df3bf4b45"></a>PIO2_IRQ_0&#160;</td><td class="fielddoc"><p>Select PIO2's IRQ 0 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8aeaaf6372e890b298cab2d23ccf6b7e25" name="gga876b9495995a81dff786f07a1975c3b8aeaaf6372e890b298cab2d23ccf6b7e25"></a>PIO2_IRQ_1&#160;</td><td class="fielddoc"><p>Select PIO2's IRQ 1 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8ae9d0650a36de3bfbad6edc82a613d3c1" name="gga876b9495995a81dff786f07a1975c3b8ae9d0650a36de3bfbad6edc82a613d3c1"></a>IO_IRQ_BANK0&#160;</td><td class="fielddoc"><p>Select IO_BANK0's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a8cfea98eab080d57d60d751d78b9397d" name="gga876b9495995a81dff786f07a1975c3b8a8cfea98eab080d57d60d751d78b9397d"></a>IO_IRQ_BANK0_NS&#160;</td><td class="fielddoc"><p>Select IO_BANK0_NS's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8af5aa261b359dd160a1d8c3bc558ceb2b" name="gga876b9495995a81dff786f07a1975c3b8af5aa261b359dd160a1d8c3bc558ceb2b"></a>IO_IRQ_QSPI&#160;</td><td class="fielddoc"><p>Select IO_QSPI's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8ac2d22291df1fa6859d5c86ba7eae9018" name="gga876b9495995a81dff786f07a1975c3b8ac2d22291df1fa6859d5c86ba7eae9018"></a>IO_IRQ_QSPI_NS&#160;</td><td class="fielddoc"><p>Select IO_QSPI_NS's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8afe8f5a1a66b8b6c489a8fb3bb618815f" name="gga876b9495995a81dff786f07a1975c3b8afe8f5a1a66b8b6c489a8fb3bb618815f"></a>SIO_IRQ_FIFO&#160;</td><td class="fielddoc"><p>Select SIO's FIFO IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8abee4ee8eee7b960d0cf734578ffef811" name="gga876b9495995a81dff786f07a1975c3b8abee4ee8eee7b960d0cf734578ffef811"></a>SIO_IRQ_BELL&#160;</td><td class="fielddoc"><p>Select SIO's BELL IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a2bcf85572bb5a5f53ec4444798261541" name="gga876b9495995a81dff786f07a1975c3b8a2bcf85572bb5a5f53ec4444798261541"></a>SIO_IRQ_FIFO_NS&#160;</td><td class="fielddoc"><p>Select SIO_NS's FIFO IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a72f9b9916df889c0a55731b3a51b8e05" name="gga876b9495995a81dff786f07a1975c3b8a72f9b9916df889c0a55731b3a51b8e05"></a>SIO_IRQ_BELL_NS&#160;</td><td class="fielddoc"><p>Select SIO_NS's BELL IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a750e73e82e614dff437a37149bd59eb1" name="gga876b9495995a81dff786f07a1975c3b8a750e73e82e614dff437a37149bd59eb1"></a>SIO_IRQ_MTIMECMP&#160;</td><td class="fielddoc"><p>Select SIO's MTIMECMP IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a737a1db2a02502ed578e908b3b6796c2" name="gga876b9495995a81dff786f07a1975c3b8a737a1db2a02502ed578e908b3b6796c2"></a>CLOCKS_IRQ&#160;</td><td class="fielddoc"><p>Select CLOCKS's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a10b2c78ee63a060db5d9f30b8f1daf8a" name="gga876b9495995a81dff786f07a1975c3b8a10b2c78ee63a060db5d9f30b8f1daf8a"></a>SPI0_IRQ&#160;</td><td class="fielddoc"><p>Select SPI0's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a60f73b071388a649cac65d2026607540" name="gga876b9495995a81dff786f07a1975c3b8a60f73b071388a649cac65d2026607540"></a>SPI1_IRQ&#160;</td><td class="fielddoc"><p>Select SPI1's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a504e54f28a2e2928bd6a1604ee0a24fb" name="gga876b9495995a81dff786f07a1975c3b8a504e54f28a2e2928bd6a1604ee0a24fb"></a>UART0_IRQ&#160;</td><td class="fielddoc"><p>Select UART0's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a1062848ec5bc51fcdd58a95d40fc266b" name="gga876b9495995a81dff786f07a1975c3b8a1062848ec5bc51fcdd58a95d40fc266b"></a>UART1_IRQ&#160;</td><td class="fielddoc"><p>Select UART1's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a80d34861619c6034c897e829aea93ed4" name="gga876b9495995a81dff786f07a1975c3b8a80d34861619c6034c897e829aea93ed4"></a>ADC_IRQ_FIFO&#160;</td><td class="fielddoc"><p>Select ADC's FIFO IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8ae54e6d9ba3c33888744c4ba77a7a4255" name="gga876b9495995a81dff786f07a1975c3b8ae54e6d9ba3c33888744c4ba77a7a4255"></a>I2C0_IRQ&#160;</td><td class="fielddoc"><p>Select I2C0's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a3d4c9de91954651ee3dee7c066fc3db9" name="gga876b9495995a81dff786f07a1975c3b8a3d4c9de91954651ee3dee7c066fc3db9"></a>I2C1_IRQ&#160;</td><td class="fielddoc"><p>Select I2C1's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a2ef9df4ccdeb630d832d6d2b076586b6" name="gga876b9495995a81dff786f07a1975c3b8a2ef9df4ccdeb630d832d6d2b076586b6"></a>OTP_IRQ&#160;</td><td class="fielddoc"><p>Select OTP's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8aeef89f7a46f31d1ce96fd0f6328b78c8" name="gga876b9495995a81dff786f07a1975c3b8aeef89f7a46f31d1ce96fd0f6328b78c8"></a>TRNG_IRQ&#160;</td><td class="fielddoc"><p>Select TRNG's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a0ed6df37fc7086fc72331ac64d5abcf0" name="gga876b9495995a81dff786f07a1975c3b8a0ed6df37fc7086fc72331ac64d5abcf0"></a>PROC0_IRQ_CTI&#160;</td><td class="fielddoc"><p>Select PROC0's CTI IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8af8101a6cce54937f4af39f3c27a2fe6d" name="gga876b9495995a81dff786f07a1975c3b8af8101a6cce54937f4af39f3c27a2fe6d"></a>PROC1_IRQ_CTI&#160;</td><td class="fielddoc"><p>Select PROC1's CTI IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a946ceb547b06cf725bcdc28171249d5a" name="gga876b9495995a81dff786f07a1975c3b8a946ceb547b06cf725bcdc28171249d5a"></a>PLL_SYS_IRQ&#160;</td><td class="fielddoc"><p>Select PLL_SYS's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a875f153be03e06f3da74de8ed802ae12" name="gga876b9495995a81dff786f07a1975c3b8a875f153be03e06f3da74de8ed802ae12"></a>PLL_USB_IRQ&#160;</td><td class="fielddoc"><p>Select PLL_USB's IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8ac30f13a1f91cc090fdb619028183ad0e" name="gga876b9495995a81dff786f07a1975c3b8ac30f13a1f91cc090fdb619028183ad0e"></a>POWMAN_IRQ_POW&#160;</td><td class="fielddoc"><p>Select POWMAN's POW IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a803d6485cd5cc1737bbaa006eb30e0f8" name="gga876b9495995a81dff786f07a1975c3b8a803d6485cd5cc1737bbaa006eb30e0f8"></a>POWMAN_IRQ_TIMER&#160;</td><td class="fielddoc"><p>Select POWMAN's TIMER IRQ output. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8aad3052d1d06b983df4551cd9ddd739ae" name="gga876b9495995a81dff786f07a1975c3b8aad3052d1d06b983df4551cd9ddd739ae"></a>SPARE_IRQ_0&#160;</td><td class="fielddoc"><p>Select SPARE IRQ 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a1db065c3095a5f7f4c08becc89cc146e" name="gga876b9495995a81dff786f07a1975c3b8a1db065c3095a5f7f4c08becc89cc146e"></a>SPARE_IRQ_1&#160;</td><td class="fielddoc"><p>Select SPARE IRQ 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a8632f943b2645a064df4b4f32be6cfb4" name="gga876b9495995a81dff786f07a1975c3b8a8632f943b2645a064df4b4f32be6cfb4"></a>SPARE_IRQ_2&#160;</td><td class="fielddoc"><p>Select SPARE IRQ 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a37d25d9bef6f9987f6f0acd1199fdd06" name="gga876b9495995a81dff786f07a1975c3b8a37d25d9bef6f9987f6f0acd1199fdd06"></a>SPARE_IRQ_3&#160;</td><td class="fielddoc"><p>Select SPARE IRQ 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8ae1e37d639062c9f84055a9137fc29870" name="gga876b9495995a81dff786f07a1975c3b8ae1e37d639062c9f84055a9137fc29870"></a>SPARE_IRQ_4&#160;</td><td class="fielddoc"><p>Select SPARE IRQ 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8af00c937dd1333d2fa5e52d906dd7529b" name="gga876b9495995a81dff786f07a1975c3b8af00c937dd1333d2fa5e52d906dd7529b"></a>SPARE_IRQ_5&#160;</td><td class="fielddoc"><p>Select SPARE IRQ 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga876b9495995a81dff786f07a1975c3b8a5b2f2ddbc9d3322cae1f2f0b3f51cb7b" name="gga876b9495995a81dff786f07a1975c3b8a5b2f2ddbc9d3322cae1f2f0b3f51cb7b"></a>IRQ_COUNT&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Documentação das funções</h2>
<a id="gaf02f8599896c66f4579c845a96b2126e" name="gaf02f8599896c66f4579c845a96b2126e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf02f8599896c66f4579c845a96b2126e">&#9670;&#160;</a></span>irq_add_shared_handler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a> irq_add_shared_handler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a>&#160;</td>
          <td class="paramname"><em>num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__hardware__irq.html#ga8478ee26cc144e947ccd75b0169059a6">irq_handler_t</a>&#160;</td>
          <td class="paramname"><em>handler</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">uint8_t</a>&#160;</td>
          <td class="paramname"><em>order_priority</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Add a shared interrupt handler for an interrupt on the executing core. </p>
<p>Use this method to add a handler on an irq number shared between multiple distinct hardware sources (e.g. GPIO, DMA or PIO IRQs). Handlers added by this method will all be called in sequence from highest order_priority to lowest. The <a class="el" href="group__hardware__irq.html#gafffd448ba2d2eef5b355b88180aefe7f" title="Set an exclusive interrupt handler for an interrupt on the executing core.">irq_set_exclusive_handler()</a> method should be used instead if you know there will or should only ever be one handler for the interrupt.</p>
<p>This method will assert if there is an exclusive interrupt handler set for this irq number on this core, or if the (total across all IRQs on both cores) maximum (configurable via PICO_MAX_SHARED_IRQ_HANDLERS) number of shared handlers would be exceeded.</p>
<dl class="params"><dt>Parâmetros</dt><dd>
  <table class="params">
    <tr><td class="paramname">num</td><td>Interrupt number <a class="el" href="group__hardware__irq.html#interrupt_nums">Interrupt Numbers</a> </td></tr>
    <tr><td class="paramname">handler</td><td>The handler to set. See <a class="el" href="group__hardware__irq.html#ga8478ee26cc144e947ccd75b0169059a6">irq_handler_t</a> </td></tr>
    <tr><td class="paramname">order_priority</td><td>The order priority controls the order that handlers for the same IRQ number on the core are called. The shared irq handlers for an interrupt are all called when an IRQ fires, however the order of the calls is based on the order_priority (higher priorities are called first, identical priorities are called in undefined order). A good rule of thumb is to use PICO_SHARED_IRQ_HANDLER_DEFAULT_ORDER_PRIORITY if you don't much care, as it is in the middle of the priority range by default.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Nota</dt><dd>The order_priority uses <em>higher</em> values for higher priorities which is the <em>opposite</em> of the CPU interrupt priorities passed to <a class="el" href="group__hardware__irq.html#gad11ea172f11d9763647ac34b366ab3c2" title="Set specified interrupt&#39;s priority.">irq_set_priority()</a> which use lower values for higher priorities.</dd></dl>
<dl class="section see"><dt>Veja também</dt><dd><a class="el" href="group__hardware__irq.html#gafffd448ba2d2eef5b355b88180aefe7f" title="Set an exclusive interrupt handler for an interrupt on the executing core.">irq_set_exclusive_handler()</a></dd></dl>
<p>Use this method to add a handler on an irq number shared between multiple distinct hardware sources (e.g. GPIO, DMA or PIO IRQs). Handlers added by this method will all be called in sequence from highest order_priority to lowest. The <a class="el" href="group__hardware__irq.html#gafffd448ba2d2eef5b355b88180aefe7f" title="Set an exclusive interrupt handler for an interrupt on the executing core.">irq_set_exclusive_handler()</a> method should be used instead if you know there will or should only ever be one handler for the interrupt.</p>
<p>This method will assert if there is an exclusive interrupt handler set for this irq number on this core, or if the (total across all IRQs on both cores) maximum (configurable via PICO_MAX_SHARED_IRQ_HANDLERS) number of shared handlers would be exceeded.</p>
<p>NOTE: By default, the SDK uses a single shared vector table for both cores, and the currently installed IRQ handlers are effectively a linked list starting a vector table entry for a particular IRQ number. Therefore, this method (when using the same vector table for both cores) add the same interrupt handler for both cores.</p>
<p>On RP2040 this was never really a cause of any confusion, because it rarely made sense to enable the same interrupt number in the NVIC on both cores (see <a class="el" href="group__hardware__irq.html#ga7c7167f643c6898b758340ce59d333d9">irq_set_enabled()</a>), because the interrupt would then fire on both cores, and the interrupt handlers would race.</p>
<p>The problem <em>does</em> exist however when dealing with interrupts which are independent on the two cores.</p>
<p>This includes:</p>
<ul>
<li>the core local "spare" IRQs</li>
<li>on RP2350 the SIO FIFO IRQ which is now the same irq number for both cores (vs RP2040 where it was two)</li>
</ul>
<p>In the cases where you want to enable the same IRQ on both cores, and both cores are sharing the same vector table, you should install the IRQ handler once - it will be used on both cores - and check the core number (via <a class="el" href="host_2pico__platform_2include_2pico_2platform_8h.html#aa4ca4d30183d0f6248b154c9d12a76a5">get_core_num()</a>) on each core.</p>
<p>NOTE: It is not thread safe to add/remove/handle IRQs for the same irq number in the same vector table from both cores concurrently.</p>
<p>NOTE: The SDK has a PICO_VTABLE_PER_CORE define indicating whether the two vector tables are separate, however as of version 2.1.1 the user cannot set this value, and expect the vector table duplication to be handled for them. This functionality will be added in a future SDK version</p>
<dl class="params"><dt>Parâmetros</dt><dd>
  <table class="params">
    <tr><td class="paramname">num</td><td>Interrupt number <a class="el" href="group__hardware__irq.html#interrupt_nums">Interrupt Numbers</a> </td></tr>
    <tr><td class="paramname">handler</td><td>The handler to set. See <a class="el" href="group__hardware__irq.html#ga8478ee26cc144e947ccd75b0169059a6">irq_handler_t</a> </td></tr>
    <tr><td class="paramname">order_priority</td><td>The order priority controls the order that handlers for the same IRQ number on the core are called. The shared irq handlers for an interrupt are all called when an IRQ fires, however the order of the calls is based on the order_priority (higher priorities are called first, identical priorities are called in undefined order). A good rule of thumb is to use PICO_SHARED_IRQ_HANDLER_DEFAULT_ORDER_PRIORITY if you don't much care, as it is in the middle of the priority range by default.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Nota</dt><dd>The order_priority uses <em>higher</em> values for higher priorities which is the <em>opposite</em> of the CPU interrupt priorities passed to <a class="el" href="group__hardware__irq.html#gad11ea172f11d9763647ac34b366ab3c2" title="Set specified interrupt&#39;s priority.">irq_set_priority()</a> which use lower values for higher priorities.</dd></dl>
<dl class="section see"><dt>Veja também</dt><dd><a class="el" href="group__hardware__irq.html#gafffd448ba2d2eef5b355b88180aefe7f" title="Set an exclusive interrupt handler for an interrupt on the executing core.">irq_set_exclusive_handler()</a> </dd></dl>

<p class="reference">Referências <a class="el" href="host_2hardware__irq_2include_2hardware_2irq_8h.html#a885faaaaca76aba8551cec66e34a14dc">__unhandled_user_irq()</a>, <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">count</a>, <a class="el" href="structirq__handler__chain__slot.html#ab5083a8b06c9cbd2a82550f5598a3773">irq_handler_chain_slot::handler</a>, <a class="el" href="assert_8h.html#a2f6f3b51fe05f23a19afe439ac623b39">hard_assert</a>, <a class="el" href="structirq__handler__chain__slot.html#a5fa530e4c6cb168c841839edbf5bddbb">irq_handler_chain_slot::inst1</a>, <a class="el" href="structirq__handler__chain__slot.html#a78635f88336bfe7fcd5d89888a4587cb">irq_handler_chain_slot::inst3</a>, <a class="el" href="rp2__common_2hardware__irq_2irq_8c.html#a2af1e438218d10db97ddfc6050c8ec30">irq_handler_chain_first_slot()</a>, <a class="el" href="rp2__common_2hardware__irq_2irq_8c.html#aa090b1b4352ba903361724e7989f8a3a">irq_handler_chain_slots</a>, <a class="el" href="group__hardware__irq.html#gafffd448ba2d2eef5b355b88180aefe7f">irq_set_exclusive_handler()</a>, <a class="el" href="structirq__handler__chain__slot.html#ae432e4a6e7fefec87e9ceacb4a5b0240">irq_handler_chain_slot::link</a>, <a class="el" href="SEGGER__RTT_8c.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, <a class="el" href="host_2pico__platform_2include_2pico_2platform_8h.html#a3f5611d44c539e721af06fbad7d1312a">panic_unsupported()</a>, <a class="el" href="host_2hardware__sync_2include_2hardware_2sync_8h.html#a40c2ccd192cfd2a8bcce7c6827617f49">PICO_SPINLOCK_ID_IRQ</a>, <a class="el" href="structirq__handler__chain__slot.html#a6a7e831deef4b114747a8cf1f9350d92">irq_handler_chain_slot::priority</a>, <a class="el" href="host_2hardware__sync_2include_2hardware_2sync_8h.html#a7d2876d2a555a0646b354742db81a519">spin_lock_blocking()</a>, <a class="el" href="host_2hardware__sync_2include_2hardware_2sync_8h.html#a19e225808b9ce7aeafb3b90e8e96754a">spin_lock_instance()</a> e <a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#ace0ee762a2cd56e76294cecb7de3ccc2">VTABLE_FIRST_IRQ</a>.</p>

<p class="reference">Referenciado por <a class="el" href="group__hardware__gpio.html#gaf43d2f09003804f535dc118688a9702c">gpio_add_raw_irq_handler_with_order_priority_masked()</a>, <a class="el" href="group__hardware__gpio.html#ga78f8d7c7c8fb66794f7c269311f145ae">gpio_add_raw_irq_handler_with_order_priority_masked64()</a>, <a class="el" href="group__hardware__gpio.html#ga37b23dea291af5926735b5e8c87b7dbb">gpio_set_irq_callback()</a> e <a class="el" href="hardware__irq__test_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4">main()</a>.</p>

</div>
</div>
<a id="ga14fa98b8bec09df3e7409a75cf2f5359" name="ga14fa98b8bec09df3e7409a75cf2f5359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14fa98b8bec09df3e7409a75cf2f5359">&#9670;&#160;</a></span>irq_clear()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">static</a> <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a> irq_clear </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a>&#160;</td>
          <td class="paramname"><em>int_num</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clear a specific interrupt on the executing core. </p>
<p>This method is only useful for "software" IRQs that are not connected to hardware (i.e. IRQs 26-31) as the the NVIC always reflects the current state of the IRQ state of the hardware for hardware IRQs, and clearing of the IRQ state of the hardware is performed via the hardware's registers instead.</p>
<dl class="params"><dt>Parâmetros</dt><dd>
  <table class="params">
    <tr><td class="paramname">int_num</td><td>Interrupt number <a class="el" href="group__hardware__irq.html#interrupt_nums">Interrupt Numbers</a></td></tr>
  </table>
  </dd>
</dl>
<p>This method is only useful for "software" IRQs that are not connected to hardware (e.g. IRQs 26-31 on RP2040) as the the NVIC always reflects the current state of the IRQ state of the hardware for hardware IRQs, and clearing of the IRQ state of the hardware is performed via the hardware's registers instead.</p>
<dl class="params"><dt>Parâmetros</dt><dd>
  <table class="params">
    <tr><td class="paramname">int_num</td><td>Interrupt number <a class="el" href="group__hardware__irq.html#interrupt_nums">Interrupt Numbers</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="reference">Referências <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">count</a>, <a class="el" href="hazard3_8h.html#a9424fec1ed71548aef9cefdc6eda62a0">hazard3_irqarray_clear</a>, <a class="el" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#adec423fce69d1d1dc4afe15453a55a16">M0PLUS_NVIC_ICPR_OFFSET</a>, <a class="el" href="rp2040_2hardware__structs_2include_2hardware_2structs_2nvic_8h.html#a8a3357bf731144b9310f118375ae0911">nvic_hw</a>, <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a5b4c870b2ae63f475a0709c13cb0334d">PPB_BASE</a> e <a class="el" href="rvcsr_8h.html#af76479e89e34bae04e8b0b5d08b5412d">RVCSR_MEIFA_OFFSET</a>.</p>

<p class="reference">Referenciado por <a class="el" href="cmsis__test_8c.html#ab94988e03383ebdee3114a33a7642248">DMA_IRQ_0_Handler()</a> e <a class="el" href="group__hardware__timer.html#ga8590dbfd69db9c3da5b628cd81efc22d">timer_hardware_alarm_set_target()</a>.</p>

</div>
</div>
<a id="ga42e9cdce7b82ef63c7b2416d32a42361" name="ga42e9cdce7b82ef63c7b2416d32a42361"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42e9cdce7b82ef63c7b2416d32a42361">&#9670;&#160;</a></span>irq_get_exclusive_handler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__hardware__irq.html#ga8478ee26cc144e947ccd75b0169059a6">irq_handler_t</a> irq_get_exclusive_handler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a>&#160;</td>
          <td class="paramname"><em>num</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the exclusive interrupt handler for an interrupt on the executing core. </p>
<p>This method will return an exclusive IRQ handler set on this core by irq_set_exclusive_handler if there is one.</p>
<dl class="params"><dt>Parâmetros</dt><dd>
  <table class="params">
    <tr><td class="paramname">num</td><td>Interrupt number <a class="el" href="group__hardware__irq.html#interrupt_nums">Interrupt Numbers</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>Veja também</dt><dd><a class="el" href="group__hardware__irq.html#gafffd448ba2d2eef5b355b88180aefe7f" title="Set an exclusive interrupt handler for an interrupt on the executing core.">irq_set_exclusive_handler()</a> </dd></dl>
<dl class="section return"><dt>Retorna</dt><dd>handler The handler if an exclusive handler is set for the IRQ, NULL if no handler is set or shared/shareable handlers are installed </dd></dl>

<p class="reference">Referências <a class="el" href="host_2hardware__irq_2include_2hardware_2irq_8h.html#a885faaaaca76aba8551cec66e34a14dc">__unhandled_user_irq()</a>, <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">count</a>, <a class="el" href="group__hardware__irq.html#ga4f9772d9d1781c3a28371623886a0310">irq_get_vtable_handler()</a>, <a class="el" href="SEGGER__RTT_8c.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, <a class="el" href="host_2pico__platform_2include_2pico_2platform_8h.html#a3f5611d44c539e721af06fbad7d1312a">panic_unsupported()</a>, <a class="el" href="host_2hardware__sync_2include_2hardware_2sync_8h.html#a40c2ccd192cfd2a8bcce7c6827617f49">PICO_SPINLOCK_ID_IRQ</a>, <a class="el" href="host_2hardware__sync_2include_2hardware_2sync_8h.html#a7d2876d2a555a0646b354742db81a519">spin_lock_blocking()</a>, <a class="el" href="host_2hardware__sync_2include_2hardware_2sync_8h.html#a19e225808b9ce7aeafb3b90e8e96754a">spin_lock_instance()</a> e <a class="el" href="host_2hardware__sync_2include_2hardware_2sync_8h.html#af4df3e7b60025a90629ee322fec8bc8f">spin_unlock()</a>.</p>

</div>
</div>
<a id="ga6bcde7d99ca71abe8dccfd13b4d80b29" name="ga6bcde7d99ca71abe8dccfd13b4d80b29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bcde7d99ca71abe8dccfd13b4d80b29">&#9670;&#160;</a></span>irq_get_priority()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> irq_get_priority </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a>&#160;</td>
          <td class="paramname"><em>num</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get specified interrupt's priority. </p>
<p>Numerically-lower values indicate a higher priority. Hardware priorities range from 0 (highest priority) to 255 (lowest priority) though only the top 2 bits are significant on ARM Cortex-M0+. To make it easier to specify higher or lower priorities than the default, all IRQ priorities are initialized to PICO_DEFAULT_IRQ_PRIORITY by the SDK runtime at startup. PICO_DEFAULT_IRQ_PRIORITY defaults to 0x80</p>
<dl class="params"><dt>Parâmetros</dt><dd>
  <table class="params">
    <tr><td class="paramname">num</td><td>Interrupt number <a class="el" href="group__hardware__irq.html#interrupt_nums">Interrupt Numbers</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Retorna</dt><dd>the IRQ priority</dd></dl>
<p>Numerically-lower values indicate a higher priority. Hardware priorities range from 0 (highest priority) to 255 (lowest priority). To make it easier to specify higher or lower priorities than the default, all IRQ priorities are initialized to PICO_DEFAULT_IRQ_PRIORITY by the SDK runtime at startup. PICO_DEFAULT_IRQ_PRIORITY defaults to 0x80</p>
<dl class="params"><dt>Parâmetros</dt><dd>
  <table class="params">
    <tr><td class="paramname">num</td><td>Interrupt number <a class="el" href="group__hardware__irq.html#interrupt_nums">Interrupt Numbers</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Retorna</dt><dd>the IRQ priority </dd></dl>

<p class="reference">Referências <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">count</a>, <a class="el" href="hazard3_8h.html#acd761061485e7ebd4637d8317ed295e7">hazard3_irqarray_read</a>, <a class="el" href="host_2pico__platform_2include_2pico_2platform_8h.html#a3f5611d44c539e721af06fbad7d1312a">panic_unsupported()</a> e <a class="el" href="rvcsr_8h.html#a30dde8aece5a8539ced820679f9b891c">RVCSR_MEIPRA_OFFSET</a>.</p>

</div>
</div>
<a id="ga4f9772d9d1781c3a28371623886a0310" name="ga4f9772d9d1781c3a28371623886a0310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f9772d9d1781c3a28371623886a0310">&#9670;&#160;</a></span>irq_get_vtable_handler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__hardware__irq.html#ga8478ee26cc144e947ccd75b0169059a6">irq_handler_t</a> irq_get_vtable_handler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a>&#160;</td>
          <td class="paramname"><em>num</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the current IRQ handler for the specified IRQ from the currently installed hardware vector table (VTOR) of the execution core. </p>
<dl class="params"><dt>Parâmetros</dt><dd>
  <table class="params">
    <tr><td class="paramname">num</td><td>Interrupt number <a class="el" href="group__hardware__irq.html#interrupt_nums">Interrupt Numbers</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Retorna</dt><dd>the address stored in the VTABLE for the given irq number </dd></dl>

<p class="reference">Referências <a class="el" href="host_2pico__platform_2include_2pico_2platform_8h.html#a3f5611d44c539e721af06fbad7d1312a">panic_unsupported()</a> e <a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#ace0ee762a2cd56e76294cecb7de3ccc2">VTABLE_FIRST_IRQ</a>.</p>

<p class="reference">Referenciado por <a class="el" href="group__hardware__irq.html#ga42e9cdce7b82ef63c7b2416d32a42361">irq_get_exclusive_handler()</a>, <a class="el" href="group__hardware__irq.html#ga9f9eb24fcf966ef5992c3091bf2989c7">irq_has_handler()</a>, <a class="el" href="group__hardware__irq.html#gae552cab9da1b37a785791f678090f418">irq_has_shared_handler()</a>, <a class="el" href="group__hardware__irq.html#gafffd448ba2d2eef5b355b88180aefe7f">irq_set_exclusive_handler()</a> e <a class="el" href="group__hardware__timer.html#ga1f7d02607a27915fea3b99a65319d3c1">timer_hardware_alarm_set_callback()</a>.</p>

</div>
</div>
<a id="ga9f9eb24fcf966ef5992c3091bf2989c7" name="ga9f9eb24fcf966ef5992c3091bf2989c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f9eb24fcf966ef5992c3091bf2989c7">&#9670;&#160;</a></span>irq_has_handler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">bool</a> irq_has_handler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a>&#160;</td>
          <td class="paramname"><em>num</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Determine if there is an installed IRQ handler for the given interrupt number. </p>
<p>See <a class="el" href="group__hardware__irq.html#gafffd448ba2d2eef5b355b88180aefe7f">irq_set_exclusive_handler()</a> for discussion on the scope of handlers when using both cores.</p>
<dl class="params"><dt>Parâmetros</dt><dd>
  <table class="params">
    <tr><td class="paramname">num</td><td>Interrupt number <a class="el" href="group__hardware__irq.html#interrupt_nums">Interrupt Numbers</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Retorna</dt><dd>true if the specified IRQ has a handler </dd></dl>

<p class="reference">Referências <a class="el" href="host_2hardware__irq_2include_2hardware_2irq_8h.html#a885faaaaca76aba8551cec66e34a14dc">__unhandled_user_irq()</a>, <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">count</a> e <a class="el" href="group__hardware__irq.html#ga4f9772d9d1781c3a28371623886a0310">irq_get_vtable_handler()</a>.</p>

<p class="reference">Referenciado por <a class="el" href="group__hardware__gpio.html#ga08b1f920beba446c4d4385de999cf945">gpio_set_irq_enabled()</a>.</p>

</div>
</div>
<a id="gae552cab9da1b37a785791f678090f418" name="gae552cab9da1b37a785791f678090f418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae552cab9da1b37a785791f678090f418">&#9670;&#160;</a></span>irq_has_shared_handler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">bool</a> irq_has_shared_handler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a>&#160;</td>
          <td class="paramname"><em>num</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Determine if the current handler for the given number is shared. </p>
<p>Determine if the current IRQ andler for the given interrupt number is shared.</p>
<dl class="params"><dt>Parâmetros</dt><dd>
  <table class="params">
    <tr><td class="paramname">num</td><td>Interrupt number <a class="el" href="group__hardware__irq.html#interrupt_nums">Interrupt Numbers</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Retorna</dt><dd>true if the specified IRQ has a shared handler</dd></dl>
<p>See <a class="el" href="group__hardware__irq.html#gafffd448ba2d2eef5b355b88180aefe7f">irq_set_exclusive_handler()</a> for discussion on the scope of handlers when using both cores.</p>
<dl class="params"><dt>Parâmetros</dt><dd>
  <table class="params">
    <tr><td class="paramname">num</td><td>Interrupt number <a class="el" href="group__hardware__irq.html#interrupt_nums">Interrupt Numbers</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Retorna</dt><dd>true if the specified IRQ has a shared handler </dd></dl>

<p class="reference">Referências <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">count</a> e <a class="el" href="group__hardware__irq.html#ga4f9772d9d1781c3a28371623886a0310">irq_get_vtable_handler()</a>.</p>

</div>
</div>
<a id="ga0c54ae4c0593c2a8596b99cd167584e0" name="ga0c54ae4c0593c2a8596b99cd167584e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c54ae4c0593c2a8596b99cd167584e0">&#9670;&#160;</a></span>irq_is_enabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">bool</a> irq_is_enabled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a>&#160;</td>
          <td class="paramname"><em>num</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Determine if a specific interrupt is enabled on the executing core. </p>
<dl class="params"><dt>Parâmetros</dt><dd>
  <table class="params">
    <tr><td class="paramname">num</td><td>Interrupt number <a class="el" href="group__hardware__irq.html#interrupt_nums">Interrupt Numbers</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Retorna</dt><dd>true if the interrupt is enabled </dd></dl>

<p class="reference">Referências <a class="el" href="hazard3_8h.html#acd761061485e7ebd4637d8317ed295e7">hazard3_irqarray_read</a>, <a class="el" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a7002370e7bfe001c67871f6252cbd701">M0PLUS_NVIC_ISER_OFFSET</a>, <a class="el" href="rp2040_2hardware__structs_2include_2hardware_2structs_2nvic_8h.html#a8a3357bf731144b9310f118375ae0911">nvic_hw</a>, <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a5b4c870b2ae63f475a0709c13cb0334d">PPB_BASE</a> e <a class="el" href="rvcsr_8h.html#a1c3889450c514f580eba90839150de69">RVCSR_MEIEA_OFFSET</a>.</p>

<p class="reference">Referenciado por <a class="el" href="group__hardware__irq.html#gadfd3308952d41ee91671ae098b867a90">irq_remove_handler()</a>, <a class="el" href="host_2pico__multicore_2include_2pico_2multicore_8h.html#ac3a24e275219229de49d1fb32e3c4ef0">multicore_launch_core1_raw()</a> e <a class="el" href="host_2pico__multicore_2include_2pico_2multicore_8h.html#ad7a189a5f44f0124d74aa5b206f9a262">multicore_reset_core1()</a>.</p>

</div>
</div>
<a id="gadfd3308952d41ee91671ae098b867a90" name="gadfd3308952d41ee91671ae098b867a90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfd3308952d41ee91671ae098b867a90">&#9670;&#160;</a></span>irq_remove_handler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a> irq_remove_handler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a>&#160;</td>
          <td class="paramname"><em>num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__hardware__irq.html#ga8478ee26cc144e947ccd75b0169059a6">irq_handler_t</a>&#160;</td>
          <td class="paramname"><em>handler</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Remove a specific interrupt handler for the given irq number on the executing core. </p>
<p>This method may be used to remove an irq set via either <a class="el" href="group__hardware__irq.html#gafffd448ba2d2eef5b355b88180aefe7f" title="Set an exclusive interrupt handler for an interrupt on the executing core.">irq_set_exclusive_handler()</a> or <a class="el" href="group__hardware__irq.html#gaf02f8599896c66f4579c845a96b2126e" title="Add a shared interrupt handler for an interrupt on the executing core.">irq_add_shared_handler()</a>, and will assert if the handler is not currently installed for the given IRQ number</p>
<dl class="section note"><dt>Nota</dt><dd>This method may <em>only</em> be called from user (non IRQ code) or from within the handler itself (i.e. an IRQ handler may remove itself as part of handling the IRQ). Attempts to call from another IRQ will cause an assertion.</dd></dl>
<dl class="params"><dt>Parâmetros</dt><dd>
  <table class="params">
    <tr><td class="paramname">num</td><td>Interrupt number <a class="el" href="group__hardware__irq.html#interrupt_nums">Interrupt Numbers</a> </td></tr>
    <tr><td class="paramname">handler</td><td>The handler to removed. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>Veja também</dt><dd><a class="el" href="group__hardware__irq.html#gafffd448ba2d2eef5b355b88180aefe7f" title="Set an exclusive interrupt handler for an interrupt on the executing core.">irq_set_exclusive_handler()</a> </dd>
<dd>
<a class="el" href="group__hardware__irq.html#gaf02f8599896c66f4579c845a96b2126e" title="Add a shared interrupt handler for an interrupt on the executing core.">irq_add_shared_handler()</a> </dd></dl>

<p class="reference">Referências <a class="el" href="host_2hardware__irq_2include_2hardware_2irq_8h.html#a885faaaaca76aba8551cec66e34a14dc">__unhandled_user_irq()</a>, <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">count</a>, <a class="el" href="structirq__handler__chain__slot.html#ab5083a8b06c9cbd2a82550f5598a3773">irq_handler_chain_slot::handler</a>, <a class="el" href="assert_8h.html#a2f6f3b51fe05f23a19afe439ac623b39">hard_assert</a>, <a class="el" href="rp2__common_2hardware__irq_2irq_8c.html#a5022c1e8df72fa356c83fe71978f5088">irq_handler_chain_remove_tail()</a>, <a class="el" href="rp2__common_2hardware__irq_2irq_8c.html#aa090b1b4352ba903361724e7989f8a3a">irq_handler_chain_slots</a>, <a class="el" href="group__hardware__irq.html#ga0c54ae4c0593c2a8596b99cd167584e0">irq_is_enabled()</a>, <a class="el" href="group__hardware__irq.html#ga7c7167f643c6898b758340ce59d333d9">irq_set_enabled()</a>, <a class="el" href="structirq__handler__chain__slot.html#ae432e4a6e7fefec87e9ceacb4a5b0240">irq_handler_chain_slot::link</a>, <a class="el" href="SEGGER__RTT_8c.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, <a class="el" href="host_2pico__platform_2include_2pico_2platform_8h.html#a3f5611d44c539e721af06fbad7d1312a">panic_unsupported()</a>, <a class="el" href="host_2hardware__sync_2include_2hardware_2sync_8h.html#a40c2ccd192cfd2a8bcce7c6827617f49">PICO_SPINLOCK_ID_IRQ</a>, <a class="el" href="host_2hardware__sync_2include_2hardware_2sync_8h.html#a7d2876d2a555a0646b354742db81a519">spin_lock_blocking()</a>, <a class="el" href="host_2hardware__sync_2include_2hardware_2sync_8h.html#a19e225808b9ce7aeafb3b90e8e96754a">spin_lock_instance()</a> e <a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#ace0ee762a2cd56e76294cecb7de3ccc2">VTABLE_FIRST_IRQ</a>.</p>

<p class="reference">Referenciado por <a class="el" href="group__hardware__gpio.html#ga25b1f0b4dc42144da4ed3acbed513095">gpio_remove_raw_irq_handler_masked()</a>, <a class="el" href="group__hardware__gpio.html#ga9310346a1f7b58ba6b6be82097980af6">gpio_remove_raw_irq_handler_masked64()</a>, <a class="el" href="group__hardware__gpio.html#ga37b23dea291af5926735b5e8c87b7dbb">gpio_set_irq_callback()</a>, <a class="el" href="hardware__irq__test_8c.html#ab8ec49c6c96a97d5957c4c721105222f">handler1()</a>, <a class="el" href="hardware__irq__test_8c.html#ad3e33d3f2d25dd8c5fb6c0060a78acb9">handler2()</a>, <a class="el" href="hardware__irq__test_8c.html#ab1700bc94da6cd21faa1b0060b2c37bc">handler3()</a>, <a class="el" href="group__pico__i2c__slave.html#gaebbea8f5a707f23750ba3e0c8b5eb6ee">i2c_slave_deinit()</a>, <a class="el" href="hardware__irq__test_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4">main()</a>, <a class="el" href="group__multicore__lockout.html#ga61f1c839a270a49335f21a721ab00463">multicore_lockout_victim_deinit()</a> e <a class="el" href="group__hardware__timer.html#ga1f7d02607a27915fea3b99a65319d3c1">timer_hardware_alarm_set_callback()</a>.</p>

</div>
</div>
<a id="ga7c7167f643c6898b758340ce59d333d9" name="ga7c7167f643c6898b758340ce59d333d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c7167f643c6898b758340ce59d333d9">&#9670;&#160;</a></span>irq_set_enabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a> irq_set_enabled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a>&#160;</td>
          <td class="paramname"><em>num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">bool</a>&#160;</td>
          <td class="paramname"><em>enabled</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable or disable a specific interrupt on the executing core. </p>
<dl class="params"><dt>Parâmetros</dt><dd>
  <table class="params">
    <tr><td class="paramname">num</td><td>Interrupt number <a class="el" href="group__hardware__irq.html#interrupt_nums">Interrupt Numbers</a> </td></tr>
    <tr><td class="paramname">enabled</td><td>true to enable the interrupt, false to disable </td></tr>
  </table>
  </dd>
</dl>

<p class="reference">Referências <a class="el" href="group__hardware__irq.html#gae1a927e62e780b2f7dacc3a008ffaf20">irq_set_mask_n_enabled()</a> e <a class="el" href="host_2pico__platform_2include_2pico_2platform_8h.html#a3f5611d44c539e721af06fbad7d1312a">panic_unsupported()</a>.</p>

<p class="reference">Referenciado por <a class="el" href="group__pico__aon__timer.html#ga20cda0289aab2eb5fda914704a1fc2a7">aon_timer_disable_alarm()</a>, <a class="el" href="group__pico__aon__timer.html#ga39dab1da58c2f8178024b233e335d059">aon_timer_enable_alarm()</a>, <a class="el" href="group__hardware__clocks.html#ga614700afaa5ee6767ef2cf662e63f84c">clocks_enable_resus()</a>, <a class="el" href="cyw43__driver_8c.html#ae643934af50fb8cdd268f1dcd6cbbcc5">cyw43_irq_init()</a>, <a class="el" href="group__hardware__gpio.html#ga6165f07f4b619dd08ea6dc97d069e78a">gpio_set_irq_enabled_with_callback()</a>, <a class="el" href="group__pico__i2c__slave.html#gaebbea8f5a707f23750ba3e0c8b5eb6ee">i2c_slave_deinit()</a>, <a class="el" href="group__pico__i2c__slave.html#ga2ecc43ff4a3c673a704d0c7bd7d91db4">i2c_slave_init()</a>, <a class="el" href="group__hardware__irq.html#gadfd3308952d41ee91671ae098b867a90">irq_remove_handler()</a>, <a class="el" href="hardware__irq__test_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4">main()</a>, <a class="el" href="cmsis__test_8c.html#a840291bc02cba5474a4cb46a9b9566fe">main()</a>, <a class="el" href="host_2pico__multicore_2include_2pico_2multicore_8h.html#ac3a24e275219229de49d1fb32e3c4ef0">multicore_launch_core1_raw()</a>, <a class="el" href="group__multicore__lockout.html#ga61f1c839a270a49335f21a721ab00463">multicore_lockout_victim_deinit()</a>, <a class="el" href="host_2pico__multicore_2include_2pico_2multicore_8h.html#a4e969086bda6851bc8ce8199113fd595">multicore_lockout_victim_init()</a>, <a class="el" href="host_2pico__multicore_2include_2pico_2multicore_8h.html#ad7a189a5f44f0124d74aa5b206f9a262">multicore_reset_core1()</a>, <a class="el" href="group__hardware__rtc.html#gaac8ad85f301295b6a130aa8e00122253">rtc_set_alarm()</a>, <a class="el" href="pico__divider__nesting__test_8c.html#a30f4139059b4fd540f6353594309f6bc">test_nesting()</a> e <a class="el" href="group__hardware__timer.html#ga1f7d02607a27915fea3b99a65319d3c1">timer_hardware_alarm_set_callback()</a>.</p>

</div>
</div>
<a id="gafffd448ba2d2eef5b355b88180aefe7f" name="gafffd448ba2d2eef5b355b88180aefe7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafffd448ba2d2eef5b355b88180aefe7f">&#9670;&#160;</a></span>irq_set_exclusive_handler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a> irq_set_exclusive_handler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a>&#160;</td>
          <td class="paramname"><em>num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__hardware__irq.html#ga8478ee26cc144e947ccd75b0169059a6">irq_handler_t</a>&#160;</td>
          <td class="paramname"><em>handler</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set an exclusive interrupt handler for an interrupt on the executing core. </p>
<p>Use this method to set a handler for single IRQ source interrupts, or when your code, use case or performance requirements dictate that there should no other handlers for the interrupt.</p>
<p>This method will assert if there is already any sort of interrupt handler installed for the specified irq number.</p>
<dl class="params"><dt>Parâmetros</dt><dd>
  <table class="params">
    <tr><td class="paramname">num</td><td>Interrupt number <a class="el" href="group__hardware__irq.html#interrupt_nums">Interrupt Numbers</a> </td></tr>
    <tr><td class="paramname">handler</td><td>The handler to set. See <a class="el" href="group__hardware__irq.html#ga8478ee26cc144e947ccd75b0169059a6">irq_handler_t</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>Veja também</dt><dd><a class="el" href="group__hardware__irq.html#gaf02f8599896c66f4579c845a96b2126e" title="Add a shared interrupt handler for an interrupt on the executing core.">irq_add_shared_handler()</a></dd></dl>
<p>Use this method to set a handler for single IRQ source interrupts, or when your code, use case or performance requirements dictate that there should be no other handlers for the interrupt.</p>
<p>This method will assert if there is already any sort of interrupt handler installed for the specified irq number.</p>
<p>NOTE: By default, the SDK uses a single shared vector table for both cores, and the currently installed IRQ handlers are effectively a linked list starting a vector table entry for a particular IRQ number. Therefore, this method (when using the same vector table for both cores) sets the same interrupt handler for both cores.</p>
<p>On RP2040 this was never really a cause of any confusion, because it rarely made sense to enable the same interrupt number in the NVIC on both cores (see <a class="el" href="group__hardware__irq.html#ga7c7167f643c6898b758340ce59d333d9">irq_set_enabled()</a>), because the interrupt would then fire on both cores, and the interrupt handlers would race.</p>
<p>The problem <em>does</em> exist however when dealing with interrupts which are independent on the two cores.</p>
<p>This includes:</p>
<ul>
<li>the core local "spare" IRQs</li>
<li>on RP2350 the SIO FIFO IRQ which is now the same irq number for both cores (vs RP2040 where it was two)</li>
</ul>
<p>In the cases where you want to enable the same IRQ on both cores, and both cores are sharing the same vector table, you should install the IRQ handler once - it will be used on both cores - and check the core number (via <a class="el" href="host_2pico__platform_2include_2pico_2platform_8h.html#aa4ca4d30183d0f6248b154c9d12a76a5">get_core_num()</a>) on each core.</p>
<p>NOTE: It is not thread safe to add/remove/handle IRQs for the same irq number in the same vector table from both cores concurrently.</p>
<p>NOTE: The SDK has a PICO_VTABLE_PER_CORE define indicating whether the two vector tables are separate, however as of version 2.1.1 the user cannot set this value, and expect the vector table duplication to be handled for them. This functionality will be added in a future SDK version</p>
<dl class="params"><dt>Parâmetros</dt><dd>
  <table class="params">
    <tr><td class="paramname">num</td><td>Interrupt number <a class="el" href="group__hardware__irq.html#interrupt_nums">Interrupt Numbers</a> </td></tr>
    <tr><td class="paramname">handler</td><td>The handler to set. See <a class="el" href="group__hardware__irq.html#ga8478ee26cc144e947ccd75b0169059a6">irq_handler_t</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>Veja também</dt><dd><a class="el" href="group__hardware__irq.html#gaf02f8599896c66f4579c845a96b2126e" title="Add a shared interrupt handler for an interrupt on the executing core.">irq_add_shared_handler()</a> </dd></dl>

<p class="reference">Referências <a class="el" href="host_2hardware__irq_2include_2hardware_2irq_8h.html#a885faaaaca76aba8551cec66e34a14dc">__unhandled_user_irq()</a>, <a class="el" href="host_2pico__platform_2include_2pico_2platform_8h.html#a2e3484535ee610c8e19e9859563abe48">__unused</a>, <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">count</a>, <a class="el" href="assert_8h.html#a2f6f3b51fe05f23a19afe439ac623b39">hard_assert</a>, <a class="el" href="group__hardware__irq.html#ga4f9772d9d1781c3a28371623886a0310">irq_get_vtable_handler()</a>, <a class="el" href="host_2pico__platform_2include_2pico_2platform_8h.html#a3f5611d44c539e721af06fbad7d1312a">panic_unsupported()</a>, <a class="el" href="host_2hardware__sync_2include_2hardware_2sync_8h.html#a40c2ccd192cfd2a8bcce7c6827617f49">PICO_SPINLOCK_ID_IRQ</a>, <a class="el" href="host_2hardware__sync_2include_2hardware_2sync_8h.html#a7d2876d2a555a0646b354742db81a519">spin_lock_blocking()</a> e <a class="el" href="host_2hardware__sync_2include_2hardware_2sync_8h.html#a19e225808b9ce7aeafb3b90e8e96754a">spin_lock_instance()</a>.</p>

<p class="reference">Referenciado por <a class="el" href="group__pico__aon__timer.html#ga39dab1da58c2f8178024b233e335d059">aon_timer_enable_alarm()</a>, <a class="el" href="group__hardware__clocks.html#ga614700afaa5ee6767ef2cf662e63f84c">clocks_enable_resus()</a>, <a class="el" href="group__pico__i2c__slave.html#ga2ecc43ff4a3c673a704d0c7bd7d91db4">i2c_slave_init()</a>, <a class="el" href="group__hardware__irq.html#gaf02f8599896c66f4579c845a96b2126e">irq_add_shared_handler()</a>, <a class="el" href="hardware__pwm__test_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4">main()</a>, <a class="el" href="host_2pico__multicore_2include_2pico_2multicore_8h.html#a4e969086bda6851bc8ce8199113fd595">multicore_lockout_victim_init()</a>, <a class="el" href="group__hardware__rtc.html#gaac8ad85f301295b6a130aa8e00122253">rtc_set_alarm()</a>, <a class="el" href="pico__divider__nesting__test_8c.html#a30f4139059b4fd540f6353594309f6bc">test_nesting()</a> e <a class="el" href="group__hardware__timer.html#ga1f7d02607a27915fea3b99a65319d3c1">timer_hardware_alarm_set_callback()</a>.</p>

</div>
</div>
<a id="gae91340b84a6d70049933af657df93201" name="gae91340b84a6d70049933af657df93201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae91340b84a6d70049933af657df93201">&#9670;&#160;</a></span>irq_set_mask_enabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a> irq_set_mask_enabled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">bool</a>&#160;</td>
          <td class="paramname"><em>enabled</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable multiple interrupts on the executing core. </p>
<dl class="params"><dt>Parâmetros</dt><dd>
  <table class="params">
    <tr><td class="paramname">mask</td><td>32-bit mask with one bits set for the interrupts to enable/disable <a class="el" href="group__hardware__irq.html#interrupt_nums">Interrupt Numbers</a> </td></tr>
    <tr><td class="paramname">enabled</td><td>true to enable the interrupts, false to disable them. </td></tr>
  </table>
  </dd>
</dl>

<p class="reference">Referências <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">count</a> e <a class="el" href="host_2pico__platform_2include_2pico_2platform_8h.html#a3f5611d44c539e721af06fbad7d1312a">panic_unsupported()</a>.</p>

</div>
</div>
<a id="gae1a927e62e780b2f7dacc3a008ffaf20" name="gae1a927e62e780b2f7dacc3a008ffaf20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1a927e62e780b2f7dacc3a008ffaf20">&#9670;&#160;</a></span>irq_set_mask_n_enabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a> irq_set_mask_n_enabled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a>&#160;</td>
          <td class="paramname"><em>n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">bool</a>&#160;</td>
          <td class="paramname"><em>enabled</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable multiple interrupts on the executing core. </p>
<dl class="params"><dt>Parâmetros</dt><dd>
  <table class="params">
    <tr><td class="paramname">n</td><td>the index of the mask to update. n == 0 means 0-&gt;31, n == 1 mean 32-&gt;63 etc. </td></tr>
    <tr><td class="paramname">mask</td><td>32-bit mask with one bits set for the interrupts to enable/disable <a class="el" href="group__hardware__irq.html#interrupt_nums">Interrupt Numbers</a> </td></tr>
    <tr><td class="paramname">enabled</td><td>true to enable the interrupts, false to disable them. </td></tr>
  </table>
  </dd>
</dl>

<p class="reference">Referências <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">count</a> e <a class="el" href="host_2pico__platform_2include_2pico_2platform_8h.html#a3f5611d44c539e721af06fbad7d1312a">panic_unsupported()</a>.</p>

<p class="reference">Referenciado por <a class="el" href="group__hardware__irq.html#ga7c7167f643c6898b758340ce59d333d9">irq_set_enabled()</a>.</p>

</div>
</div>
<a id="ga36e4b97d3414ce58c3091e63badcf9ce" name="ga36e4b97d3414ce58c3091e63badcf9ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36e4b97d3414ce58c3091e63badcf9ce">&#9670;&#160;</a></span>irq_set_pending()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a> irq_set_pending </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a>&#160;</td>
          <td class="paramname"><em>num</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Force an interrupt to be pending on the executing core. </p>
<p>This should generally not be used for IRQs connected to hardware.</p>
<dl class="params"><dt>Parâmetros</dt><dd>
  <table class="params">
    <tr><td class="paramname">num</td><td>Interrupt number <a class="el" href="group__hardware__irq.html#interrupt_nums">Interrupt Numbers</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="reference">Referências <a class="el" href="hazard3_8h.html#a5d084dd6af165cf78ffef3c41ba237af">hazard3_irqarray_set</a>, <a class="el" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a1f0fc5282e4458f170fce0683f17f421">M0PLUS_NVIC_ISPR_OFFSET</a>, <a class="el" href="rp2040_2hardware__structs_2include_2hardware_2structs_2nvic_8h.html#a8a3357bf731144b9310f118375ae0911">nvic_hw</a>, <a class="el" href="host_2pico__platform_2include_2pico_2platform_8h.html#a3f5611d44c539e721af06fbad7d1312a">panic_unsupported()</a>, <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a5b4c870b2ae63f475a0709c13cb0334d">PPB_BASE</a> e <a class="el" href="rvcsr_8h.html#af76479e89e34bae04e8b0b5d08b5412d">RVCSR_MEIFA_OFFSET</a>.</p>

<p class="reference">Referenciado por <a class="el" href="cmsis__test_8c.html#a840291bc02cba5474a4cb46a9b9566fe">main()</a>.</p>

</div>
</div>
<a id="gad11ea172f11d9763647ac34b366ab3c2" name="gad11ea172f11d9763647ac34b366ab3c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad11ea172f11d9763647ac34b366ab3c2">&#9670;&#160;</a></span>irq_set_priority()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a> irq_set_priority </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a>&#160;</td>
          <td class="paramname"><em>num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">uint8_t</a>&#160;</td>
          <td class="paramname"><em>hardware_priority</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set specified interrupt's priority. </p>
<dl class="params"><dt>Parâmetros</dt><dd>
  <table class="params">
    <tr><td class="paramname">num</td><td>Interrupt number <a class="el" href="group__hardware__irq.html#interrupt_nums">Interrupt Numbers</a> </td></tr>
    <tr><td class="paramname">hardware_priority</td><td>Priority to set. Numerically-lower values indicate a higher priority. Hardware priorities range from 0 (highest priority) to 255 (lowest priority) though only the top 2 bits are significant on ARM Cortex-M0+. To make it easier to specify higher or lower priorities than the default, all IRQ priorities are initialized to PICO_DEFAULT_IRQ_PRIORITY by the SDK runtime at startup. PICO_DEFAULT_IRQ_PRIORITY defaults to 0x80</td></tr>
    <tr><td class="paramname">num</td><td>Interrupt number <a class="el" href="group__hardware__irq.html#interrupt_nums">Interrupt Numbers</a> </td></tr>
    <tr><td class="paramname">hardware_priority</td><td>Priority to set. Numerically-lower values indicate a higher priority. Hardware priorities range from 0 (highest priority) to 255 (lowest priority). To make it easier to specify higher or lower priorities than the default, all IRQ priorities are initialized to PICO_DEFAULT_IRQ_PRIORITY by the SDK runtime at startup. PICO_DEFAULT_IRQ_PRIORITY defaults to 0x80</td></tr>
  </table>
  </dd>
</dl>

<p class="reference">Referências <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">count</a>, <a class="el" href="hazard3_8h.html#a9424fec1ed71548aef9cefdc6eda62a0">hazard3_irqarray_clear</a>, <a class="el" href="hazard3_8h.html#a5d084dd6af165cf78ffef3c41ba237af">hazard3_irqarray_set</a>, <a class="el" href="host_2pico__platform_2include_2pico_2platform_8h.html#a3f5611d44c539e721af06fbad7d1312a">panic_unsupported()</a> e <a class="el" href="rvcsr_8h.html#a30dde8aece5a8539ced820679f9b891c">RVCSR_MEIPRA_OFFSET</a>.</p>

<p class="reference">Referenciado por <a class="el" href="rp2__common_2hardware__irq_2include_2hardware_2irq_8h.html#a6b1e04e66cf95ecf11a58beda886255d">runtime_init_per_core_irq_priorities()</a>.</p>

</div>
</div>
<a id="gaa52ec9e5f572b3a0ef50707ab37233ef" name="gaa52ec9e5f572b3a0ef50707ab37233ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa52ec9e5f572b3a0ef50707ab37233ef">&#9670;&#160;</a></span>user_irq_claim()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a> user_irq_claim </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a>&#160;</td>
          <td class="paramname"><em>irq_num</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Claim ownership of a user IRQ on the calling core. </p>
<p>User IRQs are numbered 26-31 and are not connected to any hardware, but can be triggered by <a class="el" href="group__hardware__irq.html#ga36e4b97d3414ce58c3091e63badcf9ce">irq_set_pending</a>.</p>
<dl class="section note"><dt>Nota</dt><dd>User IRQs are a core local feature; they cannot be used to communicate between cores. Therefore all functions dealing with Uer IRQs affect only the calling core</dd></dl>
<p>This method explicitly claims ownership of a user IRQ, so other code can know it is being used.</p>
<dl class="params"><dt>Parâmetros</dt><dd>
  <table class="params">
    <tr><td class="paramname">irq_num</td><td>the user IRQ to claim</td></tr>
  </table>
  </dd>
</dl>
<p>User IRQs starting from FIRST_USER_IRQ are not connected to any hardware, but can be triggered by <a class="el" href="group__hardware__irq.html#ga36e4b97d3414ce58c3091e63badcf9ce">irq_set_pending</a>.</p>
<dl class="section note"><dt>Nota</dt><dd>User IRQs are a core local feature; they cannot be used to communicate between cores. Therefore all functions dealing with Uer IRQs affect only the calling core</dd></dl>
<p>This method explicitly claims ownership of a user IRQ, so other code can know it is being used.</p>
<dl class="params"><dt>Parâmetros</dt><dd>
  <table class="params">
    <tr><td class="paramname">irq_num</td><td>the user IRQ to claim </td></tr>
  </table>
  </dd>
</dl>

<p class="reference">Referências <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">count</a> e <a class="el" href="group__hardware__claim.html#ga6487272cf1fa8d5b2e67f78bb5bdab4d">hw_claim_or_assert()</a>.</p>

</div>
</div>
<a id="gace889ebb0bde6fc678dee915d4e3537e" name="gace889ebb0bde6fc678dee915d4e3537e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace889ebb0bde6fc678dee915d4e3537e">&#9670;&#160;</a></span>user_irq_claim_unused()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int</a> user_irq_claim_unused </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">bool</a>&#160;</td>
          <td class="paramname"><em>required</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Claim ownership of a free user IRQ on the calling core. </p>
<p>User IRQs are numbered 26-31 and are not connected to any hardware, but can be triggered by <a class="el" href="group__hardware__irq.html#ga36e4b97d3414ce58c3091e63badcf9ce">irq_set_pending</a>.</p>
<dl class="section note"><dt>Nota</dt><dd>User IRQs are a core local feature; they cannot be used to communicate between cores. Therefore all functions dealing with Uer IRQs affect only the calling core</dd></dl>
<p>This method explicitly claims ownership of an unused user IRQ if there is one, so other code can know it is being used.</p>
<dl class="params"><dt>Parâmetros</dt><dd>
  <table class="params">
    <tr><td class="paramname">required</td><td>if true the function will panic if none are available </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Retorna</dt><dd>the user IRQ number or -1 if required was false, and none were free</dd></dl>
<p>User IRQs starting from FIRST_USER_IRQ are not connected to any hardware, but can be triggered by <a class="el" href="group__hardware__irq.html#ga36e4b97d3414ce58c3091e63badcf9ce">irq_set_pending</a>.</p>
<dl class="section note"><dt>Nota</dt><dd>User IRQs are a core local feature; they cannot be used to communicate between cores. Therefore all functions dealing with Uer IRQs affect only the calling core</dd></dl>
<p>This method explicitly claims ownership of an unused user IRQ if there is one, so other code can know it is being used.</p>
<dl class="params"><dt>Parâmetros</dt><dd>
  <table class="params">
    <tr><td class="paramname">required</td><td>if true the function will panic if none are available </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Retorna</dt><dd>the user IRQ number or -1 if required was false, and none were free </dd></dl>

<p class="reference">Referências <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">count</a>, <a class="el" href="group__hardware__claim.html#gacc8b9324cd6f327e57c6dcb8cbef1745">hw_claim_unused_from_range()</a>, <a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a4e6af65cda2fad87ff24dec3aaaf4288">NUM_IRQS</a> e <a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a4339e5226b148d1c4e715804fe5b01aa">NUM_USER_IRQS</a>.</p>

</div>
</div>
<a id="ga14c041e05fbd5ee3c0b6b6341073a20a" name="ga14c041e05fbd5ee3c0b6b6341073a20a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14c041e05fbd5ee3c0b6b6341073a20a">&#9670;&#160;</a></span>user_irq_unclaim()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">void</a> user_irq_unclaim </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="common_2pico__base__headers_2include_2pico_2types_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a>&#160;</td>
          <td class="paramname"><em>irq_num</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mark a user IRQ as no longer used on the calling core. </p>
<p>User IRQs are numbered 26-31 and are not connected to any hardware, but can be triggered by <a class="el" href="group__hardware__irq.html#ga36e4b97d3414ce58c3091e63badcf9ce">irq_set_pending</a>.</p>
<dl class="section note"><dt>Nota</dt><dd>User IRQs are a core local feature; they cannot be used to communicate between cores. Therefore all functions dealing with Uer IRQs affect only the calling core</dd></dl>
<p>This method explicitly releases ownership of a user IRQ, so other code can know it is free to use.</p>
<dl class="section note"><dt>Nota</dt><dd>it is customary to have disabled the irq and removed the handler prior to calling this method.</dd></dl>
<dl class="params"><dt>Parâmetros</dt><dd>
  <table class="params">
    <tr><td class="paramname">irq_num</td><td>the irq irq_num to unclaim</td></tr>
  </table>
  </dd>
</dl>
<p>User IRQs starting from FIRST_USER_IRQ are not connected to any hardware, but can be triggered by <a class="el" href="group__hardware__irq.html#ga36e4b97d3414ce58c3091e63badcf9ce">irq_set_pending</a>.</p>
<dl class="section note"><dt>Nota</dt><dd>User IRQs are a core local feature; they cannot be used to communicate between cores. Therefore all functions dealing with Uer IRQs affect only the calling core</dd></dl>
<p>This method explicitly releases ownership of a user IRQ, so other code can know it is free to use.</p>
<dl class="section note"><dt>Nota</dt><dd>it is customary to have disabled the irq and removed the handler prior to calling this method.</dd></dl>
<dl class="params"><dt>Parâmetros</dt><dd>
  <table class="params">
    <tr><td class="paramname">irq_num</td><td>the irq irq_num to unclaim </td></tr>
  </table>
  </dd>
</dl>

<p class="reference">Referências <a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">count</a> e <a class="el" href="group__hardware__claim.html#ga9291a012435d3efff22c592d47e82b4a">hw_claim_clear()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
