// Seed: 636849689
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  assign module_3.id_11 = 0;
  assign module_2.type_1 = 0;
endmodule
module module_1;
  assign id_1 = 1;
  module_0 modCall_1 (id_1);
  localparam id_2 = -1'b0;
  always_latch assert (1) $display(1'h0 == id_2);
  parameter id_3 = id_3[1];
endmodule
module module_2 (
    inout supply0 id_0,
    output wor id_1,
    input wand id_2
);
  wire id_4, id_5;
  module_0 modCall_1 (id_4);
endmodule
module module_3 (
    input  tri1  id_0,
    output uwire id_1,
    input  tri   id_2,
    input  wor   id_3,
    input  wor   id_4,
    input  wor   id_5,
    output tri   id_6,
    id_8 = (1'b0)
);
  supply1 id_9, id_10, id_11;
  assign id_9  = id_5;
  assign id_10 = -1'b0;
  wire id_12 = id_9 == id_4;
  wire id_13;
  module_0 modCall_1 (id_8);
endmodule
