Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Wed Feb 26 17:57:47 2020
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_utilization -hierarchical -file reports_RISCY_FP/pulpino.utilization.rpt
| Design       : pulpino
| Device       : xc7z020
| Design State : Synthesized
-------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------------+-------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
|                                 Instance                                |                               Module                              | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+-------------------------------------------------------------------------+-------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
| pulpino                                                                 |                                                             (top) |      21803 |      21803 |       0 |    0 | 11567 |     16 |      0 |           10 |
|   (pulpino)                                                             |                                                             (top) |        262 |        262 |       0 |    0 |     0 |      0 |      0 |            0 |
|   pulpino_i                                                             |                                                       pulpino_top |      21541 |      21541 |       0 |    0 | 11567 |     16 |      0 |           10 |
|     axi_interconnect_i                                                  |                                                axi_node_intf_wrap |        664 |        664 |       0 |    0 |   321 |      0 |      0 |            0 |
|       axi_node_i                                                        |                                                          axi_node |        664 |        664 |       0 |    0 |   321 |      0 |      0 |            0 |
|         _REQ_BLOCK_GEN[0].REQ_BLOCK                                     |                                                 axi_request_block |         64 |         64 |       0 |    0 |    37 |      0 |      0 |            0 |
|           AR_ALLOCATOR                                                  |                                               axi_AR_allocator_68 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|             AW_ARB_TREE                                                 |                                            axi_ArbitrationTree_74 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               RR_REQ                                                    |                                                axi_RR_Flag_Req_75 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           AW_ALLOCATOR                                                  |                                               axi_AW_allocator_69 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|             AW_ARB_TREE                                                 |                                            axi_ArbitrationTree_72 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|               RR_REQ                                                    |                                                axi_RR_Flag_Req_73 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|           DW_ALLOC                                                      |                                               axi_DW_allocator_70 |         61 |         61 |       0 |    0 |    33 |      0 |      0 |            0 |
|             (DW_ALLOC)                                                  |                                               axi_DW_allocator_70 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             MASTER_ID_FIFO                                              |                                  generic_fifo__parameterized17_71 |         61 |         61 |       0 |    0 |    32 |      0 |      0 |            0 |
|         _REQ_BLOCK_GEN[1].REQ_BLOCK                                     |                                              axi_request_block_32 |         60 |         60 |       0 |    0 |    37 |      0 |      0 |            0 |
|           AR_ALLOCATOR                                                  |                                               axi_AR_allocator_60 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|             AW_ARB_TREE                                                 |                                            axi_ArbitrationTree_66 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               RR_REQ                                                    |                                                axi_RR_Flag_Req_67 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           AW_ALLOCATOR                                                  |                                               axi_AW_allocator_61 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|             AW_ARB_TREE                                                 |                                            axi_ArbitrationTree_64 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|               RR_REQ                                                    |                                                axi_RR_Flag_Req_65 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|           DW_ALLOC                                                      |                                               axi_DW_allocator_62 |         57 |         57 |       0 |    0 |    33 |      0 |      0 |            0 |
|             (DW_ALLOC)                                                  |                                               axi_DW_allocator_62 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             MASTER_ID_FIFO                                              |                                  generic_fifo__parameterized17_63 |         57 |         57 |       0 |    0 |    32 |      0 |      0 |            0 |
|         _REQ_BLOCK_GEN[2].REQ_BLOCK                                     |                                              axi_request_block_33 |         56 |         56 |       0 |    0 |    37 |      0 |      0 |            0 |
|           AR_ALLOCATOR                                                  |                                                  axi_AR_allocator |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|             AW_ARB_TREE                                                 |                                            axi_ArbitrationTree_58 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               RR_REQ                                                    |                                                axi_RR_Flag_Req_59 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           AW_ALLOCATOR                                                  |                                                  axi_AW_allocator |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|             AW_ARB_TREE                                                 |                                               axi_ArbitrationTree |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|               RR_REQ                                                    |                                                axi_RR_Flag_Req_57 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|           DW_ALLOC                                                      |                                                  axi_DW_allocator |         53 |         53 |       0 |    0 |    33 |      0 |      0 |            0 |
|             (DW_ALLOC)                                                  |                                                  axi_DW_allocator |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             MASTER_ID_FIFO                                              |                                     generic_fifo__parameterized17 |         53 |         53 |       0 |    0 |    32 |      0 |      0 |            0 |
|         _RESP_BLOCK_GEN[0].RESP_BLOCK                                   |                                                axi_response_block |        173 |        173 |       0 |    0 |    70 |      0 |      0 |            0 |
|           AR_ADDR_DEC                                                   |                                         axi_address_decoder_AR_47 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           AW_ADDR_DEC                                                   |                                         axi_address_decoder_AW_48 |         31 |         31 |       0 |    0 |     2 |      0 |      0 |            0 |
|           BR_ALLOC                                                      |                                               axi_BR_allocator_49 |         72 |         72 |       0 |    0 |    22 |      0 |      0 |            0 |
|             (BR_ALLOC)                                                  |                                               axi_BR_allocator_49 |         71 |         71 |       0 |    0 |    20 |      0 |      0 |            0 |
|             ARB_TREE.BR_ARB_TREE                                        |                            axi_ArbitrationTree__parameterized1_55 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               RR_REQ                                                    |                                                axi_RR_Flag_Req_56 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           BW_ALLOC                                                      |                                               axi_BW_allocator_50 |         21 |         21 |       0 |    0 |    13 |      0 |      0 |            0 |
|             (BW_ALLOC)                                                  |                                               axi_BW_allocator_50 |         20 |         20 |       0 |    0 |    11 |      0 |      0 |            0 |
|             ARB_TREE.BW_ARB_TREE                                        |                            axi_ArbitrationTree__parameterized0_53 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               RR_REQ                                                    |                                                axi_RR_Flag_Req_54 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           DW_ADDR_DEC                                                   |                                         axi_address_decoder_DW_51 |         49 |         49 |       0 |    0 |    32 |      0 |      0 |            0 |
|             MASTER_ID_FIFO                                              |                                  generic_fifo__parameterized18_52 |         49 |         49 |       0 |    0 |    32 |      0 |      0 |            0 |
|         _RESP_BLOCK_GEN[1].RESP_BLOCK                                   |                                             axi_response_block_34 |        160 |        160 |       0 |    0 |    70 |      0 |      0 |            0 |
|           AR_ADDR_DEC                                                   |                                         axi_address_decoder_AR_37 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           AW_ADDR_DEC                                                   |                                         axi_address_decoder_AW_38 |          7 |          7 |       0 |    0 |     2 |      0 |      0 |            0 |
|           BR_ALLOC                                                      |                                               axi_BR_allocator_39 |         78 |         78 |       0 |    0 |    22 |      0 |      0 |            0 |
|             (BR_ALLOC)                                                  |                                               axi_BR_allocator_39 |         77 |         77 |       0 |    0 |    20 |      0 |      0 |            0 |
|             ARB_TREE.BR_ARB_TREE                                        |                            axi_ArbitrationTree__parameterized1_45 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               RR_REQ                                                    |                                                axi_RR_Flag_Req_46 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           BW_ALLOC                                                      |                                               axi_BW_allocator_40 |         24 |         24 |       0 |    0 |    13 |      0 |      0 |            0 |
|             (BW_ALLOC)                                                  |                                               axi_BW_allocator_40 |         23 |         23 |       0 |    0 |    11 |      0 |      0 |            0 |
|             ARB_TREE.BW_ARB_TREE                                        |                            axi_ArbitrationTree__parameterized0_43 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               RR_REQ                                                    |                                                axi_RR_Flag_Req_44 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           DW_ADDR_DEC                                                   |                                         axi_address_decoder_DW_41 |         51 |         51 |       0 |    0 |    32 |      0 |      0 |            0 |
|             MASTER_ID_FIFO                                              |                                  generic_fifo__parameterized18_42 |         51 |         51 |       0 |    0 |    32 |      0 |      0 |            0 |
|         _RESP_BLOCK_GEN[2].RESP_BLOCK                                   |                                             axi_response_block_35 |        151 |        151 |       0 |    0 |    70 |      0 |      0 |            0 |
|           AR_ADDR_DEC                                                   |                                            axi_address_decoder_AR |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           AW_ADDR_DEC                                                   |                                            axi_address_decoder_AW |          8 |          8 |       0 |    0 |     2 |      0 |      0 |            0 |
|           BR_ALLOC                                                      |                                                  axi_BR_allocator |         70 |         70 |       0 |    0 |    22 |      0 |      0 |            0 |
|             (BR_ALLOC)                                                  |                                                  axi_BR_allocator |         69 |         69 |       0 |    0 |    20 |      0 |      0 |            0 |
|             ARB_TREE.BR_ARB_TREE                                        |                               axi_ArbitrationTree__parameterized1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               RR_REQ                                                    |                                                axi_RR_Flag_Req_36 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           BW_ALLOC                                                      |                                                  axi_BW_allocator |         22 |         22 |       0 |    0 |    13 |      0 |      0 |            0 |
|             (BW_ALLOC)                                                  |                                                  axi_BW_allocator |         21 |         21 |       0 |    0 |    11 |      0 |      0 |            0 |
|             ARB_TREE.BW_ARB_TREE                                        |                               axi_ArbitrationTree__parameterized0 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               RR_REQ                                                    |                                                   axi_RR_Flag_Req |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           DW_ADDR_DEC                                                   |                                            axi_address_decoder_DW |         51 |         51 |       0 |    0 |    32 |      0 |      0 |            0 |
|             MASTER_ID_FIFO                                              |                                     generic_fifo__parameterized18 |         51 |         51 |       0 |    0 |    32 |      0 |      0 |            0 |
|     clk_rst_gen_i                                                       |                                                       clk_rst_gen |          3 |          3 |       0 |    0 |     5 |      0 |      0 |            0 |
|       i_rst_gen_soc                                                     |                                                            rstgen |          3 |          3 |       0 |    0 |     5 |      0 |      0 |            0 |
|     core_region_i                                                       |                                                       core_region |      13927 |      13927 |       0 |    0 |  6103 |     16 |      0 |           10 |
|       (core_region_i)                                                   |                                                       core_region |        256 |        256 |       0 |    0 |     1 |      0 |      0 |            0 |
|       CORE.RISCV_CORE                                                   |                                                        riscv_core |      11018 |      11018 |       0 |    0 |  4267 |      0 |      0 |           10 |
|         (CORE.RISCV_CORE)                                               |                                                        riscv_core |          6 |          6 |       0 |    0 |     1 |      0 |      0 |            0 |
|         cs_registers_i                                                  |                                                riscv_cs_registers |        796 |        796 |       0 |    0 |   598 |      0 |      0 |            0 |
|         debug_unit_i                                                    |                                                  riscv_debug_unit |        913 |        913 |       0 |    0 |    68 |      0 |      0 |            0 |
|         ex_stage_i                                                      |                                                    riscv_ex_stage |       3037 |       3037 |       0 |    0 |   516 |      0 |      0 |           10 |
|           (ex_stage_i)                                                  |                                                    riscv_ex_stage |          0 |          0 |       0 |    0 |     7 |      0 |      0 |            0 |
|           alu_i_0                                                       |                                                         riscv_alu |        202 |        202 |       0 |    0 |   107 |      0 |      0 |            0 |
|             int_div.div_i                                               |                                                     riscv_alu_div |        202 |        202 |       0 |    0 |   107 |      0 |      0 |            0 |
|           apu_disp_i                                                    |                                                    riscv_apu_disp |         74 |         74 |       0 |    0 |    16 |      0 |      0 |            0 |
|           fpu_i                                                         |                                                       fpu_private |       2645 |       2645 |       0 |    0 |   382 |      0 |      0 |            4 |
|             (fpu_i)                                                     |                                                       fpu_private |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|             fp_fma_wrap                                                 |                                                     xilinx_fp_fma |        675 |        675 |       0 |    0 |   157 |      0 |      0 |            2 |
|               (fp_fma_wrap)                                             |                                                     xilinx_fp_fma |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|               U0                                                        |                                 xilinx_fp_fma_floating_point_v7_0 |        675 |        675 |       0 |    0 |   157 |      0 |      0 |            2 |
|                 i_synth                                                 |                             xilinx_fp_fma_floating_point_v7_0_viv |        675 |        675 |       0 |    0 |   157 |      0 |      0 |            2 |
|                   (i_synth)                                             |                             xilinx_fp_fma_floating_point_v7_0_viv |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   FMA_OP.OP                                             |                                             xilinx_fp_fma_flt_fma |        672 |        672 |       0 |    0 |   154 |      0 |      0 |            2 |
|                     (FMA_OP.OP)                                         |                                             xilinx_fp_fma_flt_fma |          8 |          8 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     addsub                                              |                                         xilinx_fp_fma_flt_fma_add |        314 |        314 |       0 |    0 |   154 |      0 |      0 |            0 |
|                       add                                               |                                   xilinx_fp_fma_flt_fma_add_logic |        314 |        314 |       0 |    0 |   154 |      0 |      0 |            0 |
|                         ALIGN_BLK                                       |                                   xilinx_fp_fma_flt_fma_align_add |        243 |        243 |       0 |    0 |   105 |      0 |      0 |            0 |
|                           FRAC_ADDSUB                                   |                                      xilinx_fp_fma_flt_fma_addsub |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|                             LOGIC_ADD.FRAC_ADDSUB                       |                                        xilinx_fp_fma_addsub_logic |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|                               (LOGIC_ADD.FRAC_ADDSUB)                   |                                        xilinx_fp_fma_addsub_logic |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                               LRG_RND1_DEL                              |                              xilinx_fp_fma_delay__parameterized47 |          0 |          0 |       0 |    0 |    25 |      0 |      0 |            0 |
|                                 i_pipe                                  |                 xilinx_fp_fma_xbip_pipe_v3_0_viv__parameterized97 |          0 |          0 |       0 |    0 |    25 |      0 |      0 |            0 |
|                               LRG_RND2_DEL                              |                              xilinx_fp_fma_delay__parameterized45 |          0 |          0 |       0 |    0 |    23 |      0 |      0 |            0 |
|                                 i_pipe                                  |                 xilinx_fp_fma_xbip_pipe_v3_0_viv__parameterized93 |          0 |          0 |       0 |    0 |    23 |      0 |      0 |            0 |
|                               STRUCT_ADD1.ADD1                          |                         xilinx_fp_fma_carry_chain__parameterized3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                               STRUCT_ADD2.ADD1                          |                         xilinx_fp_fma_carry_chain__parameterized4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                           SUB_DELAY                                     |                              xilinx_fp_fma_delay__parameterized18 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                             i_pipe                                      |                 xilinx_fp_fma_xbip_pipe_v3_0_viv__parameterized39 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                           YES_DIST_1.DIST_1_ADD_DEL                     |                              xilinx_fp_fma_delay__parameterized41 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|                             i_pipe                                      |                 xilinx_fp_fma_xbip_pipe_v3_0_viv__parameterized85 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|                           ZERO_SML_ADD_DEL                              |                              xilinx_fp_fma_delay__parameterized44 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                             i_pipe                                      |                 xilinx_fp_fma_xbip_pipe_v3_0_viv__parameterized91 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                           aligner.ALIGN_SHIFT                           |                                   xilinx_fp_fma_flt_fma_alignment |        238 |        238 |       0 |    0 |    53 |      0 |      0 |            0 |
|                             (aligner.ALIGN_SHIFT)                       |                                   xilinx_fp_fma_flt_fma_alignment |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                             ALIGN_SHIFT                                 |                                     xilinx_fp_fma_shift_msb_first |        231 |        231 |       0 |    0 |    50 |      0 |      0 |            0 |
|                               MUX_LOOP[1].DEL_SHIFT                     |                              xilinx_fp_fma_delay__parameterized35 |        231 |        231 |       0 |    0 |    50 |      0 |      0 |            0 |
|                                 i_pipe                                  |                 xilinx_fp_fma_xbip_pipe_v3_0_viv__parameterized73 |        231 |        231 |       0 |    0 |    50 |      0 |      0 |            0 |
|                             ALIGN_Z_D                                   |                                        xilinx_fp_fma_zero_det_sel |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                               (ALIGN_Z_D)                               |                                        xilinx_fp_fma_zero_det_sel |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                               EQ_ZERO                                   |                       xilinx_fp_fma_compare_eq_im__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                                 CARRY_ZERO_DET                          |                         xilinx_fp_fma_carry_chain__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                               MUX_LOOP[2].DEL_Z_D                       |                              xilinx_fp_fma_delay__parameterized28 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                                 i_pipe                                  |                 xilinx_fp_fma_xbip_pipe_v3_0_viv__parameterized59 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                             cc                                          |                         xilinx_fp_fma_carry_chain__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                             cout_delay                                  |                              xilinx_fp_fma_delay__parameterized30 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                               i_pipe                                    |                 xilinx_fp_fma_xbip_pipe_v3_0_viv__parameterized63 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                             dist_compare                                |                                          xilinx_fp_fma_compare_ge |          5 |          5 |       0 |    0 |     1 |      0 |      0 |            0 |
|                               C_CHAIN                                   |                         xilinx_fp_fma_carry_chain__parameterized2 |          5 |          5 |       0 |    0 |     1 |      0 |      0 |            0 |
|                           aligner.zero_smallest_i_delay                 |                              xilinx_fp_fma_delay__parameterized38 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                             i_pipe                                      |                 xilinx_fp_fma_xbip_pipe_v3_0_viv__parameterized79 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                         EXP                                             |                                     xilinx_fp_fma_flt_fma_add_exp |         71 |         71 |       0 |    0 |    14 |      0 |      0 |            0 |
|                           (EXP)                                         |                                     xilinx_fp_fma_flt_fma_add_exp |         14 |         14 |       0 |    0 |     0 |      0 |      0 |            0 |
|                           DET_SIGN_DELAY                                |                             xilinx_fp_fma_delay__parameterized112 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|                             i_pipe                                      |                xilinx_fp_fma_xbip_pipe_v3_0_viv__parameterized227 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|                           EXP_OFF.LRG_EXP_DELAY                         |                             xilinx_fp_fma_delay__parameterized115 |         10 |         10 |       0 |    0 |     9 |      0 |      0 |            0 |
|                             i_pipe                                      |                xilinx_fp_fma_xbip_pipe_v3_0_viv__parameterized233 |         10 |         10 |       0 |    0 |     9 |      0 |      0 |            0 |
|                           EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY |                             xilinx_fp_fma_delay__parameterized116 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|                             i_pipe                                      |                xilinx_fp_fma_xbip_pipe_v3_0_viv__parameterized235 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|                           EXP_OFF.STRUCT_ADD                            |                        xilinx_fp_fma_carry_chain__parameterized12 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                           INV_OP_DEL                                    |                             xilinx_fp_fma_delay__parameterized111 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                             i_pipe                                      |                xilinx_fp_fma_xbip_pipe_v3_0_viv__parameterized225 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                           NUMB_CMP0                                     |                                             xilinx_fp_fma_compare |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                             NOT_FAST.CMP                                |                                        xilinx_fp_fma_compare_gt_8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                               C_CHAIN                                   |                      xilinx_fp_fma_carry_chain__parameterized10_9 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                           NUMB_CMP1                                     |                                           xilinx_fp_fma_compare_7 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                             NOT_FAST.CMP                                |                                          xilinx_fp_fma_compare_gt |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                               C_CHAIN                                   |                        xilinx_fp_fma_carry_chain__parameterized10 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                           STATE_DELAY                                   |                             xilinx_fp_fma_delay__parameterized110 |         36 |         36 |       0 |    0 |     2 |      0 |      0 |            0 |
|                             i_pipe                                      |                xilinx_fp_fma_xbip_pipe_v3_0_viv__parameterized223 |         36 |         36 |       0 |    0 |     2 |      0 |      0 |            0 |
|                           bma_exp_cc                                    |                        xilinx_fp_fma_carry_chain__parameterized11 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                           conv_exp.downsize_exp                         |                                 xilinx_fp_fma_flt_to_flt_conv_exp |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|                             COND_DET                                    |                      xilinx_fp_fma_special_detect__parameterized0 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|                               MANT_CARRY.MANT_ALL_ZERO_DET              |                       xilinx_fp_fma_compare_eq_im__parameterized1 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|                                 CARRY_ZERO_DET                          |                        xilinx_fp_fma_carry_chain__parameterized13 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|                         NORM                                            |                                  xilinx_fp_fma_flt_fma_norm_logic |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                           LZE                                           |                                    xilinx_fp_fma_lead_zero_encode |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                             ZERO_DET_CC_1                               |                         xilinx_fp_fma_carry_chain__parameterized5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                             ZERO_DET_CC_2.CC                            |                         xilinx_fp_fma_carry_chain__parameterized6 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                           ROUND                                         |                      xilinx_fp_fma_flt_fma_renorm_and_round_logic |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                             LOGIC.RND1                                  |                         xilinx_fp_fma_carry_chain__parameterized8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                             LOGIC.RND2                                  |                         xilinx_fp_fma_carry_chain__parameterized9 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                             RND_BIT_GEN                                 |                                   xilinx_fp_fma_flt_fma_round_bit |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                               (RND_BIT_GEN)                             |                                   xilinx_fp_fma_flt_fma_round_bit |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                               NORM_2.create_round_bit.RND_CHAIN         |                         xilinx_fp_fma_carry_chain__parameterized7 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                               NORM_2.create_round_bit.check_ones        |                                       xilinx_fp_fma_compare_ne_im |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                                 WIDE_NOR                                |                                       xilinx_fp_fma_carry_chain_6 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                         OP                                              |                                          xilinx_fp_fma_flt_dec_op |          0 |          0 |       0 |    0 |    35 |      0 |      0 |            0 |
|                           (OP)                                          |                                          xilinx_fp_fma_flt_dec_op |          0 |          0 |       0 |    0 |    34 |      0 |      0 |            0 |
|                           FLAGS_REG.IV_OP_REG                           |                             xilinx_fp_fma_delay__parameterized139 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                             i_pipe                                      |                xilinx_fp_fma_xbip_pipe_v3_0_viv__parameterized281 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     mul                                                 |                                         xilinx_fp_fma_flt_fma_mul |        333 |        333 |       0 |    0 |     0 |      0 |      0 |            2 |
|                       (mul)                                             |                                         xilinx_fp_fma_flt_fma_mul |        333 |        333 |       0 |    0 |     0 |      0 |      0 |            0 |
|                       MULT                                              |                                  xilinx_fp_fma_mult_gen_v12_0_viv |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            2 |
|                         (MULT)                                          |                                  xilinx_fp_fma_mult_gen_v12_0_viv |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                         gDSP.gDSP_only.iDSP                             |                                                 xilinx_fp_fma_dsp |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            2 |
|                     special_detect                                      |                                 xilinx_fp_fma_flt_fma_specialcase |         23 |         23 |       0 |    0 |     0 |      0 |      0 |            0 |
|                       detector_a                                        |                                      xilinx_fp_fma_special_detect |         10 |         10 |       0 |    0 |     0 |      0 |      0 |            0 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                    |                                     xilinx_fp_fma_compare_eq_im_4 |         10 |         10 |       0 |    0 |     0 |      0 |      0 |            0 |
|                           (MANT_CARRY.MANT_ALL_ZERO_DET)                |                                     xilinx_fp_fma_compare_eq_im_4 |         10 |         10 |       0 |    0 |     0 |      0 |      0 |            0 |
|                           CARRY_ZERO_DET                                |                                       xilinx_fp_fma_carry_chain_5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                       detector_b                                        |                                    xilinx_fp_fma_special_detect_0 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |            0 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                    |                                     xilinx_fp_fma_compare_eq_im_2 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |            0 |
|                           (MANT_CARRY.MANT_ALL_ZERO_DET)                |                                     xilinx_fp_fma_compare_eq_im_2 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |            0 |
|                           CARRY_ZERO_DET                                |                                       xilinx_fp_fma_carry_chain_3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                       detector_c                                        |                                    xilinx_fp_fma_special_detect_1 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                    |                                       xilinx_fp_fma_compare_eq_im |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|                           CARRY_ZERO_DET                                |                                         xilinx_fp_fma_carry_chain |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   i_nd_to_rdy                                           |                                  xilinx_fp_fma_xbip_pipe_v3_0_viv |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|             fpu_core                                                    |                                                          fpu_core |       1204 |       1204 |       0 |    0 |    75 |      0 |      0 |            2 |
|               (fpu_core)                                                |                                                          fpu_core |        600 |        600 |       0 |    0 |    75 |      0 |      0 |            0 |
|               adder                                                     |                                                           fpu_add |          8 |          8 |       0 |    0 |     0 |      0 |      0 |            0 |
|               int2fp                                                    |                                                          fpu_itof |         31 |         31 |       0 |    0 |     0 |      0 |      0 |            0 |
|               multiplier                                                |                                                          fpu_mult |        536 |        536 |       0 |    0 |     0 |      0 |      0 |            2 |
|               normalizer                                                |                                                          fpu_norm |         29 |         29 |       0 |    0 |     0 |      0 |      0 |            0 |
|             fpu_divsqrt_tp                                              |                                                   div_sqrt_top_tp |        766 |        766 |       0 |    0 |   150 |      0 |      0 |            0 |
|               nrbd_nrsc_U0                                              |                                                      nrbd_nrsc_tp |        657 |        657 |       0 |    0 |    75 |      0 |      0 |            0 |
|                 control_U0                                              |                                                        control_tp |        610 |        610 |       0 |    0 |    75 |      0 |      0 |            0 |
|                 iteration_unit_U0                                       |                                          iteration_div_sqrt_first |         25 |         25 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 iteration_unit_U3                                       |                                                iteration_div_sqrt |         23 |         23 |       0 |    0 |     0 |      0 |      0 |            0 |
|               precess_U0                                                |                                                        preprocess |        110 |        110 |       0 |    0 |    75 |      0 |      0 |            0 |
|           mult_i                                                        |                                                        riscv_mult |        116 |        116 |       0 |    0 |     4 |      0 |      0 |            6 |
|         id_stage_i                                                      |                                                    riscv_id_stage |       4459 |       4459 |       0 |    0 |  2716 |      0 |      0 |            0 |
|           (id_stage_i)                                                  |                                                    riscv_id_stage |       1021 |       1021 |       0 |    0 |   494 |      0 |      0 |            0 |
|           controller_i                                                  |                                                  riscv_controller |        282 |        282 |       0 |    0 |     7 |      0 |      0 |            0 |
|           hwloop_regs_i                                                 |                                                 riscv_hwloop_regs |         99 |         99 |       0 |    0 |   192 |      0 |      0 |            0 |
|           int_controller_i                                              |                                              riscv_int_controller |          8 |          8 |       0 |    0 |     7 |      0 |      0 |            0 |
|           registers_i                                                   |                                               riscv_register_file |       3049 |       3049 |       0 |    0 |  2016 |      0 |      0 |            0 |
|         if_stage_i                                                      |                                                    riscv_if_stage |       1634 |       1634 |       0 |    0 |   328 |      0 |      0 |            0 |
|           (if_stage_i)                                                  |                                                    riscv_if_stage |        845 |        845 |       0 |    0 |    93 |      0 |      0 |            0 |
|           prefetch_32.prefetch_buffer_i                                 |                                             riscv_prefetch_buffer |        789 |        789 |       0 |    0 |   235 |      0 |      0 |            0 |
|             (prefetch_32.prefetch_buffer_i)                             |                                             riscv_prefetch_buffer |         33 |         33 |       0 |    0 |    37 |      0 |      0 |            0 |
|             fifo_i                                                      |                                                  riscv_fetch_fifo |        756 |        756 |       0 |    0 |   198 |      0 |      0 |            0 |
|         load_store_unit_i                                               |                                             riscv_load_store_unit |        173 |        173 |       0 |    0 |    40 |      0 |      0 |            0 |
|       adv_dbg_if_i                                                      |                                                        adv_dbg_if |        830 |        830 |       0 |    0 |   455 |      0 |      0 |            0 |
|         cluster_tap_i                                                   |                                                      adbg_tap_top |         56 |         56 |       0 |    0 |    46 |      0 |      0 |            0 |
|         dbg_module_i                                                    |                                                          adbg_top |        774 |        774 |       0 |    0 |   409 |      0 |      0 |            0 |
|           (dbg_module_i)                                                |                                                          adbg_top |          1 |          1 |       0 |    0 |    62 |      0 |      0 |            0 |
|           i_dbg_axi                                                     |                                                   adbg_axi_module |        632 |        632 |       0 |    0 |   273 |      0 |      0 |            0 |
|             (i_dbg_axi)                                                 |                                                   adbg_axi_module |         84 |         84 |       0 |    0 |   128 |      0 |      0 |            0 |
|             axi_biu_i                                                   |                                                      adbg_axi_biu |        493 |        493 |       0 |    0 |   113 |      0 |      0 |            0 |
|             axi_crc_i                                                   |                                                     adbg_crc32_31 |         55 |         55 |       0 |    0 |    32 |      0 |      0 |            0 |
|           i_dbg_cpu_or1k                                                |                                                  adbg_or1k_module |        141 |        141 |       0 |    0 |    74 |      0 |      0 |            0 |
|             (i_dbg_cpu_or1k)                                            |                                                  adbg_or1k_module |         52 |         52 |       0 |    0 |    31 |      0 |      0 |            0 |
|             or1k_biu_i                                                  |                                                     adbg_or1k_biu |         54 |         54 |       0 |    0 |    10 |      0 |      0 |            0 |
|             or1k_crc_i                                                  |                                                        adbg_crc32 |         33 |         33 |       0 |    0 |    32 |      0 |      0 |            0 |
|             or1k_statusreg_i                                            |                                              adbg_or1k_status_reg |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|       axi_slice_core2axi                                                |                                                    axi_slice_wrap |        577 |        577 |       0 |    0 |   286 |      0 |      0 |            0 |
|         WITH_SLICE.axi_slice_i                                          |                                                         axi_slice |        577 |        577 |       0 |    0 |   286 |      0 |      0 |            0 |
|           ar_buffer_i                                                   |                                                     axi_ar_buffer |        214 |        214 |       0 |    0 |    68 |      0 |      0 |            0 |
|             buffer_i                                                    |                                                   generic_fifo_30 |        214 |        214 |       0 |    0 |    68 |      0 |      0 |            0 |
|           aw_buffer_i                                                   |                                                     axi_aw_buffer |        206 |        206 |       0 |    0 |    68 |      0 |      0 |            0 |
|             buffer_i                                                    |                                                      generic_fifo |        206 |        206 |       0 |    0 |    68 |      0 |      0 |            0 |
|           b_buffer_i                                                    |                                                      axi_b_buffer |         28 |         28 |       0 |    0 |     4 |      0 |      0 |            0 |
|             buffer_i                                                    |                                      generic_fifo__parameterized2 |         28 |         28 |       0 |    0 |     4 |      0 |      0 |            0 |
|           r_buffer_i                                                    |                                                      axi_r_buffer |         75 |         75 |       0 |    0 |    68 |      0 |      0 |            0 |
|             buffer_i                                                    |                                      generic_fifo__parameterized1 |         75 |         75 |       0 |    0 |    68 |      0 |      0 |            0 |
|           w_buffer_i                                                    |                                                   axi_w_buffer_28 |         54 |         54 |       0 |    0 |    78 |      0 |      0 |            0 |
|             buffer_i                                                    |                                   generic_fifo__parameterized0_29 |         54 |         54 |       0 |    0 |    78 |      0 |      0 |            0 |
|       core2axi_i                                                        |                                                     core2axi_wrap |         14 |         14 |       0 |    0 |     3 |      0 |      0 |            0 |
|         core2axi_i                                                      |                                                          core2axi |         14 |         14 |       0 |    0 |     3 |      0 |      0 |            0 |
|       data_mem                                                          |                                                       sp_ram_wrap |         19 |         19 |       0 |    0 |     1 |      8 |      0 |            0 |
|         (data_mem)                                                      |                                                       sp_ram_wrap |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         sp_ram_i                                                        |                                                xilinx_mem_8192x32 |         19 |         19 |       0 |    0 |     1 |      8 |      0 |            0 |
|           (sp_ram_i)                                                    |                                                xilinx_mem_8192x32 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           U0                                                            |                               xilinx_mem_8192x32_blk_mem_gen_v8_2 |         19 |         19 |       0 |    0 |     1 |      8 |      0 |            0 |
|             (U0)                                                        |                               xilinx_mem_8192x32_blk_mem_gen_v8_2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|             inst_blk_mem_gen                                            |                         xilinx_mem_8192x32_blk_mem_gen_v8_2_synth |         19 |         19 |       0 |    0 |     1 |      8 |      0 |            0 |
|               gnativebmg.native_blk_mem_gen                             |                                xilinx_mem_8192x32_blk_mem_gen_top |         19 |         19 |       0 |    0 |     1 |      8 |      0 |            0 |
|                 valid.cstr                                              |                       xilinx_mem_8192x32_blk_mem_gen_generic_cstr |         19 |         19 |       0 |    0 |     1 |      8 |      0 |            0 |
|                   has_mux_a.A                                           |                                xilinx_mem_8192x32_blk_mem_gen_mux |         17 |         17 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   ramloop[0].ram.r                                      |                         xilinx_mem_8192x32_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                     |                       xilinx_mem_8192x32_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                   ramloop[1].ram.r                                      |         xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                     |       xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized0 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                   ramloop[2].ram.r                                      |         xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                     |       xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                   ramloop[3].ram.r                                      |         xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized2 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                     |       xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized2 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                   ramloop[4].ram.r                                      |         xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized3 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                     |       xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized3 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |            0 |
|                   ramloop[5].ram.r                                      |         xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized4 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                     |       xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized4 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                   ramloop[6].ram.r                                      |         xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized5 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                     |       xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized5 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                   ramloop[7].ram.r                                      |         xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized6 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                     |       xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized6 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |            0 |
|       data_mem_axi_if                                                   |                                axi_mem_if_SP_wrap__parameterized0 |        595 |        595 |       0 |    0 |   533 |      0 |      0 |            0 |
|         axi_mem_if_SP_i                                                 |                                     axi_mem_if_SP__parameterized0 |        595 |        595 |       0 |    0 |   533 |      0 |      0 |            0 |
|           (axi_mem_if_SP_i)                                             |                                     axi_mem_if_SP__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           READ_CTRL                                                     |                                axi_read_only_ctrl__parameterized0 |         90 |         90 |       0 |    0 |    59 |      0 |      0 |            0 |
|           Slave_ar_buffer_LP                                            |                                     axi_ar_buffer__parameterized1 |         51 |         51 |       0 |    0 |    66 |      0 |      0 |            0 |
|             buffer_i                                                    |                                      generic_fifo__parameterized9 |         51 |         51 |       0 |    0 |    66 |      0 |      0 |            0 |
|           Slave_aw_buffer_LP                                            |                                     axi_aw_buffer__parameterized1 |         50 |         50 |       0 |    0 |    66 |      0 |      0 |            0 |
|             buffer_i                                                    |                                      generic_fifo__parameterized8 |         50 |         50 |       0 |    0 |    66 |      0 |      0 |            0 |
|           Slave_b_buffer_LP                                             |                                      axi_b_buffer__parameterized1 |         44 |         44 |       0 |    0 |    14 |      0 |      0 |            0 |
|             buffer_i                                                    |                                     generic_fifo__parameterized12 |         44 |         44 |       0 |    0 |    14 |      0 |      0 |            0 |
|           Slave_r_buffer_LP                                             |                                      axi_r_buffer__parameterized1 |        180 |        180 |       0 |    0 |   146 |      0 |      0 |            0 |
|             buffer_i                                                    |                                     generic_fifo__parameterized11 |        180 |        180 |       0 |    0 |   146 |      0 |      0 |            0 |
|           Slave_w_buffer_LP                                             |                                      axi_w_buffer__parameterized1 |         71 |         71 |       0 |    0 |   154 |      0 |      0 |            0 |
|             buffer_i                                                    |                                     generic_fifo__parameterized10 |         71 |         71 |       0 |    0 |   154 |      0 |      0 |            0 |
|           WRITE_CTRL                                                    |                               axi_write_only_ctrl__parameterized0 |        109 |        109 |       0 |    0 |    27 |      0 |      0 |            0 |
|       data_ram_mux_i                                                    |                                           ram_mux__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|       instr_mem                                                         |                                                    instr_ram_wrap |        143 |        143 |       0 |    0 |    12 |      8 |      0 |            0 |
|         (instr_mem)                                                     |                                                    instr_ram_wrap |         31 |         31 |       0 |    0 |     1 |      0 |      0 |            0 |
|         boot_rom_wrap_i                                                 |                                                     boot_rom_wrap |         93 |         93 |       0 |    0 |    10 |      0 |      0 |            0 |
|           boot_code_i                                                   |                                                         boot_code |         93 |         93 |       0 |    0 |    10 |      0 |      0 |            0 |
|         sp_ram_wrap_i                                                   |                                                    sp_ram_wrap_27 |         19 |         19 |       0 |    0 |     1 |      8 |      0 |            0 |
|           (sp_ram_wrap_i)                                               |                                                    sp_ram_wrap_27 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           sp_ram_i                                                      |                                          xilinx_mem_8192x32_HD155 |         19 |         19 |       0 |    0 |     1 |      8 |      0 |            0 |
|             (sp_ram_i)                                                  |                                          xilinx_mem_8192x32_HD155 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|             U0                                                          |                         xilinx_mem_8192x32_blk_mem_gen_v8_2_HD156 |         19 |         19 |       0 |    0 |     1 |      8 |      0 |            0 |
|               (U0)                                                      |                         xilinx_mem_8192x32_blk_mem_gen_v8_2_HD156 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|               inst_blk_mem_gen                                          |                   xilinx_mem_8192x32_blk_mem_gen_v8_2_synth_HD157 |         19 |         19 |       0 |    0 |     1 |      8 |      0 |            0 |
|                 gnativebmg.native_blk_mem_gen                           |                          xilinx_mem_8192x32_blk_mem_gen_top_HD158 |         19 |         19 |       0 |    0 |     1 |      8 |      0 |            0 |
|                   valid.cstr                                            |                 xilinx_mem_8192x32_blk_mem_gen_generic_cstr_HD159 |         19 |         19 |       0 |    0 |     1 |      8 |      0 |            0 |
|                     has_mux_a.A                                         |                          xilinx_mem_8192x32_blk_mem_gen_mux_HD160 |         17 |         17 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     ramloop[0].ram.r                                    |                   xilinx_mem_8192x32_blk_mem_gen_prim_width_HD161 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                   |                 xilinx_mem_8192x32_blk_mem_gen_prim_wrapper_HD162 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     ramloop[1].ram.r                                    |   xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized0_HD163 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                   | xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized0_HD164 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     ramloop[2].ram.r                                    |   xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized1_HD165 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                   | xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized1_HD166 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     ramloop[3].ram.r                                    |   xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized2_HD167 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                   | xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized2_HD168 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     ramloop[4].ram.r                                    |   xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized3_HD169 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                   | xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized3_HD170 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     ramloop[5].ram.r                                    |   xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized4_HD171 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                   | xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized4_HD172 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     ramloop[6].ram.r                                    |   xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized5_HD173 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                   | xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized5_HD174 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     ramloop[7].ram.r                                    |   xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized6_HD175 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                   | xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized6_HD176 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |            0 |
|       instr_mem_axi_if                                                  |                                                axi_mem_if_SP_wrap |        475 |        475 |       0 |    0 |   543 |      0 |      0 |            0 |
|         axi_mem_if_SP_i                                                 |                                                     axi_mem_if_SP |        475 |        475 |       0 |    0 |   543 |      0 |      0 |            0 |
|           (axi_mem_if_SP_i)                                             |                                                     axi_mem_if_SP |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           READ_CTRL                                                     |                                                axi_read_only_ctrl |         92 |         92 |       0 |    0 |    60 |      0 |      0 |            0 |
|           Slave_ar_buffer_LP                                            |                                     axi_ar_buffer__parameterized0 |         52 |         52 |       0 |    0 |    70 |      0 |      0 |            0 |
|             buffer_i                                                    |                                      generic_fifo__parameterized4 |         52 |         52 |       0 |    0 |    70 |      0 |      0 |            0 |
|           Slave_aw_buffer_LP                                            |                                     axi_aw_buffer__parameterized0 |         50 |         50 |       0 |    0 |    70 |      0 |      0 |            0 |
|             buffer_i                                                    |                                      generic_fifo__parameterized3 |         50 |         50 |       0 |    0 |    70 |      0 |      0 |            0 |
|           Slave_b_buffer_LP                                             |                                      axi_b_buffer__parameterized0 |         40 |         40 |       0 |    0 |    14 |      0 |      0 |            0 |
|             buffer_i                                                    |                                      generic_fifo__parameterized7 |         40 |         40 |       0 |    0 |    14 |      0 |      0 |            0 |
|           Slave_r_buffer_LP                                             |                                      axi_r_buffer__parameterized0 |         75 |         75 |       0 |    0 |   146 |      0 |      0 |            0 |
|             buffer_i                                                    |                                      generic_fifo__parameterized6 |         75 |         75 |       0 |    0 |   146 |      0 |      0 |            0 |
|           Slave_w_buffer_LP                                             |                                      axi_w_buffer__parameterized0 |         71 |         71 |       0 |    0 |   154 |      0 |      0 |            0 |
|             buffer_i                                                    |                                      generic_fifo__parameterized5 |         71 |         71 |       0 |    0 |   154 |      0 |      0 |            0 |
|           WRITE_CTRL                                                    |                                               axi_write_only_ctrl |         95 |         95 |       0 |    0 |    28 |      0 |      0 |            0 |
|       instr_ram_mux_i                                                   |                                                           ram_mux |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     peripherals_i                                                       |                                                       peripherals |       6947 |       6947 |       0 |    0 |  5138 |      0 |      0 |            0 |
|       apb2per_debug_i                                                   |                                                           apb2per |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|       apb_event_unit_i                                                  |                                                    apb_event_unit |        236 |        236 |       0 |    0 |   357 |      0 |      0 |            0 |
|         (apb_event_unit_i)                                              |                                                    apb_event_unit |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         i_event_unit                                                    |                                              generic_service_unit |         94 |         94 |       0 |    0 |   160 |      0 |      0 |            0 |
|         i_interrupt_unit                                                |                                           generic_service_unit_26 |        137 |        137 |       0 |    0 |   160 |      0 |      0 |            0 |
|         i_sleep_unit                                                    |                                                        sleep_unit |          5 |          5 |       0 |    0 |    35 |      0 |      0 |            0 |
|       apb_fll_if_i                                                      |                                                        apb_fll_if |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|       apb_gpio_i                                                        |                                                          apb_gpio |        209 |        209 |       0 |    0 |   513 |      0 |      0 |            0 |
|       apb_i2c_i                                                         |                                                           apb_i2c |        133 |        133 |       0 |    0 |   130 |      0 |      0 |            0 |
|         (apb_i2c_i)                                                     |                                                           apb_i2c |          2 |          2 |       0 |    0 |    45 |      0 |      0 |            0 |
|         byte_controller                                                 |                                              i2c_master_byte_ctrl |        131 |        131 |       0 |    0 |    85 |      0 |      0 |            0 |
|           (byte_controller)                                             |                                              i2c_master_byte_ctrl |         27 |         27 |       0 |    0 |    23 |      0 |      0 |            0 |
|           bit_controller                                                |                                               i2c_master_bit_ctrl |        104 |        104 |       0 |    0 |    62 |      0 |      0 |            0 |
|       apb_pulpino_i                                                     |                                                       apb_pulpino |        104 |        104 |       0 |    0 |   290 |      0 |      0 |            0 |
|       apb_spi_master_i                                                  |                                                    apb_spi_master |        652 |        652 |       0 |    0 |   868 |      0 |      0 |            0 |
|         (apb_spi_master_i)                                              |                                                    apb_spi_master |          4 |          4 |       0 |    0 |    14 |      0 |      0 |            0 |
|         u_axiregs                                                       |                                                 spi_master_apb_if |        212 |        212 |       0 |    0 |   164 |      0 |      0 |            0 |
|         u_rxfifo                                                        |                                                   spi_master_fifo |        104 |        104 |       0 |    0 |   267 |      0 |      0 |            0 |
|         u_spictrl                                                       |                                             spi_master_controller |        253 |        253 |       0 |    0 |   156 |      0 |      0 |            0 |
|           (u_spictrl)                                                   |                                             spi_master_controller |         11 |         11 |       0 |    0 |     7 |      0 |      0 |            0 |
|           u_clkgen                                                      |                                                 spi_master_clkgen |        126 |        126 |       0 |    0 |    18 |      0 |      0 |            0 |
|           u_rxreg                                                       |                                                     spi_master_rx |         73 |         73 |       0 |    0 |    66 |      0 |      0 |            0 |
|           u_txreg                                                       |                                                     spi_master_tx |         43 |         43 |       0 |    0 |    65 |      0 |      0 |            0 |
|         u_txfifo                                                        |                                                spi_master_fifo_25 |         79 |         79 |       0 |    0 |   267 |      0 |      0 |            0 |
|       apb_timer_i                                                       |                                                         apb_timer |        277 |        277 |       0 |    0 |   256 |      0 |      0 |            0 |
|         TIMER_GEN[0].timer_i                                            |                                                             timer |        127 |        127 |       0 |    0 |   128 |      0 |      0 |            0 |
|         TIMER_GEN[1].timer_i                                            |                                                          timer_24 |        150 |        150 |       0 |    0 |   128 |      0 |      0 |            0 |
|       apb_uart_i                                                        |                                                          apb_uart |        795 |        795 |       0 |    0 |  1476 |      0 |      0 |            0 |
|         (apb_uart_i)                                                    |                                                          apb_uart |         18 |         18 |       0 |    0 |   104 |      0 |      0 |            0 |
|         UART_BG16                                                       |                                                      uart_baudgen |         30 |         30 |       0 |    0 |    17 |      0 |      0 |            0 |
|         UART_BG2                                                        |                                                    slib_clock_div |          3 |          3 |       0 |    0 |     4 |      0 |      0 |            0 |
|         UART_BIDET                                                      |                                                  slib_edge_detect |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         UART_ED_CTS                                                     |                                                slib_edge_detect_9 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         UART_ED_DCD                                                     |                                               slib_edge_detect_10 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         UART_ED_DSR                                                     |                                               slib_edge_detect_11 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         UART_ED_RI                                                      |                                               slib_edge_detect_12 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         UART_FEDET                                                      |                                               slib_edge_detect_13 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         UART_IF_CTS                                                     |                                                 slib_input_filter |          7 |          7 |       0 |    0 |     3 |      0 |      0 |            0 |
|         UART_IF_DCD                                                     |                                              slib_input_filter_14 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |            0 |
|         UART_IF_DSR                                                     |                                              slib_input_filter_15 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |            0 |
|         UART_IF_RI                                                      |                                              slib_input_filter_16 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |            0 |
|         UART_IIC                                                        |                                                    uart_interrupt |          8 |          8 |       0 |    0 |     4 |      0 |      0 |            0 |
|         UART_IIC_THRE_ED                                                |                                               slib_edge_detect_17 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|         UART_IS_CTS                                                     |                                                   slib_input_sync |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         UART_IS_DCD                                                     |                                                slib_input_sync_18 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         UART_IS_DSR                                                     |                                                slib_input_sync_19 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         UART_IS_RI                                                      |                                                slib_input_sync_20 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         UART_IS_SIN                                                     |                                                slib_input_sync_21 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         UART_PEDET                                                      |                                               slib_edge_detect_22 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         UART_RCLK                                                       |                                               slib_edge_detect_23 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         UART_RX                                                         |                                                     uart_receiver |         53 |         53 |       0 |    0 |    33 |      0 |      0 |            0 |
|           (UART_RX)                                                     |                                                     uart_receiver |         14 |         14 |       0 |    0 |    18 |      0 |      0 |            0 |
|           RX_BRC                                                        |                                                      slib_counter |         17 |         17 |       0 |    0 |     5 |      0 |      0 |            0 |
|           RX_IFSB                                                       |                                 slib_input_filter__parameterized4 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |            0 |
|           RX_MVF                                                        |                                                    slib_mv_filter |         13 |         13 |       0 |    0 |     6 |      0 |      0 |            0 |
|         UART_RXFF                                                       |                                         slib_fifo__parameterized1 |        365 |        365 |       0 |    0 |   736 |      0 |      0 |            0 |
|         UART_TX                                                         |                                                  uart_transmitter |         21 |         21 |       0 |    0 |     7 |      0 |      0 |            0 |
|         UART_TXFF                                                       |                                                         slib_fifo |        270 |        270 |       0 |    0 |   540 |      0 |      0 |            0 |
|       axi2apb_i                                                         |                                                      axi2apb_wrap |       3763 |       3763 |       0 |    0 |   332 |      0 |      0 |            0 |
|         axi2apb_i                                                       |                                                         axi2apb32 |       3763 |       3763 |       0 |    0 |   332 |      0 |      0 |            0 |
|           (axi2apb_i)                                                   |                                                         axi2apb32 |          0 |          0 |       0 |    0 |    35 |      0 |      0 |            0 |
|           Slave_ar_buffer                                               |                                     axi_ar_buffer__parameterized2 |       3129 |       3129 |       0 |    0 |    72 |      0 |      0 |            0 |
|             buffer_i                                                    |                                     generic_fifo__parameterized14 |       3129 |       3129 |       0 |    0 |    72 |      0 |      0 |            0 |
|           Slave_aw_buffer                                               |                                     axi_aw_buffer__parameterized2 |        200 |        200 |       0 |    0 |    72 |      0 |      0 |            0 |
|             buffer_i                                                    |                                     generic_fifo__parameterized13 |        200 |        200 |       0 |    0 |    72 |      0 |      0 |            0 |
|           Slave_b_buffer                                                |                                      axi_b_buffer__parameterized2 |         45 |         45 |       0 |    0 |     8 |      0 |      0 |            0 |
|             buffer_i                                                    |                                     generic_fifo__parameterized16 |         45 |         45 |       0 |    0 |     8 |      0 |      0 |            0 |
|           Slave_r_buffer                                                |                                      axi_r_buffer__parameterized2 |         83 |         83 |       0 |    0 |    74 |      0 |      0 |            0 |
|             buffer_i                                                    |                                     generic_fifo__parameterized15 |         83 |         83 |       0 |    0 |    74 |      0 |      0 |            0 |
|           Slave_w_buffer                                                |                                                      axi_w_buffer |        306 |        306 |       0 |    0 |    71 |      0 |      0 |            0 |
|             buffer_i                                                    |                                      generic_fifo__parameterized0 |        306 |        306 |       0 |    0 |    71 |      0 |      0 |            0 |
|       axi_spi_slave_i                                                   |                                                axi_spi_slave_wrap |        777 |        777 |       0 |    0 |   911 |      0 |      0 |            0 |
|         axi_spi_slave_i                                                 |                                                     axi_spi_slave |        777 |        777 |       0 |    0 |   911 |      0 |      0 |            0 |
|           (axi_spi_slave_i)                                             |                                                     axi_spi_slave |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           u_axiplug                                                     |                                                spi_slave_axi_plug |        284 |        284 |       0 |    0 |   116 |      0 |      0 |            0 |
|           u_dcfifo_rx                                                   |                                                 spi_slave_dc_fifo |        111 |        111 |       0 |    0 |   291 |      0 |      0 |            0 |
|             u_din                                                       |                                          dc_token_ring_fifo_din_1 |         87 |         87 |       0 |    0 |   267 |      0 |      0 |            0 |
|               buffer                                                    |                                                  dc_data_buffer_5 |         64 |         64 |       0 |    0 |   256 |      0 |      0 |            0 |
|               full                                                      |                                                dc_full_detector_6 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 (full)                                                  |                                                dc_full_detector_6 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 full_synch                                              |                                                 dc_synchronizer_8 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|               write_tr                                                  |                                                   dc_token_ring_7 |         23 |         23 |       0 |    0 |     8 |      0 |      0 |            0 |
|             u_dout                                                      |                                         dc_token_ring_fifo_dout_2 |         24 |         24 |       0 |    0 |    24 |      0 |      0 |            0 |
|               empty_synch                                               |                                 dc_synchronizer__parameterized0_3 |          4 |          4 |       0 |    0 |    16 |      0 |      0 |            0 |
|               read_tr                                                   |                                   dc_token_ring__parameterized0_4 |         20 |         20 |       0 |    0 |     8 |      0 |      0 |            0 |
|           u_dcfifo_tx                                                   |                                               spi_slave_dc_fifo_0 |        147 |        147 |       0 |    0 |   291 |      0 |      0 |            0 |
|             u_din                                                       |                                            dc_token_ring_fifo_din |        124 |        124 |       0 |    0 |   267 |      0 |      0 |            0 |
|               buffer                                                    |                                                    dc_data_buffer |         96 |         96 |       0 |    0 |   256 |      0 |      0 |            0 |
|               full                                                      |                                                  dc_full_detector |          0 |          0 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 (full)                                                  |                                                  dc_full_detector |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 full_synch                                              |                                                   dc_synchronizer |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|               write_tr                                                  |                                                     dc_token_ring |         28 |         28 |       0 |    0 |     8 |      0 |      0 |            0 |
|             u_dout                                                      |                                           dc_token_ring_fifo_dout |         23 |         23 |       0 |    0 |    24 |      0 |      0 |            0 |
|               empty_synch                                               |                                   dc_synchronizer__parameterized0 |          5 |          5 |       0 |    0 |    16 |      0 |      0 |            0 |
|               read_tr                                                   |                                     dc_token_ring__parameterized0 |         18 |         18 |       0 |    0 |     8 |      0 |      0 |            0 |
|           u_rxreg                                                       |                                                      spi_slave_rx |         45 |         45 |       0 |    0 |    49 |      0 |      0 |            0 |
|           u_slave_sm                                                    |                                              spi_slave_controller |        128 |        128 |       0 |    0 |   114 |      0 |      0 |            0 |
|             (u_slave_sm)                                                |                                              spi_slave_controller |         38 |         38 |       0 |    0 |    82 |      0 |      0 |            0 |
|             u_spiregs                                                   |                                                    spi_slave_regs |         90 |         90 |       0 |    0 |    32 |      0 |      0 |            0 |
|           u_syncro                                                      |                                                  spi_slave_syncro |         49 |         49 |       0 |    0 |     7 |      0 |      0 |            0 |
|           u_txreg                                                       |                                                      spi_slave_tx |         11 |         11 |       0 |    0 |    43 |      0 |      0 |            0 |
+-------------------------------------------------------------------------+-------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+


