---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/llvm/armtargetlowering
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import Link from '@docusaurus/Link'
import CodeBlock from '@theme/CodeBlock'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import EnumerationList from '@xpack/docusaurus-plugin-doxygen/components/EnumerationList'
import EnumerationListItem from '@xpack/docusaurus-plugin-doxygen/components/EnumerationListItem'
import Highlight from '@xpack/docusaurus-plugin-doxygen/components/Highlight'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ParametersList from '@xpack/docusaurus-plugin-doxygen/components/ParametersList'
import ParametersListItem from '@xpack/docusaurus-plugin-doxygen/components/ParametersListItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `ARMTargetLowering` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>class llvm::ARMTargetLowering</CodeBlock>

## Included Headers

<IncludesList>
<IncludesListItem
  filePath="Target/ARM/ARMISelLowering.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h"
  isLocal="true" />
</IncludesList>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/targetlowering">TargetLowering</a></>}>
This class defines information used to lower LLVM code to legal <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> operators that the target instruction selector can accept natively. <a href="/docs/api/classes/llvm/targetlowering/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Private Member Typedefs Index

<MembersIndex>

<MembersIndexItem
  type="using"
  name={<><a href="#a132da2f7fdd456d04553e7bf0fb458e5">RegsToPassVector</a> = <a href="/docs/api/classes/llvm/smallvector">SmallVector</a>&lt; std::pair&lt; unsigned, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt;, 8 &gt;</>}>
</MembersIndexItem>

</MembersIndex>

## Enumerations Index

<MembersIndex>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#a13d08bccbe19ea45b7318cdb0ba1f673">...</a> &#125;</>}>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#aa782c58995f9a6e00cf5a8500a9a8508">ARMTargetLowering</a> (const TargetMachine &amp;TM, const ARMSubtarget &amp;STI)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#a6cdddfff71264f7e1e744fdea34085d3">AdjustInstrPostInstrSelection</a> (MachineInstr &amp;MI, SDNode &#42;Node) const override</>}>
This method should be implemented by targets that mark instructions with the &#39;hasPostISelHook&#39; flag. <a href="#a6cdddfff71264f7e1e744fdea34085d3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad86ed5000dd0596a904dab2bb4f3fac1">alignLoopsWithOptSize</a> () const override</>}>
Should loops be aligned even when the function is marked OptSize (but not MinSize). <a href="#ad86ed5000dd0596a904dab2bb4f3fac1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac897a80df1070effb9d5a5b6a023c5d0">allowsMisalignedMemoryAccesses</a> (EVT VT, unsigned AddrSpace, Align Alignment, MachineMemOperand::Flags Flags, unsigned &#42;Fast) const override</>}>
allowsMisalignedMemoryAccesses - Returns true if the target allows unaligned memory accesses of the specified type. <a href="#ac897a80df1070effb9d5a5b6a023c5d0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#adaf74e11d3b6f4feaee9dd7711e92202">allowTruncateForTailCall</a> (Type &#42;Ty1, Type &#42;Ty2) const override</>}>
Return true if a truncation from FromTy to ToTy is permitted when deciding whether a call is in tail position. <a href="#adaf74e11d3b6f4feaee9dd7711e92202">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad07ba9d946b424c9de4782f4ae7879bb">canCombineStoreAndExtract</a> (Type &#42;VectorTy, Value &#42;Idx, unsigned &amp;Cost) const override</>}>
Return true if the target can combine store(extractelement VectorTy,
Idx). <a href="#ad07ba9d946b424c9de4782f4ae7879bb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad4d6848e5070beeb8a9d0a8711ecd671">canMergeStoresTo</a> (unsigned AddressSpace, EVT MemVT, const MachineFunction &amp;MF) const override</>}>
Returns if it&#39;s reasonable to merge stores to MemVT size. <a href="#ad4d6848e5070beeb8a9d0a8711ecd671">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> &#42;</>}
  name={<><a href="#ac7d63117d31743dd436a9011a55275b0">CCAssignFnForCall</a> (CallingConv::ID CC, bool isVarArg) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> &#42;</>}
  name={<><a href="#a6990f5e5739473df0609344f992051a5">CCAssignFnForReturn</a> (CallingConv::ID CC, bool isVarArg) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a3e4b8ac086cdc9c81f7c2eabd77394fc">computeKnownBitsForTargetNode</a> (const SDValue Op, KnownBits &amp;Known, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth) const override</>}>
Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets. <a href="#a3e4b8ac086cdc9c81f7c2eabd77394fc">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8f2ba5f07dc33b4bc9b5f75cc71c731d">convertSetCCLogicToBitwiseLogic</a> (EVT VT) const override</>}>
<a href="/docs/api/classes/llvm/use">Use</a> bitwise logic to make pairs of compares more efficient. <a href="#a8f2ba5f07dc33b4bc9b5f75cc71c731d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/value">Value</a> &#42;</>}
  name={<><a href="#a5098d4bb22d4347dc55e1d08dcbe6708">createComplexDeinterleavingIR</a> (IRBuilderBase &amp;B, ComplexDeinterleavingOperation OperationType, ComplexDeinterleavingRotation Rotation, Value &#42;InputA, Value &#42;InputB, Value &#42;Accumulator=nullptr) const override</>}>
Create the IR node for the given complex deinterleaving operation. <a href="#a5098d4bb22d4347dc55e1d08dcbe6708">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/fastisel">FastISel</a> &#42;</>}
  name={<><a href="#a6b62f6b6087313bdaea9534ec0b6f06d">createFastISel</a> (FunctionLoweringInfo &amp;funcInfo, const TargetLibraryInfo &#42;libInfo) const override</>}>
createFastISel - This method returns a target specific <a href="/docs/api/classes/llvm/fastisel">FastISel</a> object, or null if the target does not support &quot;fast&quot; ISel. <a href="#a6b62f6b6087313bdaea9534ec0b6f06d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a2b39ae6869400e3aad61ff8c837d0006">emitAtomicCmpXchgNoStoreLLBalance</a> (IRBuilderBase &amp;Builder) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#a6820d09b4db5654cd1377d3ab63b3e01">EmitInstrWithCustomInserter</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;MBB) const override</>}>
This method should be implemented by targets that mark instructions with the &#39;usesCustomInserter&#39; flag. <a href="#a6820d09b4db5654cd1377d3ab63b3e01">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42;</>}
  name={<><a href="#afa79830ec972611f4c1d1f8e23266aa4">emitLeadingFence</a> (IRBuilderBase &amp;Builder, Instruction &#42;Inst, AtomicOrdering Ord) const override</>}>
Inserts in the IR a target-specific intrinsic specifying a fence. <a href="#afa79830ec972611f4c1d1f8e23266aa4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/value">Value</a> &#42;</>}
  name={<><a href="#ab439771b84f342c37a8823fb2f797642">emitLoadLinked</a> (IRBuilderBase &amp;Builder, Type &#42;ValueTy, Value &#42;Addr, AtomicOrdering Ord) const override</>}>
Perform a load-linked operation on Addr, returning a &quot;Value &#42;&quot; with the corresponding pointee type. <a href="#ab439771b84f342c37a8823fb2f797642">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/value">Value</a> &#42;</>}
  name={<><a href="#a68bc08431f00987920ce19e9a458e86d">emitStoreConditional</a> (IRBuilderBase &amp;Builder, Value &#42;Val, Value &#42;Addr, AtomicOrdering Ord) const override</>}>
Perform a store-conditional operation to Addr. <a href="#a68bc08431f00987920ce19e9a458e86d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42;</>}
  name={<><a href="#a2ee99baef4e41314544119fa4a0e1ce5">emitTrailingFence</a> (IRBuilderBase &amp;Builder, Instruction &#42;Inst, AtomicOrdering Ord) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a4b23196df4c243ce29f29f54a26cae7e">ExpandInlineAsm</a> (CallInst &#42;CI) const override</>}>
This hook allows the target to expand an inline asm call to be explicit llvm code if it wants to. <a href="#a4b23196df4c243ce29f29f54a26cae7e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a35198b01162433a12919d5a5947fbe83">finalizeLowering</a> (MachineFunction &amp;MF) const override</>}>
Execute target specific actions to finalize target lowering. <a href="#a35198b01162433a12919d5a5947fbe83">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae4d962e48053d593dd7f02bb06f5710b">functionArgumentNeedsConsecutiveRegisters</a> (Type &#42;Ty, CallingConv::ID CallConv, bool isVarArg, const DataLayout &amp;DL) const override</>}>
Returns true if an argument of type Ty needs to be passed in a contiguous block of registers in calling convention CallConv. <a href="#ae4d962e48053d593dd7f02bb06f5710b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/align">Align</a></>}
  name={<><a href="#a0ad154d5668d4704cbe075765d342251">getABIAlignmentForCallingConv</a> (Type &#42;ArgTy, const DataLayout &amp;DL) const override</>}>
Return the correct alignment for the current calling convention. <a href="#a0ad154d5668d4704cbe075765d342251">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetlowering/#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a></>}
  name={<><a href="#a367c0fd240000e247269dee3f2db8d7f">getConstraintType</a> (StringRef Constraint) const override</>}>
getConstraintType - Given a constraint letter, return the type of constraint it is for this target. <a href="#a367c0fd240000e247269dee3f2db8d7f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#a0ea645bf4979099839a35654aac5d755">getExceptionPointerRegister</a> (const Constant &#42;PersonalityFn) const override</>}>
If a physical register, this returns the register that receives the exception address on entry to an EH pad. <a href="#a0ea645bf4979099839a35654aac5d755">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#ab0632dd0936481e952514e2f8e18db07">getExceptionSelectorRegister</a> (const Constant &#42;PersonalityFn) const override</>}>
If a physical register, this returns the register that receives the exception typeid on entry to a landing pad. <a href="#ab0632dd0936481e952514e2f8e18db07">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/inlineasm/#af73223719f15f8ca95f36ce43aa9d6d0">InlineAsm::ConstraintCode</a></>}
  name={<><a href="#a2543fc561fd405e07d0d993a7854b34f">getInlineAsmMemConstraint</a> (StringRef ConstraintCode) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#abd1b16a5f1b13b4d1d5fdf835f43791c">getJumpTableEncoding</a> () const override</>}>
Return the entry encoding for a jump table in the current function. <a href="#abd1b16a5f1b13b4d1d5fdf835f43791c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a092ffa6880261ef3e0ca4ade2cb075ce">getMaxSupportedInterleaveFactor</a> () const override</>}>
Get the maximum supported factor for interleaved memory accesses. <a href="#a092ffa6880261ef3e0ca4ade2cb075ce">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a0a297f370d16737059a7ff5028b0b39a">getNumInterleavedAccesses</a> (VectorType &#42;VecTy, const DataLayout &amp;DL) const</>}>
Returns the number of interleaved accesses that will be generated when lowering accesses of the given type. <a href="#a0a297f370d16737059a7ff5028b0b39a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/evt">EVT</a></>}
  name={<><a href="#abd29a7e70a14fb7b45ff277e5c935424">getOptimalMemOpType</a> (const MemOp &amp;Op, const AttributeList &amp;FuncAttributes) const override</>}>
Returns the target specific optimal type for load and store operations as a result of memset, memcpy, and memmove lowering. <a href="#abd29a7e70a14fb7b45ff277e5c935424">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af4269b2cd295687cb69f61729f91de3b">getPostIndexedAddressParts</a> (SDNode &#42;N, SDNode &#42;Op, SDValue &amp;Base, SDValue &amp;Offset, ISD::MemIndexedMode &amp;AM, SelectionDAG &amp;DAG) const override</>}>
getPostIndexedAddressParts - returns true by value, base pointer and offset pointer and addressing mode by reference if this node can be combined with a load / store to form a post-indexed load / store. <a href="#af4269b2cd295687cb69f61729f91de3b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a22338caf16030dc171ee6dfb5580d308">getPreIndexedAddressParts</a> (SDNode &#42;N, SDValue &amp;Base, SDValue &amp;Offset, ISD::MemIndexedMode &amp;AM, SelectionDAG &amp;DAG) const override</>}>
getPreIndexedAddressParts - returns true by value, base pointer and offset pointer and addressing mode by reference if the node&#39;s address can be legally represented as pre-indexed load / store address. <a href="#a22338caf16030dc171ee6dfb5580d308">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a83b63333509486d44ab3c289b6119c10">getRegClassFor</a> (MVT VT, bool isDivergent=false) const override</>}>
getRegClassFor - Return the register class that should be used for the specified value type. <a href="#a83b63333509486d44ab3c289b6119c10">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::pair&lt; unsigned, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; &gt;</>}
  name={<><a href="#ae36dfcf0bacb4009b75fb2323aba6869">getRegForInlineAsmConstraint</a> (const TargetRegisterInfo &#42;TRI, StringRef Constraint, MVT VT) const override</>}>
Given a physical register constraint (e.g. <a href="#ae36dfcf0bacb4009b75fb2323aba6869">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/sched/#ab8d854a5ce2331586bcc6830cca52f0f">Sched::Preference</a></>}
  name={<><a href="#aa16505b46d66798daa417510b68ee4ac">getSchedulingPreference</a> (SDNode &#42;N) const override</>}>
Some scheduler, e.g. <a href="#aa16505b46d66798daa417510b68ee4ac">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/value">Value</a> &#42;</>}
  name={<><a href="#a549b4bb4e86e927f213a2175401b10e5">getSDagStackGuard</a> (const Module &amp;M) const override</>}>
Return the variable that&#39;s previously inserted by insertSSPDeclarations, if any, otherwise return nullptr. <a href="#a549b4bb4e86e927f213a2175401b10e5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/evt">EVT</a></>}
  name={<><a href="#a667a905e2496f6b0b9c7915a97f58da1">getSetCCResultType</a> (const DataLayout &amp;DL, LLVMContext &amp;Context, EVT VT) const override</>}>
getSetCCResultType - Return the value type to use for <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>. <a href="#a667a905e2496f6b0b9c7915a97f58da1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetlowering/#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a></>}
  name={<><a href="#a0f12063b62264c753e65abb8e9ff29d8">getSingleConstraintMatchWeight</a> (AsmOperandInfo &amp;info, const char &#42;constraint) const override</>}>
Examine constraint string and operand type and determine a weight value. <a href="#a0f12063b62264c753e65abb8e9ff29d8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/function">Function</a> &#42;</>}
  name={<><a href="#a3a6814018ec7443c7df966784ad69064">getSSPStackGuardCheck</a> (const Module &amp;M) const override</>}>
If the target has a standard stack protection check function that performs validation and error handling, returns the function. <a href="#a3a6814018ec7443c7df966784ad69064">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/armsubtarget">ARMSubtarget</a> &#42;</>}
  name={<><a href="#a1a1a37ae8032008276a560318975cbac">getSubtarget</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42;</>}
  name={<><a href="#ab05dc466c15a454c07f2993dab74472f">getTargetNodeName</a> (unsigned Opcode) const override</>}>
This method returns the name of a target specific DAG node. <a href="#ab05dc466c15a454c07f2993dab74472f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a75880fa01f2a6719716b1e3ac002f40e">getTgtMemIntrinsic</a> (IntrinsicInfo &amp;Info, const CallInst &amp;I, MachineFunction &amp;MF, unsigned Intrinsic) const override</>}>
getTgtMemIntrinsic - Represent NEON load and store intrinsics as MemIntrinsicNodes. <a href="#a75880fa01f2a6719716b1e3ac002f40e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af1e8e3885b9faabcecb0384116e18f9c">hasStandaloneRem</a> (EVT VT) const override</>}>
Return true if the target can handle a standalone remainder operation. <a href="#af1e8e3885b9faabcecb0384116e18f9c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a3f1fdc55e21406f8dd4612925fbe86a8">insertSSPDeclarations</a> (Module &amp;M) const override</>}>
Inserts necessary declarations for SSP (stack protection) purpose. <a href="#a3f1fdc55e21406f8dd4612925fbe86a8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a918e4a00bbb56e9dbd10ae5c0d054848">isCheapToSpeculateCtlz</a> (Type &#42;Ty) const override</>}>
Return true if it is cheap to speculate a call to intrinsic ctlz. <a href="#a918e4a00bbb56e9dbd10ae5c0d054848">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8d9c520e13d0f9fd00d79b2cb1c29a78">isCheapToSpeculateCttz</a> (Type &#42;Ty) const override</>}>
Return true if it is cheap to speculate a call to intrinsic cttz. <a href="#a8d9c520e13d0f9fd00d79b2cb1c29a78">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa8f55419227d2b25fcfca130f3f1dc63">isComplexDeinterleavingOperationSupported</a> (ComplexDeinterleavingOperation Operation, Type &#42;Ty) const override</>}>
Does this target support complex deinterleaving with the given operation and type. <a href="#aa8f55419227d2b25fcfca130f3f1dc63">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5175a0caa4d7785c4da770f497adc3fe">isComplexDeinterleavingSupported</a> () const override</>}>
Does this target support complex deinterleaving. <a href="#a5175a0caa4d7785c4da770f497adc3fe">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0e3aa05aca949e6905dcb30c81c679e3">isDesirableToCommuteWithShift</a> (const SDNode &#42;N, CombineLevel Level) const override</>}>
Return true if it is profitable to move this shift by a constant amount through its operand, adjusting any immediate operands as necessary to preserve semantics. <a href="#a0e3aa05aca949e6905dcb30c81c679e3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a49bbf30468c8d202d88466ff4bfd46dd">isDesirableToCommuteXorWithShift</a> (const SDNode &#42;N) const override</>}>
Return true if it is profitable to combine an XOR of a logical shift to create a logical shift of NOT. <a href="#a49bbf30468c8d202d88466ff4bfd46dd">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac2cd92359d9b981db40c3cc07f20249d">isDesirableToTransformToIntegerOp</a> (unsigned Opc, EVT VT) const override</>}>
Return true if it is profitable for dag combiner to transform a floating point op of specified opcode to a equivalent op of an integer type. <a href="#ac2cd92359d9b981db40c3cc07f20249d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a73ff0ebe4440fb057e9206dd88bb8c7c">isExtractSubvectorCheap</a> (EVT ResVT, EVT SrcVT, unsigned Index) const override</>}>
Return true if EXTRACT&#95;SUBVECTOR is cheap for this result type with this index. <a href="#a73ff0ebe4440fb057e9206dd88bb8c7c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a350cbdd9ddbb2a048799fca9d93f3993">isFNegFree</a> (EVT VT) const override</>}>
Return true if an fneg operation is free to the point where it is never worthwhile to replace it with a bitwise operation. <a href="#a350cbdd9ddbb2a048799fca9d93f3993">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a361a22a9d4bb3a3812c85f56f6b04e08">isFPImmLegal</a> (const APFloat &amp;Imm, EVT VT, bool ForCodeSize=false) const override</>}>
isFPImmLegal - Returns true if the target can instruction select the specified FP immediate natively. <a href="#a361a22a9d4bb3a3812c85f56f6b04e08">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2dd0b703d836eccdef210b88ea83908b">isLegalAddImmediate</a> (int64&#95;t Imm) const override</>}>
isLegalAddImmediate - Return true if the specified immediate is legal add immediate, that is the target has add instructions which can add a register and the immediate without having to materialize the immediate into a register. <a href="#a2dd0b703d836eccdef210b88ea83908b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a14ba388c0893657958340f94a164faa9">isLegalAddressingMode</a> (const DataLayout &amp;DL, const AddrMode &amp;AM, Type &#42;Ty, unsigned AS, Instruction &#42;I=nullptr) const override</>}>
isLegalAddressingMode - Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type. <a href="#a14ba388c0893657958340f94a164faa9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#abb7f063013825d86c8d8d483e83d1123">isLegalICmpImmediate</a> (int64&#95;t Imm) const override</>}>
isLegalICmpImmediate - Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructions which can compare a register against the immediate without having to materialize the immediate into a register. <a href="#abb7f063013825d86c8d8d483e83d1123">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac9518b8cf085f38ae07134937ad85d31">isLegalInterleavedAccessType</a> (unsigned Factor, FixedVectorType &#42;VecTy, Align Alignment, const DataLayout &amp;DL) const</>}>
Returns true if <code>VecTy</code> is a legal interleaved access type. <a href="#ac9518b8cf085f38ae07134937ad85d31">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a221b01b74bd3f7ddd1779947901f5eec">isLegalT1ScaledAddressingMode</a> (const AddrMode &amp;AM, EVT VT) const</>}>
Returns true if the addressing mode representing by AM is legal for the Thumb1 target, for a load/store of the specified type. <a href="#a221b01b74bd3f7ddd1779947901f5eec">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1b478e338eb3e2c6ab20ac7462896c58">isLegalT2ScaledAddressingMode</a> (const AddrMode &amp;AM, EVT VT) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af1478848ccc7623d55d4666d293bb6d5">isMaskAndCmp0FoldingBeneficial</a> (const Instruction &amp;AndI) const override</>}>
Return if the target supports combining a chain like: <a href="#af1478848ccc7623d55d4666d293bb6d5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2d9d6b4d91e3a1a4ce7ffe8ed701a40e">isMulAddWithConstProfitable</a> (SDValue AddNode, SDValue ConstNode) const override</>}>
Return true if it may be profitable to transform (mul (add x, c1), c2) -&gt; (add (mul x, c2), c1&#42;c2). <a href="#a2d9d6b4d91e3a1a4ce7ffe8ed701a40e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae88b69738e32f7322b54fd8b57a191a8">isOffsetFoldingLegal</a> (const GlobalAddressSDNode &#42;GA) const override</>}>
Return true if folding a constant offset with the given GlobalAddress is legal. <a href="#ae88b69738e32f7322b54fd8b57a191a8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a02f2e4fa534673c5a1afbba067f81319">isReadOnly</a> (const GlobalValue &#42;GV) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a839aa57e2284019e487e2dc66877e925">isSelectSupported</a> (SelectSupportKind Kind) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a779e5a75f5bf9f3672698656b56663fc">isShuffleMaskLegal</a> (ArrayRef&lt; int &gt; M, EVT VT) const override</>}>
isShuffleMaskLegal - Targets can use this to indicate that they only support <em>some</em> VECTOR&#95;SHUFFLE operations, those with specific masks. <a href="#a779e5a75f5bf9f3672698656b56663fc">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a766bc050b0a294104d02f41e0047e0ba">isTruncateFree</a> (Type &#42;SrcTy, Type &#42;DstTy) const override</>}>
Return true if it&#39;s free to truncate a value of type FromTy to type ToTy. <a href="#a766bc050b0a294104d02f41e0047e0ba">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1f7dae0343b89773eaaea832fc9f3ae5">isTruncateFree</a> (EVT SrcVT, EVT DstVT) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#acb7284db7f63030c26cd605c4afd7fa6">isVectorLoadExtDesirable</a> (SDValue ExtVal) const override</>}>
Return true if folding a vector load into ExtVal (a sign, zero, or any extend node) is profitable. <a href="#acb7284db7f63030c26cd605c4afd7fa6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8d59d0a2b9e117e74cd61f315aabf247">isZExtFree</a> (SDValue Val, EVT VT2) const override</>}>
Return true if zero-extending the specific node Val to type VT2 is free (either because it&#39;s implicitly zero-extended such as <a href="/docs/api/namespaces/llvm/arm">ARM</a> ldrb / ldrh or because it&#39;s folded such as <a href="/docs/api/namespaces/llvm/x86">X86</a> zero-extending loads). <a href="#a8d59d0a2b9e117e74cd61f315aabf247">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#adb4ff7051f9fd7cfa91a1b20be1ac880">LowerAsmOperandForConstraint</a> (SDValue Op, StringRef Constraint, std::vector&lt; SDValue &gt; &amp;Ops, SelectionDAG &amp;DAG) const override</>}>
LowerAsmOperandForConstraint - Lower the specified operand into the Ops vector. <a href="#adb4ff7051f9fd7cfa91a1b20be1ac880">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad190bc43c7fc8555debc7228fc5364b9">lowerInterleavedLoad</a> (LoadInst &#42;LI, ArrayRef&lt; ShuffleVectorInst &#42; &gt; Shuffles, ArrayRef&lt; unsigned &gt; Indices, unsigned Factor) const override</>}>
Lower an interleaved load into a vldN intrinsic. <a href="#ad190bc43c7fc8555debc7228fc5364b9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa3168bc53fc117710cec207cc6f60518">lowerInterleavedStore</a> (StoreInst &#42;SI, ShuffleVectorInst &#42;SVI, unsigned Factor) const override</>}>
Lower an interleaved store into a vstN intrinsic. <a href="#aa3168bc53fc117710cec207cc6f60518">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a69482bf1572254076b1544aecb6fd46e">LowerOperation</a> (SDValue Op, SelectionDAG &amp;DAG) const override</>}>
This callback is invoked for operations that are unsupported by the target, which are registered to use &#39;custom&#39; lowering, and whose defined values are all legal. <a href="#a69482bf1572254076b1544aecb6fd46e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42;</>}
  name={<><a href="#abc928b96601086c4735b9ea8331f0b9f">LowerXConstraint</a> (EVT ConstraintVT) const override</>}>
Try to replace an X constraint, which matches anything, with another that has more specific requirements based on the type of the corresponding operand. <a href="#abc928b96601086c4735b9ea8331f0b9f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42;</>}
  name={<><a href="#abb0c61c0a16596abc08a5c2dc7fcddd8">makeDMB</a> (IRBuilderBase &amp;Builder, ARM&#95;MB::MemBOpt Domain) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ab051a4c12430b297d1465afcb7cf8485">PerformBRCONDCombine</a> (SDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
PerformBRCONDCombine - Target-specific DAG combining for <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a4621d333784e3cd8c9f92a1443013dbe">ARMISD::BRCOND</a>. <a href="#ab051a4c12430b297d1465afcb7cf8485">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a4ba6b9afcc5b700d4c09664b5fa009d9">PerformCMOVCombine</a> (SDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
PerformCMOVCombine - Target-specific DAG combining for <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aee74cff1cb1ea095617b5fa044e342db">ARMISD::CMOV</a>. <a href="#a4ba6b9afcc5b700d4c09664b5fa009d9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ada7b7dfe4d829cdafff6278e361547df">PerformCMOVToBFICombine</a> (SDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a8e96878324f2ca0f847e369f839cfd23">PerformDAGCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const override</>}>
This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for. <a href="#a8e96878324f2ca0f847e369f839cfd23">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a42aa092f2811f72cad69b42cc2e4bb64">PerformIntrinsicCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
PerformIntrinsicCombine - ARM-specific DAG combining for intrinsics. <a href="#a42aa092f2811f72cad69b42cc2e4bb64">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a589928ae94c1e14b50e374c6a1146c60">PerformMVEExtCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a35a55a457bfc044d33bdeb4811532531">PerformMVETruncCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a36f078885862bc3b837dcfe057d05649">preferIncOfAddToSubOfNot</a> (EVT VT) const override</>}>
These two forms are equivalent: sub y, (xor x, -1) add (add x, 1), y The variant with two add&#39;s is IR-canonical. <a href="#a36f078885862bc3b837dcfe057d05649">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetloweringbase/#a1cfe6f1187d7ab1a0ada9cc119c1b2b4">ShiftLegalizationStrategy</a></>}
  name={<><a href="#af2c8b0d2dd39354fff7d4bb1ab3fa2f3">preferredShiftLegalizationStrategy</a> (SelectionDAG &amp;DAG, SDNode &#42;N, unsigned ExpansionFactor) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad4c3b6ad836d26fb542b86fafb89653b">preferZeroCompareBranch</a> () const override</>}>
Return true if the heuristic to prefer icmp eq zero should be used in code gen prepare. <a href="#ad4c3b6ad836d26fb542b86fafb89653b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a28af47b21a8953afd3568b40acf3424d">ReplaceNodeResults</a> (SDNode &#42;N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override</>}>
ReplaceNodeResults - Replace the results of node with an illegal result type with new values built out of custom code. <a href="#a28af47b21a8953afd3568b40acf3424d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a26651869531ef2356ef2788595ad7c9c">shouldAlignPointerArgs</a> (CallInst &#42;CI, unsigned &amp;MinSize, Align &amp;PrefAlign) const override</>}>
Return true if the pointer arguments to CI should be aligned by aligning the object whose address is being passed. <a href="#a26651869531ef2356ef2788595ad7c9c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7a185e1e62cf599211822cc65db54242">shouldConvertConstantLoadToIntImm</a> (const APInt &amp;Imm, Type &#42;Ty) const override</>}>
Returns true if it is beneficial to convert a load of a constant to just the constant itself. <a href="#a7a185e1e62cf599211822cc65db54242">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae39c938299ddc0dc8534e1a05cb0c2fc">shouldConvertFpToSat</a> (unsigned Op, EVT FPVT, EVT VT) const override</>}>
Should we generate fp&#95;to&#95;si&#95;sat and fp&#95;to&#95;ui&#95;sat from type FPVT to type VT from min(max(fptoi)) saturation patterns. <a href="#ae39c938299ddc0dc8534e1a05cb0c2fc">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/type">Type</a> &#42;</>}
  name={<><a href="#ab32574e30e8d85eaa2f692d8fc3c6766">shouldConvertSplatType</a> (ShuffleVectorInst &#42;SVI) const override</>}>
Given a shuffle vector SVI representing a vector splat, return a new scalar type of size equal to SVI&#39;s scalar type if the new type is more profitable. <a href="#ab32574e30e8d85eaa2f692d8fc3c6766">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetloweringbase/#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></>}
  name={<><a href="#ac4b5d6d1333be49386e35e56c28647fe">shouldExpandAtomicCmpXchgInIR</a> (AtomicCmpXchgInst &#42;AI) const override</>}>
Returns how the given atomic cmpxchg should be expanded by the IR-level AtomicExpand pass. <a href="#ac4b5d6d1333be49386e35e56c28647fe">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetloweringbase/#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></>}
  name={<><a href="#a0a17ad44231dd559dedb8ff61bcfe29e">shouldExpandAtomicLoadInIR</a> (LoadInst &#42;LI) const override</>}>
Returns how the given (atomic) load should be expanded by the IR-level AtomicExpand pass. <a href="#a0a17ad44231dd559dedb8ff61bcfe29e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetloweringbase/#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></>}
  name={<><a href="#a6ed1fafeaecc08fe13e54b080e259dd2">shouldExpandAtomicRMWInIR</a> (AtomicRMWInst &#42;AI) const override</>}>
Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all. <a href="#a6ed1fafeaecc08fe13e54b080e259dd2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetloweringbase/#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></>}
  name={<><a href="#a3e78ac617e56bd040677cb06a69244b8">shouldExpandAtomicStoreInIR</a> (StoreInst &#42;SI) const override</>}>
Returns how the given (atomic) store should be expanded by the IR-level AtomicExpand pass into. <a href="#a3e78ac617e56bd040677cb06a69244b8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a58c6bec36cfce34f95d92841b1d5ef9f">shouldFoldConstantShiftPairToMask</a> (const SDNode &#42;N, CombineLevel Level) const override</>}>
Return true if it is profitable to fold a pair of shifts into a mask. <a href="#a58c6bec36cfce34f95d92841b1d5ef9f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5aefcfec6c74e86b395e847344a7b189">shouldFoldSelectWithIdentityConstant</a> (unsigned BinOpcode, EVT VT) const override</>}>
Return true if pulling a binary operation into a select with an identity constant is profitable. <a href="#a5aefcfec6c74e86b395e847344a7b189">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7b22b5c20474c62fa91bd60e856cec33">shouldFormOverflowOp</a> (unsigned Opcode, EVT VT, bool MathUsed) const override</>}>
Try to convert math with an overflow comparison into the corresponding DAG node operation. <a href="#a7b22b5c20474c62fa91bd60e856cec33">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0a3f5a90fe18617c18aa780cd9445d57">shouldInsertFencesForAtomic</a> (const Instruction &#42;I) const override</>}>
Whether <a href="/docs/api/classes/llvm/atomicexpandpass">AtomicExpandPass</a> should automatically insert fences and reduce ordering for this atomic. <a href="#a0a3f5a90fe18617c18aa780cd9445d57">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8df46690eb2ee31ed20a0afe37fc4e48">shouldReassociateReduction</a> (unsigned Opc, EVT VT) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a655de0b9ba51c463a01a23651abb0cf7">SimplifyDemandedBitsForTargetNode</a> (SDValue Op, const APInt &amp;OriginalDemandedBits, const APInt &amp;OriginalDemandedElts, KnownBits &amp;Known, TargetLoweringOpt &amp;TLO, unsigned Depth) const override</>}>
Attempt to simplify any target nodes based on the demanded bits/elts, returning true on success. <a href="#a655de0b9ba51c463a01a23651abb0cf7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af1a79a0380ffa3c915ddfb6767f24d9b">softPromoteHalfType</a> () const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2f59b975114229e04efb87bbc8662224">supportSwiftError</a> () const override</>}>
Return true if the target supports swifterror attribute. <a href="#a2f59b975114229e04efb87bbc8662224">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a98a503af3a695653b6093323a1c4b9cf">targetShrinkDemandedConstant</a> (SDValue Op, const APInt &amp;DemandedBits, const APInt &amp;DemandedElts, TargetLoweringOpt &amp;TLO) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3bebe089fbc63179232f838dc2d13f45">useFPRegsForHalfType</a> () const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a845ff631109e5c60ccdcf8921806ec74">useLoadStackGuardNode</a> (const Module &amp;M) const override</>}>
If this function returns true, <a href="/docs/api/classes/llvm/selectiondagbuilder">SelectionDAGBuilder</a> emits a LOAD&#95;STACK&#95;GUARD node when it is lowering Intrinsic::stackprotector. <a href="#a845ff631109e5c60ccdcf8921806ec74">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad605f833179d4fecc1f4e0e8ca0fe2f1">useSoftFloat</a> () const override</>}>
</MembersIndexItem>

</MembersIndex>

## Protected Member Functions Index

<MembersIndex>

<MembersIndexItem
  type={<>std::pair&lt; <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;, uint8&#95;t &gt;</>}
  name={<><a href="#a8b4bcdae4a907d7a62317ed35092d5bb">findRepresentativeClass</a> (const TargetRegisterInfo &#42;TRI, MVT VT) const override</>}>
Return the largest legal super-reg register class of the register class for the specified type and its associated &quot;cost&quot;. <a href="#a8b4bcdae4a907d7a62317ed35092d5bb">More...</a>
</MembersIndexItem>

</MembersIndex>

## Private Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#af9a6eb2899b9a24ed9063e600c2a79af">addAllExtLoads</a> (const MVT From, const MVT To, LegalizeAction Action)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a772686149d1e19a6a4cdcd005b4b475d">addDRTypeForNEON</a> (MVT VT)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ae65f0d269ecefa64da1246db7134eec7">addMVEVectorTypes</a> (bool HasMVEFP)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#afc194f4f93baee4e019f2765e3ef5582">addQRTypeForNEON</a> (MVT VT)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a4f574ab8cc1ea7783c9dd79ee31925f3">addTypeForNEON</a> (MVT VT, MVT PromotedLdStVT)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a1e8b4eb968b1f6412b23ef0baa55b6f1">BuildSDIVPow2</a> (SDNode &#42;N, const APInt &amp;Divisor, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDNode &#42; &gt; &amp;Created) const override</>}>
Targets may override this function to provide custom SDIV lowering for power-of-2 denominators. <a href="#a1e8b4eb968b1f6412b23ef0baa55b6f1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="ByValCopyKind"
  name={<><a href="#ab0477f973df5ccbff82238817c808d4d">ByValNeedsCopyForTailCall</a> (SelectionDAG &amp;DAG, SDValue Src, SDValue Dst, ISD::ArgFlagsTy Flags) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8f51a2a30fc4f094416e0f26bc9a662c">CanLowerReturn</a> (CallingConv::ID CallConv, MachineFunction &amp;MF, bool isVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, LLVMContext &amp;Context, const Type &#42;RetTy) const override</>}>
This hook should be implemented to check whether the return values described by the Outs array can fit into the return registers. <a href="#a8f51a2a30fc4f094416e0f26bc9a662c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> &#42;</>}
  name={<><a href="#a63ce9d4816191f6e7d42abb5bb09cdbe">CCAssignFnForNode</a> (CallingConv::ID CC, bool Return, bool isVarArg) const</>}>
CCAssignFnForNode - Selects the correct <a href="/docs/api/namespaces/llvm/#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> for the given CallingConvention. <a href="#a63ce9d4816191f6e7d42abb5bb09cdbe">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::pair&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a>, <a href="/docs/api/structs/llvm/machinepointerinfo">MachinePointerInfo</a> &gt;</>}
  name={<><a href="#a10ced4352083b391a681f80d8d7c6999">computeAddrForCallArg</a> (const SDLoc &amp;dl, SelectionDAG &amp;DAG, const CCValAssign &amp;VA, SDValue StackPtr, bool IsTailCall, int SPDiff) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#a6b33868c828458f055b989c08b7ad513">EmitLowered&#95;&#95;chkstk</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;MBB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#a51ad4afc48a9a86013cd21f534842cdd">EmitLowered&#95;&#95;dbzchk</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;MBB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a6a6eebb750ae8942e6a9074b71c15f5f">EmitSjLjDispatchBlock</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;MBB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#ab400019546a5c0de6a4b29960fdb287c">EmitStructByval</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;MBB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a57e45922b1195dcfa1b4cc1367db5a2c">ExpandBITCAST</a> (SDNode &#42;N, SelectionDAG &amp;DAG, const ARMSubtarget &#42;Subtarget) const</>}>
ExpandBITCAST - If the target supports VFP, this function is called to expand a bit convert where either the source or destination type is i64 to use a VMOVDRR or VMOVRRD node. <a href="#a57e45922b1195dcfa1b4cc1367db5a2c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a5bb5b6982bd11ece0da896aca7f4e4d5">ExpandDIV&#95;Windows</a> (SDValue Op, SelectionDAG &amp;DAG, bool Signed, SmallVectorImpl&lt; SDValue &gt; &amp;Results) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a2ba004626656f316777a3653cdace220">getARMCmp</a> (SDValue LHS, SDValue RHS, ISD::CondCode CC, SDValue &amp;ARMcc, SelectionDAG &amp;DAG, const SDLoc &amp;dl) const</>}>
Returns appropriate <a href="/docs/api/namespaces/llvm/arm">ARM</a> CMP (cmp) and corresponding condition code for the given operands. <a href="#a2ba004626656f316777a3653cdace220">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::pair&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a>, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt;</>}
  name={<><a href="#a1af6aec3817ec31a795bc58fafb741de">getARMXALUOOp</a> (SDValue Op, SelectionDAG &amp;DAG, SDValue &amp;ARMcc) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#afc177b05ec8021482d8e9f68f6b8622e">getCMOV</a> (const SDLoc &amp;dl, EVT VT, SDValue FalseVal, SDValue TrueVal, SDValue ARMcc, SDValue Flags, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a></>}
  name={<><a href="#aa25dd0405c2d8bdfdf6659563877b20d">getEffectiveCallingConv</a> (CallingConv::ID CC, bool isVarArg) const</>}>
getEffectiveCallingConv - Get the effective calling convention, taking into account presence of floating point hardware and calling convention limitations, such as support for variadic functions. <a href="#aa25dd0405c2d8bdfdf6659563877b20d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#afa996f96978f1bc6930db528137255bc">GetF64FormalArgument</a> (CCValAssign &amp;VA, CCValAssign &amp;NextVA, SDValue &amp;Root, SelectionDAG &amp;DAG, const SDLoc &amp;dl) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#a42e89d9458ea2af6224c3b56af88f066">getRegisterByName</a> (const char &#42;RegName, LLT VT, const MachineFunction &amp;MF) const override</>}>
Return the register <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">ID</a> of the name passed in. <a href="#a42e89d9458ea2af6224c3b56af88f066">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a82c95e144a0b2664e06f4ac192816b48">getVFPCmp</a> (SDValue LHS, SDValue RHS, SelectionDAG &amp;DAG, const SDLoc &amp;dl, bool Signaling=false) const</>}>
Returns a appropriate VFP CMP (fcmp&#123;s|d&#125;+fmstat) for the given operands. <a href="#a82c95e144a0b2664e06f4ac192816b48">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a0905a31df6247cbe0234417c7bbd689d">HandleByVal</a> (CCState &#42;, unsigned &amp;, Align) const override</>}>
HandleByVal - Target-specific cleanup for ByVal support. <a href="#a0905a31df6247cbe0234417c7bbd689d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a7f893c822505e63e2545ecec9e27e7e1">initializeSplitCSR</a> (MachineBasicBlock &#42;Entry) const override</>}>
Perform necessary initialization to handle a subset of CSRs explicitly via copies. <a href="#a7f893c822505e63e2545ecec9e27e7e1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a34789179f0d8d7b94ed6fd3adbc1fe0e">insertCopiesSplitCSR</a> (MachineBasicBlock &#42;Entry, const SmallVectorImpl&lt; MachineBasicBlock &#42; &gt; &amp;Exits) const override</>}>
Insert explicit copies in entry and exit blocks. <a href="#a34789179f0d8d7b94ed6fd3adbc1fe0e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7985d6b61d7ad4454debc68df7b66c5c">IsEligibleForTailCallOptimization</a> (TargetLowering::CallLoweringInfo &amp;CLI, CCState &amp;CCInfo, SmallVectorImpl&lt; CCValAssign &gt; &amp;ArgLocs, const bool isIndirect) const</>}>
IsEligibleForTailCallOptimization - <a href="/docs/api/namespaces/llvm/check">Check</a> whether the call is eligible for tail call optimization. <a href="#a7985d6b61d7ad4454debc68df7b66c5c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac48f419669ab0b9a751f884606ccc49b">isFMAFasterThanFMulAndFAdd</a> (const MachineFunction &amp;MF, EVT VT) const override</>}>
isFMAFasterThanFMulAndFAdd - Return true if an FMA operation is faster than a pair of fmul and fadd instructions. <a href="#ac48f419669ab0b9a751f884606ccc49b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a026fddfc3c2731eb86202c49d48acc80">isUnsupportedFloatingType</a> (EVT VT) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5afa9e78790088d5ff897bbfda692ea2">isUsedByReturnOnly</a> (SDNode &#42;N, SDValue &amp;Chain) const override</>}>
Return true if result of the specified node is used by a return node only. <a href="#a5afa9e78790088d5ff897bbfda692ea2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aec6dd7827fb0a7fae56f6ce5d4903293">joinRegisterPartsIntoValue</a> (SelectionDAG &amp;DAG, const SDLoc &amp;DL, const SDValue &#42;Parts, unsigned NumParts, MVT PartVT, EVT ValueVT, std::optional&lt; CallingConv::ID &gt; CC) const override</>}>
Target-specific combining of register parts into its original value. <a href="#aec6dd7827fb0a7fae56f6ce5d4903293">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a95a555922730edd58d7eb3f7226ef0e4">LowerBlockAddress</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#af0f5922666ccf2b3bd52dfa45d837beb">LowerBR&#95;CC</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#af7f4f97fd0181da2227396b991ab341b">LowerBR&#95;JT</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a282be0e64fa41462de6c541d5a074218">LowerBRCOND</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a6646aa47f093829d2c3844cfb0aa1950">LowerBUILD&#95;VECTOR</a> (SDValue Op, SelectionDAG &amp;DAG, const ARMSubtarget &#42;ST) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a3fc0dc16280b0a77b040182ecfa553b6">LowerCall</a> (TargetLowering::CallLoweringInfo &amp;CLI, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override</>}>
LowerCall - Lowering a call into a callseq&#95;start &lt;- <a href="/docs/api/namespaces/llvm/armisd">ARMISD</a>:CALL &lt;- callseq&#95;end chain. <a href="#a3fc0dc16280b0a77b040182ecfa553b6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ace830275fdea087ca4d6f6c52f1e04a1">LowerCallResult</a> (SDValue Chain, SDValue InGlue, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, const SDLoc &amp;dl, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals, bool isThisReturn, SDValue ThisVal, bool isCmseNSCall) const</>}>
LowerCallResult - Lower the result values of a call into the appropriate copies out of appropriate physical registers. <a href="#ace830275fdea087ca4d6f6c52f1e04a1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a871fce7b5d7fd23a8ee426ec861ccd93">LowerConstantFP</a> (SDValue Op, SelectionDAG &amp;DAG, const ARMSubtarget &#42;ST) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a2169680610500918ceee0c5bff13e4e5">LowerConstantPool</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a15d76106ae330424717631598c42d6c8">LowerDIV&#95;Windows</a> (SDValue Op, SelectionDAG &amp;DAG, bool Signed) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a4ece6203dfa266e06c31e9b124431cfc">LowerDivRem</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a1eccdd320eb017b7dd6e158a0adb099e">LowerDYNAMIC&#95;STACKALLOC</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a00b0b2367996b6f33a3db70bcada3704">LowerEH&#95;SJLJ&#95;LONGJMP</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ae9fcc67120d1a5b40df14fd7e6fed26b">LowerEH&#95;SJLJ&#95;SETJMP</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a8fd6918e0a906252f1f6afee79ad3bd9">LowerEH&#95;SJLJ&#95;SETUP&#95;DISPATCH</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a51993a42ac0fdbadd7f46f2186157f65">LowerFCOPYSIGN</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ac23d3c5f6357e58dca0887a532cfc4f8">LowerFormalArguments</a> (SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, const SDLoc &amp;dl, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override</>}>
This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array, into the specified DAG. <a href="#ac23d3c5f6357e58dca0887a532cfc4f8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a9897472b32b5230a0f78a5f586557b23">LowerFP&#95;EXTEND</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ae9211b2847202828eb88a7bfcfaa9e82">LowerFP&#95;ROUND</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a2a922daf0d66e6124172d2320e373537">LowerFP&#95;TO&#95;BF16</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ac856116a50b5ab09bcf4fb3c8f8f4c91">LowerFP&#95;TO&#95;INT</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#adb71a2ef295f0ce110f9fa14f089e7ca">LowerFRAMEADDR</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a65373dfde88329ccea1039599a3aeb48">LowerFSETCC</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#abd7a5c6358256c2295b8597626fc3162">LowerFSINCOS</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a137304ab3989feaa7bab755ef508a5dc">LowerGET&#95;ROUNDING</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a3008862fa1480d1be83cefa97875ba19">LowerGlobalAddress</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a673acfc3cb67bef2f7fea3de62886183">LowerGlobalAddressDarwin</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ae964fcb8807f7e6e61772930d5ed9a63">LowerGlobalAddressELF</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a742494e812b1e9e6b70c3e7577932591">LowerGlobalAddressWindows</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aa49286ce498209939f797f39d44ea419">LowerGlobalTLSAddress</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a2dbcbce1e033b60c540830bb38601e21">LowerGlobalTLSAddressDarwin</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
Convert a TLS address reference into the correct sequence of loads and calls to compute the variable&#39;s address for Darwin, and return an <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> containing the final node. <a href="#a2dbcbce1e033b60c540830bb38601e21">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a05929c59f5173372ff77d6d979b3d9ef">LowerGlobalTLSAddressWindows</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a8f3ba1e97e75af1cc395562e4f7125ad">LowerINSERT&#95;VECTOR&#95;ELT</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a04d456aa10a892f7f33b606b1924e2e5">LowerINT&#95;TO&#95;FP</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a631cc867edf9c9f2890dd66fad911f1b">LowerINTRINSIC&#95;VOID</a> (SDValue Op, SelectionDAG &amp;DAG, const ARMSubtarget &#42;Subtarget) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a25b6f3463f527dbb89303ce43a4b27d7">LowerINTRINSIC&#95;WO&#95;CHAIN</a> (SDValue Op, SelectionDAG &amp;DAG, const ARMSubtarget &#42;Subtarget) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#af1cd1884905c2bad13d5c8582f981227">LowerLOAD</a> (SDNode &#42;N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a5ddb264636e9ea0ba5b3672c8365e9fc">LowerREM</a> (SDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a38378e40e27adee3793a10bf963b4814">LowerRESET&#95;FPMODE</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ab70b9f5bdfbcb2da38b472944170d0cb">LowerReturn</a> (SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, const SDLoc &amp;dl, SelectionDAG &amp;DAG) const override</>}>
This hook must be implemented to lower outgoing return values, described by the Outs array, into the specified DAG. <a href="#ab70b9f5bdfbcb2da38b472944170d0cb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a6a8784d435d69fd3150ed322915511d6">LowerRETURNADDR</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a4b3ff188883cf05611e3f9c3d2d3624c">LowerSELECT</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a634d5b1edf055e17124816c545badcc7">LowerSELECT&#95;CC</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a18d99a8e2d56bcd116335aaa618181c8">LowerSET&#95;FPMODE</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a05d3c5b2c9075e29469aa7d8a3a65ebb">LowerSET&#95;ROUNDING</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a873cea6a2a5cb4d6c168c4f965ea8b7a">LowerShiftLeftParts</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
LowerShiftLeftParts - Lower SHL&#95;PARTS, which returns two i32 values and take a 2 x i32 value to shift plus a shift amount. <a href="#a873cea6a2a5cb4d6c168c4f965ea8b7a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a53fd5ede562a640f2cb7041dfd18b530">LowerShiftRightParts</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
LowerShiftRightParts - Lower SRA&#95;PARTS, which returns two i32 values and take a 2 x i32 value to shift plus a shift amount. <a href="#a53fd5ede562a640f2cb7041dfd18b530">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a9952b138aea0cf52f4d1f8e0abecccf9">LowerSignedALUO</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ab5874b3ace9c92e0a853f98a864103b9">LowerSPONENTRY</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ae5b7c52ad6336a9f677a96540aab5425">LowerToTLSExecModels</a> (GlobalAddressSDNode &#42;GA, SelectionDAG &amp;DAG, TLSModel::Model model) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a95d0fac6e16735968fbd8325ff68faef">LowerToTLSGeneralDynamicModel</a> (GlobalAddressSDNode &#42;GA, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aa1690bcb25474c6979929abcdfecadaf">LowerUnsignedALUO</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a5124d1e0784c65f24e1d1d0f2a969bee">LowerWindowsDIVLibCall</a> (SDValue Op, SelectionDAG &amp;DAG, bool Signed, SDValue &amp;Chain) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#acbb1a5566c3284376a54bf371a819867">mayBeEmittedAsTailCall</a> (const CallInst &#42;CI) const override</>}>
Return true if the target may be able emit the call instruction as a tail call. <a href="#acbb1a5566c3284376a54bf371a819867">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#adb3e23e27ca252f0f9248eebdc01f1ac">MoveFromHPR</a> (const SDLoc &amp;dl, SelectionDAG &amp;DAG, MVT LocVT, MVT ValVT, SDValue Val) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a17d9202c0f6ac2746ee40f0e019bc262">MoveToHPR</a> (const SDLoc &amp;dl, SelectionDAG &amp;DAG, MVT LocVT, MVT ValVT, SDValue Val) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a57080f36f8a167615995084afbdc55a5">OptimizeVFPBrcond</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
OptimizeVFPBrcond - With -enable-unsafe-fp-math, it&#39;s legal to optimize some f32 and even f64 comparisons to integer ones. <a href="#a57080f36f8a167615995084afbdc55a5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a3f4582ee335d2ff673ff37f426705b5f">PassF64ArgInRegs</a> (const SDLoc &amp;dl, SelectionDAG &amp;DAG, SDValue Chain, SDValue &amp;Arg, RegsToPassVector &amp;RegsToPass, CCValAssign &amp;VA, CCValAssign &amp;NextVA, SDValue &amp;StackPtr, SmallVectorImpl&lt; SDValue &gt; &amp;MemOpChains, bool IsTailCall, int SPDiff) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a884055cd4febec79f40b2c284f90ddd6">ReconstructShuffle</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a5eadc96f61d20a21fce5437a2f32ff84">setAllExpand</a> (MVT VT)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#af585f97d03559f473ecfacc16189d998">SetupEntryBlockForSjLj</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;MBB, MachineBasicBlock &#42;DispatchBB, int FI) const</>}>
SetupEntryBlockForSjLj - Insert code into the entry block that creates and registers the function context. <a href="#af585f97d03559f473ecfacc16189d998">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5a7f3a0127fc2621b8a5c1cc413e663f">shouldConsiderGEPOffsetSplit</a> () const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0f433fadbf766696faf1f5df340cd92e">splitValueIntoRegisterParts</a> (SelectionDAG &amp;DAG, const SDLoc &amp;DL, SDValue Val, SDValue &#42;Parts, unsigned NumParts, MVT PartVT, std::optional&lt; CallingConv::ID &gt; CC) const override</>}>
Target-specific splitting of values into parts that fit a register storing a legal type. <a href="#a0f433fadbf766696faf1f5df340cd92e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#a871d25d82ea38d53b0dec06d0068e746">StoreByValRegs</a> (CCState &amp;CCInfo, SelectionDAG &amp;DAG, const SDLoc &amp;dl, SDValue &amp;Chain, const Value &#42;OrigArg, unsigned InRegsParamRecordIdx, int ArgOffset, unsigned ArgSize) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a56e5bebb5bc62cac9b74ce94786af2b4">supportSplitCSR</a> (MachineFunction &#42;MF) const override</>}>
Return true if the target supports that a subset of CSRs for the given machine function is handled explicitly via copies. <a href="#a56e5bebb5bc62cac9b74ce94786af2b4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a7c79a1b9dc21e04038393b70f4141dae">VarArgStyleRegisters</a> (CCState &amp;CCInfo, SelectionDAG &amp;DAG, const SDLoc &amp;dl, SDValue &amp;Chain, unsigned ArgOffset, unsigned TotalArgRegsSaveSize, bool ForceMutable=false) const</>}>
</MembersIndexItem>

</MembersIndex>

## Private Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#a959d52fdd37e3368d62d803c8ccfef1b">HasStandaloneRem</a> = <a href="/docs/api/files/lib/lib/analysis/basicaliasanalysis-cpp/#af6d5cafbdfc5313e65d990120021a3ec">true</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae46dcbe9fa686bfd30f96f741e568ce0">InsertFencesForAtomic</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/instritinerarydata">InstrItineraryData</a> &#42;</>}
  name={<><a href="#a991cd453a4ab09cfdfa0a54f04a93d7f">Itins</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42;</>}
  name={<><a href="#a8060c65d0518e0adb371e6c77016cb29">RegInfo</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/armsubtarget">ARMSubtarget</a> &#42;</>}
  name={<><a href="#adad0a13862540448dc499b968825db2f">Subtarget</a></>}>
Subtarget - Keep a pointer to the <a href="/docs/api/classes/llvm/armsubtarget">ARMSubtarget</a> around so that we can make the right decision when generating code for different targets. <a href="#adad0a13862540448dc499b968825db2f">More...</a>
</MembersIndexItem>

</MembersIndex>


Definition at line 399 of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>.

<SectionDefinition>

## Private Member Typedefs

### RegsToPassVector {#a132da2f7fdd456d04553e7bf0fb458e5}

<MemberDefinition
  prototype={<>using llvm::ARMTargetLowering::RegsToPassVector =  SmallVector&lt;std::pair&lt;unsigned, SDValue&gt;, 8&gt;</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00806">806</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Enumerations

### enum  {#a13d08bccbe19ea45b7318cdb0ba1f673}

<MemberDefinition
  prototype="enum llvm::ARMTargetLowering::ByValCopyKind ">

<EnumerationList title="Enumeration values">

<Link id="a13d08bccbe19ea45b7318cdb0ba1f673ae97e02b4d71dc307c2a4b7e608673047" />
<EnumerationListItem name="NoCopy">

</EnumerationListItem>

<Link id="a13d08bccbe19ea45b7318cdb0ba1f673a4bb1eea28271fe2cf0d38a6f00901827" />
<EnumerationListItem name="CopyOnce">

</EnumerationListItem>

<Link id="a13d08bccbe19ea45b7318cdb0ba1f673a730b2af59d9ba19dd57bfe9f0bcdeaec" />
<EnumerationListItem name="CopyViaTemp">

</EnumerationListItem>

</EnumerationList>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00401">401</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Constructors

### ARMTargetLowering() {#aa782c58995f9a6e00cf5a8500a9a8508}

<MemberDefinition
  prototype={<>ARMTargetLowering::ARMTargetLowering (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetmachine">TargetMachine</a> &amp; TM, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/armsubtarget">ARMSubtarget</a> &amp; STI)</>}
  labels = {["explicit"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00414">414</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l00502">502</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### AdjustInstrPostInstrSelection() {#a6cdddfff71264f7e1e744fdea34085d3}

<MemberDefinition
  prototype={<>void ARMTargetLowering::AdjustInstrPostInstrSelection (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node) const</>}
  labels = {["virtual"]}>
This method should be implemented by targets that mark instructions with the &#39;hasPostISelHook&#39; flag.

These instructions must be adjusted after instruction selection by target hooks. e.g. To fill in optional defs for <a href="/docs/api/namespaces/llvm/arm">ARM</a> &#39;s&#39; setting instructions.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00444">444</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l12452">12452</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### alignLoopsWithOptSize() {#ad86ed5000dd0596a904dab2bb4f3fac1}

<MemberDefinition
  prototype="bool ARMTargetLowering::alignLoopsWithOptSize () const"
  labels = {["virtual"]}>
Should loops be aligned even when the function is marked OptSize (but not MinSize).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00740">740</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21521">21521</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### allowsMisalignedMemoryAccesses() {#ac897a80df1070effb9d5a5b6a023c5d0}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::allowsMisalignedMemoryAccesses (<a href="/docs/api/structs/llvm/evt">EVT</a> VT, unsigned AddrSpace, <a href="/docs/api/structs/llvm/align">Align</a> Alignment, <a href="/docs/api/classes/llvm/machinememoperand/#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags, unsigned &#42; Fast) const</>}
  labels = {["virtual"]}>
allowsMisalignedMemoryAccesses - Returns true if the target allows unaligned memory accesses of the specified type.

Returns whether it is &quot;fast&quot; by reference in the second argument.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00467">467</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l19167">19167</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### allowTruncateForTailCall() {#adaf74e11d3b6f4feaee9dd7711e92202}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::allowTruncateForTailCall (<a href="/docs/api/classes/llvm/type">Type</a> &#42; FromTy, <a href="/docs/api/classes/llvm/type">Type</a> &#42; ToTy) const</>}
  labels = {["virtual"]}>
Return true if a truncation from FromTy to ToTy is permitted when deciding whether a call is in tail position.

Typically this means that both results would be assigned to the same register or stack slot, but it could mean the target performs adequate checks of its own before proceeding with the tail call. Targets must return false when FromTy &lt;= ToTy.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00484">484</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l19367">19367</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### canCombineStoreAndExtract() {#ad07ba9d946b424c9de4782f4ae7879bb}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::canCombineStoreAndExtract (<a href="/docs/api/classes/llvm/type">Type</a> &#42; VectorTy, <a href="/docs/api/classes/llvm/value">Value</a> &#42; Idx, unsigned &amp; Cost) const</>}
  labels = {["virtual"]}>
Return true if the target can combine store(extractelement VectorTy,
Idx).

<code><a href="/docs/api/namespaces/llvm/#a19921a3ceb99548f498d3df118eda9ed">Cost</a></code>&#91;out&#93; gives the cost of that transformation when this is true.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00699">699</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21383">21383</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### canMergeStoresTo() {#ad4d6848e5070beeb8a9d0a8711ecd671}

<MemberDefinition
  prototype={<>bool llvm::ARMTargetLowering::canMergeStoresTo (unsigned AS, <a href="/docs/api/structs/llvm/evt">EVT</a> MemVT, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["inline", "virtual"]}>
Returns if it&#39;s reasonable to merge stores to MemVT size.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00702">702</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>.
</MemberDefinition>

### CCAssignFnForCall() {#ac7d63117d31743dd436a9011a55275b0}

<MemberDefinition
  prototype={<>CCAssignFn &#42; ARMTargetLowering::CCAssignFnForCall (<a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC, bool isVarArg) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00727">727</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l02150">2150</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### CCAssignFnForReturn() {#a6990f5e5739473df0609344f992051a5}

<MemberDefinition
  prototype={<>CCAssignFn &#42; ARMTargetLowering::CCAssignFnForReturn (<a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC, bool isVarArg) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00728">728</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l02155">2155</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### computeKnownBitsForTargetNode() {#a3e4b8ac086cdc9c81f7c2eabd77394fc}

<MemberDefinition
  prototype={<>void ARMTargetLowering::computeKnownBitsForTargetNode (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/structs/llvm/knownbits">KnownBits</a> &amp; Known, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, unsigned Depth) const</>}
  labels = {["virtual"]}>
Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets.

The DemandedElts argument allows us to only collect the known bits that are shared by the requested vector elements.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00525">525</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l19995">19995</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### convertSetCCLogicToBitwiseLogic() {#a8f2ba5f07dc33b4bc9b5f75cc71c731d}

<MemberDefinition
  prototype={<>bool llvm::ARMTargetLowering::convertSetCCLogicToBitwiseLogic (<a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["inline", "virtual"]}>
<a href="/docs/api/classes/llvm/use">Use</a> bitwise logic to make pairs of compares more efficient.

For example: and (seteq A, B), (seteq C, D) --&gt; seteq (or (xor A, B), (xor C, D)), 0 This should be true when it takes more than one instruction to lower setcc (cmp+set on x86 scalar), when bitwise ops are faster than logic on condition bits (crand on PowerPC), and/or when reducing cmp+br is a win.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00711">711</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>.
</MemberDefinition>

### createComplexDeinterleavingIR() {#a5098d4bb22d4347dc55e1d08dcbe6708}

<MemberDefinition
  prototype={<>Value &#42; ARMTargetLowering::createComplexDeinterleavingIR (<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp; B, <a href="/docs/api/namespaces/llvm/#a766456df1dd21e804cd4596304e10764">ComplexDeinterleavingOperation</a> OperationType, <a href="/docs/api/namespaces/llvm/#a9ffbf98bd55746f804742b79f524ac7f">ComplexDeinterleavingRotation</a> Rotation, <a href="/docs/api/classes/llvm/value">Value</a> &#42; InputA, <a href="/docs/api/classes/llvm/value">Value</a> &#42; InputB, <a href="/docs/api/classes/llvm/value">Value</a> &#42; Accumulator=nullptr) const</>}
  labels = {["virtual"]}>
Create the IR node for the given complex deinterleaving operation.

If one cannot be created using all the given inputs, nullptr should be returned.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00772">772</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l22047">22047</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### createFastISel() {#a6b62f6b6087313bdaea9534ec0b6f06d}

<MemberDefinition
  prototype={<>FastISel &#42; ARMTargetLowering::createFastISel (<a href="/docs/api/classes/llvm/functionloweringinfo">FunctionLoweringInfo</a> &amp; funcInfo, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetlibraryinfo">TargetLibraryInfo</a> &#42; libInfo) const</>}
  labels = {["virtual"]}>
createFastISel - This method returns a target specific <a href="/docs/api/classes/llvm/fastisel">FastISel</a> object, or null if the target does not support &quot;fast&quot; ISel.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00600">600</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l01981">1981</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### emitAtomicCmpXchgNoStoreLLBalance() {#a2b39ae6869400e3aad61ff8c837d0006}

<MemberDefinition
  prototype={<>void ARMTargetLowering::emitAtomicCmpXchgNoStoreLLBalance (<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp; Builder) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00667">667</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21479">21479</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### EmitInstrWithCustomInserter() {#a6820d09b4db5654cd1377d3ab63b3e01}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; ARMTargetLowering::EmitInstrWithCustomInserter (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB) const</>}
  labels = {["virtual"]}>
This method should be implemented by targets that mark instructions with the &#39;usesCustomInserter&#39; flag.

These instructions are special in various ways, which require special support to insert. The specified <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> is created but not inserted into any basic blocks, and this method is called to expand it into a sequence of instructions, potentially also creating new basic blocks and control flow. As long as the returned basic block is different (i.e., we created a new one), the custom inserter is free to modify the rest of <code>MBB</code>.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00441">441</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l12038">12038</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### emitLeadingFence() {#afa79830ec972611f4c1d1f8e23266aa4}

<MemberDefinition
  prototype={<>Instruction &#42; ARMTargetLowering::emitLeadingFence (<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp; Builder, <a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42; Inst, <a href="/docs/api/namespaces/llvm/#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) const</>}
  labels = {["virtual"]}>
Inserts in the IR a target-specific intrinsic specifying a fence.

It is called by <a href="/docs/api/classes/llvm/atomicexpandpass">AtomicExpandPass</a> before expanding an AtomicRMW/AtomicCmpXchg/AtomicStore/AtomicLoad if shouldInsertFencesForAtomic returns true.

Inst is the original atomic instruction, prior to other expansions that may be performed.

This function should either return a nullptr, or a pointer to an IR-level Instruction&#42;. Even complex fence sequences can be represented by a single Instruction&#42; through an intrinsic to be lowered later.

The default implementation emits an IR fence before any release (or stronger) operation that stores, and after any acquire (or stronger) operation. This is generally a correct implementation, but backends may override if they wish to use alternative schemes (e.g. the PowerPC standard ABI uses a fence before a seq&#95;cst load instead of after a seq&#95;cst store).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00669">669</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21208">21208</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### emitLoadLinked() {#ab439771b84f342c37a8823fb2f797642}

<MemberDefinition
  prototype={<>Value &#42; ARMTargetLowering::emitLoadLinked (<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp; Builder, <a href="/docs/api/classes/llvm/type">Type</a> &#42; ValueTy, <a href="/docs/api/classes/llvm/value">Value</a> &#42; Addr, <a href="/docs/api/namespaces/llvm/#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) const</>}
  labels = {["virtual"]}>
Perform a load-linked operation on Addr, returning a &quot;Value &#42;&quot; with the corresponding pointee type.

This may entail some non-trivial operations to truncate or reconstruct types that will be illegal in the backend. See ARMISelLowering for an example implementation.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00661">661</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21444">21444</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### emitStoreConditional() {#a68bc08431f00987920ce19e9a458e86d}

<MemberDefinition
  prototype={<>Value &#42; ARMTargetLowering::emitStoreConditional (<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp; Builder, <a href="/docs/api/classes/llvm/value">Value</a> &#42; Val, <a href="/docs/api/classes/llvm/value">Value</a> &#42; Addr, <a href="/docs/api/namespaces/llvm/#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) const</>}
  labels = {["virtual"]}>
Perform a store-conditional operation to Addr.

Return the status of the store. This should be 0 if the store succeeded, non-zero otherwise.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00663">663</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21486">21486</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### emitTrailingFence() {#a2ee99baef4e41314544119fa4a0e1ce5}

<MemberDefinition
  prototype={<>Instruction &#42; ARMTargetLowering::emitTrailingFence (<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp; Builder, <a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42; Inst, <a href="/docs/api/namespaces/llvm/#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00671">671</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21233">21233</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### ExpandInlineAsm() {#a4b23196df4c243ce29f29f54a26cae7e}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::ExpandInlineAsm (<a href="/docs/api/classes/llvm/callinst">CallInst</a> &#42;) const</>}
  labels = {["virtual"]}>
This hook allows the target to expand an inline asm call to be explicit llvm code if it wants to.

This is useful for turning simple inline asms into LLVM intrinsics, which gives the compiler more information about the behavior of the code.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00534">534</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l20238">20238</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### finalizeLowering() {#a35198b01162433a12919d5a5947fbe83}

<MemberDefinition
  prototype={<>void ARMTargetLowering::finalizeLowering (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["virtual"]}>
Execute target specific actions to finalize target lowering.

This is used to set extra flags in MachineFrameInformation and freezing the set of reserved registers. The default implementation just freezes the set of reserved registers.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00747">747</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l22013">22013</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### functionArgumentNeedsConsecutiveRegisters() {#ae4d962e48053d593dd7f02bb06f5710b}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::functionArgumentNeedsConsecutiveRegisters (<a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CallConv, bool isVarArg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL) const</>}
  labels = {["virtual"]}>
Returns true if an argument of type Ty needs to be passed in a contiguous block of registers in calling convention CallConv.

Return true if a type is an AAPCS-VFP homogeneous aggregate or one of &#91;N x i32&#93; or &#91;N x i64&#93;.

This allows front-ends to skip emitting padding when passing according to AAPCS rules.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00646">646</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21936">21936</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### getABIAlignmentForCallingConv() {#a0ad154d5668d4704cbe075765d342251}

<MemberDefinition
  prototype={<>Align ARMTargetLowering::getABIAlignmentForCallingConv (<a href="/docs/api/classes/llvm/type">Type</a> &#42; ArgTy, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL) const</>}
  labels = {["virtual"]}>
Return the correct alignment for the current calling convention.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00750">750</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21920">21920</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### getConstraintType() {#a367c0fd240000e247269dee3f2db8d7f}

<MemberDefinition
  prototype={<>ARMTargetLowering::ConstraintType ARMTargetLowering::getConstraintType (<a href="/docs/api/classes/llvm/stringref">StringRef</a> Constraint) const</>}
  labels = {["virtual"]}>
getConstraintType - Given a constraint letter, return the type of constraint it is for this target.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00536">536</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l20292">20292</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### getExceptionPointerRegister() {#a0ea645bf4979099839a35654aac5d755}

<MemberDefinition
  prototype={<>Register ARMTargetLowering::getExceptionPointerRegister (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/constant">Constant</a> &#42; PersonalityFn) const</>}
  labels = {["virtual"]}>
If a physical register, this returns the register that receives the exception address on entry to an EH pad.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00653">653</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21952">21952</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### getExceptionSelectorRegister() {#ab0632dd0936481e952514e2f8e18db07}

<MemberDefinition
  prototype={<>Register ARMTargetLowering::getExceptionSelectorRegister (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/constant">Constant</a> &#42; PersonalityFn) const</>}
  labels = {["virtual"]}>
If a physical register, this returns the register that receives the exception typeid on entry to a landing pad.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00658">658</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21959">21959</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### getInlineAsmMemConstraint() {#a2543fc561fd405e07d0d993a7854b34f}

<MemberDefinition
  prototype={<>InlineAsm::ConstraintCode llvm::ARMTargetLowering::getInlineAsmMemConstraint (<a href="/docs/api/classes/llvm/stringref">StringRef</a> ConstraintCode) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00558">558</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>.
</MemberDefinition>

### getJumpTableEncoding() {#abd1b16a5f1b13b4d1d5fdf835f43791c}

<MemberDefinition
  prototype="unsigned ARMTargetLowering::getJumpTableEncoding () const"
  labels = {["virtual"]}>
Return the entry encoding for a jump table in the current function.

The returned value is a member of the <a href="/docs/api/classes/llvm/machinejumptableinfo/#aaa21facdbb167f7c33d21907b8e5b9d3">MachineJumpTableInfo::JTEntryKind</a> enum.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00417">417</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l03611">3611</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### getMaxSupportedInterleaveFactor() {#a092ffa6880261ef3e0ca4ade2cb075ce}

<MemberDefinition
  prototype="unsigned ARMTargetLowering::getMaxSupportedInterleaveFactor () const"
  labels = {["virtual"]}>
Get the maximum supported factor for interleaved memory accesses.

Default to be the minimum interleave factor: 2.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00674">674</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21569">21569</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### getNumInterleavedAccesses() {#a0a297f370d16737059a7ff5028b0b39a}

<MemberDefinition
  prototype={<>unsigned ARMTargetLowering::getNumInterleavedAccesses (<a href="/docs/api/classes/llvm/vectortype">VectorType</a> &#42; VecTy, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL) const</>}>
Returns the number of interleaved accesses that will be generated when lowering accesses of the given type.

A helper function for determining the number of interleaved accesses we will generate when lowering accesses of the given type.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00744">744</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21528">21528</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### getOptimalMemOpType() {#abd29a7e70a14fb7b45ff277e5c935424}

<MemberDefinition
  prototype={<>EVT ARMTargetLowering::getOptimalMemOpType (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/memop">MemOp</a> &amp; Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> AttributeList &amp;) const</>}
  labels = {["virtual"]}>
Returns the target specific optimal type for load and store operations as a result of memset, memcpy, and memmove lowering.

It returns EVT::Other if the type should be determined using generic target-independent logic.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00472">472</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l19240">19240</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### getPostIndexedAddressParts() {#af4269b2cd295687cb69f61729f91de3b}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::getPostIndexedAddressParts (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Op, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Offset, <a href="/docs/api/namespaces/llvm/isd/#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp; AM, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
getPostIndexedAddressParts - returns true by value, base pointer and offset pointer and addressing mode by reference if this node can be combined with a load / store to form a post-indexed load / store.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00521">521</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l19906">19906</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### getPreIndexedAddressParts() {#a22338caf16030dc171ee6dfb5580d308}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::getPreIndexedAddressParts (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Offset, <a href="/docs/api/namespaces/llvm/isd/#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp; AM, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
getPreIndexedAddressParts - returns true by value, base pointer and offset pointer and addressing mode by reference if the node&#39;s address can be legally represented as pre-indexed load / store address.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00514">514</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l19846">19846</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### getRegClassFor() {#a83b63333509486d44ab3c289b6119c10}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; ARMTargetLowering::getRegClassFor (<a href="/docs/api/classes/llvm/mvt">MVT</a> VT, bool isDivergent=false) const</>}
  labels = {["virtual"]}>
getRegClassFor - Return the register class that should be used for the specified value type.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00593">593</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l01943">1943</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### getRegForInlineAsmConstraint() {#ae36dfcf0bacb4009b75fb2323aba6869}

<MemberDefinition
  prototype={<>RCPair ARMTargetLowering::getRegForInlineAsmConstraint (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42; TRI, <a href="/docs/api/classes/llvm/stringref">StringRef</a> Constraint, <a href="/docs/api/classes/llvm/mvt">MVT</a> VT) const</>}
  labels = {["virtual"]}>
Given a physical register constraint (e.g.

&#123;edx&#125;), return the register number and the register class for the register.

Given a register class constraint, like &#39;r&#39;, if this corresponds directly to an LLVM register class, return a register of 0 and the register class pointer.

This should only be used for C&#95;Register constraints. On error, this returns a register number of 0 and a null register class pointer.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00544">544</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l20354">20354</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### getSchedulingPreference() {#aa16505b46d66798daa417510b68ee4ac}

<MemberDefinition
  prototype={<>Sched::Preference ARMTargetLowering::getSchedulingPreference (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;) const</>}
  labels = {["virtual"]}>
Some scheduler, e.g.

hybrid, can switch to different scheduling heuristics for different nodes. This function returns the preference (or none) for the given node.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00603">603</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l01986">1986</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### getSDagStackGuard() {#a549b4bb4e86e927f213a2175401b10e5}

<MemberDefinition
  prototype={<>Value &#42; ARMTargetLowering::getSDagStackGuard (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/module">Module</a> &amp; M) const</>}
  labels = {["virtual"]}>
Return the variable that&#39;s previously inserted by insertSSPDeclarations, if any, otherwise return nullptr.

Should be used only when getIRStackGuard returns nullptr.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00696">696</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21369">21369</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### getSetCCResultType() {#a667a905e2496f6b0b9c7915a97f58da1}

<MemberDefinition
  prototype={<>EVT ARMTargetLowering::getSetCCResultType (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL, <a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
getSetCCResultType - Return the value type to use for <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00437">437</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l01925">1925</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### getSingleConstraintMatchWeight() {#a0f12063b62264c753e65abb8e9ff29d8}

<MemberDefinition
  prototype={<>TargetLowering::ConstraintWeight ARMTargetLowering::getSingleConstraintMatchWeight (<a href="/docs/api/structs/llvm/targetlowering/asmoperandinfo">AsmOperandInfo</a> &amp; info, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; constraint) const</>}
  labels = {["virtual"]}>
Examine constraint string and operand type and determine a weight value.

Examine constraint type and operand type and determine a weight value.

The operand object must already have been set up with the operand type.

This object must already have been set up with the operand type and the current alternative constraint selected.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00540">540</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l20322">20322</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### getSSPStackGuardCheck() {#a3a6814018ec7443c7df966784ad69064}

<MemberDefinition
  prototype={<>Function &#42; ARMTargetLowering::getSSPStackGuardCheck (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/module">Module</a> &amp; M) const</>}
  labels = {["virtual"]}>
If the target has a standard stack protection check function that performs validation and error handling, returns the function.

Otherwise, returns nullptr. Must be previously inserted by insertSSPDeclarations. Should be used only when getIRStackGuard returns nullptr.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00697">697</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21376">21376</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### getSubtarget() {#a1a1a37ae8032008276a560318975cbac}

<MemberDefinition
  prototype={<>const ARMSubtarget &#42; llvm::ARMTargetLowering::getSubtarget () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00586">586</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>.
</MemberDefinition>

### getTargetNodeName() {#ab05dc466c15a454c07f2993dab74472f}

<MemberDefinition
  prototype={<>const char &#42; ARMTargetLowering::getTargetNodeName (unsigned Opcode) const</>}
  labels = {["virtual"]}>
This method returns the name of a target specific DAG node.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00427">427</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l01711">1711</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### getTgtMemIntrinsic() {#a75880fa01f2a6719716b1e3ac002f40e}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::getTgtMemIntrinsic (<a href="/docs/api/structs/llvm/targetloweringbase/intrinsicinfo">IntrinsicInfo</a> &amp; Info, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/callinst">CallInst</a> &amp; I, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, unsigned Intrinsic) const</>}
  labels = {["virtual"]}>
getTgtMemIntrinsic - Represent NEON load and store intrinsics as MemIntrinsicNodes.

The associated MachineMemOperands record the alignment specified in the intrinsic calls.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00619">619</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l20933">20933</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### hasStandaloneRem() {#af1e8e3885b9faabcecb0384116e18f9c}

<MemberDefinition
  prototype={<>bool llvm::ARMTargetLowering::hasStandaloneRem (<a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["inline", "virtual"]}>
Return true if the target can handle a standalone remainder operation.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00719">719</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>.
</MemberDefinition>

### insertSSPDeclarations() {#a3f1fdc55e21406f8dd4612925fbe86a8}

<MemberDefinition
  prototype={<>void ARMTargetLowering::insertSSPDeclarations (<a href="/docs/api/classes/llvm/module">Module</a> &amp; M) const</>}
  labels = {["virtual"]}>
Inserts necessary declarations for SSP (stack protection) purpose.

Should be used only when getIRStackGuard returns nullptr.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00695">695</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21353">21353</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isCheapToSpeculateCtlz() {#a918e4a00bbb56e9dbd10ae5c0d054848}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::isCheapToSpeculateCtlz (<a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty) const</>}
  labels = {["virtual"]}>
Return true if it is cheap to speculate a call to intrinsic ctlz.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00709">709</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21416">21416</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isCheapToSpeculateCttz() {#a8d9c520e13d0f9fd00d79b2cb1c29a78}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::isCheapToSpeculateCttz (<a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty) const</>}
  labels = {["virtual"]}>
Return true if it is cheap to speculate a call to intrinsic cttz.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00708">708</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21412">21412</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isComplexDeinterleavingOperationSupported() {#aa8f55419227d2b25fcfca130f3f1dc63}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::isComplexDeinterleavingOperationSupported (<a href="/docs/api/namespaces/llvm/#a766456df1dd21e804cd4596304e10764">ComplexDeinterleavingOperation</a> Operation, <a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty) const</>}
  labels = {["virtual"]}>
Does this target support complex deinterleaving with the given operation and type.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00769">769</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l22022">22022</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isComplexDeinterleavingSupported() {#a5175a0caa4d7785c4da770f497adc3fe}

<MemberDefinition
  prototype="bool ARMTargetLowering::isComplexDeinterleavingSupported () const"
  labels = {["virtual"]}>
Does this target support complex deinterleaving.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00768">768</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l22018">22018</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isDesirableToCommuteWithShift() {#a0e3aa05aca949e6905dcb30c81c679e3}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::isDesirableToCommuteWithShift (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/namespaces/llvm/#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a> Level) const</>}
  labels = {["virtual"]}>
Return true if it is profitable to move this shift by a constant amount through its operand, adjusting any immediate operands as necessary to preserve semantics.

This transformation may not be desirable if it disrupts a particularly auspicious target-specific tree (e.g. bitfield extraction in <a href="/docs/api/namespaces/llvm/aarch64">AArch64</a>). By default, it returns true.


<ParametersList title="Parameters">
<ParametersListItem name="N">the shift node</ParametersListItem>
<ParametersListItem name="Level">the current DAGCombine legalization level.</ParametersListItem>
</ParametersList>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00753">753</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l13853">13853</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isDesirableToCommuteXorWithShift() {#a49bbf30468c8d202d88466ff4bfd46dd}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::isDesirableToCommuteXorWithShift (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N) const</>}
  labels = {["virtual"]}>
Return true if it is profitable to combine an XOR of a logical shift to create a logical shift of NOT.

This transformation may not be desirable if it disrupts a particularly auspicious target-specific tree (e.g. BIC on ARM/AArch64). By default, it returns true.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00756">756</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l13900">13900</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isDesirableToTransformToIntegerOp() {#ac2cd92359d9b981db40c3cc07f20249d}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::isDesirableToTransformToIntegerOp (unsigned, <a href="/docs/api/structs/llvm/evt">EVT</a>) const</>}
  labels = {["virtual"]}>
Return true if it is profitable for dag combiner to transform a floating point op of specified opcode to a equivalent op of an integer type.

e.g. f32 load -&gt; i32 load can be profitable on <a href="/docs/api/namespaces/llvm/arm">ARM</a>.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00462">462</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l19162">19162</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isExtractSubvectorCheap() {#a73ff0ebe4440fb057e9206dd88bb8c7c}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::isExtractSubvectorCheap (<a href="/docs/api/structs/llvm/evt">EVT</a> ResVT, <a href="/docs/api/structs/llvm/evt">EVT</a> SrcVT, unsigned Index) const</>}
  labels = {["virtual"]}>
Return true if EXTRACT&#95;SUBVECTOR is cheap for this result type with this index.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00631">631</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21174">21174</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isFNegFree() {#a350cbdd9ddbb2a048799fca9d93f3993}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::isFNegFree (<a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Return true if an fneg operation is free to the point where it is never worthwhile to replace it with a bitwise operation.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00480">480</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l19306">19306</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isFPImmLegal() {#a361a22a9d4bb3a3812c85f56f6b04e08}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::isFPImmLegal (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apfloat">APFloat</a> &amp; Imm, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, bool ForCodeSize=false) const</>}
  labels = {["virtual"]}>
isFPImmLegal - Returns true if the target can instruction select the specified FP immediate natively.

If false, the legalizer will materialize the FP immediate as a load from a constant pool.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00616">616</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l20914">20914</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isLegalAddImmediate() {#a2dd0b703d836eccdef210b88ea83908b}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::isLegalAddImmediate (int64&#95;t Imm) const</>}
  labels = {["virtual"]}>
isLegalAddImmediate - Return true if the specified immediate is legal add immediate, that is the target has add instructions which can add a register and the immediate without having to materialize the immediate into a register.

isLegalAddImmediate - Return true if the specified immediate is a legal add <em>or sub</em> immediate, that is the target has add or sub instructions which can add a register with the immediate without having to materialize the immediate into a register.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00509">509</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l19669">19669</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isLegalAddressingMode() {#a14ba388c0893657958340f94a164faa9}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::isLegalAddressingMode (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/targetloweringbase/addrmode">AddrMode</a> &amp; AM, <a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty, unsigned AS, <a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42; I=nullptr) const</>}
  labels = {["virtual"]}>
isLegalAddressingMode - Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00489">489</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l19587">19587</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isLegalICmpImmediate() {#abb7f063013825d86c8d8d483e83d1123}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::isLegalICmpImmediate (int64&#95;t Imm) const</>}
  labels = {["virtual"]}>
isLegalICmpImmediate - Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructions which can compare a register against the immediate without having to materialize the immediate into a register.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00503">503</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l19653">19653</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isLegalInterleavedAccessType() {#ac9518b8cf085f38ae07134937ad85d31}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::isLegalInterleavedAccessType (unsigned Factor, <a href="/docs/api/classes/llvm/fixedvectortype">FixedVectorType</a> &#42; VecTy, <a href="/docs/api/structs/llvm/align">Align</a> Alignment, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL) const</>}>
Returns true if <code>VecTy</code> is a legal interleaved access type.

This function checks the vector element type and the overall width of the vector.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00733">733</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21533">21533</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isLegalT1ScaledAddressingMode() {#a221b01b74bd3f7ddd1779947901f5eec}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::isLegalT1ScaledAddressingMode (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/targetloweringbase/addrmode">AddrMode</a> &amp; AM, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}>
Returns true if the addressing mode representing by AM is legal for the Thumb1 target, for a load/store of the specified type.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00497">497</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l19570">19570</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isLegalT2ScaledAddressingMode() {#a1b478e338eb3e2c6ab20ac7462896c58}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::isLegalT2ScaledAddressingMode (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/targetloweringbase/addrmode">AddrMode</a> &amp; AM, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00493">493</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l19532">19532</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isMaskAndCmp0FoldingBeneficial() {#af1478848ccc7623d55d4666d293bb6d5}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::isMaskAndCmp0FoldingBeneficial (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/instruction">Instruction</a> &amp; AndI) const</>}
  labels = {["virtual"]}>
Return if the target supports combining a chain like:

<ProgramListing>

<CodeLine><Highlight kind="normal">%andResult = and %val1, #<a href="/docs/api/namespaces/shuffles/#a6abf8a645bd24dfb42085db9672ac39a">mask</a></Highlight></CodeLine>
<CodeLine><Highlight kind="normal">%icmpResult = icmp %andResult, 0</Highlight></CodeLine>

</ProgramListing> into a single machine instruction of a form like: 
<ProgramListing>

<CodeLine><Highlight kind="normal">cc = <a href="/docs/api/files/lib/lib/codegen/moduloschedule-cpp/#a106e32122c569cdb42ddf61ecbb0aad1">test</a> %</Highlight><Highlight kind="keyword">register</Highlight><Highlight kind="normal">, #<a href="/docs/api/namespaces/shuffles/#a6abf8a645bd24dfb42085db9672ac39a">mask</a></Highlight></CodeLine>

</ProgramListing>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00607">607</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21420">21420</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isMulAddWithConstProfitable() {#a2d9d6b4d91e3a1a4ce7ffe8ed701a40e}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::isMulAddWithConstProfitable (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> AddNode, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> ConstNode) const</>}
  labels = {["virtual"]}>
Return true if it may be profitable to transform (mul (add x, c1), c2) -&gt; (add (mul x, c2), c1&#42;c2).

This may not be true if c1 and c2 can be represented as immediates but c1&#42;c2 cannot, for example. The target should check if c1, c2 and c1&#42;c2 can be represented as immediates, or have to be materialized into registers. If it is not sure about some cases, a default true can be returned to let the DAGCombiner decide. AddNode is (add x, c1), and ConstNode is c2.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00737">737</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l19683">19683</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isOffsetFoldingLegal() {#ae88b69738e32f7322b54fd8b57a191a8}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::isOffsetFoldingLegal (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/globaladdresssdnode">GlobalAddressSDNode</a> &#42; GA) const</>}
  labels = {["virtual"]}>
Return true if folding a constant offset with the given GlobalAddress is legal.

It is frequently not legal in PIC relocation models.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00611">611</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l20897">20897</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isReadOnly() {#a02f2e4fa534673c5a1afbba067f81319}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::isReadOnly (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/globalvalue">GlobalValue</a> &#42; GV) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00434">434</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l04009">4009</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isSelectSupported() {#a839aa57e2284019e487e2dc66877e925}

<MemberDefinition
  prototype={<>bool llvm::ARMTargetLowering::isSelectSupported (<a href="/docs/api/classes/llvm/targetloweringbase/#a575e134a5e8414029a5c4a284858e6cd">SelectSupportKind</a> Kind) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00429">429</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>.
</MemberDefinition>

### isShuffleMaskLegal() {#a779e5a75f5bf9f3672698656b56663fc}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::isShuffleMaskLegal (<a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; int &gt; M, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
isShuffleMaskLegal - Targets can use this to indicate that they only support <em>some</em> VECTOR&#95;SHUFFLE operations, those with specific masks.

By default, if a target supports the VECTOR&#95;SHUFFLE node, all mask values are assumed to be legal.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00610">610</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l08461">8461</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isTruncateFree() {#a766bc050b0a294104d02f41e0047e0ba}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::isTruncateFree (<a href="/docs/api/classes/llvm/type">Type</a> &#42; FromTy, <a href="/docs/api/classes/llvm/type">Type</a> &#42; ToTy) const</>}
  labels = {["virtual"]}>
Return true if it&#39;s free to truncate a value of type FromTy to type ToTy.

e.g. On x86 it&#39;s free to truncate a i32 value in register EAX to i16 by referencing its sub-register AX. Targets must return false when FromTy &lt;= ToTy.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00475">475</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l19268">19268</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isTruncateFree() {#a1f7dae0343b89773eaaea832fc9f3ae5}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::isTruncateFree (<a href="/docs/api/structs/llvm/evt">EVT</a> SrcVT, <a href="/docs/api/structs/llvm/evt">EVT</a> DstVT) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00476">476</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l19276">19276</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isVectorLoadExtDesirable() {#acb7284db7f63030c26cd605c4afd7fa6}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::isVectorLoadExtDesirable (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> ExtVal) const</>}
  labels = {["virtual"]}>
Return true if folding a vector load into ExtVal (a sign, zero, or any extend node) is profitable.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00482">482</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l19337">19337</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isZExtFree() {#a8d59d0a2b9e117e74cd61f315aabf247}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::isZExtFree (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Val, <a href="/docs/api/structs/llvm/evt">EVT</a> VT2) const</>}
  labels = {["virtual"]}>
Return true if zero-extending the specific node Val to type VT2 is free (either because it&#39;s implicitly zero-extended such as <a href="/docs/api/namespaces/llvm/arm">ARM</a> ldrb / ldrh or because it&#39;s folded such as <a href="/docs/api/namespaces/llvm/x86">X86</a> zero-extending loads).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00477">477</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l19285">19285</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerAsmOperandForConstraint() {#adb4ff7051f9fd7cfa91a1b20be1ac880}

<MemberDefinition
  prototype={<>void ARMTargetLowering::LowerAsmOperandForConstraint (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/stringref">StringRef</a> Constraint, std::vector&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; Ops, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
LowerAsmOperandForConstraint - Lower the specified operand into the Ops vector.

If it is invalid, don&#39;t add anything to Ops. If hasMemory is true it means one of the asm constraint of the inline asm instruction being processed is &#39;m&#39;.

If it is invalid, don&#39;t add anything to Ops.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00553">553</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l20430">20430</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### lowerInterleavedLoad() {#ad190bc43c7fc8555debc7228fc5364b9}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::lowerInterleavedLoad (<a href="/docs/api/classes/llvm/loadinst">LoadInst</a> &#42; LI, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/classes/llvm/shufflevectorinst">ShuffleVectorInst</a> &#42; &gt; Shuffles, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; unsigned &gt; Indices, unsigned Factor) const</>}
  labels = {["virtual"]}>
Lower an interleaved load into a vldN intrinsic.

E.g. Lower an interleaved load (Factor = 2): wide.vec = load &lt;8 x i32&gt;, &lt;8 x i32&gt;&#42; ptr, align 4 v0 = shuffle wide.vec, undef, &lt;0, 2, 4, 6&gt; ; Extract even elements v1 = shuffle wide.vec, undef, &lt;1, 3, 5, 7&gt; ; Extract odd elements

Into: vld2 = &#123; &lt;4 x i32&gt;, &lt;4 x i32&gt; &#125; call llvm.arm.neon.vld2(ptr, 4) vec0 = extractelement &#123; &lt;4 x i32&gt;, &lt;4 x i32&gt; &#125; vld2, i32 0 vec1 = extractelement &#123; &lt;4 x i32&gt;, &lt;4 x i32&gt; &#125; vld2, i32 1

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00676">676</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21588">21588</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### lowerInterleavedStore() {#aa3168bc53fc117710cec207cc6f60518}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::lowerInterleavedStore (<a href="/docs/api/classes/llvm/storeinst">StoreInst</a> &#42; SI, <a href="/docs/api/classes/llvm/shufflevectorinst">ShuffleVectorInst</a> &#42; SVI, unsigned Factor) const</>}
  labels = {["virtual"]}>
Lower an interleaved store into a vstN intrinsic.

E.g. Lower an interleaved store (Factor = 3): i.vec = shuffle &lt;8 x i32&gt; v0, &lt;8 x i32&gt; v1, &lt;0, 4, 8, 1, 5, 9, 2, 6, 10, 3, 7, 11&gt; store &lt;12 x i32&gt; i.vec, &lt;12 x i32&gt;&#42; ptr, align 4

Into: sub.v0 = shuffle &lt;8 x i32&gt; v0, &lt;8 x i32&gt; v1, &lt;0, 1, 2, 3&gt; sub.v1 = shuffle &lt;8 x i32&gt; v0, &lt;8 x i32&gt; v1, &lt;4, 5, 6, 7&gt; sub.v2 = shuffle &lt;8 x i32&gt; v0, &lt;8 x i32&gt; v1, &lt;8, 9, 10, 11&gt; call void llvm.arm.neon.vst3(ptr, sub.v0, sub.v1, sub.v2, 4)

Note that the new shufflevectors will be removed and we&#39;ll only generate one vst3 instruction in CodeGen.

Example for a more general valid mask (Factor 3). Lower: i.vec = shuffle &lt;32 x i32&gt; v0, &lt;32 x i32&gt; v1, &lt;4, 32, 16, 5, 33, 17, 6, 34, 18, 7, 35, 19&gt; store &lt;12 x i32&gt; i.vec, &lt;12 x i32&gt;&#42; ptr

Into: sub.v0 = shuffle &lt;32 x i32&gt; v0, &lt;32 x i32&gt; v1, &lt;4, 5, 6, 7&gt; sub.v1 = shuffle &lt;32 x i32&gt; v0, &lt;32 x i32&gt; v1, &lt;32, 33, 34, 35&gt; sub.v2 = shuffle &lt;32 x i32&gt; v0, &lt;32 x i32&gt; v1, &lt;16, 17, 18, 19&gt; call void llvm.arm.neon.vst3(ptr, sub.v0, sub.v1, sub.v2, 4)

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00680">680</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21731">21731</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerOperation() {#a69482bf1572254076b1544aecb6fd46e}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerOperation (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
This callback is invoked for operations that are unsupported by the target, which are registered to use &#39;custom&#39; lowering, and whose defined values are all legal.

If the target has no operations that require custom lowering, it need not implement this. The default implementation of this aborts.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00420">420</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l10618">10618</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerXConstraint() {#abc928b96601086c4735b9ea8331f0b9f}

<MemberDefinition
  prototype={<>const char &#42; ARMTargetLowering::LowerXConstraint (<a href="/docs/api/structs/llvm/evt">EVT</a> ConstraintVT) const</>}
  labels = {["virtual"]}>
Try to replace an X constraint, which matches anything, with another that has more specific requirements based on the type of the corresponding operand.

This returns null if there is no replacement to make.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00547">547</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l20269">20269</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### makeDMB() {#abb0c61c0a16596abc08a5c2dc7fcddd8}

<MemberDefinition
  prototype={<>Instruction &#42; ARMTargetLowering::makeDMB (<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp; Builder, <a href="/docs/api/namespaces/llvm/arm-mb/#ad70272e2a9ec2a7e3a497458e1edbc85">ARM&#95;MB::MemBOpt</a> Domain) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00660">660</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21182">21182</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### PerformBRCONDCombine() {#ab051a4c12430b297d1465afcb7cf8485}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::PerformBRCONDCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
PerformBRCONDCombine - Target-specific DAG combining for <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38a4621d333784e3cd8c9f92a1443013dbe">ARMISD::BRCOND</a>.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00448">448</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l18411">18411</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### PerformCMOVCombine() {#a4ba6b9afcc5b700d4c09664b5fa009d9}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::PerformCMOVCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
PerformCMOVCombine - Target-specific DAG combining for <a href="/docs/api/namespaces/llvm/armisd/#a4097c262adca175c068cc59fa984dc38aee74cff1cb1ea095617b5fa044e342db">ARMISD::CMOV</a>.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00447">447</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l18443">18443</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### PerformCMOVToBFICombine() {#ada7b7dfe4d829cdafff6278e361547df}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::PerformCMOVToBFICombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00449">449</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l18151">18151</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### PerformDAGCombine() {#a8e96878324f2ca0f847e369f839cfd23}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::PerformDAGCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}
  labels = {["virtual"]}>
This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for.

The semantics are as follows: Return <a href="/docs/api/classes/llvm/value">Value</a>: SDValue.Val == 0 - No change was made SDValue.Val == N - N was replaced, is dead, and is already handled. otherwise - N should be replaced by the returned Operand.

In addition, methods provided by <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> may be used to perform more complex transformations.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00453">453</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l18936">18936</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### PerformIntrinsicCombine() {#a42aa092f2811f72cad69b42cc2e4bb64}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::PerformIntrinsicCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>
PerformIntrinsicCombine - ARM-specific DAG combining for intrinsics.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00450">450</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l17552">17552</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### PerformMVEExtCombine() {#a589928ae94c1e14b50e374c6a1146c60}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::PerformMVEExtCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00451">451</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l18832">18832</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### PerformMVETruncCombine() {#a35a55a457bfc044d33bdeb4811532531}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::PerformMVETruncCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00452">452</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l18663">18663</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### preferIncOfAddToSubOfNot() {#a36f078885862bc3b837dcfe057d05649}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::preferIncOfAddToSubOfNot (<a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
These two forms are equivalent: sub y, (xor x, -1) add (add x, 1), y The variant with two add&#39;s is IR-canonical.

Some targets may prefer one to the other.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00764">764</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l13946">13946</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### preferredShiftLegalizationStrategy() {#af2c8b0d2dd39354fff7d4bb1ab3fa2f3}

<MemberDefinition
  prototype={<>TargetLowering::ShiftLegalizationStrategy ARMTargetLowering::preferredShiftLegalizationStrategy (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, unsigned ExpansionFactor) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00724">724</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21436">21436</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### preferZeroCompareBranch() {#ad4c3b6ad836d26fb542b86fafb89653b}

<MemberDefinition
  prototype="bool llvm::ARMTargetLowering::preferZeroCompareBranch () const"
  labels = {["inline", "virtual"]}>
Return true if the heuristic to prefer icmp eq zero should be used in code gen prepare.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00605">605</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>.
</MemberDefinition>

### ReplaceNodeResults() {#a28af47b21a8953afd3568b40acf3424d}

<MemberDefinition
  prototype={<>void ARMTargetLowering::ReplaceNodeResults (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; Results, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
ReplaceNodeResults - Replace the results of node with an illegal result type with new values built out of custom code.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00424">424</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l10778">10778</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### shouldAlignPointerArgs() {#a26651869531ef2356ef2788595ad7c9c}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::shouldAlignPointerArgs (<a href="/docs/api/classes/llvm/callinst">CallInst</a> &#42;, unsigned &amp;, <a href="/docs/api/structs/llvm/align">Align</a> &amp;) const</>}
  labels = {["virtual"]}>
Return true if the pointer arguments to CI should be aligned by aligning the object whose address is being passed.

If so then MinSize is set to the minimum size the object must be to be aligned and PrefAlign is set to the preferred alignment.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00595">595</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l01967">1967</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### shouldConvertConstantLoadToIntImm() {#a7a185e1e62cf599211822cc65db54242}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::shouldConvertConstantLoadToIntImm (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; Imm, <a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty) const</>}
  labels = {["virtual"]}>
Returns true if it is beneficial to convert a load of a constant to just the constant itself.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00626">626</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21164">21164</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### shouldConvertFpToSat() {#ae39c938299ddc0dc8534e1a05cb0c2fc}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::shouldConvertFpToSat (unsigned Op, <a href="/docs/api/structs/llvm/evt">EVT</a> FPVT, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Should we generate fp&#95;to&#95;si&#95;sat and fp&#95;to&#95;ui&#95;sat from type FPVT to type VT from min(max(fptoi)) saturation patterns.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00766">766</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l13955">13955</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### shouldConvertSplatType() {#ab32574e30e8d85eaa2f692d8fc3c6766}

<MemberDefinition
  prototype={<>Type &#42; ARMTargetLowering::shouldConvertSplatType (<a href="/docs/api/classes/llvm/shufflevectorinst">ShuffleVectorInst</a> &#42; SVI) const</>}
  labels = {["virtual"]}>
Given a shuffle vector SVI representing a vector splat, return a new scalar type of size equal to SVI&#39;s scalar type if the new type is more profitable.

Returns nullptr otherwise. For example under MVE float splats are converted to integer to prevent the need to move from SPR to GPR registers.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00478">478</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l19324">19324</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### shouldExpandAtomicCmpXchgInIR() {#ac4b5d6d1333be49386e35e56c28647fe}

<MemberDefinition
  prototype={<>TargetLowering::AtomicExpansionKind ARMTargetLowering::shouldExpandAtomicCmpXchgInIR (<a href="/docs/api/classes/llvm/atomiccmpxchginst">AtomicCmpXchgInst</a> &#42; AI) const</>}
  labels = {["virtual"]}>
Returns how the given atomic cmpxchg should be expanded by the IR-level AtomicExpand pass.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00691">691</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21323">21323</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### shouldExpandAtomicLoadInIR() {#a0a17ad44231dd559dedb8ff61bcfe29e}

<MemberDefinition
  prototype={<>TargetLowering::AtomicExpansionKind ARMTargetLowering::shouldExpandAtomicLoadInIR (<a href="/docs/api/classes/llvm/loadinst">LoadInst</a> &#42; LI) const</>}
  labels = {["virtual"]}>
Returns how the given (atomic) load should be expanded by the IR-level AtomicExpand pass.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00685">685</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21278">21278</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### shouldExpandAtomicRMWInIR() {#a6ed1fafeaecc08fe13e54b080e259dd2}

<MemberDefinition
  prototype={<>TargetLowering::AtomicExpansionKind ARMTargetLowering::shouldExpandAtomicRMWInIR (<a href="/docs/api/classes/llvm/atomicrmwinst">AtomicRMWInst</a> &#42; RMW) const</>}
  labels = {["virtual"]}>
Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all.

Default is to never expand.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00689">689</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21295">21295</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### shouldExpandAtomicStoreInIR() {#a3e78ac617e56bd040677cb06a69244b8}

<MemberDefinition
  prototype={<>TargetLoweringBase::AtomicExpansionKind ARMTargetLowering::shouldExpandAtomicStoreInIR (<a href="/docs/api/classes/llvm/storeinst">StoreInst</a> &#42; SI) const</>}
  labels = {["virtual"]}>
Returns how the given (atomic) store should be expanded by the IR-level AtomicExpand pass into.

For instance <a href="/docs/api/classes/llvm/targetloweringbase/#aba40628328a660c78a9d73cc209f5e84a8098b34f582537833b36b58273c3545b">AtomicExpansionKind::Expand</a> will try to use an atomicrmw xchg.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00687">687</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21256">21256</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### shouldFoldConstantShiftPairToMask() {#a58c6bec36cfce34f95d92841b1d5ef9f}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::shouldFoldConstantShiftPairToMask (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/namespaces/llvm/#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a> Level) const</>}
  labels = {["virtual"]}>
Return true if it is profitable to fold a pair of shifts into a mask.

This is usually true on most targets. But some targets, like Thumb1, have immediate shift instructions, but no immediate &quot;and&quot; instruction; this makes the fold unprofitable.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00758">758</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l13924">13924</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### shouldFoldSelectWithIdentityConstant() {#a5aefcfec6c74e86b395e847344a7b189}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::shouldFoldSelectWithIdentityConstant (unsigned BinOpcode, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Return true if pulling a binary operation into a select with an identity constant is profitable.

This is the inverse of an IR transform. Example: X + (Cond ? Y : 0) --&gt; Cond ? (X + Y) : X

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00761">761</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l13941">13941</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### shouldFormOverflowOp() {#a7b22b5c20474c62fa91bd60e856cec33}

<MemberDefinition
  prototype={<>bool llvm::ARMTargetLowering::shouldFormOverflowOp (unsigned Opcode, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, bool MathUsed) const</>}
  labels = {["inline", "virtual"]}>
Try to convert math with an overflow comparison into the corresponding DAG node operation.

Targets may want to override this independently of whether the operation is legal/custom for the given type because it may obscure matching of other patterns.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00634">634</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>.
</MemberDefinition>

### shouldInsertFencesForAtomic() {#a0a3f5a90fe18617c18aa780cd9445d57}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::shouldInsertFencesForAtomic (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42; I) const</>}
  labels = {["virtual"]}>
Whether <a href="/docs/api/classes/llvm/atomicexpandpass">AtomicExpandPass</a> should automatically insert fences and reduce ordering for this atomic.

This should be true for most architectures with weak memory ordering. Defaults to false.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00683">683</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21343">21343</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### shouldReassociateReduction() {#a8df46690eb2ee31ed20a0afe37fc4e48}

<MemberDefinition
  prototype={<>bool llvm::ARMTargetLowering::shouldReassociateReduction (unsigned Opc, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00640">640</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>.
</MemberDefinition>

### SimplifyDemandedBitsForTargetNode() {#a655de0b9ba51c463a01a23651abb0cf7}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::SimplifyDemandedBitsForTargetNode (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedBits, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/structs/llvm/knownbits">KnownBits</a> &amp; Known, <a href="/docs/api/structs/llvm/targetlowering/targetloweringopt">TargetLoweringOpt</a> &amp; TLO, unsigned Depth) const</>}
  labels = {["virtual"]}>
Attempt to simplify any target nodes based on the demanded bits/elts, returning true on success.

Otherwise, analyze the expression and return a mask of KnownOne and KnownZero bits for the expression (used to simplify the caller). The KnownZero/One bits may only be accurate for those bits in the Demanded masks.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00455">455</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l20196">20196</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### softPromoteHalfType() {#af1a79a0380ffa3c915ddfb6767f24d9b}

<MemberDefinition
  prototype="bool llvm::ARMTargetLowering::softPromoteHalfType () const"
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00777">777</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>.
</MemberDefinition>

### supportSwiftError() {#a2f59b975114229e04efb87bbc8662224}

<MemberDefinition
  prototype="bool llvm::ARMTargetLowering::supportSwiftError () const"
  labels = {["inline", "virtual"]}>
Return true if the target supports swifterror attribute.

It optimizes loads and stores to reading and writing a specific register.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00715">715</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>.
</MemberDefinition>

### targetShrinkDemandedConstant() {#a98a503af3a695653b6093323a1c4b9cf}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::targetShrinkDemandedConstant (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedBits, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/structs/llvm/targetlowering/targetloweringopt">TargetLoweringOpt</a> &amp; TLO) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00530">530</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l20114">20114</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### useFPRegsForHalfType() {#a3bebe089fbc63179232f838dc2d13f45}

<MemberDefinition
  prototype="bool llvm::ARMTargetLowering::useFPRegsForHalfType () const"
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00779">779</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>.
</MemberDefinition>

### useLoadStackGuardNode() {#a845ff631109e5c60ccdcf8921806ec74}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::useLoadStackGuardNode (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/module">Module</a> &amp; M) const</>}
  labels = {["virtual"]}>
If this function returns true, <a href="/docs/api/classes/llvm/selectiondagbuilder">SelectionDAGBuilder</a> emits a LOAD&#95;STACK&#95;GUARD node when it is lowering Intrinsic::stackprotector.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00693">693</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21348">21348</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### useSoftFloat() {#ad605f833179d4fecc1f4e0e8ca0fe2f1}

<MemberDefinition
  prototype="bool ARMTargetLowering::useSoftFloat () const"
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00418">418</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l01659">1659</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Protected Member Functions

### findRepresentativeClass() {#a8b4bcdae4a907d7a62317ed35092d5bb}

<MemberDefinition
  prototype={<>std::pair&lt; const TargetRegisterClass &#42;, uint8&#95;t &gt; ARMTargetLowering::findRepresentativeClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42; TRI, <a href="/docs/api/classes/llvm/mvt">MVT</a> VT) const</>}
  labels = {["protected", "virtual"]}>
Return the largest legal super-reg register class of the register class for the specified type and its associated &quot;cost&quot;.

findRepresentativeClass - Return the largest legal super-reg register class of the register class for the specified type and its associated &quot;cost&quot;.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00783">783</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l01674">1674</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Functions

### addAllExtLoads() {#af9a6eb2899b9a24ed9063e600c2a79af}

<MemberDefinition
  prototype={<>void ARMTargetLowering::addAllExtLoads (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mvt">MVT</a> From, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mvt">MVT</a> To, <a href="/docs/api/namespaces/llvm/legalizeactions/#a834a0e3032e20fe88a0c931e8f246654">LegalizeAction</a> Action)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l01005">1005</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l00257">257</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### addDRTypeForNEON() {#a772686149d1e19a6a4cdcd005b4b475d}

<MemberDefinition
  prototype={<>void ARMTargetLowering::addDRTypeForNEON (<a href="/docs/api/classes/llvm/mvt">MVT</a> VT)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00802">802</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l00234">234</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### addMVEVectorTypes() {#ae65f0d269ecefa64da1246db7134eec7}

<MemberDefinition
  prototype="void ARMTargetLowering::addMVEVectorTypes (bool HasMVEFP)">

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l01004">1004</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l00264">264</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### addQRTypeForNEON() {#afc194f4f93baee4e019f2765e3ef5582}

<MemberDefinition
  prototype={<>void ARMTargetLowering::addQRTypeForNEON (<a href="/docs/api/classes/llvm/mvt">MVT</a> VT)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00803">803</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l00239">239</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### addTypeForNEON() {#a4f574ab8cc1ea7783c9dd79ee31925f3}

<MemberDefinition
  prototype={<>void ARMTargetLowering::addTypeForNEON (<a href="/docs/api/classes/llvm/mvt">MVT</a> VT, <a href="/docs/api/classes/llvm/mvt">MVT</a> PromotedLdStVT)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00801">801</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l00176">176</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### BuildSDIVPow2() {#a1e8b4eb968b1f6412b23ef0baa55b6f1}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::BuildSDIVPow2 (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; Divisor, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; &gt; &amp; Created) const</>}
  labels = {["virtual"]}>
Targets may override this function to provide custom SDIV lowering for power-of-2 denominators.

If the target returns an empty <a href="/docs/api/classes/llvm/sdvalue">SDValue</a>, LLVM assumes SDIV is expensive and replaces it with a series of other integer operations.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00896">896</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l10083">10083</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### ByValNeedsCopyForTailCall() {#ab0477f973df5ccbff82238817c808d4d}

<MemberDefinition
  prototype={<>ARMTargetLowering::ByValCopyKind ARMTargetLowering::ByValNeedsCopyForTailCall (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Src, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Dst, <a href="/docs/api/structs/llvm/isd/argflagsty">ISD::ArgFlagsTy</a> Flags) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00827">827</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l02348">2348</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### CanLowerReturn() {#a8f51a2a30fc4f094416e0f26bc9a662c}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::CanLowerReturn (<a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a>, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;, bool, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/outputarg">ISD::OutputArg</a> &gt; &amp;, <a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/type">Type</a> &#42; RetTy) const</>}
  labels = {["virtual"]}>
This hook should be implemented to check whether the return values described by the Outs array can fit into the return registers.

If false is returned, an sret-demotion is performed.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00965">965</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l03246">3246</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### CCAssignFnForNode() {#a63ce9d4816191f6e7d42abb5bb09cdbe}

<MemberDefinition
  prototype={<>CCAssignFn &#42; ARMTargetLowering::CCAssignFnForNode (<a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC, bool Return, bool isVarArg) const</>}>
CCAssignFnForNode - Selects the correct <a href="/docs/api/namespaces/llvm/#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> for the given CallingConvention.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00821">821</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l02162">2162</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### computeAddrForCallArg() {#a10ced4352083b391a681f80d8d7c6999}

<MemberDefinition
  prototype={<>std::pair&lt; SDValue, MachinePointerInfo &gt; ARMTargetLowering::computeAddrForCallArg (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/ccvalassign">CCValAssign</a> &amp; VA, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> StackPtr, bool IsTailCall, int SPDiff) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00824">824</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l02315">2315</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### EmitLowered&#95;&#95;chkstk() {#a6b33868c828458f055b989c08b7ad513}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; ARMTargetLowering::EmitLowered&#95;&#95;chkstk (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l01000">1000</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l11757">11757</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### EmitLowered&#95;&#95;dbzchk() {#a51ad4afc48a9a86013cd21f534842cdd}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; ARMTargetLowering::EmitLowered&#95;&#95;dbzchk (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l01002">1002</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l11832">11832</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### EmitSjLjDispatchBlock() {#a6a6eebb750ae8942e6a9074b71c15f5f}

<MemberDefinition
  prototype={<>void ARMTargetLowering::EmitSjLjDispatchBlock (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00995">995</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l10979">10979</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### EmitStructByval() {#ab400019546a5c0de6a4b29960fdb287c}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; ARMTargetLowering::EmitStructByval (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00997">997</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l11513">11513</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### ExpandBITCAST() {#a57e45922b1195dcfa1b4cc1367db5a2c}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::ExpandBITCAST (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/armsubtarget">ARMSubtarget</a> &#42; Subtarget) const</>}>
ExpandBITCAST - If the target supports VFP, this function is called to expand a bit convert where either the source or destination type is i64 to use a VMOVDRR or VMOVRRD node.

This should not be done when the non-i64 operand type is illegal (e.g., v2f32 for a target that doesn&#39;t support vectors), since the legalizer won&#39;t know what to do with that.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00877">877</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l06300">6300</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### ExpandDIV&#95;Windows() {#a5bb5b6982bd11ece0da896aca7f4e4d5}

<MemberDefinition
  prototype={<>void ARMTargetLowering::ExpandDIV&#95;Windows (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool Signed, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; Results) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00875">875</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l10144">10144</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### getARMCmp() {#a2ba004626656f316777a3653cdace220}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::getARMCmp (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LHS, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> RHS, <a href="/docs/api/namespaces/llvm/isd/#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; ARMcc, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl) const</>}>
Returns appropriate <a href="/docs/api/namespaces/llvm/arm">ARM</a> CMP (cmp) and corresponding condition code for the given operands.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00985">985</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l04844">4844</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### getARMXALUOOp() {#a1af6aec3817ec31a795bc58fafb741de}

<MemberDefinition
  prototype={<>std::pair&lt; SDValue, SDValue &gt; ARMTargetLowering::getARMXALUOOp (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; ARMcc) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00804">804</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l04999">4999</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### getCMOV() {#afc177b05ec8021482d8e9f68f6b8622e}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::getCMOV (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> FalseVal, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> TrueVal, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> ARMcc, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Flags, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00983">983</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l05317">5317</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### getEffectiveCallingConv() {#aa25dd0405c2d8bdfdf6659563877b20d}

<MemberDefinition
  prototype={<>CallingConv::ID ARMTargetLowering::getEffectiveCallingConv (<a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC, bool isVarArg) const</>}>
getEffectiveCallingConv - Get the effective calling convention, taking into account presence of floating point hardware and calling convention limitations, such as support for variadic functions.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00819">819</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l02108">2108</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### GetF64FormalArgument() {#afa996f96978f1bc6930db528137255bc}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::GetF64FormalArgument (<a href="/docs/api/classes/llvm/ccvalassign">CCValAssign</a> &amp; VA, <a href="/docs/api/classes/llvm/ccvalassign">CCValAssign</a> &amp; NextVA, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Root, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00815">815</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l04439">4439</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### getRegisterByName() {#a42e89d9458ea2af6224c3b56af88f066}

<MemberDefinition
  prototype={<>Register ARMTargetLowering::getRegisterByName (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; RegName, <a href="/docs/api/classes/llvm/llt">LLT</a> Ty, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["virtual"]}>
Return the register <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">ID</a> of the name passed in.

Used by named register global variables extension. There is no target-independent behaviour so the default action is to bail.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00893">893</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l06214">6214</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### getVFPCmp() {#a82c95e144a0b2664e06f4ac192816b48}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::getVFPCmp (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LHS, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> RHS, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, bool Signaling=false) const</>}>
Returns a appropriate VFP CMP (fcmp&#123;s|d&#125;+fmstat) for the given operands.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00987">987</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l04980">4980</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### HandleByVal() {#a0905a31df6247cbe0234417c7bbd689d}

<MemberDefinition
  prototype={<>void ARMTargetLowering::HandleByVal (<a href="/docs/api/classes/llvm/ccstate">CCState</a> &#42; State, unsigned &amp; Size, <a href="/docs/api/structs/llvm/align">Align</a> Alignment) const</>}
  labels = {["virtual"]}>
HandleByVal - Target-specific cleanup for ByVal support.

HandleByVal - Every parameter <em>after</em> a byval parameter is passed on the stack.

Remember the next parameter register to allocate, and then confiscate the rest of the parameter registers to insure this.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00956">956</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l03056">3056</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### initializeSplitCSR() {#a7f893c822505e63e2545ecec9e27e7e1}

<MemberDefinition
  prototype={<>void ARMTargetLowering::initializeSplitCSR (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; Entry) const</>}
  labels = {["virtual"]}>
Perform necessary initialization to handle a subset of CSRs explicitly via copies.

This function is called at the beginning of instruction selection.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00921">921</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21966">21966</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### insertCopiesSplitCSR() {#a34789179f0d8d7b94ed6fd3adbc1fe0e}

<MemberDefinition
  prototype={<>void ARMTargetLowering::insertCopiesSplitCSR (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; Entry, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; &gt; &amp; Exits) const</>}
  labels = {["virtual"]}>
Insert explicit copies in entry and exit blocks.

We copy a subset of CSRs to virtual registers in the entry block, and copy them back to physical registers in the exit blocks. This function is called at the end of instruction selection.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00922">922</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l21972">21972</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### IsEligibleForTailCallOptimization() {#a7985d6b61d7ad4454debc68df7b66c5c}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::IsEligibleForTailCallOptimization (<a href="/docs/api/structs/llvm/targetlowering/callloweringinfo">TargetLowering::CallLoweringInfo</a> &amp; CLI, <a href="/docs/api/classes/llvm/ccstate">CCState</a> &amp; CCInfo, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/ccvalassign">CCValAssign</a> &gt; &amp; ArgLocs, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> bool isIndirect) const</>}>
IsEligibleForTailCallOptimization - <a href="/docs/api/namespaces/llvm/check">Check</a> whether the call is eligible for tail call optimization.

Targets which want to do tail call optimization should implement this function.

Targets which want to do tail call optimization should implement this function. Note that this function also processes musttail calls, so when this function returns false on a valid musttail call, a fatal backend error occurs.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00961">961</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l03111">3111</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isFMAFasterThanFMulAndFAdd() {#ac48f419669ab0b9a751f884606ccc49b}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::isFMAFasterThanFMulAndFAdd (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
isFMAFasterThanFMulAndFAdd - Return true if an FMA operation is faster than a pair of fmul and fadd instructions.

fmuladd intrinsics will be expanded to FMAs when this method returns true, otherwise fmuladd is expanded to fmul + fadd.

<a href="/docs/api/namespaces/llvm/arm">ARM</a> supports both fused and unfused multiply-add operations; we already lower a pair of fmul and fadd to the latter so it&#39;s not clear that there would be a gain or that the gain would be worthwhile enough to risk correctness bugs.

For MVE, we set this to true as it helps simplify the need for some patterns (and we don&#39;t have the non-fused floating point instruction).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00899">899</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l19393">19393</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isUnsupportedFloatingType() {#a026fddfc3c2731eb86202c49d48acc80}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::isUnsupportedFloatingType (<a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00981">981</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l05481">5481</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### isUsedByReturnOnly() {#a5afa9e78790088d5ff897bbfda692ea2}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::isUsedByReturnOnly (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;) const</>}
  labels = {["virtual"]}>
Return true if result of the specified node is used by a return node only.

It also compute and return the input chain for the tail call.

This is used to determine whether it is possible to codegen a libcall as tail call at legalization time.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00975">975</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l03465">3465</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### joinRegisterPartsIntoValue() {#aec6dd7827fb0a7fae56f6ce5d4903293}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::joinRegisterPartsIntoValue (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &#42; Parts, unsigned NumParts, <a href="/docs/api/classes/llvm/mvt">MVT</a> PartVT, <a href="/docs/api/structs/llvm/evt">EVT</a> ValueVT, std::optional&lt; <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> &gt; CC) const</>}
  labels = {["virtual"]}>
Target-specific combining of register parts into its original value.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00931">931</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l04573">4573</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerBlockAddress() {#a95a555922730edd58d7eb3f7226ef0e4}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerBlockAddress (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00837">837</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l03620">3620</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerBR&#95;CC() {#af0f5922666ccf2b3bd52dfa45d837beb}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerBR&#95;CC (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00857">857</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l05804">5804</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerBR&#95;JT() {#af7f4f97fd0181da2227396b991ab341b}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerBR&#95;JT (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00851">851</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l05882">5882</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerBRCOND() {#a282be0e64fa41462de6c541d5a074218}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerBRCOND (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00856">856</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l05768">5768</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerBUILD&#95;VECTOR() {#a6646aa47f093829d2c3844cfb0aa1950}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerBUILD&#95;VECTOR (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/armsubtarget">ARMSubtarget</a> &#42; ST) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00869">869</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l07954">7954</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerCall() {#a3fc0dc16280b0a77b040182ecfa553b6}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerCall (<a href="/docs/api/structs/llvm/targetlowering/callloweringinfo">TargetLowering::CallLoweringInfo</a> &amp; CLI, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; InVals) const</>}
  labels = {["virtual"]}>
LowerCall - Lowering a call into a callseq&#95;start &lt;- <a href="/docs/api/namespaces/llvm/armisd">ARMISD</a>:CALL &lt;- callseq&#95;end chain.

Also add input and output parameter nodes.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00952">952</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l02434">2434</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerCallResult() {#ace830275fdea087ca4d6f6c52f1e04a1}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerCallResult (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> InGlue, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CallConv, bool isVarArg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/inputarg">ISD::InputArg</a> &gt; &amp; Ins, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; InVals, bool isThisReturn, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> ThisVal, bool isCmseNSCall) const</>}>
LowerCallResult - Lower the result values of a call into the appropriate copies out of appropriate physical registers.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00909">909</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l02218">2218</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerConstantFP() {#a871fce7b5d7fd23a8ee426ec861ccd93}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerConstantFP (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/armsubtarget">ARMSubtarget</a> &#42; ST) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00867">867</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l07177">7177</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerConstantPool() {#a2169680610500918ceee0c5bff13e4e5}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerConstantPool (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00838">838</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l03569">3569</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerDIV&#95;Windows() {#a15d76106ae330424717631598c42d6c8}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerDIV&#95;Windows (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool Signed) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00874">874</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l10121">10121</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerDivRem() {#a4ece6203dfa266e06c31e9b124431cfc}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerDivRem (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00873">873</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l20637">20637</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerDYNAMIC&#95;STACKALLOC() {#a1eccdd320eb017b7dd6e158a0adb099e}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerDYNAMIC&#95;STACKALLOC (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00882">882</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l20763">20763</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerEH&#95;SJLJ&#95;LONGJMP() {#a00b0b2367996b6f33a3db70bcada3704}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerEH&#95;SJLJ&#95;LONGJMP (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00831">831</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l04165">4165</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerEH&#95;SJLJ&#95;SETJMP() {#ae9fcc67120d1a5b40df14fd7e6fed26b}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerEH&#95;SJLJ&#95;SETJMP (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00830">830</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l04156">4156</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerEH&#95;SJLJ&#95;SETUP&#95;DISPATCH() {#a8fd6918e0a906252f1f6afee79ad3bd9}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerEH&#95;SJLJ&#95;SETUP&#95;DISPATCH (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00832">832</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l04171">4171</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerFCOPYSIGN() {#a51993a42ac0fdbadd7f46f2186157f65}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerFCOPYSIGN (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00858">858</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l06088">6088</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerFormalArguments() {#ac23d3c5f6357e58dca0887a532cfc4f8}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerFormalArguments (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a>, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a>, bool, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/inputarg">ISD::InputArg</a> &gt; &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp;, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp;) const</>}
  labels = {["virtual"]}>
This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array, into the specified DAG.

The implementation should fill in the InVals array with legal-type argument values, and return the resulting token chain value.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00937">937</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l04589">4589</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerFP&#95;EXTEND() {#a9897472b32b5230a0f78a5f586557b23}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerFP&#95;EXTEND (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00884">884</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l20804">20804</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerFP&#95;ROUND() {#ae9211b2847202828eb88a7bfcfaa9e82}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerFP&#95;ROUND (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00883">883</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l20863">20863</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerFP&#95;TO&#95;BF16() {#a2a922daf0d66e6124172d2320e373537}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerFP&#95;TO&#95;BF16 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00891">891</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l10607">10607</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerFP&#95;TO&#95;INT() {#ac856116a50b5ab09bcf4fb3c8f8f4c91}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerFP&#95;TO&#95;INT (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00885">885</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l05948">5948</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerFRAMEADDR() {#adb71a2ef295f0ce110f9fa14f089e7ca}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerFRAMEADDR (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00860">860</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l06194">6194</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerFSETCC() {#a65373dfde88329ccea1039599a3aeb48}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerFSETCC (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00887">887</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l10560">10560</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerFSINCOS() {#abd7a5c6358256c2295b8597626fc3162}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerFSINCOS (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00872">872</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l09966">9966</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerGET&#95;ROUNDING() {#a137304ab3989feaa7bab755ef508a5dc}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerGET&#95;ROUNDING (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00863">863</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l06454">6454</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerGlobalAddress() {#a3008862fa1480d1be83cefa97875ba19}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerGlobalAddress (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00839">839</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l04018">4018</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerGlobalAddressDarwin() {#a673acfc3cb67bef2f7fea3de62886183}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerGlobalAddressDarwin (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00840">840</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l04098">4098</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerGlobalAddressELF() {#ae964fcb8807f7e6e61772930d5ed9a63}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerGlobalAddressELF (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00841">841</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l04031">4031</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerGlobalAddressWindows() {#a742494e812b1e9e6b70c3e7577932591}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerGlobalAddressWindows (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00842">842</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l04123">4123</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerGlobalTLSAddress() {#aa49286ce498209939f797f39d44ea419}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerGlobalTLSAddress (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00843">843</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l03869">3869</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerGlobalTLSAddressDarwin() {#a2dbcbce1e033b60c540830bb38601e21}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerGlobalTLSAddressDarwin (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Convert a TLS address reference into the correct sequence of loads and calls to compute the variable&#39;s address for Darwin, and return an <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> containing the final node.

Darwin only has one TLS scheme which must be capable of dealing with the fully general situation, in the worst case. This means:
<ul>
<li>&quot;extern &#95;&#95;thread&quot; declaration.</li>
<li>Defined in a possibly unknown dynamic library.</li>
</ul>


The general system is that each &#95;&#95;thread variable has a &#91;3 x i32&#93; descriptor which contains information used by the runtime to calculate the address. The only part of this the compiler needs to know about is the first word, which contains a function pointer that must be called with the address of the entire descriptor in &quot;r0&quot;.

Since this descriptor may be in a different unit, in general access must proceed along the usual <a href="/docs/api/namespaces/llvm/arm">ARM</a> rules. A common sequence to produce is: <CodeBlock>movw rT1, :lower16:&#95;var$non&#95;lazy&#95;ptr
movt rT1, :upper16:&#95;var$non&#95;lazy&#95;ptr
ldr r0, &#91;rT1&#93;
ldr rT2, &#91;r0&#93;
blx rT2
&#91;...address now in r0...&#93; 
</CodeBlock>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00849">849</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l03675">3675</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerGlobalTLSAddressWindows() {#a05929c59f5173372ff77d6d979b3d9ef}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerGlobalTLSAddressWindows (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00850">850</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l03719">3719</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerINSERT&#95;VECTOR&#95;ELT() {#a8f3ba1e97e75af1cc395562e4f7125ad}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerINSERT&#95;VECTOR&#95;ELT (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00871">871</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l09100">9100</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerINT&#95;TO&#95;FP() {#a04d456aa10a892f7f33b606b1924e2e5}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerINT&#95;TO&#95;FP (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00886">886</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l06068">6068</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerINTRINSIC&#95;VOID() {#a631cc867edf9c9f2890dd66fad911f1b}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerINTRINSIC&#95;VOID (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/armsubtarget">ARMSubtarget</a> &#42; Subtarget) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00833">833</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l04178">4178</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerINTRINSIC&#95;WO&#95;CHAIN() {#a25b6f3463f527dbb89303ce43a4b27d7}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerINTRINSIC&#95;WO&#95;CHAIN (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/armsubtarget">ARMSubtarget</a> &#42; Subtarget) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00835">835</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l04219">4219</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerLOAD() {#af1cd1884905c2bad13d5c8582f981227}

<MemberDefinition
  prototype={<>void ARMTargetLowering::LowerLOAD (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; Results, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00889">889</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l10204">10204</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerREM() {#a5ddb264636e9ea0ba5b3672c8365e9fc}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerREM (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00881">881</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l20710">20710</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerRESET&#95;FPMODE() {#a38378e40e27adee3793a10bf963b4814}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerRESET&#95;FPMODE (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00866">866</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l06547">6547</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerReturn() {#ab70b9f5bdfbcb2da38b472944170d0cb}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerReturn (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a>, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a>, bool, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/outputarg">ISD::OutputArg</a> &gt; &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp;, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;) const</>}
  labels = {["virtual"]}>
This hook must be implemented to lower outgoing return values, described by the Outs array, into the specified DAG.

The implementation should return the resulting token chain value.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00970">970</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l03289">3289</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerRETURNADDR() {#a6a8784d435d69fd3150ed322915511d6}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerRETURNADDR (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00859">859</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l06170">6170</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerSELECT() {#a4b3ff188883cf05611e3f9c3d2d3624c}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerSELECT (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00854">854</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l05205">5205</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerSELECT&#95;CC() {#a634d5b1edf055e17124816c545badcc7}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerSELECT&#95;CC (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00855">855</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l05491">5491</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerSET&#95;FPMODE() {#a18d99a8e2d56bcd116335aaa618181c8}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerSET&#95;FPMODE (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00865">865</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l06519">6519</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerSET&#95;ROUNDING() {#a05d3c5b2c9075e29469aa7d8a3a65ebb}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerSET&#95;ROUNDING (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00864">864</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l06477">6477</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerShiftLeftParts() {#a873cea6a2a5cb4d6c168c4f965ea8b7a}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerShiftLeftParts (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
LowerShiftLeftParts - Lower SHL&#95;PARTS, which returns two i32 values and take a 2 x i32 value to shift plus a shift amount.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00862">862</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l06418">6418</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerShiftRightParts() {#a53fd5ede562a640f2cb7041dfd18b530}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerShiftRightParts (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
LowerShiftRightParts - Lower SRA&#95;PARTS, which returns two i32 values and take a 2 x i32 value to shift plus a shift amount.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00861">861</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l06375">6375</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerSignedALUO() {#a9952b138aea0cf52f4d1f8e0abecccf9}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerSignedALUO (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00852">852</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l05069">5069</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerSPONENTRY() {#ab5874b3ace9c92e0a853f98a864103b9}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerSPONENTRY (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00888">888</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l10598">10598</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerToTLSExecModels() {#ae5b7c52ad6336a9f677a96540aab5425}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerToTLSExecModels (<a href="/docs/api/classes/llvm/globaladdresssdnode">GlobalAddressSDNode</a> &#42; GA, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/namespaces/llvm/tlsmodel/#a8911c5bfb68fc4ed3ac824f04f150120">TLSModel::Model</a> model) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00846">846</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l03817">3817</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerToTLSGeneralDynamicModel() {#a95d0fac6e16735968fbd8325ff68faef}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerToTLSGeneralDynamicModel (<a href="/docs/api/classes/llvm/globaladdresssdnode">GlobalAddressSDNode</a> &#42; GA, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00844">844</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l03776">3776</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerUnsignedALUO() {#aa1690bcb25474c6979929abcdfecadaf}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerUnsignedALUO (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00853">853</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l05114">5114</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### LowerWindowsDIVLibCall() {#a5124d1e0784c65f24e1d1d0f2a969bee}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::LowerWindowsDIVLibCall (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool Signed, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Chain) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00879">879</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l10041">10041</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### mayBeEmittedAsTailCall() {#acbb1a5566c3284376a54bf371a819867}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::mayBeEmittedAsTailCall (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/callinst">CallInst</a> &#42;) const</>}
  labels = {["virtual"]}>
Return true if the target may be able emit the call instruction as a tail call.

This is used by optimization passes to determine if it&#39;s profitable to duplicate return instructions to enable tailcall optimization.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00977">977</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l03537">3537</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### MoveFromHPR() {#adb3e23e27ca252f0f9248eebdc01f1ac}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::MoveFromHPR (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/mvt">MVT</a> LocVT, <a href="/docs/api/classes/llvm/mvt">MVT</a> ValVT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Val) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00904">904</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l02201">2201</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### MoveToHPR() {#a17d9202c0f6ac2746ee40f0e019bc262}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::MoveToHPR (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/mvt">MVT</a> LocVT, <a href="/docs/api/classes/llvm/mvt">MVT</a> ValVT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Val) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00902">902</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l02187">2187</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### OptimizeVFPBrcond() {#a57080f36f8a167615995084afbdc55a5}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::OptimizeVFPBrcond (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
OptimizeVFPBrcond - With -enable-unsafe-fp-math, it&#39;s legal to optimize some f32 and even f64 comparisons to integer ones.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00990">990</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l05720">5720</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### PassF64ArgInRegs() {#a3f4582ee335d2ff673ff37f426705b5f}

<MemberDefinition
  prototype={<>void ARMTargetLowering::PassF64ArgInRegs (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Arg, <a href="/docs/api/classes/llvm/smallvector">RegsToPassVector</a> &amp; RegsToPass, <a href="/docs/api/classes/llvm/ccvalassign">CCValAssign</a> &amp; VA, <a href="/docs/api/classes/llvm/ccvalassign">CCValAssign</a> &amp; NextVA, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; StackPtr, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; MemOpChains, bool IsTailCall, int SPDiff) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00808">808</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l02395">2395</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### ReconstructShuffle() {#a884055cd4febec79f40b2c284f90ddd6}

<MemberDefinition
  prototype={<>SDValue ARMTargetLowering::ReconstructShuffle (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00907">907</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l08224">8224</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### setAllExpand() {#a5eadc96f61d20a21fce5437a2f32ff84}

<MemberDefinition
  prototype={<>void ARMTargetLowering::setAllExpand (<a href="/docs/api/classes/llvm/mvt">MVT</a> VT)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l01006">1006</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l00244">244</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### SetupEntryBlockForSjLj() {#af585f97d03559f473ecfacc16189d998}

<MemberDefinition
  prototype={<>void ARMTargetLowering::SetupEntryBlockForSjLj (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; DispatchBB, int FI) const</>}>
SetupEntryBlockForSjLj - Insert code into the entry block that creates and registers the function context.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00992">992</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l10851">10851</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### shouldConsiderGEPOffsetSplit() {#a5a7f3a0127fc2621b8a5c1cc413e663f}

<MemberDefinition
  prototype="bool llvm::ARMTargetLowering::shouldConsiderGEPOffsetSplit () const"
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00979">979</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>.
</MemberDefinition>

### splitValueIntoRegisterParts() {#a0f433fadbf766696faf1f5df340cd92e}

<MemberDefinition
  prototype={<>bool ARMTargetLowering::splitValueIntoRegisterParts (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Val, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &#42; Parts, unsigned NumParts, <a href="/docs/api/classes/llvm/mvt">MVT</a> PartVT, std::optional&lt; <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> &gt; CC) const</>}
  labels = {["virtual"]}>
Target-specific splitting of values into parts that fit a register storing a legal type.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00926">926</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l04557">4557</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### StoreByValRegs() {#a871d25d82ea38d53b0dec06d0068e746}

<MemberDefinition
  prototype={<>int ARMTargetLowering::StoreByValRegs (<a href="/docs/api/classes/llvm/ccstate">CCState</a> &amp; CCInfo, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Chain, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/value">Value</a> &#42; OrigArg, unsigned InRegsParamRecordIdx, int ArgOffset, unsigned ArgSize) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00942">942</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l04484">4484</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

### supportSplitCSR() {#a56e5bebb5bc62cac9b74ce94786af2b4}

<MemberDefinition
  prototype={<>bool llvm::ARMTargetLowering::supportSplitCSR (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &#42; MF) const</>}
  labels = {["inline", "virtual"]}>
Return true if the target supports that a subset of CSRs for the given machine function is handled explicitly via copies.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00916">916</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>.
</MemberDefinition>

### VarArgStyleRegisters() {#a7c79a1b9dc21e04038393b70f4141dae}

<MemberDefinition
  prototype={<>void ARMTargetLowering::VarArgStyleRegisters (<a href="/docs/api/classes/llvm/ccstate">CCState</a> &amp; CCInfo, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Chain, unsigned ArgOffset, unsigned TotalArgRegsSaveSize, bool ForceMutable=false) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00947">947</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp/#l04538">4538</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Attributes

### HasStandaloneRem {#a959d52fdd37e3368d62d803c8ccfef1b}

<MemberDefinition
  prototype={<>bool llvm::ARMTargetLowering::HasStandaloneRem = <a href="/docs/api/files/lib/lib/analysis/basicaliasanalysis-cpp/#af6d5cafbdfc5313e65d990120021a3ec">true</a></>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00799">799</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>.
</MemberDefinition>

### InsertFencesForAtomic {#ae46dcbe9fa686bfd30f96f741e568ce0}

<MemberDefinition
  prototype="bool llvm::ARMTargetLowering::InsertFencesForAtomic">

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00797">797</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>.
</MemberDefinition>

### Itins {#a991cd453a4ab09cfdfa0a54f04a93d7f}

<MemberDefinition
  prototype={<>const InstrItineraryData&#42; llvm::ARMTargetLowering::Itins</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00793">793</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>.
</MemberDefinition>

### RegInfo {#a8060c65d0518e0adb371e6c77016cb29}

<MemberDefinition
  prototype={<>const TargetRegisterInfo&#42; llvm::ARMTargetLowering::RegInfo</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00791">791</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>.
</MemberDefinition>

### Subtarget {#adad0a13862540448dc499b968825db2f}

<MemberDefinition
  prototype={<>const ARMSubtarget&#42; llvm::ARMTargetLowering::Subtarget</>}>
Subtarget - Keep a pointer to the <a href="/docs/api/classes/llvm/armsubtarget">ARMSubtarget</a> around so that we can make the right decision when generating code for different targets.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h/#l00789">789</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following files:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-cpp">ARMISelLowering.cpp</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/arm/armisellowering-h">ARMISelLowering.h</a></li>
</ul>

</DoxygenPage>
