<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'histogram_Pipeline_LOOP_I' (loop 'LOOP_I'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'fadd' operation ('add', test_histogram/histogram.cpp:22) and 'select' operation ('x', test_histogram/histogram.cpp:21).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="test_histogram" solutionName="solution1" date="2023-03-08T22:54:24.265+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln17_1', test_histogram/histogram.cpp:17)) in the first pipeline iteration (II = 4 cycles).&#xD;&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-878.html" projectName="test_histogram" solutionName="solution1" date="2023-03-08T22:54:24.251+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln17_1', test_histogram/histogram.cpp:17)) in the first pipeline iteration (II = 3 cycles).&#xD;&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-878.html" projectName="test_histogram" solutionName="solution1" date="2023-03-08T22:54:24.238+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln17_1', test_histogram/histogram.cpp:17)) in the first pipeline iteration (II = 2 cycles).&#xD;&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-878.html" projectName="test_histogram" solutionName="solution1" date="2023-03-08T22:54:24.228+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln17_1', test_histogram/histogram.cpp:17)) in the first pipeline iteration (II = 1 cycles).&#xD;&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-878.html" projectName="test_histogram" solutionName="solution1" date="2023-03-08T22:54:24.216+0100" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_histogram_top/AESL_inst_histogram/grp_histogram_Pipeline_LOOP_I_fu_66/fadd_32ns_32ns_32_7_full_dsp_1_U3/histogram_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xD;&#xA;Note: simulation done!&#xD;&#xA;Time: 5187500 ps  Iteration: 1  Process: /apatb_histogram_top/generate_sim_done_proc  File: C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/test_histogram/solution1/sim/vhdl/histogram.autotb.vhd&#xD;&#xA;Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xD;&#xA;Time: 5187500 ps  Iteration: 1  Process: /apatb_histogram_top/generate_sim_done_proc  File: C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/test_histogram/solution1/sim/vhdl/histogram.autotb.vhd&#xD;&#xA;$finish called at time : 5187500 ps&#xD;&#xA;## quit" projectName="test_histogram" solutionName="solution1" date="2023-03-08T22:56:01.523+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'histogram_sitofp_32ns_32_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="test_histogram" solutionName="solution1" date="2023-03-08T22:55:37.054+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'histogram_fcmp_32ns_32ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="test_histogram" solutionName="solution1" date="2023-03-08T22:55:37.045+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'histogram_fadd_32ns_32ns_32_7_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="test_histogram" solutionName="solution1" date="2023-03-08T22:55:35.329+0100" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
