
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1748387                       # Simulator instruction rate (inst/s)
host_mem_usage                              201486476                       # Number of bytes of host memory used
host_op_rate                                  1956512                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1629.99                       # Real time elapsed on the host
host_tick_rate                              653905060                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2849850502                       # Number of instructions simulated
sim_ops                                    3189091634                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.065858                       # Number of seconds simulated
sim_ticks                                1065857839061                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    52                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1064974                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2129920                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 153172020                       # Number of branches fetched
system.switch_cpus.committedInsts           849850501                       # Number of instructions committed
system.switch_cpus.committedOps             949147818                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2556014002                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2556014002                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    275014284                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    268251873                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    122648399                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            13741432                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     780388866                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            780388866                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1326477763                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    684640867                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           172934448                       # Number of load instructions
system.switch_cpus.num_mem_refs             296437084                       # number of memory refs
system.switch_cpus.num_store_insts          123502636                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     125536642                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            125536642                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    156529363                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     92075617                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         554279228     58.40%     58.40% # Class of executed instruction
system.switch_cpus.op_class::IntMult         27091535      2.85%     61.25% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     61.25% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        14057492      1.48%     62.73% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         9298373      0.98%     63.71% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         3826770      0.40%     64.12% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       12679488      1.34%     65.45% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     15258918      1.61%     67.06% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         2135263      0.22%     67.28% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       13238455      1.39%     68.68% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           845264      0.09%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::MemRead        172934448     18.22%     86.99% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       123502636     13.01%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          949147870                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2256283                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7876                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4512566                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7876                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1064506                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       359359                       # Transaction distribution
system.membus.trans_dist::CleanEvict           705587                       # Transaction distribution
system.membus.trans_dist::ReadExReq               468                       # Transaction distribution
system.membus.trans_dist::ReadExResp              468                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1064506                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1596986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1597908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3194894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3194894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     91072640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     91241984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    182314624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               182314624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1064974                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1064974    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1064974                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3002004696                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3009639762                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10127255111                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2255080                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       909124                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2414806                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1203                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1203                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2255080                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6768849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6768849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    359174144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              359174144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1067647                       # Total snoops (count)
system.tol2bus.snoopTraffic                  45997952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3323930                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002378                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.048706                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3316026     99.76%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7904      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3323930                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2798748042                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4704350055                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     68139136                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          68139136                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     22933504                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       22933504                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       532337                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             532337                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       179168                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            179168                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     63928916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             63928916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      21516475                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            21516475                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      21516475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     63928916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            85445391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    358336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1060075.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000896481582                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        19995                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        19995                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            2041610                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            338562                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     532337                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    179168                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1064674                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  358336                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  4599                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            67872                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            65576                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            52274                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            55332                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            52681                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            59954                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            55467                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            55430                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            50404                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            47130                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           68550                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           91779                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          119622                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           90470                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           66584                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           60950                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            26088                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            20104                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            12328                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            14150                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            13854                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            14492                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            17708                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            15532                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            15126                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            13276                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           40510                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           53751                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           35048                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           32542                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           16976                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           16824                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.05                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 23203772477                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                5300375000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            43080178727                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21888.80                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40638.80                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  554981                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 207378                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                52.35                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               57.87                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1064674                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              358336                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 530153                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 529922                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 19116                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 19143                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 19997                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 19997                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 19996                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 19996                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 19996                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 19997                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 19999                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 20001                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 20002                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 20006                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 20011                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 20030                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 20021                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 19995                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 19995                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 19995                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    28                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       656022                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   138.373701                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   132.531474                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    53.190451                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        25812      3.93%      3.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       583037     88.87%     92.81% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        36984      5.64%     98.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         7060      1.08%     99.52% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         2217      0.34%     99.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          633      0.10%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          202      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           61      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           16      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       656022                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        19995                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     53.015804                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    50.195168                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    17.280461                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-7              2      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15            23      0.12%      0.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          341      1.71%      1.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         1285      6.43%      8.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         2703     13.52%     21.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         3619     18.10%     39.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         3753     18.77%     58.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         3161     15.81%     74.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         2128     10.64%     85.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         1420      7.10%     92.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87          769      3.85%     96.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          428      2.14%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          221      1.11%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111           83      0.42%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           35      0.18%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           17      0.09%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            5      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        19995                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        19995                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.919930                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.914664                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.421181                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             853      4.27%      4.27% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              27      0.14%      4.40% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           19035     95.20%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              28      0.14%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              52      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        19995                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              67844800                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 294336                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               22931776                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               68139136                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            22933504                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       63.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       21.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    63.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    21.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.67                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1065844514016                       # Total gap between requests
system.mem_ctrls0.avgGap                   1498014.09                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     67844800                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     22931776                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 63652766.357444010675                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 21514854.195004511625                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1064674                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       358336                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  43080178727                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24576900652046                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     40463.26                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  68586189.09                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   53.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          2609705700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1387083885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         4251791460                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1169556660                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    290700620730                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    164485897440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      548742110835                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       514.836117                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 424749860618                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 605516838443                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2074312800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1102519605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         3317144040                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         700816320                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    255945209880                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    193753611840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      541031069445                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       507.601530                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 501117539773                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 529149159288                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data     68177536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          68177536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     23064448                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       23064448                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       532637                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             532637                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       180191                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            180191                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     63964943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             63964943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      21639329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            21639329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      21639329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     63964943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            85604272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    360382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1060616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000833746826                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        20105                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        20105                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            2043529                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            340510                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     532637                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    180191                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1065274                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  360382                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  4658                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            70836                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            64170                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            58319                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            54320                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            56477                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            55741                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            57982                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            54295                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            48652                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            43996                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           67795                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           90619                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          120711                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           91527                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           66626                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           58550                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            26384                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            21116                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            12992                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            13522                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            13650                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            15248                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            18012                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            15444                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            15132                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            13322                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           40157                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           52600                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           35260                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           33582                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           16952                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           16994                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.06                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 23214015999                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                5303080000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            43100565999                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    21887.30                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40637.30                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  555207                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 208011                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                52.35                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               57.72                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1065274                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              360382                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 530422                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 530194                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 19271                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 19289                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 20107                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 20108                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 20105                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 20105                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 20105                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 20105                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 20105                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 20108                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 20119                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 20123                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 20122                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 20134                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 20124                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 20105                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 20105                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 20105                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    21                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       657757                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   138.260519                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   132.477111                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    52.660097                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        26023      3.96%      3.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       584593     88.88%     92.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        37074      5.64%     98.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         7112      1.08%     99.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         2088      0.32%     99.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          623      0.09%     99.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          178      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           48      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           18      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       657757                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        20105                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     52.753842                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    49.939148                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    17.265579                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15            24      0.12%      0.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23          333      1.66%      1.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         1363      6.78%      8.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         2713     13.49%     22.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         3717     18.49%     40.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         3771     18.76%     59.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         3140     15.62%     74.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         2163     10.76%     85.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         1321      6.57%     92.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87          776      3.86%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          418      2.08%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          224      1.11%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111           79      0.39%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           41      0.20%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           10      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            8      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            4      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        20105                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        20105                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.924248                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.919226                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.411341                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             816      4.06%      4.06% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              18      0.09%      4.15% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           19198     95.49%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              19      0.09%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              54      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        20105                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              67879424                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 298112                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               23063488                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               68177536                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            23064448                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       63.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       21.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    63.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    21.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.67                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1065852461619                       # Total gap between requests
system.mem_ctrls1.avgGap                   1495244.94                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     67879424                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     23063488                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 63685250.989757180214                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 21638427.897962905467                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1065274                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       360382                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  43100565999                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24560594790308                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     40459.61                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  68151558.04                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   53.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          2589856500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1376529990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         4201718640                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1169274780                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    290357766300                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    164776576320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      548609177490                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       514.711397                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 425499629925                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 604767069136                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2106585600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1119657825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         3371079600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         711840960                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    257741885790                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    192240621600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      541429126335                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       507.974991                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 497168067469                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 533098631592                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1191309                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1191309                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1191309                       # number of overall hits
system.l2.overall_hits::total                 1191309                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1064974                       # number of demand (read+write) misses
system.l2.demand_misses::total                1064974                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1064974                       # number of overall misses
system.l2.overall_misses::total               1064974                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  97301270460                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      97301270460                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  97301270460                       # number of overall miss cycles
system.l2.overall_miss_latency::total     97301270460                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2256283                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2256283                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2256283                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2256283                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.472004                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.472004                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.472004                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.472004                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 91364.925773                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91364.925773                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91364.925773                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91364.925773                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              359359                       # number of writebacks
system.l2.writebacks::total                    359359                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1064974                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1064974                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1064974                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1064974                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  88185862742                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  88185862742                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  88185862742                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  88185862742                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.472004                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.472004                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.472004                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.472004                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82805.648534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82805.648534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82805.648534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82805.648534                       # average overall mshr miss latency
system.l2.replacements                        1067647                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       549765                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           549765                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       549765                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       549765                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         5175                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5175                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          735                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   735                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          468                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 468                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     38587929                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      38587929                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1203                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1203                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.389027                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.389027                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82452.839744                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82452.839744                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          468                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            468                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     34592633                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     34592633                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.389027                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.389027                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73915.882479                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73915.882479                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1190574                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1190574                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1064506                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1064506                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  97262682531                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  97262682531                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2255080                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2255080                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.472048                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.472048                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91368.843887                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91368.843887                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1064506                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1064506                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  88151270109                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  88151270109                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.472048                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.472048                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82809.556836                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82809.556836                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                     4697575                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1068671                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.395717                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.341740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        17.025380                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1000.632880                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.016626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.977181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          645                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          149                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          114                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  73268255                       # Number of tag accesses
system.l2.tags.data_accesses                 73268255                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    934142160939                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1065857839061                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204350                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    849850554                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2850054904                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204350                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    849850554                       # number of overall hits
system.cpu.icache.overall_hits::total      2850054904                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          903                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            903                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          903                       # number of overall misses
system.cpu.icache.overall_misses::total           903                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205253                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    849850554                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2850055807                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205253                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    849850554                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2850055807                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          279                       # number of writebacks
system.cpu.icache.writebacks::total               279                       # number of writebacks
system.cpu.icache.replacements                    279                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204350                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    849850554                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2850054904                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          903                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           903                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205253                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    849850554                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2850055807                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.899901                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2850055807                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               903                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3156207.981174                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.899901                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      111152177376                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     111152177376                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    663547831                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    280735113                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        944282944                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    663547831                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    280735113                       # number of overall hits
system.cpu.dcache.overall_hits::total       944282944                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5964630                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2256195                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8220825                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5964630                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2256195                       # number of overall misses
system.cpu.dcache.overall_misses::total       8220825                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 112455843177                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 112455843177                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 112455843177                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 112455843177                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    669512461                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    282991308                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    952503769                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    669512461                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    282991308                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    952503769                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008909                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.007973                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008631                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008909                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.007973                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008631                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 49843.139967                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13679.386579                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 49843.139967                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13679.386579                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2576476                       # number of writebacks
system.cpu.dcache.writebacks::total           2576476                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2256195                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2256195                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2256195                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2256195                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 110574176547                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 110574176547                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 110574176547                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 110574176547                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007973                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002369                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007973                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002369                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 49009.139967                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49009.139967                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 49009.139967                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49009.139967                       # average overall mshr miss latency
system.cpu.dcache.replacements                8222712                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    387830992                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    164841375                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       552672367                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5295495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2254992                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7550487                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 112408220526                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 112408220526                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    393126487                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    167096367                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    560222854                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013470                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013495                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013478                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 49848.611670                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14887.545734                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2254992                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2254992                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 110527557198                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 110527557198                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013495                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004025                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 49014.611670                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49014.611670                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    275716839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    115893738                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      391610577                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       669135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         1203                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       670338                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     47622651                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     47622651                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    276385974                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    115894941                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    392280915                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002421                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000010                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001709                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 39586.576060                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    71.042744                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1203                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1203                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     46619349                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     46619349                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 38752.576060                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38752.576060                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16758098                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      7607607                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     24365705                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2055                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           88                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2143                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      5121594                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      5121594                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16760153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      7607695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     24367848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000123                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000088                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 58199.931818                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  2389.917872                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           88                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           88                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      5048202                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      5048202                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 57365.931818                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57365.931818                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16760153                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      7607695                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     24367848                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16760153                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      7607695                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     24367848                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999306                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1001239465                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8222968                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.761323                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   144.365531                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   111.633776                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.563928                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.436069                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       32047885848                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      32047885848                       # Number of data accesses

---------- End Simulation Statistics   ----------
