// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="algo_algo,hls_ip_2023_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.708000,HLS_SYN_LAT=331,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=633,HLS_SYN_LUT=777,HLS_VERSION=2023_1}" *)

module algo (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        vecIn_0_address0,
        vecIn_0_ce0,
        vecIn_0_q0,
        vecIn_1_address0,
        vecIn_1_ce0,
        vecIn_1_q0,
        vecOut_0_address0,
        vecOut_0_ce0,
        vecOut_0_we0,
        vecOut_0_d0,
        vecOut_1_address0,
        vecOut_1_ce0,
        vecOut_1_we0,
        vecOut_1_d0
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] vecIn_0_address0;
output   vecIn_0_ce0;
input  [7:0] vecIn_0_q0;
output  [5:0] vecIn_1_address0;
output   vecIn_1_ce0;
input  [7:0] vecIn_1_q0;
output  [5:0] vecOut_0_address0;
output   vecOut_0_ce0;
output   vecOut_0_we0;
output  [7:0] vecOut_0_d0;
output  [5:0] vecOut_1_address0;
output   vecOut_1_ce0;
output   vecOut_1_we0;
output  [7:0] vecOut_1_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [6:0] a_address0;
reg    a_ce0;
reg    a_we0;
wire   [1:0] a_q0;
reg   [6:0] b_address0;
reg    b_ce0;
reg    b_we0;
wire   [3:0] b_q0;
reg   [6:0] c_address0;
reg    c_ce0;
reg    c_we0;
wire   [2:0] c_q0;
reg   [6:0] d_address0;
reg    d_ce0;
reg    d_we0;
wire   [4:0] d_q0;
wire    grp_algo_Pipeline_REMAINDER_LOOP_fu_50_ap_start;
wire    grp_algo_Pipeline_REMAINDER_LOOP_fu_50_ap_done;
wire    grp_algo_Pipeline_REMAINDER_LOOP_fu_50_ap_idle;
wire    grp_algo_Pipeline_REMAINDER_LOOP_fu_50_ap_ready;
wire   [5:0] grp_algo_Pipeline_REMAINDER_LOOP_fu_50_vecIn_0_address0;
wire    grp_algo_Pipeline_REMAINDER_LOOP_fu_50_vecIn_0_ce0;
wire   [5:0] grp_algo_Pipeline_REMAINDER_LOOP_fu_50_vecIn_1_address0;
wire    grp_algo_Pipeline_REMAINDER_LOOP_fu_50_vecIn_1_ce0;
wire   [6:0] grp_algo_Pipeline_REMAINDER_LOOP_fu_50_a_address0;
wire    grp_algo_Pipeline_REMAINDER_LOOP_fu_50_a_ce0;
wire    grp_algo_Pipeline_REMAINDER_LOOP_fu_50_a_we0;
wire   [1:0] grp_algo_Pipeline_REMAINDER_LOOP_fu_50_a_d0;
wire   [6:0] grp_algo_Pipeline_REMAINDER_LOOP_fu_50_b_address0;
wire    grp_algo_Pipeline_REMAINDER_LOOP_fu_50_b_ce0;
wire    grp_algo_Pipeline_REMAINDER_LOOP_fu_50_b_we0;
wire   [3:0] grp_algo_Pipeline_REMAINDER_LOOP_fu_50_b_d0;
wire    grp_algo_Pipeline_ADD_LOOP_fu_62_ap_start;
wire    grp_algo_Pipeline_ADD_LOOP_fu_62_ap_done;
wire    grp_algo_Pipeline_ADD_LOOP_fu_62_ap_idle;
wire    grp_algo_Pipeline_ADD_LOOP_fu_62_ap_ready;
wire   [6:0] grp_algo_Pipeline_ADD_LOOP_fu_62_a_address0;
wire    grp_algo_Pipeline_ADD_LOOP_fu_62_a_ce0;
wire   [6:0] grp_algo_Pipeline_ADD_LOOP_fu_62_c_address0;
wire    grp_algo_Pipeline_ADD_LOOP_fu_62_c_ce0;
wire    grp_algo_Pipeline_ADD_LOOP_fu_62_c_we0;
wire   [2:0] grp_algo_Pipeline_ADD_LOOP_fu_62_c_d0;
wire    grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_ap_start;
wire    grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_ap_done;
wire    grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_ap_idle;
wire    grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_ap_ready;
wire   [6:0] grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_b_address0;
wire    grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_b_ce0;
wire   [6:0] grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_d_address0;
wire    grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_d_ce0;
wire    grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_d_we0;
wire   [4:0] grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_d_d0;
wire    grp_algo_Pipeline_DIVISION_LOOP_fu_74_ap_start;
wire    grp_algo_Pipeline_DIVISION_LOOP_fu_74_ap_done;
wire    grp_algo_Pipeline_DIVISION_LOOP_fu_74_ap_idle;
wire    grp_algo_Pipeline_DIVISION_LOOP_fu_74_ap_ready;
wire   [5:0] grp_algo_Pipeline_DIVISION_LOOP_fu_74_vecOut_0_address0;
wire    grp_algo_Pipeline_DIVISION_LOOP_fu_74_vecOut_0_ce0;
wire    grp_algo_Pipeline_DIVISION_LOOP_fu_74_vecOut_0_we0;
wire   [7:0] grp_algo_Pipeline_DIVISION_LOOP_fu_74_vecOut_0_d0;
wire   [6:0] grp_algo_Pipeline_DIVISION_LOOP_fu_74_d_address0;
wire    grp_algo_Pipeline_DIVISION_LOOP_fu_74_d_ce0;
wire   [6:0] grp_algo_Pipeline_DIVISION_LOOP_fu_74_c_address0;
wire    grp_algo_Pipeline_DIVISION_LOOP_fu_74_c_ce0;
wire   [5:0] grp_algo_Pipeline_DIVISION_LOOP_fu_74_vecOut_1_address0;
wire    grp_algo_Pipeline_DIVISION_LOOP_fu_74_vecOut_1_ce0;
wire    grp_algo_Pipeline_DIVISION_LOOP_fu_74_vecOut_1_we0;
wire   [7:0] grp_algo_Pipeline_DIVISION_LOOP_fu_74_vecOut_1_d0;
reg    grp_algo_Pipeline_REMAINDER_LOOP_fu_50_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_algo_Pipeline_ADD_LOOP_fu_62_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_ap_start_reg;
reg    grp_algo_Pipeline_DIVISION_LOOP_fu_74_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_block_state4_on_subcall_done;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 grp_algo_Pipeline_REMAINDER_LOOP_fu_50_ap_start_reg = 1'b0;
#0 grp_algo_Pipeline_ADD_LOOP_fu_62_ap_start_reg = 1'b0;
#0 grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_ap_start_reg = 1'b0;
#0 grp_algo_Pipeline_DIVISION_LOOP_fu_74_ap_start_reg = 1'b0;
end

algo_a_RAM_AUTO_1R1W #(
    .DataWidth( 2 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
a_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(a_address0),
    .ce0(a_ce0),
    .we0(a_we0),
    .d0(grp_algo_Pipeline_REMAINDER_LOOP_fu_50_a_d0),
    .q0(a_q0)
);

algo_b_RAM_AUTO_1R1W #(
    .DataWidth( 4 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_address0),
    .ce0(b_ce0),
    .we0(b_we0),
    .d0(grp_algo_Pipeline_REMAINDER_LOOP_fu_50_b_d0),
    .q0(b_q0)
);

algo_c_RAM_AUTO_1R1W #(
    .DataWidth( 3 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(c_address0),
    .ce0(c_ce0),
    .we0(c_we0),
    .d0(grp_algo_Pipeline_ADD_LOOP_fu_62_c_d0),
    .q0(c_q0)
);

algo_d_RAM_AUTO_1R1W #(
    .DataWidth( 5 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
d_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(d_address0),
    .ce0(d_ce0),
    .we0(d_we0),
    .d0(grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_d_d0),
    .q0(d_q0)
);

algo_algo_Pipeline_REMAINDER_LOOP grp_algo_Pipeline_REMAINDER_LOOP_fu_50(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_algo_Pipeline_REMAINDER_LOOP_fu_50_ap_start),
    .ap_done(grp_algo_Pipeline_REMAINDER_LOOP_fu_50_ap_done),
    .ap_idle(grp_algo_Pipeline_REMAINDER_LOOP_fu_50_ap_idle),
    .ap_ready(grp_algo_Pipeline_REMAINDER_LOOP_fu_50_ap_ready),
    .vecIn_0_address0(grp_algo_Pipeline_REMAINDER_LOOP_fu_50_vecIn_0_address0),
    .vecIn_0_ce0(grp_algo_Pipeline_REMAINDER_LOOP_fu_50_vecIn_0_ce0),
    .vecIn_0_q0(vecIn_0_q0),
    .vecIn_1_address0(grp_algo_Pipeline_REMAINDER_LOOP_fu_50_vecIn_1_address0),
    .vecIn_1_ce0(grp_algo_Pipeline_REMAINDER_LOOP_fu_50_vecIn_1_ce0),
    .vecIn_1_q0(vecIn_1_q0),
    .a_address0(grp_algo_Pipeline_REMAINDER_LOOP_fu_50_a_address0),
    .a_ce0(grp_algo_Pipeline_REMAINDER_LOOP_fu_50_a_ce0),
    .a_we0(grp_algo_Pipeline_REMAINDER_LOOP_fu_50_a_we0),
    .a_d0(grp_algo_Pipeline_REMAINDER_LOOP_fu_50_a_d0),
    .b_address0(grp_algo_Pipeline_REMAINDER_LOOP_fu_50_b_address0),
    .b_ce0(grp_algo_Pipeline_REMAINDER_LOOP_fu_50_b_ce0),
    .b_we0(grp_algo_Pipeline_REMAINDER_LOOP_fu_50_b_we0),
    .b_d0(grp_algo_Pipeline_REMAINDER_LOOP_fu_50_b_d0)
);

algo_algo_Pipeline_ADD_LOOP grp_algo_Pipeline_ADD_LOOP_fu_62(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_algo_Pipeline_ADD_LOOP_fu_62_ap_start),
    .ap_done(grp_algo_Pipeline_ADD_LOOP_fu_62_ap_done),
    .ap_idle(grp_algo_Pipeline_ADD_LOOP_fu_62_ap_idle),
    .ap_ready(grp_algo_Pipeline_ADD_LOOP_fu_62_ap_ready),
    .a_address0(grp_algo_Pipeline_ADD_LOOP_fu_62_a_address0),
    .a_ce0(grp_algo_Pipeline_ADD_LOOP_fu_62_a_ce0),
    .a_q0(a_q0),
    .c_address0(grp_algo_Pipeline_ADD_LOOP_fu_62_c_address0),
    .c_ce0(grp_algo_Pipeline_ADD_LOOP_fu_62_c_ce0),
    .c_we0(grp_algo_Pipeline_ADD_LOOP_fu_62_c_we0),
    .c_d0(grp_algo_Pipeline_ADD_LOOP_fu_62_c_d0)
);

algo_algo_Pipeline_MUL2ADD1_LOOP grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_ap_start),
    .ap_done(grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_ap_done),
    .ap_idle(grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_ap_idle),
    .ap_ready(grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_ap_ready),
    .b_address0(grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_b_address0),
    .b_ce0(grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_b_ce0),
    .b_q0(b_q0),
    .d_address0(grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_d_address0),
    .d_ce0(grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_d_ce0),
    .d_we0(grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_d_we0),
    .d_d0(grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_d_d0)
);

algo_algo_Pipeline_DIVISION_LOOP grp_algo_Pipeline_DIVISION_LOOP_fu_74(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_algo_Pipeline_DIVISION_LOOP_fu_74_ap_start),
    .ap_done(grp_algo_Pipeline_DIVISION_LOOP_fu_74_ap_done),
    .ap_idle(grp_algo_Pipeline_DIVISION_LOOP_fu_74_ap_idle),
    .ap_ready(grp_algo_Pipeline_DIVISION_LOOP_fu_74_ap_ready),
    .vecOut_0_address0(grp_algo_Pipeline_DIVISION_LOOP_fu_74_vecOut_0_address0),
    .vecOut_0_ce0(grp_algo_Pipeline_DIVISION_LOOP_fu_74_vecOut_0_ce0),
    .vecOut_0_we0(grp_algo_Pipeline_DIVISION_LOOP_fu_74_vecOut_0_we0),
    .vecOut_0_d0(grp_algo_Pipeline_DIVISION_LOOP_fu_74_vecOut_0_d0),
    .d_address0(grp_algo_Pipeline_DIVISION_LOOP_fu_74_d_address0),
    .d_ce0(grp_algo_Pipeline_DIVISION_LOOP_fu_74_d_ce0),
    .d_q0(d_q0),
    .c_address0(grp_algo_Pipeline_DIVISION_LOOP_fu_74_c_address0),
    .c_ce0(grp_algo_Pipeline_DIVISION_LOOP_fu_74_c_ce0),
    .c_q0(c_q0),
    .vecOut_1_address0(grp_algo_Pipeline_DIVISION_LOOP_fu_74_vecOut_1_address0),
    .vecOut_1_ce0(grp_algo_Pipeline_DIVISION_LOOP_fu_74_vecOut_1_ce0),
    .vecOut_1_we0(grp_algo_Pipeline_DIVISION_LOOP_fu_74_vecOut_1_we0),
    .vecOut_1_d0(grp_algo_Pipeline_DIVISION_LOOP_fu_74_vecOut_1_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_algo_Pipeline_ADD_LOOP_fu_62_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_algo_Pipeline_ADD_LOOP_fu_62_ap_start_reg <= 1'b1;
        end else if ((grp_algo_Pipeline_ADD_LOOP_fu_62_ap_ready == 1'b1)) begin
            grp_algo_Pipeline_ADD_LOOP_fu_62_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_algo_Pipeline_DIVISION_LOOP_fu_74_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_algo_Pipeline_DIVISION_LOOP_fu_74_ap_start_reg <= 1'b1;
        end else if ((grp_algo_Pipeline_DIVISION_LOOP_fu_74_ap_ready == 1'b1)) begin
            grp_algo_Pipeline_DIVISION_LOOP_fu_74_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_ap_start_reg <= 1'b1;
        end else if ((grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_ap_ready == 1'b1)) begin
            grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_algo_Pipeline_REMAINDER_LOOP_fu_50_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_algo_Pipeline_REMAINDER_LOOP_fu_50_ap_start_reg <= 1'b1;
        end else if ((grp_algo_Pipeline_REMAINDER_LOOP_fu_50_ap_ready == 1'b1)) begin
            grp_algo_Pipeline_REMAINDER_LOOP_fu_50_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        a_address0 = grp_algo_Pipeline_ADD_LOOP_fu_62_a_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        a_address0 = grp_algo_Pipeline_REMAINDER_LOOP_fu_50_a_address0;
    end else begin
        a_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        a_ce0 = grp_algo_Pipeline_ADD_LOOP_fu_62_a_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        a_ce0 = grp_algo_Pipeline_REMAINDER_LOOP_fu_50_a_ce0;
    end else begin
        a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        a_we0 = grp_algo_Pipeline_REMAINDER_LOOP_fu_50_a_we0;
    end else begin
        a_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_algo_Pipeline_REMAINDER_LOOP_fu_50_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4_on_subcall_done)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_algo_Pipeline_DIVISION_LOOP_fu_74_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_algo_Pipeline_DIVISION_LOOP_fu_74_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_algo_Pipeline_DIVISION_LOOP_fu_74_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        b_address0 = grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_b_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        b_address0 = grp_algo_Pipeline_REMAINDER_LOOP_fu_50_b_address0;
    end else begin
        b_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        b_ce0 = grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_b_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        b_ce0 = grp_algo_Pipeline_REMAINDER_LOOP_fu_50_b_ce0;
    end else begin
        b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        b_we0 = grp_algo_Pipeline_REMAINDER_LOOP_fu_50_b_we0;
    end else begin
        b_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        c_address0 = grp_algo_Pipeline_DIVISION_LOOP_fu_74_c_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        c_address0 = grp_algo_Pipeline_ADD_LOOP_fu_62_c_address0;
    end else begin
        c_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        c_ce0 = grp_algo_Pipeline_DIVISION_LOOP_fu_74_c_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        c_ce0 = grp_algo_Pipeline_ADD_LOOP_fu_62_c_ce0;
    end else begin
        c_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c_we0 = grp_algo_Pipeline_ADD_LOOP_fu_62_c_we0;
    end else begin
        c_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        d_address0 = grp_algo_Pipeline_DIVISION_LOOP_fu_74_d_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_address0 = grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_d_address0;
    end else begin
        d_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        d_ce0 = grp_algo_Pipeline_DIVISION_LOOP_fu_74_d_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_ce0 = grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_d_ce0;
    end else begin
        d_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        d_we0 = grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_d_we0;
    end else begin
        d_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_algo_Pipeline_REMAINDER_LOOP_fu_50_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_algo_Pipeline_DIVISION_LOOP_fu_74_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state4_on_subcall_done = ((grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_ap_done == 1'b0) | (grp_algo_Pipeline_ADD_LOOP_fu_62_ap_done == 1'b0));
end

assign grp_algo_Pipeline_ADD_LOOP_fu_62_ap_start = grp_algo_Pipeline_ADD_LOOP_fu_62_ap_start_reg;

assign grp_algo_Pipeline_DIVISION_LOOP_fu_74_ap_start = grp_algo_Pipeline_DIVISION_LOOP_fu_74_ap_start_reg;

assign grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_ap_start = grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_ap_start_reg;

assign grp_algo_Pipeline_REMAINDER_LOOP_fu_50_ap_start = grp_algo_Pipeline_REMAINDER_LOOP_fu_50_ap_start_reg;

assign vecIn_0_address0 = grp_algo_Pipeline_REMAINDER_LOOP_fu_50_vecIn_0_address0;

assign vecIn_0_ce0 = grp_algo_Pipeline_REMAINDER_LOOP_fu_50_vecIn_0_ce0;

assign vecIn_1_address0 = grp_algo_Pipeline_REMAINDER_LOOP_fu_50_vecIn_1_address0;

assign vecIn_1_ce0 = grp_algo_Pipeline_REMAINDER_LOOP_fu_50_vecIn_1_ce0;

assign vecOut_0_address0 = grp_algo_Pipeline_DIVISION_LOOP_fu_74_vecOut_0_address0;

assign vecOut_0_ce0 = grp_algo_Pipeline_DIVISION_LOOP_fu_74_vecOut_0_ce0;

assign vecOut_0_d0 = grp_algo_Pipeline_DIVISION_LOOP_fu_74_vecOut_0_d0;

assign vecOut_0_we0 = grp_algo_Pipeline_DIVISION_LOOP_fu_74_vecOut_0_we0;

assign vecOut_1_address0 = grp_algo_Pipeline_DIVISION_LOOP_fu_74_vecOut_1_address0;

assign vecOut_1_ce0 = grp_algo_Pipeline_DIVISION_LOOP_fu_74_vecOut_1_ce0;

assign vecOut_1_d0 = grp_algo_Pipeline_DIVISION_LOOP_fu_74_vecOut_1_d0;

assign vecOut_1_we0 = grp_algo_Pipeline_DIVISION_LOOP_fu_74_vecOut_1_we0;

endmodule //algo
