// Seed: 3899895075
module module_0 (
    output supply0 id_0,
    input wand id_1,
    input uwire id_2,
    output tri id_3,
    output wor id_4,
    input supply1 id_5,
    input supply1 id_6,
    input wand id_7
);
  tri0 id_9;
  ;
  assign id_9 = 1'b0 || -1;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_0 = 0;
  assign module_1.id_0  = 0;
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1
);
  assign id_0 = -1;
  wire [1 : -1 'h0] id_3;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    output tri0 id_0,
    input  tri  id_1,
    input  tri1 id_2,
    output tri1 id_3
);
  assign id_0 = id_1;
endmodule
