Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 16:24:53 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.496        0.000                      0                   62        0.246        0.000                      0                   62       49.020        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              96.496        0.000                      0                   62        0.246        0.000                      0                   62       49.020        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       96.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.496ns  (required time - arrival time)
  Source:                 forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_count_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.704ns (21.715%)  route 2.538ns (78.285%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.217    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y35          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.806     6.479    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X2Y35          LUT4 (Prop_lut4_I3_O)        0.124     6.603 f  forLoop_idx_0_143848804[0].cond_butt_dirs/led_OBUF[7]_inst_i_3/O
                         net (fo=3, routed)           0.779     7.383    forLoop_idx_0_143848804[0].cond_butt_dirs/led_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y35          LUT4 (Prop_lut4_I0_O)        0.124     7.507 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_count_q[6]_i_1/O
                         net (fo=7, routed)           0.953     8.459    M_butt_edge_out
    SLICE_X0Y40          FDRE                                         r  D_count_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.517   104.922    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  D_count_q_reg[0]/C
                         clock pessimism              0.273   105.195    
                         clock uncertainty           -0.035   105.160    
    SLICE_X0Y40          FDRE (Setup_fdre_C_CE)      -0.205   104.955    D_count_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.955    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                 96.496    

Slack (MET) :             96.496ns  (required time - arrival time)
  Source:                 forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_count_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.704ns (21.715%)  route 2.538ns (78.285%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.217    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y35          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.806     6.479    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X2Y35          LUT4 (Prop_lut4_I3_O)        0.124     6.603 f  forLoop_idx_0_143848804[0].cond_butt_dirs/led_OBUF[7]_inst_i_3/O
                         net (fo=3, routed)           0.779     7.383    forLoop_idx_0_143848804[0].cond_butt_dirs/led_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y35          LUT4 (Prop_lut4_I0_O)        0.124     7.507 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_count_q[6]_i_1/O
                         net (fo=7, routed)           0.953     8.459    M_butt_edge_out
    SLICE_X0Y40          FDRE                                         r  D_count_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.517   104.922    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  D_count_q_reg[1]/C
                         clock pessimism              0.273   105.195    
                         clock uncertainty           -0.035   105.160    
    SLICE_X0Y40          FDRE (Setup_fdre_C_CE)      -0.205   104.955    D_count_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.955    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                 96.496    

Slack (MET) :             96.496ns  (required time - arrival time)
  Source:                 forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_count_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.704ns (21.715%)  route 2.538ns (78.285%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.217    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y35          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.806     6.479    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X2Y35          LUT4 (Prop_lut4_I3_O)        0.124     6.603 f  forLoop_idx_0_143848804[0].cond_butt_dirs/led_OBUF[7]_inst_i_3/O
                         net (fo=3, routed)           0.779     7.383    forLoop_idx_0_143848804[0].cond_butt_dirs/led_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y35          LUT4 (Prop_lut4_I0_O)        0.124     7.507 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_count_q[6]_i_1/O
                         net (fo=7, routed)           0.953     8.459    M_butt_edge_out
    SLICE_X0Y40          FDRE                                         r  D_count_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.517   104.922    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  D_count_q_reg[2]/C
                         clock pessimism              0.273   105.195    
                         clock uncertainty           -0.035   105.160    
    SLICE_X0Y40          FDRE (Setup_fdre_C_CE)      -0.205   104.955    D_count_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.955    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                 96.496    

Slack (MET) :             96.496ns  (required time - arrival time)
  Source:                 forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_count_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.704ns (21.715%)  route 2.538ns (78.285%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.217    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y35          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.806     6.479    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X2Y35          LUT4 (Prop_lut4_I3_O)        0.124     6.603 f  forLoop_idx_0_143848804[0].cond_butt_dirs/led_OBUF[7]_inst_i_3/O
                         net (fo=3, routed)           0.779     7.383    forLoop_idx_0_143848804[0].cond_butt_dirs/led_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y35          LUT4 (Prop_lut4_I0_O)        0.124     7.507 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_count_q[6]_i_1/O
                         net (fo=7, routed)           0.953     8.459    M_butt_edge_out
    SLICE_X0Y40          FDRE                                         r  D_count_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.517   104.922    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  D_count_q_reg[3]/C
                         clock pessimism              0.273   105.195    
                         clock uncertainty           -0.035   105.160    
    SLICE_X0Y40          FDRE (Setup_fdre_C_CE)      -0.205   104.955    D_count_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.955    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                 96.496    

Slack (MET) :             96.496ns  (required time - arrival time)
  Source:                 forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_count_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.704ns (21.715%)  route 2.538ns (78.285%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.217    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y35          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.806     6.479    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X2Y35          LUT4 (Prop_lut4_I3_O)        0.124     6.603 f  forLoop_idx_0_143848804[0].cond_butt_dirs/led_OBUF[7]_inst_i_3/O
                         net (fo=3, routed)           0.779     7.383    forLoop_idx_0_143848804[0].cond_butt_dirs/led_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y35          LUT4 (Prop_lut4_I0_O)        0.124     7.507 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_count_q[6]_i_1/O
                         net (fo=7, routed)           0.953     8.459    M_butt_edge_out
    SLICE_X0Y40          FDRE                                         r  D_count_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.517   104.922    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  D_count_q_reg[5]/C
                         clock pessimism              0.273   105.195    
                         clock uncertainty           -0.035   105.160    
    SLICE_X0Y40          FDRE (Setup_fdre_C_CE)      -0.205   104.955    D_count_q_reg[5]
  -------------------------------------------------------------------
                         required time                        104.955    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                 96.496    

Slack (MET) :             96.496ns  (required time - arrival time)
  Source:                 forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_count_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.704ns (21.715%)  route 2.538ns (78.285%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.217    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y35          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.806     6.479    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X2Y35          LUT4 (Prop_lut4_I3_O)        0.124     6.603 f  forLoop_idx_0_143848804[0].cond_butt_dirs/led_OBUF[7]_inst_i_3/O
                         net (fo=3, routed)           0.779     7.383    forLoop_idx_0_143848804[0].cond_butt_dirs/led_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y35          LUT4 (Prop_lut4_I0_O)        0.124     7.507 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_count_q[6]_i_1/O
                         net (fo=7, routed)           0.953     8.459    M_butt_edge_out
    SLICE_X0Y40          FDRE                                         r  D_count_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.517   104.922    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  D_count_q_reg[6]/C
                         clock pessimism              0.273   105.195    
                         clock uncertainty           -0.035   105.160    
    SLICE_X0Y40          FDRE (Setup_fdre_C_CE)      -0.205   104.955    D_count_q_reg[6]
  -------------------------------------------------------------------
                         required time                        104.955    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                 96.496    

Slack (MET) :             96.771ns  (required time - arrival time)
  Source:                 forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            butt_edge/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.704ns (22.676%)  route 2.401ns (77.324%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 104.919 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.217    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y35          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.806     6.479    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X2Y35          LUT4 (Prop_lut4_I3_O)        0.124     6.603 f  forLoop_idx_0_143848804[0].cond_butt_dirs/led_OBUF[7]_inst_i_3/O
                         net (fo=3, routed)           0.811     7.415    forLoop_idx_0_143848804[0].cond_butt_dirs/led_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I5_O)        0.124     7.539 r  forLoop_idx_0_143848804[0].cond_butt_dirs/led_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.783     8.322    butt_edge/led_OBUF[0]
    SLICE_X0Y35          FDRE                                         r  butt_edge/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.514   104.919    butt_edge/CLK
    SLICE_X0Y35          FDRE                                         r  butt_edge/D_last_q_reg/C
                         clock pessimism              0.276   105.195    
                         clock uncertainty           -0.035   105.160    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.067   105.093    butt_edge/D_last_q_reg
  -------------------------------------------------------------------
                         required time                        105.093    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                 96.771    

Slack (MET) :             96.802ns  (required time - arrival time)
  Source:                 forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.704ns (24.009%)  route 2.228ns (75.991%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 104.919 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.217    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y35          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.673 f  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.806     6.479    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X2Y35          LUT4 (Prop_lut4_I3_O)        0.124     6.603 r  forLoop_idx_0_143848804[0].cond_butt_dirs/led_OBUF[7]_inst_i_3/O
                         net (fo=3, routed)           0.596     7.200    forLoop_idx_0_143848804[0].cond_butt_dirs/led_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.124     7.324 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q[0]_i_2/O
                         net (fo=12, routed)          0.826     8.150    forLoop_idx_0_143848804[0].cond_butt_dirs/sel
    SLICE_X1Y36          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.514   104.919    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y36          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[10]/C
                         clock pessimism              0.273   105.192    
                         clock uncertainty           -0.035   105.157    
    SLICE_X1Y36          FDRE (Setup_fdre_C_CE)      -0.205   104.952    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                        104.952    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                 96.802    

Slack (MET) :             96.802ns  (required time - arrival time)
  Source:                 forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.704ns (24.009%)  route 2.228ns (75.991%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 104.919 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.217    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y35          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.673 f  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.806     6.479    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X2Y35          LUT4 (Prop_lut4_I3_O)        0.124     6.603 r  forLoop_idx_0_143848804[0].cond_butt_dirs/led_OBUF[7]_inst_i_3/O
                         net (fo=3, routed)           0.596     7.200    forLoop_idx_0_143848804[0].cond_butt_dirs/led_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.124     7.324 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q[0]_i_2/O
                         net (fo=12, routed)          0.826     8.150    forLoop_idx_0_143848804[0].cond_butt_dirs/sel
    SLICE_X1Y36          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.514   104.919    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y36          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[11]/C
                         clock pessimism              0.273   105.192    
                         clock uncertainty           -0.035   105.157    
    SLICE_X1Y36          FDRE (Setup_fdre_C_CE)      -0.205   104.952    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                        104.952    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                 96.802    

Slack (MET) :             96.802ns  (required time - arrival time)
  Source:                 forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.704ns (24.009%)  route 2.228ns (75.991%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 104.919 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.217    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y35          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.673 f  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.806     6.479    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X2Y35          LUT4 (Prop_lut4_I3_O)        0.124     6.603 r  forLoop_idx_0_143848804[0].cond_butt_dirs/led_OBUF[7]_inst_i_3/O
                         net (fo=3, routed)           0.596     7.200    forLoop_idx_0_143848804[0].cond_butt_dirs/led_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.124     7.324 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q[0]_i_2/O
                         net (fo=12, routed)          0.826     8.150    forLoop_idx_0_143848804[0].cond_butt_dirs/sel
    SLICE_X1Y36          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.514   104.919    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y36          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[8]/C
                         clock pessimism              0.273   105.192    
                         clock uncertainty           -0.035   105.157    
    SLICE_X1Y36          FDRE (Setup_fdre_C_CE)      -0.205   104.952    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                        104.952    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                 96.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.453%)  route 0.191ns (57.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.537    reset_cond/CLK
    SLICE_X0Y38          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDPE (Prop_fdpe_C_Q)         0.141     1.678 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.191     1.869    reset_cond/D_stage_d[2]
    SLICE_X0Y39          FDPE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.864     2.054    reset_cond/CLK
    SLICE_X0Y39          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.501     1.553    
    SLICE_X0Y39          FDPE (Hold_fdpe_C_D)         0.070     1.623    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.537    reset_cond/CLK
    SLICE_X0Y38          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDPE (Prop_fdpe_C_Q)         0.141     1.678 r  reset_cond/D_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.852    reset_cond/D_stage_d[1]
    SLICE_X0Y38          FDPE                                         r  reset_cond/D_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.864     2.054    reset_cond/CLK
    SLICE_X0Y38          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X0Y38          FDPE (Hold_fdpe_C_D)         0.066     1.603    reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.537    reset_cond/CLK
    SLICE_X0Y39          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDPE (Prop_fdpe_C_Q)         0.141     1.678 r  reset_cond/D_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.174     1.852    reset_cond/D_stage_d[3]
    SLICE_X0Y39          FDPE                                         r  reset_cond/D_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.864     2.054    reset_cond/CLK
    SLICE_X0Y39          FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X0Y39          FDPE (Hold_fdpe_C_D)         0.066     1.603    reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.535    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y35          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.118     1.794    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[7]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[4]_i_1_n_4
    SLICE_X1Y35          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     2.051    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y35          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.105     1.640    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.535    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y36          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.795    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[11]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[8]_i_1_n_4
    SLICE_X1Y36          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     2.051    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y36          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.105     1.640    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.535    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y34          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.120     1.796    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[3]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.904    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[0]_i_3_n_4
    SLICE_X1Y34          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     2.050    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y34          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.535    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.105     1.640    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.535    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y35          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.115     1.791    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[4]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.906 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.906    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[4]_i_1_n_7
    SLICE_X1Y35          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     2.051    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y35          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[4]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.105     1.640    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.535    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y36          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.116     1.792    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[8]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.907 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[8]_i_1_n_7
    SLICE_X1Y36          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     2.051    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y36          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[8]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.105     1.640    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.535    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y36          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.120     1.796    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[10]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[8]_i_1_n_5
    SLICE_X1Y36          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     2.051    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y36          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[10]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.105     1.640    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.535    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y34          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=4, routed)           0.122     1.797    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.908    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[0]_i_3_n_5
    SLICE_X1Y34          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     2.050    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y34          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[2]/C
                         clock pessimism             -0.515     1.535    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.105     1.640    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X0Y40    D_count_q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X0Y40    D_count_q_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X0Y40    D_count_q_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X0Y40    D_count_q_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X1Y40    D_count_q_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X0Y40    D_count_q_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X0Y40    D_count_q_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X0Y35    butt_edge/D_last_q_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X1Y34    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y33    forLoop_idx_0_143848804[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y33    forLoop_idx_0_143848804[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X0Y40    D_count_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X0Y40    D_count_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X0Y40    D_count_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X0Y40    D_count_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X0Y40    D_count_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X0Y40    D_count_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X0Y40    D_count_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X0Y40    D_count_q_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y33    forLoop_idx_0_143848804[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y33    forLoop_idx_0_143848804[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X0Y40    D_count_q_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X0Y40    D_count_q_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X0Y40    D_count_q_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X0Y40    D_count_q_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X0Y40    D_count_q_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X0Y40    D_count_q_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X0Y40    D_count_q_reg[3]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X0Y40    D_count_q_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.606ns  (logic 4.256ns (55.960%)  route 3.350ns (44.040%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.217    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y35          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.806     6.479    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X2Y35          LUT4 (Prop_lut4_I3_O)        0.124     6.603 f  forLoop_idx_0_143848804[0].cond_butt_dirs/led_OBUF[7]_inst_i_3/O
                         net (fo=3, routed)           0.811     7.415    forLoop_idx_0_143848804[0].cond_butt_dirs/led_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I5_O)        0.124     7.539 r  forLoop_idx_0_143848804[0].cond_butt_dirs/led_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           1.732     9.271    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         3.552    12.823 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.823    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_count_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.060ns  (logic 4.099ns (67.651%)  route 1.960ns (32.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.636     5.220    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  D_count_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.419     5.639 r  D_count_q_reg[1]/Q
                         net (fo=7, routed)           1.960     7.600    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         3.680    11.280 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.280    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_count_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.964ns  (logic 4.106ns (68.848%)  route 1.858ns (31.152%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.636     5.220    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  D_count_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.419     5.639 r  D_count_q_reg[3]/Q
                         net (fo=5, routed)           1.858     7.497    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         3.687    11.185 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.185    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_count_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.907ns  (logic 4.018ns (68.011%)  route 1.890ns (31.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.636     5.220    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  D_count_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  D_count_q_reg[4]/Q
                         net (fo=4, routed)           1.890     7.566    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         3.562    11.128 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.128    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_count_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.901ns  (logic 3.981ns (67.466%)  route 1.920ns (32.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.636     5.220    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  D_count_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  D_count_q_reg[6]/Q
                         net (fo=2, routed)           1.920     7.596    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         3.525    11.122 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.122    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_count_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.715ns  (logic 3.993ns (69.879%)  route 1.721ns (30.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.636     5.220    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  D_count_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  D_count_q_reg[5]/Q
                         net (fo=3, routed)           1.721     7.398    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         3.537    10.935 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.935    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_count_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.700ns  (logic 3.994ns (70.059%)  route 1.707ns (29.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.636     5.220    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  D_count_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  D_count_q_reg[2]/Q
                         net (fo=6, routed)           1.707     7.383    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.538    10.921 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.921    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_count_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.537ns  (logic 3.969ns (71.675%)  route 1.568ns (28.325%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.636     5.220    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  D_count_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  D_count_q_reg[0]/Q
                         net (fo=8, routed)           1.568     7.245    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.513    10.758 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.758    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_count_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.677ns  (logic 1.355ns (80.824%)  route 0.321ns (19.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.538    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  D_count_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  D_count_q_reg[0]/Q
                         net (fo=8, routed)           0.321     2.000    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.214 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.214    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_count_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.379ns (78.878%)  route 0.369ns (21.122%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.538    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  D_count_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  D_count_q_reg[5]/Q
                         net (fo=3, routed)           0.369     2.048    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         1.238     3.286 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.286    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_count_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 1.380ns (78.501%)  route 0.378ns (21.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.538    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  D_count_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  D_count_q_reg[2]/Q
                         net (fo=6, routed)           0.378     2.056    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     3.295 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.295    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_count_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.367ns (75.953%)  route 0.433ns (24.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.538    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  D_count_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  D_count_q_reg[6]/Q
                         net (fo=2, routed)           0.433     2.112    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         1.226     3.338 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.338    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_count_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.833ns  (logic 1.403ns (76.557%)  route 0.430ns (23.443%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.538    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  D_count_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  D_count_q_reg[4]/Q
                         net (fo=4, routed)           0.430     2.108    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.262     3.371 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.371    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_count_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.397ns (76.093%)  route 0.439ns (23.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.538    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  D_count_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.128     1.666 r  D_count_q_reg[3]/Q
                         net (fo=5, routed)           0.439     2.105    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.269     3.374 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.374    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_count_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.389ns (74.501%)  route 0.475ns (25.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.538    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  D_count_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.128     1.666 r  D_count_q_reg[1]/Q
                         net (fo=7, routed)           0.475     2.141    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.261     3.402 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.402    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.439ns (74.252%)  route 0.499ns (25.748%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.535    forLoop_idx_0_143848804[0].cond_butt_dirs/CLK
    SLICE_X1Y34          FDRE                                         r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=4, routed)           0.143     1.818    forLoop_idx_0_143848804[0].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.045     1.863 r  forLoop_idx_0_143848804[0].cond_butt_dirs/led_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.356     2.220    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         1.253     3.473 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.473    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.972ns  (logic 1.634ns (32.862%)  route 3.338ns (67.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.204     3.714    reset_cond/rst_n_IBUF
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     3.838 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.134     4.972    reset_cond/M_reset_cond_in
    SLICE_X0Y39          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.517     4.922    reset_cond/CLK
    SLICE_X0Y39          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.972ns  (logic 1.634ns (32.862%)  route 3.338ns (67.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.204     3.714    reset_cond/rst_n_IBUF
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     3.838 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.134     4.972    reset_cond/M_reset_cond_in
    SLICE_X0Y39          FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.517     4.922    reset_cond/CLK
    SLICE_X0Y39          FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.833ns  (logic 1.634ns (33.803%)  route 3.200ns (66.197%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.204     3.714    reset_cond/rst_n_IBUF
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     3.838 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.995     4.833    reset_cond/M_reset_cond_in
    SLICE_X0Y38          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.516     4.921    reset_cond/CLK
    SLICE_X0Y38          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.833ns  (logic 1.634ns (33.803%)  route 3.200ns (66.197%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.204     3.714    reset_cond/rst_n_IBUF
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     3.838 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.995     4.833    reset_cond/M_reset_cond_in
    SLICE_X0Y38          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.516     4.921    reset_cond/CLK
    SLICE_X0Y38          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_143848804[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.314ns  (logic 1.626ns (49.074%)  route 1.688ns (50.926%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.212     2.715    forLoop_idx_0_143848804[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X0Y31          LUT1 (Prop_lut1_I0_O)        0.124     2.839 r  forLoop_idx_0_143848804[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1/O
                         net (fo=1, routed)           0.475     3.314    forLoop_idx_0_143848804[0].cond_butt_dirs/sync/D_pipe_d[0]
    SLICE_X2Y33          SRL16E                                       r  forLoop_idx_0_143848804[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.512     4.917    forLoop_idx_0_143848804[0].cond_butt_dirs/sync/CLK
    SLICE_X2Y33          SRL16E                                       r  forLoop_idx_0_143848804[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_143848804[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.315ns (33.623%)  route 0.622ns (66.377%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.467     0.737    forLoop_idx_0_143848804[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X0Y31          LUT1 (Prop_lut1_I0_O)        0.045     0.782 r  forLoop_idx_0_143848804[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1/O
                         net (fo=1, routed)           0.154     0.936    forLoop_idx_0_143848804[0].cond_butt_dirs/sync/D_pipe_d[0]
    SLICE_X2Y33          SRL16E                                       r  forLoop_idx_0_143848804[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     2.049    forLoop_idx_0_143848804[0].cond_butt_dirs/sync/CLK
    SLICE_X2Y33          SRL16E                                       r  forLoop_idx_0_143848804[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.658ns  (logic 0.322ns (19.445%)  route 1.336ns (80.555%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.853     1.131    reset_cond/rst_n_IBUF
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.176 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.482     1.658    reset_cond/M_reset_cond_in
    SLICE_X0Y38          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.864     2.054    reset_cond/CLK
    SLICE_X0Y38          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.658ns  (logic 0.322ns (19.445%)  route 1.336ns (80.555%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.853     1.131    reset_cond/rst_n_IBUF
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.176 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.482     1.658    reset_cond/M_reset_cond_in
    SLICE_X0Y38          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.864     2.054    reset_cond/CLK
    SLICE_X0Y38          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.711ns  (logic 0.322ns (18.838%)  route 1.389ns (81.162%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.853     1.131    reset_cond/rst_n_IBUF
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.176 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.536     1.711    reset_cond/M_reset_cond_in
    SLICE_X0Y39          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.864     2.054    reset_cond/CLK
    SLICE_X0Y39          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.711ns  (logic 0.322ns (18.838%)  route 1.389ns (81.162%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.853     1.131    reset_cond/rst_n_IBUF
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.176 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.536     1.711    reset_cond/M_reset_cond_in
    SLICE_X0Y39          FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.864     2.054    reset_cond/CLK
    SLICE_X0Y39          FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





