{
  "columns":
  ["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"]
  , "debug_enabled":"true"
  , "type":"module"
  , "total_percent":
  [0.243992, 0.194288, 0.0730922, 0.184298, 0.263505]
  , "total":
  [1380, 1249, 5, 4, 14]
  , "name":"System"
  , "max_resources":
  [854400, 1708800, 2713, 1518, 42720]
  , "children":
  [
    {
      "name":"getTanh"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [0.243992, 0.194288, 0.0730922, 0.184298, 0.263505]
      , "total_kernel_resources":
      [1380, 1249, 5, 4, 14]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Component call"
          , "type":"resource"
          , "data":
          [0, 0, 0, 0, 0]
          , "details":
          [
            {
              "type":"text"
              , "text":"Stream implemented 1 bit wide with a buffer size of 0 elements."
            }
            , {
              "type":"brief"
              , "text":"1b wide with 0 elements."
            }
          ]
        }
        , {
          "name":"Component return"
          , "type":"resource"
          , "data":
          [0, 0, 0, 0, 0]
          , "details":
          [
            {
              "type":"text"
              , "text":"Stream implemented 32 bits wide with a buffer size of 0 elements."
            }
            , {
              "type":"brief"
              , "text":"32b wide with 0 elements."
            }
          ]
        }
        , {
          "name":"Variable: \n - 'i' (getTanh.cpp:30)"
          , "type":"resource"
          , "data":
          [14, 51, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"getTanh.cpp"
                , "line":30
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 11 bits and depth 1"
              , "details":
              [
                {
                  "type":"text"
                  , "text":" Depth was increased by a factor of 16 due to a loop initiation interval of 16."
                }
              ]
            }
            , {
              "type":"text"
              , "text":"1 register of width 32 bits and depth 1"
              , "details":
              [
                {
                  "type":"text"
                  , "text":" Depth was increased by a factor of 16 due to a loop initiation interval of 16."
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 11 width by 1 depth,\n1 reg, 32 width by 1 depth"
            }
          ]
        }
        , {
          "name":"Variable: \n - 'j' (getTanh.cpp:18)"
          , "type":"resource"
          , "data":
          [14, 51, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"getTanh.cpp"
                , "line":18
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 11 bits and depth 1"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32 bits and depth 1"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 11 width by 1 depth,\n1 reg, 32 width by 1 depth"
            }
          ]
        }
        , {
          "name":"getTanh.cpp:15 (A)"
          , "type":"resource"
          , "data":
          [0, 0, 2, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"getTanh.cpp"
                , "line":15
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Memory system":"Stall-free"
              , "Requested size":"4000 bytes"
              , "Implemented size":"4096 bytes"
              , "Memory Usage":"2 RAMs"
              , "Number of banks":"1"
              , "Bank width":"32 bits"
              , "Bank depth":"1024 words"
              , "Number of replicates":"1"
              , "Number of private copies":"1"
              , "User defined HLS attributes":"hls_memory; hls_singlepump; "
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 4000 bytes, implemented size 4096 bytes, stall-free, 1 read and 3 writes. "
                }
                , {
                  "type":"text"
                  , "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n4000B requested,\n4096B implemented."
            }
          ]
        }
        , {
          "name":"getTanh.cpp:16 (addr)"
          , "type":"resource"
          , "data":
          [0, 0, 2, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"getTanh.cpp"
                , "line":16
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Memory system":"Stall-free"
              , "Requested size":"4000 bytes"
              , "Implemented size":"4096 bytes"
              , "Memory Usage":"2 RAMs"
              , "Number of banks":"1"
              , "Bank width":"32 bits"
              , "Bank depth":"1024 words"
              , "Number of replicates":"1"
              , "Number of private copies":"1"
              , "User defined HLS attributes":"hls_memory; hls_singlepump; "
              , "Additional information":"Requested size 4000 bytes, implemented size 4096 bytes, stall-free, 1 read and 1 write. "
            }
            , {
              "type":"brief"
              , "text":"Stall-free,\n4000B requested,\n4096B implemented."
            }
          ]
        }
        , {
          "name":"getTanh.B1.start"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [14, 9, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"getTanh.cpp:13"
                  , "type":"resource"
                  , "data":
                  [14, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp"
                        , "line":13
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [1, 0, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"getTanh.cpp:13"
                  , "type":"resource"
                  , "data":
                  [2, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp"
                        , "line":13
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Stream Read"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"getTanh.B3"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [45, 479, 0, 0, 3]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [45, 479, 0, 0, 3]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [36, 34, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"getTanh.cpp:18"
                  , "type":"resource"
                  , "data":
                  [36, 34, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp"
                        , "line":18
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"getTanh.cpp:18"
                  , "type":"resource"
                  , "data":
                  [10.5, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp"
                        , "line":18
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1.5, 0, 0, 0, 0]
                    }
                    , {
                      "name":"11-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"getTanh.cpp:20"
                  , "type":"resource"
                  , "data":
                  [320, 230, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp"
                        , "line":20
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer to Floating-point Conversion"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [286, 206, 0, 0, 0]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"getTanh.cpp"
                              , "line":"15"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"getTanh.cpp:21"
                  , "type":"resource"
                  , "data":
                  [34, 24, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp"
                        , "line":21
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"getTanh.cpp"
                              , "line":"16"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"getTanh.cpp:23"
                  , "type":"resource"
                  , "data":
                  [491.5, 15, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp"
                        , "line":23
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [0.5, 0, 0, 0, 0]
                    }
                    , {
                      "name":"16-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [5, 0, 0, 0, 0]
                    }
                    , {
                      "name":"16-bit Unsigned Integer Remainder"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [486, 15, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Implemented using inlined soft-IP."
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"getTanh.cpp:25"
                  , "type":"resource"
                  , "data":
                  [34, 24, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp"
                        , "line":25
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"getTanh.cpp"
                              , "line":"15"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"getTanh.B4"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"getTanh.cpp:40"
                  , "type":"resource"
                  , "data":
                  [2, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp"
                        , "line":40
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"FFwd Destination"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"getTanh.cpp:45"
                  , "type":"resource"
                  , "data":
                  [3, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp"
                        , "line":45
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Stream Write"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 2, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"getTanh.B5"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [72, 186, 0, 0, 10]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [72, 154, 0, 0, 10]
                }
                , {
                  "name":"getTanh.cpp:40"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp"
                        , "line":40
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [49, 40, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"getTanh.cpp:30"
                  , "type":"resource"
                  , "data":
                  [40, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp"
                        , "line":30
                      }
                    ]
                  ]
                }
                , {
                  "name":"getTanh.cpp:42"
                  , "type":"resource"
                  , "data":
                  [9, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp"
                        , "line":42
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [12, 10, 1, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"getTanh.cpp:30"
                  , "type":"resource"
                  , "data":
                  [10, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp"
                        , "line":30
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"11-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"getTanh.cpp:31"
                  , "type":"resource"
                  , "data":
                  [26, 41, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp"
                        , "line":31
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 41, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"getTanh.cpp"
                              , "line":"16"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"getTanh.cpp:32"
                  , "type":"resource"
                  , "data":
                  [9, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp"
                        , "line":32
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [9, 8, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"getTanh.cpp"
                              , "line":"15"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"getTanh.cpp:34"
                  , "type":"resource"
                  , "data":
                  [108, 5, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp"
                        , "line":34
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Floating-point Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [108, 5, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"getTanh.cpp:40"
                  , "type":"resource"
                  , "data":
                  [26, 0, 0, 4, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp"
                        , "line":40
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Floating-point Multiply"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [0, 0, 0, 2, 0]
                    }
                    , {
                      "name":"32-bit Floating-point Multiply-Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [0, 0, 0, 2, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"getTanh.cpp:42"
                  , "type":"resource"
                  , "data":
                  [34, 24, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp"
                        , "line":42
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"getTanh.cpp"
                              , "line":"15"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
  ]
}
