Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jul 25 16:44:14 2023
| Host         : DESKTOP-MCBJ7EB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TEST_02_Block_wrapper_control_sets_placed.rpt
| Design       : TEST_02_Block_wrapper
| Device       : xczu28dr
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   371 |
|    Minimum number of control sets                        |   371 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   425 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   371 |
| >= 0 to < 4        |    70 |
| >= 4 to < 6        |    77 |
| >= 6 to < 8        |    22 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |     2 |
| >= 16              |   158 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             737 |          217 |
| No           | No                    | Yes                    |              42 |           15 |
| No           | Yes                   | No                     |             640 |          265 |
| Yes          | No                    | No                     |            1222 |          336 |
| Yes          | No                    | Yes                    |              60 |           10 |
| Yes          | Yes                   | No                     |            4310 |         1079 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                                         Enable Signal                                                                                                                                        |                                                                                                             Set/Reset Signal                                                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_arvalid[0]_0                                                                                                                    |                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i[127]_i_1_n_0                                                                                                   |                1 |              1 |         1.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_awvalid[0]_0                                                                                                                   | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_awvalid_0_sn_1                                                             |                1 |              1 |         1.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aresetn_d_reg[0]                                                                                                                                     |                2 |              2 |         1.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[1]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/drpen_por_i_1__0_n_0                                                                                                                             | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_1_in                                                                                       |                2 |              2 |         1.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[1]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[1]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/fg_cal_en_i_1__0_n_0                                                                                                                                      | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_5_in                                                                                                |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/status[3]_i_1__0_n_0                                                                                                                             | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_1_in                                                                                       |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]                                                                                                                        |                2 |              2 |         1.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpen_por_i_i_1_n_0                                                                                                                                       | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                          |                2 |              2 |         1.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[6]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/status[3]_i_1__1_n_0                                                                                                                             | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_2_in                                                                                       |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[8]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[8]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpen_por_i_i_1__0_n_0                                                                                                                                    | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_5_in                                                                                                |                2 |              2 |         1.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[3]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[1]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              2 |         1.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              2 |         1.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/status[3]_i_1_n_0                                                                                                                                | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/adc0_reset_i                                                                                 |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/drpen_por_i_1__2_n_0                                                                                                                             | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_3_in                                                                                       |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]_1[0]                                                                                                                                                                | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/status[3]_i_1__2_n_0                                                                                                                             | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_3_in                                                                                       |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]_1[0]                                                                                                                                                                | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[1]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[8][0]                                                                                                                                                              | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_0                                                                                                  |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[0][0]                                                                                                                                                              | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                     | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/drpen_por_i_1_n_0                                                                                                                                | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/adc0_reset_i                                                                                 |                2 |              2 |         1.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_den_i_1__0_n_0                                                                                                                                         | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                      |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                     | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/p_1_in                                                                                                                                                     | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/timer_125ns_count[1]_i_1_n_0                                                                           |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[4]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/sm_count[1]_i_1_n_0                                                                                                                                        | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                      |                2 |              2 |         1.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/timer_125ns_count[3]_i_1_n_0                                                                                                                               | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                      |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/cs_ce_ld_enable_i                                                                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                      |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[8]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              2 |         1.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[4]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[6]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[5]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[3]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/fg_cal_en_i_1_n_0                                                                                                                                         | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                          |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[1]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/drpen_por_i_1__1_n_0                                                                                                                             | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_2_in                                                                                       |                2 |              2 |         1.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[8]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[5]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[11]                                                                                                                                                                                   | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              3 |         3.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_start_val[22]_i_1_n_0                                                                                                                           | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_start_val[4]_i_1__0_n_0                                                                     |                1 |              3 |         3.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/nco_update_dac0/FSM_sequential_nco_fsm[2]_i_1__0_n_0                                                                                                                   | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                          |                2 |              3 |         1.50 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_awvalid[0]_0                                                                                                                   |                                                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[10]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              3 |         3.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_req_ack/read_ack_tog_reg_1                                                                                                                    |                1 |              3 |         3.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/nco_update_dac1/FSM_sequential_nco_fsm[2]_i_1_n_0                                                                                                                      | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_5_in                                                                                                |                1 |              3 |         3.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              3 |         3.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                               | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              3 |         1.50 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_addr[10]_i_1_n_0                                                                                                                                       | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                      |                2 |              3 |         1.50 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[11]                                                                                                                                                                                   | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              3 |         1.50 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_arvalid[0]_0                                                                                                                    | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_arvalid_0_sn_1                                                              |                3 |              3 |         1.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[2]_i_1_n_0                                                                                                                            | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              3 |         3.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[11]                                                                                                                                                                                   | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              3 |         3.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/FSM_sequential_tc_sm_state_reg[0][0]                                                                                                                   | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                |                2 |              3 |         1.50 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[11]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              3 |         3.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[10]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              3 |         1.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[1][0]                                                                                                | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[17][0]                                                                                               | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                3 |              4 |         1.33 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[25][0]                                                                                               | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[49][0]                                                                                               | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[57][0]                                                                                               | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[5]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[4]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[41][0]                                                                                               | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/user_drp_drdy_i_1__4_n_0                                                                          |                3 |              4 |         1.33 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[9][0]                                                                                                | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                3 |              4 |         1.33 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_sm_state                                                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_5_in                                                                                                |                4 |              4 |         1.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[0]                                                                                                                                                                                     | TEST_02_Block_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                              |                1 |              4 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                           | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[0]                                                                                                                                                                                     | TEST_02_Block_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                              |                2 |              4 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/TimeController_0/inst/axi2com_0/auto_start_i_1_n_0                                                                                                                                                                                                                           | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              4 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cal_enables[3]_i_1__0_n_0                                                                                                                                 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_5_in                                                                                                |                1 |              4 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cal_enables[3]_i_1_n_0                                                                                                                                    | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                          |                2 |              4 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[4]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              4 |         1.33 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[6]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[3]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              4 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[5]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              4 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[4]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              4 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[5]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[3]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[6]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              4 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[3]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              4 |         1.33 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[6]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[5]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              4 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[4]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                4 |              4 |         1.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                4 |              4 |         1.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[3]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              4 |         1.33 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[6]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              4 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/master_reset_reg[0]                                                                                                                                                                                | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/master_reset_reg_0[0]                                                                                                                                                                              | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                             |                1 |              4 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                                                                                                                             | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                  | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_sm_state                                                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                          |                3 |              4 |         1.33 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                                                 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5[0]                                                                                                  | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3[0]                                                                                                  | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                                                                                  | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                3 |              4 |         1.33 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_4[0]                                                                                                  | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                3 |              4 |         1.33 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                                                                                  | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2[0]                                                                                                  | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                                    | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                                                | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[33][0]                                                                                               | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/nco_update_dac1/index[4]_i_1__0_n_0                                                                                                                                    | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_5_in                                                                                                |                3 |              5 |         1.67 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc3_drp_control/FSM_onehot_state[4]_i_1__3_n_0                                                                                                                                                                             | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                    |                2 |              5 |         2.50 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[2]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              5 |         1.25 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[2]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              5 |         1.67 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                      | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                       | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |         5.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/TimeController_0/inst/axi2com_0/FSM_onehot_axi_state_write[0]_i_2_n_0                                                                                                                                                                                                        | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              5 |         5.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[2]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              5 |         1.25 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_0/inst/axi2fifo_0/FSM_onehot_axi_state_write[0]_i_2_n_0                                                                                                                                                                                                       | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              5 |         1.25 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc0_drp_control/FSM_onehot_state[4]_i_1__0_n_0                                                                                                                                                                             | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                    |                2 |              5 |         2.50 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[2]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              5 |         1.67 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                           | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              5 |         2.50 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[2]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              5 |         1.67 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/FSM_sequential_bgt_sm_state[4]_i_2_n_0                                                                                                                     | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                      |                3 |              5 |         1.67 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                          | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              5 |         5.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc2_drp_control/FSM_onehot_state[4]_i_1__2_n_0                                                                                                                                                                             | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                    |                2 |              5 |         2.50 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                      |                4 |              5 |         1.25 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_dac0_drp_control/FSM_onehot_state[4]_i_2__0_n_0                                                                                                                                                                             | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                    |                2 |              5 |         2.50 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0[0]                                                                                                                                                         | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              5 |         2.50 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_dac1_drp_control/FSM_onehot_state[4]_i_1_n_0                                                                                                                                                                                | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                    |                2 |              5 |         2.50 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                      | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              5 |         5.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[2]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              5 |         1.25 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc1_drp_control/FSM_onehot_state[4]_i_1__1_n_0                                                                                                                                                                             | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                    |                2 |              5 |         2.50 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/nco_update_dac0/index                                                                                                                                                  | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                          |                3 |              5 |         1.67 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_1/inst/axi2fifo_0/FSM_onehot_axi_state_write[0]_i_2_n_0                                                                                                                                                                                                       | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              5 |         1.25 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              6 |         3.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/clock_en_count[5]_i_1_n_0                                                                    |                1 |              6 |         6.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/clock_en_count[5]_i_1__0_n_0                                                                 |                2 |              6 |         3.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/mem_addr[5]_i_1__0_n_0                                                                                                                                    | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_5_in                                                                                                |                5 |              6 |         1.20 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                             |                4 |              6 |         1.50 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/clock_en_count[5]_i_1__1_n_0                                                                 |                1 |              6 |         6.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/clock_en_count[5]_i_1__4_n_0                                                                          |                1 |              6 |         6.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/clock_en_count[5]_i_1__3_n_0                                                                          |                1 |              6 |         6.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                    |                6 |              6 |         1.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                5 |              6 |         1.20 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_1/inst/rfdc_controller_0/dac00_nco_update_en_buffer                                                                                                                                                                                                           | TEST_02_Block_i/DAC_Controller_0/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |                2 |              6 |         3.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              6 |         3.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/clock_en_count[5]_i_1__2_n_0                                                                 |                1 |              6 |         6.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/E[0]                                                                                                                                                   | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                |                2 |              6 |         3.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/drp_req_adc0_i_1_n_0                                                                                                                                       | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                |                3 |              6 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_0/inst/rfdc_controller_0/dac00_nco_update_en_buffer                                                                                                                                                                                                           | TEST_02_Block_i/DAC_Controller_0/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |                3 |              6 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/trim_code[5]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/vbg_ctrl[6]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/mem_addr[5]_i_1_n_0                                                                                                                                       | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                          |                3 |              6 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | TEST_02_Block_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/rdata_ctrl[15]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[1]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |              7 |         1.40 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                3 |              8 |         2.67 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[0]                                                                                                                                                                                     | TEST_02_Block_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                              |                2 |              8 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_dac1_reset_count/count0                                                                                                                                                                                                                       | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_dac1_reset_count/count[7]_i_1__0_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[0]                                                                                                                                                                                    | TEST_02_Block_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                              |                3 |              8 |         2.67 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_dac0_reset_count/count0                                                                                                                                                                                                                       | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_dac0_reset_count/count[7]_i_1_n_0                                                                                                                                                         |                3 |              8 |         2.67 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/dac1_restart_reg_n_0                                                                                                                                                                                                                            | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                             |                1 |              8 |         8.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/dac0_restart_reg_n_0                                                                                                                                                                                                                            | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                             |                4 |              8 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/DAC_Controller_0/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |                8 |              8 |         1.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                           | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              8 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[0]                                                                                                                                                                                    | TEST_02_Block_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                              |                3 |              8 |         2.67 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[0]                                                                                                                                                                                    | TEST_02_Block_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                              |                4 |              8 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpaddr_por[10]_i_1__3_n_0                                                                                                                                | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                          |                4 |              9 |         2.25 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/mem_addr_reg[5]_0[5]                                                                                  |                5 |              9 |         1.80 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpaddr_por[10]_i_1__4_n_0                                                                                                                                | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_5_in                                                                                                |                4 |              9 |         2.25 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/Q[5]                                                                                                  |                4 |              9 |         2.25 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |        10.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |        10.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                         |                6 |             10 |         1.67 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                         |                6 |             10 |         1.67 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                8 |             10 |         1.25 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             10 |         3.33 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             11 |         2.75 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_sm_reset                                                                                                                           |                6 |             11 |         1.83 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/por_sm_state                                                                                                                                     | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/adc0_reset_i                                                                                 |                2 |             12 |         6.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/por_sm_state                                                                                                                                     | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_1_in                                                                                       |                5 |             12 |         2.40 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs_reg[2]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                          |                6 |             12 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/por_sm_state                                                                                                                                     | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_2_in                                                                                       |                4 |             12 |         3.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/por_sm_state                                                                                                                                     | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_3_in                                                                                       |                5 |             12 |         2.40 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                              |                                                                                                                                                                                                                                          |                8 |             12 |         1.50 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                          |                6 |             12 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                5 |             12 |         2.40 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                4 |             12 |         3.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                          |                8 |             12 |         1.50 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             13 |         1.86 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/nco_update_dac1/nco_drp_din[15]_i_1_n_0                                                                            |                9 |             14 |         1.56 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             15 |         2.14 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                          |                9 |             16 |         1.78 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_1/inst/axi2fifo_0/Q[0]                                                                                                                                                                                                                                        | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             16 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_i[15]_i_1_n_0                                                                                                                                   | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                          |                7 |             16 |         2.29 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[7]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_0/inst/rfdc_controller_0/dac0_nco_update_req_counter[15]_i_1_n_0                                                                                                                                                                                              | TEST_02_Block_i/DAC_Controller_0/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |                6 |             16 |         2.67 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpdi_por_i[15]_i_1__0_n_0                                                                                                                                | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_5_in                                                                                                |                8 |             16 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_di[15]_i_1_n_0                                                                                                                                         | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                      |                8 |             16 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/E[0]                                                                                                                                                  | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_2_in                                                                                       |                7 |             16 |         2.29 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_0/inst/rfdc_controller_0/dac00_nco_freq_buffer[47]_i_1_n_0                                                                                                                                                                                                    | TEST_02_Block_i/DAC_Controller_0/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               12 |             16 |         1.33 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_0/inst/axi2fifo_0/Q[0]                                                                                                                                                                                                                                        | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_1_in                                                                                       |                5 |             16 |         3.20 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[7]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_3_in                                                                                       |                6 |             16 |         2.67 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                                        | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |               10 |             16 |         1.60 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[15]_i_1_n_0                                                                                                                                                       | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                8 |             16 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/adc0_reset_i                                                                                 |                6 |             16 |         2.67 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                          |                1 |             16 |        16.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc3/E[0]                                                                                                                                                  | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_3_in                                                                                       |                5 |             16 |         3.20 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/rdata[15]_i_1__4_n_0                                                                                                                                      | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_5_in                                                                                                |                5 |             16 |         3.20 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_1/inst/rfdc_controller_0/dac00_nco_freq_buffer[47]_i_1_n_0                                                                                                                                                                                                    | TEST_02_Block_i/DAC_Controller_0/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               12 |             16 |         1.33 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_2_in                                                                                       |                7 |             16 |         2.29 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             16 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[7]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_1/inst/rfdc_controller_0/dac0_nco_update_req_counter[15]_i_1_n_0                                                                                                                                                                                              | TEST_02_Block_i/DAC_Controller_0/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |                6 |             16 |         2.67 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[7]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[7]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[0]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             16 |         2.67 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[7]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/nco_update_dac0/nco_drp_din[15]_i_1__0_n_0                                                                         |                9 |             16 |         1.78 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/E[0]                                                                                                                                                  | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/adc0_reset_i                                                                                 |                4 |             16 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc1/E[0]                                                                                                                                                  | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_1_in                                                                                       |                3 |             16 |         5.33 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata[15]_i_1__3_n_0                                                                                                                                      | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                          |                8 |             16 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/TimeController_0/inst/axi2com_0/Q[0]                                                                                                                                                                                                                                         | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             16 |         2.67 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       |                                                                                                                                                                                                                                          |                7 |             17 |         2.43 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                          |                7 |             17 |         2.43 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                          |               10 |             17 |         1.70 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                          |                8 |             17 |         2.12 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             17 |         2.43 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             17 |         2.12 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                                                                                                    |                                                                                                                                                                                                                                          |                7 |             17 |         2.43 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                          |                6 |             17 |         2.83 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                          |                8 |             17 |         2.12 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                          |               10 |             17 |         1.70 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                                                                                                    |                                                                                                                                                                                                                                          |                8 |             17 |         2.12 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                          |                6 |             17 |         2.83 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       |                                                                                                                                                                                                                                          |                8 |             17 |         2.12 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/TimeController_0/inst/axi2com_0/s_axi_bresp[1]_i_1_n_0                                                                                                                                                                                                                       | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             18 |         2.57 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_0/inst/rfdc_controller_0/dac00_nco_phase_buffer                                                                                                                                                                                                               | TEST_02_Block_i/DAC_Controller_0/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               12 |             18 |         1.50 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                          |                9 |             18 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_1/inst/rfdc_controller_0/dac00_nco_phase_buffer                                                                                                                                                                                                               | TEST_02_Block_i/DAC_Controller_0/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               10 |             18 |         1.80 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_0/inst/axi2fifo_0/s_axi_bresp[1]_i_1_n_0                                                                                                                                                                                                                      | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             18 |         3.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_1/inst/axi2fifo_0/s_axi_bresp[1]_i_1_n_0                                                                                                                                                                                                                      | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             18 |         3.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                             | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                6 |             19 |         3.17 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                              | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                6 |             19 |         3.17 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                              | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |               11 |             19 |         1.73 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                              | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                8 |             19 |         2.38 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                              | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                8 |             19 |         2.38 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                             | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                4 |             19 |         4.75 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                             | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                7 |             19 |         2.71 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                             | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                5 |             19 |         3.80 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                             | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                5 |             19 |         3.80 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                             | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                4 |             19 |         4.75 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                             | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                6 |             19 |         3.17 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_3_in                                                                                       |                7 |             19 |         2.71 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_2_in                                                                                       |                7 |             19 |         2.71 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                              | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                7 |             19 |         2.71 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/adc0_reset_i                                                                                 |                5 |             19 |         3.80 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_1_in                                                                                       |                9 |             19 |         2.11 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                              | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                6 |             19 |         3.17 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                              | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                9 |             19 |         2.11 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                              | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                6 |             19 |         3.17 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                             | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                7 |             19 |         2.71 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_start_val[22]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                          |                4 |             20 |         5.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[21]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                          |               10 |             22 |         2.20 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/por_timer_count[0]_i_1__0_n_0                                                                                                                    | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_1_in                                                                                       |                3 |             24 |         8.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/por_timer_count[0]_i_1_n_0                                                                                                                       | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/adc0_reset_i                                                                                 |                3 |             24 |         8.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_count[0]_i_1__3_n_0                                                                                                                             | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                          |                3 |             24 |         8.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/por_timer_count[0]_i_1__1_n_0                                                                                                                    | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_2_in                                                                                       |                3 |             24 |         8.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/por_timer_count[0]_i_1__2_n_0                                                                                                                    | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_3_in                                                                                       |                3 |             24 |         8.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_count[0]_i_1__4_n_0                                                                                                                             | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_5_in                                                                                                |                3 |             24 |         8.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                          |               10 |             25 |         2.50 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                          |               11 |             26 |         2.36 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                          |                3 |             28 |         9.33 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                          |                7 |             28 |         4.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                          |                3 |             29 |         9.67 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                          |                6 |             29 |         4.83 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                          |                7 |             30 |         4.29 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                          |                8 |             30 |         3.75 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                          |                7 |             30 |         4.29 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                          |                8 |             30 |         3.75 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_0/inst/rfdc_controller_0/dac00_nco_freq_buffer[31]_i_1_n_0                                                                                                                                                                                                    | TEST_02_Block_i/DAC_Controller_0/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               16 |             32 |         2.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[9]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               19 |             32 |         1.68 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[9]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               17 |             32 |         1.88 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_1/inst/rfdc_controller_0/p_0_in[223]                                                                                                                                                                                                                          | TEST_02_Block_i/DAC_Controller_1/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               26 |             32 |         1.23 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[10]                                                                                                                                                                                   | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               15 |             32 |         2.13 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_1/inst/rfdc_controller_0/p_0_in[191]                                                                                                                                                                                                                          | TEST_02_Block_i/DAC_Controller_1/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               27 |             32 |         1.19 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_1/inst/rfdc_controller_0/p_0_in[63]                                                                                                                                                                                                                           | TEST_02_Block_i/DAC_Controller_1/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               28 |             32 |         1.14 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_0/inst/rfdc_controller_0/p_0_in[127]                                                                                                                                                                                                                          | TEST_02_Block_i/DAC_Controller_1/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               13 |             32 |         2.46 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_1/inst/rfdc_controller_0/p_0_in[95]                                                                                                                                                                                                                           | TEST_02_Block_i/DAC_Controller_1/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               28 |             32 |         1.14 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_1/inst/rfdc_controller_0/p_0_in[31]                                                                                                                                                                                                                           | TEST_02_Block_i/DAC_Controller_1/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               30 |             32 |         1.07 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_1/inst/rfdc_controller_0/p_0_in[159]                                                                                                                                                                                                                          | TEST_02_Block_i/DAC_Controller_1/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               28 |             32 |         1.14 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]_8[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                          |               21 |             32 |         1.52 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_1/inst/rfdc_controller_0/p_0_in[255]                                                                                                                                                                                                                          | TEST_02_Block_i/DAC_Controller_1/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               27 |             32 |         1.19 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_1/inst/rfdc_controller_0/p_0_in[127]                                                                                                                                                                                                                          | TEST_02_Block_i/DAC_Controller_1/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               29 |             32 |         1.10 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                          |                7 |             32 |         4.57 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               29 |             32 |         1.10 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               25 |             32 |         1.28 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               27 |             32 |         1.19 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_1/inst/rfdc_controller_0/dac00_nco_freq_buffer[31]_i_1_n_0                                                                                                                                                                                                    | TEST_02_Block_i/DAC_Controller_0/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               18 |             32 |         1.78 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[8]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               19 |             32 |         1.68 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[9]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             32 |         2.46 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               24 |             32 |         1.33 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[10]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               13 |             32 |         2.46 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_0/inst/rfdc_controller_0/p_0_in[63]                                                                                                                                                                                                                           | TEST_02_Block_i/DAC_Controller_1/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               13 |             32 |         2.46 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[9]                                                                                                                                                                                    | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               19 |             32 |         1.68 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[8]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               18 |             32 |         1.78 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_0/inst/rfdc_controller_0/p_0_in[255]                                                                                                                                                                                                                          | TEST_02_Block_i/DAC_Controller_1/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               20 |             32 |         1.60 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_0/inst/rfdc_controller_0/p_0_in[159]                                                                                                                                                                                                                          | TEST_02_Block_i/DAC_Controller_1/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               13 |             32 |         2.46 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[9]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               15 |             32 |         2.13 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[9]                                                                                                                                                                                     | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               14 |             32 |         2.29 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_0/inst/rfdc_controller_0/p_0_in[191]                                                                                                                                                                                                                          | TEST_02_Block_i/DAC_Controller_1/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               18 |             32 |         1.78 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_0/inst/rfdc_controller_0/p_0_in[31]                                                                                                                                                                                                                           | TEST_02_Block_i/DAC_Controller_1/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               12 |             32 |         2.67 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_0/inst/rfdc_controller_0/p_0_in[223]                                                                                                                                                                                                                          | TEST_02_Block_i/DAC_Controller_1/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               19 |             32 |         1.68 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_0/inst/rfdc_controller_0/p_0_in[95]                                                                                                                                                                                                                           | TEST_02_Block_i/DAC_Controller_1/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               13 |             32 |         2.46 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[10]                                                                                                                                                                                   | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               18 |             32 |         1.78 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[10]                                                                                                                                                                                   | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               18 |             32 |         1.78 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             33 |         2.75 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                          |               15 |             33 |         2.20 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                          |               15 |             33 |         2.20 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_5_in                                                                                                |               22 |             39 |         1.77 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/usp_rf_data_converter_0/inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                          |               20 |             42 |         2.10 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_1/inst/rto_core_0/E[0]                                                                                                                                                                                                                                        | TEST_02_Block_i/DAC_Controller_0/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               31 |             45 |         1.45 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_1/inst/rto_core_0/fifo_output_en                                                                                                                                                                                                                              | TEST_02_Block_i/DAC_Controller_0/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               31 |             45 |         1.45 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_0/inst/rto_core_0/E[0]                                                                                                                                                                                                                                        | TEST_02_Block_i/DAC_Controller_0/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               10 |             45 |         4.50 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_0/inst/rto_core_0/fifo_output_en                                                                                                                                                                                                                              | TEST_02_Block_i/DAC_Controller_0/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               37 |             45 |         1.22 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_0/inst/rfdc_controller_0/GPO_Core0/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |                9 |             45 |         5.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_1/inst/rfdc_controller_0/GPO_Core0/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |               34 |             45 |         1.32 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                   | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |               20 |             47 |         2.35 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                   | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |               18 |             47 |         2.61 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                          |               22 |             47 |         2.14 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                          |               27 |             47 |         1.74 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                          |                3 |             48 |        16.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                          |                3 |             48 |        16.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/TimeController_0/inst/axi2com_0/offset_en_reg_0                                                                                                                                                                                                                              | TEST_02_Block_i/TimeController_0/inst/axi2com_0/reset                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/TimeController_0/inst/axi2com_0/counter_offset[63]_i_1_n_0                                                                                                                                                                                                                   | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             64 |         7.11 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               28 |             69 |         2.46 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               20 |             69 |         3.45 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_0/inst/rfdc_controller_0/s00_axis_tdata[255]_i_1_n_0                                                                                                                                                                                                          | TEST_02_Block_i/DAC_Controller_0/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               28 |             73 |         2.61 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_1/inst/rfdc_controller_0/s00_axis_tdata[255]_i_1_n_0                                                                                                                                                                                                          | TEST_02_Block_i/DAC_Controller_0/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               23 |             73 |         3.17 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_1/inst/axi2fifo_0/rto_core_fifo_din[127]_i_1_n_0                                                                                                                                                                                                              | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               37 |            112 |         3.03 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_0/inst/axi2fifo_0/rto_core_fifo_din[127]_i_1_n_0                                                                                                                                                                                                              | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               40 |            112 |         2.80 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                          |               52 |            147 |         2.83 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       |                                                                                                                                                                                                                                          |               46 |            147 |         3.20 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_0/inst/rfdc_controller_0/s00_axis_tdata[255]_i_1_n_0                                                                                                                                                                                                          | TEST_02_Block_i/DAC_Controller_1/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               62 |            256 |         4.13 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 | TEST_02_Block_i/DAC_Controller_1/inst/rfdc_controller_0/s00_axis_tdata[255]_i_1_n_0                                                                                                                                                                                                          | TEST_02_Block_i/DAC_Controller_1/inst/axi2fifo_0/rto_core_reset                                                                                                                                                                          |               91 |            256 |         2.81 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | TEST_02_Block_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |              111 |            308 |         2.77 |
|  TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                          |              218 |            738 |         3.39 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


