# RTL_building_blocks
Common RTL modules implemented in Verilog and verified through simulation for FPGA development.
