{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665098625137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665098625140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  6 17:23:45 2022 " "Processing started: Thu Oct  6 17:23:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665098625140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665098625140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CLA_adder_32_bit -c CLA_adder_32_bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off CLA_adder_32_bit -c CLA_adder_32_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665098625140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665098625265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665098625265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p CLA_adder_32_bit.v(6) " "Verilog HDL Declaration information at CLA_adder_32_bit.v(6): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "CLA_adder_32_bit.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_2/carry_lookahead_adder/CLA_adder_32_bit.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665098629343 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g CLA_adder_32_bit.v(5) " "Verilog HDL Declaration information at CLA_adder_32_bit.v(5): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "CLA_adder_32_bit.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_2/carry_lookahead_adder/CLA_adder_32_bit.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665098629343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLA_adder_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file CLA_adder_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_adder_32_bit " "Found entity 1: CLA_adder_32_bit" {  } { { "CLA_adder_32_bit.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_2/carry_lookahead_adder/CLA_adder_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665098629344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665098629344 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p CLA_adder_16_bit.v(6) " "Verilog HDL Declaration information at CLA_adder_16_bit.v(6): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "CLA_adder_16_bit.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_2/carry_lookahead_adder/CLA_adder_16_bit.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665098629351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g CLA_adder_16_bit.v(5) " "Verilog HDL Declaration information at CLA_adder_16_bit.v(5): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "CLA_adder_16_bit.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_2/carry_lookahead_adder/CLA_adder_16_bit.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665098629351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLA_adder_16_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file CLA_adder_16_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_adder_16_bit " "Found entity 1: CLA_adder_16_bit" {  } { { "CLA_adder_16_bit.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_2/carry_lookahead_adder/CLA_adder_16_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665098629352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665098629352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p CLA_adder_4_bit.v(5) " "Verilog HDL Declaration information at CLA_adder_4_bit.v(5): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "CLA_adder_4_bit.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_2/carry_lookahead_adder/CLA_adder_4_bit.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665098629357 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g CLA_adder_4_bit.v(5) " "Verilog HDL Declaration information at CLA_adder_4_bit.v(5): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "CLA_adder_4_bit.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_2/carry_lookahead_adder/CLA_adder_4_bit.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665098629357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLA_adder_4_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file CLA_adder_4_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_adder_4_bit " "Found entity 1: CLA_adder_4_bit" {  } { { "CLA_adder_4_bit.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_2/carry_lookahead_adder/CLA_adder_4_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665098629357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665098629357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLA_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file CLA_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_adder " "Found entity 1: CLA_adder" {  } { { "CLA_adder.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_2/carry_lookahead_adder/CLA_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665098629363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665098629363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G CLA_8_bit.v(3) " "Verilog HDL Declaration information at CLA_8_bit.v(3): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "CLA_8_bit.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_2/carry_lookahead_adder/CLA_8_bit.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665098629367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p P CLA_8_bit.v(3) " "Verilog HDL Declaration information at CLA_8_bit.v(3): object \"p\" differs only in case from object \"P\" in the same scope" {  } { { "CLA_8_bit.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_2/carry_lookahead_adder/CLA_8_bit.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665098629367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLA_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file CLA_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_8_bit " "Found entity 1: CLA_8_bit" {  } { { "CLA_8_bit.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_2/carry_lookahead_adder/CLA_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665098629368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665098629368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G CLA.v(3) " "Verilog HDL Declaration information at CLA.v(3): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "CLA.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_2/carry_lookahead_adder/CLA.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665098629373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p P CLA.v(3) " "Verilog HDL Declaration information at CLA.v(3): object \"p\" differs only in case from object \"P\" in the same scope" {  } { { "CLA.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_2/carry_lookahead_adder/CLA.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665098629373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLA.v 1 1 " "Found 1 design units, including 1 entities, in source file CLA.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA " "Found entity 1: CLA" {  } { { "CLA.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_2/carry_lookahead_adder/CLA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665098629374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665098629374 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q CLA_adder_16_bit.v(11) " "Verilog HDL Implicit Net warning at CLA_adder_16_bit.v(11): created implicit net for \"q\"" {  } { { "CLA_adder_16_bit.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_2/carry_lookahead_adder/CLA_adder_16_bit.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665098629374 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CLA_adder_32_bit " "Elaborating entity \"CLA_adder_32_bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665098629406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_8_bit CLA_8_bit:CLA_module " "Elaborating entity \"CLA_8_bit\" for hierarchy \"CLA_8_bit:CLA_module\"" {  } { { "CLA_adder_32_bit.v" "CLA_module" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_2/carry_lookahead_adder/CLA_adder_32_bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665098629427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_adder_4_bit CLA_adder_4_bit:adder1 " "Elaborating entity \"CLA_adder_4_bit\" for hierarchy \"CLA_adder_4_bit:adder1\"" {  } { { "CLA_adder_32_bit.v" "adder1" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_2/carry_lookahead_adder/CLA_adder_32_bit.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665098629444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA CLA_adder_4_bit:adder1\|CLA:cla_module " "Elaborating entity \"CLA\" for hierarchy \"CLA_adder_4_bit:adder1\|CLA:cla_module\"" {  } { { "CLA_adder_4_bit.v" "cla_module" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_2/carry_lookahead_adder/CLA_adder_4_bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665098629460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_adder CLA_adder_4_bit:adder1\|CLA_adder:adder1 " "Elaborating entity \"CLA_adder\" for hierarchy \"CLA_adder_4_bit:adder1\|CLA_adder:adder1\"" {  } { { "CLA_adder_4_bit.v" "adder1" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_2/carry_lookahead_adder/CLA_adder_4_bit.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665098629476 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1665098629765 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665098629856 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665098630174 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665098630174 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "273 " "Implemented 273 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665098630262 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665098630262 ""} { "Info" "ICUT_CUT_TM_LCELLS" "172 " "Implemented 172 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665098630262 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665098630262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "751 " "Peak virtual memory: 751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665098630292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  6 17:23:50 2022 " "Processing ended: Thu Oct  6 17:23:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665098630292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665098630292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665098630292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665098630292 ""}
