[01/24 03:18:17      0s] 
[01/24 03:18:17      0s] Cadence Innovus(TM) Implementation System.
[01/24 03:18:17      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/24 03:18:17      0s] 
[01/24 03:18:17      0s] Version:	v21.35-s114_1, built Thu Oct 13 12:11:47 PDT 2022
[01/24 03:18:17      0s] Options:	
[01/24 03:18:17      0s] Date:		Wed Jan 24 03:18:17 2024
[01/24 03:18:17      0s] Host:		cn89.it.auth.gr (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (12cores*12cpus*Intel(R) Xeon(R) Gold 6230 CPU @ 2.10GHz 28160KB)
[01/24 03:18:17      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[01/24 03:18:17      0s] 
[01/24 03:18:17      0s] License:
[01/24 03:18:17      0s] 		[03:18:17.187809] Configured Lic search path (21.01-s002): 5280@cadence.it.auth.gr

[01/24 03:18:17      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[01/24 03:18:17      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[01/24 03:18:40     17s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
[01/24 03:18:44     20s] @(#)CDS: NanoRoute 21.35-s114_1 NR220912-2004/21_15-UB (database version 18.20.592_1) {superthreading v2.17}
[01/24 03:18:44     20s] @(#)CDS: AAE 21.15-s039 (64bit) 10/13/2022 (Linux 3.10.0-693.el7.x86_64)
[01/24 03:18:44     20s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[01/24 03:18:44     20s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[01/24 03:18:44     20s] @(#)CDS: CPE v21.15-s076
[01/24 03:18:44     20s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[01/24 03:18:44     20s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[01/24 03:18:44     20s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[01/24 03:18:44     20s] @(#)CDS: RCDB 11.15.0
[01/24 03:18:44     20s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[01/24 03:18:44     20s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[01/24 03:18:44     20s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG.

[01/24 03:18:44     20s] Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.
[01/24 03:18:47     23s] 
[01/24 03:18:47     23s] **INFO:  MMMC transition support version v31-84 
[01/24 03:18:47     23s] 
[01/24 03:18:47     23s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[01/24 03:18:47     23s] <CMD> suppressMessage ENCEXT-2799
[01/24 03:18:47     23s] <CMD> getVersion
[01/24 03:18:47     23s] <CMD> getVersion
[01/24 03:18:47     23s] <CMD> getVersion
[01/24 03:18:48     23s] [INFO] Loading PVS 21.12 fill procedures
[01/24 03:18:48     23s] <CMD> win
[01/24 03:21:08     34s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[01/24 03:21:08     34s] <CMD> set dbgDualViewAwareXTree 1
[01/24 03:21:08     34s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[01/24 03:21:08     34s] <CMD> set defHierChar /
[01/24 03:21:08     34s] <CMD> set distributed_client_message_echo 1
[01/24 03:21:08     34s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[01/24 03:21:08     34s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[01/24 03:21:08     34s] <CMD> set enc_enable_print_mode_command_reset_options 1
[01/24 03:21:08     34s] <CMD> set init_design_settop 0
[01/24 03:21:08     34s] <CMD> set init_gnd_net VSS
[01/24 03:21:08     34s] <CMD> set init_lef_file {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef}
[01/24 03:21:08     34s] <CMD> set init_mmmc_file Desktop/Default1.view
[01/24 03:21:08     34s] <CMD> set init_original_verilog_files genus_invs_des/genus.v
[01/24 03:21:08     34s] <CMD> set init_pwr_net VDD
[01/24 03:21:08     34s] <CMD> set init_verilog genus_invs_des/genus.v
[01/24 03:21:08     34s] <CMD> get_message -id GLOBAL-100 -suppress
[01/24 03:21:08     34s] <CMD> get_message -id GLOBAL-100 -suppress
[01/24 03:21:08     34s] <CMD> set latch_time_borrow_mode max_borrow
[01/24 03:21:08     34s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[01/24 03:21:08     34s] <CMD> set pegDefaultResScaleFactor 1
[01/24 03:21:08     34s] <CMD> set pegDetailResScaleFactor 1
[01/24 03:21:08     34s] <CMD> set pegEnableDualViewForTQuantus 1
[01/24 03:21:08     34s] <CMD> get_message -id GLOBAL-100 -suppress
[01/24 03:21:08     34s] <CMD> get_message -id GLOBAL-100 -suppress
[01/24 03:21:08     34s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[01/24 03:21:08     34s] <CMD> set spgUnflattenIlmInCheckPlace 2
[01/24 03:21:08     34s] <CMD> set timing_library_ca_derate_data_consistency 0
[01/24 03:21:08     34s] <CMD> get_message -id GLOBAL-100 -suppress
[01/24 03:21:08     34s] <CMD> get_message -id GLOBAL-100 -suppress
[01/24 03:21:08     34s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[01/24 03:21:08     34s] <CMD> set defStreamOutCheckUncolored false
[01/24 03:21:08     34s] <CMD> set init_verilog_tolerate_port_mismatch 0
[01/24 03:21:08     34s] <CMD> set lefdefInputCheckColoredShape 0
[01/24 03:21:08     34s] <CMD> set load_netlist_ignore_undefined_cell 1
[01/24 03:23:38     51s] <CMD> save_global Default6.globals
[01/24 03:23:45     52s] <CMD> set init_lef_file {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef}
[01/24 03:23:45     52s] <CMD> set init_design_settop 1
[01/24 03:23:45     52s] <CMD> set init_mmmc_file Desktop/Default6.view
[01/24 03:23:45     52s] <CMD> set init_top_cell picorv32
[01/24 03:23:45     52s] <CMD> init_design
[01/24 03:23:45     52s] #% Begin Load MMMC data ... (date=01/24 03:23:45, mem=765.6M)
[01/24 03:23:45     52s] #% End Load MMMC data ... (date=01/24 03:23:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=766.3M, current mem=766.3M)
[01/24 03:23:45     52s] 
[01/24 03:23:45     52s] Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ...
[01/24 03:23:45     52s] 
[01/24 03:23:45     52s] Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[01/24 03:23:45     52s] Set DBUPerIGU to M2 pitch 400.
[01/24 03:23:46     52s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/24 03:23:46     52s] Type 'man IMPLF-200' for more detail.
[01/24 03:23:46     52s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[01/24 03:23:46     52s] Loading view definition file from Desktop/Default6.view
[01/24 03:23:46     52s] Reading default_emulate_libset_max timing library '/mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[01/24 03:23:46     53s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/24 03:23:46     53s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/24 03:23:46     53s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/24 03:23:46     53s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/24 03:23:46     53s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/24 03:23:46     53s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/24 03:23:46     53s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/24 03:23:46     53s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/24 03:23:46     53s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/24 03:23:46     53s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/24 03:23:46     53s] Read 489 cells in library 'slow_vdd1v0' 
[01/24 03:23:46     53s] Ending "PreSetAnalysisView" (total cpu=0:00:00.6, real=0:00:00.0, peak res=829.3M, current mem=785.6M)
[01/24 03:23:46     53s] *** End library_loading (cpu=0.01min, real=0.00min, mem=15.5M, fe_cpu=0.89min, fe_real=5.48min, fe_mem=1132.7M) ***
[01/24 03:23:46     53s] #% Begin Load netlist data ... (date=01/24 03:23:46, mem=785.6M)
[01/24 03:23:46     53s] *** Begin netlist parsing (mem=1132.7M) ***
[01/24 03:23:46     53s] Created 489 new cells from 1 timing libraries.
[01/24 03:23:46     53s] Reading netlist ...
[01/24 03:23:46     53s] Backslashed names will retain backslash and a trailing blank character.
[01/24 03:23:46     53s] Reading verilog netlist 'genus_invs_des/genus.v'
[01/24 03:23:46     53s] 
[01/24 03:23:46     53s] *** Memory Usage v#1 (Current mem = 1132.688M, initial mem = 476.039M) ***
[01/24 03:23:46     53s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1132.7M) ***
[01/24 03:23:46     53s] #% End Load netlist data ... (date=01/24 03:23:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=795.4M, current mem=795.4M)
[01/24 03:23:46     53s] Set top cell to picorv32.
[01/24 03:23:47     53s] Hooked 489 DB cells to tlib cells.
[01/24 03:23:47     53s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=801.0M, current mem=801.0M)
[01/24 03:23:47     53s] Starting recursive module instantiation check.
[01/24 03:23:47     53s] No recursion found.
[01/24 03:23:47     53s] Building hierarchical netlist for Cell picorv32 ...
[01/24 03:23:47     53s] *** Netlist is unique.
[01/24 03:23:47     53s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[01/24 03:23:47     53s] ** info: there are 642 modules.
[01/24 03:23:47     53s] ** info: there are 8887 stdCell insts.
[01/24 03:23:47     53s] 
[01/24 03:23:47     53s] *** Memory Usage v#1 (Current mem = 1191.613M, initial mem = 476.039M) ***
[01/24 03:23:47     53s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/24 03:23:47     53s] Type 'man IMPFP-3961' for more detail.
[01/24 03:23:47     53s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/24 03:23:47     53s] Type 'man IMPFP-3961' for more detail.
[01/24 03:23:47     53s] Start create_tracks
[01/24 03:23:47     54s] Extraction setup Started 
[01/24 03:23:47     54s] 
[01/24 03:23:47     54s] Trim Metal Layers:
[01/24 03:23:47     54s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[01/24 03:23:47     54s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[01/24 03:23:47     54s] __QRC_SADV_USE_LE__ is set 0
[01/24 03:23:48     55s] Metal Layer Id 1 is Metal1 
[01/24 03:23:48     55s] Metal Layer Id 2 is Metal2 
[01/24 03:23:48     55s] Metal Layer Id 3 is Metal3 
[01/24 03:23:48     55s] Metal Layer Id 4 is Metal4 
[01/24 03:23:48     55s] Metal Layer Id 5 is Metal5 
[01/24 03:23:48     55s] Metal Layer Id 6 is Metal6 
[01/24 03:23:48     55s] Metal Layer Id 7 is Metal7 
[01/24 03:23:48     55s] Metal Layer Id 8 is Metal8 
[01/24 03:23:48     55s] Metal Layer Id 9 is Metal9 
[01/24 03:23:48     55s] Metal Layer Id 10 is Metal10 
[01/24 03:23:48     55s] Metal Layer Id 11 is Metal11 
[01/24 03:23:48     55s] Via Layer Id 33 is Cont 
[01/24 03:23:48     55s] Via Layer Id 34 is Via1 
[01/24 03:23:48     55s] Via Layer Id 35 is Via2 
[01/24 03:23:48     55s] Via Layer Id 36 is Via3 
[01/24 03:23:48     55s] Via Layer Id 37 is Via4 
[01/24 03:23:48     55s] Via Layer Id 38 is Via5 
[01/24 03:23:48     55s] Via Layer Id 39 is Via6 
[01/24 03:23:48     55s] Via Layer Id 40 is Via7 
[01/24 03:23:48     55s] Via Layer Id 41 is Via8 
[01/24 03:23:48     55s] Via Layer Id 42 is Via9 
[01/24 03:23:48     55s] Via Layer Id 43 is Via10 
[01/24 03:23:48     55s] Via Layer Id 44 is Bondpad 
[01/24 03:23:48     55s] 
[01/24 03:23:48     55s] Trim Metal Layers:
[01/24 03:23:48     55s] Generating auto layer map file.
[01/24 03:23:48     55s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[01/24 03:23:48     55s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[01/24 03:23:48     55s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[01/24 03:23:48     55s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[01/24 03:23:48     55s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[01/24 03:23:48     55s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[01/24 03:23:48     55s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[01/24 03:23:48     55s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[01/24 03:23:48     55s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[01/24 03:23:48     55s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[01/24 03:23:48     55s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[01/24 03:23:48     55s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[01/24 03:23:48     55s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[01/24 03:23:48     55s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[01/24 03:23:48     55s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[01/24 03:23:48     55s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[01/24 03:23:48     55s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[01/24 03:23:48     55s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[01/24 03:23:48     55s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[01/24 03:23:48     55s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[01/24 03:23:48     55s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[01/24 03:23:48     55s] Metal Layer Id 1 mapped to 5 
[01/24 03:23:48     55s] Via Layer Id 1 mapped to 6 
[01/24 03:23:48     55s] Metal Layer Id 2 mapped to 7 
[01/24 03:23:48     55s] Via Layer Id 2 mapped to 8 
[01/24 03:23:48     55s] Metal Layer Id 3 mapped to 9 
[01/24 03:23:48     55s] Via Layer Id 3 mapped to 10 
[01/24 03:23:48     55s] Metal Layer Id 4 mapped to 11 
[01/24 03:23:48     55s] Via Layer Id 4 mapped to 12 
[01/24 03:23:48     55s] Metal Layer Id 5 mapped to 13 
[01/24 03:23:48     55s] Via Layer Id 5 mapped to 14 
[01/24 03:23:48     55s] Metal Layer Id 6 mapped to 15 
[01/24 03:23:48     55s] Via Layer Id 6 mapped to 16 
[01/24 03:23:48     55s] Metal Layer Id 7 mapped to 17 
[01/24 03:23:48     55s] Via Layer Id 7 mapped to 18 
[01/24 03:23:48     55s] Metal Layer Id 8 mapped to 19 
[01/24 03:23:48     55s] Via Layer Id 8 mapped to 20 
[01/24 03:23:48     55s] Metal Layer Id 9 mapped to 21 
[01/24 03:23:48     55s] Via Layer Id 9 mapped to 22 
[01/24 03:23:48     55s] Metal Layer Id 10 mapped to 23 
[01/24 03:23:48     55s] Via Layer Id 10 mapped to 24 
[01/24 03:23:48     55s] Metal Layer Id 11 mapped to 25 
[01/24 03:23:48     55s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[01/24 03:23:48     55s] eee: Reading patterns meta data.
[01/24 03:23:48     55s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[01/24 03:23:48     55s] Restore PreRoute Pattern Extraction data failed.
[01/24 03:23:48     55s] Importing multi-corner technology file(s) for preRoute extraction...
[01/24 03:23:48     55s] /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[01/24 03:23:49     56s] Metal Layer Id 1 is Metal1 
[01/24 03:23:49     56s] Metal Layer Id 2 is Metal2 
[01/24 03:23:49     56s] Metal Layer Id 3 is Metal3 
[01/24 03:23:49     56s] Metal Layer Id 4 is Metal4 
[01/24 03:23:49     56s] Metal Layer Id 5 is Metal5 
[01/24 03:23:49     56s] Metal Layer Id 6 is Metal6 
[01/24 03:23:49     56s] Metal Layer Id 7 is Metal7 
[01/24 03:23:49     56s] Metal Layer Id 8 is Metal8 
[01/24 03:23:49     56s] Metal Layer Id 9 is Metal9 
[01/24 03:23:49     56s] Metal Layer Id 10 is Metal10 
[01/24 03:23:49     56s] Metal Layer Id 11 is Metal11 
[01/24 03:23:49     56s] Via Layer Id 33 is Cont 
[01/24 03:23:49     56s] Via Layer Id 34 is Via1 
[01/24 03:23:49     56s] Via Layer Id 35 is Via2 
[01/24 03:23:49     56s] Via Layer Id 36 is Via3 
[01/24 03:23:49     56s] Via Layer Id 37 is Via4 
[01/24 03:23:49     56s] Via Layer Id 38 is Via5 
[01/24 03:23:49     56s] Via Layer Id 39 is Via6 
[01/24 03:23:49     56s] Via Layer Id 40 is Via7 
[01/24 03:23:49     56s] Via Layer Id 41 is Via8 
[01/24 03:23:49     56s] Via Layer Id 42 is Via9 
[01/24 03:23:49     56s] Via Layer Id 43 is Via10 
[01/24 03:23:49     56s] Via Layer Id 44 is Bondpad 
[01/24 03:23:49     56s] 
[01/24 03:23:49     56s] Trim Metal Layers:
[01/24 03:23:49     56s] Generating auto layer map file.
[01/24 03:23:49     56s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[01/24 03:23:49     56s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[01/24 03:23:49     56s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[01/24 03:23:49     56s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[01/24 03:23:49     56s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[01/24 03:23:49     56s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[01/24 03:23:49     56s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[01/24 03:23:49     56s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[01/24 03:23:49     56s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[01/24 03:23:49     56s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[01/24 03:23:49     56s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[01/24 03:23:49     56s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[01/24 03:23:49     56s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[01/24 03:23:49     56s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[01/24 03:23:49     56s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[01/24 03:23:49     56s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[01/24 03:23:49     56s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[01/24 03:23:49     56s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[01/24 03:23:49     56s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[01/24 03:23:49     56s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[01/24 03:23:49     56s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[01/24 03:23:49     56s] Metal Layer Id 1 mapped to 5 
[01/24 03:23:49     56s] Via Layer Id 1 mapped to 6 
[01/24 03:23:49     56s] Metal Layer Id 2 mapped to 7 
[01/24 03:23:49     56s] Via Layer Id 2 mapped to 8 
[01/24 03:23:49     56s] Metal Layer Id 3 mapped to 9 
[01/24 03:23:49     56s] Via Layer Id 3 mapped to 10 
[01/24 03:23:49     56s] Metal Layer Id 4 mapped to 11 
[01/24 03:23:49     56s] Via Layer Id 4 mapped to 12 
[01/24 03:23:49     56s] Metal Layer Id 5 mapped to 13 
[01/24 03:23:49     56s] Via Layer Id 5 mapped to 14 
[01/24 03:23:49     56s] Metal Layer Id 6 mapped to 15 
[01/24 03:23:49     56s] Via Layer Id 6 mapped to 16 
[01/24 03:23:49     56s] Metal Layer Id 7 mapped to 17 
[01/24 03:23:49     56s] Via Layer Id 7 mapped to 18 
[01/24 03:23:49     56s] Metal Layer Id 8 mapped to 19 
[01/24 03:23:49     56s] Via Layer Id 8 mapped to 20 
[01/24 03:23:49     56s] Metal Layer Id 9 mapped to 21 
[01/24 03:23:49     56s] Via Layer Id 9 mapped to 22 
[01/24 03:23:49     56s] Metal Layer Id 10 mapped to 23 
[01/24 03:23:49     56s] Via Layer Id 10 mapped to 24 
[01/24 03:23:49     56s] Metal Layer Id 11 mapped to 25 
[01/24 03:23:53     59s] Completed (cpu: 0:00:05.3 real: 0:00:06.0)
[01/24 03:23:53     59s] Set Shrink Factor to 1.00000
[01/24 03:23:53     59s] Summary of Active RC-Corners : 
[01/24 03:23:53     59s]  
[01/24 03:23:53     59s]  Analysis View: default_emulate_view
[01/24 03:23:53     59s]     RC-Corner Name        : default_emulate_rc_corner
[01/24 03:23:53     59s]     RC-Corner Index       : 0
[01/24 03:23:53     59s]     RC-Corner Temperature : 125 Celsius
[01/24 03:23:53     59s]     RC-Corner Cap Table   : ''
[01/24 03:23:53     59s]     RC-Corner PreRoute Res Factor         : 1
[01/24 03:23:53     59s]     RC-Corner PreRoute Cap Factor         : 1
[01/24 03:23:53     59s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/24 03:23:53     59s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/24 03:23:53     59s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/24 03:23:53     59s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/24 03:23:53     59s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/24 03:23:53     59s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[01/24 03:23:53     59s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[01/24 03:23:53     59s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/24 03:23:53     59s]     RC-Corner Technology file: '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[01/24 03:23:53     59s] 
[01/24 03:23:53     59s] Trim Metal Layers:
[01/24 03:23:53     59s] LayerId::1 widthSet size::1
[01/24 03:23:53     59s] LayerId::2 widthSet size::1
[01/24 03:23:53     59s] LayerId::3 widthSet size::1
[01/24 03:23:53     59s] LayerId::4 widthSet size::1
[01/24 03:23:53     59s] LayerId::5 widthSet size::1
[01/24 03:23:53     59s] LayerId::6 widthSet size::1
[01/24 03:23:53     59s] LayerId::7 widthSet size::1
[01/24 03:23:53     59s] LayerId::8 widthSet size::1
[01/24 03:23:53     59s] LayerId::9 widthSet size::1
[01/24 03:23:53     59s] LayerId::10 widthSet size::1
[01/24 03:23:53     59s] LayerId::11 widthSet size::1
[01/24 03:23:53     59s] Updating RC grid for preRoute extraction ...
[01/24 03:23:53     59s] eee: pegSigSF::1.070000
[01/24 03:23:53     59s] Initializing multi-corner resistance tables ...
[01/24 03:23:53     59s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 03:23:53     59s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 03:23:53     59s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 03:23:53     59s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 03:23:53     59s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 03:23:53     59s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 03:23:53     59s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 03:23:53     59s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 03:23:53     59s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 03:23:53     59s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 03:23:53     59s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 03:23:53     59s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:23:53     59s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.772700 newSi=0.000000 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 03:23:53     59s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[01/24 03:23:53     59s] *Info: initialize multi-corner CTS.
[01/24 03:23:53     59s] Ending "SetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1073.2M, current mem=884.9M)
[01/24 03:23:53     59s] Reading timing constraints file 'genus_invs_des/genus.default_emulate_constraint_mode.sdc' ...
[01/24 03:23:53     59s] Current (total cpu=0:00:59.9, real=0:05:36, peak res=1128.5M, current mem=1128.5M)
[01/24 03:23:53     59s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 9).
[01/24 03:23:53     59s] 
[01/24 03:23:53     59s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 10).
[01/24 03:23:53     59s] 
[01/24 03:23:53     59s] INFO (CTE): Reading of timing constraints file genus_invs_des/genus.default_emulate_constraint_mode.sdc completed, with 2 WARNING
[01/24 03:23:53     60s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1146.9M, current mem=1146.9M)
[01/24 03:23:53     60s] Current (total cpu=0:01:00, real=0:05:36, peak res=1146.9M, current mem=1146.9M)
[01/24 03:23:53     60s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/24 03:23:53     60s] 
[01/24 03:23:53     60s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[01/24 03:23:53     60s] Summary for sequential cells identification: 
[01/24 03:23:53     60s]   Identified SBFF number: 104
[01/24 03:23:53     60s]   Identified MBFF number: 0
[01/24 03:23:53     60s]   Identified SB Latch number: 0
[01/24 03:23:53     60s]   Identified MB Latch number: 0
[01/24 03:23:53     60s]   Not identified SBFF number: 16
[01/24 03:23:53     60s]   Not identified MBFF number: 0
[01/24 03:23:53     60s]   Not identified SB Latch number: 0
[01/24 03:23:53     60s]   Not identified MB Latch number: 0
[01/24 03:23:53     60s]   Number of sequential cells which are not FFs: 32
[01/24 03:23:53     60s] Total number of combinational cells: 327
[01/24 03:23:53     60s] Total number of sequential cells: 152
[01/24 03:23:53     60s] Total number of tristate cells: 10
[01/24 03:23:53     60s] Total number of level shifter cells: 0
[01/24 03:23:53     60s] Total number of power gating cells: 0
[01/24 03:23:53     60s] Total number of isolation cells: 0
[01/24 03:23:53     60s] Total number of power switch cells: 0
[01/24 03:23:53     60s] Total number of pulse generator cells: 0
[01/24 03:23:53     60s] Total number of always on buffers: 0
[01/24 03:23:53     60s] Total number of retention cells: 0
[01/24 03:23:53     60s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[01/24 03:23:53     60s] Total number of usable buffers: 16
[01/24 03:23:53     60s] List of unusable buffers:
[01/24 03:23:53     60s] Total number of unusable buffers: 0
[01/24 03:23:53     60s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[01/24 03:23:53     60s] Total number of usable inverters: 19
[01/24 03:23:53     60s] List of unusable inverters:
[01/24 03:23:53     60s] Total number of unusable inverters: 0
[01/24 03:23:53     60s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[01/24 03:23:53     60s] Total number of identified usable delay cells: 8
[01/24 03:23:53     60s] List of identified unusable delay cells:
[01/24 03:23:53     60s] Total number of identified unusable delay cells: 0
[01/24 03:23:53     60s] 
[01/24 03:23:53     60s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[01/24 03:23:53     60s] 
[01/24 03:23:53     60s] TimeStamp Deleting Cell Server Begin ...
[01/24 03:23:53     60s] 
[01/24 03:23:53     60s] TimeStamp Deleting Cell Server End ...
[01/24 03:23:53     60s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1167.8M, current mem=1167.7M)
[01/24 03:23:53     60s] 
[01/24 03:23:53     60s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 03:23:53     60s] Summary for sequential cells identification: 
[01/24 03:23:53     60s]   Identified SBFF number: 104
[01/24 03:23:53     60s]   Identified MBFF number: 0
[01/24 03:23:53     60s]   Identified SB Latch number: 0
[01/24 03:23:53     60s]   Identified MB Latch number: 0
[01/24 03:23:53     60s]   Not identified SBFF number: 16
[01/24 03:23:53     60s]   Not identified MBFF number: 0
[01/24 03:23:53     60s]   Not identified SB Latch number: 0
[01/24 03:23:53     60s]   Not identified MB Latch number: 0
[01/24 03:23:53     60s]   Number of sequential cells which are not FFs: 32
[01/24 03:23:53     60s]  Visiting view : default_emulate_view
[01/24 03:23:53     60s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 03:23:53     60s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:23:53     60s]  Visiting view : default_emulate_view
[01/24 03:23:53     60s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 03:23:53     60s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:23:53     60s] TLC MultiMap info (StdDelay):
[01/24 03:23:53     60s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 03:23:53     60s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 03:23:53     60s]  Setting StdDelay to: 38ps
[01/24 03:23:53     60s] 
[01/24 03:23:53     60s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 03:23:53     60s] 
[01/24 03:23:53     60s] TimeStamp Deleting Cell Server Begin ...
[01/24 03:23:53     60s] 
[01/24 03:23:53     60s] TimeStamp Deleting Cell Server End ...
[01/24 03:23:54     60s] 
[01/24 03:23:54     60s] *** Summary of all messages that are not suppressed in this session:
[01/24 03:23:54     60s] Severity  ID               Count  Summary                                  
[01/24 03:23:54     60s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/24 03:23:54     60s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[01/24 03:23:54     60s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[01/24 03:23:54     60s] WARNING   TECHLIB-302         10  No function defined for cell '%s'. The c...
[01/24 03:23:54     60s] *** Message Summary: 15 warning(s), 0 error(s)
[01/24 03:23:54     60s] 
[01/24 03:24:01     60s] <CMD> getIoFlowFlag
[01/24 03:24:12     61s] <CMD> setIoFlowFlag 0
[01/24 03:24:12     61s] <CMD> floorPlan -site CoreSite -r 0.996099685949 0.70 15 15 15 15
[01/24 03:24:12     61s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/24 03:24:12     61s] Type 'man IMPFP-3961' for more detail.
[01/24 03:24:12     61s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/24 03:24:12     61s] Type 'man IMPFP-3961' for more detail.
[01/24 03:24:12     61s] Start create_tracks
[01/24 03:24:12     61s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/24 03:24:12     61s] <CMD> uiSetTool select
[01/24 03:24:12     61s] <CMD> getIoFlowFlag
[01/24 03:24:12     61s] <CMD> fit
[01/24 03:24:17     62s] <CMD> set sprCreateIeRingOffset 1.0
[01/24 03:24:17     62s] <CMD> set sprCreateIeRingThreshold 1.0
[01/24 03:24:17     62s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/24 03:24:17     62s] <CMD> set sprCreateIeRingLayers {}
[01/24 03:24:17     62s] <CMD> set sprCreateIeRingOffset 1.0
[01/24 03:24:17     62s] <CMD> set sprCreateIeRingThreshold 1.0
[01/24 03:24:17     62s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/24 03:24:17     62s] <CMD> set sprCreateIeRingLayers {}
[01/24 03:24:17     62s] <CMD> set sprCreateIeStripeWidth 10.0
[01/24 03:24:17     62s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/24 03:24:17     62s] <CMD> set sprCreateIeStripeWidth 10.0
[01/24 03:24:17     62s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/24 03:24:17     62s] <CMD> set sprCreateIeRingOffset 1.0
[01/24 03:24:17     62s] <CMD> set sprCreateIeRingThreshold 1.0
[01/24 03:24:17     62s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/24 03:24:17     62s] <CMD> set sprCreateIeRingLayers {}
[01/24 03:24:17     62s] <CMD> set sprCreateIeStripeWidth 10.0
[01/24 03:24:17     62s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/24 03:25:54     70s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/24 03:25:54     70s] The ring targets are set to core/block ring wires.
[01/24 03:25:54     70s] addRing command will consider rows while creating rings.
[01/24 03:25:54     70s] addRing command will disallow rings to go over rows.
[01/24 03:25:54     70s] addRing command will ignore shorts while creating rings.
[01/24 03:25:54     70s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 3 bottom 3 left 3 right 3} -spacing {top 3 bottom 3 left 3 right 3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/24 03:25:54     70s] 
[01/24 03:25:54     70s] 
[01/24 03:25:54     70s] viaInitial starts at Wed Jan 24 03:25:54 2024
viaInitial ends at Wed Jan 24 03:25:54 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1657.2M)
[01/24 03:25:54     70s] Ring generation is complete.
[01/24 03:25:54     70s] vias are now being generated.
[01/24 03:25:54     70s] addRing created 8 wires.
[01/24 03:25:54     70s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/24 03:25:54     70s] +--------+----------------+----------------+
[01/24 03:25:54     70s] |  Layer |     Created    |     Deleted    |
[01/24 03:25:54     70s] +--------+----------------+----------------+
[01/24 03:25:54     70s] | Metal10|        4       |       NA       |
[01/24 03:25:54     70s] |  Via10 |        8       |        0       |
[01/24 03:25:54     70s] | Metal11|        4       |       NA       |
[01/24 03:25:54     70s] +--------+----------------+----------------+
[01/24 03:26:04     70s] <CMD> set sprCreateIeRingOffset 1.0
[01/24 03:26:04     70s] <CMD> set sprCreateIeRingThreshold 1.0
[01/24 03:26:04     70s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/24 03:26:04     70s] <CMD> set sprCreateIeRingLayers {}
[01/24 03:26:04     70s] <CMD> set sprCreateIeRingOffset 1.0
[01/24 03:26:04     70s] <CMD> set sprCreateIeRingThreshold 1.0
[01/24 03:26:04     70s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/24 03:26:04     70s] <CMD> set sprCreateIeRingLayers {}
[01/24 03:26:04     70s] <CMD> set sprCreateIeStripeWidth 10.0
[01/24 03:26:04     70s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/24 03:26:04     70s] <CMD> set sprCreateIeStripeWidth 10.0
[01/24 03:26:04     70s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/24 03:26:04     70s] <CMD> set sprCreateIeRingOffset 1.0
[01/24 03:26:04     70s] <CMD> set sprCreateIeRingThreshold 1.0
[01/24 03:26:04     70s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/24 03:26:04     70s] <CMD> set sprCreateIeRingLayers {}
[01/24 03:26:04     70s] <CMD> set sprCreateIeStripeWidth 10.0
[01/24 03:26:04     70s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/24 03:26:24     72s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[01/24 03:26:24     72s] addStripe will allow jog to connect padcore ring and block ring.
[01/24 03:26:24     72s] 
[01/24 03:26:24     72s] Stripes will stop at the boundary of the specified area.
[01/24 03:26:24     72s] When breaking rings, the power planner will consider the existence of blocks.
[01/24 03:26:24     72s] Stripes will not extend to closest target.
[01/24 03:26:24     72s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/24 03:26:24     72s] Stripes will not be created over regions without power planning wires.
[01/24 03:26:24     72s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/24 03:26:24     72s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/24 03:26:24     72s] Offset for stripe breaking is set to 0.
[01/24 03:26:24     72s] <CMD> addStripe -nets {VDD VSS} -layer Metal1 -direction horizontal -width 3 -spacing 3 -number_of_sets 3 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[01/24 03:26:24     72s] 
[01/24 03:26:24     72s] Initialize fgc environment(mem: 1659.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1659.9M)
[01/24 03:26:24     72s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1659.9M)
[01/24 03:26:24     72s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1659.9M)
[01/24 03:26:24     72s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1659.9M)
[01/24 03:26:24     72s] Starting stripe generation ...
[01/24 03:26:24     72s] Non-Default Mode Option Settings :
[01/24 03:26:24     72s]   NONE
[01/24 03:26:24     72s] Stripe generation is complete.
[01/24 03:26:24     72s] vias are now being generated.
[01/24 03:26:24     72s] addStripe created 6 wires.
[01/24 03:26:24     72s] ViaGen created 108 vias, deleted 0 via to avoid violation.
[01/24 03:26:24     72s] +--------+----------------+----------------+
[01/24 03:26:24     72s] |  Layer |     Created    |     Deleted    |
[01/24 03:26:24     72s] +--------+----------------+----------------+
[01/24 03:26:24     72s] | Metal1 |        6       |       NA       |
[01/24 03:26:24     72s] |  Via1  |       12       |        0       |
[01/24 03:26:24     72s] |  Via2  |       12       |        0       |
[01/24 03:26:24     72s] |  Via3  |       12       |        0       |
[01/24 03:26:24     72s] |  Via4  |       12       |        0       |
[01/24 03:26:24     72s] |  Via5  |       12       |        0       |
[01/24 03:26:24     72s] |  Via6  |       12       |        0       |
[01/24 03:26:24     72s] |  Via7  |       12       |        0       |
[01/24 03:26:24     72s] |  Via8  |       12       |        0       |
[01/24 03:26:24     72s] |  Via9  |       12       |        0       |
[01/24 03:26:24     72s] +--------+----------------+----------------+
[01/24 03:26:28     72s] <CMD> undo
[01/24 03:26:35     73s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[01/24 03:26:35     73s] addStripe will allow jog to connect padcore ring and block ring.
[01/24 03:26:35     73s] 
[01/24 03:26:35     73s] Stripes will stop at the boundary of the specified area.
[01/24 03:26:35     73s] When breaking rings, the power planner will consider the existence of blocks.
[01/24 03:26:35     73s] Stripes will not extend to closest target.
[01/24 03:26:35     73s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/24 03:26:35     73s] Stripes will not be created over regions without power planning wires.
[01/24 03:26:35     73s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/24 03:26:35     73s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/24 03:26:35     73s] Offset for stripe breaking is set to 0.
[01/24 03:26:35     73s] <CMD> addStripe -nets {VDD VSS} -layer Metal11 -direction horizontal -width 3 -spacing 3 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[01/24 03:26:35     73s] 
[01/24 03:26:35     73s] Initialize fgc environment(mem: 1659.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1659.9M)
[01/24 03:26:35     73s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1659.9M)
[01/24 03:26:35     73s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1659.9M)
[01/24 03:26:35     73s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1659.9M)
[01/24 03:26:35     73s] Starting stripe generation ...
[01/24 03:26:35     73s] Non-Default Mode Option Settings :
[01/24 03:26:35     73s]   NONE
[01/24 03:26:35     73s] Stripe generation is complete.
[01/24 03:26:35     73s] vias are now being generated.
[01/24 03:26:35     73s] addStripe created 6 wires.
[01/24 03:26:35     73s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[01/24 03:26:35     73s] +--------+----------------+----------------+
[01/24 03:26:35     73s] |  Layer |     Created    |     Deleted    |
[01/24 03:26:35     73s] +--------+----------------+----------------+
[01/24 03:26:35     73s] |  Via10 |       12       |        0       |
[01/24 03:26:35     73s] | Metal11|        6       |       NA       |
[01/24 03:26:35     73s] +--------+----------------+----------------+
[01/24 03:27:43     78s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[01/24 03:27:49     79s] <CMD> globalNetConnect VDD -type tiehi -instanceBasename *
[01/24 03:27:54     79s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[01/24 03:28:00     79s] <CMD> globalNetConnect VSS -type tielo -instanceBasename *
[01/24 03:28:31     82s] <CMD> setSrouteMode -viaConnectToShape { stripe }
[01/24 03:28:31     82s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[01/24 03:28:31     82s] *** Begin SPECIAL ROUTE on Wed Jan 24 03:28:31 2024 ***
[01/24 03:28:31     82s] SPECIAL ROUTE ran on directory: /home/p/paschalk
[01/24 03:28:31     82s] SPECIAL ROUTE ran on machine: cn89.it.auth.gr (Linux 3.10.0-1160.105.1.el7.x86_64 Xeon 2.10Ghz)
[01/24 03:28:31     82s] 
[01/24 03:28:31     82s] Begin option processing ...
[01/24 03:28:31     82s] srouteConnectPowerBump set to false
[01/24 03:28:31     82s] routeSelectNet set to "VDD VSS"
[01/24 03:28:31     82s] routeSpecial set to true
[01/24 03:28:31     82s] srouteBlockPin set to "useLef"
[01/24 03:28:31     82s] srouteBottomLayerLimit set to 1
[01/24 03:28:31     82s] srouteBottomTargetLayerLimit set to 1
[01/24 03:28:31     82s] srouteConnectConverterPin set to false
[01/24 03:28:31     82s] srouteCrossoverViaBottomLayer set to 1
[01/24 03:28:31     82s] srouteCrossoverViaTopLayer set to 11
[01/24 03:28:31     82s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/24 03:28:31     82s] srouteFollowCorePinEnd set to 3
[01/24 03:28:31     82s] srouteJogControl set to "preferWithChanges differentLayer"
[01/24 03:28:31     82s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[01/24 03:28:31     82s] sroutePadPinAllPorts set to true
[01/24 03:28:31     82s] sroutePreserveExistingRoutes set to true
[01/24 03:28:31     82s] srouteRoutePowerBarPortOnBothDir set to true
[01/24 03:28:31     82s] srouteStopBlockPin set to "nearestTarget"
[01/24 03:28:31     82s] srouteTopLayerLimit set to 11
[01/24 03:28:31     82s] srouteTopTargetLayerLimit set to 11
[01/24 03:28:31     82s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3102.00 megs.
[01/24 03:28:31     82s] 
[01/24 03:28:31     82s] Reading DB technology information...
[01/24 03:28:31     82s] Finished reading DB technology information.
[01/24 03:28:31     82s] Reading floorplan and netlist information...
[01/24 03:28:31     82s] Finished reading floorplan and netlist information.
[01/24 03:28:31     82s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[01/24 03:28:31     82s] Read in 24 layers, 11 routing layers, 1 overlap layer
[01/24 03:28:31     82s] Read in 2 nondefault rules, 0 used
[01/24 03:28:31     82s] Read in 583 macros, 104 used
[01/24 03:28:31     82s] Read in 104 components
[01/24 03:28:31     82s]   104 core components: 104 unplaced, 0 placed, 0 fixed
[01/24 03:28:31     82s] Read in 409 logical pins
[01/24 03:28:31     82s] Read in 401 nets
[01/24 03:28:31     82s] Read in 2 special nets, 2 routed
[01/24 03:28:31     82s] Read in 208 terminals
[01/24 03:28:31     82s] 2 nets selected.
[01/24 03:28:31     82s] 
[01/24 03:28:31     82s] Begin power routing ...
[01/24 03:28:31     82s] #create default rule from bind_ndr_rule rule=0x7fa3777bd240 0x7fa36f24c568
[01/24 03:28:31     82s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/24 03:28:32     82s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/24 03:28:32     82s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/24 03:28:32     82s] Type 'man IMPSR-1256' for more detail.
[01/24 03:28:32     82s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/24 03:28:32     82s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/24 03:28:32     82s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/24 03:28:32     82s] Type 'man IMPSR-1256' for more detail.
[01/24 03:28:32     82s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/24 03:28:32     82s] CPU time for VDD FollowPin 0 seconds
[01/24 03:28:32     82s] CPU time for VSS FollowPin 0 seconds
[01/24 03:28:32     82s]   Number of IO ports routed: 0
[01/24 03:28:32     82s]   Number of Block ports routed: 0
[01/24 03:28:32     82s]   Number of Stripe ports routed: 0
[01/24 03:28:32     82s]   Number of Core ports routed: 230
[01/24 03:28:32     82s]   Number of Pad ports routed: 0
[01/24 03:28:32     82s]   Number of Power Bump ports routed: 0
[01/24 03:28:32     82s]   Number of Followpin connections: 115
[01/24 03:28:32     82s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 3123.00 megs.
[01/24 03:28:32     82s] 
[01/24 03:28:32     82s] 
[01/24 03:28:32     82s] 
[01/24 03:28:32     82s]  Begin updating DB with routing results ...
[01/24 03:28:32     82s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[01/24 03:28:32     82s] Pin and blockage extraction finished
[01/24 03:28:32     82s] 
[01/24 03:28:32     82s] sroute created 345 wires.
[01/24 03:28:32     82s] ViaGen created 2070 vias, deleted 0 via to avoid violation.
[01/24 03:28:32     82s] +--------+----------------+----------------+
[01/24 03:28:32     82s] |  Layer |     Created    |     Deleted    |
[01/24 03:28:32     82s] +--------+----------------+----------------+
[01/24 03:28:32     82s] | Metal1 |       345      |       NA       |
[01/24 03:28:32     82s] |  Via1  |       230      |        0       |
[01/24 03:28:32     82s] |  Via2  |       230      |        0       |
[01/24 03:28:32     82s] |  Via3  |       230      |        0       |
[01/24 03:28:32     82s] |  Via4  |       230      |        0       |
[01/24 03:28:32     82s] |  Via5  |       230      |        0       |
[01/24 03:28:32     82s] |  Via6  |       230      |        0       |
[01/24 03:28:32     82s] |  Via7  |       230      |        0       |
[01/24 03:28:32     82s] |  Via8  |       230      |        0       |
[01/24 03:28:32     82s] |  Via9  |       230      |        0       |
[01/24 03:28:32     82s] +--------+----------------+----------------+
[01/24 03:28:42     83s] <CMD> createPGPin VDD -net VDD -geom Metal10 9 0 12 12
[01/24 03:28:45     84s] <CMD> zoomBox -19.58750 -9.58500 215.37050 200.75250
[01/24 03:28:45     84s] <CMD> zoomBox -16.16800 -8.17150 183.54650 170.61550
[01/24 03:28:45     84s] <CMD> zoomBox -8.69100 -5.08100 113.95900 104.71700
[01/24 03:28:46     84s] <CMD> zoomBox -6.74000 -4.27200 97.51300 89.05650
[01/24 03:28:46     84s] <CMD> zoomBox -5.08100 -3.58450 83.53400 75.74500
[01/24 03:28:46     84s] <CMD> zoomBox -3.67100 -3.00000 71.65200 64.43000
[01/24 03:28:47     84s] <CMD> zoomBox -2.47250 -2.50300 61.55200 54.81250
[01/24 03:28:47     84s] <CMD> zoomBox -1.45400 -2.08100 52.96700 46.63750
[01/24 03:28:47     84s] <CMD> zoomBox -0.58800 -1.72200 45.67000 39.68900
[01/24 03:28:48     84s] <CMD> zoomBox 0.14800 -1.41700 39.46750 33.78250
[01/24 03:28:48     84s] <CMD> zoomBox 1.38400 -0.88300 34.80550 29.03650
[01/24 03:28:49     84s] <CMD> zoomBox 2.83000 0.09000 31.23850 25.52150
[01/24 03:28:49     84s] <CMD> zoomBox 4.05950 0.91700 28.20650 22.53350
[01/24 03:28:50     84s] <CMD> zoomBox 2.83000 0.09000 31.23850 25.52150
[01/24 03:28:50     84s] <CMD> zoomBox -0.31800 -2.02800 39.00200 33.17200
[01/24 03:28:51     84s] <CMD> zoomBox -4.67550 -4.95850 49.74750 43.76150
[01/24 03:28:55     85s] <CMD> undo
[01/24 03:29:01     85s] <CMD> getIoFlowFlag
[01/24 03:29:37     88s] <CMD> getIoFlowFlag
[01/24 03:29:47     89s] <CMD> zoomBox -10.14200 -6.53650 53.88500 47.79950
[01/24 03:29:47     89s] <CMD> zoomBox -16.57400 -8.39300 58.75250 55.53200
[01/24 03:29:48     89s] <CMD> zoomBox -24.14050 -10.57700 64.47900 64.62900
[01/24 03:29:48     89s] <CMD> zoomBox -33.04250 -13.14650 71.21600 75.33150
[01/24 03:29:48     89s] <CMD> zoomBox -43.51500 -16.16950 79.14200 87.92250
[01/24 03:29:48     89s] <CMD> zoomBox -55.83600 -19.72550 88.46650 102.73550
[01/24 03:29:49     89s] <CMD> zoomBox -87.38450 -28.83150 112.34250 140.66500
[01/24 03:29:49     90s] <CMD> zoomBox -105.34950 -34.62250 129.62350 164.78550
[01/24 03:29:49     90s] <CMD> zoomBox -122.35500 -41.11350 154.08450 193.48450
[01/24 03:29:50     90s] <CMD> zoomBox -142.36050 -48.75000 182.86250 227.24800
[01/24 03:29:50     90s] <CMD> zoomBox -165.89700 -57.73400 216.71900 266.97000
[01/24 03:29:52     90s] <CMD> zoomBox -189.65600 -69.26400 260.48050 312.74050
[01/24 03:29:54     90s] <CMD> zoomBox -163.53900 -60.61700 219.07750 264.08750
[01/24 03:29:54     90s] <CMD> zoomBox -141.33950 -53.26650 183.88450 222.73200
[01/24 03:29:54     90s] <CMD> zoomBox -122.47000 -47.01900 153.97050 187.58000
[01/24 03:29:55     90s] <CMD> zoomBox -103.05150 -38.91900 131.92300 160.49000
[01/24 03:29:55     90s] <CMD> zoomBox -84.99550 -33.17400 114.73300 136.32400
[01/24 03:29:55     90s] <CMD> zoomBox -45.68350 -20.68300 76.97500 83.41000
[01/24 03:29:56     90s] <CMD> zoomBox -37.80500 -17.23150 66.45450 71.24750
[01/24 03:29:56     90s] <CMD> zoomBox -31.14900 -14.29850 57.47200 60.90900
[01/24 03:29:56     90s] <CMD> zoomBox -25.49150 -11.80500 49.83650 52.12150
[01/24 03:29:57     90s] <CMD> zoomBox -20.68250 -9.68550 43.34650 44.65200
[01/24 03:29:57     90s] <CMD> zoomBox -16.59500 -7.88450 37.83000 38.30300
[01/24 03:29:58     90s] <CMD> zoomBox -13.12050 -6.35350 33.14100 32.90600
[01/24 03:29:59     91s] <CMD> zoomBox -10.16750 -5.05200 29.15550 28.31900
[01/24 03:29:59     91s] <CMD> zoomBox -5.52300 -3.00500 22.88750 21.10550
[01/24 03:30:00     91s] <CMD> zoomBox -3.70950 -2.20550 20.43950 18.28850
[01/24 03:30:17     92s] <CMD> createPGPin VDD -net VDD -geom Metal10 9 0 12 12
[01/24 03:30:48     94s] <CMD> undo
[01/24 03:30:50     94s] <CMD> createPGPin VDD -net VDD -geom Metal10 16 0 19 12
[01/24 03:30:57     95s] <CMD> setSrouteMode -viaConnectToShape { stripe }
[01/24 03:30:57     95s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[01/24 03:30:57     95s] *** Begin SPECIAL ROUTE on Wed Jan 24 03:30:57 2024 ***
[01/24 03:30:57     95s] SPECIAL ROUTE ran on directory: /home/p/paschalk
[01/24 03:30:57     95s] SPECIAL ROUTE ran on machine: cn89.it.auth.gr (Linux 3.10.0-1160.105.1.el7.x86_64 Xeon 2.10Ghz)
[01/24 03:30:57     95s] 
[01/24 03:30:57     95s] Begin option processing ...
[01/24 03:30:57     95s] srouteConnectPowerBump set to false
[01/24 03:30:57     95s] routeSelectNet set to "VDD VSS"
[01/24 03:30:57     95s] routeSpecial set to true
[01/24 03:30:57     95s] srouteBlockPin set to "useLef"
[01/24 03:30:57     95s] srouteBottomLayerLimit set to 1
[01/24 03:30:57     95s] srouteBottomTargetLayerLimit set to 1
[01/24 03:30:57     95s] srouteConnectConverterPin set to false
[01/24 03:30:57     95s] srouteCrossoverViaBottomLayer set to 1
[01/24 03:30:57     95s] srouteCrossoverViaTopLayer set to 11
[01/24 03:30:57     95s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/24 03:30:57     95s] srouteFollowCorePinEnd set to 3
[01/24 03:30:57     95s] srouteJogControl set to "preferWithChanges differentLayer"
[01/24 03:30:57     95s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[01/24 03:30:57     95s] sroutePadPinAllPorts set to true
[01/24 03:30:57     95s] sroutePreserveExistingRoutes set to true
[01/24 03:30:57     95s] srouteRoutePowerBarPortOnBothDir set to true
[01/24 03:30:57     95s] srouteStopBlockPin set to "nearestTarget"
[01/24 03:30:57     95s] srouteTopLayerLimit set to 11
[01/24 03:30:57     95s] srouteTopTargetLayerLimit set to 11
[01/24 03:30:57     95s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3124.00 megs.
[01/24 03:30:57     95s] 
[01/24 03:30:57     95s] Reading DB technology information...
[01/24 03:30:57     95s] Finished reading DB technology information.
[01/24 03:30:57     95s] Reading floorplan and netlist information...
[01/24 03:30:57     95s] Finished reading floorplan and netlist information.
[01/24 03:30:57     95s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[01/24 03:30:57     95s] Read in 24 layers, 11 routing layers, 1 overlap layer
[01/24 03:30:57     95s] Read in 2 nondefault rules, 0 used
[01/24 03:30:57     95s] Read in 583 macros, 104 used
[01/24 03:30:57     95s] Read in 104 components
[01/24 03:30:57     95s]   104 core components: 104 unplaced, 0 placed, 0 fixed
[01/24 03:30:57     95s] Read in 1 physical pins
[01/24 03:30:57     95s]   1 physical pins: 0 unplaced, 0 placed, 1 fixed
[01/24 03:30:57     95s] Read in 409 logical pins
[01/24 03:30:57     95s] Read in 401 nets
[01/24 03:30:57     95s] Read in 2 special nets, 2 routed
[01/24 03:30:57     95s] Read in 209 terminals
[01/24 03:30:57     95s] 2 nets selected.
[01/24 03:30:57     95s] 
[01/24 03:30:57     95s] Begin power routing ...
[01/24 03:30:57     95s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/24 03:30:57     95s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/24 03:30:57     95s] Type 'man IMPSR-1256' for more detail.
[01/24 03:30:57     95s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/24 03:30:57     95s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/24 03:30:57     95s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/24 03:30:57     95s] Type 'man IMPSR-1256' for more detail.
[01/24 03:30:57     95s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/24 03:30:57     95s] CPU time for VDD FollowPin 0 seconds
[01/24 03:30:57     95s] CPU time for VSS FollowPin 0 seconds
[01/24 03:30:57     95s]   Number of IO ports routed: 1
[01/24 03:30:57     95s]   Number of Block ports routed: 0
[01/24 03:30:57     95s]   Number of Stripe ports routed: 0
[01/24 03:30:57     95s]   Number of Core ports routed: 0
[01/24 03:30:57     95s]   Number of Pad ports routed: 0
[01/24 03:30:57     95s]   Number of Power Bump ports routed: 0
[01/24 03:30:57     95s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3126.00 megs.
[01/24 03:30:57     95s] 
[01/24 03:30:57     95s] 
[01/24 03:30:57     95s] 
[01/24 03:30:57     95s]  Begin updating DB with routing results ...
[01/24 03:30:57     95s]  Updating DB with 1 io pins ...
[01/24 03:30:57     95s]  Updating DB with 0 via definition ...
[01/24 03:30:57     95s] sroute created 1 wire.
[01/24 03:30:57     95s] ViaGen created 1 via, deleted 0 via to avoid violation.
[01/24 03:30:57     95s] +--------+----------------+----------------+
[01/24 03:30:57     95s] |  Layer |     Created    |     Deleted    |
[01/24 03:30:57     95s] +--------+----------------+----------------+
[01/24 03:30:57     95s] | Metal10|        1       |       NA       |
[01/24 03:30:57     95s] |  Via10 |        1       |        0       |
[01/24 03:30:57     95s] +--------+----------------+----------------+
[01/24 03:31:12     96s] <CMD> zoomBox -0.50000 -0.05000 20.02700 17.37000
[01/24 03:31:12     96s] <CMD> zoomBox 2.22850 1.76650 19.67650 16.57350
[01/24 03:31:12     96s] <CMD> zoomBox 9.61900 6.68650 18.72700 14.41600
[01/24 03:31:13     97s] <CMD> zoomBox 8.23000 5.99600 18.94550 15.08950
[01/24 03:31:14     97s] <CMD> zoomBox 6.60100 5.19100 19.20750 15.88950
[01/24 03:31:14     97s] <CMD> zoomBox 2.43250 3.13000 19.88100 17.93750
[01/24 03:31:14     97s] <CMD> zoomBox 0.32150 1.81550 20.84900 19.23600
[01/24 03:31:15     97s] <CMD> zoomBox -2.16200 0.26900 21.98800 20.76350
[01/24 03:31:16     97s] <CMD> undo
[01/24 03:31:18     97s] <CMD> zoomBox -5.50350 -2.16250 22.90850 21.94900
[01/24 03:31:22     97s] <CMD> zoomBox -3.17150 -0.30450 20.97900 20.19050
[01/24 03:31:25     98s] <CMD> zoomBox 2.00000 3.74600 16.83200 16.33300
[01/24 03:31:26     98s] <CMD> zoomBox 3.22050 4.87150 15.82750 15.57050
[01/24 03:31:26     98s] <CMD> zoomBox 4.25550 5.83050 14.97150 14.92450
[01/24 03:31:26     98s] <CMD> zoomBox 5.13500 6.64550 14.24350 14.37550
[01/24 03:31:27     98s] <CMD> selectWire 10.2000 10.2100 219.0000 13.2100 11 VDD
[01/24 03:31:28     98s] <CMD> deselectAll
[01/24 03:31:28     98s] <CMD> selectWire 10.2000 10.2100 219.0000 13.2100 11 VDD
[01/24 03:31:31     98s] <CMD> deselectAll
[01/24 03:31:31     98s] <CMD> selectWire 10.2000 10.2100 219.0000 13.2100 11 VDD
[01/24 03:32:02    101s] <CMD> dbSetStripBoxState [uiGetRecordObjByInfo -objType sWire -rect {10.2 10.21 219.0 13.21} -layer 11 -name VDD] ROUTED
[01/24 03:32:05    101s] <CMD> zoomBox 2.99900 5.33750 15.60600 16.03650
[01/24 03:32:05    101s] <CMD> zoomBox 1.64000 4.50550 16.47250 17.09300
[01/24 03:32:05    101s] <CMD> zoomBox 0.08900 3.62850 17.53900 18.43750
[01/24 03:32:07    101s] <CMD> zoomBox -3.54450 -0.12450 20.60850 20.37250
[01/24 03:32:07    101s] <CMD> zoomBox -5.86600 -2.41850 22.54950 21.69600
[01/24 03:32:07    101s] <CMD> deselectAll
[01/24 03:32:07    101s] <CMD> selectPhyPin 16.0000 0.0000 19.0000 12.0000 10 VDD
[01/24 03:32:08    101s] <CMD> deleteSelectedFromFPlan
[01/24 03:32:11    101s] <CMD> createPGPin VDD -net VDD -geom Metal10 10.2 0 13.2 13.21
[01/24 03:32:13    102s] <CMD> selectPhyPin 10.2000 0.0000 13.2000 13.2100 10 VDD
[01/24 03:32:14    102s] <CMD> deselectAll
[01/24 03:32:18    102s] <CMD> selectVia 4.2000 4.2100 7.2000 7.2100 11 VSS
[01/24 03:32:41    104s] <CMD> zoomBox -4.35000 -1.42600 19.80350 19.07150
[01/24 03:32:41    104s] <CMD> zoomBox -3.06100 -0.58250 17.46950 16.84050
[01/24 03:32:42    104s] <CMD> zoomBox -1.96550 0.13450 15.48550 14.94400
[01/24 03:32:42    104s] <CMD> zoomBox -1.03400 0.74400 13.79900 13.33200
[01/24 03:32:42    104s] <CMD> deselectAll
[01/24 03:32:42    104s] <CMD> selectVia 4.2000 4.2100 7.2000 7.2100 11 VSS
[01/24 03:32:43    104s] <CMD> deselectAll
[01/24 03:32:43    104s] <CMD> selectWire 4.2000 4.2100 7.2000 220.7500 10 VSS
[01/24 03:32:43    104s] <CMD> deselectAll
[01/24 03:32:43    104s] <CMD> selectWire 4.2000 4.2100 7.2000 220.7500 10 VSS
[01/24 03:32:44    104s] <CMD> deselectAll
[01/24 03:32:44    104s] <CMD> selectWire 4.2000 4.2100 225.0000 7.2100 11 VSS
[01/24 03:32:44    104s] <CMD> deselectAll
[01/24 03:32:44    104s] <CMD> selectVia 4.2000 4.2100 7.2000 7.2100 11 VSS
[01/24 03:32:46    105s] <CMD> deselectAll
[01/24 03:32:46    105s] <CMD> selectVia 4.2000 4.2100 7.2000 7.2100 11 VSS
[01/24 03:32:54    105s] <CMD> deselectAll
[01/24 03:32:54    105s] <CMD> selectWire 4.2000 4.2100 7.2000 220.7500 10 VSS
[01/24 03:33:42    109s] <CMD> createPGPin VSS -net VSS -geom Metal10 4.2 0 7.2 7.2
[01/24 03:33:44    109s] <CMD> zoomBox -2.73100 -0.71900 14.72000 14.09050
[01/24 03:33:44    109s] <CMD> zoomBox -4.72700 -2.44000 15.80350 14.98300
[01/24 03:33:44    109s] <CMD> zoomBox -7.07500 -4.46450 17.07850 16.03300
[01/24 03:33:57    110s] <CMD> zoomBox -8.75700 -6.25150 19.65900 17.86350
[01/24 03:33:58    110s] <CMD> zoomBox -10.42400 -8.32100 23.00650 20.04950
[01/24 03:33:58    110s] <CMD> zoomBox -12.37000 -10.74800 26.96000 22.62900
[01/24 03:33:58    110s] <CMD> zoomBox -14.61500 -13.56750 31.65600 25.70000
[01/24 03:33:59    110s] <CMD> zoomBox -23.98050 -25.26450 51.36400 38.67600
[01/24 03:33:59    110s] <CMD> zoomBox -56.59500 -56.87350 113.21300 87.23250
[01/24 03:34:00    110s] <CMD> zoomBox -93.90150 -77.65600 182.60250 156.99700
[01/24 03:34:00    110s] <CMD> zoomBox -130.99650 -97.77800 251.70850 227.00150
[01/24 03:34:00    110s] <CMD> zoomBox -154.58650 -110.53400 295.65500 271.55950
[01/24 03:35:02    115s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/24 03:35:02    115s] <CMD> setEndCapMode -reset
[01/24 03:35:02    115s] <CMD> setEndCapMode -boundary_tap false
[01/24 03:35:02    115s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[01/24 03:35:02    115s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
[01/24 03:35:02    115s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[01/24 03:35:02    115s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[01/24 03:35:02    115s] <CMD> setPlaceMode -reset
[01/24 03:35:02    115s] <CMD> setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[01/24 03:35:07    116s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/24 03:35:07    116s] <CMD> setEndCapMode -reset
[01/24 03:35:07    116s] <CMD> setEndCapMode -boundary_tap false
[01/24 03:35:07    116s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[01/24 03:35:21    117s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/24 03:35:21    117s] <CMD> setEndCapMode -reset
[01/24 03:35:21    117s] <CMD> setEndCapMode -boundary_tap false
[01/24 03:35:21    117s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[01/24 03:35:41    118s] <CMD> setDesignMode -process 45
[01/24 03:35:41    118s] ##  Process: 45            (User Set)               
[01/24 03:35:41    118s] ##     Node: (not set)                           
[01/24 03:35:41    118s] 
##  Check design process and node:  
##  Design tech node is not set.

[01/24 03:35:41    118s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[01/24 03:35:41    118s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[01/24 03:35:41    118s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[01/24 03:35:41    118s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[01/24 03:35:41    118s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[01/24 03:35:49    119s] <CMD> place_opt_design
[01/24 03:35:49    119s] **INFO: User settings:
[01/24 03:35:49    119s] setDesignMode -process                              45
[01/24 03:35:49    119s] setExtractRCMode -coupling_c_th                     0.1
[01/24 03:35:49    119s] setExtractRCMode -relative_c_th                     1
[01/24 03:35:49    119s] setExtractRCMode -total_c_th                        0
[01/24 03:35:49    119s] setUsefulSkewMode -maxAllowedDelay                  1
[01/24 03:35:49    119s] setUsefulSkewMode -noBoundary                       false
[01/24 03:35:49    119s] setDelayCalMode -engine                             aae
[01/24 03:35:49    119s] setPlaceMode -place_detail_check_route              false
[01/24 03:35:49    119s] setPlaceMode -place_detail_preserve_routing         true
[01/24 03:35:49    119s] setPlaceMode -place_detail_remove_affected_routing  false
[01/24 03:35:49    119s] setPlaceMode -place_detail_swap_eeq_cells           false
[01/24 03:35:49    119s] setPlaceMode -place_global_clock_gate_aware         true
[01/24 03:35:49    119s] setPlaceMode -place_global_cong_effort              high
[01/24 03:35:49    119s] setPlaceMode -place_global_ignore_scan              true
[01/24 03:35:49    119s] setPlaceMode -place_global_ignore_spare             false
[01/24 03:35:49    119s] setPlaceMode -place_global_module_aware_spare       false
[01/24 03:35:49    119s] setPlaceMode -place_global_place_io_pins            true
[01/24 03:35:49    119s] setPlaceMode -place_global_reorder_scan             true
[01/24 03:35:49    119s] setPlaceMode -powerDriven                           false
[01/24 03:35:49    119s] setPlaceMode -timingDriven                          true
[01/24 03:35:49    119s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[01/24 03:35:49    119s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[01/24 03:35:49    119s] 
[01/24 03:35:49    119s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:01:59.1/0:17:29.3 (0.1), mem = 1681.5M
[01/24 03:35:49    119s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[01/24 03:35:49    119s] *** Starting GigaPlace ***
[01/24 03:35:49    119s] #optDebug: fT-E <X 2 3 1 0>
[01/24 03:35:49    119s] OPERPROF: Starting DPlace-Init at level 1, MEM:1681.5M, EPOCH TIME: 1706060149.651073
[01/24 03:35:49    119s] Processing tracks to init pin-track alignment.
[01/24 03:35:49    119s] z: 2, totalTracks: 1
[01/24 03:35:49    119s] z: 4, totalTracks: 1
[01/24 03:35:49    119s] z: 6, totalTracks: 1
[01/24 03:35:49    119s] z: 8, totalTracks: 1
[01/24 03:35:49    119s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:35:49    119s] All LLGs are deleted
[01/24 03:35:49    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:35:49    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:35:49    119s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1681.5M, EPOCH TIME: 1706060149.805118
[01/24 03:35:49    119s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1681.5M, EPOCH TIME: 1706060149.805553
[01/24 03:35:49    119s] # Building picorv32 llgBox search-tree.
[01/24 03:35:49    119s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1681.5M, EPOCH TIME: 1706060149.808071
[01/24 03:35:49    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:35:49    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:35:49    119s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1681.5M, EPOCH TIME: 1706060149.809887
[01/24 03:35:49    119s] Max number of tech site patterns supported in site array is 256.
[01/24 03:35:49    119s] Core basic site is CoreSite
[01/24 03:35:49    119s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1681.5M, EPOCH TIME: 1706060149.838012
[01/24 03:35:49    119s] After signature check, allow fast init is false, keep pre-filter is false.
[01/24 03:35:49    119s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/24 03:35:49    119s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1681.5M, EPOCH TIME: 1706060149.838710
[01/24 03:35:49    119s] Use non-trimmed site array because memory saving is not enough.
[01/24 03:35:49    119s] SiteArray: non-trimmed site array dimensions = 114 x 996
[01/24 03:35:49    119s] SiteArray: use 585,728 bytes
[01/24 03:35:49    119s] SiteArray: current memory after site array memory allocation 1682.1M
[01/24 03:35:49    119s] SiteArray: FP blocked sites are writable
[01/24 03:35:49    119s] Estimated cell power/ground rail width = 0.160 um
[01/24 03:35:49    119s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 03:35:49    119s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1682.1M, EPOCH TIME: 1706060149.842198
[01/24 03:35:49    119s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1682.1M, EPOCH TIME: 1706060149.842378
[01/24 03:35:49    119s] SiteArray: number of non floorplan blocked sites for llg default is 113544
[01/24 03:35:49    119s] Atter site array init, number of instance map data is 0.
[01/24 03:35:49    119s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.035, MEM:1682.1M, EPOCH TIME: 1706060149.844598
[01/24 03:35:49    119s] 
[01/24 03:35:49    119s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:35:49    119s] OPERPROF:     Starting CMU at level 3, MEM:1682.1M, EPOCH TIME: 1706060149.846265
[01/24 03:35:49    119s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1682.1M, EPOCH TIME: 1706060149.847500
[01/24 03:35:49    119s] 
[01/24 03:35:49    119s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:35:49    119s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.041, MEM:1682.1M, EPOCH TIME: 1706060149.848788
[01/24 03:35:49    119s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1682.1M, EPOCH TIME: 1706060149.848876
[01/24 03:35:49    119s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1682.1M, EPOCH TIME: 1706060149.848948
[01/24 03:35:49    119s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1682.1MB).
[01/24 03:35:49    119s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.201, MEM:1682.1M, EPOCH TIME: 1706060149.852550
[01/24 03:35:49    119s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1682.1M, EPOCH TIME: 1706060149.852610
[01/24 03:35:49    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:35:49    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:35:49    119s] All LLGs are deleted
[01/24 03:35:49    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:35:49    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:35:49    119s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1682.1M, EPOCH TIME: 1706060149.858237
[01/24 03:35:49    119s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1682.1M, EPOCH TIME: 1706060149.858484
[01/24 03:35:49    119s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:1676.1M, EPOCH TIME: 1706060149.862616
[01/24 03:35:49    119s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:59.3/0:17:29.5 (0.1), mem = 1676.1M
[01/24 03:35:49    119s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/24 03:35:49    119s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 2019, percentage of missing scan cell = 0.00% (0 / 2019)
[01/24 03:35:49    119s] no activity file in design. spp won't run.
[01/24 03:35:50    119s] #Start colorize_geometry on Wed Jan 24 03:35:50 2024
[01/24 03:35:50    119s] #
[01/24 03:35:50    119s] ### Time Record (colorize_geometry) is installed.
[01/24 03:35:50    119s] ### Time Record (Pre Callback) is installed.
[01/24 03:35:50    119s] ### Time Record (Pre Callback) is uninstalled.
[01/24 03:35:50    119s] ### Time Record (DB Import) is installed.
[01/24 03:35:50    119s] ### info: trigger incremental cell import ( 583 new cells ).
[01/24 03:35:50    119s] ### info: trigger incremental reloading library data ( #cell = 583 ).
[01/24 03:35:50    119s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=465283119 placement=1784484494 pin_access=1 inst_pattern=1
[01/24 03:35:50    119s] ### Time Record (DB Import) is uninstalled.
[01/24 03:35:50    119s] ### Time Record (DB Export) is installed.
[01/24 03:35:50    119s] Extracting standard cell pins and blockage ...... 
[01/24 03:35:50    119s] Pin and blockage extraction finished
[01/24 03:35:50    119s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=465283119 placement=1784484494 pin_access=1 inst_pattern=1
[01/24 03:35:50    119s] ### Time Record (DB Export) is uninstalled.
[01/24 03:35:50    119s] ### Time Record (Post Callback) is installed.
[01/24 03:35:50    119s] ### Time Record (Post Callback) is uninstalled.
[01/24 03:35:50    119s] #
[01/24 03:35:50    119s] #colorize_geometry statistics:
[01/24 03:35:50    119s] #Cpu time = 00:00:00
[01/24 03:35:50    119s] #Elapsed time = 00:00:00
[01/24 03:35:50    119s] #Increased memory = 32.35 (MB)
[01/24 03:35:50    119s] #Total memory = 1287.08 (MB)
[01/24 03:35:50    119s] #Peak memory = 1287.99 (MB)
[01/24 03:35:50    119s] #Number of warnings = 0
[01/24 03:35:50    119s] #Total number of warnings = 0
[01/24 03:35:50    119s] #Number of fails = 0
[01/24 03:35:50    119s] #Total number of fails = 0
[01/24 03:35:50    119s] #Complete colorize_geometry on Wed Jan 24 03:35:50 2024
[01/24 03:35:50    119s] #
[01/24 03:35:50    119s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/24 03:35:50    119s] ### Time Record (colorize_geometry) is uninstalled.
[01/24 03:35:50    119s] ### 
[01/24 03:35:50    119s] ###   Scalability Statistics
[01/24 03:35:50    119s] ### 
[01/24 03:35:50    119s] ### ------------------------+----------------+----------------+----------------+
[01/24 03:35:50    119s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[01/24 03:35:50    119s] ### ------------------------+----------------+----------------+----------------+
[01/24 03:35:50    119s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[01/24 03:35:50    119s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[01/24 03:35:50    119s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[01/24 03:35:50    119s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[01/24 03:35:50    119s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[01/24 03:35:50    119s] ### ------------------------+----------------+----------------+----------------+
[01/24 03:35:50    119s] ### 
[01/24 03:35:50    119s] {MMLU 0 0 9854}
[01/24 03:35:50    119s] ### Creating LA Mngr. totSessionCpu=0:02:00 mem=1714.1M
[01/24 03:35:50    119s] ### Creating LA Mngr, finished. totSessionCpu=0:02:00 mem=1714.1M
[01/24 03:35:50    119s] *** Start deleteBufferTree ***
[01/24 03:35:50    120s] Info: Detect buffers to remove automatically.
[01/24 03:35:50    120s] Analyzing netlist ...
[01/24 03:35:51    120s] Updating netlist
[01/24 03:35:51    120s] 
[01/24 03:35:51    120s] *summary: 36 instances (buffers/inverters) removed
[01/24 03:35:51    120s] *** Finish deleteBufferTree (0:00:00.7) ***
[01/24 03:35:51    120s] Effort level <high> specified for tdgp_reg2reg_default path_group
[01/24 03:35:51    120s] Info: 1 threads available for lower-level modules during optimization.
[01/24 03:35:51    120s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1777.9M, EPOCH TIME: 1706060151.198633
[01/24 03:35:51    120s] Deleted 0 physical inst  (cell - / prefix -).
[01/24 03:35:51    120s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1777.9M, EPOCH TIME: 1706060151.199102
[01/24 03:35:51    120s] INFO: #ExclusiveGroups=0
[01/24 03:35:51    120s] INFO: There are no Exclusive Groups.
[01/24 03:35:51    120s] No user-set net weight.
[01/24 03:35:51    120s] Net fanout histogram:
[01/24 03:35:51    120s] 2		: 6045 (61.7%) nets
[01/24 03:35:51    120s] 3		: 2511 (25.6%) nets
[01/24 03:35:51    120s] 4     -	14	: 922 (9.4%) nets
[01/24 03:35:51    120s] 15    -	39	: 301 (3.1%) nets
[01/24 03:35:51    120s] 40    -	79	: 8 (0.1%) nets
[01/24 03:35:51    120s] 80    -	159	: 2 (0.0%) nets
[01/24 03:35:51    120s] 160   -	319	: 3 (0.0%) nets
[01/24 03:35:51    120s] 320   -	639	: 0 (0.0%) nets
[01/24 03:35:51    120s] 640   -	1279	: 0 (0.0%) nets
[01/24 03:35:51    120s] 1280  -	2559	: 0 (0.0%) nets
[01/24 03:35:51    120s] 2560  -	5119	: 0 (0.0%) nets
[01/24 03:35:51    120s] 5120+		: 0 (0.0%) nets
[01/24 03:35:51    120s] no activity file in design. spp won't run.
[01/24 03:35:51    120s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[01/24 03:35:51    120s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[01/24 03:35:51    120s] Define the scan chains before using this option.
[01/24 03:35:51    120s] Type 'man IMPSP-9042' for more detail.
[01/24 03:35:51    120s] Processing tracks to init pin-track alignment.
[01/24 03:35:51    120s] z: 2, totalTracks: 1
[01/24 03:35:51    120s] z: 4, totalTracks: 1
[01/24 03:35:51    120s] z: 6, totalTracks: 1
[01/24 03:35:51    120s] z: 8, totalTracks: 1
[01/24 03:35:51    120s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:35:51    120s] All LLGs are deleted
[01/24 03:35:51    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:35:51    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:35:51    120s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1777.9M, EPOCH TIME: 1706060151.216423
[01/24 03:35:51    120s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1777.9M, EPOCH TIME: 1706060151.216806
[01/24 03:35:51    120s] #std cell=8855 (0 fixed + 8855 movable) #buf cell=0 #inv cell=338 #block=0 (0 floating + 0 preplaced)
[01/24 03:35:51    120s] #ioInst=0 #net=9792 #term=34278 #term/net=3.50, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=304
[01/24 03:35:51    120s] stdCell: 8855 single + 0 double + 0 multi
[01/24 03:35:51    120s] Total standard cell length = 15.8574 (mm), area = 0.0271 (mm^2)
[01/24 03:35:51    120s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1777.9M, EPOCH TIME: 1706060151.220384
[01/24 03:35:51    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:35:51    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:35:51    120s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1777.9M, EPOCH TIME: 1706060151.221965
[01/24 03:35:51    120s] Max number of tech site patterns supported in site array is 256.
[01/24 03:35:51    120s] Core basic site is CoreSite
[01/24 03:35:51    120s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1777.9M, EPOCH TIME: 1706060151.250215
[01/24 03:35:51    120s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 03:35:51    120s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/24 03:35:51    120s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1777.9M, EPOCH TIME: 1706060151.250994
[01/24 03:35:51    120s] SiteArray: non-trimmed site array dimensions = 114 x 996
[01/24 03:35:51    120s] SiteArray: use 585,728 bytes
[01/24 03:35:51    120s] SiteArray: current memory after site array memory allocation 1777.9M
[01/24 03:35:51    120s] SiteArray: FP blocked sites are writable
[01/24 03:35:51    120s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 03:35:51    120s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1777.9M, EPOCH TIME: 1706060151.254162
[01/24 03:35:51    120s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1777.9M, EPOCH TIME: 1706060151.254327
[01/24 03:35:51    120s] SiteArray: number of non floorplan blocked sites for llg default is 113544
[01/24 03:35:51    120s] Atter site array init, number of instance map data is 0.
[01/24 03:35:51    120s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1777.9M, EPOCH TIME: 1706060151.256258
[01/24 03:35:51    120s] 
[01/24 03:35:51    120s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:35:51    120s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.038, MEM:1777.9M, EPOCH TIME: 1706060151.258679
[01/24 03:35:51    120s] 
[01/24 03:35:51    120s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:35:51    120s] Average module density = 0.698.
[01/24 03:35:51    120s] Density for the design = 0.698.
[01/24 03:35:51    120s]        = stdcell_area 79287 sites (27116 um^2) / alloc_area 113544 sites (38832 um^2).
[01/24 03:35:51    120s] Pin Density = 0.3019.
[01/24 03:35:51    120s]             = total # of pins 34278 / total area 113544.
[01/24 03:35:51    120s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1777.9M, EPOCH TIME: 1706060151.262361
[01/24 03:35:51    120s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.001, MEM:1777.9M, EPOCH TIME: 1706060151.263577
[01/24 03:35:51    120s] OPERPROF: Starting pre-place ADS at level 1, MEM:1777.9M, EPOCH TIME: 1706060151.264081
[01/24 03:35:51    120s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1777.9M, EPOCH TIME: 1706060151.268022
[01/24 03:35:51    120s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1777.9M, EPOCH TIME: 1706060151.268113
[01/24 03:35:51    120s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1777.9M, EPOCH TIME: 1706060151.268207
[01/24 03:35:51    120s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1777.9M, EPOCH TIME: 1706060151.268268
[01/24 03:35:51    120s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1777.9M, EPOCH TIME: 1706060151.268330
[01/24 03:35:51    120s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1777.9M, EPOCH TIME: 1706060151.268687
[01/24 03:35:51    120s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1777.9M, EPOCH TIME: 1706060151.268762
[01/24 03:35:51    120s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1777.9M, EPOCH TIME: 1706060151.268907
[01/24 03:35:51    120s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1777.9M, EPOCH TIME: 1706060151.268965
[01/24 03:35:51    120s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1777.9M, EPOCH TIME: 1706060151.269081
[01/24 03:35:51    120s] ADSU 0.698 -> 0.745. site 113544.000 -> 106404.800. GS 13.680
[01/24 03:35:51    120s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.013, MEM:1777.9M, EPOCH TIME: 1706060151.277508
[01/24 03:35:51    120s] OPERPROF: Starting spMPad at level 1, MEM:1774.9M, EPOCH TIME: 1706060151.278309
[01/24 03:35:51    120s] OPERPROF:   Starting spContextMPad at level 2, MEM:1774.9M, EPOCH TIME: 1706060151.278926
[01/24 03:35:51    120s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1774.9M, EPOCH TIME: 1706060151.279026
[01/24 03:35:51    120s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1774.9M, EPOCH TIME: 1706060151.279087
[01/24 03:35:51    120s] Initial padding reaches pin density 0.600 for top
[01/24 03:35:51    120s] InitPadU 0.745 -> 0.848 for top
[01/24 03:35:51    120s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1774.9M, EPOCH TIME: 1706060151.295271
[01/24 03:35:51    120s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.002, MEM:1774.9M, EPOCH TIME: 1706060151.296782
[01/24 03:35:51    120s] === lastAutoLevel = 8 
[01/24 03:35:51    120s] OPERPROF: Starting spInitNetWt at level 1, MEM:1774.9M, EPOCH TIME: 1706060151.301151
[01/24 03:35:51    120s] no activity file in design. spp won't run.
[01/24 03:35:51    120s] [spp] 0
[01/24 03:35:51    120s] [adp] 0:1:1:3
[01/24 03:35:51    120s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.003, MEM:1774.9M, EPOCH TIME: 1706060151.303723
[01/24 03:35:51    120s] Clock gating cells determined by native netlist tracing.
[01/24 03:35:51    120s] no activity file in design. spp won't run.
[01/24 03:35:51    120s] no activity file in design. spp won't run.
[01/24 03:35:51    120s] OPERPROF: Starting npMain at level 1, MEM:1774.9M, EPOCH TIME: 1706060151.305422
[01/24 03:35:52    120s] OPERPROF:   Starting npPlace at level 2, MEM:1786.6M, EPOCH TIME: 1706060152.341420
[01/24 03:35:52    120s] Iteration  1: Total net bbox = 1.295e-09 (5.22e-10 7.74e-10)
[01/24 03:35:52    120s]               Est.  stn bbox = 1.382e-09 (5.61e-10 8.21e-10)
[01/24 03:35:52    120s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1790.6M
[01/24 03:35:52    120s] Iteration  2: Total net bbox = 1.295e-09 (5.22e-10 7.74e-10)
[01/24 03:35:52    120s]               Est.  stn bbox = 1.382e-09 (5.61e-10 8.21e-10)
[01/24 03:35:52    120s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1790.6M
[01/24 03:35:52    120s] OPERPROF:     Starting InitSKP at level 3, MEM:1791.6M, EPOCH TIME: 1706060152.371819
[01/24 03:35:52    120s] 
[01/24 03:35:52    120s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 03:35:52    120s] TLC MultiMap info (StdDelay):
[01/24 03:35:52    120s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 03:35:52    120s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 03:35:52    120s]  Setting StdDelay to: 38ps
[01/24 03:35:52    120s] 
[01/24 03:35:52    120s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 03:35:52    120s] 
[01/24 03:35:52    120s] TimeStamp Deleting Cell Server Begin ...
[01/24 03:35:52    120s] 
[01/24 03:35:52    120s] TimeStamp Deleting Cell Server End ...
[01/24 03:35:52    120s] 
[01/24 03:35:52    120s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 03:35:52    120s] TLC MultiMap info (StdDelay):
[01/24 03:35:52    120s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 03:35:52    120s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 03:35:52    120s]  Setting StdDelay to: 38ps
[01/24 03:35:52    120s] 
[01/24 03:35:52    120s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 03:35:53    121s] 
[01/24 03:35:53    121s] TimeStamp Deleting Cell Server Begin ...
[01/24 03:35:53    121s] 
[01/24 03:35:53    121s] TimeStamp Deleting Cell Server End ...
[01/24 03:35:53    121s] 
[01/24 03:35:53    121s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 03:35:53    121s] TLC MultiMap info (StdDelay):
[01/24 03:35:53    121s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 03:35:53    121s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 03:35:53    121s]  Setting StdDelay to: 38ps
[01/24 03:35:53    121s] 
[01/24 03:35:53    121s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 03:35:54    123s] *** Finished SKP initialization (cpu=0:00:02.5, real=0:00:02.0)***
[01/24 03:35:54    123s] OPERPROF:     Finished InitSKP at level 3, CPU:2.540, REAL:2.542, MEM:1855.9M, EPOCH TIME: 1706060154.914244
[01/24 03:35:55    123s] exp_mt_sequential is set from setPlaceMode option to 1
[01/24 03:35:55    123s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[01/24 03:35:55    123s] place_exp_mt_interval set to default 32
[01/24 03:35:55    123s] place_exp_mt_interval_bias (first half) set to default 0.750000
[01/24 03:35:55    124s] Iteration  3: Total net bbox = 1.810e+03 (9.30e+02 8.80e+02)
[01/24 03:35:55    124s]               Est.  stn bbox = 2.363e+03 (1.21e+03 1.15e+03)
[01/24 03:35:55    124s]               cpu = 0:00:03.2 real = 0:00:03.0 mem = 1869.8M
[01/24 03:35:57    126s] Iteration  4: Total net bbox = 8.132e+04 (4.55e+04 3.58e+04)
[01/24 03:35:57    126s]               Est.  stn bbox = 1.040e+05 (5.60e+04 4.80e+04)
[01/24 03:35:57    126s]               cpu = 0:00:02.4 real = 0:00:02.0 mem = 1890.1M
[01/24 03:35:57    126s] Iteration  5: Total net bbox = 8.132e+04 (4.55e+04 3.58e+04)
[01/24 03:35:57    126s]               Est.  stn bbox = 1.040e+05 (5.60e+04 4.80e+04)
[01/24 03:35:57    126s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1890.1M
[01/24 03:35:57    126s] OPERPROF:   Finished npPlace at level 2, CPU:5.650, REAL:5.628, MEM:1890.1M, EPOCH TIME: 1706060157.969851
[01/24 03:35:57    126s] OPERPROF: Finished npMain at level 1, CPU:5.700, REAL:6.676, MEM:1890.1M, EPOCH TIME: 1706060157.981690
[01/24 03:35:57    126s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1890.1M, EPOCH TIME: 1706060157.985624
[01/24 03:35:57    126s] *Info(CAP): clkGateAware moves 58 insts, mean move: 28.66 um, max move: 62.36 um
[01/24 03:35:57    126s] *Info(CAP): max move on inst (RC_CG_HIER_INST14/RC_CGIC_INST): (81.28, 173.21) --> (118.02, 147.59)
[01/24 03:35:57    126s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.003, MEM:1890.1M, EPOCH TIME: 1706060157.988153
[01/24 03:35:57    126s] OPERPROF: Starting npMain at level 1, MEM:1890.1M, EPOCH TIME: 1706060157.989327
[01/24 03:35:58    126s] OPERPROF:   Starting npPlace at level 2, MEM:1890.1M, EPOCH TIME: 1706060158.039342
[01/24 03:36:00    129s] Iteration  6: Total net bbox = 1.174e+05 (6.58e+04 5.16e+04)
[01/24 03:36:00    129s]               Est.  stn bbox = 1.540e+05 (8.22e+04 7.18e+04)
[01/24 03:36:00    129s]               cpu = 0:00:02.8 real = 0:00:02.0 mem = 1870.1M
[01/24 03:36:00    129s] OPERPROF:   Finished npPlace at level 2, CPU:2.850, REAL:2.824, MEM:1870.1M, EPOCH TIME: 1706060160.863154
[01/24 03:36:00    129s] OPERPROF: Finished npMain at level 1, CPU:2.920, REAL:2.893, MEM:1870.1M, EPOCH TIME: 1706060160.882240
[01/24 03:36:00    129s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1870.1M, EPOCH TIME: 1706060160.883364
[01/24 03:36:00    129s] *Info(CAP): clkGateAware moves 58 insts, mean move: 38.19 um, max move: 65.10 um
[01/24 03:36:00    129s] *Info(CAP): max move on inst (RC_CG_HIER_INST31/RC_CGIC_INST): (158.24, 203.77) --> (167.65, 148.08)
[01/24 03:36:00    129s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1870.1M, EPOCH TIME: 1706060160.884484
[01/24 03:36:00    129s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1870.1M, EPOCH TIME: 1706060160.884727
[01/24 03:36:00    129s] Starting Early Global Route rough congestion estimation: mem = 1870.1M
[01/24 03:36:00    129s] (I)      ==================== Layers =====================
[01/24 03:36:00    129s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:00    129s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 03:36:00    129s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:00    129s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 03:36:00    129s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 03:36:00    129s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 03:36:00    129s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 03:36:00    129s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 03:36:00    129s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 03:36:00    129s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 03:36:00    129s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 03:36:00    129s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 03:36:00    129s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 03:36:00    129s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 03:36:00    129s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 03:36:00    129s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 03:36:00    129s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 03:36:00    129s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 03:36:00    129s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 03:36:00    129s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 03:36:00    129s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 03:36:00    129s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 03:36:00    129s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 03:36:00    129s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 03:36:00    129s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 03:36:00    129s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:00    129s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 03:36:00    129s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 03:36:00    129s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 03:36:00    129s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 03:36:00    129s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 03:36:00    129s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 03:36:00    129s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 03:36:00    129s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 03:36:00    129s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 03:36:00    129s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 03:36:00    129s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 03:36:00    129s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 03:36:00    129s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 03:36:00    129s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 03:36:00    129s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:00    129s] (I)      Started Import and model ( Curr Mem: 1870.10 MB )
[01/24 03:36:00    129s] (I)      Default pattern map key = picorv32_default.
[01/24 03:36:00    129s] (I)      == Non-default Options ==
[01/24 03:36:00    129s] (I)      Print mode                                         : 2
[01/24 03:36:00    129s] (I)      Stop if highly congested                           : false
[01/24 03:36:00    129s] (I)      Maximum routing layer                              : 11
[01/24 03:36:00    129s] (I)      Assign partition pins                              : false
[01/24 03:36:00    129s] (I)      Support large GCell                                : true
[01/24 03:36:00    129s] (I)      Number of threads                                  : 1
[01/24 03:36:00    129s] (I)      Number of rows per GCell                           : 8
[01/24 03:36:00    129s] (I)      Max num rows per GCell                             : 32
[01/24 03:36:00    129s] (I)      Method to set GCell size                           : row
[01/24 03:36:00    129s] (I)      Counted 2449 PG shapes. We will not process PG shapes layer by layer.
[01/24 03:36:00    129s] (I)      Use row-based GCell size
[01/24 03:36:00    129s] (I)      Use row-based GCell align
[01/24 03:36:00    129s] (I)      layer 0 area = 80000
[01/24 03:36:00    129s] (I)      layer 1 area = 80000
[01/24 03:36:00    129s] (I)      layer 2 area = 80000
[01/24 03:36:00    129s] (I)      layer 3 area = 80000
[01/24 03:36:00    129s] (I)      layer 4 area = 80000
[01/24 03:36:00    129s] (I)      layer 5 area = 80000
[01/24 03:36:00    129s] (I)      layer 6 area = 80000
[01/24 03:36:00    129s] (I)      layer 7 area = 80000
[01/24 03:36:00    129s] (I)      layer 8 area = 80000
[01/24 03:36:00    129s] (I)      layer 9 area = 400000
[01/24 03:36:00    129s] (I)      layer 10 area = 400000
[01/24 03:36:00    129s] (I)      GCell unit size   : 3420
[01/24 03:36:00    129s] (I)      GCell multiplier  : 8
[01/24 03:36:00    129s] (I)      GCell row height  : 3420
[01/24 03:36:00    129s] (I)      Actual row height : 3420
[01/24 03:36:00    129s] (I)      GCell align ref   : 30000 30020
[01/24 03:36:00    129s] [NR-eGR] Track table information for default rule: 
[01/24 03:36:00    129s] [NR-eGR] Metal1 has single uniform track structure
[01/24 03:36:00    129s] [NR-eGR] Metal2 has single uniform track structure
[01/24 03:36:00    129s] [NR-eGR] Metal3 has single uniform track structure
[01/24 03:36:00    129s] [NR-eGR] Metal4 has single uniform track structure
[01/24 03:36:00    129s] [NR-eGR] Metal5 has single uniform track structure
[01/24 03:36:00    129s] [NR-eGR] Metal6 has single uniform track structure
[01/24 03:36:00    129s] [NR-eGR] Metal7 has single uniform track structure
[01/24 03:36:00    129s] [NR-eGR] Metal8 has single uniform track structure
[01/24 03:36:00    129s] [NR-eGR] Metal9 has single uniform track structure
[01/24 03:36:00    129s] [NR-eGR] Metal10 has single uniform track structure
[01/24 03:36:00    129s] [NR-eGR] Metal11 has single uniform track structure
[01/24 03:36:00    129s] (I)      ==================== Default via =====================
[01/24 03:36:00    129s] (I)      +----+------------------+----------------------------+
[01/24 03:36:00    129s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 03:36:00    129s] (I)      +----+------------------+----------------------------+
[01/24 03:36:00    129s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 03:36:00    129s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 03:36:00    129s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 03:36:00    129s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 03:36:00    129s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 03:36:00    129s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 03:36:00    129s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 03:36:00    129s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 03:36:00    129s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 03:36:00    129s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 03:36:00    129s] (I)      +----+------------------+----------------------------+
[01/24 03:36:00    129s] [NR-eGR] Read 3964 PG shapes
[01/24 03:36:00    129s] [NR-eGR] Read 0 clock shapes
[01/24 03:36:00    129s] [NR-eGR] Read 0 other shapes
[01/24 03:36:00    129s] [NR-eGR] #Routing Blockages  : 0
[01/24 03:36:00    129s] [NR-eGR] #Instance Blockages : 0
[01/24 03:36:00    129s] [NR-eGR] #PG Blockages       : 3964
[01/24 03:36:00    129s] [NR-eGR] #Halo Blockages     : 0
[01/24 03:36:00    129s] [NR-eGR] #Boundary Blockages : 0
[01/24 03:36:00    129s] [NR-eGR] #Clock Blockages    : 0
[01/24 03:36:00    129s] [NR-eGR] #Other Blockages    : 0
[01/24 03:36:00    129s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 03:36:00    129s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 03:36:00    129s] [NR-eGR] Read 9673 nets ( ignored 0 )
[01/24 03:36:00    129s] (I)      early_global_route_priority property id does not exist.
[01/24 03:36:00    129s] (I)      Read Num Blocks=3964  Num Prerouted Wires=0  Num CS=0
[01/24 03:36:00    129s] (I)      Layer 1 (V) : #blockages 460 : #preroutes 0
[01/24 03:36:00    129s] (I)      Layer 2 (H) : #blockages 460 : #preroutes 0
[01/24 03:36:00    129s] (I)      Layer 3 (V) : #blockages 460 : #preroutes 0
[01/24 03:36:00    129s] (I)      Layer 4 (H) : #blockages 460 : #preroutes 0
[01/24 03:36:00    129s] (I)      Layer 5 (V) : #blockages 460 : #preroutes 0
[01/24 03:36:00    129s] (I)      Layer 6 (H) : #blockages 460 : #preroutes 0
[01/24 03:36:00    129s] (I)      Layer 7 (V) : #blockages 460 : #preroutes 0
[01/24 03:36:00    129s] (I)      Layer 8 (H) : #blockages 460 : #preroutes 0
[01/24 03:36:00    129s] (I)      Layer 9 (V) : #blockages 254 : #preroutes 0
[01/24 03:36:00    129s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 03:36:00    129s] (I)      Number of ignored nets                =      0
[01/24 03:36:00    129s] (I)      Number of connected nets              =      0
[01/24 03:36:00    129s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 03:36:00    129s] (I)      Number of clock nets                  =     59.  Ignored: No
[01/24 03:36:00    129s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 03:36:00    129s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 03:36:00    129s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 03:36:00    129s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 03:36:00    129s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 03:36:00    129s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 03:36:00    129s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 03:36:00    129s] [NR-eGR] There are 59 clock nets ( 0 with NDR ).
[01/24 03:36:00    129s] (I)      Ndr track 0 does not exist
[01/24 03:36:00    129s] (I)      ---------------------Grid Graph Info--------------------
[01/24 03:36:00    129s] (I)      Routing area        : (0, 0) - (458400, 449920)
[01/24 03:36:00    129s] (I)      Core area           : (30000, 30020) - (428400, 419900)
[01/24 03:36:00    129s] (I)      Site width          :   400  (dbu)
[01/24 03:36:00    129s] (I)      Row height          :  3420  (dbu)
[01/24 03:36:00    129s] (I)      GCell row height    :  3420  (dbu)
[01/24 03:36:00    129s] (I)      GCell width         : 27360  (dbu)
[01/24 03:36:00    129s] (I)      GCell height        : 27360  (dbu)
[01/24 03:36:00    129s] (I)      Grid                :    17    17    11
[01/24 03:36:00    129s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 03:36:00    129s] (I)      Vertical capacity   :     0 27360     0 27360     0 27360     0 27360     0 27360     0
[01/24 03:36:00    129s] (I)      Horizontal capacity :     0     0 27360     0 27360     0 27360     0 27360     0 27360
[01/24 03:36:00    129s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 03:36:00    129s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 03:36:00    129s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 03:36:00    129s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 03:36:00    129s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 03:36:00    129s] (I)      Num tracks per GCell: 114.00 68.40 72.00 68.40 72.00 68.40 72.00 68.40 72.00 27.36 28.80
[01/24 03:36:00    129s] (I)      Total num of tracks :  1184  1146  1184  1146  1184  1146  1184  1146  1184   457   473
[01/24 03:36:00    129s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 03:36:00    129s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 03:36:00    129s] (I)      --------------------------------------------------------
[01/24 03:36:00    129s] 
[01/24 03:36:00    129s] [NR-eGR] ============ Routing rule table ============
[01/24 03:36:00    129s] [NR-eGR] Rule id: 0  Nets: 9673
[01/24 03:36:00    129s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 03:36:00    129s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 03:36:00    129s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 03:36:00    129s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:36:00    129s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:36:00    129s] [NR-eGR] ========================================
[01/24 03:36:00    129s] [NR-eGR] 
[01/24 03:36:00    129s] (I)      =============== Blocked Tracks ===============
[01/24 03:36:00    129s] (I)      +-------+---------+----------+---------------+
[01/24 03:36:00    129s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 03:36:00    129s] (I)      +-------+---------+----------+---------------+
[01/24 03:36:00    129s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 03:36:00    129s] (I)      |     2 |   19482 |     1054 |         5.41% |
[01/24 03:36:00    129s] (I)      |     3 |   20128 |      460 |         2.29% |
[01/24 03:36:00    129s] (I)      |     4 |   19482 |     1054 |         5.41% |
[01/24 03:36:00    129s] (I)      |     5 |   20128 |      460 |         2.29% |
[01/24 03:36:00    129s] (I)      |     6 |   19482 |     1054 |         5.41% |
[01/24 03:36:00    129s] (I)      |     7 |   20128 |      460 |         2.29% |
[01/24 03:36:00    129s] (I)      |     8 |   19482 |     1054 |         5.41% |
[01/24 03:36:00    129s] (I)      |     9 |   20128 |      920 |         4.57% |
[01/24 03:36:00    129s] (I)      |    10 |    7769 |      528 |         6.80% |
[01/24 03:36:00    129s] (I)      |    11 |    8041 |     1452 |        18.06% |
[01/24 03:36:00    129s] (I)      +-------+---------+----------+---------------+
[01/24 03:36:00    129s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1870.10 MB )
[01/24 03:36:00    129s] (I)      Reset routing kernel
[01/24 03:36:00    129s] (I)      numLocalWires=32205  numGlobalNetBranches=8753  numLocalNetBranches=7384
[01/24 03:36:00    129s] (I)      totalPins=33855  totalGlobalPin=12338 (36.44%)
[01/24 03:36:00    129s] (I)      total 2D Cap : 170707 = (86154 H, 84553 V)
[01/24 03:36:00    129s] (I)      
[01/24 03:36:00    129s] (I)      ============  Phase 1a Route ============
[01/24 03:36:00    129s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/24 03:36:00    129s] (I)      Usage: 10268 = (5593 H, 4675 V) = (6.49% H, 5.53% V) = (7.651e+04um H, 6.395e+04um V)
[01/24 03:36:00    129s] (I)      
[01/24 03:36:00    129s] (I)      ============  Phase 1b Route ============
[01/24 03:36:00    129s] (I)      Usage: 10268 = (5593 H, 4675 V) = (6.49% H, 5.53% V) = (7.651e+04um H, 6.395e+04um V)
[01/24 03:36:00    129s] (I)      eGR overflow: 0.00% H + 0.00% V
[01/24 03:36:00    129s] 
[01/24 03:36:00    129s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 03:36:00    129s] Finished Early Global Route rough congestion estimation: mem = 1870.1M
[01/24 03:36:00    129s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.080, REAL:0.078, MEM:1870.1M, EPOCH TIME: 1706060160.963034
[01/24 03:36:00    129s] earlyGlobalRoute rough estimation gcell size 8 row height
[01/24 03:36:00    129s] OPERPROF: Starting CDPad at level 1, MEM:1870.1M, EPOCH TIME: 1706060160.963387
[01/24 03:36:00    129s] CDPadU 0.848 -> 0.849. R=0.745, N=8855, GS=13.680
[01/24 03:36:00    129s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.025, MEM:1870.1M, EPOCH TIME: 1706060160.988542
[01/24 03:36:00    129s] OPERPROF: Starting npMain at level 1, MEM:1870.1M, EPOCH TIME: 1706060160.989653
[01/24 03:36:01    129s] OPERPROF:   Starting npPlace at level 2, MEM:1870.1M, EPOCH TIME: 1706060161.039708
[01/24 03:36:01    129s] AB param 100.0% (8855/8855).
[01/24 03:36:01    129s] OPERPROF:   Finished npPlace at level 2, CPU:0.070, REAL:0.061, MEM:1873.4M, EPOCH TIME: 1706060161.101136
[01/24 03:36:01    129s] OPERPROF: Finished npMain at level 1, CPU:0.130, REAL:0.129, MEM:1873.4M, EPOCH TIME: 1706060161.118613
[01/24 03:36:01    129s] Global placement CDP is working on the selected area.
[01/24 03:36:01    129s] OPERPROF: Starting npMain at level 1, MEM:1873.4M, EPOCH TIME: 1706060161.120028
[01/24 03:36:01    129s] OPERPROF:   Starting npPlace at level 2, MEM:1873.4M, EPOCH TIME: 1706060161.167814
[01/24 03:36:03    132s] OPERPROF:   Finished npPlace at level 2, CPU:2.740, REAL:2.720, MEM:1874.4M, EPOCH TIME: 1706060163.888187
[01/24 03:36:03    132s] OPERPROF: Finished npMain at level 1, CPU:2.810, REAL:2.788, MEM:1874.4M, EPOCH TIME: 1706060163.907643
[01/24 03:36:03    132s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1874.4M, EPOCH TIME: 1706060163.908697
[01/24 03:36:03    132s] *Info(CAP): clkGateAware moves 58 insts, mean move: 16.20 um, max move: 51.28 um
[01/24 03:36:03    132s] *Info(CAP): max move on inst (RC_CG_HIER_INST14/RC_CGIC_INST): (105.14, 159.54) --> (126.00, 129.12)
[01/24 03:36:03    132s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1874.4M, EPOCH TIME: 1706060163.909838
[01/24 03:36:03    132s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1874.4M, EPOCH TIME: 1706060163.910076
[01/24 03:36:03    132s] Starting Early Global Route rough congestion estimation: mem = 1874.4M
[01/24 03:36:03    132s] (I)      ==================== Layers =====================
[01/24 03:36:03    132s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:03    132s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 03:36:03    132s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:03    132s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 03:36:03    132s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 03:36:03    132s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 03:36:03    132s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 03:36:03    132s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 03:36:03    132s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 03:36:03    132s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 03:36:03    132s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 03:36:03    132s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 03:36:03    132s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 03:36:03    132s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 03:36:03    132s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 03:36:03    132s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 03:36:03    132s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 03:36:03    132s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 03:36:03    132s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 03:36:03    132s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 03:36:03    132s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 03:36:03    132s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 03:36:03    132s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 03:36:03    132s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 03:36:03    132s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 03:36:03    132s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:03    132s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 03:36:03    132s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 03:36:03    132s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 03:36:03    132s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 03:36:03    132s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 03:36:03    132s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 03:36:03    132s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 03:36:03    132s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 03:36:03    132s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 03:36:03    132s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 03:36:03    132s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 03:36:03    132s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 03:36:03    132s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 03:36:03    132s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 03:36:03    132s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:03    132s] (I)      Started Import and model ( Curr Mem: 1874.40 MB )
[01/24 03:36:03    132s] (I)      Default pattern map key = picorv32_default.
[01/24 03:36:03    132s] (I)      == Non-default Options ==
[01/24 03:36:03    132s] (I)      Print mode                                         : 2
[01/24 03:36:03    132s] (I)      Stop if highly congested                           : false
[01/24 03:36:03    132s] (I)      Maximum routing layer                              : 11
[01/24 03:36:03    132s] (I)      Assign partition pins                              : false
[01/24 03:36:03    132s] (I)      Support large GCell                                : true
[01/24 03:36:03    132s] (I)      Number of threads                                  : 1
[01/24 03:36:03    132s] (I)      Number of rows per GCell                           : 8
[01/24 03:36:03    132s] (I)      Max num rows per GCell                             : 32
[01/24 03:36:03    132s] (I)      Method to set GCell size                           : row
[01/24 03:36:03    132s] (I)      Counted 2449 PG shapes. We will not process PG shapes layer by layer.
[01/24 03:36:03    132s] (I)      Use row-based GCell size
[01/24 03:36:03    132s] (I)      Use row-based GCell align
[01/24 03:36:03    132s] (I)      layer 0 area = 80000
[01/24 03:36:03    132s] (I)      layer 1 area = 80000
[01/24 03:36:03    132s] (I)      layer 2 area = 80000
[01/24 03:36:03    132s] (I)      layer 3 area = 80000
[01/24 03:36:03    132s] (I)      layer 4 area = 80000
[01/24 03:36:03    132s] (I)      layer 5 area = 80000
[01/24 03:36:03    132s] (I)      layer 6 area = 80000
[01/24 03:36:03    132s] (I)      layer 7 area = 80000
[01/24 03:36:03    132s] (I)      layer 8 area = 80000
[01/24 03:36:03    132s] (I)      layer 9 area = 400000
[01/24 03:36:03    132s] (I)      layer 10 area = 400000
[01/24 03:36:03    132s] (I)      GCell unit size   : 3420
[01/24 03:36:03    132s] (I)      GCell multiplier  : 8
[01/24 03:36:03    132s] (I)      GCell row height  : 3420
[01/24 03:36:03    132s] (I)      Actual row height : 3420
[01/24 03:36:03    132s] (I)      GCell align ref   : 30000 30020
[01/24 03:36:03    132s] [NR-eGR] Track table information for default rule: 
[01/24 03:36:03    132s] [NR-eGR] Metal1 has single uniform track structure
[01/24 03:36:03    132s] [NR-eGR] Metal2 has single uniform track structure
[01/24 03:36:03    132s] [NR-eGR] Metal3 has single uniform track structure
[01/24 03:36:03    132s] [NR-eGR] Metal4 has single uniform track structure
[01/24 03:36:03    132s] [NR-eGR] Metal5 has single uniform track structure
[01/24 03:36:03    132s] [NR-eGR] Metal6 has single uniform track structure
[01/24 03:36:03    132s] [NR-eGR] Metal7 has single uniform track structure
[01/24 03:36:03    132s] [NR-eGR] Metal8 has single uniform track structure
[01/24 03:36:03    132s] [NR-eGR] Metal9 has single uniform track structure
[01/24 03:36:03    132s] [NR-eGR] Metal10 has single uniform track structure
[01/24 03:36:03    132s] [NR-eGR] Metal11 has single uniform track structure
[01/24 03:36:03    132s] (I)      ==================== Default via =====================
[01/24 03:36:03    132s] (I)      +----+------------------+----------------------------+
[01/24 03:36:03    132s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 03:36:03    132s] (I)      +----+------------------+----------------------------+
[01/24 03:36:03    132s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 03:36:03    132s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 03:36:03    132s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 03:36:03    132s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 03:36:03    132s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 03:36:03    132s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 03:36:03    132s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 03:36:03    132s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 03:36:03    132s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 03:36:03    132s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 03:36:03    132s] (I)      +----+------------------+----------------------------+
[01/24 03:36:03    132s] [NR-eGR] Read 3964 PG shapes
[01/24 03:36:03    132s] [NR-eGR] Read 0 clock shapes
[01/24 03:36:03    132s] [NR-eGR] Read 0 other shapes
[01/24 03:36:03    132s] [NR-eGR] #Routing Blockages  : 0
[01/24 03:36:03    132s] [NR-eGR] #Instance Blockages : 0
[01/24 03:36:03    132s] [NR-eGR] #PG Blockages       : 3964
[01/24 03:36:03    132s] [NR-eGR] #Halo Blockages     : 0
[01/24 03:36:03    132s] [NR-eGR] #Boundary Blockages : 0
[01/24 03:36:03    132s] [NR-eGR] #Clock Blockages    : 0
[01/24 03:36:03    132s] [NR-eGR] #Other Blockages    : 0
[01/24 03:36:03    132s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 03:36:03    132s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 03:36:03    132s] [NR-eGR] Read 9673 nets ( ignored 0 )
[01/24 03:36:03    132s] (I)      early_global_route_priority property id does not exist.
[01/24 03:36:03    132s] (I)      Read Num Blocks=3964  Num Prerouted Wires=0  Num CS=0
[01/24 03:36:03    132s] (I)      Layer 1 (V) : #blockages 460 : #preroutes 0
[01/24 03:36:03    132s] (I)      Layer 2 (H) : #blockages 460 : #preroutes 0
[01/24 03:36:03    132s] (I)      Layer 3 (V) : #blockages 460 : #preroutes 0
[01/24 03:36:03    132s] (I)      Layer 4 (H) : #blockages 460 : #preroutes 0
[01/24 03:36:03    132s] (I)      Layer 5 (V) : #blockages 460 : #preroutes 0
[01/24 03:36:03    132s] (I)      Layer 6 (H) : #blockages 460 : #preroutes 0
[01/24 03:36:03    132s] (I)      Layer 7 (V) : #blockages 460 : #preroutes 0
[01/24 03:36:03    132s] (I)      Layer 8 (H) : #blockages 460 : #preroutes 0
[01/24 03:36:03    132s] (I)      Layer 9 (V) : #blockages 254 : #preroutes 0
[01/24 03:36:03    132s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 03:36:03    132s] (I)      Number of ignored nets                =      0
[01/24 03:36:03    132s] (I)      Number of connected nets              =      0
[01/24 03:36:03    132s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 03:36:03    132s] (I)      Number of clock nets                  =     59.  Ignored: No
[01/24 03:36:03    132s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 03:36:03    132s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 03:36:03    132s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 03:36:03    132s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 03:36:03    132s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 03:36:03    132s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 03:36:03    132s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 03:36:03    132s] [NR-eGR] There are 59 clock nets ( 0 with NDR ).
[01/24 03:36:03    132s] (I)      Ndr track 0 does not exist
[01/24 03:36:03    132s] (I)      ---------------------Grid Graph Info--------------------
[01/24 03:36:03    132s] (I)      Routing area        : (0, 0) - (458400, 449920)
[01/24 03:36:03    132s] (I)      Core area           : (30000, 30020) - (428400, 419900)
[01/24 03:36:03    132s] (I)      Site width          :   400  (dbu)
[01/24 03:36:03    132s] (I)      Row height          :  3420  (dbu)
[01/24 03:36:03    132s] (I)      GCell row height    :  3420  (dbu)
[01/24 03:36:03    132s] (I)      GCell width         : 27360  (dbu)
[01/24 03:36:03    132s] (I)      GCell height        : 27360  (dbu)
[01/24 03:36:03    132s] (I)      Grid                :    17    17    11
[01/24 03:36:03    132s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 03:36:03    132s] (I)      Vertical capacity   :     0 27360     0 27360     0 27360     0 27360     0 27360     0
[01/24 03:36:03    132s] (I)      Horizontal capacity :     0     0 27360     0 27360     0 27360     0 27360     0 27360
[01/24 03:36:03    132s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 03:36:03    132s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 03:36:03    132s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 03:36:03    132s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 03:36:03    132s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 03:36:03    132s] (I)      Num tracks per GCell: 114.00 68.40 72.00 68.40 72.00 68.40 72.00 68.40 72.00 27.36 28.80
[01/24 03:36:03    132s] (I)      Total num of tracks :  1184  1146  1184  1146  1184  1146  1184  1146  1184   457   473
[01/24 03:36:03    132s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 03:36:03    132s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 03:36:03    132s] (I)      --------------------------------------------------------
[01/24 03:36:03    132s] 
[01/24 03:36:03    132s] [NR-eGR] ============ Routing rule table ============
[01/24 03:36:03    132s] [NR-eGR] Rule id: 0  Nets: 9673
[01/24 03:36:03    132s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 03:36:03    132s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 03:36:03    132s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 03:36:03    132s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:36:03    132s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:36:03    132s] [NR-eGR] ========================================
[01/24 03:36:03    132s] [NR-eGR] 
[01/24 03:36:03    132s] (I)      =============== Blocked Tracks ===============
[01/24 03:36:03    132s] (I)      +-------+---------+----------+---------------+
[01/24 03:36:03    132s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 03:36:03    132s] (I)      +-------+---------+----------+---------------+
[01/24 03:36:03    132s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 03:36:03    132s] (I)      |     2 |   19482 |     1054 |         5.41% |
[01/24 03:36:03    132s] (I)      |     3 |   20128 |      460 |         2.29% |
[01/24 03:36:03    132s] (I)      |     4 |   19482 |     1054 |         5.41% |
[01/24 03:36:03    132s] (I)      |     5 |   20128 |      460 |         2.29% |
[01/24 03:36:03    132s] (I)      |     6 |   19482 |     1054 |         5.41% |
[01/24 03:36:03    132s] (I)      |     7 |   20128 |      460 |         2.29% |
[01/24 03:36:03    132s] (I)      |     8 |   19482 |     1054 |         5.41% |
[01/24 03:36:03    132s] (I)      |     9 |   20128 |      920 |         4.57% |
[01/24 03:36:03    132s] (I)      |    10 |    7769 |      528 |         6.80% |
[01/24 03:36:03    132s] (I)      |    11 |    8041 |     1452 |        18.06% |
[01/24 03:36:03    132s] (I)      +-------+---------+----------+---------------+
[01/24 03:36:03    132s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1874.40 MB )
[01/24 03:36:03    132s] (I)      Reset routing kernel
[01/24 03:36:03    132s] (I)      numLocalWires=30406  numGlobalNetBranches=8596  numLocalNetBranches=6634
[01/24 03:36:03    132s] (I)      totalPins=33855  totalGlobalPin=13771 (40.68%)
[01/24 03:36:03    132s] (I)      total 2D Cap : 170707 = (86154 H, 84553 V)
[01/24 03:36:03    132s] (I)      
[01/24 03:36:03    132s] (I)      ============  Phase 1a Route ============
[01/24 03:36:03    132s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/24 03:36:03    132s] (I)      Usage: 11596 = (6599 H, 4997 V) = (7.66% H, 5.91% V) = (9.027e+04um H, 6.836e+04um V)
[01/24 03:36:03    132s] (I)      
[01/24 03:36:03    132s] (I)      ============  Phase 1b Route ============
[01/24 03:36:03    132s] (I)      Usage: 11596 = (6599 H, 4997 V) = (7.66% H, 5.91% V) = (9.027e+04um H, 6.836e+04um V)
[01/24 03:36:03    132s] (I)      eGR overflow: 0.00% H + 0.00% V
[01/24 03:36:03    132s] 
[01/24 03:36:03    132s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 03:36:03    132s] Finished Early Global Route rough congestion estimation: mem = 1874.4M
[01/24 03:36:03    132s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.080, REAL:0.076, MEM:1874.4M, EPOCH TIME: 1706060163.985848
[01/24 03:36:03    132s] earlyGlobalRoute rough estimation gcell size 8 row height
[01/24 03:36:03    132s] OPERPROF: Starting CDPad at level 1, MEM:1874.4M, EPOCH TIME: 1706060163.986188
[01/24 03:36:04    132s] CDPadU 0.849 -> 0.851. R=0.745, N=8855, GS=13.680
[01/24 03:36:04    132s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.026, MEM:1874.4M, EPOCH TIME: 1706060164.012469
[01/24 03:36:04    132s] OPERPROF: Starting npMain at level 1, MEM:1874.4M, EPOCH TIME: 1706060164.013568
[01/24 03:36:04    132s] OPERPROF:   Starting npPlace at level 2, MEM:1874.4M, EPOCH TIME: 1706060164.065322
[01/24 03:36:04    132s] OPERPROF:   Finished npPlace at level 2, CPU:0.060, REAL:0.061, MEM:1874.4M, EPOCH TIME: 1706060164.126719
[01/24 03:36:04    132s] OPERPROF: Finished npMain at level 1, CPU:0.140, REAL:0.132, MEM:1874.4M, EPOCH TIME: 1706060164.145504
[01/24 03:36:04    132s] Global placement CDP skipped at cutLevel 7.
[01/24 03:36:04    132s] Iteration  7: Total net bbox = 1.535e+05 (9.12e+04 6.23e+04)
[01/24 03:36:04    132s]               Est.  stn bbox = 1.966e+05 (1.12e+05 8.47e+04)
[01/24 03:36:04    132s]               cpu = 0:00:03.3 real = 0:00:04.0 mem = 1874.4M
[01/24 03:36:04    132s] Iteration  8: Total net bbox = 1.535e+05 (9.12e+04 6.23e+04)
[01/24 03:36:04    132s]               Est.  stn bbox = 1.966e+05 (1.12e+05 8.47e+04)
[01/24 03:36:04    132s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1874.4M
[01/24 03:36:04    132s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1874.4M, EPOCH TIME: 1706060164.169180
[01/24 03:36:04    132s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/24 03:36:04    132s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1874.4M, EPOCH TIME: 1706060164.170475
[01/24 03:36:04    132s] OPERPROF: Starting npMain at level 1, MEM:1874.4M, EPOCH TIME: 1706060164.171570
[01/24 03:36:04    132s] OPERPROF:   Starting npPlace at level 2, MEM:1874.4M, EPOCH TIME: 1706060164.225165
[01/24 03:36:07    135s] OPERPROF:   Finished npPlace at level 2, CPU:2.830, REAL:2.812, MEM:1870.4M, EPOCH TIME: 1706060167.036771
[01/24 03:36:07    135s] OPERPROF: Finished npMain at level 1, CPU:2.910, REAL:2.885, MEM:1870.4M, EPOCH TIME: 1706060167.056664
[01/24 03:36:07    135s] Legalizing MH Cells... 0 / 0 (level 5)
[01/24 03:36:07    135s] No instances found in the vector
[01/24 03:36:07    135s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1870.4M, DRC: 0)
[01/24 03:36:07    135s] 0 (out of 0) MH cells were successfully legalized.
[01/24 03:36:07    135s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1870.4M, EPOCH TIME: 1706060167.058463
[01/24 03:36:07    135s] *Info(CAP): clkGateAware moves 58 insts, mean move: 9.47 um, max move: 25.39 um
[01/24 03:36:07    135s] *Info(CAP): max move on inst (RC_CG_HIER_INST1/RC_CGIC_INST): (96.21, 75.22) --> (108.36, 61.98)
[01/24 03:36:07    135s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1870.4M, EPOCH TIME: 1706060167.059504
[01/24 03:36:07    135s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1870.4M, EPOCH TIME: 1706060167.059736
[01/24 03:36:07    135s] Starting Early Global Route rough congestion estimation: mem = 1870.4M
[01/24 03:36:07    135s] (I)      ==================== Layers =====================
[01/24 03:36:07    135s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:07    135s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 03:36:07    135s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:07    135s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 03:36:07    135s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 03:36:07    135s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 03:36:07    135s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 03:36:07    135s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 03:36:07    135s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 03:36:07    135s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 03:36:07    135s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 03:36:07    135s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 03:36:07    135s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 03:36:07    135s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 03:36:07    135s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 03:36:07    135s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 03:36:07    135s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 03:36:07    135s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 03:36:07    135s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 03:36:07    135s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 03:36:07    135s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 03:36:07    135s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 03:36:07    135s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 03:36:07    135s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 03:36:07    135s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 03:36:07    135s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:07    135s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 03:36:07    135s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 03:36:07    135s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 03:36:07    135s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 03:36:07    135s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 03:36:07    135s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 03:36:07    135s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 03:36:07    135s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 03:36:07    135s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 03:36:07    135s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 03:36:07    135s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 03:36:07    135s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 03:36:07    135s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 03:36:07    135s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 03:36:07    135s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:07    135s] (I)      Started Import and model ( Curr Mem: 1870.40 MB )
[01/24 03:36:07    135s] (I)      Default pattern map key = picorv32_default.
[01/24 03:36:07    135s] (I)      == Non-default Options ==
[01/24 03:36:07    135s] (I)      Print mode                                         : 2
[01/24 03:36:07    135s] (I)      Stop if highly congested                           : false
[01/24 03:36:07    135s] (I)      Maximum routing layer                              : 11
[01/24 03:36:07    135s] (I)      Assign partition pins                              : false
[01/24 03:36:07    135s] (I)      Support large GCell                                : true
[01/24 03:36:07    135s] (I)      Number of threads                                  : 1
[01/24 03:36:07    135s] (I)      Number of rows per GCell                           : 4
[01/24 03:36:07    135s] (I)      Max num rows per GCell                             : 32
[01/24 03:36:07    135s] (I)      Method to set GCell size                           : row
[01/24 03:36:07    135s] (I)      Counted 2449 PG shapes. We will not process PG shapes layer by layer.
[01/24 03:36:07    135s] (I)      Use row-based GCell size
[01/24 03:36:07    135s] (I)      Use row-based GCell align
[01/24 03:36:07    135s] (I)      layer 0 area = 80000
[01/24 03:36:07    135s] (I)      layer 1 area = 80000
[01/24 03:36:07    135s] (I)      layer 2 area = 80000
[01/24 03:36:07    135s] (I)      layer 3 area = 80000
[01/24 03:36:07    135s] (I)      layer 4 area = 80000
[01/24 03:36:07    135s] (I)      layer 5 area = 80000
[01/24 03:36:07    135s] (I)      layer 6 area = 80000
[01/24 03:36:07    135s] (I)      layer 7 area = 80000
[01/24 03:36:07    135s] (I)      layer 8 area = 80000
[01/24 03:36:07    135s] (I)      layer 9 area = 400000
[01/24 03:36:07    135s] (I)      layer 10 area = 400000
[01/24 03:36:07    135s] (I)      GCell unit size   : 3420
[01/24 03:36:07    135s] (I)      GCell multiplier  : 4
[01/24 03:36:07    135s] (I)      GCell row height  : 3420
[01/24 03:36:07    135s] (I)      Actual row height : 3420
[01/24 03:36:07    135s] (I)      GCell align ref   : 30000 30020
[01/24 03:36:07    135s] [NR-eGR] Track table information for default rule: 
[01/24 03:36:07    135s] [NR-eGR] Metal1 has single uniform track structure
[01/24 03:36:07    135s] [NR-eGR] Metal2 has single uniform track structure
[01/24 03:36:07    135s] [NR-eGR] Metal3 has single uniform track structure
[01/24 03:36:07    135s] [NR-eGR] Metal4 has single uniform track structure
[01/24 03:36:07    135s] [NR-eGR] Metal5 has single uniform track structure
[01/24 03:36:07    135s] [NR-eGR] Metal6 has single uniform track structure
[01/24 03:36:07    135s] [NR-eGR] Metal7 has single uniform track structure
[01/24 03:36:07    135s] [NR-eGR] Metal8 has single uniform track structure
[01/24 03:36:07    135s] [NR-eGR] Metal9 has single uniform track structure
[01/24 03:36:07    135s] [NR-eGR] Metal10 has single uniform track structure
[01/24 03:36:07    135s] [NR-eGR] Metal11 has single uniform track structure
[01/24 03:36:07    135s] (I)      ==================== Default via =====================
[01/24 03:36:07    135s] (I)      +----+------------------+----------------------------+
[01/24 03:36:07    135s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 03:36:07    135s] (I)      +----+------------------+----------------------------+
[01/24 03:36:07    135s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 03:36:07    135s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 03:36:07    135s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 03:36:07    135s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 03:36:07    135s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 03:36:07    135s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 03:36:07    135s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 03:36:07    135s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 03:36:07    135s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 03:36:07    135s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 03:36:07    135s] (I)      +----+------------------+----------------------------+
[01/24 03:36:07    135s] [NR-eGR] Read 3964 PG shapes
[01/24 03:36:07    135s] [NR-eGR] Read 0 clock shapes
[01/24 03:36:07    135s] [NR-eGR] Read 0 other shapes
[01/24 03:36:07    135s] [NR-eGR] #Routing Blockages  : 0
[01/24 03:36:07    135s] [NR-eGR] #Instance Blockages : 0
[01/24 03:36:07    135s] [NR-eGR] #PG Blockages       : 3964
[01/24 03:36:07    135s] [NR-eGR] #Halo Blockages     : 0
[01/24 03:36:07    135s] [NR-eGR] #Boundary Blockages : 0
[01/24 03:36:07    135s] [NR-eGR] #Clock Blockages    : 0
[01/24 03:36:07    135s] [NR-eGR] #Other Blockages    : 0
[01/24 03:36:07    135s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 03:36:07    135s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 03:36:07    135s] [NR-eGR] Read 9792 nets ( ignored 0 )
[01/24 03:36:07    135s] (I)      early_global_route_priority property id does not exist.
[01/24 03:36:07    135s] (I)      Read Num Blocks=3964  Num Prerouted Wires=0  Num CS=0
[01/24 03:36:07    135s] (I)      Layer 1 (V) : #blockages 460 : #preroutes 0
[01/24 03:36:07    135s] (I)      Layer 2 (H) : #blockages 460 : #preroutes 0
[01/24 03:36:07    135s] (I)      Layer 3 (V) : #blockages 460 : #preroutes 0
[01/24 03:36:07    135s] (I)      Layer 4 (H) : #blockages 460 : #preroutes 0
[01/24 03:36:07    135s] (I)      Layer 5 (V) : #blockages 460 : #preroutes 0
[01/24 03:36:07    135s] (I)      Layer 6 (H) : #blockages 460 : #preroutes 0
[01/24 03:36:07    135s] (I)      Layer 7 (V) : #blockages 460 : #preroutes 0
[01/24 03:36:07    135s] (I)      Layer 8 (H) : #blockages 460 : #preroutes 0
[01/24 03:36:07    135s] (I)      Layer 9 (V) : #blockages 254 : #preroutes 0
[01/24 03:36:07    135s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 03:36:07    135s] (I)      Number of ignored nets                =      0
[01/24 03:36:07    135s] (I)      Number of connected nets              =      0
[01/24 03:36:07    135s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 03:36:07    135s] (I)      Number of clock nets                  =     59.  Ignored: No
[01/24 03:36:07    135s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 03:36:07    135s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 03:36:07    135s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 03:36:07    135s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 03:36:07    135s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 03:36:07    135s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 03:36:07    135s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 03:36:07    135s] [NR-eGR] There are 59 clock nets ( 0 with NDR ).
[01/24 03:36:07    135s] (I)      Ndr track 0 does not exist
[01/24 03:36:07    135s] (I)      ---------------------Grid Graph Info--------------------
[01/24 03:36:07    135s] (I)      Routing area        : (0, 0) - (458400, 449920)
[01/24 03:36:07    135s] (I)      Core area           : (30000, 30020) - (428400, 419900)
[01/24 03:36:07    135s] (I)      Site width          :   400  (dbu)
[01/24 03:36:07    135s] (I)      Row height          :  3420  (dbu)
[01/24 03:36:07    135s] (I)      GCell row height    :  3420  (dbu)
[01/24 03:36:07    135s] (I)      GCell width         : 13680  (dbu)
[01/24 03:36:07    135s] (I)      GCell height        : 13680  (dbu)
[01/24 03:36:07    135s] (I)      Grid                :    34    33    11
[01/24 03:36:07    135s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 03:36:07    135s] (I)      Vertical capacity   :     0 13680     0 13680     0 13680     0 13680     0 13680     0
[01/24 03:36:07    135s] (I)      Horizontal capacity :     0     0 13680     0 13680     0 13680     0 13680     0 13680
[01/24 03:36:07    135s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 03:36:07    135s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 03:36:07    135s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 03:36:07    135s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 03:36:07    135s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 03:36:07    135s] (I)      Num tracks per GCell: 57.00 34.20 36.00 34.20 36.00 34.20 36.00 34.20 36.00 13.68 14.40
[01/24 03:36:07    135s] (I)      Total num of tracks :  1184  1146  1184  1146  1184  1146  1184  1146  1184   457   473
[01/24 03:36:07    135s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 03:36:07    135s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 03:36:07    135s] (I)      --------------------------------------------------------
[01/24 03:36:07    135s] 
[01/24 03:36:07    135s] [NR-eGR] ============ Routing rule table ============
[01/24 03:36:07    135s] [NR-eGR] Rule id: 0  Nets: 9792
[01/24 03:36:07    135s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 03:36:07    135s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 03:36:07    135s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 03:36:07    135s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:36:07    135s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:36:07    135s] [NR-eGR] ========================================
[01/24 03:36:07    135s] [NR-eGR] 
[01/24 03:36:07    135s] (I)      =============== Blocked Tracks ===============
[01/24 03:36:07    135s] (I)      +-------+---------+----------+---------------+
[01/24 03:36:07    135s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 03:36:07    135s] (I)      +-------+---------+----------+---------------+
[01/24 03:36:07    135s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 03:36:07    135s] (I)      |     2 |   37818 |     2006 |         5.30% |
[01/24 03:36:07    135s] (I)      |     3 |   40256 |      460 |         1.14% |
[01/24 03:36:07    135s] (I)      |     4 |   37818 |     2006 |         5.30% |
[01/24 03:36:07    135s] (I)      |     5 |   40256 |      460 |         1.14% |
[01/24 03:36:07    135s] (I)      |     6 |   37818 |     2006 |         5.30% |
[01/24 03:36:07    135s] (I)      |     7 |   40256 |      460 |         1.14% |
[01/24 03:36:07    135s] (I)      |     8 |   37818 |     2006 |         5.30% |
[01/24 03:36:07    135s] (I)      |     9 |   40256 |      920 |         2.29% |
[01/24 03:36:07    135s] (I)      |    10 |   15081 |     1024 |         6.79% |
[01/24 03:36:07    135s] (I)      |    11 |   16082 |     2816 |        17.51% |
[01/24 03:36:07    135s] (I)      +-------+---------+----------+---------------+
[01/24 03:36:07    135s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1872.79 MB )
[01/24 03:36:07    135s] (I)      Reset routing kernel
[01/24 03:36:07    135s] (I)      numLocalWires=19880  numGlobalNetBranches=6256  numLocalNetBranches=3712
[01/24 03:36:07    135s] (I)      totalPins=34276  totalGlobalPin=21364 (62.33%)
[01/24 03:36:07    135s] (I)      total 2D Cap : 336409 = (172332 H, 164077 V)
[01/24 03:36:07    135s] (I)      
[01/24 03:36:07    135s] (I)      ============  Phase 1a Route ============
[01/24 03:36:07    135s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/24 03:36:07    135s] (I)      Usage: 25783 = (14799 H, 10984 V) = (8.59% H, 6.69% V) = (1.012e+05um H, 7.513e+04um V)
[01/24 03:36:07    135s] (I)      
[01/24 03:36:07    135s] (I)      ============  Phase 1b Route ============
[01/24 03:36:07    135s] (I)      Usage: 25783 = (14799 H, 10984 V) = (8.59% H, 6.69% V) = (1.012e+05um H, 7.513e+04um V)
[01/24 03:36:07    135s] (I)      eGR overflow: 0.00% H + 0.00% V
[01/24 03:36:07    135s] 
[01/24 03:36:07    135s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 03:36:07    135s] Finished Early Global Route rough congestion estimation: mem = 1872.8M
[01/24 03:36:07    135s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.090, REAL:0.084, MEM:1872.8M, EPOCH TIME: 1706060167.144078
[01/24 03:36:07    135s] earlyGlobalRoute rough estimation gcell size 4 row height
[01/24 03:36:07    135s] OPERPROF: Starting CDPad at level 1, MEM:1872.8M, EPOCH TIME: 1706060167.144407
[01/24 03:36:07    135s] CDPadU 0.851 -> 0.855. R=0.745, N=8855, GS=6.840
[01/24 03:36:07    135s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.029, MEM:1872.8M, EPOCH TIME: 1706060167.173196
[01/24 03:36:07    135s] OPERPROF: Starting npMain at level 1, MEM:1872.8M, EPOCH TIME: 1706060167.174274
[01/24 03:36:07    135s] OPERPROF:   Starting npPlace at level 2, MEM:1872.8M, EPOCH TIME: 1706060167.226734
[01/24 03:36:07    135s] OPERPROF:   Finished npPlace at level 2, CPU:0.080, REAL:0.078, MEM:1872.8M, EPOCH TIME: 1706060167.304736
[01/24 03:36:07    135s] OPERPROF: Finished npMain at level 1, CPU:0.150, REAL:0.150, MEM:1872.8M, EPOCH TIME: 1706060167.323791
[01/24 03:36:07    135s] Global placement CDP skipped at cutLevel 9.
[01/24 03:36:07    135s] Iteration  9: Total net bbox = 1.547e+05 (9.06e+04 6.41e+04)
[01/24 03:36:07    135s]               Est.  stn bbox = 1.990e+05 (1.12e+05 8.70e+04)
[01/24 03:36:07    135s]               cpu = 0:00:03.2 real = 0:00:03.0 mem = 1872.8M
[01/24 03:36:07    135s] Iteration 10: Total net bbox = 1.547e+05 (9.06e+04 6.41e+04)
[01/24 03:36:07    135s]               Est.  stn bbox = 1.990e+05 (1.12e+05 8.70e+04)
[01/24 03:36:07    135s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1872.8M
[01/24 03:36:07    135s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1872.8M, EPOCH TIME: 1706060167.346721
[01/24 03:36:07    135s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/24 03:36:07    135s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1872.8M, EPOCH TIME: 1706060167.347867
[01/24 03:36:07    135s] Legalizing MH Cells... 0 / 0 (level 8)
[01/24 03:36:07    135s] No instances found in the vector
[01/24 03:36:07    135s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1872.8M, DRC: 0)
[01/24 03:36:07    135s] 0 (out of 0) MH cells were successfully legalized.
[01/24 03:36:07    135s] OPERPROF: Starting npMain at level 1, MEM:1872.8M, EPOCH TIME: 1706060167.349036
[01/24 03:36:07    135s] OPERPROF:   Starting npPlace at level 2, MEM:1872.8M, EPOCH TIME: 1706060167.399570
[01/24 03:36:13    142s] GP RA stats: MHOnly 0 nrInst 8855 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/24 03:36:14    143s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1872.8M, EPOCH TIME: 1706060174.802126
[01/24 03:36:14    143s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1872.8M, EPOCH TIME: 1706060174.802354
[01/24 03:36:14    143s] OPERPROF:   Finished npPlace at level 2, CPU:7.440, REAL:7.404, MEM:1872.8M, EPOCH TIME: 1706060174.803313
[01/24 03:36:14    143s] OPERPROF: Finished npMain at level 1, CPU:7.510, REAL:7.473, MEM:1872.8M, EPOCH TIME: 1706060174.822436
[01/24 03:36:14    143s] Iteration 11: Total net bbox = 1.479e+05 (8.51e+04 6.28e+04)
[01/24 03:36:14    143s]               Est.  stn bbox = 1.889e+05 (1.05e+05 8.44e+04)
[01/24 03:36:14    143s]               cpu = 0:00:07.5 real = 0:00:07.0 mem = 1872.8M
[01/24 03:36:14    143s] [adp] clock
[01/24 03:36:14    143s] [adp] weight, nr nets, wire length
[01/24 03:36:14    143s] [adp]      0       59  5564.590000
[01/24 03:36:14    143s] [adp] data
[01/24 03:36:14    143s] [adp] weight, nr nets, wire length
[01/24 03:36:14    143s] [adp]      0     9733  142516.586000
[01/24 03:36:14    143s] [adp] 0.000000|0.000000|0.000000
[01/24 03:36:14    143s] Iteration 12: Total net bbox = 1.479e+05 (8.51e+04 6.28e+04)
[01/24 03:36:14    143s]               Est.  stn bbox = 1.889e+05 (1.05e+05 8.44e+04)
[01/24 03:36:14    143s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1872.8M
[01/24 03:36:14    143s] Clear WL Bound Manager after Global Placement... 
[01/24 03:36:14    143s] Finished Global Placement (cpu=0:00:22.7, real=0:00:23.0, mem=1872.8M)
[01/24 03:36:14    143s] Keep Tdgp Graph and DB for later use
[01/24 03:36:14    143s] Info: 58 clock gating cells identified, 58 (on average) moved 348/6
[01/24 03:36:14    143s] Saved padding area to DB
[01/24 03:36:14    143s] All LLGs are deleted
[01/24 03:36:14    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:14    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:14    143s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1872.8M, EPOCH TIME: 1706060174.855947
[01/24 03:36:14    143s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1872.8M, EPOCH TIME: 1706060174.856287
[01/24 03:36:14    143s] Solver runtime cpu: 0:00:17.4 real: 0:00:17.3
[01/24 03:36:14    143s] Core Placement runtime cpu: 0:00:22.3 real: 0:00:22.0
[01/24 03:36:14    143s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/24 03:36:14    143s] Type 'man IMPSP-9025' for more detail.
[01/24 03:36:14    143s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1872.8M, EPOCH TIME: 1706060174.858602
[01/24 03:36:14    143s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1872.8M, EPOCH TIME: 1706060174.858741
[01/24 03:36:14    143s] Processing tracks to init pin-track alignment.
[01/24 03:36:14    143s] z: 2, totalTracks: 1
[01/24 03:36:14    143s] z: 4, totalTracks: 1
[01/24 03:36:14    143s] z: 6, totalTracks: 1
[01/24 03:36:14    143s] z: 8, totalTracks: 1
[01/24 03:36:14    143s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:36:14    143s] All LLGs are deleted
[01/24 03:36:14    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:14    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:14    143s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1872.8M, EPOCH TIME: 1706060174.865674
[01/24 03:36:14    143s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1872.8M, EPOCH TIME: 1706060174.865959
[01/24 03:36:14    143s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1872.8M, EPOCH TIME: 1706060174.868286
[01/24 03:36:14    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:14    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:14    143s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1872.8M, EPOCH TIME: 1706060174.870062
[01/24 03:36:14    143s] Max number of tech site patterns supported in site array is 256.
[01/24 03:36:14    143s] Core basic site is CoreSite
[01/24 03:36:14    143s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1872.8M, EPOCH TIME: 1706060174.897678
[01/24 03:36:14    143s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 03:36:14    143s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 03:36:14    143s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.001, MEM:1872.8M, EPOCH TIME: 1706060174.899148
[01/24 03:36:14    143s] Fast DP-INIT is on for default
[01/24 03:36:14    143s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 03:36:14    143s] Atter site array init, number of instance map data is 0.
[01/24 03:36:14    143s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.032, MEM:1872.8M, EPOCH TIME: 1706060174.902363
[01/24 03:36:14    143s] 
[01/24 03:36:14    143s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:36:14    143s] OPERPROF:       Starting CMU at level 4, MEM:1872.8M, EPOCH TIME: 1706060174.904019
[01/24 03:36:14    143s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1872.8M, EPOCH TIME: 1706060174.905394
[01/24 03:36:14    143s] 
[01/24 03:36:14    143s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:36:14    143s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.038, MEM:1872.8M, EPOCH TIME: 1706060174.906666
[01/24 03:36:14    143s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1872.8M, EPOCH TIME: 1706060174.906751
[01/24 03:36:14    143s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1872.8M, EPOCH TIME: 1706060174.906827
[01/24 03:36:14    143s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1872.8MB).
[01/24 03:36:14    143s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.052, MEM:1872.8M, EPOCH TIME: 1706060174.910656
[01/24 03:36:14    143s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.052, MEM:1872.8M, EPOCH TIME: 1706060174.910733
[01/24 03:36:14    143s] TDRefine: refinePlace mode is spiral
[01/24 03:36:14    143s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28723.1
[01/24 03:36:14    143s] OPERPROF: Starting RefinePlace at level 1, MEM:1872.8M, EPOCH TIME: 1706060174.910853
[01/24 03:36:14    143s] *** Starting refinePlace (0:02:23 mem=1872.8M) ***
[01/24 03:36:14    143s] Total net bbox length = 1.480e+05 (8.513e+04 6.284e+04) (ext = 1.131e+04)
[01/24 03:36:14    143s] 
[01/24 03:36:14    143s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:36:14    143s] # spcSbClkGt: 58
[01/24 03:36:14    143s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:36:14    143s] (I)      Default pattern map key = picorv32_default.
[01/24 03:36:14    143s] (I)      Default pattern map key = picorv32_default.
[01/24 03:36:14    143s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1872.8M, EPOCH TIME: 1706060174.927031
[01/24 03:36:14    143s] Starting refinePlace ...
[01/24 03:36:14    143s] (I)      Default pattern map key = picorv32_default.
[01/24 03:36:14    143s] (I)      Default pattern map key = picorv32_default.
[01/24 03:36:14    143s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1872.8M, EPOCH TIME: 1706060174.949439
[01/24 03:36:14    143s] DDP initSite1 nrRow 114 nrJob 114
[01/24 03:36:14    143s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1872.8M, EPOCH TIME: 1706060174.949550
[01/24 03:36:14    143s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1872.8M, EPOCH TIME: 1706060174.949731
[01/24 03:36:14    143s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1872.8M, EPOCH TIME: 1706060174.949802
[01/24 03:36:14    143s] DDP markSite nrRow 114 nrJob 114
[01/24 03:36:14    143s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1872.8M, EPOCH TIME: 1706060174.950194
[01/24 03:36:14    143s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:1872.8M, EPOCH TIME: 1706060174.950258
[01/24 03:36:14    143s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/24 03:36:14    143s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1872.8M, EPOCH TIME: 1706060174.954707
[01/24 03:36:14    143s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1872.8M, EPOCH TIME: 1706060174.954803
[01/24 03:36:14    143s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.002, MEM:1872.8M, EPOCH TIME: 1706060174.956831
[01/24 03:36:14    143s] ** Cut row section cpu time 0:00:00.0.
[01/24 03:36:14    143s]  ** Cut row section real time 0:00:00.0.
[01/24 03:36:14    143s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.002, MEM:1872.8M, EPOCH TIME: 1706060174.956932
[01/24 03:36:15    143s]   Spread Effort: high, standalone mode, useDDP on.
[01/24 03:36:15    143s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=1872.8MB) @(0:02:24 - 0:02:24).
[01/24 03:36:15    143s] Move report: preRPlace moves 8855 insts, mean move: 0.11 um, max move: 2.90 um 
[01/24 03:36:15    143s] 	Max move on inst (g126670): (151.84, 175.18) --> (153.60, 174.04)
[01/24 03:36:15    143s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: AOI221X1
[01/24 03:36:15    143s] wireLenOptFixPriorityInst 0 inst fixed
[01/24 03:36:15    143s] Placement tweakage begins.
[01/24 03:36:15    143s] wire length = 1.768e+05
[01/24 03:36:16    144s] wire length = 1.760e+05
[01/24 03:36:16    144s] Placement tweakage ends.
[01/24 03:36:16    144s] Move report: tweak moves 2015 insts, mean move: 2.62 um, max move: 27.92 um 
[01/24 03:36:16    144s] 	Max move on inst (RC_CG_HIER_INST14/RC_CGIC_INST): (111.60, 127.87) --> (104.20, 148.39)
[01/24 03:36:16    144s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.0, real=0:00:01.0, mem=1885.0MB) @(0:02:24 - 0:02:25).
[01/24 03:36:16    144s] 
[01/24 03:36:16    144s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/24 03:36:16    144s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/24 03:36:16    144s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/24 03:36:16    144s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:36:16    144s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1901.0MB) @(0:02:25 - 0:02:25).
[01/24 03:36:16    144s] Move report: Detail placement moves 8855 insts, mean move: 0.68 um, max move: 28.01 um 
[01/24 03:36:16    144s] 	Max move on inst (RC_CG_HIER_INST14/RC_CGIC_INST): (111.69, 127.87) --> (104.20, 148.39)
[01/24 03:36:16    144s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 1901.0MB
[01/24 03:36:16    144s] Statistics of distance of Instance movement in refine placement:
[01/24 03:36:16    144s]   maximum (X+Y) =        28.01 um
[01/24 03:36:16    144s]   inst (RC_CG_HIER_INST14/RC_CGIC_INST) with max move: (111.688, 127.872) -> (104.2, 148.39)
[01/24 03:36:16    144s]   mean    (X+Y) =         0.68 um
[01/24 03:36:16    144s] Summary Report:
[01/24 03:36:16    144s] Instances move: 8855 (out of 8855 movable)
[01/24 03:36:16    144s] Instances flipped: 0
[01/24 03:36:16    144s] Mean displacement: 0.68 um
[01/24 03:36:16    144s] Max displacement: 28.01 um (Instance: RC_CG_HIER_INST14/RC_CGIC_INST) (111.688, 127.872) -> (104.2, 148.39)
[01/24 03:36:16    144s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: TLATNTSCAX2
[01/24 03:36:16    144s] Total instances moved : 8855
[01/24 03:36:16    144s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.330, REAL:1.319, MEM:1901.0M, EPOCH TIME: 1706060176.245870
[01/24 03:36:16    144s] Total net bbox length = 1.478e+05 (8.498e+04 6.286e+04) (ext = 1.125e+04)
[01/24 03:36:16    144s] Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 1901.0MB
[01/24 03:36:16    144s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:02.0, mem=1901.0MB) @(0:02:23 - 0:02:25).
[01/24 03:36:16    144s] *** Finished refinePlace (0:02:25 mem=1901.0M) ***
[01/24 03:36:16    144s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28723.1
[01/24 03:36:16    144s] OPERPROF: Finished RefinePlace at level 1, CPU:1.340, REAL:1.339, MEM:1901.0M, EPOCH TIME: 1706060176.250069
[01/24 03:36:16    144s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1901.0M, EPOCH TIME: 1706060176.250138
[01/24 03:36:16    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8855).
[01/24 03:36:16    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:16    144s] All LLGs are deleted
[01/24 03:36:16    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:16    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:16    144s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1901.0M, EPOCH TIME: 1706060176.257164
[01/24 03:36:16    144s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1901.0M, EPOCH TIME: 1706060176.257496
[01/24 03:36:16    144s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.012, MEM:1887.0M, EPOCH TIME: 1706060176.262419
[01/24 03:36:16    144s] *** Finished Initial Placement (cpu=0:00:24.2, real=0:00:25.0, mem=1887.0M) ***
[01/24 03:36:16    144s] Processing tracks to init pin-track alignment.
[01/24 03:36:16    144s] z: 2, totalTracks: 1
[01/24 03:36:16    144s] z: 4, totalTracks: 1
[01/24 03:36:16    144s] z: 6, totalTracks: 1
[01/24 03:36:16    144s] z: 8, totalTracks: 1
[01/24 03:36:16    144s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:36:16    144s] All LLGs are deleted
[01/24 03:36:16    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:16    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:16    144s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1887.0M, EPOCH TIME: 1706060176.269763
[01/24 03:36:16    144s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1887.0M, EPOCH TIME: 1706060176.270067
[01/24 03:36:16    144s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1887.0M, EPOCH TIME: 1706060176.272068
[01/24 03:36:16    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:16    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:16    144s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1887.0M, EPOCH TIME: 1706060176.273620
[01/24 03:36:16    144s] Max number of tech site patterns supported in site array is 256.
[01/24 03:36:16    144s] Core basic site is CoreSite
[01/24 03:36:16    144s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1887.0M, EPOCH TIME: 1706060176.301713
[01/24 03:36:16    144s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 03:36:16    144s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 03:36:16    144s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1887.0M, EPOCH TIME: 1706060176.303594
[01/24 03:36:16    144s] Fast DP-INIT is on for default
[01/24 03:36:16    144s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 03:36:16    144s] Atter site array init, number of instance map data is 0.
[01/24 03:36:16    144s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:1887.0M, EPOCH TIME: 1706060176.306912
[01/24 03:36:16    144s] 
[01/24 03:36:16    144s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:36:16    144s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.037, MEM:1887.0M, EPOCH TIME: 1706060176.309264
[01/24 03:36:16    144s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1887.0M, EPOCH TIME: 1706060176.311076
[01/24 03:36:16    144s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1887.0M, EPOCH TIME: 1706060176.312700
[01/24 03:36:16    144s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.002, MEM:1887.0M, EPOCH TIME: 1706060176.315148
[01/24 03:36:16    144s] default core: bins with density > 0.750 = 52.78 % ( 76 / 144 )
[01/24 03:36:16    144s] Density distribution unevenness ratio = 9.396%
[01/24 03:36:16    144s] Density distribution unevenness ratio (U70) = 9.220%
[01/24 03:36:16    144s] Density distribution unevenness ratio (U80) = 1.270%
[01/24 03:36:16    144s] Density distribution unevenness ratio (U90) = 0.000%
[01/24 03:36:16    144s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.004, MEM:1887.0M, EPOCH TIME: 1706060176.315277
[01/24 03:36:16    144s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1887.0M, EPOCH TIME: 1706060176.315336
[01/24 03:36:16    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:16    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:16    144s] All LLGs are deleted
[01/24 03:36:16    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:16    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:16    144s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1887.0M, EPOCH TIME: 1706060176.321277
[01/24 03:36:16    144s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1887.0M, EPOCH TIME: 1706060176.321518
[01/24 03:36:16    144s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:1887.0M, EPOCH TIME: 1706060176.322931
[01/24 03:36:16    144s] Starting IO pin assignment...
[01/24 03:36:16    144s] The design is not routed. Using placement based method for pin assignment.
[01/24 03:36:16    144s] Completed IO pin assignment.
[01/24 03:36:16    144s] Effort level <high> specified for tdgp_reg2reg_default path_group
[01/24 03:36:16    144s] 
[01/24 03:36:16    144s] *** Start incrementalPlace ***
[01/24 03:36:16    144s] User Input Parameters:
[01/24 03:36:16    144s] - Congestion Driven    : On
[01/24 03:36:16    144s] - Timing Driven        : On
[01/24 03:36:16    144s] - Area-Violation Based : On
[01/24 03:36:16    144s] - Start Rollback Level : -5
[01/24 03:36:16    144s] - Legalized            : On
[01/24 03:36:16    144s] - Window Based         : Off
[01/24 03:36:16    144s] - eDen incr mode       : Off
[01/24 03:36:16    144s] - Small incr mode      : Off
[01/24 03:36:16    144s] 
[01/24 03:36:16    144s] No Views given, use default active views for adaptive view pruning
[01/24 03:36:16    144s] SKP will enable view:
[01/24 03:36:16    144s]   default_emulate_view
[01/24 03:36:16    144s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1889.0M, EPOCH TIME: 1706060176.442882
[01/24 03:36:16    145s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.009, MEM:1889.0M, EPOCH TIME: 1706060176.452161
[01/24 03:36:16    145s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1889.0M, EPOCH TIME: 1706060176.452337
[01/24 03:36:16    145s] Starting Early Global Route congestion estimation: mem = 1889.0M
[01/24 03:36:16    145s] (I)      ==================== Layers =====================
[01/24 03:36:16    145s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:16    145s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 03:36:16    145s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:16    145s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 03:36:16    145s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 03:36:16    145s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 03:36:16    145s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 03:36:16    145s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 03:36:16    145s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 03:36:16    145s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 03:36:16    145s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 03:36:16    145s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 03:36:16    145s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 03:36:16    145s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 03:36:16    145s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 03:36:16    145s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 03:36:16    145s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 03:36:16    145s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 03:36:16    145s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 03:36:16    145s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 03:36:16    145s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 03:36:16    145s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 03:36:16    145s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 03:36:16    145s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 03:36:16    145s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 03:36:16    145s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:16    145s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 03:36:16    145s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 03:36:16    145s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 03:36:16    145s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 03:36:16    145s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 03:36:16    145s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 03:36:16    145s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 03:36:16    145s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 03:36:16    145s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 03:36:16    145s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 03:36:16    145s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 03:36:16    145s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 03:36:16    145s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 03:36:16    145s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 03:36:16    145s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:16    145s] (I)      Started Import and model ( Curr Mem: 1888.99 MB )
[01/24 03:36:16    145s] (I)      Default pattern map key = picorv32_default.
[01/24 03:36:16    145s] (I)      == Non-default Options ==
[01/24 03:36:16    145s] (I)      Maximum routing layer                              : 11
[01/24 03:36:16    145s] (I)      Number of threads                                  : 1
[01/24 03:36:16    145s] (I)      Use non-blocking free Dbs wires                    : false
[01/24 03:36:16    145s] (I)      Method to set GCell size                           : row
[01/24 03:36:16    145s] (I)      Counted 2449 PG shapes. We will not process PG shapes layer by layer.
[01/24 03:36:16    145s] (I)      Use row-based GCell size
[01/24 03:36:16    145s] (I)      Use row-based GCell align
[01/24 03:36:16    145s] (I)      layer 0 area = 80000
[01/24 03:36:16    145s] (I)      layer 1 area = 80000
[01/24 03:36:16    145s] (I)      layer 2 area = 80000
[01/24 03:36:16    145s] (I)      layer 3 area = 80000
[01/24 03:36:16    145s] (I)      layer 4 area = 80000
[01/24 03:36:16    145s] (I)      layer 5 area = 80000
[01/24 03:36:16    145s] (I)      layer 6 area = 80000
[01/24 03:36:16    145s] (I)      layer 7 area = 80000
[01/24 03:36:16    145s] (I)      layer 8 area = 80000
[01/24 03:36:16    145s] (I)      layer 9 area = 400000
[01/24 03:36:16    145s] (I)      layer 10 area = 400000
[01/24 03:36:16    145s] (I)      GCell unit size   : 3420
[01/24 03:36:16    145s] (I)      GCell multiplier  : 1
[01/24 03:36:16    145s] (I)      GCell row height  : 3420
[01/24 03:36:16    145s] (I)      Actual row height : 3420
[01/24 03:36:16    145s] (I)      GCell align ref   : 30000 30020
[01/24 03:36:16    145s] [NR-eGR] Track table information for default rule: 
[01/24 03:36:16    145s] [NR-eGR] Metal1 has single uniform track structure
[01/24 03:36:16    145s] [NR-eGR] Metal2 has single uniform track structure
[01/24 03:36:16    145s] [NR-eGR] Metal3 has single uniform track structure
[01/24 03:36:16    145s] [NR-eGR] Metal4 has single uniform track structure
[01/24 03:36:16    145s] [NR-eGR] Metal5 has single uniform track structure
[01/24 03:36:16    145s] [NR-eGR] Metal6 has single uniform track structure
[01/24 03:36:16    145s] [NR-eGR] Metal7 has single uniform track structure
[01/24 03:36:16    145s] [NR-eGR] Metal8 has single uniform track structure
[01/24 03:36:16    145s] [NR-eGR] Metal9 has single uniform track structure
[01/24 03:36:16    145s] [NR-eGR] Metal10 has single uniform track structure
[01/24 03:36:16    145s] [NR-eGR] Metal11 has single uniform track structure
[01/24 03:36:16    145s] (I)      ==================== Default via =====================
[01/24 03:36:16    145s] (I)      +----+------------------+----------------------------+
[01/24 03:36:16    145s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 03:36:16    145s] (I)      +----+------------------+----------------------------+
[01/24 03:36:16    145s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 03:36:16    145s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 03:36:16    145s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 03:36:16    145s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 03:36:16    145s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 03:36:16    145s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 03:36:16    145s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 03:36:16    145s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 03:36:16    145s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 03:36:16    145s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 03:36:16    145s] (I)      +----+------------------+----------------------------+
[01/24 03:36:16    145s] [NR-eGR] Read 3964 PG shapes
[01/24 03:36:16    145s] [NR-eGR] Read 0 clock shapes
[01/24 03:36:16    145s] [NR-eGR] Read 0 other shapes
[01/24 03:36:16    145s] [NR-eGR] #Routing Blockages  : 0
[01/24 03:36:16    145s] [NR-eGR] #Instance Blockages : 0
[01/24 03:36:16    145s] [NR-eGR] #PG Blockages       : 3964
[01/24 03:36:16    145s] [NR-eGR] #Halo Blockages     : 0
[01/24 03:36:16    145s] [NR-eGR] #Boundary Blockages : 0
[01/24 03:36:16    145s] [NR-eGR] #Clock Blockages    : 0
[01/24 03:36:16    145s] [NR-eGR] #Other Blockages    : 0
[01/24 03:36:16    145s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 03:36:16    145s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 03:36:16    145s] [NR-eGR] Read 9792 nets ( ignored 0 )
[01/24 03:36:16    145s] (I)      early_global_route_priority property id does not exist.
[01/24 03:36:16    145s] (I)      Read Num Blocks=3964  Num Prerouted Wires=0  Num CS=0
[01/24 03:36:16    145s] (I)      Layer 1 (V) : #blockages 460 : #preroutes 0
[01/24 03:36:16    145s] (I)      Layer 2 (H) : #blockages 460 : #preroutes 0
[01/24 03:36:16    145s] (I)      Layer 3 (V) : #blockages 460 : #preroutes 0
[01/24 03:36:16    145s] (I)      Layer 4 (H) : #blockages 460 : #preroutes 0
[01/24 03:36:16    145s] (I)      Layer 5 (V) : #blockages 460 : #preroutes 0
[01/24 03:36:16    145s] (I)      Layer 6 (H) : #blockages 460 : #preroutes 0
[01/24 03:36:16    145s] (I)      Layer 7 (V) : #blockages 460 : #preroutes 0
[01/24 03:36:16    145s] (I)      Layer 8 (H) : #blockages 460 : #preroutes 0
[01/24 03:36:16    145s] (I)      Layer 9 (V) : #blockages 254 : #preroutes 0
[01/24 03:36:16    145s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 03:36:16    145s] (I)      Number of ignored nets                =      0
[01/24 03:36:16    145s] (I)      Number of connected nets              =      0
[01/24 03:36:16    145s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 03:36:16    145s] (I)      Number of clock nets                  =     59.  Ignored: No
[01/24 03:36:16    145s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 03:36:16    145s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 03:36:16    145s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 03:36:16    145s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 03:36:16    145s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 03:36:16    145s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 03:36:16    145s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 03:36:16    145s] [NR-eGR] There are 59 clock nets ( 0 with NDR ).
[01/24 03:36:16    145s] (I)      Ndr track 0 does not exist
[01/24 03:36:16    145s] (I)      ---------------------Grid Graph Info--------------------
[01/24 03:36:16    145s] (I)      Routing area        : (0, 0) - (458400, 449920)
[01/24 03:36:16    145s] (I)      Core area           : (30000, 30020) - (428400, 419900)
[01/24 03:36:16    145s] (I)      Site width          :   400  (dbu)
[01/24 03:36:16    145s] (I)      Row height          :  3420  (dbu)
[01/24 03:36:16    145s] (I)      GCell row height    :  3420  (dbu)
[01/24 03:36:16    145s] (I)      GCell width         :  3420  (dbu)
[01/24 03:36:16    145s] (I)      GCell height        :  3420  (dbu)
[01/24 03:36:16    145s] (I)      Grid                :   134   131    11
[01/24 03:36:16    145s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 03:36:16    145s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 03:36:16    145s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 03:36:16    145s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 03:36:16    145s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 03:36:16    145s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 03:36:16    145s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 03:36:16    145s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 03:36:16    145s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 03:36:16    145s] (I)      Total num of tracks :  1184  1146  1184  1146  1184  1146  1184  1146  1184   457   473
[01/24 03:36:16    145s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 03:36:16    145s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 03:36:16    145s] (I)      --------------------------------------------------------
[01/24 03:36:16    145s] 
[01/24 03:36:16    145s] [NR-eGR] ============ Routing rule table ============
[01/24 03:36:16    145s] [NR-eGR] Rule id: 0  Nets: 9792
[01/24 03:36:16    145s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 03:36:16    145s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 03:36:16    145s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 03:36:16    145s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:36:16    145s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:36:16    145s] [NR-eGR] ========================================
[01/24 03:36:16    145s] [NR-eGR] 
[01/24 03:36:16    145s] (I)      =============== Blocked Tracks ===============
[01/24 03:36:16    145s] (I)      +-------+---------+----------+---------------+
[01/24 03:36:16    145s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 03:36:16    145s] (I)      +-------+---------+----------+---------------+
[01/24 03:36:16    145s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 03:36:16    145s] (I)      |     2 |  150126 |     7820 |         5.21% |
[01/24 03:36:16    145s] (I)      |     3 |  158656 |     1150 |         0.72% |
[01/24 03:36:16    145s] (I)      |     4 |  150126 |     7820 |         5.21% |
[01/24 03:36:16    145s] (I)      |     5 |  158656 |     1150 |         0.72% |
[01/24 03:36:16    145s] (I)      |     6 |  150126 |     7820 |         5.21% |
[01/24 03:36:16    145s] (I)      |     7 |  158656 |     1150 |         0.72% |
[01/24 03:36:16    145s] (I)      |     8 |  150126 |     7820 |         5.21% |
[01/24 03:36:16    145s] (I)      |     9 |  158656 |     2300 |         1.45% |
[01/24 03:36:16    145s] (I)      |    10 |   59867 |     3968 |         6.63% |
[01/24 03:36:16    145s] (I)      |    11 |   63382 |    11132 |        17.56% |
[01/24 03:36:16    145s] (I)      +-------+---------+----------+---------------+
[01/24 03:36:16    145s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1895.51 MB )
[01/24 03:36:16    145s] (I)      Reset routing kernel
[01/24 03:36:16    145s] (I)      Started Global Routing ( Curr Mem: 1895.51 MB )
[01/24 03:36:16    145s] (I)      totalPins=34278  totalGlobalPin=33267 (97.05%)
[01/24 03:36:16    145s] (I)      total 2D Cap : 1328576 = (681373 H, 647203 V)
[01/24 03:36:16    145s] [NR-eGR] Layer group 1: route 9792 net(s) in layer range [2, 11]
[01/24 03:36:16    145s] (I)      
[01/24 03:36:16    145s] (I)      ============  Phase 1a Route ============
[01/24 03:36:16    145s] (I)      Usage: 99376 = (56335 H, 43041 V) = (8.27% H, 6.65% V) = (9.633e+04um H, 7.360e+04um V)
[01/24 03:36:16    145s] (I)      
[01/24 03:36:16    145s] (I)      ============  Phase 1b Route ============
[01/24 03:36:16    145s] (I)      Usage: 99376 = (56335 H, 43041 V) = (8.27% H, 6.65% V) = (9.633e+04um H, 7.360e+04um V)
[01/24 03:36:16    145s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.699330e+05um
[01/24 03:36:16    145s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 03:36:16    145s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 03:36:16    145s] (I)      
[01/24 03:36:16    145s] (I)      ============  Phase 1c Route ============
[01/24 03:36:16    145s] (I)      Usage: 99376 = (56335 H, 43041 V) = (8.27% H, 6.65% V) = (9.633e+04um H, 7.360e+04um V)
[01/24 03:36:16    145s] (I)      
[01/24 03:36:16    145s] (I)      ============  Phase 1d Route ============
[01/24 03:36:16    145s] (I)      Usage: 99376 = (56335 H, 43041 V) = (8.27% H, 6.65% V) = (9.633e+04um H, 7.360e+04um V)
[01/24 03:36:16    145s] (I)      
[01/24 03:36:16    145s] (I)      ============  Phase 1e Route ============
[01/24 03:36:16    145s] (I)      Usage: 99376 = (56335 H, 43041 V) = (8.27% H, 6.65% V) = (9.633e+04um H, 7.360e+04um V)
[01/24 03:36:16    145s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.699330e+05um
[01/24 03:36:16    145s] (I)      
[01/24 03:36:16    145s] (I)      ============  Phase 1l Route ============
[01/24 03:36:16    145s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 03:36:16    145s] (I)      Layer  2:     146869     41070         0           0      148941    ( 0.00%) 
[01/24 03:36:16    145s] (I)      Layer  3:     156396     43820         2           0      156807    ( 0.00%) 
[01/24 03:36:16    145s] (I)      Layer  4:     146869     14756         0           0      148941    ( 0.00%) 
[01/24 03:36:16    145s] (I)      Layer  5:     156396     13441         0           0      156807    ( 0.00%) 
[01/24 03:36:16    145s] (I)      Layer  6:     146869      1081         0           0      148941    ( 0.00%) 
[01/24 03:36:16    145s] (I)      Layer  7:     156396       659         0           0      156807    ( 0.00%) 
[01/24 03:36:16    145s] (I)      Layer  8:     146869        26         0           0      148941    ( 0.00%) 
[01/24 03:36:16    145s] (I)      Layer  9:     155549       278         0           0      156807    ( 0.00%) 
[01/24 03:36:16    145s] (I)      Layer 10:      55446         9         0        2969       56608    ( 4.98%) 
[01/24 03:36:16    145s] (I)      Layer 11:      51790         0         0        7204       55519    (11.48%) 
[01/24 03:36:16    145s] (I)      Total:       1319449    115140         2       10171     1335118    ( 0.76%) 
[01/24 03:36:16    145s] (I)      
[01/24 03:36:16    145s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 03:36:16    145s] [NR-eGR]                        OverCon            
[01/24 03:36:16    145s] [NR-eGR]                         #Gcell     %Gcell
[01/24 03:36:16    145s] [NR-eGR]        Layer               (1)    OverCon
[01/24 03:36:16    145s] [NR-eGR] ----------------------------------------------
[01/24 03:36:16    145s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:16    145s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:16    145s] [NR-eGR]  Metal3 ( 3)         2( 0.01%)   ( 0.01%) 
[01/24 03:36:16    145s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:16    145s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:16    145s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:16    145s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:16    145s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:16    145s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:16    145s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:16    145s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:16    145s] [NR-eGR] ----------------------------------------------
[01/24 03:36:16    145s] [NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[01/24 03:36:16    145s] [NR-eGR] 
[01/24 03:36:16    145s] (I)      Finished Global Routing ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 1898.51 MB )
[01/24 03:36:16    145s] (I)      total 2D Cap : 1329715 = (681820 H, 647895 V)
[01/24 03:36:16    145s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 03:36:16    145s] Early Global Route congestion estimation runtime: 0.25 seconds, mem = 1898.5M
[01/24 03:36:16    145s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.250, REAL:0.253, MEM:1898.5M, EPOCH TIME: 1706060176.704982
[01/24 03:36:16    145s] OPERPROF: Starting HotSpotCal at level 1, MEM:1898.5M, EPOCH TIME: 1706060176.705060
[01/24 03:36:16    145s] [hotspot] +------------+---------------+---------------+
[01/24 03:36:16    145s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 03:36:16    145s] [hotspot] +------------+---------------+---------------+
[01/24 03:36:16    145s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 03:36:16    145s] [hotspot] +------------+---------------+---------------+
[01/24 03:36:16    145s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 03:36:16    145s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 03:36:16    145s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1898.5M, EPOCH TIME: 1706060176.707216
[01/24 03:36:16    145s] Skipped repairing congestion.
[01/24 03:36:16    145s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1898.5M, EPOCH TIME: 1706060176.707364
[01/24 03:36:16    145s] Starting Early Global Route wiring: mem = 1898.5M
[01/24 03:36:16    145s] (I)      ============= Track Assignment ============
[01/24 03:36:16    145s] (I)      Started Track Assignment (1T) ( Curr Mem: 1898.51 MB )
[01/24 03:36:16    145s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 03:36:16    145s] (I)      Run Multi-thread track assignment
[01/24 03:36:16    145s] (I)      Finished Track Assignment (1T) ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1898.51 MB )
[01/24 03:36:16    145s] (I)      Started Export ( Curr Mem: 1898.51 MB )
[01/24 03:36:16    145s] [NR-eGR]                  Length (um)   Vias 
[01/24 03:36:16    145s] [NR-eGR] ------------------------------------
[01/24 03:36:16    145s] [NR-eGR]  Metal1   (1H)             0  33974 
[01/24 03:36:16    145s] [NR-eGR]  Metal2   (2V)         54229  47918 
[01/24 03:36:16    145s] [NR-eGR]  Metal3   (3H)         73552   4859 
[01/24 03:36:16    145s] [NR-eGR]  Metal4   (4V)         24244   2203 
[01/24 03:36:16    145s] [NR-eGR]  Metal5   (5H)         23123    190 
[01/24 03:36:16    145s] [NR-eGR]  Metal6   (6V)          1826     68 
[01/24 03:36:16    145s] [NR-eGR]  Metal7   (7H)          1186     37 
[01/24 03:36:16    145s] [NR-eGR]  Metal8   (8V)            17     27 
[01/24 03:36:16    145s] [NR-eGR]  Metal9   (9H)           485      7 
[01/24 03:36:16    145s] [NR-eGR]  Metal10  (10V)            7      7 
[01/24 03:36:16    145s] [NR-eGR]  Metal11  (11H)            5      0 
[01/24 03:36:16    145s] [NR-eGR] ------------------------------------
[01/24 03:36:16    145s] [NR-eGR]           Total       178673  89290 
[01/24 03:36:16    145s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:36:16    145s] [NR-eGR] Total half perimeter of net bounding box: 147715um
[01/24 03:36:16    145s] [NR-eGR] Total length: 178673um, number of vias: 89290
[01/24 03:36:16    145s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:36:16    145s] [NR-eGR] Total eGR-routed clock nets wire length: 10106um, number of vias: 5916
[01/24 03:36:16    145s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:36:16    145s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1898.51 MB )
[01/24 03:36:16    145s] Early Global Route wiring runtime: 0.25 seconds, mem = 1894.5M
[01/24 03:36:16    145s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.250, REAL:0.246, MEM:1894.5M, EPOCH TIME: 1706060176.953268
[01/24 03:36:16    145s] 0 delay mode for cte disabled.
[01/24 03:36:16    145s] SKP cleared!
[01/24 03:36:16    145s] 
[01/24 03:36:16    145s] *** Finished incrementalPlace (cpu=0:00:00.5, real=0:00:00.0)***
[01/24 03:36:17    145s] Tdgp not successfully inited but do clear! skip clearing
[01/24 03:36:17    145s] **placeDesign ... cpu = 0: 0:26, real = 0: 0:28, mem = 1870.5M **
[01/24 03:36:17    146s] AAE DB initialization (MEM=1894.41 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/24 03:36:17    146s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/24 03:36:17    146s] VSMManager cleared!
[01/24 03:36:17    146s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:27.0/0:00:28.0 (1.0), totSession cpu/real = 0:02:26.4/0:17:57.5 (0.1), mem = 1894.4M
[01/24 03:36:17    146s] 
[01/24 03:36:17    146s] =============================================================================================
[01/24 03:36:17    146s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.35-s114_1
[01/24 03:36:17    146s] =============================================================================================
[01/24 03:36:17    146s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:36:17    146s] ---------------------------------------------------------------------------------------------
[01/24 03:36:17    146s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[01/24 03:36:17    146s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:36:17    146s] [ TimingUpdate           ]      3   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 03:36:17    146s] [ MISC                   ]          0:00:27.6  (  98.6 % )     0:00:27.6 /  0:00:26.7    1.0
[01/24 03:36:17    146s] ---------------------------------------------------------------------------------------------
[01/24 03:36:17    146s]  GlobalPlace #1 TOTAL               0:00:28.0  ( 100.0 % )     0:00:28.0 /  0:00:27.0    1.0
[01/24 03:36:17    146s] ---------------------------------------------------------------------------------------------
[01/24 03:36:17    146s] 
[01/24 03:36:17    146s] Enable CTE adjustment.
[01/24 03:36:17    146s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1406.0M, totSessionCpu=0:02:26 **
[01/24 03:36:17    146s] GigaOpt running with 1 threads.
[01/24 03:36:17    146s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:26.4/0:17:57.5 (0.1), mem = 1894.4M
[01/24 03:36:17    146s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/24 03:36:17    146s] OPERPROF: Starting DPlace-Init at level 1, MEM:1894.4M, EPOCH TIME: 1706060177.863270
[01/24 03:36:17    146s] Processing tracks to init pin-track alignment.
[01/24 03:36:17    146s] z: 2, totalTracks: 1
[01/24 03:36:17    146s] z: 4, totalTracks: 1
[01/24 03:36:17    146s] z: 6, totalTracks: 1
[01/24 03:36:17    146s] z: 8, totalTracks: 1
[01/24 03:36:17    146s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:36:17    146s] All LLGs are deleted
[01/24 03:36:17    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:17    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:17    146s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1894.4M, EPOCH TIME: 1706060177.870299
[01/24 03:36:17    146s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1894.4M, EPOCH TIME: 1706060177.870634
[01/24 03:36:17    146s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1894.4M, EPOCH TIME: 1706060177.873020
[01/24 03:36:17    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:17    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:17    146s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1894.4M, EPOCH TIME: 1706060177.874860
[01/24 03:36:17    146s] Max number of tech site patterns supported in site array is 256.
[01/24 03:36:17    146s] Core basic site is CoreSite
[01/24 03:36:17    146s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1894.4M, EPOCH TIME: 1706060177.902204
[01/24 03:36:17    146s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 03:36:17    146s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 03:36:17    146s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1894.4M, EPOCH TIME: 1706060177.903804
[01/24 03:36:17    146s] Fast DP-INIT is on for default
[01/24 03:36:17    146s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 03:36:17    146s] Atter site array init, number of instance map data is 0.
[01/24 03:36:17    146s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:1894.4M, EPOCH TIME: 1706060177.907289
[01/24 03:36:17    146s] 
[01/24 03:36:17    146s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:36:17    146s] OPERPROF:     Starting CMU at level 3, MEM:1894.4M, EPOCH TIME: 1706060177.908874
[01/24 03:36:17    146s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1894.4M, EPOCH TIME: 1706060177.909770
[01/24 03:36:17    146s] 
[01/24 03:36:17    146s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:36:17    146s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1894.4M, EPOCH TIME: 1706060177.911015
[01/24 03:36:17    146s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1894.4M, EPOCH TIME: 1706060177.911097
[01/24 03:36:17    146s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1894.4M, EPOCH TIME: 1706060177.911160
[01/24 03:36:17    146s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1894.4MB).
[01/24 03:36:17    146s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:1894.4M, EPOCH TIME: 1706060177.914941
[01/24 03:36:17    146s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1894.4M, EPOCH TIME: 1706060177.915031
[01/24 03:36:17    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:17    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:17    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:17    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:17    146s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.026, MEM:1894.4M, EPOCH TIME: 1706060177.941383
[01/24 03:36:17    146s] 
[01/24 03:36:17    146s] Trim Metal Layers:
[01/24 03:36:17    146s] LayerId::1 widthSet size::1
[01/24 03:36:17    146s] LayerId::2 widthSet size::1
[01/24 03:36:17    146s] LayerId::3 widthSet size::1
[01/24 03:36:17    146s] LayerId::4 widthSet size::1
[01/24 03:36:17    146s] LayerId::5 widthSet size::1
[01/24 03:36:17    146s] LayerId::6 widthSet size::1
[01/24 03:36:17    146s] LayerId::7 widthSet size::1
[01/24 03:36:17    146s] LayerId::8 widthSet size::1
[01/24 03:36:17    146s] LayerId::9 widthSet size::1
[01/24 03:36:17    146s] LayerId::10 widthSet size::1
[01/24 03:36:17    146s] LayerId::11 widthSet size::1
[01/24 03:36:17    146s] Updating RC grid for preRoute extraction ...
[01/24 03:36:17    146s] eee: pegSigSF::1.070000
[01/24 03:36:17    146s] Initializing multi-corner resistance tables ...
[01/24 03:36:17    146s] eee: l::1 avDens::0.088967 usedTrk::1457.281459 availTrk::16380.000000 sigTrk::1457.281459
[01/24 03:36:17    146s] eee: l::2 avDens::0.234399 usedTrk::3186.533357 availTrk::13594.500000 sigTrk::3186.533357
[01/24 03:36:17    146s] eee: l::3 avDens::0.304430 usedTrk::4301.596391 availTrk::14130.000000 sigTrk::4301.596391
[01/24 03:36:17    146s] eee: l::4 avDens::0.119641 usedTrk::1432.102011 availTrk::11970.000000 sigTrk::1432.102011
[01/24 03:36:17    146s] eee: l::5 avDens::0.120203 usedTrk::1352.279853 availTrk::11250.000000 sigTrk::1352.279853
[01/24 03:36:17    146s] eee: l::6 avDens::0.020461 usedTrk::108.465789 availTrk::5301.000000 sigTrk::108.465789
[01/24 03:36:17    146s] eee: l::7 avDens::0.033497 usedTrk::69.339181 availTrk::2070.000000 sigTrk::69.339181
[01/24 03:36:17    146s] eee: l::8 avDens::0.001274 usedTrk::0.980117 availTrk::769.500000 sigTrk::0.980117
[01/24 03:36:17    146s] eee: l::9 avDens::0.024242 usedTrk::28.362573 availTrk::1170.000000 sigTrk::28.362573
[01/24 03:36:17    146s] eee: l::10 avDens::0.059942 usedTrk::79.950906 availTrk::1333.800000 sigTrk::79.950906
[01/24 03:36:17    146s] eee: l::11 avDens::0.054392 usedTrk::139.027222 availTrk::2556.000000 sigTrk::139.027222
[01/24 03:36:17    146s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:36:17    146s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.268572 uaWl=1.000000 uaWlH=0.284834 aWlH=0.000000 lMod=0 pMax=0.825300 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 03:36:18    146s] 
[01/24 03:36:18    146s] Creating Lib Analyzer ...
[01/24 03:36:18    146s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/24 03:36:18    146s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/24 03:36:18    146s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 03:36:18    146s] 
[01/24 03:36:18    146s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:36:18    147s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:27 mem=1902.4M
[01/24 03:36:18    147s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:27 mem=1902.4M
[01/24 03:36:18    147s] Creating Lib Analyzer, finished. 
[01/24 03:36:18    147s] AAE DB initialization (MEM=1902.43 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/24 03:36:18    147s] #optDebug: fT-S <1 2 3 1 0>
[01/24 03:36:18    147s] Setting timing_disable_library_data_to_data_checks to 'true'.
[01/24 03:36:18    147s] Setting timing_disable_user_data_to_data_checks to 'true'.
[01/24 03:36:19    147s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1414.6M, totSessionCpu=0:02:28 **
[01/24 03:36:19    147s] *** optDesign -preCTS ***
[01/24 03:36:19    147s] DRC Margin: user margin 0.0; extra margin 0.2
[01/24 03:36:19    147s] Setup Target Slack: user slack 0; extra slack 0.0
[01/24 03:36:19    147s] Hold Target Slack: user slack 0
[01/24 03:36:19    147s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[01/24 03:36:19    147s] Type 'man IMPOPT-3195' for more detail.
[01/24 03:36:19    147s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1902.4M, EPOCH TIME: 1706060179.044636
[01/24 03:36:19    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:19    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:19    147s] 
[01/24 03:36:19    147s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:36:19    147s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.036, MEM:1902.4M, EPOCH TIME: 1706060179.080196
[01/24 03:36:19    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:19    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:19    147s] Multi-VT timing optimization disabled based on library information.
[01/24 03:36:19    147s] 
[01/24 03:36:19    147s] TimeStamp Deleting Cell Server Begin ...
[01/24 03:36:19    147s] Deleting Lib Analyzer.
[01/24 03:36:19    147s] 
[01/24 03:36:19    147s] TimeStamp Deleting Cell Server End ...
[01/24 03:36:19    147s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/24 03:36:19    147s] 
[01/24 03:36:19    147s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 03:36:19    147s] Summary for sequential cells identification: 
[01/24 03:36:19    147s]   Identified SBFF number: 104
[01/24 03:36:19    147s]   Identified MBFF number: 0
[01/24 03:36:19    147s]   Identified SB Latch number: 0
[01/24 03:36:19    147s]   Identified MB Latch number: 0
[01/24 03:36:19    147s]   Not identified SBFF number: 16
[01/24 03:36:19    147s]   Not identified MBFF number: 0
[01/24 03:36:19    147s]   Not identified SB Latch number: 0
[01/24 03:36:19    147s]   Not identified MB Latch number: 0
[01/24 03:36:19    147s]   Number of sequential cells which are not FFs: 32
[01/24 03:36:19    147s]  Visiting view : default_emulate_view
[01/24 03:36:19    147s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 03:36:19    147s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:36:19    147s]  Visiting view : default_emulate_view
[01/24 03:36:19    147s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 03:36:19    147s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:36:19    147s] TLC MultiMap info (StdDelay):
[01/24 03:36:19    147s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 03:36:19    147s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 03:36:19    147s]  Setting StdDelay to: 38ps
[01/24 03:36:19    147s] 
[01/24 03:36:19    147s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 03:36:19    147s] 
[01/24 03:36:19    147s] TimeStamp Deleting Cell Server Begin ...
[01/24 03:36:19    147s] 
[01/24 03:36:19    147s] TimeStamp Deleting Cell Server End ...
[01/24 03:36:19    147s] 
[01/24 03:36:19    147s] Creating Lib Analyzer ...
[01/24 03:36:19    147s] 
[01/24 03:36:19    147s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 03:36:19    147s] Summary for sequential cells identification: 
[01/24 03:36:19    147s]   Identified SBFF number: 104
[01/24 03:36:19    147s]   Identified MBFF number: 0
[01/24 03:36:19    147s]   Identified SB Latch number: 0
[01/24 03:36:19    147s]   Identified MB Latch number: 0
[01/24 03:36:19    147s]   Not identified SBFF number: 16
[01/24 03:36:19    147s]   Not identified MBFF number: 0
[01/24 03:36:19    147s]   Not identified SB Latch number: 0
[01/24 03:36:19    147s]   Not identified MB Latch number: 0
[01/24 03:36:19    147s]   Number of sequential cells which are not FFs: 32
[01/24 03:36:19    147s]  Visiting view : default_emulate_view
[01/24 03:36:19    147s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/24 03:36:19    147s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:36:19    147s]  Visiting view : default_emulate_view
[01/24 03:36:19    147s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/24 03:36:19    147s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:36:19    147s] TLC MultiMap info (StdDelay):
[01/24 03:36:19    147s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 03:36:19    147s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/24 03:36:19    147s]  Setting StdDelay to: 41.7ps
[01/24 03:36:19    147s] 
[01/24 03:36:19    147s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 03:36:19    147s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 03:36:19    147s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 03:36:19    147s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 03:36:19    147s] 
[01/24 03:36:19    147s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:36:19    148s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:28 mem=1902.4M
[01/24 03:36:19    148s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:28 mem=1902.4M
[01/24 03:36:19    148s] Creating Lib Analyzer, finished. 
[01/24 03:36:19    148s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1902.4M, EPOCH TIME: 1706060179.842769
[01/24 03:36:19    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:19    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:19    148s] All LLGs are deleted
[01/24 03:36:19    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:19    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:19    148s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1902.4M, EPOCH TIME: 1706060179.842921
[01/24 03:36:19    148s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1902.4M, EPOCH TIME: 1706060179.843016
[01/24 03:36:19    148s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1902.4M, EPOCH TIME: 1706060179.843653
[01/24 03:36:19    148s] {MMLU 0 0 9822}
[01/24 03:36:19    148s] ### Creating LA Mngr. totSessionCpu=0:02:28 mem=1902.4M
[01/24 03:36:19    148s] ### Creating LA Mngr, finished. totSessionCpu=0:02:28 mem=1902.4M
[01/24 03:36:19    148s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1902.43 MB )
[01/24 03:36:19    148s] (I)      ==================== Layers =====================
[01/24 03:36:19    148s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:19    148s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 03:36:19    148s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:19    148s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 03:36:19    148s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 03:36:19    148s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 03:36:19    148s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 03:36:19    148s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 03:36:19    148s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 03:36:19    148s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 03:36:19    148s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 03:36:19    148s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 03:36:19    148s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 03:36:19    148s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 03:36:19    148s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 03:36:19    148s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 03:36:19    148s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 03:36:19    148s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 03:36:19    148s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 03:36:19    148s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 03:36:19    148s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 03:36:19    148s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 03:36:19    148s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 03:36:19    148s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 03:36:19    148s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 03:36:19    148s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:19    148s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 03:36:19    148s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 03:36:19    148s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 03:36:19    148s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 03:36:19    148s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 03:36:19    148s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 03:36:19    148s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 03:36:19    148s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 03:36:19    148s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 03:36:19    148s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 03:36:19    148s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 03:36:19    148s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 03:36:19    148s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 03:36:19    148s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 03:36:19    148s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:19    148s] (I)      Started Import and model ( Curr Mem: 1902.43 MB )
[01/24 03:36:19    148s] (I)      Default pattern map key = picorv32_default.
[01/24 03:36:19    148s] (I)      Number of ignored instance 0
[01/24 03:36:19    148s] (I)      Number of inbound cells 0
[01/24 03:36:19    148s] (I)      Number of opened ILM blockages 0
[01/24 03:36:19    148s] (I)      Number of instances temporarily fixed by detailed placement 0
[01/24 03:36:19    148s] (I)      numMoveCells=8855, numMacros=0  numPads=409  numMultiRowHeightInsts=0
[01/24 03:36:19    148s] (I)      cell height: 3420, count: 8855
[01/24 03:36:19    148s] (I)      Number of nets = 9792 ( 30 ignored )
[01/24 03:36:19    148s] (I)      Read rows... (mem=1908.9M)
[01/24 03:36:19    148s] (I)      Done Read rows (cpu=0.000s, mem=1908.9M)
[01/24 03:36:19    148s] (I)      Identified Clock instances: Flop 1961, Clock buffer/inverter 0, Gate 58, Logic 0
[01/24 03:36:19    148s] (I)      Read module constraints... (mem=1908.9M)
[01/24 03:36:19    148s] (I)      Done Read module constraints (cpu=0.000s, mem=1908.9M)
[01/24 03:36:19    148s] (I)      == Non-default Options ==
[01/24 03:36:19    148s] (I)      Maximum routing layer                              : 11
[01/24 03:36:19    148s] (I)      Buffering-aware routing                            : true
[01/24 03:36:19    148s] (I)      Spread congestion away from blockages              : true
[01/24 03:36:19    148s] (I)      Number of threads                                  : 1
[01/24 03:36:19    148s] (I)      Overflow penalty cost                              : 10
[01/24 03:36:19    148s] (I)      Punch through distance                             : 2506.730000
[01/24 03:36:19    148s] (I)      Source-to-sink ratio                               : 0.300000
[01/24 03:36:19    148s] (I)      Method to set GCell size                           : row
[01/24 03:36:19    148s] (I)      Counted 2449 PG shapes. We will not process PG shapes layer by layer.
[01/24 03:36:19    148s] (I)      Use row-based GCell size
[01/24 03:36:19    148s] (I)      Use row-based GCell align
[01/24 03:36:19    148s] (I)      layer 0 area = 80000
[01/24 03:36:19    148s] (I)      layer 1 area = 80000
[01/24 03:36:19    148s] (I)      layer 2 area = 80000
[01/24 03:36:19    148s] (I)      layer 3 area = 80000
[01/24 03:36:19    148s] (I)      layer 4 area = 80000
[01/24 03:36:19    148s] (I)      layer 5 area = 80000
[01/24 03:36:19    148s] (I)      layer 6 area = 80000
[01/24 03:36:19    148s] (I)      layer 7 area = 80000
[01/24 03:36:19    148s] (I)      layer 8 area = 80000
[01/24 03:36:19    148s] (I)      layer 9 area = 400000
[01/24 03:36:19    148s] (I)      layer 10 area = 400000
[01/24 03:36:19    148s] (I)      GCell unit size   : 3420
[01/24 03:36:19    148s] (I)      GCell multiplier  : 1
[01/24 03:36:19    148s] (I)      GCell row height  : 3420
[01/24 03:36:19    148s] (I)      Actual row height : 3420
[01/24 03:36:19    148s] (I)      GCell align ref   : 30000 30020
[01/24 03:36:19    148s] [NR-eGR] Track table information for default rule: 
[01/24 03:36:19    148s] [NR-eGR] Metal1 has single uniform track structure
[01/24 03:36:19    148s] [NR-eGR] Metal2 has single uniform track structure
[01/24 03:36:19    148s] [NR-eGR] Metal3 has single uniform track structure
[01/24 03:36:19    148s] [NR-eGR] Metal4 has single uniform track structure
[01/24 03:36:19    148s] [NR-eGR] Metal5 has single uniform track structure
[01/24 03:36:19    148s] [NR-eGR] Metal6 has single uniform track structure
[01/24 03:36:19    148s] [NR-eGR] Metal7 has single uniform track structure
[01/24 03:36:19    148s] [NR-eGR] Metal8 has single uniform track structure
[01/24 03:36:19    148s] [NR-eGR] Metal9 has single uniform track structure
[01/24 03:36:19    148s] [NR-eGR] Metal10 has single uniform track structure
[01/24 03:36:19    148s] [NR-eGR] Metal11 has single uniform track structure
[01/24 03:36:19    148s] (I)      ==================== Default via =====================
[01/24 03:36:19    148s] (I)      +----+------------------+----------------------------+
[01/24 03:36:19    148s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 03:36:19    148s] (I)      +----+------------------+----------------------------+
[01/24 03:36:19    148s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 03:36:19    148s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 03:36:19    148s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 03:36:19    148s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 03:36:19    148s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 03:36:19    148s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 03:36:19    148s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 03:36:19    148s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 03:36:19    148s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 03:36:19    148s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 03:36:19    148s] (I)      +----+------------------+----------------------------+
[01/24 03:36:19    148s] [NR-eGR] Read 3964 PG shapes
[01/24 03:36:19    148s] [NR-eGR] Read 0 clock shapes
[01/24 03:36:19    148s] [NR-eGR] Read 0 other shapes
[01/24 03:36:19    148s] [NR-eGR] #Routing Blockages  : 0
[01/24 03:36:19    148s] [NR-eGR] #Instance Blockages : 0
[01/24 03:36:19    148s] [NR-eGR] #PG Blockages       : 3964
[01/24 03:36:19    148s] [NR-eGR] #Halo Blockages     : 0
[01/24 03:36:19    148s] [NR-eGR] #Boundary Blockages : 0
[01/24 03:36:19    148s] [NR-eGR] #Clock Blockages    : 0
[01/24 03:36:19    148s] [NR-eGR] #Other Blockages    : 0
[01/24 03:36:19    148s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 03:36:19    148s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 03:36:19    148s] [NR-eGR] Read 9792 nets ( ignored 0 )
[01/24 03:36:19    148s] (I)      early_global_route_priority property id does not exist.
[01/24 03:36:19    148s] (I)      Read Num Blocks=3964  Num Prerouted Wires=0  Num CS=0
[01/24 03:36:19    148s] (I)      Layer 1 (V) : #blockages 460 : #preroutes 0
[01/24 03:36:19    148s] (I)      Layer 2 (H) : #blockages 460 : #preroutes 0
[01/24 03:36:19    148s] (I)      Layer 3 (V) : #blockages 460 : #preroutes 0
[01/24 03:36:19    148s] (I)      Layer 4 (H) : #blockages 460 : #preroutes 0
[01/24 03:36:19    148s] (I)      Layer 5 (V) : #blockages 460 : #preroutes 0
[01/24 03:36:19    148s] (I)      Layer 6 (H) : #blockages 460 : #preroutes 0
[01/24 03:36:19    148s] (I)      Layer 7 (V) : #blockages 460 : #preroutes 0
[01/24 03:36:19    148s] (I)      Layer 8 (H) : #blockages 460 : #preroutes 0
[01/24 03:36:19    148s] (I)      Layer 9 (V) : #blockages 254 : #preroutes 0
[01/24 03:36:19    148s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 03:36:19    148s] (I)      Number of ignored nets                =      0
[01/24 03:36:19    148s] (I)      Number of connected nets              =      0
[01/24 03:36:19    148s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 03:36:19    148s] (I)      Number of clock nets                  =     59.  Ignored: No
[01/24 03:36:19    148s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 03:36:19    148s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 03:36:19    148s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 03:36:19    148s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 03:36:19    148s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 03:36:19    148s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 03:36:19    148s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 03:36:19    148s] (I)      Constructing bin map
[01/24 03:36:19    148s] (I)      Initialize bin information with width=6840 height=6840
[01/24 03:36:19    148s] (I)      Done constructing bin map
[01/24 03:36:19    148s] [NR-eGR] There are 59 clock nets ( 0 with NDR ).
[01/24 03:36:19    148s] (I)      Ndr track 0 does not exist
[01/24 03:36:19    148s] (I)      ---------------------Grid Graph Info--------------------
[01/24 03:36:19    148s] (I)      Routing area        : (0, 0) - (458400, 449920)
[01/24 03:36:19    148s] (I)      Core area           : (30000, 30020) - (428400, 419900)
[01/24 03:36:19    148s] (I)      Site width          :   400  (dbu)
[01/24 03:36:19    148s] (I)      Row height          :  3420  (dbu)
[01/24 03:36:19    148s] (I)      GCell row height    :  3420  (dbu)
[01/24 03:36:19    148s] (I)      GCell width         :  3420  (dbu)
[01/24 03:36:19    148s] (I)      GCell height        :  3420  (dbu)
[01/24 03:36:19    148s] (I)      Grid                :   134   131    11
[01/24 03:36:19    148s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 03:36:19    148s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 03:36:19    148s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 03:36:19    148s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 03:36:19    148s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 03:36:19    148s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 03:36:19    148s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 03:36:19    148s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 03:36:19    148s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 03:36:19    148s] (I)      Total num of tracks :  1184  1146  1184  1146  1184  1146  1184  1146  1184   457   473
[01/24 03:36:19    148s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 03:36:19    148s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 03:36:19    148s] (I)      --------------------------------------------------------
[01/24 03:36:19    148s] 
[01/24 03:36:19    148s] [NR-eGR] ============ Routing rule table ============
[01/24 03:36:19    148s] [NR-eGR] Rule id: 0  Nets: 9792
[01/24 03:36:19    148s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 03:36:19    148s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 03:36:19    148s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 03:36:19    148s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:36:19    148s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:36:19    148s] [NR-eGR] ========================================
[01/24 03:36:19    148s] [NR-eGR] 
[01/24 03:36:19    148s] (I)      =============== Blocked Tracks ===============
[01/24 03:36:19    148s] (I)      +-------+---------+----------+---------------+
[01/24 03:36:19    148s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 03:36:19    148s] (I)      +-------+---------+----------+---------------+
[01/24 03:36:19    148s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 03:36:19    148s] (I)      |     2 |  150126 |     7820 |         5.21% |
[01/24 03:36:19    148s] (I)      |     3 |  158656 |     1150 |         0.72% |
[01/24 03:36:19    148s] (I)      |     4 |  150126 |     7820 |         5.21% |
[01/24 03:36:19    148s] (I)      |     5 |  158656 |     1150 |         0.72% |
[01/24 03:36:19    148s] (I)      |     6 |  150126 |     7820 |         5.21% |
[01/24 03:36:19    148s] (I)      |     7 |  158656 |     1150 |         0.72% |
[01/24 03:36:19    148s] (I)      |     8 |  150126 |     7820 |         5.21% |
[01/24 03:36:19    148s] (I)      |     9 |  158656 |     2300 |         1.45% |
[01/24 03:36:19    148s] (I)      |    10 |   59867 |     3968 |         6.63% |
[01/24 03:36:19    148s] (I)      |    11 |   63382 |    11132 |        17.56% |
[01/24 03:36:19    148s] (I)      +-------+---------+----------+---------------+
[01/24 03:36:19    148s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1911.26 MB )
[01/24 03:36:19    148s] (I)      Reset routing kernel
[01/24 03:36:19    148s] (I)      Started Global Routing ( Curr Mem: 1911.26 MB )
[01/24 03:36:19    148s] (I)      totalPins=34278  totalGlobalPin=33267 (97.05%)
[01/24 03:36:19    148s] (I)      total 2D Cap : 1328576 = (681373 H, 647203 V)
[01/24 03:36:19    148s] (I)      #blocked areas for congestion spreading : 0
[01/24 03:36:19    148s] [NR-eGR] Layer group 1: route 9792 net(s) in layer range [2, 11]
[01/24 03:36:19    148s] (I)      
[01/24 03:36:19    148s] (I)      ============  Phase 1a Route ============
[01/24 03:36:20    148s] (I)      Usage: 100370 = (56551 H, 43819 V) = (8.30% H, 6.77% V) = (9.670e+04um H, 7.493e+04um V)
[01/24 03:36:20    148s] (I)      
[01/24 03:36:20    148s] (I)      ============  Phase 1b Route ============
[01/24 03:36:20    148s] (I)      Usage: 100370 = (56551 H, 43819 V) = (8.30% H, 6.77% V) = (9.670e+04um H, 7.493e+04um V)
[01/24 03:36:20    148s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.716327e+05um
[01/24 03:36:20    148s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 03:36:20    148s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 03:36:20    148s] (I)      
[01/24 03:36:20    148s] (I)      ============  Phase 1c Route ============
[01/24 03:36:20    148s] (I)      Usage: 100370 = (56551 H, 43819 V) = (8.30% H, 6.77% V) = (9.670e+04um H, 7.493e+04um V)
[01/24 03:36:20    148s] (I)      
[01/24 03:36:20    148s] (I)      ============  Phase 1d Route ============
[01/24 03:36:20    148s] (I)      Usage: 100370 = (56551 H, 43819 V) = (8.30% H, 6.77% V) = (9.670e+04um H, 7.493e+04um V)
[01/24 03:36:20    148s] (I)      
[01/24 03:36:20    148s] (I)      ============  Phase 1e Route ============
[01/24 03:36:20    148s] (I)      Usage: 100370 = (56551 H, 43819 V) = (8.30% H, 6.77% V) = (9.670e+04um H, 7.493e+04um V)
[01/24 03:36:20    148s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.716327e+05um
[01/24 03:36:20    148s] (I)      
[01/24 03:36:20    148s] (I)      ============  Phase 1l Route ============
[01/24 03:36:20    148s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 03:36:20    148s] (I)      Layer  2:     146869     41417         0           0      148941    ( 0.00%) 
[01/24 03:36:20    148s] (I)      Layer  3:     156396     43718         3           0      156807    ( 0.00%) 
[01/24 03:36:20    148s] (I)      Layer  4:     146869     15320         0           0      148941    ( 0.00%) 
[01/24 03:36:20    148s] (I)      Layer  5:     156396     13721         0           0      156807    ( 0.00%) 
[01/24 03:36:20    148s] (I)      Layer  6:     146869       972         0           0      148941    ( 0.00%) 
[01/24 03:36:20    148s] (I)      Layer  7:     156396       699         0           0      156807    ( 0.00%) 
[01/24 03:36:20    148s] (I)      Layer  8:     146869        26         0           0      148941    ( 0.00%) 
[01/24 03:36:20    148s] (I)      Layer  9:     155549       303         0           0      156807    ( 0.00%) 
[01/24 03:36:20    148s] (I)      Layer 10:      55446         9         0        2969       56608    ( 4.98%) 
[01/24 03:36:20    148s] (I)      Layer 11:      51790         0         0        7204       55519    (11.48%) 
[01/24 03:36:20    148s] (I)      Total:       1319449    116185         3       10171     1335118    ( 0.76%) 
[01/24 03:36:20    148s] (I)      
[01/24 03:36:20    148s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 03:36:20    148s] [NR-eGR]                        OverCon            
[01/24 03:36:20    148s] [NR-eGR]                         #Gcell     %Gcell
[01/24 03:36:20    148s] [NR-eGR]        Layer               (1)    OverCon
[01/24 03:36:20    148s] [NR-eGR] ----------------------------------------------
[01/24 03:36:20    148s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:20    148s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:20    148s] [NR-eGR]  Metal3 ( 3)         3( 0.02%)   ( 0.02%) 
[01/24 03:36:20    148s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:20    148s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:20    148s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:20    148s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:20    148s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:20    148s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:20    148s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:20    148s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:20    148s] [NR-eGR] ----------------------------------------------
[01/24 03:36:20    148s] [NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[01/24 03:36:20    148s] [NR-eGR] 
[01/24 03:36:20    148s] (I)      Finished Global Routing ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1911.26 MB )
[01/24 03:36:20    148s] (I)      total 2D Cap : 1329715 = (681820 H, 647895 V)
[01/24 03:36:20    148s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 03:36:20    148s] (I)      ============= Track Assignment ============
[01/24 03:36:20    148s] (I)      Started Track Assignment (1T) ( Curr Mem: 1911.26 MB )
[01/24 03:36:20    148s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 03:36:20    148s] (I)      Run Multi-thread track assignment
[01/24 03:36:20    148s] (I)      Finished Track Assignment (1T) ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1911.26 MB )
[01/24 03:36:20    148s] (I)      Started Export ( Curr Mem: 1911.26 MB )
[01/24 03:36:20    148s] [NR-eGR]                  Length (um)   Vias 
[01/24 03:36:20    148s] [NR-eGR] ------------------------------------
[01/24 03:36:20    148s] [NR-eGR]  Metal1   (1H)             0  33974 
[01/24 03:36:20    148s] [NR-eGR]  Metal2   (2V)         54738  47990 
[01/24 03:36:20    148s] [NR-eGR]  Metal3   (3H)         73321   5011 
[01/24 03:36:20    148s] [NR-eGR]  Metal4   (4V)         25217   2253 
[01/24 03:36:20    148s] [NR-eGR]  Metal5   (5H)         23610    171 
[01/24 03:36:20    148s] [NR-eGR]  Metal6   (6V)          1638     74 
[01/24 03:36:20    148s] [NR-eGR]  Metal7   (7H)          1253     37 
[01/24 03:36:20    148s] [NR-eGR]  Metal8   (8V)            19     27 
[01/24 03:36:20    148s] [NR-eGR]  Metal9   (9H)           529      9 
[01/24 03:36:20    148s] [NR-eGR]  Metal10  (10V)            8      7 
[01/24 03:36:20    148s] [NR-eGR]  Metal11  (11H)            5      0 
[01/24 03:36:20    148s] [NR-eGR] ------------------------------------
[01/24 03:36:20    148s] [NR-eGR]           Total       180339  89553 
[01/24 03:36:20    148s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:36:20    148s] [NR-eGR] Total half perimeter of net bounding box: 147715um
[01/24 03:36:20    148s] [NR-eGR] Total length: 180339um, number of vias: 89553
[01/24 03:36:20    148s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:36:20    148s] [NR-eGR] Total eGR-routed clock nets wire length: 10321um, number of vias: 5937
[01/24 03:36:20    148s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:36:20    148s] (I)      Finished Export ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 1911.26 MB )
[01/24 03:36:20    148s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.51 sec, Real: 0.51 sec, Curr Mem: 1909.26 MB )
[01/24 03:36:20    148s] (I)      ====================================== Runtime Summary =======================================
[01/24 03:36:20    148s] (I)       Step                                             %      Start     Finish      Real       CPU 
[01/24 03:36:20    148s] (I)      ----------------------------------------------------------------------------------------------
[01/24 03:36:20    148s] (I)       Early Global Route kernel                  100.00%  18.98 sec  19.49 sec  0.51 sec  0.51 sec 
[01/24 03:36:20    148s] (I)       +-Import and model                          16.71%  18.98 sec  19.07 sec  0.09 sec  0.09 sec 
[01/24 03:36:20    148s] (I)       | +-Create place DB                          7.79%  18.98 sec  19.02 sec  0.04 sec  0.04 sec 
[01/24 03:36:20    148s] (I)       | | +-Import place data                      7.76%  18.98 sec  19.02 sec  0.04 sec  0.04 sec 
[01/24 03:36:20    148s] (I)       | | | +-Read instances and placement         2.00%  18.98 sec  18.99 sec  0.01 sec  0.01 sec 
[01/24 03:36:20    148s] (I)       | | | +-Read nets                            4.80%  18.99 sec  19.02 sec  0.02 sec  0.03 sec 
[01/24 03:36:20    148s] (I)       | +-Create route DB                          7.00%  19.02 sec  19.06 sec  0.04 sec  0.04 sec 
[01/24 03:36:20    148s] (I)       | | +-Import route data (1T)                 6.90%  19.02 sec  19.06 sec  0.04 sec  0.04 sec 
[01/24 03:36:20    148s] (I)       | | | +-Read blockages ( Layer 2-11 )        0.89%  19.03 sec  19.03 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       | | | | +-Read routing blockages             0.00%  19.03 sec  19.03 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       | | | | +-Read instance blockages            0.40%  19.03 sec  19.03 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       | | | | +-Read PG blockages                  0.15%  19.03 sec  19.03 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       | | | | +-Read clock blockages               0.01%  19.03 sec  19.03 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       | | | | +-Read other blockages               0.01%  19.03 sec  19.03 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       | | | | +-Read halo blockages                0.02%  19.03 sec  19.03 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       | | | | +-Read boundary cut boxes            0.00%  19.03 sec  19.03 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       | | | +-Read blackboxes                      0.00%  19.03 sec  19.03 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       | | | +-Read prerouted                       0.11%  19.03 sec  19.03 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       | | | +-Read unlegalized nets                0.19%  19.03 sec  19.04 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       | | | +-Read nets                            0.90%  19.04 sec  19.04 sec  0.00 sec  0.01 sec 
[01/24 03:36:20    148s] (I)       | | | +-Set up via pillars                   0.02%  19.04 sec  19.04 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       | | | +-Initialize 3D grid graph             0.15%  19.04 sec  19.04 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       | | | +-Model blockage capacity              2.89%  19.04 sec  19.06 sec  0.01 sec  0.02 sec 
[01/24 03:36:20    148s] (I)       | | | | +-Initialize 3D capacity             2.70%  19.04 sec  19.06 sec  0.01 sec  0.02 sec 
[01/24 03:36:20    148s] (I)       | +-Read aux data                            0.35%  19.06 sec  19.06 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       | +-Others data preparation                  0.18%  19.06 sec  19.06 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       | +-Create route kernel                      1.01%  19.06 sec  19.07 sec  0.01 sec  0.01 sec 
[01/24 03:36:20    148s] (I)       +-Global Routing                            29.98%  19.07 sec  19.22 sec  0.15 sec  0.15 sec 
[01/24 03:36:20    148s] (I)       | +-Initialization                           0.53%  19.07 sec  19.07 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       | +-Net group 1                             27.74%  19.07 sec  19.22 sec  0.14 sec  0.14 sec 
[01/24 03:36:20    148s] (I)       | | +-Generate topology                      2.66%  19.07 sec  19.09 sec  0.01 sec  0.02 sec 
[01/24 03:36:20    148s] (I)       | | +-Phase 1a                               6.02%  19.09 sec  19.12 sec  0.03 sec  0.03 sec 
[01/24 03:36:20    148s] (I)       | | | +-Pattern routing (1T)                 5.18%  19.09 sec  19.12 sec  0.03 sec  0.03 sec 
[01/24 03:36:20    148s] (I)       | | | +-Add via demand to 2D                 0.72%  19.12 sec  19.12 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       | | +-Phase 1b                               0.03%  19.12 sec  19.12 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       | | +-Phase 1c                               0.00%  19.12 sec  19.12 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       | | +-Phase 1d                               0.00%  19.12 sec  19.12 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       | | +-Phase 1e                               0.20%  19.12 sec  19.12 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       | | | +-Route legalization                   0.13%  19.12 sec  19.12 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       | | | | +-Legalize Reach Aware Violations    0.10%  19.12 sec  19.12 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       | | +-Phase 1l                              17.76%  19.12 sec  19.22 sec  0.09 sec  0.09 sec 
[01/24 03:36:20    148s] (I)       | | | +-Layer assignment (1T)               17.31%  19.13 sec  19.22 sec  0.09 sec  0.09 sec 
[01/24 03:36:20    148s] (I)       | +-Clean cong LA                            0.00%  19.22 sec  19.22 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       +-Export 3D cong map                         1.16%  19.22 sec  19.23 sec  0.01 sec  0.01 sec 
[01/24 03:36:20    148s] (I)       | +-Export 2D cong map                       0.10%  19.23 sec  19.23 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       +-Extract Global 3D Wires                    0.66%  19.23 sec  19.23 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       +-Track Assignment (1T)                     27.37%  19.23 sec  19.37 sec  0.14 sec  0.14 sec 
[01/24 03:36:20    148s] (I)       | +-Initialization                           0.21%  19.23 sec  19.24 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       | +-Track Assignment Kernel                 26.49%  19.24 sec  19.37 sec  0.14 sec  0.14 sec 
[01/24 03:36:20    148s] (I)       | +-Free Memory                              0.01%  19.37 sec  19.37 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       +-Export                                    21.78%  19.37 sec  19.49 sec  0.11 sec  0.12 sec 
[01/24 03:36:20    148s] (I)       | +-Export DB wires                         11.46%  19.37 sec  19.43 sec  0.06 sec  0.06 sec 
[01/24 03:36:20    148s] (I)       | | +-Export all nets                        8.79%  19.38 sec  19.42 sec  0.05 sec  0.04 sec 
[01/24 03:36:20    148s] (I)       | | +-Set wire vias                          1.96%  19.42 sec  19.43 sec  0.01 sec  0.01 sec 
[01/24 03:36:20    148s] (I)       | +-Report wirelength                        5.04%  19.43 sec  19.46 sec  0.03 sec  0.03 sec 
[01/24 03:36:20    148s] (I)       | +-Update net boxes                         5.12%  19.46 sec  19.49 sec  0.03 sec  0.02 sec 
[01/24 03:36:20    148s] (I)       | +-Update timing                            0.00%  19.49 sec  19.49 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)       +-Postprocess design                         0.36%  19.49 sec  19.49 sec  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)      ====================== Summary by functions ======================
[01/24 03:36:20    148s] (I)       Lv  Step                                   %      Real       CPU 
[01/24 03:36:20    148s] (I)      ------------------------------------------------------------------
[01/24 03:36:20    148s] (I)        0  Early Global Route kernel        100.00%  0.51 sec  0.51 sec 
[01/24 03:36:20    148s] (I)        1  Global Routing                    29.98%  0.15 sec  0.15 sec 
[01/24 03:36:20    148s] (I)        1  Track Assignment (1T)             27.37%  0.14 sec  0.14 sec 
[01/24 03:36:20    148s] (I)        1  Export                            21.78%  0.11 sec  0.12 sec 
[01/24 03:36:20    148s] (I)        1  Import and model                  16.71%  0.09 sec  0.09 sec 
[01/24 03:36:20    148s] (I)        1  Export 3D cong map                 1.16%  0.01 sec  0.01 sec 
[01/24 03:36:20    148s] (I)        1  Extract Global 3D Wires            0.66%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        1  Postprocess design                 0.36%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        2  Net group 1                       27.74%  0.14 sec  0.14 sec 
[01/24 03:36:20    148s] (I)        2  Track Assignment Kernel           26.49%  0.14 sec  0.14 sec 
[01/24 03:36:20    148s] (I)        2  Export DB wires                   11.46%  0.06 sec  0.06 sec 
[01/24 03:36:20    148s] (I)        2  Create place DB                    7.79%  0.04 sec  0.04 sec 
[01/24 03:36:20    148s] (I)        2  Create route DB                    7.00%  0.04 sec  0.04 sec 
[01/24 03:36:20    148s] (I)        2  Update net boxes                   5.12%  0.03 sec  0.02 sec 
[01/24 03:36:20    148s] (I)        2  Report wirelength                  5.04%  0.03 sec  0.03 sec 
[01/24 03:36:20    148s] (I)        2  Create route kernel                1.01%  0.01 sec  0.01 sec 
[01/24 03:36:20    148s] (I)        2  Initialization                     0.74%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        2  Read aux data                      0.35%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        2  Others data preparation            0.18%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        2  Export 2D cong map                 0.10%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        2  Update timing                      0.00%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        3  Phase 1l                          17.76%  0.09 sec  0.09 sec 
[01/24 03:36:20    148s] (I)        3  Export all nets                    8.79%  0.05 sec  0.04 sec 
[01/24 03:36:20    148s] (I)        3  Import place data                  7.76%  0.04 sec  0.04 sec 
[01/24 03:36:20    148s] (I)        3  Import route data (1T)             6.90%  0.04 sec  0.04 sec 
[01/24 03:36:20    148s] (I)        3  Phase 1a                           6.02%  0.03 sec  0.03 sec 
[01/24 03:36:20    148s] (I)        3  Generate topology                  2.66%  0.01 sec  0.02 sec 
[01/24 03:36:20    148s] (I)        3  Set wire vias                      1.96%  0.01 sec  0.01 sec 
[01/24 03:36:20    148s] (I)        3  Phase 1e                           0.20%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        3  Phase 1b                           0.03%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        3  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        3  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        4  Layer assignment (1T)             17.31%  0.09 sec  0.09 sec 
[01/24 03:36:20    148s] (I)        4  Read nets                          5.70%  0.03 sec  0.04 sec 
[01/24 03:36:20    148s] (I)        4  Pattern routing (1T)               5.18%  0.03 sec  0.03 sec 
[01/24 03:36:20    148s] (I)        4  Model blockage capacity            2.89%  0.01 sec  0.02 sec 
[01/24 03:36:20    148s] (I)        4  Read instances and placement       2.00%  0.01 sec  0.01 sec 
[01/24 03:36:20    148s] (I)        4  Read blockages ( Layer 2-11 )      0.89%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        4  Add via demand to 2D               0.72%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        4  Read unlegalized nets              0.19%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        4  Initialize 3D grid graph           0.15%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        4  Route legalization                 0.13%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        4  Read prerouted                     0.11%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        4  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        4  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        5  Initialize 3D capacity             2.70%  0.01 sec  0.02 sec 
[01/24 03:36:20    148s] (I)        5  Read instance blockages            0.40%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        5  Read PG blockages                  0.15%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        5  Legalize Reach Aware Violations    0.10%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        5  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        5  Read other blockages               0.01%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        5  Read clock blockages               0.01%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[01/24 03:36:20    148s] Extraction called for design 'picorv32' of instances=8855 and nets=10034 using extraction engine 'preRoute' .
[01/24 03:36:20    148s] PreRoute RC Extraction called for design picorv32.
[01/24 03:36:20    148s] RC Extraction called in multi-corner(1) mode.
[01/24 03:36:20    148s] RCMode: PreRoute
[01/24 03:36:20    148s]       RC Corner Indexes            0   
[01/24 03:36:20    148s] Capacitance Scaling Factor   : 1.00000 
[01/24 03:36:20    148s] Resistance Scaling Factor    : 1.00000 
[01/24 03:36:20    148s] Clock Cap. Scaling Factor    : 1.00000 
[01/24 03:36:20    148s] Clock Res. Scaling Factor    : 1.00000 
[01/24 03:36:20    148s] Shrink Factor                : 1.00000
[01/24 03:36:20    148s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/24 03:36:20    148s] Using Quantus QRC technology file ...
[01/24 03:36:20    148s] 
[01/24 03:36:20    148s] Trim Metal Layers:
[01/24 03:36:20    148s] LayerId::1 widthSet size::1
[01/24 03:36:20    148s] LayerId::2 widthSet size::1
[01/24 03:36:20    148s] LayerId::3 widthSet size::1
[01/24 03:36:20    148s] LayerId::4 widthSet size::1
[01/24 03:36:20    148s] LayerId::5 widthSet size::1
[01/24 03:36:20    148s] LayerId::6 widthSet size::1
[01/24 03:36:20    148s] LayerId::7 widthSet size::1
[01/24 03:36:20    148s] LayerId::8 widthSet size::1
[01/24 03:36:20    148s] LayerId::9 widthSet size::1
[01/24 03:36:20    148s] LayerId::10 widthSet size::1
[01/24 03:36:20    148s] LayerId::11 widthSet size::1
[01/24 03:36:20    148s] Updating RC grid for preRoute extraction ...
[01/24 03:36:20    148s] eee: pegSigSF::1.070000
[01/24 03:36:20    148s] Initializing multi-corner resistance tables ...
[01/24 03:36:20    148s] eee: l::1 avDens::0.088967 usedTrk::1457.281459 availTrk::16380.000000 sigTrk::1457.281459
[01/24 03:36:20    148s] eee: l::2 avDens::0.236589 usedTrk::3216.312337 availTrk::13594.500000 sigTrk::3216.312337
[01/24 03:36:20    148s] eee: l::3 avDens::0.300540 usedTrk::4300.724303 availTrk::14310.000000 sigTrk::4300.724303
[01/24 03:36:20    148s] eee: l::4 avDens::0.121853 usedTrk::1489.837361 availTrk::12226.500000 sigTrk::1489.837361
[01/24 03:36:20    148s] eee: l::5 avDens::0.120800 usedTrk::1380.738332 availTrk::11430.000000 sigTrk::1380.738332
[01/24 03:36:20    148s] eee: l::6 avDens::0.020186 usedTrk::96.651169 availTrk::4788.000000 sigTrk::96.651169
[01/24 03:36:20    148s] eee: l::7 avDens::0.035390 usedTrk::73.257310 availTrk::2070.000000 sigTrk::73.257310
[01/24 03:36:20    148s] eee: l::8 avDens::0.001203 usedTrk::1.131871 availTrk::940.500000 sigTrk::1.131871
[01/24 03:36:20    148s] eee: l::9 avDens::0.024571 usedTrk::30.959064 availTrk::1260.000000 sigTrk::30.959064
[01/24 03:36:20    148s] eee: l::10 avDens::0.059959 usedTrk::79.973128 availTrk::1333.800000 sigTrk::79.973128
[01/24 03:36:20    148s] eee: l::11 avDens::0.054406 usedTrk::139.062310 availTrk::2556.000000 sigTrk::139.062310
[01/24 03:36:20    148s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:36:20    148s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.257245 uaWl=1.000000 uaWlH=0.289897 aWlH=0.000000 lMod=0 pMax=0.826100 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 03:36:20    149s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1904.258M)
[01/24 03:36:20    149s] All LLGs are deleted
[01/24 03:36:20    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:20    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:20    149s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1904.3M, EPOCH TIME: 1706060180.534336
[01/24 03:36:20    149s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1904.3M, EPOCH TIME: 1706060180.534691
[01/24 03:36:20    149s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1904.3M, EPOCH TIME: 1706060180.537240
[01/24 03:36:20    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:20    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:20    149s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1904.3M, EPOCH TIME: 1706060180.539090
[01/24 03:36:20    149s] Max number of tech site patterns supported in site array is 256.
[01/24 03:36:20    149s] Core basic site is CoreSite
[01/24 03:36:20    149s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1904.3M, EPOCH TIME: 1706060180.567107
[01/24 03:36:20    149s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 03:36:20    149s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 03:36:20    149s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1904.3M, EPOCH TIME: 1706060180.568825
[01/24 03:36:20    149s] Fast DP-INIT is on for default
[01/24 03:36:20    149s] Atter site array init, number of instance map data is 0.
[01/24 03:36:20    149s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:1904.3M, EPOCH TIME: 1706060180.572478
[01/24 03:36:20    149s] 
[01/24 03:36:20    149s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:36:20    149s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:1904.3M, EPOCH TIME: 1706060180.575347
[01/24 03:36:20    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:20    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:20    149s] Starting delay calculation for Setup views
[01/24 03:36:20    149s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 03:36:20    149s] #################################################################################
[01/24 03:36:20    149s] # Design Stage: PreRoute
[01/24 03:36:20    149s] # Design Name: picorv32
[01/24 03:36:20    149s] # Design Mode: 45nm
[01/24 03:36:20    149s] # Analysis Mode: MMMC Non-OCV 
[01/24 03:36:20    149s] # Parasitics Mode: No SPEF/RCDB 
[01/24 03:36:20    149s] # Signoff Settings: SI Off 
[01/24 03:36:20    149s] #################################################################################
[01/24 03:36:20    149s] Calculate delays in Single mode...
[01/24 03:36:21    149s] Topological Sorting (REAL = 0:00:00.0, MEM = 1914.1M, InitMEM = 1913.0M)
[01/24 03:36:21    149s] Start delay calculation (fullDC) (1 T). (MEM=1914.05)
[01/24 03:36:21    149s] siFlow : Timing analysis mode is single, using late cdB files
[01/24 03:36:21    149s] Start AAE Lib Loading. (MEM=1925.57)
[01/24 03:36:21    149s] End AAE Lib Loading. (MEM=1963.73 CPU=0:00:00.0 Real=0:00:00.0)
[01/24 03:36:21    149s] End AAE Lib Interpolated Model. (MEM=1963.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:36:22    151s] Total number of fetched objects 9880
[01/24 03:36:22    151s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 03:36:22    151s] End delay calculation. (MEM=2061.18 CPU=0:00:01.4 REAL=0:00:01.0)
[01/24 03:36:23    151s] End delay calculation (fullDC). (MEM=2024.56 CPU=0:00:02.2 REAL=0:00:02.0)
[01/24 03:36:23    151s] *** CDM Built up (cpu=0:00:02.5  real=0:00:03.0  mem= 2024.6M) ***
[01/24 03:36:23    152s] *** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:02:32 mem=2024.6M)
[01/24 03:36:23    152s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.074  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2359   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    345 (2472)    |   -2.209   |    345 (2480)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2039.8M, EPOCH TIME: 1706060183.683363
[01/24 03:36:23    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:23    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:23    152s] 
[01/24 03:36:23    152s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:36:23    152s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:2039.8M, EPOCH TIME: 1706060183.717953
[01/24 03:36:23    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:23    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:23    152s] Density: 69.829%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1455.0M, totSessionCpu=0:02:32 **
[01/24 03:36:23    152s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.9/0:00:05.9 (1.0), totSession cpu/real = 0:02:32.3/0:18:03.4 (0.1), mem = 1995.8M
[01/24 03:36:23    152s] 
[01/24 03:36:23    152s] =============================================================================================
[01/24 03:36:23    152s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.35-s114_1
[01/24 03:36:23    152s] =============================================================================================
[01/24 03:36:23    152s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:36:23    152s] ---------------------------------------------------------------------------------------------
[01/24 03:36:23    152s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:36:23    152s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.9 % )     0:00:03.2 /  0:00:03.2    1.0
[01/24 03:36:23    152s] [ DrvReport              ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 03:36:23    152s] [ CellServerInit         ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[01/24 03:36:23    152s] [ LibAnalyzerInit        ]      2   0:00:01.4  (  24.0 % )     0:00:01.4 /  0:00:01.4    1.0
[01/24 03:36:23    152s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:36:23    152s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:36:23    152s] [ EarlyGlobalRoute       ]      1   0:00:00.5  (   8.9 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 03:36:23    152s] [ ExtractRC              ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:36:23    152s] [ TimingUpdate           ]      1   0:00:00.4  (   7.4 % )     0:00:02.9 /  0:00:02.9    1.0
[01/24 03:36:23    152s] [ FullDelayCalc          ]      1   0:00:02.5  (  41.8 % )     0:00:02.5 /  0:00:02.5    1.0
[01/24 03:36:23    152s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[01/24 03:36:23    152s] [ MISC                   ]          0:00:00.6  (  10.1 % )     0:00:00.6 /  0:00:00.5    0.9
[01/24 03:36:23    152s] ---------------------------------------------------------------------------------------------
[01/24 03:36:23    152s]  InitOpt #1 TOTAL                   0:00:05.9  ( 100.0 % )     0:00:05.9 /  0:00:05.9    1.0
[01/24 03:36:23    152s] ---------------------------------------------------------------------------------------------
[01/24 03:36:23    152s] 
[01/24 03:36:23    152s] ** INFO : this run is activating medium effort placeOptDesign flow
[01/24 03:36:23    152s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:36:23    152s] ### Creating PhyDesignMc. totSessionCpu=0:02:32 mem=1995.8M
[01/24 03:36:23    152s] OPERPROF: Starting DPlace-Init at level 1, MEM:1995.8M, EPOCH TIME: 1706060183.730001
[01/24 03:36:23    152s] Processing tracks to init pin-track alignment.
[01/24 03:36:23    152s] z: 2, totalTracks: 1
[01/24 03:36:23    152s] z: 4, totalTracks: 1
[01/24 03:36:23    152s] z: 6, totalTracks: 1
[01/24 03:36:23    152s] z: 8, totalTracks: 1
[01/24 03:36:23    152s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:36:23    152s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1995.8M, EPOCH TIME: 1706060183.739078
[01/24 03:36:23    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:23    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:23    152s] 
[01/24 03:36:23    152s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:36:23    152s] OPERPROF:     Starting CMU at level 3, MEM:1995.8M, EPOCH TIME: 1706060183.770881
[01/24 03:36:23    152s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1995.8M, EPOCH TIME: 1706060183.771865
[01/24 03:36:23    152s] 
[01/24 03:36:23    152s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:36:23    152s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:1995.8M, EPOCH TIME: 1706060183.773126
[01/24 03:36:23    152s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1995.8M, EPOCH TIME: 1706060183.773213
[01/24 03:36:23    152s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1995.8M, EPOCH TIME: 1706060183.773278
[01/24 03:36:23    152s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1995.8MB).
[01/24 03:36:23    152s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.045, MEM:1995.8M, EPOCH TIME: 1706060183.775180
[01/24 03:36:23    152s] TotalInstCnt at PhyDesignMc Initialization: 8855
[01/24 03:36:23    152s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:32 mem=1995.8M
[01/24 03:36:23    152s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1995.8M, EPOCH TIME: 1706060183.789236
[01/24 03:36:23    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:23    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:23    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:23    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:23    152s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.028, MEM:1995.8M, EPOCH TIME: 1706060183.817497
[01/24 03:36:23    152s] TotalInstCnt at PhyDesignMc Destruction: 8855
[01/24 03:36:23    152s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:36:23    152s] ### Creating PhyDesignMc. totSessionCpu=0:02:32 mem=1995.8M
[01/24 03:36:23    152s] OPERPROF: Starting DPlace-Init at level 1, MEM:1995.8M, EPOCH TIME: 1706060183.818195
[01/24 03:36:23    152s] Processing tracks to init pin-track alignment.
[01/24 03:36:23    152s] z: 2, totalTracks: 1
[01/24 03:36:23    152s] z: 4, totalTracks: 1
[01/24 03:36:23    152s] z: 6, totalTracks: 1
[01/24 03:36:23    152s] z: 8, totalTracks: 1
[01/24 03:36:23    152s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:36:23    152s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1995.8M, EPOCH TIME: 1706060183.827492
[01/24 03:36:23    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:23    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:23    152s] 
[01/24 03:36:23    152s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:36:23    152s] OPERPROF:     Starting CMU at level 3, MEM:1995.8M, EPOCH TIME: 1706060183.859045
[01/24 03:36:23    152s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1995.8M, EPOCH TIME: 1706060183.859989
[01/24 03:36:23    152s] 
[01/24 03:36:23    152s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:36:23    152s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1995.8M, EPOCH TIME: 1706060183.861256
[01/24 03:36:23    152s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1995.8M, EPOCH TIME: 1706060183.861340
[01/24 03:36:23    152s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1995.8M, EPOCH TIME: 1706060183.861405
[01/24 03:36:23    152s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1995.8MB).
[01/24 03:36:23    152s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.045, MEM:1995.8M, EPOCH TIME: 1706060183.863031
[01/24 03:36:23    152s] TotalInstCnt at PhyDesignMc Initialization: 8855
[01/24 03:36:23    152s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:32 mem=1995.8M
[01/24 03:36:23    152s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1995.8M, EPOCH TIME: 1706060183.876129
[01/24 03:36:23    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:23    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:23    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:23    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:23    152s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.027, MEM:1995.8M, EPOCH TIME: 1706060183.903592
[01/24 03:36:23    152s] TotalInstCnt at PhyDesignMc Destruction: 8855
[01/24 03:36:23    152s] *** Starting optimizing excluded clock nets MEM= 1995.8M) ***
[01/24 03:36:23    152s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1995.8M) ***
[01/24 03:36:23    152s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[01/24 03:36:23    152s] Begin: GigaOpt Route Type Constraints Refinement
[01/24 03:36:23    152s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:32.5/0:18:03.6 (0.1), mem = 1995.8M
[01/24 03:36:23    152s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.1
[01/24 03:36:23    152s] ### Creating RouteCongInterface, started
[01/24 03:36:23    152s] ### Creating TopoMgr, started
[01/24 03:36:23    152s] ### Creating TopoMgr, finished
[01/24 03:36:23    152s] #optDebug: Start CG creation (mem=1995.8M)
[01/24 03:36:23    152s]  ...initializing CG  maxDriveDist 1248.131000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 124.813000 
[01/24 03:36:24    152s] (cpu=0:00:00.2, mem=2191.1M)
[01/24 03:36:24    152s]  ...processing cgPrt (cpu=0:00:00.2, mem=2191.1M)
[01/24 03:36:24    152s]  ...processing cgEgp (cpu=0:00:00.2, mem=2191.1M)
[01/24 03:36:24    152s]  ...processing cgPbk (cpu=0:00:00.2, mem=2191.1M)
[01/24 03:36:24    152s]  ...processing cgNrb(cpu=0:00:00.2, mem=2191.1M)
[01/24 03:36:24    152s]  ...processing cgObs (cpu=0:00:00.2, mem=2191.1M)
[01/24 03:36:24    152s]  ...processing cgCon (cpu=0:00:00.2, mem=2191.1M)
[01/24 03:36:24    152s]  ...processing cgPdm (cpu=0:00:00.2, mem=2191.1M)
[01/24 03:36:24    152s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2191.1M)
[01/24 03:36:24    152s] 
[01/24 03:36:24    152s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 03:36:24    152s] 
[01/24 03:36:24    152s] #optDebug: {0, 1.000}
[01/24 03:36:24    152s] ### Creating RouteCongInterface, finished
[01/24 03:36:24    152s] Updated routing constraints on 0 nets.
[01/24 03:36:24    152s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.1
[01/24 03:36:24    152s] Bottom Preferred Layer:
[01/24 03:36:24    152s]     None
[01/24 03:36:24    152s] Via Pillar Rule:
[01/24 03:36:24    152s]     None
[01/24 03:36:24    152s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:02:32.7/0:18:03.8 (0.1), mem = 2191.1M
[01/24 03:36:24    152s] 
[01/24 03:36:24    152s] =============================================================================================
[01/24 03:36:24    152s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.35-s114_1
[01/24 03:36:24    152s] =============================================================================================
[01/24 03:36:24    152s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:36:24    152s] ---------------------------------------------------------------------------------------------
[01/24 03:36:24    152s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  94.9 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 03:36:24    152s] [ MISC                   ]          0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 03:36:24    152s] ---------------------------------------------------------------------------------------------
[01/24 03:36:24    152s]  CongRefineRouteType #1 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 03:36:24    152s] ---------------------------------------------------------------------------------------------
[01/24 03:36:24    152s] 
[01/24 03:36:24    152s] End: GigaOpt Route Type Constraints Refinement
[01/24 03:36:24    152s] The useful skew maximum allowed delay set by user is: 1
[01/24 03:36:24    153s] Deleting Lib Analyzer.
[01/24 03:36:24    153s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:33.0/0:18:04.1 (0.1), mem = 2098.1M
[01/24 03:36:24    153s] Info: 59 clock nets excluded from IPO operation.
[01/24 03:36:24    153s] ### Creating LA Mngr. totSessionCpu=0:02:33 mem=2098.1M
[01/24 03:36:24    153s] ### Creating LA Mngr, finished. totSessionCpu=0:02:33 mem=2098.1M
[01/24 03:36:24    153s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/24 03:36:24    153s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.2
[01/24 03:36:24    153s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:36:24    153s] ### Creating PhyDesignMc. totSessionCpu=0:02:33 mem=2098.1M
[01/24 03:36:24    153s] OPERPROF: Starting DPlace-Init at level 1, MEM:2098.1M, EPOCH TIME: 1706060184.562147
[01/24 03:36:24    153s] Processing tracks to init pin-track alignment.
[01/24 03:36:24    153s] z: 2, totalTracks: 1
[01/24 03:36:24    153s] z: 4, totalTracks: 1
[01/24 03:36:24    153s] z: 6, totalTracks: 1
[01/24 03:36:24    153s] z: 8, totalTracks: 1
[01/24 03:36:24    153s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:36:24    153s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2098.1M, EPOCH TIME: 1706060184.571650
[01/24 03:36:24    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:24    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:24    153s] 
[01/24 03:36:24    153s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:36:24    153s] OPERPROF:     Starting CMU at level 3, MEM:2098.1M, EPOCH TIME: 1706060184.603388
[01/24 03:36:24    153s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2098.1M, EPOCH TIME: 1706060184.604337
[01/24 03:36:24    153s] 
[01/24 03:36:24    153s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:36:24    153s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2098.1M, EPOCH TIME: 1706060184.605592
[01/24 03:36:24    153s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2098.1M, EPOCH TIME: 1706060184.605677
[01/24 03:36:24    153s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2098.1M, EPOCH TIME: 1706060184.605740
[01/24 03:36:24    153s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2098.1MB).
[01/24 03:36:24    153s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:2098.1M, EPOCH TIME: 1706060184.607374
[01/24 03:36:24    153s] TotalInstCnt at PhyDesignMc Initialization: 8855
[01/24 03:36:24    153s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:33 mem=2098.1M
[01/24 03:36:24    153s] 
[01/24 03:36:24    153s] Footprint cell information for calculating maxBufDist
[01/24 03:36:24    153s] *info: There are 10 candidate Buffer cells
[01/24 03:36:24    153s] *info: There are 12 candidate Inverter cells
[01/24 03:36:24    153s] 
[01/24 03:36:25    153s] #optDebug: Start CG creation (mem=2098.1M)
[01/24 03:36:25    153s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[01/24 03:36:25    153s] (cpu=0:00:00.1, mem=2187.2M)
[01/24 03:36:25    153s]  ...processing cgPrt (cpu=0:00:00.1, mem=2187.2M)
[01/24 03:36:25    153s]  ...processing cgEgp (cpu=0:00:00.1, mem=2187.2M)
[01/24 03:36:25    153s]  ...processing cgPbk (cpu=0:00:00.1, mem=2187.2M)
[01/24 03:36:25    153s]  ...processing cgNrb(cpu=0:00:00.1, mem=2187.2M)
[01/24 03:36:25    153s]  ...processing cgObs (cpu=0:00:00.1, mem=2187.2M)
[01/24 03:36:25    153s]  ...processing cgCon (cpu=0:00:00.1, mem=2187.2M)
[01/24 03:36:25    153s]  ...processing cgPdm (cpu=0:00:00.1, mem=2187.2M)
[01/24 03:36:25    153s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2187.2M)
[01/24 03:36:25    153s] ### Creating RouteCongInterface, started
[01/24 03:36:25    153s] 
[01/24 03:36:25    153s] Creating Lib Analyzer ...
[01/24 03:36:25    153s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 03:36:25    153s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 03:36:25    153s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 03:36:25    153s] 
[01/24 03:36:25    153s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:36:25    154s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:34 mem=2203.2M
[01/24 03:36:25    154s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:34 mem=2203.2M
[01/24 03:36:25    154s] Creating Lib Analyzer, finished. 
[01/24 03:36:25    154s] 
[01/24 03:36:25    154s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 03:36:25    154s] 
[01/24 03:36:25    154s] #optDebug: {0, 1.000}
[01/24 03:36:25    154s] ### Creating RouteCongInterface, finished
[01/24 03:36:25    154s] {MG  {8 0 3.8 0.0918237}  {10 0 13.1 0.315438} }
[01/24 03:36:25    154s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2222.3M, EPOCH TIME: 1706060185.970841
[01/24 03:36:25    154s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:2222.3M, EPOCH TIME: 1706060185.971140
[01/24 03:36:26    154s] 
[01/24 03:36:26    154s] Netlist preparation processing... 
[01/24 03:36:26    154s] Removed 0 instance
[01/24 03:36:26    154s] *info: Marking 0 isolation instances dont touch
[01/24 03:36:26    154s] *info: Marking 0 level shifter instances dont touch
[01/24 03:36:26    154s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2222.3M, EPOCH TIME: 1706060186.025862
[01/24 03:36:26    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8855).
[01/24 03:36:26    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:26    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:26    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:26    154s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.031, MEM:2118.3M, EPOCH TIME: 1706060186.056400
[01/24 03:36:26    154s] TotalInstCnt at PhyDesignMc Destruction: 8855
[01/24 03:36:26    154s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.2
[01/24 03:36:26    154s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:02:34.6/0:18:05.7 (0.1), mem = 2118.3M
[01/24 03:36:26    154s] 
[01/24 03:36:26    154s] =============================================================================================
[01/24 03:36:26    154s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.35-s114_1
[01/24 03:36:26    154s] =============================================================================================
[01/24 03:36:26    154s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:36:26    154s] ---------------------------------------------------------------------------------------------
[01/24 03:36:26    154s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  41.9 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:36:26    154s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:36:26    154s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:36:26    154s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:36:26    154s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.9 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:36:26    154s] [ SteinerInterfaceInit   ]      1   0:00:00.5  (  30.3 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 03:36:26    154s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:36:26    154s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:36:26    154s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:36:26    154s] [ MISC                   ]          0:00:00.2  (  15.8 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 03:36:26    154s] ---------------------------------------------------------------------------------------------
[01/24 03:36:26    154s]  SimplifyNetlist #1 TOTAL           0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[01/24 03:36:26    154s] ---------------------------------------------------------------------------------------------
[01/24 03:36:26    154s] 
[01/24 03:36:26    154s] Deleting Lib Analyzer.
[01/24 03:36:26    154s] Begin: GigaOpt high fanout net optimization
[01/24 03:36:26    154s] GigaOpt HFN: use maxLocalDensity 1.2
[01/24 03:36:26    154s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/24 03:36:26    154s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:34.8/0:18:05.9 (0.1), mem = 2118.3M
[01/24 03:36:26    154s] Info: 59 clock nets excluded from IPO operation.
[01/24 03:36:26    154s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.3
[01/24 03:36:26    154s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:36:26    154s] ### Creating PhyDesignMc. totSessionCpu=0:02:35 mem=2118.3M
[01/24 03:36:26    154s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 03:36:26    154s] OPERPROF: Starting DPlace-Init at level 1, MEM:2118.3M, EPOCH TIME: 1706060186.285041
[01/24 03:36:26    154s] Processing tracks to init pin-track alignment.
[01/24 03:36:26    154s] z: 2, totalTracks: 1
[01/24 03:36:26    154s] z: 4, totalTracks: 1
[01/24 03:36:26    154s] z: 6, totalTracks: 1
[01/24 03:36:26    154s] z: 8, totalTracks: 1
[01/24 03:36:26    154s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:36:26    154s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2118.3M, EPOCH TIME: 1706060186.294688
[01/24 03:36:26    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:26    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:26    154s] 
[01/24 03:36:26    154s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:36:26    154s] OPERPROF:     Starting CMU at level 3, MEM:2118.3M, EPOCH TIME: 1706060186.326845
[01/24 03:36:26    154s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2118.3M, EPOCH TIME: 1706060186.327802
[01/24 03:36:26    154s] 
[01/24 03:36:26    154s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:36:26    154s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2118.3M, EPOCH TIME: 1706060186.329053
[01/24 03:36:26    154s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2118.3M, EPOCH TIME: 1706060186.329139
[01/24 03:36:26    154s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2118.3M, EPOCH TIME: 1706060186.329204
[01/24 03:36:26    154s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2118.3MB).
[01/24 03:36:26    154s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.046, MEM:2118.3M, EPOCH TIME: 1706060186.330875
[01/24 03:36:26    154s] TotalInstCnt at PhyDesignMc Initialization: 8855
[01/24 03:36:26    154s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:35 mem=2118.3M
[01/24 03:36:26    154s] ### Creating RouteCongInterface, started
[01/24 03:36:26    154s] 
[01/24 03:36:26    154s] Creating Lib Analyzer ...
[01/24 03:36:26    154s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 03:36:26    154s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 03:36:26    154s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 03:36:26    154s] 
[01/24 03:36:26    154s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:36:27    155s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:36 mem=2118.3M
[01/24 03:36:27    155s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:36 mem=2118.3M
[01/24 03:36:27    155s] Creating Lib Analyzer, finished. 
[01/24 03:36:27    155s] 
[01/24 03:36:27    155s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/24 03:36:27    155s] 
[01/24 03:36:27    155s] #optDebug: {0, 1.000}
[01/24 03:36:27    155s] ### Creating RouteCongInterface, finished
[01/24 03:36:27    155s] {MG  {8 0 3.8 0.0918237}  {10 0 13.1 0.315438} }
[01/24 03:36:27    155s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 03:36:27    156s] Total-nets :: 9792, Stn-nets :: 0, ratio :: 0 %, Total-len 180338, Stn-len 0
[01/24 03:36:27    156s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2137.4M, EPOCH TIME: 1706060187.453455
[01/24 03:36:27    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:27    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:27    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:27    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:27    156s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:2118.4M, EPOCH TIME: 1706060187.483067
[01/24 03:36:27    156s] TotalInstCnt at PhyDesignMc Destruction: 8855
[01/24 03:36:27    156s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.3
[01/24 03:36:27    156s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:02:36.0/0:18:07.1 (0.1), mem = 2118.4M
[01/24 03:36:27    156s] 
[01/24 03:36:27    156s] =============================================================================================
[01/24 03:36:27    156s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.35-s114_1
[01/24 03:36:27    156s] =============================================================================================
[01/24 03:36:27    156s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:36:27    156s] ---------------------------------------------------------------------------------------------
[01/24 03:36:27    156s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  54.8 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:36:27    156s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:36:27    156s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   8.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:36:27    156s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.7 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:36:27    156s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:36:27    156s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:36:27    156s] [ MISC                   ]          0:00:00.4  (  33.0 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 03:36:27    156s] ---------------------------------------------------------------------------------------------
[01/24 03:36:27    156s]  DrvOpt #1 TOTAL                    0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[01/24 03:36:27    156s] ---------------------------------------------------------------------------------------------
[01/24 03:36:27    156s] 
[01/24 03:36:27    156s] GigaOpt HFN: restore maxLocalDensity to 0.98
[01/24 03:36:27    156s] End: GigaOpt high fanout net optimization
[01/24 03:36:27    156s] Begin: GigaOpt DRV Optimization
[01/24 03:36:27    156s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/24 03:36:27    156s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:36.0/0:18:07.1 (0.1), mem = 2118.4M
[01/24 03:36:27    156s] Info: 59 clock nets excluded from IPO operation.
[01/24 03:36:27    156s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.4
[01/24 03:36:27    156s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:36:27    156s] ### Creating PhyDesignMc. totSessionCpu=0:02:36 mem=2118.4M
[01/24 03:36:27    156s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 03:36:27    156s] OPERPROF: Starting DPlace-Init at level 1, MEM:2118.4M, EPOCH TIME: 1706060187.510946
[01/24 03:36:27    156s] Processing tracks to init pin-track alignment.
[01/24 03:36:27    156s] z: 2, totalTracks: 1
[01/24 03:36:27    156s] z: 4, totalTracks: 1
[01/24 03:36:27    156s] z: 6, totalTracks: 1
[01/24 03:36:27    156s] z: 8, totalTracks: 1
[01/24 03:36:27    156s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:36:27    156s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2118.4M, EPOCH TIME: 1706060187.520770
[01/24 03:36:27    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:27    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:27    156s] 
[01/24 03:36:27    156s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:36:27    156s] OPERPROF:     Starting CMU at level 3, MEM:2118.4M, EPOCH TIME: 1706060187.553682
[01/24 03:36:27    156s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2118.4M, EPOCH TIME: 1706060187.554758
[01/24 03:36:27    156s] 
[01/24 03:36:27    156s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:36:27    156s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:2118.4M, EPOCH TIME: 1706060187.556045
[01/24 03:36:27    156s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2118.4M, EPOCH TIME: 1706060187.556131
[01/24 03:36:27    156s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2118.4M, EPOCH TIME: 1706060187.556199
[01/24 03:36:27    156s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2118.4MB).
[01/24 03:36:27    156s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:2118.4M, EPOCH TIME: 1706060187.558267
[01/24 03:36:27    156s] TotalInstCnt at PhyDesignMc Initialization: 8855
[01/24 03:36:27    156s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:36 mem=2118.4M
[01/24 03:36:27    156s] ### Creating RouteCongInterface, started
[01/24 03:36:27    156s] 
[01/24 03:36:27    156s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/24 03:36:27    156s] 
[01/24 03:36:27    156s] #optDebug: {0, 1.000}
[01/24 03:36:27    156s] ### Creating RouteCongInterface, finished
[01/24 03:36:27    156s] {MG  {8 0 3.8 0.0918237}  {10 0 13.1 0.315438} }
[01/24 03:36:27    156s] [GPS-DRV] Optimizer parameters ============================= 
[01/24 03:36:27    156s] [GPS-DRV] maxDensity (design): 0.95
[01/24 03:36:27    156s] [GPS-DRV] maxLocalDensity: 1.2
[01/24 03:36:27    156s] [GPS-DRV] All active and enabled setup views
[01/24 03:36:27    156s] [GPS-DRV]     default_emulate_view
[01/24 03:36:27    156s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 03:36:27    156s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 03:36:27    156s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/24 03:36:27    156s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[01/24 03:36:27    156s] [GPS-DRV] timing-driven DRV settings
[01/24 03:36:27    156s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/24 03:36:27    156s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2175.7M, EPOCH TIME: 1706060187.996115
[01/24 03:36:27    156s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2175.7M, EPOCH TIME: 1706060187.996328
[01/24 03:36:28    156s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:36:28    156s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/24 03:36:28    156s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:36:28    156s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/24 03:36:28    156s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:36:28    156s] Info: violation cost 8738.370117 (cap = 0.000000, tran = 8736.370117, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[01/24 03:36:28    156s] |   546|  3411|    -2.26|     0|     0|     0.00|     0|     0|     0|     0|     0.07|     0.00|       0|       0|       0| 69.83%|          |         |
[01/24 03:36:30    159s] Info: violation cost 0.016071 (cap = 0.000000, tran = 0.016071, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 03:36:30    159s] |     1|     9|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.43|     0.00|     390|      36|      71| 71.89%| 0:00:02.0|  2230.4M|
[01/24 03:36:30    159s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 03:36:30    159s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.43|     0.00|       0|       0|       1| 71.89%| 0:00:00.0|  2230.4M|
[01/24 03:36:30    159s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:36:30    159s] Bottom Preferred Layer:
[01/24 03:36:30    159s]     None
[01/24 03:36:30    159s] Via Pillar Rule:
[01/24 03:36:30    159s]     None
[01/24 03:36:30    159s] 
[01/24 03:36:30    159s] *** Finish DRV Fixing (cpu=0:00:02.8 real=0:00:03.0 mem=2230.4M) ***
[01/24 03:36:30    159s] 
[01/24 03:36:30    159s] Total-nets :: 10218, Stn-nets :: 4, ratio :: 0.0391466 %, Total-len 180330, Stn-len 401.605
[01/24 03:36:30    159s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2211.3M, EPOCH TIME: 1706060190.795866
[01/24 03:36:30    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9281).
[01/24 03:36:30    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:30    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:30    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:30    159s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.033, MEM:2144.3M, EPOCH TIME: 1706060190.828740
[01/24 03:36:30    159s] TotalInstCnt at PhyDesignMc Destruction: 9281
[01/24 03:36:30    159s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.4
[01/24 03:36:30    159s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:02:39.4/0:18:10.5 (0.1), mem = 2144.3M
[01/24 03:36:30    159s] 
[01/24 03:36:30    159s] =============================================================================================
[01/24 03:36:30    159s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.35-s114_1
[01/24 03:36:30    159s] =============================================================================================
[01/24 03:36:30    159s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:36:30    159s] ---------------------------------------------------------------------------------------------
[01/24 03:36:30    159s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 03:36:30    159s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:36:30    159s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:36:30    159s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[01/24 03:36:30    159s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:36:30    159s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:36:30    159s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:02.7 /  0:00:02.7    1.0
[01/24 03:36:30    159s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:02.6 /  0:00:02.6    1.0
[01/24 03:36:30    159s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:36:30    159s] [ OptEval                ]      5   0:00:01.1  (  32.2 % )     0:00:01.1 /  0:00:01.1    1.0
[01/24 03:36:30    159s] [ OptCommit              ]      5   0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 03:36:30    159s] [ PostCommitDelayUpdate  ]      5   0:00:00.1  (   1.9 % )     0:00:01.0 /  0:00:01.1    1.0
[01/24 03:36:30    159s] [ IncrDelayCalc          ]     89   0:00:01.0  (  29.5 % )     0:00:01.0 /  0:00:01.0    1.0
[01/24 03:36:30    159s] [ DrvFindVioNets         ]      3   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.1
[01/24 03:36:30    159s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 03:36:30    159s] [ IncrTimingUpdate       ]      5   0:00:00.3  (   8.6 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 03:36:30    159s] [ MISC                   ]          0:00:00.4  (  12.2 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 03:36:30    159s] ---------------------------------------------------------------------------------------------
[01/24 03:36:30    159s]  DrvOpt #2 TOTAL                    0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:03.3    1.0
[01/24 03:36:30    159s] ---------------------------------------------------------------------------------------------
[01/24 03:36:30    159s] 
[01/24 03:36:30    159s] End: GigaOpt DRV Optimization
[01/24 03:36:30    159s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/24 03:36:30    159s] **optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1581.0M, totSessionCpu=0:02:39 **
[01/24 03:36:30    159s] 
[01/24 03:36:30    159s] Active setup views:
[01/24 03:36:30    159s]  default_emulate_view
[01/24 03:36:30    159s]   Dominating endpoints: 0
[01/24 03:36:30    159s]   Dominating TNS: -0.000
[01/24 03:36:30    159s] 
[01/24 03:36:30    159s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 03:36:30    159s] Deleting Lib Analyzer.
[01/24 03:36:30    159s] Begin: GigaOpt Global Optimization
[01/24 03:36:30    159s] *info: use new DP (enabled)
[01/24 03:36:30    159s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/24 03:36:30    159s] Info: 59 clock nets excluded from IPO operation.
[01/24 03:36:30    159s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:39.5/0:18:10.6 (0.1), mem = 2182.5M
[01/24 03:36:30    159s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.5
[01/24 03:36:30    159s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:36:30    159s] ### Creating PhyDesignMc. totSessionCpu=0:02:40 mem=2182.5M
[01/24 03:36:30    159s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 03:36:30    159s] OPERPROF: Starting DPlace-Init at level 1, MEM:2182.5M, EPOCH TIME: 1706060190.960478
[01/24 03:36:30    159s] Processing tracks to init pin-track alignment.
[01/24 03:36:30    159s] z: 2, totalTracks: 1
[01/24 03:36:30    159s] z: 4, totalTracks: 1
[01/24 03:36:30    159s] z: 6, totalTracks: 1
[01/24 03:36:30    159s] z: 8, totalTracks: 1
[01/24 03:36:30    159s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:36:30    159s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2182.5M, EPOCH TIME: 1706060190.970513
[01/24 03:36:30    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:30    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:31    159s] 
[01/24 03:36:31    159s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:36:31    159s] OPERPROF:     Starting CMU at level 3, MEM:2182.5M, EPOCH TIME: 1706060191.003431
[01/24 03:36:31    159s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2182.5M, EPOCH TIME: 1706060191.004855
[01/24 03:36:31    159s] 
[01/24 03:36:31    159s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:36:31    159s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:2182.5M, EPOCH TIME: 1706060191.006717
[01/24 03:36:31    159s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2182.5M, EPOCH TIME: 1706060191.006850
[01/24 03:36:31    159s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2182.5M, EPOCH TIME: 1706060191.006945
[01/24 03:36:31    159s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2182.5MB).
[01/24 03:36:31    159s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.049, MEM:2182.5M, EPOCH TIME: 1706060191.009670
[01/24 03:36:31    159s] TotalInstCnt at PhyDesignMc Initialization: 9281
[01/24 03:36:31    159s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:40 mem=2182.5M
[01/24 03:36:31    159s] ### Creating RouteCongInterface, started
[01/24 03:36:31    159s] 
[01/24 03:36:31    159s] Creating Lib Analyzer ...
[01/24 03:36:31    159s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 03:36:31    159s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 03:36:31    159s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 03:36:31    159s] 
[01/24 03:36:31    159s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:36:31    160s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:40 mem=2182.5M
[01/24 03:36:31    160s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:40 mem=2182.5M
[01/24 03:36:31    160s] Creating Lib Analyzer, finished. 
[01/24 03:36:31    160s] 
[01/24 03:36:31    160s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 03:36:31    160s] 
[01/24 03:36:31    160s] #optDebug: {0, 1.000}
[01/24 03:36:31    160s] ### Creating RouteCongInterface, finished
[01/24 03:36:31    160s] {MG  {8 0 3.8 0.0918237}  {10 0 13.1 0.315438} }
[01/24 03:36:31    160s] *info: 59 clock nets excluded
[01/24 03:36:32    160s] *info: 47 no-driver nets excluded.
[01/24 03:36:32    160s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2201.5M, EPOCH TIME: 1706060192.098872
[01/24 03:36:32    160s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2201.5M, EPOCH TIME: 1706060192.099121
[01/24 03:36:32    160s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/24 03:36:32    160s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
[01/24 03:36:32    160s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                     |
[01/24 03:36:32    160s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
[01/24 03:36:32    160s] |   0.000|   0.000|   71.89%|   0:00:00.0| 2202.5M|default_emulate_view|       NA| NA                                                |
[01/24 03:36:32    160s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
[01/24 03:36:32    160s] 
[01/24 03:36:32    160s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2202.5M) ***
[01/24 03:36:32    160s] 
[01/24 03:36:32    160s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2202.5M) ***
[01/24 03:36:32    160s] Bottom Preferred Layer:
[01/24 03:36:32    160s]     None
[01/24 03:36:32    160s] Via Pillar Rule:
[01/24 03:36:32    160s]     None
[01/24 03:36:32    160s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/24 03:36:32    160s] Total-nets :: 10218, Stn-nets :: 4, ratio :: 0.0391466 %, Total-len 180330, Stn-len 401.605
[01/24 03:36:32    160s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2183.5M, EPOCH TIME: 1706060192.361369
[01/24 03:36:32    160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9281).
[01/24 03:36:32    160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:32    160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:32    160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:32    160s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.032, MEM:2143.5M, EPOCH TIME: 1706060192.393605
[01/24 03:36:32    160s] TotalInstCnt at PhyDesignMc Destruction: 9281
[01/24 03:36:32    160s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.5
[01/24 03:36:32    160s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:02:40.9/0:18:12.0 (0.1), mem = 2143.5M
[01/24 03:36:32    160s] 
[01/24 03:36:32    160s] =============================================================================================
[01/24 03:36:32    160s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.35-s114_1
[01/24 03:36:32    160s] =============================================================================================
[01/24 03:36:32    160s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:36:32    160s] ---------------------------------------------------------------------------------------------
[01/24 03:36:32    160s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.0    0.9
[01/24 03:36:32    160s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  46.1 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:36:32    160s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:36:32    160s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   9.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:36:32    160s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.1
[01/24 03:36:32    160s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.2 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:36:32    160s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:36:32    160s] [ TransformInit          ]      1   0:00:00.3  (  20.6 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 03:36:32    160s] [ MISC                   ]          0:00:00.2  (  14.7 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 03:36:32    160s] ---------------------------------------------------------------------------------------------
[01/24 03:36:32    160s]  GlobalOpt #1 TOTAL                 0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[01/24 03:36:32    160s] ---------------------------------------------------------------------------------------------
[01/24 03:36:32    160s] 
[01/24 03:36:32    160s] End: GigaOpt Global Optimization
[01/24 03:36:32    160s] *** Timing Is met
[01/24 03:36:32    160s] *** Check timing (0:00:00.0)
[01/24 03:36:32    160s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 03:36:32    160s] Deleting Lib Analyzer.
[01/24 03:36:32    160s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/24 03:36:32    161s] Info: 59 clock nets excluded from IPO operation.
[01/24 03:36:32    161s] ### Creating LA Mngr. totSessionCpu=0:02:41 mem=2143.5M
[01/24 03:36:32    161s] ### Creating LA Mngr, finished. totSessionCpu=0:02:41 mem=2143.5M
[01/24 03:36:32    161s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/24 03:36:32    161s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:36:32    161s] ### Creating PhyDesignMc. totSessionCpu=0:02:41 mem=2200.7M
[01/24 03:36:32    161s] OPERPROF: Starting DPlace-Init at level 1, MEM:2200.7M, EPOCH TIME: 1706060192.452251
[01/24 03:36:32    161s] Processing tracks to init pin-track alignment.
[01/24 03:36:32    161s] z: 2, totalTracks: 1
[01/24 03:36:32    161s] z: 4, totalTracks: 1
[01/24 03:36:32    161s] z: 6, totalTracks: 1
[01/24 03:36:32    161s] z: 8, totalTracks: 1
[01/24 03:36:32    161s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:36:32    161s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2200.7M, EPOCH TIME: 1706060192.462192
[01/24 03:36:32    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:32    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:32    161s] 
[01/24 03:36:32    161s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:36:32    161s] OPERPROF:     Starting CMU at level 3, MEM:2200.7M, EPOCH TIME: 1706060192.494744
[01/24 03:36:32    161s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2200.7M, EPOCH TIME: 1706060192.495812
[01/24 03:36:32    161s] 
[01/24 03:36:32    161s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:36:32    161s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:2200.7M, EPOCH TIME: 1706060192.497096
[01/24 03:36:32    161s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2200.7M, EPOCH TIME: 1706060192.497180
[01/24 03:36:32    161s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2200.7M, EPOCH TIME: 1706060192.497245
[01/24 03:36:32    161s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2200.7MB).
[01/24 03:36:32    161s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.047, MEM:2200.7M, EPOCH TIME: 1706060192.499119
[01/24 03:36:32    161s] TotalInstCnt at PhyDesignMc Initialization: 9281
[01/24 03:36:32    161s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:41 mem=2200.7M
[01/24 03:36:32    161s] Begin: Area Reclaim Optimization
[01/24 03:36:32    161s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:41.1/0:18:12.2 (0.1), mem = 2200.7M
[01/24 03:36:32    161s] 
[01/24 03:36:32    161s] Creating Lib Analyzer ...
[01/24 03:36:32    161s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 03:36:32    161s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 03:36:32    161s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 03:36:32    161s] 
[01/24 03:36:32    161s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:36:33    161s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:42 mem=2202.7M
[01/24 03:36:33    161s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:42 mem=2202.7M
[01/24 03:36:33    161s] Creating Lib Analyzer, finished. 
[01/24 03:36:33    161s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.6
[01/24 03:36:33    161s] ### Creating RouteCongInterface, started
[01/24 03:36:33    161s] 
[01/24 03:36:33    161s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 03:36:33    161s] 
[01/24 03:36:33    161s] #optDebug: {0, 1.000}
[01/24 03:36:33    161s] ### Creating RouteCongInterface, finished
[01/24 03:36:33    161s] {MG  {8 0 3.8 0.0918237}  {10 0 13.1 0.315438} }
[01/24 03:36:33    161s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2202.7M, EPOCH TIME: 1706060193.384233
[01/24 03:36:33    161s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2202.7M, EPOCH TIME: 1706060193.384511
[01/24 03:36:33    162s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.89
[01/24 03:36:33    162s] +---------+---------+--------+--------+------------+--------+
[01/24 03:36:33    162s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/24 03:36:33    162s] +---------+---------+--------+--------+------------+--------+
[01/24 03:36:33    162s] |   71.89%|        -|   0.000|   0.000|   0:00:00.0| 2202.7M|
[01/24 03:36:33    162s] |   71.89%|        0|   0.000|   0.000|   0:00:00.0| 2203.7M|
[01/24 03:36:33    162s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 03:36:33    162s] |   71.89%|        0|   0.000|   0.000|   0:00:00.0| 2203.7M|
[01/24 03:36:34    162s] |   71.87%|        5|   0.000|   0.000|   0:00:01.0| 2228.3M|
[01/24 03:36:36    165s] |   71.46%|      234|   0.000|   0.000|   0:00:02.0| 2228.3M|
[01/24 03:36:36    165s] |   71.44%|        7|   0.000|   0.000|   0:00:00.0| 2228.3M|
[01/24 03:36:36    165s] |   71.44%|        1|   0.000|   0.000|   0:00:00.0| 2228.3M|
[01/24 03:36:36    165s] |   71.44%|        0|   0.000|   0.000|   0:00:00.0| 2228.3M|
[01/24 03:36:36    165s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 03:36:37    165s] |   71.44%|        0|   0.000|   0.000|   0:00:01.0| 2228.3M|
[01/24 03:36:37    165s] +---------+---------+--------+--------+------------+--------+
[01/24 03:36:37    165s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.44
[01/24 03:36:37    165s] 
[01/24 03:36:37    165s] ** Summary: Restruct = 0 Buffer Deletion = 5 Declone = 0 Resize = 237 **
[01/24 03:36:37    165s] --------------------------------------------------------------
[01/24 03:36:37    165s] |                                   | Total     | Sequential |
[01/24 03:36:37    165s] --------------------------------------------------------------
[01/24 03:36:37    165s] | Num insts resized                 |     237  |      38    |
[01/24 03:36:37    165s] | Num insts undone                  |       5  |       2    |
[01/24 03:36:37    165s] | Num insts Downsized               |     237  |      38    |
[01/24 03:36:37    165s] | Num insts Samesized               |       0  |       0    |
[01/24 03:36:37    165s] | Num insts Upsized                 |       0  |       0    |
[01/24 03:36:37    165s] | Num multiple commits+uncommits    |       0  |       -    |
[01/24 03:36:37    165s] --------------------------------------------------------------
[01/24 03:36:37    165s] Bottom Preferred Layer:
[01/24 03:36:37    165s]     None
[01/24 03:36:37    165s] Via Pillar Rule:
[01/24 03:36:37    165s]     None
[01/24 03:36:37    165s] 
[01/24 03:36:37    165s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/24 03:36:37    165s] End: Core Area Reclaim Optimization (cpu = 0:00:04.5) (real = 0:00:05.0) **
[01/24 03:36:37    165s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.6
[01/24 03:36:37    165s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:02:45.6/0:18:16.7 (0.2), mem = 2228.3M
[01/24 03:36:37    165s] 
[01/24 03:36:37    165s] =============================================================================================
[01/24 03:36:37    165s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.35-s114_1
[01/24 03:36:37    165s] =============================================================================================
[01/24 03:36:37    165s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:36:37    165s] ---------------------------------------------------------------------------------------------
[01/24 03:36:37    165s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.0    0.9
[01/24 03:36:37    165s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  14.5 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 03:36:37    165s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:36:37    165s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[01/24 03:36:37    165s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:36:37    165s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:36:37    165s] [ OptimizationStep       ]      1   0:00:00.2  (   5.0 % )     0:00:03.6 /  0:00:03.6    1.0
[01/24 03:36:37    165s] [ OptSingleIteration     ]      8   0:00:00.1  (   3.0 % )     0:00:03.3 /  0:00:03.4    1.0
[01/24 03:36:37    165s] [ OptGetWeight           ]    307   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:36:37    165s] [ OptEval                ]    307   0:00:01.2  (  25.9 % )     0:00:01.2 /  0:00:01.1    1.0
[01/24 03:36:37    165s] [ OptCommit              ]    307   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:36:37    165s] [ PostCommitDelayUpdate  ]    311   0:00:00.1  (   2.3 % )     0:00:01.5 /  0:00:01.5    1.0
[01/24 03:36:37    165s] [ IncrDelayCalc          ]    207   0:00:01.4  (  30.3 % )     0:00:01.4 /  0:00:01.3    1.0
[01/24 03:36:37    165s] [ IncrTimingUpdate       ]     39   0:00:00.5  (  12.0 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 03:36:37    165s] [ MISC                   ]          0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.2    1.1
[01/24 03:36:37    165s] ---------------------------------------------------------------------------------------------
[01/24 03:36:37    165s]  AreaOpt #1 TOTAL                   0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:04.5    1.0
[01/24 03:36:37    165s] ---------------------------------------------------------------------------------------------
[01/24 03:36:37    165s] 
[01/24 03:36:37    165s] Executing incremental physical updates
[01/24 03:36:37    165s] Executing incremental physical updates
[01/24 03:36:37    165s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2209.2M, EPOCH TIME: 1706060197.027195
[01/24 03:36:37    165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9276).
[01/24 03:36:37    165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:37    165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:37    165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:37    165s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.032, MEM:2148.2M, EPOCH TIME: 1706060197.059209
[01/24 03:36:37    165s] TotalInstCnt at PhyDesignMc Destruction: 9276
[01/24 03:36:37    165s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=2148.23M, totSessionCpu=0:02:46).
[01/24 03:36:37    165s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2148.2M, EPOCH TIME: 1706060197.185924
[01/24 03:36:37    165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:37    165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:37    165s] 
[01/24 03:36:37    165s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:36:37    165s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:2148.2M, EPOCH TIME: 1706060197.220500
[01/24 03:36:37    165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:37    165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:37    165s] **INFO: Flow update: Design is easy to close.
[01/24 03:36:37    165s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:45.8/0:18:16.9 (0.2), mem = 2148.2M
[01/24 03:36:37    165s] 
[01/24 03:36:37    165s] *** Start incrementalPlace ***
[01/24 03:36:37    165s] User Input Parameters:
[01/24 03:36:37    165s] - Congestion Driven    : On
[01/24 03:36:37    165s] - Timing Driven        : On
[01/24 03:36:37    165s] - Area-Violation Based : On
[01/24 03:36:37    165s] - Start Rollback Level : -5
[01/24 03:36:37    165s] - Legalized            : On
[01/24 03:36:37    165s] - Window Based         : Off
[01/24 03:36:37    165s] - eDen incr mode       : Off
[01/24 03:36:37    165s] - Small incr mode      : Off
[01/24 03:36:37    165s] 
[01/24 03:36:37    165s] no activity file in design. spp won't run.
[01/24 03:36:37    165s] Effort level <high> specified for reg2reg path_group
[01/24 03:36:37    166s] Effort level <high> specified for reg2cgate path_group
[01/24 03:36:37    166s] No Views given, use default active views for adaptive view pruning
[01/24 03:36:37    166s] SKP will enable view:
[01/24 03:36:37    166s]   default_emulate_view
[01/24 03:36:37    166s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2150.2M, EPOCH TIME: 1706060197.481086
[01/24 03:36:37    166s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.007, MEM:2150.2M, EPOCH TIME: 1706060197.487685
[01/24 03:36:37    166s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2150.2M, EPOCH TIME: 1706060197.487839
[01/24 03:36:37    166s] Starting Early Global Route congestion estimation: mem = 2150.2M
[01/24 03:36:37    166s] (I)      ==================== Layers =====================
[01/24 03:36:37    166s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:37    166s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 03:36:37    166s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:37    166s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 03:36:37    166s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 03:36:37    166s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 03:36:37    166s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 03:36:37    166s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 03:36:37    166s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 03:36:37    166s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 03:36:37    166s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 03:36:37    166s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 03:36:37    166s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 03:36:37    166s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 03:36:37    166s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 03:36:37    166s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 03:36:37    166s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 03:36:37    166s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 03:36:37    166s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 03:36:37    166s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 03:36:37    166s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 03:36:37    166s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 03:36:37    166s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 03:36:37    166s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 03:36:37    166s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 03:36:37    166s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:37    166s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 03:36:37    166s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 03:36:37    166s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 03:36:37    166s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 03:36:37    166s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 03:36:37    166s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 03:36:37    166s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 03:36:37    166s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 03:36:37    166s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 03:36:37    166s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 03:36:37    166s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 03:36:37    166s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 03:36:37    166s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 03:36:37    166s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 03:36:37    166s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:37    166s] (I)      Started Import and model ( Curr Mem: 2150.23 MB )
[01/24 03:36:37    166s] (I)      Default pattern map key = picorv32_default.
[01/24 03:36:37    166s] (I)      == Non-default Options ==
[01/24 03:36:37    166s] (I)      Maximum routing layer                              : 11
[01/24 03:36:37    166s] (I)      Number of threads                                  : 1
[01/24 03:36:37    166s] (I)      Use non-blocking free Dbs wires                    : false
[01/24 03:36:37    166s] (I)      Method to set GCell size                           : row
[01/24 03:36:37    166s] (I)      Counted 2449 PG shapes. We will not process PG shapes layer by layer.
[01/24 03:36:37    166s] (I)      Use row-based GCell size
[01/24 03:36:37    166s] (I)      Use row-based GCell align
[01/24 03:36:37    166s] (I)      layer 0 area = 80000
[01/24 03:36:37    166s] (I)      layer 1 area = 80000
[01/24 03:36:37    166s] (I)      layer 2 area = 80000
[01/24 03:36:37    166s] (I)      layer 3 area = 80000
[01/24 03:36:37    166s] (I)      layer 4 area = 80000
[01/24 03:36:37    166s] (I)      layer 5 area = 80000
[01/24 03:36:37    166s] (I)      layer 6 area = 80000
[01/24 03:36:37    166s] (I)      layer 7 area = 80000
[01/24 03:36:37    166s] (I)      layer 8 area = 80000
[01/24 03:36:37    166s] (I)      layer 9 area = 400000
[01/24 03:36:37    166s] (I)      layer 10 area = 400000
[01/24 03:36:37    166s] (I)      GCell unit size   : 3420
[01/24 03:36:37    166s] (I)      GCell multiplier  : 1
[01/24 03:36:37    166s] (I)      GCell row height  : 3420
[01/24 03:36:37    166s] (I)      Actual row height : 3420
[01/24 03:36:37    166s] (I)      GCell align ref   : 30000 30020
[01/24 03:36:37    166s] [NR-eGR] Track table information for default rule: 
[01/24 03:36:37    166s] [NR-eGR] Metal1 has single uniform track structure
[01/24 03:36:37    166s] [NR-eGR] Metal2 has single uniform track structure
[01/24 03:36:37    166s] [NR-eGR] Metal3 has single uniform track structure
[01/24 03:36:37    166s] [NR-eGR] Metal4 has single uniform track structure
[01/24 03:36:37    166s] [NR-eGR] Metal5 has single uniform track structure
[01/24 03:36:37    166s] [NR-eGR] Metal6 has single uniform track structure
[01/24 03:36:37    166s] [NR-eGR] Metal7 has single uniform track structure
[01/24 03:36:37    166s] [NR-eGR] Metal8 has single uniform track structure
[01/24 03:36:37    166s] [NR-eGR] Metal9 has single uniform track structure
[01/24 03:36:37    166s] [NR-eGR] Metal10 has single uniform track structure
[01/24 03:36:37    166s] [NR-eGR] Metal11 has single uniform track structure
[01/24 03:36:37    166s] (I)      ==================== Default via =====================
[01/24 03:36:37    166s] (I)      +----+------------------+----------------------------+
[01/24 03:36:37    166s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 03:36:37    166s] (I)      +----+------------------+----------------------------+
[01/24 03:36:37    166s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 03:36:37    166s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 03:36:37    166s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 03:36:37    166s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 03:36:37    166s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 03:36:37    166s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 03:36:37    166s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 03:36:37    166s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 03:36:37    166s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 03:36:37    166s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 03:36:37    166s] (I)      +----+------------------+----------------------------+
[01/24 03:36:37    166s] [NR-eGR] Read 3964 PG shapes
[01/24 03:36:37    166s] [NR-eGR] Read 0 clock shapes
[01/24 03:36:37    166s] [NR-eGR] Read 0 other shapes
[01/24 03:36:37    166s] [NR-eGR] #Routing Blockages  : 0
[01/24 03:36:37    166s] [NR-eGR] #Instance Blockages : 0
[01/24 03:36:37    166s] [NR-eGR] #PG Blockages       : 3964
[01/24 03:36:37    166s] [NR-eGR] #Halo Blockages     : 0
[01/24 03:36:37    166s] [NR-eGR] #Boundary Blockages : 0
[01/24 03:36:37    166s] [NR-eGR] #Clock Blockages    : 0
[01/24 03:36:37    166s] [NR-eGR] #Other Blockages    : 0
[01/24 03:36:37    166s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 03:36:37    166s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 03:36:37    166s] [NR-eGR] Read 10213 nets ( ignored 0 )
[01/24 03:36:37    166s] (I)      early_global_route_priority property id does not exist.
[01/24 03:36:37    166s] (I)      Read Num Blocks=3964  Num Prerouted Wires=0  Num CS=0
[01/24 03:36:37    166s] (I)      Layer 1 (V) : #blockages 460 : #preroutes 0
[01/24 03:36:37    166s] (I)      Layer 2 (H) : #blockages 460 : #preroutes 0
[01/24 03:36:37    166s] (I)      Layer 3 (V) : #blockages 460 : #preroutes 0
[01/24 03:36:37    166s] (I)      Layer 4 (H) : #blockages 460 : #preroutes 0
[01/24 03:36:37    166s] (I)      Layer 5 (V) : #blockages 460 : #preroutes 0
[01/24 03:36:37    166s] (I)      Layer 6 (H) : #blockages 460 : #preroutes 0
[01/24 03:36:37    166s] (I)      Layer 7 (V) : #blockages 460 : #preroutes 0
[01/24 03:36:37    166s] (I)      Layer 8 (H) : #blockages 460 : #preroutes 0
[01/24 03:36:37    166s] (I)      Layer 9 (V) : #blockages 254 : #preroutes 0
[01/24 03:36:37    166s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 03:36:37    166s] (I)      Number of ignored nets                =      0
[01/24 03:36:37    166s] (I)      Number of connected nets              =      0
[01/24 03:36:37    166s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 03:36:37    166s] (I)      Number of clock nets                  =     59.  Ignored: No
[01/24 03:36:37    166s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 03:36:37    166s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 03:36:37    166s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 03:36:37    166s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 03:36:37    166s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 03:36:37    166s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 03:36:37    166s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 03:36:37    166s] [NR-eGR] There are 59 clock nets ( 0 with NDR ).
[01/24 03:36:37    166s] (I)      Ndr track 0 does not exist
[01/24 03:36:37    166s] (I)      ---------------------Grid Graph Info--------------------
[01/24 03:36:37    166s] (I)      Routing area        : (0, 0) - (458400, 449920)
[01/24 03:36:37    166s] (I)      Core area           : (30000, 30020) - (428400, 419900)
[01/24 03:36:37    166s] (I)      Site width          :   400  (dbu)
[01/24 03:36:37    166s] (I)      Row height          :  3420  (dbu)
[01/24 03:36:37    166s] (I)      GCell row height    :  3420  (dbu)
[01/24 03:36:37    166s] (I)      GCell width         :  3420  (dbu)
[01/24 03:36:37    166s] (I)      GCell height        :  3420  (dbu)
[01/24 03:36:37    166s] (I)      Grid                :   134   131    11
[01/24 03:36:37    166s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 03:36:37    166s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 03:36:37    166s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 03:36:37    166s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 03:36:37    166s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 03:36:37    166s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 03:36:37    166s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 03:36:37    166s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 03:36:37    166s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 03:36:37    166s] (I)      Total num of tracks :  1184  1146  1184  1146  1184  1146  1184  1146  1184   457   473
[01/24 03:36:37    166s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 03:36:37    166s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 03:36:37    166s] (I)      --------------------------------------------------------
[01/24 03:36:37    166s] 
[01/24 03:36:37    166s] [NR-eGR] ============ Routing rule table ============
[01/24 03:36:37    166s] [NR-eGR] Rule id: 0  Nets: 10213
[01/24 03:36:37    166s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 03:36:37    166s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 03:36:37    166s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 03:36:37    166s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:36:37    166s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:36:37    166s] [NR-eGR] ========================================
[01/24 03:36:37    166s] [NR-eGR] 
[01/24 03:36:37    166s] (I)      =============== Blocked Tracks ===============
[01/24 03:36:37    166s] (I)      +-------+---------+----------+---------------+
[01/24 03:36:37    166s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 03:36:37    166s] (I)      +-------+---------+----------+---------------+
[01/24 03:36:37    166s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 03:36:37    166s] (I)      |     2 |  150126 |     7820 |         5.21% |
[01/24 03:36:37    166s] (I)      |     3 |  158656 |     1150 |         0.72% |
[01/24 03:36:37    166s] (I)      |     4 |  150126 |     7820 |         5.21% |
[01/24 03:36:37    166s] (I)      |     5 |  158656 |     1150 |         0.72% |
[01/24 03:36:37    166s] (I)      |     6 |  150126 |     7820 |         5.21% |
[01/24 03:36:37    166s] (I)      |     7 |  158656 |     1150 |         0.72% |
[01/24 03:36:37    166s] (I)      |     8 |  150126 |     7820 |         5.21% |
[01/24 03:36:37    166s] (I)      |     9 |  158656 |     2300 |         1.45% |
[01/24 03:36:37    166s] (I)      |    10 |   59867 |     3968 |         6.63% |
[01/24 03:36:37    166s] (I)      |    11 |   63382 |    11132 |        17.56% |
[01/24 03:36:37    166s] (I)      +-------+---------+----------+---------------+
[01/24 03:36:37    166s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2160.17 MB )
[01/24 03:36:37    166s] (I)      Reset routing kernel
[01/24 03:36:37    166s] (I)      Started Global Routing ( Curr Mem: 2160.17 MB )
[01/24 03:36:37    166s] (I)      totalPins=35120  totalGlobalPin=33895 (96.51%)
[01/24 03:36:37    166s] (I)      total 2D Cap : 1328576 = (681373 H, 647203 V)
[01/24 03:36:37    166s] [NR-eGR] Layer group 1: route 10213 net(s) in layer range [2, 11]
[01/24 03:36:37    166s] (I)      
[01/24 03:36:37    166s] (I)      ============  Phase 1a Route ============
[01/24 03:36:37    166s] (I)      Usage: 99945 = (56316 H, 43629 V) = (8.27% H, 6.74% V) = (9.630e+04um H, 7.461e+04um V)
[01/24 03:36:37    166s] (I)      
[01/24 03:36:37    166s] (I)      ============  Phase 1b Route ============
[01/24 03:36:37    166s] (I)      Usage: 99945 = (56316 H, 43629 V) = (8.27% H, 6.74% V) = (9.630e+04um H, 7.461e+04um V)
[01/24 03:36:37    166s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.709060e+05um
[01/24 03:36:37    166s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 03:36:37    166s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 03:36:37    166s] (I)      
[01/24 03:36:37    166s] (I)      ============  Phase 1c Route ============
[01/24 03:36:37    166s] (I)      Usage: 99945 = (56316 H, 43629 V) = (8.27% H, 6.74% V) = (9.630e+04um H, 7.461e+04um V)
[01/24 03:36:37    166s] (I)      
[01/24 03:36:37    166s] (I)      ============  Phase 1d Route ============
[01/24 03:36:37    166s] (I)      Usage: 99945 = (56316 H, 43629 V) = (8.27% H, 6.74% V) = (9.630e+04um H, 7.461e+04um V)
[01/24 03:36:37    166s] (I)      
[01/24 03:36:37    166s] (I)      ============  Phase 1e Route ============
[01/24 03:36:37    166s] (I)      Usage: 99945 = (56316 H, 43629 V) = (8.27% H, 6.74% V) = (9.630e+04um H, 7.461e+04um V)
[01/24 03:36:37    166s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.709060e+05um
[01/24 03:36:37    166s] (I)      
[01/24 03:36:37    166s] (I)      ============  Phase 1l Route ============
[01/24 03:36:37    166s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 03:36:37    166s] (I)      Layer  2:     146869     41585         3           0      148941    ( 0.00%) 
[01/24 03:36:37    166s] (I)      Layer  3:     156396     43565         2           0      156807    ( 0.00%) 
[01/24 03:36:37    166s] (I)      Layer  4:     146869     15263         0           0      148941    ( 0.00%) 
[01/24 03:36:37    166s] (I)      Layer  5:     156396     13623         0           0      156807    ( 0.00%) 
[01/24 03:36:37    166s] (I)      Layer  6:     146869      1041         0           0      148941    ( 0.00%) 
[01/24 03:36:37    166s] (I)      Layer  7:     156396       780         0           0      156807    ( 0.00%) 
[01/24 03:36:37    166s] (I)      Layer  8:     146869        26         0           0      148941    ( 0.00%) 
[01/24 03:36:37    166s] (I)      Layer  9:     155549       278         0           0      156807    ( 0.00%) 
[01/24 03:36:37    166s] (I)      Layer 10:      55446         9         0        2969       56608    ( 4.98%) 
[01/24 03:36:37    166s] (I)      Layer 11:      51790         0         0        7204       55519    (11.48%) 
[01/24 03:36:37    166s] (I)      Total:       1319449    116170         5       10171     1335118    ( 0.76%) 
[01/24 03:36:37    166s] (I)      
[01/24 03:36:37    166s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 03:36:37    166s] [NR-eGR]                        OverCon            
[01/24 03:36:37    166s] [NR-eGR]                         #Gcell     %Gcell
[01/24 03:36:37    166s] [NR-eGR]        Layer             (1-2)    OverCon
[01/24 03:36:37    166s] [NR-eGR] ----------------------------------------------
[01/24 03:36:37    166s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:37    166s] [NR-eGR]  Metal2 ( 2)         2( 0.01%)   ( 0.01%) 
[01/24 03:36:37    166s] [NR-eGR]  Metal3 ( 3)         2( 0.01%)   ( 0.01%) 
[01/24 03:36:37    166s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:37    166s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:37    166s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:37    166s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:37    166s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:37    166s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:37    166s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:37    166s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/24 03:36:37    166s] [NR-eGR] ----------------------------------------------
[01/24 03:36:37    166s] [NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[01/24 03:36:37    166s] [NR-eGR] 
[01/24 03:36:37    166s] (I)      Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2160.17 MB )
[01/24 03:36:37    166s] (I)      total 2D Cap : 1329715 = (681820 H, 647895 V)
[01/24 03:36:37    166s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 03:36:37    166s] Early Global Route congestion estimation runtime: 0.25 seconds, mem = 2160.2M
[01/24 03:36:37    166s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.240, REAL:0.250, MEM:2160.2M, EPOCH TIME: 1706060197.737481
[01/24 03:36:37    166s] OPERPROF: Starting HotSpotCal at level 1, MEM:2160.2M, EPOCH TIME: 1706060197.737551
[01/24 03:36:37    166s] [hotspot] +------------+---------------+---------------+
[01/24 03:36:37    166s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 03:36:37    166s] [hotspot] +------------+---------------+---------------+
[01/24 03:36:37    166s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 03:36:37    166s] [hotspot] +------------+---------------+---------------+
[01/24 03:36:37    166s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 03:36:37    166s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 03:36:37    166s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2160.2M, EPOCH TIME: 1706060197.739663
[01/24 03:36:37    166s] 
[01/24 03:36:37    166s] === incrementalPlace Internal Loop 1 ===
[01/24 03:36:37    166s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[01/24 03:36:37    166s] OPERPROF: Starting IPInitSPData at level 1, MEM:2160.2M, EPOCH TIME: 1706060197.740610
[01/24 03:36:37    166s] Processing tracks to init pin-track alignment.
[01/24 03:36:37    166s] z: 2, totalTracks: 1
[01/24 03:36:37    166s] z: 4, totalTracks: 1
[01/24 03:36:37    166s] z: 6, totalTracks: 1
[01/24 03:36:37    166s] z: 8, totalTracks: 1
[01/24 03:36:37    166s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:36:37    166s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2160.2M, EPOCH TIME: 1706060197.750662
[01/24 03:36:37    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:37    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:36:37    166s] 
[01/24 03:36:37    166s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:36:37    166s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2160.2M, EPOCH TIME: 1706060197.784013
[01/24 03:36:37    166s] OPERPROF:   Starting post-place ADS at level 2, MEM:2160.2M, EPOCH TIME: 1706060197.784152
[01/24 03:36:37    166s] ADSU 0.714 -> 0.714. site 113544.000 -> 113544.000. GS 13.680
[01/24 03:36:37    166s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.020, REAL:0.025, MEM:2160.2M, EPOCH TIME: 1706060197.808756
[01/24 03:36:37    166s] OPERPROF:   Starting spMPad at level 2, MEM:2157.2M, EPOCH TIME: 1706060197.809934
[01/24 03:36:37    166s] OPERPROF:     Starting spContextMPad at level 3, MEM:2157.2M, EPOCH TIME: 1706060197.810583
[01/24 03:36:37    166s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2157.2M, EPOCH TIME: 1706060197.810665
[01/24 03:36:37    166s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.003, MEM:2157.2M, EPOCH TIME: 1706060197.813141
[01/24 03:36:37    166s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2157.2M, EPOCH TIME: 1706060197.816364
[01/24 03:36:37    166s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2157.2M, EPOCH TIME: 1706060197.816795
[01/24 03:36:37    166s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2157.2M, EPOCH TIME: 1706060197.817651
[01/24 03:36:37    166s] no activity file in design. spp won't run.
[01/24 03:36:37    166s] [spp] 0
[01/24 03:36:37    166s] [adp] 0:1:1:3
[01/24 03:36:37    166s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.002, MEM:2157.2M, EPOCH TIME: 1706060197.820087
[01/24 03:36:37    166s] SP #FI/SF FL/PI 0/0 9276/0
[01/24 03:36:37    166s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.080, REAL:0.081, MEM:2157.2M, EPOCH TIME: 1706060197.821677
[01/24 03:36:37    166s] PP off. flexM 0
[01/24 03:36:37    166s] OPERPROF: Starting CDPad at level 1, MEM:2158.2M, EPOCH TIME: 1706060197.829276
[01/24 03:36:37    166s] 3DP is on.
[01/24 03:36:37    166s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[01/24 03:36:37    166s] design sh 0.104. rd 0.200
[01/24 03:36:37    166s] design sh 0.104. rd 0.200
[01/24 03:36:37    166s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[01/24 03:36:37    166s] design sh 0.104. rd 0.200
[01/24 03:36:37    166s] CDPadU 0.889 -> 0.794. R=0.714, N=9276, GS=1.710
[01/24 03:36:37    166s] OPERPROF: Finished CDPad at level 1, CPU:0.100, REAL:0.096, MEM:2164.2M, EPOCH TIME: 1706060197.925581
[01/24 03:36:37    166s] OPERPROF: Starting InitSKP at level 1, MEM:2164.2M, EPOCH TIME: 1706060197.925770
[01/24 03:36:37    166s] no activity file in design. spp won't run.
[01/24 03:36:38    166s] no activity file in design. spp won't run.
[01/24 03:36:38    167s] *** Finished SKP initialization (cpu=0:00:01.1, real=0:00:01.0)***
[01/24 03:36:38    167s] OPERPROF: Finished InitSKP at level 1, CPU:1.060, REAL:1.056, MEM:2166.8M, EPOCH TIME: 1706060198.982242
[01/24 03:36:38    167s] NP #FI/FS/SF FL/PI: 0/0/0 9276/0
[01/24 03:36:39    167s] no activity file in design. spp won't run.
[01/24 03:36:39    167s] 
[01/24 03:36:39    167s] AB Est...
[01/24 03:36:39    167s] OPERPROF: Starting npPlace at level 1, MEM:2172.1M, EPOCH TIME: 1706060199.020113
[01/24 03:36:39    167s] OPERPROF: Finished npPlace at level 1, CPU:0.040, REAL:0.033, MEM:2191.1M, EPOCH TIME: 1706060199.052635
[01/24 03:36:39    167s] Iteration  4: Skipped, with CDP Off
[01/24 03:36:39    167s] 
[01/24 03:36:39    167s] AB Est...
[01/24 03:36:39    167s] OPERPROF: Starting npPlace at level 1, MEM:2191.1M, EPOCH TIME: 1706060199.081202
[01/24 03:36:39    167s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.022, MEM:2191.1M, EPOCH TIME: 1706060199.102860
[01/24 03:36:39    167s] Iteration  5: Skipped, with CDP Off
[01/24 03:36:39    167s] OPERPROF: Starting npPlace at level 1, MEM:2191.1M, EPOCH TIME: 1706060199.168749
[01/24 03:36:39    167s] Starting Early Global Route supply map. mem = 2204.7M
[01/24 03:36:39    167s] (I)      ==================== Layers =====================
[01/24 03:36:39    167s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:39    167s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 03:36:39    167s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:39    167s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 03:36:39    167s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 03:36:39    167s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 03:36:39    167s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 03:36:39    167s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 03:36:39    167s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 03:36:39    167s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 03:36:39    167s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 03:36:39    167s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 03:36:39    167s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 03:36:39    167s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 03:36:39    167s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 03:36:39    167s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 03:36:39    167s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 03:36:39    167s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 03:36:39    167s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 03:36:39    167s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 03:36:39    167s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 03:36:39    167s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 03:36:39    167s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 03:36:39    167s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 03:36:39    167s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 03:36:39    167s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:39    167s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 03:36:39    167s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 03:36:39    167s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 03:36:39    167s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 03:36:39    167s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 03:36:39    167s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 03:36:39    167s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 03:36:39    167s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 03:36:39    167s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 03:36:39    167s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 03:36:39    167s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 03:36:39    167s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 03:36:39    167s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 03:36:39    167s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 03:36:39    167s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:36:39    167s] Finished Early Global Route supply map. mem = 2206.7M
[01/24 03:36:45    173s] Iteration  6: Total net bbox = 1.462e+05 (8.45e+04 6.17e+04)
[01/24 03:36:45    173s]               Est.  stn bbox = 1.862e+05 (1.03e+05 8.31e+04)
[01/24 03:36:45    173s]               cpu = 0:00:06.0 real = 0:00:06.0 mem = 2194.0M
[01/24 03:36:45    173s] OPERPROF: Finished npPlace at level 1, CPU:6.040, REAL:6.019, MEM:2194.0M, EPOCH TIME: 1706060205.187924
[01/24 03:36:45    173s] no activity file in design. spp won't run.
[01/24 03:36:45    173s] NP #FI/FS/SF FL/PI: 0/0/0 9276/0
[01/24 03:36:45    173s] no activity file in design. spp won't run.
[01/24 03:36:45    173s] OPERPROF: Starting npPlace at level 1, MEM:2194.0M, EPOCH TIME: 1706060205.307684
[01/24 03:36:53    182s] Iteration  7: Total net bbox = 1.506e+05 (8.56e+04 6.50e+04)
[01/24 03:36:53    182s]               Est.  stn bbox = 1.909e+05 (1.04e+05 8.67e+04)
[01/24 03:36:53    182s]               cpu = 0:00:08.7 real = 0:00:08.0 mem = 2189.0M
[01/24 03:36:53    182s] OPERPROF: Finished npPlace at level 1, CPU:8.680, REAL:8.623, MEM:2189.0M, EPOCH TIME: 1706060213.930684
[01/24 03:36:53    182s] Legalizing MH Cells... 0 / 0 (level 5)
[01/24 03:36:53    182s] No instances found in the vector
[01/24 03:36:53    182s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2189.0M, DRC: 0)
[01/24 03:36:53    182s] 0 (out of 0) MH cells were successfully legalized.
[01/24 03:36:53    182s] no activity file in design. spp won't run.
[01/24 03:36:53    182s] NP #FI/FS/SF FL/PI: 0/0/0 9276/0
[01/24 03:36:54    182s] no activity file in design. spp won't run.
[01/24 03:36:54    182s] OPERPROF: Starting npPlace at level 1, MEM:2189.0M, EPOCH TIME: 1706060214.046541
[01/24 03:37:03    192s] Iteration  8: Total net bbox = 1.510e+05 (8.51e+04 6.58e+04)
[01/24 03:37:03    192s]               Est.  stn bbox = 1.911e+05 (1.03e+05 8.76e+04)
[01/24 03:37:03    192s]               cpu = 0:00:09.8 real = 0:00:09.0 mem = 2185.0M
[01/24 03:37:03    192s] OPERPROF: Finished npPlace at level 1, CPU:9.800, REAL:9.779, MEM:2185.0M, EPOCH TIME: 1706060223.825951
[01/24 03:37:03    192s] Legalizing MH Cells... 0 / 0 (level 6)
[01/24 03:37:03    192s] No instances found in the vector
[01/24 03:37:03    192s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2185.0M, DRC: 0)
[01/24 03:37:03    192s] 0 (out of 0) MH cells were successfully legalized.
[01/24 03:37:03    192s] no activity file in design. spp won't run.
[01/24 03:37:03    192s] NP #FI/FS/SF FL/PI: 0/0/0 9276/0
[01/24 03:37:03    192s] no activity file in design. spp won't run.
[01/24 03:37:03    192s] OPERPROF: Starting npPlace at level 1, MEM:2185.0M, EPOCH TIME: 1706060223.940764
[01/24 03:37:29    218s] Iteration  9: Total net bbox = 1.524e+05 (8.55e+04 6.69e+04)
[01/24 03:37:29    218s]               Est.  stn bbox = 1.917e+05 (1.03e+05 8.83e+04)
[01/24 03:37:29    218s]               cpu = 0:00:25.8 real = 0:00:26.0 mem = 2202.0M
[01/24 03:37:29    218s] OPERPROF: Finished npPlace at level 1, CPU:25.790, REAL:25.725, MEM:2202.0M, EPOCH TIME: 1706060249.666218
[01/24 03:37:29    218s] Legalizing MH Cells... 0 / 0 (level 7)
[01/24 03:37:29    218s] No instances found in the vector
[01/24 03:37:29    218s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2202.0M, DRC: 0)
[01/24 03:37:29    218s] 0 (out of 0) MH cells were successfully legalized.
[01/24 03:37:29    218s] no activity file in design. spp won't run.
[01/24 03:37:29    218s] NP #FI/FS/SF FL/PI: 0/0/0 9276/0
[01/24 03:37:29    218s] no activity file in design. spp won't run.
[01/24 03:37:29    218s] OPERPROF: Starting npPlace at level 1, MEM:2202.0M, EPOCH TIME: 1706060249.770113
[01/24 03:37:29    218s] GP RA stats: MHOnly 0 nrInst 9276 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/24 03:37:32    221s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2194.0M, EPOCH TIME: 1706060252.399397
[01/24 03:37:32    221s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2194.0M, EPOCH TIME: 1706060252.399598
[01/24 03:37:32    221s] Iteration 10: Total net bbox = 1.469e+05 (8.09e+04 6.60e+04)
[01/24 03:37:32    221s]               Est.  stn bbox = 1.849e+05 (9.77e+04 8.72e+04)
[01/24 03:37:32    221s]               cpu = 0:00:02.6 real = 0:00:03.0 mem = 2194.0M
[01/24 03:37:32    221s] OPERPROF: Finished npPlace at level 1, CPU:2.650, REAL:2.632, MEM:2194.0M, EPOCH TIME: 1706060252.402447
[01/24 03:37:32    221s] Legalizing MH Cells... 0 / 0 (level 8)
[01/24 03:37:32    221s] No instances found in the vector
[01/24 03:37:32    221s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2194.0M, DRC: 0)
[01/24 03:37:32    221s] 0 (out of 0) MH cells were successfully legalized.
[01/24 03:37:32    221s] Move report: Timing Driven Placement moves 9276 insts, mean move: 6.84 um, max move: 72.98 um 
[01/24 03:37:32    221s] 	Max move on inst (RC_CG_HIER_INST39/RC_CGIC_INST): (63.00, 155.23) --> (20.79, 186.01)
[01/24 03:37:32    221s] no activity file in design. spp won't run.
[01/24 03:37:32    221s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2194.0M, EPOCH TIME: 1706060252.439214
[01/24 03:37:32    221s] Saved padding area to DB
[01/24 03:37:32    221s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2194.0M, EPOCH TIME: 1706060252.440298
[01/24 03:37:32    221s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.002, MEM:2194.0M, EPOCH TIME: 1706060252.441846
[01/24 03:37:32    221s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2194.0M, EPOCH TIME: 1706060252.443636
[01/24 03:37:32    221s] *Info(CAP): clkGateAware moves 15 insts, mean move: 6.37 um, max move: 18.57 um
[01/24 03:37:32    221s] *Info(CAP): max move on inst (RC_CG_HIER_INST42/RC_CGIC_INST): (32.53, 194.56) --> (35.97, 179.43)
[01/24 03:37:32    221s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.002, MEM:2194.0M, EPOCH TIME: 1706060252.445752
[01/24 03:37:32    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:32    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:32    221s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2194.0M, EPOCH TIME: 1706060252.446996
[01/24 03:37:32    221s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2194.0M, EPOCH TIME: 1706060252.447307
[01/24 03:37:32    221s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.009, MEM:2194.0M, EPOCH TIME: 1706060252.448591
[01/24 03:37:32    221s] 
[01/24 03:37:32    221s] Finished Incremental Placement (cpu=0:00:54.9, real=0:00:55.0, mem=2194.0M)
[01/24 03:37:32    221s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/24 03:37:32    221s] Type 'man IMPSP-9025' for more detail.
[01/24 03:37:32    221s] CongRepair sets shifter mode to gplace
[01/24 03:37:32    221s] TDRefine: refinePlace mode is spiral
[01/24 03:37:32    221s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2194.0M, EPOCH TIME: 1706060252.450930
[01/24 03:37:32    221s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2194.0M, EPOCH TIME: 1706060252.451021
[01/24 03:37:32    221s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2194.0M, EPOCH TIME: 1706060252.451127
[01/24 03:37:32    221s] Processing tracks to init pin-track alignment.
[01/24 03:37:32    221s] z: 2, totalTracks: 1
[01/24 03:37:32    221s] z: 4, totalTracks: 1
[01/24 03:37:32    221s] z: 6, totalTracks: 1
[01/24 03:37:32    221s] z: 8, totalTracks: 1
[01/24 03:37:32    221s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:37:32    221s] All LLGs are deleted
[01/24 03:37:32    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:32    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:32    221s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2194.0M, EPOCH TIME: 1706060252.458027
[01/24 03:37:32    221s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2194.0M, EPOCH TIME: 1706060252.458304
[01/24 03:37:32    221s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2194.0M, EPOCH TIME: 1706060252.460733
[01/24 03:37:32    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:32    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:32    221s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2194.0M, EPOCH TIME: 1706060252.462500
[01/24 03:37:32    221s] Max number of tech site patterns supported in site array is 256.
[01/24 03:37:32    221s] Core basic site is CoreSite
[01/24 03:37:32    221s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2194.0M, EPOCH TIME: 1706060252.489839
[01/24 03:37:32    221s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 03:37:32    221s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 03:37:32    221s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.002, MEM:2194.0M, EPOCH TIME: 1706060252.491386
[01/24 03:37:32    221s] Fast DP-INIT is on for default
[01/24 03:37:32    221s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 03:37:32    221s] Atter site array init, number of instance map data is 0.
[01/24 03:37:32    221s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.030, REAL:0.032, MEM:2194.0M, EPOCH TIME: 1706060252.494942
[01/24 03:37:32    221s] 
[01/24 03:37:32    221s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:37:32    221s] OPERPROF:         Starting CMU at level 5, MEM:2194.0M, EPOCH TIME: 1706060252.496667
[01/24 03:37:32    221s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2194.0M, EPOCH TIME: 1706060252.497750
[01/24 03:37:32    221s] 
[01/24 03:37:32    221s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:37:32    221s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.038, MEM:2194.0M, EPOCH TIME: 1706060252.499082
[01/24 03:37:32    221s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2194.0M, EPOCH TIME: 1706060252.499168
[01/24 03:37:32    221s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2194.0M, EPOCH TIME: 1706060252.499233
[01/24 03:37:32    221s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2194.0MB).
[01/24 03:37:32    221s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.050, MEM:2194.0M, EPOCH TIME: 1706060252.501007
[01/24 03:37:32    221s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.050, MEM:2194.0M, EPOCH TIME: 1706060252.501077
[01/24 03:37:32    221s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28723.2
[01/24 03:37:32    221s] OPERPROF:   Starting RefinePlace at level 2, MEM:2194.0M, EPOCH TIME: 1706060252.501150
[01/24 03:37:32    221s] *** Starting refinePlace (0:03:41 mem=2194.0M) ***
[01/24 03:37:32    221s] Total net bbox length = 1.499e+05 (8.274e+04 6.712e+04) (ext = 1.015e+04)
[01/24 03:37:32    221s] 
[01/24 03:37:32    221s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:37:32    221s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:37:32    221s] (I)      Default pattern map key = picorv32_default.
[01/24 03:37:32    221s] (I)      Default pattern map key = picorv32_default.
[01/24 03:37:32    221s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2194.0M, EPOCH TIME: 1706060252.517887
[01/24 03:37:32    221s] Starting refinePlace ...
[01/24 03:37:32    221s] (I)      Default pattern map key = picorv32_default.
[01/24 03:37:32    221s] (I)      Default pattern map key = picorv32_default.
[01/24 03:37:32    221s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2194.0M, EPOCH TIME: 1706060252.540415
[01/24 03:37:32    221s] DDP initSite1 nrRow 114 nrJob 114
[01/24 03:37:32    221s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2194.0M, EPOCH TIME: 1706060252.540520
[01/24 03:37:32    221s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2194.0M, EPOCH TIME: 1706060252.540697
[01/24 03:37:32    221s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2194.0M, EPOCH TIME: 1706060252.540754
[01/24 03:37:32    221s] DDP markSite nrRow 114 nrJob 114
[01/24 03:37:32    221s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2194.0M, EPOCH TIME: 1706060252.541154
[01/24 03:37:32    221s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2194.0M, EPOCH TIME: 1706060252.541217
[01/24 03:37:32    221s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/24 03:37:32    221s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2194.0M, EPOCH TIME: 1706060252.545373
[01/24 03:37:32    221s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2194.0M, EPOCH TIME: 1706060252.545452
[01/24 03:37:32    221s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.002, MEM:2194.0M, EPOCH TIME: 1706060252.547425
[01/24 03:37:32    221s] ** Cut row section cpu time 0:00:00.0.
[01/24 03:37:32    221s]  ** Cut row section real time 0:00:00.0.
[01/24 03:37:32    221s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.002, MEM:2194.0M, EPOCH TIME: 1706060252.547519
[01/24 03:37:32    221s]   Spread Effort: high, pre-route mode, useDDP on.
[01/24 03:37:32    221s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2194.0MB) @(0:03:41 - 0:03:41).
[01/24 03:37:32    221s] Move report: preRPlace moves 8937 insts, mean move: 0.10 um, max move: 3.73 um 
[01/24 03:37:32    221s] 	Max move on inst (g62172): (16.18, 168.91) --> (18.20, 170.62)
[01/24 03:37:32    221s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: NOR2BX1
[01/24 03:37:32    221s] wireLenOptFixPriorityInst 0 inst fixed
[01/24 03:37:32    221s] Placement tweakage begins.
[01/24 03:37:32    221s] wire length = 1.757e+05
[01/24 03:37:33    221s] wire length = 1.750e+05
[01/24 03:37:33    221s] Placement tweakage ends.
[01/24 03:37:33    221s] Move report: tweak moves 1673 insts, mean move: 1.99 um, max move: 13.60 um 
[01/24 03:37:33    221s] 	Max move on inst (FE_OFC10_mem_la_wdata_4): (48.60, 110.77) --> (62.20, 110.77)
[01/24 03:37:33    221s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.6, real=0:00:01.0, mem=2198.3MB) @(0:03:41 - 0:03:42).
[01/24 03:37:33    221s] 
[01/24 03:37:33    221s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/24 03:37:33    222s] Move report: legalization moves 544 insts, mean move: 2.65 um, max move: 23.16 um spiral
[01/24 03:37:33    222s] 	Max move on inst (FE_OFC364_n_2600): (148.19, 168.91) --> (137.00, 156.94)
[01/24 03:37:33    222s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/24 03:37:33    222s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:37:33    222s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2198.3MB) @(0:03:42 - 0:03:42).
[01/24 03:37:33    222s] Move report: Detail placement moves 9276 insts, mean move: 0.58 um, max move: 23.16 um 
[01/24 03:37:33    222s] 	Max move on inst (FE_OFC364_n_2600): (148.19, 168.91) --> (137.00, 156.94)
[01/24 03:37:33    222s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2198.3MB
[01/24 03:37:33    222s] Statistics of distance of Instance movement in refine placement:
[01/24 03:37:33    222s]   maximum (X+Y) =        23.16 um
[01/24 03:37:33    222s]   inst (FE_OFC364_n_2600) with max move: (148.19, 168.912) -> (137, 156.94)
[01/24 03:37:33    222s]   mean    (X+Y) =         0.58 um
[01/24 03:37:33    222s] Summary Report:
[01/24 03:37:33    222s] Instances move: 9276 (out of 9276 movable)
[01/24 03:37:33    222s] Instances flipped: 0
[01/24 03:37:33    222s] Mean displacement: 0.58 um
[01/24 03:37:33    222s] Max displacement: 23.16 um (Instance: FE_OFC364_n_2600) (148.19, 168.912) -> (137, 156.94)
[01/24 03:37:33    222s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/24 03:37:33    222s] Total instances moved : 9276
[01/24 03:37:33    222s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.950, REAL:0.939, MEM:2198.3M, EPOCH TIME: 1706060253.456653
[01/24 03:37:33    222s] Total net bbox length = 1.512e+05 (8.299e+04 6.817e+04) (ext = 1.015e+04)
[01/24 03:37:33    222s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2198.3MB
[01/24 03:37:33    222s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=2198.3MB) @(0:03:41 - 0:03:42).
[01/24 03:37:33    222s] *** Finished refinePlace (0:03:42 mem=2198.3M) ***
[01/24 03:37:33    222s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28723.2
[01/24 03:37:33    222s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.970, REAL:0.959, MEM:2198.3M, EPOCH TIME: 1706060253.460569
[01/24 03:37:33    222s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2198.3M, EPOCH TIME: 1706060253.460638
[01/24 03:37:33    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9276).
[01/24 03:37:33    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:33    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:33    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:33    222s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.029, MEM:2177.3M, EPOCH TIME: 1706060253.490092
[01/24 03:37:33    222s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.050, REAL:1.039, MEM:2177.3M, EPOCH TIME: 1706060253.490203
[01/24 03:37:33    222s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2177.3M, EPOCH TIME: 1706060253.490861
[01/24 03:37:33    222s] Starting Early Global Route congestion estimation: mem = 2177.3M
[01/24 03:37:33    222s] (I)      ==================== Layers =====================
[01/24 03:37:33    222s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:37:33    222s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 03:37:33    222s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:37:33    222s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 03:37:33    222s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 03:37:33    222s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 03:37:33    222s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 03:37:33    222s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 03:37:33    222s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 03:37:33    222s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 03:37:33    222s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 03:37:33    222s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 03:37:33    222s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 03:37:33    222s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 03:37:33    222s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 03:37:33    222s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 03:37:33    222s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 03:37:33    222s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 03:37:33    222s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 03:37:33    222s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 03:37:33    222s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 03:37:33    222s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 03:37:33    222s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 03:37:33    222s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 03:37:33    222s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 03:37:33    222s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:37:33    222s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 03:37:33    222s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 03:37:33    222s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 03:37:33    222s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 03:37:33    222s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 03:37:33    222s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 03:37:33    222s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 03:37:33    222s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 03:37:33    222s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 03:37:33    222s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 03:37:33    222s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 03:37:33    222s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 03:37:33    222s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 03:37:33    222s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 03:37:33    222s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:37:33    222s] (I)      Started Import and model ( Curr Mem: 2177.33 MB )
[01/24 03:37:33    222s] (I)      Default pattern map key = picorv32_default.
[01/24 03:37:33    222s] (I)      == Non-default Options ==
[01/24 03:37:33    222s] (I)      Maximum routing layer                              : 11
[01/24 03:37:33    222s] (I)      Number of threads                                  : 1
[01/24 03:37:33    222s] (I)      Use non-blocking free Dbs wires                    : false
[01/24 03:37:33    222s] (I)      Method to set GCell size                           : row
[01/24 03:37:33    222s] (I)      Counted 2449 PG shapes. We will not process PG shapes layer by layer.
[01/24 03:37:33    222s] (I)      Use row-based GCell size
[01/24 03:37:33    222s] (I)      Use row-based GCell align
[01/24 03:37:33    222s] (I)      layer 0 area = 80000
[01/24 03:37:33    222s] (I)      layer 1 area = 80000
[01/24 03:37:33    222s] (I)      layer 2 area = 80000
[01/24 03:37:33    222s] (I)      layer 3 area = 80000
[01/24 03:37:33    222s] (I)      layer 4 area = 80000
[01/24 03:37:33    222s] (I)      layer 5 area = 80000
[01/24 03:37:33    222s] (I)      layer 6 area = 80000
[01/24 03:37:33    222s] (I)      layer 7 area = 80000
[01/24 03:37:33    222s] (I)      layer 8 area = 80000
[01/24 03:37:33    222s] (I)      layer 9 area = 400000
[01/24 03:37:33    222s] (I)      layer 10 area = 400000
[01/24 03:37:33    222s] (I)      GCell unit size   : 3420
[01/24 03:37:33    222s] (I)      GCell multiplier  : 1
[01/24 03:37:33    222s] (I)      GCell row height  : 3420
[01/24 03:37:33    222s] (I)      Actual row height : 3420
[01/24 03:37:33    222s] (I)      GCell align ref   : 30000 30020
[01/24 03:37:33    222s] [NR-eGR] Track table information for default rule: 
[01/24 03:37:33    222s] [NR-eGR] Metal1 has single uniform track structure
[01/24 03:37:33    222s] [NR-eGR] Metal2 has single uniform track structure
[01/24 03:37:33    222s] [NR-eGR] Metal3 has single uniform track structure
[01/24 03:37:33    222s] [NR-eGR] Metal4 has single uniform track structure
[01/24 03:37:33    222s] [NR-eGR] Metal5 has single uniform track structure
[01/24 03:37:33    222s] [NR-eGR] Metal6 has single uniform track structure
[01/24 03:37:33    222s] [NR-eGR] Metal7 has single uniform track structure
[01/24 03:37:33    222s] [NR-eGR] Metal8 has single uniform track structure
[01/24 03:37:33    222s] [NR-eGR] Metal9 has single uniform track structure
[01/24 03:37:33    222s] [NR-eGR] Metal10 has single uniform track structure
[01/24 03:37:33    222s] [NR-eGR] Metal11 has single uniform track structure
[01/24 03:37:33    222s] (I)      ==================== Default via =====================
[01/24 03:37:33    222s] (I)      +----+------------------+----------------------------+
[01/24 03:37:33    222s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 03:37:33    222s] (I)      +----+------------------+----------------------------+
[01/24 03:37:33    222s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 03:37:33    222s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 03:37:33    222s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 03:37:33    222s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 03:37:33    222s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 03:37:33    222s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 03:37:33    222s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 03:37:33    222s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 03:37:33    222s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 03:37:33    222s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 03:37:33    222s] (I)      +----+------------------+----------------------------+
[01/24 03:37:33    222s] [NR-eGR] Read 3964 PG shapes
[01/24 03:37:33    222s] [NR-eGR] Read 0 clock shapes
[01/24 03:37:33    222s] [NR-eGR] Read 0 other shapes
[01/24 03:37:33    222s] [NR-eGR] #Routing Blockages  : 0
[01/24 03:37:33    222s] [NR-eGR] #Instance Blockages : 0
[01/24 03:37:33    222s] [NR-eGR] #PG Blockages       : 3964
[01/24 03:37:33    222s] [NR-eGR] #Halo Blockages     : 0
[01/24 03:37:33    222s] [NR-eGR] #Boundary Blockages : 0
[01/24 03:37:33    222s] [NR-eGR] #Clock Blockages    : 0
[01/24 03:37:33    222s] [NR-eGR] #Other Blockages    : 0
[01/24 03:37:33    222s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 03:37:33    222s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 03:37:33    222s] [NR-eGR] Read 10213 nets ( ignored 0 )
[01/24 03:37:33    222s] (I)      early_global_route_priority property id does not exist.
[01/24 03:37:33    222s] (I)      Read Num Blocks=3964  Num Prerouted Wires=0  Num CS=0
[01/24 03:37:33    222s] (I)      Layer 1 (V) : #blockages 460 : #preroutes 0
[01/24 03:37:33    222s] (I)      Layer 2 (H) : #blockages 460 : #preroutes 0
[01/24 03:37:33    222s] (I)      Layer 3 (V) : #blockages 460 : #preroutes 0
[01/24 03:37:33    222s] (I)      Layer 4 (H) : #blockages 460 : #preroutes 0
[01/24 03:37:33    222s] (I)      Layer 5 (V) : #blockages 460 : #preroutes 0
[01/24 03:37:33    222s] (I)      Layer 6 (H) : #blockages 460 : #preroutes 0
[01/24 03:37:33    222s] (I)      Layer 7 (V) : #blockages 460 : #preroutes 0
[01/24 03:37:33    222s] (I)      Layer 8 (H) : #blockages 460 : #preroutes 0
[01/24 03:37:33    222s] (I)      Layer 9 (V) : #blockages 254 : #preroutes 0
[01/24 03:37:33    222s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 03:37:33    222s] (I)      Number of ignored nets                =      0
[01/24 03:37:33    222s] (I)      Number of connected nets              =      0
[01/24 03:37:33    222s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 03:37:33    222s] (I)      Number of clock nets                  =     59.  Ignored: No
[01/24 03:37:33    222s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 03:37:33    222s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 03:37:33    222s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 03:37:33    222s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 03:37:33    222s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 03:37:33    222s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 03:37:33    222s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 03:37:33    222s] [NR-eGR] There are 59 clock nets ( 0 with NDR ).
[01/24 03:37:33    222s] (I)      Ndr track 0 does not exist
[01/24 03:37:33    222s] (I)      ---------------------Grid Graph Info--------------------
[01/24 03:37:33    222s] (I)      Routing area        : (0, 0) - (458400, 449920)
[01/24 03:37:33    222s] (I)      Core area           : (30000, 30020) - (428400, 419900)
[01/24 03:37:33    222s] (I)      Site width          :   400  (dbu)
[01/24 03:37:33    222s] (I)      Row height          :  3420  (dbu)
[01/24 03:37:33    222s] (I)      GCell row height    :  3420  (dbu)
[01/24 03:37:33    222s] (I)      GCell width         :  3420  (dbu)
[01/24 03:37:33    222s] (I)      GCell height        :  3420  (dbu)
[01/24 03:37:33    222s] (I)      Grid                :   134   131    11
[01/24 03:37:33    222s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 03:37:33    222s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 03:37:33    222s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 03:37:33    222s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 03:37:33    222s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 03:37:33    222s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 03:37:33    222s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 03:37:33    222s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 03:37:33    222s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 03:37:33    222s] (I)      Total num of tracks :  1184  1146  1184  1146  1184  1146  1184  1146  1184   457   473
[01/24 03:37:33    222s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 03:37:33    222s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 03:37:33    222s] (I)      --------------------------------------------------------
[01/24 03:37:33    222s] 
[01/24 03:37:33    222s] [NR-eGR] ============ Routing rule table ============
[01/24 03:37:33    222s] [NR-eGR] Rule id: 0  Nets: 10213
[01/24 03:37:33    222s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 03:37:33    222s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 03:37:33    222s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 03:37:33    222s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:37:33    222s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:37:33    222s] [NR-eGR] ========================================
[01/24 03:37:33    222s] [NR-eGR] 
[01/24 03:37:33    222s] (I)      =============== Blocked Tracks ===============
[01/24 03:37:33    222s] (I)      +-------+---------+----------+---------------+
[01/24 03:37:33    222s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 03:37:33    222s] (I)      +-------+---------+----------+---------------+
[01/24 03:37:33    222s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 03:37:33    222s] (I)      |     2 |  150126 |     7820 |         5.21% |
[01/24 03:37:33    222s] (I)      |     3 |  158656 |     1150 |         0.72% |
[01/24 03:37:33    222s] (I)      |     4 |  150126 |     7820 |         5.21% |
[01/24 03:37:33    222s] (I)      |     5 |  158656 |     1150 |         0.72% |
[01/24 03:37:33    222s] (I)      |     6 |  150126 |     7820 |         5.21% |
[01/24 03:37:33    222s] (I)      |     7 |  158656 |     1150 |         0.72% |
[01/24 03:37:33    222s] (I)      |     8 |  150126 |     7820 |         5.21% |
[01/24 03:37:33    222s] (I)      |     9 |  158656 |     2300 |         1.45% |
[01/24 03:37:33    222s] (I)      |    10 |   59867 |     3968 |         6.63% |
[01/24 03:37:33    222s] (I)      |    11 |   63382 |    11132 |        17.56% |
[01/24 03:37:33    222s] (I)      +-------+---------+----------+---------------+
[01/24 03:37:33    222s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 2182.71 MB )
[01/24 03:37:33    222s] (I)      Reset routing kernel
[01/24 03:37:33    222s] (I)      Started Global Routing ( Curr Mem: 2182.71 MB )
[01/24 03:37:33    222s] (I)      totalPins=35120  totalGlobalPin=34007 (96.83%)
[01/24 03:37:33    222s] (I)      total 2D Cap : 1328576 = (681373 H, 647203 V)
[01/24 03:37:33    222s] [NR-eGR] Layer group 1: route 10213 net(s) in layer range [2, 11]
[01/24 03:37:33    222s] (I)      
[01/24 03:37:33    222s] (I)      ============  Phase 1a Route ============
[01/24 03:37:33    222s] (I)      Usage: 99554 = (54405 H, 45149 V) = (7.98% H, 6.98% V) = (9.303e+04um H, 7.720e+04um V)
[01/24 03:37:33    222s] (I)      
[01/24 03:37:33    222s] (I)      ============  Phase 1b Route ============
[01/24 03:37:33    222s] (I)      Usage: 99554 = (54405 H, 45149 V) = (7.98% H, 6.98% V) = (9.303e+04um H, 7.720e+04um V)
[01/24 03:37:33    222s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.702373e+05um
[01/24 03:37:33    222s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 03:37:33    222s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 03:37:33    222s] (I)      
[01/24 03:37:33    222s] (I)      ============  Phase 1c Route ============
[01/24 03:37:33    222s] (I)      Usage: 99554 = (54405 H, 45149 V) = (7.98% H, 6.98% V) = (9.303e+04um H, 7.720e+04um V)
[01/24 03:37:33    222s] (I)      
[01/24 03:37:33    222s] (I)      ============  Phase 1d Route ============
[01/24 03:37:33    222s] (I)      Usage: 99554 = (54405 H, 45149 V) = (7.98% H, 6.98% V) = (9.303e+04um H, 7.720e+04um V)
[01/24 03:37:33    222s] (I)      
[01/24 03:37:33    222s] (I)      ============  Phase 1e Route ============
[01/24 03:37:33    222s] (I)      Usage: 99554 = (54405 H, 45149 V) = (7.98% H, 6.98% V) = (9.303e+04um H, 7.720e+04um V)
[01/24 03:37:33    222s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.702373e+05um
[01/24 03:37:33    222s] (I)      
[01/24 03:37:33    222s] (I)      ============  Phase 1l Route ============
[01/24 03:37:33    222s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 03:37:33    222s] (I)      Layer  2:     146869     42167         4           0      148941    ( 0.00%) 
[01/24 03:37:33    222s] (I)      Layer  3:     156396     43658         0           0      156807    ( 0.00%) 
[01/24 03:37:33    222s] (I)      Layer  4:     146869     16104         0           0      148941    ( 0.00%) 
[01/24 03:37:33    222s] (I)      Layer  5:     156396     12075         0           0      156807    ( 0.00%) 
[01/24 03:37:33    222s] (I)      Layer  6:     146869       862         0           0      148941    ( 0.00%) 
[01/24 03:37:33    222s] (I)      Layer  7:     156396       522         0           0      156807    ( 0.00%) 
[01/24 03:37:33    222s] (I)      Layer  8:     146869       133         0           0      148941    ( 0.00%) 
[01/24 03:37:33    222s] (I)      Layer  9:     155549       121         0           0      156807    ( 0.00%) 
[01/24 03:37:33    222s] (I)      Layer 10:      55446         6         0        2969       56608    ( 4.98%) 
[01/24 03:37:33    222s] (I)      Layer 11:      51790         0         0        7204       55519    (11.48%) 
[01/24 03:37:33    222s] (I)      Total:       1319449    115648         4       10171     1335118    ( 0.76%) 
[01/24 03:37:33    222s] (I)      
[01/24 03:37:33    222s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 03:37:33    222s] [NR-eGR]                        OverCon            
[01/24 03:37:33    222s] [NR-eGR]                         #Gcell     %Gcell
[01/24 03:37:33    222s] [NR-eGR]        Layer               (1)    OverCon
[01/24 03:37:33    222s] [NR-eGR] ----------------------------------------------
[01/24 03:37:33    222s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/24 03:37:33    222s] [NR-eGR]  Metal2 ( 2)         4( 0.02%)   ( 0.02%) 
[01/24 03:37:33    222s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/24 03:37:33    222s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/24 03:37:33    222s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/24 03:37:33    222s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/24 03:37:33    222s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/24 03:37:33    222s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/24 03:37:33    222s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/24 03:37:33    222s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/24 03:37:33    222s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/24 03:37:33    222s] [NR-eGR] ----------------------------------------------
[01/24 03:37:33    222s] [NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[01/24 03:37:33    222s] [NR-eGR] 
[01/24 03:37:33    222s] (I)      Finished Global Routing ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 2182.71 MB )
[01/24 03:37:33    222s] (I)      total 2D Cap : 1329715 = (681820 H, 647895 V)
[01/24 03:37:33    222s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 03:37:33    222s] Early Global Route congestion estimation runtime: 0.23 seconds, mem = 2182.7M
[01/24 03:37:33    222s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.230, REAL:0.232, MEM:2182.7M, EPOCH TIME: 1706060253.722394
[01/24 03:37:33    222s] OPERPROF: Starting HotSpotCal at level 1, MEM:2182.7M, EPOCH TIME: 1706060253.722461
[01/24 03:37:33    222s] [hotspot] +------------+---------------+---------------+
[01/24 03:37:33    222s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 03:37:33    222s] [hotspot] +------------+---------------+---------------+
[01/24 03:37:33    222s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 03:37:33    222s] [hotspot] +------------+---------------+---------------+
[01/24 03:37:33    222s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 03:37:33    222s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 03:37:33    222s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:2182.7M, EPOCH TIME: 1706060253.724426
[01/24 03:37:33    222s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2182.7M, EPOCH TIME: 1706060253.725457
[01/24 03:37:33    222s] Starting Early Global Route wiring: mem = 2182.7M
[01/24 03:37:33    222s] (I)      ============= Track Assignment ============
[01/24 03:37:33    222s] (I)      Started Track Assignment (1T) ( Curr Mem: 2182.71 MB )
[01/24 03:37:33    222s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 03:37:33    222s] (I)      Run Multi-thread track assignment
[01/24 03:37:33    222s] (I)      Finished Track Assignment (1T) ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2182.71 MB )
[01/24 03:37:33    222s] (I)      Started Export ( Curr Mem: 2182.71 MB )
[01/24 03:37:33    222s] [NR-eGR]                  Length (um)   Vias 
[01/24 03:37:33    222s] [NR-eGR] ------------------------------------
[01/24 03:37:33    222s] [NR-eGR]  Metal1   (1H)             0  34816 
[01/24 03:37:33    222s] [NR-eGR]  Metal2   (2V)         55790  49345 
[01/24 03:37:33    222s] [NR-eGR]  Metal3   (3H)         73363   5245 
[01/24 03:37:33    222s] [NR-eGR]  Metal4   (4V)         26539   2205 
[01/24 03:37:33    222s] [NR-eGR]  Metal5   (5H)         20767    173 
[01/24 03:37:33    222s] [NR-eGR]  Metal6   (6V)          1451     72 
[01/24 03:37:33    222s] [NR-eGR]  Metal7   (7H)           952     34 
[01/24 03:37:33    222s] [NR-eGR]  Metal8   (8V)           216     27 
[01/24 03:37:33    222s] [NR-eGR]  Metal9   (9H)           205      9 
[01/24 03:37:33    222s] [NR-eGR]  Metal10  (10V)            0      7 
[01/24 03:37:33    222s] [NR-eGR]  Metal11  (11H)            8      0 
[01/24 03:37:33    222s] [NR-eGR] ------------------------------------
[01/24 03:37:33    222s] [NR-eGR]           Total       179290  91933 
[01/24 03:37:33    222s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:37:33    222s] [NR-eGR] Total half perimeter of net bounding box: 151156um
[01/24 03:37:33    222s] [NR-eGR] Total length: 179290um, number of vias: 91933
[01/24 03:37:33    222s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:37:33    222s] [NR-eGR] Total eGR-routed clock nets wire length: 9817um, number of vias: 5912
[01/24 03:37:33    222s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:37:33    222s] (I)      Finished Export ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2182.71 MB )
[01/24 03:37:33    222s] Early Global Route wiring runtime: 0.24 seconds, mem = 2178.7M
[01/24 03:37:33    222s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.240, REAL:0.242, MEM:2178.7M, EPOCH TIME: 1706060253.967485
[01/24 03:37:33    222s] 0 delay mode for cte disabled.
[01/24 03:37:33    222s] SKP cleared!
[01/24 03:37:33    222s] 
[01/24 03:37:33    222s] *** Finished incrementalPlace (cpu=0:00:56.9, real=0:00:56.0)***
[01/24 03:37:33    222s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2178.7M, EPOCH TIME: 1706060253.988213
[01/24 03:37:33    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:33    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:33    222s] All LLGs are deleted
[01/24 03:37:33    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:33    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:33    222s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2178.7M, EPOCH TIME: 1706060253.988367
[01/24 03:37:33    222s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2178.7M, EPOCH TIME: 1706060253.988440
[01/24 03:37:33    222s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.005, MEM:2150.7M, EPOCH TIME: 1706060253.992735
[01/24 03:37:33    222s] Start to check current routing status for nets...
[01/24 03:37:34    222s] All nets are already routed correctly.
[01/24 03:37:34    222s] End to check current routing status for nets (mem=2150.7M)
[01/24 03:37:34    222s] Extraction called for design 'picorv32' of instances=9276 and nets=10455 using extraction engine 'preRoute' .
[01/24 03:37:34    222s] PreRoute RC Extraction called for design picorv32.
[01/24 03:37:34    222s] RC Extraction called in multi-corner(1) mode.
[01/24 03:37:34    222s] RCMode: PreRoute
[01/24 03:37:34    222s]       RC Corner Indexes            0   
[01/24 03:37:34    222s] Capacitance Scaling Factor   : 1.00000 
[01/24 03:37:34    222s] Resistance Scaling Factor    : 1.00000 
[01/24 03:37:34    222s] Clock Cap. Scaling Factor    : 1.00000 
[01/24 03:37:34    222s] Clock Res. Scaling Factor    : 1.00000 
[01/24 03:37:34    222s] Shrink Factor                : 1.00000
[01/24 03:37:34    222s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/24 03:37:34    222s] Using Quantus QRC technology file ...
[01/24 03:37:34    222s] 
[01/24 03:37:34    222s] Trim Metal Layers:
[01/24 03:37:34    222s] LayerId::1 widthSet size::1
[01/24 03:37:34    222s] LayerId::2 widthSet size::1
[01/24 03:37:34    222s] LayerId::3 widthSet size::1
[01/24 03:37:34    222s] LayerId::4 widthSet size::1
[01/24 03:37:34    222s] LayerId::5 widthSet size::1
[01/24 03:37:34    222s] LayerId::6 widthSet size::1
[01/24 03:37:34    222s] LayerId::7 widthSet size::1
[01/24 03:37:34    222s] LayerId::8 widthSet size::1
[01/24 03:37:34    222s] LayerId::9 widthSet size::1
[01/24 03:37:34    222s] LayerId::10 widthSet size::1
[01/24 03:37:34    222s] LayerId::11 widthSet size::1
[01/24 03:37:34    222s] Updating RC grid for preRoute extraction ...
[01/24 03:37:34    222s] eee: pegSigSF::1.070000
[01/24 03:37:34    222s] Initializing multi-corner resistance tables ...
[01/24 03:37:34    222s] eee: l::1 avDens::0.088967 usedTrk::1457.281459 availTrk::16380.000000 sigTrk::1457.281459
[01/24 03:37:34    222s] eee: l::2 avDens::0.250930 usedTrk::3282.534649 availTrk::13081.500000 sigTrk::3282.534649
[01/24 03:37:34    222s] eee: l::3 avDens::0.310699 usedTrk::4306.286273 availTrk::13860.000000 sigTrk::4306.286273
[01/24 03:37:34    222s] eee: l::4 avDens::0.120222 usedTrk::1562.401582 availTrk::12996.000000 sigTrk::1562.401582
[01/24 03:37:34    222s] eee: l::5 avDens::0.100701 usedTrk::1214.452631 availTrk::12060.000000 sigTrk::1214.452631
[01/24 03:37:34    222s] eee: l::6 avDens::0.017276 usedTrk::85.672807 availTrk::4959.000000 sigTrk::85.672807
[01/24 03:37:34    222s] eee: l::7 avDens::0.017682 usedTrk::55.697660 availTrk::3150.000000 sigTrk::55.697660
[01/24 03:37:34    222s] eee: l::8 avDens::0.013429 usedTrk::12.629532 availTrk::940.500000 sigTrk::12.629532
[01/24 03:37:34    222s] eee: l::9 avDens::0.016614 usedTrk::11.961989 availTrk::720.000000 sigTrk::11.961989
[01/24 03:37:34    222s] eee: l::10 avDens::0.059638 usedTrk::79.545351 availTrk::1333.800000 sigTrk::79.545351
[01/24 03:37:34    222s] eee: l::11 avDens::0.054463 usedTrk::139.208509 availTrk::2556.000000 sigTrk::139.208509
[01/24 03:37:34    222s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:37:34    222s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.266910 uaWl=1.000000 uaWlH=0.279644 aWlH=0.000000 lMod=0 pMax=0.824600 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 03:37:34    222s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2150.707M)
[01/24 03:37:34    223s] Compute RC Scale Done ...
[01/24 03:37:34    223s] **optDesign ... cpu = 0:01:17, real = 0:01:17, mem = 1578.1M, totSessionCpu=0:03:43 **
[01/24 03:37:34    223s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 03:37:34    223s] #################################################################################
[01/24 03:37:34    223s] # Design Stage: PreRoute
[01/24 03:37:34    223s] # Design Name: picorv32
[01/24 03:37:34    223s] # Design Mode: 45nm
[01/24 03:37:34    223s] # Analysis Mode: MMMC Non-OCV 
[01/24 03:37:34    223s] # Parasitics Mode: No SPEF/RCDB 
[01/24 03:37:34    223s] # Signoff Settings: SI Off 
[01/24 03:37:34    223s] #################################################################################
[01/24 03:37:34    223s] Calculate delays in Single mode...
[01/24 03:37:34    223s] Topological Sorting (REAL = 0:00:00.0, MEM = 2144.8M, InitMEM = 2144.8M)
[01/24 03:37:34    223s] Start delay calculation (fullDC) (1 T). (MEM=2144.8)
[01/24 03:37:34    223s] End AAE Lib Interpolated Model. (MEM=2156.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:37:36    225s] Total number of fetched objects 10301
[01/24 03:37:36    225s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 03:37:36    225s] End delay calculation. (MEM=2172.74 CPU=0:00:01.4 REAL=0:00:01.0)
[01/24 03:37:36    225s] End delay calculation (fullDC). (MEM=2172.74 CPU=0:00:01.7 REAL=0:00:02.0)
[01/24 03:37:36    225s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 2172.7M) ***
[01/24 03:37:36    225s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:59.8/0:00:59.6 (1.0), totSession cpu/real = 0:03:45.6/0:19:16.5 (0.2), mem = 2172.7M
[01/24 03:37:36    225s] 
[01/24 03:37:36    225s] =============================================================================================
[01/24 03:37:36    225s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.35-s114_1
[01/24 03:37:36    225s] =============================================================================================
[01/24 03:37:36    225s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:37:36    225s] ---------------------------------------------------------------------------------------------
[01/24 03:37:36    225s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:37:36    225s] [ ExtractRC              ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:37:36    225s] [ TimingUpdate           ]      4   0:00:00.6  (   1.1 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 03:37:36    225s] [ FullDelayCalc          ]      1   0:00:02.1  (   3.4 % )     0:00:02.1 /  0:00:02.1    1.0
[01/24 03:37:36    225s] [ MISC                   ]          0:00:56.8  (  95.3 % )     0:00:56.8 /  0:00:57.0    1.0
[01/24 03:37:36    225s] ---------------------------------------------------------------------------------------------
[01/24 03:37:36    225s]  IncrReplace #1 TOTAL               0:00:59.6  ( 100.0 % )     0:00:59.6 /  0:00:59.8    1.0
[01/24 03:37:36    225s] ---------------------------------------------------------------------------------------------
[01/24 03:37:36    225s] 
[01/24 03:37:37    225s] Deleting Lib Analyzer.
[01/24 03:37:37    225s] Begin: GigaOpt DRV Optimization
[01/24 03:37:37    225s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[01/24 03:37:37    225s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:45.9/0:19:16.8 (0.2), mem = 2188.7M
[01/24 03:37:37    225s] Info: 59 clock nets excluded from IPO operation.
[01/24 03:37:37    225s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.7
[01/24 03:37:37    225s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:37:37    225s] ### Creating PhyDesignMc. totSessionCpu=0:03:46 mem=2188.7M
[01/24 03:37:37    225s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 03:37:37    225s] OPERPROF: Starting DPlace-Init at level 1, MEM:2188.7M, EPOCH TIME: 1706060257.215981
[01/24 03:37:37    225s] Processing tracks to init pin-track alignment.
[01/24 03:37:37    225s] z: 2, totalTracks: 1
[01/24 03:37:37    225s] z: 4, totalTracks: 1
[01/24 03:37:37    225s] z: 6, totalTracks: 1
[01/24 03:37:37    225s] z: 8, totalTracks: 1
[01/24 03:37:37    225s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:37:37    225s] All LLGs are deleted
[01/24 03:37:37    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:37    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:37    225s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2188.7M, EPOCH TIME: 1706060257.222728
[01/24 03:37:37    225s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2188.7M, EPOCH TIME: 1706060257.223033
[01/24 03:37:37    225s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2188.7M, EPOCH TIME: 1706060257.225413
[01/24 03:37:37    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:37    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:37    225s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2188.7M, EPOCH TIME: 1706060257.227166
[01/24 03:37:37    225s] Max number of tech site patterns supported in site array is 256.
[01/24 03:37:37    225s] Core basic site is CoreSite
[01/24 03:37:37    225s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2188.7M, EPOCH TIME: 1706060257.254254
[01/24 03:37:37    225s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 03:37:37    225s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 03:37:37    225s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:2188.7M, EPOCH TIME: 1706060257.255787
[01/24 03:37:37    225s] Fast DP-INIT is on for default
[01/24 03:37:37    225s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 03:37:37    225s] Atter site array init, number of instance map data is 0.
[01/24 03:37:37    225s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:2188.7M, EPOCH TIME: 1706060257.259329
[01/24 03:37:37    225s] 
[01/24 03:37:37    225s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:37:37    225s] OPERPROF:     Starting CMU at level 3, MEM:2188.7M, EPOCH TIME: 1706060257.260955
[01/24 03:37:37    225s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2188.7M, EPOCH TIME: 1706060257.261890
[01/24 03:37:37    225s] 
[01/24 03:37:37    225s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:37:37    225s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:2188.7M, EPOCH TIME: 1706060257.263173
[01/24 03:37:37    225s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2188.7M, EPOCH TIME: 1706060257.263257
[01/24 03:37:37    225s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2188.7M, EPOCH TIME: 1706060257.263332
[01/24 03:37:37    225s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2188.7MB).
[01/24 03:37:37    225s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.049, MEM:2188.7M, EPOCH TIME: 1706060257.264957
[01/24 03:37:37    226s] TotalInstCnt at PhyDesignMc Initialization: 9276
[01/24 03:37:37    226s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:46 mem=2188.7M
[01/24 03:37:37    226s] ### Creating RouteCongInterface, started
[01/24 03:37:37    226s] 
[01/24 03:37:37    226s] Creating Lib Analyzer ...
[01/24 03:37:37    226s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 03:37:37    226s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 03:37:37    226s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 03:37:37    226s] 
[01/24 03:37:37    226s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:37:37    226s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:47 mem=2188.7M
[01/24 03:37:37    226s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:47 mem=2188.7M
[01/24 03:37:37    226s] Creating Lib Analyzer, finished. 
[01/24 03:37:38    226s] 
[01/24 03:37:38    226s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/24 03:37:38    226s] 
[01/24 03:37:38    226s] #optDebug: {0, 1.000}
[01/24 03:37:38    226s] ### Creating RouteCongInterface, finished
[01/24 03:37:38    226s] {MG  {8 0 3.8 0.0918237}  {10 0 13.1 0.315438} }
[01/24 03:37:38    226s] ### Creating LA Mngr. totSessionCpu=0:03:47 mem=2188.7M
[01/24 03:37:38    226s] ### Creating LA Mngr, finished. totSessionCpu=0:03:47 mem=2188.7M
[01/24 03:37:38    227s] [GPS-DRV] Optimizer parameters ============================= 
[01/24 03:37:38    227s] [GPS-DRV] maxDensity (design): 0.95
[01/24 03:37:38    227s] [GPS-DRV] maxLocalDensity: 1.2
[01/24 03:37:38    227s] [GPS-DRV] All active and enabled setup views
[01/24 03:37:38    227s] [GPS-DRV]     default_emulate_view
[01/24 03:37:38    227s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 03:37:38    227s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 03:37:38    227s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/24 03:37:38    227s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/24 03:37:38    227s] [GPS-DRV] timing-driven DRV settings
[01/24 03:37:38    227s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/24 03:37:38    227s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2207.8M, EPOCH TIME: 1706060258.370940
[01/24 03:37:38    227s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2207.8M, EPOCH TIME: 1706060258.371145
[01/24 03:37:38    227s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:37:38    227s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/24 03:37:38    227s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:37:38    227s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/24 03:37:38    227s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:37:38    227s] Info: violation cost 23.324110 (cap = 0.000000, tran = 23.324110, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 03:37:38    227s] |    59|   378|    -0.14|     0|     0|     0.00|     0|     0|     0|     0|     2.16|     0.00|       0|       0|       0| 71.44%|          |         |
[01/24 03:37:39    227s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 03:37:39    227s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.16|     0.00|      27|       0|      35| 71.62%| 0:00:01.0|  2273.0M|
[01/24 03:37:39    227s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 03:37:39    227s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.16|     0.00|       0|       0|       0| 71.62%| 0:00:00.0|  2273.0M|
[01/24 03:37:39    227s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:37:39    227s] Bottom Preferred Layer:
[01/24 03:37:39    227s]     None
[01/24 03:37:39    227s] Via Pillar Rule:
[01/24 03:37:39    227s]     None
[01/24 03:37:39    227s] 
[01/24 03:37:39    227s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2273.0M) ***
[01/24 03:37:39    227s] 
[01/24 03:37:39    227s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2273.0M, EPOCH TIME: 1706060259.157396
[01/24 03:37:39    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9303).
[01/24 03:37:39    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:39    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:39    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:39    227s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.028, MEM:2253.0M, EPOCH TIME: 1706060259.185440
[01/24 03:37:39    227s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2253.0M, EPOCH TIME: 1706060259.187832
[01/24 03:37:39    227s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2253.0M, EPOCH TIME: 1706060259.187971
[01/24 03:37:39    227s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2253.0M, EPOCH TIME: 1706060259.196916
[01/24 03:37:39    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:39    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:39    227s] 
[01/24 03:37:39    227s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:37:39    227s] OPERPROF:       Starting CMU at level 4, MEM:2253.0M, EPOCH TIME: 1706060259.227950
[01/24 03:37:39    227s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2253.0M, EPOCH TIME: 1706060259.228946
[01/24 03:37:39    227s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:2253.0M, EPOCH TIME: 1706060259.230221
[01/24 03:37:39    227s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2253.0M, EPOCH TIME: 1706060259.230307
[01/24 03:37:39    227s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2253.0M, EPOCH TIME: 1706060259.230370
[01/24 03:37:39    227s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2253.0M, EPOCH TIME: 1706060259.231941
[01/24 03:37:39    227s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2253.0M, EPOCH TIME: 1706060259.232141
[01/24 03:37:39    227s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.044, MEM:2253.0M, EPOCH TIME: 1706060259.232264
[01/24 03:37:39    227s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.044, MEM:2253.0M, EPOCH TIME: 1706060259.232319
[01/24 03:37:39    227s] TDRefine: refinePlace mode is spiral
[01/24 03:37:39    227s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28723.3
[01/24 03:37:39    227s] OPERPROF: Starting RefinePlace at level 1, MEM:2253.0M, EPOCH TIME: 1706060259.232402
[01/24 03:37:39    227s] *** Starting refinePlace (0:03:48 mem=2253.0M) ***
[01/24 03:37:39    227s] Total net bbox length = 1.512e+05 (8.303e+04 6.819e+04) (ext = 1.015e+04)
[01/24 03:37:39    227s] 
[01/24 03:37:39    227s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:37:39    227s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:37:39    227s] (I)      Default pattern map key = picorv32_default.
[01/24 03:37:39    227s] (I)      Default pattern map key = picorv32_default.
[01/24 03:37:39    227s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2253.0M, EPOCH TIME: 1706060259.246836
[01/24 03:37:39    227s] Starting refinePlace ...
[01/24 03:37:39    227s] (I)      Default pattern map key = picorv32_default.
[01/24 03:37:39    227s] One DDP V2 for no tweak run.
[01/24 03:37:39    227s] (I)      Default pattern map key = picorv32_default.
[01/24 03:37:39    227s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2253.0M, EPOCH TIME: 1706060259.270145
[01/24 03:37:39    227s] DDP initSite1 nrRow 114 nrJob 114
[01/24 03:37:39    227s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2253.0M, EPOCH TIME: 1706060259.270248
[01/24 03:37:39    227s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2253.0M, EPOCH TIME: 1706060259.270427
[01/24 03:37:39    227s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2253.0M, EPOCH TIME: 1706060259.270485
[01/24 03:37:39    227s] DDP markSite nrRow 114 nrJob 114
[01/24 03:37:39    227s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2253.0M, EPOCH TIME: 1706060259.270885
[01/24 03:37:39    227s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2253.0M, EPOCH TIME: 1706060259.270952
[01/24 03:37:39    228s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/24 03:37:39    228s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2254.3M, EPOCH TIME: 1706060259.276548
[01/24 03:37:39    228s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2254.3M, EPOCH TIME: 1706060259.276626
[01/24 03:37:39    228s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.002, MEM:2254.3M, EPOCH TIME: 1706060259.278595
[01/24 03:37:39    228s] ** Cut row section cpu time 0:00:00.0.
[01/24 03:37:39    228s]  ** Cut row section real time 0:00:00.0.
[01/24 03:37:39    228s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.002, MEM:2254.3M, EPOCH TIME: 1706060259.278690
[01/24 03:37:39    228s]   Spread Effort: high, pre-route mode, useDDP on.
[01/24 03:37:39    228s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2254.3MB) @(0:03:48 - 0:03:48).
[01/24 03:37:39    228s] Move report: preRPlace moves 43 insts, mean move: 0.31 um, max move: 1.00 um 
[01/24 03:37:39    228s] 	Max move on inst (FE_OFC426_n_3547): (94.00, 180.88) --> (93.00, 180.88)
[01/24 03:37:39    228s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX8
[01/24 03:37:39    228s] wireLenOptFixPriorityInst 0 inst fixed
[01/24 03:37:39    228s] 
[01/24 03:37:39    228s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/24 03:37:39    228s] Move report: legalization moves 80 insts, mean move: 2.67 um, max move: 13.20 um spiral
[01/24 03:37:39    228s] 	Max move on inst (FE_OFC157_n_1533): (143.60, 115.90) --> (156.80, 115.90)
[01/24 03:37:39    228s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:37:39    228s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:37:39    228s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2258.4MB) @(0:03:48 - 0:03:48).
[01/24 03:37:39    228s] Move report: Detail placement moves 123 insts, mean move: 1.85 um, max move: 13.20 um 
[01/24 03:37:39    228s] 	Max move on inst (FE_OFC157_n_1533): (143.60, 115.90) --> (156.80, 115.90)
[01/24 03:37:39    228s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2258.4MB
[01/24 03:37:39    228s] Statistics of distance of Instance movement in refine placement:
[01/24 03:37:39    228s]   maximum (X+Y) =        13.20 um
[01/24 03:37:39    228s]   inst (FE_OFC157_n_1533) with max move: (143.6, 115.9) -> (156.8, 115.9)
[01/24 03:37:39    228s]   mean    (X+Y) =         1.85 um
[01/24 03:37:39    228s] Summary Report:
[01/24 03:37:39    228s] Instances move: 123 (out of 9303 movable)
[01/24 03:37:39    228s] Instances flipped: 0
[01/24 03:37:39    228s] Mean displacement: 1.85 um
[01/24 03:37:39    228s] Max displacement: 13.20 um (Instance: FE_OFC157_n_1533) (143.6, 115.9) -> (156.8, 115.9)
[01/24 03:37:39    228s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/24 03:37:39    228s] Total instances moved : 123
[01/24 03:37:39    228s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.360, REAL:0.361, MEM:2258.4M, EPOCH TIME: 1706060259.607699
[01/24 03:37:39    228s] Total net bbox length = 1.514e+05 (8.312e+04 6.827e+04) (ext = 1.015e+04)
[01/24 03:37:39    228s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2258.4MB
[01/24 03:37:39    228s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2258.4MB) @(0:03:48 - 0:03:48).
[01/24 03:37:39    228s] *** Finished refinePlace (0:03:48 mem=2258.4M) ***
[01/24 03:37:39    228s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28723.3
[01/24 03:37:39    228s] OPERPROF: Finished RefinePlace at level 1, CPU:0.390, REAL:0.379, MEM:2258.4M, EPOCH TIME: 1706060259.611788
[01/24 03:37:39    228s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2258.4M, EPOCH TIME: 1706060259.660298
[01/24 03:37:39    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9303).
[01/24 03:37:39    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:39    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:39    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:39    228s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.029, MEM:2253.4M, EPOCH TIME: 1706060259.689195
[01/24 03:37:39    228s] *** maximum move = 13.20 um ***
[01/24 03:37:39    228s] *** Finished re-routing un-routed nets (2253.4M) ***
[01/24 03:37:39    228s] OPERPROF: Starting DPlace-Init at level 1, MEM:2253.4M, EPOCH TIME: 1706060259.713847
[01/24 03:37:39    228s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2253.4M, EPOCH TIME: 1706060259.722870
[01/24 03:37:39    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:39    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:39    228s] 
[01/24 03:37:39    228s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:37:39    228s] OPERPROF:     Starting CMU at level 3, MEM:2253.4M, EPOCH TIME: 1706060259.754271
[01/24 03:37:39    228s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2253.4M, EPOCH TIME: 1706060259.755280
[01/24 03:37:39    228s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2253.4M, EPOCH TIME: 1706060259.756568
[01/24 03:37:39    228s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2253.4M, EPOCH TIME: 1706060259.756653
[01/24 03:37:39    228s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2253.4M, EPOCH TIME: 1706060259.756717
[01/24 03:37:39    228s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2253.4M, EPOCH TIME: 1706060259.758380
[01/24 03:37:39    228s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2253.4M, EPOCH TIME: 1706060259.758575
[01/24 03:37:39    228s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.045, MEM:2253.4M, EPOCH TIME: 1706060259.758695
[01/24 03:37:39    228s] 
[01/24 03:37:39    228s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=2253.4M) ***
[01/24 03:37:39    228s] Total-nets :: 10240, Stn-nets :: 2, ratio :: 0.0195312 %, Total-len 179293, Stn-len 32.895
[01/24 03:37:39    228s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2234.3M, EPOCH TIME: 1706060259.880592
[01/24 03:37:39    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:39    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:39    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:39    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:39    228s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.028, MEM:2170.3M, EPOCH TIME: 1706060259.908268
[01/24 03:37:39    228s] TotalInstCnt at PhyDesignMc Destruction: 9303
[01/24 03:37:39    228s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.7
[01/24 03:37:39    228s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:03:48.6/0:19:19.6 (0.2), mem = 2170.3M
[01/24 03:37:39    228s] 
[01/24 03:37:39    228s] =============================================================================================
[01/24 03:37:39    228s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.35-s114_1
[01/24 03:37:39    228s] =============================================================================================
[01/24 03:37:39    228s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:37:39    228s] ---------------------------------------------------------------------------------------------
[01/24 03:37:39    228s] [ SlackTraversorInit     ]      2   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:37:39    228s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  24.1 % )     0:00:00.7 /  0:00:00.6    1.0
[01/24 03:37:39    228s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:37:39    228s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 03:37:39    228s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 03:37:39    228s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.6 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:37:39    228s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:37:39    228s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:37:39    228s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 03:37:39    228s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:37:39    228s] [ OptEval                ]      2   0:00:00.3  (  12.3 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 03:37:39    228s] [ OptCommit              ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 03:37:39    228s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.1
[01/24 03:37:39    228s] [ IncrDelayCalc          ]     12   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    1.1
[01/24 03:37:39    228s] [ DrvFindVioNets         ]      3   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.1
[01/24 03:37:39    228s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 03:37:39    228s] [ RefinePlace            ]      1   0:00:00.7  (  24.1 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:37:39    228s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:37:39    228s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 03:37:39    228s] [ MISC                   ]          0:00:00.4  (  15.0 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 03:37:39    228s] ---------------------------------------------------------------------------------------------
[01/24 03:37:39    228s]  DrvOpt #3 TOTAL                    0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.7    1.0
[01/24 03:37:39    228s] ---------------------------------------------------------------------------------------------
[01/24 03:37:39    228s] 
[01/24 03:37:39    228s] End: GigaOpt DRV Optimization
[01/24 03:37:39    228s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/24 03:37:39    228s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2170.3M, EPOCH TIME: 1706060259.919605
[01/24 03:37:39    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:39    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:39    228s] 
[01/24 03:37:39    228s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:37:39    228s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2170.3M, EPOCH TIME: 1706060259.953191
[01/24 03:37:39    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:39    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:40    228s] 
------------------------------------------------------------------
     Summary (cpu=0.05min real=0.03min mem=2170.3M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.155  |  2.245  |  3.944  |  2.155  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 03:37:40    228s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2218.5M, EPOCH TIME: 1706060260.181132
[01/24 03:37:40    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:40    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:40    228s] 
[01/24 03:37:40    228s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:37:40    228s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.032, MEM:2218.5M, EPOCH TIME: 1706060260.213614
[01/24 03:37:40    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:40    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:40    228s] Density: 71.622%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:23, real = 0:01:23, mem = 1610.4M, totSessionCpu=0:03:49 **
[01/24 03:37:40    228s] *** Timing Is met
[01/24 03:37:40    228s] *** Check timing (0:00:00.0)
[01/24 03:37:40    228s] *** Timing Is met
[01/24 03:37:40    228s] *** Check timing (0:00:00.0)
[01/24 03:37:40    229s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[01/24 03:37:40    229s] Info: 59 clock nets excluded from IPO operation.
[01/24 03:37:40    229s] ### Creating LA Mngr. totSessionCpu=0:03:49 mem=2170.5M
[01/24 03:37:40    229s] ### Creating LA Mngr, finished. totSessionCpu=0:03:49 mem=2170.5M
[01/24 03:37:40    229s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:37:40    229s] ### Creating PhyDesignMc. totSessionCpu=0:03:49 mem=2227.7M
[01/24 03:37:40    229s] OPERPROF: Starting DPlace-Init at level 1, MEM:2227.7M, EPOCH TIME: 1706060260.327991
[01/24 03:37:40    229s] Processing tracks to init pin-track alignment.
[01/24 03:37:40    229s] z: 2, totalTracks: 1
[01/24 03:37:40    229s] z: 4, totalTracks: 1
[01/24 03:37:40    229s] z: 6, totalTracks: 1
[01/24 03:37:40    229s] z: 8, totalTracks: 1
[01/24 03:37:40    229s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:37:40    229s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2227.7M, EPOCH TIME: 1706060260.337086
[01/24 03:37:40    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:40    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:40    229s] 
[01/24 03:37:40    229s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:37:40    229s] OPERPROF:     Starting CMU at level 3, MEM:2227.7M, EPOCH TIME: 1706060260.368745
[01/24 03:37:40    229s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2227.7M, EPOCH TIME: 1706060260.369763
[01/24 03:37:40    229s] 
[01/24 03:37:40    229s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:37:40    229s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2227.7M, EPOCH TIME: 1706060260.371064
[01/24 03:37:40    229s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2227.7M, EPOCH TIME: 1706060260.371148
[01/24 03:37:40    229s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2227.7M, EPOCH TIME: 1706060260.371214
[01/24 03:37:40    229s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2227.7MB).
[01/24 03:37:40    229s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.045, MEM:2227.7M, EPOCH TIME: 1706060260.373074
[01/24 03:37:40    229s] TotalInstCnt at PhyDesignMc Initialization: 9303
[01/24 03:37:40    229s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:49 mem=2227.7M
[01/24 03:37:40    229s] Begin: Area Reclaim Optimization
[01/24 03:37:40    229s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:49.2/0:19:20.1 (0.2), mem = 2227.7M
[01/24 03:37:40    229s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.8
[01/24 03:37:40    229s] ### Creating RouteCongInterface, started
[01/24 03:37:40    229s] 
[01/24 03:37:40    229s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[01/24 03:37:40    229s] 
[01/24 03:37:40    229s] #optDebug: {0, 1.000}
[01/24 03:37:40    229s] ### Creating RouteCongInterface, finished
[01/24 03:37:40    229s] {MG  {8 0 3.8 0.0918237}  {10 0 13.1 0.315438} }
[01/24 03:37:40    229s] ### Creating LA Mngr. totSessionCpu=0:03:49 mem=2227.7M
[01/24 03:37:40    229s] ### Creating LA Mngr, finished. totSessionCpu=0:03:49 mem=2227.7M
[01/24 03:37:40    229s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2227.7M, EPOCH TIME: 1706060260.604400
[01/24 03:37:40    229s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2227.7M, EPOCH TIME: 1706060260.604634
[01/24 03:37:40    229s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.62
[01/24 03:37:40    229s] +---------+---------+--------+--------+------------+--------+
[01/24 03:37:40    229s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/24 03:37:40    229s] +---------+---------+--------+--------+------------+--------+
[01/24 03:37:40    229s] |   71.62%|        -|   0.000|   0.000|   0:00:00.0| 2227.7M|
[01/24 03:37:40    229s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 03:37:47    236s] |   71.34%|      131|   0.000|   0.000|   0:00:07.0| 2310.0M|
[01/24 03:37:47    236s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 03:37:47    236s] +---------+---------+--------+--------+------------+--------+
[01/24 03:37:47    236s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.34
[01/24 03:37:47    236s] 
[01/24 03:37:47    236s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/24 03:37:47    236s] --------------------------------------------------------------
[01/24 03:37:47    236s] |                                   | Total     | Sequential |
[01/24 03:37:47    236s] --------------------------------------------------------------
[01/24 03:37:47    236s] | Num insts resized                 |       0  |       0    |
[01/24 03:37:47    236s] | Num insts undone                  |       0  |       0    |
[01/24 03:37:47    236s] | Num insts Downsized               |       0  |       0    |
[01/24 03:37:47    236s] | Num insts Samesized               |       0  |       0    |
[01/24 03:37:47    236s] | Num insts Upsized                 |       0  |       0    |
[01/24 03:37:47    236s] | Num multiple commits+uncommits    |       0  |       -    |
[01/24 03:37:47    236s] --------------------------------------------------------------
[01/24 03:37:47    236s] Bottom Preferred Layer:
[01/24 03:37:47    236s]     None
[01/24 03:37:47    236s] Via Pillar Rule:
[01/24 03:37:47    236s]     None
[01/24 03:37:47    236s] 
[01/24 03:37:47    236s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/24 03:37:47    236s] End: Core Area Reclaim Optimization (cpu = 0:00:07.0) (real = 0:00:07.0) **
[01/24 03:37:47    236s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.8
[01/24 03:37:47    236s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:07.0/0:00:07.0 (1.0), totSession cpu/real = 0:03:56.2/0:19:27.1 (0.2), mem = 2310.0M
[01/24 03:37:47    236s] 
[01/24 03:37:47    236s] =============================================================================================
[01/24 03:37:47    236s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.35-s114_1
[01/24 03:37:47    236s] =============================================================================================
[01/24 03:37:47    236s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:37:47    236s] ---------------------------------------------------------------------------------------------
[01/24 03:37:47    236s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[01/24 03:37:47    236s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:37:47    236s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 03:37:47    236s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:37:47    236s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:37:47    236s] [ OptimizationStep       ]      1   0:00:00.1  (   0.8 % )     0:00:06.7 /  0:00:06.7    1.0
[01/24 03:37:47    236s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:06.7 /  0:00:06.7    1.0
[01/24 03:37:47    236s] [ OptGetWeight           ]     51   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:37:47    236s] [ OptEval                ]     51   0:00:05.4  (  76.7 % )     0:00:05.4 /  0:00:05.3    1.0
[01/24 03:37:47    236s] [ OptCommit              ]     51   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.1
[01/24 03:37:47    236s] [ PostCommitDelayUpdate  ]     51   0:00:00.1  (   0.8 % )     0:00:00.9 /  0:00:00.9    1.0
[01/24 03:37:47    236s] [ IncrDelayCalc          ]    139   0:00:00.8  (  11.9 % )     0:00:00.8 /  0:00:00.8    1.0
[01/24 03:37:47    236s] [ IncrTimingUpdate       ]     26   0:00:00.3  (   4.5 % )     0:00:00.3 /  0:00:00.3    0.9
[01/24 03:37:47    236s] [ MISC                   ]          0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.2    1.1
[01/24 03:37:47    236s] ---------------------------------------------------------------------------------------------
[01/24 03:37:47    236s]  AreaOpt #2 TOTAL                   0:00:07.0  ( 100.0 % )     0:00:07.0 /  0:00:07.0    1.0
[01/24 03:37:47    236s] ---------------------------------------------------------------------------------------------
[01/24 03:37:47    236s] 
[01/24 03:37:47    236s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2291.0M, EPOCH TIME: 1706060267.421673
[01/24 03:37:47    236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9228).
[01/24 03:37:47    236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:47    236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:47    236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:47    236s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.032, MEM:2184.0M, EPOCH TIME: 1706060267.454004
[01/24 03:37:47    236s] TotalInstCnt at PhyDesignMc Destruction: 9228
[01/24 03:37:47    236s] End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=2183.95M, totSessionCpu=0:03:56).
[01/24 03:37:47    236s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/24 03:37:47    236s] Info: 59 clock nets excluded from IPO operation.
[01/24 03:37:47    236s] ### Creating LA Mngr. totSessionCpu=0:03:56 mem=2184.0M
[01/24 03:37:47    236s] ### Creating LA Mngr, finished. totSessionCpu=0:03:56 mem=2184.0M
[01/24 03:37:47    236s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:37:47    236s] ### Creating PhyDesignMc. totSessionCpu=0:03:56 mem=2241.2M
[01/24 03:37:47    236s] OPERPROF: Starting DPlace-Init at level 1, MEM:2241.2M, EPOCH TIME: 1706060267.492532
[01/24 03:37:47    236s] Processing tracks to init pin-track alignment.
[01/24 03:37:47    236s] z: 2, totalTracks: 1
[01/24 03:37:47    236s] z: 4, totalTracks: 1
[01/24 03:37:47    236s] z: 6, totalTracks: 1
[01/24 03:37:47    236s] z: 8, totalTracks: 1
[01/24 03:37:47    236s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:37:47    236s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2241.2M, EPOCH TIME: 1706060267.503212
[01/24 03:37:47    236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:47    236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:47    236s] 
[01/24 03:37:47    236s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:37:47    236s] OPERPROF:     Starting CMU at level 3, MEM:2241.2M, EPOCH TIME: 1706060267.535030
[01/24 03:37:47    236s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2241.2M, EPOCH TIME: 1706060267.536078
[01/24 03:37:47    236s] 
[01/24 03:37:47    236s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:37:47    236s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2241.2M, EPOCH TIME: 1706060267.537373
[01/24 03:37:47    236s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2241.2M, EPOCH TIME: 1706060267.537458
[01/24 03:37:47    236s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2241.2M, EPOCH TIME: 1706060267.537522
[01/24 03:37:47    236s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2241.2MB).
[01/24 03:37:47    236s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.047, MEM:2241.2M, EPOCH TIME: 1706060267.539312
[01/24 03:37:47    236s] TotalInstCnt at PhyDesignMc Initialization: 9228
[01/24 03:37:47    236s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:56 mem=2241.2M
[01/24 03:37:47    236s] Begin: Area Reclaim Optimization
[01/24 03:37:47    236s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:56.3/0:19:27.2 (0.2), mem = 2241.2M
[01/24 03:37:47    236s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.9
[01/24 03:37:47    236s] ### Creating RouteCongInterface, started
[01/24 03:37:47    236s] 
[01/24 03:37:47    236s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 03:37:47    236s] 
[01/24 03:37:47    236s] #optDebug: {0, 1.000}
[01/24 03:37:47    236s] ### Creating RouteCongInterface, finished
[01/24 03:37:47    236s] {MG  {8 0 3.8 0.0918237}  {10 0 13.1 0.315438} }
[01/24 03:37:47    236s] ### Creating LA Mngr. totSessionCpu=0:03:56 mem=2241.2M
[01/24 03:37:47    236s] ### Creating LA Mngr, finished. totSessionCpu=0:03:56 mem=2241.2M
[01/24 03:37:47    236s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2241.2M, EPOCH TIME: 1706060267.766644
[01/24 03:37:47    236s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2241.2M, EPOCH TIME: 1706060267.766902
[01/24 03:37:47    236s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.34
[01/24 03:37:47    236s] +---------+---------+--------+--------+------------+--------+
[01/24 03:37:47    236s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/24 03:37:47    236s] +---------+---------+--------+--------+------------+--------+
[01/24 03:37:47    236s] |   71.34%|        -|   0.000|   0.000|   0:00:00.0| 2241.2M|
[01/24 03:37:47    236s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 03:37:47    236s] |   71.34%|        0|   0.000|   0.000|   0:00:00.0| 2241.2M|
[01/24 03:37:48    237s] |   71.24%|       24|   0.000|   0.000|   0:00:01.0| 2260.3M|
[01/24 03:37:49    237s] |   71.18%|       31|   0.000|   0.000|   0:00:01.0| 2264.8M|
[01/24 03:37:49    237s] |   71.18%|        0|   0.000|   0.000|   0:00:00.0| 2264.8M|
[01/24 03:37:49    237s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 03:37:49    237s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[01/24 03:37:49    237s] |   71.18%|        0|   0.000|   0.000|   0:00:00.0| 2264.8M|
[01/24 03:37:49    237s] +---------+---------+--------+--------+------------+--------+
[01/24 03:37:49    237s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.18
[01/24 03:37:49    237s] 
[01/24 03:37:49    237s] ** Summary: Restruct = 0 Buffer Deletion = 23 Declone = 1 Resize = 31 **
[01/24 03:37:49    237s] --------------------------------------------------------------
[01/24 03:37:49    237s] |                                   | Total     | Sequential |
[01/24 03:37:49    237s] --------------------------------------------------------------
[01/24 03:37:49    237s] | Num insts resized                 |      31  |       2    |
[01/24 03:37:49    237s] | Num insts undone                  |       0  |       0    |
[01/24 03:37:49    237s] | Num insts Downsized               |      31  |       2    |
[01/24 03:37:49    237s] | Num insts Samesized               |       0  |       0    |
[01/24 03:37:49    237s] | Num insts Upsized                 |       0  |       0    |
[01/24 03:37:49    237s] | Num multiple commits+uncommits    |       0  |       -    |
[01/24 03:37:49    237s] --------------------------------------------------------------
[01/24 03:37:49    237s] Bottom Preferred Layer:
[01/24 03:37:49    237s]     None
[01/24 03:37:49    237s] Via Pillar Rule:
[01/24 03:37:49    237s]     None
[01/24 03:37:49    237s] 
[01/24 03:37:49    237s] Number of times islegalLocAvaiable called = 50 skipped = 0, called in commitmove = 31, skipped in commitmove = 0
[01/24 03:37:49    237s] End: Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:02.0) **
[01/24 03:37:49    237s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2264.8M, EPOCH TIME: 1706060269.151944
[01/24 03:37:49    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9204).
[01/24 03:37:49    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:49    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:49    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:49    237s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.027, MEM:2264.8M, EPOCH TIME: 1706060269.179139
[01/24 03:37:49    237s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2264.8M, EPOCH TIME: 1706060269.182362
[01/24 03:37:49    237s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2264.8M, EPOCH TIME: 1706060269.182514
[01/24 03:37:49    237s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2264.8M, EPOCH TIME: 1706060269.191307
[01/24 03:37:49    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:49    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:49    237s] 
[01/24 03:37:49    237s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:37:49    237s] OPERPROF:       Starting CMU at level 4, MEM:2264.8M, EPOCH TIME: 1706060269.222316
[01/24 03:37:49    237s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2264.8M, EPOCH TIME: 1706060269.223284
[01/24 03:37:49    237s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:2264.8M, EPOCH TIME: 1706060269.224548
[01/24 03:37:49    237s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2264.8M, EPOCH TIME: 1706060269.224632
[01/24 03:37:49    237s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2264.8M, EPOCH TIME: 1706060269.224697
[01/24 03:37:49    237s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2264.8M, EPOCH TIME: 1706060269.226222
[01/24 03:37:49    237s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2264.8M, EPOCH TIME: 1706060269.226422
[01/24 03:37:49    237s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.044, MEM:2264.8M, EPOCH TIME: 1706060269.226543
[01/24 03:37:49    237s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.044, MEM:2264.8M, EPOCH TIME: 1706060269.226598
[01/24 03:37:49    237s] TDRefine: refinePlace mode is spiral
[01/24 03:37:49    237s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28723.4
[01/24 03:37:49    237s] OPERPROF: Starting RefinePlace at level 1, MEM:2264.8M, EPOCH TIME: 1706060269.226677
[01/24 03:37:49    237s] *** Starting refinePlace (0:03:58 mem=2264.8M) ***
[01/24 03:37:49    237s] Total net bbox length = 1.514e+05 (8.329e+04 6.806e+04) (ext = 1.011e+04)
[01/24 03:37:49    237s] 
[01/24 03:37:49    237s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:37:49    237s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:37:49    237s] (I)      Default pattern map key = picorv32_default.
[01/24 03:37:49    237s] (I)      Default pattern map key = picorv32_default.
[01/24 03:37:49    237s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2264.8M, EPOCH TIME: 1706060269.241215
[01/24 03:37:49    237s] Starting refinePlace ...
[01/24 03:37:49    237s] (I)      Default pattern map key = picorv32_default.
[01/24 03:37:49    237s] One DDP V2 for no tweak run.
[01/24 03:37:49    238s] 
[01/24 03:37:49    238s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/24 03:37:49    238s] Move report: legalization moves 179 insts, mean move: 1.61 um, max move: 11.62 um spiral
[01/24 03:37:49    238s] 	Max move on inst (FE_OFC208_n_1896): (184.40, 88.54) --> (192.60, 85.12)
[01/24 03:37:49    238s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/24 03:37:49    238s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:37:49    238s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2267.8MB) @(0:03:58 - 0:03:58).
[01/24 03:37:49    238s] Move report: Detail placement moves 179 insts, mean move: 1.61 um, max move: 11.62 um 
[01/24 03:37:49    238s] 	Max move on inst (FE_OFC208_n_1896): (184.40, 88.54) --> (192.60, 85.12)
[01/24 03:37:49    238s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2267.8MB
[01/24 03:37:49    238s] Statistics of distance of Instance movement in refine placement:
[01/24 03:37:49    238s]   maximum (X+Y) =        11.62 um
[01/24 03:37:49    238s]   inst (FE_OFC208_n_1896) with max move: (184.4, 88.54) -> (192.6, 85.12)
[01/24 03:37:49    238s]   mean    (X+Y) =         1.61 um
[01/24 03:37:49    238s] Summary Report:
[01/24 03:37:49    238s] Instances move: 179 (out of 9204 movable)
[01/24 03:37:49    238s] Instances flipped: 0
[01/24 03:37:49    238s] Mean displacement: 1.61 um
[01/24 03:37:49    238s] Max displacement: 11.62 um (Instance: FE_OFC208_n_1896) (184.4, 88.54) -> (192.6, 85.12)
[01/24 03:37:49    238s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/24 03:37:49    238s] Total instances moved : 179
[01/24 03:37:49    238s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.210, REAL:0.208, MEM:2267.8M, EPOCH TIME: 1706060269.449581
[01/24 03:37:49    238s] Total net bbox length = 1.516e+05 (8.343e+04 6.817e+04) (ext = 1.011e+04)
[01/24 03:37:49    238s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2267.8MB
[01/24 03:37:49    238s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2267.8MB) @(0:03:58 - 0:03:58).
[01/24 03:37:49    238s] *** Finished refinePlace (0:03:58 mem=2267.8M) ***
[01/24 03:37:49    238s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28723.4
[01/24 03:37:49    238s] OPERPROF: Finished RefinePlace at level 1, CPU:0.230, REAL:0.227, MEM:2267.8M, EPOCH TIME: 1706060269.453582
[01/24 03:37:49    238s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2267.8M, EPOCH TIME: 1706060269.502183
[01/24 03:37:49    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9204).
[01/24 03:37:49    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:49    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:49    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:49    238s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.032, MEM:2264.8M, EPOCH TIME: 1706060269.534259
[01/24 03:37:49    238s] *** maximum move = 11.62 um ***
[01/24 03:37:49    238s] *** Finished re-routing un-routed nets (2264.8M) ***
[01/24 03:37:49    238s] OPERPROF: Starting DPlace-Init at level 1, MEM:2264.8M, EPOCH TIME: 1706060269.556461
[01/24 03:37:49    238s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2264.8M, EPOCH TIME: 1706060269.565485
[01/24 03:37:49    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:49    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:49    238s] 
[01/24 03:37:49    238s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:37:49    238s] OPERPROF:     Starting CMU at level 3, MEM:2264.8M, EPOCH TIME: 1706060269.597063
[01/24 03:37:49    238s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2264.8M, EPOCH TIME: 1706060269.598070
[01/24 03:37:49    238s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2264.8M, EPOCH TIME: 1706060269.599371
[01/24 03:37:49    238s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2264.8M, EPOCH TIME: 1706060269.599460
[01/24 03:37:49    238s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2264.8M, EPOCH TIME: 1706060269.599524
[01/24 03:37:49    238s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2264.8M, EPOCH TIME: 1706060269.601272
[01/24 03:37:49    238s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2264.8M, EPOCH TIME: 1706060269.601484
[01/24 03:37:49    238s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.045, MEM:2264.8M, EPOCH TIME: 1706060269.601608
[01/24 03:37:49    238s] 
[01/24 03:37:49    238s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=2264.8M) ***
[01/24 03:37:49    238s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.9
[01/24 03:37:49    238s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:03:58.4/0:19:29.3 (0.2), mem = 2264.8M
[01/24 03:37:49    238s] 
[01/24 03:37:49    238s] =============================================================================================
[01/24 03:37:49    238s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.35-s114_1
[01/24 03:37:49    238s] =============================================================================================
[01/24 03:37:49    238s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:37:49    238s] ---------------------------------------------------------------------------------------------
[01/24 03:37:49    238s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.0    0.9
[01/24 03:37:49    238s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:37:49    238s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.2
[01/24 03:37:49    238s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:37:49    238s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:37:49    238s] [ OptimizationStep       ]      1   0:00:00.2  (   7.5 % )     0:00:01.3 /  0:00:01.3    1.0
[01/24 03:37:49    238s] [ OptSingleIteration     ]      5   0:00:00.1  (   3.2 % )     0:00:01.1 /  0:00:01.2    1.0
[01/24 03:37:49    238s] [ OptGetWeight           ]    161   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:37:49    238s] [ OptEval                ]    161   0:00:00.6  (  29.2 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 03:37:49    238s] [ OptCommit              ]    161   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 03:37:49    238s] [ PostCommitDelayUpdate  ]    161   0:00:00.0  (   1.2 % )     0:00:00.3 /  0:00:00.4    1.1
[01/24 03:37:49    238s] [ IncrDelayCalc          ]     72   0:00:00.3  (  15.3 % )     0:00:00.3 /  0:00:00.4    1.1
[01/24 03:37:49    238s] [ RefinePlace            ]      1   0:00:00.5  (  24.3 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 03:37:49    238s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:37:49    238s] [ IncrTimingUpdate       ]     22   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    0.7
[01/24 03:37:49    238s] [ MISC                   ]          0:00:00.1  (   6.6 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:37:49    238s] ---------------------------------------------------------------------------------------------
[01/24 03:37:49    238s]  AreaOpt #3 TOTAL                   0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[01/24 03:37:49    238s] ---------------------------------------------------------------------------------------------
[01/24 03:37:49    238s] 
[01/24 03:37:49    238s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2245.8M, EPOCH TIME: 1706060269.662962
[01/24 03:37:49    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:49    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:49    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:49    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:49    238s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.026, MEM:2183.8M, EPOCH TIME: 1706060269.689226
[01/24 03:37:49    238s] TotalInstCnt at PhyDesignMc Destruction: 9204
[01/24 03:37:49    238s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2183.77M, totSessionCpu=0:03:58).
[01/24 03:37:49    238s] **INFO: Flow update: Design timing is met.
[01/24 03:37:49    238s] Begin: GigaOpt postEco DRV Optimization
[01/24 03:37:49    238s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[01/24 03:37:49    238s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:58.5/0:19:29.4 (0.2), mem = 2183.8M
[01/24 03:37:49    238s] Info: 59 clock nets excluded from IPO operation.
[01/24 03:37:49    238s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.10
[01/24 03:37:49    238s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:37:49    238s] ### Creating PhyDesignMc. totSessionCpu=0:03:59 mem=2183.8M
[01/24 03:37:49    238s] OPERPROF: Starting DPlace-Init at level 1, MEM:2183.8M, EPOCH TIME: 1706060269.793440
[01/24 03:37:49    238s] Processing tracks to init pin-track alignment.
[01/24 03:37:49    238s] z: 2, totalTracks: 1
[01/24 03:37:49    238s] z: 4, totalTracks: 1
[01/24 03:37:49    238s] z: 6, totalTracks: 1
[01/24 03:37:49    238s] z: 8, totalTracks: 1
[01/24 03:37:49    238s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:37:49    238s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2183.8M, EPOCH TIME: 1706060269.802438
[01/24 03:37:49    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:49    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:49    238s] 
[01/24 03:37:49    238s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:37:49    238s] OPERPROF:     Starting CMU at level 3, MEM:2183.8M, EPOCH TIME: 1706060269.833866
[01/24 03:37:49    238s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2183.8M, EPOCH TIME: 1706060269.834864
[01/24 03:37:49    238s] 
[01/24 03:37:49    238s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:37:49    238s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2183.8M, EPOCH TIME: 1706060269.836142
[01/24 03:37:49    238s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2183.8M, EPOCH TIME: 1706060269.836227
[01/24 03:37:49    238s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2183.8M, EPOCH TIME: 1706060269.836290
[01/24 03:37:49    238s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2183.8MB).
[01/24 03:37:49    238s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.045, MEM:2183.8M, EPOCH TIME: 1706060269.838025
[01/24 03:37:49    238s] TotalInstCnt at PhyDesignMc Initialization: 9204
[01/24 03:37:49    238s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:59 mem=2183.8M
[01/24 03:37:49    238s] ### Creating RouteCongInterface, started
[01/24 03:37:49    238s] 
[01/24 03:37:49    238s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/24 03:37:49    238s] 
[01/24 03:37:49    238s] #optDebug: {0, 1.000}
[01/24 03:37:49    238s] ### Creating RouteCongInterface, finished
[01/24 03:37:49    238s] {MG  {8 0 3.8 0.0918237}  {10 0 13.1 0.315438} }
[01/24 03:37:49    238s] ### Creating LA Mngr. totSessionCpu=0:03:59 mem=2183.8M
[01/24 03:37:49    238s] ### Creating LA Mngr, finished. totSessionCpu=0:03:59 mem=2183.8M
[01/24 03:37:50    239s] [GPS-DRV] Optimizer parameters ============================= 
[01/24 03:37:50    239s] [GPS-DRV] maxDensity (design): 0.95
[01/24 03:37:50    239s] [GPS-DRV] maxLocalDensity: 0.98
[01/24 03:37:50    239s] [GPS-DRV] All active and enabled setup views
[01/24 03:37:50    239s] [GPS-DRV]     default_emulate_view
[01/24 03:37:50    239s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 03:37:50    239s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 03:37:50    239s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/24 03:37:50    239s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/24 03:37:50    239s] [GPS-DRV] timing-driven DRV settings
[01/24 03:37:50    239s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/24 03:37:50    239s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2241.0M, EPOCH TIME: 1706060270.275004
[01/24 03:37:50    239s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2241.0M, EPOCH TIME: 1706060270.275221
[01/24 03:37:50    239s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:37:50    239s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/24 03:37:50    239s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:37:50    239s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/24 03:37:50    239s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:37:50    239s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 03:37:50    239s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.19|     0.00|       0|       0|       0| 71.18%|          |         |
[01/24 03:37:50    239s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 03:37:50    239s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.19|     0.00|       0|       0|       0| 71.18%| 0:00:00.0|  2241.0M|
[01/24 03:37:50    239s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:37:50    239s] Bottom Preferred Layer:
[01/24 03:37:50    239s]     None
[01/24 03:37:50    239s] Via Pillar Rule:
[01/24 03:37:50    239s]     None
[01/24 03:37:50    239s] 
[01/24 03:37:50    239s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2241.0M) ***
[01/24 03:37:50    239s] 
[01/24 03:37:50    239s] Total-nets :: 10141, Stn-nets :: 28, ratio :: 0.276107 %, Total-len 179132, Stn-len 564.61
[01/24 03:37:50    239s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2221.9M, EPOCH TIME: 1706060270.441999
[01/24 03:37:50    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9204).
[01/24 03:37:50    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:50    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:50    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:50    239s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.027, MEM:2183.9M, EPOCH TIME: 1706060270.468837
[01/24 03:37:50    239s] TotalInstCnt at PhyDesignMc Destruction: 9204
[01/24 03:37:50    239s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.10
[01/24 03:37:50    239s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:03:59.2/0:19:30.1 (0.2), mem = 2183.9M
[01/24 03:37:50    239s] 
[01/24 03:37:50    239s] =============================================================================================
[01/24 03:37:50    239s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              21.35-s114_1
[01/24 03:37:50    239s] =============================================================================================
[01/24 03:37:50    239s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:37:50    239s] ---------------------------------------------------------------------------------------------
[01/24 03:37:50    239s] [ SlackTraversorInit     ]      1   0:00:00.1  (   7.6 % )     0:00:00.1 /  0:00:00.0    0.9
[01/24 03:37:50    239s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:37:50    239s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  14.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:37:50    239s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    1.2
[01/24 03:37:50    239s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.7 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:37:50    239s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:37:50    239s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:37:50    239s] [ DrvFindVioNets         ]      2   0:00:00.1  (   8.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:37:50    239s] [ DrvComputeSummary      ]      2   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 03:37:50    239s] [ MISC                   ]          0:00:00.4  (  56.8 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 03:37:50    239s] ---------------------------------------------------------------------------------------------
[01/24 03:37:50    239s]  DrvOpt #4 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:37:50    239s] ---------------------------------------------------------------------------------------------
[01/24 03:37:50    239s] 
[01/24 03:37:50    239s] End: GigaOpt postEco DRV Optimization
[01/24 03:37:50    239s] **INFO: Flow update: Design timing is met.
[01/24 03:37:50    239s] Running refinePlace -preserveRouting true -hardFence false
[01/24 03:37:50    239s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2183.9M, EPOCH TIME: 1706060270.475701
[01/24 03:37:50    239s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2183.9M, EPOCH TIME: 1706060270.475835
[01/24 03:37:50    239s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2183.9M, EPOCH TIME: 1706060270.475946
[01/24 03:37:50    239s] Processing tracks to init pin-track alignment.
[01/24 03:37:50    239s] z: 2, totalTracks: 1
[01/24 03:37:50    239s] z: 4, totalTracks: 1
[01/24 03:37:50    239s] z: 6, totalTracks: 1
[01/24 03:37:50    239s] z: 8, totalTracks: 1
[01/24 03:37:50    239s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:37:50    239s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2183.9M, EPOCH TIME: 1706060270.484843
[01/24 03:37:50    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:50    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:50    239s] 
[01/24 03:37:50    239s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:37:50    239s] OPERPROF:         Starting CMU at level 5, MEM:2183.9M, EPOCH TIME: 1706060270.516382
[01/24 03:37:50    239s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.001, MEM:2183.9M, EPOCH TIME: 1706060270.517406
[01/24 03:37:50    239s] 
[01/24 03:37:50    239s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:37:50    239s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.034, MEM:2183.9M, EPOCH TIME: 1706060270.518690
[01/24 03:37:50    239s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2183.9M, EPOCH TIME: 1706060270.518786
[01/24 03:37:50    239s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2183.9M, EPOCH TIME: 1706060270.518853
[01/24 03:37:50    239s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2183.9MB).
[01/24 03:37:50    239s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.045, MEM:2183.9M, EPOCH TIME: 1706060270.520646
[01/24 03:37:50    239s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.045, MEM:2183.9M, EPOCH TIME: 1706060270.520703
[01/24 03:37:50    239s] TDRefine: refinePlace mode is spiral
[01/24 03:37:50    239s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28723.5
[01/24 03:37:50    239s] OPERPROF:   Starting RefinePlace at level 2, MEM:2183.9M, EPOCH TIME: 1706060270.520790
[01/24 03:37:50    239s] *** Starting refinePlace (0:03:59 mem=2183.9M) ***
[01/24 03:37:50    239s] Total net bbox length = 1.516e+05 (8.343e+04 6.817e+04) (ext = 1.011e+04)
[01/24 03:37:50    239s] 
[01/24 03:37:50    239s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:37:50    239s] (I)      Default pattern map key = picorv32_default.
[01/24 03:37:50    239s] (I)      Default pattern map key = picorv32_default.
[01/24 03:37:50    239s] 
[01/24 03:37:50    239s] Starting Small incrNP...
[01/24 03:37:50    239s] User Input Parameters:
[01/24 03:37:50    239s] - Congestion Driven    : Off
[01/24 03:37:50    239s] - Timing Driven        : Off
[01/24 03:37:50    239s] - Area-Violation Based : Off
[01/24 03:37:50    239s] - Start Rollback Level : -5
[01/24 03:37:50    239s] - Legalized            : On
[01/24 03:37:50    239s] - Window Based         : Off
[01/24 03:37:50    239s] - eDen incr mode       : Off
[01/24 03:37:50    239s] - Small incr mode      : On
[01/24 03:37:50    239s] 
[01/24 03:37:50    239s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2183.9M, EPOCH TIME: 1706060270.537546
[01/24 03:37:50    239s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2183.9M, EPOCH TIME: 1706060270.539243
[01/24 03:37:50    239s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.003, MEM:2183.9M, EPOCH TIME: 1706060270.541782
[01/24 03:37:50    239s] default core: bins with density > 0.750 = 53.47 % ( 77 / 144 )
[01/24 03:37:50    239s] Density distribution unevenness ratio = 9.983%
[01/24 03:37:50    239s] Density distribution unevenness ratio (U70) = 9.983%
[01/24 03:37:50    239s] Density distribution unevenness ratio (U80) = 2.952%
[01/24 03:37:50    239s] Density distribution unevenness ratio (U90) = 0.000%
[01/24 03:37:50    239s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.004, MEM:2183.9M, EPOCH TIME: 1706060270.541898
[01/24 03:37:50    239s] cost 0.898256, thresh 1.000000
[01/24 03:37:50    239s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2183.9M)
[01/24 03:37:50    239s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:37:50    239s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2183.9M, EPOCH TIME: 1706060270.542469
[01/24 03:37:50    239s] Starting refinePlace ...
[01/24 03:37:50    239s] (I)      Default pattern map key = picorv32_default.
[01/24 03:37:50    239s] One DDP V2 for no tweak run.
[01/24 03:37:50    239s] (I)      Default pattern map key = picorv32_default.
[01/24 03:37:50    239s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2183.9M, EPOCH TIME: 1706060270.565543
[01/24 03:37:50    239s] DDP initSite1 nrRow 114 nrJob 114
[01/24 03:37:50    239s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2183.9M, EPOCH TIME: 1706060270.565655
[01/24 03:37:50    239s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2183.9M, EPOCH TIME: 1706060270.565845
[01/24 03:37:50    239s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2183.9M, EPOCH TIME: 1706060270.565905
[01/24 03:37:50    239s] DDP markSite nrRow 114 nrJob 114
[01/24 03:37:50    239s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2183.9M, EPOCH TIME: 1706060270.566294
[01/24 03:37:50    239s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2183.9M, EPOCH TIME: 1706060270.566362
[01/24 03:37:50    239s]   Spread Effort: high, pre-route mode, useDDP on.
[01/24 03:37:50    239s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2183.9MB) @(0:03:59 - 0:03:59).
[01/24 03:37:50    239s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:37:50    239s] wireLenOptFixPriorityInst 1706 inst fixed
[01/24 03:37:50    239s] 
[01/24 03:37:50    239s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/24 03:37:50    239s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/24 03:37:50    239s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/24 03:37:50    239s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:37:50    239s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2183.9MB) @(0:03:59 - 0:04:00).
[01/24 03:37:50    239s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:37:50    239s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2183.9MB
[01/24 03:37:50    239s] Statistics of distance of Instance movement in refine placement:
[01/24 03:37:50    239s]   maximum (X+Y) =         0.00 um
[01/24 03:37:50    239s]   mean    (X+Y) =         0.00 um
[01/24 03:37:50    239s] Summary Report:
[01/24 03:37:50    239s] Instances move: 0 (out of 9204 movable)
[01/24 03:37:50    239s] Instances flipped: 0
[01/24 03:37:50    239s] Mean displacement: 0.00 um
[01/24 03:37:50    239s] Max displacement: 0.00 um 
[01/24 03:37:50    239s] Total instances moved : 0
[01/24 03:37:50    239s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.240, REAL:0.233, MEM:2183.9M, EPOCH TIME: 1706060270.775940
[01/24 03:37:50    239s] Total net bbox length = 1.516e+05 (8.343e+04 6.817e+04) (ext = 1.011e+04)
[01/24 03:37:50    239s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2183.9MB
[01/24 03:37:50    239s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2183.9MB) @(0:03:59 - 0:04:00).
[01/24 03:37:50    239s] *** Finished refinePlace (0:04:00 mem=2183.9M) ***
[01/24 03:37:50    239s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28723.5
[01/24 03:37:50    239s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.260, REAL:0.259, MEM:2183.9M, EPOCH TIME: 1706060270.779971
[01/24 03:37:50    239s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2183.9M, EPOCH TIME: 1706060270.780036
[01/24 03:37:50    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9204).
[01/24 03:37:50    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:50    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:50    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:50    239s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.027, MEM:2183.9M, EPOCH TIME: 1706060270.806973
[01/24 03:37:50    239s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.340, REAL:0.331, MEM:2183.9M, EPOCH TIME: 1706060270.807081
[01/24 03:37:50    239s] **INFO: Flow update: Design timing is met.
[01/24 03:37:50    239s] **INFO: Flow update: Design timing is met.
[01/24 03:37:50    239s] **INFO: Flow update: Design timing is met.
[01/24 03:37:50    239s] Register exp ratio and priority group on 0 nets on 10171 nets : 
[01/24 03:37:50    239s] 
[01/24 03:37:50    239s] Active setup views:
[01/24 03:37:50    239s]  default_emulate_view
[01/24 03:37:50    239s]   Dominating endpoints: 0
[01/24 03:37:50    239s]   Dominating TNS: -0.000
[01/24 03:37:50    239s] 
[01/24 03:37:50    239s] Extraction called for design 'picorv32' of instances=9204 and nets=10383 using extraction engine 'preRoute' .
[01/24 03:37:50    239s] PreRoute RC Extraction called for design picorv32.
[01/24 03:37:50    239s] RC Extraction called in multi-corner(1) mode.
[01/24 03:37:50    239s] RCMode: PreRoute
[01/24 03:37:50    239s]       RC Corner Indexes            0   
[01/24 03:37:50    239s] Capacitance Scaling Factor   : 1.00000 
[01/24 03:37:50    239s] Resistance Scaling Factor    : 1.00000 
[01/24 03:37:50    239s] Clock Cap. Scaling Factor    : 1.00000 
[01/24 03:37:50    239s] Clock Res. Scaling Factor    : 1.00000 
[01/24 03:37:50    239s] Shrink Factor                : 1.00000
[01/24 03:37:50    239s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/24 03:37:50    239s] Using Quantus QRC technology file ...
[01/24 03:37:50    239s] RC Grid backup saved.
[01/24 03:37:50    239s] 
[01/24 03:37:50    239s] Trim Metal Layers:
[01/24 03:37:51    239s] LayerId::1 widthSet size::1
[01/24 03:37:51    239s] LayerId::2 widthSet size::1
[01/24 03:37:51    239s] LayerId::3 widthSet size::1
[01/24 03:37:51    239s] LayerId::4 widthSet size::1
[01/24 03:37:51    239s] LayerId::5 widthSet size::1
[01/24 03:37:51    239s] LayerId::6 widthSet size::1
[01/24 03:37:51    239s] LayerId::7 widthSet size::1
[01/24 03:37:51    239s] LayerId::8 widthSet size::1
[01/24 03:37:51    239s] LayerId::9 widthSet size::1
[01/24 03:37:51    239s] LayerId::10 widthSet size::1
[01/24 03:37:51    239s] LayerId::11 widthSet size::1
[01/24 03:37:51    239s] Skipped RC grid update for preRoute extraction.
[01/24 03:37:51    239s] eee: pegSigSF::1.070000
[01/24 03:37:51    239s] Initializing multi-corner resistance tables ...
[01/24 03:37:51    239s] eee: l::1 avDens::0.088967 usedTrk::1457.281459 availTrk::16380.000000 sigTrk::1457.281459
[01/24 03:37:51    239s] eee: l::2 avDens::0.250930 usedTrk::3282.534649 availTrk::13081.500000 sigTrk::3282.534649
[01/24 03:37:51    239s] eee: l::3 avDens::0.310699 usedTrk::4306.286273 availTrk::13860.000000 sigTrk::4306.286273
[01/24 03:37:51    239s] eee: l::4 avDens::0.120222 usedTrk::1562.401582 availTrk::12996.000000 sigTrk::1562.401582
[01/24 03:37:51    239s] eee: l::5 avDens::0.100701 usedTrk::1214.452631 availTrk::12060.000000 sigTrk::1214.452631
[01/24 03:37:51    239s] eee: l::6 avDens::0.017276 usedTrk::85.672807 availTrk::4959.000000 sigTrk::85.672807
[01/24 03:37:51    239s] eee: l::7 avDens::0.017682 usedTrk::55.697660 availTrk::3150.000000 sigTrk::55.697660
[01/24 03:37:51    239s] eee: l::8 avDens::0.013429 usedTrk::12.629532 availTrk::940.500000 sigTrk::12.629532
[01/24 03:37:51    239s] eee: l::9 avDens::0.016614 usedTrk::11.961989 availTrk::720.000000 sigTrk::11.961989
[01/24 03:37:51    239s] eee: l::10 avDens::0.059638 usedTrk::79.545351 availTrk::1333.800000 sigTrk::79.545351
[01/24 03:37:51    239s] eee: l::11 avDens::0.054463 usedTrk::139.208509 availTrk::2556.000000 sigTrk::139.208509
[01/24 03:37:51    239s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:37:51    239s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.266910 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.824600 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 03:37:51    239s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2165.562M)
[01/24 03:37:51    239s] Skewing Data Summary (End_of_FINAL)
[01/24 03:37:51    240s] --------------------------------------------------
[01/24 03:37:51    240s]  Total skewed count:0
[01/24 03:37:51    240s] --------------------------------------------------
[01/24 03:37:51    240s] Starting delay calculation for Setup views
[01/24 03:37:51    240s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 03:37:51    240s] #################################################################################
[01/24 03:37:51    240s] # Design Stage: PreRoute
[01/24 03:37:51    240s] # Design Name: picorv32
[01/24 03:37:51    240s] # Design Mode: 45nm
[01/24 03:37:51    240s] # Analysis Mode: MMMC Non-OCV 
[01/24 03:37:51    240s] # Parasitics Mode: No SPEF/RCDB 
[01/24 03:37:51    240s] # Signoff Settings: SI Off 
[01/24 03:37:51    240s] #################################################################################
[01/24 03:37:51    240s] Calculate delays in Single mode...
[01/24 03:37:51    240s] Topological Sorting (REAL = 0:00:00.0, MEM = 2163.1M, InitMEM = 2163.1M)
[01/24 03:37:51    240s] Start delay calculation (fullDC) (1 T). (MEM=2163.09)
[01/24 03:37:51    240s] End AAE Lib Interpolated Model. (MEM=2174.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:37:53    242s] Total number of fetched objects 10229
[01/24 03:37:53    242s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 03:37:53    242s] End delay calculation. (MEM=2190.3 CPU=0:00:01.4 REAL=0:00:01.0)
[01/24 03:37:53    242s] End delay calculation (fullDC). (MEM=2190.3 CPU=0:00:01.7 REAL=0:00:02.0)
[01/24 03:37:53    242s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 2190.3M) ***
[01/24 03:37:53    242s] *** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:04:02 mem=2190.3M)
[01/24 03:37:53    242s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2190.30 MB )
[01/24 03:37:53    242s] (I)      ==================== Layers =====================
[01/24 03:37:53    242s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:37:53    242s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 03:37:53    242s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:37:53    242s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 03:37:53    242s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 03:37:53    242s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 03:37:53    242s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 03:37:53    242s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 03:37:53    242s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 03:37:53    242s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 03:37:53    242s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 03:37:53    242s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 03:37:53    242s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 03:37:53    242s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 03:37:53    242s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 03:37:53    242s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 03:37:53    242s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 03:37:53    242s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 03:37:53    242s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 03:37:53    242s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 03:37:53    242s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 03:37:53    242s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 03:37:53    242s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 03:37:53    242s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 03:37:53    242s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 03:37:53    242s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:37:53    242s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 03:37:53    242s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 03:37:53    242s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 03:37:53    242s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 03:37:53    242s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 03:37:53    242s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 03:37:53    242s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 03:37:53    242s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 03:37:53    242s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 03:37:53    242s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 03:37:53    242s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 03:37:53    242s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 03:37:53    242s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 03:37:53    242s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 03:37:53    242s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:37:53    242s] (I)      Started Import and model ( Curr Mem: 2190.30 MB )
[01/24 03:37:53    242s] (I)      Default pattern map key = picorv32_default.
[01/24 03:37:53    242s] (I)      == Non-default Options ==
[01/24 03:37:53    242s] (I)      Build term to term wires                           : false
[01/24 03:37:53    242s] (I)      Maximum routing layer                              : 11
[01/24 03:37:53    242s] (I)      Number of threads                                  : 1
[01/24 03:37:53    242s] (I)      Method to set GCell size                           : row
[01/24 03:37:53    242s] (I)      Counted 2449 PG shapes. We will not process PG shapes layer by layer.
[01/24 03:37:53    242s] (I)      Use row-based GCell size
[01/24 03:37:53    242s] (I)      Use row-based GCell align
[01/24 03:37:53    242s] (I)      layer 0 area = 80000
[01/24 03:37:53    242s] (I)      layer 1 area = 80000
[01/24 03:37:53    242s] (I)      layer 2 area = 80000
[01/24 03:37:53    242s] (I)      layer 3 area = 80000
[01/24 03:37:53    242s] (I)      layer 4 area = 80000
[01/24 03:37:53    242s] (I)      layer 5 area = 80000
[01/24 03:37:53    242s] (I)      layer 6 area = 80000
[01/24 03:37:53    242s] (I)      layer 7 area = 80000
[01/24 03:37:53    242s] (I)      layer 8 area = 80000
[01/24 03:37:53    242s] (I)      layer 9 area = 400000
[01/24 03:37:53    242s] (I)      layer 10 area = 400000
[01/24 03:37:53    242s] (I)      GCell unit size   : 3420
[01/24 03:37:53    242s] (I)      GCell multiplier  : 1
[01/24 03:37:53    242s] (I)      GCell row height  : 3420
[01/24 03:37:53    242s] (I)      Actual row height : 3420
[01/24 03:37:53    242s] (I)      GCell align ref   : 30000 30020
[01/24 03:37:53    242s] [NR-eGR] Track table information for default rule: 
[01/24 03:37:53    242s] [NR-eGR] Metal1 has single uniform track structure
[01/24 03:37:53    242s] [NR-eGR] Metal2 has single uniform track structure
[01/24 03:37:53    242s] [NR-eGR] Metal3 has single uniform track structure
[01/24 03:37:53    242s] [NR-eGR] Metal4 has single uniform track structure
[01/24 03:37:53    242s] [NR-eGR] Metal5 has single uniform track structure
[01/24 03:37:53    242s] [NR-eGR] Metal6 has single uniform track structure
[01/24 03:37:53    242s] [NR-eGR] Metal7 has single uniform track structure
[01/24 03:37:53    242s] [NR-eGR] Metal8 has single uniform track structure
[01/24 03:37:53    242s] [NR-eGR] Metal9 has single uniform track structure
[01/24 03:37:53    242s] [NR-eGR] Metal10 has single uniform track structure
[01/24 03:37:53    242s] [NR-eGR] Metal11 has single uniform track structure
[01/24 03:37:53    242s] (I)      ==================== Default via =====================
[01/24 03:37:53    242s] (I)      +----+------------------+----------------------------+
[01/24 03:37:53    242s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 03:37:53    242s] (I)      +----+------------------+----------------------------+
[01/24 03:37:53    242s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 03:37:53    242s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 03:37:53    242s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 03:37:53    242s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 03:37:53    242s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 03:37:53    242s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 03:37:53    242s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 03:37:53    242s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 03:37:53    242s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 03:37:53    242s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 03:37:53    242s] (I)      +----+------------------+----------------------------+
[01/24 03:37:53    242s] [NR-eGR] Read 3964 PG shapes
[01/24 03:37:53    242s] [NR-eGR] Read 0 clock shapes
[01/24 03:37:53    242s] [NR-eGR] Read 0 other shapes
[01/24 03:37:53    242s] [NR-eGR] #Routing Blockages  : 0
[01/24 03:37:53    242s] [NR-eGR] #Instance Blockages : 0
[01/24 03:37:53    242s] [NR-eGR] #PG Blockages       : 3964
[01/24 03:37:53    242s] [NR-eGR] #Halo Blockages     : 0
[01/24 03:37:53    242s] [NR-eGR] #Boundary Blockages : 0
[01/24 03:37:53    242s] [NR-eGR] #Clock Blockages    : 0
[01/24 03:37:53    242s] [NR-eGR] #Other Blockages    : 0
[01/24 03:37:53    242s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 03:37:53    242s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 03:37:53    242s] [NR-eGR] Read 10141 nets ( ignored 0 )
[01/24 03:37:53    242s] (I)      early_global_route_priority property id does not exist.
[01/24 03:37:53    242s] (I)      Read Num Blocks=3964  Num Prerouted Wires=0  Num CS=0
[01/24 03:37:53    242s] (I)      Layer 1 (V) : #blockages 460 : #preroutes 0
[01/24 03:37:53    242s] (I)      Layer 2 (H) : #blockages 460 : #preroutes 0
[01/24 03:37:53    242s] (I)      Layer 3 (V) : #blockages 460 : #preroutes 0
[01/24 03:37:53    242s] (I)      Layer 4 (H) : #blockages 460 : #preroutes 0
[01/24 03:37:53    242s] (I)      Layer 5 (V) : #blockages 460 : #preroutes 0
[01/24 03:37:53    242s] (I)      Layer 6 (H) : #blockages 460 : #preroutes 0
[01/24 03:37:53    242s] (I)      Layer 7 (V) : #blockages 460 : #preroutes 0
[01/24 03:37:53    242s] (I)      Layer 8 (H) : #blockages 460 : #preroutes 0
[01/24 03:37:53    242s] (I)      Layer 9 (V) : #blockages 254 : #preroutes 0
[01/24 03:37:53    242s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 03:37:53    242s] (I)      Number of ignored nets                =      0
[01/24 03:37:53    242s] (I)      Number of connected nets              =      0
[01/24 03:37:53    242s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 03:37:53    242s] (I)      Number of clock nets                  =     59.  Ignored: No
[01/24 03:37:53    242s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 03:37:53    242s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 03:37:53    242s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 03:37:53    242s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 03:37:53    242s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 03:37:53    242s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 03:37:53    242s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 03:37:53    242s] [NR-eGR] There are 59 clock nets ( 0 with NDR ).
[01/24 03:37:53    242s] (I)      Ndr track 0 does not exist
[01/24 03:37:53    242s] (I)      ---------------------Grid Graph Info--------------------
[01/24 03:37:53    242s] (I)      Routing area        : (0, 0) - (458400, 449920)
[01/24 03:37:53    242s] (I)      Core area           : (30000, 30020) - (428400, 419900)
[01/24 03:37:53    242s] (I)      Site width          :   400  (dbu)
[01/24 03:37:53    242s] (I)      Row height          :  3420  (dbu)
[01/24 03:37:53    242s] (I)      GCell row height    :  3420  (dbu)
[01/24 03:37:53    242s] (I)      GCell width         :  3420  (dbu)
[01/24 03:37:53    242s] (I)      GCell height        :  3420  (dbu)
[01/24 03:37:53    242s] (I)      Grid                :   134   131    11
[01/24 03:37:53    242s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 03:37:53    242s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 03:37:53    242s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 03:37:53    242s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 03:37:53    242s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 03:37:53    242s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 03:37:53    242s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 03:37:53    242s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 03:37:53    242s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 03:37:53    242s] (I)      Total num of tracks :  1184  1146  1184  1146  1184  1146  1184  1146  1184   457   473
[01/24 03:37:53    242s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 03:37:53    242s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 03:37:53    242s] (I)      --------------------------------------------------------
[01/24 03:37:53    242s] 
[01/24 03:37:53    242s] [NR-eGR] ============ Routing rule table ============
[01/24 03:37:53    242s] [NR-eGR] Rule id: 0  Nets: 10141
[01/24 03:37:53    242s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 03:37:53    242s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 03:37:53    242s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 03:37:53    242s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:37:53    242s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:37:53    242s] [NR-eGR] ========================================
[01/24 03:37:53    242s] [NR-eGR] 
[01/24 03:37:53    242s] (I)      =============== Blocked Tracks ===============
[01/24 03:37:53    242s] (I)      +-------+---------+----------+---------------+
[01/24 03:37:53    242s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 03:37:53    242s] (I)      +-------+---------+----------+---------------+
[01/24 03:37:53    242s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 03:37:53    242s] (I)      |     2 |  150126 |     7820 |         5.21% |
[01/24 03:37:53    242s] (I)      |     3 |  158656 |     1150 |         0.72% |
[01/24 03:37:53    242s] (I)      |     4 |  150126 |     7820 |         5.21% |
[01/24 03:37:53    242s] (I)      |     5 |  158656 |     1150 |         0.72% |
[01/24 03:37:53    242s] (I)      |     6 |  150126 |     7820 |         5.21% |
[01/24 03:37:53    242s] (I)      |     7 |  158656 |     1150 |         0.72% |
[01/24 03:37:53    242s] (I)      |     8 |  150126 |     7820 |         5.21% |
[01/24 03:37:53    242s] (I)      |     9 |  158656 |     2300 |         1.45% |
[01/24 03:37:53    242s] (I)      |    10 |   59867 |     3968 |         6.63% |
[01/24 03:37:53    242s] (I)      |    11 |   63382 |    11132 |        17.56% |
[01/24 03:37:53    242s] (I)      +-------+---------+----------+---------------+
[01/24 03:37:53    242s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2190.30 MB )
[01/24 03:37:53    242s] (I)      Reset routing kernel
[01/24 03:37:53    242s] (I)      Started Global Routing ( Curr Mem: 2190.30 MB )
[01/24 03:37:53    242s] (I)      totalPins=34976  totalGlobalPin=33866 (96.83%)
[01/24 03:37:53    242s] (I)      total 2D Cap : 1328576 = (681373 H, 647203 V)
[01/24 03:37:53    242s] [NR-eGR] Layer group 1: route 10141 net(s) in layer range [2, 11]
[01/24 03:37:53    242s] (I)      
[01/24 03:37:53    242s] (I)      ============  Phase 1a Route ============
[01/24 03:37:53    242s] (I)      Usage: 99591 = (54446 H, 45145 V) = (7.99% H, 6.98% V) = (9.310e+04um H, 7.720e+04um V)
[01/24 03:37:53    242s] (I)      
[01/24 03:37:53    242s] (I)      ============  Phase 1b Route ============
[01/24 03:37:53    242s] (I)      Usage: 99591 = (54446 H, 45145 V) = (7.99% H, 6.98% V) = (9.310e+04um H, 7.720e+04um V)
[01/24 03:37:53    242s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.703006e+05um
[01/24 03:37:53    242s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 03:37:53    242s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 03:37:53    242s] (I)      
[01/24 03:37:53    242s] (I)      ============  Phase 1c Route ============
[01/24 03:37:53    242s] (I)      Usage: 99591 = (54446 H, 45145 V) = (7.99% H, 6.98% V) = (9.310e+04um H, 7.720e+04um V)
[01/24 03:37:53    242s] (I)      
[01/24 03:37:53    242s] (I)      ============  Phase 1d Route ============
[01/24 03:37:53    242s] (I)      Usage: 99591 = (54446 H, 45145 V) = (7.99% H, 6.98% V) = (9.310e+04um H, 7.720e+04um V)
[01/24 03:37:53    242s] (I)      
[01/24 03:37:53    242s] (I)      ============  Phase 1e Route ============
[01/24 03:37:53    242s] (I)      Usage: 99591 = (54446 H, 45145 V) = (7.99% H, 6.98% V) = (9.310e+04um H, 7.720e+04um V)
[01/24 03:37:53    242s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.703006e+05um
[01/24 03:37:53    242s] (I)      
[01/24 03:37:53    242s] (I)      ============  Phase 1l Route ============
[01/24 03:37:53    242s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 03:37:53    242s] (I)      Layer  2:     146869     42050         7           0      148941    ( 0.00%) 
[01/24 03:37:53    242s] (I)      Layer  3:     156396     43644         0           0      156807    ( 0.00%) 
[01/24 03:37:53    242s] (I)      Layer  4:     146869     16024         0           0      148941    ( 0.00%) 
[01/24 03:37:53    242s] (I)      Layer  5:     156396     12154         0           0      156807    ( 0.00%) 
[01/24 03:37:53    242s] (I)      Layer  6:     146869      1038         0           0      148941    ( 0.00%) 
[01/24 03:37:53    242s] (I)      Layer  7:     156396       452         0           0      156807    ( 0.00%) 
[01/24 03:37:53    242s] (I)      Layer  8:     146869       124         0           0      148941    ( 0.00%) 
[01/24 03:37:53    242s] (I)      Layer  9:     155549       161         0           0      156807    ( 0.00%) 
[01/24 03:37:53    242s] (I)      Layer 10:      55446         6         0        2969       56608    ( 4.98%) 
[01/24 03:37:53    242s] (I)      Layer 11:      51790         0         0        7204       55519    (11.48%) 
[01/24 03:37:53    242s] (I)      Total:       1319449    115653         7       10171     1335118    ( 0.76%) 
[01/24 03:37:53    242s] (I)      
[01/24 03:37:53    242s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 03:37:53    242s] [NR-eGR]                        OverCon            
[01/24 03:37:53    242s] [NR-eGR]                         #Gcell     %Gcell
[01/24 03:37:53    242s] [NR-eGR]        Layer               (1)    OverCon
[01/24 03:37:53    242s] [NR-eGR] ----------------------------------------------
[01/24 03:37:53    242s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/24 03:37:53    242s] [NR-eGR]  Metal2 ( 2)         7( 0.04%)   ( 0.04%) 
[01/24 03:37:53    242s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/24 03:37:53    242s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/24 03:37:53    242s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/24 03:37:53    242s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/24 03:37:53    242s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/24 03:37:53    242s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/24 03:37:53    242s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/24 03:37:53    242s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/24 03:37:53    242s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/24 03:37:53    242s] [NR-eGR] ----------------------------------------------
[01/24 03:37:53    242s] [NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[01/24 03:37:53    242s] [NR-eGR] 
[01/24 03:37:53    242s] (I)      Finished Global Routing ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 2198.30 MB )
[01/24 03:37:53    242s] (I)      total 2D Cap : 1329715 = (681820 H, 647895 V)
[01/24 03:37:53    242s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 03:37:53    242s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.24 sec, Curr Mem: 2198.30 MB )
[01/24 03:37:53    242s] (I)      ===================================== Runtime Summary ======================================
[01/24 03:37:53    242s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/24 03:37:53    242s] (I)      --------------------------------------------------------------------------------------------
[01/24 03:37:53    242s] (I)       Early Global Route kernel              100.00%  112.84 sec  113.07 sec  0.24 sec  0.23 sec 
[01/24 03:37:53    242s] (I)       +-Import and model                      32.81%  112.84 sec  112.92 sec  0.08 sec  0.08 sec 
[01/24 03:37:53    242s] (I)       | +-Create place DB                     14.05%  112.84 sec  112.88 sec  0.03 sec  0.03 sec 
[01/24 03:37:53    242s] (I)       | | +-Import place data                 13.99%  112.84 sec  112.88 sec  0.03 sec  0.03 sec 
[01/24 03:37:53    242s] (I)       | | | +-Read instances and placement     4.17%  112.84 sec  112.85 sec  0.01 sec  0.01 sec 
[01/24 03:37:53    242s] (I)       | | | +-Read nets                        9.67%  112.85 sec  112.88 sec  0.02 sec  0.02 sec 
[01/24 03:37:53    242s] (I)       | +-Create route DB                     15.45%  112.88 sec  112.91 sec  0.04 sec  0.04 sec 
[01/24 03:37:53    242s] (I)       | | +-Import route data (1T)            15.28%  112.88 sec  112.91 sec  0.04 sec  0.04 sec 
[01/24 03:37:53    242s] (I)       | | | +-Read blockages ( Layer 2-11 )    1.89%  112.88 sec  112.88 sec  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)       | | | | +-Read routing blockages         0.00%  112.88 sec  112.88 sec  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)       | | | | +-Read instance blockages        0.86%  112.88 sec  112.88 sec  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)       | | | | +-Read PG blockages              0.31%  112.88 sec  112.88 sec  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)       | | | | +-Read clock blockages           0.03%  112.88 sec  112.88 sec  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)       | | | | +-Read other blockages           0.03%  112.88 sec  112.88 sec  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)       | | | | +-Read halo blockages            0.04%  112.88 sec  112.88 sec  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)       | | | | +-Read boundary cut boxes        0.00%  112.88 sec  112.88 sec  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)       | | | +-Read blackboxes                  0.01%  112.89 sec  112.89 sec  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)       | | | +-Read prerouted                   1.61%  112.89 sec  112.89 sec  0.00 sec  0.01 sec 
[01/24 03:37:53    242s] (I)       | | | +-Read unlegalized nets            0.40%  112.89 sec  112.89 sec  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)       | | | +-Read nets                        1.63%  112.89 sec  112.89 sec  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)       | | | +-Set up via pillars               0.03%  112.90 sec  112.90 sec  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)       | | | +-Initialize 3D grid graph         0.21%  112.90 sec  112.90 sec  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)       | | | +-Model blockage capacity          6.01%  112.90 sec  112.91 sec  0.01 sec  0.02 sec 
[01/24 03:37:53    242s] (I)       | | | | +-Initialize 3D capacity         5.62%  112.90 sec  112.91 sec  0.01 sec  0.02 sec 
[01/24 03:37:53    242s] (I)       | +-Read aux data                        0.00%  112.91 sec  112.91 sec  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)       | +-Others data preparation              0.37%  112.91 sec  112.91 sec  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)       | +-Create route kernel                  2.12%  112.91 sec  112.92 sec  0.00 sec  0.01 sec 
[01/24 03:37:53    242s] (I)       +-Global Routing                        61.96%  112.92 sec  113.07 sec  0.15 sec  0.14 sec 
[01/24 03:37:53    242s] (I)       | +-Initialization                       0.98%  112.92 sec  112.92 sec  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)       | +-Net group 1                         57.34%  112.92 sec  113.06 sec  0.13 sec  0.14 sec 
[01/24 03:37:53    242s] (I)       | | +-Generate topology                  4.68%  112.92 sec  112.93 sec  0.01 sec  0.01 sec 
[01/24 03:37:53    242s] (I)       | | +-Phase 1a                          12.11%  112.94 sec  112.97 sec  0.03 sec  0.02 sec 
[01/24 03:37:53    242s] (I)       | | | +-Pattern routing (1T)            10.39%  112.94 sec  112.96 sec  0.02 sec  0.02 sec 
[01/24 03:37:53    242s] (I)       | | | +-Add via demand to 2D             1.45%  112.96 sec  112.97 sec  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)       | | +-Phase 1b                           0.10%  112.97 sec  112.97 sec  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)       | | +-Phase 1c                           0.01%  112.97 sec  112.97 sec  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)       | | +-Phase 1d                           0.01%  112.97 sec  112.97 sec  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)       | | +-Phase 1e                           0.14%  112.97 sec  112.97 sec  0.00 sec  0.01 sec 
[01/24 03:37:53    242s] (I)       | | | +-Route legalization               0.00%  112.97 sec  112.97 sec  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)       | | +-Phase 1l                          38.27%  112.97 sec  113.06 sec  0.09 sec  0.09 sec 
[01/24 03:37:53    242s] (I)       | | | +-Layer assignment (1T)           37.34%  112.97 sec  113.06 sec  0.09 sec  0.09 sec 
[01/24 03:37:53    242s] (I)       | +-Clean cong LA                        0.00%  113.06 sec  113.06 sec  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)       +-Export 3D cong map                     2.30%  113.07 sec  113.07 sec  0.01 sec  0.01 sec 
[01/24 03:37:53    242s] (I)       | +-Export 2D cong map                   0.20%  113.07 sec  113.07 sec  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)      ===================== Summary by functions =====================
[01/24 03:37:53    242s] (I)       Lv  Step                                 %      Real       CPU 
[01/24 03:37:53    242s] (I)      ----------------------------------------------------------------
[01/24 03:37:53    242s] (I)        0  Early Global Route kernel      100.00%  0.24 sec  0.23 sec 
[01/24 03:37:53    242s] (I)        1  Global Routing                  61.96%  0.15 sec  0.14 sec 
[01/24 03:37:53    242s] (I)        1  Import and model                32.81%  0.08 sec  0.08 sec 
[01/24 03:37:53    242s] (I)        1  Export 3D cong map               2.30%  0.01 sec  0.01 sec 
[01/24 03:37:53    242s] (I)        2  Net group 1                     57.34%  0.13 sec  0.14 sec 
[01/24 03:37:53    242s] (I)        2  Create route DB                 15.45%  0.04 sec  0.04 sec 
[01/24 03:37:53    242s] (I)        2  Create place DB                 14.05%  0.03 sec  0.03 sec 
[01/24 03:37:53    242s] (I)        2  Create route kernel              2.12%  0.00 sec  0.01 sec 
[01/24 03:37:53    242s] (I)        2  Initialization                   0.98%  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)        2  Others data preparation          0.37%  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)        2  Export 2D cong map               0.20%  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)        3  Phase 1l                        38.27%  0.09 sec  0.09 sec 
[01/24 03:37:53    242s] (I)        3  Import route data (1T)          15.28%  0.04 sec  0.04 sec 
[01/24 03:37:53    242s] (I)        3  Import place data               13.99%  0.03 sec  0.03 sec 
[01/24 03:37:53    242s] (I)        3  Phase 1a                        12.11%  0.03 sec  0.02 sec 
[01/24 03:37:53    242s] (I)        3  Generate topology                4.68%  0.01 sec  0.01 sec 
[01/24 03:37:53    242s] (I)        3  Phase 1e                         0.14%  0.00 sec  0.01 sec 
[01/24 03:37:53    242s] (I)        3  Phase 1b                         0.10%  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)        4  Layer assignment (1T)           37.34%  0.09 sec  0.09 sec 
[01/24 03:37:53    242s] (I)        4  Read nets                       11.30%  0.03 sec  0.02 sec 
[01/24 03:37:53    242s] (I)        4  Pattern routing (1T)            10.39%  0.02 sec  0.02 sec 
[01/24 03:37:53    242s] (I)        4  Model blockage capacity          6.01%  0.01 sec  0.02 sec 
[01/24 03:37:53    242s] (I)        4  Read instances and placement     4.17%  0.01 sec  0.01 sec 
[01/24 03:37:53    242s] (I)        4  Read blockages ( Layer 2-11 )    1.89%  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)        4  Read prerouted                   1.61%  0.00 sec  0.01 sec 
[01/24 03:37:53    242s] (I)        4  Add via demand to 2D             1.45%  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)        4  Read unlegalized nets            0.40%  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)        4  Initialize 3D grid graph         0.21%  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)        4  Set up via pillars               0.03%  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)        5  Initialize 3D capacity           5.62%  0.01 sec  0.02 sec 
[01/24 03:37:53    242s] (I)        5  Read instance blockages          0.86%  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)        5  Read PG blockages                0.31%  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)        5  Read halo blockages              0.04%  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)        5  Read clock blockages             0.03%  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)        5  Read other blockages             0.03%  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/24 03:37:53    242s] OPERPROF: Starting HotSpotCal at level 1, MEM:2198.3M, EPOCH TIME: 1706060273.974378
[01/24 03:37:53    242s] [hotspot] +------------+---------------+---------------+
[01/24 03:37:53    242s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 03:37:53    242s] [hotspot] +------------+---------------+---------------+
[01/24 03:37:53    242s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 03:37:53    242s] [hotspot] +------------+---------------+---------------+
[01/24 03:37:53    242s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 03:37:53    242s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 03:37:53    242s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2198.3M, EPOCH TIME: 1706060273.976524
[01/24 03:37:53    242s] [hotspot] Hotspot report including placement blocked areas
[01/24 03:37:53    242s] OPERPROF: Starting HotSpotCal at level 1, MEM:2198.3M, EPOCH TIME: 1706060273.976796
[01/24 03:37:53    242s] [hotspot] +------------+---------------+---------------+
[01/24 03:37:53    242s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 03:37:53    242s] [hotspot] +------------+---------------+---------------+
[01/24 03:37:53    242s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 03:37:53    242s] [hotspot] +------------+---------------+---------------+
[01/24 03:37:53    242s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 03:37:53    242s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 03:37:53    242s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2198.3M, EPOCH TIME: 1706060273.978772
[01/24 03:37:53    242s] Reported timing to dir ./timingReports
[01/24 03:37:53    242s] **optDesign ... cpu = 0:01:36, real = 0:01:36, mem = 1624.7M, totSessionCpu=0:04:03 **
[01/24 03:37:54    242s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2152.3M, EPOCH TIME: 1706060274.018813
[01/24 03:37:54    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:54    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:54    242s] 
[01/24 03:37:54    242s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:37:54    242s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.032, MEM:2152.3M, EPOCH TIME: 1706060274.051153
[01/24 03:37:54    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:54    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:56    243s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.188  |  2.254  |  3.944  |  2.188  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2169.7M, EPOCH TIME: 1706060276.616676
[01/24 03:37:56    243s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:56    243s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:56    243s] 
[01/24 03:37:56    243s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:37:56    243s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2169.7M, EPOCH TIME: 1706060276.649185
[01/24 03:37:56    243s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:56    243s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:56    243s] Density: 71.177%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2169.7M, EPOCH TIME: 1706060276.663026
[01/24 03:37:56    243s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:56    243s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:56    243s] 
[01/24 03:37:56    243s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:37:56    243s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:2169.7M, EPOCH TIME: 1706060276.698397
[01/24 03:37:56    243s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:56    243s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:56    243s] **optDesign ... cpu = 0:01:37, real = 0:01:39, mem = 1627.0M, totSessionCpu=0:04:04 **
[01/24 03:37:56    243s] 
[01/24 03:37:56    243s] TimeStamp Deleting Cell Server Begin ...
[01/24 03:37:56    243s] Deleting Lib Analyzer.
[01/24 03:37:56    243s] 
[01/24 03:37:56    243s] TimeStamp Deleting Cell Server End ...
[01/24 03:37:56    243s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[01/24 03:37:56    243s] Type 'man IMPOPT-3195' for more detail.
[01/24 03:37:56    243s] *** Finished optDesign ***
[01/24 03:37:56    243s] 
[01/24 03:37:56    243s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:43 real=  0:01:44)
[01/24 03:37:56    243s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[01/24 03:37:56    243s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.5 real=0:00:01.5)
[01/24 03:37:56    243s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:06.9 real=0:00:06.9)
[01/24 03:37:56    243s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:57.4 real=0:00:57.2)
[01/24 03:37:56    243s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.0 real=0:00:01.1)
[01/24 03:37:56    243s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 03:37:56    243s] clean pInstBBox. size 0
[01/24 03:37:56    243s] All LLGs are deleted
[01/24 03:37:56    243s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:56    243s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:37:56    243s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2169.7M, EPOCH TIME: 1706060276.770041
[01/24 03:37:56    243s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2169.7M, EPOCH TIME: 1706060276.770171
[01/24 03:37:56    243s] Disable CTE adjustment.
[01/24 03:37:56    243s] Info: pop threads available for lower-level modules during optimization.
[01/24 03:37:56    243s] #optDebug: fT-D <X 1 0 0 0>
[01/24 03:37:56    243s] VSMManager cleared!
[01/24 03:37:56    243s] **place_opt_design ... cpu = 0:02:05, real = 0:02:07, mem = 2065.7M **
[01/24 03:37:56    243s] *** Finished GigaPlace ***
[01/24 03:37:56    243s] 
[01/24 03:37:56    243s] *** Summary of all messages that are not suppressed in this session:
[01/24 03:37:56    243s] Severity  ID               Count  Summary                                  
[01/24 03:37:56    243s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[01/24 03:37:56    243s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[01/24 03:37:56    243s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[01/24 03:37:56    243s] *** Message Summary: 5 warning(s), 0 error(s)
[01/24 03:37:56    243s] 
[01/24 03:37:56    243s] *** place_opt_design #1 [finish] : cpu/real = 0:02:04.6/0:02:07.2 (1.0), totSession cpu/real = 0:04:03.7/0:19:36.5 (0.2), mem = 2065.7M
[01/24 03:37:56    243s] 
[01/24 03:37:56    243s] =============================================================================================
[01/24 03:37:56    243s]  Final TAT Report : place_opt_design #1                                         21.35-s114_1
[01/24 03:37:56    243s] =============================================================================================
[01/24 03:37:56    243s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:37:56    243s] ---------------------------------------------------------------------------------------------
[01/24 03:37:56    243s] [ InitOpt                ]      1   0:00:02.0  (   1.6 % )     0:00:05.9 /  0:00:05.9    1.0
[01/24 03:37:56    243s] [ GlobalOpt              ]      1   0:00:01.4  (   1.1 % )     0:00:01.4 /  0:00:01.4    1.0
[01/24 03:37:56    243s] [ DrvOpt                 ]      4   0:00:07.3  (   5.7 % )     0:00:08.0 /  0:00:08.0    1.0
[01/24 03:37:56    243s] [ SimplifyNetlist        ]      1   0:00:01.6  (   1.2 % )     0:00:01.6 /  0:00:01.6    1.0
[01/24 03:37:56    243s] [ SkewPreCTSReport       ]      1   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 03:37:56    243s] [ AreaOpt                ]      3   0:00:13.0  (  10.2 % )     0:00:13.5 /  0:00:13.6    1.0
[01/24 03:37:56    243s] [ ViewPruning            ]      8   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 03:37:56    243s] [ OptSummaryReport       ]      3   0:00:00.4  (   0.3 % )     0:00:06.2 /  0:00:04.4    0.7
[01/24 03:37:56    243s] [ DrvReport              ]      3   0:00:02.4  (   1.9 % )     0:00:02.4 /  0:00:00.6    0.2
[01/24 03:37:56    243s] [ CongRefineRouteType    ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 03:37:56    243s] [ SlackTraversorInit     ]      5   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 03:37:56    243s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:37:56    243s] [ PlacerInterfaceInit    ]      3   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 03:37:56    243s] [ ReportTranViolation    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.2    1.1
[01/24 03:37:56    243s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 03:37:56    243s] [ GlobalPlace            ]      1   0:00:27.6  (  21.7 % )     0:00:28.0 /  0:00:27.0    1.0
[01/24 03:37:56    243s] [ IncrReplace            ]      1   0:00:56.8  (  44.7 % )     0:00:59.6 /  0:00:59.8    1.0
[01/24 03:37:56    243s] [ RefinePlace            ]      3   0:00:01.5  (   1.2 % )     0:00:01.5 /  0:00:01.5    1.0
[01/24 03:37:56    243s] [ EarlyGlobalRoute       ]      2   0:00:00.8  (   0.6 % )     0:00:00.8 /  0:00:00.8    1.0
[01/24 03:37:56    243s] [ ExtractRC              ]      3   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 03:37:56    243s] [ TimingUpdate           ]     33   0:00:01.8  (   1.4 % )     0:00:06.2 /  0:00:06.2    1.0
[01/24 03:37:56    243s] [ FullDelayCalc          ]      3   0:00:06.4  (   5.0 % )     0:00:06.4 /  0:00:06.4    1.0
[01/24 03:37:56    243s] [ TimingReport           ]      3   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 03:37:56    243s] [ GenerateReports        ]      1   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.3    0.9
[01/24 03:37:56    243s] [ MISC                   ]          0:00:01.5  (   1.2 % )     0:00:01.5 /  0:00:01.5    1.0
[01/24 03:37:56    243s] ---------------------------------------------------------------------------------------------
[01/24 03:37:56    243s]  place_opt_design #1 TOTAL          0:02:07.2  ( 100.0 % )     0:02:07.2 /  0:02:04.6    1.0
[01/24 03:37:56    243s] ---------------------------------------------------------------------------------------------
[01/24 03:37:56    243s] 
[01/24 03:38:18    245s] <CMD> optDesign -preCTS
[01/24 03:38:18    245s] Executing: place_opt_design -opt
[01/24 03:38:18    245s] **INFO: User settings:
[01/24 03:38:18    245s] setDesignMode -process                              45
[01/24 03:38:18    245s] setExtractRCMode -coupling_c_th                     0.1
[01/24 03:38:18    245s] setExtractRCMode -engine                            preRoute
[01/24 03:38:18    245s] setExtractRCMode -relative_c_th                     1
[01/24 03:38:18    245s] setExtractRCMode -total_c_th                        0
[01/24 03:38:18    245s] setUsefulSkewMode -maxAllowedDelay                  1
[01/24 03:38:18    245s] setUsefulSkewMode -noBoundary                       false
[01/24 03:38:18    245s] setDelayCalMode -enable_high_fanout                 true
[01/24 03:38:18    245s] setDelayCalMode -engine                             aae
[01/24 03:38:18    245s] setDelayCalMode -ignoreNetLoad                      false
[01/24 03:38:18    245s] setDelayCalMode -socv_accuracy_mode                 low
[01/24 03:38:18    245s] setOptMode -activeHoldViews                         { default_emulate_view }
[01/24 03:38:18    245s] setOptMode -activeSetupViews                        { default_emulate_view }
[01/24 03:38:18    245s] setOptMode -autoSetupViews                          { default_emulate_view}
[01/24 03:38:18    245s] setOptMode -autoTDGRSetupViews                      { default_emulate_view}
[01/24 03:38:18    245s] setOptMode -drcMargin                               0
[01/24 03:38:18    245s] setOptMode -fixDrc                                  true
[01/24 03:38:18    245s] setOptMode -optimizeFF                              true
[01/24 03:38:18    245s] setOptMode -setupTargetSlack                        0
[01/24 03:38:18    245s] setPlaceMode -place_detail_check_route              false
[01/24 03:38:18    245s] setPlaceMode -place_detail_preserve_routing         true
[01/24 03:38:18    245s] setPlaceMode -place_detail_remove_affected_routing  false
[01/24 03:38:18    245s] setPlaceMode -place_detail_swap_eeq_cells           false
[01/24 03:38:18    245s] setPlaceMode -place_global_clock_gate_aware         true
[01/24 03:38:18    245s] setPlaceMode -place_global_cong_effort              high
[01/24 03:38:18    245s] setPlaceMode -place_global_ignore_scan              true
[01/24 03:38:18    245s] setPlaceMode -place_global_ignore_spare             false
[01/24 03:38:18    245s] setPlaceMode -place_global_module_aware_spare       false
[01/24 03:38:18    245s] setPlaceMode -place_global_place_io_pins            true
[01/24 03:38:18    245s] setPlaceMode -place_global_reorder_scan             true
[01/24 03:38:18    245s] setPlaceMode -powerDriven                           false
[01/24 03:38:18    245s] setPlaceMode -timingDriven                          true
[01/24 03:38:18    245s] setAnalysisMode -analysisType                       single
[01/24 03:38:18    245s] setAnalysisMode -checkType                          setup
[01/24 03:38:18    245s] setAnalysisMode -clkSrcPath                         true
[01/24 03:38:18    245s] setAnalysisMode -clockPropagation                   forcedIdeal
[01/24 03:38:18    245s] setAnalysisMode -usefulSkew                         true
[01/24 03:38:18    245s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[01/24 03:38:18    245s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[01/24 03:38:18    245s] 
[01/24 03:38:18    245s] *** place_opt_design #2 [begin] : totSession cpu/real = 0:04:05.2/0:19:57.8 (0.2), mem = 2073.7M
[01/24 03:38:18    245s] *** Starting GigaPlace ***
[01/24 03:38:18    245s] #optDebug: fT-E <X 2 3 1 0>
[01/24 03:38:18    245s] OPERPROF: Starting DPlace-Init at level 1, MEM:2073.7M, EPOCH TIME: 1706060298.122815
[01/24 03:38:18    245s] Processing tracks to init pin-track alignment.
[01/24 03:38:18    245s] z: 2, totalTracks: 1
[01/24 03:38:18    245s] z: 4, totalTracks: 1
[01/24 03:38:18    245s] z: 6, totalTracks: 1
[01/24 03:38:18    245s] z: 8, totalTracks: 1
[01/24 03:38:18    245s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:38:18    245s] All LLGs are deleted
[01/24 03:38:18    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:18    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:18    245s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2073.7M, EPOCH TIME: 1706060298.129909
[01/24 03:38:18    245s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2073.1M, EPOCH TIME: 1706060298.130296
[01/24 03:38:18    245s] # Building picorv32 llgBox search-tree.
[01/24 03:38:18    245s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2073.1M, EPOCH TIME: 1706060298.132836
[01/24 03:38:18    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:18    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:18    245s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2073.1M, EPOCH TIME: 1706060298.134594
[01/24 03:38:18    245s] Max number of tech site patterns supported in site array is 256.
[01/24 03:38:18    245s] Core basic site is CoreSite
[01/24 03:38:18    245s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2073.1M, EPOCH TIME: 1706060298.161725
[01/24 03:38:18    245s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 03:38:18    245s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/24 03:38:18    245s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2073.1M, EPOCH TIME: 1706060298.163296
[01/24 03:38:18    245s] SiteArray: non-trimmed site array dimensions = 114 x 996
[01/24 03:38:18    245s] SiteArray: use 585,728 bytes
[01/24 03:38:18    245s] SiteArray: current memory after site array memory allocation 2073.7M
[01/24 03:38:18    245s] SiteArray: FP blocked sites are writable
[01/24 03:38:18    245s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 03:38:18    245s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2073.7M, EPOCH TIME: 1706060298.166204
[01/24 03:38:18    245s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2073.7M, EPOCH TIME: 1706060298.166356
[01/24 03:38:18    245s] SiteArray: number of non floorplan blocked sites for llg default is 113544
[01/24 03:38:18    245s] Atter site array init, number of instance map data is 0.
[01/24 03:38:18    245s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.034, MEM:2073.7M, EPOCH TIME: 1706060298.168354
[01/24 03:38:18    245s] 
[01/24 03:38:18    245s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:38:18    245s] OPERPROF:     Starting CMU at level 3, MEM:2073.7M, EPOCH TIME: 1706060298.170003
[01/24 03:38:18    245s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2073.7M, EPOCH TIME: 1706060298.171250
[01/24 03:38:18    245s] 
[01/24 03:38:18    245s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:38:18    245s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.040, MEM:2073.7M, EPOCH TIME: 1706060298.172539
[01/24 03:38:18    245s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2073.7M, EPOCH TIME: 1706060298.172623
[01/24 03:38:18    245s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2073.7M, EPOCH TIME: 1706060298.172686
[01/24 03:38:18    245s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2073.7MB).
[01/24 03:38:18    245s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.054, MEM:2073.7M, EPOCH TIME: 1706060298.176614
[01/24 03:38:18    245s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2073.7M, EPOCH TIME: 1706060298.176673
[01/24 03:38:18    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:18    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:18    245s] All LLGs are deleted
[01/24 03:38:18    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:18    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:18    245s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2073.7M, EPOCH TIME: 1706060298.201661
[01/24 03:38:18    245s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2073.7M, EPOCH TIME: 1706060298.201947
[01/24 03:38:18    245s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.027, MEM:2073.7M, EPOCH TIME: 1706060298.203744
[01/24 03:38:18    245s] *** GlobalPlace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:05.3/0:19:57.9 (0.2), mem = 2073.7M
[01/24 03:38:18    245s] VSMManager cleared!
[01/24 03:38:18    245s] *** GlobalPlace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:05.3/0:19:57.9 (0.2), mem = 2073.7M
[01/24 03:38:18    245s] 
[01/24 03:38:18    245s] =============================================================================================
[01/24 03:38:18    245s]  Step TAT Report : GlobalPlace #1 / place_opt_design #2                         21.35-s114_1
[01/24 03:38:18    245s] =============================================================================================
[01/24 03:38:18    245s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:38:18    245s] ---------------------------------------------------------------------------------------------
[01/24 03:38:18    245s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:38:18    245s] ---------------------------------------------------------------------------------------------
[01/24 03:38:18    245s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:38:18    245s] ---------------------------------------------------------------------------------------------
[01/24 03:38:18    245s] 
[01/24 03:38:18    245s] Enable CTE adjustment.
[01/24 03:38:18    245s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1518.6M, totSessionCpu=0:04:05 **
[01/24 03:38:18    245s] Info: 1 threads available for lower-level modules during optimization.
[01/24 03:38:18    245s] GigaOpt running with 1 threads.
[01/24 03:38:18    245s] *** InitOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:05.3/0:19:57.9 (0.2), mem = 2073.7M
[01/24 03:38:18    245s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/24 03:38:18    245s] OPERPROF: Starting DPlace-Init at level 1, MEM:2073.7M, EPOCH TIME: 1706060298.226533
[01/24 03:38:18    245s] Processing tracks to init pin-track alignment.
[01/24 03:38:18    245s] z: 2, totalTracks: 1
[01/24 03:38:18    245s] z: 4, totalTracks: 1
[01/24 03:38:18    245s] z: 6, totalTracks: 1
[01/24 03:38:18    245s] z: 8, totalTracks: 1
[01/24 03:38:18    245s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:38:18    245s] All LLGs are deleted
[01/24 03:38:18    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:18    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:18    245s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2073.7M, EPOCH TIME: 1706060298.233023
[01/24 03:38:18    245s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2073.7M, EPOCH TIME: 1706060298.233303
[01/24 03:38:18    245s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2073.7M, EPOCH TIME: 1706060298.235686
[01/24 03:38:18    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:18    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:18    245s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2073.7M, EPOCH TIME: 1706060298.237419
[01/24 03:38:18    245s] Max number of tech site patterns supported in site array is 256.
[01/24 03:38:18    245s] Core basic site is CoreSite
[01/24 03:38:18    245s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2073.7M, EPOCH TIME: 1706060298.264415
[01/24 03:38:18    245s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 03:38:18    245s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 03:38:18    245s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2073.7M, EPOCH TIME: 1706060298.265937
[01/24 03:38:18    245s] Fast DP-INIT is on for default
[01/24 03:38:18    245s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 03:38:18    245s] Atter site array init, number of instance map data is 0.
[01/24 03:38:18    245s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:2073.7M, EPOCH TIME: 1706060298.269459
[01/24 03:38:18    245s] 
[01/24 03:38:18    245s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:38:18    245s] OPERPROF:     Starting CMU at level 3, MEM:2073.7M, EPOCH TIME: 1706060298.271075
[01/24 03:38:18    245s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2073.7M, EPOCH TIME: 1706060298.271993
[01/24 03:38:18    245s] 
[01/24 03:38:18    245s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:38:18    245s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:2073.7M, EPOCH TIME: 1706060298.273264
[01/24 03:38:18    245s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2073.7M, EPOCH TIME: 1706060298.273354
[01/24 03:38:18    245s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2073.7M, EPOCH TIME: 1706060298.273418
[01/24 03:38:18    245s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2073.7MB).
[01/24 03:38:18    245s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.051, MEM:2073.7M, EPOCH TIME: 1706060298.277277
[01/24 03:38:18    245s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2073.7M, EPOCH TIME: 1706060298.277365
[01/24 03:38:18    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:18    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:18    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:18    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:18    245s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.026, MEM:2073.7M, EPOCH TIME: 1706060298.303085
[01/24 03:38:18    245s] 
[01/24 03:38:18    245s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 03:38:18    245s] Summary for sequential cells identification: 
[01/24 03:38:18    245s]   Identified SBFF number: 104
[01/24 03:38:18    245s]   Identified MBFF number: 0
[01/24 03:38:18    245s]   Identified SB Latch number: 0
[01/24 03:38:18    245s]   Identified MB Latch number: 0
[01/24 03:38:18    245s]   Not identified SBFF number: 16
[01/24 03:38:18    245s]   Not identified MBFF number: 0
[01/24 03:38:18    245s]   Not identified SB Latch number: 0
[01/24 03:38:18    245s]   Not identified MB Latch number: 0
[01/24 03:38:18    245s]   Number of sequential cells which are not FFs: 32
[01/24 03:38:18    245s]  Visiting view : default_emulate_view
[01/24 03:38:18    245s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 03:38:18    245s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:38:18    245s]  Visiting view : default_emulate_view
[01/24 03:38:18    245s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 03:38:18    245s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:38:18    245s] TLC MultiMap info (StdDelay):
[01/24 03:38:18    245s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 03:38:18    245s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 03:38:18    245s]  Setting StdDelay to: 38ps
[01/24 03:38:18    245s] 
[01/24 03:38:18    245s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 03:38:18    245s] 
[01/24 03:38:18    245s] Creating Lib Analyzer ...
[01/24 03:38:18    245s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/24 03:38:18    245s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/24 03:38:18    245s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 03:38:18    245s] 
[01/24 03:38:18    245s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:38:19    246s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:06 mem=2099.7M
[01/24 03:38:19    246s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:06 mem=2099.7M
[01/24 03:38:19    246s] Creating Lib Analyzer, finished. 
[01/24 03:38:19    246s] #optDebug: fT-S <1 2 3 1 0>
[01/24 03:38:19    246s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1526.0M, totSessionCpu=0:04:06 **
[01/24 03:38:19    246s] *** optDesign -preCTS ***
[01/24 03:38:19    246s] DRC Margin: user margin 0.0; extra margin 0.2
[01/24 03:38:19    246s] Setup Target Slack: user slack 0; extra slack 0.0
[01/24 03:38:19    246s] Hold Target Slack: user slack 0
[01/24 03:38:19    246s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2097.7M, EPOCH TIME: 1706060299.075913
[01/24 03:38:19    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:19    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:19    246s] 
[01/24 03:38:19    246s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:38:19    246s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.032, MEM:2097.7M, EPOCH TIME: 1706060299.108357
[01/24 03:38:19    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:19    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:19    246s] Multi-VT timing optimization disabled based on library information.
[01/24 03:38:19    246s] 
[01/24 03:38:19    246s] TimeStamp Deleting Cell Server Begin ...
[01/24 03:38:19    246s] Deleting Lib Analyzer.
[01/24 03:38:19    246s] 
[01/24 03:38:19    246s] TimeStamp Deleting Cell Server End ...
[01/24 03:38:19    246s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/24 03:38:19    246s] 
[01/24 03:38:19    246s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 03:38:19    246s] Summary for sequential cells identification: 
[01/24 03:38:19    246s]   Identified SBFF number: 104
[01/24 03:38:19    246s]   Identified MBFF number: 0
[01/24 03:38:19    246s]   Identified SB Latch number: 0
[01/24 03:38:19    246s]   Identified MB Latch number: 0
[01/24 03:38:19    246s]   Not identified SBFF number: 16
[01/24 03:38:19    246s]   Not identified MBFF number: 0
[01/24 03:38:19    246s]   Not identified SB Latch number: 0
[01/24 03:38:19    246s]   Not identified MB Latch number: 0
[01/24 03:38:19    246s]   Number of sequential cells which are not FFs: 32
[01/24 03:38:19    246s]  Visiting view : default_emulate_view
[01/24 03:38:19    246s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 03:38:19    246s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:38:19    246s]  Visiting view : default_emulate_view
[01/24 03:38:19    246s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 03:38:19    246s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:38:19    246s] TLC MultiMap info (StdDelay):
[01/24 03:38:19    246s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 03:38:19    246s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 03:38:19    246s]  Setting StdDelay to: 38ps
[01/24 03:38:19    246s] 
[01/24 03:38:19    246s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 03:38:19    246s] 
[01/24 03:38:19    246s] TimeStamp Deleting Cell Server Begin ...
[01/24 03:38:19    246s] 
[01/24 03:38:19    246s] TimeStamp Deleting Cell Server End ...
[01/24 03:38:19    246s] 
[01/24 03:38:19    246s] Creating Lib Analyzer ...
[01/24 03:38:19    246s] 
[01/24 03:38:19    246s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 03:38:19    246s] Summary for sequential cells identification: 
[01/24 03:38:19    246s]   Identified SBFF number: 104
[01/24 03:38:19    246s]   Identified MBFF number: 0
[01/24 03:38:19    246s]   Identified SB Latch number: 0
[01/24 03:38:19    246s]   Identified MB Latch number: 0
[01/24 03:38:19    246s]   Not identified SBFF number: 16
[01/24 03:38:19    246s]   Not identified MBFF number: 0
[01/24 03:38:19    246s]   Not identified SB Latch number: 0
[01/24 03:38:19    246s]   Not identified MB Latch number: 0
[01/24 03:38:19    246s]   Number of sequential cells which are not FFs: 32
[01/24 03:38:19    246s]  Visiting view : default_emulate_view
[01/24 03:38:19    246s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/24 03:38:19    246s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:38:19    246s]  Visiting view : default_emulate_view
[01/24 03:38:19    246s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/24 03:38:19    246s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:38:19    246s] TLC MultiMap info (StdDelay):
[01/24 03:38:19    246s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 03:38:19    246s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/24 03:38:19    246s]  Setting StdDelay to: 41.7ps
[01/24 03:38:19    246s] 
[01/24 03:38:19    246s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 03:38:19    246s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 03:38:19    246s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 03:38:19    246s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 03:38:19    246s] 
[01/24 03:38:19    246s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:38:19    246s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:07 mem=2099.7M
[01/24 03:38:19    246s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:07 mem=2099.7M
[01/24 03:38:19    246s] Creating Lib Analyzer, finished. 
[01/24 03:38:19    246s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2099.7M, EPOCH TIME: 1706060299.835573
[01/24 03:38:19    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:19    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:19    246s] All LLGs are deleted
[01/24 03:38:19    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:19    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:19    246s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2099.7M, EPOCH TIME: 1706060299.835680
[01/24 03:38:19    246s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2099.7M, EPOCH TIME: 1706060299.835751
[01/24 03:38:19    246s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2097.7M, EPOCH TIME: 1706060299.835942
[01/24 03:38:19    247s] {MMLU 0 0 10171}
[01/24 03:38:19    247s] ### Creating LA Mngr. totSessionCpu=0:04:07 mem=2097.7M
[01/24 03:38:19    247s] ### Creating LA Mngr, finished. totSessionCpu=0:04:07 mem=2097.7M
[01/24 03:38:19    247s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2097.73 MB )
[01/24 03:38:19    247s] (I)      ==================== Layers =====================
[01/24 03:38:19    247s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:38:19    247s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 03:38:19    247s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:38:19    247s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 03:38:19    247s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 03:38:19    247s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 03:38:19    247s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 03:38:19    247s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 03:38:19    247s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 03:38:19    247s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 03:38:19    247s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 03:38:19    247s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 03:38:19    247s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 03:38:19    247s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 03:38:19    247s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 03:38:19    247s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 03:38:19    247s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 03:38:19    247s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 03:38:19    247s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 03:38:19    247s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 03:38:19    247s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 03:38:19    247s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 03:38:19    247s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 03:38:19    247s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 03:38:19    247s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 03:38:19    247s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:38:19    247s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 03:38:19    247s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 03:38:19    247s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 03:38:19    247s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 03:38:19    247s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 03:38:19    247s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 03:38:19    247s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 03:38:19    247s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 03:38:19    247s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 03:38:19    247s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 03:38:19    247s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 03:38:19    247s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 03:38:19    247s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 03:38:19    247s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 03:38:19    247s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:38:19    247s] (I)      Started Import and model ( Curr Mem: 2097.73 MB )
[01/24 03:38:19    247s] (I)      Default pattern map key = picorv32_default.
[01/24 03:38:19    247s] (I)      Number of ignored instance 0
[01/24 03:38:19    247s] (I)      Number of inbound cells 0
[01/24 03:38:19    247s] (I)      Number of opened ILM blockages 0
[01/24 03:38:19    247s] (I)      Number of instances temporarily fixed by detailed placement 0
[01/24 03:38:19    247s] (I)      numMoveCells=9204, numMacros=0  numPads=409  numMultiRowHeightInsts=0
[01/24 03:38:19    247s] (I)      cell height: 3420, count: 9204
[01/24 03:38:19    247s] (I)      Number of nets = 10141 ( 30 ignored )
[01/24 03:38:19    247s] (I)      Read rows... (mem=2101.9M)
[01/24 03:38:19    247s] (I)      Done Read rows (cpu=0.000s, mem=2101.9M)
[01/24 03:38:19    247s] (I)      Identified Clock instances: Flop 1961, Clock buffer/inverter 0, Gate 58, Logic 0
[01/24 03:38:19    247s] (I)      Read module constraints... (mem=2101.9M)
[01/24 03:38:19    247s] (I)      Done Read module constraints (cpu=0.000s, mem=2101.9M)
[01/24 03:38:19    247s] (I)      == Non-default Options ==
[01/24 03:38:19    247s] (I)      Maximum routing layer                              : 11
[01/24 03:38:19    247s] (I)      Buffering-aware routing                            : true
[01/24 03:38:19    247s] (I)      Spread congestion away from blockages              : true
[01/24 03:38:19    247s] (I)      Number of threads                                  : 1
[01/24 03:38:19    247s] (I)      Overflow penalty cost                              : 10
[01/24 03:38:19    247s] (I)      Punch through distance                             : 2506.730000
[01/24 03:38:19    247s] (I)      Source-to-sink ratio                               : 0.300000
[01/24 03:38:19    247s] (I)      Method to set GCell size                           : row
[01/24 03:38:19    247s] (I)      Counted 2449 PG shapes. We will not process PG shapes layer by layer.
[01/24 03:38:19    247s] (I)      Use row-based GCell size
[01/24 03:38:19    247s] (I)      Use row-based GCell align
[01/24 03:38:19    247s] (I)      layer 0 area = 80000
[01/24 03:38:19    247s] (I)      layer 1 area = 80000
[01/24 03:38:19    247s] (I)      layer 2 area = 80000
[01/24 03:38:19    247s] (I)      layer 3 area = 80000
[01/24 03:38:19    247s] (I)      layer 4 area = 80000
[01/24 03:38:19    247s] (I)      layer 5 area = 80000
[01/24 03:38:19    247s] (I)      layer 6 area = 80000
[01/24 03:38:19    247s] (I)      layer 7 area = 80000
[01/24 03:38:19    247s] (I)      layer 8 area = 80000
[01/24 03:38:19    247s] (I)      layer 9 area = 400000
[01/24 03:38:19    247s] (I)      layer 10 area = 400000
[01/24 03:38:19    247s] (I)      GCell unit size   : 3420
[01/24 03:38:19    247s] (I)      GCell multiplier  : 1
[01/24 03:38:19    247s] (I)      GCell row height  : 3420
[01/24 03:38:19    247s] (I)      Actual row height : 3420
[01/24 03:38:19    247s] (I)      GCell align ref   : 30000 30020
[01/24 03:38:19    247s] [NR-eGR] Track table information for default rule: 
[01/24 03:38:19    247s] [NR-eGR] Metal1 has single uniform track structure
[01/24 03:38:19    247s] [NR-eGR] Metal2 has single uniform track structure
[01/24 03:38:19    247s] [NR-eGR] Metal3 has single uniform track structure
[01/24 03:38:19    247s] [NR-eGR] Metal4 has single uniform track structure
[01/24 03:38:19    247s] [NR-eGR] Metal5 has single uniform track structure
[01/24 03:38:19    247s] [NR-eGR] Metal6 has single uniform track structure
[01/24 03:38:19    247s] [NR-eGR] Metal7 has single uniform track structure
[01/24 03:38:19    247s] [NR-eGR] Metal8 has single uniform track structure
[01/24 03:38:19    247s] [NR-eGR] Metal9 has single uniform track structure
[01/24 03:38:19    247s] [NR-eGR] Metal10 has single uniform track structure
[01/24 03:38:19    247s] [NR-eGR] Metal11 has single uniform track structure
[01/24 03:38:19    247s] (I)      ==================== Default via =====================
[01/24 03:38:19    247s] (I)      +----+------------------+----------------------------+
[01/24 03:38:19    247s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 03:38:19    247s] (I)      +----+------------------+----------------------------+
[01/24 03:38:19    247s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 03:38:19    247s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 03:38:19    247s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 03:38:19    247s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 03:38:19    247s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 03:38:19    247s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 03:38:19    247s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 03:38:19    247s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 03:38:19    247s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 03:38:19    247s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 03:38:19    247s] (I)      +----+------------------+----------------------------+
[01/24 03:38:19    247s] [NR-eGR] Read 3964 PG shapes
[01/24 03:38:19    247s] [NR-eGR] Read 0 clock shapes
[01/24 03:38:19    247s] [NR-eGR] Read 0 other shapes
[01/24 03:38:19    247s] [NR-eGR] #Routing Blockages  : 0
[01/24 03:38:19    247s] [NR-eGR] #Instance Blockages : 0
[01/24 03:38:19    247s] [NR-eGR] #PG Blockages       : 3964
[01/24 03:38:19    247s] [NR-eGR] #Halo Blockages     : 0
[01/24 03:38:19    247s] [NR-eGR] #Boundary Blockages : 0
[01/24 03:38:19    247s] [NR-eGR] #Clock Blockages    : 0
[01/24 03:38:19    247s] [NR-eGR] #Other Blockages    : 0
[01/24 03:38:19    247s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 03:38:19    247s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 03:38:19    247s] [NR-eGR] Read 10141 nets ( ignored 0 )
[01/24 03:38:19    247s] (I)      early_global_route_priority property id does not exist.
[01/24 03:38:19    247s] (I)      Read Num Blocks=3964  Num Prerouted Wires=0  Num CS=0
[01/24 03:38:19    247s] (I)      Layer 1 (V) : #blockages 460 : #preroutes 0
[01/24 03:38:19    247s] (I)      Layer 2 (H) : #blockages 460 : #preroutes 0
[01/24 03:38:19    247s] (I)      Layer 3 (V) : #blockages 460 : #preroutes 0
[01/24 03:38:19    247s] (I)      Layer 4 (H) : #blockages 460 : #preroutes 0
[01/24 03:38:19    247s] (I)      Layer 5 (V) : #blockages 460 : #preroutes 0
[01/24 03:38:19    247s] (I)      Layer 6 (H) : #blockages 460 : #preroutes 0
[01/24 03:38:19    247s] (I)      Layer 7 (V) : #blockages 460 : #preroutes 0
[01/24 03:38:19    247s] (I)      Layer 8 (H) : #blockages 460 : #preroutes 0
[01/24 03:38:19    247s] (I)      Layer 9 (V) : #blockages 254 : #preroutes 0
[01/24 03:38:19    247s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 03:38:19    247s] (I)      Number of ignored nets                =      0
[01/24 03:38:19    247s] (I)      Number of connected nets              =      0
[01/24 03:38:19    247s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 03:38:19    247s] (I)      Number of clock nets                  =     59.  Ignored: No
[01/24 03:38:19    247s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 03:38:19    247s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 03:38:19    247s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 03:38:19    247s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 03:38:19    247s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 03:38:19    247s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 03:38:19    247s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 03:38:19    247s] (I)      Constructing bin map
[01/24 03:38:19    247s] (I)      Initialize bin information with width=6840 height=6840
[01/24 03:38:19    247s] (I)      Done constructing bin map
[01/24 03:38:19    247s] [NR-eGR] There are 59 clock nets ( 0 with NDR ).
[01/24 03:38:19    247s] (I)      Ndr track 0 does not exist
[01/24 03:38:19    247s] (I)      ---------------------Grid Graph Info--------------------
[01/24 03:38:19    247s] (I)      Routing area        : (0, 0) - (458400, 449920)
[01/24 03:38:19    247s] (I)      Core area           : (30000, 30020) - (428400, 419900)
[01/24 03:38:19    247s] (I)      Site width          :   400  (dbu)
[01/24 03:38:19    247s] (I)      Row height          :  3420  (dbu)
[01/24 03:38:19    247s] (I)      GCell row height    :  3420  (dbu)
[01/24 03:38:19    247s] (I)      GCell width         :  3420  (dbu)
[01/24 03:38:19    247s] (I)      GCell height        :  3420  (dbu)
[01/24 03:38:19    247s] (I)      Grid                :   134   131    11
[01/24 03:38:19    247s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 03:38:19    247s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 03:38:19    247s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 03:38:19    247s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 03:38:19    247s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 03:38:19    247s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 03:38:19    247s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 03:38:19    247s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 03:38:19    247s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 03:38:19    247s] (I)      Total num of tracks :  1184  1146  1184  1146  1184  1146  1184  1146  1184   457   473
[01/24 03:38:19    247s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 03:38:19    247s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 03:38:19    247s] (I)      --------------------------------------------------------
[01/24 03:38:19    247s] 
[01/24 03:38:19    247s] [NR-eGR] ============ Routing rule table ============
[01/24 03:38:19    247s] [NR-eGR] Rule id: 0  Nets: 10141
[01/24 03:38:19    247s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 03:38:19    247s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 03:38:19    247s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 03:38:19    247s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:38:19    247s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:38:19    247s] [NR-eGR] ========================================
[01/24 03:38:19    247s] [NR-eGR] 
[01/24 03:38:19    247s] (I)      =============== Blocked Tracks ===============
[01/24 03:38:19    247s] (I)      +-------+---------+----------+---------------+
[01/24 03:38:19    247s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 03:38:19    247s] (I)      +-------+---------+----------+---------------+
[01/24 03:38:19    247s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 03:38:19    247s] (I)      |     2 |  150126 |     7820 |         5.21% |
[01/24 03:38:19    247s] (I)      |     3 |  158656 |     1150 |         0.72% |
[01/24 03:38:19    247s] (I)      |     4 |  150126 |     7820 |         5.21% |
[01/24 03:38:19    247s] (I)      |     5 |  158656 |     1150 |         0.72% |
[01/24 03:38:19    247s] (I)      |     6 |  150126 |     7820 |         5.21% |
[01/24 03:38:19    247s] (I)      |     7 |  158656 |     1150 |         0.72% |
[01/24 03:38:19    247s] (I)      |     8 |  150126 |     7820 |         5.21% |
[01/24 03:38:19    247s] (I)      |     9 |  158656 |     2300 |         1.45% |
[01/24 03:38:19    247s] (I)      |    10 |   59867 |     3968 |         6.63% |
[01/24 03:38:19    247s] (I)      |    11 |   63382 |    11132 |        17.56% |
[01/24 03:38:19    247s] (I)      +-------+---------+----------+---------------+
[01/24 03:38:19    247s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2104.34 MB )
[01/24 03:38:19    247s] (I)      Reset routing kernel
[01/24 03:38:19    247s] (I)      Started Global Routing ( Curr Mem: 2104.34 MB )
[01/24 03:38:19    247s] (I)      totalPins=34976  totalGlobalPin=33866 (96.83%)
[01/24 03:38:19    247s] (I)      total 2D Cap : 1328576 = (681373 H, 647203 V)
[01/24 03:38:19    247s] (I)      #blocked areas for congestion spreading : 0
[01/24 03:38:19    247s] [NR-eGR] Layer group 1: route 10141 net(s) in layer range [2, 11]
[01/24 03:38:19    247s] (I)      
[01/24 03:38:19    247s] (I)      ============  Phase 1a Route ============
[01/24 03:38:19    247s] (I)      Usage: 100248 = (54841 H, 45407 V) = (8.05% H, 7.02% V) = (9.378e+04um H, 7.765e+04um V)
[01/24 03:38:19    247s] (I)      
[01/24 03:38:19    247s] (I)      ============  Phase 1b Route ============
[01/24 03:38:19    247s] (I)      Usage: 100248 = (54841 H, 45407 V) = (8.05% H, 7.02% V) = (9.378e+04um H, 7.765e+04um V)
[01/24 03:38:19    247s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.714241e+05um
[01/24 03:38:19    247s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 03:38:19    247s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 03:38:19    247s] (I)      
[01/24 03:38:19    247s] (I)      ============  Phase 1c Route ============
[01/24 03:38:19    247s] (I)      Usage: 100248 = (54841 H, 45407 V) = (8.05% H, 7.02% V) = (9.378e+04um H, 7.765e+04um V)
[01/24 03:38:19    247s] (I)      
[01/24 03:38:19    247s] (I)      ============  Phase 1d Route ============
[01/24 03:38:19    247s] (I)      Usage: 100248 = (54841 H, 45407 V) = (8.05% H, 7.02% V) = (9.378e+04um H, 7.765e+04um V)
[01/24 03:38:19    247s] (I)      
[01/24 03:38:19    247s] (I)      ============  Phase 1e Route ============
[01/24 03:38:19    247s] (I)      Usage: 100248 = (54841 H, 45407 V) = (8.05% H, 7.02% V) = (9.378e+04um H, 7.765e+04um V)
[01/24 03:38:19    247s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.714241e+05um
[01/24 03:38:19    247s] (I)      
[01/24 03:38:19    247s] (I)      ============  Phase 1l Route ============
[01/24 03:38:20    247s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 03:38:20    247s] (I)      Layer  2:     146869     42274         8           0      148941    ( 0.00%) 
[01/24 03:38:20    247s] (I)      Layer  3:     156396     43588         0           0      156807    ( 0.00%) 
[01/24 03:38:20    247s] (I)      Layer  4:     146869     16130         0           0      148941    ( 0.00%) 
[01/24 03:38:20    247s] (I)      Layer  5:     156396     12717         0           0      156807    ( 0.00%) 
[01/24 03:38:20    247s] (I)      Layer  6:     146869       979         0           0      148941    ( 0.00%) 
[01/24 03:38:20    247s] (I)      Layer  7:     156396       383         0           0      156807    ( 0.00%) 
[01/24 03:38:20    247s] (I)      Layer  8:     146869       108         0           0      148941    ( 0.00%) 
[01/24 03:38:20    247s] (I)      Layer  9:     155549       146         0           0      156807    ( 0.00%) 
[01/24 03:38:20    247s] (I)      Layer 10:      55446         6         0        2969       56608    ( 4.98%) 
[01/24 03:38:20    247s] (I)      Layer 11:      51790         0         0        7204       55519    (11.48%) 
[01/24 03:38:20    247s] (I)      Total:       1319449    116331         8       10171     1335118    ( 0.76%) 
[01/24 03:38:20    247s] (I)      
[01/24 03:38:20    247s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 03:38:20    247s] [NR-eGR]                        OverCon            
[01/24 03:38:20    247s] [NR-eGR]                         #Gcell     %Gcell
[01/24 03:38:20    247s] [NR-eGR]        Layer             (1-2)    OverCon
[01/24 03:38:20    247s] [NR-eGR] ----------------------------------------------
[01/24 03:38:20    247s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/24 03:38:20    247s] [NR-eGR]  Metal2 ( 2)         6( 0.03%)   ( 0.03%) 
[01/24 03:38:20    247s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/24 03:38:20    247s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/24 03:38:20    247s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/24 03:38:20    247s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/24 03:38:20    247s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/24 03:38:20    247s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/24 03:38:20    247s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/24 03:38:20    247s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/24 03:38:20    247s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/24 03:38:20    247s] [NR-eGR] ----------------------------------------------
[01/24 03:38:20    247s] [NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[01/24 03:38:20    247s] [NR-eGR] 
[01/24 03:38:20    247s] (I)      Finished Global Routing ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2107.34 MB )
[01/24 03:38:20    247s] (I)      total 2D Cap : 1329715 = (681820 H, 647895 V)
[01/24 03:38:20    247s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 03:38:20    247s] (I)      ============= Track Assignment ============
[01/24 03:38:20    247s] (I)      Started Track Assignment (1T) ( Curr Mem: 2107.34 MB )
[01/24 03:38:20    247s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 03:38:20    247s] (I)      Run Multi-thread track assignment
[01/24 03:38:20    247s] (I)      Finished Track Assignment (1T) ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2107.34 MB )
[01/24 03:38:20    247s] (I)      Started Export ( Curr Mem: 2107.34 MB )
[01/24 03:38:20    247s] [NR-eGR]                  Length (um)   Vias 
[01/24 03:38:20    247s] [NR-eGR] ------------------------------------
[01/24 03:38:20    247s] [NR-eGR]  Metal1   (1H)             0  34672 
[01/24 03:38:20    247s] [NR-eGR]  Metal2   (2V)         56141  49242 
[01/24 03:38:20    247s] [NR-eGR]  Metal3   (3H)         73174   5248 
[01/24 03:38:20    247s] [NR-eGR]  Metal4   (4V)         26557   2308 
[01/24 03:38:20    247s] [NR-eGR]  Metal5   (5H)         21879    160 
[01/24 03:38:20    247s] [NR-eGR]  Metal6   (6V)          1659     73 
[01/24 03:38:20    247s] [NR-eGR]  Metal7   (7H)           714     35 
[01/24 03:38:20    247s] [NR-eGR]  Metal8   (8V)           171     27 
[01/24 03:38:20    247s] [NR-eGR]  Metal9   (9H)           254     11 
[01/24 03:38:20    247s] [NR-eGR]  Metal10  (10V)            1      7 
[01/24 03:38:20    247s] [NR-eGR]  Metal11  (11H)            8      0 
[01/24 03:38:20    247s] [NR-eGR] ------------------------------------
[01/24 03:38:20    247s] [NR-eGR]           Total       180555  91783 
[01/24 03:38:20    247s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:38:20    247s] [NR-eGR] Total half perimeter of net bounding box: 151595um
[01/24 03:38:20    247s] [NR-eGR] Total length: 180555um, number of vias: 91783
[01/24 03:38:20    247s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:38:20    247s] [NR-eGR] Total eGR-routed clock nets wire length: 10042um, number of vias: 5932
[01/24 03:38:20    247s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:38:20    247s] (I)      Finished Export ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2097.82 MB )
[01/24 03:38:20    247s] Saved RC grid cleaned up.
[01/24 03:38:20    247s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.53 sec, Real: 0.53 sec, Curr Mem: 2083.82 MB )
[01/24 03:38:20    247s] (I)      ======================================= Runtime Summary ========================================
[01/24 03:38:20    247s] (I)       Step                                             %       Start      Finish      Real       CPU 
[01/24 03:38:20    247s] (I)      ------------------------------------------------------------------------------------------------
[01/24 03:38:20    247s] (I)       Early Global Route kernel                  100.00%  138.96 sec  139.50 sec  0.53 sec  0.53 sec 
[01/24 03:38:20    247s] (I)       +-Import and model                          14.35%  138.97 sec  139.05 sec  0.08 sec  0.08 sec 
[01/24 03:38:20    247s] (I)       | +-Create place DB                          6.54%  138.97 sec  139.00 sec  0.03 sec  0.04 sec 
[01/24 03:38:20    247s] (I)       | | +-Import place data                      6.51%  138.97 sec  139.00 sec  0.03 sec  0.04 sec 
[01/24 03:38:20    247s] (I)       | | | +-Read instances and placement         1.80%  138.97 sec  138.98 sec  0.01 sec  0.01 sec 
[01/24 03:38:20    247s] (I)       | | | +-Read nets                            4.00%  138.98 sec  139.00 sec  0.02 sec  0.02 sec 
[01/24 03:38:20    247s] (I)       | +-Create route DB                          6.08%  139.00 sec  139.04 sec  0.03 sec  0.03 sec 
[01/24 03:38:20    247s] (I)       | | +-Import route data (1T)                 6.00%  139.00 sec  139.04 sec  0.03 sec  0.03 sec 
[01/24 03:38:20    247s] (I)       | | | +-Read blockages ( Layer 2-11 )        0.79%  139.01 sec  139.01 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       | | | | +-Read routing blockages             0.00%  139.01 sec  139.01 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       | | | | +-Read instance blockages            0.38%  139.01 sec  139.01 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       | | | | +-Read PG blockages                  0.13%  139.01 sec  139.01 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       | | | | +-Read clock blockages               0.01%  139.01 sec  139.01 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       | | | | +-Read other blockages               0.01%  139.01 sec  139.01 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       | | | | +-Read halo blockages                0.02%  139.01 sec  139.01 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       | | | | +-Read boundary cut boxes            0.00%  139.01 sec  139.01 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       | | | +-Read blackboxes                      0.00%  139.01 sec  139.01 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       | | | +-Read prerouted                       0.11%  139.01 sec  139.01 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       | | | +-Read unlegalized nets                0.17%  139.01 sec  139.01 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       | | | +-Read nets                            0.72%  139.01 sec  139.02 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       | | | +-Set up via pillars                   0.01%  139.02 sec  139.02 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       | | | +-Initialize 3D grid graph             0.04%  139.02 sec  139.02 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       | | | +-Model blockage capacity              2.68%  139.02 sec  139.03 sec  0.01 sec  0.02 sec 
[01/24 03:38:20    247s] (I)       | | | | +-Initialize 3D capacity             2.49%  139.02 sec  139.03 sec  0.01 sec  0.02 sec 
[01/24 03:38:20    247s] (I)       | +-Read aux data                            0.27%  139.04 sec  139.04 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       | +-Others data preparation                  0.17%  139.04 sec  139.04 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       | +-Create route kernel                      0.91%  139.04 sec  139.04 sec  0.00 sec  0.01 sec 
[01/24 03:38:20    247s] (I)       +-Global Routing                            27.80%  139.05 sec  139.19 sec  0.15 sec  0.15 sec 
[01/24 03:38:20    247s] (I)       | +-Initialization                           0.52%  139.05 sec  139.05 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       | +-Net group 1                             25.77%  139.05 sec  139.19 sec  0.14 sec  0.14 sec 
[01/24 03:38:20    247s] (I)       | | +-Generate topology                      2.33%  139.05 sec  139.06 sec  0.01 sec  0.01 sec 
[01/24 03:38:20    247s] (I)       | | +-Phase 1a                               5.51%  139.07 sec  139.09 sec  0.03 sec  0.03 sec 
[01/24 03:38:20    247s] (I)       | | | +-Pattern routing (1T)                 4.77%  139.07 sec  139.09 sec  0.03 sec  0.02 sec 
[01/24 03:38:20    247s] (I)       | | | +-Add via demand to 2D                 0.63%  139.09 sec  139.09 sec  0.00 sec  0.01 sec 
[01/24 03:38:20    247s] (I)       | | +-Phase 1b                               0.03%  139.10 sec  139.10 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       | | +-Phase 1c                               0.00%  139.10 sec  139.10 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       | | +-Phase 1d                               0.00%  139.10 sec  139.10 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       | | +-Phase 1e                               0.16%  139.10 sec  139.10 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       | | | +-Route legalization                   0.10%  139.10 sec  139.10 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       | | | | +-Legalize Reach Aware Violations    0.08%  139.10 sec  139.10 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       | | +-Phase 1l                              16.74%  139.10 sec  139.19 sec  0.09 sec  0.09 sec 
[01/24 03:38:20    247s] (I)       | | | +-Layer assignment (1T)               16.34%  139.10 sec  139.19 sec  0.09 sec  0.09 sec 
[01/24 03:38:20    247s] (I)       | +-Clean cong LA                            0.00%  139.19 sec  139.19 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       +-Export 3D cong map                         1.03%  139.19 sec  139.20 sec  0.01 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       | +-Export 2D cong map                       0.09%  139.20 sec  139.20 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       +-Extract Global 3D Wires                    0.51%  139.20 sec  139.20 sec  0.00 sec  0.01 sec 
[01/24 03:38:20    247s] (I)       +-Track Assignment (1T)                     25.19%  139.20 sec  139.34 sec  0.13 sec  0.13 sec 
[01/24 03:38:20    247s] (I)       | +-Initialization                           0.13%  139.20 sec  139.20 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       | +-Track Assignment Kernel                 24.61%  139.20 sec  139.34 sec  0.13 sec  0.13 sec 
[01/24 03:38:20    247s] (I)       | +-Free Memory                              0.01%  139.34 sec  139.34 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)       +-Export                                    28.78%  139.34 sec  139.49 sec  0.15 sec  0.15 sec 
[01/24 03:38:20    247s] (I)       | +-Export DB wires                          9.88%  139.34 sec  139.39 sec  0.05 sec  0.05 sec 
[01/24 03:38:20    247s] (I)       | | +-Export all nets                        7.58%  139.34 sec  139.38 sec  0.04 sec  0.04 sec 
[01/24 03:38:20    247s] (I)       | | +-Set wire vias                          1.76%  139.38 sec  139.39 sec  0.01 sec  0.01 sec 
[01/24 03:38:20    247s] (I)       | +-Report wirelength                        3.82%  139.39 sec  139.41 sec  0.02 sec  0.02 sec 
[01/24 03:38:20    247s] (I)       | +-Update net boxes                         3.85%  139.41 sec  139.43 sec  0.02 sec  0.03 sec 
[01/24 03:38:20    247s] (I)       | +-Update timing                           11.10%  139.43 sec  139.49 sec  0.06 sec  0.05 sec 
[01/24 03:38:20    247s] (I)       +-Postprocess design                         0.60%  139.49 sec  139.50 sec  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)      ====================== Summary by functions ======================
[01/24 03:38:20    247s] (I)       Lv  Step                                   %      Real       CPU 
[01/24 03:38:20    247s] (I)      ------------------------------------------------------------------
[01/24 03:38:20    247s] (I)        0  Early Global Route kernel        100.00%  0.53 sec  0.53 sec 
[01/24 03:38:20    247s] (I)        1  Export                            28.78%  0.15 sec  0.15 sec 
[01/24 03:38:20    247s] (I)        1  Global Routing                    27.80%  0.15 sec  0.15 sec 
[01/24 03:38:20    247s] (I)        1  Track Assignment (1T)             25.19%  0.13 sec  0.13 sec 
[01/24 03:38:20    247s] (I)        1  Import and model                  14.35%  0.08 sec  0.08 sec 
[01/24 03:38:20    247s] (I)        1  Export 3D cong map                 1.03%  0.01 sec  0.00 sec 
[01/24 03:38:20    247s] (I)        1  Postprocess design                 0.60%  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)        1  Extract Global 3D Wires            0.51%  0.00 sec  0.01 sec 
[01/24 03:38:20    247s] (I)        2  Net group 1                       25.77%  0.14 sec  0.14 sec 
[01/24 03:38:20    247s] (I)        2  Track Assignment Kernel           24.61%  0.13 sec  0.13 sec 
[01/24 03:38:20    247s] (I)        2  Update timing                     11.10%  0.06 sec  0.05 sec 
[01/24 03:38:20    247s] (I)        2  Export DB wires                    9.88%  0.05 sec  0.05 sec 
[01/24 03:38:20    247s] (I)        2  Create place DB                    6.54%  0.03 sec  0.04 sec 
[01/24 03:38:20    247s] (I)        2  Create route DB                    6.08%  0.03 sec  0.03 sec 
[01/24 03:38:20    247s] (I)        2  Update net boxes                   3.85%  0.02 sec  0.03 sec 
[01/24 03:38:20    247s] (I)        2  Report wirelength                  3.82%  0.02 sec  0.02 sec 
[01/24 03:38:20    247s] (I)        2  Create route kernel                0.91%  0.00 sec  0.01 sec 
[01/24 03:38:20    247s] (I)        2  Initialization                     0.65%  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)        2  Read aux data                      0.27%  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)        2  Others data preparation            0.17%  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)        2  Export 2D cong map                 0.09%  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)        3  Phase 1l                          16.74%  0.09 sec  0.09 sec 
[01/24 03:38:20    247s] (I)        3  Export all nets                    7.58%  0.04 sec  0.04 sec 
[01/24 03:38:20    247s] (I)        3  Import place data                  6.51%  0.03 sec  0.04 sec 
[01/24 03:38:20    247s] (I)        3  Import route data (1T)             6.00%  0.03 sec  0.03 sec 
[01/24 03:38:20    247s] (I)        3  Phase 1a                           5.51%  0.03 sec  0.03 sec 
[01/24 03:38:20    247s] (I)        3  Generate topology                  2.33%  0.01 sec  0.01 sec 
[01/24 03:38:20    247s] (I)        3  Set wire vias                      1.76%  0.01 sec  0.01 sec 
[01/24 03:38:20    247s] (I)        3  Phase 1e                           0.16%  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)        3  Phase 1b                           0.03%  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)        3  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)        3  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)        4  Layer assignment (1T)             16.34%  0.09 sec  0.09 sec 
[01/24 03:38:20    247s] (I)        4  Pattern routing (1T)               4.77%  0.03 sec  0.02 sec 
[01/24 03:38:20    247s] (I)        4  Read nets                          4.71%  0.03 sec  0.02 sec 
[01/24 03:38:20    247s] (I)        4  Model blockage capacity            2.68%  0.01 sec  0.02 sec 
[01/24 03:38:20    247s] (I)        4  Read instances and placement       1.80%  0.01 sec  0.01 sec 
[01/24 03:38:20    247s] (I)        4  Read blockages ( Layer 2-11 )      0.79%  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)        4  Add via demand to 2D               0.63%  0.00 sec  0.01 sec 
[01/24 03:38:20    247s] (I)        4  Read unlegalized nets              0.17%  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)        4  Read prerouted                     0.11%  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)        4  Route legalization                 0.10%  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)        4  Initialize 3D grid graph           0.04%  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)        4  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)        4  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)        5  Initialize 3D capacity             2.49%  0.01 sec  0.02 sec 
[01/24 03:38:20    247s] (I)        5  Read instance blockages            0.38%  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)        5  Read PG blockages                  0.13%  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)        5  Legalize Reach Aware Violations    0.08%  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)        5  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)        5  Read clock blockages               0.01%  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)        5  Read other blockages               0.01%  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[01/24 03:38:20    247s] {MMLU 0 0 10171}
[01/24 03:38:20    247s] ### Creating LA Mngr. totSessionCpu=0:04:08 mem=2078.8M
[01/24 03:38:20    247s] 
[01/24 03:38:20    247s] Trim Metal Layers:
[01/24 03:38:20    247s] LayerId::1 widthSet size::1
[01/24 03:38:20    247s] LayerId::2 widthSet size::1
[01/24 03:38:20    247s] LayerId::3 widthSet size::1
[01/24 03:38:20    247s] LayerId::4 widthSet size::1
[01/24 03:38:20    247s] LayerId::5 widthSet size::1
[01/24 03:38:20    247s] LayerId::6 widthSet size::1
[01/24 03:38:20    247s] LayerId::7 widthSet size::1
[01/24 03:38:20    247s] LayerId::8 widthSet size::1
[01/24 03:38:20    247s] LayerId::9 widthSet size::1
[01/24 03:38:20    247s] LayerId::10 widthSet size::1
[01/24 03:38:20    247s] LayerId::11 widthSet size::1
[01/24 03:38:20    247s] Updating RC grid for preRoute extraction ...
[01/24 03:38:20    247s] eee: pegSigSF::1.070000
[01/24 03:38:20    247s] Initializing multi-corner resistance tables ...
[01/24 03:38:20    247s] eee: l::1 avDens::0.088967 usedTrk::1457.281459 availTrk::16380.000000 sigTrk::1457.281459
[01/24 03:38:20    247s] eee: l::2 avDens::0.252507 usedTrk::3303.164646 availTrk::13081.500000 sigTrk::3303.164646
[01/24 03:38:20    247s] eee: l::3 avDens::0.310240 usedTrk::4299.926224 availTrk::13860.000000 sigTrk::4299.926224
[01/24 03:38:20    247s] eee: l::4 avDens::0.121897 usedTrk::1563.331548 availTrk::12825.000000 sigTrk::1563.331548
[01/24 03:38:20    247s] eee: l::5 avDens::0.104546 usedTrk::1279.644277 availTrk::12240.000000 sigTrk::1279.644277
[01/24 03:38:20    247s] eee: l::6 avDens::0.019075 usedTrk::97.853509 availTrk::5130.000000 sigTrk::97.853509
[01/24 03:38:20    247s] eee: l::7 avDens::0.019329 usedTrk::41.750877 availTrk::2160.000000 sigTrk::41.750877
[01/24 03:38:20    247s] eee: l::8 avDens::0.011665 usedTrk::9.973977 availTrk::855.000000 sigTrk::9.973977
[01/24 03:38:20    247s] eee: l::9 avDens::0.016498 usedTrk::14.847953 availTrk::900.000000 sigTrk::14.847953
[01/24 03:38:20    247s] eee: l::10 avDens::0.059646 usedTrk::79.556462 availTrk::1333.800000 sigTrk::79.556462
[01/24 03:38:20    247s] eee: l::11 avDens::0.054463 usedTrk::139.208509 availTrk::2556.000000 sigTrk::139.208509
[01/24 03:38:20    247s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:38:20    247s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.259794 uaWl=1.000000 uaWlH=0.283796 aWlH=0.000000 lMod=0 pMax=0.825200 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 03:38:20    247s] ### Creating LA Mngr, finished. totSessionCpu=0:04:08 mem=2078.8M
[01/24 03:38:20    247s] Extraction called for design 'picorv32' of instances=9204 and nets=10383 using extraction engine 'preRoute' .
[01/24 03:38:20    247s] PreRoute RC Extraction called for design picorv32.
[01/24 03:38:20    247s] RC Extraction called in multi-corner(1) mode.
[01/24 03:38:20    247s] RCMode: PreRoute
[01/24 03:38:20    247s]       RC Corner Indexes            0   
[01/24 03:38:20    247s] Capacitance Scaling Factor   : 1.00000 
[01/24 03:38:20    247s] Resistance Scaling Factor    : 1.00000 
[01/24 03:38:20    247s] Clock Cap. Scaling Factor    : 1.00000 
[01/24 03:38:20    247s] Clock Res. Scaling Factor    : 1.00000 
[01/24 03:38:20    247s] Shrink Factor                : 1.00000
[01/24 03:38:20    247s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/24 03:38:20    247s] Using Quantus QRC technology file ...
[01/24 03:38:20    247s] 
[01/24 03:38:20    247s] Trim Metal Layers:
[01/24 03:38:20    247s] LayerId::1 widthSet size::1
[01/24 03:38:20    247s] LayerId::2 widthSet size::1
[01/24 03:38:20    247s] LayerId::3 widthSet size::1
[01/24 03:38:20    247s] LayerId::4 widthSet size::1
[01/24 03:38:20    247s] LayerId::5 widthSet size::1
[01/24 03:38:20    247s] LayerId::6 widthSet size::1
[01/24 03:38:20    247s] LayerId::7 widthSet size::1
[01/24 03:38:20    247s] LayerId::8 widthSet size::1
[01/24 03:38:20    247s] LayerId::9 widthSet size::1
[01/24 03:38:20    247s] LayerId::10 widthSet size::1
[01/24 03:38:20    247s] LayerId::11 widthSet size::1
[01/24 03:38:20    247s] Updating RC grid for preRoute extraction ...
[01/24 03:38:20    247s] eee: pegSigSF::1.070000
[01/24 03:38:20    247s] Initializing multi-corner resistance tables ...
[01/24 03:38:20    247s] eee: l::1 avDens::0.088967 usedTrk::1457.281459 availTrk::16380.000000 sigTrk::1457.281459
[01/24 03:38:20    247s] eee: l::2 avDens::0.252507 usedTrk::3303.164646 availTrk::13081.500000 sigTrk::3303.164646
[01/24 03:38:20    247s] eee: l::3 avDens::0.310240 usedTrk::4299.926224 availTrk::13860.000000 sigTrk::4299.926224
[01/24 03:38:20    247s] eee: l::4 avDens::0.121897 usedTrk::1563.331548 availTrk::12825.000000 sigTrk::1563.331548
[01/24 03:38:20    247s] eee: l::5 avDens::0.104546 usedTrk::1279.644277 availTrk::12240.000000 sigTrk::1279.644277
[01/24 03:38:20    247s] eee: l::6 avDens::0.019075 usedTrk::97.853509 availTrk::5130.000000 sigTrk::97.853509
[01/24 03:38:20    247s] eee: l::7 avDens::0.019329 usedTrk::41.750877 availTrk::2160.000000 sigTrk::41.750877
[01/24 03:38:20    247s] eee: l::8 avDens::0.011665 usedTrk::9.973977 availTrk::855.000000 sigTrk::9.973977
[01/24 03:38:20    247s] eee: l::9 avDens::0.016498 usedTrk::14.847953 availTrk::900.000000 sigTrk::14.847953
[01/24 03:38:20    247s] eee: l::10 avDens::0.059646 usedTrk::79.556462 availTrk::1333.800000 sigTrk::79.556462
[01/24 03:38:20    247s] eee: l::11 avDens::0.054463 usedTrk::139.208509 availTrk::2556.000000 sigTrk::139.208509
[01/24 03:38:20    247s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:38:20    247s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.259794 uaWl=1.000000 uaWlH=0.283796 aWlH=0.000000 lMod=0 pMax=0.825200 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 03:38:20    247s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2078.820M)
[01/24 03:38:20    247s] All LLGs are deleted
[01/24 03:38:20    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:20    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:20    247s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2078.8M, EPOCH TIME: 1706060300.622400
[01/24 03:38:20    247s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2078.8M, EPOCH TIME: 1706060300.622699
[01/24 03:38:20    247s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2078.8M, EPOCH TIME: 1706060300.625151
[01/24 03:38:20    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:20    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:20    247s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2078.8M, EPOCH TIME: 1706060300.626917
[01/24 03:38:20    247s] Max number of tech site patterns supported in site array is 256.
[01/24 03:38:20    247s] Core basic site is CoreSite
[01/24 03:38:20    247s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2078.8M, EPOCH TIME: 1706060300.654023
[01/24 03:38:20    247s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 03:38:20    247s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 03:38:20    247s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2078.8M, EPOCH TIME: 1706060300.655614
[01/24 03:38:20    247s] Fast DP-INIT is on for default
[01/24 03:38:20    247s] Atter site array init, number of instance map data is 0.
[01/24 03:38:20    247s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2078.8M, EPOCH TIME: 1706060300.659201
[01/24 03:38:20    247s] 
[01/24 03:38:20    247s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:38:20    247s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.037, MEM:2078.8M, EPOCH TIME: 1706060300.662072
[01/24 03:38:20    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:20    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:20    247s] Starting delay calculation for Setup views
[01/24 03:38:20    247s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 03:38:20    247s] #################################################################################
[01/24 03:38:20    247s] # Design Stage: PreRoute
[01/24 03:38:20    247s] # Design Name: picorv32
[01/24 03:38:20    247s] # Design Mode: 45nm
[01/24 03:38:20    247s] # Analysis Mode: MMMC Non-OCV 
[01/24 03:38:20    247s] # Parasitics Mode: No SPEF/RCDB 
[01/24 03:38:20    247s] # Signoff Settings: SI Off 
[01/24 03:38:20    247s] #################################################################################
[01/24 03:38:21    248s] Calculate delays in Single mode...
[01/24 03:38:21    248s] Topological Sorting (REAL = 0:00:00.0, MEM = 2080.8M, InitMEM = 2080.8M)
[01/24 03:38:21    248s] Start delay calculation (fullDC) (1 T). (MEM=2080.84)
[01/24 03:38:21    248s] End AAE Lib Interpolated Model. (MEM=2092.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:38:22    249s] Total number of fetched objects 10229
[01/24 03:38:22    249s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 03:38:22    249s] End delay calculation. (MEM=2100.77 CPU=0:00:01.4 REAL=0:00:01.0)
[01/24 03:38:22    249s] End delay calculation (fullDC). (MEM=2100.77 CPU=0:00:01.8 REAL=0:00:01.0)
[01/24 03:38:22    249s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 2100.8M) ***
[01/24 03:38:23    250s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:04:10 mem=2100.8M)
[01/24 03:38:23    250s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.185  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2359   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2116.0M, EPOCH TIME: 1706060303.249062
[01/24 03:38:23    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:23    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:23    250s] 
[01/24 03:38:23    250s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:38:23    250s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2116.0M, EPOCH TIME: 1706060303.282386
[01/24 03:38:23    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:23    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:23    250s] Density: 71.177%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1525.6M, totSessionCpu=0:04:10 **
[01/24 03:38:23    250s] *** InitOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:05.1/0:00:05.1 (1.0), totSession cpu/real = 0:04:10.5/0:20:02.9 (0.2), mem = 2071.0M
[01/24 03:38:23    250s] 
[01/24 03:38:23    250s] =============================================================================================
[01/24 03:38:23    250s]  Step TAT Report : InitOpt #1 / place_opt_design #2                             21.35-s114_1
[01/24 03:38:23    250s] =============================================================================================
[01/24 03:38:23    250s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:38:23    250s] ---------------------------------------------------------------------------------------------
[01/24 03:38:23    250s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:38:23    250s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.1 % )     0:00:02.7 /  0:00:02.7    1.0
[01/24 03:38:23    250s] [ DrvReport              ]      1   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.1    1.0
[01/24 03:38:23    250s] [ CellServerInit         ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 03:38:23    250s] [ LibAnalyzerInit        ]      2   0:00:01.4  (  27.0 % )     0:00:01.4 /  0:00:01.4    1.0
[01/24 03:38:23    250s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:38:23    250s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:38:23    250s] [ EarlyGlobalRoute       ]      1   0:00:00.5  (  10.7 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 03:38:23    250s] [ ExtractRC              ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:38:23    250s] [ TimingUpdate           ]      1   0:00:00.3  (   6.4 % )     0:00:02.4 /  0:00:02.4    1.0
[01/24 03:38:23    250s] [ FullDelayCalc          ]      1   0:00:02.1  (  40.7 % )     0:00:02.1 /  0:00:02.1    1.0
[01/24 03:38:23    250s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 03:38:23    250s] [ MISC                   ]          0:00:00.3  (   6.5 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 03:38:23    250s] ---------------------------------------------------------------------------------------------
[01/24 03:38:23    250s]  InitOpt #1 TOTAL                   0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:05.1    1.0
[01/24 03:38:23    250s] ---------------------------------------------------------------------------------------------
[01/24 03:38:23    250s] 
[01/24 03:38:23    250s] ** INFO : this run is activating medium effort placeOptDesign flow
[01/24 03:38:23    250s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:38:23    250s] ### Creating PhyDesignMc. totSessionCpu=0:04:10 mem=2071.0M
[01/24 03:38:23    250s] OPERPROF: Starting DPlace-Init at level 1, MEM:2071.0M, EPOCH TIME: 1706060303.290553
[01/24 03:38:23    250s] Processing tracks to init pin-track alignment.
[01/24 03:38:23    250s] z: 2, totalTracks: 1
[01/24 03:38:23    250s] z: 4, totalTracks: 1
[01/24 03:38:23    250s] z: 6, totalTracks: 1
[01/24 03:38:23    250s] z: 8, totalTracks: 1
[01/24 03:38:23    250s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:38:23    250s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2071.0M, EPOCH TIME: 1706060303.299599
[01/24 03:38:23    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:23    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:23    250s] 
[01/24 03:38:23    250s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:38:23    250s] OPERPROF:     Starting CMU at level 3, MEM:2071.0M, EPOCH TIME: 1706060303.331741
[01/24 03:38:23    250s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2071.0M, EPOCH TIME: 1706060303.332726
[01/24 03:38:23    250s] 
[01/24 03:38:23    250s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:38:23    250s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2071.0M, EPOCH TIME: 1706060303.334039
[01/24 03:38:23    250s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2071.0M, EPOCH TIME: 1706060303.334132
[01/24 03:38:23    250s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2071.0M, EPOCH TIME: 1706060303.334198
[01/24 03:38:23    250s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2071.0MB).
[01/24 03:38:23    250s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.046, MEM:2071.0M, EPOCH TIME: 1706060303.336134
[01/24 03:38:23    250s] TotalInstCnt at PhyDesignMc Initialization: 9204
[01/24 03:38:23    250s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:11 mem=2071.0M
[01/24 03:38:23    250s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2071.0M, EPOCH TIME: 1706060303.349849
[01/24 03:38:23    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:23    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:23    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:23    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:23    250s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.026, MEM:2071.0M, EPOCH TIME: 1706060303.375662
[01/24 03:38:23    250s] TotalInstCnt at PhyDesignMc Destruction: 9204
[01/24 03:38:23    250s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:38:23    250s] ### Creating PhyDesignMc. totSessionCpu=0:04:11 mem=2071.0M
[01/24 03:38:23    250s] OPERPROF: Starting DPlace-Init at level 1, MEM:2071.0M, EPOCH TIME: 1706060303.376148
[01/24 03:38:23    250s] Processing tracks to init pin-track alignment.
[01/24 03:38:23    250s] z: 2, totalTracks: 1
[01/24 03:38:23    250s] z: 4, totalTracks: 1
[01/24 03:38:23    250s] z: 6, totalTracks: 1
[01/24 03:38:23    250s] z: 8, totalTracks: 1
[01/24 03:38:23    250s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:38:23    250s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2071.0M, EPOCH TIME: 1706060303.384850
[01/24 03:38:23    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:23    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:23    250s] 
[01/24 03:38:23    250s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:38:23    250s] OPERPROF:     Starting CMU at level 3, MEM:2071.0M, EPOCH TIME: 1706060303.415806
[01/24 03:38:23    250s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2071.0M, EPOCH TIME: 1706060303.416714
[01/24 03:38:23    250s] 
[01/24 03:38:23    250s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:38:23    250s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:2071.0M, EPOCH TIME: 1706060303.418019
[01/24 03:38:23    250s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2071.0M, EPOCH TIME: 1706060303.418105
[01/24 03:38:23    250s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2071.0M, EPOCH TIME: 1706060303.418167
[01/24 03:38:23    250s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2071.0MB).
[01/24 03:38:23    250s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.044, MEM:2071.0M, EPOCH TIME: 1706060303.419788
[01/24 03:38:23    250s] TotalInstCnt at PhyDesignMc Initialization: 9204
[01/24 03:38:23    250s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:11 mem=2071.0M
[01/24 03:38:23    250s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2071.0M, EPOCH TIME: 1706060303.433232
[01/24 03:38:23    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:23    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:23    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:23    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:23    250s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.025, MEM:2071.0M, EPOCH TIME: 1706060303.458570
[01/24 03:38:23    250s] TotalInstCnt at PhyDesignMc Destruction: 9204
[01/24 03:38:23    250s] *** Starting optimizing excluded clock nets MEM= 2071.0M) ***
[01/24 03:38:23    250s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2071.0M) ***
[01/24 03:38:23    250s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[01/24 03:38:23    250s] Begin: GigaOpt Route Type Constraints Refinement
[01/24 03:38:23    250s] *** CongRefineRouteType #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:10.6/0:20:03.1 (0.2), mem = 2071.0M
[01/24 03:38:23    250s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.11
[01/24 03:38:23    250s] ### Creating RouteCongInterface, started
[01/24 03:38:23    250s] #optDebug: Start CG creation (mem=2071.0M)
[01/24 03:38:23    250s]  ...initializing CG  maxDriveDist 1248.131000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 124.813000 
[01/24 03:38:23    250s] (cpu=0:00:00.2, mem=2266.4M)
[01/24 03:38:23    250s]  ...processing cgPrt (cpu=0:00:00.2, mem=2266.4M)
[01/24 03:38:23    250s]  ...processing cgEgp (cpu=0:00:00.2, mem=2266.4M)
[01/24 03:38:23    250s]  ...processing cgPbk (cpu=0:00:00.2, mem=2266.4M)
[01/24 03:38:23    250s]  ...processing cgNrb(cpu=0:00:00.2, mem=2266.4M)
[01/24 03:38:23    250s]  ...processing cgObs (cpu=0:00:00.2, mem=2266.4M)
[01/24 03:38:23    250s]  ...processing cgCon (cpu=0:00:00.2, mem=2266.4M)
[01/24 03:38:23    250s]  ...processing cgPdm (cpu=0:00:00.2, mem=2266.4M)
[01/24 03:38:23    250s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2266.4M)
[01/24 03:38:23    250s] 
[01/24 03:38:23    250s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 03:38:23    250s] 
[01/24 03:38:23    250s] #optDebug: {0, 1.000}
[01/24 03:38:23    250s] ### Creating RouteCongInterface, finished
[01/24 03:38:23    250s] Updated routing constraints on 0 nets.
[01/24 03:38:23    250s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.11
[01/24 03:38:23    250s] Bottom Preferred Layer:
[01/24 03:38:23    250s]     None
[01/24 03:38:23    250s] Via Pillar Rule:
[01/24 03:38:23    250s]     None
[01/24 03:38:23    250s] *** CongRefineRouteType #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:04:10.8/0:20:03.3 (0.2), mem = 2266.4M
[01/24 03:38:23    250s] 
[01/24 03:38:23    250s] =============================================================================================
[01/24 03:38:23    250s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #2                 21.35-s114_1
[01/24 03:38:23    250s] =============================================================================================
[01/24 03:38:23    250s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:38:23    250s] ---------------------------------------------------------------------------------------------
[01/24 03:38:23    250s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  95.0 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 03:38:23    250s] [ MISC                   ]          0:00:00.0  (   5.0 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:38:23    250s] ---------------------------------------------------------------------------------------------
[01/24 03:38:23    250s]  CongRefineRouteType #1 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 03:38:23    250s] ---------------------------------------------------------------------------------------------
[01/24 03:38:23    250s] 
[01/24 03:38:23    250s] End: GigaOpt Route Type Constraints Refinement
[01/24 03:38:23    250s] The useful skew maximum allowed delay set by user is: 1
[01/24 03:38:24    251s] Deleting Lib Analyzer.
[01/24 03:38:24    251s] *** SimplifyNetlist #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:11.2/0:20:03.7 (0.2), mem = 2173.4M
[01/24 03:38:24    251s] Info: 59 clock nets excluded from IPO operation.
[01/24 03:38:24    251s] ### Creating LA Mngr. totSessionCpu=0:04:11 mem=2173.4M
[01/24 03:38:24    251s] ### Creating LA Mngr, finished. totSessionCpu=0:04:11 mem=2173.4M
[01/24 03:38:24    251s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/24 03:38:24    251s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.12
[01/24 03:38:24    251s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:38:24    251s] ### Creating PhyDesignMc. totSessionCpu=0:04:11 mem=2173.4M
[01/24 03:38:24    251s] OPERPROF: Starting DPlace-Init at level 1, MEM:2173.4M, EPOCH TIME: 1706060304.090192
[01/24 03:38:24    251s] Processing tracks to init pin-track alignment.
[01/24 03:38:24    251s] z: 2, totalTracks: 1
[01/24 03:38:24    251s] z: 4, totalTracks: 1
[01/24 03:38:24    251s] z: 6, totalTracks: 1
[01/24 03:38:24    251s] z: 8, totalTracks: 1
[01/24 03:38:24    251s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:38:24    251s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2173.4M, EPOCH TIME: 1706060304.099479
[01/24 03:38:24    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:24    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:24    251s] 
[01/24 03:38:24    251s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:38:24    251s] OPERPROF:     Starting CMU at level 3, MEM:2173.4M, EPOCH TIME: 1706060304.130981
[01/24 03:38:24    251s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2173.4M, EPOCH TIME: 1706060304.131951
[01/24 03:38:24    251s] 
[01/24 03:38:24    251s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:38:24    251s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2173.4M, EPOCH TIME: 1706060304.133235
[01/24 03:38:24    251s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2173.4M, EPOCH TIME: 1706060304.133321
[01/24 03:38:24    251s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2173.4M, EPOCH TIME: 1706060304.133385
[01/24 03:38:24    251s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2173.4MB).
[01/24 03:38:24    251s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:2173.4M, EPOCH TIME: 1706060304.135141
[01/24 03:38:24    251s] TotalInstCnt at PhyDesignMc Initialization: 9204
[01/24 03:38:24    251s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:11 mem=2173.4M
[01/24 03:38:24    251s] ### Creating RouteCongInterface, started
[01/24 03:38:24    251s] 
[01/24 03:38:24    251s] Creating Lib Analyzer ...
[01/24 03:38:24    251s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 03:38:24    251s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 03:38:24    251s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 03:38:24    251s] 
[01/24 03:38:24    251s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:38:24    252s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:12 mem=2189.4M
[01/24 03:38:24    252s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:12 mem=2189.4M
[01/24 03:38:24    252s] Creating Lib Analyzer, finished. 
[01/24 03:38:24    252s] 
[01/24 03:38:24    252s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 03:38:24    252s] 
[01/24 03:38:24    252s] #optDebug: {0, 1.000}
[01/24 03:38:24    252s] ### Creating RouteCongInterface, finished
[01/24 03:38:24    252s] {MG  {8 0 3.8 0.0918237}  {10 0 13.1 0.315438} }
[01/24 03:38:25    252s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2246.6M, EPOCH TIME: 1706060305.026502
[01/24 03:38:25    252s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2246.6M, EPOCH TIME: 1706060305.026742
[01/24 03:38:25    252s] 
[01/24 03:38:25    252s] Netlist preparation processing... 
[01/24 03:38:25    252s] Removed 0 instance
[01/24 03:38:25    252s] *info: Marking 0 isolation instances dont touch
[01/24 03:38:25    252s] *info: Marking 0 level shifter instances dont touch
[01/24 03:38:25    252s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2265.7M, EPOCH TIME: 1706060305.076138
[01/24 03:38:25    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9204).
[01/24 03:38:25    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:25    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:25    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:25    252s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.027, MEM:2189.7M, EPOCH TIME: 1706060305.102845
[01/24 03:38:25    252s] TotalInstCnt at PhyDesignMc Destruction: 9204
[01/24 03:38:25    252s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.12
[01/24 03:38:25    252s] *** SimplifyNetlist #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:04:12.3/0:20:04.8 (0.2), mem = 2189.7M
[01/24 03:38:25    252s] 
[01/24 03:38:25    252s] =============================================================================================
[01/24 03:38:25    252s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #2                     21.35-s114_1
[01/24 03:38:25    252s] =============================================================================================
[01/24 03:38:25    252s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:38:25    252s] ---------------------------------------------------------------------------------------------
[01/24 03:38:25    252s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  61.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:38:25    252s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:38:25    252s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   9.6 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:38:25    252s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.2
[01/24 03:38:25    252s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:38:25    252s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:38:25    252s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:38:25    252s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:38:25    252s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:38:25    252s] [ MISC                   ]          0:00:00.2  (  22.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 03:38:25    252s] ---------------------------------------------------------------------------------------------
[01/24 03:38:25    252s]  SimplifyNetlist #1 TOTAL           0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[01/24 03:38:25    252s] ---------------------------------------------------------------------------------------------
[01/24 03:38:25    252s] 
[01/24 03:38:25    252s] 
[01/24 03:38:25    252s] Active setup views:
[01/24 03:38:25    252s]  default_emulate_view
[01/24 03:38:25    252s]   Dominating endpoints: 0
[01/24 03:38:25    252s]   Dominating TNS: -0.000
[01/24 03:38:25    252s] 
[01/24 03:38:25    252s] Deleting Lib Analyzer.
[01/24 03:38:25    252s] Begin: GigaOpt Global Optimization
[01/24 03:38:25    252s] *info: use new DP (enabled)
[01/24 03:38:25    252s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/24 03:38:25    252s] Info: 59 clock nets excluded from IPO operation.
[01/24 03:38:25    252s] *** GlobalOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:12.5/0:20:05.0 (0.2), mem = 2189.8M
[01/24 03:38:25    252s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.13
[01/24 03:38:25    252s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:38:25    252s] ### Creating PhyDesignMc. totSessionCpu=0:04:13 mem=2189.8M
[01/24 03:38:25    252s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 03:38:25    252s] OPERPROF: Starting DPlace-Init at level 1, MEM:2189.8M, EPOCH TIME: 1706060305.375983
[01/24 03:38:25    252s] Processing tracks to init pin-track alignment.
[01/24 03:38:25    252s] z: 2, totalTracks: 1
[01/24 03:38:25    252s] z: 4, totalTracks: 1
[01/24 03:38:25    252s] z: 6, totalTracks: 1
[01/24 03:38:25    252s] z: 8, totalTracks: 1
[01/24 03:38:25    252s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:38:25    252s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2189.8M, EPOCH TIME: 1706060305.384888
[01/24 03:38:25    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:25    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:25    252s] 
[01/24 03:38:25    252s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:38:25    252s] OPERPROF:     Starting CMU at level 3, MEM:2189.8M, EPOCH TIME: 1706060305.416387
[01/24 03:38:25    252s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2189.8M, EPOCH TIME: 1706060305.417361
[01/24 03:38:25    252s] 
[01/24 03:38:25    252s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:38:25    252s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2189.8M, EPOCH TIME: 1706060305.418646
[01/24 03:38:25    252s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2189.8M, EPOCH TIME: 1706060305.418732
[01/24 03:38:25    252s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2189.8M, EPOCH TIME: 1706060305.418804
[01/24 03:38:25    252s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2189.8MB).
[01/24 03:38:25    252s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.045, MEM:2189.8M, EPOCH TIME: 1706060305.420624
[01/24 03:38:25    252s] TotalInstCnt at PhyDesignMc Initialization: 9204
[01/24 03:38:25    252s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:13 mem=2189.8M
[01/24 03:38:25    252s] ### Creating RouteCongInterface, started
[01/24 03:38:25    252s] 
[01/24 03:38:25    252s] Creating Lib Analyzer ...
[01/24 03:38:25    252s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 03:38:25    252s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 03:38:25    252s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 03:38:25    252s] 
[01/24 03:38:25    252s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:38:26    253s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:13 mem=2189.8M
[01/24 03:38:26    253s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:13 mem=2189.8M
[01/24 03:38:26    253s] Creating Lib Analyzer, finished. 
[01/24 03:38:26    253s] 
[01/24 03:38:26    253s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 03:38:26    253s] 
[01/24 03:38:26    253s] #optDebug: {0, 1.000}
[01/24 03:38:26    253s] ### Creating RouteCongInterface, finished
[01/24 03:38:26    253s] {MG  {8 0 3.8 0.0918237}  {10 0 13.1 0.315438} }
[01/24 03:38:26    253s] *info: 59 clock nets excluded
[01/24 03:38:26    253s] *info: 47 no-driver nets excluded.
[01/24 03:38:26    253s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2247.1M, EPOCH TIME: 1706060306.467513
[01/24 03:38:26    253s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:2247.1M, EPOCH TIME: 1706060306.467743
[01/24 03:38:26    253s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/24 03:38:26    253s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
[01/24 03:38:26    253s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                     |
[01/24 03:38:26    253s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
[01/24 03:38:26    253s] |   0.000|   0.000|   71.18%|   0:00:00.0| 2247.1M|default_emulate_view|       NA| NA                                                |
[01/24 03:38:26    253s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
[01/24 03:38:26    253s] 
[01/24 03:38:26    253s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2247.1M) ***
[01/24 03:38:26    253s] 
[01/24 03:38:26    253s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2247.1M) ***
[01/24 03:38:26    253s] Bottom Preferred Layer:
[01/24 03:38:26    253s]     None
[01/24 03:38:26    253s] Via Pillar Rule:
[01/24 03:38:26    253s]     None
[01/24 03:38:26    253s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/24 03:38:26    253s] Total-nets :: 10141, Stn-nets :: 0, ratio :: 0 %, Total-len 180555, Stn-len 0
[01/24 03:38:26    253s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2228.0M, EPOCH TIME: 1706060306.717679
[01/24 03:38:26    253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9204).
[01/24 03:38:26    253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:26    253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:26    253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:26    253s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.027, MEM:2188.0M, EPOCH TIME: 1706060306.745012
[01/24 03:38:26    253s] TotalInstCnt at PhyDesignMc Destruction: 9204
[01/24 03:38:26    253s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.13
[01/24 03:38:26    253s] *** GlobalOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:04:13.9/0:20:06.4 (0.2), mem = 2188.0M
[01/24 03:38:26    253s] 
[01/24 03:38:26    253s] =============================================================================================
[01/24 03:38:26    253s]  Step TAT Report : GlobalOpt #1 / place_opt_design #2                           21.35-s114_1
[01/24 03:38:26    253s] =============================================================================================
[01/24 03:38:26    253s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:38:26    253s] ---------------------------------------------------------------------------------------------
[01/24 03:38:26    253s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.1
[01/24 03:38:26    253s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  47.8 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:38:26    253s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:38:26    253s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.1    1.1
[01/24 03:38:26    253s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.2
[01/24 03:38:26    253s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.1 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:38:26    253s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:38:26    253s] [ TransformInit          ]      1   0:00:00.3  (  21.3 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 03:38:26    253s] [ MISC                   ]          0:00:00.2  (  14.6 % )     0:00:00.2 /  0:00:00.2    0.9
[01/24 03:38:26    253s] ---------------------------------------------------------------------------------------------
[01/24 03:38:26    253s]  GlobalOpt #1 TOTAL                 0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[01/24 03:38:26    253s] ---------------------------------------------------------------------------------------------
[01/24 03:38:26    253s] 
[01/24 03:38:26    253s] End: GigaOpt Global Optimization
[01/24 03:38:26    253s] *** Timing Is met
[01/24 03:38:26    253s] *** Check timing (0:00:00.0)
[01/24 03:38:26    253s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 03:38:26    253s] Deleting Lib Analyzer.
[01/24 03:38:26    253s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/24 03:38:26    253s] Info: 59 clock nets excluded from IPO operation.
[01/24 03:38:26    253s] ### Creating LA Mngr. totSessionCpu=0:04:14 mem=2188.0M
[01/24 03:38:26    253s] ### Creating LA Mngr, finished. totSessionCpu=0:04:14 mem=2188.0M
[01/24 03:38:26    253s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/24 03:38:26    253s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:38:26    253s] ### Creating PhyDesignMc. totSessionCpu=0:04:14 mem=2245.2M
[01/24 03:38:26    253s] OPERPROF: Starting DPlace-Init at level 1, MEM:2245.2M, EPOCH TIME: 1706060306.786392
[01/24 03:38:26    253s] Processing tracks to init pin-track alignment.
[01/24 03:38:26    253s] z: 2, totalTracks: 1
[01/24 03:38:26    253s] z: 4, totalTracks: 1
[01/24 03:38:26    253s] z: 6, totalTracks: 1
[01/24 03:38:26    253s] z: 8, totalTracks: 1
[01/24 03:38:26    253s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:38:26    253s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2245.2M, EPOCH TIME: 1706060306.795395
[01/24 03:38:26    253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:26    253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:26    253s] 
[01/24 03:38:26    253s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:38:26    253s] OPERPROF:     Starting CMU at level 3, MEM:2245.2M, EPOCH TIME: 1706060306.826883
[01/24 03:38:26    253s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2245.2M, EPOCH TIME: 1706060306.827857
[01/24 03:38:26    253s] 
[01/24 03:38:26    253s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:38:26    253s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2245.2M, EPOCH TIME: 1706060306.829147
[01/24 03:38:26    253s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2245.2M, EPOCH TIME: 1706060306.829233
[01/24 03:38:26    253s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2245.2M, EPOCH TIME: 1706060306.829297
[01/24 03:38:26    253s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2245.2MB).
[01/24 03:38:26    253s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.045, MEM:2245.2M, EPOCH TIME: 1706060306.831020
[01/24 03:38:26    254s] TotalInstCnt at PhyDesignMc Initialization: 9204
[01/24 03:38:26    254s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:14 mem=2245.2M
[01/24 03:38:26    254s] Begin: Area Reclaim Optimization
[01/24 03:38:26    254s] *** AreaOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:14.1/0:20:06.5 (0.2), mem = 2245.2M
[01/24 03:38:26    254s] 
[01/24 03:38:26    254s] Creating Lib Analyzer ...
[01/24 03:38:26    254s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 03:38:26    254s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 03:38:26    254s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 03:38:26    254s] 
[01/24 03:38:26    254s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:38:27    254s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:15 mem=2247.2M
[01/24 03:38:27    254s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:15 mem=2247.2M
[01/24 03:38:27    254s] Creating Lib Analyzer, finished. 
[01/24 03:38:27    254s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.14
[01/24 03:38:27    254s] ### Creating RouteCongInterface, started
[01/24 03:38:27    254s] 
[01/24 03:38:27    254s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 03:38:27    254s] 
[01/24 03:38:27    254s] #optDebug: {0, 1.000}
[01/24 03:38:27    254s] ### Creating RouteCongInterface, finished
[01/24 03:38:27    254s] {MG  {8 0 3.8 0.0918237}  {10 0 13.1 0.315438} }
[01/24 03:38:27    254s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2247.2M, EPOCH TIME: 1706060307.696747
[01/24 03:38:27    254s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2247.2M, EPOCH TIME: 1706060307.696992
[01/24 03:38:27    254s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.18
[01/24 03:38:27    254s] +---------+---------+--------+--------+------------+--------+
[01/24 03:38:27    254s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/24 03:38:27    254s] +---------+---------+--------+--------+------------+--------+
[01/24 03:38:27    254s] |   71.18%|        -|   0.000|   0.000|   0:00:00.0| 2247.2M|
[01/24 03:38:28    255s] |   71.18%|        0|   0.000|   0.000|   0:00:01.0| 2247.2M|
[01/24 03:38:28    255s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 03:38:28    255s] |   71.18%|        0|   0.000|   0.000|   0:00:00.0| 2247.2M|
[01/24 03:38:28    255s] |   71.18%|        0|   0.000|   0.000|   0:00:00.0| 2247.2M|
[01/24 03:38:28    256s] |   71.18%|        2|   0.000|   0.000|   0:00:00.0| 2272.8M|
[01/24 03:38:29    256s] |   71.18%|        0|   0.000|   0.000|   0:00:01.0| 2272.8M|
[01/24 03:38:29    256s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 03:38:29    256s] |   71.18%|        0|   0.000|   0.000|   0:00:00.0| 2272.8M|
[01/24 03:38:29    256s] +---------+---------+--------+--------+------------+--------+
[01/24 03:38:29    256s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.18
[01/24 03:38:29    256s] 
[01/24 03:38:29    256s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 2 **
[01/24 03:38:29    256s] --------------------------------------------------------------
[01/24 03:38:29    256s] |                                   | Total     | Sequential |
[01/24 03:38:29    256s] --------------------------------------------------------------
[01/24 03:38:29    256s] | Num insts resized                 |       2  |       0    |
[01/24 03:38:29    256s] | Num insts undone                  |       0  |       0    |
[01/24 03:38:29    256s] | Num insts Downsized               |       2  |       0    |
[01/24 03:38:29    256s] | Num insts Samesized               |       0  |       0    |
[01/24 03:38:29    256s] | Num insts Upsized                 |       0  |       0    |
[01/24 03:38:29    256s] | Num multiple commits+uncommits    |       0  |       -    |
[01/24 03:38:29    256s] --------------------------------------------------------------
[01/24 03:38:29    256s] Bottom Preferred Layer:
[01/24 03:38:29    256s]     None
[01/24 03:38:29    256s] Via Pillar Rule:
[01/24 03:38:29    256s]     None
[01/24 03:38:29    256s] 
[01/24 03:38:29    256s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/24 03:38:29    256s] End: Core Area Reclaim Optimization (cpu = 0:00:02.2) (real = 0:00:03.0) **
[01/24 03:38:29    256s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.14
[01/24 03:38:29    256s] *** AreaOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:04:16.2/0:20:08.7 (0.2), mem = 2272.8M
[01/24 03:38:29    256s] 
[01/24 03:38:29    256s] =============================================================================================
[01/24 03:38:29    256s]  Step TAT Report : AreaOpt #1 / place_opt_design #2                             21.35-s114_1
[01/24 03:38:29    256s] =============================================================================================
[01/24 03:38:29    256s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:38:29    256s] ---------------------------------------------------------------------------------------------
[01/24 03:38:29    256s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:38:29    256s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  29.0 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 03:38:29    256s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:38:29    256s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.2
[01/24 03:38:29    256s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:38:29    256s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:38:29    256s] [ OptimizationStep       ]      1   0:00:00.2  (   8.6 % )     0:00:01.3 /  0:00:01.3    1.0
[01/24 03:38:29    256s] [ OptSingleIteration     ]      6   0:00:00.1  (   3.5 % )     0:00:01.1 /  0:00:01.1    1.0
[01/24 03:38:29    256s] [ OptGetWeight           ]    204   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 03:38:29    256s] [ OptEval                ]    204   0:00:00.9  (  43.2 % )     0:00:00.9 /  0:00:01.0    1.0
[01/24 03:38:29    256s] [ OptCommit              ]    204   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:38:29    256s] [ PostCommitDelayUpdate  ]    204   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:38:29    256s] [ IncrDelayCalc          ]     10   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.1
[01/24 03:38:29    256s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:38:29    256s] [ MISC                   ]          0:00:00.1  (   6.3 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 03:38:29    256s] ---------------------------------------------------------------------------------------------
[01/24 03:38:29    256s]  AreaOpt #1 TOTAL                   0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[01/24 03:38:29    256s] ---------------------------------------------------------------------------------------------
[01/24 03:38:29    256s] 
[01/24 03:38:29    256s] Executing incremental physical updates
[01/24 03:38:29    256s] Executing incremental physical updates
[01/24 03:38:29    256s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2253.7M, EPOCH TIME: 1706060309.086648
[01/24 03:38:29    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9204).
[01/24 03:38:29    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:29    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:29    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:29    256s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.033, MEM:2192.7M, EPOCH TIME: 1706060309.119151
[01/24 03:38:29    256s] TotalInstCnt at PhyDesignMc Destruction: 9204
[01/24 03:38:29    256s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=2192.75M, totSessionCpu=0:04:16).
[01/24 03:38:29    256s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2192.7M, EPOCH TIME: 1706060309.269377
[01/24 03:38:29    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:29    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:29    256s] 
[01/24 03:38:29    256s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:38:29    256s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2192.7M, EPOCH TIME: 1706060309.303590
[01/24 03:38:29    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:29    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:29    256s] **INFO: Flow update: Design is easy to close.
[01/24 03:38:29    256s] *** IncrReplace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:16.5/0:20:09.0 (0.2), mem = 2192.7M
[01/24 03:38:29    256s] 
[01/24 03:38:29    256s] *** Start incrementalPlace ***
[01/24 03:38:29    256s] User Input Parameters:
[01/24 03:38:29    256s] - Congestion Driven    : On
[01/24 03:38:29    256s] - Timing Driven        : On
[01/24 03:38:29    256s] - Area-Violation Based : On
[01/24 03:38:29    256s] - Start Rollback Level : -5
[01/24 03:38:29    256s] - Legalized            : On
[01/24 03:38:29    256s] - Window Based         : Off
[01/24 03:38:29    256s] - eDen incr mode       : Off
[01/24 03:38:29    256s] - Small incr mode      : Off
[01/24 03:38:29    256s] 
[01/24 03:38:29    256s] no activity file in design. spp won't run.
[01/24 03:38:29    256s] Effort level <high> specified for reg2reg path_group
[01/24 03:38:29    256s] Effort level <high> specified for reg2cgate path_group
[01/24 03:38:29    256s] No Views given, use default active views for adaptive view pruning
[01/24 03:38:29    256s] SKP will enable view:
[01/24 03:38:29    256s]   default_emulate_view
[01/24 03:38:29    256s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2194.7M, EPOCH TIME: 1706060309.575762
[01/24 03:38:29    256s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.006, MEM:2194.7M, EPOCH TIME: 1706060309.581857
[01/24 03:38:29    256s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2194.7M, EPOCH TIME: 1706060309.581973
[01/24 03:38:29    256s] Starting Early Global Route congestion estimation: mem = 2194.7M
[01/24 03:38:29    256s] (I)      ==================== Layers =====================
[01/24 03:38:29    256s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:38:29    256s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 03:38:29    256s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:38:29    256s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 03:38:29    256s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 03:38:29    256s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 03:38:29    256s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 03:38:29    256s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 03:38:29    256s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 03:38:29    256s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 03:38:29    256s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 03:38:29    256s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 03:38:29    256s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 03:38:29    256s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 03:38:29    256s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 03:38:29    256s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 03:38:29    256s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 03:38:29    256s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 03:38:29    256s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 03:38:29    256s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 03:38:29    256s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 03:38:29    256s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 03:38:29    256s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 03:38:29    256s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 03:38:29    256s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 03:38:29    256s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:38:29    256s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 03:38:29    256s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 03:38:29    256s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 03:38:29    256s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 03:38:29    256s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 03:38:29    256s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 03:38:29    256s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 03:38:29    256s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 03:38:29    256s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 03:38:29    256s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 03:38:29    256s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 03:38:29    256s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 03:38:29    256s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 03:38:29    256s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 03:38:29    256s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:38:29    256s] (I)      Started Import and model ( Curr Mem: 2194.75 MB )
[01/24 03:38:29    256s] (I)      Default pattern map key = picorv32_default.
[01/24 03:38:29    256s] (I)      == Non-default Options ==
[01/24 03:38:29    256s] (I)      Maximum routing layer                              : 11
[01/24 03:38:29    256s] (I)      Number of threads                                  : 1
[01/24 03:38:29    256s] (I)      Use non-blocking free Dbs wires                    : false
[01/24 03:38:29    256s] (I)      Method to set GCell size                           : row
[01/24 03:38:29    256s] (I)      Counted 2449 PG shapes. We will not process PG shapes layer by layer.
[01/24 03:38:29    256s] (I)      Use row-based GCell size
[01/24 03:38:29    256s] (I)      Use row-based GCell align
[01/24 03:38:29    256s] (I)      layer 0 area = 80000
[01/24 03:38:29    256s] (I)      layer 1 area = 80000
[01/24 03:38:29    256s] (I)      layer 2 area = 80000
[01/24 03:38:29    256s] (I)      layer 3 area = 80000
[01/24 03:38:29    256s] (I)      layer 4 area = 80000
[01/24 03:38:29    256s] (I)      layer 5 area = 80000
[01/24 03:38:29    256s] (I)      layer 6 area = 80000
[01/24 03:38:29    256s] (I)      layer 7 area = 80000
[01/24 03:38:29    256s] (I)      layer 8 area = 80000
[01/24 03:38:29    256s] (I)      layer 9 area = 400000
[01/24 03:38:29    256s] (I)      layer 10 area = 400000
[01/24 03:38:29    256s] (I)      GCell unit size   : 3420
[01/24 03:38:29    256s] (I)      GCell multiplier  : 1
[01/24 03:38:29    256s] (I)      GCell row height  : 3420
[01/24 03:38:29    256s] (I)      Actual row height : 3420
[01/24 03:38:29    256s] (I)      GCell align ref   : 30000 30020
[01/24 03:38:29    256s] [NR-eGR] Track table information for default rule: 
[01/24 03:38:29    256s] [NR-eGR] Metal1 has single uniform track structure
[01/24 03:38:29    256s] [NR-eGR] Metal2 has single uniform track structure
[01/24 03:38:29    256s] [NR-eGR] Metal3 has single uniform track structure
[01/24 03:38:29    256s] [NR-eGR] Metal4 has single uniform track structure
[01/24 03:38:29    256s] [NR-eGR] Metal5 has single uniform track structure
[01/24 03:38:29    256s] [NR-eGR] Metal6 has single uniform track structure
[01/24 03:38:29    256s] [NR-eGR] Metal7 has single uniform track structure
[01/24 03:38:29    256s] [NR-eGR] Metal8 has single uniform track structure
[01/24 03:38:29    256s] [NR-eGR] Metal9 has single uniform track structure
[01/24 03:38:29    256s] [NR-eGR] Metal10 has single uniform track structure
[01/24 03:38:29    256s] [NR-eGR] Metal11 has single uniform track structure
[01/24 03:38:29    256s] (I)      ==================== Default via =====================
[01/24 03:38:29    256s] (I)      +----+------------------+----------------------------+
[01/24 03:38:29    256s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 03:38:29    256s] (I)      +----+------------------+----------------------------+
[01/24 03:38:29    256s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 03:38:29    256s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 03:38:29    256s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 03:38:29    256s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 03:38:29    256s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 03:38:29    256s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 03:38:29    256s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 03:38:29    256s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 03:38:29    256s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 03:38:29    256s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 03:38:29    256s] (I)      +----+------------------+----------------------------+
[01/24 03:38:29    256s] [NR-eGR] Read 3964 PG shapes
[01/24 03:38:29    256s] [NR-eGR] Read 0 clock shapes
[01/24 03:38:29    256s] [NR-eGR] Read 0 other shapes
[01/24 03:38:29    256s] [NR-eGR] #Routing Blockages  : 0
[01/24 03:38:29    256s] [NR-eGR] #Instance Blockages : 0
[01/24 03:38:29    256s] [NR-eGR] #PG Blockages       : 3964
[01/24 03:38:29    256s] [NR-eGR] #Halo Blockages     : 0
[01/24 03:38:29    256s] [NR-eGR] #Boundary Blockages : 0
[01/24 03:38:29    256s] [NR-eGR] #Clock Blockages    : 0
[01/24 03:38:29    256s] [NR-eGR] #Other Blockages    : 0
[01/24 03:38:29    256s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 03:38:29    256s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 03:38:29    256s] [NR-eGR] Read 10141 nets ( ignored 0 )
[01/24 03:38:29    256s] (I)      early_global_route_priority property id does not exist.
[01/24 03:38:29    256s] (I)      Read Num Blocks=3964  Num Prerouted Wires=0  Num CS=0
[01/24 03:38:29    256s] (I)      Layer 1 (V) : #blockages 460 : #preroutes 0
[01/24 03:38:29    256s] (I)      Layer 2 (H) : #blockages 460 : #preroutes 0
[01/24 03:38:29    256s] (I)      Layer 3 (V) : #blockages 460 : #preroutes 0
[01/24 03:38:29    256s] (I)      Layer 4 (H) : #blockages 460 : #preroutes 0
[01/24 03:38:29    256s] (I)      Layer 5 (V) : #blockages 460 : #preroutes 0
[01/24 03:38:29    256s] (I)      Layer 6 (H) : #blockages 460 : #preroutes 0
[01/24 03:38:29    256s] (I)      Layer 7 (V) : #blockages 460 : #preroutes 0
[01/24 03:38:29    256s] (I)      Layer 8 (H) : #blockages 460 : #preroutes 0
[01/24 03:38:29    256s] (I)      Layer 9 (V) : #blockages 254 : #preroutes 0
[01/24 03:38:29    256s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 03:38:29    256s] (I)      Number of ignored nets                =      0
[01/24 03:38:29    256s] (I)      Number of connected nets              =      0
[01/24 03:38:29    256s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 03:38:29    256s] (I)      Number of clock nets                  =     59.  Ignored: No
[01/24 03:38:29    256s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 03:38:29    256s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 03:38:29    256s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 03:38:29    256s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 03:38:29    256s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 03:38:29    256s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 03:38:29    256s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 03:38:29    256s] [NR-eGR] There are 59 clock nets ( 0 with NDR ).
[01/24 03:38:29    256s] (I)      Ndr track 0 does not exist
[01/24 03:38:29    256s] (I)      ---------------------Grid Graph Info--------------------
[01/24 03:38:29    256s] (I)      Routing area        : (0, 0) - (458400, 449920)
[01/24 03:38:29    256s] (I)      Core area           : (30000, 30020) - (428400, 419900)
[01/24 03:38:29    256s] (I)      Site width          :   400  (dbu)
[01/24 03:38:29    256s] (I)      Row height          :  3420  (dbu)
[01/24 03:38:29    256s] (I)      GCell row height    :  3420  (dbu)
[01/24 03:38:29    256s] (I)      GCell width         :  3420  (dbu)
[01/24 03:38:29    256s] (I)      GCell height        :  3420  (dbu)
[01/24 03:38:29    256s] (I)      Grid                :   134   131    11
[01/24 03:38:29    256s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 03:38:29    256s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 03:38:29    256s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 03:38:29    256s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 03:38:29    256s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 03:38:29    256s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 03:38:29    256s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 03:38:29    256s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 03:38:29    256s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 03:38:29    256s] (I)      Total num of tracks :  1184  1146  1184  1146  1184  1146  1184  1146  1184   457   473
[01/24 03:38:29    256s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 03:38:29    256s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 03:38:29    256s] (I)      --------------------------------------------------------
[01/24 03:38:29    256s] 
[01/24 03:38:29    256s] [NR-eGR] ============ Routing rule table ============
[01/24 03:38:29    256s] [NR-eGR] Rule id: 0  Nets: 10141
[01/24 03:38:29    256s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 03:38:29    256s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 03:38:29    256s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 03:38:29    256s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:38:29    256s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:38:29    256s] [NR-eGR] ========================================
[01/24 03:38:29    256s] [NR-eGR] 
[01/24 03:38:29    256s] (I)      =============== Blocked Tracks ===============
[01/24 03:38:29    256s] (I)      +-------+---------+----------+---------------+
[01/24 03:38:29    256s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 03:38:29    256s] (I)      +-------+---------+----------+---------------+
[01/24 03:38:29    256s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 03:38:29    256s] (I)      |     2 |  150126 |     7820 |         5.21% |
[01/24 03:38:29    256s] (I)      |     3 |  158656 |     1150 |         0.72% |
[01/24 03:38:29    256s] (I)      |     4 |  150126 |     7820 |         5.21% |
[01/24 03:38:29    256s] (I)      |     5 |  158656 |     1150 |         0.72% |
[01/24 03:38:29    256s] (I)      |     6 |  150126 |     7820 |         5.21% |
[01/24 03:38:29    256s] (I)      |     7 |  158656 |     1150 |         0.72% |
[01/24 03:38:29    256s] (I)      |     8 |  150126 |     7820 |         5.21% |
[01/24 03:38:29    256s] (I)      |     9 |  158656 |     2300 |         1.45% |
[01/24 03:38:29    256s] (I)      |    10 |   59867 |     3968 |         6.63% |
[01/24 03:38:29    256s] (I)      |    11 |   63382 |    11132 |        17.56% |
[01/24 03:38:29    256s] (I)      +-------+---------+----------+---------------+
[01/24 03:38:29    256s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2203.66 MB )
[01/24 03:38:29    256s] (I)      Reset routing kernel
[01/24 03:38:29    256s] (I)      Started Global Routing ( Curr Mem: 2203.66 MB )
[01/24 03:38:29    256s] (I)      totalPins=34976  totalGlobalPin=33866 (96.83%)
[01/24 03:38:29    256s] (I)      total 2D Cap : 1328576 = (681373 H, 647203 V)
[01/24 03:38:29    256s] [NR-eGR] Layer group 1: route 10141 net(s) in layer range [2, 11]
[01/24 03:38:29    256s] (I)      
[01/24 03:38:29    256s] (I)      ============  Phase 1a Route ============
[01/24 03:38:29    256s] (I)      Usage: 99591 = (54446 H, 45145 V) = (7.99% H, 6.98% V) = (9.310e+04um H, 7.720e+04um V)
[01/24 03:38:29    256s] (I)      
[01/24 03:38:29    256s] (I)      ============  Phase 1b Route ============
[01/24 03:38:29    256s] (I)      Usage: 99591 = (54446 H, 45145 V) = (7.99% H, 6.98% V) = (9.310e+04um H, 7.720e+04um V)
[01/24 03:38:29    256s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.703006e+05um
[01/24 03:38:29    256s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 03:38:29    256s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 03:38:29    256s] (I)      
[01/24 03:38:29    256s] (I)      ============  Phase 1c Route ============
[01/24 03:38:29    256s] (I)      Usage: 99591 = (54446 H, 45145 V) = (7.99% H, 6.98% V) = (9.310e+04um H, 7.720e+04um V)
[01/24 03:38:29    256s] (I)      
[01/24 03:38:29    256s] (I)      ============  Phase 1d Route ============
[01/24 03:38:29    256s] (I)      Usage: 99591 = (54446 H, 45145 V) = (7.99% H, 6.98% V) = (9.310e+04um H, 7.720e+04um V)
[01/24 03:38:29    256s] (I)      
[01/24 03:38:29    256s] (I)      ============  Phase 1e Route ============
[01/24 03:38:29    256s] (I)      Usage: 99591 = (54446 H, 45145 V) = (7.99% H, 6.98% V) = (9.310e+04um H, 7.720e+04um V)
[01/24 03:38:29    256s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.703006e+05um
[01/24 03:38:29    256s] (I)      
[01/24 03:38:29    256s] (I)      ============  Phase 1l Route ============
[01/24 03:38:29    256s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 03:38:29    256s] (I)      Layer  2:     146869     42050         7           0      148941    ( 0.00%) 
[01/24 03:38:29    256s] (I)      Layer  3:     156396     43644         0           0      156807    ( 0.00%) 
[01/24 03:38:29    256s] (I)      Layer  4:     146869     16024         0           0      148941    ( 0.00%) 
[01/24 03:38:29    256s] (I)      Layer  5:     156396     12154         0           0      156807    ( 0.00%) 
[01/24 03:38:29    256s] (I)      Layer  6:     146869      1038         0           0      148941    ( 0.00%) 
[01/24 03:38:29    256s] (I)      Layer  7:     156396       452         0           0      156807    ( 0.00%) 
[01/24 03:38:29    256s] (I)      Layer  8:     146869       124         0           0      148941    ( 0.00%) 
[01/24 03:38:29    256s] (I)      Layer  9:     155549       161         0           0      156807    ( 0.00%) 
[01/24 03:38:29    256s] (I)      Layer 10:      55446         6         0        2969       56608    ( 4.98%) 
[01/24 03:38:29    256s] (I)      Layer 11:      51790         0         0        7204       55519    (11.48%) 
[01/24 03:38:29    256s] (I)      Total:       1319449    115653         7       10171     1335118    ( 0.76%) 
[01/24 03:38:29    256s] (I)      
[01/24 03:38:29    256s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 03:38:29    256s] [NR-eGR]                        OverCon            
[01/24 03:38:29    256s] [NR-eGR]                         #Gcell     %Gcell
[01/24 03:38:29    256s] [NR-eGR]        Layer               (1)    OverCon
[01/24 03:38:29    256s] [NR-eGR] ----------------------------------------------
[01/24 03:38:29    256s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/24 03:38:29    256s] [NR-eGR]  Metal2 ( 2)         7( 0.04%)   ( 0.04%) 
[01/24 03:38:29    256s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/24 03:38:29    256s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/24 03:38:29    256s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/24 03:38:29    256s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/24 03:38:29    256s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/24 03:38:29    256s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/24 03:38:29    256s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/24 03:38:29    256s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/24 03:38:29    256s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/24 03:38:29    256s] [NR-eGR] ----------------------------------------------
[01/24 03:38:29    256s] [NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[01/24 03:38:29    256s] [NR-eGR] 
[01/24 03:38:29    256s] (I)      Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2206.66 MB )
[01/24 03:38:29    256s] (I)      total 2D Cap : 1329715 = (681820 H, 647895 V)
[01/24 03:38:29    256s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 03:38:29    256s] Early Global Route congestion estimation runtime: 0.25 seconds, mem = 2206.7M
[01/24 03:38:29    256s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.250, REAL:0.250, MEM:2206.7M, EPOCH TIME: 1706060309.832200
[01/24 03:38:29    256s] OPERPROF: Starting HotSpotCal at level 1, MEM:2206.7M, EPOCH TIME: 1706060309.832271
[01/24 03:38:29    256s] [hotspot] +------------+---------------+---------------+
[01/24 03:38:29    256s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 03:38:29    256s] [hotspot] +------------+---------------+---------------+
[01/24 03:38:29    256s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 03:38:29    256s] [hotspot] +------------+---------------+---------------+
[01/24 03:38:29    256s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 03:38:29    256s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 03:38:29    256s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2206.7M, EPOCH TIME: 1706060309.834457
[01/24 03:38:29    256s] 
[01/24 03:38:29    256s] === incrementalPlace Internal Loop 1 ===
[01/24 03:38:29    256s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[01/24 03:38:29    256s] OPERPROF: Starting IPInitSPData at level 1, MEM:2206.7M, EPOCH TIME: 1706060309.835416
[01/24 03:38:29    256s] Processing tracks to init pin-track alignment.
[01/24 03:38:29    256s] z: 2, totalTracks: 1
[01/24 03:38:29    256s] z: 4, totalTracks: 1
[01/24 03:38:29    256s] z: 6, totalTracks: 1
[01/24 03:38:29    256s] z: 8, totalTracks: 1
[01/24 03:38:29    256s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:38:29    257s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2206.7M, EPOCH TIME: 1706060309.845606
[01/24 03:38:29    257s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:29    257s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:38:29    257s] 
[01/24 03:38:29    257s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:38:29    257s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2206.7M, EPOCH TIME: 1706060309.878977
[01/24 03:38:29    257s] OPERPROF:   Starting post-place ADS at level 2, MEM:2206.7M, EPOCH TIME: 1706060309.879103
[01/24 03:38:29    257s] ADSU 0.712 -> 0.712. site 113544.000 -> 113544.000. GS 13.680
[01/24 03:38:29    257s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.030, REAL:0.025, MEM:2206.7M, EPOCH TIME: 1706060309.904262
[01/24 03:38:29    257s] OPERPROF:   Starting spMPad at level 2, MEM:2202.7M, EPOCH TIME: 1706060309.905624
[01/24 03:38:29    257s] OPERPROF:     Starting spContextMPad at level 3, MEM:2202.7M, EPOCH TIME: 1706060309.906269
[01/24 03:38:29    257s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2202.7M, EPOCH TIME: 1706060309.906359
[01/24 03:38:29    257s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.003, MEM:2202.7M, EPOCH TIME: 1706060309.908839
[01/24 03:38:29    257s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2202.7M, EPOCH TIME: 1706060309.912055
[01/24 03:38:29    257s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2202.7M, EPOCH TIME: 1706060309.912482
[01/24 03:38:29    257s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2202.7M, EPOCH TIME: 1706060309.913306
[01/24 03:38:29    257s] no activity file in design. spp won't run.
[01/24 03:38:29    257s] [spp] 0
[01/24 03:38:29    257s] [adp] 0:1:1:3
[01/24 03:38:29    257s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.002, MEM:2202.7M, EPOCH TIME: 1706060309.915711
[01/24 03:38:29    257s] SP #FI/SF FL/PI 0/0 9204/0
[01/24 03:38:29    257s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.080, REAL:0.082, MEM:2202.7M, EPOCH TIME: 1706060309.917300
[01/24 03:38:29    257s] PP off. flexM 0
[01/24 03:38:29    257s] OPERPROF: Starting CDPad at level 1, MEM:2202.7M, EPOCH TIME: 1706060309.924636
[01/24 03:38:29    257s] 3DP is on.
[01/24 03:38:29    257s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[01/24 03:38:29    257s] design sh 0.091. rd 0.200
[01/24 03:38:29    257s] design sh 0.091. rd 0.200
[01/24 03:38:29    257s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[01/24 03:38:29    257s] design sh 0.091. rd 0.200
[01/24 03:38:30    257s] CDPadU 0.873 -> 0.791. R=0.712, N=9204, GS=1.710
[01/24 03:38:30    257s] OPERPROF: Finished CDPad at level 1, CPU:0.090, REAL:0.095, MEM:2202.7M, EPOCH TIME: 1706060310.019689
[01/24 03:38:30    257s] OPERPROF: Starting InitSKP at level 1, MEM:2202.7M, EPOCH TIME: 1706060310.019871
[01/24 03:38:30    257s] no activity file in design. spp won't run.
[01/24 03:38:30    257s] no activity file in design. spp won't run.
[01/24 03:38:31    258s] *** Finished SKP initialization (cpu=0:00:01.3, real=0:00:01.0)***
[01/24 03:38:31    258s] OPERPROF: Finished InitSKP at level 1, CPU:1.330, REAL:1.325, MEM:2208.8M, EPOCH TIME: 1706060311.344875
[01/24 03:38:31    258s] NP #FI/FS/SF FL/PI: 0/0/0 9204/0
[01/24 03:38:31    258s] no activity file in design. spp won't run.
[01/24 03:38:31    258s] 
[01/24 03:38:31    258s] AB Est...
[01/24 03:38:31    258s] OPERPROF: Starting npPlace at level 1, MEM:2208.8M, EPOCH TIME: 1706060311.381468
[01/24 03:38:31    258s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.031, MEM:2224.7M, EPOCH TIME: 1706060311.412604
[01/24 03:38:31    258s] Iteration  4: Skipped, with CDP Off
[01/24 03:38:31    258s] 
[01/24 03:38:31    258s] AB Est...
[01/24 03:38:31    258s] OPERPROF: Starting npPlace at level 1, MEM:2224.7M, EPOCH TIME: 1706060311.441907
[01/24 03:38:31    258s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.021, MEM:2224.7M, EPOCH TIME: 1706060311.463228
[01/24 03:38:31    258s] Iteration  5: Skipped, with CDP Off
[01/24 03:38:31    258s] OPERPROF: Starting npPlace at level 1, MEM:2224.7M, EPOCH TIME: 1706060311.532219
[01/24 03:38:31    258s] Starting Early Global Route supply map. mem = 2238.2M
[01/24 03:38:31    258s] (I)      ==================== Layers =====================
[01/24 03:38:31    258s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:38:31    258s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 03:38:31    258s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:38:31    258s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 03:38:31    258s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 03:38:31    258s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 03:38:31    258s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 03:38:31    258s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 03:38:31    258s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 03:38:31    258s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 03:38:31    258s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 03:38:31    258s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 03:38:31    258s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 03:38:31    258s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 03:38:31    258s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 03:38:31    258s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 03:38:31    258s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 03:38:31    258s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 03:38:31    258s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 03:38:31    258s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 03:38:31    258s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 03:38:31    258s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 03:38:31    258s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 03:38:31    258s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 03:38:31    258s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 03:38:31    258s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:38:31    258s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 03:38:31    258s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 03:38:31    258s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 03:38:31    258s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 03:38:31    258s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 03:38:31    258s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 03:38:31    258s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 03:38:31    258s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 03:38:31    258s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 03:38:31    258s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 03:38:31    258s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 03:38:31    258s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 03:38:31    258s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 03:38:31    258s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 03:38:31    258s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:38:31    258s] Finished Early Global Route supply map. mem = 2240.2M
[01/24 03:38:36    263s] Iteration  6: Total net bbox = 1.454e+05 (8.41e+04 6.13e+04)
[01/24 03:38:36    263s]               Est.  stn bbox = 1.847e+05 (1.02e+05 8.24e+04)
[01/24 03:38:36    263s]               cpu = 0:00:04.5 real = 0:00:05.0 mem = 2233.8M
[01/24 03:38:36    263s] OPERPROF: Finished npPlace at level 1, CPU:4.530, REAL:4.522, MEM:2233.8M, EPOCH TIME: 1706060316.053773
[01/24 03:38:36    263s] no activity file in design. spp won't run.
[01/24 03:38:36    263s] NP #FI/FS/SF FL/PI: 0/0/0 9204/0
[01/24 03:38:36    263s] no activity file in design. spp won't run.
[01/24 03:38:36    263s] OPERPROF: Starting npPlace at level 1, MEM:2233.8M, EPOCH TIME: 1706060316.170683
[01/24 03:38:44    272s] Iteration  7: Total net bbox = 1.501e+05 (8.53e+04 6.47e+04)
[01/24 03:38:44    272s]               Est.  stn bbox = 1.898e+05 (1.04e+05 8.62e+04)
[01/24 03:38:44    272s]               cpu = 0:00:08.8 real = 0:00:08.0 mem = 2225.8M
[01/24 03:38:44    272s] OPERPROF: Finished npPlace at level 1, CPU:8.760, REAL:8.746, MEM:2225.8M, EPOCH TIME: 1706060324.917066
[01/24 03:38:44    272s] Legalizing MH Cells... 0 / 0 (level 5)
[01/24 03:38:44    272s] No instances found in the vector
[01/24 03:38:44    272s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2225.8M, DRC: 0)
[01/24 03:38:44    272s] 0 (out of 0) MH cells were successfully legalized.
[01/24 03:38:44    272s] no activity file in design. spp won't run.
[01/24 03:38:44    272s] NP #FI/FS/SF FL/PI: 0/0/0 9204/0
[01/24 03:38:44    272s] no activity file in design. spp won't run.
[01/24 03:38:45    272s] OPERPROF: Starting npPlace at level 1, MEM:2225.8M, EPOCH TIME: 1706060325.031762
[01/24 03:38:54    281s] Iteration  8: Total net bbox = 1.503e+05 (8.50e+04 6.53e+04)
[01/24 03:38:54    281s]               Est.  stn bbox = 1.899e+05 (1.03e+05 8.68e+04)
[01/24 03:38:54    281s]               cpu = 0:00:09.6 real = 0:00:09.0 mem = 2221.8M
[01/24 03:38:54    281s] OPERPROF: Finished npPlace at level 1, CPU:9.640, REAL:9.586, MEM:2221.8M, EPOCH TIME: 1706060334.617707
[01/24 03:38:54    281s] Legalizing MH Cells... 0 / 0 (level 6)
[01/24 03:38:54    281s] No instances found in the vector
[01/24 03:38:54    281s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2221.8M, DRC: 0)
[01/24 03:38:54    281s] 0 (out of 0) MH cells were successfully legalized.
[01/24 03:38:54    281s] no activity file in design. spp won't run.
[01/24 03:38:54    281s] NP #FI/FS/SF FL/PI: 0/0/0 9204/0
[01/24 03:38:54    281s] no activity file in design. spp won't run.
[01/24 03:38:54    281s] OPERPROF: Starting npPlace at level 1, MEM:2221.8M, EPOCH TIME: 1706060334.732380
[01/24 03:39:15    302s] Iteration  9: Total net bbox = 1.501e+05 (8.45e+04 6.56e+04)
[01/24 03:39:15    302s]               Est.  stn bbox = 1.888e+05 (1.02e+05 8.67e+04)
[01/24 03:39:15    302s]               cpu = 0:00:21.0 real = 0:00:21.0 mem = 2234.8M
[01/24 03:39:15    302s] OPERPROF: Finished npPlace at level 1, CPU:21.010, REAL:20.987, MEM:2234.8M, EPOCH TIME: 1706060355.719104
[01/24 03:39:15    303s] Legalizing MH Cells... 0 / 0 (level 7)
[01/24 03:39:15    303s] No instances found in the vector
[01/24 03:39:15    303s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2234.8M, DRC: 0)
[01/24 03:39:15    303s] 0 (out of 0) MH cells were successfully legalized.
[01/24 03:39:15    303s] no activity file in design. spp won't run.
[01/24 03:39:15    303s] NP #FI/FS/SF FL/PI: 0/0/0 9204/0
[01/24 03:39:15    303s] no activity file in design. spp won't run.
[01/24 03:39:15    303s] OPERPROF: Starting npPlace at level 1, MEM:2234.8M, EPOCH TIME: 1706060355.824080
[01/24 03:39:15    303s] GP RA stats: MHOnly 0 nrInst 9204 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/24 03:39:18    305s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2234.8M, EPOCH TIME: 1706060358.542468
[01/24 03:39:18    305s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2234.8M, EPOCH TIME: 1706060358.542630
[01/24 03:39:18    305s] Iteration 10: Total net bbox = 1.439e+05 (7.88e+04 6.51e+04)
[01/24 03:39:18    305s]               Est.  stn bbox = 1.810e+05 (9.50e+04 8.60e+04)
[01/24 03:39:18    305s]               cpu = 0:00:02.8 real = 0:00:03.0 mem = 2234.8M
[01/24 03:39:18    305s] OPERPROF: Finished npPlace at level 1, CPU:2.780, REAL:2.721, MEM:2234.8M, EPOCH TIME: 1706060358.545513
[01/24 03:39:18    305s] Legalizing MH Cells... 0 / 0 (level 8)
[01/24 03:39:18    305s] No instances found in the vector
[01/24 03:39:18    305s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2234.8M, DRC: 0)
[01/24 03:39:18    305s] 0 (out of 0) MH cells were successfully legalized.
[01/24 03:39:18    305s] Move report: Timing Driven Placement moves 9204 insts, mean move: 4.06 um, max move: 72.23 um 
[01/24 03:39:18    305s] 	Max move on inst (FE_OFC511_genblk1_pcpi_mul_rs1_17): (132.40, 71.44) --> (182.40, 49.21)
[01/24 03:39:18    305s] no activity file in design. spp won't run.
[01/24 03:39:18    305s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2234.8M, EPOCH TIME: 1706060358.582889
[01/24 03:39:18    305s] Saved padding area to DB
[01/24 03:39:18    305s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2234.8M, EPOCH TIME: 1706060358.584012
[01/24 03:39:18    305s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.002, MEM:2234.8M, EPOCH TIME: 1706060358.585541
[01/24 03:39:18    305s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2234.8M, EPOCH TIME: 1706060358.587330
[01/24 03:39:18    305s] *Info(CAP): clkGateAware moves 15 insts, mean move: 5.84 um, max move: 14.95 um
[01/24 03:39:18    305s] *Info(CAP): max move on inst (RC_CG_HIER_INST41/RC_CGIC_INST): (27.69, 160.37) --> (39.00, 164.02)
[01/24 03:39:18    305s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.002, MEM:2234.8M, EPOCH TIME: 1706060358.589607
[01/24 03:39:18    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:18    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:18    305s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2234.8M, EPOCH TIME: 1706060358.590872
[01/24 03:39:18    305s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2234.8M, EPOCH TIME: 1706060358.591178
[01/24 03:39:18    305s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.010, MEM:2234.8M, EPOCH TIME: 1706060358.592475
[01/24 03:39:18    305s] 
[01/24 03:39:18    305s] Finished Incremental Placement (cpu=0:00:48.9, real=0:00:49.0, mem=2234.8M)
[01/24 03:39:18    305s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/24 03:39:18    305s] Type 'man IMPSP-9025' for more detail.
[01/24 03:39:18    305s] CongRepair sets shifter mode to gplace
[01/24 03:39:18    305s] TDRefine: refinePlace mode is spiral
[01/24 03:39:18    305s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2234.8M, EPOCH TIME: 1706060358.594156
[01/24 03:39:18    305s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2234.8M, EPOCH TIME: 1706060358.594242
[01/24 03:39:18    305s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2234.8M, EPOCH TIME: 1706060358.594346
[01/24 03:39:18    305s] Processing tracks to init pin-track alignment.
[01/24 03:39:18    305s] z: 2, totalTracks: 1
[01/24 03:39:18    305s] z: 4, totalTracks: 1
[01/24 03:39:18    305s] z: 6, totalTracks: 1
[01/24 03:39:18    305s] z: 8, totalTracks: 1
[01/24 03:39:18    305s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:39:18    305s] All LLGs are deleted
[01/24 03:39:18    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:18    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:18    305s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2234.8M, EPOCH TIME: 1706060358.601390
[01/24 03:39:18    305s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2234.8M, EPOCH TIME: 1706060358.601669
[01/24 03:39:18    305s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2234.8M, EPOCH TIME: 1706060358.604075
[01/24 03:39:18    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:18    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:18    305s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2234.8M, EPOCH TIME: 1706060358.605849
[01/24 03:39:18    305s] Max number of tech site patterns supported in site array is 256.
[01/24 03:39:18    305s] Core basic site is CoreSite
[01/24 03:39:18    305s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2234.8M, EPOCH TIME: 1706060358.633175
[01/24 03:39:18    305s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 03:39:18    305s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 03:39:18    305s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.002, MEM:2234.8M, EPOCH TIME: 1706060358.634702
[01/24 03:39:18    305s] Fast DP-INIT is on for default
[01/24 03:39:18    305s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 03:39:18    305s] Atter site array init, number of instance map data is 0.
[01/24 03:39:18    305s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.030, REAL:0.032, MEM:2234.8M, EPOCH TIME: 1706060358.638212
[01/24 03:39:18    305s] 
[01/24 03:39:18    305s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:39:18    305s] OPERPROF:         Starting CMU at level 5, MEM:2234.8M, EPOCH TIME: 1706060358.639838
[01/24 03:39:18    305s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2234.8M, EPOCH TIME: 1706060358.640732
[01/24 03:39:18    305s] 
[01/24 03:39:18    305s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:39:18    305s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.038, MEM:2234.8M, EPOCH TIME: 1706060358.642022
[01/24 03:39:18    305s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2234.8M, EPOCH TIME: 1706060358.642107
[01/24 03:39:18    305s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2234.8M, EPOCH TIME: 1706060358.642170
[01/24 03:39:18    305s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2234.8MB).
[01/24 03:39:18    305s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.049, MEM:2234.8M, EPOCH TIME: 1706060358.643846
[01/24 03:39:18    305s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.050, MEM:2234.8M, EPOCH TIME: 1706060358.643918
[01/24 03:39:18    305s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28723.6
[01/24 03:39:18    305s] OPERPROF:   Starting RefinePlace at level 2, MEM:2234.8M, EPOCH TIME: 1706060358.643987
[01/24 03:39:18    305s] *** Starting refinePlace (0:05:06 mem=2234.8M) ***
[01/24 03:39:18    305s] Total net bbox length = 1.470e+05 (8.080e+04 6.621e+04) (ext = 1.036e+04)
[01/24 03:39:18    305s] 
[01/24 03:39:18    305s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:39:18    305s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:39:18    305s] (I)      Default pattern map key = picorv32_default.
[01/24 03:39:18    305s] (I)      Default pattern map key = picorv32_default.
[01/24 03:39:18    305s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2234.8M, EPOCH TIME: 1706060358.660836
[01/24 03:39:18    305s] Starting refinePlace ...
[01/24 03:39:18    305s] (I)      Default pattern map key = picorv32_default.
[01/24 03:39:18    305s] (I)      Default pattern map key = picorv32_default.
[01/24 03:39:18    306s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2234.8M, EPOCH TIME: 1706060358.683396
[01/24 03:39:18    306s] DDP initSite1 nrRow 114 nrJob 114
[01/24 03:39:18    306s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2234.8M, EPOCH TIME: 1706060358.683500
[01/24 03:39:18    306s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2234.8M, EPOCH TIME: 1706060358.683677
[01/24 03:39:18    306s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2234.8M, EPOCH TIME: 1706060358.683735
[01/24 03:39:18    306s] DDP markSite nrRow 114 nrJob 114
[01/24 03:39:18    306s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2234.8M, EPOCH TIME: 1706060358.684136
[01/24 03:39:18    306s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2234.8M, EPOCH TIME: 1706060358.684200
[01/24 03:39:18    306s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/24 03:39:18    306s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2234.8M, EPOCH TIME: 1706060358.688531
[01/24 03:39:18    306s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2234.8M, EPOCH TIME: 1706060358.688611
[01/24 03:39:18    306s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.002, MEM:2234.8M, EPOCH TIME: 1706060358.690579
[01/24 03:39:18    306s] ** Cut row section cpu time 0:00:00.0.
[01/24 03:39:18    306s]  ** Cut row section real time 0:00:00.0.
[01/24 03:39:18    306s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.002, MEM:2234.8M, EPOCH TIME: 1706060358.690672
[01/24 03:39:18    306s]   Spread Effort: high, pre-route mode, useDDP on.
[01/24 03:39:18    306s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2234.8MB) @(0:05:06 - 0:05:06).
[01/24 03:39:18    306s] Move report: preRPlace moves 8967 insts, mean move: 0.13 um, max move: 3.85 um 
[01/24 03:39:18    306s] 	Max move on inst (mem_rdata_q_reg[15]): (53.46, 167.20) --> (55.60, 165.49)
[01/24 03:39:18    306s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
[01/24 03:39:18    306s] wireLenOptFixPriorityInst 0 inst fixed
[01/24 03:39:18    306s] Placement tweakage begins.
[01/24 03:39:18    306s] wire length = 1.716e+05
[01/24 03:39:19    306s] wire length = 1.709e+05
[01/24 03:39:19    306s] Placement tweakage ends.
[01/24 03:39:19    306s] Move report: tweak moves 1618 insts, mean move: 2.00 um, max move: 11.40 um 
[01/24 03:39:19    306s] 	Max move on inst (FE_DBTC0_genblk1_pcpi_mul_rs2_3): (103.60, 57.76) --> (115.00, 57.76)
[01/24 03:39:19    306s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.6, real=0:00:01.0, mem=2239.0MB) @(0:05:06 - 0:05:07).
[01/24 03:39:19    306s] 
[01/24 03:39:19    306s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/24 03:39:19    306s] Move report: legalization moves 432 insts, mean move: 2.83 um, max move: 17.79 um spiral
[01/24 03:39:19    306s] 	Max move on inst (FE_OFC334_n_2416): (140.93, 117.59) --> (153.60, 112.48)
[01/24 03:39:19    306s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/24 03:39:19    306s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:39:19    306s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2239.0MB) @(0:05:07 - 0:05:07).
[01/24 03:39:19    306s] Move report: Detail placement moves 9204 insts, mean move: 0.58 um, max move: 17.79 um 
[01/24 03:39:19    306s] 	Max move on inst (FE_OFC334_n_2416): (140.93, 117.59) --> (153.60, 112.48)
[01/24 03:39:19    306s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2239.0MB
[01/24 03:39:19    306s] Statistics of distance of Instance movement in refine placement:
[01/24 03:39:19    306s]   maximum (X+Y) =        17.79 um
[01/24 03:39:19    306s]   inst (FE_OFC334_n_2416) with max move: (140.925, 117.592) -> (153.6, 112.48)
[01/24 03:39:19    306s]   mean    (X+Y) =         0.58 um
[01/24 03:39:19    306s] Summary Report:
[01/24 03:39:19    306s] Instances move: 9204 (out of 9204 movable)
[01/24 03:39:19    306s] Instances flipped: 0
[01/24 03:39:19    306s] Mean displacement: 0.58 um
[01/24 03:39:19    306s] Max displacement: 17.79 um (Instance: FE_OFC334_n_2416) (140.925, 117.592) -> (153.6, 112.48)
[01/24 03:39:19    306s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/24 03:39:19    306s] Total instances moved : 9204
[01/24 03:39:19    306s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.950, REAL:0.938, MEM:2239.0M, EPOCH TIME: 1706060359.598475
[01/24 03:39:19    306s] Total net bbox length = 1.482e+05 (8.108e+04 6.716e+04) (ext = 1.030e+04)
[01/24 03:39:19    306s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2239.0MB
[01/24 03:39:19    306s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=2239.0MB) @(0:05:06 - 0:05:07).
[01/24 03:39:19    306s] *** Finished refinePlace (0:05:07 mem=2239.0M) ***
[01/24 03:39:19    306s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28723.6
[01/24 03:39:19    306s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.970, REAL:0.959, MEM:2239.0M, EPOCH TIME: 1706060359.602578
[01/24 03:39:19    306s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2239.0M, EPOCH TIME: 1706060359.602643
[01/24 03:39:19    306s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9204).
[01/24 03:39:19    306s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:19    306s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:19    306s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:19    306s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.030, MEM:2220.0M, EPOCH TIME: 1706060359.632986
[01/24 03:39:19    306s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.050, REAL:1.039, MEM:2220.0M, EPOCH TIME: 1706060359.633093
[01/24 03:39:19    306s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2220.0M, EPOCH TIME: 1706060359.633728
[01/24 03:39:19    306s] Starting Early Global Route congestion estimation: mem = 2220.0M
[01/24 03:39:19    306s] (I)      ==================== Layers =====================
[01/24 03:39:19    306s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:39:19    306s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 03:39:19    306s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:39:19    306s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 03:39:19    306s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 03:39:19    306s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 03:39:19    306s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 03:39:19    306s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 03:39:19    306s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 03:39:19    306s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 03:39:19    306s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 03:39:19    306s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 03:39:19    306s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 03:39:19    306s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 03:39:19    306s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 03:39:19    306s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 03:39:19    306s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 03:39:19    306s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 03:39:19    306s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 03:39:19    306s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 03:39:19    306s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 03:39:19    306s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 03:39:19    306s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 03:39:19    306s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 03:39:19    306s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 03:39:19    306s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:39:19    306s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 03:39:19    306s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 03:39:19    306s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 03:39:19    306s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 03:39:19    306s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 03:39:19    306s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 03:39:19    306s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 03:39:19    306s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 03:39:19    306s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 03:39:19    306s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 03:39:19    306s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 03:39:19    306s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 03:39:19    306s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 03:39:19    306s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 03:39:19    306s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:39:19    306s] (I)      Started Import and model ( Curr Mem: 2220.04 MB )
[01/24 03:39:19    306s] (I)      Default pattern map key = picorv32_default.
[01/24 03:39:19    307s] (I)      == Non-default Options ==
[01/24 03:39:19    307s] (I)      Maximum routing layer                              : 11
[01/24 03:39:19    307s] (I)      Number of threads                                  : 1
[01/24 03:39:19    307s] (I)      Use non-blocking free Dbs wires                    : false
[01/24 03:39:19    307s] (I)      Method to set GCell size                           : row
[01/24 03:39:19    307s] (I)      Counted 2449 PG shapes. We will not process PG shapes layer by layer.
[01/24 03:39:19    307s] (I)      Use row-based GCell size
[01/24 03:39:19    307s] (I)      Use row-based GCell align
[01/24 03:39:19    307s] (I)      layer 0 area = 80000
[01/24 03:39:19    307s] (I)      layer 1 area = 80000
[01/24 03:39:19    307s] (I)      layer 2 area = 80000
[01/24 03:39:19    307s] (I)      layer 3 area = 80000
[01/24 03:39:19    307s] (I)      layer 4 area = 80000
[01/24 03:39:19    307s] (I)      layer 5 area = 80000
[01/24 03:39:19    307s] (I)      layer 6 area = 80000
[01/24 03:39:19    307s] (I)      layer 7 area = 80000
[01/24 03:39:19    307s] (I)      layer 8 area = 80000
[01/24 03:39:19    307s] (I)      layer 9 area = 400000
[01/24 03:39:19    307s] (I)      layer 10 area = 400000
[01/24 03:39:19    307s] (I)      GCell unit size   : 3420
[01/24 03:39:19    307s] (I)      GCell multiplier  : 1
[01/24 03:39:19    307s] (I)      GCell row height  : 3420
[01/24 03:39:19    307s] (I)      Actual row height : 3420
[01/24 03:39:19    307s] (I)      GCell align ref   : 30000 30020
[01/24 03:39:19    307s] [NR-eGR] Track table information for default rule: 
[01/24 03:39:19    307s] [NR-eGR] Metal1 has single uniform track structure
[01/24 03:39:19    307s] [NR-eGR] Metal2 has single uniform track structure
[01/24 03:39:19    307s] [NR-eGR] Metal3 has single uniform track structure
[01/24 03:39:19    307s] [NR-eGR] Metal4 has single uniform track structure
[01/24 03:39:19    307s] [NR-eGR] Metal5 has single uniform track structure
[01/24 03:39:19    307s] [NR-eGR] Metal6 has single uniform track structure
[01/24 03:39:19    307s] [NR-eGR] Metal7 has single uniform track structure
[01/24 03:39:19    307s] [NR-eGR] Metal8 has single uniform track structure
[01/24 03:39:19    307s] [NR-eGR] Metal9 has single uniform track structure
[01/24 03:39:19    307s] [NR-eGR] Metal10 has single uniform track structure
[01/24 03:39:19    307s] [NR-eGR] Metal11 has single uniform track structure
[01/24 03:39:19    307s] (I)      ==================== Default via =====================
[01/24 03:39:19    307s] (I)      +----+------------------+----------------------------+
[01/24 03:39:19    307s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 03:39:19    307s] (I)      +----+------------------+----------------------------+
[01/24 03:39:19    307s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 03:39:19    307s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 03:39:19    307s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 03:39:19    307s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 03:39:19    307s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 03:39:19    307s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 03:39:19    307s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 03:39:19    307s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 03:39:19    307s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 03:39:19    307s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 03:39:19    307s] (I)      +----+------------------+----------------------------+
[01/24 03:39:19    307s] [NR-eGR] Read 3964 PG shapes
[01/24 03:39:19    307s] [NR-eGR] Read 0 clock shapes
[01/24 03:39:19    307s] [NR-eGR] Read 0 other shapes
[01/24 03:39:19    307s] [NR-eGR] #Routing Blockages  : 0
[01/24 03:39:19    307s] [NR-eGR] #Instance Blockages : 0
[01/24 03:39:19    307s] [NR-eGR] #PG Blockages       : 3964
[01/24 03:39:19    307s] [NR-eGR] #Halo Blockages     : 0
[01/24 03:39:19    307s] [NR-eGR] #Boundary Blockages : 0
[01/24 03:39:19    307s] [NR-eGR] #Clock Blockages    : 0
[01/24 03:39:19    307s] [NR-eGR] #Other Blockages    : 0
[01/24 03:39:19    307s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 03:39:19    307s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 03:39:19    307s] [NR-eGR] Read 10141 nets ( ignored 0 )
[01/24 03:39:19    307s] (I)      early_global_route_priority property id does not exist.
[01/24 03:39:19    307s] (I)      Read Num Blocks=3964  Num Prerouted Wires=0  Num CS=0
[01/24 03:39:19    307s] (I)      Layer 1 (V) : #blockages 460 : #preroutes 0
[01/24 03:39:19    307s] (I)      Layer 2 (H) : #blockages 460 : #preroutes 0
[01/24 03:39:19    307s] (I)      Layer 3 (V) : #blockages 460 : #preroutes 0
[01/24 03:39:19    307s] (I)      Layer 4 (H) : #blockages 460 : #preroutes 0
[01/24 03:39:19    307s] (I)      Layer 5 (V) : #blockages 460 : #preroutes 0
[01/24 03:39:19    307s] (I)      Layer 6 (H) : #blockages 460 : #preroutes 0
[01/24 03:39:19    307s] (I)      Layer 7 (V) : #blockages 460 : #preroutes 0
[01/24 03:39:19    307s] (I)      Layer 8 (H) : #blockages 460 : #preroutes 0
[01/24 03:39:19    307s] (I)      Layer 9 (V) : #blockages 254 : #preroutes 0
[01/24 03:39:19    307s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 03:39:19    307s] (I)      Number of ignored nets                =      0
[01/24 03:39:19    307s] (I)      Number of connected nets              =      0
[01/24 03:39:19    307s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 03:39:19    307s] (I)      Number of clock nets                  =     59.  Ignored: No
[01/24 03:39:19    307s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 03:39:19    307s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 03:39:19    307s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 03:39:19    307s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 03:39:19    307s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 03:39:19    307s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 03:39:19    307s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 03:39:19    307s] [NR-eGR] There are 59 clock nets ( 0 with NDR ).
[01/24 03:39:19    307s] (I)      Ndr track 0 does not exist
[01/24 03:39:19    307s] (I)      ---------------------Grid Graph Info--------------------
[01/24 03:39:19    307s] (I)      Routing area        : (0, 0) - (458400, 449920)
[01/24 03:39:19    307s] (I)      Core area           : (30000, 30020) - (428400, 419900)
[01/24 03:39:19    307s] (I)      Site width          :   400  (dbu)
[01/24 03:39:19    307s] (I)      Row height          :  3420  (dbu)
[01/24 03:39:19    307s] (I)      GCell row height    :  3420  (dbu)
[01/24 03:39:19    307s] (I)      GCell width         :  3420  (dbu)
[01/24 03:39:19    307s] (I)      GCell height        :  3420  (dbu)
[01/24 03:39:19    307s] (I)      Grid                :   134   131    11
[01/24 03:39:19    307s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 03:39:19    307s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 03:39:19    307s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 03:39:19    307s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 03:39:19    307s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 03:39:19    307s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 03:39:19    307s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 03:39:19    307s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 03:39:19    307s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 03:39:19    307s] (I)      Total num of tracks :  1184  1146  1184  1146  1184  1146  1184  1146  1184   457   473
[01/24 03:39:19    307s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 03:39:19    307s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 03:39:19    307s] (I)      --------------------------------------------------------
[01/24 03:39:19    307s] 
[01/24 03:39:19    307s] [NR-eGR] ============ Routing rule table ============
[01/24 03:39:19    307s] [NR-eGR] Rule id: 0  Nets: 10141
[01/24 03:39:19    307s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 03:39:19    307s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 03:39:19    307s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 03:39:19    307s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:39:19    307s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:39:19    307s] [NR-eGR] ========================================
[01/24 03:39:19    307s] [NR-eGR] 
[01/24 03:39:19    307s] (I)      =============== Blocked Tracks ===============
[01/24 03:39:19    307s] (I)      +-------+---------+----------+---------------+
[01/24 03:39:19    307s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 03:39:19    307s] (I)      +-------+---------+----------+---------------+
[01/24 03:39:19    307s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 03:39:19    307s] (I)      |     2 |  150126 |     7820 |         5.21% |
[01/24 03:39:19    307s] (I)      |     3 |  158656 |     1150 |         0.72% |
[01/24 03:39:19    307s] (I)      |     4 |  150126 |     7820 |         5.21% |
[01/24 03:39:19    307s] (I)      |     5 |  158656 |     1150 |         0.72% |
[01/24 03:39:19    307s] (I)      |     6 |  150126 |     7820 |         5.21% |
[01/24 03:39:19    307s] (I)      |     7 |  158656 |     1150 |         0.72% |
[01/24 03:39:19    307s] (I)      |     8 |  150126 |     7820 |         5.21% |
[01/24 03:39:19    307s] (I)      |     9 |  158656 |     2300 |         1.45% |
[01/24 03:39:19    307s] (I)      |    10 |   59867 |     3968 |         6.63% |
[01/24 03:39:19    307s] (I)      |    11 |   63382 |    11132 |        17.56% |
[01/24 03:39:19    307s] (I)      +-------+---------+----------+---------------+
[01/24 03:39:19    307s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 2224.17 MB )
[01/24 03:39:19    307s] (I)      Reset routing kernel
[01/24 03:39:19    307s] (I)      Started Global Routing ( Curr Mem: 2224.17 MB )
[01/24 03:39:19    307s] (I)      totalPins=34976  totalGlobalPin=33668 (96.26%)
[01/24 03:39:19    307s] (I)      total 2D Cap : 1328576 = (681373 H, 647203 V)
[01/24 03:39:19    307s] [NR-eGR] Layer group 1: route 10141 net(s) in layer range [2, 11]
[01/24 03:39:19    307s] (I)      
[01/24 03:39:19    307s] (I)      ============  Phase 1a Route ============
[01/24 03:39:19    307s] (I)      Usage: 97158 = (52812 H, 44346 V) = (7.75% H, 6.85% V) = (9.031e+04um H, 7.583e+04um V)
[01/24 03:39:19    307s] (I)      
[01/24 03:39:19    307s] (I)      ============  Phase 1b Route ============
[01/24 03:39:19    307s] (I)      Usage: 97158 = (52812 H, 44346 V) = (7.75% H, 6.85% V) = (9.031e+04um H, 7.583e+04um V)
[01/24 03:39:19    307s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.661402e+05um
[01/24 03:39:19    307s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 03:39:19    307s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 03:39:19    307s] (I)      
[01/24 03:39:19    307s] (I)      ============  Phase 1c Route ============
[01/24 03:39:19    307s] (I)      Usage: 97158 = (52812 H, 44346 V) = (7.75% H, 6.85% V) = (9.031e+04um H, 7.583e+04um V)
[01/24 03:39:19    307s] (I)      
[01/24 03:39:19    307s] (I)      ============  Phase 1d Route ============
[01/24 03:39:19    307s] (I)      Usage: 97158 = (52812 H, 44346 V) = (7.75% H, 6.85% V) = (9.031e+04um H, 7.583e+04um V)
[01/24 03:39:19    307s] (I)      
[01/24 03:39:19    307s] (I)      ============  Phase 1e Route ============
[01/24 03:39:19    307s] (I)      Usage: 97158 = (52812 H, 44346 V) = (7.75% H, 6.85% V) = (9.031e+04um H, 7.583e+04um V)
[01/24 03:39:19    307s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.661402e+05um
[01/24 03:39:19    307s] (I)      
[01/24 03:39:19    307s] (I)      ============  Phase 1l Route ============
[01/24 03:39:19    307s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 03:39:19    307s] (I)      Layer  2:     146869     41241         6           0      148941    ( 0.00%) 
[01/24 03:39:19    307s] (I)      Layer  3:     156396     42088         0           0      156807    ( 0.00%) 
[01/24 03:39:19    307s] (I)      Layer  4:     146869     15926         0           0      148941    ( 0.00%) 
[01/24 03:39:19    307s] (I)      Layer  5:     156396     12179         0           0      156807    ( 0.00%) 
[01/24 03:39:19    307s] (I)      Layer  6:     146869      1279         0           0      148941    ( 0.00%) 
[01/24 03:39:19    307s] (I)      Layer  7:     156396       431         0           0      156807    ( 0.00%) 
[01/24 03:39:19    307s] (I)      Layer  8:     146869       157         0           0      148941    ( 0.00%) 
[01/24 03:39:19    307s] (I)      Layer  9:     155549       145         0           0      156807    ( 0.00%) 
[01/24 03:39:19    307s] (I)      Layer 10:      55446         6         0        2969       56608    ( 4.98%) 
[01/24 03:39:19    307s] (I)      Layer 11:      51790         0         0        7204       55519    (11.48%) 
[01/24 03:39:19    307s] (I)      Total:       1319449    113452         6       10171     1335118    ( 0.76%) 
[01/24 03:39:19    307s] (I)      
[01/24 03:39:19    307s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 03:39:19    307s] [NR-eGR]                        OverCon            
[01/24 03:39:19    307s] [NR-eGR]                         #Gcell     %Gcell
[01/24 03:39:19    307s] [NR-eGR]        Layer               (1)    OverCon
[01/24 03:39:19    307s] [NR-eGR] ----------------------------------------------
[01/24 03:39:19    307s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/24 03:39:19    307s] [NR-eGR]  Metal2 ( 2)         6( 0.03%)   ( 0.03%) 
[01/24 03:39:19    307s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/24 03:39:19    307s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/24 03:39:19    307s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/24 03:39:19    307s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/24 03:39:19    307s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/24 03:39:19    307s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/24 03:39:19    307s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/24 03:39:19    307s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/24 03:39:19    307s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/24 03:39:19    307s] [NR-eGR] ----------------------------------------------
[01/24 03:39:19    307s] [NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[01/24 03:39:19    307s] [NR-eGR] 
[01/24 03:39:19    307s] (I)      Finished Global Routing ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 2224.17 MB )
[01/24 03:39:19    307s] (I)      total 2D Cap : 1329715 = (681820 H, 647895 V)
[01/24 03:39:19    307s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 03:39:19    307s] Early Global Route congestion estimation runtime: 0.23 seconds, mem = 2224.2M
[01/24 03:39:19    307s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.230, REAL:0.234, MEM:2224.2M, EPOCH TIME: 1706060359.867390
[01/24 03:39:19    307s] OPERPROF: Starting HotSpotCal at level 1, MEM:2224.2M, EPOCH TIME: 1706060359.867456
[01/24 03:39:19    307s] [hotspot] +------------+---------------+---------------+
[01/24 03:39:19    307s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 03:39:19    307s] [hotspot] +------------+---------------+---------------+
[01/24 03:39:19    307s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 03:39:19    307s] [hotspot] +------------+---------------+---------------+
[01/24 03:39:19    307s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 03:39:19    307s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 03:39:19    307s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2224.2M, EPOCH TIME: 1706060359.869428
[01/24 03:39:19    307s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2224.2M, EPOCH TIME: 1706060359.870447
[01/24 03:39:19    307s] Starting Early Global Route wiring: mem = 2224.2M
[01/24 03:39:19    307s] (I)      ============= Track Assignment ============
[01/24 03:39:19    307s] (I)      Started Track Assignment (1T) ( Curr Mem: 2224.17 MB )
[01/24 03:39:19    307s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 03:39:19    307s] (I)      Run Multi-thread track assignment
[01/24 03:39:20    307s] (I)      Finished Track Assignment (1T) ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 2224.17 MB )
[01/24 03:39:20    307s] (I)      Started Export ( Curr Mem: 2224.17 MB )
[01/24 03:39:20    307s] [NR-eGR]                  Length (um)   Vias 
[01/24 03:39:20    307s] [NR-eGR] ------------------------------------
[01/24 03:39:20    307s] [NR-eGR]  Metal1   (1H)             0  34672 
[01/24 03:39:20    307s] [NR-eGR]  Metal2   (2V)         54119  48715 
[01/24 03:39:20    307s] [NR-eGR]  Metal3   (3H)         70440   5456 
[01/24 03:39:20    307s] [NR-eGR]  Metal4   (4V)         26241   2185 
[01/24 03:39:20    307s] [NR-eGR]  Metal5   (5H)         20966    200 
[01/24 03:39:20    307s] [NR-eGR]  Metal6   (6V)          2160     65 
[01/24 03:39:20    307s] [NR-eGR]  Metal7   (7H)           785     35 
[01/24 03:39:20    307s] [NR-eGR]  Metal8   (8V)           253     27 
[01/24 03:39:20    307s] [NR-eGR]  Metal9   (9H)           254      9 
[01/24 03:39:20    307s] [NR-eGR]  Metal10  (10V)            0      7 
[01/24 03:39:20    307s] [NR-eGR]  Metal11  (11H)            7      0 
[01/24 03:39:20    307s] [NR-eGR] ------------------------------------
[01/24 03:39:20    307s] [NR-eGR]           Total       175225  91371 
[01/24 03:39:20    307s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:39:20    307s] [NR-eGR] Total half perimeter of net bounding box: 148240um
[01/24 03:39:20    307s] [NR-eGR] Total length: 175225um, number of vias: 91371
[01/24 03:39:20    307s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:39:20    307s] [NR-eGR] Total eGR-routed clock nets wire length: 9518um, number of vias: 5872
[01/24 03:39:20    307s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:39:20    307s] (I)      Finished Export ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 2224.17 MB )
[01/24 03:39:20    307s] Early Global Route wiring runtime: 0.24 seconds, mem = 2220.2M
[01/24 03:39:20    307s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.240, REAL:0.241, MEM:2220.2M, EPOCH TIME: 1706060360.111891
[01/24 03:39:20    307s] 0 delay mode for cte disabled.
[01/24 03:39:20    307s] SKP cleared!
[01/24 03:39:20    307s] 
[01/24 03:39:20    307s] *** Finished incrementalPlace (cpu=0:00:51.0, real=0:00:51.0)***
[01/24 03:39:20    307s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2220.2M, EPOCH TIME: 1706060360.132309
[01/24 03:39:20    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:20    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:20    307s] All LLGs are deleted
[01/24 03:39:20    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:20    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:20    307s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2220.2M, EPOCH TIME: 1706060360.132457
[01/24 03:39:20    307s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2220.2M, EPOCH TIME: 1706060360.132529
[01/24 03:39:20    307s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.004, MEM:2195.2M, EPOCH TIME: 1706060360.136660
[01/24 03:39:20    307s] Start to check current routing status for nets...
[01/24 03:39:20    307s] All nets are already routed correctly.
[01/24 03:39:20    307s] End to check current routing status for nets (mem=2195.2M)
[01/24 03:39:20    307s] Extraction called for design 'picorv32' of instances=9204 and nets=10383 using extraction engine 'preRoute' .
[01/24 03:39:20    307s] PreRoute RC Extraction called for design picorv32.
[01/24 03:39:20    307s] RC Extraction called in multi-corner(1) mode.
[01/24 03:39:20    307s] RCMode: PreRoute
[01/24 03:39:20    307s]       RC Corner Indexes            0   
[01/24 03:39:20    307s] Capacitance Scaling Factor   : 1.00000 
[01/24 03:39:20    307s] Resistance Scaling Factor    : 1.00000 
[01/24 03:39:20    307s] Clock Cap. Scaling Factor    : 1.00000 
[01/24 03:39:20    307s] Clock Res. Scaling Factor    : 1.00000 
[01/24 03:39:20    307s] Shrink Factor                : 1.00000
[01/24 03:39:20    307s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/24 03:39:20    307s] Using Quantus QRC technology file ...
[01/24 03:39:20    307s] 
[01/24 03:39:20    307s] Trim Metal Layers:
[01/24 03:39:20    307s] LayerId::1 widthSet size::1
[01/24 03:39:20    307s] LayerId::2 widthSet size::1
[01/24 03:39:20    307s] LayerId::3 widthSet size::1
[01/24 03:39:20    307s] LayerId::4 widthSet size::1
[01/24 03:39:20    307s] LayerId::5 widthSet size::1
[01/24 03:39:20    307s] LayerId::6 widthSet size::1
[01/24 03:39:20    307s] LayerId::7 widthSet size::1
[01/24 03:39:20    307s] LayerId::8 widthSet size::1
[01/24 03:39:20    307s] LayerId::9 widthSet size::1
[01/24 03:39:20    307s] LayerId::10 widthSet size::1
[01/24 03:39:20    307s] LayerId::11 widthSet size::1
[01/24 03:39:20    307s] Updating RC grid for preRoute extraction ...
[01/24 03:39:20    307s] eee: pegSigSF::1.070000
[01/24 03:39:20    307s] Initializing multi-corner resistance tables ...
[01/24 03:39:20    307s] eee: l::1 avDens::0.088967 usedTrk::1457.281459 availTrk::16380.000000 sigTrk::1457.281459
[01/24 03:39:20    307s] eee: l::2 avDens::0.248366 usedTrk::3185.291463 availTrk::12825.000000 sigTrk::3185.291463
[01/24 03:39:20    307s] eee: l::3 avDens::0.306148 usedTrk::4133.000274 availTrk::13500.000000 sigTrk::4133.000274
[01/24 03:39:20    307s] eee: l::4 avDens::0.124647 usedTrk::1545.316961 availTrk::12397.500000 sigTrk::1545.316961
[01/24 03:39:20    307s] eee: l::5 avDens::0.104090 usedTrk::1227.225914 availTrk::11790.000000 sigTrk::1227.225914
[01/24 03:39:20    307s] eee: l::6 avDens::0.024226 usedTrk::126.350614 availTrk::5215.500000 sigTrk::126.350614
[01/24 03:39:20    307s] eee: l::7 avDens::0.018893 usedTrk::45.909941 availTrk::2430.000000 sigTrk::45.909941
[01/24 03:39:20    307s] eee: l::8 avDens::0.014400 usedTrk::14.774269 availTrk::1026.000000 sigTrk::14.774269
[01/24 03:39:20    307s] eee: l::9 avDens::0.012696 usedTrk::14.853801 availTrk::1170.000000 sigTrk::14.853801
[01/24 03:39:20    307s] eee: l::10 avDens::0.059638 usedTrk::79.545351 availTrk::1333.800000 sigTrk::79.545351
[01/24 03:39:20    307s] eee: l::11 avDens::0.054450 usedTrk::139.173421 availTrk::2556.000000 sigTrk::139.173421
[01/24 03:39:20    307s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:39:20    307s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.266520 uaWl=1.000000 uaWlH=0.289150 aWlH=0.000000 lMod=0 pMax=0.826000 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 03:39:20    307s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2195.168M)
[01/24 03:39:20    307s] Compute RC Scale Done ...
[01/24 03:39:20    307s] **optDesign ... cpu = 0:01:03, real = 0:01:02, mem = 1608.7M, totSessionCpu=0:05:08 **
[01/24 03:39:20    308s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 03:39:20    308s] #################################################################################
[01/24 03:39:20    308s] # Design Stage: PreRoute
[01/24 03:39:20    308s] # Design Name: picorv32
[01/24 03:39:20    308s] # Design Mode: 45nm
[01/24 03:39:20    308s] # Analysis Mode: MMMC Non-OCV 
[01/24 03:39:20    308s] # Parasitics Mode: No SPEF/RCDB 
[01/24 03:39:20    308s] # Signoff Settings: SI Off 
[01/24 03:39:20    308s] #################################################################################
[01/24 03:39:21    308s] Calculate delays in Single mode...
[01/24 03:39:21    308s] Topological Sorting (REAL = 0:00:00.0, MEM = 2197.3M, InitMEM = 2197.3M)
[01/24 03:39:21    308s] Start delay calculation (fullDC) (1 T). (MEM=2197.26)
[01/24 03:39:21    308s] End AAE Lib Interpolated Model. (MEM=2208.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:39:22    310s] Total number of fetched objects 10229
[01/24 03:39:22    310s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 03:39:22    310s] End delay calculation. (MEM=2225.2 CPU=0:00:01.4 REAL=0:00:01.0)
[01/24 03:39:22    310s] End delay calculation (fullDC). (MEM=2225.2 CPU=0:00:01.7 REAL=0:00:01.0)
[01/24 03:39:22    310s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 2225.2M) ***
[01/24 03:39:22    310s] *** IncrReplace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:53.8/0:00:53.7 (1.0), totSession cpu/real = 0:05:10.3/0:21:02.6 (0.2), mem = 2225.2M
[01/24 03:39:22    310s] 
[01/24 03:39:22    310s] =============================================================================================
[01/24 03:39:22    310s]  Step TAT Report : IncrReplace #1 / place_opt_design #2                         21.35-s114_1
[01/24 03:39:22    310s] =============================================================================================
[01/24 03:39:22    310s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:39:22    310s] ---------------------------------------------------------------------------------------------
[01/24 03:39:22    310s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:39:22    310s] [ ExtractRC              ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:39:22    310s] [ TimingUpdate           ]      4   0:00:00.8  (   1.4 % )     0:00:00.8 /  0:00:00.8    1.0
[01/24 03:39:22    310s] [ FullDelayCalc          ]      1   0:00:02.0  (   3.8 % )     0:00:02.0 /  0:00:02.1    1.0
[01/24 03:39:22    310s] [ MISC                   ]          0:00:50.8  (  94.5 % )     0:00:50.8 /  0:00:50.9    1.0
[01/24 03:39:22    310s] ---------------------------------------------------------------------------------------------
[01/24 03:39:22    310s]  IncrReplace #1 TOTAL               0:00:53.7  ( 100.0 % )     0:00:53.7 /  0:00:53.8    1.0
[01/24 03:39:22    310s] ---------------------------------------------------------------------------------------------
[01/24 03:39:22    310s] 
[01/24 03:39:23    310s] Deleting Lib Analyzer.
[01/24 03:39:23    310s] Begin: GigaOpt DRV Optimization
[01/24 03:39:23    310s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[01/24 03:39:23    310s] *** DrvOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:05:10.7/0:21:03.0 (0.2), mem = 2241.2M
[01/24 03:39:23    310s] Info: 59 clock nets excluded from IPO operation.
[01/24 03:39:23    310s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.15
[01/24 03:39:23    310s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:39:23    310s] ### Creating PhyDesignMc. totSessionCpu=0:05:11 mem=2241.2M
[01/24 03:39:23    310s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 03:39:23    310s] OPERPROF: Starting DPlace-Init at level 1, MEM:2241.2M, EPOCH TIME: 1706060363.346404
[01/24 03:39:23    310s] Processing tracks to init pin-track alignment.
[01/24 03:39:23    310s] z: 2, totalTracks: 1
[01/24 03:39:23    310s] z: 4, totalTracks: 1
[01/24 03:39:23    310s] z: 6, totalTracks: 1
[01/24 03:39:23    310s] z: 8, totalTracks: 1
[01/24 03:39:23    310s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:39:23    310s] All LLGs are deleted
[01/24 03:39:23    310s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:23    310s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:23    310s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2241.2M, EPOCH TIME: 1706060363.353193
[01/24 03:39:23    310s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2241.2M, EPOCH TIME: 1706060363.353498
[01/24 03:39:23    310s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2241.2M, EPOCH TIME: 1706060363.355896
[01/24 03:39:23    310s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:23    310s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:23    310s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2241.2M, EPOCH TIME: 1706060363.357649
[01/24 03:39:23    310s] Max number of tech site patterns supported in site array is 256.
[01/24 03:39:23    310s] Core basic site is CoreSite
[01/24 03:39:23    310s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2241.2M, EPOCH TIME: 1706060363.384766
[01/24 03:39:23    310s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 03:39:23    310s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 03:39:23    310s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:2241.2M, EPOCH TIME: 1706060363.386312
[01/24 03:39:23    310s] Fast DP-INIT is on for default
[01/24 03:39:23    310s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 03:39:23    310s] Atter site array init, number of instance map data is 0.
[01/24 03:39:23    310s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:2241.2M, EPOCH TIME: 1706060363.389906
[01/24 03:39:23    310s] 
[01/24 03:39:23    310s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:39:23    310s] OPERPROF:     Starting CMU at level 3, MEM:2241.2M, EPOCH TIME: 1706060363.391577
[01/24 03:39:23    310s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2241.2M, EPOCH TIME: 1706060363.392496
[01/24 03:39:23    310s] 
[01/24 03:39:23    310s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:39:23    310s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:2241.2M, EPOCH TIME: 1706060363.393803
[01/24 03:39:23    310s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2241.2M, EPOCH TIME: 1706060363.393891
[01/24 03:39:23    310s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2241.2M, EPOCH TIME: 1706060363.393954
[01/24 03:39:23    310s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2241.2MB).
[01/24 03:39:23    310s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.049, MEM:2241.2M, EPOCH TIME: 1706060363.395617
[01/24 03:39:23    310s] TotalInstCnt at PhyDesignMc Initialization: 9204
[01/24 03:39:23    310s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:11 mem=2241.2M
[01/24 03:39:23    310s] ### Creating RouteCongInterface, started
[01/24 03:39:23    310s] 
[01/24 03:39:23    310s] Creating Lib Analyzer ...
[01/24 03:39:23    310s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 03:39:23    310s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 03:39:23    310s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 03:39:23    310s] 
[01/24 03:39:23    310s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:39:24    311s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:11 mem=2241.2M
[01/24 03:39:24    311s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:11 mem=2241.2M
[01/24 03:39:24    311s] Creating Lib Analyzer, finished. 
[01/24 03:39:24    311s] 
[01/24 03:39:24    311s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/24 03:39:24    311s] 
[01/24 03:39:24    311s] #optDebug: {0, 1.000}
[01/24 03:39:24    311s] ### Creating RouteCongInterface, finished
[01/24 03:39:24    311s] {MG  {8 0 3.8 0.0918237}  {10 0 13.1 0.315438} }
[01/24 03:39:24    311s] ### Creating LA Mngr. totSessionCpu=0:05:11 mem=2241.2M
[01/24 03:39:24    311s] ### Creating LA Mngr, finished. totSessionCpu=0:05:11 mem=2241.2M
[01/24 03:39:24    311s] [GPS-DRV] Optimizer parameters ============================= 
[01/24 03:39:24    311s] [GPS-DRV] maxDensity (design): 0.95
[01/24 03:39:24    311s] [GPS-DRV] maxLocalDensity: 1.2
[01/24 03:39:24    311s] [GPS-DRV] All active and enabled setup views
[01/24 03:39:24    311s] [GPS-DRV]     default_emulate_view
[01/24 03:39:24    311s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 03:39:24    311s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 03:39:24    311s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/24 03:39:24    311s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/24 03:39:24    311s] [GPS-DRV] timing-driven DRV settings
[01/24 03:39:24    311s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/24 03:39:24    311s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2260.3M, EPOCH TIME: 1706060364.496836
[01/24 03:39:24    311s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2260.3M, EPOCH TIME: 1706060364.497045
[01/24 03:39:24    311s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:39:24    311s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/24 03:39:24    311s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:39:24    311s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/24 03:39:24    311s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:39:24    311s] Info: violation cost 17.858484 (cap = 0.000000, tran = 17.858484, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 03:39:24    311s] |    54|   171|    -0.11|     0|     0|     0.00|     0|     0|     0|     0|     2.23|     0.00|       0|       0|       0| 71.18%|          |         |
[01/24 03:39:25    312s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 03:39:25    312s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.25|     0.00|      36|       0|      26| 71.36%| 0:00:01.0|  2306.4M|
[01/24 03:39:25    312s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 03:39:25    312s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.25|     0.00|       0|       0|       0| 71.36%| 0:00:00.0|  2306.4M|
[01/24 03:39:25    312s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:39:25    312s] Bottom Preferred Layer:
[01/24 03:39:25    312s]     None
[01/24 03:39:25    312s] Via Pillar Rule:
[01/24 03:39:25    312s]     None
[01/24 03:39:25    312s] 
[01/24 03:39:25    312s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=2306.4M) ***
[01/24 03:39:25    312s] 
[01/24 03:39:25    312s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2306.4M, EPOCH TIME: 1706060365.062407
[01/24 03:39:25    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9240).
[01/24 03:39:25    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:25    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:25    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:25    312s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.029, MEM:2299.4M, EPOCH TIME: 1706060365.090964
[01/24 03:39:25    312s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2299.4M, EPOCH TIME: 1706060365.093324
[01/24 03:39:25    312s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2299.4M, EPOCH TIME: 1706060365.093463
[01/24 03:39:25    312s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2299.4M, EPOCH TIME: 1706060365.103929
[01/24 03:39:25    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:25    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:25    312s] 
[01/24 03:39:25    312s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:39:25    312s] OPERPROF:       Starting CMU at level 4, MEM:2299.4M, EPOCH TIME: 1706060365.135478
[01/24 03:39:25    312s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2299.4M, EPOCH TIME: 1706060365.136470
[01/24 03:39:25    312s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.034, MEM:2299.4M, EPOCH TIME: 1706060365.137760
[01/24 03:39:25    312s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2299.4M, EPOCH TIME: 1706060365.137858
[01/24 03:39:25    312s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2299.4M, EPOCH TIME: 1706060365.137922
[01/24 03:39:25    312s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2299.4M, EPOCH TIME: 1706060365.139521
[01/24 03:39:25    312s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2299.4M, EPOCH TIME: 1706060365.139733
[01/24 03:39:25    312s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.046, MEM:2299.4M, EPOCH TIME: 1706060365.139870
[01/24 03:39:25    312s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.047, MEM:2299.4M, EPOCH TIME: 1706060365.139926
[01/24 03:39:25    312s] TDRefine: refinePlace mode is spiral
[01/24 03:39:25    312s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28723.7
[01/24 03:39:25    312s] OPERPROF: Starting RefinePlace at level 1, MEM:2299.4M, EPOCH TIME: 1706060365.140004
[01/24 03:39:25    312s] *** Starting refinePlace (0:05:12 mem=2299.4M) ***
[01/24 03:39:25    312s] Total net bbox length = 1.484e+05 (8.111e+04 6.732e+04) (ext = 1.030e+04)
[01/24 03:39:25    312s] 
[01/24 03:39:25    312s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:39:25    312s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:39:25    312s] (I)      Default pattern map key = picorv32_default.
[01/24 03:39:25    312s] (I)      Default pattern map key = picorv32_default.
[01/24 03:39:25    312s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2299.4M, EPOCH TIME: 1706060365.154898
[01/24 03:39:25    312s] Starting refinePlace ...
[01/24 03:39:25    312s] (I)      Default pattern map key = picorv32_default.
[01/24 03:39:25    312s] One DDP V2 for no tweak run.
[01/24 03:39:25    312s] (I)      Default pattern map key = picorv32_default.
[01/24 03:39:25    312s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2299.4M, EPOCH TIME: 1706060365.179927
[01/24 03:39:25    312s] DDP initSite1 nrRow 114 nrJob 114
[01/24 03:39:25    312s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2299.4M, EPOCH TIME: 1706060365.180033
[01/24 03:39:25    312s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2299.4M, EPOCH TIME: 1706060365.180212
[01/24 03:39:25    312s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2299.4M, EPOCH TIME: 1706060365.180271
[01/24 03:39:25    312s] DDP markSite nrRow 114 nrJob 114
[01/24 03:39:25    312s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2299.4M, EPOCH TIME: 1706060365.180661
[01/24 03:39:25    312s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2299.4M, EPOCH TIME: 1706060365.180732
[01/24 03:39:25    312s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/24 03:39:25    312s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2299.4M, EPOCH TIME: 1706060365.186664
[01/24 03:39:25    312s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2299.4M, EPOCH TIME: 1706060365.186752
[01/24 03:39:25    312s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.010, REAL:0.002, MEM:2299.4M, EPOCH TIME: 1706060365.188781
[01/24 03:39:25    312s] ** Cut row section cpu time 0:00:00.0.
[01/24 03:39:25    312s]  ** Cut row section real time 0:00:00.0.
[01/24 03:39:25    312s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.010, REAL:0.002, MEM:2299.4M, EPOCH TIME: 1706060365.188889
[01/24 03:39:25    312s]   Spread Effort: high, pre-route mode, useDDP on.
[01/24 03:39:25    312s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2299.4MB) @(0:05:12 - 0:05:13).
[01/24 03:39:25    312s] Move report: preRPlace moves 39 insts, mean move: 0.27 um, max move: 0.40 um 
[01/24 03:39:25    312s] 	Max move on inst (g126359): (164.60, 91.96) --> (164.20, 91.96)
[01/24 03:39:25    312s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: NAND3X2
[01/24 03:39:25    312s] wireLenOptFixPriorityInst 0 inst fixed
[01/24 03:39:25    312s] 
[01/24 03:39:25    312s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/24 03:39:25    312s] Move report: legalization moves 115 insts, mean move: 2.88 um, max move: 12.04 um spiral
[01/24 03:39:25    312s] 	Max move on inst (FE_OFC523_n_2877): (142.20, 95.38) --> (147.40, 88.54)
[01/24 03:39:25    312s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/24 03:39:25    312s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:39:25    312s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2302.5MB) @(0:05:13 - 0:05:13).
[01/24 03:39:25    312s] Move report: Detail placement moves 153 insts, mean move: 2.23 um, max move: 12.04 um 
[01/24 03:39:25    312s] 	Max move on inst (FE_OFC523_n_2877): (142.20, 95.38) --> (147.40, 88.54)
[01/24 03:39:25    312s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2302.5MB
[01/24 03:39:25    312s] Statistics of distance of Instance movement in refine placement:
[01/24 03:39:25    312s]   maximum (X+Y) =        12.04 um
[01/24 03:39:25    312s]   inst (FE_OFC523_n_2877) with max move: (142.2, 95.38) -> (147.4, 88.54)
[01/24 03:39:25    312s]   mean    (X+Y) =         2.23 um
[01/24 03:39:25    312s] Summary Report:
[01/24 03:39:25    312s] Instances move: 153 (out of 9240 movable)
[01/24 03:39:25    312s] Instances flipped: 0
[01/24 03:39:25    312s] Mean displacement: 2.23 um
[01/24 03:39:25    312s] Max displacement: 12.04 um (Instance: FE_OFC523_n_2877) (142.2, 95.38) -> (147.4, 88.54)
[01/24 03:39:25    312s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/24 03:39:25    312s] Total instances moved : 153
[01/24 03:39:25    312s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.390, REAL:0.382, MEM:2302.5M, EPOCH TIME: 1706060365.537135
[01/24 03:39:25    312s] Total net bbox length = 1.488e+05 (8.125e+04 6.753e+04) (ext = 1.030e+04)
[01/24 03:39:25    312s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2302.5MB
[01/24 03:39:25    312s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2302.5MB) @(0:05:12 - 0:05:13).
[01/24 03:39:25    312s] *** Finished refinePlace (0:05:13 mem=2302.5M) ***
[01/24 03:39:25    312s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28723.7
[01/24 03:39:25    312s] OPERPROF: Finished RefinePlace at level 1, CPU:0.410, REAL:0.401, MEM:2302.5M, EPOCH TIME: 1706060365.541143
[01/24 03:39:25    312s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2302.5M, EPOCH TIME: 1706060365.589387
[01/24 03:39:25    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9240).
[01/24 03:39:25    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:25    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:25    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:25    312s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.028, MEM:2299.5M, EPOCH TIME: 1706060365.617502
[01/24 03:39:25    312s] *** maximum move = 12.04 um ***
[01/24 03:39:25    312s] *** Finished re-routing un-routed nets (2299.5M) ***
[01/24 03:39:25    312s] OPERPROF: Starting DPlace-Init at level 1, MEM:2299.5M, EPOCH TIME: 1706060365.638402
[01/24 03:39:25    312s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2299.5M, EPOCH TIME: 1706060365.647441
[01/24 03:39:25    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:25    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:25    313s] 
[01/24 03:39:25    313s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:39:25    313s] OPERPROF:     Starting CMU at level 3, MEM:2299.5M, EPOCH TIME: 1706060365.678980
[01/24 03:39:25    313s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2299.5M, EPOCH TIME: 1706060365.679970
[01/24 03:39:25    313s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2299.5M, EPOCH TIME: 1706060365.681245
[01/24 03:39:25    313s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2299.5M, EPOCH TIME: 1706060365.681331
[01/24 03:39:25    313s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2299.5M, EPOCH TIME: 1706060365.681396
[01/24 03:39:25    313s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2299.5M, EPOCH TIME: 1706060365.683169
[01/24 03:39:25    313s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2299.5M, EPOCH TIME: 1706060365.683371
[01/24 03:39:25    313s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.045, MEM:2299.5M, EPOCH TIME: 1706060365.683494
[01/24 03:39:25    313s] 
[01/24 03:39:25    313s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=2299.5M) ***
[01/24 03:39:25    313s] Total-nets :: 10177, Stn-nets :: 5, ratio :: 0.0491304 %, Total-len 175249, Stn-len 52.45
[01/24 03:39:25    313s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2280.4M, EPOCH TIME: 1706060365.806716
[01/24 03:39:25    313s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:25    313s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:25    313s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:25    313s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:25    313s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.027, MEM:2216.4M, EPOCH TIME: 1706060365.833316
[01/24 03:39:25    313s] TotalInstCnt at PhyDesignMc Destruction: 9240
[01/24 03:39:25    313s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.15
[01/24 03:39:25    313s] *** DrvOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:05:13.2/0:21:05.5 (0.2), mem = 2216.4M
[01/24 03:39:25    313s] 
[01/24 03:39:25    313s] =============================================================================================
[01/24 03:39:25    313s]  Step TAT Report : DrvOpt #1 / place_opt_design #2                              21.35-s114_1
[01/24 03:39:25    313s] =============================================================================================
[01/24 03:39:25    313s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:39:25    313s] ---------------------------------------------------------------------------------------------
[01/24 03:39:25    313s] [ SlackTraversorInit     ]      2   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:39:25    313s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  26.0 % )     0:00:00.7 /  0:00:00.6    1.0
[01/24 03:39:25    313s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:39:25    313s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 03:39:25    313s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 03:39:25    313s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.7 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:39:25    313s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:39:25    313s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 03:39:25    313s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 03:39:25    313s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:39:25    313s] [ OptEval                ]      2   0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 03:39:25    313s] [ OptCommit              ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.2
[01/24 03:39:25    313s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:39:25    313s] [ IncrDelayCalc          ]     10   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:39:25    313s] [ DrvFindVioNets         ]      3   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.1
[01/24 03:39:25    313s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 03:39:25    313s] [ RefinePlace            ]      1   0:00:00.7  (  26.9 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:39:25    313s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:39:25    313s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.1
[01/24 03:39:25    313s] [ MISC                   ]          0:00:00.4  (  16.1 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 03:39:25    313s] ---------------------------------------------------------------------------------------------
[01/24 03:39:25    313s]  DrvOpt #1 TOTAL                    0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.5    1.0
[01/24 03:39:25    313s] ---------------------------------------------------------------------------------------------
[01/24 03:39:25    313s] 
[01/24 03:39:25    313s] End: GigaOpt DRV Optimization
[01/24 03:39:25    313s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/24 03:39:25    313s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2216.4M, EPOCH TIME: 1706060365.844624
[01/24 03:39:25    313s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:25    313s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:25    313s] 
[01/24 03:39:25    313s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:39:25    313s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.032, MEM:2216.4M, EPOCH TIME: 1706060365.876926
[01/24 03:39:25    313s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:25    313s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:26    313s] 
------------------------------------------------------------------
     Summary (cpu=0.04min real=0.03min mem=2216.4M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.252  |  2.322  |  3.964  |  2.252  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 03:39:26    313s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2264.6M, EPOCH TIME: 1706060366.099087
[01/24 03:39:26    313s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:26    313s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:26    313s] 
[01/24 03:39:26    313s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:39:26    313s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.032, MEM:2264.6M, EPOCH TIME: 1706060366.131304
[01/24 03:39:26    313s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:26    313s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:26    313s] Density: 71.358%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:08, real = 0:01:08, mem = 1636.6M, totSessionCpu=0:05:13 **
[01/24 03:39:26    313s] *** Timing Is met
[01/24 03:39:26    313s] *** Check timing (0:00:00.0)
[01/24 03:39:26    313s] *** Timing Is met
[01/24 03:39:26    313s] *** Check timing (0:00:00.0)
[01/24 03:39:26    313s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[01/24 03:39:26    313s] Info: 59 clock nets excluded from IPO operation.
[01/24 03:39:26    313s] ### Creating LA Mngr. totSessionCpu=0:05:14 mem=2216.6M
[01/24 03:39:26    313s] ### Creating LA Mngr, finished. totSessionCpu=0:05:14 mem=2216.6M
[01/24 03:39:26    313s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:39:26    313s] ### Creating PhyDesignMc. totSessionCpu=0:05:14 mem=2273.8M
[01/24 03:39:26    313s] OPERPROF: Starting DPlace-Init at level 1, MEM:2273.8M, EPOCH TIME: 1706060366.241972
[01/24 03:39:26    313s] Processing tracks to init pin-track alignment.
[01/24 03:39:26    313s] z: 2, totalTracks: 1
[01/24 03:39:26    313s] z: 4, totalTracks: 1
[01/24 03:39:26    313s] z: 6, totalTracks: 1
[01/24 03:39:26    313s] z: 8, totalTracks: 1
[01/24 03:39:26    313s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:39:26    313s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2273.8M, EPOCH TIME: 1706060366.250967
[01/24 03:39:26    313s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:26    313s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:26    313s] 
[01/24 03:39:26    313s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:39:26    313s] OPERPROF:     Starting CMU at level 3, MEM:2273.8M, EPOCH TIME: 1706060366.282458
[01/24 03:39:26    313s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2273.8M, EPOCH TIME: 1706060366.283442
[01/24 03:39:26    313s] 
[01/24 03:39:26    313s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:39:26    313s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2273.8M, EPOCH TIME: 1706060366.284727
[01/24 03:39:26    313s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2273.8M, EPOCH TIME: 1706060366.284824
[01/24 03:39:26    313s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2273.8M, EPOCH TIME: 1706060366.284889
[01/24 03:39:26    313s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2273.8MB).
[01/24 03:39:26    313s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:2273.8M, EPOCH TIME: 1706060366.286717
[01/24 03:39:26    313s] TotalInstCnt at PhyDesignMc Initialization: 9240
[01/24 03:39:26    313s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:14 mem=2273.8M
[01/24 03:39:26    313s] Begin: Area Reclaim Optimization
[01/24 03:39:26    313s] *** AreaOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:05:13.7/0:21:06.0 (0.2), mem = 2273.8M
[01/24 03:39:26    313s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.16
[01/24 03:39:26    313s] ### Creating RouteCongInterface, started
[01/24 03:39:26    313s] 
[01/24 03:39:26    313s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[01/24 03:39:26    313s] 
[01/24 03:39:26    313s] #optDebug: {0, 1.000}
[01/24 03:39:26    313s] ### Creating RouteCongInterface, finished
[01/24 03:39:26    313s] {MG  {8 0 3.8 0.0918237}  {10 0 13.1 0.315438} }
[01/24 03:39:26    313s] ### Creating LA Mngr. totSessionCpu=0:05:14 mem=2273.8M
[01/24 03:39:26    313s] ### Creating LA Mngr, finished. totSessionCpu=0:05:14 mem=2273.8M
[01/24 03:39:26    313s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2273.8M, EPOCH TIME: 1706060366.518193
[01/24 03:39:26    313s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2273.8M, EPOCH TIME: 1706060366.518431
[01/24 03:39:26    313s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.36
[01/24 03:39:26    313s] +---------+---------+--------+--------+------------+--------+
[01/24 03:39:26    313s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/24 03:39:26    313s] +---------+---------+--------+--------+------------+--------+
[01/24 03:39:26    313s] |   71.36%|        -|   0.000|   0.000|   0:00:00.0| 2273.8M|
[01/24 03:39:26    313s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 03:39:32    319s] |   71.20%|       67|   0.000|   0.000|   0:00:06.0| 2354.6M|
[01/24 03:39:32    319s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 03:39:32    319s] +---------+---------+--------+--------+------------+--------+
[01/24 03:39:32    319s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.20
[01/24 03:39:32    319s] 
[01/24 03:39:32    319s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/24 03:39:32    319s] --------------------------------------------------------------
[01/24 03:39:32    319s] |                                   | Total     | Sequential |
[01/24 03:39:32    319s] --------------------------------------------------------------
[01/24 03:39:32    319s] | Num insts resized                 |       0  |       0    |
[01/24 03:39:32    319s] | Num insts undone                  |       0  |       0    |
[01/24 03:39:32    319s] | Num insts Downsized               |       0  |       0    |
[01/24 03:39:32    319s] | Num insts Samesized               |       0  |       0    |
[01/24 03:39:32    319s] | Num insts Upsized                 |       0  |       0    |
[01/24 03:39:32    319s] | Num multiple commits+uncommits    |       0  |       -    |
[01/24 03:39:32    319s] --------------------------------------------------------------
[01/24 03:39:32    319s] Bottom Preferred Layer:
[01/24 03:39:32    319s]     None
[01/24 03:39:32    319s] Via Pillar Rule:
[01/24 03:39:32    319s]     None
[01/24 03:39:32    319s] 
[01/24 03:39:32    319s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/24 03:39:32    319s] End: Core Area Reclaim Optimization (cpu = 0:00:06.2) (real = 0:00:06.0) **
[01/24 03:39:32    319s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.16
[01/24 03:39:32    319s] *** AreaOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:05:19.9/0:21:12.2 (0.3), mem = 2354.6M
[01/24 03:39:32    319s] 
[01/24 03:39:32    319s] =============================================================================================
[01/24 03:39:32    319s]  Step TAT Report : AreaOpt #2 / place_opt_design #2                             21.35-s114_1
[01/24 03:39:32    319s] =============================================================================================
[01/24 03:39:32    319s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:39:32    319s] ---------------------------------------------------------------------------------------------
[01/24 03:39:32    319s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 03:39:32    319s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:39:32    319s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[01/24 03:39:32    319s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:39:32    319s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:39:32    319s] [ OptimizationStep       ]      1   0:00:00.1  (   0.9 % )     0:00:05.9 /  0:00:05.9    1.0
[01/24 03:39:32    319s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:05.9 /  0:00:05.9    1.0
[01/24 03:39:32    319s] [ OptGetWeight           ]     51   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:39:32    319s] [ OptEval                ]     51   0:00:05.3  (  85.5 % )     0:00:05.3 /  0:00:05.3    1.0
[01/24 03:39:32    319s] [ OptCommit              ]     51   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[01/24 03:39:32    319s] [ PostCommitDelayUpdate  ]     51   0:00:00.0  (   0.4 % )     0:00:00.4 /  0:00:00.4    0.9
[01/24 03:39:32    319s] [ IncrDelayCalc          ]     84   0:00:00.4  (   6.2 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 03:39:32    319s] [ IncrTimingUpdate       ]     19   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.3
[01/24 03:39:32    319s] [ MISC                   ]          0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 03:39:32    319s] ---------------------------------------------------------------------------------------------
[01/24 03:39:32    319s]  AreaOpt #2 TOTAL                   0:00:06.2  ( 100.0 % )     0:00:06.2 /  0:00:06.2    1.0
[01/24 03:39:32    319s] ---------------------------------------------------------------------------------------------
[01/24 03:39:32    319s] 
[01/24 03:39:32    319s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2335.6M, EPOCH TIME: 1706060372.534673
[01/24 03:39:32    319s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9189).
[01/24 03:39:32    319s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:32    319s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:32    319s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:32    319s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.032, MEM:2224.6M, EPOCH TIME: 1706060372.567158
[01/24 03:39:32    319s] TotalInstCnt at PhyDesignMc Destruction: 9189
[01/24 03:39:32    319s] End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=2224.55M, totSessionCpu=0:05:20).
[01/24 03:39:32    319s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/24 03:39:32    319s] Info: 59 clock nets excluded from IPO operation.
[01/24 03:39:32    319s] ### Creating LA Mngr. totSessionCpu=0:05:20 mem=2224.6M
[01/24 03:39:32    319s] ### Creating LA Mngr, finished. totSessionCpu=0:05:20 mem=2224.6M
[01/24 03:39:32    319s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:39:32    319s] ### Creating PhyDesignMc. totSessionCpu=0:05:20 mem=2281.8M
[01/24 03:39:32    319s] OPERPROF: Starting DPlace-Init at level 1, MEM:2281.8M, EPOCH TIME: 1706060372.601303
[01/24 03:39:32    319s] Processing tracks to init pin-track alignment.
[01/24 03:39:32    319s] z: 2, totalTracks: 1
[01/24 03:39:32    319s] z: 4, totalTracks: 1
[01/24 03:39:32    319s] z: 6, totalTracks: 1
[01/24 03:39:32    319s] z: 8, totalTracks: 1
[01/24 03:39:32    319s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:39:32    319s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2281.8M, EPOCH TIME: 1706060372.610355
[01/24 03:39:32    319s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:32    319s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:32    319s] 
[01/24 03:39:32    319s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:39:32    319s] OPERPROF:     Starting CMU at level 3, MEM:2281.8M, EPOCH TIME: 1706060372.641763
[01/24 03:39:32    319s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2281.8M, EPOCH TIME: 1706060372.642750
[01/24 03:39:32    319s] 
[01/24 03:39:32    319s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:39:32    319s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2281.8M, EPOCH TIME: 1706060372.644053
[01/24 03:39:32    319s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2281.8M, EPOCH TIME: 1706060372.644137
[01/24 03:39:32    319s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2281.8M, EPOCH TIME: 1706060372.644201
[01/24 03:39:32    319s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2281.8MB).
[01/24 03:39:32    319s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:2281.8M, EPOCH TIME: 1706060372.645965
[01/24 03:39:32    320s] TotalInstCnt at PhyDesignMc Initialization: 9189
[01/24 03:39:32    320s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:20 mem=2281.8M
[01/24 03:39:32    320s] Begin: Area Reclaim Optimization
[01/24 03:39:32    320s] *** AreaOpt #3 [begin] (place_opt_design #2) : totSession cpu/real = 0:05:20.0/0:21:12.4 (0.3), mem = 2281.8M
[01/24 03:39:32    320s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.17
[01/24 03:39:32    320s] ### Creating RouteCongInterface, started
[01/24 03:39:32    320s] 
[01/24 03:39:32    320s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 03:39:32    320s] 
[01/24 03:39:32    320s] #optDebug: {0, 1.000}
[01/24 03:39:32    320s] ### Creating RouteCongInterface, finished
[01/24 03:39:32    320s] {MG  {8 0 3.8 0.0918237}  {10 0 13.1 0.315438} }
[01/24 03:39:32    320s] ### Creating LA Mngr. totSessionCpu=0:05:20 mem=2281.8M
[01/24 03:39:32    320s] ### Creating LA Mngr, finished. totSessionCpu=0:05:20 mem=2281.8M
[01/24 03:39:32    320s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2281.8M, EPOCH TIME: 1706060372.872319
[01/24 03:39:32    320s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2281.8M, EPOCH TIME: 1706060372.872556
[01/24 03:39:32    320s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.20
[01/24 03:39:32    320s] +---------+---------+--------+--------+------------+--------+
[01/24 03:39:32    320s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/24 03:39:32    320s] +---------+---------+--------+--------+------------+--------+
[01/24 03:39:32    320s] |   71.20%|        -|   0.000|   0.000|   0:00:00.0| 2281.8M|
[01/24 03:39:32    320s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 03:39:32    320s] |   71.20%|        0|   0.000|   0.000|   0:00:00.0| 2281.8M|
[01/24 03:39:33    320s] |   71.14%|       13|   0.000|   0.000|   0:00:01.0| 2300.9M|
[01/24 03:39:34    321s] |   71.09%|       25|   0.000|   0.000|   0:00:01.0| 2305.4M|
[01/24 03:39:34    321s] |   71.09%|        0|   0.000|   0.000|   0:00:00.0| 2305.4M|
[01/24 03:39:34    321s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 03:39:34    321s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[01/24 03:39:34    321s] |   71.09%|        0|   0.000|   0.000|   0:00:00.0| 2305.4M|
[01/24 03:39:34    321s] +---------+---------+--------+--------+------------+--------+
[01/24 03:39:34    321s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.09
[01/24 03:39:34    321s] 
[01/24 03:39:34    321s] ** Summary: Restruct = 0 Buffer Deletion = 13 Declone = 0 Resize = 25 **
[01/24 03:39:34    321s] --------------------------------------------------------------
[01/24 03:39:34    321s] |                                   | Total     | Sequential |
[01/24 03:39:34    321s] --------------------------------------------------------------
[01/24 03:39:34    321s] | Num insts resized                 |      25  |       3    |
[01/24 03:39:34    321s] | Num insts undone                  |       0  |       0    |
[01/24 03:39:34    321s] | Num insts Downsized               |      25  |       3    |
[01/24 03:39:34    321s] | Num insts Samesized               |       0  |       0    |
[01/24 03:39:34    321s] | Num insts Upsized                 |       0  |       0    |
[01/24 03:39:34    321s] | Num multiple commits+uncommits    |       0  |       -    |
[01/24 03:39:34    321s] --------------------------------------------------------------
[01/24 03:39:34    321s] Bottom Preferred Layer:
[01/24 03:39:34    321s]     None
[01/24 03:39:34    321s] Via Pillar Rule:
[01/24 03:39:34    321s]     None
[01/24 03:39:34    321s] 
[01/24 03:39:34    321s] Number of times islegalLocAvaiable called = 35 skipped = 0, called in commitmove = 25, skipped in commitmove = 0
[01/24 03:39:34    321s] End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:02.0) **
[01/24 03:39:34    321s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2305.4M, EPOCH TIME: 1706060374.149421
[01/24 03:39:34    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9176).
[01/24 03:39:34    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:34    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:34    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:34    321s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.028, MEM:2305.4M, EPOCH TIME: 1706060374.177813
[01/24 03:39:34    321s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2305.4M, EPOCH TIME: 1706060374.180935
[01/24 03:39:34    321s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2305.4M, EPOCH TIME: 1706060374.181087
[01/24 03:39:34    321s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2305.4M, EPOCH TIME: 1706060374.189910
[01/24 03:39:34    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:34    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:34    321s] 
[01/24 03:39:34    321s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:39:34    321s] OPERPROF:       Starting CMU at level 4, MEM:2305.4M, EPOCH TIME: 1706060374.221028
[01/24 03:39:34    321s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2305.4M, EPOCH TIME: 1706060374.221967
[01/24 03:39:34    321s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.033, MEM:2305.4M, EPOCH TIME: 1706060374.223254
[01/24 03:39:34    321s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2305.4M, EPOCH TIME: 1706060374.223347
[01/24 03:39:34    321s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2305.4M, EPOCH TIME: 1706060374.223411
[01/24 03:39:34    321s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2305.4M, EPOCH TIME: 1706060374.225077
[01/24 03:39:34    321s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2305.4M, EPOCH TIME: 1706060374.225275
[01/24 03:39:34    321s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.044, MEM:2305.4M, EPOCH TIME: 1706060374.225397
[01/24 03:39:34    321s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.045, MEM:2305.4M, EPOCH TIME: 1706060374.225452
[01/24 03:39:34    321s] TDRefine: refinePlace mode is spiral
[01/24 03:39:34    321s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28723.8
[01/24 03:39:34    321s] OPERPROF: Starting RefinePlace at level 1, MEM:2305.4M, EPOCH TIME: 1706060374.225529
[01/24 03:39:34    321s] *** Starting refinePlace (0:05:22 mem=2305.4M) ***
[01/24 03:39:34    321s] Total net bbox length = 1.487e+05 (8.123e+04 6.745e+04) (ext = 1.030e+04)
[01/24 03:39:34    321s] 
[01/24 03:39:34    321s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:39:34    321s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:39:34    321s] (I)      Default pattern map key = picorv32_default.
[01/24 03:39:34    321s] (I)      Default pattern map key = picorv32_default.
[01/24 03:39:34    321s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2305.4M, EPOCH TIME: 1706060374.240034
[01/24 03:39:34    321s] Starting refinePlace ...
[01/24 03:39:34    321s] (I)      Default pattern map key = picorv32_default.
[01/24 03:39:34    321s] One DDP V2 for no tweak run.
[01/24 03:39:34    321s] 
[01/24 03:39:34    321s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/24 03:39:34    321s] Move report: legalization moves 68 insts, mean move: 1.86 um, max move: 15.22 um spiral
[01/24 03:39:34    321s] 	Max move on inst (FE_OFC580_genblk1_pcpi_mul_rs1_17): (156.40, 23.56) --> (168.20, 20.14)
[01/24 03:39:34    321s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:39:34    321s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:39:34    321s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2308.4MB) @(0:05:22 - 0:05:22).
[01/24 03:39:34    321s] Move report: Detail placement moves 68 insts, mean move: 1.86 um, max move: 15.22 um 
[01/24 03:39:34    321s] 	Max move on inst (FE_OFC580_genblk1_pcpi_mul_rs1_17): (156.40, 23.56) --> (168.20, 20.14)
[01/24 03:39:34    321s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2308.4MB
[01/24 03:39:34    321s] Statistics of distance of Instance movement in refine placement:
[01/24 03:39:34    321s]   maximum (X+Y) =        15.22 um
[01/24 03:39:34    321s]   inst (FE_OFC580_genblk1_pcpi_mul_rs1_17) with max move: (156.4, 23.56) -> (168.2, 20.14)
[01/24 03:39:34    321s]   mean    (X+Y) =         1.86 um
[01/24 03:39:34    321s] Summary Report:
[01/24 03:39:34    321s] Instances move: 68 (out of 9176 movable)
[01/24 03:39:34    321s] Instances flipped: 0
[01/24 03:39:34    321s] Mean displacement: 1.86 um
[01/24 03:39:34    321s] Max displacement: 15.22 um (Instance: FE_OFC580_genblk1_pcpi_mul_rs1_17) (156.4, 23.56) -> (168.2, 20.14)
[01/24 03:39:34    321s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/24 03:39:34    321s] Total instances moved : 68
[01/24 03:39:34    321s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.220, REAL:0.211, MEM:2308.4M, EPOCH TIME: 1706060374.450784
[01/24 03:39:34    321s] Total net bbox length = 1.489e+05 (8.129e+04 6.757e+04) (ext = 1.030e+04)
[01/24 03:39:34    321s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2308.4MB
[01/24 03:39:34    321s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2308.4MB) @(0:05:22 - 0:05:22).
[01/24 03:39:34    321s] *** Finished refinePlace (0:05:22 mem=2308.4M) ***
[01/24 03:39:34    321s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28723.8
[01/24 03:39:34    321s] OPERPROF: Finished RefinePlace at level 1, CPU:0.230, REAL:0.229, MEM:2308.4M, EPOCH TIME: 1706060374.454745
[01/24 03:39:34    321s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2308.4M, EPOCH TIME: 1706060374.503432
[01/24 03:39:34    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9176).
[01/24 03:39:34    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:34    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:34    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:34    321s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.029, MEM:2305.4M, EPOCH TIME: 1706060374.532735
[01/24 03:39:34    321s] *** maximum move = 15.22 um ***
[01/24 03:39:34    321s] *** Finished re-routing un-routed nets (2305.4M) ***
[01/24 03:39:34    321s] OPERPROF: Starting DPlace-Init at level 1, MEM:2305.4M, EPOCH TIME: 1706060374.561623
[01/24 03:39:34    321s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2305.4M, EPOCH TIME: 1706060374.570729
[01/24 03:39:34    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:34    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:34    321s] 
[01/24 03:39:34    321s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:39:34    321s] OPERPROF:     Starting CMU at level 3, MEM:2305.4M, EPOCH TIME: 1706060374.604960
[01/24 03:39:34    321s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2305.4M, EPOCH TIME: 1706060374.605932
[01/24 03:39:34    321s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:2305.4M, EPOCH TIME: 1706060374.607201
[01/24 03:39:34    321s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2305.4M, EPOCH TIME: 1706060374.607288
[01/24 03:39:34    321s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2305.4M, EPOCH TIME: 1706060374.607352
[01/24 03:39:34    321s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2305.4M, EPOCH TIME: 1706060374.609070
[01/24 03:39:34    321s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2305.4M, EPOCH TIME: 1706060374.609269
[01/24 03:39:34    321s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.048, MEM:2305.4M, EPOCH TIME: 1706060374.609392
[01/24 03:39:34    322s] 
[01/24 03:39:34    322s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=2305.4M) ***
[01/24 03:39:34    322s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.17
[01/24 03:39:34    322s] *** AreaOpt #3 [finish] (place_opt_design #2) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:05:22.0/0:21:14.3 (0.3), mem = 2305.4M
[01/24 03:39:34    322s] 
[01/24 03:39:34    322s] =============================================================================================
[01/24 03:39:34    322s]  Step TAT Report : AreaOpt #3 / place_opt_design #2                             21.35-s114_1
[01/24 03:39:34    322s] =============================================================================================
[01/24 03:39:34    322s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:39:34    322s] ---------------------------------------------------------------------------------------------
[01/24 03:39:34    322s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:39:34    322s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:39:34    322s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.2
[01/24 03:39:34    322s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:39:34    322s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:39:34    322s] [ OptimizationStep       ]      1   0:00:00.2  (   7.8 % )     0:00:01.2 /  0:00:01.2    1.0
[01/24 03:39:34    322s] [ OptSingleIteration     ]      5   0:00:00.1  (   3.3 % )     0:00:01.0 /  0:00:01.0    1.0
[01/24 03:39:34    322s] [ OptGetWeight           ]    165   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:39:34    322s] [ OptEval                ]    165   0:00:00.6  (  29.3 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 03:39:34    322s] [ OptCommit              ]    165   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.2
[01/24 03:39:34    322s] [ PostCommitDelayUpdate  ]    165   0:00:00.0  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 03:39:34    322s] [ IncrDelayCalc          ]     64   0:00:00.3  (  13.8 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 03:39:34    322s] [ RefinePlace            ]      1   0:00:00.5  (  26.0 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 03:39:34    322s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:39:34    322s] [ IncrTimingUpdate       ]     20   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.1
[01/24 03:39:34    322s] [ MISC                   ]          0:00:00.1  (   6.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:39:34    322s] ---------------------------------------------------------------------------------------------
[01/24 03:39:34    322s]  AreaOpt #3 TOTAL                   0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[01/24 03:39:34    322s] ---------------------------------------------------------------------------------------------
[01/24 03:39:34    322s] 
[01/24 03:39:34    322s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2286.4M, EPOCH TIME: 1706060374.670377
[01/24 03:39:34    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:34    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:34    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:34    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:34    322s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.026, MEM:2224.4M, EPOCH TIME: 1706060374.696384
[01/24 03:39:34    322s] TotalInstCnt at PhyDesignMc Destruction: 9176
[01/24 03:39:34    322s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2224.37M, totSessionCpu=0:05:22).
[01/24 03:39:34    322s] **INFO: Flow update: Design timing is met.
[01/24 03:39:34    322s] Begin: GigaOpt postEco DRV Optimization
[01/24 03:39:34    322s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[01/24 03:39:34    322s] *** DrvOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:05:22.1/0:21:14.4 (0.3), mem = 2224.4M
[01/24 03:39:34    322s] Info: 59 clock nets excluded from IPO operation.
[01/24 03:39:34    322s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.18
[01/24 03:39:34    322s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:39:34    322s] ### Creating PhyDesignMc. totSessionCpu=0:05:22 mem=2224.4M
[01/24 03:39:34    322s] OPERPROF: Starting DPlace-Init at level 1, MEM:2224.4M, EPOCH TIME: 1706060374.801582
[01/24 03:39:34    322s] Processing tracks to init pin-track alignment.
[01/24 03:39:34    322s] z: 2, totalTracks: 1
[01/24 03:39:34    322s] z: 4, totalTracks: 1
[01/24 03:39:34    322s] z: 6, totalTracks: 1
[01/24 03:39:34    322s] z: 8, totalTracks: 1
[01/24 03:39:34    322s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:39:34    322s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2224.4M, EPOCH TIME: 1706060374.810560
[01/24 03:39:34    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:34    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:34    322s] 
[01/24 03:39:34    322s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:39:34    322s] OPERPROF:     Starting CMU at level 3, MEM:2224.4M, EPOCH TIME: 1706060374.841988
[01/24 03:39:34    322s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2224.4M, EPOCH TIME: 1706060374.842963
[01/24 03:39:34    322s] 
[01/24 03:39:34    322s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:39:34    322s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2224.4M, EPOCH TIME: 1706060374.844250
[01/24 03:39:34    322s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2224.4M, EPOCH TIME: 1706060374.844358
[01/24 03:39:34    322s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2224.4M, EPOCH TIME: 1706060374.844426
[01/24 03:39:34    322s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2224.4MB).
[01/24 03:39:34    322s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.045, MEM:2224.4M, EPOCH TIME: 1706060374.846199
[01/24 03:39:34    322s] TotalInstCnt at PhyDesignMc Initialization: 9176
[01/24 03:39:34    322s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:22 mem=2224.4M
[01/24 03:39:34    322s] ### Creating RouteCongInterface, started
[01/24 03:39:34    322s] 
[01/24 03:39:34    322s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/24 03:39:34    322s] 
[01/24 03:39:34    322s] #optDebug: {0, 1.000}
[01/24 03:39:34    322s] ### Creating RouteCongInterface, finished
[01/24 03:39:34    322s] {MG  {8 0 3.8 0.0918237}  {10 0 13.1 0.315438} }
[01/24 03:39:34    322s] ### Creating LA Mngr. totSessionCpu=0:05:22 mem=2224.4M
[01/24 03:39:34    322s] ### Creating LA Mngr, finished. totSessionCpu=0:05:22 mem=2224.4M
[01/24 03:39:35    322s] [GPS-DRV] Optimizer parameters ============================= 
[01/24 03:39:35    322s] [GPS-DRV] maxDensity (design): 0.95
[01/24 03:39:35    322s] [GPS-DRV] maxLocalDensity: 0.98
[01/24 03:39:35    322s] [GPS-DRV] All active and enabled setup views
[01/24 03:39:35    322s] [GPS-DRV]     default_emulate_view
[01/24 03:39:35    322s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 03:39:35    322s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 03:39:35    322s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/24 03:39:35    322s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/24 03:39:35    322s] [GPS-DRV] timing-driven DRV settings
[01/24 03:39:35    322s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/24 03:39:35    322s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2281.6M, EPOCH TIME: 1706060375.279992
[01/24 03:39:35    322s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2281.6M, EPOCH TIME: 1706060375.280203
[01/24 03:39:35    322s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:39:35    322s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/24 03:39:35    322s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:39:35    322s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/24 03:39:35    322s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:39:35    322s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 03:39:35    322s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.25|     0.00|       0|       0|       0| 71.09%|          |         |
[01/24 03:39:35    322s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 03:39:35    322s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.25|     0.00|       0|       0|       0| 71.09%| 0:00:00.0|  2281.6M|
[01/24 03:39:35    322s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:39:35    322s] Bottom Preferred Layer:
[01/24 03:39:35    322s]     None
[01/24 03:39:35    322s] Via Pillar Rule:
[01/24 03:39:35    322s]     None
[01/24 03:39:35    322s] 
[01/24 03:39:35    322s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2281.6M) ***
[01/24 03:39:35    322s] 
[01/24 03:39:35    322s] Total-nets :: 10113, Stn-nets :: 22, ratio :: 0.217542 %, Total-len 175210, Stn-len 625.395
[01/24 03:39:35    322s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2262.5M, EPOCH TIME: 1706060375.446772
[01/24 03:39:35    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9176).
[01/24 03:39:35    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:35    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:35    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:35    322s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.027, MEM:2223.5M, EPOCH TIME: 1706060375.473941
[01/24 03:39:35    322s] TotalInstCnt at PhyDesignMc Destruction: 9176
[01/24 03:39:35    322s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.18
[01/24 03:39:35    322s] *** DrvOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:05:22.8/0:21:15.1 (0.3), mem = 2223.5M
[01/24 03:39:35    322s] 
[01/24 03:39:35    322s] =============================================================================================
[01/24 03:39:35    322s]  Step TAT Report : DrvOpt #2 / place_opt_design #2                              21.35-s114_1
[01/24 03:39:35    322s] =============================================================================================
[01/24 03:39:35    322s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:39:35    322s] ---------------------------------------------------------------------------------------------
[01/24 03:39:35    322s] [ SlackTraversorInit     ]      1   0:00:00.1  (   7.6 % )     0:00:00.1 /  0:00:00.1    1.1
[01/24 03:39:35    322s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:39:35    322s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  14.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:39:35    322s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 03:39:35    322s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.7 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:39:35    322s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:39:35    322s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:39:35    322s] [ DrvFindVioNets         ]      2   0:00:00.1  (   8.6 % )     0:00:00.1 /  0:00:00.1    0.8
[01/24 03:39:35    322s] [ DrvComputeSummary      ]      2   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 03:39:35    322s] [ MISC                   ]          0:00:00.4  (  56.8 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 03:39:35    322s] ---------------------------------------------------------------------------------------------
[01/24 03:39:35    322s]  DrvOpt #2 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:39:35    322s] ---------------------------------------------------------------------------------------------
[01/24 03:39:35    322s] 
[01/24 03:39:35    322s] End: GigaOpt postEco DRV Optimization
[01/24 03:39:35    322s] **INFO: Flow update: Design timing is met.
[01/24 03:39:35    322s] Running refinePlace -preserveRouting true -hardFence false
[01/24 03:39:35    322s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2223.5M, EPOCH TIME: 1706060375.478819
[01/24 03:39:35    322s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2223.5M, EPOCH TIME: 1706060375.478915
[01/24 03:39:35    322s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2223.5M, EPOCH TIME: 1706060375.479022
[01/24 03:39:35    322s] Processing tracks to init pin-track alignment.
[01/24 03:39:35    322s] z: 2, totalTracks: 1
[01/24 03:39:35    322s] z: 4, totalTracks: 1
[01/24 03:39:35    322s] z: 6, totalTracks: 1
[01/24 03:39:35    322s] z: 8, totalTracks: 1
[01/24 03:39:35    322s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:39:35    322s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2223.5M, EPOCH TIME: 1706060375.487917
[01/24 03:39:35    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:35    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:35    322s] 
[01/24 03:39:35    322s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:39:35    322s] OPERPROF:         Starting CMU at level 5, MEM:2223.5M, EPOCH TIME: 1706060375.519293
[01/24 03:39:35    322s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2223.5M, EPOCH TIME: 1706060375.520259
[01/24 03:39:35    322s] 
[01/24 03:39:35    322s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:39:35    322s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.034, MEM:2223.5M, EPOCH TIME: 1706060375.521539
[01/24 03:39:35    322s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2223.5M, EPOCH TIME: 1706060375.521625
[01/24 03:39:35    322s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2223.5M, EPOCH TIME: 1706060375.521690
[01/24 03:39:35    322s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2223.5MB).
[01/24 03:39:35    322s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.044, MEM:2223.5M, EPOCH TIME: 1706060375.523519
[01/24 03:39:35    322s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.045, MEM:2223.5M, EPOCH TIME: 1706060375.523577
[01/24 03:39:35    322s] TDRefine: refinePlace mode is spiral
[01/24 03:39:35    322s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28723.9
[01/24 03:39:35    322s] OPERPROF:   Starting RefinePlace at level 2, MEM:2223.5M, EPOCH TIME: 1706060375.523653
[01/24 03:39:35    322s] *** Starting refinePlace (0:05:23 mem=2223.5M) ***
[01/24 03:39:35    322s] Total net bbox length = 1.489e+05 (8.129e+04 6.757e+04) (ext = 1.030e+04)
[01/24 03:39:35    322s] 
[01/24 03:39:35    322s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:39:35    322s] (I)      Default pattern map key = picorv32_default.
[01/24 03:39:35    322s] (I)      Default pattern map key = picorv32_default.
[01/24 03:39:35    322s] 
[01/24 03:39:35    322s] Starting Small incrNP...
[01/24 03:39:35    322s] User Input Parameters:
[01/24 03:39:35    322s] - Congestion Driven    : Off
[01/24 03:39:35    322s] - Timing Driven        : Off
[01/24 03:39:35    322s] - Area-Violation Based : Off
[01/24 03:39:35    322s] - Start Rollback Level : -5
[01/24 03:39:35    322s] - Legalized            : On
[01/24 03:39:35    322s] - Window Based         : Off
[01/24 03:39:35    322s] - eDen incr mode       : Off
[01/24 03:39:35    322s] - Small incr mode      : On
[01/24 03:39:35    322s] 
[01/24 03:39:35    322s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2223.5M, EPOCH TIME: 1706060375.540600
[01/24 03:39:35    322s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2223.5M, EPOCH TIME: 1706060375.542266
[01/24 03:39:35    322s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.002, MEM:2223.5M, EPOCH TIME: 1706060375.544724
[01/24 03:39:35    322s] default core: bins with density > 0.750 = 52.78 % ( 76 / 144 )
[01/24 03:39:35    322s] Density distribution unevenness ratio = 11.967%
[01/24 03:39:35    322s] Density distribution unevenness ratio (U70) = 11.967%
[01/24 03:39:35    322s] Density distribution unevenness ratio (U80) = 4.941%
[01/24 03:39:35    322s] Density distribution unevenness ratio (U90) = 0.338%
[01/24 03:39:35    322s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.004, MEM:2223.5M, EPOCH TIME: 1706060375.544848
[01/24 03:39:35    322s] cost 0.938372, thresh 1.000000
[01/24 03:39:35    322s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2223.5M)
[01/24 03:39:35    322s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:39:35    322s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2223.5M, EPOCH TIME: 1706060375.545411
[01/24 03:39:35    322s] Starting refinePlace ...
[01/24 03:39:35    322s] (I)      Default pattern map key = picorv32_default.
[01/24 03:39:35    322s] One DDP V2 for no tweak run.
[01/24 03:39:35    322s] (I)      Default pattern map key = picorv32_default.
[01/24 03:39:35    322s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2223.5M, EPOCH TIME: 1706060375.568919
[01/24 03:39:35    322s] DDP initSite1 nrRow 114 nrJob 114
[01/24 03:39:35    322s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2223.5M, EPOCH TIME: 1706060375.569029
[01/24 03:39:35    322s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2223.5M, EPOCH TIME: 1706060375.569208
[01/24 03:39:35    322s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2223.5M, EPOCH TIME: 1706060375.569267
[01/24 03:39:35    322s] DDP markSite nrRow 114 nrJob 114
[01/24 03:39:35    322s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2223.5M, EPOCH TIME: 1706060375.569657
[01/24 03:39:35    322s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2223.5M, EPOCH TIME: 1706060375.569721
[01/24 03:39:35    322s]   Spread Effort: high, pre-route mode, useDDP on.
[01/24 03:39:35    322s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2224.8MB) @(0:05:23 - 0:05:23).
[01/24 03:39:35    322s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:39:35    322s] wireLenOptFixPriorityInst 1706 inst fixed
[01/24 03:39:35    322s] 
[01/24 03:39:35    322s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/24 03:39:35    323s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/24 03:39:35    323s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/24 03:39:35    323s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:39:35    323s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2224.8MB) @(0:05:23 - 0:05:23).
[01/24 03:39:35    323s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:39:35    323s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2224.8MB
[01/24 03:39:35    323s] Statistics of distance of Instance movement in refine placement:
[01/24 03:39:35    323s]   maximum (X+Y) =         0.00 um
[01/24 03:39:35    323s]   mean    (X+Y) =         0.00 um
[01/24 03:39:35    323s] Summary Report:
[01/24 03:39:35    323s] Instances move: 0 (out of 9176 movable)
[01/24 03:39:35    323s] Instances flipped: 0
[01/24 03:39:35    323s] Mean displacement: 0.00 um
[01/24 03:39:35    323s] Max displacement: 0.00 um 
[01/24 03:39:35    323s] Total instances moved : 0
[01/24 03:39:35    323s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.250, REAL:0.238, MEM:2224.8M, EPOCH TIME: 1706060375.783610
[01/24 03:39:35    323s] Total net bbox length = 1.489e+05 (8.129e+04 6.757e+04) (ext = 1.030e+04)
[01/24 03:39:35    323s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2224.8MB
[01/24 03:39:35    323s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2224.8MB) @(0:05:23 - 0:05:23).
[01/24 03:39:35    323s] *** Finished refinePlace (0:05:23 mem=2224.8M) ***
[01/24 03:39:35    323s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28723.9
[01/24 03:39:35    323s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.280, REAL:0.264, MEM:2224.8M, EPOCH TIME: 1706060375.787842
[01/24 03:39:35    323s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2224.8M, EPOCH TIME: 1706060375.787908
[01/24 03:39:35    323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9176).
[01/24 03:39:35    323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:35    323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:35    323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:35    323s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.020, REAL:0.028, MEM:2224.8M, EPOCH TIME: 1706060375.816211
[01/24 03:39:35    323s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.340, REAL:0.337, MEM:2224.8M, EPOCH TIME: 1706060375.816318
[01/24 03:39:35    323s] **INFO: Flow update: Design timing is met.
[01/24 03:39:35    323s] **INFO: Flow update: Design timing is met.
[01/24 03:39:35    323s] **INFO: Flow update: Design timing is met.
[01/24 03:39:35    323s] Register exp ratio and priority group on 0 nets on 10143 nets : 
[01/24 03:39:35    323s] 
[01/24 03:39:35    323s] Active setup views:
[01/24 03:39:35    323s]  default_emulate_view
[01/24 03:39:35    323s]   Dominating endpoints: 0
[01/24 03:39:35    323s]   Dominating TNS: -0.000
[01/24 03:39:35    323s] 
[01/24 03:39:35    323s] Extraction called for design 'picorv32' of instances=9176 and nets=10355 using extraction engine 'preRoute' .
[01/24 03:39:35    323s] PreRoute RC Extraction called for design picorv32.
[01/24 03:39:35    323s] RC Extraction called in multi-corner(1) mode.
[01/24 03:39:35    323s] RCMode: PreRoute
[01/24 03:39:35    323s]       RC Corner Indexes            0   
[01/24 03:39:35    323s] Capacitance Scaling Factor   : 1.00000 
[01/24 03:39:35    323s] Resistance Scaling Factor    : 1.00000 
[01/24 03:39:35    323s] Clock Cap. Scaling Factor    : 1.00000 
[01/24 03:39:35    323s] Clock Res. Scaling Factor    : 1.00000 
[01/24 03:39:35    323s] Shrink Factor                : 1.00000
[01/24 03:39:35    323s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/24 03:39:35    323s] Using Quantus QRC technology file ...
[01/24 03:39:35    323s] RC Grid backup saved.
[01/24 03:39:35    323s] 
[01/24 03:39:35    323s] Trim Metal Layers:
[01/24 03:39:36    323s] LayerId::1 widthSet size::1
[01/24 03:39:36    323s] LayerId::2 widthSet size::1
[01/24 03:39:36    323s] LayerId::3 widthSet size::1
[01/24 03:39:36    323s] LayerId::4 widthSet size::1
[01/24 03:39:36    323s] LayerId::5 widthSet size::1
[01/24 03:39:36    323s] LayerId::6 widthSet size::1
[01/24 03:39:36    323s] LayerId::7 widthSet size::1
[01/24 03:39:36    323s] LayerId::8 widthSet size::1
[01/24 03:39:36    323s] LayerId::9 widthSet size::1
[01/24 03:39:36    323s] LayerId::10 widthSet size::1
[01/24 03:39:36    323s] LayerId::11 widthSet size::1
[01/24 03:39:36    323s] Skipped RC grid update for preRoute extraction.
[01/24 03:39:36    323s] eee: pegSigSF::1.070000
[01/24 03:39:36    323s] Initializing multi-corner resistance tables ...
[01/24 03:39:36    323s] eee: l::1 avDens::0.088967 usedTrk::1457.281459 availTrk::16380.000000 sigTrk::1457.281459
[01/24 03:39:36    323s] eee: l::2 avDens::0.248366 usedTrk::3185.291463 availTrk::12825.000000 sigTrk::3185.291463
[01/24 03:39:36    323s] eee: l::3 avDens::0.306148 usedTrk::4133.000274 availTrk::13500.000000 sigTrk::4133.000274
[01/24 03:39:36    323s] eee: l::4 avDens::0.124647 usedTrk::1545.316961 availTrk::12397.500000 sigTrk::1545.316961
[01/24 03:39:36    323s] eee: l::5 avDens::0.104090 usedTrk::1227.225914 availTrk::11790.000000 sigTrk::1227.225914
[01/24 03:39:36    323s] eee: l::6 avDens::0.024226 usedTrk::126.350614 availTrk::5215.500000 sigTrk::126.350614
[01/24 03:39:36    323s] eee: l::7 avDens::0.018893 usedTrk::45.909941 availTrk::2430.000000 sigTrk::45.909941
[01/24 03:39:36    323s] eee: l::8 avDens::0.014400 usedTrk::14.774269 availTrk::1026.000000 sigTrk::14.774269
[01/24 03:39:36    323s] eee: l::9 avDens::0.012696 usedTrk::14.853801 availTrk::1170.000000 sigTrk::14.853801
[01/24 03:39:36    323s] eee: l::10 avDens::0.059638 usedTrk::79.545351 availTrk::1333.800000 sigTrk::79.545351
[01/24 03:39:36    323s] eee: l::11 avDens::0.054450 usedTrk::139.173421 availTrk::2556.000000 sigTrk::139.173421
[01/24 03:39:36    323s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:39:36    323s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.266520 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.826000 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 03:39:36    323s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2211.430M)
[01/24 03:39:36    323s] Skewing Data Summary (End_of_FINAL)
[01/24 03:39:36    323s] --------------------------------------------------
[01/24 03:39:36    323s]  Total skewed count:0
[01/24 03:39:36    323s] --------------------------------------------------
[01/24 03:39:36    323s] Starting delay calculation for Setup views
[01/24 03:39:36    323s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 03:39:36    323s] #################################################################################
[01/24 03:39:36    323s] # Design Stage: PreRoute
[01/24 03:39:36    323s] # Design Name: picorv32
[01/24 03:39:36    323s] # Design Mode: 45nm
[01/24 03:39:36    323s] # Analysis Mode: MMMC Non-OCV 
[01/24 03:39:36    323s] # Parasitics Mode: No SPEF/RCDB 
[01/24 03:39:36    323s] # Signoff Settings: SI Off 
[01/24 03:39:36    323s] #################################################################################
[01/24 03:39:36    324s] Calculate delays in Single mode...
[01/24 03:39:36    324s] Topological Sorting (REAL = 0:00:00.0, MEM = 2205.4M, InitMEM = 2205.4M)
[01/24 03:39:36    324s] Start delay calculation (fullDC) (1 T). (MEM=2205.45)
[01/24 03:39:36    324s] End AAE Lib Interpolated Model. (MEM=2216.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:39:38    325s] Total number of fetched objects 10201
[01/24 03:39:38    325s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 03:39:38    325s] End delay calculation. (MEM=2232.65 CPU=0:00:01.4 REAL=0:00:01.0)
[01/24 03:39:38    325s] End delay calculation (fullDC). (MEM=2232.65 CPU=0:00:01.7 REAL=0:00:02.0)
[01/24 03:39:38    325s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 2232.6M) ***
[01/24 03:39:38    326s] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:05:26 mem=2232.6M)
[01/24 03:39:38    326s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2232.65 MB )
[01/24 03:39:38    326s] (I)      ==================== Layers =====================
[01/24 03:39:38    326s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:39:38    326s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 03:39:38    326s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:39:38    326s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 03:39:38    326s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 03:39:38    326s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 03:39:38    326s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 03:39:38    326s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 03:39:38    326s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 03:39:38    326s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 03:39:38    326s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 03:39:38    326s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 03:39:38    326s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 03:39:38    326s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 03:39:38    326s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 03:39:38    326s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 03:39:38    326s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 03:39:38    326s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 03:39:38    326s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 03:39:38    326s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 03:39:38    326s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 03:39:38    326s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 03:39:38    326s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 03:39:38    326s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 03:39:38    326s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 03:39:38    326s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:39:38    326s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 03:39:38    326s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 03:39:38    326s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 03:39:38    326s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 03:39:38    326s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 03:39:38    326s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 03:39:38    326s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 03:39:38    326s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 03:39:38    326s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 03:39:38    326s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 03:39:38    326s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 03:39:38    326s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 03:39:38    326s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 03:39:38    326s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 03:39:38    326s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:39:38    326s] (I)      Started Import and model ( Curr Mem: 2232.65 MB )
[01/24 03:39:38    326s] (I)      Default pattern map key = picorv32_default.
[01/24 03:39:38    326s] (I)      == Non-default Options ==
[01/24 03:39:38    326s] (I)      Build term to term wires                           : false
[01/24 03:39:38    326s] (I)      Maximum routing layer                              : 11
[01/24 03:39:38    326s] (I)      Number of threads                                  : 1
[01/24 03:39:38    326s] (I)      Method to set GCell size                           : row
[01/24 03:39:38    326s] (I)      Counted 2449 PG shapes. We will not process PG shapes layer by layer.
[01/24 03:39:38    326s] (I)      Use row-based GCell size
[01/24 03:39:38    326s] (I)      Use row-based GCell align
[01/24 03:39:38    326s] (I)      layer 0 area = 80000
[01/24 03:39:38    326s] (I)      layer 1 area = 80000
[01/24 03:39:38    326s] (I)      layer 2 area = 80000
[01/24 03:39:38    326s] (I)      layer 3 area = 80000
[01/24 03:39:38    326s] (I)      layer 4 area = 80000
[01/24 03:39:38    326s] (I)      layer 5 area = 80000
[01/24 03:39:38    326s] (I)      layer 6 area = 80000
[01/24 03:39:38    326s] (I)      layer 7 area = 80000
[01/24 03:39:38    326s] (I)      layer 8 area = 80000
[01/24 03:39:38    326s] (I)      layer 9 area = 400000
[01/24 03:39:38    326s] (I)      layer 10 area = 400000
[01/24 03:39:38    326s] (I)      GCell unit size   : 3420
[01/24 03:39:38    326s] (I)      GCell multiplier  : 1
[01/24 03:39:38    326s] (I)      GCell row height  : 3420
[01/24 03:39:38    326s] (I)      Actual row height : 3420
[01/24 03:39:38    326s] (I)      GCell align ref   : 30000 30020
[01/24 03:39:38    326s] [NR-eGR] Track table information for default rule: 
[01/24 03:39:38    326s] [NR-eGR] Metal1 has single uniform track structure
[01/24 03:39:38    326s] [NR-eGR] Metal2 has single uniform track structure
[01/24 03:39:38    326s] [NR-eGR] Metal3 has single uniform track structure
[01/24 03:39:38    326s] [NR-eGR] Metal4 has single uniform track structure
[01/24 03:39:38    326s] [NR-eGR] Metal5 has single uniform track structure
[01/24 03:39:38    326s] [NR-eGR] Metal6 has single uniform track structure
[01/24 03:39:38    326s] [NR-eGR] Metal7 has single uniform track structure
[01/24 03:39:38    326s] [NR-eGR] Metal8 has single uniform track structure
[01/24 03:39:38    326s] [NR-eGR] Metal9 has single uniform track structure
[01/24 03:39:38    326s] [NR-eGR] Metal10 has single uniform track structure
[01/24 03:39:38    326s] [NR-eGR] Metal11 has single uniform track structure
[01/24 03:39:38    326s] (I)      ==================== Default via =====================
[01/24 03:39:38    326s] (I)      +----+------------------+----------------------------+
[01/24 03:39:38    326s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 03:39:38    326s] (I)      +----+------------------+----------------------------+
[01/24 03:39:38    326s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 03:39:38    326s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 03:39:38    326s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 03:39:38    326s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 03:39:38    326s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 03:39:38    326s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 03:39:38    326s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 03:39:38    326s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 03:39:38    326s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 03:39:38    326s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 03:39:38    326s] (I)      +----+------------------+----------------------------+
[01/24 03:39:38    326s] [NR-eGR] Read 3964 PG shapes
[01/24 03:39:38    326s] [NR-eGR] Read 0 clock shapes
[01/24 03:39:38    326s] [NR-eGR] Read 0 other shapes
[01/24 03:39:38    326s] [NR-eGR] #Routing Blockages  : 0
[01/24 03:39:38    326s] [NR-eGR] #Instance Blockages : 0
[01/24 03:39:38    326s] [NR-eGR] #PG Blockages       : 3964
[01/24 03:39:38    326s] [NR-eGR] #Halo Blockages     : 0
[01/24 03:39:38    326s] [NR-eGR] #Boundary Blockages : 0
[01/24 03:39:38    326s] [NR-eGR] #Clock Blockages    : 0
[01/24 03:39:38    326s] [NR-eGR] #Other Blockages    : 0
[01/24 03:39:38    326s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 03:39:38    326s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 03:39:38    326s] [NR-eGR] Read 10113 nets ( ignored 0 )
[01/24 03:39:38    326s] (I)      early_global_route_priority property id does not exist.
[01/24 03:39:38    326s] (I)      Read Num Blocks=3964  Num Prerouted Wires=0  Num CS=0
[01/24 03:39:38    326s] (I)      Layer 1 (V) : #blockages 460 : #preroutes 0
[01/24 03:39:38    326s] (I)      Layer 2 (H) : #blockages 460 : #preroutes 0
[01/24 03:39:38    326s] (I)      Layer 3 (V) : #blockages 460 : #preroutes 0
[01/24 03:39:38    326s] (I)      Layer 4 (H) : #blockages 460 : #preroutes 0
[01/24 03:39:38    326s] (I)      Layer 5 (V) : #blockages 460 : #preroutes 0
[01/24 03:39:38    326s] (I)      Layer 6 (H) : #blockages 460 : #preroutes 0
[01/24 03:39:38    326s] (I)      Layer 7 (V) : #blockages 460 : #preroutes 0
[01/24 03:39:38    326s] (I)      Layer 8 (H) : #blockages 460 : #preroutes 0
[01/24 03:39:38    326s] (I)      Layer 9 (V) : #blockages 254 : #preroutes 0
[01/24 03:39:38    326s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 03:39:38    326s] (I)      Number of ignored nets                =      0
[01/24 03:39:38    326s] (I)      Number of connected nets              =      0
[01/24 03:39:38    326s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 03:39:38    326s] (I)      Number of clock nets                  =     59.  Ignored: No
[01/24 03:39:38    326s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 03:39:38    326s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 03:39:38    326s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 03:39:38    326s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 03:39:38    326s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 03:39:38    326s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 03:39:38    326s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 03:39:38    326s] [NR-eGR] There are 59 clock nets ( 0 with NDR ).
[01/24 03:39:38    326s] (I)      Ndr track 0 does not exist
[01/24 03:39:38    326s] (I)      ---------------------Grid Graph Info--------------------
[01/24 03:39:38    326s] (I)      Routing area        : (0, 0) - (458400, 449920)
[01/24 03:39:38    326s] (I)      Core area           : (30000, 30020) - (428400, 419900)
[01/24 03:39:38    326s] (I)      Site width          :   400  (dbu)
[01/24 03:39:38    326s] (I)      Row height          :  3420  (dbu)
[01/24 03:39:38    326s] (I)      GCell row height    :  3420  (dbu)
[01/24 03:39:38    326s] (I)      GCell width         :  3420  (dbu)
[01/24 03:39:38    326s] (I)      GCell height        :  3420  (dbu)
[01/24 03:39:38    326s] (I)      Grid                :   134   131    11
[01/24 03:39:38    326s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 03:39:38    326s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 03:39:38    326s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 03:39:38    326s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 03:39:38    326s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 03:39:38    326s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 03:39:38    326s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 03:39:38    326s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 03:39:38    326s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 03:39:38    326s] (I)      Total num of tracks :  1184  1146  1184  1146  1184  1146  1184  1146  1184   457   473
[01/24 03:39:38    326s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 03:39:38    326s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 03:39:38    326s] (I)      --------------------------------------------------------
[01/24 03:39:38    326s] 
[01/24 03:39:38    326s] [NR-eGR] ============ Routing rule table ============
[01/24 03:39:38    326s] [NR-eGR] Rule id: 0  Nets: 10113
[01/24 03:39:38    326s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 03:39:38    326s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 03:39:38    326s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 03:39:38    326s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:39:38    326s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:39:38    326s] [NR-eGR] ========================================
[01/24 03:39:38    326s] [NR-eGR] 
[01/24 03:39:38    326s] (I)      =============== Blocked Tracks ===============
[01/24 03:39:38    326s] (I)      +-------+---------+----------+---------------+
[01/24 03:39:38    326s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 03:39:38    326s] (I)      +-------+---------+----------+---------------+
[01/24 03:39:38    326s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 03:39:38    326s] (I)      |     2 |  150126 |     7820 |         5.21% |
[01/24 03:39:38    326s] (I)      |     3 |  158656 |     1150 |         0.72% |
[01/24 03:39:38    326s] (I)      |     4 |  150126 |     7820 |         5.21% |
[01/24 03:39:38    326s] (I)      |     5 |  158656 |     1150 |         0.72% |
[01/24 03:39:38    326s] (I)      |     6 |  150126 |     7820 |         5.21% |
[01/24 03:39:38    326s] (I)      |     7 |  158656 |     1150 |         0.72% |
[01/24 03:39:38    326s] (I)      |     8 |  150126 |     7820 |         5.21% |
[01/24 03:39:38    326s] (I)      |     9 |  158656 |     2300 |         1.45% |
[01/24 03:39:38    326s] (I)      |    10 |   59867 |     3968 |         6.63% |
[01/24 03:39:38    326s] (I)      |    11 |   63382 |    11132 |        17.56% |
[01/24 03:39:38    326s] (I)      +-------+---------+----------+---------------+
[01/24 03:39:38    326s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 2232.65 MB )
[01/24 03:39:38    326s] (I)      Reset routing kernel
[01/24 03:39:38    326s] (I)      Started Global Routing ( Curr Mem: 2232.65 MB )
[01/24 03:39:38    326s] (I)      totalPins=34920  totalGlobalPin=33611 (96.25%)
[01/24 03:39:38    326s] (I)      total 2D Cap : 1328576 = (681373 H, 647203 V)
[01/24 03:39:38    326s] [NR-eGR] Layer group 1: route 10113 net(s) in layer range [2, 11]
[01/24 03:39:38    326s] (I)      
[01/24 03:39:38    326s] (I)      ============  Phase 1a Route ============
[01/24 03:39:38    326s] (I)      Usage: 97455 = (52948 H, 44507 V) = (7.77% H, 6.88% V) = (9.054e+04um H, 7.611e+04um V)
[01/24 03:39:38    326s] (I)      
[01/24 03:39:38    326s] (I)      ============  Phase 1b Route ============
[01/24 03:39:38    326s] (I)      Usage: 97455 = (52948 H, 44507 V) = (7.77% H, 6.88% V) = (9.054e+04um H, 7.611e+04um V)
[01/24 03:39:38    326s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.666480e+05um
[01/24 03:39:38    326s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 03:39:38    326s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 03:39:38    326s] (I)      
[01/24 03:39:38    326s] (I)      ============  Phase 1c Route ============
[01/24 03:39:38    326s] (I)      Usage: 97455 = (52948 H, 44507 V) = (7.77% H, 6.88% V) = (9.054e+04um H, 7.611e+04um V)
[01/24 03:39:38    326s] (I)      
[01/24 03:39:38    326s] (I)      ============  Phase 1d Route ============
[01/24 03:39:38    326s] (I)      Usage: 97455 = (52948 H, 44507 V) = (7.77% H, 6.88% V) = (9.054e+04um H, 7.611e+04um V)
[01/24 03:39:38    326s] (I)      
[01/24 03:39:38    326s] (I)      ============  Phase 1e Route ============
[01/24 03:39:38    326s] (I)      Usage: 97455 = (52948 H, 44507 V) = (7.77% H, 6.88% V) = (9.054e+04um H, 7.611e+04um V)
[01/24 03:39:38    326s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.666480e+05um
[01/24 03:39:38    326s] (I)      
[01/24 03:39:38    326s] (I)      ============  Phase 1l Route ============
[01/24 03:39:38    326s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 03:39:38    326s] (I)      Layer  2:     146869     41220         5           0      148941    ( 0.00%) 
[01/24 03:39:38    326s] (I)      Layer  3:     156396     41948         0           0      156807    ( 0.00%) 
[01/24 03:39:38    326s] (I)      Layer  4:     146869     16051         0           0      148941    ( 0.00%) 
[01/24 03:39:38    326s] (I)      Layer  5:     156396     12430         0           0      156807    ( 0.00%) 
[01/24 03:39:38    326s] (I)      Layer  6:     146869      1358         0           0      148941    ( 0.00%) 
[01/24 03:39:38    326s] (I)      Layer  7:     156396       504         0           0      156807    ( 0.00%) 
[01/24 03:39:38    326s] (I)      Layer  8:     146869       158         0           0      148941    ( 0.00%) 
[01/24 03:39:38    326s] (I)      Layer  9:     155549       122         0           0      156807    ( 0.00%) 
[01/24 03:39:38    326s] (I)      Layer 10:      55446         6         0        2969       56608    ( 4.98%) 
[01/24 03:39:38    326s] (I)      Layer 11:      51790         0         0        7204       55519    (11.48%) 
[01/24 03:39:38    326s] (I)      Total:       1319449    113797         5       10171     1335118    ( 0.76%) 
[01/24 03:39:38    326s] (I)      
[01/24 03:39:38    326s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 03:39:38    326s] [NR-eGR]                        OverCon            
[01/24 03:39:38    326s] [NR-eGR]                         #Gcell     %Gcell
[01/24 03:39:38    326s] [NR-eGR]        Layer               (1)    OverCon
[01/24 03:39:38    326s] [NR-eGR] ----------------------------------------------
[01/24 03:39:38    326s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/24 03:39:38    326s] [NR-eGR]  Metal2 ( 2)         5( 0.03%)   ( 0.03%) 
[01/24 03:39:38    326s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/24 03:39:38    326s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/24 03:39:38    326s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/24 03:39:38    326s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/24 03:39:38    326s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/24 03:39:38    326s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/24 03:39:38    326s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/24 03:39:38    326s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/24 03:39:38    326s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/24 03:39:38    326s] [NR-eGR] ----------------------------------------------
[01/24 03:39:38    326s] [NR-eGR]        Total         5( 0.00%)   ( 0.00%) 
[01/24 03:39:38    326s] [NR-eGR] 
[01/24 03:39:38    326s] (I)      Finished Global Routing ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 2240.65 MB )
[01/24 03:39:38    326s] (I)      total 2D Cap : 1329715 = (681820 H, 647895 V)
[01/24 03:39:38    326s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 03:39:38    326s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 0.23 sec, Curr Mem: 2240.65 MB )
[01/24 03:39:38    326s] (I)      ===================================== Runtime Summary ======================================
[01/24 03:39:38    326s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/24 03:39:38    326s] (I)      --------------------------------------------------------------------------------------------
[01/24 03:39:38    326s] (I)       Early Global Route kernel              100.00%  217.81 sec  218.05 sec  0.23 sec  0.23 sec 
[01/24 03:39:38    326s] (I)       +-Import and model                      33.37%  217.82 sec  217.90 sec  0.08 sec  0.07 sec 
[01/24 03:39:38    326s] (I)       | +-Create place DB                     14.42%  217.82 sec  217.85 sec  0.03 sec  0.03 sec 
[01/24 03:39:38    326s] (I)       | | +-Import place data                 14.35%  217.82 sec  217.85 sec  0.03 sec  0.03 sec 
[01/24 03:39:38    326s] (I)       | | | +-Read instances and placement     4.24%  217.82 sec  217.83 sec  0.01 sec  0.01 sec 
[01/24 03:39:38    326s] (I)       | | | +-Read nets                        9.96%  217.83 sec  217.85 sec  0.02 sec  0.02 sec 
[01/24 03:39:38    326s] (I)       | +-Create route DB                     15.58%  217.85 sec  217.89 sec  0.04 sec  0.04 sec 
[01/24 03:39:38    326s] (I)       | | +-Import route data (1T)            15.39%  217.85 sec  217.89 sec  0.04 sec  0.04 sec 
[01/24 03:39:38    326s] (I)       | | | +-Read blockages ( Layer 2-11 )    1.88%  217.86 sec  217.86 sec  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)       | | | | +-Read routing blockages         0.00%  217.86 sec  217.86 sec  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)       | | | | +-Read instance blockages        0.87%  217.86 sec  217.86 sec  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)       | | | | +-Read PG blockages              0.27%  217.86 sec  217.86 sec  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)       | | | | +-Read clock blockages           0.03%  217.86 sec  217.86 sec  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)       | | | | +-Read other blockages           0.03%  217.86 sec  217.86 sec  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)       | | | | +-Read halo blockages            0.04%  217.86 sec  217.86 sec  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)       | | | | +-Read boundary cut boxes        0.00%  217.86 sec  217.86 sec  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)       | | | +-Read blackboxes                  0.01%  217.86 sec  217.86 sec  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)       | | | +-Read prerouted                   1.64%  217.86 sec  217.86 sec  0.00 sec  0.01 sec 
[01/24 03:39:38    326s] (I)       | | | +-Read unlegalized nets            0.40%  217.86 sec  217.87 sec  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)       | | | +-Read nets                        1.54%  217.87 sec  217.87 sec  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)       | | | +-Set up via pillars               0.03%  217.87 sec  217.87 sec  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)       | | | +-Initialize 3D grid graph         0.21%  217.87 sec  217.87 sec  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)       | | | +-Model blockage capacity          6.14%  217.87 sec  217.89 sec  0.01 sec  0.02 sec 
[01/24 03:39:38    326s] (I)       | | | | +-Initialize 3D capacity         5.75%  217.87 sec  217.89 sec  0.01 sec  0.02 sec 
[01/24 03:39:38    326s] (I)       | +-Read aux data                        0.00%  217.89 sec  217.89 sec  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)       | +-Others data preparation              0.37%  217.89 sec  217.89 sec  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)       | +-Create route kernel                  2.12%  217.89 sec  217.89 sec  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)       +-Global Routing                        61.31%  217.90 sec  218.04 sec  0.14 sec  0.15 sec 
[01/24 03:39:38    326s] (I)       | +-Initialization                       1.00%  217.90 sec  217.90 sec  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)       | +-Net group 1                         56.62%  217.90 sec  218.03 sec  0.13 sec  0.13 sec 
[01/24 03:39:38    326s] (I)       | | +-Generate topology                  4.67%  217.90 sec  217.91 sec  0.01 sec  0.01 sec 
[01/24 03:39:38    326s] (I)       | | +-Phase 1a                          12.26%  217.91 sec  217.94 sec  0.03 sec  0.03 sec 
[01/24 03:39:38    326s] (I)       | | | +-Pattern routing (1T)            10.53%  217.91 sec  217.94 sec  0.02 sec  0.02 sec 
[01/24 03:39:38    326s] (I)       | | | +-Add via demand to 2D             1.47%  217.94 sec  217.94 sec  0.00 sec  0.01 sec 
[01/24 03:39:38    326s] (I)       | | +-Phase 1b                           0.08%  217.94 sec  217.94 sec  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)       | | +-Phase 1c                           0.01%  217.94 sec  217.94 sec  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)       | | +-Phase 1d                           0.01%  217.94 sec  217.94 sec  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)       | | +-Phase 1e                           0.13%  217.94 sec  217.94 sec  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)       | | | +-Route legalization               0.00%  217.94 sec  217.94 sec  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)       | | +-Phase 1l                          37.44%  217.94 sec  218.03 sec  0.09 sec  0.08 sec 
[01/24 03:39:38    326s] (I)       | | | +-Layer assignment (1T)           36.53%  217.95 sec  218.03 sec  0.09 sec  0.08 sec 
[01/24 03:39:38    326s] (I)       | +-Clean cong LA                        0.00%  218.03 sec  218.03 sec  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)       +-Export 3D cong map                     2.36%  218.04 sec  218.04 sec  0.01 sec  0.01 sec 
[01/24 03:39:38    326s] (I)       | +-Export 2D cong map                   0.20%  218.04 sec  218.04 sec  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)      ===================== Summary by functions =====================
[01/24 03:39:38    326s] (I)       Lv  Step                                 %      Real       CPU 
[01/24 03:39:38    326s] (I)      ----------------------------------------------------------------
[01/24 03:39:38    326s] (I)        0  Early Global Route kernel      100.00%  0.23 sec  0.23 sec 
[01/24 03:39:38    326s] (I)        1  Global Routing                  61.31%  0.14 sec  0.15 sec 
[01/24 03:39:38    326s] (I)        1  Import and model                33.37%  0.08 sec  0.07 sec 
[01/24 03:39:38    326s] (I)        1  Export 3D cong map               2.36%  0.01 sec  0.01 sec 
[01/24 03:39:38    326s] (I)        2  Net group 1                     56.62%  0.13 sec  0.13 sec 
[01/24 03:39:38    326s] (I)        2  Create route DB                 15.58%  0.04 sec  0.04 sec 
[01/24 03:39:38    326s] (I)        2  Create place DB                 14.42%  0.03 sec  0.03 sec 
[01/24 03:39:38    326s] (I)        2  Create route kernel              2.12%  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)        2  Initialization                   1.00%  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)        2  Others data preparation          0.37%  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)        2  Export 2D cong map               0.20%  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)        3  Phase 1l                        37.44%  0.09 sec  0.08 sec 
[01/24 03:39:38    326s] (I)        3  Import route data (1T)          15.39%  0.04 sec  0.04 sec 
[01/24 03:39:38    326s] (I)        3  Import place data               14.35%  0.03 sec  0.03 sec 
[01/24 03:39:38    326s] (I)        3  Phase 1a                        12.26%  0.03 sec  0.03 sec 
[01/24 03:39:38    326s] (I)        3  Generate topology                4.67%  0.01 sec  0.01 sec 
[01/24 03:39:38    326s] (I)        3  Phase 1e                         0.13%  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)        3  Phase 1b                         0.08%  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)        4  Layer assignment (1T)           36.53%  0.09 sec  0.08 sec 
[01/24 03:39:38    326s] (I)        4  Read nets                       11.50%  0.03 sec  0.02 sec 
[01/24 03:39:38    326s] (I)        4  Pattern routing (1T)            10.53%  0.02 sec  0.02 sec 
[01/24 03:39:38    326s] (I)        4  Model blockage capacity          6.14%  0.01 sec  0.02 sec 
[01/24 03:39:38    326s] (I)        4  Read instances and placement     4.24%  0.01 sec  0.01 sec 
[01/24 03:39:38    326s] (I)        4  Read blockages ( Layer 2-11 )    1.88%  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)        4  Read prerouted                   1.64%  0.00 sec  0.01 sec 
[01/24 03:39:38    326s] (I)        4  Add via demand to 2D             1.47%  0.00 sec  0.01 sec 
[01/24 03:39:38    326s] (I)        4  Read unlegalized nets            0.40%  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)        4  Initialize 3D grid graph         0.21%  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)        4  Set up via pillars               0.03%  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)        5  Initialize 3D capacity           5.75%  0.01 sec  0.02 sec 
[01/24 03:39:38    326s] (I)        5  Read instance blockages          0.87%  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)        5  Read PG blockages                0.27%  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)        5  Read halo blockages              0.04%  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)        5  Read other blockages             0.03%  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)        5  Read clock blockages             0.03%  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/24 03:39:38    326s] OPERPROF: Starting HotSpotCal at level 1, MEM:2240.7M, EPOCH TIME: 1706060378.947532
[01/24 03:39:38    326s] [hotspot] +------------+---------------+---------------+
[01/24 03:39:38    326s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 03:39:38    326s] [hotspot] +------------+---------------+---------------+
[01/24 03:39:38    326s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 03:39:38    326s] [hotspot] +------------+---------------+---------------+
[01/24 03:39:38    326s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 03:39:38    326s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 03:39:38    326s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2240.7M, EPOCH TIME: 1706060378.949689
[01/24 03:39:38    326s] [hotspot] Hotspot report including placement blocked areas
[01/24 03:39:38    326s] OPERPROF: Starting HotSpotCal at level 1, MEM:2240.7M, EPOCH TIME: 1706060378.949945
[01/24 03:39:38    326s] [hotspot] +------------+---------------+---------------+
[01/24 03:39:38    326s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 03:39:38    326s] [hotspot] +------------+---------------+---------------+
[01/24 03:39:38    326s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 03:39:38    326s] [hotspot] +------------+---------------+---------------+
[01/24 03:39:38    326s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 03:39:38    326s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 03:39:38    326s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:2240.7M, EPOCH TIME: 1706060378.951959
[01/24 03:39:38    326s] Reported timing to dir ./timingReports
[01/24 03:39:38    326s] **optDesign ... cpu = 0:01:21, real = 0:01:20, mem = 1649.0M, totSessionCpu=0:05:26 **
[01/24 03:39:38    326s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2194.7M, EPOCH TIME: 1706060378.965717
[01/24 03:39:38    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:38    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:38    326s] 
[01/24 03:39:38    326s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:39:38    326s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2194.7M, EPOCH TIME: 1706060378.998481
[01/24 03:39:39    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:39    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:41    327s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.252  |  2.322  |  3.964  |  2.252  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2210.1M, EPOCH TIME: 1706060381.205456
[01/24 03:39:41    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:41    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:41    327s] 
[01/24 03:39:41    327s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:39:41    327s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.033, MEM:2210.1M, EPOCH TIME: 1706060381.238093
[01/24 03:39:41    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:41    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:41    327s] Density: 71.086%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2210.1M, EPOCH TIME: 1706060381.252159
[01/24 03:39:41    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:41    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:41    327s] 
[01/24 03:39:41    327s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:39:41    327s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2210.1M, EPOCH TIME: 1706060381.284771
[01/24 03:39:41    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:41    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:41    327s] **optDesign ... cpu = 0:01:22, real = 0:01:23, mem = 1649.6M, totSessionCpu=0:05:27 **
[01/24 03:39:41    327s] 
[01/24 03:39:41    327s] TimeStamp Deleting Cell Server Begin ...
[01/24 03:39:41    327s] Deleting Lib Analyzer.
[01/24 03:39:41    327s] 
[01/24 03:39:41    327s] TimeStamp Deleting Cell Server End ...
[01/24 03:39:41    327s] *** Finished optDesign ***
[01/24 03:39:41    327s] 
[01/24 03:39:41    327s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:27 real=  0:01:28)
[01/24 03:39:41    327s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[01/24 03:39:41    327s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.4 real=0:00:01.4)
[01/24 03:39:41    327s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:04.5 real=0:00:04.5)
[01/24 03:39:41    327s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:51.4 real=0:00:51.3)
[01/24 03:39:41    327s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.1 real=0:00:01.0)
[01/24 03:39:41    327s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 03:39:41    327s] clean pInstBBox. size 0
[01/24 03:39:41    327s] All LLGs are deleted
[01/24 03:39:41    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:41    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:39:41    327s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2210.1M, EPOCH TIME: 1706060381.341531
[01/24 03:39:41    327s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2210.1M, EPOCH TIME: 1706060381.341651
[01/24 03:39:41    327s] Info: pop threads available for lower-level modules during optimization.
[01/24 03:39:41    327s] Disable CTE adjustment.
[01/24 03:39:41    327s] #optDebug: fT-D <X 1 0 0 0>
[01/24 03:39:41    327s] VSMManager cleared!
[01/24 03:39:41    327s] **place_opt_design ... cpu = 0:01:22, real = 0:01:23, mem = 2105.1M **
[01/24 03:39:41    327s] *** Finished GigaPlace ***
[01/24 03:39:41    327s] 
[01/24 03:39:41    327s] *** Summary of all messages that are not suppressed in this session:
[01/24 03:39:41    327s] Severity  ID               Count  Summary                                  
[01/24 03:39:41    327s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/24 03:39:41    327s] *** Message Summary: 1 warning(s), 0 error(s)
[01/24 03:39:41    327s] 
[01/24 03:39:41    327s] *** place_opt_design #2 [finish] : cpu/real = 0:01:22.0/0:01:23.3 (1.0), totSession cpu/real = 0:05:27.2/0:21:21.0 (0.3), mem = 2105.1M
[01/24 03:39:41    327s] 
[01/24 03:39:41    327s] =============================================================================================
[01/24 03:39:41    327s]  Final TAT Report : place_opt_design #2                                         21.35-s114_1
[01/24 03:39:41    327s] =============================================================================================
[01/24 03:39:41    327s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:39:41    327s] ---------------------------------------------------------------------------------------------
[01/24 03:39:41    327s] [ InitOpt                ]      1   0:00:01.7  (   2.1 % )     0:00:05.1 /  0:00:05.1    1.0
[01/24 03:39:41    327s] [ GlobalOpt              ]      1   0:00:01.4  (   1.6 % )     0:00:01.4 /  0:00:01.4    1.0
[01/24 03:39:41    327s] [ DrvOpt                 ]      2   0:00:02.5  (   3.0 % )     0:00:03.2 /  0:00:03.2    1.0
[01/24 03:39:41    327s] [ SimplifyNetlist        ]      1   0:00:01.1  (   1.3 % )     0:00:01.1 /  0:00:01.1    1.0
[01/24 03:39:41    327s] [ SkewPreCTSReport       ]      1   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 03:39:41    327s] [ AreaOpt                ]      3   0:00:09.8  (  11.8 % )     0:00:10.4 /  0:00:10.3    1.0
[01/24 03:39:41    327s] [ ViewPruning            ]      8   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.1
[01/24 03:39:41    327s] [ OptSummaryReport       ]      3   0:00:00.4  (   0.4 % )     0:00:05.3 /  0:00:03.8    0.7
[01/24 03:39:41    327s] [ DrvReport              ]      3   0:00:02.0  (   2.5 % )     0:00:02.0 /  0:00:00.6    0.3
[01/24 03:39:41    327s] [ CongRefineRouteType    ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 03:39:41    327s] [ SlackTraversorInit     ]      5   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 03:39:41    327s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:39:41    327s] [ PlacerInterfaceInit    ]      3   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 03:39:41    327s] [ ReportTranViolation    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:39:41    327s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:39:41    327s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:39:41    327s] [ IncrReplace            ]      1   0:00:50.8  (  61.0 % )     0:00:53.7 /  0:00:53.8    1.0
[01/24 03:39:41    327s] [ RefinePlace            ]      3   0:00:01.5  (   1.8 % )     0:00:01.5 /  0:00:01.6    1.0
[01/24 03:39:41    327s] [ EarlyGlobalRoute       ]      2   0:00:00.8  (   0.9 % )     0:00:00.8 /  0:00:00.8    1.0
[01/24 03:39:41    327s] [ ExtractRC              ]      3   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.4    1.0
[01/24 03:39:41    327s] [ TimingUpdate           ]     29   0:00:01.5  (   1.8 % )     0:00:05.4 /  0:00:05.5    1.0
[01/24 03:39:41    327s] [ FullDelayCalc          ]      3   0:00:06.0  (   7.2 % )     0:00:06.0 /  0:00:06.0    1.0
[01/24 03:39:41    327s] [ TimingReport           ]      3   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 03:39:41    327s] [ GenerateReports        ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 03:39:41    327s] [ MISC                   ]          0:00:01.2  (   1.5 % )     0:00:01.2 /  0:00:01.2    1.0
[01/24 03:39:41    327s] ---------------------------------------------------------------------------------------------
[01/24 03:39:41    327s]  place_opt_design #2 TOTAL          0:01:23.3  ( 100.0 % )     0:01:23.3 /  0:01:22.0    1.0
[01/24 03:39:41    327s] ---------------------------------------------------------------------------------------------
[01/24 03:39:41    327s] 
[01/24 03:39:54    328s] <CMD> report_power > innovus_power_step11.txt
[01/24 03:39:54    328s] env CDS_WORKAREA is set to /home/p/paschalk
[01/24 03:39:54    328s] 
[01/24 03:39:54    328s] Power Net Detected:
[01/24 03:39:54    328s]         Voltage	    Name
[01/24 03:39:54    328s]              0V	    VSS
[01/24 03:39:54    328s]            0.9V	    VDD
[01/24 03:39:55    328s] 
[01/24 03:39:55    328s] Begin Power Analysis
[01/24 03:39:55    328s] 
[01/24 03:39:55    328s]              0V	    VSS
[01/24 03:39:55    328s]            0.9V	    VDD
[01/24 03:39:55    328s] Begin Processing Timing Library for Power Calculation
[01/24 03:39:55    328s] 
[01/24 03:39:55    328s] Begin Processing Timing Library for Power Calculation
[01/24 03:39:55    328s] 
[01/24 03:39:55    328s] 
[01/24 03:39:55    328s] 
[01/24 03:39:55    328s] Begin Processing Power Net/Grid for Power Calculation
[01/24 03:39:55    328s] 
[01/24 03:39:55    328s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1546.16MB/3587.68MB/1694.62MB)
[01/24 03:39:55    328s] 
[01/24 03:39:55    328s] Begin Processing Timing Window Data for Power Calculation
[01/24 03:39:55    328s] 
[01/24 03:39:55    328s] clk(100MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1546.80MB/3587.68MB/1694.62MB)
[01/24 03:39:55    328s] 
[01/24 03:39:55    328s] Begin Processing User Attributes
[01/24 03:39:55    328s] 
[01/24 03:39:55    328s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1546.87MB/3587.68MB/1694.62MB)
[01/24 03:39:55    328s] 
[01/24 03:39:55    328s] Begin Processing Signal Activity
[01/24 03:39:55    328s] 
[01/24 03:39:55    329s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1547.13MB/3587.68MB/1694.62MB)
[01/24 03:39:55    329s] 
[01/24 03:39:55    329s] Begin Power Computation
[01/24 03:39:55    329s] 
[01/24 03:39:55    329s]       ----------------------------------------------------------
[01/24 03:39:55    329s]       # of cell(s) missing both power/leakage table: 0
[01/24 03:39:55    329s]       # of cell(s) missing power table: 0
[01/24 03:39:55    329s]       # of cell(s) missing leakage table: 0
[01/24 03:39:55    329s]       ----------------------------------------------------------
[01/24 03:39:55    329s] 
[01/24 03:39:55    329s] 
[01/24 03:39:56    330s]       # of MSMV cell(s) missing power_level: 0
[01/24 03:39:56    330s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1547.65MB/3587.68MB/1694.62MB)
[01/24 03:39:56    330s] 
[01/24 03:39:56    330s] Begin Processing User Attributes
[01/24 03:39:56    330s] 
[01/24 03:39:56    330s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1547.66MB/3587.68MB/1694.62MB)
[01/24 03:39:56    330s] 
[01/24 03:39:56    330s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1547.72MB/3587.68MB/1694.62MB)
[01/24 03:39:56    330s] 
[01/24 03:39:56    330s] *



[01/24 03:39:56    330s] Total Power
[01/24 03:39:56    330s] -----------------------------------------------------------------------------------------
[01/24 03:39:56    330s] Total Internal Power:        0.43416649 	   66.3788%
[01/24 03:39:56    330s] Total Switching Power:       0.21927456 	   33.5244%
[01/24 03:39:56    330s] Total Leakage Power:         0.00063273 	    0.0967%
[01/24 03:39:56    330s] Total Power:                 0.65407378
[01/24 03:39:56    330s] -----------------------------------------------------------------------------------------
[01/24 03:39:56    330s] Processing average sequential pin duty cycle 
[01/24 03:39:56    330s] 
[01/24 03:39:56    330s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 03:39:56    330s] Summary for sequential cells identification: 
[01/24 03:39:56    330s]   Identified SBFF number: 104
[01/24 03:39:56    330s]   Identified MBFF number: 0
[01/24 03:39:56    330s]   Identified SB Latch number: 0
[01/24 03:39:56    330s]   Identified MB Latch number: 0
[01/24 03:39:56    330s]   Not identified SBFF number: 16
[01/24 03:39:56    330s]   Not identified MBFF number: 0
[01/24 03:39:56    330s]   Not identified SB Latch number: 0
[01/24 03:39:56    330s]   Not identified MB Latch number: 0
[01/24 03:39:56    330s]   Number of sequential cells which are not FFs: 32
[01/24 03:39:56    330s]  Visiting view : default_emulate_view
[01/24 03:39:56    330s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 03:39:56    330s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:39:56    330s]  Visiting view : default_emulate_view
[01/24 03:39:56    330s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 03:39:56    330s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:39:56    330s] TLC MultiMap info (StdDelay):
[01/24 03:39:56    330s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 03:39:56    330s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 03:39:56    330s]  Setting StdDelay to: 38ps
[01/24 03:39:56    330s] 
[01/24 03:39:56    330s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 03:40:02    330s] <CMD> report_timing > innovus_timing_step11.txt
[01/24 03:43:23    344s] <CMD> report_area > innovus_area_step11.txt
[01/24 03:43:46    346s] <CMD> setRouteMode -earlyGlobalMinRouteLayer 1 -earlyGlobalMaxRouteLayer 11 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/24 03:43:46    346s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/24 03:43:46    346s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/24 03:43:46    346s] <CMD> earlyGlobalRoute
[01/24 03:43:46    346s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2112.96 MB )
[01/24 03:43:46    346s] (I)      ==================== Layers =====================
[01/24 03:43:46    346s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:43:46    346s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 03:43:46    346s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:43:46    346s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 03:43:46    346s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 03:43:46    346s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 03:43:46    346s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 03:43:46    346s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 03:43:46    346s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 03:43:46    346s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 03:43:46    346s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 03:43:46    346s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 03:43:46    346s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 03:43:46    346s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 03:43:46    346s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 03:43:46    346s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 03:43:46    346s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 03:43:46    346s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 03:43:46    346s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 03:43:46    346s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 03:43:46    346s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 03:43:46    346s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 03:43:46    346s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 03:43:46    346s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 03:43:46    346s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 03:43:46    346s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:43:46    346s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 03:43:46    346s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 03:43:46    346s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 03:43:46    346s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 03:43:46    346s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 03:43:46    346s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 03:43:46    346s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 03:43:46    346s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 03:43:46    346s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 03:43:46    346s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 03:43:46    346s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 03:43:46    346s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 03:43:46    346s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 03:43:46    346s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 03:43:46    346s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:43:46    346s] (I)      Started Import and model ( Curr Mem: 2112.96 MB )
[01/24 03:43:46    346s] (I)      Default pattern map key = picorv32_default.
[01/24 03:43:46    346s] (I)      == Non-default Options ==
[01/24 03:43:46    346s] (I)      Maximum routing layer                              : 11
[01/24 03:43:46    346s] (I)      Minimum routing layer                              : 1
[01/24 03:43:46    346s] (I)      Number of threads                                  : 1
[01/24 03:43:46    346s] (I)      Method to set GCell size                           : row
[01/24 03:43:46    346s] (I)      Counted 2449 PG shapes. We will not process PG shapes layer by layer.
[01/24 03:43:46    346s] (I)      Use row-based GCell size
[01/24 03:43:46    346s] (I)      Use row-based GCell align
[01/24 03:43:46    346s] (I)      layer 0 area = 80000
[01/24 03:43:46    346s] (I)      layer 1 area = 80000
[01/24 03:43:46    346s] (I)      layer 2 area = 80000
[01/24 03:43:46    346s] (I)      layer 3 area = 80000
[01/24 03:43:46    346s] (I)      layer 4 area = 80000
[01/24 03:43:46    346s] (I)      layer 5 area = 80000
[01/24 03:43:46    346s] (I)      layer 6 area = 80000
[01/24 03:43:46    346s] (I)      layer 7 area = 80000
[01/24 03:43:46    346s] (I)      layer 8 area = 80000
[01/24 03:43:46    346s] (I)      layer 9 area = 400000
[01/24 03:43:46    346s] (I)      layer 10 area = 400000
[01/24 03:43:46    346s] (I)      GCell unit size   : 3420
[01/24 03:43:46    346s] (I)      GCell multiplier  : 1
[01/24 03:43:46    346s] (I)      GCell row height  : 3420
[01/24 03:43:46    346s] (I)      Actual row height : 3420
[01/24 03:43:46    346s] (I)      GCell align ref   : 30000 30020
[01/24 03:43:46    346s] [NR-eGR] Track table information for default rule: 
[01/24 03:43:46    346s] [NR-eGR] Metal1 has single uniform track structure
[01/24 03:43:46    346s] [NR-eGR] Metal2 has single uniform track structure
[01/24 03:43:46    346s] [NR-eGR] Metal3 has single uniform track structure
[01/24 03:43:46    346s] [NR-eGR] Metal4 has single uniform track structure
[01/24 03:43:46    346s] [NR-eGR] Metal5 has single uniform track structure
[01/24 03:43:46    346s] [NR-eGR] Metal6 has single uniform track structure
[01/24 03:43:46    346s] [NR-eGR] Metal7 has single uniform track structure
[01/24 03:43:46    346s] [NR-eGR] Metal8 has single uniform track structure
[01/24 03:43:46    346s] [NR-eGR] Metal9 has single uniform track structure
[01/24 03:43:46    346s] [NR-eGR] Metal10 has single uniform track structure
[01/24 03:43:46    346s] [NR-eGR] Metal11 has single uniform track structure
[01/24 03:43:46    346s] (I)      ==================== Default via =====================
[01/24 03:43:46    346s] (I)      +----+------------------+----------------------------+
[01/24 03:43:46    346s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 03:43:46    346s] (I)      +----+------------------+----------------------------+
[01/24 03:43:46    346s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 03:43:46    346s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 03:43:46    346s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 03:43:46    346s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 03:43:46    346s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 03:43:46    346s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 03:43:46    346s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 03:43:46    346s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 03:43:46    346s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 03:43:46    346s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 03:43:46    346s] (I)      +----+------------------+----------------------------+
[01/24 03:43:46    346s] [NR-eGR] Read 4539 PG shapes
[01/24 03:43:46    346s] [NR-eGR] Read 0 clock shapes
[01/24 03:43:46    346s] [NR-eGR] Read 0 other shapes
[01/24 03:43:46    346s] [NR-eGR] #Routing Blockages  : 0
[01/24 03:43:46    346s] [NR-eGR] #Instance Blockages : 343887
[01/24 03:43:46    346s] [NR-eGR] #PG Blockages       : 4539
[01/24 03:43:46    346s] [NR-eGR] #Halo Blockages     : 0
[01/24 03:43:46    346s] [NR-eGR] #Boundary Blockages : 0
[01/24 03:43:46    346s] [NR-eGR] #Clock Blockages    : 0
[01/24 03:43:46    346s] [NR-eGR] #Other Blockages    : 0
[01/24 03:43:46    346s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 03:43:46    346s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 03:43:46    346s] [NR-eGR] Read 10113 nets ( ignored 0 )
[01/24 03:43:46    346s] (I)      early_global_route_priority property id does not exist.
[01/24 03:43:46    346s] (I)      Read Num Blocks=348426  Num Prerouted Wires=0  Num CS=0
[01/24 03:43:46    346s] (I)      Layer 0 (H) : #blockages 344462 : #preroutes 0
[01/24 03:43:46    346s] (I)      Layer 1 (V) : #blockages 460 : #preroutes 0
[01/24 03:43:46    346s] (I)      Layer 2 (H) : #blockages 460 : #preroutes 0
[01/24 03:43:46    346s] (I)      Layer 3 (V) : #blockages 460 : #preroutes 0
[01/24 03:43:46    346s] (I)      Layer 4 (H) : #blockages 460 : #preroutes 0
[01/24 03:43:46    346s] (I)      Layer 5 (V) : #blockages 460 : #preroutes 0
[01/24 03:43:46    346s] (I)      Layer 6 (H) : #blockages 460 : #preroutes 0
[01/24 03:43:46    346s] (I)      Layer 7 (V) : #blockages 460 : #preroutes 0
[01/24 03:43:46    346s] (I)      Layer 8 (H) : #blockages 460 : #preroutes 0
[01/24 03:43:46    346s] (I)      Layer 9 (V) : #blockages 254 : #preroutes 0
[01/24 03:43:46    346s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 03:43:46    346s] (I)      Number of ignored nets                =      0
[01/24 03:43:46    346s] (I)      Number of connected nets              =      0
[01/24 03:43:46    346s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 03:43:46    346s] (I)      Number of clock nets                  =     59.  Ignored: No
[01/24 03:43:46    346s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 03:43:46    346s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 03:43:46    346s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 03:43:46    346s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 03:43:46    346s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 03:43:46    346s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 03:43:46    346s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 03:43:46    346s] [NR-eGR] There are 59 clock nets ( 0 with NDR ).
[01/24 03:43:46    346s] (I)      Ndr track 0 does not exist
[01/24 03:43:46    346s] (I)      ---------------------Grid Graph Info--------------------
[01/24 03:43:46    346s] (I)      Routing area        : (0, 0) - (458400, 449920)
[01/24 03:43:46    346s] (I)      Core area           : (30000, 30020) - (428400, 419900)
[01/24 03:43:46    346s] (I)      Site width          :   400  (dbu)
[01/24 03:43:46    346s] (I)      Row height          :  3420  (dbu)
[01/24 03:43:46    346s] (I)      GCell row height    :  3420  (dbu)
[01/24 03:43:46    346s] (I)      GCell width         :  3420  (dbu)
[01/24 03:43:46    346s] (I)      GCell height        :  3420  (dbu)
[01/24 03:43:46    346s] (I)      Grid                :   134   131    11
[01/24 03:43:46    346s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 03:43:46    346s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 03:43:46    346s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 03:43:46    346s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 03:43:46    346s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 03:43:46    346s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 03:43:46    346s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/24 03:43:46    346s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 03:43:46    346s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 03:43:46    346s] (I)      Total num of tracks :  1184  1146  1184  1146  1184  1146  1184  1146  1184   457   473
[01/24 03:43:46    346s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 03:43:46    346s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 03:43:46    346s] (I)      --------------------------------------------------------
[01/24 03:43:46    346s] 
[01/24 03:43:46    346s] [NR-eGR] ============ Routing rule table ============
[01/24 03:43:46    346s] [NR-eGR] Rule id: 0  Nets: 10113
[01/24 03:43:46    346s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 03:43:46    346s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/24 03:43:46    346s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/24 03:43:46    346s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/24 03:43:46    346s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/24 03:43:46    346s] [NR-eGR] ========================================
[01/24 03:43:46    346s] [NR-eGR] 
[01/24 03:43:46    346s] (I)      =============== Blocked Tracks ===============
[01/24 03:43:46    346s] (I)      +-------+---------+----------+---------------+
[01/24 03:43:46    346s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 03:43:46    346s] (I)      +-------+---------+----------+---------------+
[01/24 03:43:46    346s] (I)      |     1 |  158656 |   110713 |        69.78% |
[01/24 03:43:46    346s] (I)      |     2 |  150126 |     7820 |         5.21% |
[01/24 03:43:46    346s] (I)      |     3 |  158656 |     1150 |         0.72% |
[01/24 03:43:46    346s] (I)      |     4 |  150126 |     7820 |         5.21% |
[01/24 03:43:46    346s] (I)      |     5 |  158656 |     1150 |         0.72% |
[01/24 03:43:46    346s] (I)      |     6 |  150126 |     7820 |         5.21% |
[01/24 03:43:46    346s] (I)      |     7 |  158656 |     1150 |         0.72% |
[01/24 03:43:46    346s] (I)      |     8 |  150126 |     7820 |         5.21% |
[01/24 03:43:46    346s] (I)      |     9 |  158656 |     2300 |         1.45% |
[01/24 03:43:46    346s] (I)      |    10 |   59867 |     3968 |         6.63% |
[01/24 03:43:46    346s] (I)      |    11 |   63382 |    11132 |        17.56% |
[01/24 03:43:46    346s] (I)      +-------+---------+----------+---------------+
[01/24 03:43:46    346s] (I)      Finished Import and model ( CPU: 0.24 sec, Real: 0.25 sec, Curr Mem: 2130.46 MB )
[01/24 03:43:46    346s] (I)      Reset routing kernel
[01/24 03:43:46    346s] (I)      Started Global Routing ( Curr Mem: 2130.46 MB )
[01/24 03:43:46    346s] (I)      totalPins=34920  totalGlobalPin=33611 (96.25%)
[01/24 03:43:46    346s] (I)      total 2D Cap : 1377573 = (730370 H, 647203 V)
[01/24 03:43:46    346s] [NR-eGR] Layer group 1: route 10113 net(s) in layer range [1, 11]
[01/24 03:43:46    346s] (I)      
[01/24 03:43:46    346s] (I)      ============  Phase 1a Route ============
[01/24 03:43:46    346s] (I)      Usage: 97455 = (52946 H, 44509 V) = (7.25% H, 6.88% V) = (9.054e+04um H, 7.611e+04um V)
[01/24 03:43:46    346s] (I)      
[01/24 03:43:46    346s] (I)      ============  Phase 1b Route ============
[01/24 03:43:46    346s] (I)      Usage: 97455 = (52946 H, 44509 V) = (7.25% H, 6.88% V) = (9.054e+04um H, 7.611e+04um V)
[01/24 03:43:46    346s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.666480e+05um
[01/24 03:43:46    346s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 03:43:46    346s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 03:43:46    346s] (I)      
[01/24 03:43:46    346s] (I)      ============  Phase 1c Route ============
[01/24 03:43:46    346s] (I)      Usage: 97455 = (52946 H, 44509 V) = (7.25% H, 6.88% V) = (9.054e+04um H, 7.611e+04um V)
[01/24 03:43:46    346s] (I)      
[01/24 03:43:46    346s] (I)      ============  Phase 1d Route ============
[01/24 03:43:46    346s] (I)      Usage: 97455 = (52946 H, 44509 V) = (7.25% H, 6.88% V) = (9.054e+04um H, 7.611e+04um V)
[01/24 03:43:46    346s] (I)      
[01/24 03:43:46    346s] (I)      ============  Phase 1e Route ============
[01/24 03:43:46    346s] (I)      Usage: 97455 = (52946 H, 44509 V) = (7.25% H, 6.88% V) = (9.054e+04um H, 7.611e+04um V)
[01/24 03:43:46    346s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.666480e+05um
[01/24 03:43:46    346s] (I)      
[01/24 03:43:46    346s] (I)      ============  Phase 1l Route ============
[01/24 03:43:46    346s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 03:43:46    346s] (I)      Layer  1:      47931        61        17      100224       56583    (63.92%) 
[01/24 03:43:46    346s] (I)      Layer  2:     146869     39146         7           0      148941    ( 0.00%) 
[01/24 03:43:46    346s] (I)      Layer  3:     156396     39668         0           0      156807    ( 0.00%) 
[01/24 03:43:46    346s] (I)      Layer  4:     146869     13274         0           0      148941    ( 0.00%) 
[01/24 03:43:46    346s] (I)      Layer  5:     156396      9122         0           0      156807    ( 0.00%) 
[01/24 03:43:46    346s] (I)      Layer  6:     146869       938         0           0      148941    ( 0.00%) 
[01/24 03:43:46    346s] (I)      Layer  7:     156396       485         0           0      156807    ( 0.00%) 
[01/24 03:43:46    346s] (I)      Layer  8:     146869       155         0           0      148941    ( 0.00%) 
[01/24 03:43:46    346s] (I)      Layer  9:     155549        81         0           0      156807    ( 0.00%) 
[01/24 03:43:46    346s] (I)      Layer 10:      55446         6         0        2969       56608    ( 4.98%) 
[01/24 03:43:46    346s] (I)      Layer 11:      51790         0         0        7204       55519    (11.48%) 
[01/24 03:43:46    346s] (I)      Total:       1367380    102936        24      110395     1391701    ( 7.35%) 
[01/24 03:43:46    346s] (I)      
[01/24 03:43:46    346s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 03:43:46    346s] [NR-eGR]                        OverCon           OverCon            
[01/24 03:43:46    346s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/24 03:43:46    346s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/24 03:43:46    346s] [NR-eGR] ---------------------------------------------------------------
[01/24 03:43:46    346s] [NR-eGR]  Metal1 ( 1)        17( 0.27%)         0( 0.00%)   ( 0.27%) 
[01/24 03:43:46    346s] [NR-eGR]  Metal2 ( 2)         6( 0.03%)         0( 0.00%)   ( 0.03%) 
[01/24 03:43:46    346s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:43:46    346s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:43:46    346s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:43:46    346s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:43:46    346s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:43:46    346s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:43:46    346s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:43:46    346s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:43:46    346s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:43:46    346s] [NR-eGR] ---------------------------------------------------------------
[01/24 03:43:46    346s] [NR-eGR]        Total        23( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/24 03:43:46    346s] [NR-eGR] 
[01/24 03:43:46    346s] (I)      Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2130.46 MB )
[01/24 03:43:46    346s] (I)      total 2D Cap : 1378782 = (730887 H, 647895 V)
[01/24 03:43:46    346s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 03:43:46    346s] (I)      ============= Track Assignment ============
[01/24 03:43:46    346s] (I)      Started Track Assignment (1T) ( Curr Mem: 2130.46 MB )
[01/24 03:43:46    346s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 03:43:46    346s] (I)      Run Multi-thread track assignment
[01/24 03:43:46    346s] (I)      Finished Track Assignment (1T) ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 2130.46 MB )
[01/24 03:43:46    346s] (I)      Started Export ( Curr Mem: 2130.46 MB )
[01/24 03:43:47    347s] [NR-eGR]                  Length (um)   Vias 
[01/24 03:43:47    347s] [NR-eGR] ------------------------------------
[01/24 03:43:47    347s] [NR-eGR]  Metal1   (1H)         13298  35720 
[01/24 03:43:47    347s] [NR-eGR]  Metal2   (2V)         55620  23461 
[01/24 03:43:47    347s] [NR-eGR]  Metal3   (3H)         65312   4010 
[01/24 03:43:47    347s] [NR-eGR]  Metal4   (4V)         21977   1512 
[01/24 03:43:47    347s] [NR-eGR]  Metal5   (5H)         15751    156 
[01/24 03:43:47    347s] [NR-eGR]  Metal6   (6V)          1574     64 
[01/24 03:43:47    347s] [NR-eGR]  Metal7   (7H)           886     35 
[01/24 03:43:47    347s] [NR-eGR]  Metal8   (8V)           250     27 
[01/24 03:43:47    347s] [NR-eGR]  Metal9   (9H)           148      9 
[01/24 03:43:47    347s] [NR-eGR]  Metal10  (10V)            0      7 
[01/24 03:43:47    347s] [NR-eGR]  Metal11  (11H)            7      0 
[01/24 03:43:47    347s] [NR-eGR] ------------------------------------
[01/24 03:43:47    347s] [NR-eGR]           Total       174823  65001 
[01/24 03:43:47    347s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:43:47    347s] [NR-eGR] Total half perimeter of net bounding box: 148860um
[01/24 03:43:47    347s] [NR-eGR] Total length: 174823um, number of vias: 65001
[01/24 03:43:47    347s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:43:47    347s] [NR-eGR] Total eGR-routed clock nets wire length: 9524um, number of vias: 4125
[01/24 03:43:47    347s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:43:47    347s] (I)      Finished Export ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2120.94 MB )
[01/24 03:43:47    347s] Saved RC grid cleaned up.
[01/24 03:43:47    347s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.77 sec, Real: 0.77 sec, Curr Mem: 2097.94 MB )
[01/24 03:43:47    347s] (I)      ===================================== Runtime Summary ======================================
[01/24 03:43:47    347s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/24 03:43:47    347s] (I)      --------------------------------------------------------------------------------------------
[01/24 03:43:47    347s] (I)       Early Global Route kernel              100.00%  465.48 sec  466.25 sec  0.77 sec  0.77 sec 
[01/24 03:43:47    347s] (I)       +-Import and model                      31.78%  465.48 sec  465.73 sec  0.25 sec  0.24 sec 
[01/24 03:43:47    347s] (I)       | +-Create place DB                      5.46%  465.48 sec  465.52 sec  0.04 sec  0.04 sec 
[01/24 03:43:47    347s] (I)       | | +-Import place data                  5.44%  465.48 sec  465.52 sec  0.04 sec  0.04 sec 
[01/24 03:43:47    347s] (I)       | | | +-Read instances and placement     1.42%  465.48 sec  465.49 sec  0.01 sec  0.01 sec 
[01/24 03:43:47    347s] (I)       | | | +-Read nets                        3.97%  465.49 sec  465.52 sec  0.03 sec  0.03 sec 
[01/24 03:43:47    347s] (I)       | +-Create route DB                     25.10%  465.52 sec  465.72 sec  0.19 sec  0.19 sec 
[01/24 03:43:47    347s] (I)       | | +-Import route data (1T)            25.03%  465.52 sec  465.72 sec  0.19 sec  0.19 sec 
[01/24 03:43:47    347s] (I)       | | | +-Read blockages ( Layer 1-11 )   17.37%  465.53 sec  465.66 sec  0.13 sec  0.13 sec 
[01/24 03:43:47    347s] (I)       | | | | +-Read routing blockages         0.00%  465.53 sec  465.53 sec  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)       | | | | +-Read instance blockages       17.01%  465.53 sec  465.66 sec  0.13 sec  0.13 sec 
[01/24 03:43:47    347s] (I)       | | | | +-Read PG blockages              0.10%  465.66 sec  465.66 sec  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)       | | | | +-Read clock blockages           0.01%  465.66 sec  465.66 sec  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)       | | | | +-Read other blockages           0.01%  465.66 sec  465.66 sec  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)       | | | | +-Read halo blockages            0.03%  465.66 sec  465.66 sec  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)       | | | | +-Read boundary cut boxes        0.00%  465.66 sec  465.66 sec  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)       | | | +-Read blackboxes                  0.00%  465.66 sec  465.66 sec  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)       | | | +-Read prerouted                   0.70%  465.66 sec  465.67 sec  0.01 sec  0.01 sec 
[01/24 03:43:47    347s] (I)       | | | +-Read unlegalized nets            0.33%  465.67 sec  465.67 sec  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)       | | | +-Read nets                        0.53%  465.67 sec  465.68 sec  0.00 sec  0.01 sec 
[01/24 03:43:47    347s] (I)       | | | +-Set up via pillars               0.01%  465.68 sec  465.68 sec  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)       | | | +-Initialize 3D grid graph         0.04%  465.68 sec  465.68 sec  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)       | | | +-Model blockage capacity          4.80%  465.68 sec  465.72 sec  0.04 sec  0.04 sec 
[01/24 03:43:47    347s] (I)       | | | | +-Initialize 3D capacity         4.55%  465.68 sec  465.71 sec  0.04 sec  0.03 sec 
[01/24 03:43:47    347s] (I)       | +-Read aux data                        0.00%  465.72 sec  465.72 sec  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)       | +-Others data preparation              0.17%  465.72 sec  465.72 sec  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)       | +-Create route kernel                  0.67%  465.72 sec  465.72 sec  0.01 sec  0.00 sec 
[01/24 03:43:47    347s] (I)       +-Global Routing                        21.23%  465.73 sec  465.89 sec  0.16 sec  0.16 sec 
[01/24 03:43:47    347s] (I)       | +-Initialization                       0.36%  465.73 sec  465.73 sec  0.00 sec  0.01 sec 
[01/24 03:43:47    347s] (I)       | +-Net group 1                         19.57%  465.73 sec  465.88 sec  0.15 sec  0.15 sec 
[01/24 03:43:47    347s] (I)       | | +-Generate topology                  1.55%  465.73 sec  465.74 sec  0.01 sec  0.01 sec 
[01/24 03:43:47    347s] (I)       | | +-Phase 1a                           4.40%  465.75 sec  465.78 sec  0.03 sec  0.04 sec 
[01/24 03:43:47    347s] (I)       | | | +-Pattern routing (1T)             3.83%  465.75 sec  465.78 sec  0.03 sec  0.03 sec 
[01/24 03:43:47    347s] (I)       | | | +-Add via demand to 2D             0.47%  465.78 sec  465.78 sec  0.00 sec  0.01 sec 
[01/24 03:43:47    347s] (I)       | | +-Phase 1b                           0.02%  465.78 sec  465.78 sec  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)       | | +-Phase 1c                           0.00%  465.78 sec  465.78 sec  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)       | | +-Phase 1d                           0.00%  465.78 sec  465.78 sec  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)       | | +-Phase 1e                           0.04%  465.78 sec  465.78 sec  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)       | | | +-Route legalization               0.00%  465.78 sec  465.78 sec  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)       | | +-Phase 1l                          12.87%  465.78 sec  465.88 sec  0.10 sec  0.10 sec 
[01/24 03:43:47    347s] (I)       | | | +-Layer assignment (1T)           12.56%  465.78 sec  465.88 sec  0.10 sec  0.10 sec 
[01/24 03:43:47    347s] (I)       | +-Clean cong LA                        0.00%  465.88 sec  465.88 sec  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)       +-Export 3D cong map                     0.81%  465.89 sec  465.90 sec  0.01 sec  0.01 sec 
[01/24 03:43:47    347s] (I)       | +-Export 2D cong map                   0.07%  465.90 sec  465.90 sec  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)       +-Extract Global 3D Wires                0.44%  465.91 sec  465.92 sec  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)       +-Track Assignment (1T)                 17.57%  465.92 sec  466.05 sec  0.14 sec  0.13 sec 
[01/24 03:43:47    347s] (I)       | +-Initialization                       0.11%  465.92 sec  465.92 sec  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)       | +-Track Assignment Kernel             17.04%  465.92 sec  466.05 sec  0.13 sec  0.13 sec 
[01/24 03:43:47    347s] (I)       | +-Free Memory                          0.00%  466.05 sec  466.05 sec  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)       +-Export                                24.21%  466.05 sec  466.24 sec  0.19 sec  0.19 sec 
[01/24 03:43:47    347s] (I)       | +-Export DB wires                      7.34%  466.05 sec  466.11 sec  0.06 sec  0.06 sec 
[01/24 03:43:47    347s] (I)       | | +-Export all nets                    5.44%  466.06 sec  466.10 sec  0.04 sec  0.04 sec 
[01/24 03:43:47    347s] (I)       | | +-Set wire vias                      1.48%  466.10 sec  466.11 sec  0.01 sec  0.01 sec 
[01/24 03:43:47    347s] (I)       | +-Report wirelength                    2.96%  466.11 sec  466.13 sec  0.02 sec  0.02 sec 
[01/24 03:43:47    347s] (I)       | +-Update net boxes                     2.96%  466.13 sec  466.16 sec  0.02 sec  0.02 sec 
[01/24 03:43:47    347s] (I)       | +-Update timing                       10.85%  466.16 sec  466.24 sec  0.08 sec  0.09 sec 
[01/24 03:43:47    347s] (I)       +-Postprocess design                     0.76%  466.24 sec  466.25 sec  0.01 sec  0.01 sec 
[01/24 03:43:47    347s] (I)      ===================== Summary by functions =====================
[01/24 03:43:47    347s] (I)       Lv  Step                                 %      Real       CPU 
[01/24 03:43:47    347s] (I)      ----------------------------------------------------------------
[01/24 03:43:47    347s] (I)        0  Early Global Route kernel      100.00%  0.77 sec  0.77 sec 
[01/24 03:43:47    347s] (I)        1  Import and model                31.78%  0.25 sec  0.24 sec 
[01/24 03:43:47    347s] (I)        1  Export                          24.21%  0.19 sec  0.19 sec 
[01/24 03:43:47    347s] (I)        1  Global Routing                  21.23%  0.16 sec  0.16 sec 
[01/24 03:43:47    347s] (I)        1  Track Assignment (1T)           17.57%  0.14 sec  0.13 sec 
[01/24 03:43:47    347s] (I)        1  Export 3D cong map               0.81%  0.01 sec  0.01 sec 
[01/24 03:43:47    347s] (I)        1  Postprocess design               0.76%  0.01 sec  0.01 sec 
[01/24 03:43:47    347s] (I)        1  Extract Global 3D Wires          0.44%  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)        2  Create route DB                 25.10%  0.19 sec  0.19 sec 
[01/24 03:43:47    347s] (I)        2  Net group 1                     19.57%  0.15 sec  0.15 sec 
[01/24 03:43:47    347s] (I)        2  Track Assignment Kernel         17.04%  0.13 sec  0.13 sec 
[01/24 03:43:47    347s] (I)        2  Update timing                   10.85%  0.08 sec  0.09 sec 
[01/24 03:43:47    347s] (I)        2  Export DB wires                  7.34%  0.06 sec  0.06 sec 
[01/24 03:43:47    347s] (I)        2  Create place DB                  5.46%  0.04 sec  0.04 sec 
[01/24 03:43:47    347s] (I)        2  Update net boxes                 2.96%  0.02 sec  0.02 sec 
[01/24 03:43:47    347s] (I)        2  Report wirelength                2.96%  0.02 sec  0.02 sec 
[01/24 03:43:47    347s] (I)        2  Create route kernel              0.67%  0.01 sec  0.00 sec 
[01/24 03:43:47    347s] (I)        2  Initialization                   0.48%  0.00 sec  0.01 sec 
[01/24 03:43:47    347s] (I)        2  Others data preparation          0.17%  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)        2  Export 2D cong map               0.07%  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)        3  Import route data (1T)          25.03%  0.19 sec  0.19 sec 
[01/24 03:43:47    347s] (I)        3  Phase 1l                        12.87%  0.10 sec  0.10 sec 
[01/24 03:43:47    347s] (I)        3  Import place data                5.44%  0.04 sec  0.04 sec 
[01/24 03:43:47    347s] (I)        3  Export all nets                  5.44%  0.04 sec  0.04 sec 
[01/24 03:43:47    347s] (I)        3  Phase 1a                         4.40%  0.03 sec  0.04 sec 
[01/24 03:43:47    347s] (I)        3  Generate topology                1.55%  0.01 sec  0.01 sec 
[01/24 03:43:47    347s] (I)        3  Set wire vias                    1.48%  0.01 sec  0.01 sec 
[01/24 03:43:47    347s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)        3  Phase 1b                         0.02%  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)        4  Read blockages ( Layer 1-11 )   17.37%  0.13 sec  0.13 sec 
[01/24 03:43:47    347s] (I)        4  Layer assignment (1T)           12.56%  0.10 sec  0.10 sec 
[01/24 03:43:47    347s] (I)        4  Model blockage capacity          4.80%  0.04 sec  0.04 sec 
[01/24 03:43:47    347s] (I)        4  Read nets                        4.50%  0.03 sec  0.04 sec 
[01/24 03:43:47    347s] (I)        4  Pattern routing (1T)             3.83%  0.03 sec  0.03 sec 
[01/24 03:43:47    347s] (I)        4  Read instances and placement     1.42%  0.01 sec  0.01 sec 
[01/24 03:43:47    347s] (I)        4  Read prerouted                   0.70%  0.01 sec  0.01 sec 
[01/24 03:43:47    347s] (I)        4  Add via demand to 2D             0.47%  0.00 sec  0.01 sec 
[01/24 03:43:47    347s] (I)        4  Read unlegalized nets            0.33%  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)        4  Initialize 3D grid graph         0.04%  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)        5  Read instance blockages         17.01%  0.13 sec  0.13 sec 
[01/24 03:43:47    347s] (I)        5  Initialize 3D capacity           4.55%  0.04 sec  0.03 sec 
[01/24 03:43:47    347s] (I)        5  Read PG blockages                0.10%  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/24 03:43:47    347s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/24 03:44:14    349s] <CMD> reportCongestion -hotSpot
[01/24 03:44:14    349s] OPERPROF: Starting HotSpotCal at level 1, MEM:2097.9M, EPOCH TIME: 1706060654.029740
[01/24 03:44:14    349s] [hotspot] +------------+---------------+---------------+
[01/24 03:44:14    349s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 03:44:14    349s] [hotspot] +------------+---------------+---------------+
[01/24 03:44:14    349s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 03:44:14    349s] [hotspot] +------------+---------------+---------------+
[01/24 03:44:14    349s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 03:44:14    349s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 03:44:14    349s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2097.9M, EPOCH TIME: 1706060654.032164
[01/24 03:45:34    355s] <CMD> add_ndr -width {Metal1 0.12 Metal2 0.16 Metal3 0.16 Metal4 0.16 Metal5 0.16 Metal6 0.16 Metal7 0.16 Metal8 0.16 Metal9 0.16 Metal10 0.44 Metal11 0.44 } -name NDR_13
[01/24 03:45:58    356s] <CMD> create_route_type -top_preferred_layer 9 -bottom_preferred_layer 5 -non_default_rule NDR_13 -name t_route -preferred_routing_layer_effort high
[01/24 03:46:04    357s] <CMD> set_ccopt_property -net_type trunk -route_type t_route
[01/24 03:46:10    357s] <CMD> set_ccopt_property target_skew 0.2
[01/24 03:46:15    358s] <CMD> set_ccopt_property target_max_trans 0.2
[01/24 03:46:20    358s] <CMD> create_route_type -top_preferred_layer 9 -bottom_preferred_layer 5 -name l_route -preferred_routing_layer_effort high
[01/24 03:46:26    358s] <CMD> set_ccopt_property -net_type leaf -route_type l_route
[01/24 03:46:31    359s] <CMD> set_ccopt_property target_skew 0.2
[01/24 03:46:37    359s] <CMD> set_ccopt_property target_max_trans 0.2
[01/24 03:46:42    360s] <CMD> create_ccopt_clock_tree_spec -file step14_1.spec
[01/24 03:46:42    360s] Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
[01/24 03:46:42    360s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[01/24 03:46:42    360s] Reset timing graph...
[01/24 03:46:42    360s] Ignoring AAE DB Resetting ...
[01/24 03:46:42    360s] Reset timing graph done.
[01/24 03:46:42    360s] Ignoring AAE DB Resetting ...
[01/24 03:46:42    360s] Analyzing clock structure...
[01/24 03:46:43    360s] Analyzing clock structure done.
[01/24 03:46:43    360s] Reset timing graph...
[01/24 03:46:43    360s] Ignoring AAE DB Resetting ...
[01/24 03:46:43    360s] Reset timing graph done.
[01/24 03:46:43    360s] Wrote: step14_1.spec
[01/24 03:46:50    361s] <CMD> ccopt_design
[01/24 03:46:50    361s] #% Begin ccopt_design (date=01/24 03:46:50, mem=1522.2M)
[01/24 03:46:50    361s] Turning off fast DC mode.
[01/24 03:46:50    361s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:06:01.2/0:28:30.1 (0.2), mem = 2090.9M
[01/24 03:46:50    361s] Runtime...
[01/24 03:46:50    361s] **INFO: User's settings:
[01/24 03:46:50    361s] setNanoRouteMode -droutePostRouteSpreadWire         1
[01/24 03:46:50    361s] setNanoRouteMode -droutePostRouteWidenWireRule      LEFSpecialRouteSpec
[01/24 03:46:50    361s] setNanoRouteMode -extractThirdPartyCompatible       false
[01/24 03:46:50    361s] setNanoRouteMode -grouteExpTdStdDelay               41.7
[01/24 03:46:50    361s] setNanoRouteMode -timingEngine                      {}
[01/24 03:46:50    361s] setDesignMode -process                              45
[01/24 03:46:50    361s] setExtractRCMode -coupling_c_th                     0.1
[01/24 03:46:50    361s] setExtractRCMode -engine                            preRoute
[01/24 03:46:50    361s] setExtractRCMode -relative_c_th                     1
[01/24 03:46:50    361s] setExtractRCMode -total_c_th                        0
[01/24 03:46:50    361s] setDelayCalMode -enable_high_fanout                 true
[01/24 03:46:50    361s] setDelayCalMode -engine                             aae
[01/24 03:46:50    361s] setDelayCalMode -ignoreNetLoad                      false
[01/24 03:46:50    361s] setDelayCalMode -socv_accuracy_mode                 low
[01/24 03:46:50    361s] setOptMode -activeHoldViews                         { default_emulate_view }
[01/24 03:46:50    361s] setOptMode -activeSetupViews                        { default_emulate_view }
[01/24 03:46:50    361s] setOptMode -autoSetupViews                          { default_emulate_view}
[01/24 03:46:50    361s] setOptMode -autoTDGRSetupViews                      { default_emulate_view}
[01/24 03:46:50    361s] setOptMode -drcMargin                               0
[01/24 03:46:50    361s] setOptMode -fixDrc                                  true
[01/24 03:46:50    361s] setOptMode -optimizeFF                              true
[01/24 03:46:50    361s] setOptMode -preserveAllSequential                   true
[01/24 03:46:50    361s] setOptMode -setupTargetSlack                        0
[01/24 03:46:50    361s] setPlaceMode -place_detail_check_route              false
[01/24 03:46:50    361s] setPlaceMode -place_detail_preserve_routing         true
[01/24 03:46:50    361s] setPlaceMode -place_detail_remove_affected_routing  false
[01/24 03:46:50    361s] setPlaceMode -place_detail_swap_eeq_cells           false
[01/24 03:46:50    361s] setPlaceMode -place_global_clock_gate_aware         true
[01/24 03:46:50    361s] setPlaceMode -place_global_cong_effort              high
[01/24 03:46:50    361s] setPlaceMode -place_global_ignore_scan              true
[01/24 03:46:50    361s] setPlaceMode -place_global_ignore_spare             false
[01/24 03:46:50    361s] setPlaceMode -place_global_module_aware_spare       false
[01/24 03:46:50    361s] setPlaceMode -place_global_place_io_pins            true
[01/24 03:46:50    361s] setPlaceMode -place_global_reorder_scan             true
[01/24 03:46:50    361s] setPlaceMode -powerDriven                           false
[01/24 03:46:50    361s] setPlaceMode -timingDriven                          true
[01/24 03:46:50    361s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[01/24 03:46:50    361s] setRouteMode -earlyGlobalMaxRouteLayer              11
[01/24 03:46:50    361s] setRouteMode -earlyGlobalMinRouteLayer              1
[01/24 03:46:50    361s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[01/24 03:46:50    361s] 
[01/24 03:46:50    361s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[01/24 03:46:50    361s] (ccopt_design): create_ccopt_clock_tree_spec
[01/24 03:46:50    361s] Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
[01/24 03:46:50    361s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[01/24 03:46:50    361s] Reset timing graph...
[01/24 03:46:50    361s] Ignoring AAE DB Resetting ...
[01/24 03:46:50    361s] Reset timing graph done.
[01/24 03:46:50    361s] Ignoring AAE DB Resetting ...
[01/24 03:46:50    361s] Analyzing clock structure...
[01/24 03:46:50    361s] Analyzing clock structure done.
[01/24 03:46:50    361s] Reset timing graph...
[01/24 03:46:51    361s] Ignoring AAE DB Resetting ...
[01/24 03:46:51    361s] Reset timing graph done.
[01/24 03:46:51    361s] Extracting original clock gating for clk...
[01/24 03:46:51    361s]   clock_tree clk contains 1961 sinks and 58 clock gates.
[01/24 03:46:51    361s] Extracting original clock gating for clk done.
[01/24 03:46:51    361s] The skew group clk/default_emulate_constraint_mode was created. It contains 1961 sinks and 1 sources.
[01/24 03:46:51    361s] Checking clock tree convergence...
[01/24 03:46:51    361s] Checking clock tree convergence done.
[01/24 03:46:51    361s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[01/24 03:46:51    361s] Set place::cacheFPlanSiteMark to 1
[01/24 03:46:51    361s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[01/24 03:46:51    361s] Using CCOpt effort standard.
[01/24 03:46:51    361s] CCOpt::Phase::Initialization...
[01/24 03:46:51    361s] Check Prerequisites...
[01/24 03:46:51    361s] Leaving CCOpt scope - CheckPlace...
[01/24 03:46:51    361s] OPERPROF: Starting checkPlace at level 1, MEM:2095.0M, EPOCH TIME: 1706060811.101869
[01/24 03:46:51    361s] Processing tracks to init pin-track alignment.
[01/24 03:46:51    361s] z: 2, totalTracks: 1
[01/24 03:46:51    361s] z: 4, totalTracks: 1
[01/24 03:46:51    361s] z: 6, totalTracks: 1
[01/24 03:46:51    361s] z: 8, totalTracks: 1
[01/24 03:46:51    361s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:46:51    361s] All LLGs are deleted
[01/24 03:46:51    361s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:51    361s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:51    361s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2095.0M, EPOCH TIME: 1706060811.109811
[01/24 03:46:51    361s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2095.0M, EPOCH TIME: 1706060811.110190
[01/24 03:46:51    361s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2095.0M, EPOCH TIME: 1706060811.110566
[01/24 03:46:51    361s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:51    361s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:51    361s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2095.0M, EPOCH TIME: 1706060811.112411
[01/24 03:46:51    361s] Max number of tech site patterns supported in site array is 256.
[01/24 03:46:51    361s] Core basic site is CoreSite
[01/24 03:46:51    361s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2095.0M, EPOCH TIME: 1706060811.112883
[01/24 03:46:51    361s] After signature check, allow fast init is false, keep pre-filter is true.
[01/24 03:46:51    361s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/24 03:46:51    361s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2095.0M, EPOCH TIME: 1706060811.114712
[01/24 03:46:51    361s] SiteArray: non-trimmed site array dimensions = 114 x 996
[01/24 03:46:51    361s] SiteArray: use 585,728 bytes
[01/24 03:46:51    361s] SiteArray: current memory after site array memory allocation 2095.0M
[01/24 03:46:51    361s] SiteArray: FP blocked sites are writable
[01/24 03:46:51    361s] SiteArray: number of non floorplan blocked sites for llg default is 113544
[01/24 03:46:51    361s] Atter site array init, number of instance map data is 0.
[01/24 03:46:51    361s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:2095.0M, EPOCH TIME: 1706060811.118735
[01/24 03:46:51    361s] 
[01/24 03:46:51    361s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:46:51    361s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2095.0M, EPOCH TIME: 1706060811.119690
[01/24 03:46:51    361s] Begin checking placement ... (start mem=2095.0M, init mem=2095.0M)
[01/24 03:46:51    361s] Begin checking exclusive groups violation ...
[01/24 03:46:51    361s] There are 0 groups to check, max #box is 0, total #box is 0
[01/24 03:46:51    361s] Finished checking exclusive groups violations. Found 0 Vio.
[01/24 03:46:51    361s] 
[01/24 03:46:51    361s] Running CheckPlace using 1 thread in normal mode...
[01/24 03:46:51    361s] 
[01/24 03:46:51    361s] ...checkPlace normal is done!
[01/24 03:46:51    361s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2095.0M, EPOCH TIME: 1706060811.213193
[01/24 03:46:51    361s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.007, MEM:2095.0M, EPOCH TIME: 1706060811.220012
[01/24 03:46:51    361s] *info: Placed = 9176          
[01/24 03:46:51    361s] *info: Unplaced = 0           
[01/24 03:46:51    361s] Placement Density:71.09%(27604/38832)
[01/24 03:46:51    361s] Placement Density (including fixed std cells):71.09%(27604/38832)
[01/24 03:46:51    361s] All LLGs are deleted
[01/24 03:46:51    361s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9176).
[01/24 03:46:51    361s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:51    361s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2095.0M, EPOCH TIME: 1706060811.223842
[01/24 03:46:51    361s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2095.0M, EPOCH TIME: 1706060811.224206
[01/24 03:46:51    361s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:51    361s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:51    361s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2095.0M)
[01/24 03:46:51    361s] OPERPROF: Finished checkPlace at level 1, CPU:0.130, REAL:0.124, MEM:2095.0M, EPOCH TIME: 1706060811.225939
[01/24 03:46:51    361s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:46:51    361s] Innovus will update I/O latencies
[01/24 03:46:51    361s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[01/24 03:46:51    361s] 
[01/24 03:46:51    361s] 
[01/24 03:46:51    361s] 
[01/24 03:46:51    361s] Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:46:51    361s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:46:51    361s] Info: 1 threads available for lower-level modules during optimization.
[01/24 03:46:51    361s] Processing average sequential pin duty cycle 
[01/24 03:46:51    362s] Executing ccopt post-processing.
[01/24 03:46:51    362s] Synthesizing clock trees with CCOpt...
[01/24 03:46:51    362s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:02.0/0:28:31.0 (0.2), mem = 2131.6M
[01/24 03:46:51    362s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/24 03:46:51    362s] CCOpt::Phase::PreparingToBalance...
[01/24 03:46:51    362s] Leaving CCOpt scope - Initializing power interface...
[01/24 03:46:51    362s] Processing average sequential pin duty cycle 
[01/24 03:46:51    362s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:46:51    362s] 
[01/24 03:46:51    362s] Positive (advancing) pin insertion delays
[01/24 03:46:51    362s] =========================================
[01/24 03:46:51    362s] 
[01/24 03:46:51    362s] Found 0 advancing pin insertion delay (0.000% of 1961 clock tree sinks)
[01/24 03:46:51    362s] 
[01/24 03:46:51    362s] Negative (delaying) pin insertion delays
[01/24 03:46:51    362s] ========================================
[01/24 03:46:51    362s] 
[01/24 03:46:51    362s] Found 0 delaying pin insertion delay (0.000% of 1961 clock tree sinks)
[01/24 03:46:51    362s] Notify start of optimization...
[01/24 03:46:51    362s] Notify start of optimization done.
[01/24 03:46:51    362s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[01/24 03:46:51    362s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2131.6M, EPOCH TIME: 1706060811.347712
[01/24 03:46:51    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:51    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:51    362s] All LLGs are deleted
[01/24 03:46:51    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:51    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:51    362s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2131.6M, EPOCH TIME: 1706060811.347870
[01/24 03:46:51    362s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2131.6M, EPOCH TIME: 1706060811.347943
[01/24 03:46:51    362s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2127.6M, EPOCH TIME: 1706060811.349277
[01/24 03:46:51    362s] ### Creating LA Mngr. totSessionCpu=0:06:02 mem=2127.6M
[01/24 03:46:51    362s] 
[01/24 03:46:51    362s] Trim Metal Layers:
[01/24 03:46:51    362s] LayerId::1 widthSet size::2
[01/24 03:46:51    362s] LayerId::2 widthSet size::2
[01/24 03:46:51    362s] LayerId::3 widthSet size::2
[01/24 03:46:51    362s] LayerId::4 widthSet size::2
[01/24 03:46:51    362s] LayerId::5 widthSet size::2
[01/24 03:46:51    362s] LayerId::6 widthSet size::2
[01/24 03:46:51    362s] LayerId::7 widthSet size::2
[01/24 03:46:51    362s] LayerId::8 widthSet size::2
[01/24 03:46:51    362s] LayerId::9 widthSet size::2
[01/24 03:46:51    362s] LayerId::10 widthSet size::2
[01/24 03:46:51    362s] LayerId::11 widthSet size::2
[01/24 03:46:51    362s] Updating RC grid for preRoute extraction ...
[01/24 03:46:51    362s] eee: pegSigSF::1.070000
[01/24 03:46:51    362s] Initializing multi-corner resistance tables ...
[01/24 03:46:51    362s] eee: l::1 avDens::0.088967 usedTrk::1457.281459 availTrk::16380.000000 sigTrk::1457.281459
[01/24 03:46:51    362s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 03:46:51    362s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 03:46:51    362s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 03:46:51    362s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 03:46:51    362s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 03:46:51    362s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 03:46:51    362s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 03:46:51    362s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 03:46:51    362s] eee: l::10 avDens::0.059617 usedTrk::79.517573 availTrk::1333.800000 sigTrk::79.517573
[01/24 03:46:51    362s] eee: l::11 avDens::0.055861 usedTrk::138.758216 availTrk::2484.000000 sigTrk::138.758216
[01/24 03:46:51    362s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:46:51    362s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.826000 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 03:46:51    362s] ### Creating LA Mngr, finished. totSessionCpu=0:06:02 mem=2127.6M
[01/24 03:46:51    362s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2127.58 MB )
[01/24 03:46:51    362s] (I)      ==================== Layers =====================
[01/24 03:46:51    362s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:46:51    362s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 03:46:51    362s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:46:51    362s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 03:46:51    362s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 03:46:51    362s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 03:46:51    362s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 03:46:51    362s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 03:46:51    362s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 03:46:51    362s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 03:46:51    362s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 03:46:51    362s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 03:46:51    362s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 03:46:51    362s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 03:46:51    362s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 03:46:51    362s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 03:46:51    362s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 03:46:51    362s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 03:46:51    362s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 03:46:51    362s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 03:46:51    362s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 03:46:51    362s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 03:46:51    362s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 03:46:51    362s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 03:46:51    362s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 03:46:51    362s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:46:51    362s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 03:46:51    362s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 03:46:51    362s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 03:46:51    362s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 03:46:51    362s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 03:46:51    362s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 03:46:51    362s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 03:46:51    362s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 03:46:51    362s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 03:46:51    362s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 03:46:51    362s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 03:46:51    362s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 03:46:51    362s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 03:46:51    362s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 03:46:51    362s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:46:51    362s] (I)      Started Import and model ( Curr Mem: 2127.58 MB )
[01/24 03:46:51    362s] (I)      Default pattern map key = picorv32_default.
[01/24 03:46:51    362s] (I)      == Non-default Options ==
[01/24 03:46:51    362s] (I)      Maximum routing layer                              : 11
[01/24 03:46:51    362s] (I)      Minimum routing layer                              : 1
[01/24 03:46:51    362s] (I)      Number of threads                                  : 1
[01/24 03:46:51    362s] (I)      Method to set GCell size                           : row
[01/24 03:46:51    362s] (I)      Counted 2449 PG shapes. We will not process PG shapes layer by layer.
[01/24 03:46:51    362s] (I)      Use row-based GCell size
[01/24 03:46:51    362s] (I)      Use row-based GCell align
[01/24 03:46:51    362s] (I)      layer 0 area = 80000
[01/24 03:46:51    362s] (I)      layer 1 area = 80000
[01/24 03:46:51    362s] (I)      layer 2 area = 80000
[01/24 03:46:51    362s] (I)      layer 3 area = 80000
[01/24 03:46:51    362s] (I)      layer 4 area = 80000
[01/24 03:46:51    362s] (I)      layer 5 area = 80000
[01/24 03:46:51    362s] (I)      layer 6 area = 80000
[01/24 03:46:51    362s] (I)      layer 7 area = 80000
[01/24 03:46:51    362s] (I)      layer 8 area = 80000
[01/24 03:46:51    362s] (I)      layer 9 area = 400000
[01/24 03:46:51    362s] (I)      layer 10 area = 400000
[01/24 03:46:51    362s] (I)      GCell unit size   : 3420
[01/24 03:46:51    362s] (I)      GCell multiplier  : 1
[01/24 03:46:51    362s] (I)      GCell row height  : 3420
[01/24 03:46:51    362s] (I)      Actual row height : 3420
[01/24 03:46:51    362s] (I)      GCell align ref   : 30000 30020
[01/24 03:46:51    362s] [NR-eGR] Track table information for default rule: 
[01/24 03:46:51    362s] [NR-eGR] Metal1 has single uniform track structure
[01/24 03:46:51    362s] [NR-eGR] Metal2 has single uniform track structure
[01/24 03:46:51    362s] [NR-eGR] Metal3 has single uniform track structure
[01/24 03:46:51    362s] [NR-eGR] Metal4 has single uniform track structure
[01/24 03:46:51    362s] [NR-eGR] Metal5 has single uniform track structure
[01/24 03:46:51    362s] [NR-eGR] Metal6 has single uniform track structure
[01/24 03:46:51    362s] [NR-eGR] Metal7 has single uniform track structure
[01/24 03:46:51    362s] [NR-eGR] Metal8 has single uniform track structure
[01/24 03:46:51    362s] [NR-eGR] Metal9 has single uniform track structure
[01/24 03:46:51    362s] [NR-eGR] Metal10 has single uniform track structure
[01/24 03:46:51    362s] [NR-eGR] Metal11 has single uniform track structure
[01/24 03:46:51    362s] (I)      ==================== Default via =====================
[01/24 03:46:51    362s] (I)      +----+------------------+----------------------------+
[01/24 03:46:51    362s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 03:46:51    362s] (I)      +----+------------------+----------------------------+
[01/24 03:46:51    362s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 03:46:51    362s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 03:46:51    362s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 03:46:51    362s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 03:46:51    362s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 03:46:51    362s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 03:46:51    362s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 03:46:51    362s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 03:46:51    362s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 03:46:51    362s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 03:46:51    362s] (I)      +----+------------------+----------------------------+
[01/24 03:46:51    362s] [NR-eGR] Read 4539 PG shapes
[01/24 03:46:51    362s] [NR-eGR] Read 0 clock shapes
[01/24 03:46:51    362s] [NR-eGR] Read 0 other shapes
[01/24 03:46:51    362s] [NR-eGR] #Routing Blockages  : 0
[01/24 03:46:51    362s] [NR-eGR] #Instance Blockages : 343887
[01/24 03:46:51    362s] [NR-eGR] #PG Blockages       : 4539
[01/24 03:46:51    362s] [NR-eGR] #Halo Blockages     : 0
[01/24 03:46:51    362s] [NR-eGR] #Boundary Blockages : 0
[01/24 03:46:51    362s] [NR-eGR] #Clock Blockages    : 0
[01/24 03:46:51    362s] [NR-eGR] #Other Blockages    : 0
[01/24 03:46:51    362s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 03:46:51    362s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 03:46:51    362s] [NR-eGR] Read 10113 nets ( ignored 0 )
[01/24 03:46:51    362s] (I)      early_global_route_priority property id does not exist.
[01/24 03:46:51    362s] (I)      Read Num Blocks=348426  Num Prerouted Wires=0  Num CS=0
[01/24 03:46:51    362s] (I)      Layer 0 (H) : #blockages 344462 : #preroutes 0
[01/24 03:46:51    362s] (I)      Layer 1 (V) : #blockages 460 : #preroutes 0
[01/24 03:46:51    362s] (I)      Layer 2 (H) : #blockages 460 : #preroutes 0
[01/24 03:46:51    362s] (I)      Layer 3 (V) : #blockages 460 : #preroutes 0
[01/24 03:46:51    362s] (I)      Layer 4 (H) : #blockages 460 : #preroutes 0
[01/24 03:46:51    362s] (I)      Layer 5 (V) : #blockages 460 : #preroutes 0
[01/24 03:46:51    362s] (I)      Layer 6 (H) : #blockages 460 : #preroutes 0
[01/24 03:46:51    362s] (I)      Layer 7 (V) : #blockages 460 : #preroutes 0
[01/24 03:46:51    362s] (I)      Layer 8 (H) : #blockages 460 : #preroutes 0
[01/24 03:46:51    362s] (I)      Layer 9 (V) : #blockages 254 : #preroutes 0
[01/24 03:46:51    362s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 03:46:51    362s] (I)      Number of ignored nets                =      0
[01/24 03:46:51    362s] (I)      Number of connected nets              =      0
[01/24 03:46:51    362s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 03:46:51    362s] (I)      Number of clock nets                  =     59.  Ignored: No
[01/24 03:46:51    362s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 03:46:51    362s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 03:46:51    362s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 03:46:51    362s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 03:46:51    362s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 03:46:51    362s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 03:46:51    362s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 03:46:51    362s] [NR-eGR] There are 59 clock nets ( 0 with NDR ).
[01/24 03:46:51    362s] (I)      Ndr track 0 does not exist
[01/24 03:46:51    362s] (I)      ---------------------Grid Graph Info--------------------
[01/24 03:46:51    362s] (I)      Routing area        : (0, 0) - (458400, 449920)
[01/24 03:46:51    362s] (I)      Core area           : (30000, 30020) - (428400, 419900)
[01/24 03:46:51    362s] (I)      Site width          :   400  (dbu)
[01/24 03:46:51    362s] (I)      Row height          :  3420  (dbu)
[01/24 03:46:51    362s] (I)      GCell row height    :  3420  (dbu)
[01/24 03:46:51    362s] (I)      GCell width         :  3420  (dbu)
[01/24 03:46:51    362s] (I)      GCell height        :  3420  (dbu)
[01/24 03:46:51    362s] (I)      Grid                :   134   131    11
[01/24 03:46:51    362s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 03:46:51    362s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 03:46:51    362s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 03:46:51    362s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 03:46:51    362s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 03:46:51    362s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 03:46:51    362s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/24 03:46:51    362s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 03:46:51    362s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 03:46:51    362s] (I)      Total num of tracks :  1184  1146  1184  1146  1184  1146  1184  1146  1184   457   473
[01/24 03:46:51    362s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 03:46:51    362s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 03:46:51    362s] (I)      --------------------------------------------------------
[01/24 03:46:51    362s] 
[01/24 03:46:51    362s] [NR-eGR] ============ Routing rule table ============
[01/24 03:46:51    362s] [NR-eGR] Rule id: 0  Nets: 10113
[01/24 03:46:51    362s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 03:46:51    362s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/24 03:46:51    362s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/24 03:46:51    362s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/24 03:46:51    362s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/24 03:46:51    362s] [NR-eGR] ========================================
[01/24 03:46:51    362s] [NR-eGR] 
[01/24 03:46:51    362s] (I)      =============== Blocked Tracks ===============
[01/24 03:46:51    362s] (I)      +-------+---------+----------+---------------+
[01/24 03:46:51    362s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 03:46:51    362s] (I)      +-------+---------+----------+---------------+
[01/24 03:46:51    362s] (I)      |     1 |  158656 |   110713 |        69.78% |
[01/24 03:46:51    362s] (I)      |     2 |  150126 |     7820 |         5.21% |
[01/24 03:46:51    362s] (I)      |     3 |  158656 |     1150 |         0.72% |
[01/24 03:46:51    362s] (I)      |     4 |  150126 |     7820 |         5.21% |
[01/24 03:46:51    362s] (I)      |     5 |  158656 |     1150 |         0.72% |
[01/24 03:46:51    362s] (I)      |     6 |  150126 |     7820 |         5.21% |
[01/24 03:46:51    362s] (I)      |     7 |  158656 |     1150 |         0.72% |
[01/24 03:46:51    362s] (I)      |     8 |  150126 |     7820 |         5.21% |
[01/24 03:46:51    362s] (I)      |     9 |  158656 |     2300 |         1.45% |
[01/24 03:46:51    362s] (I)      |    10 |   59867 |     3968 |         6.63% |
[01/24 03:46:51    362s] (I)      |    11 |   63382 |    11132 |        17.56% |
[01/24 03:46:51    362s] (I)      +-------+---------+----------+---------------+
[01/24 03:46:51    362s] (I)      Finished Import and model ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2149.21 MB )
[01/24 03:46:51    362s] (I)      Reset routing kernel
[01/24 03:46:51    362s] (I)      Started Global Routing ( Curr Mem: 2149.21 MB )
[01/24 03:46:51    362s] (I)      totalPins=34920  totalGlobalPin=33611 (96.25%)
[01/24 03:46:51    362s] (I)      total 2D Cap : 1377573 = (730370 H, 647203 V)
[01/24 03:46:51    362s] [NR-eGR] Layer group 1: route 10113 net(s) in layer range [1, 11]
[01/24 03:46:51    362s] (I)      
[01/24 03:46:51    362s] (I)      ============  Phase 1a Route ============
[01/24 03:46:51    362s] (I)      Usage: 97455 = (52946 H, 44509 V) = (7.25% H, 6.88% V) = (9.054e+04um H, 7.611e+04um V)
[01/24 03:46:51    362s] (I)      
[01/24 03:46:51    362s] (I)      ============  Phase 1b Route ============
[01/24 03:46:51    362s] (I)      Usage: 97455 = (52946 H, 44509 V) = (7.25% H, 6.88% V) = (9.054e+04um H, 7.611e+04um V)
[01/24 03:46:51    362s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.666480e+05um
[01/24 03:46:51    362s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 03:46:51    362s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 03:46:51    362s] (I)      
[01/24 03:46:51    362s] (I)      ============  Phase 1c Route ============
[01/24 03:46:51    362s] (I)      Usage: 97455 = (52946 H, 44509 V) = (7.25% H, 6.88% V) = (9.054e+04um H, 7.611e+04um V)
[01/24 03:46:51    362s] (I)      
[01/24 03:46:51    362s] (I)      ============  Phase 1d Route ============
[01/24 03:46:51    362s] (I)      Usage: 97455 = (52946 H, 44509 V) = (7.25% H, 6.88% V) = (9.054e+04um H, 7.611e+04um V)
[01/24 03:46:51    362s] (I)      
[01/24 03:46:51    362s] (I)      ============  Phase 1e Route ============
[01/24 03:46:51    362s] (I)      Usage: 97455 = (52946 H, 44509 V) = (7.25% H, 6.88% V) = (9.054e+04um H, 7.611e+04um V)
[01/24 03:46:51    362s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.666480e+05um
[01/24 03:46:51    362s] (I)      
[01/24 03:46:51    362s] (I)      ============  Phase 1l Route ============
[01/24 03:46:51    362s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 03:46:51    362s] (I)      Layer  1:      47931        61        17      100224       56583    (63.92%) 
[01/24 03:46:51    362s] (I)      Layer  2:     146869     39146         7           0      148941    ( 0.00%) 
[01/24 03:46:51    362s] (I)      Layer  3:     156396     39668         0           0      156807    ( 0.00%) 
[01/24 03:46:51    362s] (I)      Layer  4:     146869     13274         0           0      148941    ( 0.00%) 
[01/24 03:46:51    362s] (I)      Layer  5:     156396      9122         0           0      156807    ( 0.00%) 
[01/24 03:46:51    362s] (I)      Layer  6:     146869       938         0           0      148941    ( 0.00%) 
[01/24 03:46:51    362s] (I)      Layer  7:     156396       485         0           0      156807    ( 0.00%) 
[01/24 03:46:51    362s] (I)      Layer  8:     146869       155         0           0      148941    ( 0.00%) 
[01/24 03:46:51    362s] (I)      Layer  9:     155549        81         0           0      156807    ( 0.00%) 
[01/24 03:46:51    362s] (I)      Layer 10:      55446         6         0        2969       56608    ( 4.98%) 
[01/24 03:46:51    362s] (I)      Layer 11:      51790         0         0        7204       55519    (11.48%) 
[01/24 03:46:51    362s] (I)      Total:       1367380    102936        24      110395     1391701    ( 7.35%) 
[01/24 03:46:51    362s] (I)      
[01/24 03:46:51    362s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 03:46:51    362s] [NR-eGR]                        OverCon           OverCon            
[01/24 03:46:51    362s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/24 03:46:51    362s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/24 03:46:51    362s] [NR-eGR] ---------------------------------------------------------------
[01/24 03:46:51    362s] [NR-eGR]  Metal1 ( 1)        17( 0.27%)         0( 0.00%)   ( 0.27%) 
[01/24 03:46:51    362s] [NR-eGR]  Metal2 ( 2)         6( 0.03%)         0( 0.00%)   ( 0.03%) 
[01/24 03:46:51    362s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:51    362s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:51    362s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:51    362s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:51    362s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:51    362s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:51    362s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:51    362s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:51    362s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:51    362s] [NR-eGR] ---------------------------------------------------------------
[01/24 03:46:51    362s] [NR-eGR]        Total        23( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/24 03:46:51    362s] [NR-eGR] 
[01/24 03:46:51    362s] (I)      Finished Global Routing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2149.21 MB )
[01/24 03:46:51    362s] (I)      total 2D Cap : 1378782 = (730887 H, 647895 V)
[01/24 03:46:51    362s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 03:46:51    362s] (I)      ============= Track Assignment ============
[01/24 03:46:51    362s] (I)      Started Track Assignment (1T) ( Curr Mem: 2149.21 MB )
[01/24 03:46:51    362s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 03:46:51    362s] (I)      Run Multi-thread track assignment
[01/24 03:46:51    362s] (I)      Finished Track Assignment (1T) ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 2149.21 MB )
[01/24 03:46:51    362s] (I)      Started Export ( Curr Mem: 2149.21 MB )
[01/24 03:46:52    362s] [NR-eGR]                  Length (um)   Vias 
[01/24 03:46:52    362s] [NR-eGR] ------------------------------------
[01/24 03:46:52    362s] [NR-eGR]  Metal1   (1H)         13298  35720 
[01/24 03:46:52    362s] [NR-eGR]  Metal2   (2V)         55620  23461 
[01/24 03:46:52    362s] [NR-eGR]  Metal3   (3H)         65312   4010 
[01/24 03:46:52    362s] [NR-eGR]  Metal4   (4V)         21977   1512 
[01/24 03:46:52    362s] [NR-eGR]  Metal5   (5H)         15751    156 
[01/24 03:46:52    362s] [NR-eGR]  Metal6   (6V)          1574     64 
[01/24 03:46:52    362s] [NR-eGR]  Metal7   (7H)           886     35 
[01/24 03:46:52    362s] [NR-eGR]  Metal8   (8V)           250     27 
[01/24 03:46:52    362s] [NR-eGR]  Metal9   (9H)           148      9 
[01/24 03:46:52    362s] [NR-eGR]  Metal10  (10V)            0      7 
[01/24 03:46:52    362s] [NR-eGR]  Metal11  (11H)            7      0 
[01/24 03:46:52    362s] [NR-eGR] ------------------------------------
[01/24 03:46:52    362s] [NR-eGR]           Total       174823  65001 
[01/24 03:46:52    362s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:46:52    362s] [NR-eGR] Total half perimeter of net bounding box: 148860um
[01/24 03:46:52    362s] [NR-eGR] Total length: 174823um, number of vias: 65001
[01/24 03:46:52    362s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:46:52    362s] [NR-eGR] Total eGR-routed clock nets wire length: 9524um, number of vias: 4125
[01/24 03:46:52    362s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:46:52    362s] (I)      Finished Export ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2149.21 MB )
[01/24 03:46:52    362s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.66 sec, Real: 0.65 sec, Curr Mem: 2132.21 MB )
[01/24 03:46:52    362s] (I)      ===================================== Runtime Summary ======================================
[01/24 03:46:52    362s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/24 03:46:52    362s] (I)      --------------------------------------------------------------------------------------------
[01/24 03:46:52    362s] (I)       Early Global Route kernel              100.00%  650.51 sec  651.17 sec  0.65 sec  0.66 sec 
[01/24 03:46:52    362s] (I)       +-Import and model                      35.51%  650.52 sec  650.75 sec  0.23 sec  0.23 sec 
[01/24 03:46:52    362s] (I)       | +-Create place DB                      5.96%  650.52 sec  650.56 sec  0.04 sec  0.04 sec 
[01/24 03:46:52    362s] (I)       | | +-Import place data                  5.94%  650.52 sec  650.56 sec  0.04 sec  0.04 sec 
[01/24 03:46:52    362s] (I)       | | | +-Read instances and placement     1.60%  650.52 sec  650.53 sec  0.01 sec  0.01 sec 
[01/24 03:46:52    362s] (I)       | | | +-Read nets                        4.28%  650.53 sec  650.56 sec  0.03 sec  0.03 sec 
[01/24 03:46:52    362s] (I)       | +-Create route DB                     28.16%  650.56 sec  650.74 sec  0.18 sec  0.18 sec 
[01/24 03:46:52    362s] (I)       | | +-Import route data (1T)            28.09%  650.56 sec  650.74 sec  0.18 sec  0.18 sec 
[01/24 03:46:52    362s] (I)       | | | +-Read blockages ( Layer 1-11 )   19.98%  650.56 sec  650.69 sec  0.13 sec  0.14 sec 
[01/24 03:46:52    362s] (I)       | | | | +-Read routing blockages         0.00%  650.56 sec  650.56 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       | | | | +-Read instance blockages       19.57%  650.56 sec  650.69 sec  0.13 sec  0.13 sec 
[01/24 03:46:52    362s] (I)       | | | | +-Read PG blockages              0.11%  650.69 sec  650.69 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       | | | | +-Read clock blockages           0.01%  650.69 sec  650.69 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       | | | | +-Read other blockages           0.01%  650.69 sec  650.69 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       | | | | +-Read halo blockages            0.04%  650.69 sec  650.69 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       | | | | +-Read boundary cut boxes        0.00%  650.69 sec  650.69 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       | | | +-Read blackboxes                  0.00%  650.69 sec  650.69 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       | | | +-Read prerouted                   0.12%  650.69 sec  650.69 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       | | | +-Read unlegalized nets            0.31%  650.69 sec  650.70 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       | | | +-Read nets                        0.56%  650.70 sec  650.70 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       | | | +-Set up via pillars               0.01%  650.70 sec  650.70 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       | | | +-Initialize 3D grid graph         0.07%  650.70 sec  650.70 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       | | | +-Model blockage capacity          5.62%  650.70 sec  650.74 sec  0.04 sec  0.03 sec 
[01/24 03:46:52    362s] (I)       | | | | +-Initialize 3D capacity         5.33%  650.70 sec  650.74 sec  0.03 sec  0.03 sec 
[01/24 03:46:52    362s] (I)       | +-Read aux data                        0.00%  650.74 sec  650.74 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       | +-Others data preparation              0.16%  650.74 sec  650.74 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       | +-Create route kernel                  0.81%  650.74 sec  650.75 sec  0.01 sec  0.01 sec 
[01/24 03:46:52    362s] (I)       +-Global Routing                        25.42%  650.75 sec  650.92 sec  0.17 sec  0.17 sec 
[01/24 03:46:52    362s] (I)       | +-Initialization                       0.39%  650.75 sec  650.75 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       | +-Net group 1                         23.54%  650.75 sec  650.91 sec  0.15 sec  0.16 sec 
[01/24 03:46:52    362s] (I)       | | +-Generate topology                  1.78%  650.75 sec  650.76 sec  0.01 sec  0.01 sec 
[01/24 03:46:52    362s] (I)       | | +-Phase 1a                           5.37%  650.77 sec  650.80 sec  0.04 sec  0.04 sec 
[01/24 03:46:52    362s] (I)       | | | +-Pattern routing (1T)             4.67%  650.77 sec  650.80 sec  0.03 sec  0.03 sec 
[01/24 03:46:52    362s] (I)       | | | +-Add via demand to 2D             0.58%  650.80 sec  650.80 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       | | +-Phase 1b                           0.03%  650.80 sec  650.80 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       | | +-Phase 1c                           0.00%  650.80 sec  650.80 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       | | +-Phase 1d                           0.00%  650.80 sec  650.80 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       | | +-Phase 1e                           0.05%  650.80 sec  650.80 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       | | | +-Route legalization               0.00%  650.80 sec  650.80 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       | | +-Phase 1l                          15.51%  650.81 sec  650.91 sec  0.10 sec  0.10 sec 
[01/24 03:46:52    362s] (I)       | | | +-Layer assignment (1T)           15.16%  650.81 sec  650.91 sec  0.10 sec  0.10 sec 
[01/24 03:46:52    362s] (I)       | +-Clean cong LA                        0.00%  650.91 sec  650.91 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       +-Export 3D cong map                     0.91%  650.92 sec  650.92 sec  0.01 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       | +-Export 2D cong map                   0.08%  650.92 sec  650.92 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       +-Extract Global 3D Wires                0.47%  650.92 sec  650.93 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       +-Track Assignment (1T)                 20.52%  650.93 sec  651.06 sec  0.13 sec  0.14 sec 
[01/24 03:46:52    362s] (I)       | +-Initialization                       0.11%  650.93 sec  650.93 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       | +-Track Assignment Kernel             19.90%  650.93 sec  651.06 sec  0.13 sec  0.13 sec 
[01/24 03:46:52    362s] (I)       | +-Free Memory                          0.01%  651.06 sec  651.06 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       +-Export                                15.31%  651.06 sec  651.16 sec  0.10 sec  0.10 sec 
[01/24 03:46:52    362s] (I)       | +-Export DB wires                      7.87%  651.06 sec  651.11 sec  0.05 sec  0.05 sec 
[01/24 03:46:52    362s] (I)       | | +-Export all nets                    6.00%  651.06 sec  651.10 sec  0.04 sec  0.04 sec 
[01/24 03:46:52    362s] (I)       | | +-Set wire vias                      1.44%  651.10 sec  651.11 sec  0.01 sec  0.01 sec 
[01/24 03:46:52    362s] (I)       | +-Report wirelength                    3.37%  651.11 sec  651.13 sec  0.02 sec  0.03 sec 
[01/24 03:46:52    362s] (I)       | +-Update net boxes                     3.96%  651.13 sec  651.16 sec  0.03 sec  0.02 sec 
[01/24 03:46:52    362s] (I)       | +-Update timing                        0.00%  651.16 sec  651.16 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)       +-Postprocess design                     0.45%  651.16 sec  651.16 sec  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)      ===================== Summary by functions =====================
[01/24 03:46:52    362s] (I)       Lv  Step                                 %      Real       CPU 
[01/24 03:46:52    362s] (I)      ----------------------------------------------------------------
[01/24 03:46:52    362s] (I)        0  Early Global Route kernel      100.00%  0.65 sec  0.66 sec 
[01/24 03:46:52    362s] (I)        1  Import and model                35.51%  0.23 sec  0.23 sec 
[01/24 03:46:52    362s] (I)        1  Global Routing                  25.42%  0.17 sec  0.17 sec 
[01/24 03:46:52    362s] (I)        1  Track Assignment (1T)           20.52%  0.13 sec  0.14 sec 
[01/24 03:46:52    362s] (I)        1  Export                          15.31%  0.10 sec  0.10 sec 
[01/24 03:46:52    362s] (I)        1  Export 3D cong map               0.91%  0.01 sec  0.00 sec 
[01/24 03:46:52    362s] (I)        1  Extract Global 3D Wires          0.47%  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)        1  Postprocess design               0.45%  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)        2  Create route DB                 28.16%  0.18 sec  0.18 sec 
[01/24 03:46:52    362s] (I)        2  Net group 1                     23.54%  0.15 sec  0.16 sec 
[01/24 03:46:52    362s] (I)        2  Track Assignment Kernel         19.90%  0.13 sec  0.13 sec 
[01/24 03:46:52    362s] (I)        2  Export DB wires                  7.87%  0.05 sec  0.05 sec 
[01/24 03:46:52    362s] (I)        2  Create place DB                  5.96%  0.04 sec  0.04 sec 
[01/24 03:46:52    362s] (I)        2  Update net boxes                 3.96%  0.03 sec  0.02 sec 
[01/24 03:46:52    362s] (I)        2  Report wirelength                3.37%  0.02 sec  0.03 sec 
[01/24 03:46:52    362s] (I)        2  Create route kernel              0.81%  0.01 sec  0.01 sec 
[01/24 03:46:52    362s] (I)        2  Initialization                   0.50%  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)        2  Others data preparation          0.16%  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)        2  Export 2D cong map               0.08%  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)        3  Import route data (1T)          28.09%  0.18 sec  0.18 sec 
[01/24 03:46:52    362s] (I)        3  Phase 1l                        15.51%  0.10 sec  0.10 sec 
[01/24 03:46:52    362s] (I)        3  Export all nets                  6.00%  0.04 sec  0.04 sec 
[01/24 03:46:52    362s] (I)        3  Import place data                5.94%  0.04 sec  0.04 sec 
[01/24 03:46:52    362s] (I)        3  Phase 1a                         5.37%  0.04 sec  0.04 sec 
[01/24 03:46:52    362s] (I)        3  Generate topology                1.78%  0.01 sec  0.01 sec 
[01/24 03:46:52    362s] (I)        3  Set wire vias                    1.44%  0.01 sec  0.01 sec 
[01/24 03:46:52    362s] (I)        3  Phase 1e                         0.05%  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)        4  Read blockages ( Layer 1-11 )   19.98%  0.13 sec  0.14 sec 
[01/24 03:46:52    362s] (I)        4  Layer assignment (1T)           15.16%  0.10 sec  0.10 sec 
[01/24 03:46:52    362s] (I)        4  Model blockage capacity          5.62%  0.04 sec  0.03 sec 
[01/24 03:46:52    362s] (I)        4  Read nets                        4.84%  0.03 sec  0.03 sec 
[01/24 03:46:52    362s] (I)        4  Pattern routing (1T)             4.67%  0.03 sec  0.03 sec 
[01/24 03:46:52    362s] (I)        4  Read instances and placement     1.60%  0.01 sec  0.01 sec 
[01/24 03:46:52    362s] (I)        4  Add via demand to 2D             0.58%  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)        4  Read unlegalized nets            0.31%  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)        4  Read prerouted                   0.12%  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)        4  Initialize 3D grid graph         0.07%  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)        5  Read instance blockages         19.57%  0.13 sec  0.13 sec 
[01/24 03:46:52    362s] (I)        5  Initialize 3D capacity           5.33%  0.03 sec  0.03 sec 
[01/24 03:46:52    362s] (I)        5  Read PG blockages                0.11%  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)        5  Read halo blockages              0.04%  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/24 03:46:52    362s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.7 real=0:00:00.7)
[01/24 03:46:52    362s] Legalization setup...
[01/24 03:46:52    362s] Using cell based legalization.
[01/24 03:46:52    362s] Initializing placement interface...
[01/24 03:46:52    362s]   Use check_library -place or consult logv if problems occur.
[01/24 03:46:52    362s]   Leaving CCOpt scope - Initializing placement interface...
[01/24 03:46:52    362s] OPERPROF: Starting DPlace-Init at level 1, MEM:2127.2M, EPOCH TIME: 1706060812.073449
[01/24 03:46:52    362s] Processing tracks to init pin-track alignment.
[01/24 03:46:52    362s] z: 2, totalTracks: 1
[01/24 03:46:52    362s] z: 4, totalTracks: 1
[01/24 03:46:52    362s] z: 6, totalTracks: 1
[01/24 03:46:52    362s] z: 8, totalTracks: 1
[01/24 03:46:52    362s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:46:52    362s] All LLGs are deleted
[01/24 03:46:52    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:52    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:52    362s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2127.2M, EPOCH TIME: 1706060812.082088
[01/24 03:46:52    362s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2127.2M, EPOCH TIME: 1706060812.082448
[01/24 03:46:52    362s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2127.2M, EPOCH TIME: 1706060812.084951
[01/24 03:46:52    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:52    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:52    362s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2127.2M, EPOCH TIME: 1706060812.086802
[01/24 03:46:52    362s] Max number of tech site patterns supported in site array is 256.
[01/24 03:46:52    362s] Core basic site is CoreSite
[01/24 03:46:52    362s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2127.2M, EPOCH TIME: 1706060812.115079
[01/24 03:46:52    362s] After signature check, allow fast init is false, keep pre-filter is true.
[01/24 03:46:52    362s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/24 03:46:52    362s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2127.2M, EPOCH TIME: 1706060812.117201
[01/24 03:46:52    362s] SiteArray: non-trimmed site array dimensions = 114 x 996
[01/24 03:46:52    362s] SiteArray: use 585,728 bytes
[01/24 03:46:52    362s] SiteArray: current memory after site array memory allocation 2127.2M
[01/24 03:46:52    362s] SiteArray: FP blocked sites are writable
[01/24 03:46:52    362s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 03:46:52    362s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2127.2M, EPOCH TIME: 1706060812.120590
[01/24 03:46:52    362s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2127.2M, EPOCH TIME: 1706060812.120756
[01/24 03:46:52    362s] SiteArray: number of non floorplan blocked sites for llg default is 113544
[01/24 03:46:52    362s] Atter site array init, number of instance map data is 0.
[01/24 03:46:52    362s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.036, MEM:2127.2M, EPOCH TIME: 1706060812.122738
[01/24 03:46:52    362s] 
[01/24 03:46:52    362s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:46:52    362s] OPERPROF:     Starting CMU at level 3, MEM:2127.2M, EPOCH TIME: 1706060812.124752
[01/24 03:46:52    362s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2127.2M, EPOCH TIME: 1706060812.125962
[01/24 03:46:52    362s] 
[01/24 03:46:52    362s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:46:52    362s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.042, MEM:2127.2M, EPOCH TIME: 1706060812.127244
[01/24 03:46:52    362s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2127.2M, EPOCH TIME: 1706060812.127327
[01/24 03:46:52    362s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2127.2M, EPOCH TIME: 1706060812.127403
[01/24 03:46:52    362s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2127.2MB).
[01/24 03:46:52    362s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.058, MEM:2127.2M, EPOCH TIME: 1706060812.131595
[01/24 03:46:52    362s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:46:52    362s] Initializing placement interface done.
[01/24 03:46:52    362s] Leaving CCOpt scope - Cleaning up placement interface...
[01/24 03:46:52    362s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2127.2M, EPOCH TIME: 1706060812.131944
[01/24 03:46:52    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:52    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:52    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:52    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:52    362s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.031, MEM:2127.2M, EPOCH TIME: 1706060812.163280
[01/24 03:46:52    362s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:46:52    362s] Leaving CCOpt scope - Initializing placement interface...
[01/24 03:46:52    362s] OPERPROF: Starting DPlace-Init at level 1, MEM:2127.2M, EPOCH TIME: 1706060812.181478
[01/24 03:46:52    362s] Processing tracks to init pin-track alignment.
[01/24 03:46:52    362s] z: 2, totalTracks: 1
[01/24 03:46:52    362s] z: 4, totalTracks: 1
[01/24 03:46:52    362s] z: 6, totalTracks: 1
[01/24 03:46:52    362s] z: 8, totalTracks: 1
[01/24 03:46:52    362s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:46:52    362s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2127.2M, EPOCH TIME: 1706060812.192006
[01/24 03:46:52    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:52    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:52    362s] 
[01/24 03:46:52    362s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:46:52    362s] OPERPROF:     Starting CMU at level 3, MEM:2127.2M, EPOCH TIME: 1706060812.225365
[01/24 03:46:52    362s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2127.2M, EPOCH TIME: 1706060812.226714
[01/24 03:46:52    362s] 
[01/24 03:46:52    362s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:46:52    362s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:2127.2M, EPOCH TIME: 1706060812.228027
[01/24 03:46:52    362s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2127.2M, EPOCH TIME: 1706060812.228118
[01/24 03:46:52    362s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2127.2M, EPOCH TIME: 1706060812.228187
[01/24 03:46:52    362s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2127.2MB).
[01/24 03:46:52    362s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:2127.2M, EPOCH TIME: 1706060812.230620
[01/24 03:46:52    362s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:46:52    362s] (I)      Default pattern map key = picorv32_default.
[01/24 03:46:52    362s] (I)      Load db... (mem=2127.2M)
[01/24 03:46:52    362s] (I)      Read data from FE... (mem=2127.2M)
[01/24 03:46:52    362s] (I)      Number of ignored instance 0
[01/24 03:46:52    362s] (I)      Number of inbound cells 0
[01/24 03:46:52    362s] (I)      Number of opened ILM blockages 0
[01/24 03:46:52    362s] (I)      Number of instances temporarily fixed by detailed placement 0
[01/24 03:46:52    362s] (I)      numMoveCells=9176, numMacros=0  numPads=409  numMultiRowHeightInsts=0
[01/24 03:46:52    362s] (I)      cell height: 3420, count: 9176
[01/24 03:46:52    362s] (I)      Read rows... (mem=2129.3M)
[01/24 03:46:52    362s] (I)      Reading non-standard rows with height 6840
[01/24 03:46:52    362s] (I)      Done Read rows (cpu=0.000s, mem=2129.3M)
[01/24 03:46:52    362s] (I)      Done Read data from FE (cpu=0.000s, mem=2129.3M)
[01/24 03:46:52    362s] (I)      Done Load db (cpu=0.000s, mem=2129.3M)
[01/24 03:46:52    362s] (I)      Constructing placeable region... (mem=2129.3M)
[01/24 03:46:52    362s] (I)      Constructing bin map
[01/24 03:46:52    362s] (I)      Initialize bin information with width=34200 height=34200
[01/24 03:46:52    362s] (I)      Done constructing bin map
[01/24 03:46:52    362s] (I)      Compute region effective width... (mem=2129.3M)
[01/24 03:46:52    362s] (I)      Done Compute region effective width (cpu=0.000s, mem=2129.3M)
[01/24 03:46:52    362s] (I)      Done Constructing placeable region (cpu=0.010s, mem=2129.3M)
[01/24 03:46:52    362s] Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/24 03:46:52    362s] Validating CTS configuration...
[01/24 03:46:52    362s] Checking module port directions...
[01/24 03:46:52    362s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:46:52    362s] Non-default CCOpt properties:
[01/24 03:46:52    362s]   Public non-default CCOpt properties:
[01/24 03:46:52    362s]     cts_merge_clock_gates is set for at least one object
[01/24 03:46:52    362s]     cts_merge_clock_logic is set for at least one object
[01/24 03:46:52    362s]     route_type is set for at least one object
[01/24 03:46:52    362s]     source_driver is set for at least one object
[01/24 03:46:52    362s]     target_max_trans is set for at least one object
[01/24 03:46:52    362s]     target_max_trans_sdc is set for at least one object
[01/24 03:46:52    362s]     target_skew is set for at least one object
[01/24 03:46:52    362s]   No private non-default CCOpt properties
[01/24 03:46:52    362s] 
[01/24 03:46:52    362s] Trim Metal Layers:
[01/24 03:46:52    363s] LayerId::1 widthSet size::2
[01/24 03:46:52    363s] LayerId::2 widthSet size::2
[01/24 03:46:52    363s] LayerId::3 widthSet size::2
[01/24 03:46:52    363s] LayerId::4 widthSet size::2
[01/24 03:46:52    363s] LayerId::5 widthSet size::2
[01/24 03:46:52    363s] LayerId::6 widthSet size::2
[01/24 03:46:52    363s] LayerId::7 widthSet size::2
[01/24 03:46:52    363s] LayerId::8 widthSet size::2
[01/24 03:46:52    363s] LayerId::9 widthSet size::2
[01/24 03:46:52    363s] LayerId::10 widthSet size::2
[01/24 03:46:52    363s] LayerId::11 widthSet size::2
[01/24 03:46:52    363s] Updating RC grid for preRoute extraction ...
[01/24 03:46:52    363s] eee: pegSigSF::1.070000
[01/24 03:46:52    363s] Initializing multi-corner resistance tables ...
[01/24 03:46:52    363s] eee: l::1 avDens::0.133782 usedTrk::2239.514008 availTrk::16740.000000 sigTrk::2239.514008
[01/24 03:46:52    363s] eee: l::2 avDens::0.255424 usedTrk::3275.814265 availTrk::12825.000000 sigTrk::3275.814265
[01/24 03:46:52    363s] eee: l::3 avDens::0.285756 usedTrk::3831.988981 availTrk::13410.000000 sigTrk::3831.988981
[01/24 03:46:52    363s] eee: l::4 avDens::0.108038 usedTrk::1293.211114 availTrk::11970.000000 sigTrk::1293.211114
[01/24 03:46:52    363s] eee: l::5 avDens::0.078776 usedTrk::921.684003 availTrk::11700.000000 sigTrk::921.684003
[01/24 03:46:52    363s] eee: l::6 avDens::0.019576 usedTrk::92.057925 availTrk::4702.500000 sigTrk::92.057925
[01/24 03:46:52    363s] eee: l::7 avDens::0.022144 usedTrk::51.816082 availTrk::2340.000000 sigTrk::51.816082
[01/24 03:46:52    363s] eee: l::8 avDens::0.017109 usedTrk::14.627778 availTrk::855.000000 sigTrk::14.627778
[01/24 03:46:52    363s] eee: l::9 avDens::0.013701 usedTrk::8.631579 availTrk::630.000000 sigTrk::8.631579
[01/24 03:46:52    363s] eee: l::10 avDens::0.059638 usedTrk::79.545351 availTrk::1333.800000 sigTrk::79.545351
[01/24 03:46:52    363s] eee: l::11 avDens::0.054450 usedTrk::139.173421 availTrk::2556.000000 sigTrk::139.173421
[01/24 03:46:52    363s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:46:52    363s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.254725 uaWl=1.000000 uaWlH=0.232194 aWlH=0.000000 lMod=0 pMax=0.818600 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 03:46:52    363s] Route type trimming info:
[01/24 03:46:52    363s]   The following route types were modified by the autotrimmer:
[01/24 03:46:52    363s]     l_route (Metal5-Metal9) was replaced by l_route_ccopt_autotrimmed (Metal5-Metal7);
[01/24 03:46:52    363s]       Layer Metal8 is trimmed off because its RC characteristic is very different from its adjacent layers.
[01/24 03:46:52    363s]       Layer Metal9 is trimmed off because its RC characteristic is not good
[01/24 03:46:52    363s]     t_route (Metal5-Metal9) was replaced by t_route_ccopt_autotrimmed (Metal5-Metal7);
[01/24 03:46:52    363s]       Layer Metal8 is trimmed off because its RC characteristic is very different from its adjacent layers.
[01/24 03:46:52    363s]       Layer Metal9 is trimmed off because its RC characteristic is not good
[01/24 03:46:52    363s]   To disable this behavior, either reduce the range of allowed layers or set the property "route_type_autotrim" to false.
[01/24 03:46:52    363s] End AAE Lib Interpolated Model. (MEM=2129.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] (I)      Initializing Steiner engine. 
[01/24 03:46:52    363s] (I)      ==================== Layers =====================
[01/24 03:46:52    363s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:46:52    363s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 03:46:52    363s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:46:52    363s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 03:46:52    363s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 03:46:52    363s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 03:46:52    363s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 03:46:52    363s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 03:46:52    363s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 03:46:52    363s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 03:46:52    363s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 03:46:52    363s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 03:46:52    363s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 03:46:52    363s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 03:46:52    363s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 03:46:52    363s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 03:46:52    363s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 03:46:52    363s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 03:46:52    363s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 03:46:52    363s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 03:46:52    363s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 03:46:52    363s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 03:46:52    363s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 03:46:52    363s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 03:46:52    363s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 03:46:52    363s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:46:52    363s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 03:46:52    363s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 03:46:52    363s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 03:46:52    363s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 03:46:52    363s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 03:46:52    363s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 03:46:52    363s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 03:46:52    363s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 03:46:52    363s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 03:46:52    363s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 03:46:52    363s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 03:46:52    363s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 03:46:52    363s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 03:46:52    363s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 03:46:52    363s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:46:52    363s] Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 2 of 6 cells
[01/24 03:46:52    363s] Original list had 6 cells:
[01/24 03:46:52    363s] CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 BUFX2 
[01/24 03:46:52    363s] New trimmed list has 4 cells:
[01/24 03:46:52    363s] CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2 
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] Library trimming inverters in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 3 of 7 cells
[01/24 03:46:52    363s] Original list had 7 cells:
[01/24 03:46:52    363s] INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[01/24 03:46:52    363s] New trimmed list has 4 cells:
[01/24 03:46:52    363s] INVX3 INVX2 INVX1 INVXL 
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:52    363s] Accumulated time to calculate placeable region: 0
[01/24 03:46:53    364s] Clock tree balancer configuration for clock_tree clk:
[01/24 03:46:53    364s] Non-default CCOpt properties:
[01/24 03:46:53    364s]   Public non-default CCOpt properties:
[01/24 03:46:53    364s]     cts_merge_clock_gates: true (default: false)
[01/24 03:46:53    364s]     cts_merge_clock_logic: true (default: false)
[01/24 03:46:53    364s]     route_type (leaf): l_route_ccopt_autotrimmed (default: default)
[01/24 03:46:53    364s]     route_type (top): default_route_type_nonleaf (default: default)
[01/24 03:46:53    364s]     route_type (trunk): t_route_ccopt_autotrimmed (default: default)
[01/24 03:46:53    364s]     source_driver: BUFX2/A BUFX2/Y (default: )
[01/24 03:46:53    364s]   No private non-default CCOpt properties
[01/24 03:46:53    364s] For power domain auto-default:
[01/24 03:46:53    364s]   Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
[01/24 03:46:53    364s]   Inverters:   {INVX3 INVX2 INVX1 INVXL}
[01/24 03:46:53    364s]   Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[01/24 03:46:53    364s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 38832.048um^2
[01/24 03:46:53    364s] Top Routing info:
[01/24 03:46:53    364s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[01/24 03:46:53    364s]   Unshielded; Mask Constraint: 0; Source: route_type.
[01/24 03:46:53    364s] Trunk Routing info:
[01/24 03:46:53    364s]   Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/24 03:46:53    364s]   Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
[01/24 03:46:53    364s] Leaf Routing info:
[01/24 03:46:53    364s]   Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/24 03:46:53    364s]   Unshielded; Mask Constraint: 0; Source: route_type.
[01/24 03:46:53    364s] For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
[01/24 03:46:53    364s]   Slew time target (leaf):    0.200ns
[01/24 03:46:53    364s]   Slew time target (trunk):   0.200ns
[01/24 03:46:53    364s]   Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
[01/24 03:46:53    364s]   Buffer unit delay: 0.142ns
[01/24 03:46:53    364s]   Buffer max distance: 145.485um
[01/24 03:46:53    364s] Fastest wire driving cells and distances:
[01/24 03:46:53    364s]   Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=145.485um, saturatedSlew=0.145ns, speed=721.294um per ns, cellArea=16.455um^2 per 1000um}
[01/24 03:46:53    364s]   Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=94.992um, saturatedSlew=0.141ns, speed=723.197um per ns, cellArea=14.401um^2 per 1000um}
[01/24 03:46:53    364s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=631.652um, saturatedSlew=0.147ns, speed=1570.102um per ns, cellArea=23.823um^2 per 1000um}
[01/24 03:46:53    364s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=632.069um, saturatedSlew=0.147ns, speed=1571.529um per ns, cellArea=21.643um^2 per 1000um}
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] Logic Sizing Table:
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] ----------------------------------------------------------
[01/24 03:46:53    364s] Cell    Instance count    Source    Eligible library cells
[01/24 03:46:53    364s] ----------------------------------------------------------
[01/24 03:46:53    364s]   (empty table)
[01/24 03:46:53    364s] ----------------------------------------------------------
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
[01/24 03:46:53    364s]   Sources:                     pin clk
[01/24 03:46:53    364s]   Total number of sinks:       1961
[01/24 03:46:53    364s]   Delay constrained sinks:     1961
[01/24 03:46:53    364s]   Constrains:                  default
[01/24 03:46:53    364s]   Non-leaf sinks:              0
[01/24 03:46:53    364s]   Ignore pins:                 0
[01/24 03:46:53    364s]  Timing corner default_emulate_delay_corner:both.late:
[01/24 03:46:53    364s]   Skew target:                 0.200ns
[01/24 03:46:53    364s] Primary reporting skew groups are:
[01/24 03:46:53    364s] skew_group clk/default_emulate_constraint_mode with 1961 clock sinks
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] Clock DAG stats initial state:
[01/24 03:46:53    364s]   cell counts      : b=0, i=0, icg=58, dcg=0, l=0, total=58
[01/24 03:46:53    364s]   sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:46:53    364s]   misc counts      : r=1, pp=0
[01/24 03:46:53    364s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=376.884um^2, dcg=0.000um^2, l=0.000um^2, total=376.884um^2
[01/24 03:46:53    364s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=5290.715um, total=5290.715um
[01/24 03:46:53    364s] Clock DAG library cell distribution initial state {count}:
[01/24 03:46:53    364s]    ICGs: TLATNTSCAX2: 58 
[01/24 03:46:53    364s] Clock DAG hash initial state: 7855038095633328981 14819046547644569774
[01/24 03:46:53    364s] CTS services accumulated run-time stats initial state:
[01/24 03:46:53    364s]   delay calculator: calls=5007, total_wall_time=0.097s, mean_wall_time=0.019ms
[01/24 03:46:53    364s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[01/24 03:46:53    364s]   steiner router: calls=5008, total_wall_time=0.041s, mean_wall_time=0.008ms
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] Distribution of half-perimeter wire length by ICG depth:
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] ---------------------------------------------------------------------------
[01/24 03:46:53    364s] Min ICG    Max ICG    Count    HPWL
[01/24 03:46:53    364s] Depth      Depth               (um)
[01/24 03:46:53    364s] ---------------------------------------------------------------------------
[01/24 03:46:53    364s]    0          0        58      [min=7, max=185, avg=91, sd=50, total=5291]
[01/24 03:46:53    364s]    0          1         1      [min=374, max=374, avg=374, sd=0, total=374]
[01/24 03:46:53    364s] ---------------------------------------------------------------------------
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[01/24 03:46:53    364s] Unshielded; Mask Constraint: 0; Source: route_type.
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] Layer information for route type default_route_type_nonleaf:
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] ----------------------------------------------------------------------
[01/24 03:46:53    364s] Layer      Preferred    Route    Res.          Cap.          RC
[01/24 03:46:53    364s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/24 03:46:53    364s] ----------------------------------------------------------------------
[01/24 03:46:53    364s] Metal1     N            H          1.227         0.160         0.196
[01/24 03:46:53    364s] Metal2     N            V          0.755         0.143         0.108
[01/24 03:46:53    364s] Metal3     Y            H          0.755         0.151         0.114
[01/24 03:46:53    364s] Metal4     Y            V          0.755         0.146         0.110
[01/24 03:46:53    364s] Metal5     N            H          0.755         0.146         0.110
[01/24 03:46:53    364s] Metal6     N            V          0.755         0.150         0.113
[01/24 03:46:53    364s] Metal7     N            H          0.755         0.153         0.116
[01/24 03:46:53    364s] Metal8     N            V          0.268         0.153         0.041
[01/24 03:46:53    364s] Metal9     N            H          0.268         0.967         0.259
[01/24 03:46:53    364s] Metal10    N            V          0.097         0.459         0.045
[01/24 03:46:53    364s] Metal11    N            H          0.095         0.587         0.056
[01/24 03:46:53    364s] ----------------------------------------------------------------------
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/24 03:46:53    364s] Unshielded; Mask Constraint: 0; Source: route_type.
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] Layer information for route type l_route_ccopt_autotrimmed:
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] ----------------------------------------------------------------------
[01/24 03:46:53    364s] Layer      Preferred    Route    Res.          Cap.          RC
[01/24 03:46:53    364s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/24 03:46:53    364s] ----------------------------------------------------------------------
[01/24 03:46:53    364s] Metal1     N            H          1.227         0.160         0.196
[01/24 03:46:53    364s] Metal2     N            V          0.755         0.143         0.108
[01/24 03:46:53    364s] Metal3     N            H          0.755         0.151         0.114
[01/24 03:46:53    364s] Metal4     N            V          0.755         0.146         0.110
[01/24 03:46:53    364s] Metal5     Y            H          0.755         0.146         0.110
[01/24 03:46:53    364s] Metal6     Y            V          0.755         0.150         0.113
[01/24 03:46:53    364s] Metal7     Y            H          0.755         0.153         0.116
[01/24 03:46:53    364s] Metal8     N            V          0.268         0.153         0.041
[01/24 03:46:53    364s] Metal9     N            H          0.268         0.967         0.259
[01/24 03:46:53    364s] Metal10    N            V          0.097         0.459         0.045
[01/24 03:46:53    364s] Metal11    N            H          0.095         0.587         0.056
[01/24 03:46:53    364s] ----------------------------------------------------------------------
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/24 03:46:53    364s] Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] Layer information for route type t_route_ccopt_autotrimmed:
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] ----------------------------------------------------------------------------------
[01/24 03:46:53    364s] Layer      Preferred    Route    Res.          Cap.          RC           Tracks
[01/24 03:46:53    364s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[01/24 03:46:53    364s]                                                                           to Layer
[01/24 03:46:53    364s] ----------------------------------------------------------------------------------
[01/24 03:46:53    364s] Metal1     N            H          0.818         0.190         0.156         3
[01/24 03:46:53    364s] Metal2     N            V          0.503         0.182         0.092         3
[01/24 03:46:53    364s] Metal3     N            H          0.503         0.189         0.095         3
[01/24 03:46:53    364s] Metal4     N            V          0.503         0.184         0.093         3
[01/24 03:46:53    364s] Metal5     Y            H          0.503         0.190         0.096         3
[01/24 03:46:53    364s] Metal6     Y            V          0.503         0.190         0.096         3
[01/24 03:46:53    364s] Metal7     Y            H          0.503         0.190         0.095         3
[01/24 03:46:53    364s] Metal8     N            V          0.178         0.192         0.034         3
[01/24 03:46:53    364s] Metal9     N            H          0.178         1.175         0.210         3
[01/24 03:46:53    364s] Metal10    N            V          0.065         0.402         0.026         7
[01/24 03:46:53    364s] Metal11    N            H          0.064         0.477         0.030         7
[01/24 03:46:53    364s] ----------------------------------------------------------------------------------
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] Via selection for estimated routes (rule default):
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] ----------------------------------------------------------------------------
[01/24 03:46:53    364s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[01/24 03:46:53    364s] Range                                (Ohm)    (fF)     (fs)     Only
[01/24 03:46:53    364s] ----------------------------------------------------------------------------
[01/24 03:46:53    364s] Metal1-Metal2      M2_M1_VH          6.600    0.011    0.072    false
[01/24 03:46:53    364s] Metal2-Metal3      M3_M2_HH          6.600    0.008    0.054    false
[01/24 03:46:53    364s] Metal3-Metal4      M4_M3_VH          6.600    0.010    0.064    false
[01/24 03:46:53    364s] Metal4-Metal5      M5_M4_HH          6.600    0.008    0.054    false
[01/24 03:46:53    364s] Metal5-Metal6      M6_M5_VH          6.600    0.010    0.064    false
[01/24 03:46:53    364s] Metal6-Metal7      M7_M6_HV          6.600    0.010    0.065    false
[01/24 03:46:53    364s] Metal7-Metal8      M8_M7_VV          6.600    0.009    0.057    false
[01/24 03:46:53    364s] Metal8-Metal9      M9_M8_VH          0.280    0.021    0.006    false
[01/24 03:46:53    364s] Metal9-Metal10     M10_M9_VH         0.280    0.104    0.029    false
[01/24 03:46:53    364s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.053    0.003    false
[01/24 03:46:53    364s] ----------------------------------------------------------------------------
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] Via selection for estimated routes (rule NDR_13):
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] ----------------------------------------------------------------------------
[01/24 03:46:53    364s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[01/24 03:46:53    364s] Range                                (Ohm)    (fF)     (fs)     Only
[01/24 03:46:53    364s] ----------------------------------------------------------------------------
[01/24 03:46:53    364s] Metal1-Metal2      M2_M1_VH          6.600    0.011    0.072    false
[01/24 03:46:53    364s] Metal2-Metal3      M3_M2_HH          6.600    0.008    0.054    false
[01/24 03:46:53    364s] Metal3-Metal4      M4_M3_VH          6.600    0.010    0.064    false
[01/24 03:46:53    364s] Metal4-Metal5      M5_M4_HH          6.600    0.008    0.054    false
[01/24 03:46:53    364s] Metal5-Metal6      M6_M5_VH          6.600    0.010    0.064    false
[01/24 03:46:53    364s] Metal6-Metal7      M7_M6_HV          6.600    0.010    0.065    false
[01/24 03:46:53    364s] Metal7-Metal8      M8_M7_VV          6.600    0.009    0.057    false
[01/24 03:46:53    364s] Metal8-Metal9      M9_M8_VH          0.280    0.021    0.006    false
[01/24 03:46:53    364s] Metal9-Metal10     M10_M9_VH         0.280    0.104    0.029    false
[01/24 03:46:53    364s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.053    0.003    false
[01/24 03:46:53    364s] ----------------------------------------------------------------------------
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] No ideal or dont_touch nets found in the clock tree
[01/24 03:46:53    364s] No dont_touch hnets found in the clock tree
[01/24 03:46:53    364s] No dont_touch hpins found in the clock network.
[01/24 03:46:53    364s] Checking for illegal sizes of clock logic instances...
[01/24 03:46:53    364s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] Filtering reasons for cell type: buffer
[01/24 03:46:53    364s] =======================================
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] ---------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:46:53    364s] Clock trees    Power domain    Reason                         Library cells
[01/24 03:46:53    364s] ---------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:46:53    364s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX20 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX6
[01/24 03:46:53    364s]                                                                 CLKBUFX8 }
[01/24 03:46:53    364s] all            auto-default    Library trimming               { BUFX3 BUFX4 }
[01/24 03:46:53    364s] ---------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] Filtering reasons for cell type: inverter
[01/24 03:46:53    364s] =========================================
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] --------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:46:53    364s] Clock trees    Power domain    Reason                         Library cells
[01/24 03:46:53    364s] --------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:46:53    364s] all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[01/24 03:46:53    364s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[01/24 03:46:53    364s]                                                                 INVX20 INVX4 INVX6 INVX8 }
[01/24 03:46:53    364s] --------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] Validating CTS configuration done. (took cpu=0:00:01.2 real=0:00:01.2)
[01/24 03:46:53    364s] CCOpt configuration status: all checks passed.
[01/24 03:46:53    364s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[01/24 03:46:53    364s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[01/24 03:46:53    364s]   No exclusion drivers are needed.
[01/24 03:46:53    364s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[01/24 03:46:53    364s] Antenna diode management...
[01/24 03:46:53    364s]   Found 0 antenna diodes in the clock trees.
[01/24 03:46:53    364s]   
[01/24 03:46:53    364s] Antenna diode management done.
[01/24 03:46:53    364s] Adding driver cells for primary IOs...
[01/24 03:46:53    364s]   
[01/24 03:46:53    364s]   ----------------------------------------------------------------------------------------------
[01/24 03:46:53    364s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[01/24 03:46:53    364s]   ----------------------------------------------------------------------------------------------
[01/24 03:46:53    364s]     (empty table)
[01/24 03:46:53    364s]   ----------------------------------------------------------------------------------------------
[01/24 03:46:53    364s]   
[01/24 03:46:53    364s]   
[01/24 03:46:53    364s] Adding driver cells for primary IOs done.
[01/24 03:46:53    364s] Adding driver cell for primary IO roots...
[01/24 03:46:53    364s] Adding driver cell for primary IO roots done.
[01/24 03:46:53    364s] Maximizing clock DAG abstraction...
[01/24 03:46:53    364s]   Removing clock DAG drivers
[01/24 03:46:53    364s] Maximizing clock DAG abstraction done.
[01/24 03:46:53    364s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.1 real=0:00:02.2)
[01/24 03:46:53    364s] Synthesizing clock trees...
[01/24 03:46:53    364s]   Preparing To Balance...
[01/24 03:46:53    364s]   Leaving CCOpt scope - Cleaning up placement interface...
[01/24 03:46:53    364s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2196.7M, EPOCH TIME: 1706060813.504286
[01/24 03:46:53    364s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:53    364s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:53    364s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:53    364s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:53    364s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.032, MEM:2182.7M, EPOCH TIME: 1706060813.535832
[01/24 03:46:53    364s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:46:53    364s]   Leaving CCOpt scope - Initializing placement interface...
[01/24 03:46:53    364s] OPERPROF: Starting DPlace-Init at level 1, MEM:2173.1M, EPOCH TIME: 1706060813.536288
[01/24 03:46:53    364s] Processing tracks to init pin-track alignment.
[01/24 03:46:53    364s] z: 2, totalTracks: 1
[01/24 03:46:53    364s] z: 4, totalTracks: 1
[01/24 03:46:53    364s] z: 6, totalTracks: 1
[01/24 03:46:53    364s] z: 8, totalTracks: 1
[01/24 03:46:53    364s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:46:53    364s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2173.1M, EPOCH TIME: 1706060813.546661
[01/24 03:46:53    364s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:53    364s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:46:53    364s] OPERPROF:     Starting CMU at level 3, MEM:2173.1M, EPOCH TIME: 1706060813.579822
[01/24 03:46:53    364s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2173.1M, EPOCH TIME: 1706060813.581117
[01/24 03:46:53    364s] 
[01/24 03:46:53    364s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:46:53    364s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:2173.1M, EPOCH TIME: 1706060813.582420
[01/24 03:46:53    364s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2173.1M, EPOCH TIME: 1706060813.582509
[01/24 03:46:53    364s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2173.1M, EPOCH TIME: 1706060813.582575
[01/24 03:46:53    364s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2173.1MB).
[01/24 03:46:53    364s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.048, MEM:2173.1M, EPOCH TIME: 1706060813.584627
[01/24 03:46:53    364s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:46:53    364s] End AAE Lib Interpolated Model. (MEM=2173.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:46:53    364s]   Library trimming clock gates in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 0 of 8 cells
[01/24 03:46:53    364s]   Original list had 8 cells:
[01/24 03:46:53    364s]   TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[01/24 03:46:53    364s]   Library trimming was not able to trim any cells:
[01/24 03:46:53    364s]   TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[01/24 03:46:53    364s]   Merging duplicate siblings in DAG...
[01/24 03:46:53    364s]     Clock DAG stats before merging:
[01/24 03:46:53    364s]       cell counts      : b=0, i=0, icg=58, dcg=0, l=0, total=58
[01/24 03:46:53    364s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:46:53    364s]       misc counts      : r=1, pp=0
[01/24 03:46:53    364s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=376.884um^2, dcg=0.000um^2, l=0.000um^2, total=376.884um^2
[01/24 03:46:53    364s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=5290.715um, total=5290.715um
[01/24 03:46:53    364s]     Clock DAG library cell distribution before merging {count}:
[01/24 03:46:53    364s]        ICGs: TLATNTSCAX2: 58 
[01/24 03:46:53    364s]     Clock DAG hash before merging: 7855038095633328981 14819046547644569774
[01/24 03:46:53    364s]     CTS services accumulated run-time stats before merging:
[01/24 03:46:53    364s]       delay calculator: calls=5999, total_wall_time=0.114s, mean_wall_time=0.019ms
[01/24 03:46:53    364s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[01/24 03:46:53    364s]       steiner router: calls=6000, total_wall_time=0.047s, mean_wall_time=0.008ms
[01/24 03:46:53    364s]     Resynthesising clock tree into netlist...
[01/24 03:46:53    364s]       Reset timing graph...
[01/24 03:46:53    364s] Ignoring AAE DB Resetting ...
[01/24 03:46:53    364s]       Reset timing graph done.
[01/24 03:46:53    364s]     Resynthesising clock tree into netlist done.
[01/24 03:46:53    364s]     Merging duplicate clock dag driver clones in DAG...
[01/24 03:46:53    364s]     Merging duplicate clock dag driver clones in DAG done.
[01/24 03:46:53    364s]     
[01/24 03:46:53    364s]     Clock gate merging summary:
[01/24 03:46:53    364s]     
[01/24 03:46:53    364s]     ----------------------------------------------------------
[01/24 03:46:53    364s]     Description                          Number of occurrences
[01/24 03:46:53    364s]     ----------------------------------------------------------
[01/24 03:46:53    364s]     Total clock gates                             58
[01/24 03:46:53    364s]     Globally unique enables                       58
[01/24 03:46:53    364s]     Potentially mergeable clock gates              0
[01/24 03:46:53    364s]     Actually merged clock gates                    0
[01/24 03:46:53    364s]     ----------------------------------------------------------
[01/24 03:46:53    364s]     
[01/24 03:46:53    364s]     --------------------------------------------
[01/24 03:46:53    364s]     Cannot merge reason    Number of occurrences
[01/24 03:46:53    364s]     --------------------------------------------
[01/24 03:46:53    364s]     GloballyUnique                  58
[01/24 03:46:53    364s]     --------------------------------------------
[01/24 03:46:53    364s]     
[01/24 03:46:53    364s]     Disconnecting clock tree from netlist...
[01/24 03:46:53    364s]     Disconnecting clock tree from netlist done.
[01/24 03:46:53    364s]   Merging duplicate siblings in DAG done.
[01/24 03:46:53    364s]   Applying movement limits...
[01/24 03:46:53    364s]   Applying movement limits done.
[01/24 03:46:53    364s]   Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/24 03:46:53    364s]   CCOpt::Phase::Construction...
[01/24 03:46:53    364s]   Stage::Clustering...
[01/24 03:46:53    364s]   Clustering...
[01/24 03:46:53    364s]     Clock DAG hash before 'Clustering': 10882925361565364813 62560972928403182
[01/24 03:46:53    364s]     CTS services accumulated run-time stats before 'Clustering':
[01/24 03:46:53    364s]       delay calculator: calls=5999, total_wall_time=0.114s, mean_wall_time=0.019ms
[01/24 03:46:53    364s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[01/24 03:46:53    364s]       steiner router: calls=6000, total_wall_time=0.047s, mean_wall_time=0.008ms
[01/24 03:46:53    364s]     Initialize for clustering...
[01/24 03:46:53    364s]     Clock DAG stats before clustering:
[01/24 03:46:53    364s]       cell counts      : b=0, i=0, icg=58, dcg=0, l=0, total=58
[01/24 03:46:53    364s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:46:53    364s]       misc counts      : r=1, pp=0
[01/24 03:46:53    364s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=872.784um^2, dcg=0.000um^2, l=0.000um^2, total=872.784um^2
[01/24 03:46:53    364s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=5290.715um, total=5290.715um
[01/24 03:46:53    364s]     Clock DAG library cell distribution before clustering {count}:
[01/24 03:46:53    364s]        ICGs: TLATNTSCAX20: 58 
[01/24 03:46:53    364s]     Clock DAG hash before clustering: 10882925361565364813 62560972928403182
[01/24 03:46:53    364s]     CTS services accumulated run-time stats before clustering:
[01/24 03:46:53    364s]       delay calculator: calls=5999, total_wall_time=0.114s, mean_wall_time=0.019ms
[01/24 03:46:53    364s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[01/24 03:46:53    364s]       steiner router: calls=6000, total_wall_time=0.047s, mean_wall_time=0.008ms
[01/24 03:46:53    364s]     Computing max distances from locked parents...
[01/24 03:46:53    364s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[01/24 03:46:53    364s]     Computing max distances from locked parents done.
[01/24 03:46:53    364s]     Computing optimal clock node locations...
[01/24 03:46:53    364s]     : End AAE Lib Interpolated Model. (MEM=2154.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:46:53    364s] ...20% ...40% ...60% ...80% ...100% 
[01/24 03:46:53    364s]     Optimal path computation stats:
[01/24 03:46:53    364s]       Successful          : 60
[01/24 03:46:53    364s]       Unsuccessful        : 0
[01/24 03:46:53    364s]       Immovable           : 1
[01/24 03:46:53    364s]       lockedParentLocation: 0
[01/24 03:46:53    364s]       Region hash         : cf6507cd13773a27
[01/24 03:46:53    364s]     Unsuccessful details:
[01/24 03:46:53    364s]     
[01/24 03:46:53    364s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:46:53    364s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:46:53    364s]     Bottom-up phase...
[01/24 03:46:53    364s]     Clustering bottom-up starting from leaves...
[01/24 03:46:53    364s]       Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/24 03:46:53    364s]       Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:46:54    364s]       Clustering clock_tree clk...
[01/24 03:46:54    365s]       Clustering clock_tree clk done.
[01/24 03:46:54    365s]     Clustering bottom-up starting from leaves done.
[01/24 03:46:54    365s]     Rebuilding the clock tree after clustering...
[01/24 03:46:54    365s]     Rebuilding the clock tree after clustering done.
[01/24 03:46:54    365s]     Clock DAG stats after bottom-up phase:
[01/24 03:46:54    365s]       cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:46:54    365s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:46:54    365s]       misc counts      : r=1, pp=0
[01/24 03:46:54    365s]       cell areas       : b=18.810um^2, i=0.000um^2, icg=408.690um^2, dcg=0.000um^2, l=0.000um^2, total=427.500um^2
[01/24 03:46:54    365s]       hp wire lengths  : top=0.000um, trunk=419.900um, leaf=5836.275um, total=6256.175um
[01/24 03:46:54    365s]     Clock DAG library cell distribution after bottom-up phase {count}:
[01/24 03:46:54    365s]        Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
[01/24 03:46:54    365s]        ICGs: TLATNTSCAX20: 1 TLATNTSCAX8: 1 TLATNTSCAX6: 4 TLATNTSCAX4: 2 TLATNTSCAX3: 33 TLATNTSCAX2: 17 
[01/24 03:46:54    365s]     Clock DAG hash after bottom-up phase: 951477754155799876 9047734667841881152
[01/24 03:46:54    365s]     CTS services accumulated run-time stats after bottom-up phase:
[01/24 03:46:54    365s]       delay calculator: calls=6441, total_wall_time=0.151s, mean_wall_time=0.023ms
[01/24 03:46:54    365s]       legalizer: calls=775, total_wall_time=0.013s, mean_wall_time=0.016ms
[01/24 03:46:54    365s]       steiner router: calls=6422, total_wall_time=0.213s, mean_wall_time=0.033ms
[01/24 03:46:54    365s]     Bottom-up phase done. (took cpu=0:00:01.1 real=0:00:01.1)
[01/24 03:46:54    365s]     Legalizing clock trees...
[01/24 03:46:54    365s]     Resynthesising clock tree into netlist...
[01/24 03:46:54    365s]       Reset timing graph...
[01/24 03:46:54    365s] Ignoring AAE DB Resetting ...
[01/24 03:46:54    365s]       Reset timing graph done.
[01/24 03:46:54    365s]     Resynthesising clock tree into netlist done.
[01/24 03:46:54    365s]     Commiting net attributes....
[01/24 03:46:54    365s]     Commiting net attributes. done.
[01/24 03:46:54    365s]     Leaving CCOpt scope - ClockRefiner...
[01/24 03:46:54    365s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2176.2M, EPOCH TIME: 1706060814.899631
[01/24 03:46:54    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:54    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:54    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:54    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:54    365s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.031, MEM:2135.2M, EPOCH TIME: 1706060814.930525
[01/24 03:46:54    365s]     Assigned high priority to 2027 instances.
[01/24 03:46:54    365s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[01/24 03:46:54    365s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[01/24 03:46:54    365s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2135.2M, EPOCH TIME: 1706060814.947068
[01/24 03:46:54    365s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2135.2M, EPOCH TIME: 1706060814.947235
[01/24 03:46:54    365s] Processing tracks to init pin-track alignment.
[01/24 03:46:54    365s] z: 2, totalTracks: 1
[01/24 03:46:54    365s] z: 4, totalTracks: 1
[01/24 03:46:54    365s] z: 6, totalTracks: 1
[01/24 03:46:54    365s] z: 8, totalTracks: 1
[01/24 03:46:54    365s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:46:54    365s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2135.2M, EPOCH TIME: 1706060814.957237
[01/24 03:46:54    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:54    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:54    365s] 
[01/24 03:46:54    365s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:46:54    365s] OPERPROF:       Starting CMU at level 4, MEM:2135.2M, EPOCH TIME: 1706060814.990054
[01/24 03:46:54    365s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2135.2M, EPOCH TIME: 1706060814.991347
[01/24 03:46:54    365s] 
[01/24 03:46:54    365s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:46:54    365s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.035, MEM:2135.2M, EPOCH TIME: 1706060814.992661
[01/24 03:46:54    365s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2135.2M, EPOCH TIME: 1706060814.992752
[01/24 03:46:54    365s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2135.2M, EPOCH TIME: 1706060814.992830
[01/24 03:46:54    365s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2135.2MB).
[01/24 03:46:54    365s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.048, MEM:2135.2M, EPOCH TIME: 1706060814.994920
[01/24 03:46:54    365s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.048, MEM:2135.2M, EPOCH TIME: 1706060814.994978
[01/24 03:46:54    365s] TDRefine: refinePlace mode is spiral
[01/24 03:46:54    365s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28723.10
[01/24 03:46:54    365s] OPERPROF: Starting RefinePlace at level 1, MEM:2135.2M, EPOCH TIME: 1706060814.995074
[01/24 03:46:54    365s] *** Starting refinePlace (0:06:06 mem=2135.2M) ***
[01/24 03:46:55    365s] Total net bbox length = 1.501e+05 (8.187e+04 6.819e+04) (ext = 1.030e+04)
[01/24 03:46:55    365s] 
[01/24 03:46:55    365s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:46:55    365s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:46:55    365s] (I)      Default pattern map key = picorv32_default.
[01/24 03:46:55    365s] (I)      Default pattern map key = picorv32_default.
[01/24 03:46:55    365s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2135.2M, EPOCH TIME: 1706060815.010583
[01/24 03:46:55    365s] Starting refinePlace ...
[01/24 03:46:55    365s] (I)      Default pattern map key = picorv32_default.
[01/24 03:46:55    365s] One DDP V2 for no tweak run.
[01/24 03:46:55    365s] (I)      Default pattern map key = picorv32_default.
[01/24 03:46:55    365s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2138.3M, EPOCH TIME: 1706060815.039653
[01/24 03:46:55    365s] DDP initSite1 nrRow 114 nrJob 114
[01/24 03:46:55    365s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2138.3M, EPOCH TIME: 1706060815.039786
[01/24 03:46:55    365s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2138.3M, EPOCH TIME: 1706060815.039969
[01/24 03:46:55    365s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2138.3M, EPOCH TIME: 1706060815.040027
[01/24 03:46:55    365s] DDP markSite nrRow 114 nrJob 114
[01/24 03:46:55    365s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2138.3M, EPOCH TIME: 1706060815.040423
[01/24 03:46:55    365s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2138.3M, EPOCH TIME: 1706060815.040488
[01/24 03:46:55    365s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2138.3M, EPOCH TIME: 1706060815.043547
[01/24 03:46:55    365s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2138.3M, EPOCH TIME: 1706060815.043628
[01/24 03:46:55    365s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.002, MEM:2138.3M, EPOCH TIME: 1706060815.045596
[01/24 03:46:55    365s] ** Cut row section cpu time 0:00:00.0.
[01/24 03:46:55    365s]  ** Cut row section real time 0:00:00.0.
[01/24 03:46:55    365s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.002, MEM:2138.3M, EPOCH TIME: 1706060815.045697
[01/24 03:46:55    365s]   Spread Effort: high, standalone mode, useDDP on.
[01/24 03:46:55    365s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2138.3MB) @(0:06:06 - 0:06:06).
[01/24 03:46:55    365s] Move report: preRPlace moves 647 insts, mean move: 1.14 um, max move: 5.82 um 
[01/24 03:46:55    365s] 	Max move on inst (g125474): (129.00, 156.94) --> (131.40, 160.36)
[01/24 03:46:55    365s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: NAND3X1
[01/24 03:46:55    365s] wireLenOptFixPriorityInst 1961 inst fixed
[01/24 03:46:55    365s] 
[01/24 03:46:55    365s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/24 03:46:55    366s] Move report: legalization moves 35 insts, mean move: 3.30 um, max move: 8.80 um spiral
[01/24 03:46:55    366s] 	Max move on inst (FE_OFC331_n_2410): (82.40, 71.44) --> (91.20, 71.44)
[01/24 03:46:55    366s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/24 03:46:55    366s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:46:55    366s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2154.3MB) @(0:06:06 - 0:06:06).
[01/24 03:46:55    366s] Move report: Detail placement moves 674 insts, mean move: 1.26 um, max move: 8.80 um 
[01/24 03:46:55    366s] 	Max move on inst (FE_OFC331_n_2410): (82.40, 71.44) --> (91.20, 71.44)
[01/24 03:46:55    366s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2154.3MB
[01/24 03:46:55    366s] Statistics of distance of Instance movement in refine placement:
[01/24 03:46:55    366s]   maximum (X+Y) =         8.80 um
[01/24 03:46:55    366s]   inst (FE_OFC331_n_2410) with max move: (82.4, 71.44) -> (91.2, 71.44)
[01/24 03:46:55    366s]   mean    (X+Y) =         1.26 um
[01/24 03:46:55    366s] Summary Report:
[01/24 03:46:55    366s] Instances move: 674 (out of 9184 movable)
[01/24 03:46:55    366s] Instances flipped: 0
[01/24 03:46:55    366s] Mean displacement: 1.26 um
[01/24 03:46:55    366s] Max displacement: 8.80 um (Instance: FE_OFC331_n_2410) (82.4, 71.44) -> (91.2, 71.44)
[01/24 03:46:55    366s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/24 03:46:55    366s] Total instances moved : 674
[01/24 03:46:55    366s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.370, REAL:0.364, MEM:2154.3M, EPOCH TIME: 1706060815.374222
[01/24 03:46:55    366s] Total net bbox length = 1.506e+05 (8.212e+04 6.848e+04) (ext = 1.030e+04)
[01/24 03:46:55    366s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2154.3MB
[01/24 03:46:55    366s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=2154.3MB) @(0:06:06 - 0:06:06).
[01/24 03:46:55    366s] *** Finished refinePlace (0:06:06 mem=2154.3M) ***
[01/24 03:46:55    366s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28723.10
[01/24 03:46:55    366s] OPERPROF: Finished RefinePlace at level 1, CPU:0.390, REAL:0.383, MEM:2154.3M, EPOCH TIME: 1706060815.378491
[01/24 03:46:55    366s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2154.3M, EPOCH TIME: 1706060815.378571
[01/24 03:46:55    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9184).
[01/24 03:46:55    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:55    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:55    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:55    366s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.030, MEM:2151.3M, EPOCH TIME: 1706060815.408088
[01/24 03:46:55    366s]     ClockRefiner summary
[01/24 03:46:55    366s]     All clock instances: Moved 241, flipped 77 and cell swapped 0 (out of a total of 2027).
[01/24 03:46:55    366s]     The largest move was 5.51 um for cpuregs_reg[25][9].
[01/24 03:46:55    366s]     Non-sink clock instances: Moved 22, flipped 1 and cell swapped 0 (out of a total of 66).
[01/24 03:46:55    366s]     The largest move was 3.42 um for RC_CG_HIER_INST45/RC_CGIC_INST.
[01/24 03:46:55    366s]     Clock sinks: Moved 219, flipped 76 and cell swapped 0 (out of a total of 1961).
[01/24 03:46:55    366s]     The largest move was 5.51 um for cpuregs_reg[25][9].
[01/24 03:46:55    366s]     Revert refine place priority changes on 0 instances.
[01/24 03:46:55    366s] OPERPROF: Starting DPlace-Init at level 1, MEM:2151.3M, EPOCH TIME: 1706060815.426422
[01/24 03:46:55    366s] Processing tracks to init pin-track alignment.
[01/24 03:46:55    366s] z: 2, totalTracks: 1
[01/24 03:46:55    366s] z: 4, totalTracks: 1
[01/24 03:46:55    366s] z: 6, totalTracks: 1
[01/24 03:46:55    366s] z: 8, totalTracks: 1
[01/24 03:46:55    366s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:46:55    366s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2151.3M, EPOCH TIME: 1706060815.436514
[01/24 03:46:55    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:55    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:55    366s] 
[01/24 03:46:55    366s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:46:55    366s] OPERPROF:     Starting CMU at level 3, MEM:2151.3M, EPOCH TIME: 1706060815.470478
[01/24 03:46:55    366s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2151.3M, EPOCH TIME: 1706060815.471858
[01/24 03:46:55    366s] 
[01/24 03:46:55    366s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:46:55    366s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.037, MEM:2151.3M, EPOCH TIME: 1706060815.473180
[01/24 03:46:55    366s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2151.3M, EPOCH TIME: 1706060815.473275
[01/24 03:46:55    366s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2151.3M, EPOCH TIME: 1706060815.473343
[01/24 03:46:55    366s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2151.3MB).
[01/24 03:46:55    366s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:2151.3M, EPOCH TIME: 1706060815.475688
[01/24 03:46:55    366s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.6)
[01/24 03:46:55    366s]     Disconnecting clock tree from netlist...
[01/24 03:46:55    366s]     Disconnecting clock tree from netlist done.
[01/24 03:46:55    366s]     Leaving CCOpt scope - Cleaning up placement interface...
[01/24 03:46:55    366s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2151.3M, EPOCH TIME: 1706060815.480612
[01/24 03:46:55    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:55    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:55    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:55    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:55    366s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.029, MEM:2151.3M, EPOCH TIME: 1706060815.509574
[01/24 03:46:55    366s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:46:55    366s]     Leaving CCOpt scope - Initializing placement interface...
[01/24 03:46:55    366s] OPERPROF: Starting DPlace-Init at level 1, MEM:2151.3M, EPOCH TIME: 1706060815.510228
[01/24 03:46:55    366s] Processing tracks to init pin-track alignment.
[01/24 03:46:55    366s] z: 2, totalTracks: 1
[01/24 03:46:55    366s] z: 4, totalTracks: 1
[01/24 03:46:55    366s] z: 6, totalTracks: 1
[01/24 03:46:55    366s] z: 8, totalTracks: 1
[01/24 03:46:55    366s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:46:55    366s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2151.3M, EPOCH TIME: 1706060815.520285
[01/24 03:46:55    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:55    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:55    366s] 
[01/24 03:46:55    366s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:46:55    366s] OPERPROF:     Starting CMU at level 3, MEM:2151.3M, EPOCH TIME: 1706060815.557219
[01/24 03:46:55    366s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2151.3M, EPOCH TIME: 1706060815.558486
[01/24 03:46:55    366s] 
[01/24 03:46:55    366s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:46:55    366s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.040, MEM:2151.3M, EPOCH TIME: 1706060815.559797
[01/24 03:46:55    366s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2151.3M, EPOCH TIME: 1706060815.559889
[01/24 03:46:55    366s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2151.3M, EPOCH TIME: 1706060815.559958
[01/24 03:46:55    366s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2151.3MB).
[01/24 03:46:55    366s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:2151.3M, EPOCH TIME: 1706060815.562005
[01/24 03:46:55    366s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:46:55    366s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/24 03:46:55    366s] End AAE Lib Interpolated Model. (MEM=2151.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:46:55    366s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:46:55    366s]     
[01/24 03:46:55    366s]     Clock tree legalization - Histogram:
[01/24 03:46:55    366s]     ====================================
[01/24 03:46:55    366s]     
[01/24 03:46:55    366s]     --------------------------------
[01/24 03:46:55    366s]     Movement (um)    Number of cells
[01/24 03:46:55    366s]     --------------------------------
[01/24 03:46:55    366s]     [0.4,0.702)             2
[01/24 03:46:55    366s]     [0.702,1.004)           2
[01/24 03:46:55    366s]     [1.004,1.306)           1
[01/24 03:46:55    366s]     [1.306,1.608)           0
[01/24 03:46:55    366s]     [1.608,1.91)            1
[01/24 03:46:55    366s]     [1.91,2.212)            5
[01/24 03:46:55    366s]     [2.212,2.514)           0
[01/24 03:46:55    366s]     [2.514,2.816)           2
[01/24 03:46:55    366s]     [2.816,3.118)           0
[01/24 03:46:55    366s]     [3.118,3.42)            9
[01/24 03:46:55    366s]     --------------------------------
[01/24 03:46:55    366s]     
[01/24 03:46:55    366s]     
[01/24 03:46:55    366s]     Clock tree legalization - Top 10 Movements:
[01/24 03:46:55    366s]     ===========================================
[01/24 03:46:55    366s]     
[01/24 03:46:55    366s]     --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:46:55    366s]     Movement (um)    Desired              Achieved             Node
[01/24 03:46:55    366s]                      location             location             
[01/24 03:46:55    366s]     --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:46:55    366s]         3.42         (172.600,158.650)    (172.600,155.230)    cell RC_CG_HIER_INST5/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (172.600,155.230), in power domain auto-default
[01/24 03:46:55    366s]         3.42         (140.200,158.650)    (140.200,155.230)    cell RC_CG_HIER_INST9/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (140.200,155.230), in power domain auto-default
[01/24 03:46:55    366s]         3.42         (181.800,158.650)    (181.800,155.230)    cell RC_CG_HIER_INST12/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (181.800,155.230), in power domain auto-default
[01/24 03:46:55    366s]         3.42         (125.200,158.650)    (125.200,162.070)    cell RC_CG_HIER_INST13/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (125.200,162.070), in power domain auto-default
[01/24 03:46:55    366s]         3.42         (122.200,158.650)    (122.200,155.230)    cell RC_CG_HIER_INST18/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (122.200,155.230), in power domain auto-default
[01/24 03:46:55    366s]         3.42         (160.400,158.650)    (160.400,155.230)    cell RC_CG_HIER_INST32/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (160.400,155.230), in power domain auto-default
[01/24 03:46:55    366s]         3.42         (166.600,158.650)    (166.600,155.230)    cell RC_CG_HIER_INST33/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (166.600,155.230), in power domain auto-default
[01/24 03:46:55    366s]         3.42         (142.800,158.650)    (142.800,162.070)    cell RC_CG_HIER_INST37/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (142.800,162.070), in power domain auto-default
[01/24 03:46:55    366s]         3.42         (103.400,168.910)    (103.400,165.490)    cell RC_CG_HIER_INST45/RC_CGIC_INST (a lib_cell TLATNTSCAX2) at (103.400,165.490), in power domain auto-default
[01/24 03:46:55    366s]         2.6          (121.200,158.650)    (123.800,158.650)    cell RC_CG_HIER_INST11/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (123.800,158.650), in power domain auto-default
[01/24 03:46:55    366s]     --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:46:55    366s]     
[01/24 03:46:55    366s]     Legalizing clock trees done. (took cpu=0:00:00.8 real=0:00:00.8)
[01/24 03:46:55    366s]     Clock DAG stats after 'Clustering':
[01/24 03:46:55    366s]       cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:46:55    366s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:46:55    366s]       misc counts      : r=1, pp=0
[01/24 03:46:55    366s]       cell areas       : b=18.810um^2, i=0.000um^2, icg=408.690um^2, dcg=0.000um^2, l=0.000um^2, total=427.500um^2
[01/24 03:46:55    366s]       cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:46:55    366s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:46:55    366s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.692pF, total=0.754pF
[01/24 03:46:55    366s]       wire lengths     : top=0.000um, trunk=874.989um, leaf=9210.738um, total=10085.726um
[01/24 03:46:55    366s]       hp wire lengths  : top=0.000um, trunk=420.100um, leaf=5866.505um, total=6286.605um
[01/24 03:46:55    366s]     Clock DAG net violations after 'Clustering':
[01/24 03:46:55    366s]       Remaining Transition : {count=2, worst=[0.001ns, 0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[01/24 03:46:55    366s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[01/24 03:46:55    366s]       Trunk : target=0.200ns count=4 avg=0.158ns sd=0.010ns min=0.148ns max=0.169ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:46:55    366s]       Leaf  : target=0.200ns count=63 avg=0.145ns sd=0.050ns min=0.046ns max=0.201ns {16 <= 0.120ns, 6 <= 0.160ns, 29 <= 0.180ns, 3 <= 0.190ns, 7 <= 0.200ns} {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 03:46:55    366s]     Clock DAG library cell distribution after 'Clustering' {count}:
[01/24 03:46:55    366s]        Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
[01/24 03:46:55    366s]        ICGs: TLATNTSCAX20: 1 TLATNTSCAX8: 1 TLATNTSCAX6: 4 TLATNTSCAX4: 2 TLATNTSCAX3: 33 TLATNTSCAX2: 17 
[01/24 03:46:55    366s]     Clock DAG hash after 'Clustering': 15045573162044911822 15005167353165304706
[01/24 03:46:55    366s]     CTS services accumulated run-time stats after 'Clustering':
[01/24 03:46:55    366s]       delay calculator: calls=6508, total_wall_time=0.156s, mean_wall_time=0.024ms
[01/24 03:46:55    366s]       legalizer: calls=973, total_wall_time=0.014s, mean_wall_time=0.015ms
[01/24 03:46:55    366s]       steiner router: calls=6489, total_wall_time=0.241s, mean_wall_time=0.037ms
[01/24 03:46:55    366s]     Primary reporting skew groups after 'Clustering':
[01/24 03:46:55    366s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.391, max=0.556, avg=0.515, sd=0.045], skew [0.164 vs 0.200], 100% {0.391, 0.556} (wid=0.006 ws=0.004) (gid=0.551 gs=0.162)
[01/24 03:46:55    366s]           min path sink: count_cycle_reg[54]/CK
[01/24 03:46:55    366s]           max path sink: pcpi_insn_reg[29]/CK
[01/24 03:46:55    366s]     Skew group summary after 'Clustering':
[01/24 03:46:55    366s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.391, max=0.556, avg=0.515, sd=0.045], skew [0.164 vs 0.200], 100% {0.391, 0.556} (wid=0.006 ws=0.004) (gid=0.551 gs=0.162)
[01/24 03:46:55    366s]     Legalizer API calls during this step: 973 succeeded with high effort: 973 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:46:55    366s]   Clustering done. (took cpu=0:00:02.0 real=0:00:02.0)
[01/24 03:46:55    366s]   
[01/24 03:46:55    366s]   Post-Clustering Statistics Report
[01/24 03:46:55    366s]   =================================
[01/24 03:46:55    366s]   
[01/24 03:46:55    366s]   Fanout Statistics:
[01/24 03:46:55    366s]   
[01/24 03:46:55    366s]   ---------------------------------------------------------------------------------------------------------------
[01/24 03:46:55    366s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[01/24 03:46:55    366s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[01/24 03:46:55    366s]   ---------------------------------------------------------------------------------------------------------------
[01/24 03:46:55    366s]   Trunk         5      13.400      1         35       13.957      {2 <= 7, 1 <= 14, 1 <= 21, 1 <= 35}
[01/24 03:46:55    366s]   Leaf         63      31.127      3         95       19.431      {15 <= 21, 37 <= 40, 3 <= 59, 6 <= 78, 2 <= 97}
[01/24 03:46:55    366s]   ---------------------------------------------------------------------------------------------------------------
[01/24 03:46:55    366s]   
[01/24 03:46:55    366s]   Clustering Failure Statistics:
[01/24 03:46:55    366s]   
[01/24 03:46:55    366s]   ----------------------------------------------
[01/24 03:46:55    366s]   Net Type    Clusters    Clusters    Transition
[01/24 03:46:55    366s]               Tried       Failed      Failures
[01/24 03:46:55    366s]   ----------------------------------------------
[01/24 03:46:55    366s]   Trunk           6          3            3
[01/24 03:46:55    366s]   Leaf           12          7            7
[01/24 03:46:55    366s]   ----------------------------------------------
[01/24 03:46:55    366s]   
[01/24 03:46:55    366s]   Clustering Partition Statistics:
[01/24 03:46:55    366s]   
[01/24 03:46:55    366s]   -------------------------------------------------------------------------------------
[01/24 03:46:55    366s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[01/24 03:46:55    366s]               Fraction    Fraction    Count        Size       Size    Size    Size
[01/24 03:46:55    366s]   -------------------------------------------------------------------------------------
[01/24 03:46:55    366s]   Trunk        0.000       1.000          1         63.000     63      63       0.000
[01/24 03:46:55    366s]   Leaf         1.000       0.000          1        255.000    255     255       0.000
[01/24 03:46:55    366s]   -------------------------------------------------------------------------------------
[01/24 03:46:55    366s]   
[01/24 03:46:55    366s]   
[01/24 03:46:55    366s]   Looking for fanout violations...
[01/24 03:46:55    366s]   Looking for fanout violations done.
[01/24 03:46:55    366s]   CongRepair After Initial Clustering...
[01/24 03:46:55    366s]   Reset timing graph...
[01/24 03:46:55    366s] Ignoring AAE DB Resetting ...
[01/24 03:46:55    366s]   Reset timing graph done.
[01/24 03:46:55    366s]   Leaving CCOpt scope - Early Global Route...
[01/24 03:46:55    366s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2189.5M, EPOCH TIME: 1706060815.779538
[01/24 03:46:55    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1961).
[01/24 03:46:55    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:55    366s] All LLGs are deleted
[01/24 03:46:55    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:55    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:55    366s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2189.5M, EPOCH TIME: 1706060815.808328
[01/24 03:46:55    366s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2189.5M, EPOCH TIME: 1706060815.808755
[01/24 03:46:55    366s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.030, REAL:0.031, MEM:2151.5M, EPOCH TIME: 1706060815.810662
[01/24 03:46:55    366s]   Clock implementation routing...
[01/24 03:46:55    366s] Net route status summary:
[01/24 03:46:55    366s]   Clock:        67 (unrouted=67, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 03:46:55    366s]   Non-clock: 10296 (unrouted=300, trialRouted=9996, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=240, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 03:46:55    366s]     Routing using eGR only...
[01/24 03:46:55    366s]       Early Global Route - eGR only step...
[01/24 03:46:55    366s] (ccopt eGR): There are 67 nets to be routed. 0 nets have skip routing designation.
[01/24 03:46:55    366s] (ccopt eGR): There are 67 nets for routing of which 67 have one or more fixed wires.
[01/24 03:46:55    366s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/24 03:46:55    366s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/24 03:46:55    366s] (ccopt eGR): Start to route 67 all nets
[01/24 03:46:55    366s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2151.46 MB )
[01/24 03:46:55    366s] (I)      ==================== Layers =====================
[01/24 03:46:55    366s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:46:55    366s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 03:46:55    366s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:46:55    366s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 03:46:55    366s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 03:46:55    366s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 03:46:55    366s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 03:46:55    366s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 03:46:55    366s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 03:46:55    366s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 03:46:55    366s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 03:46:55    366s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 03:46:55    366s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 03:46:55    366s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 03:46:55    366s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 03:46:55    366s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 03:46:55    366s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 03:46:55    366s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 03:46:55    366s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 03:46:55    366s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 03:46:55    366s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 03:46:55    366s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 03:46:55    366s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 03:46:55    366s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 03:46:55    366s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 03:46:55    366s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:46:55    366s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 03:46:55    366s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 03:46:55    366s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 03:46:55    366s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 03:46:55    366s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 03:46:55    366s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 03:46:55    366s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 03:46:55    366s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 03:46:55    366s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 03:46:55    366s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 03:46:55    366s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 03:46:55    366s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 03:46:55    366s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 03:46:55    366s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 03:46:55    366s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:46:55    366s] (I)      Started Import and model ( Curr Mem: 2151.46 MB )
[01/24 03:46:55    366s] (I)      Default pattern map key = picorv32_default.
[01/24 03:46:55    366s] (I)      == Non-default Options ==
[01/24 03:46:55    366s] (I)      Clean congestion better                            : true
[01/24 03:46:55    366s] (I)      Estimate vias on DPT layer                         : true
[01/24 03:46:55    366s] (I)      Clean congestion layer assignment rounds           : 3
[01/24 03:46:55    366s] (I)      Layer constraints as soft constraints              : true
[01/24 03:46:55    366s] (I)      Soft top layer                                     : true
[01/24 03:46:55    366s] (I)      Skip prospective layer relax nets                  : true
[01/24 03:46:55    366s] (I)      Better NDR handling                                : true
[01/24 03:46:55    366s] (I)      Improved NDR modeling in LA                        : true
[01/24 03:46:55    366s] (I)      Routing cost fix for NDR handling                  : true
[01/24 03:46:55    366s] (I)      Block tracks for preroutes                         : true
[01/24 03:46:55    366s] (I)      Assign IRoute by net group key                     : true
[01/24 03:46:55    366s] (I)      Block unroutable channels                          : true
[01/24 03:46:55    366s] (I)      Block unroutable channels 3D                       : true
[01/24 03:46:55    366s] (I)      Bound layer relaxed segment wl                     : true
[01/24 03:46:55    366s] (I)      Blocked pin reach length threshold                 : 2
[01/24 03:46:55    366s] (I)      Check blockage within NDR space in TA              : true
[01/24 03:46:55    366s] (I)      Skip must join for term with via pillar            : true
[01/24 03:46:55    366s] (I)      Model find APA for IO pin                          : true
[01/24 03:46:55    366s] (I)      On pin location for off pin term                   : true
[01/24 03:46:55    366s] (I)      Handle EOL spacing                                 : true
[01/24 03:46:55    366s] (I)      Merge PG vias by gap                               : true
[01/24 03:46:55    366s] (I)      Maximum routing layer                              : 11
[01/24 03:46:55    366s] (I)      Route selected nets only                           : true
[01/24 03:46:55    366s] (I)      Refine MST                                         : true
[01/24 03:46:55    366s] (I)      Honor PRL                                          : true
[01/24 03:46:55    366s] (I)      Strong congestion aware                            : true
[01/24 03:46:55    366s] (I)      Improved initial location for IRoutes              : true
[01/24 03:46:55    366s] (I)      Multi panel TA                                     : true
[01/24 03:46:55    366s] (I)      Penalize wire overlap                              : true
[01/24 03:46:55    366s] (I)      Expand small instance blockage                     : true
[01/24 03:46:55    366s] (I)      Reduce via in TA                                   : true
[01/24 03:46:55    366s] (I)      SS-aware routing                                   : true
[01/24 03:46:55    366s] (I)      Improve tree edge sharing                          : true
[01/24 03:46:55    366s] (I)      Improve 2D via estimation                          : true
[01/24 03:46:55    366s] (I)      Refine Steiner tree                                : true
[01/24 03:46:55    366s] (I)      Build spine tree                                   : true
[01/24 03:46:55    366s] (I)      Model pass through capacity                        : true
[01/24 03:46:55    366s] (I)      Extend blockages by a half GCell                   : true
[01/24 03:46:55    366s] (I)      Consider pin shapes                                : true
[01/24 03:46:55    366s] (I)      Consider pin shapes for all nodes                  : true
[01/24 03:46:55    366s] (I)      Consider NR APA                                    : true
[01/24 03:46:55    366s] (I)      Consider IO pin shape                              : true
[01/24 03:46:55    366s] (I)      Fix pin connection bug                             : true
[01/24 03:46:55    366s] (I)      Consider layer RC for local wires                  : true
[01/24 03:46:55    366s] (I)      Route to clock mesh pin                            : true
[01/24 03:46:55    366s] (I)      LA-aware pin escape length                         : 2
[01/24 03:46:55    366s] (I)      Connect multiple ports                             : true
[01/24 03:46:55    366s] (I)      Split for must join                                : true
[01/24 03:46:55    366s] (I)      Number of threads                                  : 1
[01/24 03:46:55    366s] (I)      Routing effort level                               : 10000
[01/24 03:46:55    366s] (I)      Prefer layer length threshold                      : 8
[01/24 03:46:55    366s] (I)      Overflow penalty cost                              : 10
[01/24 03:46:55    366s] (I)      A-star cost                                        : 0.300000
[01/24 03:46:55    366s] (I)      Misalignment cost                                  : 10.000000
[01/24 03:46:55    366s] (I)      Threshold for short IRoute                         : 6
[01/24 03:46:55    366s] (I)      Via cost during post routing                       : 1.000000
[01/24 03:46:55    366s] (I)      Layer congestion ratios                            : { { 1.0 } }
[01/24 03:46:55    366s] (I)      Source-to-sink ratio                               : 0.300000
[01/24 03:46:55    366s] (I)      Scenic ratio bound                                 : 3.000000
[01/24 03:46:55    366s] (I)      Segment layer relax scenic ratio                   : 1.250000
[01/24 03:46:55    366s] (I)      Source-sink aware LA ratio                         : 0.500000
[01/24 03:46:55    366s] (I)      PG-aware similar topology routing                  : true
[01/24 03:46:55    366s] (I)      Maze routing via cost fix                          : true
[01/24 03:46:55    366s] (I)      Apply PRL on PG terms                              : true
[01/24 03:46:55    366s] (I)      Apply PRL on obs objects                           : true
[01/24 03:46:55    366s] (I)      Handle range-type spacing rules                    : true
[01/24 03:46:55    366s] (I)      PG gap threshold multiplier                        : 10.000000
[01/24 03:46:55    366s] (I)      Parallel spacing query fix                         : true
[01/24 03:46:55    366s] (I)      Force source to root IR                            : true
[01/24 03:46:55    366s] (I)      Layer Weights                                      : L2:4 L3:2.5
[01/24 03:46:55    366s] (I)      Do not relax to DPT layer                          : true
[01/24 03:46:55    366s] (I)      No DPT in post routing                             : true
[01/24 03:46:55    366s] (I)      Modeling PG via merging fix                        : true
[01/24 03:46:55    366s] (I)      Shield aware TA                                    : true
[01/24 03:46:55    366s] (I)      Strong shield aware TA                             : true
[01/24 03:46:55    366s] (I)      Overflow calculation fix in LA                     : true
[01/24 03:46:55    366s] (I)      Post routing fix                                   : true
[01/24 03:46:55    366s] (I)      Strong post routing                                : true
[01/24 03:46:55    366s] (I)      Access via pillar from top                         : true
[01/24 03:46:55    366s] (I)      NDR via pillar fix                                 : true
[01/24 03:46:55    366s] (I)      Violation on path threshold                        : 1
[01/24 03:46:55    366s] (I)      Pass through capacity modeling                     : true
[01/24 03:46:55    366s] (I)      Select the non-relaxed segments in post routing stage : true
[01/24 03:46:55    366s] (I)      Select term pin box for io pin                     : true
[01/24 03:46:55    366s] (I)      Penalize NDR sharing                               : true
[01/24 03:46:55    366s] (I)      Enable special modeling                            : false
[01/24 03:46:55    366s] (I)      Keep fixed segments                                : true
[01/24 03:46:55    366s] (I)      Reorder net groups by key                          : true
[01/24 03:46:55    366s] (I)      Increase net scenic ratio                          : true
[01/24 03:46:55    366s] (I)      Method to set GCell size                           : row
[01/24 03:46:55    366s] (I)      Connect multiple ports and must join fix           : true
[01/24 03:46:55    366s] (I)      Avoid high resistance layers                       : true
[01/24 03:46:55    366s] (I)      Model find APA for IO pin fix                      : true
[01/24 03:46:55    366s] (I)      Avoid connecting non-metal layers                  : true
[01/24 03:46:55    366s] (I)      Use track pitch for NDR                            : true
[01/24 03:46:55    366s] (I)      Enable layer relax to lower layer                  : true
[01/24 03:46:55    366s] (I)      Enable layer relax to upper layer                  : true
[01/24 03:46:55    366s] (I)      Top layer relaxation fix                           : true
[01/24 03:46:55    366s] (I)      Handle non-default track width                     : false
[01/24 03:46:55    366s] (I)      Counted 2449 PG shapes. We will not process PG shapes layer by layer.
[01/24 03:46:55    366s] (I)      Use row-based GCell size
[01/24 03:46:55    366s] (I)      Use row-based GCell align
[01/24 03:46:55    366s] (I)      layer 0 area = 80000
[01/24 03:46:55    366s] (I)      layer 1 area = 80000
[01/24 03:46:55    366s] (I)      layer 2 area = 80000
[01/24 03:46:55    366s] (I)      layer 3 area = 80000
[01/24 03:46:55    366s] (I)      layer 4 area = 80000
[01/24 03:46:55    366s] (I)      layer 5 area = 80000
[01/24 03:46:55    366s] (I)      layer 6 area = 80000
[01/24 03:46:55    366s] (I)      layer 7 area = 80000
[01/24 03:46:55    366s] (I)      layer 8 area = 80000
[01/24 03:46:55    366s] (I)      layer 9 area = 400000
[01/24 03:46:55    366s] (I)      layer 10 area = 400000
[01/24 03:46:55    366s] (I)      GCell unit size   : 3420
[01/24 03:46:55    366s] (I)      GCell multiplier  : 1
[01/24 03:46:55    366s] (I)      GCell row height  : 3420
[01/24 03:46:55    366s] (I)      Actual row height : 3420
[01/24 03:46:55    366s] (I)      GCell align ref   : 30000 30020
[01/24 03:46:55    366s] [NR-eGR] Track table information for default rule: 
[01/24 03:46:55    366s] [NR-eGR] Metal1 has single uniform track structure
[01/24 03:46:55    366s] [NR-eGR] Metal2 has single uniform track structure
[01/24 03:46:55    366s] [NR-eGR] Metal3 has single uniform track structure
[01/24 03:46:55    366s] [NR-eGR] Metal4 has single uniform track structure
[01/24 03:46:55    366s] [NR-eGR] Metal5 has single uniform track structure
[01/24 03:46:55    366s] [NR-eGR] Metal6 has single uniform track structure
[01/24 03:46:55    366s] [NR-eGR] Metal7 has single uniform track structure
[01/24 03:46:55    366s] [NR-eGR] Metal8 has single uniform track structure
[01/24 03:46:55    366s] [NR-eGR] Metal9 has single uniform track structure
[01/24 03:46:55    366s] [NR-eGR] Metal10 has single uniform track structure
[01/24 03:46:55    366s] [NR-eGR] Metal11 has single uniform track structure
[01/24 03:46:55    366s] (I)      ==================== Default via =====================
[01/24 03:46:55    366s] (I)      +----+------------------+----------------------------+
[01/24 03:46:55    366s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 03:46:55    366s] (I)      +----+------------------+----------------------------+
[01/24 03:46:55    366s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 03:46:55    366s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 03:46:55    366s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 03:46:55    366s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 03:46:55    366s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 03:46:55    366s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 03:46:55    366s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 03:46:55    366s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 03:46:55    366s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 03:46:55    366s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 03:46:55    366s] (I)      +----+------------------+----------------------------+
[01/24 03:46:55    366s] [NR-eGR] Read 5638 PG shapes
[01/24 03:46:55    366s] [NR-eGR] Read 0 clock shapes
[01/24 03:46:55    366s] [NR-eGR] Read 0 other shapes
[01/24 03:46:55    366s] [NR-eGR] #Routing Blockages  : 0
[01/24 03:46:55    366s] [NR-eGR] #Instance Blockages : 0
[01/24 03:46:55    366s] [NR-eGR] #PG Blockages       : 5638
[01/24 03:46:55    366s] [NR-eGR] #Halo Blockages     : 0
[01/24 03:46:55    366s] [NR-eGR] #Boundary Blockages : 0
[01/24 03:46:55    366s] [NR-eGR] #Clock Blockages    : 0
[01/24 03:46:55    366s] [NR-eGR] #Other Blockages    : 0
[01/24 03:46:55    366s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 03:46:55    366s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 03:46:55    366s] [NR-eGR] Read 10121 nets ( ignored 10054 )
[01/24 03:46:55    366s] [NR-eGR] Connected 0 must-join pins/ports
[01/24 03:46:55    366s] (I)      early_global_route_priority property id does not exist.
[01/24 03:46:55    366s] (I)      Read Num Blocks=7736  Num Prerouted Wires=0  Num CS=0
[01/24 03:46:55    366s] (I)      Layer 1 (V) : #blockages 230 : #preroutes 0
[01/24 03:46:55    366s] (I)      Layer 2 (H) : #blockages 1150 : #preroutes 0
[01/24 03:46:55    366s] (I)      Layer 3 (V) : #blockages 230 : #preroutes 0
[01/24 03:46:55    366s] (I)      Layer 4 (H) : #blockages 1150 : #preroutes 0
[01/24 03:46:55    366s] (I)      Layer 5 (V) : #blockages 230 : #preroutes 0
[01/24 03:46:55    366s] (I)      Layer 6 (H) : #blockages 1150 : #preroutes 0
[01/24 03:46:55    366s] (I)      Layer 7 (V) : #blockages 230 : #preroutes 0
[01/24 03:46:55    366s] (I)      Layer 8 (H) : #blockages 1380 : #preroutes 0
[01/24 03:46:55    366s] (I)      Layer 9 (V) : #blockages 596 : #preroutes 0
[01/24 03:46:55    366s] (I)      Layer 10 (H) : #blockages 1390 : #preroutes 0
[01/24 03:46:55    366s] (I)      Moved 1 terms for better access 
[01/24 03:46:55    366s] (I)      Number of ignored nets                =      0
[01/24 03:46:55    366s] (I)      Number of connected nets              =      0
[01/24 03:46:55    366s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 03:46:55    366s] (I)      Number of clock nets                  =     67.  Ignored: No
[01/24 03:46:55    366s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 03:46:55    366s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 03:46:55    366s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 03:46:55    366s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 03:46:55    366s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 03:46:55    366s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 03:46:55    366s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 03:46:55    366s] [NR-eGR] There are 67 clock nets ( 4 with NDR ).
[01/24 03:46:55    366s] (I)      Ndr track 0 does not exist
[01/24 03:46:55    366s] (I)      Ndr track 0 does not exist
[01/24 03:46:56    366s] (I)      ---------------------Grid Graph Info--------------------
[01/24 03:46:56    366s] (I)      Routing area        : (0, 0) - (458400, 449920)
[01/24 03:46:56    366s] (I)      Core area           : (30000, 30020) - (428400, 419900)
[01/24 03:46:56    366s] (I)      Site width          :   400  (dbu)
[01/24 03:46:56    366s] (I)      Row height          :  3420  (dbu)
[01/24 03:46:56    366s] (I)      GCell row height    :  3420  (dbu)
[01/24 03:46:56    366s] (I)      GCell width         :  3420  (dbu)
[01/24 03:46:56    366s] (I)      GCell height        :  3420  (dbu)
[01/24 03:46:56    366s] (I)      Grid                :   134   131    11
[01/24 03:46:56    366s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 03:46:56    366s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 03:46:56    366s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 03:46:56    366s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 03:46:56    366s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 03:46:56    366s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 03:46:56    366s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 03:46:56    366s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 03:46:56    366s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 03:46:56    366s] (I)      Total num of tracks :  1184  1146  1184  1146  1184  1146  1184  1146  1184   457   473
[01/24 03:46:56    366s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 03:46:56    366s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 03:46:56    366s] (I)      --------------------------------------------------------
[01/24 03:46:56    366s] 
[01/24 03:46:56    366s] [NR-eGR] ============ Routing rule table ============
[01/24 03:46:56    366s] [NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[01/24 03:46:56    366s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[01/24 03:46:56    366s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/24 03:46:56    366s] (I)                    Pitch  400  380  400  380  400  380  400  380  3000  2850 
[01/24 03:46:56    366s] (I)             #Used tracks    1    1    1    1    1    1    1    1     3     3 
[01/24 03:46:56    366s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     3     3 
[01/24 03:46:56    366s] [NR-eGR] Rule id: 1  Nets: 63
[01/24 03:46:56    366s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 03:46:56    366s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 03:46:56    366s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 03:46:56    366s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:46:56    366s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:46:56    366s] [NR-eGR] ========================================
[01/24 03:46:56    366s] [NR-eGR] 
[01/24 03:46:56    366s] (I)      =============== Blocked Tracks ===============
[01/24 03:46:56    366s] (I)      +-------+---------+----------+---------------+
[01/24 03:46:56    366s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 03:46:56    366s] (I)      +-------+---------+----------+---------------+
[01/24 03:46:56    366s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 03:46:56    366s] (I)      |     2 |  150126 |     7820 |         5.21% |
[01/24 03:46:56    366s] (I)      |     3 |  158656 |     1150 |         0.72% |
[01/24 03:46:56    366s] (I)      |     4 |  150126 |     7820 |         5.21% |
[01/24 03:46:56    366s] (I)      |     5 |  158656 |     1150 |         0.72% |
[01/24 03:46:56    366s] (I)      |     6 |  150126 |     7820 |         5.21% |
[01/24 03:46:56    366s] (I)      |     7 |  158656 |     1150 |         0.72% |
[01/24 03:46:56    366s] (I)      |     8 |  150126 |     7820 |         5.21% |
[01/24 03:46:56    366s] (I)      |     9 |  158656 |     2300 |         1.45% |
[01/24 03:46:56    366s] (I)      |    10 |   59867 |     4226 |         7.06% |
[01/24 03:46:56    366s] (I)      |    11 |   63382 |    11888 |        18.76% |
[01/24 03:46:56    366s] (I)      +-------+---------+----------+---------------+
[01/24 03:46:56    366s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2155.59 MB )
[01/24 03:46:56    366s] (I)      Reset routing kernel
[01/24 03:46:56    366s] (I)      Started Global Routing ( Curr Mem: 2155.59 MB )
[01/24 03:46:56    366s] (I)      totalPins=2094  totalGlobalPin=2090 (99.81%)
[01/24 03:46:56    366s] (I)      total 2D Cap : 460768 = (315012 H, 145756 V)
[01/24 03:46:56    366s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1a Route ============
[01/24 03:46:56    366s] (I)      Usage: 508 = (251 H, 257 V) = (0.08% H, 0.18% V) = (4.292e+02um H, 4.395e+02um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1b Route ============
[01/24 03:46:56    366s] (I)      Usage: 508 = (251 H, 257 V) = (0.08% H, 0.18% V) = (4.292e+02um H, 4.395e+02um V)
[01/24 03:46:56    366s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.686800e+02um
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1c Route ============
[01/24 03:46:56    366s] (I)      Usage: 508 = (251 H, 257 V) = (0.08% H, 0.18% V) = (4.292e+02um H, 4.395e+02um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1d Route ============
[01/24 03:46:56    366s] (I)      Usage: 508 = (251 H, 257 V) = (0.08% H, 0.18% V) = (4.292e+02um H, 4.395e+02um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1e Route ============
[01/24 03:46:56    366s] (I)      Usage: 508 = (251 H, 257 V) = (0.08% H, 0.18% V) = (4.292e+02um H, 4.395e+02um V)
[01/24 03:46:56    366s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.686800e+02um
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1f Route ============
[01/24 03:46:56    366s] (I)      Usage: 508 = (251 H, 257 V) = (0.08% H, 0.18% V) = (4.292e+02um H, 4.395e+02um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1g Route ============
[01/24 03:46:56    366s] (I)      Usage: 472 = (257 H, 215 V) = (0.08% H, 0.15% V) = (4.395e+02um H, 3.677e+02um V)
[01/24 03:46:56    366s] (I)      #Nets         : 4
[01/24 03:46:56    366s] (I)      #Relaxed nets : 1
[01/24 03:46:56    366s] (I)      Wire length   : 358
[01/24 03:46:56    366s] [NR-eGR] Create a new net group with 1 nets and layer range [5, 9]
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1h Route ============
[01/24 03:46:56    366s] (I)      Usage: 472 = (257 H, 215 V) = (0.08% H, 0.15% V) = (4.395e+02um H, 3.677e+02um V)
[01/24 03:46:56    366s] (I)      total 2D Cap : 460768 = (315012 H, 145756 V)
[01/24 03:46:56    366s] [NR-eGR] Layer group 2: route 63 net(s) in layer range [5, 7]
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1a Route ============
[01/24 03:46:56    366s] (I)      Usage: 5716 = (2067 H, 3649 V) = (0.66% H, 2.50% V) = (3.535e+03um H, 6.240e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1b Route ============
[01/24 03:46:56    366s] (I)      Usage: 5716 = (2067 H, 3649 V) = (0.66% H, 2.50% V) = (3.535e+03um H, 6.240e+03um V)
[01/24 03:46:56    366s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.774360e+03um
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1c Route ============
[01/24 03:46:56    366s] (I)      Usage: 5716 = (2067 H, 3649 V) = (0.66% H, 2.50% V) = (3.535e+03um H, 6.240e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1d Route ============
[01/24 03:46:56    366s] (I)      Usage: 5716 = (2067 H, 3649 V) = (0.66% H, 2.50% V) = (3.535e+03um H, 6.240e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1e Route ============
[01/24 03:46:56    366s] (I)      Usage: 5716 = (2067 H, 3649 V) = (0.66% H, 2.50% V) = (3.535e+03um H, 6.240e+03um V)
[01/24 03:46:56    366s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.774360e+03um
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1f Route ============
[01/24 03:46:56    366s] (I)      Usage: 5716 = (2067 H, 3649 V) = (0.66% H, 2.50% V) = (3.535e+03um H, 6.240e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1g Route ============
[01/24 03:46:56    366s] (I)      Usage: 5669 = (2060 H, 3609 V) = (0.65% H, 2.48% V) = (3.523e+03um H, 6.171e+03um V)
[01/24 03:46:56    366s] (I)      #Nets         : 63
[01/24 03:46:56    366s] (I)      #Relaxed nets : 8
[01/24 03:46:56    366s] (I)      Wire length   : 4283
[01/24 03:46:56    366s] [NR-eGR] Create a new net group with 8 nets and layer range [5, 9]
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1h Route ============
[01/24 03:46:56    366s] (I)      Usage: 5463 = (1992 H, 3471 V) = (0.63% H, 2.38% V) = (3.406e+03um H, 5.935e+03um V)
[01/24 03:46:56    366s] (I)      total 2D Cap : 764030 = (471368 H, 292662 V)
[01/24 03:46:56    366s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [5, 9]
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1a Route ============
[01/24 03:46:56    366s] (I)      Usage: 5611 = (2049 H, 3562 V) = (0.43% H, 1.22% V) = (3.504e+03um H, 6.091e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1b Route ============
[01/24 03:46:56    366s] (I)      Usage: 5611 = (2049 H, 3562 V) = (0.43% H, 1.22% V) = (3.504e+03um H, 6.091e+03um V)
[01/24 03:46:56    366s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.594810e+03um
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1c Route ============
[01/24 03:46:56    366s] (I)      Usage: 5611 = (2049 H, 3562 V) = (0.43% H, 1.22% V) = (3.504e+03um H, 6.091e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1d Route ============
[01/24 03:46:56    366s] (I)      Usage: 5611 = (2049 H, 3562 V) = (0.43% H, 1.22% V) = (3.504e+03um H, 6.091e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1e Route ============
[01/24 03:46:56    366s] (I)      Usage: 5611 = (2049 H, 3562 V) = (0.43% H, 1.22% V) = (3.504e+03um H, 6.091e+03um V)
[01/24 03:46:56    366s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.594810e+03um
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1f Route ============
[01/24 03:46:56    366s] (I)      Usage: 5611 = (2049 H, 3562 V) = (0.43% H, 1.22% V) = (3.504e+03um H, 6.091e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1g Route ============
[01/24 03:46:56    366s] (I)      Usage: 5577 = (2053 H, 3524 V) = (0.44% H, 1.20% V) = (3.511e+03um H, 6.026e+03um V)
[01/24 03:46:56    366s] (I)      #Nets         : 1
[01/24 03:46:56    366s] (I)      #Relaxed nets : 1
[01/24 03:46:56    366s] (I)      Wire length   : 0
[01/24 03:46:56    366s] [NR-eGR] Create a new net group with 1 nets and layer range [5, 11]
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1h Route ============
[01/24 03:46:56    366s] (I)      Usage: 5577 = (2053 H, 3524 V) = (0.44% H, 1.20% V) = (3.511e+03um H, 6.026e+03um V)
[01/24 03:46:56    366s] (I)      total 2D Cap : 764030 = (471368 H, 292662 V)
[01/24 03:46:56    366s] [NR-eGR] Layer group 4: route 8 net(s) in layer range [5, 9]
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1a Route ============
[01/24 03:46:56    366s] (I)      Usage: 6526 = (2405 H, 4121 V) = (0.51% H, 1.41% V) = (4.113e+03um H, 7.047e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1b Route ============
[01/24 03:46:56    366s] (I)      Usage: 6526 = (2405 H, 4121 V) = (0.51% H, 1.41% V) = (4.113e+03um H, 7.047e+03um V)
[01/24 03:46:56    366s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.115946e+04um
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1c Route ============
[01/24 03:46:56    366s] (I)      Usage: 6526 = (2405 H, 4121 V) = (0.51% H, 1.41% V) = (4.113e+03um H, 7.047e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1d Route ============
[01/24 03:46:56    366s] (I)      Usage: 6526 = (2405 H, 4121 V) = (0.51% H, 1.41% V) = (4.113e+03um H, 7.047e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1e Route ============
[01/24 03:46:56    366s] (I)      Usage: 6526 = (2405 H, 4121 V) = (0.51% H, 1.41% V) = (4.113e+03um H, 7.047e+03um V)
[01/24 03:46:56    366s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.115946e+04um
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1f Route ============
[01/24 03:46:56    366s] (I)      Usage: 6526 = (2405 H, 4121 V) = (0.51% H, 1.41% V) = (4.113e+03um H, 7.047e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1g Route ============
[01/24 03:46:56    366s] (I)      Usage: 6491 = (2394 H, 4097 V) = (0.51% H, 1.40% V) = (4.094e+03um H, 7.006e+03um V)
[01/24 03:46:56    366s] (I)      #Nets         : 8
[01/24 03:46:56    366s] (I)      #Relaxed nets : 8
[01/24 03:46:56    366s] (I)      Wire length   : 0
[01/24 03:46:56    366s] [NR-eGR] Create a new net group with 8 nets and layer range [5, 11]
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1h Route ============
[01/24 03:46:56    366s] (I)      Usage: 6280 = (2327 H, 3953 V) = (0.49% H, 1.35% V) = (3.979e+03um H, 6.760e+03um V)
[01/24 03:46:56    366s] (I)      total 2D Cap : 870813 = (522510 H, 348303 V)
[01/24 03:46:56    366s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [5, 11]
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1a Route ============
[01/24 03:46:56    366s] (I)      Usage: 6428 = (2384 H, 4044 V) = (0.46% H, 1.16% V) = (4.077e+03um H, 6.915e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1b Route ============
[01/24 03:46:56    366s] (I)      Usage: 6428 = (2384 H, 4044 V) = (0.46% H, 1.16% V) = (4.077e+03um H, 6.915e+03um V)
[01/24 03:46:56    366s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.099188e+04um
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1c Route ============
[01/24 03:46:56    366s] (I)      Usage: 6428 = (2384 H, 4044 V) = (0.46% H, 1.16% V) = (4.077e+03um H, 6.915e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1d Route ============
[01/24 03:46:56    366s] (I)      Usage: 6428 = (2384 H, 4044 V) = (0.46% H, 1.16% V) = (4.077e+03um H, 6.915e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1e Route ============
[01/24 03:46:56    366s] (I)      Usage: 6428 = (2384 H, 4044 V) = (0.46% H, 1.16% V) = (4.077e+03um H, 6.915e+03um V)
[01/24 03:46:56    366s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.099188e+04um
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1f Route ============
[01/24 03:46:56    366s] (I)      Usage: 6428 = (2384 H, 4044 V) = (0.46% H, 1.16% V) = (4.077e+03um H, 6.915e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1g Route ============
[01/24 03:46:56    366s] (I)      Usage: 6394 = (2388 H, 4006 V) = (0.46% H, 1.15% V) = (4.083e+03um H, 6.850e+03um V)
[01/24 03:46:56    366s] (I)      #Nets         : 1
[01/24 03:46:56    366s] (I)      #Relaxed nets : 1
[01/24 03:46:56    366s] (I)      Wire length   : 0
[01/24 03:46:56    366s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1h Route ============
[01/24 03:46:56    366s] (I)      Usage: 6394 = (2388 H, 4006 V) = (0.46% H, 1.15% V) = (4.083e+03um H, 6.850e+03um V)
[01/24 03:46:56    366s] (I)      total 2D Cap : 871181 = (522878 H, 348303 V)
[01/24 03:46:56    366s] [NR-eGR] Layer group 6: route 8 net(s) in layer range [5, 11]
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1a Route ============
[01/24 03:46:56    366s] (I)      Usage: 7343 = (2740 H, 4603 V) = (0.52% H, 1.32% V) = (4.685e+03um H, 7.871e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1b Route ============
[01/24 03:46:56    366s] (I)      Usage: 7343 = (2740 H, 4603 V) = (0.52% H, 1.32% V) = (4.685e+03um H, 7.871e+03um V)
[01/24 03:46:56    366s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.255653e+04um
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1c Route ============
[01/24 03:46:56    366s] (I)      Usage: 7343 = (2740 H, 4603 V) = (0.52% H, 1.32% V) = (4.685e+03um H, 7.871e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1d Route ============
[01/24 03:46:56    366s] (I)      Usage: 7343 = (2740 H, 4603 V) = (0.52% H, 1.32% V) = (4.685e+03um H, 7.871e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1e Route ============
[01/24 03:46:56    366s] (I)      Usage: 7343 = (2740 H, 4603 V) = (0.52% H, 1.32% V) = (4.685e+03um H, 7.871e+03um V)
[01/24 03:46:56    366s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.255653e+04um
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1f Route ============
[01/24 03:46:56    366s] (I)      Usage: 7343 = (2740 H, 4603 V) = (0.52% H, 1.32% V) = (4.685e+03um H, 7.871e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1g Route ============
[01/24 03:46:56    366s] (I)      Usage: 7308 = (2729 H, 4579 V) = (0.52% H, 1.31% V) = (4.667e+03um H, 7.830e+03um V)
[01/24 03:46:56    366s] (I)      #Nets         : 8
[01/24 03:46:56    366s] (I)      #Relaxed nets : 6
[01/24 03:46:56    366s] (I)      Wire length   : 211
[01/24 03:46:56    366s] [NR-eGR] Create a new net group with 6 nets and layer range [3, 11]
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1h Route ============
[01/24 03:46:56    366s] (I)      Usage: 7308 = (2729 H, 4579 V) = (0.52% H, 1.31% V) = (4.667e+03um H, 7.830e+03um V)
[01/24 03:46:56    366s] (I)      total 2D Cap : 1174995 = (680016 H, 494979 V)
[01/24 03:46:56    366s] [NR-eGR] Layer group 7: route 1 net(s) in layer range [3, 11]
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1a Route ============
[01/24 03:46:56    366s] (I)      Usage: 7591 = (2888 H, 4703 V) = (0.42% H, 0.95% V) = (4.938e+03um H, 8.042e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1b Route ============
[01/24 03:46:56    366s] (I)      Usage: 7591 = (2888 H, 4703 V) = (0.42% H, 0.95% V) = (4.938e+03um H, 8.042e+03um V)
[01/24 03:46:56    366s] (I)      Overflow of layer group 7: 0.00% H + 0.00% V. EstWL: 1.298061e+04um
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1c Route ============
[01/24 03:46:56    366s] (I)      Usage: 7591 = (2888 H, 4703 V) = (0.42% H, 0.95% V) = (4.938e+03um H, 8.042e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1d Route ============
[01/24 03:46:56    366s] (I)      Usage: 7591 = (2888 H, 4703 V) = (0.42% H, 0.95% V) = (4.938e+03um H, 8.042e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1e Route ============
[01/24 03:46:56    366s] (I)      Usage: 7591 = (2888 H, 4703 V) = (0.42% H, 0.95% V) = (4.938e+03um H, 8.042e+03um V)
[01/24 03:46:56    366s] [NR-eGR] Early Global Route overflow of layer group 7: 0.00% H + 0.00% V. EstWL: 1.298061e+04um
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1f Route ============
[01/24 03:46:56    366s] (I)      Usage: 7591 = (2888 H, 4703 V) = (0.42% H, 0.95% V) = (4.938e+03um H, 8.042e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1g Route ============
[01/24 03:46:56    366s] (I)      Usage: 7553 = (2863 H, 4690 V) = (0.42% H, 0.95% V) = (4.896e+03um H, 8.020e+03um V)
[01/24 03:46:56    366s] (I)      #Nets         : 1
[01/24 03:46:56    366s] (I)      #Relaxed nets : 1
[01/24 03:46:56    366s] (I)      Wire length   : 0
[01/24 03:46:56    366s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1h Route ============
[01/24 03:46:56    366s] (I)      Usage: 7553 = (2863 H, 4690 V) = (0.42% H, 0.95% V) = (4.896e+03um H, 8.020e+03um V)
[01/24 03:46:56    366s] (I)      total 2D Cap : 1175363 = (680384 H, 494979 V)
[01/24 03:46:56    366s] [NR-eGR] Layer group 8: route 6 net(s) in layer range [3, 11]
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1a Route ============
[01/24 03:46:56    366s] (I)      Usage: 8989 = (3422 H, 5567 V) = (0.50% H, 1.12% V) = (5.852e+03um H, 9.520e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1b Route ============
[01/24 03:46:56    366s] (I)      Usage: 8989 = (3422 H, 5567 V) = (0.50% H, 1.12% V) = (5.852e+03um H, 9.520e+03um V)
[01/24 03:46:56    366s] (I)      Overflow of layer group 8: 0.00% H + 0.00% V. EstWL: 1.537119e+04um
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1c Route ============
[01/24 03:46:56    366s] (I)      Usage: 8989 = (3422 H, 5567 V) = (0.50% H, 1.12% V) = (5.852e+03um H, 9.520e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1d Route ============
[01/24 03:46:56    366s] (I)      Usage: 8989 = (3422 H, 5567 V) = (0.50% H, 1.12% V) = (5.852e+03um H, 9.520e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1e Route ============
[01/24 03:46:56    366s] (I)      Usage: 8989 = (3422 H, 5567 V) = (0.50% H, 1.12% V) = (5.852e+03um H, 9.520e+03um V)
[01/24 03:46:56    366s] [NR-eGR] Early Global Route overflow of layer group 8: 0.00% H + 0.00% V. EstWL: 1.537119e+04um
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1f Route ============
[01/24 03:46:56    366s] (I)      Usage: 8989 = (3422 H, 5567 V) = (0.50% H, 1.12% V) = (5.852e+03um H, 9.520e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1g Route ============
[01/24 03:46:56    366s] (I)      Usage: 8989 = (3422 H, 5567 V) = (0.50% H, 1.12% V) = (5.852e+03um H, 9.520e+03um V)
[01/24 03:46:56    366s] (I)      #Nets         : 6
[01/24 03:46:56    366s] (I)      #Relaxed nets : 0
[01/24 03:46:56    366s] (I)      Wire length   : 737
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1h Route ============
[01/24 03:46:56    366s] (I)      Usage: 8987 = (3420 H, 5567 V) = (0.50% H, 1.12% V) = (5.848e+03um H, 9.520e+03um V)
[01/24 03:46:56    366s] (I)      total 2D Cap : 1321671 = (680016 H, 641655 V)
[01/24 03:46:56    366s] [NR-eGR] Layer group 9: route 1 net(s) in layer range [2, 11]
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1a Route ============
[01/24 03:46:56    366s] (I)      Usage: 9270 = (3579 H, 5691 V) = (0.53% H, 0.89% V) = (6.120e+03um H, 9.732e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1b Route ============
[01/24 03:46:56    366s] (I)      Usage: 9270 = (3579 H, 5691 V) = (0.53% H, 0.89% V) = (6.120e+03um H, 9.732e+03um V)
[01/24 03:46:56    366s] (I)      Overflow of layer group 9: 0.00% H + 0.00% V. EstWL: 1.585170e+04um
[01/24 03:46:56    366s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 03:46:56    366s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1c Route ============
[01/24 03:46:56    366s] (I)      Usage: 9270 = (3579 H, 5691 V) = (0.53% H, 0.89% V) = (6.120e+03um H, 9.732e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1d Route ============
[01/24 03:46:56    366s] (I)      Usage: 9270 = (3579 H, 5691 V) = (0.53% H, 0.89% V) = (6.120e+03um H, 9.732e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1e Route ============
[01/24 03:46:56    366s] (I)      Usage: 9270 = (3579 H, 5691 V) = (0.53% H, 0.89% V) = (6.120e+03um H, 9.732e+03um V)
[01/24 03:46:56    366s] [NR-eGR] Early Global Route overflow of layer group 9: 0.00% H + 0.00% V. EstWL: 1.585170e+04um
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1f Route ============
[01/24 03:46:56    366s] (I)      Usage: 9270 = (3579 H, 5691 V) = (0.53% H, 0.89% V) = (6.120e+03um H, 9.732e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1g Route ============
[01/24 03:46:56    366s] (I)      Usage: 9262 = (3566 H, 5696 V) = (0.52% H, 0.89% V) = (6.098e+03um H, 9.740e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] (I)      ============  Phase 1h Route ============
[01/24 03:46:56    366s] (I)      Usage: 9262 = (3566 H, 5696 V) = (0.52% H, 0.89% V) = (6.098e+03um H, 9.740e+03um V)
[01/24 03:46:56    366s] (I)      
[01/24 03:46:56    366s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 03:46:56    366s] [NR-eGR]                        OverCon            
[01/24 03:46:56    366s] [NR-eGR]                         #Gcell     %Gcell
[01/24 03:46:56    366s] [NR-eGR]        Layer             (1-0)    OverCon
[01/24 03:46:56    366s] [NR-eGR] ----------------------------------------------
[01/24 03:46:56    366s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:56    366s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:56    366s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:56    366s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:56    366s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:56    366s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:56    366s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:56    366s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:56    366s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:56    366s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:56    366s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:56    366s] [NR-eGR] ----------------------------------------------
[01/24 03:46:56    366s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/24 03:46:56    366s] [NR-eGR] 
[01/24 03:46:56    366s] (I)      Finished Global Routing ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2155.59 MB )
[01/24 03:46:56    366s] (I)      total 2D Cap : 1328474 = (680835 H, 647639 V)
[01/24 03:46:56    366s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 03:46:56    366s] (I)      ============= Track Assignment ============
[01/24 03:46:56    366s] (I)      Started Track Assignment (1T) ( Curr Mem: 2155.59 MB )
[01/24 03:46:56    366s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 03:46:56    366s] (I)      Run Multi-thread track assignment
[01/24 03:46:56    366s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2155.59 MB )
[01/24 03:46:56    366s] (I)      Started Export ( Curr Mem: 2155.59 MB )
[01/24 03:46:56    366s] [NR-eGR]                  Length (um)   Vias 
[01/24 03:46:56    366s] [NR-eGR] ------------------------------------
[01/24 03:46:56    366s] [NR-eGR]  Metal1   (1H)         12310  35281 
[01/24 03:46:56    366s] [NR-eGR]  Metal2   (2V)         51179  24110 
[01/24 03:46:56    366s] [NR-eGR]  Metal3   (3H)         63772   5226 
[01/24 03:46:56    366s] [NR-eGR]  Metal4   (4V)         21888   2802 
[01/24 03:46:56    366s] [NR-eGR]  Metal5   (5H)         18116   1465 
[01/24 03:46:56    366s] [NR-eGR]  Metal6   (6V)          6338     74 
[01/24 03:46:56    366s] [NR-eGR]  Metal7   (7H)           890     35 
[01/24 03:46:56    366s] [NR-eGR]  Metal8   (8V)           250     27 
[01/24 03:46:56    366s] [NR-eGR]  Metal9   (9H)           148      9 
[01/24 03:46:56    366s] [NR-eGR]  Metal10  (10V)            0      7 
[01/24 03:46:56    366s] [NR-eGR]  Metal11  (11H)            7      0 
[01/24 03:46:56    366s] [NR-eGR] ------------------------------------
[01/24 03:46:56    366s] [NR-eGR]           Total       174899  69036 
[01/24 03:46:56    366s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:46:56    366s] [NR-eGR] Total half perimeter of net bounding box: 150607um
[01/24 03:46:56    366s] [NR-eGR] Total length: 174899um, number of vias: 69036
[01/24 03:46:56    366s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:46:56    366s] [NR-eGR] Total eGR-routed clock nets wire length: 10238um, number of vias: 8410
[01/24 03:46:56    366s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:46:56    366s] [NR-eGR] Report for selected net(s) only.
[01/24 03:46:56    366s] [NR-eGR]                  Length (um)  Vias 
[01/24 03:46:56    366s] [NR-eGR] -----------------------------------
[01/24 03:46:56    366s] [NR-eGR]  Metal1   (1H)             0  2093 
[01/24 03:46:56    366s] [NR-eGR]  Metal2   (2V)          1327  2361 
[01/24 03:46:56    366s] [NR-eGR]  Metal3   (3H)          1343  1345 
[01/24 03:46:56    366s] [NR-eGR]  Metal4   (4V)           414  1292 
[01/24 03:46:56    366s] [NR-eGR]  Metal5   (5H)          2386  1309 
[01/24 03:46:56    366s] [NR-eGR]  Metal6   (6V)          4765    10 
[01/24 03:46:56    366s] [NR-eGR]  Metal7   (7H)             4     0 
[01/24 03:46:56    366s] [NR-eGR]  Metal8   (8V)             0     0 
[01/24 03:46:56    366s] [NR-eGR]  Metal9   (9H)             0     0 
[01/24 03:46:56    366s] [NR-eGR]  Metal10  (10V)            0     0 
[01/24 03:46:56    366s] [NR-eGR]  Metal11  (11H)            0     0 
[01/24 03:46:56    366s] [NR-eGR] -----------------------------------
[01/24 03:46:56    366s] [NR-eGR]           Total        10238  8410 
[01/24 03:46:56    366s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:46:56    366s] [NR-eGR] Total half perimeter of net bounding box: 6453um
[01/24 03:46:56    366s] [NR-eGR] Total length: 10238um, number of vias: 8410
[01/24 03:46:56    366s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:46:56    366s] [NR-eGR] Total routed clock nets wire length: 10238um, number of vias: 8410
[01/24 03:46:56    366s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:46:56    366s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2155.59 MB )
[01/24 03:46:56    366s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 0.32 sec, Curr Mem: 2151.59 MB )
[01/24 03:46:56    366s] (I)      ====================================== Runtime Summary ======================================
[01/24 03:46:56    366s] (I)       Step                                          %       Start      Finish      Real       CPU 
[01/24 03:46:56    366s] (I)      ---------------------------------------------------------------------------------------------
[01/24 03:46:56    366s] (I)       Early Global Route kernel               100.00%  655.02 sec  655.34 sec  0.32 sec  0.30 sec 
[01/24 03:46:56    366s] (I)       +-Import and model                       26.48%  655.03 sec  655.11 sec  0.08 sec  0.08 sec 
[01/24 03:46:56    366s] (I)       | +-Create place DB                      11.86%  655.03 sec  655.07 sec  0.04 sec  0.03 sec 
[01/24 03:46:56    366s] (I)       | | +-Import place data                  11.81%  655.03 sec  655.07 sec  0.04 sec  0.03 sec 
[01/24 03:46:56    366s] (I)       | | | +-Read instances and placement      3.31%  655.03 sec  655.04 sec  0.01 sec  0.01 sec 
[01/24 03:46:56    366s] (I)       | | | +-Read nets                         8.37%  655.04 sec  655.07 sec  0.03 sec  0.02 sec 
[01/24 03:46:56    366s] (I)       | +-Create route DB                      12.00%  655.07 sec  655.10 sec  0.04 sec  0.05 sec 
[01/24 03:46:56    366s] (I)       | | +-Import route data (1T)             11.53%  655.07 sec  655.10 sec  0.04 sec  0.04 sec 
[01/24 03:46:56    366s] (I)       | | | +-Read blockages ( Layer 2-11 )     1.67%  655.07 sec  655.08 sec  0.01 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | | +-Read routing blockages          0.00%  655.07 sec  655.07 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | | +-Read instance blockages         0.67%  655.07 sec  655.07 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | | +-Read PG blockages               0.46%  655.08 sec  655.08 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | | +-Read clock blockages            0.02%  655.08 sec  655.08 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | | +-Read other blockages            0.02%  655.08 sec  655.08 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | | +-Read halo blockages             0.03%  655.08 sec  655.08 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | | +-Read boundary cut boxes         0.00%  655.08 sec  655.08 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Read blackboxes                   0.01%  655.08 sec  655.08 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Read prerouted                    1.31%  655.08 sec  655.08 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Read unlegalized nets             0.31%  655.08 sec  655.08 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Read nets                         0.09%  655.08 sec  655.08 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Set up via pillars                0.00%  655.08 sec  655.08 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Initialize 3D grid graph          0.43%  655.08 sec  655.09 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Model blockage capacity           5.48%  655.09 sec  655.10 sec  0.02 sec  0.01 sec 
[01/24 03:46:56    366s] (I)       | | | | +-Initialize 3D capacity          5.02%  655.09 sec  655.10 sec  0.02 sec  0.01 sec 
[01/24 03:46:56    366s] (I)       | | | +-Move terms for access (1T)        0.18%  655.10 sec  655.10 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | +-Read aux data                         0.00%  655.10 sec  655.10 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | +-Others data preparation               0.05%  655.10 sec  655.11 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | +-Create route kernel                   1.80%  655.11 sec  655.11 sec  0.01 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       +-Global Routing                         41.79%  655.11 sec  655.25 sec  0.13 sec  0.13 sec 
[01/24 03:46:56    366s] (I)       | +-Initialization                        0.11%  655.11 sec  655.11 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | +-Net group 1                           3.28%  655.11 sec  655.12 sec  0.01 sec  0.01 sec 
[01/24 03:46:56    366s] (I)       | | +-Generate topology                   0.14%  655.11 sec  655.11 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1a                            0.29%  655.12 sec  655.12 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Pattern routing (1T)              0.21%  655.12 sec  655.12 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1b                            0.07%  655.12 sec  655.12 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1c                            0.01%  655.12 sec  655.12 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1d                            0.01%  655.12 sec  655.12 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1e                            0.14%  655.12 sec  655.12 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Route legalization                0.05%  655.12 sec  655.12 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | | +-Legalize Blockage Violations    0.00%  655.12 sec  655.12 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1f                            0.01%  655.12 sec  655.12 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1g                            0.74%  655.12 sec  655.12 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Post Routing                      0.68%  655.12 sec  655.12 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1h                            0.26%  655.12 sec  655.12 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Post Routing                      0.20%  655.12 sec  655.12 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Layer assignment (1T)               0.28%  655.12 sec  655.12 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | +-Net group 2                          14.69%  655.12 sec  655.17 sec  0.05 sec  0.05 sec 
[01/24 03:46:56    366s] (I)       | | +-Generate topology                   3.22%  655.12 sec  655.13 sec  0.01 sec  0.01 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1a                            0.61%  655.14 sec  655.14 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Pattern routing (1T)              0.30%  655.14 sec  655.14 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1b                            0.33%  655.14 sec  655.14 sec  0.00 sec  0.01 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1c                            0.01%  655.14 sec  655.14 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1d                            0.01%  655.14 sec  655.14 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1e                            0.18%  655.14 sec  655.14 sec  0.00 sec  0.01 sec 
[01/24 03:46:56    366s] (I)       | | | +-Route legalization                0.09%  655.14 sec  655.14 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | | +-Legalize Blockage Violations    0.04%  655.14 sec  655.14 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1f                            0.01%  655.14 sec  655.14 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1g                            2.86%  655.14 sec  655.15 sec  0.01 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Post Routing                      2.80%  655.14 sec  655.15 sec  0.01 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1h                            1.40%  655.15 sec  655.16 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Post Routing                      1.34%  655.15 sec  655.16 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Layer assignment (1T)               4.55%  655.16 sec  655.17 sec  0.01 sec  0.01 sec 
[01/24 03:46:56    366s] (I)       | +-Net group 3                           2.50%  655.17 sec  655.18 sec  0.01 sec  0.01 sec 
[01/24 03:46:56    366s] (I)       | | +-Generate topology                   0.03%  655.17 sec  655.17 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1a                            0.26%  655.17 sec  655.17 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Pattern routing (1T)              0.20%  655.17 sec  655.17 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1b                            0.04%  655.18 sec  655.18 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1c                            0.01%  655.18 sec  655.18 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1d                            0.01%  655.18 sec  655.18 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1e                            0.14%  655.18 sec  655.18 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Route legalization                0.04%  655.18 sec  655.18 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | | +-Legalize Blockage Violations    0.00%  655.18 sec  655.18 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1f                            0.01%  655.18 sec  655.18 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1g                            0.40%  655.18 sec  655.18 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Post Routing                      0.34%  655.18 sec  655.18 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1h                            0.09%  655.18 sec  655.18 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Post Routing                      0.03%  655.18 sec  655.18 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | +-Net group 4                           3.17%  655.18 sec  655.19 sec  0.01 sec  0.01 sec 
[01/24 03:46:56    366s] (I)       | | +-Generate topology                   0.70%  655.18 sec  655.18 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1a                            0.31%  655.18 sec  655.18 sec  0.00 sec  0.01 sec 
[01/24 03:46:56    366s] (I)       | | | +-Pattern routing (1T)              0.21%  655.18 sec  655.18 sec  0.00 sec  0.01 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1b                            0.09%  655.18 sec  655.19 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1c                            0.01%  655.19 sec  655.19 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1d                            0.01%  655.19 sec  655.19 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1e                            0.15%  655.19 sec  655.19 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Route legalization                0.05%  655.19 sec  655.19 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | | +-Legalize Blockage Violations    0.01%  655.19 sec  655.19 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1f                            0.01%  655.19 sec  655.19 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1g                            0.58%  655.19 sec  655.19 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Post Routing                      0.52%  655.19 sec  655.19 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1h                            0.08%  655.19 sec  655.19 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Post Routing                      0.03%  655.19 sec  655.19 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | +-Net group 5                           2.79%  655.19 sec  655.20 sec  0.01 sec  0.01 sec 
[01/24 03:46:56    366s] (I)       | | +-Generate topology                   0.02%  655.19 sec  655.19 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1a                            0.25%  655.19 sec  655.19 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Pattern routing (1T)              0.19%  655.19 sec  655.19 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1b                            0.05%  655.19 sec  655.19 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1c                            0.01%  655.19 sec  655.19 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1d                            0.01%  655.19 sec  655.19 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1e                            0.13%  655.19 sec  655.20 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Route legalization                0.04%  655.19 sec  655.20 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | | +-Legalize Blockage Violations    0.00%  655.20 sec  655.20 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1f                            0.01%  655.20 sec  655.20 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1g                            0.39%  655.20 sec  655.20 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Post Routing                      0.33%  655.20 sec  655.20 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1h                            0.09%  655.20 sec  655.20 sec  0.00 sec  0.01 sec 
[01/24 03:46:56    366s] (I)       | | | +-Post Routing                      0.04%  655.20 sec  655.20 sec  0.00 sec  0.01 sec 
[01/24 03:46:56    366s] (I)       | +-Net group 6                           3.69%  655.20 sec  655.21 sec  0.01 sec  0.01 sec 
[01/24 03:46:56    366s] (I)       | | +-Generate topology                   0.67%  655.20 sec  655.20 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1a                            0.32%  655.20 sec  655.20 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Pattern routing (1T)              0.21%  655.20 sec  655.20 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1b                            0.08%  655.20 sec  655.21 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1c                            0.01%  655.21 sec  655.21 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1d                            0.01%  655.21 sec  655.21 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1e                            0.14%  655.21 sec  655.21 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Route legalization                0.05%  655.21 sec  655.21 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | | +-Legalize Blockage Violations    0.01%  655.21 sec  655.21 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1f                            0.01%  655.21 sec  655.21 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1g                            0.60%  655.21 sec  655.21 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Post Routing                      0.54%  655.21 sec  655.21 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1h                            0.18%  655.21 sec  655.21 sec  0.00 sec  0.01 sec 
[01/24 03:46:56    366s] (I)       | | | +-Post Routing                      0.13%  655.21 sec  655.21 sec  0.00 sec  0.01 sec 
[01/24 03:46:56    366s] (I)       | | +-Layer assignment (1T)               0.22%  655.21 sec  655.21 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | +-Net group 7                           2.78%  655.21 sec  655.22 sec  0.01 sec  0.01 sec 
[01/24 03:46:56    366s] (I)       | | +-Generate topology                   0.00%  655.21 sec  655.21 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1a                            0.25%  655.21 sec  655.22 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Pattern routing (1T)              0.20%  655.21 sec  655.22 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1b                            0.04%  655.22 sec  655.22 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1c                            0.01%  655.22 sec  655.22 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1d                            0.01%  655.22 sec  655.22 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1e                            0.15%  655.22 sec  655.22 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Route legalization                0.04%  655.22 sec  655.22 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | | +-Legalize Blockage Violations    0.00%  655.22 sec  655.22 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1f                            0.01%  655.22 sec  655.22 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1g                            0.11%  655.22 sec  655.22 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Post Routing                      0.06%  655.22 sec  655.22 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1h                            0.08%  655.22 sec  655.22 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Post Routing                      0.03%  655.22 sec  655.22 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | +-Net group 8                           2.71%  655.22 sec  655.23 sec  0.01 sec  0.01 sec 
[01/24 03:46:56    366s] (I)       | | +-Generate topology                   0.00%  655.22 sec  655.22 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1a                            0.26%  655.22 sec  655.22 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Pattern routing (1T)              0.20%  655.22 sec  655.22 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1b                            0.07%  655.22 sec  655.22 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1c                            0.01%  655.22 sec  655.22 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1d                            0.01%  655.22 sec  655.22 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1e                            0.14%  655.22 sec  655.23 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Route legalization                0.04%  655.22 sec  655.23 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | | +-Legalize Blockage Violations    0.00%  655.23 sec  655.23 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1f                            0.01%  655.23 sec  655.23 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1g                            0.09%  655.23 sec  655.23 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Post Routing                      0.04%  655.23 sec  655.23 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1h                            0.09%  655.23 sec  655.23 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Post Routing                      0.04%  655.23 sec  655.23 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Layer assignment (1T)               0.37%  655.23 sec  655.23 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | +-Net group 9                           3.94%  655.23 sec  655.24 sec  0.01 sec  0.01 sec 
[01/24 03:46:56    366s] (I)       | | +-Generate topology                   0.00%  655.23 sec  655.23 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1a                            0.39%  655.23 sec  655.23 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Pattern routing (1T)              0.19%  655.23 sec  655.23 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Add via demand to 2D              0.10%  655.23 sec  655.23 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1b                            0.05%  655.23 sec  655.23 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1c                            0.01%  655.24 sec  655.24 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1d                            0.01%  655.24 sec  655.24 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1e                            0.13%  655.24 sec  655.24 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Route legalization                0.04%  655.24 sec  655.24 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | | +-Legalize Blockage Violations    0.00%  655.24 sec  655.24 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1f                            0.01%  655.24 sec  655.24 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1g                            0.12%  655.24 sec  655.24 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Post Routing                      0.07%  655.24 sec  655.24 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Phase 1h                            0.09%  655.24 sec  655.24 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | | +-Post Routing                      0.05%  655.24 sec  655.24 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | | +-Layer assignment (1T)               0.17%  655.24 sec  655.24 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       +-Export 3D cong map                      1.77%  655.25 sec  655.25 sec  0.01 sec  0.01 sec 
[01/24 03:46:56    366s] (I)       | +-Export 2D cong map                    0.16%  655.25 sec  655.25 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       +-Extract Global 3D Wires                 0.04%  655.25 sec  655.25 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       +-Track Assignment (1T)                   8.63%  655.25 sec  655.28 sec  0.03 sec  0.02 sec 
[01/24 03:46:56    366s] (I)       | +-Initialization                        0.01%  655.25 sec  655.25 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       | +-Track Assignment Kernel               8.39%  655.25 sec  655.28 sec  0.03 sec  0.02 sec 
[01/24 03:46:56    366s] (I)       | +-Free Memory                           0.00%  655.28 sec  655.28 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       +-Export                                 18.52%  655.28 sec  655.34 sec  0.06 sec  0.06 sec 
[01/24 03:46:56    366s] (I)       | +-Export DB wires                       1.35%  655.28 sec  655.28 sec  0.00 sec  0.02 sec 
[01/24 03:46:56    366s] (I)       | | +-Export all nets                     1.01%  655.28 sec  655.28 sec  0.00 sec  0.01 sec 
[01/24 03:46:56    366s] (I)       | | +-Set wire vias                       0.20%  655.28 sec  655.28 sec  0.00 sec  0.01 sec 
[01/24 03:46:56    366s] (I)       | +-Report wirelength                     8.26%  655.28 sec  655.31 sec  0.03 sec  0.01 sec 
[01/24 03:46:56    366s] (I)       | +-Update net boxes                      8.67%  655.31 sec  655.34 sec  0.03 sec  0.03 sec 
[01/24 03:46:56    366s] (I)       | +-Update timing                         0.00%  655.34 sec  655.34 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)       +-Postprocess design                      0.50%  655.34 sec  655.34 sec  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)      ===================== Summary by functions =====================
[01/24 03:46:56    366s] (I)       Lv  Step                                 %      Real       CPU 
[01/24 03:46:56    366s] (I)      ----------------------------------------------------------------
[01/24 03:46:56    366s] (I)        0  Early Global Route kernel      100.00%  0.32 sec  0.30 sec 
[01/24 03:46:56    366s] (I)        1  Global Routing                  41.79%  0.13 sec  0.13 sec 
[01/24 03:46:56    366s] (I)        1  Import and model                26.48%  0.08 sec  0.08 sec 
[01/24 03:46:56    366s] (I)        1  Export                          18.52%  0.06 sec  0.06 sec 
[01/24 03:46:56    366s] (I)        1  Track Assignment (1T)            8.63%  0.03 sec  0.02 sec 
[01/24 03:46:56    366s] (I)        1  Export 3D cong map               1.77%  0.01 sec  0.01 sec 
[01/24 03:46:56    366s] (I)        1  Postprocess design               0.50%  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        1  Extract Global 3D Wires          0.04%  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        2  Net group 2                     14.69%  0.05 sec  0.05 sec 
[01/24 03:46:56    366s] (I)        2  Create route DB                 12.00%  0.04 sec  0.05 sec 
[01/24 03:46:56    366s] (I)        2  Create place DB                 11.86%  0.04 sec  0.03 sec 
[01/24 03:46:56    366s] (I)        2  Update net boxes                 8.67%  0.03 sec  0.03 sec 
[01/24 03:46:56    366s] (I)        2  Track Assignment Kernel          8.39%  0.03 sec  0.02 sec 
[01/24 03:46:56    366s] (I)        2  Report wirelength                8.26%  0.03 sec  0.01 sec 
[01/24 03:46:56    366s] (I)        2  Net group 9                      3.94%  0.01 sec  0.01 sec 
[01/24 03:46:56    366s] (I)        2  Net group 6                      3.69%  0.01 sec  0.01 sec 
[01/24 03:46:56    366s] (I)        2  Net group 1                      3.28%  0.01 sec  0.01 sec 
[01/24 03:46:56    366s] (I)        2  Net group 4                      3.17%  0.01 sec  0.01 sec 
[01/24 03:46:56    366s] (I)        2  Net group 5                      2.79%  0.01 sec  0.01 sec 
[01/24 03:46:56    366s] (I)        2  Net group 7                      2.78%  0.01 sec  0.01 sec 
[01/24 03:46:56    366s] (I)        2  Net group 8                      2.71%  0.01 sec  0.01 sec 
[01/24 03:46:56    366s] (I)        2  Net group 3                      2.50%  0.01 sec  0.01 sec 
[01/24 03:46:56    366s] (I)        2  Create route kernel              1.80%  0.01 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        2  Export DB wires                  1.35%  0.00 sec  0.02 sec 
[01/24 03:46:56    366s] (I)        2  Export 2D cong map               0.16%  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        2  Initialization                   0.12%  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        2  Others data preparation          0.05%  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        3  Import place data               11.81%  0.04 sec  0.03 sec 
[01/24 03:46:56    366s] (I)        3  Import route data (1T)          11.53%  0.04 sec  0.04 sec 
[01/24 03:46:56    366s] (I)        3  Phase 1g                         5.88%  0.02 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        3  Layer assignment (1T)            5.59%  0.02 sec  0.01 sec 
[01/24 03:46:56    366s] (I)        3  Generate topology                4.79%  0.02 sec  0.01 sec 
[01/24 03:46:56    366s] (I)        3  Phase 1a                         2.95%  0.01 sec  0.01 sec 
[01/24 03:46:56    366s] (I)        3  Phase 1h                         2.37%  0.01 sec  0.02 sec 
[01/24 03:46:56    366s] (I)        3  Phase 1e                         1.30%  0.00 sec  0.01 sec 
[01/24 03:46:56    366s] (I)        3  Export all nets                  1.01%  0.00 sec  0.01 sec 
[01/24 03:46:56    366s] (I)        3  Phase 1b                         0.82%  0.00 sec  0.01 sec 
[01/24 03:46:56    366s] (I)        3  Set wire vias                    0.20%  0.00 sec  0.01 sec 
[01/24 03:46:56    366s] (I)        3  Phase 1d                         0.06%  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        3  Phase 1c                         0.06%  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        3  Phase 1f                         0.06%  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        4  Read nets                        8.46%  0.03 sec  0.02 sec 
[01/24 03:46:56    366s] (I)        4  Post Routing                     7.28%  0.02 sec  0.02 sec 
[01/24 03:46:56    366s] (I)        4  Model blockage capacity          5.48%  0.02 sec  0.01 sec 
[01/24 03:46:56    366s] (I)        4  Read instances and placement     3.31%  0.01 sec  0.01 sec 
[01/24 03:46:56    366s] (I)        4  Pattern routing (1T)             1.92%  0.01 sec  0.01 sec 
[01/24 03:46:56    366s] (I)        4  Read blockages ( Layer 2-11 )    1.67%  0.01 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        4  Read prerouted                   1.31%  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        4  Route legalization               0.46%  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        4  Initialize 3D grid graph         0.43%  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        4  Read unlegalized nets            0.31%  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        4  Move terms for access (1T)       0.18%  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        4  Add via demand to 2D             0.10%  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        5  Initialize 3D capacity           5.02%  0.02 sec  0.01 sec 
[01/24 03:46:56    366s] (I)        5  Read instance blockages          0.67%  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        5  Read PG blockages                0.46%  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        5  Legalize Blockage Violations     0.07%  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/24 03:46:56    366s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/24 03:46:56    366s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/24 03:46:56    366s]       Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/24 03:46:56    366s]     Routing using eGR only done.
[01/24 03:46:56    366s] Net route status summary:
[01/24 03:46:56    366s]   Clock:        67 (unrouted=0, trialRouted=0, noStatus=0, routed=67, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 03:46:56    366s]   Non-clock: 10296 (unrouted=300, trialRouted=9996, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=240, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 03:46:56    366s] 
[01/24 03:46:56    366s] CCOPT: Done with clock implementation routing.
[01/24 03:46:56    366s] 
[01/24 03:46:56    366s]   Clock implementation routing done.
[01/24 03:46:56    366s]   Fixed 67 wires.
[01/24 03:46:56    366s]   CCOpt: Starting congestion repair using flow wrapper...
[01/24 03:46:56    366s]     Congestion Repair...
[01/24 03:46:56    366s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:06:07.0/0:28:36.0 (0.2), mem = 2151.6M
[01/24 03:46:56    366s] Info: Disable timing driven in postCTS congRepair.
[01/24 03:46:56    366s] 
[01/24 03:46:56    366s] Starting congRepair ...
[01/24 03:46:56    366s] User Input Parameters:
[01/24 03:46:56    366s] - Congestion Driven    : On
[01/24 03:46:56    366s] - Timing Driven        : Off
[01/24 03:46:56    366s] - Area-Violation Based : On
[01/24 03:46:56    366s] - Start Rollback Level : -5
[01/24 03:46:56    366s] - Legalized            : On
[01/24 03:46:56    366s] - Window Based         : Off
[01/24 03:46:56    366s] - eDen incr mode       : Off
[01/24 03:46:56    366s] - Small incr mode      : Off
[01/24 03:46:56    366s] 
[01/24 03:46:56    366s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2151.6M, EPOCH TIME: 1706060816.313467
[01/24 03:46:56    366s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.004, MEM:2151.6M, EPOCH TIME: 1706060816.317887
[01/24 03:46:56    366s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2151.6M, EPOCH TIME: 1706060816.317997
[01/24 03:46:56    366s] Starting Early Global Route congestion estimation: mem = 2151.6M
[01/24 03:46:56    366s] (I)      ==================== Layers =====================
[01/24 03:46:56    366s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:46:56    366s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 03:46:56    366s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:46:56    366s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 03:46:56    366s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 03:46:56    366s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 03:46:56    366s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 03:46:56    366s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 03:46:56    366s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 03:46:56    366s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 03:46:56    366s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 03:46:56    366s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 03:46:56    366s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 03:46:56    366s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 03:46:56    366s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 03:46:56    366s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 03:46:56    366s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 03:46:56    366s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 03:46:56    366s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 03:46:56    366s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 03:46:56    366s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 03:46:56    366s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 03:46:56    366s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 03:46:56    366s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 03:46:56    366s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 03:46:56    366s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:46:56    366s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 03:46:56    366s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 03:46:56    366s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 03:46:56    366s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 03:46:56    366s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 03:46:56    366s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 03:46:56    366s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 03:46:56    366s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 03:46:56    366s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 03:46:56    366s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 03:46:56    366s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 03:46:56    366s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 03:46:56    366s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 03:46:56    366s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 03:46:56    366s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:46:56    366s] (I)      Started Import and model ( Curr Mem: 2151.59 MB )
[01/24 03:46:56    366s] (I)      Default pattern map key = picorv32_default.
[01/24 03:46:56    367s] (I)      == Non-default Options ==
[01/24 03:46:56    367s] (I)      Maximum routing layer                              : 11
[01/24 03:46:56    367s] (I)      Minimum routing layer                              : 1
[01/24 03:46:56    367s] (I)      Number of threads                                  : 1
[01/24 03:46:56    367s] (I)      Use non-blocking free Dbs wires                    : false
[01/24 03:46:56    367s] (I)      Method to set GCell size                           : row
[01/24 03:46:56    367s] (I)      Counted 2449 PG shapes. We will not process PG shapes layer by layer.
[01/24 03:46:56    367s] (I)      Use row-based GCell size
[01/24 03:46:56    367s] (I)      Use row-based GCell align
[01/24 03:46:56    367s] (I)      layer 0 area = 80000
[01/24 03:46:56    367s] (I)      layer 1 area = 80000
[01/24 03:46:56    367s] (I)      layer 2 area = 80000
[01/24 03:46:56    367s] (I)      layer 3 area = 80000
[01/24 03:46:56    367s] (I)      layer 4 area = 80000
[01/24 03:46:56    367s] (I)      layer 5 area = 80000
[01/24 03:46:56    367s] (I)      layer 6 area = 80000
[01/24 03:46:56    367s] (I)      layer 7 area = 80000
[01/24 03:46:56    367s] (I)      layer 8 area = 80000
[01/24 03:46:56    367s] (I)      layer 9 area = 400000
[01/24 03:46:56    367s] (I)      layer 10 area = 400000
[01/24 03:46:56    367s] (I)      GCell unit size   : 3420
[01/24 03:46:56    367s] (I)      GCell multiplier  : 1
[01/24 03:46:56    367s] (I)      GCell row height  : 3420
[01/24 03:46:56    367s] (I)      Actual row height : 3420
[01/24 03:46:56    367s] (I)      GCell align ref   : 30000 30020
[01/24 03:46:56    367s] [NR-eGR] Track table information for default rule: 
[01/24 03:46:56    367s] [NR-eGR] Metal1 has single uniform track structure
[01/24 03:46:56    367s] [NR-eGR] Metal2 has single uniform track structure
[01/24 03:46:56    367s] [NR-eGR] Metal3 has single uniform track structure
[01/24 03:46:56    367s] [NR-eGR] Metal4 has single uniform track structure
[01/24 03:46:56    367s] [NR-eGR] Metal5 has single uniform track structure
[01/24 03:46:56    367s] [NR-eGR] Metal6 has single uniform track structure
[01/24 03:46:56    367s] [NR-eGR] Metal7 has single uniform track structure
[01/24 03:46:56    367s] [NR-eGR] Metal8 has single uniform track structure
[01/24 03:46:56    367s] [NR-eGR] Metal9 has single uniform track structure
[01/24 03:46:56    367s] [NR-eGR] Metal10 has single uniform track structure
[01/24 03:46:56    367s] [NR-eGR] Metal11 has single uniform track structure
[01/24 03:46:56    367s] (I)      ==================== Default via =====================
[01/24 03:46:56    367s] (I)      +----+------------------+----------------------------+
[01/24 03:46:56    367s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 03:46:56    367s] (I)      +----+------------------+----------------------------+
[01/24 03:46:56    367s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 03:46:56    367s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 03:46:56    367s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 03:46:56    367s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 03:46:56    367s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 03:46:56    367s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 03:46:56    367s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 03:46:56    367s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 03:46:56    367s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 03:46:56    367s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 03:46:56    367s] (I)      +----+------------------+----------------------------+
[01/24 03:46:56    367s] [NR-eGR] Read 4539 PG shapes
[01/24 03:46:56    367s] [NR-eGR] Read 0 clock shapes
[01/24 03:46:56    367s] [NR-eGR] Read 0 other shapes
[01/24 03:46:56    367s] [NR-eGR] #Routing Blockages  : 0
[01/24 03:46:56    367s] [NR-eGR] #Instance Blockages : 344755
[01/24 03:46:56    367s] [NR-eGR] #PG Blockages       : 4539
[01/24 03:46:56    367s] [NR-eGR] #Halo Blockages     : 0
[01/24 03:46:56    367s] [NR-eGR] #Boundary Blockages : 0
[01/24 03:46:56    367s] [NR-eGR] #Clock Blockages    : 0
[01/24 03:46:56    367s] [NR-eGR] #Other Blockages    : 0
[01/24 03:46:56    367s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 03:46:56    367s] [NR-eGR] Num Prerouted Nets = 67  Num Prerouted Wires = 11898
[01/24 03:46:56    367s] [NR-eGR] Read 10121 nets ( ignored 67 )
[01/24 03:46:56    367s] (I)      early_global_route_priority property id does not exist.
[01/24 03:46:56    367s] (I)      Read Num Blocks=349294  Num Prerouted Wires=11898  Num CS=0
[01/24 03:46:56    367s] (I)      Layer 0 (H) : #blockages 345330 : #preroutes 1969
[01/24 03:46:56    367s] (I)      Layer 1 (V) : #blockages 460 : #preroutes 3376
[01/24 03:46:56    367s] (I)      Layer 2 (H) : #blockages 460 : #preroutes 1859
[01/24 03:46:56    367s] (I)      Layer 3 (V) : #blockages 460 : #preroutes 2059
[01/24 03:46:56    367s] (I)      Layer 4 (H) : #blockages 460 : #preroutes 2343
[01/24 03:46:56    367s] (I)      Layer 5 (V) : #blockages 460 : #preroutes 287
[01/24 03:46:56    367s] (I)      Layer 6 (H) : #blockages 460 : #preroutes 5
[01/24 03:46:56    367s] (I)      Layer 7 (V) : #blockages 460 : #preroutes 0
[01/24 03:46:56    367s] (I)      Layer 8 (H) : #blockages 460 : #preroutes 0
[01/24 03:46:56    367s] (I)      Layer 9 (V) : #blockages 254 : #preroutes 0
[01/24 03:46:56    367s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 03:46:56    367s] (I)      Number of ignored nets                =     67
[01/24 03:46:56    367s] (I)      Number of connected nets              =      0
[01/24 03:46:56    367s] (I)      Number of fixed nets                  =     67.  Ignored: Yes
[01/24 03:46:56    367s] (I)      Number of clock nets                  =     67.  Ignored: No
[01/24 03:46:56    367s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 03:46:56    367s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 03:46:56    367s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 03:46:56    367s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 03:46:56    367s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 03:46:56    367s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 03:46:56    367s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 03:46:56    367s] (I)      Ndr track 0 does not exist
[01/24 03:46:56    367s] (I)      ---------------------Grid Graph Info--------------------
[01/24 03:46:56    367s] (I)      Routing area        : (0, 0) - (458400, 449920)
[01/24 03:46:56    367s] (I)      Core area           : (30000, 30020) - (428400, 419900)
[01/24 03:46:56    367s] (I)      Site width          :   400  (dbu)
[01/24 03:46:56    367s] (I)      Row height          :  3420  (dbu)
[01/24 03:46:56    367s] (I)      GCell row height    :  3420  (dbu)
[01/24 03:46:56    367s] (I)      GCell width         :  3420  (dbu)
[01/24 03:46:56    367s] (I)      GCell height        :  3420  (dbu)
[01/24 03:46:56    367s] (I)      Grid                :   134   131    11
[01/24 03:46:56    367s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 03:46:56    367s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 03:46:56    367s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 03:46:56    367s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 03:46:56    367s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 03:46:56    367s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 03:46:56    367s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/24 03:46:56    367s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 03:46:56    367s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 03:46:56    367s] (I)      Total num of tracks :  1184  1146  1184  1146  1184  1146  1184  1146  1184   457   473
[01/24 03:46:56    367s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 03:46:56    367s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 03:46:56    367s] (I)      --------------------------------------------------------
[01/24 03:46:56    367s] 
[01/24 03:46:56    367s] [NR-eGR] ============ Routing rule table ============
[01/24 03:46:56    367s] [NR-eGR] Rule id: 1  Nets: 10054
[01/24 03:46:56    367s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 03:46:56    367s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/24 03:46:56    367s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/24 03:46:56    367s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/24 03:46:56    367s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/24 03:46:56    367s] [NR-eGR] ========================================
[01/24 03:46:56    367s] [NR-eGR] 
[01/24 03:46:56    367s] (I)      =============== Blocked Tracks ===============
[01/24 03:46:56    367s] (I)      +-------+---------+----------+---------------+
[01/24 03:46:56    367s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 03:46:56    367s] (I)      +-------+---------+----------+---------------+
[01/24 03:46:56    367s] (I)      |     1 |  158656 |   110541 |        69.67% |
[01/24 03:46:56    367s] (I)      |     2 |  150126 |     7820 |         5.21% |
[01/24 03:46:56    367s] (I)      |     3 |  158656 |     1150 |         0.72% |
[01/24 03:46:56    367s] (I)      |     4 |  150126 |     7820 |         5.21% |
[01/24 03:46:56    367s] (I)      |     5 |  158656 |     1150 |         0.72% |
[01/24 03:46:56    367s] (I)      |     6 |  150126 |     7820 |         5.21% |
[01/24 03:46:56    367s] (I)      |     7 |  158656 |     1150 |         0.72% |
[01/24 03:46:56    367s] (I)      |     8 |  150126 |     7820 |         5.21% |
[01/24 03:46:56    367s] (I)      |     9 |  158656 |     2300 |         1.45% |
[01/24 03:46:56    367s] (I)      |    10 |   59867 |     3968 |         6.63% |
[01/24 03:46:56    367s] (I)      |    11 |   63382 |    11132 |        17.56% |
[01/24 03:46:56    367s] (I)      +-------+---------+----------+---------------+
[01/24 03:46:56    367s] (I)      Finished Import and model ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2173.21 MB )
[01/24 03:46:56    367s] (I)      Reset routing kernel
[01/24 03:46:56    367s] (I)      Started Global Routing ( Curr Mem: 2173.21 MB )
[01/24 03:46:56    367s] (I)      totalPins=32842  totalGlobalPin=31539 (96.03%)
[01/24 03:46:56    367s] (I)      total 2D Cap : 1377786 = (730583 H, 647203 V)
[01/24 03:46:56    367s] [NR-eGR] Layer group 1: route 10054 net(s) in layer range [1, 11]
[01/24 03:46:56    367s] (I)      
[01/24 03:46:56    367s] (I)      ============  Phase 1a Route ============
[01/24 03:46:56    367s] (I)      Usage: 92804 = (51346 H, 41458 V) = (7.03% H, 6.41% V) = (8.780e+04um H, 7.089e+04um V)
[01/24 03:46:56    367s] (I)      
[01/24 03:46:56    367s] (I)      ============  Phase 1b Route ============
[01/24 03:46:56    367s] (I)      Usage: 92804 = (51346 H, 41458 V) = (7.03% H, 6.41% V) = (8.780e+04um H, 7.089e+04um V)
[01/24 03:46:56    367s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.586948e+05um
[01/24 03:46:56    367s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 03:46:56    367s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 03:46:56    367s] (I)      
[01/24 03:46:56    367s] (I)      ============  Phase 1c Route ============
[01/24 03:46:56    367s] (I)      Usage: 92804 = (51346 H, 41458 V) = (7.03% H, 6.41% V) = (8.780e+04um H, 7.089e+04um V)
[01/24 03:46:56    367s] (I)      
[01/24 03:46:56    367s] (I)      ============  Phase 1d Route ============
[01/24 03:46:56    367s] (I)      Usage: 92804 = (51346 H, 41458 V) = (7.03% H, 6.41% V) = (8.780e+04um H, 7.089e+04um V)
[01/24 03:46:56    367s] (I)      
[01/24 03:46:56    367s] (I)      ============  Phase 1e Route ============
[01/24 03:46:56    367s] (I)      Usage: 92804 = (51346 H, 41458 V) = (7.03% H, 6.41% V) = (8.780e+04um H, 7.089e+04um V)
[01/24 03:46:56    367s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.586948e+05um
[01/24 03:46:56    367s] (I)      
[01/24 03:46:56    367s] (I)      ============  Phase 1l Route ============
[01/24 03:46:56    367s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 03:46:56    367s] (I)      Layer  1:      48153        78        16       99855       56952    (63.68%) 
[01/24 03:46:56    367s] (I)      Layer  2:     146869     37208         6           0      148941    ( 0.00%) 
[01/24 03:46:56    367s] (I)      Layer  3:     156396     39540         0           0      156807    ( 0.00%) 
[01/24 03:46:56    367s] (I)      Layer  4:     146869     13009         0           0      148941    ( 0.00%) 
[01/24 03:46:56    367s] (I)      Layer  5:     156396     10415         0           0      156807    ( 0.00%) 
[01/24 03:46:56    367s] (I)      Layer  6:     146869      3885         0           0      148941    ( 0.00%) 
[01/24 03:46:56    367s] (I)      Layer  7:     156396       425         0           0      156807    ( 0.00%) 
[01/24 03:46:56    367s] (I)      Layer  8:     146869       137         0           0      148941    ( 0.00%) 
[01/24 03:46:56    367s] (I)      Layer  9:     155549       122         0           0      156807    ( 0.00%) 
[01/24 03:46:56    367s] (I)      Layer 10:      55446         6         0        2969       56608    ( 4.98%) 
[01/24 03:46:56    367s] (I)      Layer 11:      51790         0         0        7204       55519    (11.48%) 
[01/24 03:46:56    367s] (I)      Total:       1367602    104825        22      110026     1392070    ( 7.32%) 
[01/24 03:46:56    367s] (I)      
[01/24 03:46:56    367s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 03:46:56    367s] [NR-eGR]                        OverCon           OverCon            
[01/24 03:46:56    367s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/24 03:46:56    367s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/24 03:46:56    367s] [NR-eGR] ---------------------------------------------------------------
[01/24 03:46:56    367s] [NR-eGR]  Metal1 ( 1)        15( 0.24%)         0( 0.00%)   ( 0.24%) 
[01/24 03:46:56    367s] [NR-eGR]  Metal2 ( 2)         6( 0.03%)         0( 0.00%)   ( 0.03%) 
[01/24 03:46:56    367s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:56    367s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:56    367s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:56    367s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:56    367s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:56    367s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:56    367s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:56    367s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:56    367s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:46:56    367s] [NR-eGR] ---------------------------------------------------------------
[01/24 03:46:56    367s] [NR-eGR]        Total        21( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/24 03:46:56    367s] [NR-eGR] 
[01/24 03:46:56    367s] (I)      Finished Global Routing ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2173.21 MB )
[01/24 03:46:56    367s] (I)      total 2D Cap : 1379005 = (731110 H, 647895 V)
[01/24 03:46:56    367s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 03:46:56    367s] Early Global Route congestion estimation runtime: 0.40 seconds, mem = 2173.2M
[01/24 03:46:56    367s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.400, REAL:0.400, MEM:2173.2M, EPOCH TIME: 1706060816.717607
[01/24 03:46:56    367s] OPERPROF: Starting HotSpotCal at level 1, MEM:2173.2M, EPOCH TIME: 1706060816.717678
[01/24 03:46:56    367s] [hotspot] +------------+---------------+---------------+
[01/24 03:46:56    367s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 03:46:56    367s] [hotspot] +------------+---------------+---------------+
[01/24 03:46:56    367s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 03:46:56    367s] [hotspot] +------------+---------------+---------------+
[01/24 03:46:56    367s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 03:46:56    367s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 03:46:56    367s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2173.2M, EPOCH TIME: 1706060816.719838
[01/24 03:46:56    367s] Skipped repairing congestion.
[01/24 03:46:56    367s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2173.2M, EPOCH TIME: 1706060816.719993
[01/24 03:46:56    367s] Starting Early Global Route wiring: mem = 2173.2M
[01/24 03:46:56    367s] (I)      ============= Track Assignment ============
[01/24 03:46:56    367s] (I)      Started Track Assignment (1T) ( Curr Mem: 2173.21 MB )
[01/24 03:46:56    367s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 03:46:56    367s] (I)      Run Multi-thread track assignment
[01/24 03:46:56    367s] (I)      Finished Track Assignment (1T) ( CPU: 0.13 sec, Real: 0.12 sec, Curr Mem: 2173.21 MB )
[01/24 03:46:56    367s] (I)      Started Export ( Curr Mem: 2173.21 MB )
[01/24 03:46:56    367s] [NR-eGR]                  Length (um)   Vias 
[01/24 03:46:56    367s] [NR-eGR] ------------------------------------
[01/24 03:46:56    367s] [NR-eGR]  Metal1   (1H)         12140  35388 
[01/24 03:46:56    367s] [NR-eGR]  Metal2   (2V)         52440  24656 
[01/24 03:46:56    367s] [NR-eGR]  Metal3   (3H)         65057   5104 
[01/24 03:46:56    367s] [NR-eGR]  Metal4   (4V)         21384   2774 
[01/24 03:46:56    367s] [NR-eGR]  Metal5   (5H)         17788   1458 
[01/24 03:46:56    367s] [NR-eGR]  Metal6   (6V)          6596     73 
[01/24 03:46:56    367s] [NR-eGR]  Metal7   (7H)           788     35 
[01/24 03:46:56    367s] [NR-eGR]  Metal8   (8V)           219     27 
[01/24 03:46:56    367s] [NR-eGR]  Metal9   (9H)           217      9 
[01/24 03:46:56    367s] [NR-eGR]  Metal10  (10V)            0      7 
[01/24 03:46:56    367s] [NR-eGR]  Metal11  (11H)            7      0 
[01/24 03:46:56    367s] [NR-eGR] ------------------------------------
[01/24 03:46:56    367s] [NR-eGR]           Total       176636  69531 
[01/24 03:46:56    367s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:46:56    367s] [NR-eGR] Total half perimeter of net bounding box: 150607um
[01/24 03:46:56    367s] [NR-eGR] Total length: 176636um, number of vias: 69531
[01/24 03:46:56    367s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:46:56    367s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/24 03:46:56    367s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:46:56    367s] (I)      Finished Export ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 2173.21 MB )
[01/24 03:46:56    367s] Early Global Route wiring runtime: 0.24 seconds, mem = 2157.2M
[01/24 03:46:56    367s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.230, REAL:0.236, MEM:2157.2M, EPOCH TIME: 1706060816.956169
[01/24 03:46:56    367s] Tdgp not successfully inited but do clear! skip clearing
[01/24 03:46:56    367s] End of congRepair (cpu=0:00:00.7, real=0:00:00.0)
[01/24 03:46:56    367s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:06:07.6/0:28:36.6 (0.2), mem = 2157.2M
[01/24 03:46:56    367s] 
[01/24 03:46:56    367s] =============================================================================================
[01/24 03:46:56    367s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.35-s114_1
[01/24 03:46:56    367s] =============================================================================================
[01/24 03:46:56    367s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:46:56    367s] ---------------------------------------------------------------------------------------------
[01/24 03:46:56    367s] [ MISC                   ]          0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:46:56    367s] ---------------------------------------------------------------------------------------------
[01/24 03:46:56    367s]  IncrReplace #1 TOTAL               0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:46:56    367s] ---------------------------------------------------------------------------------------------
[01/24 03:46:56    367s] 
[01/24 03:46:56    367s]     Congestion Repair done. (took cpu=0:00:00.7 real=0:00:00.7)
[01/24 03:46:56    367s]   CCOpt: Starting congestion repair using flow wrapper done.
[01/24 03:46:56    367s] OPERPROF: Starting DPlace-Init at level 1, MEM:2157.2M, EPOCH TIME: 1706060816.987921
[01/24 03:46:56    367s] Processing tracks to init pin-track alignment.
[01/24 03:46:56    367s] z: 2, totalTracks: 1
[01/24 03:46:56    367s] z: 4, totalTracks: 1
[01/24 03:46:56    367s] z: 6, totalTracks: 1
[01/24 03:46:56    367s] z: 8, totalTracks: 1
[01/24 03:46:56    367s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:46:56    367s] All LLGs are deleted
[01/24 03:46:56    367s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:56    367s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:56    367s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2157.2M, EPOCH TIME: 1706060816.995854
[01/24 03:46:56    367s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2157.2M, EPOCH TIME: 1706060816.996230
[01/24 03:46:56    367s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2157.2M, EPOCH TIME: 1706060816.998763
[01/24 03:46:56    367s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:56    367s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:46:57    367s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2157.2M, EPOCH TIME: 1706060817.000601
[01/24 03:46:57    367s] Max number of tech site patterns supported in site array is 256.
[01/24 03:46:57    367s] Core basic site is CoreSite
[01/24 03:46:57    367s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2157.2M, EPOCH TIME: 1706060817.028798
[01/24 03:46:57    367s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 03:46:57    367s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 03:46:57    367s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:2157.2M, EPOCH TIME: 1706060817.030909
[01/24 03:46:57    367s] Fast DP-INIT is on for default
[01/24 03:46:57    367s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 03:46:57    367s] Atter site array init, number of instance map data is 0.
[01/24 03:46:57    367s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.034, MEM:2157.2M, EPOCH TIME: 1706060817.034649
[01/24 03:46:57    367s] 
[01/24 03:46:57    367s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:46:57    367s] OPERPROF:     Starting CMU at level 3, MEM:2157.2M, EPOCH TIME: 1706060817.039739
[01/24 03:46:57    367s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2157.2M, EPOCH TIME: 1706060817.040885
[01/24 03:46:57    367s] 
[01/24 03:46:57    367s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:46:57    367s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.043, MEM:2157.2M, EPOCH TIME: 1706060817.042163
[01/24 03:46:57    367s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2157.2M, EPOCH TIME: 1706060817.042253
[01/24 03:46:57    367s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2157.2M, EPOCH TIME: 1706060817.042323
[01/24 03:46:57    367s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2157.2MB).
[01/24 03:46:57    367s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.056, MEM:2157.2M, EPOCH TIME: 1706060817.043895
[01/24 03:46:57    367s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.3 real=0:00:01.3)
[01/24 03:46:57    367s]   Leaving CCOpt scope - extractRC...
[01/24 03:46:57    367s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/24 03:46:57    367s] Extraction called for design 'picorv32' of instances=9184 and nets=10363 using extraction engine 'preRoute' .
[01/24 03:46:57    367s] PreRoute RC Extraction called for design picorv32.
[01/24 03:46:57    367s] RC Extraction called in multi-corner(1) mode.
[01/24 03:46:57    367s] RCMode: PreRoute
[01/24 03:46:57    367s]       RC Corner Indexes            0   
[01/24 03:46:57    367s] Capacitance Scaling Factor   : 1.00000 
[01/24 03:46:57    367s] Resistance Scaling Factor    : 1.00000 
[01/24 03:46:57    367s] Clock Cap. Scaling Factor    : 1.00000 
[01/24 03:46:57    367s] Clock Res. Scaling Factor    : 1.00000 
[01/24 03:46:57    367s] Shrink Factor                : 1.00000
[01/24 03:46:57    367s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/24 03:46:57    367s] Using Quantus QRC technology file ...
[01/24 03:46:57    367s] 
[01/24 03:46:57    367s] Trim Metal Layers:
[01/24 03:46:57    367s] LayerId::1 widthSet size::2
[01/24 03:46:57    367s] LayerId::2 widthSet size::2
[01/24 03:46:57    367s] LayerId::3 widthSet size::2
[01/24 03:46:57    367s] LayerId::4 widthSet size::2
[01/24 03:46:57    367s] LayerId::5 widthSet size::2
[01/24 03:46:57    367s] LayerId::6 widthSet size::2
[01/24 03:46:57    367s] LayerId::7 widthSet size::2
[01/24 03:46:57    367s] LayerId::8 widthSet size::2
[01/24 03:46:57    367s] LayerId::9 widthSet size::2
[01/24 03:46:57    367s] LayerId::10 widthSet size::2
[01/24 03:46:57    367s] LayerId::11 widthSet size::2
[01/24 03:46:57    367s] Updating RC grid for preRoute extraction ...
[01/24 03:46:57    367s] eee: pegSigSF::1.070000
[01/24 03:46:57    367s] Initializing multi-corner resistance tables ...
[01/24 03:46:57    367s] eee: l::1 avDens::0.129797 usedTrk::2172.797427 availTrk::16740.000000 sigTrk::2172.797427
[01/24 03:46:57    367s] eee: l::2 avDens::0.240758 usedTrk::3087.718305 availTrk::12825.000000 sigTrk::3087.718305
[01/24 03:46:57    367s] eee: l::3 avDens::0.284425 usedTrk::3814.135000 availTrk::13410.000000 sigTrk::3814.135000
[01/24 03:46:57    367s] eee: l::4 avDens::0.104572 usedTrk::1260.673743 availTrk::12055.500000 sigTrk::1260.673743
[01/24 03:46:57    367s] eee: l::5 avDens::0.082643 usedTrk::1041.303923 availTrk::12600.000000 sigTrk::1041.303923
[01/24 03:46:57    367s] eee: l::6 avDens::0.036984 usedTrk::385.784241 availTrk::10431.000000 sigTrk::385.784241
[01/24 03:46:57    367s] eee: l::7 avDens::0.019684 usedTrk::46.060819 availTrk::2340.000000 sigTrk::46.060819
[01/24 03:46:57    367s] eee: l::8 avDens::0.013639 usedTrk::12.827778 availTrk::940.500000 sigTrk::12.827778
[01/24 03:46:57    367s] eee: l::9 avDens::0.014081 usedTrk::12.672515 availTrk::900.000000 sigTrk::12.672515
[01/24 03:46:57    367s] eee: l::10 avDens::0.059638 usedTrk::79.545351 availTrk::1333.800000 sigTrk::79.545351
[01/24 03:46:57    367s] eee: l::11 avDens::0.054454 usedTrk::139.185117 availTrk::2556.000000 sigTrk::139.185117
[01/24 03:46:57    367s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:46:57    367s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.261305 uaWl=1.000000 uaWlH=0.236969 aWlH=0.000000 lMod=0 pMax=0.819100 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 03:46:57    367s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2157.215M)
[01/24 03:46:57    367s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/24 03:46:57    367s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:46:57    367s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/24 03:46:57    367s] End AAE Lib Interpolated Model. (MEM=2157.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:46:57    367s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:46:57    367s]   Clock DAG stats after clustering cong repair call:
[01/24 03:46:57    367s]     cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:46:57    367s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:46:57    367s]     misc counts      : r=1, pp=0
[01/24 03:46:57    367s]     cell areas       : b=18.810um^2, i=0.000um^2, icg=408.690um^2, dcg=0.000um^2, l=0.000um^2, total=427.500um^2
[01/24 03:46:57    367s]     cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:46:57    367s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:46:57    367s]     wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.721pF, total=0.786pF
[01/24 03:46:57    367s]     wire lengths     : top=0.000um, trunk=874.989um, leaf=9210.738um, total=10085.726um
[01/24 03:46:57    367s]     hp wire lengths  : top=0.000um, trunk=420.100um, leaf=5866.505um, total=6286.605um
[01/24 03:46:57    367s]   Clock DAG net violations after clustering cong repair call:
[01/24 03:46:57    367s]     Remaining Transition : {count=5, worst=[0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.001ns sum=0.009ns
[01/24 03:46:57    367s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[01/24 03:46:57    367s]     Trunk : target=0.200ns count=4 avg=0.162ns sd=0.011ns min=0.152ns max=0.172ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:46:57    367s]     Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.052ns min=0.047ns max=0.203ns {16 <= 0.120ns, 4 <= 0.160ns, 26 <= 0.180ns, 8 <= 0.190ns, 4 <= 0.200ns} {5 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 03:46:57    367s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[01/24 03:46:57    367s]      Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
[01/24 03:46:57    367s]      ICGs: TLATNTSCAX20: 1 TLATNTSCAX8: 1 TLATNTSCAX6: 4 TLATNTSCAX4: 2 TLATNTSCAX3: 33 TLATNTSCAX2: 17 
[01/24 03:46:57    367s]   Clock DAG hash after clustering cong repair call: 15045573162044911822 15005167353165304706
[01/24 03:46:57    367s]   CTS services accumulated run-time stats after clustering cong repair call:
[01/24 03:46:57    367s]     delay calculator: calls=6575, total_wall_time=0.162s, mean_wall_time=0.025ms
[01/24 03:46:57    367s]     legalizer: calls=973, total_wall_time=0.014s, mean_wall_time=0.015ms
[01/24 03:46:57    367s]     steiner router: calls=6623, total_wall_time=0.296s, mean_wall_time=0.045ms
[01/24 03:46:57    367s]   Primary reporting skew groups after clustering cong repair call:
[01/24 03:46:57    367s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.397, max=0.559, avg=0.522, sd=0.046], skew [0.163 vs 0.200], 100% {0.397, 0.559} (wid=0.006 ws=0.004) (gid=0.555 gs=0.160)
[01/24 03:46:57    368s]         min path sink: count_cycle_reg[23]/CK
[01/24 03:46:57    368s]         max path sink: genblk2.pcpi_div_quotient_msk_reg[31]/CK
[01/24 03:46:57    368s]   Skew group summary after clustering cong repair call:
[01/24 03:46:57    368s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.397, max=0.559, avg=0.522, sd=0.046], skew [0.163 vs 0.200], 100% {0.397, 0.559} (wid=0.006 ws=0.004) (gid=0.555 gs=0.160)
[01/24 03:46:57    368s]   CongRepair After Initial Clustering done. (took cpu=0:00:01.6 real=0:00:01.6)
[01/24 03:46:57    368s]   Stage::Clustering done. (took cpu=0:00:03.6 real=0:00:03.6)
[01/24 03:46:57    368s]   Stage::DRV Fixing...
[01/24 03:46:57    368s]   Fixing clock tree slew time and max cap violations...
[01/24 03:46:57    368s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 15045573162044911822 15005167353165304706
[01/24 03:46:57    368s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[01/24 03:46:57    368s]       delay calculator: calls=6575, total_wall_time=0.162s, mean_wall_time=0.025ms
[01/24 03:46:57    368s]       legalizer: calls=973, total_wall_time=0.014s, mean_wall_time=0.015ms
[01/24 03:46:57    368s]       steiner router: calls=6623, total_wall_time=0.296s, mean_wall_time=0.045ms
[01/24 03:46:57    368s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/24 03:46:57    368s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[01/24 03:46:57    368s]       cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:46:57    368s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:46:57    368s]       misc counts      : r=1, pp=0
[01/24 03:46:57    368s]       cell areas       : b=19.152um^2, i=0.000um^2, icg=425.106um^2, dcg=0.000um^2, l=0.000um^2, total=444.258um^2
[01/24 03:46:57    368s]       cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:46:57    368s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:46:57    368s]       wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.720pF, total=0.784pF
[01/24 03:46:57    368s]       wire lengths     : top=0.000um, trunk=864.938um, leaf=9202.613um, total=10067.551um
[01/24 03:46:57    368s]       hp wire lengths  : top=0.000um, trunk=405.300um, leaf=5877.595um, total=6282.895um
[01/24 03:46:57    368s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[01/24 03:46:57    368s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[01/24 03:46:57    368s]       Trunk : target=0.200ns count=4 avg=0.161ns sd=0.015ns min=0.144ns max=0.175ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:46:57    368s]       Leaf  : target=0.200ns count=63 avg=0.143ns sd=0.053ns min=0.047ns max=0.200ns {18 <= 0.120ns, 4 <= 0.160ns, 27 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:46:57    368s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[01/24 03:46:57    368s]        Bufs: CLKBUFX4: 8 
[01/24 03:46:57    368s]        ICGs: TLATNTSCAX20: 3 TLATNTSCAX8: 1 TLATNTSCAX6: 4 TLATNTSCAX4: 2 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:46:57    368s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 10130491155332132123 4747346929446047647
[01/24 03:46:57    368s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[01/24 03:46:57    368s]       delay calculator: calls=6826, total_wall_time=0.179s, mean_wall_time=0.026ms
[01/24 03:46:57    368s]       legalizer: calls=987, total_wall_time=0.017s, mean_wall_time=0.017ms
[01/24 03:46:57    368s]       steiner router: calls=6655, total_wall_time=0.314s, mean_wall_time=0.047ms
[01/24 03:46:57    368s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[01/24 03:46:57    368s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.563], skew [0.175 vs 0.200]
[01/24 03:46:57    368s]           min path sink: count_cycle_reg[23]/CK
[01/24 03:46:57    368s]           max path sink: cpuregs_reg[25][30]/CK
[01/24 03:46:57    368s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[01/24 03:46:57    368s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.563], skew [0.175 vs 0.200]
[01/24 03:46:57    368s]     Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:46:57    368s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/24 03:46:57    368s]   Fixing clock tree slew time and max cap violations - detailed pass...
[01/24 03:46:57    368s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 10130491155332132123 4747346929446047647
[01/24 03:46:57    368s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/24 03:46:57    368s]       delay calculator: calls=6826, total_wall_time=0.179s, mean_wall_time=0.026ms
[01/24 03:46:57    368s]       legalizer: calls=987, total_wall_time=0.017s, mean_wall_time=0.017ms
[01/24 03:46:57    368s]       steiner router: calls=6655, total_wall_time=0.314s, mean_wall_time=0.047ms
[01/24 03:46:57    368s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/24 03:46:57    368s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/24 03:46:57    368s]       cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:46:57    368s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:46:57    368s]       misc counts      : r=1, pp=0
[01/24 03:46:57    368s]       cell areas       : b=19.152um^2, i=0.000um^2, icg=425.106um^2, dcg=0.000um^2, l=0.000um^2, total=444.258um^2
[01/24 03:46:57    368s]       cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:46:57    368s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:46:57    368s]       wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.720pF, total=0.784pF
[01/24 03:46:57    368s]       wire lengths     : top=0.000um, trunk=864.938um, leaf=9202.613um, total=10067.551um
[01/24 03:46:57    368s]       hp wire lengths  : top=0.000um, trunk=405.300um, leaf=5877.595um, total=6282.895um
[01/24 03:46:57    368s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[01/24 03:46:57    368s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/24 03:46:57    368s]       Trunk : target=0.200ns count=4 avg=0.161ns sd=0.015ns min=0.144ns max=0.175ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:46:57    368s]       Leaf  : target=0.200ns count=63 avg=0.143ns sd=0.053ns min=0.047ns max=0.200ns {18 <= 0.120ns, 4 <= 0.160ns, 27 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:46:57    368s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[01/24 03:46:57    368s]        Bufs: CLKBUFX4: 8 
[01/24 03:46:57    368s]        ICGs: TLATNTSCAX20: 3 TLATNTSCAX8: 1 TLATNTSCAX6: 4 TLATNTSCAX4: 2 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:46:57    368s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 10130491155332132123 4747346929446047647
[01/24 03:46:57    368s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/24 03:46:57    368s]       delay calculator: calls=6826, total_wall_time=0.179s, mean_wall_time=0.026ms
[01/24 03:46:57    368s]       legalizer: calls=987, total_wall_time=0.017s, mean_wall_time=0.017ms
[01/24 03:46:57    368s]       steiner router: calls=6655, total_wall_time=0.314s, mean_wall_time=0.047ms
[01/24 03:46:57    368s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/24 03:46:57    368s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.563, avg=0.521, sd=0.049], skew [0.175 vs 0.200], 100% {0.388, 0.563} (wid=0.006 ws=0.004) (gid=0.560 gs=0.174)
[01/24 03:46:57    368s]           min path sink: count_cycle_reg[23]/CK
[01/24 03:46:57    368s]           max path sink: cpuregs_reg[25][30]/CK
[01/24 03:46:57    368s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/24 03:46:57    368s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.563, avg=0.521, sd=0.049], skew [0.175 vs 0.200], 100% {0.388, 0.563} (wid=0.006 ws=0.004) (gid=0.560 gs=0.174)
[01/24 03:46:57    368s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:46:57    368s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:46:57    368s]   Stage::DRV Fixing done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/24 03:46:57    368s]   Stage::Insertion Delay Reduction...
[01/24 03:46:57    368s]   Removing unnecessary root buffering...
[01/24 03:46:57    368s]     Clock DAG hash before 'Removing unnecessary root buffering': 10130491155332132123 4747346929446047647
[01/24 03:46:57    368s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[01/24 03:46:57    368s]       delay calculator: calls=6826, total_wall_time=0.179s, mean_wall_time=0.026ms
[01/24 03:46:57    368s]       legalizer: calls=987, total_wall_time=0.017s, mean_wall_time=0.017ms
[01/24 03:46:57    368s]       steiner router: calls=6655, total_wall_time=0.314s, mean_wall_time=0.047ms
[01/24 03:46:57    368s]     Clock DAG stats after 'Removing unnecessary root buffering':
[01/24 03:46:57    368s]       cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:46:57    368s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:46:57    368s]       misc counts      : r=1, pp=0
[01/24 03:46:57    368s]       cell areas       : b=19.152um^2, i=0.000um^2, icg=425.106um^2, dcg=0.000um^2, l=0.000um^2, total=444.258um^2
[01/24 03:46:57    368s]       cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:46:57    368s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:46:57    368s]       wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.720pF, total=0.784pF
[01/24 03:46:57    368s]       wire lengths     : top=0.000um, trunk=864.938um, leaf=9202.613um, total=10067.551um
[01/24 03:46:57    368s]       hp wire lengths  : top=0.000um, trunk=405.300um, leaf=5877.595um, total=6282.895um
[01/24 03:46:57    368s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[01/24 03:46:57    368s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[01/24 03:46:57    368s]       Trunk : target=0.200ns count=4 avg=0.161ns sd=0.015ns min=0.144ns max=0.175ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:46:57    368s]       Leaf  : target=0.200ns count=63 avg=0.143ns sd=0.053ns min=0.047ns max=0.200ns {18 <= 0.120ns, 4 <= 0.160ns, 27 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:46:57    368s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[01/24 03:46:57    368s]        Bufs: CLKBUFX4: 8 
[01/24 03:46:57    368s]        ICGs: TLATNTSCAX20: 3 TLATNTSCAX8: 1 TLATNTSCAX6: 4 TLATNTSCAX4: 2 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:46:57    368s]     Clock DAG hash after 'Removing unnecessary root buffering': 10130491155332132123 4747346929446047647
[01/24 03:46:57    368s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[01/24 03:46:57    368s]       delay calculator: calls=6826, total_wall_time=0.179s, mean_wall_time=0.026ms
[01/24 03:46:57    368s]       legalizer: calls=987, total_wall_time=0.017s, mean_wall_time=0.017ms
[01/24 03:46:57    368s]       steiner router: calls=6655, total_wall_time=0.314s, mean_wall_time=0.047ms
[01/24 03:46:57    368s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[01/24 03:46:57    368s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.563], skew [0.175 vs 0.200]
[01/24 03:46:57    368s]           min path sink: count_cycle_reg[23]/CK
[01/24 03:46:57    368s]           max path sink: cpuregs_reg[25][30]/CK
[01/24 03:46:57    368s]     Skew group summary after 'Removing unnecessary root buffering':
[01/24 03:46:57    368s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.563], skew [0.175 vs 0.200]
[01/24 03:46:57    368s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:46:57    368s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:46:57    368s]   Removing unconstrained drivers...
[01/24 03:46:57    368s]     Clock DAG hash before 'Removing unconstrained drivers': 10130491155332132123 4747346929446047647
[01/24 03:46:57    368s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[01/24 03:46:57    368s]       delay calculator: calls=6826, total_wall_time=0.179s, mean_wall_time=0.026ms
[01/24 03:46:57    368s]       legalizer: calls=987, total_wall_time=0.017s, mean_wall_time=0.017ms
[01/24 03:46:57    368s]       steiner router: calls=6655, total_wall_time=0.314s, mean_wall_time=0.047ms
[01/24 03:46:57    368s]     Clock DAG stats after 'Removing unconstrained drivers':
[01/24 03:46:57    368s]       cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:46:57    368s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:46:57    368s]       misc counts      : r=1, pp=0
[01/24 03:46:57    368s]       cell areas       : b=19.152um^2, i=0.000um^2, icg=425.106um^2, dcg=0.000um^2, l=0.000um^2, total=444.258um^2
[01/24 03:46:57    368s]       cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:46:57    368s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:46:57    368s]       wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.720pF, total=0.784pF
[01/24 03:46:57    368s]       wire lengths     : top=0.000um, trunk=864.938um, leaf=9202.613um, total=10067.551um
[01/24 03:46:57    368s]       hp wire lengths  : top=0.000um, trunk=405.300um, leaf=5877.595um, total=6282.895um
[01/24 03:46:57    368s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[01/24 03:46:57    368s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[01/24 03:46:57    368s]       Trunk : target=0.200ns count=4 avg=0.161ns sd=0.015ns min=0.144ns max=0.175ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:46:57    368s]       Leaf  : target=0.200ns count=63 avg=0.143ns sd=0.053ns min=0.047ns max=0.200ns {18 <= 0.120ns, 4 <= 0.160ns, 27 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:46:57    368s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[01/24 03:46:57    368s]        Bufs: CLKBUFX4: 8 
[01/24 03:46:57    368s]        ICGs: TLATNTSCAX20: 3 TLATNTSCAX8: 1 TLATNTSCAX6: 4 TLATNTSCAX4: 2 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:46:57    368s]     Clock DAG hash after 'Removing unconstrained drivers': 10130491155332132123 4747346929446047647
[01/24 03:46:57    368s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[01/24 03:46:57    368s]       delay calculator: calls=6826, total_wall_time=0.179s, mean_wall_time=0.026ms
[01/24 03:46:57    368s]       legalizer: calls=987, total_wall_time=0.017s, mean_wall_time=0.017ms
[01/24 03:46:57    368s]       steiner router: calls=6655, total_wall_time=0.314s, mean_wall_time=0.047ms
[01/24 03:46:57    368s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[01/24 03:46:57    368s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.563], skew [0.175 vs 0.200]
[01/24 03:46:57    368s]           min path sink: count_cycle_reg[23]/CK
[01/24 03:46:57    368s]           max path sink: cpuregs_reg[25][30]/CK
[01/24 03:46:57    368s]     Skew group summary after 'Removing unconstrained drivers':
[01/24 03:46:57    368s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.563], skew [0.175 vs 0.200]
[01/24 03:46:57    368s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:46:57    368s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:46:57    368s]   Reducing insertion delay 1...
[01/24 03:46:57    368s]     Clock DAG hash before 'Reducing insertion delay 1': 10130491155332132123 4747346929446047647
[01/24 03:46:57    368s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[01/24 03:46:57    368s]       delay calculator: calls=6826, total_wall_time=0.179s, mean_wall_time=0.026ms
[01/24 03:46:57    368s]       legalizer: calls=987, total_wall_time=0.017s, mean_wall_time=0.017ms
[01/24 03:46:57    368s]       steiner router: calls=6655, total_wall_time=0.314s, mean_wall_time=0.047ms
[01/24 03:46:57    368s]     Clock DAG stats after 'Reducing insertion delay 1':
[01/24 03:46:57    368s]       cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:46:57    368s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:46:57    368s]       misc counts      : r=1, pp=0
[01/24 03:46:57    368s]       cell areas       : b=19.152um^2, i=0.000um^2, icg=425.106um^2, dcg=0.000um^2, l=0.000um^2, total=444.258um^2
[01/24 03:46:57    368s]       cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:46:57    368s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:46:57    368s]       wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.720pF, total=0.784pF
[01/24 03:46:57    368s]       wire lengths     : top=0.000um, trunk=864.938um, leaf=9202.613um, total=10067.551um
[01/24 03:46:57    368s]       hp wire lengths  : top=0.000um, trunk=405.300um, leaf=5877.595um, total=6282.895um
[01/24 03:46:57    368s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[01/24 03:46:57    368s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[01/24 03:46:57    368s]       Trunk : target=0.200ns count=4 avg=0.161ns sd=0.015ns min=0.144ns max=0.175ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:46:57    368s]       Leaf  : target=0.200ns count=63 avg=0.143ns sd=0.053ns min=0.047ns max=0.200ns {18 <= 0.120ns, 4 <= 0.160ns, 27 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:46:57    368s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[01/24 03:46:57    368s]        Bufs: CLKBUFX4: 8 
[01/24 03:46:57    368s]        ICGs: TLATNTSCAX20: 3 TLATNTSCAX8: 1 TLATNTSCAX6: 4 TLATNTSCAX4: 2 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:46:57    368s]     Clock DAG hash after 'Reducing insertion delay 1': 10130491155332132123 4747346929446047647
[01/24 03:46:57    368s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[01/24 03:46:57    368s]       delay calculator: calls=6894, total_wall_time=0.182s, mean_wall_time=0.026ms
[01/24 03:46:57    368s]       legalizer: calls=995, total_wall_time=0.017s, mean_wall_time=0.017ms
[01/24 03:46:57    368s]       steiner router: calls=6673, total_wall_time=0.318s, mean_wall_time=0.048ms
[01/24 03:46:57    368s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[01/24 03:46:57    368s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.563], skew [0.175 vs 0.200]
[01/24 03:46:57    368s]           min path sink: count_cycle_reg[23]/CK
[01/24 03:46:57    368s]           max path sink: cpuregs_reg[25][30]/CK
[01/24 03:46:57    368s]     Skew group summary after 'Reducing insertion delay 1':
[01/24 03:46:57    368s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.563], skew [0.175 vs 0.200]
[01/24 03:46:57    368s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:46:57    368s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:46:57    368s]   Removing longest path buffering...
[01/24 03:46:57    368s]     Clock DAG hash before 'Removing longest path buffering': 10130491155332132123 4747346929446047647
[01/24 03:46:57    368s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[01/24 03:46:57    368s]       delay calculator: calls=6894, total_wall_time=0.182s, mean_wall_time=0.026ms
[01/24 03:46:57    368s]       legalizer: calls=995, total_wall_time=0.017s, mean_wall_time=0.017ms
[01/24 03:46:57    368s]       steiner router: calls=6673, total_wall_time=0.318s, mean_wall_time=0.048ms
[01/24 03:46:57    368s]     Clock DAG stats after 'Removing longest path buffering':
[01/24 03:46:57    368s]       cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:46:57    368s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:46:57    368s]       misc counts      : r=1, pp=0
[01/24 03:46:57    368s]       cell areas       : b=19.152um^2, i=0.000um^2, icg=425.106um^2, dcg=0.000um^2, l=0.000um^2, total=444.258um^2
[01/24 03:46:57    368s]       cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:46:57    368s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:46:57    368s]       wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.720pF, total=0.784pF
[01/24 03:46:57    368s]       wire lengths     : top=0.000um, trunk=864.938um, leaf=9202.613um, total=10067.551um
[01/24 03:46:57    368s]       hp wire lengths  : top=0.000um, trunk=405.300um, leaf=5877.595um, total=6282.895um
[01/24 03:46:57    368s]     Clock DAG net violations after 'Removing longest path buffering': none
[01/24 03:46:57    368s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[01/24 03:46:57    368s]       Trunk : target=0.200ns count=4 avg=0.161ns sd=0.015ns min=0.144ns max=0.175ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:46:57    368s]       Leaf  : target=0.200ns count=63 avg=0.143ns sd=0.053ns min=0.047ns max=0.200ns {18 <= 0.120ns, 4 <= 0.160ns, 27 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:46:57    368s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[01/24 03:46:57    368s]        Bufs: CLKBUFX4: 8 
[01/24 03:46:57    368s]        ICGs: TLATNTSCAX20: 3 TLATNTSCAX8: 1 TLATNTSCAX6: 4 TLATNTSCAX4: 2 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:46:57    368s]     Clock DAG hash after 'Removing longest path buffering': 10130491155332132123 4747346929446047647
[01/24 03:46:57    368s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[01/24 03:46:57    368s]       delay calculator: calls=6894, total_wall_time=0.182s, mean_wall_time=0.026ms
[01/24 03:46:57    368s]       legalizer: calls=995, total_wall_time=0.017s, mean_wall_time=0.017ms
[01/24 03:46:57    368s]       steiner router: calls=6673, total_wall_time=0.318s, mean_wall_time=0.048ms
[01/24 03:46:57    368s]     Primary reporting skew groups after 'Removing longest path buffering':
[01/24 03:46:57    368s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.563], skew [0.175 vs 0.200]
[01/24 03:46:57    368s]           min path sink: count_cycle_reg[23]/CK
[01/24 03:46:57    368s]           max path sink: cpuregs_reg[25][30]/CK
[01/24 03:46:57    368s]     Skew group summary after 'Removing longest path buffering':
[01/24 03:46:57    368s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.563], skew [0.175 vs 0.200]
[01/24 03:46:57    368s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:46:57    368s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:46:57    368s]   Reducing insertion delay 2...
[01/24 03:46:57    368s]     Clock DAG hash before 'Reducing insertion delay 2': 10130491155332132123 4747346929446047647
[01/24 03:46:57    368s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[01/24 03:46:57    368s]       delay calculator: calls=6894, total_wall_time=0.182s, mean_wall_time=0.026ms
[01/24 03:46:57    368s]       legalizer: calls=995, total_wall_time=0.017s, mean_wall_time=0.017ms
[01/24 03:46:57    368s]       steiner router: calls=6673, total_wall_time=0.318s, mean_wall_time=0.048ms
[01/24 03:46:58    369s]     Path optimization required 249 stage delay updates 
[01/24 03:46:58    369s]     Clock DAG stats after 'Reducing insertion delay 2':
[01/24 03:46:58    369s]       cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:46:58    369s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:46:58    369s]       misc counts      : r=1, pp=0
[01/24 03:46:58    369s]       cell areas       : b=19.152um^2, i=0.000um^2, icg=434.682um^2, dcg=0.000um^2, l=0.000um^2, total=453.834um^2
[01/24 03:46:58    369s]       cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:46:58    369s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:46:58    369s]       wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
[01/24 03:46:58    369s]       wire lengths     : top=0.000um, trunk=849.349um, leaf=9216.583um, total=10065.932um
[01/24 03:46:58    369s]       hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
[01/24 03:46:58    369s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[01/24 03:46:58    369s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[01/24 03:46:58    369s]       Trunk : target=0.200ns count=4 avg=0.159ns sd=0.013ns min=0.144ns max=0.170ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:46:58    369s]       Leaf  : target=0.200ns count=63 avg=0.140ns sd=0.053ns min=0.047ns max=0.200ns {20 <= 0.120ns, 5 <= 0.160ns, 24 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:46:58    369s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[01/24 03:46:58    369s]        Bufs: CLKBUFX4: 8 
[01/24 03:46:58    369s]        ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 4 TLATNTSCAX12: 1 TLATNTSCAX6: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:46:58    369s]     Clock DAG hash after 'Reducing insertion delay 2': 12912878407832841506 10537390308103522014
[01/24 03:46:58    369s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[01/24 03:46:58    369s]       delay calculator: calls=8041, total_wall_time=0.274s, mean_wall_time=0.034ms
[01/24 03:46:58    369s]       legalizer: calls=1119, total_wall_time=0.020s, mean_wall_time=0.018ms
[01/24 03:46:58    369s]       steiner router: calls=6949, total_wall_time=0.457s, mean_wall_time=0.066ms
[01/24 03:46:58    369s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[01/24 03:46:58    369s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.552, avg=0.516, sd=0.047], skew [0.164 vs 0.200], 100% {0.388, 0.552} (wid=0.006 ws=0.005) (gid=0.547 gs=0.161)
[01/24 03:46:58    369s]           min path sink: count_cycle_reg[23]/CK
[01/24 03:46:58    369s]           max path sink: decoded_imm_reg[31]/CK
[01/24 03:46:58    369s]     Skew group summary after 'Reducing insertion delay 2':
[01/24 03:46:58    369s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.552, avg=0.516, sd=0.047], skew [0.164 vs 0.200], 100% {0.388, 0.552} (wid=0.006 ws=0.005) (gid=0.547 gs=0.161)
[01/24 03:46:58    369s]     Legalizer API calls during this step: 124 succeeded with high effort: 124 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:46:58    369s]   Reducing insertion delay 2 done. (took cpu=0:00:01.1 real=0:00:01.1)
[01/24 03:46:58    369s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.3 real=0:00:01.3)
[01/24 03:46:58    369s]   CCOpt::Phase::Construction done. (took cpu=0:00:05.2 real=0:00:05.2)
[01/24 03:46:58    369s]   CCOpt::Phase::Implementation...
[01/24 03:46:58    369s]   Stage::Reducing Power...
[01/24 03:46:58    369s]   Improving clock tree routing...
[01/24 03:46:58    369s]     Clock DAG hash before 'Improving clock tree routing': 12912878407832841506 10537390308103522014
[01/24 03:46:58    369s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[01/24 03:46:58    369s]       delay calculator: calls=8041, total_wall_time=0.274s, mean_wall_time=0.034ms
[01/24 03:46:58    369s]       legalizer: calls=1119, total_wall_time=0.020s, mean_wall_time=0.018ms
[01/24 03:46:58    369s]       steiner router: calls=6949, total_wall_time=0.457s, mean_wall_time=0.066ms
[01/24 03:46:58    369s]     Iteration 1...
[01/24 03:46:58    369s]     Iteration 1 done.
[01/24 03:46:58    369s]     Clock DAG stats after 'Improving clock tree routing':
[01/24 03:46:58    369s]       cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:46:58    369s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:46:58    369s]       misc counts      : r=1, pp=0
[01/24 03:46:58    369s]       cell areas       : b=19.152um^2, i=0.000um^2, icg=434.682um^2, dcg=0.000um^2, l=0.000um^2, total=453.834um^2
[01/24 03:46:58    369s]       cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:46:58    369s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:46:58    369s]       wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
[01/24 03:46:58    369s]       wire lengths     : top=0.000um, trunk=849.349um, leaf=9216.583um, total=10065.932um
[01/24 03:46:58    369s]       hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
[01/24 03:46:58    369s]     Clock DAG net violations after 'Improving clock tree routing': none
[01/24 03:46:58    369s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[01/24 03:46:58    369s]       Trunk : target=0.200ns count=4 avg=0.159ns sd=0.013ns min=0.144ns max=0.170ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:46:58    369s]       Leaf  : target=0.200ns count=63 avg=0.140ns sd=0.053ns min=0.047ns max=0.200ns {20 <= 0.120ns, 5 <= 0.160ns, 24 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:46:58    369s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[01/24 03:46:58    369s]        Bufs: CLKBUFX4: 8 
[01/24 03:46:58    369s]        ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 4 TLATNTSCAX12: 1 TLATNTSCAX6: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:46:58    369s]     Clock DAG hash after 'Improving clock tree routing': 12912878407832841506 10537390308103522014
[01/24 03:46:58    369s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[01/24 03:46:58    369s]       delay calculator: calls=8059, total_wall_time=0.274s, mean_wall_time=0.034ms
[01/24 03:46:58    369s]       legalizer: calls=1129, total_wall_time=0.021s, mean_wall_time=0.018ms
[01/24 03:46:58    369s]       steiner router: calls=6965, total_wall_time=0.462s, mean_wall_time=0.066ms
[01/24 03:46:58    369s]     Primary reporting skew groups after 'Improving clock tree routing':
[01/24 03:46:58    369s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.552], skew [0.164 vs 0.200]
[01/24 03:46:58    369s]           min path sink: count_cycle_reg[23]/CK
[01/24 03:46:58    369s]           max path sink: decoded_imm_reg[31]/CK
[01/24 03:46:58    369s]     Skew group summary after 'Improving clock tree routing':
[01/24 03:46:58    369s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.552], skew [0.164 vs 0.200]
[01/24 03:46:58    369s]     Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:46:58    369s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:46:58    369s]   Reducing clock tree power 1...
[01/24 03:46:58    369s]     Clock DAG hash before 'Reducing clock tree power 1': 12912878407832841506 10537390308103522014
[01/24 03:46:58    369s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[01/24 03:46:58    369s]       delay calculator: calls=8059, total_wall_time=0.274s, mean_wall_time=0.034ms
[01/24 03:46:58    369s]       legalizer: calls=1129, total_wall_time=0.021s, mean_wall_time=0.018ms
[01/24 03:46:58    369s]       steiner router: calls=6965, total_wall_time=0.462s, mean_wall_time=0.066ms
[01/24 03:46:58    369s]     Resizing gates: 
[01/24 03:46:58    369s]     Legalizer releasing space for clock trees
[01/24 03:46:59    369s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/24 03:46:59    369s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:46:59    369s]     100% 
[01/24 03:46:59    369s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[01/24 03:46:59    369s]       cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:46:59    369s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:46:59    369s]       misc counts      : r=1, pp=0
[01/24 03:46:59    369s]       cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
[01/24 03:46:59    369s]       cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:46:59    369s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:46:59    369s]       wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
[01/24 03:46:59    369s]       wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
[01/24 03:46:59    369s]       hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
[01/24 03:46:59    369s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[01/24 03:46:59    369s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[01/24 03:46:59    369s]       Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:46:59    369s]       Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:46:59    369s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[01/24 03:46:59    369s]        Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
[01/24 03:46:59    369s]        ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:46:59    369s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 17131318000127122829 11081612587252250777
[01/24 03:46:59    369s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[01/24 03:46:59    369s]       delay calculator: calls=8247, total_wall_time=0.291s, mean_wall_time=0.035ms
[01/24 03:46:59    369s]       legalizer: calls=1269, total_wall_time=0.022s, mean_wall_time=0.017ms
[01/24 03:46:59    369s]       steiner router: calls=6983, total_wall_time=0.473s, mean_wall_time=0.068ms
[01/24 03:46:59    369s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[01/24 03:46:59    369s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560], skew [0.161 vs 0.200]
[01/24 03:46:59    369s]           min path sink: reg_out_reg[1]/CK
[01/24 03:46:59    369s]           max path sink: genblk2.pcpi_div_quotient_msk_reg[31]/CK
[01/24 03:46:59    369s]     Skew group summary after reducing clock tree power 1 iteration 1:
[01/24 03:46:59    369s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560], skew [0.161 vs 0.200]
[01/24 03:46:59    369s]     Resizing gates: 
[01/24 03:46:59    369s]     Legalizer releasing space for clock trees
[01/24 03:46:59    369s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/24 03:46:59    370s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:46:59    370s]     100% 
[01/24 03:46:59    370s]     Clock DAG stats after 'Reducing clock tree power 1':
[01/24 03:46:59    370s]       cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:46:59    370s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:46:59    370s]       misc counts      : r=1, pp=0
[01/24 03:46:59    370s]       cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
[01/24 03:46:59    370s]       cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:46:59    370s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:46:59    370s]       wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
[01/24 03:46:59    370s]       wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
[01/24 03:46:59    370s]       hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
[01/24 03:46:59    370s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[01/24 03:46:59    370s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[01/24 03:46:59    370s]       Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:46:59    370s]       Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:46:59    370s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[01/24 03:46:59    370s]        Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
[01/24 03:46:59    370s]        ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:46:59    370s]     Clock DAG hash after 'Reducing clock tree power 1': 17131318000127122829 11081612587252250777
[01/24 03:46:59    370s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[01/24 03:46:59    370s]       delay calculator: calls=8399, total_wall_time=0.304s, mean_wall_time=0.036ms
[01/24 03:46:59    370s]       legalizer: calls=1402, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:46:59    370s]       steiner router: calls=6987, total_wall_time=0.475s, mean_wall_time=0.068ms
[01/24 03:46:59    370s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[01/24 03:46:59    370s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560], skew [0.161 vs 0.200]
[01/24 03:46:59    370s]           min path sink: reg_out_reg[1]/CK
[01/24 03:46:59    370s]           max path sink: genblk2.pcpi_div_quotient_msk_reg[31]/CK
[01/24 03:46:59    370s]     Skew group summary after 'Reducing clock tree power 1':
[01/24 03:46:59    370s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560], skew [0.161 vs 0.200]
[01/24 03:46:59    370s]     Legalizer API calls during this step: 273 succeeded with high effort: 273 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:46:59    370s]   Reducing clock tree power 1 done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/24 03:46:59    370s]   Reducing clock tree power 2...
[01/24 03:46:59    370s]     Clock DAG hash before 'Reducing clock tree power 2': 17131318000127122829 11081612587252250777
[01/24 03:46:59    370s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[01/24 03:46:59    370s]       delay calculator: calls=8399, total_wall_time=0.304s, mean_wall_time=0.036ms
[01/24 03:46:59    370s]       legalizer: calls=1402, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:46:59    370s]       steiner router: calls=6987, total_wall_time=0.475s, mean_wall_time=0.068ms
[01/24 03:46:59    370s]     Path optimization required 0 stage delay updates 
[01/24 03:46:59    370s]     Clock DAG stats after 'Reducing clock tree power 2':
[01/24 03:46:59    370s]       cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:46:59    370s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:46:59    370s]       misc counts      : r=1, pp=0
[01/24 03:46:59    370s]       cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
[01/24 03:46:59    370s]       cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:46:59    370s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:46:59    370s]       wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
[01/24 03:46:59    370s]       wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
[01/24 03:46:59    370s]       hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
[01/24 03:46:59    370s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[01/24 03:46:59    370s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[01/24 03:46:59    370s]       Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:46:59    370s]       Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:46:59    370s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[01/24 03:46:59    370s]        Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
[01/24 03:46:59    370s]        ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:46:59    370s]     Clock DAG hash after 'Reducing clock tree power 2': 17131318000127122829 11081612587252250777
[01/24 03:46:59    370s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[01/24 03:46:59    370s]       delay calculator: calls=8399, total_wall_time=0.304s, mean_wall_time=0.036ms
[01/24 03:46:59    370s]       legalizer: calls=1402, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:46:59    370s]       steiner router: calls=6987, total_wall_time=0.475s, mean_wall_time=0.068ms
[01/24 03:46:59    370s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[01/24 03:46:59    370s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560, avg=0.521, sd=0.044], skew [0.161 vs 0.200], 100% {0.399, 0.560} (wid=0.006 ws=0.005) (gid=0.557 gs=0.161)
[01/24 03:46:59    370s]           min path sink: reg_out_reg[1]/CK
[01/24 03:46:59    370s]           max path sink: genblk2.pcpi_div_quotient_msk_reg[31]/CK
[01/24 03:46:59    370s]     Skew group summary after 'Reducing clock tree power 2':
[01/24 03:46:59    370s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560, avg=0.521, sd=0.044], skew [0.161 vs 0.200], 100% {0.399, 0.560} (wid=0.006 ws=0.005) (gid=0.557 gs=0.161)
[01/24 03:46:59    370s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:46:59    370s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:46:59    370s]   Stage::Reducing Power done. (took cpu=0:00:00.5 real=0:00:00.5)
[01/24 03:46:59    370s]   Stage::Balancing...
[01/24 03:46:59    370s]   Approximately balancing fragments step...
[01/24 03:46:59    370s]     Clock DAG hash before 'Approximately balancing fragments step': 17131318000127122829 11081612587252250777
[01/24 03:46:59    370s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[01/24 03:46:59    370s]       delay calculator: calls=8399, total_wall_time=0.304s, mean_wall_time=0.036ms
[01/24 03:46:59    370s]       legalizer: calls=1402, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:46:59    370s]       steiner router: calls=6987, total_wall_time=0.475s, mean_wall_time=0.068ms
[01/24 03:46:59    370s]     Resolve constraints - Approximately balancing fragments...
[01/24 03:46:59    370s]     Resolving skew group constraints...
[01/24 03:46:59    370s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/24 03:46:59    370s]     Resolving skew group constraints done.
[01/24 03:46:59    370s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/24 03:46:59    370s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[01/24 03:46:59    370s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[01/24 03:46:59    370s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:46:59    370s]     Approximately balancing fragments...
[01/24 03:46:59    370s]       Moving gates to improve sub-tree skew...
[01/24 03:46:59    370s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 17131318000127122829 11081612587252250777
[01/24 03:46:59    370s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[01/24 03:46:59    370s]           delay calculator: calls=9343, total_wall_time=0.321s, mean_wall_time=0.034ms
[01/24 03:46:59    370s]           legalizer: calls=1402, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:46:59    370s]           steiner router: calls=7931, total_wall_time=0.481s, mean_wall_time=0.061ms
[01/24 03:46:59    370s]         Tried: 68 Succeeded: 0
[01/24 03:46:59    370s]         Topology Tried: 0 Succeeded: 0
[01/24 03:46:59    370s]         0 Succeeded with SS ratio
[01/24 03:46:59    370s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[01/24 03:46:59    370s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[01/24 03:46:59    370s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[01/24 03:46:59    370s]           cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:46:59    370s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:46:59    370s]           misc counts      : r=1, pp=0
[01/24 03:46:59    370s]           cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
[01/24 03:46:59    370s]           cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:46:59    370s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:46:59    370s]           wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
[01/24 03:46:59    370s]           wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
[01/24 03:46:59    370s]           hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
[01/24 03:46:59    370s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[01/24 03:46:59    370s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[01/24 03:46:59    370s]           Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:46:59    370s]           Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:46:59    370s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[01/24 03:46:59    370s]            Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
[01/24 03:46:59    370s]            ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:46:59    370s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 17131318000127122829 11081612587252250777
[01/24 03:46:59    370s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[01/24 03:46:59    370s]           delay calculator: calls=9343, total_wall_time=0.321s, mean_wall_time=0.034ms
[01/24 03:46:59    370s]           legalizer: calls=1402, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:46:59    370s]           steiner router: calls=7931, total_wall_time=0.481s, mean_wall_time=0.061ms
[01/24 03:46:59    370s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:46:59    370s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:46:59    370s]       Approximately balancing fragments bottom up...
[01/24 03:46:59    370s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 17131318000127122829 11081612587252250777
[01/24 03:46:59    370s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[01/24 03:46:59    370s]           delay calculator: calls=9343, total_wall_time=0.321s, mean_wall_time=0.034ms
[01/24 03:46:59    370s]           legalizer: calls=1402, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:46:59    370s]           steiner router: calls=7931, total_wall_time=0.481s, mean_wall_time=0.061ms
[01/24 03:46:59    370s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[01/24 03:46:59    370s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[01/24 03:46:59    370s]           cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:46:59    370s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:46:59    370s]           misc counts      : r=1, pp=0
[01/24 03:46:59    370s]           cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
[01/24 03:46:59    370s]           cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:46:59    370s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:46:59    370s]           wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
[01/24 03:46:59    370s]           wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
[01/24 03:46:59    370s]           hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
[01/24 03:46:59    370s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[01/24 03:46:59    370s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[01/24 03:46:59    370s]           Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:46:59    370s]           Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:46:59    370s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[01/24 03:46:59    370s]            Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
[01/24 03:46:59    370s]            ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:46:59    370s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 17131318000127122829 11081612587252250777
[01/24 03:46:59    370s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[01/24 03:46:59    370s]           delay calculator: calls=9495, total_wall_time=0.334s, mean_wall_time=0.035ms
[01/24 03:46:59    370s]           legalizer: calls=1403, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:46:59    370s]           steiner router: calls=7935, total_wall_time=0.484s, mean_wall_time=0.061ms
[01/24 03:46:59    370s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:46:59    370s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/24 03:46:59    370s]       Approximately balancing fragments, wire and cell delays...
[01/24 03:46:59    370s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[01/24 03:46:59    370s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/24 03:46:59    370s]           cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:46:59    370s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:46:59    370s]           misc counts      : r=1, pp=0
[01/24 03:46:59    370s]           cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
[01/24 03:46:59    370s]           cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:46:59    370s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:46:59    370s]           wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
[01/24 03:46:59    370s]           wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
[01/24 03:46:59    370s]           hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
[01/24 03:46:59    370s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[01/24 03:46:59    370s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/24 03:46:59    370s]           Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:46:59    370s]           Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:46:59    370s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[01/24 03:46:59    370s]            Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
[01/24 03:46:59    370s]            ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:46:59    370s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 17131318000127122829 11081612587252250777
[01/24 03:46:59    370s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/24 03:46:59    370s]           delay calculator: calls=9497, total_wall_time=0.334s, mean_wall_time=0.035ms
[01/24 03:46:59    370s]           legalizer: calls=1403, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:46:59    370s]           steiner router: calls=7937, total_wall_time=0.484s, mean_wall_time=0.061ms
[01/24 03:46:59    370s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[01/24 03:46:59    370s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:46:59    370s]     Approximately balancing fragments done.
[01/24 03:47:00    370s]     Clock DAG stats after 'Approximately balancing fragments step':
[01/24 03:47:00    370s]       cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:47:00    370s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:47:00    370s]       misc counts      : r=1, pp=0
[01/24 03:47:00    370s]       cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
[01/24 03:47:00    370s]       cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:47:00    370s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:47:00    370s]       wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
[01/24 03:47:00    370s]       wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
[01/24 03:47:00    370s]       hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
[01/24 03:47:00    370s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[01/24 03:47:00    370s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[01/24 03:47:00    370s]       Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:47:00    370s]       Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:47:00    370s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[01/24 03:47:00    370s]        Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
[01/24 03:47:00    370s]        ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:47:00    370s]     Clock DAG hash after 'Approximately balancing fragments step': 17131318000127122829 11081612587252250777
[01/24 03:47:00    370s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[01/24 03:47:00    370s]       delay calculator: calls=9497, total_wall_time=0.334s, mean_wall_time=0.035ms
[01/24 03:47:00    370s]       legalizer: calls=1403, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:47:00    370s]       steiner router: calls=7937, total_wall_time=0.484s, mean_wall_time=0.061ms
[01/24 03:47:00    370s]     Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:00    370s]   Approximately balancing fragments step done. (took cpu=0:00:00.6 real=0:00:00.6)
[01/24 03:47:00    370s]   Clock DAG stats after Approximately balancing fragments:
[01/24 03:47:00    370s]     cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:47:00    370s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:47:00    370s]     misc counts      : r=1, pp=0
[01/24 03:47:00    370s]     cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
[01/24 03:47:00    370s]     cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:47:00    370s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:47:00    370s]     wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
[01/24 03:47:00    370s]     wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
[01/24 03:47:00    370s]     hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
[01/24 03:47:00    370s]   Clock DAG net violations after Approximately balancing fragments: none
[01/24 03:47:00    370s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[01/24 03:47:00    370s]     Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:47:00    370s]     Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:47:00    370s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[01/24 03:47:00    370s]      Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
[01/24 03:47:00    370s]      ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:47:00    370s]   Clock DAG hash after Approximately balancing fragments: 17131318000127122829 11081612587252250777
[01/24 03:47:00    370s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[01/24 03:47:00    370s]     delay calculator: calls=9497, total_wall_time=0.334s, mean_wall_time=0.035ms
[01/24 03:47:00    370s]     legalizer: calls=1403, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:47:00    370s]     steiner router: calls=7937, total_wall_time=0.484s, mean_wall_time=0.061ms
[01/24 03:47:00    370s]   Primary reporting skew groups after Approximately balancing fragments:
[01/24 03:47:00    370s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560], skew [0.161 vs 0.200]
[01/24 03:47:00    370s]         min path sink: reg_out_reg[1]/CK
[01/24 03:47:00    370s]         max path sink: genblk2.pcpi_div_quotient_msk_reg[31]/CK
[01/24 03:47:00    370s]   Skew group summary after Approximately balancing fragments:
[01/24 03:47:00    370s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560], skew [0.161 vs 0.200]
[01/24 03:47:00    370s]   Improving fragments clock skew...
[01/24 03:47:00    370s]     Clock DAG hash before 'Improving fragments clock skew': 17131318000127122829 11081612587252250777
[01/24 03:47:00    370s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[01/24 03:47:00    370s]       delay calculator: calls=9497, total_wall_time=0.334s, mean_wall_time=0.035ms
[01/24 03:47:00    370s]       legalizer: calls=1403, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:47:00    370s]       steiner router: calls=7937, total_wall_time=0.484s, mean_wall_time=0.061ms
[01/24 03:47:00    370s]     Clock DAG stats after 'Improving fragments clock skew':
[01/24 03:47:00    370s]       cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:47:00    370s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:47:00    370s]       misc counts      : r=1, pp=0
[01/24 03:47:00    370s]       cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
[01/24 03:47:00    370s]       cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:47:00    370s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:47:00    370s]       wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
[01/24 03:47:00    370s]       wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
[01/24 03:47:00    370s]       hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
[01/24 03:47:00    370s]     Clock DAG net violations after 'Improving fragments clock skew': none
[01/24 03:47:00    370s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[01/24 03:47:00    370s]       Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:47:00    370s]       Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:47:00    370s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[01/24 03:47:00    370s]        Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
[01/24 03:47:00    370s]        ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:47:00    370s]     Clock DAG hash after 'Improving fragments clock skew': 17131318000127122829 11081612587252250777
[01/24 03:47:00    370s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[01/24 03:47:00    370s]       delay calculator: calls=9497, total_wall_time=0.334s, mean_wall_time=0.035ms
[01/24 03:47:00    370s]       legalizer: calls=1403, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:47:00    370s]       steiner router: calls=7937, total_wall_time=0.484s, mean_wall_time=0.061ms
[01/24 03:47:00    370s]     Primary reporting skew groups after 'Improving fragments clock skew':
[01/24 03:47:00    370s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560], skew [0.161 vs 0.200]
[01/24 03:47:00    370s]           min path sink: reg_out_reg[1]/CK
[01/24 03:47:00    370s]           max path sink: genblk2.pcpi_div_quotient_msk_reg[31]/CK
[01/24 03:47:00    370s]     Skew group summary after 'Improving fragments clock skew':
[01/24 03:47:00    370s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560], skew [0.161 vs 0.200]
[01/24 03:47:00    370s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:00    370s]   Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:47:00    370s]   Approximately balancing step...
[01/24 03:47:00    370s]     Clock DAG hash before 'Approximately balancing step': 17131318000127122829 11081612587252250777
[01/24 03:47:00    370s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[01/24 03:47:00    370s]       delay calculator: calls=9497, total_wall_time=0.334s, mean_wall_time=0.035ms
[01/24 03:47:00    370s]       legalizer: calls=1403, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:47:00    370s]       steiner router: calls=7937, total_wall_time=0.484s, mean_wall_time=0.061ms
[01/24 03:47:00    370s]     Resolve constraints - Approximately balancing...
[01/24 03:47:00    370s]     Resolving skew group constraints...
[01/24 03:47:00    370s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/24 03:47:00    370s]     Resolving skew group constraints done.
[01/24 03:47:00    370s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:47:00    370s]     Approximately balancing...
[01/24 03:47:00    370s]       Approximately balancing, wire and cell delays...
[01/24 03:47:00    370s]       Approximately balancing, wire and cell delays, iteration 1...
[01/24 03:47:00    370s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[01/24 03:47:00    370s]           cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:47:00    370s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:47:00    370s]           misc counts      : r=1, pp=0
[01/24 03:47:00    370s]           cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
[01/24 03:47:00    370s]           cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:47:00    370s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:47:00    370s]           wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
[01/24 03:47:00    370s]           wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
[01/24 03:47:00    370s]           hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
[01/24 03:47:00    370s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[01/24 03:47:00    370s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[01/24 03:47:00    370s]           Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:47:00    370s]           Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:47:00    370s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[01/24 03:47:00    370s]            Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
[01/24 03:47:00    370s]            ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:47:00    370s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 17131318000127122829 11081612587252250777
[01/24 03:47:00    370s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[01/24 03:47:00    370s]           delay calculator: calls=9497, total_wall_time=0.334s, mean_wall_time=0.035ms
[01/24 03:47:00    370s]           legalizer: calls=1403, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:47:00    370s]           steiner router: calls=7937, total_wall_time=0.484s, mean_wall_time=0.061ms
[01/24 03:47:00    370s]       Approximately balancing, wire and cell delays, iteration 1 done.
[01/24 03:47:00    370s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:00    370s]     Approximately balancing done.
[01/24 03:47:00    370s]     Clock DAG stats after 'Approximately balancing step':
[01/24 03:47:00    370s]       cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:47:00    370s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:47:00    370s]       misc counts      : r=1, pp=0
[01/24 03:47:00    370s]       cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
[01/24 03:47:00    370s]       cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:47:00    370s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:47:00    370s]       wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
[01/24 03:47:00    370s]       wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
[01/24 03:47:00    370s]       hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
[01/24 03:47:00    370s]     Clock DAG net violations after 'Approximately balancing step': none
[01/24 03:47:00    370s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[01/24 03:47:00    370s]       Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:47:00    370s]       Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:47:00    370s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[01/24 03:47:00    370s]        Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
[01/24 03:47:00    370s]        ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:47:00    370s]     Clock DAG hash after 'Approximately balancing step': 17131318000127122829 11081612587252250777
[01/24 03:47:00    370s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[01/24 03:47:00    370s]       delay calculator: calls=9497, total_wall_time=0.334s, mean_wall_time=0.035ms
[01/24 03:47:00    370s]       legalizer: calls=1403, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:47:00    370s]       steiner router: calls=7937, total_wall_time=0.484s, mean_wall_time=0.061ms
[01/24 03:47:00    370s]     Primary reporting skew groups after 'Approximately balancing step':
[01/24 03:47:00    370s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560], skew [0.161 vs 0.200]
[01/24 03:47:00    370s]           min path sink: reg_out_reg[1]/CK
[01/24 03:47:00    370s]           max path sink: genblk2.pcpi_div_quotient_msk_reg[31]/CK
[01/24 03:47:00    370s]     Skew group summary after 'Approximately balancing step':
[01/24 03:47:00    370s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560], skew [0.161 vs 0.200]
[01/24 03:47:00    370s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:00    370s]   Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/24 03:47:00    370s]   Fixing clock tree overload...
[01/24 03:47:00    370s]     Clock DAG hash before 'Fixing clock tree overload': 17131318000127122829 11081612587252250777
[01/24 03:47:00    370s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[01/24 03:47:00    370s]       delay calculator: calls=9497, total_wall_time=0.334s, mean_wall_time=0.035ms
[01/24 03:47:00    370s]       legalizer: calls=1403, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:47:00    370s]       steiner router: calls=7937, total_wall_time=0.484s, mean_wall_time=0.061ms
[01/24 03:47:00    370s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/24 03:47:00    370s]     Clock DAG stats after 'Fixing clock tree overload':
[01/24 03:47:00    370s]       cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:47:00    370s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:47:00    370s]       misc counts      : r=1, pp=0
[01/24 03:47:00    370s]       cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
[01/24 03:47:00    370s]       cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:47:00    370s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:47:00    370s]       wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
[01/24 03:47:00    370s]       wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
[01/24 03:47:00    370s]       hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
[01/24 03:47:00    370s]     Clock DAG net violations after 'Fixing clock tree overload': none
[01/24 03:47:00    370s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[01/24 03:47:00    370s]       Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:47:00    370s]       Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:47:00    370s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[01/24 03:47:00    370s]        Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
[01/24 03:47:00    370s]        ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:47:00    370s]     Clock DAG hash after 'Fixing clock tree overload': 17131318000127122829 11081612587252250777
[01/24 03:47:00    370s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[01/24 03:47:00    370s]       delay calculator: calls=9497, total_wall_time=0.334s, mean_wall_time=0.035ms
[01/24 03:47:00    370s]       legalizer: calls=1403, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:47:00    370s]       steiner router: calls=7937, total_wall_time=0.484s, mean_wall_time=0.061ms
[01/24 03:47:00    370s]     Primary reporting skew groups after 'Fixing clock tree overload':
[01/24 03:47:00    370s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560], skew [0.161 vs 0.200]
[01/24 03:47:00    370s]           min path sink: reg_out_reg[1]/CK
[01/24 03:47:00    370s]           max path sink: genblk2.pcpi_div_quotient_msk_reg[31]/CK
[01/24 03:47:00    370s]     Skew group summary after 'Fixing clock tree overload':
[01/24 03:47:00    370s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560], skew [0.161 vs 0.200]
[01/24 03:47:00    370s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:00    370s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:00    370s]   Approximately balancing paths...
[01/24 03:47:00    370s]     Clock DAG hash before 'Approximately balancing paths': 17131318000127122829 11081612587252250777
[01/24 03:47:00    370s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[01/24 03:47:00    370s]       delay calculator: calls=9497, total_wall_time=0.334s, mean_wall_time=0.035ms
[01/24 03:47:00    370s]       legalizer: calls=1403, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:47:00    370s]       steiner router: calls=7937, total_wall_time=0.484s, mean_wall_time=0.061ms
[01/24 03:47:00    370s]     Added 0 buffers.
[01/24 03:47:00    370s]     Clock DAG stats after 'Approximately balancing paths':
[01/24 03:47:00    370s]       cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:47:00    370s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:47:00    370s]       misc counts      : r=1, pp=0
[01/24 03:47:00    370s]       cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
[01/24 03:47:00    370s]       cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:47:00    370s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:47:00    370s]       wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
[01/24 03:47:00    370s]       wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
[01/24 03:47:00    370s]       hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
[01/24 03:47:00    370s]     Clock DAG net violations after 'Approximately balancing paths': none
[01/24 03:47:00    370s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[01/24 03:47:00    370s]       Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:47:00    370s]       Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:47:00    370s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[01/24 03:47:00    370s]        Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
[01/24 03:47:00    370s]        ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:47:00    371s]     Clock DAG hash after 'Approximately balancing paths': 17131318000127122829 11081612587252250777
[01/24 03:47:00    371s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[01/24 03:47:00    371s]       delay calculator: calls=9497, total_wall_time=0.334s, mean_wall_time=0.035ms
[01/24 03:47:00    371s]       legalizer: calls=1403, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:47:00    371s]       steiner router: calls=7937, total_wall_time=0.484s, mean_wall_time=0.061ms
[01/24 03:47:00    371s]     Primary reporting skew groups after 'Approximately balancing paths':
[01/24 03:47:00    371s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560, avg=0.521, sd=0.044], skew [0.161 vs 0.200], 100% {0.399, 0.560} (wid=0.006 ws=0.005) (gid=0.557 gs=0.161)
[01/24 03:47:00    371s]           min path sink: reg_out_reg[1]/CK
[01/24 03:47:00    371s]           max path sink: genblk2.pcpi_div_quotient_msk_reg[31]/CK
[01/24 03:47:00    371s]     Skew group summary after 'Approximately balancing paths':
[01/24 03:47:00    371s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560, avg=0.521, sd=0.044], skew [0.161 vs 0.200], 100% {0.399, 0.560} (wid=0.006 ws=0.005) (gid=0.557 gs=0.161)
[01/24 03:47:00    371s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:00    371s]   Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:47:00    371s]   Stage::Balancing done. (took cpu=0:00:00.9 real=0:00:00.9)
[01/24 03:47:00    371s]   Stage::Polishing...
[01/24 03:47:00    371s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/24 03:47:00    371s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:47:00    371s]   Clock DAG stats before polishing:
[01/24 03:47:00    371s]     cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:47:00    371s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:47:00    371s]     misc counts      : r=1, pp=0
[01/24 03:47:00    371s]     cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
[01/24 03:47:00    371s]     cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:47:00    371s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:47:00    371s]     wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
[01/24 03:47:00    371s]     wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
[01/24 03:47:00    371s]     hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
[01/24 03:47:00    371s]   Clock DAG net violations before polishing: none
[01/24 03:47:00    371s]   Clock DAG primary half-corner transition distribution before polishing:
[01/24 03:47:00    371s]     Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:47:00    371s]     Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:47:00    371s]   Clock DAG library cell distribution before polishing {count}:
[01/24 03:47:00    371s]      Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
[01/24 03:47:00    371s]      ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:47:00    371s]   Clock DAG hash before polishing: 17131318000127122829 11081612587252250777
[01/24 03:47:00    371s]   CTS services accumulated run-time stats before polishing:
[01/24 03:47:00    371s]     delay calculator: calls=9564, total_wall_time=0.339s, mean_wall_time=0.035ms
[01/24 03:47:00    371s]     legalizer: calls=1403, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:47:00    371s]     steiner router: calls=8004, total_wall_time=0.512s, mean_wall_time=0.064ms
[01/24 03:47:00    371s]   Primary reporting skew groups before polishing:
[01/24 03:47:00    371s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.401, max=0.562], skew [0.161 vs 0.200]
[01/24 03:47:00    371s]         min path sink: reg_out_reg[1]/CK
[01/24 03:47:00    371s]         max path sink: genblk2.pcpi_div_quotient_msk_reg[31]/CK
[01/24 03:47:00    371s]   Skew group summary before polishing:
[01/24 03:47:00    371s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.401, max=0.562], skew [0.161 vs 0.200]
[01/24 03:47:00    371s]   Merging balancing drivers for power...
[01/24 03:47:00    371s]     Clock DAG hash before 'Merging balancing drivers for power': 17131318000127122829 11081612587252250777
[01/24 03:47:00    371s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[01/24 03:47:00    371s]       delay calculator: calls=9564, total_wall_time=0.339s, mean_wall_time=0.035ms
[01/24 03:47:00    371s]       legalizer: calls=1403, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:47:00    371s]       steiner router: calls=8004, total_wall_time=0.512s, mean_wall_time=0.064ms
[01/24 03:47:00    371s]     Tried: 68 Succeeded: 0
[01/24 03:47:00    371s]     Clock DAG stats after 'Merging balancing drivers for power':
[01/24 03:47:00    371s]       cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:47:00    371s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:47:00    371s]       misc counts      : r=1, pp=0
[01/24 03:47:00    371s]       cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
[01/24 03:47:00    371s]       cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:47:00    371s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:47:00    371s]       wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
[01/24 03:47:00    371s]       wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
[01/24 03:47:00    371s]       hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
[01/24 03:47:00    371s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[01/24 03:47:00    371s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[01/24 03:47:00    371s]       Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:47:00    371s]       Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:47:00    371s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[01/24 03:47:00    371s]        Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
[01/24 03:47:00    371s]        ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:47:00    371s]     Clock DAG hash after 'Merging balancing drivers for power': 17131318000127122829 11081612587252250777
[01/24 03:47:00    371s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[01/24 03:47:00    371s]       delay calculator: calls=9564, total_wall_time=0.339s, mean_wall_time=0.035ms
[01/24 03:47:00    371s]       legalizer: calls=1403, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:47:00    371s]       steiner router: calls=8004, total_wall_time=0.512s, mean_wall_time=0.064ms
[01/24 03:47:00    371s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[01/24 03:47:00    371s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.401, max=0.562], skew [0.161 vs 0.200]
[01/24 03:47:00    371s]           min path sink: reg_out_reg[1]/CK
[01/24 03:47:00    371s]           max path sink: genblk2.pcpi_div_quotient_msk_reg[31]/CK
[01/24 03:47:00    371s]     Skew group summary after 'Merging balancing drivers for power':
[01/24 03:47:00    371s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.401, max=0.562], skew [0.161 vs 0.200]
[01/24 03:47:00    371s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:00    371s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:00    371s]   Improving clock skew...
[01/24 03:47:00    371s]     Clock DAG hash before 'Improving clock skew': 17131318000127122829 11081612587252250777
[01/24 03:47:00    371s]     CTS services accumulated run-time stats before 'Improving clock skew':
[01/24 03:47:00    371s]       delay calculator: calls=9564, total_wall_time=0.339s, mean_wall_time=0.035ms
[01/24 03:47:00    371s]       legalizer: calls=1403, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:47:00    371s]       steiner router: calls=8004, total_wall_time=0.512s, mean_wall_time=0.064ms
[01/24 03:47:00    371s]     Clock DAG stats after 'Improving clock skew':
[01/24 03:47:00    371s]       cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:47:00    371s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:47:00    371s]       misc counts      : r=1, pp=0
[01/24 03:47:00    371s]       cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
[01/24 03:47:00    371s]       cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:47:00    371s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:47:00    371s]       wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
[01/24 03:47:00    371s]       wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
[01/24 03:47:00    371s]       hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
[01/24 03:47:00    371s]     Clock DAG net violations after 'Improving clock skew': none
[01/24 03:47:00    371s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[01/24 03:47:00    371s]       Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:47:00    371s]       Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:47:00    371s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[01/24 03:47:00    371s]        Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
[01/24 03:47:00    371s]        ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:47:00    371s]     Clock DAG hash after 'Improving clock skew': 17131318000127122829 11081612587252250777
[01/24 03:47:00    371s]     CTS services accumulated run-time stats after 'Improving clock skew':
[01/24 03:47:00    371s]       delay calculator: calls=9564, total_wall_time=0.339s, mean_wall_time=0.035ms
[01/24 03:47:00    371s]       legalizer: calls=1403, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:47:00    371s]       steiner router: calls=8004, total_wall_time=0.512s, mean_wall_time=0.064ms
[01/24 03:47:00    371s]     Primary reporting skew groups after 'Improving clock skew':
[01/24 03:47:00    371s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.401, max=0.562, avg=0.523, sd=0.044], skew [0.161 vs 0.200], 100% {0.401, 0.562} (wid=0.006 ws=0.005) (gid=0.559 gs=0.161)
[01/24 03:47:00    371s]           min path sink: reg_out_reg[1]/CK
[01/24 03:47:00    371s]           max path sink: genblk2.pcpi_div_quotient_msk_reg[31]/CK
[01/24 03:47:00    371s]     Skew group summary after 'Improving clock skew':
[01/24 03:47:00    371s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.401, max=0.562, avg=0.523, sd=0.044], skew [0.161 vs 0.200], 100% {0.401, 0.562} (wid=0.006 ws=0.005) (gid=0.559 gs=0.161)
[01/24 03:47:00    371s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:00    371s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:47:00    371s]   Moving gates to reduce wire capacitance...
[01/24 03:47:00    371s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 17131318000127122829 11081612587252250777
[01/24 03:47:00    371s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[01/24 03:47:00    371s]       delay calculator: calls=9564, total_wall_time=0.339s, mean_wall_time=0.035ms
[01/24 03:47:00    371s]       legalizer: calls=1403, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:47:00    371s]       steiner router: calls=8004, total_wall_time=0.512s, mean_wall_time=0.064ms
[01/24 03:47:00    371s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[01/24 03:47:00    371s]     Iteration 1...
[01/24 03:47:00    371s]       Artificially removing short and long paths...
[01/24 03:47:00    371s]         Clock DAG hash before 'Artificially removing short and long paths': 17131318000127122829 11081612587252250777
[01/24 03:47:00    371s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/24 03:47:00    371s]           delay calculator: calls=9564, total_wall_time=0.339s, mean_wall_time=0.035ms
[01/24 03:47:00    371s]           legalizer: calls=1403, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:47:00    371s]           steiner router: calls=8004, total_wall_time=0.512s, mean_wall_time=0.064ms
[01/24 03:47:00    371s]         For skew_group clk/default_emulate_constraint_mode target band (0.401, 0.562)
[01/24 03:47:00    371s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:00    371s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:00    371s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[01/24 03:47:00    371s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 17131318000127122829 11081612587252250777
[01/24 03:47:00    371s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[01/24 03:47:00    371s]           delay calculator: calls=9564, total_wall_time=0.339s, mean_wall_time=0.035ms
[01/24 03:47:00    371s]           legalizer: calls=1403, total_wall_time=0.023s, mean_wall_time=0.017ms
[01/24 03:47:00    371s]           steiner router: calls=8004, total_wall_time=0.512s, mean_wall_time=0.064ms
[01/24 03:47:00    371s]         Legalizer releasing space for clock trees
[01/24 03:47:02    373s]         Legalizing clock trees...
[01/24 03:47:02    373s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:02    373s]         Legalizer API calls during this step: 469 succeeded with high effort: 469 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:02    373s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:02.3 real=0:00:02.3)
[01/24 03:47:02    373s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[01/24 03:47:02    373s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 4216186469215880583 1805871671825907443
[01/24 03:47:02    373s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[01/24 03:47:02    373s]           delay calculator: calls=11646, total_wall_time=0.468s, mean_wall_time=0.040ms
[01/24 03:47:02    373s]           legalizer: calls=1872, total_wall_time=0.032s, mean_wall_time=0.017ms
[01/24 03:47:02    373s]           steiner router: calls=8384, total_wall_time=0.676s, mean_wall_time=0.081ms
[01/24 03:47:02    373s]         Moving gates: 
[01/24 03:47:02    373s]         Legalizer releasing space for clock trees
[01/24 03:47:03    373s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/24 03:47:07    377s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:07    377s]         100% 
[01/24 03:47:07    377s]         Legalizer API calls during this step: 778 succeeded with high effort: 778 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:07    377s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:04.1 real=0:00:04.1)
[01/24 03:47:07    377s]     Iteration 1 done.
[01/24 03:47:07    377s]     Iteration 2...
[01/24 03:47:07    377s]       Artificially removing short and long paths...
[01/24 03:47:07    377s]         Clock DAG hash before 'Artificially removing short and long paths': 6206322228300533519 8495910812602746491
[01/24 03:47:07    377s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/24 03:47:07    377s]           delay calculator: calls=14852, total_wall_time=0.668s, mean_wall_time=0.045ms
[01/24 03:47:07    377s]           legalizer: calls=2650, total_wall_time=0.050s, mean_wall_time=0.019ms
[01/24 03:47:07    377s]           steiner router: calls=9561, total_wall_time=1.113s, mean_wall_time=0.116ms
[01/24 03:47:07    377s]         For skew_group clk/default_emulate_constraint_mode target band (0.382, 0.547)
[01/24 03:47:07    377s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:07    377s]       Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:47:07    377s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[01/24 03:47:07    377s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 6206322228300533519 8495910812602746491
[01/24 03:47:07    377s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[01/24 03:47:07    377s]           delay calculator: calls=14909, total_wall_time=0.672s, mean_wall_time=0.045ms
[01/24 03:47:07    377s]           legalizer: calls=2650, total_wall_time=0.050s, mean_wall_time=0.019ms
[01/24 03:47:07    377s]           steiner router: calls=9586, total_wall_time=1.124s, mean_wall_time=0.117ms
[01/24 03:47:07    377s]         Legalizer releasing space for clock trees
[01/24 03:47:08    379s]         Legalizing clock trees...
[01/24 03:47:08    379s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:08    379s]         Legalizer API calls during this step: 399 succeeded with high effort: 399 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:08    379s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:01.6 real=0:00:01.6)
[01/24 03:47:08    379s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[01/24 03:47:08    379s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 5005146798020812112 12719948438175098668
[01/24 03:47:08    379s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[01/24 03:47:08    379s]           delay calculator: calls=16190, total_wall_time=0.750s, mean_wall_time=0.046ms
[01/24 03:47:08    379s]           legalizer: calls=3049, total_wall_time=0.057s, mean_wall_time=0.019ms
[01/24 03:47:08    379s]           steiner router: calls=9996, total_wall_time=1.273s, mean_wall_time=0.127ms
[01/24 03:47:08    379s]         Moving gates: 
[01/24 03:47:08    379s]         Legalizer releasing space for clock trees
[01/24 03:47:09    379s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/24 03:47:12    383s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:12    383s]         100% 
[01/24 03:47:12    383s]         Legalizer API calls during this step: 783 succeeded with high effort: 783 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:12    383s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:03.7 real=0:00:03.7)
[01/24 03:47:12    383s]     Iteration 2 done.
[01/24 03:47:12    383s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[01/24 03:47:12    383s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[01/24 03:47:12    383s]       cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:47:12    383s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:47:12    383s]       misc counts      : r=1, pp=0
[01/24 03:47:12    383s]       cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
[01/24 03:47:12    383s]       cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:47:12    383s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:47:12    383s]       wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.712pF, total=0.765pF
[01/24 03:47:12    383s]       wire lengths     : top=0.000um, trunk=707.605um, leaf=9067.730um, total=9775.335um
[01/24 03:47:12    383s]       hp wire lengths  : top=0.000um, trunk=381.240um, leaf=5921.245um, total=6302.485um
[01/24 03:47:12    383s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[01/24 03:47:12    383s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[01/24 03:47:12    383s]       Trunk : target=0.200ns count=4 avg=0.148ns sd=0.014ns min=0.138ns max=0.170ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:47:12    383s]       Leaf  : target=0.200ns count=63 avg=0.147ns sd=0.050ns min=0.045ns max=0.199ns {15 <= 0.120ns, 4 <= 0.160ns, 31 <= 0.180ns, 7 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:47:12    383s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[01/24 03:47:12    383s]        Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
[01/24 03:47:12    383s]        ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:47:12    383s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 2550439481218323868 1598919126965439224
[01/24 03:47:12    383s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[01/24 03:47:12    383s]       delay calculator: calls=19059, total_wall_time=0.931s, mean_wall_time=0.049ms
[01/24 03:47:12    383s]       legalizer: calls=3832, total_wall_time=0.074s, mean_wall_time=0.019ms
[01/24 03:47:12    383s]       steiner router: calls=11193, total_wall_time=1.708s, mean_wall_time=0.153ms
[01/24 03:47:12    383s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[01/24 03:47:12    383s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.373, max=0.550, avg=0.508, sd=0.052], skew [0.177 vs 0.200], 100% {0.373, 0.550} (wid=0.006 ws=0.005) (gid=0.546 gs=0.176)
[01/24 03:47:12    383s]           min path sink: count_cycle_reg[20]/CK
[01/24 03:47:12    383s]           max path sink: reg_op1_reg[27]/CK
[01/24 03:47:12    383s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[01/24 03:47:12    383s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.373, max=0.550, avg=0.508, sd=0.052], skew [0.177 vs 0.200], 100% {0.373, 0.550} (wid=0.006 ws=0.005) (gid=0.546 gs=0.176)
[01/24 03:47:12    383s]     Legalizer API calls during this step: 2429 succeeded with high effort: 2429 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:12    383s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:11.9 real=0:00:11.9)
[01/24 03:47:12    383s]   Reducing clock tree power 3...
[01/24 03:47:12    383s]     Clock DAG hash before 'Reducing clock tree power 3': 2550439481218323868 1598919126965439224
[01/24 03:47:12    383s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[01/24 03:47:12    383s]       delay calculator: calls=19059, total_wall_time=0.931s, mean_wall_time=0.049ms
[01/24 03:47:12    383s]       legalizer: calls=3832, total_wall_time=0.074s, mean_wall_time=0.019ms
[01/24 03:47:12    383s]       steiner router: calls=11193, total_wall_time=1.708s, mean_wall_time=0.153ms
[01/24 03:47:12    383s]     Artificially removing short and long paths...
[01/24 03:47:12    383s]       Clock DAG hash before 'Artificially removing short and long paths': 2550439481218323868 1598919126965439224
[01/24 03:47:12    383s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/24 03:47:12    383s]         delay calculator: calls=19059, total_wall_time=0.931s, mean_wall_time=0.049ms
[01/24 03:47:12    383s]         legalizer: calls=3832, total_wall_time=0.074s, mean_wall_time=0.019ms
[01/24 03:47:12    383s]         steiner router: calls=11193, total_wall_time=1.708s, mean_wall_time=0.153ms
[01/24 03:47:12    383s]       For skew_group clk/default_emulate_constraint_mode target band (0.373, 0.550)
[01/24 03:47:12    383s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:12    383s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:12    383s]     Initial gate capacitance is (rise=0.428pF fall=0.378pF).
[01/24 03:47:12    383s]     Resizing gates: 
[01/24 03:47:12    383s]     Legalizer releasing space for clock trees
[01/24 03:47:12    383s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/24 03:47:12    383s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:12    383s]     100% 
[01/24 03:47:12    383s]     Stopping in iteration 1: unable to make further power recovery in this step.
[01/24 03:47:12    383s]     Iteration 1: gate capacitance is (rise=0.428pF fall=0.378pF).
[01/24 03:47:12    383s]     Clock DAG stats after 'Reducing clock tree power 3':
[01/24 03:47:12    383s]       cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:47:12    383s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:47:12    383s]       misc counts      : r=1, pp=0
[01/24 03:47:12    383s]       cell areas       : b=18.468um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=421.686um^2
[01/24 03:47:12    383s]       cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:47:12    383s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:47:12    383s]       wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.712pF, total=0.766pF
[01/24 03:47:12    383s]       wire lengths     : top=0.000um, trunk=709.330um, leaf=9067.730um, total=9777.060um
[01/24 03:47:12    383s]       hp wire lengths  : top=0.000um, trunk=381.240um, leaf=5921.245um, total=6302.485um
[01/24 03:47:12    383s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[01/24 03:47:12    383s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[01/24 03:47:12    383s]       Trunk : target=0.200ns count=4 avg=0.157ns sd=0.018ns min=0.138ns max=0.176ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:47:12    383s]       Leaf  : target=0.200ns count=63 avg=0.147ns sd=0.050ns min=0.045ns max=0.199ns {15 <= 0.120ns, 4 <= 0.160ns, 31 <= 0.180ns, 7 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:47:12    383s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[01/24 03:47:12    383s]        Bufs: CLKBUFX4: 6 CLKBUFX3: 2 
[01/24 03:47:12    383s]        ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:47:12    383s]     Clock DAG hash after 'Reducing clock tree power 3': 524519375829241416 5182228589589856636
[01/24 03:47:12    383s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[01/24 03:47:12    383s]       delay calculator: calls=19260, total_wall_time=0.953s, mean_wall_time=0.049ms
[01/24 03:47:12    383s]       legalizer: calls=3968, total_wall_time=0.075s, mean_wall_time=0.019ms
[01/24 03:47:12    383s]       steiner router: calls=11206, total_wall_time=1.713s, mean_wall_time=0.153ms
[01/24 03:47:12    383s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[01/24 03:47:12    383s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.373, max=0.555, avg=0.511, sd=0.051], skew [0.182 vs 0.200], 100% {0.373, 0.555} (wid=0.006 ws=0.005) (gid=0.549 gs=0.179)
[01/24 03:47:12    383s]           min path sink: count_cycle_reg[20]/CK
[01/24 03:47:12    383s]           max path sink: decoded_imm_reg[31]/CK
[01/24 03:47:12    383s]     Skew group summary after 'Reducing clock tree power 3':
[01/24 03:47:12    383s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.373, max=0.555, avg=0.511, sd=0.051], skew [0.182 vs 0.200], 100% {0.373, 0.555} (wid=0.006 ws=0.005) (gid=0.549 gs=0.179)
[01/24 03:47:12    383s]     Legalizer API calls during this step: 136 succeeded with high effort: 136 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:12    383s]   Reducing clock tree power 3 done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/24 03:47:12    383s]   Improving insertion delay...
[01/24 03:47:12    383s]     Clock DAG hash before 'Improving insertion delay': 524519375829241416 5182228589589856636
[01/24 03:47:12    383s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[01/24 03:47:12    383s]       delay calculator: calls=19260, total_wall_time=0.953s, mean_wall_time=0.049ms
[01/24 03:47:12    383s]       legalizer: calls=3968, total_wall_time=0.075s, mean_wall_time=0.019ms
[01/24 03:47:12    383s]       steiner router: calls=11206, total_wall_time=1.713s, mean_wall_time=0.153ms
[01/24 03:47:12    383s]     Clock DAG stats after 'Improving insertion delay':
[01/24 03:47:12    383s]       cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:47:12    383s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:47:12    383s]       misc counts      : r=1, pp=0
[01/24 03:47:12    383s]       cell areas       : b=18.468um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=421.686um^2
[01/24 03:47:12    383s]       cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:47:12    383s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:47:12    383s]       wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.712pF, total=0.766pF
[01/24 03:47:12    383s]       wire lengths     : top=0.000um, trunk=709.330um, leaf=9067.730um, total=9777.060um
[01/24 03:47:12    383s]       hp wire lengths  : top=0.000um, trunk=381.240um, leaf=5921.245um, total=6302.485um
[01/24 03:47:12    383s]     Clock DAG net violations after 'Improving insertion delay': none
[01/24 03:47:12    383s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[01/24 03:47:12    383s]       Trunk : target=0.200ns count=4 avg=0.157ns sd=0.018ns min=0.138ns max=0.176ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:47:12    383s]       Leaf  : target=0.200ns count=63 avg=0.147ns sd=0.050ns min=0.045ns max=0.199ns {15 <= 0.120ns, 4 <= 0.160ns, 31 <= 0.180ns, 7 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:47:12    383s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[01/24 03:47:12    383s]        Bufs: CLKBUFX4: 6 CLKBUFX3: 2 
[01/24 03:47:12    383s]        ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:47:12    383s]     Clock DAG hash after 'Improving insertion delay': 524519375829241416 5182228589589856636
[01/24 03:47:12    383s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[01/24 03:47:12    383s]       delay calculator: calls=19260, total_wall_time=0.953s, mean_wall_time=0.049ms
[01/24 03:47:12    383s]       legalizer: calls=3968, total_wall_time=0.075s, mean_wall_time=0.019ms
[01/24 03:47:12    383s]       steiner router: calls=11206, total_wall_time=1.713s, mean_wall_time=0.153ms
[01/24 03:47:12    383s]     Primary reporting skew groups after 'Improving insertion delay':
[01/24 03:47:12    383s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.373, max=0.555, avg=0.511, sd=0.051], skew [0.182 vs 0.200], 100% {0.373, 0.555} (wid=0.006 ws=0.005) (gid=0.549 gs=0.179)
[01/24 03:47:12    383s]           min path sink: count_cycle_reg[20]/CK
[01/24 03:47:12    383s]           max path sink: decoded_imm_reg[31]/CK
[01/24 03:47:12    383s]     Skew group summary after 'Improving insertion delay':
[01/24 03:47:12    383s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.373, max=0.555, avg=0.511, sd=0.051], skew [0.182 vs 0.200], 100% {0.373, 0.555} (wid=0.006 ws=0.005) (gid=0.549 gs=0.179)
[01/24 03:47:12    383s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:12    383s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:12    383s]   Wire Opt OverFix...
[01/24 03:47:12    383s]     Clock DAG hash before 'Wire Opt OverFix': 524519375829241416 5182228589589856636
[01/24 03:47:12    383s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[01/24 03:47:12    383s]       delay calculator: calls=19260, total_wall_time=0.953s, mean_wall_time=0.049ms
[01/24 03:47:12    383s]       legalizer: calls=3968, total_wall_time=0.075s, mean_wall_time=0.019ms
[01/24 03:47:12    383s]       steiner router: calls=11206, total_wall_time=1.713s, mean_wall_time=0.153ms
[01/24 03:47:12    383s]     Wire Reduction extra effort...
[01/24 03:47:12    383s]       Clock DAG hash before 'Wire Reduction extra effort': 524519375829241416 5182228589589856636
[01/24 03:47:12    383s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[01/24 03:47:12    383s]         delay calculator: calls=19260, total_wall_time=0.953s, mean_wall_time=0.049ms
[01/24 03:47:12    383s]         legalizer: calls=3968, total_wall_time=0.075s, mean_wall_time=0.019ms
[01/24 03:47:12    383s]         steiner router: calls=11206, total_wall_time=1.713s, mean_wall_time=0.153ms
[01/24 03:47:12    383s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[01/24 03:47:12    383s]       Artificially removing short and long paths...
[01/24 03:47:12    383s]         Clock DAG hash before 'Artificially removing short and long paths': 524519375829241416 5182228589589856636
[01/24 03:47:12    383s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/24 03:47:12    383s]           delay calculator: calls=19260, total_wall_time=0.953s, mean_wall_time=0.049ms
[01/24 03:47:12    383s]           legalizer: calls=3968, total_wall_time=0.075s, mean_wall_time=0.019ms
[01/24 03:47:12    383s]           steiner router: calls=11206, total_wall_time=1.713s, mean_wall_time=0.153ms
[01/24 03:47:12    383s]         For skew_group clk/default_emulate_constraint_mode target band (0.373, 0.555)
[01/24 03:47:12    383s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:12    383s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:12    383s]       Global shorten wires A0...
[01/24 03:47:12    383s]         Clock DAG hash before 'Global shorten wires A0': 524519375829241416 5182228589589856636
[01/24 03:47:12    383s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[01/24 03:47:12    383s]           delay calculator: calls=19260, total_wall_time=0.953s, mean_wall_time=0.049ms
[01/24 03:47:12    383s]           legalizer: calls=3968, total_wall_time=0.075s, mean_wall_time=0.019ms
[01/24 03:47:12    383s]           steiner router: calls=11206, total_wall_time=1.713s, mean_wall_time=0.153ms
[01/24 03:47:12    383s]         Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:12    383s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:12    383s]       Move For Wirelength - core...
[01/24 03:47:12    383s]         Clock DAG hash before 'Move For Wirelength - core': 524519375829241416 5182228589589856636
[01/24 03:47:12    383s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[01/24 03:47:12    383s]           delay calculator: calls=19260, total_wall_time=0.953s, mean_wall_time=0.049ms
[01/24 03:47:12    383s]           legalizer: calls=3981, total_wall_time=0.075s, mean_wall_time=0.019ms
[01/24 03:47:12    383s]           steiner router: calls=11206, total_wall_time=1.713s, mean_wall_time=0.153ms
[01/24 03:47:13    384s]         Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=1, computed=65, moveTooSmall=75, resolved=0, predictFail=23, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=57, ignoredLeafDriver=0, worse=111, accepted=9
[01/24 03:47:13    384s]         Max accepted move=33.400um, total accepted move=59.660um, average move=6.628um
[01/24 03:47:13    384s]         Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=1, computed=65, moveTooSmall=74, resolved=0, predictFail=19, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=62, ignoredLeafDriver=0, worse=124, accepted=2
[01/24 03:47:13    384s]         Max accepted move=13.950um, total accepted move=16.150um, average move=8.075um
[01/24 03:47:14    384s]         Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=1, computed=65, moveTooSmall=75, resolved=0, predictFail=18, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=66, ignoredLeafDriver=0, worse=123, accepted=0
[01/24 03:47:14    384s]         Max accepted move=0.000um, total accepted move=0.000um
[01/24 03:47:14    384s]         Legalizer API calls during this step: 618 succeeded with high effort: 618 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:14    384s]       Move For Wirelength - core done. (took cpu=0:00:01.4 real=0:00:01.4)
[01/24 03:47:14    384s]       Global shorten wires A1...
[01/24 03:47:14    384s]         Clock DAG hash before 'Global shorten wires A1': 4292417121186335974 4346015798981549082
[01/24 03:47:14    384s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[01/24 03:47:14    384s]           delay calculator: calls=19942, total_wall_time=1.007s, mean_wall_time=0.050ms
[01/24 03:47:14    384s]           legalizer: calls=4599, total_wall_time=0.093s, mean_wall_time=0.020ms
[01/24 03:47:14    384s]           steiner router: calls=12246, total_wall_time=2.100s, mean_wall_time=0.172ms
[01/24 03:47:14    384s]         Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:14    384s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:14    384s]       Move For Wirelength - core...
[01/24 03:47:14    384s]         Clock DAG hash before 'Move For Wirelength - core': 4292417121186335974 4346015798981549082
[01/24 03:47:14    384s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[01/24 03:47:14    384s]           delay calculator: calls=19944, total_wall_time=1.007s, mean_wall_time=0.050ms
[01/24 03:47:14    384s]           legalizer: calls=4614, total_wall_time=0.094s, mean_wall_time=0.020ms
[01/24 03:47:14    384s]           steiner router: calls=12254, total_wall_time=2.103s, mean_wall_time=0.172ms
[01/24 03:47:14    385s]         Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=44, computed=22, moveTooSmall=87, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=16, ignoredLeafDriver=0, worse=10, accepted=1
[01/24 03:47:14    385s]         Max accepted move=2.000um, total accepted move=2.000um, average move=2.000um
[01/24 03:47:14    385s]         Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=44, computed=22, moveTooSmall=88, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=19, ignoredLeafDriver=0, worse=10, accepted=0
[01/24 03:47:14    385s]         Max accepted move=0.000um, total accepted move=0.000um
[01/24 03:47:14    385s]         Legalizer API calls during this step: 56 succeeded with high effort: 56 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:14    385s]       Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/24 03:47:14    385s]       Global shorten wires B...
[01/24 03:47:14    385s]         Clock DAG hash before 'Global shorten wires B': 909674662494571146 10272925777911886350
[01/24 03:47:14    385s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[01/24 03:47:14    385s]           delay calculator: calls=20072, total_wall_time=1.022s, mean_wall_time=0.051ms
[01/24 03:47:14    385s]           legalizer: calls=4670, total_wall_time=0.095s, mean_wall_time=0.020ms
[01/24 03:47:14    385s]           steiner router: calls=12332, total_wall_time=2.134s, mean_wall_time=0.173ms
[01/24 03:47:14    385s]         Legalizer API calls during this step: 347 succeeded with high effort: 347 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:14    385s]       Global shorten wires B done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/24 03:47:14    385s]       Move For Wirelength - branch...
[01/24 03:47:14    385s]         Clock DAG hash before 'Move For Wirelength - branch': 4987481143933311816 7521546374447814876
[01/24 03:47:14    385s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[01/24 03:47:14    385s]           delay calculator: calls=20280, total_wall_time=1.039s, mean_wall_time=0.051ms
[01/24 03:47:14    385s]           legalizer: calls=5017, total_wall_time=0.102s, mean_wall_time=0.020ms
[01/24 03:47:14    385s]           steiner router: calls=12504, total_wall_time=2.202s, mean_wall_time=0.176ms
[01/24 03:47:15    385s]         Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=0, computed=66, moveTooSmall=0, resolved=0, predictFail=5, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=70, accepted=3
[01/24 03:47:15    385s]         Max accepted move=0.400um, total accepted move=1.000um, average move=0.333um
[01/24 03:47:15    385s]         Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=59, computed=7, moveTooSmall=0, resolved=0, predictFail=134, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
[01/24 03:47:15    385s]         Max accepted move=0.000um, total accepted move=0.000um
[01/24 03:47:15    385s]         Legalizer API calls during this step: 86 succeeded with high effort: 86 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:15    385s]       Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/24 03:47:15    385s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[01/24 03:47:15    385s]       Clock DAG stats after 'Wire Reduction extra effort':
[01/24 03:47:15    385s]         cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:47:15    385s]         sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:47:15    385s]         misc counts      : r=1, pp=0
[01/24 03:47:15    385s]         cell areas       : b=18.468um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=421.686um^2
[01/24 03:47:15    385s]         cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:47:15    385s]         sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:47:15    385s]         wire capacitance : top=0.000pF, trunk=0.052pF, leaf=0.712pF, total=0.764pF
[01/24 03:47:15    385s]         wire lengths     : top=0.000um, trunk=692.180um, leaf=9061.061um, total=9753.242um
[01/24 03:47:15    385s]         hp wire lengths  : top=0.000um, trunk=414.040um, leaf=5928.515um, total=6342.555um
[01/24 03:47:15    385s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[01/24 03:47:15    385s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[01/24 03:47:15    385s]         Trunk : target=0.200ns count=4 avg=0.152ns sd=0.029ns min=0.121ns max=0.182ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:47:15    385s]         Leaf  : target=0.200ns count=63 avg=0.147ns sd=0.050ns min=0.045ns max=0.199ns {15 <= 0.120ns, 4 <= 0.160ns, 31 <= 0.180ns, 7 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:47:15    385s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[01/24 03:47:15    385s]          Bufs: CLKBUFX4: 6 CLKBUFX3: 2 
[01/24 03:47:15    385s]          ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:47:15    385s]       Clock DAG hash after 'Wire Reduction extra effort': 1081531173721863512 2041574053883172892
[01/24 03:47:15    385s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[01/24 03:47:15    385s]         delay calculator: calls=20348, total_wall_time=1.047s, mean_wall_time=0.051ms
[01/24 03:47:15    385s]         legalizer: calls=5103, total_wall_time=0.104s, mean_wall_time=0.020ms
[01/24 03:47:15    385s]         steiner router: calls=12580, total_wall_time=2.232s, mean_wall_time=0.177ms
[01/24 03:47:15    385s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[01/24 03:47:15    385s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.361, max=0.549, avg=0.505, sd=0.054], skew [0.189 vs 0.200], 100% {0.361, 0.549} (wid=0.006 ws=0.005) (gid=0.545 gs=0.187)
[01/24 03:47:15    385s]             min path sink: count_cycle_reg[20]/CK
[01/24 03:47:15    385s]             max path sink: reg_op1_reg[27]/CK
[01/24 03:47:15    385s]       Skew group summary after 'Wire Reduction extra effort':
[01/24 03:47:15    385s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.361, max=0.549, avg=0.505, sd=0.054], skew [0.189 vs 0.200], 100% {0.361, 0.549} (wid=0.006 ws=0.005) (gid=0.545 gs=0.187)
[01/24 03:47:15    385s]       Legalizer API calls during this step: 1135 succeeded with high effort: 1135 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:15    385s]     Wire Reduction extra effort done. (took cpu=0:00:02.3 real=0:00:02.3)
[01/24 03:47:15    385s]     Optimizing orientation...
[01/24 03:47:15    385s]     FlipOpt...
[01/24 03:47:15    385s]     Disconnecting clock tree from netlist...
[01/24 03:47:15    385s]     Disconnecting clock tree from netlist done.
[01/24 03:47:15    385s]     Performing Single Threaded FlipOpt
[01/24 03:47:15    385s]     Optimizing orientation on clock cells...
[01/24 03:47:15    385s]       Orientation Wirelength Optimization: Attempted = 68 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 66 , Other = 0
[01/24 03:47:15    385s]     Optimizing orientation on clock cells done.
[01/24 03:47:15    385s]     Resynthesising clock tree into netlist...
[01/24 03:47:15    385s]       Reset timing graph...
[01/24 03:47:15    385s] Ignoring AAE DB Resetting ...
[01/24 03:47:15    385s]       Reset timing graph done.
[01/24 03:47:15    385s]     Resynthesising clock tree into netlist done.
[01/24 03:47:15    385s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:15    385s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:15    385s] End AAE Lib Interpolated Model. (MEM=2195.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:47:15    385s]     Clock DAG stats after 'Wire Opt OverFix':
[01/24 03:47:15    385s]       cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:47:15    385s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:47:15    385s]       misc counts      : r=1, pp=0
[01/24 03:47:15    385s]       cell areas       : b=18.468um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=421.686um^2
[01/24 03:47:15    385s]       cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:47:15    385s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:47:15    385s]       wire capacitance : top=0.000pF, trunk=0.052pF, leaf=0.712pF, total=0.764pF
[01/24 03:47:15    385s]       wire lengths     : top=0.000um, trunk=692.180um, leaf=9061.061um, total=9753.242um
[01/24 03:47:15    385s]       hp wire lengths  : top=0.000um, trunk=414.040um, leaf=5928.515um, total=6342.555um
[01/24 03:47:15    385s]     Clock DAG net violations after 'Wire Opt OverFix': none
[01/24 03:47:15    385s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[01/24 03:47:15    385s]       Trunk : target=0.200ns count=4 avg=0.152ns sd=0.029ns min=0.121ns max=0.182ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/24 03:47:15    385s]       Leaf  : target=0.200ns count=63 avg=0.147ns sd=0.050ns min=0.045ns max=0.199ns {15 <= 0.120ns, 4 <= 0.160ns, 31 <= 0.180ns, 7 <= 0.190ns, 6 <= 0.200ns}
[01/24 03:47:15    385s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[01/24 03:47:15    385s]        Bufs: CLKBUFX4: 6 CLKBUFX3: 2 
[01/24 03:47:15    385s]        ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:47:15    385s]     Clock DAG hash after 'Wire Opt OverFix': 1081531173721863512 2041574053883172892
[01/24 03:47:15    385s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[01/24 03:47:15    385s]       delay calculator: calls=20415, total_wall_time=1.052s, mean_wall_time=0.052ms
[01/24 03:47:15    385s]       legalizer: calls=5103, total_wall_time=0.104s, mean_wall_time=0.020ms
[01/24 03:47:15    385s]       steiner router: calls=12647, total_wall_time=2.260s, mean_wall_time=0.179ms
[01/24 03:47:15    385s]     Primary reporting skew groups after 'Wire Opt OverFix':
[01/24 03:47:15    385s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.361, max=0.549, avg=0.505, sd=0.054], skew [0.189 vs 0.200], 100% {0.361, 0.549} (wid=0.006 ws=0.005) (gid=0.545 gs=0.187)
[01/24 03:47:15    386s]           min path sink: count_cycle_reg[20]/CK
[01/24 03:47:15    386s]           max path sink: reg_op1_reg[27]/CK
[01/24 03:47:15    386s]     Skew group summary after 'Wire Opt OverFix':
[01/24 03:47:15    386s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.361, max=0.549, avg=0.505, sd=0.054], skew [0.189 vs 0.200], 100% {0.361, 0.549} (wid=0.006 ws=0.005) (gid=0.545 gs=0.187)
[01/24 03:47:15    386s]     Legalizer API calls during this step: 1135 succeeded with high effort: 1135 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:15    386s]   Wire Opt OverFix done. (took cpu=0:00:02.5 real=0:00:02.5)
[01/24 03:47:15    386s]   Total capacitance is (rise=1.192pF fall=1.143pF), of which (rise=0.764pF fall=0.764pF) is wire, and (rise=0.428pF fall=0.378pF) is gate.
[01/24 03:47:15    386s]   Stage::Polishing done. (took cpu=0:00:15.0 real=0:00:15.0)
[01/24 03:47:15    386s]   Stage::Updating netlist...
[01/24 03:47:15    386s]   Reset timing graph...
[01/24 03:47:15    386s] Ignoring AAE DB Resetting ...
[01/24 03:47:15    386s]   Reset timing graph done.
[01/24 03:47:15    386s]   Setting non-default rules before calling refine place.
[01/24 03:47:15    386s]   Leaving CCOpt scope - Cleaning up placement interface...
[01/24 03:47:15    386s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2195.4M, EPOCH TIME: 1706060835.385769
[01/24 03:47:15    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1961).
[01/24 03:47:15    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:15    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:15    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:15    386s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.033, MEM:2152.4M, EPOCH TIME: 1706060835.419233
[01/24 03:47:15    386s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:15    386s]   Leaving CCOpt scope - ClockRefiner...
[01/24 03:47:15    386s]   Assigned high priority to 8 instances.
[01/24 03:47:15    386s]   Soft fixed 66 clock instances.
[01/24 03:47:15    386s]   Performing Clock Only Refine Place.
[01/24 03:47:15    386s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[01/24 03:47:15    386s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2152.4M, EPOCH TIME: 1706060835.436154
[01/24 03:47:15    386s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2152.4M, EPOCH TIME: 1706060835.436338
[01/24 03:47:15    386s] Processing tracks to init pin-track alignment.
[01/24 03:47:15    386s] z: 2, totalTracks: 1
[01/24 03:47:15    386s] z: 4, totalTracks: 1
[01/24 03:47:15    386s] z: 6, totalTracks: 1
[01/24 03:47:15    386s] z: 8, totalTracks: 1
[01/24 03:47:15    386s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:47:15    386s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2152.4M, EPOCH TIME: 1706060835.446625
[01/24 03:47:15    386s] Info: 66 insts are soft-fixed.
[01/24 03:47:15    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:15    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:15    386s] 
[01/24 03:47:15    386s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:47:15    386s] OPERPROF:       Starting CMU at level 4, MEM:2152.4M, EPOCH TIME: 1706060835.479494
[01/24 03:47:15    386s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2152.4M, EPOCH TIME: 1706060835.480810
[01/24 03:47:15    386s] 
[01/24 03:47:15    386s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:47:15    386s] Info: 66 insts are soft-fixed.
[01/24 03:47:15    386s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.036, MEM:2152.4M, EPOCH TIME: 1706060835.482411
[01/24 03:47:15    386s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2152.4M, EPOCH TIME: 1706060835.482493
[01/24 03:47:15    386s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2152.4M, EPOCH TIME: 1706060835.482559
[01/24 03:47:15    386s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2152.4MB).
[01/24 03:47:15    386s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.048, MEM:2152.4M, EPOCH TIME: 1706060835.484721
[01/24 03:47:15    386s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.049, MEM:2152.4M, EPOCH TIME: 1706060835.484788
[01/24 03:47:15    386s] TDRefine: refinePlace mode is spiral
[01/24 03:47:15    386s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28723.11
[01/24 03:47:15    386s] OPERPROF: Starting RefinePlace at level 1, MEM:2152.4M, EPOCH TIME: 1706060835.484876
[01/24 03:47:15    386s] *** Starting refinePlace (0:06:26 mem=2152.4M) ***
[01/24 03:47:15    386s] Total net bbox length = 1.506e+05 (8.209e+04 6.853e+04) (ext = 1.031e+04)
[01/24 03:47:15    386s] 
[01/24 03:47:15    386s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:47:15    386s] Info: 66 insts are soft-fixed.
[01/24 03:47:15    386s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:47:15    386s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:47:15    386s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:47:15    386s] (I)      Default pattern map key = picorv32_default.
[01/24 03:47:15    386s] (I)      Default pattern map key = picorv32_default.
[01/24 03:47:15    386s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2152.4M, EPOCH TIME: 1706060835.503382
[01/24 03:47:15    386s] Starting refinePlace ...
[01/24 03:47:15    386s] (I)      Default pattern map key = picorv32_default.
[01/24 03:47:15    386s] One DDP V2 for no tweak run.
[01/24 03:47:15    386s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:47:15    386s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2152.4MB
[01/24 03:47:15    386s] Statistics of distance of Instance movement in refine placement:
[01/24 03:47:15    386s]   maximum (X+Y) =         0.00 um
[01/24 03:47:15    386s]   mean    (X+Y) =         0.00 um
[01/24 03:47:15    386s] Summary Report:
[01/24 03:47:15    386s] Instances move: 0 (out of 9184 movable)
[01/24 03:47:15    386s] Instances flipped: 0
[01/24 03:47:15    386s] Mean displacement: 0.00 um
[01/24 03:47:15    386s] Max displacement: 0.00 um 
[01/24 03:47:15    386s] Total instances moved : 0
[01/24 03:47:15    386s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.006, MEM:2152.4M, EPOCH TIME: 1706060835.509101
[01/24 03:47:15    386s] Total net bbox length = 1.506e+05 (8.209e+04 6.853e+04) (ext = 1.031e+04)
[01/24 03:47:15    386s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2152.4MB
[01/24 03:47:15    386s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2152.4MB) @(0:06:26 - 0:06:26).
[01/24 03:47:15    386s] *** Finished refinePlace (0:06:26 mem=2152.4M) ***
[01/24 03:47:15    386s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28723.11
[01/24 03:47:15    386s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.029, MEM:2152.4M, EPOCH TIME: 1706060835.513823
[01/24 03:47:15    386s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2152.4M, EPOCH TIME: 1706060835.513893
[01/24 03:47:15    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:66).
[01/24 03:47:15    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:15    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:15    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:15    386s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.028, MEM:2152.4M, EPOCH TIME: 1706060835.542084
[01/24 03:47:15    386s]   ClockRefiner summary
[01/24 03:47:15    386s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2027).
[01/24 03:47:15    386s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 66).
[01/24 03:47:15    386s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1961).
[01/24 03:47:15    386s]   Restoring pStatusCts on 66 clock instances.
[01/24 03:47:15    386s]   Revert refine place priority changes on 0 instances.
[01/24 03:47:15    386s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:47:15    386s]   Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/24 03:47:15    386s]   CCOpt::Phase::Implementation done. (took cpu=0:00:16.6 real=0:00:16.6)
[01/24 03:47:15    386s]   CCOpt::Phase::eGRPC...
[01/24 03:47:15    386s]   eGR Post Conditioning loop iteration 0...
[01/24 03:47:15    386s]     Clock implementation routing...
[01/24 03:47:15    386s]       Leaving CCOpt scope - Routing Tools...
[01/24 03:47:15    386s] Net route status summary:
[01/24 03:47:15    386s]   Clock:        67 (unrouted=67, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 03:47:15    386s]   Non-clock: 10296 (unrouted=300, trialRouted=9996, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=240, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 03:47:15    386s]       Routing using eGR only...
[01/24 03:47:15    386s]         Early Global Route - eGR only step...
[01/24 03:47:15    386s] (ccopt eGR): There are 67 nets to be routed. 0 nets have skip routing designation.
[01/24 03:47:15    386s] (ccopt eGR): There are 67 nets for routing of which 67 have one or more fixed wires.
[01/24 03:47:15    386s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/24 03:47:15    386s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/24 03:47:15    386s] (ccopt eGR): Start to route 67 all nets
[01/24 03:47:15    386s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2152.37 MB )
[01/24 03:47:15    386s] (I)      ==================== Layers =====================
[01/24 03:47:15    386s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:47:15    386s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 03:47:15    386s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:47:15    386s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 03:47:15    386s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 03:47:15    386s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 03:47:15    386s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 03:47:15    386s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 03:47:15    386s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 03:47:15    386s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 03:47:15    386s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 03:47:15    386s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 03:47:15    386s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 03:47:15    386s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 03:47:15    386s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 03:47:15    386s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 03:47:15    386s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 03:47:15    386s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 03:47:15    386s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 03:47:15    386s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 03:47:15    386s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 03:47:15    386s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 03:47:15    386s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 03:47:15    386s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 03:47:15    386s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 03:47:15    386s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:47:15    386s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 03:47:15    386s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 03:47:15    386s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 03:47:15    386s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 03:47:15    386s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 03:47:15    386s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 03:47:15    386s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 03:47:15    386s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 03:47:15    386s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 03:47:15    386s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 03:47:15    386s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 03:47:15    386s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 03:47:15    386s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 03:47:15    386s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 03:47:15    386s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:47:15    386s] (I)      Started Import and model ( Curr Mem: 2152.37 MB )
[01/24 03:47:15    386s] (I)      Default pattern map key = picorv32_default.
[01/24 03:47:15    386s] (I)      == Non-default Options ==
[01/24 03:47:15    386s] (I)      Clean congestion better                            : true
[01/24 03:47:15    386s] (I)      Estimate vias on DPT layer                         : true
[01/24 03:47:15    386s] (I)      Clean congestion layer assignment rounds           : 3
[01/24 03:47:15    386s] (I)      Layer constraints as soft constraints              : true
[01/24 03:47:15    386s] (I)      Soft top layer                                     : true
[01/24 03:47:15    386s] (I)      Skip prospective layer relax nets                  : true
[01/24 03:47:15    386s] (I)      Better NDR handling                                : true
[01/24 03:47:15    386s] (I)      Improved NDR modeling in LA                        : true
[01/24 03:47:15    386s] (I)      Routing cost fix for NDR handling                  : true
[01/24 03:47:15    386s] (I)      Block tracks for preroutes                         : true
[01/24 03:47:15    386s] (I)      Assign IRoute by net group key                     : true
[01/24 03:47:15    386s] (I)      Block unroutable channels                          : true
[01/24 03:47:15    386s] (I)      Block unroutable channels 3D                       : true
[01/24 03:47:15    386s] (I)      Bound layer relaxed segment wl                     : true
[01/24 03:47:15    386s] (I)      Blocked pin reach length threshold                 : 2
[01/24 03:47:15    386s] (I)      Check blockage within NDR space in TA              : true
[01/24 03:47:15    386s] (I)      Skip must join for term with via pillar            : true
[01/24 03:47:15    386s] (I)      Model find APA for IO pin                          : true
[01/24 03:47:15    386s] (I)      On pin location for off pin term                   : true
[01/24 03:47:15    386s] (I)      Handle EOL spacing                                 : true
[01/24 03:47:15    386s] (I)      Merge PG vias by gap                               : true
[01/24 03:47:15    386s] (I)      Maximum routing layer                              : 11
[01/24 03:47:15    386s] (I)      Route selected nets only                           : true
[01/24 03:47:15    386s] (I)      Refine MST                                         : true
[01/24 03:47:15    386s] (I)      Honor PRL                                          : true
[01/24 03:47:15    386s] (I)      Strong congestion aware                            : true
[01/24 03:47:15    386s] (I)      Improved initial location for IRoutes              : true
[01/24 03:47:15    386s] (I)      Multi panel TA                                     : true
[01/24 03:47:15    386s] (I)      Penalize wire overlap                              : true
[01/24 03:47:15    386s] (I)      Expand small instance blockage                     : true
[01/24 03:47:15    386s] (I)      Reduce via in TA                                   : true
[01/24 03:47:15    386s] (I)      SS-aware routing                                   : true
[01/24 03:47:15    386s] (I)      Improve tree edge sharing                          : true
[01/24 03:47:15    386s] (I)      Improve 2D via estimation                          : true
[01/24 03:47:15    386s] (I)      Refine Steiner tree                                : true
[01/24 03:47:15    386s] (I)      Build spine tree                                   : true
[01/24 03:47:15    386s] (I)      Model pass through capacity                        : true
[01/24 03:47:15    386s] (I)      Extend blockages by a half GCell                   : true
[01/24 03:47:15    386s] (I)      Consider pin shapes                                : true
[01/24 03:47:15    386s] (I)      Consider pin shapes for all nodes                  : true
[01/24 03:47:15    386s] (I)      Consider NR APA                                    : true
[01/24 03:47:15    386s] (I)      Consider IO pin shape                              : true
[01/24 03:47:15    386s] (I)      Fix pin connection bug                             : true
[01/24 03:47:15    386s] (I)      Consider layer RC for local wires                  : true
[01/24 03:47:15    386s] (I)      Route to clock mesh pin                            : true
[01/24 03:47:15    386s] (I)      LA-aware pin escape length                         : 2
[01/24 03:47:15    386s] (I)      Connect multiple ports                             : true
[01/24 03:47:15    386s] (I)      Split for must join                                : true
[01/24 03:47:15    386s] (I)      Number of threads                                  : 1
[01/24 03:47:15    386s] (I)      Routing effort level                               : 10000
[01/24 03:47:15    386s] (I)      Prefer layer length threshold                      : 8
[01/24 03:47:15    386s] (I)      Overflow penalty cost                              : 10
[01/24 03:47:15    386s] (I)      A-star cost                                        : 0.300000
[01/24 03:47:15    386s] (I)      Misalignment cost                                  : 10.000000
[01/24 03:47:15    386s] (I)      Threshold for short IRoute                         : 6
[01/24 03:47:15    386s] (I)      Via cost during post routing                       : 1.000000
[01/24 03:47:15    386s] (I)      Layer congestion ratios                            : { { 1.0 } }
[01/24 03:47:15    386s] (I)      Source-to-sink ratio                               : 0.300000
[01/24 03:47:15    386s] (I)      Scenic ratio bound                                 : 3.000000
[01/24 03:47:15    386s] (I)      Segment layer relax scenic ratio                   : 1.250000
[01/24 03:47:15    386s] (I)      Source-sink aware LA ratio                         : 0.500000
[01/24 03:47:15    386s] (I)      PG-aware similar topology routing                  : true
[01/24 03:47:15    386s] (I)      Maze routing via cost fix                          : true
[01/24 03:47:15    386s] (I)      Apply PRL on PG terms                              : true
[01/24 03:47:15    386s] (I)      Apply PRL on obs objects                           : true
[01/24 03:47:15    386s] (I)      Handle range-type spacing rules                    : true
[01/24 03:47:15    386s] (I)      PG gap threshold multiplier                        : 10.000000
[01/24 03:47:15    386s] (I)      Parallel spacing query fix                         : true
[01/24 03:47:15    386s] (I)      Force source to root IR                            : true
[01/24 03:47:15    386s] (I)      Layer Weights                                      : L2:4 L3:2.5
[01/24 03:47:15    386s] (I)      Do not relax to DPT layer                          : true
[01/24 03:47:15    386s] (I)      No DPT in post routing                             : true
[01/24 03:47:15    386s] (I)      Modeling PG via merging fix                        : true
[01/24 03:47:15    386s] (I)      Shield aware TA                                    : true
[01/24 03:47:15    386s] (I)      Strong shield aware TA                             : true
[01/24 03:47:15    386s] (I)      Overflow calculation fix in LA                     : true
[01/24 03:47:15    386s] (I)      Post routing fix                                   : true
[01/24 03:47:15    386s] (I)      Strong post routing                                : true
[01/24 03:47:15    386s] (I)      Access via pillar from top                         : true
[01/24 03:47:15    386s] (I)      NDR via pillar fix                                 : true
[01/24 03:47:15    386s] (I)      Violation on path threshold                        : 1
[01/24 03:47:15    386s] (I)      Pass through capacity modeling                     : true
[01/24 03:47:15    386s] (I)      Select the non-relaxed segments in post routing stage : true
[01/24 03:47:15    386s] (I)      Select term pin box for io pin                     : true
[01/24 03:47:15    386s] (I)      Penalize NDR sharing                               : true
[01/24 03:47:15    386s] (I)      Enable special modeling                            : false
[01/24 03:47:15    386s] (I)      Keep fixed segments                                : true
[01/24 03:47:15    386s] (I)      Reorder net groups by key                          : true
[01/24 03:47:15    386s] (I)      Increase net scenic ratio                          : true
[01/24 03:47:15    386s] (I)      Method to set GCell size                           : row
[01/24 03:47:15    386s] (I)      Connect multiple ports and must join fix           : true
[01/24 03:47:15    386s] (I)      Avoid high resistance layers                       : true
[01/24 03:47:15    386s] (I)      Model find APA for IO pin fix                      : true
[01/24 03:47:15    386s] (I)      Avoid connecting non-metal layers                  : true
[01/24 03:47:15    386s] (I)      Use track pitch for NDR                            : true
[01/24 03:47:15    386s] (I)      Enable layer relax to lower layer                  : true
[01/24 03:47:15    386s] (I)      Enable layer relax to upper layer                  : true
[01/24 03:47:15    386s] (I)      Top layer relaxation fix                           : true
[01/24 03:47:15    386s] (I)      Handle non-default track width                     : false
[01/24 03:47:15    386s] (I)      Counted 2449 PG shapes. We will not process PG shapes layer by layer.
[01/24 03:47:15    386s] (I)      Use row-based GCell size
[01/24 03:47:15    386s] (I)      Use row-based GCell align
[01/24 03:47:15    386s] (I)      layer 0 area = 80000
[01/24 03:47:15    386s] (I)      layer 1 area = 80000
[01/24 03:47:15    386s] (I)      layer 2 area = 80000
[01/24 03:47:15    386s] (I)      layer 3 area = 80000
[01/24 03:47:15    386s] (I)      layer 4 area = 80000
[01/24 03:47:15    386s] (I)      layer 5 area = 80000
[01/24 03:47:15    386s] (I)      layer 6 area = 80000
[01/24 03:47:15    386s] (I)      layer 7 area = 80000
[01/24 03:47:15    386s] (I)      layer 8 area = 80000
[01/24 03:47:15    386s] (I)      layer 9 area = 400000
[01/24 03:47:15    386s] (I)      layer 10 area = 400000
[01/24 03:47:15    386s] (I)      GCell unit size   : 3420
[01/24 03:47:15    386s] (I)      GCell multiplier  : 1
[01/24 03:47:15    386s] (I)      GCell row height  : 3420
[01/24 03:47:15    386s] (I)      Actual row height : 3420
[01/24 03:47:15    386s] (I)      GCell align ref   : 30000 30020
[01/24 03:47:15    386s] [NR-eGR] Track table information for default rule: 
[01/24 03:47:15    386s] [NR-eGR] Metal1 has single uniform track structure
[01/24 03:47:15    386s] [NR-eGR] Metal2 has single uniform track structure
[01/24 03:47:15    386s] [NR-eGR] Metal3 has single uniform track structure
[01/24 03:47:15    386s] [NR-eGR] Metal4 has single uniform track structure
[01/24 03:47:15    386s] [NR-eGR] Metal5 has single uniform track structure
[01/24 03:47:15    386s] [NR-eGR] Metal6 has single uniform track structure
[01/24 03:47:15    386s] [NR-eGR] Metal7 has single uniform track structure
[01/24 03:47:15    386s] [NR-eGR] Metal8 has single uniform track structure
[01/24 03:47:15    386s] [NR-eGR] Metal9 has single uniform track structure
[01/24 03:47:15    386s] [NR-eGR] Metal10 has single uniform track structure
[01/24 03:47:15    386s] [NR-eGR] Metal11 has single uniform track structure
[01/24 03:47:15    386s] (I)      ==================== Default via =====================
[01/24 03:47:15    386s] (I)      +----+------------------+----------------------------+
[01/24 03:47:15    386s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 03:47:15    386s] (I)      +----+------------------+----------------------------+
[01/24 03:47:15    386s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 03:47:15    386s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 03:47:15    386s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 03:47:15    386s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 03:47:15    386s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 03:47:15    386s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 03:47:15    386s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 03:47:15    386s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 03:47:15    386s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 03:47:15    386s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 03:47:15    386s] (I)      +----+------------------+----------------------------+
[01/24 03:47:15    386s] [NR-eGR] Read 5638 PG shapes
[01/24 03:47:15    386s] [NR-eGR] Read 0 clock shapes
[01/24 03:47:15    386s] [NR-eGR] Read 0 other shapes
[01/24 03:47:15    386s] [NR-eGR] #Routing Blockages  : 0
[01/24 03:47:15    386s] [NR-eGR] #Instance Blockages : 0
[01/24 03:47:15    386s] [NR-eGR] #PG Blockages       : 5638
[01/24 03:47:15    386s] [NR-eGR] #Halo Blockages     : 0
[01/24 03:47:15    386s] [NR-eGR] #Boundary Blockages : 0
[01/24 03:47:15    386s] [NR-eGR] #Clock Blockages    : 0
[01/24 03:47:15    386s] [NR-eGR] #Other Blockages    : 0
[01/24 03:47:15    386s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 03:47:15    386s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 03:47:15    386s] [NR-eGR] Read 10121 nets ( ignored 10054 )
[01/24 03:47:15    386s] [NR-eGR] Connected 0 must-join pins/ports
[01/24 03:47:15    386s] (I)      early_global_route_priority property id does not exist.
[01/24 03:47:15    386s] (I)      Read Num Blocks=7736  Num Prerouted Wires=0  Num CS=0
[01/24 03:47:15    386s] (I)      Layer 1 (V) : #blockages 230 : #preroutes 0
[01/24 03:47:15    386s] (I)      Layer 2 (H) : #blockages 1150 : #preroutes 0
[01/24 03:47:15    386s] (I)      Layer 3 (V) : #blockages 230 : #preroutes 0
[01/24 03:47:15    386s] (I)      Layer 4 (H) : #blockages 1150 : #preroutes 0
[01/24 03:47:15    386s] (I)      Layer 5 (V) : #blockages 230 : #preroutes 0
[01/24 03:47:15    386s] (I)      Layer 6 (H) : #blockages 1150 : #preroutes 0
[01/24 03:47:15    386s] (I)      Layer 7 (V) : #blockages 230 : #preroutes 0
[01/24 03:47:15    386s] (I)      Layer 8 (H) : #blockages 1380 : #preroutes 0
[01/24 03:47:15    386s] (I)      Layer 9 (V) : #blockages 596 : #preroutes 0
[01/24 03:47:15    386s] (I)      Layer 10 (H) : #blockages 1390 : #preroutes 0
[01/24 03:47:15    386s] (I)      Moved 1 terms for better access 
[01/24 03:47:15    386s] (I)      Number of ignored nets                =      0
[01/24 03:47:15    386s] (I)      Number of connected nets              =      0
[01/24 03:47:15    386s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 03:47:15    386s] (I)      Number of clock nets                  =     67.  Ignored: No
[01/24 03:47:15    386s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 03:47:15    386s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 03:47:15    386s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 03:47:15    386s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 03:47:15    386s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 03:47:15    386s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 03:47:15    386s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 03:47:15    386s] [NR-eGR] There are 67 clock nets ( 4 with NDR ).
[01/24 03:47:15    386s] (I)      Ndr track 0 does not exist
[01/24 03:47:15    386s] (I)      Ndr track 0 does not exist
[01/24 03:47:15    386s] (I)      ---------------------Grid Graph Info--------------------
[01/24 03:47:15    386s] (I)      Routing area        : (0, 0) - (458400, 449920)
[01/24 03:47:15    386s] (I)      Core area           : (30000, 30020) - (428400, 419900)
[01/24 03:47:15    386s] (I)      Site width          :   400  (dbu)
[01/24 03:47:15    386s] (I)      Row height          :  3420  (dbu)
[01/24 03:47:15    386s] (I)      GCell row height    :  3420  (dbu)
[01/24 03:47:15    386s] (I)      GCell width         :  3420  (dbu)
[01/24 03:47:15    386s] (I)      GCell height        :  3420  (dbu)
[01/24 03:47:15    386s] (I)      Grid                :   134   131    11
[01/24 03:47:15    386s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 03:47:15    386s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 03:47:15    386s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 03:47:15    386s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 03:47:15    386s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 03:47:15    386s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 03:47:15    386s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 03:47:15    386s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 03:47:15    386s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 03:47:15    386s] (I)      Total num of tracks :  1184  1146  1184  1146  1184  1146  1184  1146  1184   457   473
[01/24 03:47:15    386s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 03:47:15    386s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 03:47:15    386s] (I)      --------------------------------------------------------
[01/24 03:47:15    386s] 
[01/24 03:47:15    386s] [NR-eGR] ============ Routing rule table ============
[01/24 03:47:15    386s] [NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[01/24 03:47:15    386s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[01/24 03:47:15    386s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/24 03:47:15    386s] (I)                    Pitch  400  380  400  380  400  380  400  380  3000  2850 
[01/24 03:47:15    386s] (I)             #Used tracks    1    1    1    1    1    1    1    1     3     3 
[01/24 03:47:15    386s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     3     3 
[01/24 03:47:15    386s] [NR-eGR] Rule id: 1  Nets: 63
[01/24 03:47:15    386s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 03:47:15    386s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 03:47:15    386s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 03:47:15    386s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:47:15    386s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:47:15    386s] [NR-eGR] ========================================
[01/24 03:47:15    386s] [NR-eGR] 
[01/24 03:47:15    386s] (I)      =============== Blocked Tracks ===============
[01/24 03:47:15    386s] (I)      +-------+---------+----------+---------------+
[01/24 03:47:15    386s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 03:47:15    386s] (I)      +-------+---------+----------+---------------+
[01/24 03:47:15    386s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 03:47:15    386s] (I)      |     2 |  150126 |     7820 |         5.21% |
[01/24 03:47:15    386s] (I)      |     3 |  158656 |     1150 |         0.72% |
[01/24 03:47:15    386s] (I)      |     4 |  150126 |     7820 |         5.21% |
[01/24 03:47:15    386s] (I)      |     5 |  158656 |     1150 |         0.72% |
[01/24 03:47:15    386s] (I)      |     6 |  150126 |     7820 |         5.21% |
[01/24 03:47:15    386s] (I)      |     7 |  158656 |     1150 |         0.72% |
[01/24 03:47:15    386s] (I)      |     8 |  150126 |     7820 |         5.21% |
[01/24 03:47:15    386s] (I)      |     9 |  158656 |     2300 |         1.45% |
[01/24 03:47:15    386s] (I)      |    10 |   59867 |     4226 |         7.06% |
[01/24 03:47:15    386s] (I)      |    11 |   63382 |    11888 |        18.76% |
[01/24 03:47:15    386s] (I)      +-------+---------+----------+---------------+
[01/24 03:47:15    386s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2156.50 MB )
[01/24 03:47:15    386s] (I)      Reset routing kernel
[01/24 03:47:15    386s] (I)      Started Global Routing ( Curr Mem: 2156.50 MB )
[01/24 03:47:15    386s] (I)      totalPins=2094  totalGlobalPin=2093 (99.95%)
[01/24 03:47:15    386s] (I)      total 2D Cap : 460768 = (315012 H, 145756 V)
[01/24 03:47:15    386s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1a Route ============
[01/24 03:47:15    386s] (I)      Usage: 407 = (230 H, 177 V) = (0.07% H, 0.12% V) = (3.933e+02um H, 3.027e+02um V)
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1b Route ============
[01/24 03:47:15    386s] (I)      Usage: 407 = (230 H, 177 V) = (0.07% H, 0.12% V) = (3.933e+02um H, 3.027e+02um V)
[01/24 03:47:15    386s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.959700e+02um
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1c Route ============
[01/24 03:47:15    386s] (I)      Usage: 407 = (230 H, 177 V) = (0.07% H, 0.12% V) = (3.933e+02um H, 3.027e+02um V)
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1d Route ============
[01/24 03:47:15    386s] (I)      Usage: 407 = (230 H, 177 V) = (0.07% H, 0.12% V) = (3.933e+02um H, 3.027e+02um V)
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1e Route ============
[01/24 03:47:15    386s] (I)      Usage: 407 = (230 H, 177 V) = (0.07% H, 0.12% V) = (3.933e+02um H, 3.027e+02um V)
[01/24 03:47:15    386s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.959700e+02um
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1f Route ============
[01/24 03:47:15    386s] (I)      Usage: 407 = (230 H, 177 V) = (0.07% H, 0.12% V) = (3.933e+02um H, 3.027e+02um V)
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1g Route ============
[01/24 03:47:15    386s] (I)      Usage: 406 = (229 H, 177 V) = (0.07% H, 0.12% V) = (3.916e+02um H, 3.027e+02um V)
[01/24 03:47:15    386s] (I)      #Nets         : 4
[01/24 03:47:15    386s] (I)      #Relaxed nets : 0
[01/24 03:47:15    386s] (I)      Wire length   : 406
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1h Route ============
[01/24 03:47:15    386s] (I)      Usage: 406 = (229 H, 177 V) = (0.07% H, 0.12% V) = (3.916e+02um H, 3.027e+02um V)
[01/24 03:47:15    386s] (I)      total 2D Cap : 460768 = (315012 H, 145756 V)
[01/24 03:47:15    386s] [NR-eGR] Layer group 2: route 63 net(s) in layer range [5, 7]
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1a Route ============
[01/24 03:47:15    386s] (I)      Usage: 5569 = (1994 H, 3575 V) = (0.63% H, 2.45% V) = (3.410e+03um H, 6.113e+03um V)
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1b Route ============
[01/24 03:47:15    386s] (I)      Usage: 5569 = (1994 H, 3575 V) = (0.63% H, 2.45% V) = (3.410e+03um H, 6.113e+03um V)
[01/24 03:47:15    386s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.522990e+03um
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1c Route ============
[01/24 03:47:15    386s] (I)      Usage: 5569 = (1994 H, 3575 V) = (0.63% H, 2.45% V) = (3.410e+03um H, 6.113e+03um V)
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1d Route ============
[01/24 03:47:15    386s] (I)      Usage: 5569 = (1994 H, 3575 V) = (0.63% H, 2.45% V) = (3.410e+03um H, 6.113e+03um V)
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1e Route ============
[01/24 03:47:15    386s] (I)      Usage: 5569 = (1994 H, 3575 V) = (0.63% H, 2.45% V) = (3.410e+03um H, 6.113e+03um V)
[01/24 03:47:15    386s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.522990e+03um
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1f Route ============
[01/24 03:47:15    386s] (I)      Usage: 5569 = (1994 H, 3575 V) = (0.63% H, 2.45% V) = (3.410e+03um H, 6.113e+03um V)
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1g Route ============
[01/24 03:47:15    386s] (I)      Usage: 5549 = (1999 H, 3550 V) = (0.63% H, 2.44% V) = (3.418e+03um H, 6.070e+03um V)
[01/24 03:47:15    386s] (I)      #Nets         : 63
[01/24 03:47:15    386s] (I)      #Relaxed nets : 4
[01/24 03:47:15    386s] (I)      Wire length   : 4740
[01/24 03:47:15    386s] [NR-eGR] Create a new net group with 4 nets and layer range [5, 9]
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1h Route ============
[01/24 03:47:15    386s] (I)      Usage: 5454 = (1966 H, 3488 V) = (0.62% H, 2.39% V) = (3.362e+03um H, 5.964e+03um V)
[01/24 03:47:15    386s] (I)      total 2D Cap : 764030 = (471368 H, 292662 V)
[01/24 03:47:15    386s] [NR-eGR] Layer group 3: route 4 net(s) in layer range [5, 9]
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1a Route ============
[01/24 03:47:15    386s] (I)      Usage: 5867 = (2110 H, 3757 V) = (0.45% H, 1.28% V) = (3.608e+03um H, 6.424e+03um V)
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1b Route ============
[01/24 03:47:15    386s] (I)      Usage: 5867 = (2110 H, 3757 V) = (0.45% H, 1.28% V) = (3.608e+03um H, 6.424e+03um V)
[01/24 03:47:15    386s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.003257e+04um
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1c Route ============
[01/24 03:47:15    386s] (I)      Usage: 5867 = (2110 H, 3757 V) = (0.45% H, 1.28% V) = (3.608e+03um H, 6.424e+03um V)
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1d Route ============
[01/24 03:47:15    386s] (I)      Usage: 5867 = (2110 H, 3757 V) = (0.45% H, 1.28% V) = (3.608e+03um H, 6.424e+03um V)
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1e Route ============
[01/24 03:47:15    386s] (I)      Usage: 5867 = (2110 H, 3757 V) = (0.45% H, 1.28% V) = (3.608e+03um H, 6.424e+03um V)
[01/24 03:47:15    386s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.003257e+04um
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1f Route ============
[01/24 03:47:15    386s] (I)      Usage: 5867 = (2110 H, 3757 V) = (0.45% H, 1.28% V) = (3.608e+03um H, 6.424e+03um V)
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1g Route ============
[01/24 03:47:15    386s] (I)      Usage: 5857 = (2107 H, 3750 V) = (0.45% H, 1.28% V) = (3.603e+03um H, 6.412e+03um V)
[01/24 03:47:15    386s] (I)      #Nets         : 4
[01/24 03:47:15    386s] (I)      #Relaxed nets : 4
[01/24 03:47:15    386s] (I)      Wire length   : 0
[01/24 03:47:15    386s] [NR-eGR] Create a new net group with 4 nets and layer range [5, 11]
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1h Route ============
[01/24 03:47:15    386s] (I)      Usage: 5759 = (2081 H, 3678 V) = (0.44% H, 1.26% V) = (3.559e+03um H, 6.289e+03um V)
[01/24 03:47:15    386s] (I)      total 2D Cap : 871181 = (522878 H, 348303 V)
[01/24 03:47:15    386s] [NR-eGR] Layer group 4: route 4 net(s) in layer range [5, 11]
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1a Route ============
[01/24 03:47:15    386s] (I)      Usage: 6172 = (2225 H, 3947 V) = (0.43% H, 1.13% V) = (3.805e+03um H, 6.749e+03um V)
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1b Route ============
[01/24 03:47:15    386s] (I)      Usage: 6172 = (2225 H, 3947 V) = (0.43% H, 1.13% V) = (3.805e+03um H, 6.749e+03um V)
[01/24 03:47:15    386s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.055412e+04um
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1c Route ============
[01/24 03:47:15    386s] (I)      Usage: 6172 = (2225 H, 3947 V) = (0.43% H, 1.13% V) = (3.805e+03um H, 6.749e+03um V)
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1d Route ============
[01/24 03:47:15    386s] (I)      Usage: 6172 = (2225 H, 3947 V) = (0.43% H, 1.13% V) = (3.805e+03um H, 6.749e+03um V)
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1e Route ============
[01/24 03:47:15    386s] (I)      Usage: 6172 = (2225 H, 3947 V) = (0.43% H, 1.13% V) = (3.805e+03um H, 6.749e+03um V)
[01/24 03:47:15    386s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.055412e+04um
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1f Route ============
[01/24 03:47:15    386s] (I)      Usage: 6172 = (2225 H, 3947 V) = (0.43% H, 1.13% V) = (3.805e+03um H, 6.749e+03um V)
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1g Route ============
[01/24 03:47:15    386s] (I)      Usage: 6162 = (2222 H, 3940 V) = (0.42% H, 1.13% V) = (3.800e+03um H, 6.737e+03um V)
[01/24 03:47:15    386s] (I)      #Nets         : 4
[01/24 03:47:15    386s] (I)      #Relaxed nets : 3
[01/24 03:47:15    386s] (I)      Wire length   : 98
[01/24 03:47:15    386s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 11]
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1h Route ============
[01/24 03:47:15    386s] (I)      Usage: 6162 = (2222 H, 3940 V) = (0.42% H, 1.13% V) = (3.800e+03um H, 6.737e+03um V)
[01/24 03:47:15    386s] (I)      total 2D Cap : 1175363 = (680384 H, 494979 V)
[01/24 03:47:15    386s] [NR-eGR] Layer group 5: route 3 net(s) in layer range [3, 11]
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1a Route ============
[01/24 03:47:15    386s] (I)      Usage: 6784 = (2457 H, 4327 V) = (0.36% H, 0.87% V) = (4.201e+03um H, 7.399e+03um V)
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1b Route ============
[01/24 03:47:15    386s] (I)      Usage: 6784 = (2457 H, 4327 V) = (0.36% H, 0.87% V) = (4.201e+03um H, 7.399e+03um V)
[01/24 03:47:15    386s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.160064e+04um
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1c Route ============
[01/24 03:47:15    386s] (I)      Usage: 6784 = (2457 H, 4327 V) = (0.36% H, 0.87% V) = (4.201e+03um H, 7.399e+03um V)
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1d Route ============
[01/24 03:47:15    386s] (I)      Usage: 6784 = (2457 H, 4327 V) = (0.36% H, 0.87% V) = (4.201e+03um H, 7.399e+03um V)
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1e Route ============
[01/24 03:47:15    386s] (I)      Usage: 6784 = (2457 H, 4327 V) = (0.36% H, 0.87% V) = (4.201e+03um H, 7.399e+03um V)
[01/24 03:47:15    386s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.160064e+04um
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1f Route ============
[01/24 03:47:15    386s] (I)      Usage: 6784 = (2457 H, 4327 V) = (0.36% H, 0.87% V) = (4.201e+03um H, 7.399e+03um V)
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1g Route ============
[01/24 03:47:15    386s] (I)      Usage: 6784 = (2457 H, 4327 V) = (0.36% H, 0.87% V) = (4.201e+03um H, 7.399e+03um V)
[01/24 03:47:15    386s] (I)      #Nets         : 3
[01/24 03:47:15    386s] (I)      #Relaxed nets : 0
[01/24 03:47:15    386s] (I)      Wire length   : 315
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] (I)      ============  Phase 1h Route ============
[01/24 03:47:15    386s] (I)      Usage: 6783 = (2456 H, 4327 V) = (0.36% H, 0.87% V) = (4.200e+03um H, 7.399e+03um V)
[01/24 03:47:15    386s] (I)      
[01/24 03:47:15    386s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 03:47:15    386s] [NR-eGR]                        OverCon            
[01/24 03:47:15    386s] [NR-eGR]                         #Gcell     %Gcell
[01/24 03:47:15    386s] [NR-eGR]        Layer             (1-0)    OverCon
[01/24 03:47:15    386s] [NR-eGR] ----------------------------------------------
[01/24 03:47:15    386s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:15    386s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:15    386s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:15    386s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:15    386s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:15    386s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:15    386s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:15    386s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:15    386s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:15    386s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:15    386s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:15    386s] [NR-eGR] ----------------------------------------------
[01/24 03:47:15    386s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/24 03:47:15    386s] [NR-eGR] 
[01/24 03:47:15    386s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2156.50 MB )
[01/24 03:47:15    386s] (I)      total 2D Cap : 1328474 = (680835 H, 647639 V)
[01/24 03:47:15    386s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 03:47:15    386s] (I)      ============= Track Assignment ============
[01/24 03:47:15    386s] (I)      Started Track Assignment (1T) ( Curr Mem: 2156.50 MB )
[01/24 03:47:15    386s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 03:47:15    386s] (I)      Run Multi-thread track assignment
[01/24 03:47:15    386s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2156.50 MB )
[01/24 03:47:15    386s] (I)      Started Export ( Curr Mem: 2156.50 MB )
[01/24 03:47:15    386s] [NR-eGR]                  Length (um)   Vias 
[01/24 03:47:15    386s] [NR-eGR] ------------------------------------
[01/24 03:47:15    386s] [NR-eGR]  Metal1   (1H)         12094  35233 
[01/24 03:47:15    386s] [NR-eGR]  Metal2   (2V)         51953  24520 
[01/24 03:47:15    386s] [NR-eGR]  Metal3   (3H)         64639   5084 
[01/24 03:47:15    386s] [NR-eGR]  Metal4   (4V)         21195   2780 
[01/24 03:47:15    386s] [NR-eGR]  Metal5   (5H)         17617   1451 
[01/24 03:47:15    386s] [NR-eGR]  Metal6   (6V)          6459     69 
[01/24 03:47:15    386s] [NR-eGR]  Metal7   (7H)           786     35 
[01/24 03:47:15    386s] [NR-eGR]  Metal8   (8V)           219     27 
[01/24 03:47:15    386s] [NR-eGR]  Metal9   (9H)           217      9 
[01/24 03:47:15    386s] [NR-eGR]  Metal10  (10V)            0      7 
[01/24 03:47:15    386s] [NR-eGR]  Metal11  (11H)            7      0 
[01/24 03:47:15    386s] [NR-eGR] ------------------------------------
[01/24 03:47:15    386s] [NR-eGR]           Total       175187  69215 
[01/24 03:47:15    386s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:47:15    386s] [NR-eGR] Total half perimeter of net bounding box: 150621um
[01/24 03:47:15    386s] [NR-eGR] Total length: 175187um, number of vias: 69215
[01/24 03:47:15    386s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:47:15    386s] [NR-eGR] Total eGR-routed clock nets wire length: 9928um, number of vias: 8395
[01/24 03:47:15    386s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:47:15    386s] [NR-eGR] Report for selected net(s) only.
[01/24 03:47:15    386s] [NR-eGR]                  Length (um)  Vias 
[01/24 03:47:15    386s] [NR-eGR] -----------------------------------
[01/24 03:47:15    386s] [NR-eGR]  Metal1   (1H)             0  2093 
[01/24 03:47:15    386s] [NR-eGR]  Metal2   (2V)          1352  2349 
[01/24 03:47:15    386s] [NR-eGR]  Metal3   (3H)          1326  1343 
[01/24 03:47:15    386s] [NR-eGR]  Metal4   (4V)           369  1302 
[01/24 03:47:15    386s] [NR-eGR]  Metal5   (5H)          2250  1302 
[01/24 03:47:15    386s] [NR-eGR]  Metal6   (6V)          4628     6 
[01/24 03:47:15    386s] [NR-eGR]  Metal7   (7H)             2     0 
[01/24 03:47:15    386s] [NR-eGR]  Metal8   (8V)             0     0 
[01/24 03:47:15    386s] [NR-eGR]  Metal9   (9H)             0     0 
[01/24 03:47:15    386s] [NR-eGR]  Metal10  (10V)            0     0 
[01/24 03:47:15    386s] [NR-eGR]  Metal11  (11H)            0     0 
[01/24 03:47:15    386s] [NR-eGR] -----------------------------------
[01/24 03:47:15    386s] [NR-eGR]           Total         9928  8395 
[01/24 03:47:15    386s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:47:15    386s] [NR-eGR] Total half perimeter of net bounding box: 6407um
[01/24 03:47:15    386s] [NR-eGR] Total length: 9928um, number of vias: 8395
[01/24 03:47:15    386s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:47:15    386s] [NR-eGR] Total routed clock nets wire length: 9928um, number of vias: 8395
[01/24 03:47:15    386s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:47:15    386s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2156.50 MB )
[01/24 03:47:15    386s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.27 sec, Real: 0.28 sec, Curr Mem: 2152.50 MB )
[01/24 03:47:15    386s] (I)      ====================================== Runtime Summary ======================================
[01/24 03:47:15    386s] (I)       Step                                          %       Start      Finish      Real       CPU 
[01/24 03:47:15    386s] (I)      ---------------------------------------------------------------------------------------------
[01/24 03:47:15    386s] (I)       Early Global Route kernel               100.00%  674.77 sec  675.05 sec  0.28 sec  0.27 sec 
[01/24 03:47:15    386s] (I)       +-Import and model                       30.80%  674.78 sec  674.87 sec  0.09 sec  0.09 sec 
[01/24 03:47:15    386s] (I)       | +-Create place DB                      14.04%  674.78 sec  674.82 sec  0.04 sec  0.04 sec 
[01/24 03:47:15    386s] (I)       | | +-Import place data                  13.99%  674.78 sec  674.82 sec  0.04 sec  0.04 sec 
[01/24 03:47:15    386s] (I)       | | | +-Read instances and placement      3.87%  674.78 sec  674.79 sec  0.01 sec  0.01 sec 
[01/24 03:47:15    386s] (I)       | | | +-Read nets                         9.96%  674.79 sec  674.82 sec  0.03 sec  0.03 sec 
[01/24 03:47:15    386s] (I)       | +-Create route DB                      13.82%  674.82 sec  674.86 sec  0.04 sec  0.04 sec 
[01/24 03:47:15    386s] (I)       | | +-Import route data (1T)             13.27%  674.82 sec  674.86 sec  0.04 sec  0.04 sec 
[01/24 03:47:15    386s] (I)       | | | +-Read blockages ( Layer 2-11 )     1.88%  674.83 sec  674.83 sec  0.01 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | | +-Read routing blockages          0.00%  674.83 sec  674.83 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | | +-Read instance blockages         0.77%  674.83 sec  674.83 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | | +-Read PG blockages               0.49%  674.83 sec  674.83 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | | +-Read clock blockages            0.03%  674.83 sec  674.83 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | | +-Read other blockages            0.03%  674.83 sec  674.83 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | | +-Read halo blockages             0.04%  674.83 sec  674.83 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | | +-Read boundary cut boxes         0.00%  674.83 sec  674.83 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | +-Read blackboxes                   0.01%  674.83 sec  674.83 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | +-Read prerouted                    1.58%  674.83 sec  674.84 sec  0.00 sec  0.01 sec 
[01/24 03:47:15    386s] (I)       | | | +-Read unlegalized nets             0.37%  674.84 sec  674.84 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | +-Read nets                         0.11%  674.84 sec  674.84 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | +-Set up via pillars                0.00%  674.84 sec  674.84 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | +-Initialize 3D grid graph          0.39%  674.84 sec  674.84 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | +-Model blockage capacity           6.26%  674.84 sec  674.86 sec  0.02 sec  0.02 sec 
[01/24 03:47:15    386s] (I)       | | | | +-Initialize 3D capacity          5.75%  674.84 sec  674.85 sec  0.02 sec  0.02 sec 
[01/24 03:47:15    386s] (I)       | | | +-Move terms for access (1T)        0.20%  674.86 sec  674.86 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | +-Read aux data                         0.00%  674.86 sec  674.86 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | +-Others data preparation               0.06%  674.86 sec  674.86 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | +-Create route kernel                   2.04%  674.86 sec  674.86 sec  0.01 sec  0.01 sec 
[01/24 03:47:15    386s] (I)       +-Global Routing                         31.28%  674.87 sec  674.95 sec  0.09 sec  0.09 sec 
[01/24 03:47:15    386s] (I)       | +-Initialization                        0.12%  674.87 sec  674.87 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | +-Net group 1                           3.49%  674.87 sec  674.88 sec  0.01 sec  0.01 sec 
[01/24 03:47:15    386s] (I)       | | +-Generate topology                   0.15%  674.87 sec  674.87 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1a                            0.36%  674.87 sec  674.87 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | +-Pattern routing (1T)              0.26%  674.87 sec  674.87 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1b                            0.07%  674.87 sec  674.87 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1c                            0.01%  674.87 sec  674.87 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1d                            0.01%  674.87 sec  674.87 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1e                            0.16%  674.87 sec  674.87 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | +-Route legalization                0.05%  674.87 sec  674.87 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | | +-Legalize Blockage Violations    0.00%  674.87 sec  674.87 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1f                            0.01%  674.87 sec  674.87 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1g                            0.57%  674.87 sec  674.87 sec  0.00 sec  0.01 sec 
[01/24 03:47:15    386s] (I)       | | | +-Post Routing                      0.50%  674.87 sec  674.87 sec  0.00 sec  0.01 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1h                            0.33%  674.87 sec  674.87 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | +-Post Routing                      0.27%  674.87 sec  674.87 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Layer assignment (1T)               0.34%  674.87 sec  674.88 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | +-Net group 2                          16.36%  674.88 sec  674.92 sec  0.05 sec  0.04 sec 
[01/24 03:47:15    386s] (I)       | | +-Generate topology                   3.53%  674.88 sec  674.89 sec  0.01 sec  0.01 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1a                            0.71%  674.89 sec  674.89 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | +-Pattern routing (1T)              0.34%  674.89 sec  674.89 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1b                            0.37%  674.89 sec  674.89 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1c                            0.01%  674.89 sec  674.89 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1d                            0.01%  674.89 sec  674.89 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1e                            0.19%  674.89 sec  674.89 sec  0.00 sec  0.01 sec 
[01/24 03:47:15    386s] (I)       | | | +-Route legalization                0.10%  674.89 sec  674.89 sec  0.00 sec  0.01 sec 
[01/24 03:47:15    386s] (I)       | | | | +-Legalize Blockage Violations    0.05%  674.89 sec  674.89 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1f                            0.01%  674.89 sec  674.89 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1g                            2.99%  674.89 sec  674.90 sec  0.01 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | +-Post Routing                      2.92%  674.89 sec  674.90 sec  0.01 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1h                            1.61%  674.90 sec  674.91 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | +-Post Routing                      1.54%  674.90 sec  674.91 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Layer assignment (1T)               5.28%  674.91 sec  674.92 sec  0.01 sec  0.01 sec 
[01/24 03:47:15    386s] (I)       | +-Net group 3                           2.71%  674.92 sec  674.93 sec  0.01 sec  0.01 sec 
[01/24 03:47:15    386s] (I)       | | +-Generate topology                   0.31%  674.92 sec  674.92 sec  0.00 sec  0.01 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1a                            0.32%  674.93 sec  674.93 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | +-Pattern routing (1T)              0.23%  674.93 sec  674.93 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1b                            0.06%  674.93 sec  674.93 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1c                            0.01%  674.93 sec  674.93 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1d                            0.01%  674.93 sec  674.93 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1e                            0.16%  674.93 sec  674.93 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | +-Route legalization                0.05%  674.93 sec  674.93 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | | +-Legalize Blockage Violations    0.00%  674.93 sec  674.93 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1f                            0.01%  674.93 sec  674.93 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1g                            0.35%  674.93 sec  674.93 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | +-Post Routing                      0.29%  674.93 sec  674.93 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1h                            0.10%  674.93 sec  674.93 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | +-Post Routing                      0.04%  674.93 sec  674.93 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | +-Net group 4                           3.15%  674.93 sec  674.94 sec  0.01 sec  0.01 sec 
[01/24 03:47:15    386s] (I)       | | +-Generate topology                   0.30%  674.93 sec  674.93 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1a                            0.31%  674.93 sec  674.93 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | +-Pattern routing (1T)              0.23%  674.93 sec  674.93 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1b                            0.06%  674.93 sec  674.93 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1c                            0.01%  674.93 sec  674.93 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1d                            0.01%  674.93 sec  674.93 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1e                            0.16%  674.93 sec  674.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | +-Route legalization                0.05%  674.94 sec  674.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | | +-Legalize Blockage Violations    0.00%  674.94 sec  674.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1f                            0.01%  674.94 sec  674.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1g                            0.34%  674.94 sec  674.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | +-Post Routing                      0.28%  674.94 sec  674.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1h                            0.16%  674.94 sec  674.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | +-Post Routing                      0.10%  674.94 sec  674.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Layer assignment (1T)               0.19%  674.94 sec  674.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | +-Net group 5                           3.44%  674.94 sec  674.95 sec  0.01 sec  0.01 sec 
[01/24 03:47:15    386s] (I)       | | +-Generate topology                   0.00%  674.94 sec  674.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1a                            0.29%  674.94 sec  674.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | +-Pattern routing (1T)              0.23%  674.94 sec  674.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1b                            0.05%  674.94 sec  674.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1c                            0.01%  674.94 sec  674.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1d                            0.01%  674.94 sec  674.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1e                            0.15%  674.94 sec  674.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | +-Route legalization                0.05%  674.94 sec  674.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | | +-Legalize Blockage Violations    0.00%  674.94 sec  674.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1f                            0.01%  674.94 sec  674.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1g                            0.10%  674.94 sec  674.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | +-Post Routing                      0.04%  674.94 sec  674.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Phase 1h                            0.10%  674.95 sec  674.95 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | | +-Post Routing                      0.04%  674.95 sec  674.95 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Layer assignment (1T)               0.25%  674.95 sec  674.95 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       +-Export 3D cong map                      1.90%  674.95 sec  674.96 sec  0.01 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | +-Export 2D cong map                    0.16%  674.96 sec  674.96 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       +-Extract Global 3D Wires                 0.05%  674.96 sec  674.96 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       +-Track Assignment (1T)                   8.44%  674.96 sec  674.98 sec  0.02 sec  0.03 sec 
[01/24 03:47:15    386s] (I)       | +-Initialization                        0.01%  674.96 sec  674.96 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | +-Track Assignment Kernel               8.22%  674.96 sec  674.98 sec  0.02 sec  0.03 sec 
[01/24 03:47:15    386s] (I)       | +-Free Memory                           0.00%  674.98 sec  674.98 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       +-Export                                 24.42%  674.98 sec  675.05 sec  0.07 sec  0.06 sec 
[01/24 03:47:15    386s] (I)       | +-Export DB wires                       1.60%  674.98 sec  674.99 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Export all nets                     1.20%  674.98 sec  674.99 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | | +-Set wire vias                       0.24%  674.99 sec  674.99 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       | +-Report wirelength                    12.89%  674.99 sec  675.02 sec  0.04 sec  0.03 sec 
[01/24 03:47:15    386s] (I)       | +-Update net boxes                      9.68%  675.02 sec  675.05 sec  0.03 sec  0.03 sec 
[01/24 03:47:15    386s] (I)       | +-Update timing                         0.00%  675.05 sec  675.05 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)       +-Postprocess design                      0.55%  675.05 sec  675.05 sec  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)      ===================== Summary by functions =====================
[01/24 03:47:15    386s] (I)       Lv  Step                                 %      Real       CPU 
[01/24 03:47:15    386s] (I)      ----------------------------------------------------------------
[01/24 03:47:15    386s] (I)        0  Early Global Route kernel      100.00%  0.28 sec  0.27 sec 
[01/24 03:47:15    386s] (I)        1  Global Routing                  31.28%  0.09 sec  0.09 sec 
[01/24 03:47:15    386s] (I)        1  Import and model                30.80%  0.09 sec  0.09 sec 
[01/24 03:47:15    386s] (I)        1  Export                          24.42%  0.07 sec  0.06 sec 
[01/24 03:47:15    386s] (I)        1  Track Assignment (1T)            8.44%  0.02 sec  0.03 sec 
[01/24 03:47:15    386s] (I)        1  Export 3D cong map               1.90%  0.01 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        1  Postprocess design               0.55%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        1  Extract Global 3D Wires          0.05%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        2  Net group 2                     16.36%  0.05 sec  0.04 sec 
[01/24 03:47:15    386s] (I)        2  Create place DB                 14.04%  0.04 sec  0.04 sec 
[01/24 03:47:15    386s] (I)        2  Create route DB                 13.82%  0.04 sec  0.04 sec 
[01/24 03:47:15    386s] (I)        2  Report wirelength               12.89%  0.04 sec  0.03 sec 
[01/24 03:47:15    386s] (I)        2  Update net boxes                 9.68%  0.03 sec  0.03 sec 
[01/24 03:47:15    386s] (I)        2  Track Assignment Kernel          8.22%  0.02 sec  0.03 sec 
[01/24 03:47:15    386s] (I)        2  Net group 1                      3.49%  0.01 sec  0.01 sec 
[01/24 03:47:15    386s] (I)        2  Net group 5                      3.44%  0.01 sec  0.01 sec 
[01/24 03:47:15    386s] (I)        2  Net group 4                      3.15%  0.01 sec  0.01 sec 
[01/24 03:47:15    386s] (I)        2  Net group 3                      2.71%  0.01 sec  0.01 sec 
[01/24 03:47:15    386s] (I)        2  Create route kernel              2.04%  0.01 sec  0.01 sec 
[01/24 03:47:15    386s] (I)        2  Export DB wires                  1.60%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        2  Export 2D cong map               0.16%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        2  Initialization                   0.13%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        2  Others data preparation          0.06%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        3  Import place data               13.99%  0.04 sec  0.04 sec 
[01/24 03:47:15    386s] (I)        3  Import route data (1T)          13.27%  0.04 sec  0.04 sec 
[01/24 03:47:15    386s] (I)        3  Layer assignment (1T)            6.05%  0.02 sec  0.01 sec 
[01/24 03:47:15    386s] (I)        3  Phase 1g                         4.34%  0.01 sec  0.01 sec 
[01/24 03:47:15    386s] (I)        3  Generate topology                4.29%  0.01 sec  0.02 sec 
[01/24 03:47:15    386s] (I)        3  Phase 1h                         2.29%  0.01 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        3  Phase 1a                         1.99%  0.01 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        3  Export all nets                  1.20%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        3  Phase 1e                         0.82%  0.00 sec  0.01 sec 
[01/24 03:47:15    386s] (I)        3  Phase 1b                         0.62%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        3  Set wire vias                    0.24%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        3  Phase 1f                         0.04%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        3  Phase 1c                         0.04%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        3  Phase 1d                         0.04%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        4  Read nets                       10.08%  0.03 sec  0.03 sec 
[01/24 03:47:15    386s] (I)        4  Model blockage capacity          6.26%  0.02 sec  0.02 sec 
[01/24 03:47:15    386s] (I)        4  Post Routing                     6.01%  0.02 sec  0.01 sec 
[01/24 03:47:15    386s] (I)        4  Read instances and placement     3.87%  0.01 sec  0.01 sec 
[01/24 03:47:15    386s] (I)        4  Read blockages ( Layer 2-11 )    1.88%  0.01 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        4  Read prerouted                   1.58%  0.00 sec  0.01 sec 
[01/24 03:47:15    386s] (I)        4  Pattern routing (1T)             1.29%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        4  Initialize 3D grid graph         0.39%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        4  Read unlegalized nets            0.37%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        4  Route legalization               0.30%  0.00 sec  0.01 sec 
[01/24 03:47:15    386s] (I)        4  Move terms for access (1T)       0.20%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        5  Initialize 3D capacity           5.75%  0.02 sec  0.02 sec 
[01/24 03:47:15    386s] (I)        5  Read instance blockages          0.77%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        5  Read PG blockages                0.49%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        5  Legalize Blockage Violations     0.06%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        5  Read halo blockages              0.04%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        5  Read clock blockages             0.03%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        5  Read other blockages             0.03%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/24 03:47:15    386s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/24 03:47:15    386s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/24 03:47:15    386s]         Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:00.4)
[01/24 03:47:15    386s]       Routing using eGR only done.
[01/24 03:47:16    386s] Net route status summary:
[01/24 03:47:16    386s]   Clock:        67 (unrouted=0, trialRouted=0, noStatus=0, routed=67, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 03:47:16    386s]   Non-clock: 10296 (unrouted=300, trialRouted=9996, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=240, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 03:47:16    386s] 
[01/24 03:47:16    386s] CCOPT: Done with clock implementation routing.
[01/24 03:47:16    386s] 
[01/24 03:47:16    386s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/24 03:47:16    386s]     Clock implementation routing done.
[01/24 03:47:16    386s]     Leaving CCOpt scope - extractRC...
[01/24 03:47:16    386s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/24 03:47:16    386s] Extraction called for design 'picorv32' of instances=9184 and nets=10363 using extraction engine 'preRoute' .
[01/24 03:47:16    386s] PreRoute RC Extraction called for design picorv32.
[01/24 03:47:16    386s] RC Extraction called in multi-corner(1) mode.
[01/24 03:47:16    386s] RCMode: PreRoute
[01/24 03:47:16    386s]       RC Corner Indexes            0   
[01/24 03:47:16    386s] Capacitance Scaling Factor   : 1.00000 
[01/24 03:47:16    386s] Resistance Scaling Factor    : 1.00000 
[01/24 03:47:16    386s] Clock Cap. Scaling Factor    : 1.00000 
[01/24 03:47:16    386s] Clock Res. Scaling Factor    : 1.00000 
[01/24 03:47:16    386s] Shrink Factor                : 1.00000
[01/24 03:47:16    386s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/24 03:47:16    386s] Using Quantus QRC technology file ...
[01/24 03:47:16    386s] 
[01/24 03:47:16    386s] Trim Metal Layers:
[01/24 03:47:16    386s] LayerId::1 widthSet size::2
[01/24 03:47:16    386s] LayerId::2 widthSet size::2
[01/24 03:47:16    386s] LayerId::3 widthSet size::2
[01/24 03:47:16    386s] LayerId::4 widthSet size::2
[01/24 03:47:16    386s] LayerId::5 widthSet size::2
[01/24 03:47:16    386s] LayerId::6 widthSet size::2
[01/24 03:47:16    386s] LayerId::7 widthSet size::2
[01/24 03:47:16    386s] LayerId::8 widthSet size::2
[01/24 03:47:16    386s] LayerId::9 widthSet size::2
[01/24 03:47:16    386s] LayerId::10 widthSet size::2
[01/24 03:47:16    386s] LayerId::11 widthSet size::2
[01/24 03:47:16    386s] Updating RC grid for preRoute extraction ...
[01/24 03:47:16    386s] eee: pegSigSF::1.070000
[01/24 03:47:16    386s] Initializing multi-corner resistance tables ...
[01/24 03:47:16    386s] eee: l::1 avDens::0.129636 usedTrk::2170.113804 availTrk::16740.000000 sigTrk::2170.113804
[01/24 03:47:16    386s] eee: l::2 avDens::0.240137 usedTrk::3059.221523 availTrk::12739.500000 sigTrk::3059.221523
[01/24 03:47:16    386s] eee: l::3 avDens::0.282602 usedTrk::3789.696719 availTrk::13410.000000 sigTrk::3789.696719
[01/24 03:47:16    386s] eee: l::4 avDens::0.103655 usedTrk::1249.612920 availTrk::12055.500000 sigTrk::1249.612920
[01/24 03:47:16    386s] eee: l::5 avDens::0.080700 usedTrk::1031.341053 availTrk::12780.000000 sigTrk::1031.341053
[01/24 03:47:16    386s] eee: l::6 avDens::0.036216 usedTrk::377.772251 availTrk::10431.000000 sigTrk::377.772251
[01/24 03:47:16    386s] eee: l::7 avDens::0.021276 usedTrk::45.955556 availTrk::2160.000000 sigTrk::45.955556
[01/24 03:47:16    386s] eee: l::8 avDens::0.013639 usedTrk::12.827778 availTrk::940.500000 sigTrk::12.827778
[01/24 03:47:16    386s] eee: l::9 avDens::0.014081 usedTrk::12.672515 availTrk::900.000000 sigTrk::12.672515
[01/24 03:47:16    386s] eee: l::10 avDens::0.059638 usedTrk::79.545351 availTrk::1333.800000 sigTrk::79.545351
[01/24 03:47:16    386s] eee: l::11 avDens::0.054454 usedTrk::139.185117 availTrk::2556.000000 sigTrk::139.185117
[01/24 03:47:16    386s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:47:16    386s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.259321 uaWl=1.000000 uaWlH=0.237518 aWlH=0.000000 lMod=0 pMax=0.819200 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 03:47:16    386s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2152.496M)
[01/24 03:47:16    386s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/24 03:47:16    386s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:47:16    386s]     Leaving CCOpt scope - Initializing placement interface...
[01/24 03:47:16    386s] OPERPROF: Starting DPlace-Init at level 1, MEM:2152.5M, EPOCH TIME: 1706060836.159588
[01/24 03:47:16    386s] Processing tracks to init pin-track alignment.
[01/24 03:47:16    386s] z: 2, totalTracks: 1
[01/24 03:47:16    386s] z: 4, totalTracks: 1
[01/24 03:47:16    386s] z: 6, totalTracks: 1
[01/24 03:47:16    386s] z: 8, totalTracks: 1
[01/24 03:47:16    386s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:47:16    386s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2152.5M, EPOCH TIME: 1706060836.170022
[01/24 03:47:16    386s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:16    386s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:16    386s] 
[01/24 03:47:16    386s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:47:16    386s] OPERPROF:     Starting CMU at level 3, MEM:2152.5M, EPOCH TIME: 1706060836.202622
[01/24 03:47:16    386s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2152.5M, EPOCH TIME: 1706060836.203947
[01/24 03:47:16    386s] 
[01/24 03:47:16    386s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:47:16    386s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:2152.5M, EPOCH TIME: 1706060836.205219
[01/24 03:47:16    386s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2152.5M, EPOCH TIME: 1706060836.205306
[01/24 03:47:16    386s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2152.5M, EPOCH TIME: 1706060836.205382
[01/24 03:47:16    386s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2152.5MB).
[01/24 03:47:16    386s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2152.5M, EPOCH TIME: 1706060836.207338
[01/24 03:47:16    386s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:16    386s]     Legalizer reserving space for clock trees
[01/24 03:47:16    386s]     Calling post conditioning for eGRPC...
[01/24 03:47:16    386s]       eGRPC...
[01/24 03:47:16    386s]         eGRPC active optimizations:
[01/24 03:47:16    386s]          - Move Down
[01/24 03:47:16    386s]          - Downsizing before DRV sizing
[01/24 03:47:16    386s]          - DRV fixing with sizing
[01/24 03:47:16    386s]          - Move to fanout
[01/24 03:47:16    386s]          - Cloning
[01/24 03:47:16    386s]         
[01/24 03:47:16    386s]         Currently running CTS, using active skew data
[01/24 03:47:16    386s]         Reset bufferability constraints...
[01/24 03:47:16    386s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[01/24 03:47:16    386s]         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/24 03:47:16    386s] End AAE Lib Interpolated Model. (MEM=2152.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:47:16    386s]         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:47:16    386s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:47:16    386s]         Clock DAG stats eGRPC initial state:
[01/24 03:47:16    386s]           cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:47:16    386s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:47:16    386s]           misc counts      : r=1, pp=0
[01/24 03:47:16    386s]           cell areas       : b=18.468um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=421.686um^2
[01/24 03:47:16    386s]           cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:47:16    386s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:47:16    386s]           wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.755pF, total=0.814pF
[01/24 03:47:16    386s]           wire lengths     : top=0.000um, trunk=697.480um, leaf=9230.390um, total=9927.870um
[01/24 03:47:16    386s]           hp wire lengths  : top=0.000um, trunk=414.040um, leaf=5928.515um, total=6342.555um
[01/24 03:47:16    386s]         Clock DAG net violations eGRPC initial state:
[01/24 03:47:16    386s]           Remaining Transition : {count=5, worst=[0.008ns, 0.008ns, 0.007ns, 0.005ns, 0.000ns]} avg=0.006ns sd=0.003ns sum=0.028ns
[01/24 03:47:16    386s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[01/24 03:47:16    386s]           Trunk : target=0.200ns count=4 avg=0.167ns sd=0.033ns min=0.130ns max=0.199ns {0 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
[01/24 03:47:16    386s]           Leaf  : target=0.200ns count=63 avg=0.151ns sd=0.052ns min=0.045ns max=0.208ns {15 <= 0.120ns, 2 <= 0.160ns, 28 <= 0.180ns, 10 <= 0.190ns, 3 <= 0.200ns} {5 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 03:47:16    386s]         Clock DAG library cell distribution eGRPC initial state {count}:
[01/24 03:47:16    386s]            Bufs: CLKBUFX4: 6 CLKBUFX3: 2 
[01/24 03:47:16    386s]            ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:47:16    386s]         Clock DAG hash eGRPC initial state: 1081531173721863512 2041574053883172892
[01/24 03:47:16    386s]         CTS services accumulated run-time stats eGRPC initial state:
[01/24 03:47:16    386s]           delay calculator: calls=20482, total_wall_time=1.057s, mean_wall_time=0.052ms
[01/24 03:47:16    386s]           legalizer: calls=5169, total_wall_time=0.104s, mean_wall_time=0.020ms
[01/24 03:47:16    386s]           steiner router: calls=12714, total_wall_time=2.294s, mean_wall_time=0.180ms
[01/24 03:47:16    387s]         Primary reporting skew groups eGRPC initial state:
[01/24 03:47:16    387s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.379, max=0.568, avg=0.525, sd=0.054], skew [0.190 vs 0.200], 100% {0.379, 0.568} (wid=0.005 ws=0.004) (gid=0.565 gs=0.188)
[01/24 03:47:16    387s]               min path sink: count_cycle_reg[20]/CK
[01/24 03:47:16    387s]               max path sink: reg_op1_reg[27]/CK
[01/24 03:47:16    387s]         Skew group summary eGRPC initial state:
[01/24 03:47:16    387s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.379, max=0.568, avg=0.525, sd=0.054], skew [0.190 vs 0.200], 100% {0.379, 0.568} (wid=0.005 ws=0.004) (gid=0.565 gs=0.188)
[01/24 03:47:16    387s]         eGRPC Moving buffers...
[01/24 03:47:16    387s]           Clock DAG hash before 'eGRPC Moving buffers': 1081531173721863512 2041574053883172892
[01/24 03:47:16    387s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[01/24 03:47:16    387s]             delay calculator: calls=20482, total_wall_time=1.057s, mean_wall_time=0.052ms
[01/24 03:47:16    387s]             legalizer: calls=5169, total_wall_time=0.104s, mean_wall_time=0.020ms
[01/24 03:47:16    387s]             steiner router: calls=12714, total_wall_time=2.294s, mean_wall_time=0.180ms
[01/24 03:47:16    387s]           Violation analysis...
[01/24 03:47:16    387s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:16    387s]           Clock DAG stats after 'eGRPC Moving buffers':
[01/24 03:47:16    387s]             cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:47:16    387s]             sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:47:16    387s]             misc counts      : r=1, pp=0
[01/24 03:47:16    387s]             cell areas       : b=18.468um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=421.686um^2
[01/24 03:47:16    387s]             cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:47:16    387s]             sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:47:16    387s]             wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.755pF, total=0.814pF
[01/24 03:47:16    387s]             wire lengths     : top=0.000um, trunk=697.480um, leaf=9230.390um, total=9927.870um
[01/24 03:47:16    387s]             hp wire lengths  : top=0.000um, trunk=414.040um, leaf=5928.515um, total=6342.555um
[01/24 03:47:16    387s]           Clock DAG net violations after 'eGRPC Moving buffers':
[01/24 03:47:16    387s]             Remaining Transition : {count=5, worst=[0.008ns, 0.008ns, 0.007ns, 0.005ns, 0.000ns]} avg=0.006ns sd=0.003ns sum=0.028ns
[01/24 03:47:16    387s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[01/24 03:47:16    387s]             Trunk : target=0.200ns count=4 avg=0.167ns sd=0.033ns min=0.130ns max=0.199ns {0 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
[01/24 03:47:16    387s]             Leaf  : target=0.200ns count=63 avg=0.151ns sd=0.052ns min=0.045ns max=0.208ns {15 <= 0.120ns, 2 <= 0.160ns, 28 <= 0.180ns, 10 <= 0.190ns, 3 <= 0.200ns} {5 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 03:47:16    387s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[01/24 03:47:16    387s]              Bufs: CLKBUFX4: 6 CLKBUFX3: 2 
[01/24 03:47:16    387s]              ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:47:16    387s]           Clock DAG hash after 'eGRPC Moving buffers': 1081531173721863512 2041574053883172892
[01/24 03:47:16    387s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[01/24 03:47:16    387s]             delay calculator: calls=20482, total_wall_time=1.057s, mean_wall_time=0.052ms
[01/24 03:47:16    387s]             legalizer: calls=5169, total_wall_time=0.104s, mean_wall_time=0.020ms
[01/24 03:47:16    387s]             steiner router: calls=12714, total_wall_time=2.294s, mean_wall_time=0.180ms
[01/24 03:47:16    387s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[01/24 03:47:16    387s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.379, max=0.568], skew [0.190 vs 0.200]
[01/24 03:47:16    387s]                 min path sink: count_cycle_reg[20]/CK
[01/24 03:47:16    387s]                 max path sink: reg_op1_reg[27]/CK
[01/24 03:47:16    387s]           Skew group summary after 'eGRPC Moving buffers':
[01/24 03:47:16    387s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.379, max=0.568], skew [0.190 vs 0.200]
[01/24 03:47:16    387s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:16    387s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:16    387s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[01/24 03:47:16    387s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 1081531173721863512 2041574053883172892
[01/24 03:47:16    387s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/24 03:47:16    387s]             delay calculator: calls=20482, total_wall_time=1.057s, mean_wall_time=0.052ms
[01/24 03:47:16    387s]             legalizer: calls=5169, total_wall_time=0.104s, mean_wall_time=0.020ms
[01/24 03:47:16    387s]             steiner router: calls=12714, total_wall_time=2.294s, mean_wall_time=0.180ms
[01/24 03:47:16    387s]           Artificially removing long paths...
[01/24 03:47:16    387s]             Clock DAG hash before 'Artificially removing long paths': 1081531173721863512 2041574053883172892
[01/24 03:47:16    387s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[01/24 03:47:16    387s]               delay calculator: calls=20482, total_wall_time=1.057s, mean_wall_time=0.052ms
[01/24 03:47:16    387s]               legalizer: calls=5169, total_wall_time=0.104s, mean_wall_time=0.020ms
[01/24 03:47:16    387s]               steiner router: calls=12714, total_wall_time=2.294s, mean_wall_time=0.180ms
[01/24 03:47:16    387s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:16    387s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:16    387s]           Modifying slew-target multiplier from 1 to 0.9
[01/24 03:47:16    387s]           Downsizing prefiltering...
[01/24 03:47:16    387s]           Downsizing prefiltering done.
[01/24 03:47:16    387s]           Downsizing: ...20% ...40% ...60% ...80% ..Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 0 of 4 cells
[01/24 03:47:16    387s]           Original list had 4 cells:
[01/24 03:47:16    387s]           CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
[01/24 03:47:16    387s]           Library trimming was not able to trim any cells:
[01/24 03:47:16    387s]           CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
[01/24 03:47:16    387s]           .100% 
[01/24 03:47:16    387s]           DoDownSizing Summary : numSized = 0, numUnchanged = 19, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 48, numSkippedDueToCloseToSkewTarget = 0
[01/24 03:47:16    387s]           CCOpt-eGRPC Downsizing: considered: 19, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 18, unsuccessful: 0, sized: 0
[01/24 03:47:16    387s]           Reverting slew-target multiplier from 0.9 to 1
[01/24 03:47:16    387s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/24 03:47:16    387s]             cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:47:16    387s]             sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:47:16    387s]             misc counts      : r=1, pp=0
[01/24 03:47:16    387s]             cell areas       : b=18.468um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=421.686um^2
[01/24 03:47:16    387s]             cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:47:16    387s]             sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:47:16    387s]             wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.755pF, total=0.814pF
[01/24 03:47:16    387s]             wire lengths     : top=0.000um, trunk=697.480um, leaf=9230.390um, total=9927.870um
[01/24 03:47:16    387s]             hp wire lengths  : top=0.000um, trunk=414.040um, leaf=5928.515um, total=6342.555um
[01/24 03:47:16    387s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/24 03:47:16    387s]             Remaining Transition : {count=5, worst=[0.008ns, 0.008ns, 0.007ns, 0.005ns, 0.000ns]} avg=0.006ns sd=0.003ns sum=0.028ns
[01/24 03:47:16    387s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/24 03:47:16    387s]             Trunk : target=0.200ns count=4 avg=0.167ns sd=0.033ns min=0.130ns max=0.199ns {0 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
[01/24 03:47:16    387s]             Leaf  : target=0.200ns count=63 avg=0.151ns sd=0.052ns min=0.045ns max=0.208ns {15 <= 0.120ns, 2 <= 0.160ns, 28 <= 0.180ns, 10 <= 0.190ns, 3 <= 0.200ns} {5 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 03:47:16    387s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[01/24 03:47:16    387s]              Bufs: CLKBUFX4: 6 CLKBUFX3: 2 
[01/24 03:47:16    387s]              ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
[01/24 03:47:16    387s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 1081531173721863512 2041574053883172892
[01/24 03:47:16    387s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/24 03:47:16    387s]             delay calculator: calls=20546, total_wall_time=1.059s, mean_wall_time=0.052ms
[01/24 03:47:16    387s]             legalizer: calls=5187, total_wall_time=0.105s, mean_wall_time=0.020ms
[01/24 03:47:16    387s]             steiner router: calls=12758, total_wall_time=2.294s, mean_wall_time=0.180ms
[01/24 03:47:16    387s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/24 03:47:16    387s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.379, max=0.568], skew [0.190 vs 0.200]
[01/24 03:47:16    387s]                 min path sink: count_cycle_reg[20]/CK
[01/24 03:47:16    387s]                 max path sink: reg_op1_reg[27]/CK
[01/24 03:47:16    387s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/24 03:47:16    387s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.379, max=0.568], skew [0.190 vs 0.200]
[01/24 03:47:16    387s]           Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:16    387s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:47:16    387s]         eGRPC Fixing DRVs...
[01/24 03:47:16    387s]           Clock DAG hash before 'eGRPC Fixing DRVs': 1081531173721863512 2041574053883172892
[01/24 03:47:16    387s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[01/24 03:47:16    387s]             delay calculator: calls=20546, total_wall_time=1.059s, mean_wall_time=0.052ms
[01/24 03:47:16    387s]             legalizer: calls=5187, total_wall_time=0.105s, mean_wall_time=0.020ms
[01/24 03:47:16    387s]             steiner router: calls=12758, total_wall_time=2.294s, mean_wall_time=0.180ms
[01/24 03:47:16    387s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/24 03:47:16    387s]           CCOpt-eGRPC: considered: 67, tested: 67, violation detected: 5, violation ignored (due to small violation): 1, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 1
[01/24 03:47:16    387s]           
[01/24 03:47:16    387s]           Statistics: Fix DRVs (cell sizing):
[01/24 03:47:16    387s]           ===================================
[01/24 03:47:16    387s]           
[01/24 03:47:16    387s]           Cell changes by Net Type:
[01/24 03:47:16    387s]           
[01/24 03:47:16    387s]           ---------------------------------------------------------------------------------------------------------------------------
[01/24 03:47:16    387s]           Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
[01/24 03:47:16    387s]           ---------------------------------------------------------------------------------------------------------------------------
[01/24 03:47:16    387s]           top                0                    0                   0            0                    0                   0
[01/24 03:47:16    387s]           trunk              0                    0                   0            0                    0                   0
[01/24 03:47:16    387s]           leaf               4 [100.0%]           1 (25.0%)           0            0                    1 (25.0%)           3 (75.0%)
[01/24 03:47:16    387s]           ---------------------------------------------------------------------------------------------------------------------------
[01/24 03:47:16    387s]           Total              4 [100.0%]           1 (25.0%)           0            0                    1 (25.0%)           3 (75.0%)
[01/24 03:47:16    387s]           ---------------------------------------------------------------------------------------------------------------------------
[01/24 03:47:16    387s]           
[01/24 03:47:16    387s]           Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 3, Area change: 0.342um^2 (0.081%)
[01/24 03:47:16    387s]           Max. move: 3.420um (RC_CG_HIER_INST11/RC_CGIC_INST and 2 others), Min. move: 0.000um, Avg. move: 0.855um
[01/24 03:47:16    387s]           
[01/24 03:47:16    387s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[01/24 03:47:16    387s]             cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:47:16    387s]             sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:47:16    387s]             misc counts      : r=1, pp=0
[01/24 03:47:16    387s]             cell areas       : b=18.468um^2, i=0.000um^2, icg=403.560um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
[01/24 03:47:16    387s]             cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:47:16    387s]             sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:47:16    387s]             wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.755pF, total=0.814pF
[01/24 03:47:16    387s]             wire lengths     : top=0.000um, trunk=697.480um, leaf=9230.390um, total=9927.870um
[01/24 03:47:16    387s]             hp wire lengths  : top=0.000um, trunk=414.040um, leaf=5928.515um, total=6342.555um
[01/24 03:47:16    387s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[01/24 03:47:16    387s]             Remaining Transition : {count=4, worst=[0.008ns, 0.007ns, 0.005ns, 0.000ns]} avg=0.005ns sd=0.003ns sum=0.020ns
[01/24 03:47:16    387s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[01/24 03:47:16    387s]             Trunk : target=0.200ns count=4 avg=0.167ns sd=0.033ns min=0.130ns max=0.199ns {0 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
[01/24 03:47:16    387s]             Leaf  : target=0.200ns count=63 avg=0.151ns sd=0.052ns min=0.045ns max=0.208ns {15 <= 0.120ns, 2 <= 0.160ns, 29 <= 0.180ns, 10 <= 0.190ns, 3 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 03:47:16    387s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[01/24 03:47:16    387s]              Bufs: CLKBUFX4: 6 CLKBUFX3: 2 
[01/24 03:47:16    387s]              ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 5 TLATNTSCAX3: 30 TLATNTSCAX2: 17 
[01/24 03:47:16    387s]           Clock DAG hash after 'eGRPC Fixing DRVs': 13004138092013483463 17953401881123781251
[01/24 03:47:16    387s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[01/24 03:47:16    387s]             delay calculator: calls=20577, total_wall_time=1.060s, mean_wall_time=0.052ms
[01/24 03:47:16    387s]             legalizer: calls=5192, total_wall_time=0.108s, mean_wall_time=0.021ms
[01/24 03:47:16    387s]             steiner router: calls=12782, total_wall_time=2.295s, mean_wall_time=0.180ms
[01/24 03:47:16    387s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[01/24 03:47:16    387s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.379, max=0.568], skew [0.190 vs 0.200]
[01/24 03:47:16    387s]                 min path sink: count_cycle_reg[20]/CK
[01/24 03:47:16    387s]                 max path sink: reg_op1_reg[27]/CK
[01/24 03:47:16    387s]           Skew group summary after 'eGRPC Fixing DRVs':
[01/24 03:47:16    387s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.379, max=0.568], skew [0.190 vs 0.200]
[01/24 03:47:16    387s]           Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:16    387s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:47:16    387s]         
[01/24 03:47:16    387s]         Slew Diagnostics: After DRV fixing
[01/24 03:47:16    387s]         ==================================
[01/24 03:47:16    387s]         
[01/24 03:47:16    387s]         Global Causes:
[01/24 03:47:16    387s]         
[01/24 03:47:16    387s]         -------------------------------------
[01/24 03:47:16    387s]         Cause
[01/24 03:47:16    387s]         -------------------------------------
[01/24 03:47:16    387s]         DRV fixing with buffering is disabled
[01/24 03:47:16    387s]         -------------------------------------
[01/24 03:47:16    387s]         
[01/24 03:47:16    387s]         Top 5 overslews:
[01/24 03:47:16    387s]         
[01/24 03:47:16    387s]         ------------------------------------------------------------------------------------------
[01/24 03:47:16    387s]         Overslew    Causes                                      Driving Pin
[01/24 03:47:16    387s]         ------------------------------------------------------------------------------------------
[01/24 03:47:16    387s]         0.008ns     Inst already optimally sized (CLKBUFX4)     CTS_ccl_a_buf_00004/Y
[01/24 03:47:16    387s]         0.007ns     Inst already optimally sized (CLKBUFX4)     CTS_ccl_a_buf_00002/Y
[01/24 03:47:16    387s]         0.005ns     Inst already optimally sized (CLKBUFX4)     CTS_ccl_a_buf_00003/Y
[01/24 03:47:16    387s]         0.000ns     Violation below threshold for DRV sizing    RC_CG_HIER_INST24/RC_CGIC_INST/ECK
[01/24 03:47:16    387s]         ------------------------------------------------------------------------------------------
[01/24 03:47:16    387s]         
[01/24 03:47:16    387s]         Slew diagnostics counts from the 4 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[01/24 03:47:16    387s]         
[01/24 03:47:16    387s]         ------------------------------------------------------
[01/24 03:47:16    387s]         Cause                                       Occurences
[01/24 03:47:16    387s]         ------------------------------------------------------
[01/24 03:47:16    387s]         Inst already optimally sized                    3
[01/24 03:47:16    387s]         Violation below threshold for DRV sizing        1
[01/24 03:47:16    387s]         ------------------------------------------------------
[01/24 03:47:16    387s]         
[01/24 03:47:16    387s]         Violation diagnostics counts from the 4 nodes that have violations:
[01/24 03:47:16    387s]         
[01/24 03:47:16    387s]         ------------------------------------------------------
[01/24 03:47:16    387s]         Cause                                       Occurences
[01/24 03:47:16    387s]         ------------------------------------------------------
[01/24 03:47:16    387s]         Inst already optimally sized                    3
[01/24 03:47:16    387s]         Violation below threshold for DRV sizing        1
[01/24 03:47:16    387s]         ------------------------------------------------------
[01/24 03:47:16    387s]         
[01/24 03:47:16    387s]         Reconnecting optimized routes...
[01/24 03:47:16    387s]         Reset timing graph...
[01/24 03:47:16    387s] Ignoring AAE DB Resetting ...
[01/24 03:47:16    387s]         Reset timing graph done.
[01/24 03:47:16    387s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:16    387s]         Violation analysis...
[01/24 03:47:16    387s] End AAE Lib Interpolated Model. (MEM=2193.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:47:16    387s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:16    387s]         Moving clock insts towards fanout...
[01/24 03:47:17    387s]         Move to sink centre: considered=4, unsuccessful=0, alreadyClose=0, noImprovementFound=4, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
[01/24 03:47:17    387s]         Moving clock insts towards fanout done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/24 03:47:17    387s]         Clock instances to consider for cloning: 0
[01/24 03:47:17    387s]         Reset timing graph...
[01/24 03:47:17    387s] Ignoring AAE DB Resetting ...
[01/24 03:47:17    387s]         Reset timing graph done.
[01/24 03:47:17    387s]         Set dirty flag on 1 instances, 2 nets
[01/24 03:47:17    387s] End AAE Lib Interpolated Model. (MEM=2193.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:47:17    387s]         Clock DAG stats before routing clock trees:
[01/24 03:47:17    387s]           cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:47:17    387s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:47:17    387s]           misc counts      : r=1, pp=0
[01/24 03:47:17    387s]           cell areas       : b=18.468um^2, i=0.000um^2, icg=403.560um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
[01/24 03:47:17    387s]           cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:47:17    387s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:47:17    387s]           wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.755pF, total=0.814pF
[01/24 03:47:17    387s]           wire lengths     : top=0.000um, trunk=697.480um, leaf=9230.390um, total=9927.870um
[01/24 03:47:17    387s]           hp wire lengths  : top=0.000um, trunk=414.040um, leaf=5928.515um, total=6342.555um
[01/24 03:47:17    387s]         Clock DAG net violations before routing clock trees:
[01/24 03:47:17    387s]           Remaining Transition : {count=4, worst=[0.008ns, 0.007ns, 0.005ns, 0.000ns]} avg=0.005ns sd=0.003ns sum=0.020ns
[01/24 03:47:17    387s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[01/24 03:47:17    387s]           Trunk : target=0.200ns count=4 avg=0.167ns sd=0.033ns min=0.130ns max=0.199ns {0 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
[01/24 03:47:17    387s]           Leaf  : target=0.200ns count=63 avg=0.151ns sd=0.052ns min=0.045ns max=0.208ns {15 <= 0.120ns, 2 <= 0.160ns, 29 <= 0.180ns, 10 <= 0.190ns, 3 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 03:47:17    387s]         Clock DAG library cell distribution before routing clock trees {count}:
[01/24 03:47:17    387s]            Bufs: CLKBUFX4: 6 CLKBUFX3: 2 
[01/24 03:47:17    387s]            ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 5 TLATNTSCAX3: 30 TLATNTSCAX2: 17 
[01/24 03:47:17    387s]         Clock DAG hash before routing clock trees: 13004138092013483463 17953401881123781251
[01/24 03:47:17    387s]         CTS services accumulated run-time stats before routing clock trees:
[01/24 03:47:17    387s]           delay calculator: calls=21082, total_wall_time=1.097s, mean_wall_time=0.052ms
[01/24 03:47:17    387s]           legalizer: calls=5212, total_wall_time=0.109s, mean_wall_time=0.021ms
[01/24 03:47:17    387s]           steiner router: calls=12830, total_wall_time=2.317s, mean_wall_time=0.181ms
[01/24 03:47:17    387s]         Primary reporting skew groups before routing clock trees:
[01/24 03:47:17    387s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.379, max=0.568, avg=0.525, sd=0.054], skew [0.190 vs 0.200], 100% {0.379, 0.568} (wid=0.005 ws=0.004) (gid=0.565 gs=0.188)
[01/24 03:47:17    387s]               min path sink: count_cycle_reg[20]/CK
[01/24 03:47:17    387s]               max path sink: reg_op1_reg[27]/CK
[01/24 03:47:17    387s]         Skew group summary before routing clock trees:
[01/24 03:47:17    387s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.379, max=0.568, avg=0.525, sd=0.054], skew [0.190 vs 0.200], 100% {0.379, 0.568} (wid=0.005 ws=0.004) (gid=0.565 gs=0.188)
[01/24 03:47:17    387s]       eGRPC done.
[01/24 03:47:17    387s]     Calling post conditioning for eGRPC done.
[01/24 03:47:17    387s]   eGR Post Conditioning loop iteration 0 done.
[01/24 03:47:17    387s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[01/24 03:47:17    387s]   Leaving CCOpt scope - Cleaning up placement interface...
[01/24 03:47:17    387s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2203.2M, EPOCH TIME: 1706060837.136223
[01/24 03:47:17    387s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:17    387s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:17    387s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:17    387s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:17    387s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.031, MEM:2200.2M, EPOCH TIME: 1706060837.167066
[01/24 03:47:17    387s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:17    387s]   Leaving CCOpt scope - ClockRefiner...
[01/24 03:47:17    387s]   Assigned high priority to 0 instances.
[01/24 03:47:17    387s]   Soft fixed 66 clock instances.
[01/24 03:47:17    387s]   Performing Single Pass Refine Place.
[01/24 03:47:17    387s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[01/24 03:47:17    387s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2190.7M, EPOCH TIME: 1706060837.184002
[01/24 03:47:17    387s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2190.7M, EPOCH TIME: 1706060837.184162
[01/24 03:47:17    387s] Processing tracks to init pin-track alignment.
[01/24 03:47:17    387s] z: 2, totalTracks: 1
[01/24 03:47:17    387s] z: 4, totalTracks: 1
[01/24 03:47:17    387s] z: 6, totalTracks: 1
[01/24 03:47:17    387s] z: 8, totalTracks: 1
[01/24 03:47:17    387s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:47:17    387s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2190.7M, EPOCH TIME: 1706060837.193637
[01/24 03:47:17    387s] Info: 66 insts are soft-fixed.
[01/24 03:47:17    387s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:17    387s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:17    387s] 
[01/24 03:47:17    387s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:47:17    387s] OPERPROF:       Starting CMU at level 4, MEM:2190.7M, EPOCH TIME: 1706060837.225537
[01/24 03:47:17    387s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2190.7M, EPOCH TIME: 1706060837.226733
[01/24 03:47:17    387s] 
[01/24 03:47:17    387s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:47:17    387s] Info: 66 insts are soft-fixed.
[01/24 03:47:17    387s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.035, MEM:2190.7M, EPOCH TIME: 1706060837.228328
[01/24 03:47:17    387s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2190.7M, EPOCH TIME: 1706060837.228419
[01/24 03:47:17    387s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2190.7M, EPOCH TIME: 1706060837.228485
[01/24 03:47:17    387s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2190.7MB).
[01/24 03:47:17    387s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.046, MEM:2190.7M, EPOCH TIME: 1706060837.230239
[01/24 03:47:17    387s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.046, MEM:2190.7M, EPOCH TIME: 1706060837.230297
[01/24 03:47:17    387s] TDRefine: refinePlace mode is spiral
[01/24 03:47:17    387s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28723.12
[01/24 03:47:17    387s] OPERPROF: Starting RefinePlace at level 1, MEM:2190.7M, EPOCH TIME: 1706060837.230379
[01/24 03:47:17    387s] *** Starting refinePlace (0:06:28 mem=2190.7M) ***
[01/24 03:47:17    387s] Total net bbox length = 1.506e+05 (8.209e+04 6.854e+04) (ext = 1.031e+04)
[01/24 03:47:17    387s] 
[01/24 03:47:17    387s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:47:17    387s] Info: 66 insts are soft-fixed.
[01/24 03:47:17    387s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:47:17    387s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:47:17    387s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:47:17    387s] (I)      Default pattern map key = picorv32_default.
[01/24 03:47:17    387s] (I)      Default pattern map key = picorv32_default.
[01/24 03:47:17    387s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2190.7M, EPOCH TIME: 1706060837.247409
[01/24 03:47:17    387s] Starting refinePlace ...
[01/24 03:47:17    387s] (I)      Default pattern map key = picorv32_default.
[01/24 03:47:17    387s] One DDP V2 for no tweak run.
[01/24 03:47:17    387s] (I)      Default pattern map key = picorv32_default.
[01/24 03:47:17    387s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2190.7M, EPOCH TIME: 1706060837.269745
[01/24 03:47:17    387s] DDP initSite1 nrRow 114 nrJob 114
[01/24 03:47:17    387s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2190.7M, EPOCH TIME: 1706060837.269884
[01/24 03:47:17    387s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2190.7M, EPOCH TIME: 1706060837.270068
[01/24 03:47:17    387s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2190.7M, EPOCH TIME: 1706060837.270126
[01/24 03:47:17    387s] DDP markSite nrRow 114 nrJob 114
[01/24 03:47:17    387s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2190.7M, EPOCH TIME: 1706060837.270520
[01/24 03:47:17    387s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2190.7M, EPOCH TIME: 1706060837.270583
[01/24 03:47:17    387s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2190.7M, EPOCH TIME: 1706060837.273455
[01/24 03:47:17    387s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2190.7M, EPOCH TIME: 1706060837.273532
[01/24 03:47:17    387s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.002, MEM:2190.7M, EPOCH TIME: 1706060837.275509
[01/24 03:47:17    387s] ** Cut row section cpu time 0:00:00.0.
[01/24 03:47:17    387s]  ** Cut row section real time 0:00:00.0.
[01/24 03:47:17    387s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.002, MEM:2190.7M, EPOCH TIME: 1706060837.275625
[01/24 03:47:17    388s]   Spread Effort: high, standalone mode, useDDP on.
[01/24 03:47:17    388s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2190.7MB) @(0:06:28 - 0:06:28).
[01/24 03:47:17    388s] Move report: preRPlace moves 560 insts, mean move: 0.79 um, max move: 4.11 um 
[01/24 03:47:17    388s] 	Max move on inst (g127163): (171.00, 162.07) --> (173.40, 163.78)
[01/24 03:47:17    388s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22X1
[01/24 03:47:17    388s] 	Violation at original loc: Placement Blockage Violation
[01/24 03:47:17    388s] wireLenOptFixPriorityInst 1961 inst fixed
[01/24 03:47:17    388s] 
[01/24 03:47:17    388s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/24 03:47:17    388s] Move report: legalization moves 19 insts, mean move: 2.44 um, max move: 8.22 um spiral
[01/24 03:47:17    388s] 	Max move on inst (g62548): (45.80, 83.41) --> (50.60, 79.99)
[01/24 03:47:17    388s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/24 03:47:17    388s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:47:17    388s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2190.7MB) @(0:06:28 - 0:06:28).
[01/24 03:47:17    388s] Move report: Detail placement moves 575 insts, mean move: 0.84 um, max move: 8.22 um 
[01/24 03:47:17    388s] 	Max move on inst (g62548): (45.80, 83.41) --> (50.60, 79.99)
[01/24 03:47:17    388s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2190.7MB
[01/24 03:47:17    388s] Statistics of distance of Instance movement in refine placement:
[01/24 03:47:17    388s]   maximum (X+Y) =         8.22 um
[01/24 03:47:17    388s]   inst (g62548) with max move: (45.8, 83.41) -> (50.6, 79.99)
[01/24 03:47:17    388s]   mean    (X+Y) =         0.84 um
[01/24 03:47:17    388s] Summary Report:
[01/24 03:47:17    388s] Instances move: 575 (out of 9184 movable)
[01/24 03:47:17    388s] Instances flipped: 0
[01/24 03:47:17    388s] Mean displacement: 0.84 um
[01/24 03:47:17    388s] Max displacement: 8.22 um (Instance: g62548) (45.8, 83.41) -> (50.6, 79.99)
[01/24 03:47:17    388s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[01/24 03:47:17    388s] Total instances moved : 575
[01/24 03:47:17    388s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.350, REAL:0.347, MEM:2190.7M, EPOCH TIME: 1706060837.594890
[01/24 03:47:17    388s] Total net bbox length = 1.508e+05 (8.220e+04 6.864e+04) (ext = 1.031e+04)
[01/24 03:47:17    388s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2190.7MB
[01/24 03:47:17    388s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2190.7MB) @(0:06:28 - 0:06:28).
[01/24 03:47:17    388s] *** Finished refinePlace (0:06:28 mem=2190.7M) ***
[01/24 03:47:17    388s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28723.12
[01/24 03:47:17    388s] OPERPROF: Finished RefinePlace at level 1, CPU:0.380, REAL:0.368, MEM:2190.7M, EPOCH TIME: 1706060837.598874
[01/24 03:47:17    388s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2190.7M, EPOCH TIME: 1706060837.598942
[01/24 03:47:17    388s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9184).
[01/24 03:47:17    388s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:17    388s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:17    388s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:17    388s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.027, MEM:2152.7M, EPOCH TIME: 1706060837.625901
[01/24 03:47:17    388s]   ClockRefiner summary
[01/24 03:47:17    388s]   All clock instances: Moved 139, flipped 8 and cell swapped 0 (out of a total of 2027).
[01/24 03:47:17    388s]   The largest move was 2.91 um for cpuregs_reg[28][11].
[01/24 03:47:17    388s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 66).
[01/24 03:47:17    388s]   Clock sinks: Moved 139, flipped 8 and cell swapped 0 (out of a total of 1961).
[01/24 03:47:17    388s]   The largest move was 2.91 um for cpuregs_reg[28][11].
[01/24 03:47:17    388s]   Restoring pStatusCts on 66 clock instances.
[01/24 03:47:17    388s]   Revert refine place priority changes on 0 instances.
[01/24 03:47:17    388s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.4)
[01/24 03:47:17    388s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:02.1 real=0:00:02.1)
[01/24 03:47:17    388s]   CCOpt::Phase::Routing...
[01/24 03:47:17    388s]   Clock implementation routing...
[01/24 03:47:17    388s]     Leaving CCOpt scope - Routing Tools...
[01/24 03:47:17    388s] Net route status summary:
[01/24 03:47:17    388s]   Clock:        67 (unrouted=0, trialRouted=0, noStatus=0, routed=67, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 03:47:17    388s]   Non-clock: 10296 (unrouted=300, trialRouted=9996, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=240, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 03:47:17    388s]     Routing using eGR in eGR->NR Step...
[01/24 03:47:17    388s]       Early Global Route - eGR->Nr High Frequency step...
[01/24 03:47:17    388s] (ccopt eGR): There are 67 nets to be routed. 0 nets have skip routing designation.
[01/24 03:47:17    388s] (ccopt eGR): There are 67 nets for routing of which 67 have one or more fixed wires.
[01/24 03:47:17    388s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/24 03:47:17    388s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/24 03:47:17    388s] (ccopt eGR): Start to route 67 all nets
[01/24 03:47:17    388s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2152.71 MB )
[01/24 03:47:17    388s] (I)      ==================== Layers =====================
[01/24 03:47:17    388s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:47:17    388s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 03:47:17    388s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:47:17    388s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 03:47:17    388s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 03:47:17    388s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 03:47:17    388s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 03:47:17    388s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 03:47:17    388s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 03:47:17    388s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 03:47:17    388s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 03:47:17    388s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 03:47:17    388s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 03:47:17    388s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 03:47:17    388s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 03:47:17    388s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 03:47:17    388s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 03:47:17    388s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 03:47:17    388s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 03:47:17    388s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 03:47:17    388s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 03:47:17    388s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 03:47:17    388s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 03:47:17    388s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 03:47:17    388s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 03:47:17    388s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:47:17    388s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 03:47:17    388s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 03:47:17    388s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 03:47:17    388s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 03:47:17    388s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 03:47:17    388s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 03:47:17    388s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 03:47:17    388s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 03:47:17    388s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 03:47:17    388s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 03:47:17    388s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 03:47:17    388s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 03:47:17    388s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 03:47:17    388s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 03:47:17    388s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:47:17    388s] (I)      Started Import and model ( Curr Mem: 2152.71 MB )
[01/24 03:47:17    388s] (I)      Default pattern map key = picorv32_default.
[01/24 03:47:17    388s] (I)      == Non-default Options ==
[01/24 03:47:17    388s] (I)      Clean congestion better                            : true
[01/24 03:47:17    388s] (I)      Estimate vias on DPT layer                         : true
[01/24 03:47:17    388s] (I)      Clean congestion layer assignment rounds           : 3
[01/24 03:47:17    388s] (I)      Layer constraints as soft constraints              : true
[01/24 03:47:17    388s] (I)      Soft top layer                                     : true
[01/24 03:47:17    388s] (I)      Skip prospective layer relax nets                  : true
[01/24 03:47:17    388s] (I)      Better NDR handling                                : true
[01/24 03:47:17    388s] (I)      Improved NDR modeling in LA                        : true
[01/24 03:47:17    388s] (I)      Routing cost fix for NDR handling                  : true
[01/24 03:47:17    388s] (I)      Block tracks for preroutes                         : true
[01/24 03:47:17    388s] (I)      Assign IRoute by net group key                     : true
[01/24 03:47:17    388s] (I)      Block unroutable channels                          : true
[01/24 03:47:17    388s] (I)      Block unroutable channels 3D                       : true
[01/24 03:47:17    388s] (I)      Bound layer relaxed segment wl                     : true
[01/24 03:47:17    388s] (I)      Blocked pin reach length threshold                 : 2
[01/24 03:47:17    388s] (I)      Check blockage within NDR space in TA              : true
[01/24 03:47:17    388s] (I)      Skip must join for term with via pillar            : true
[01/24 03:47:17    388s] (I)      Model find APA for IO pin                          : true
[01/24 03:47:17    388s] (I)      On pin location for off pin term                   : true
[01/24 03:47:17    388s] (I)      Handle EOL spacing                                 : true
[01/24 03:47:17    388s] (I)      Merge PG vias by gap                               : true
[01/24 03:47:17    388s] (I)      Maximum routing layer                              : 11
[01/24 03:47:17    388s] (I)      Route selected nets only                           : true
[01/24 03:47:17    388s] (I)      Refine MST                                         : true
[01/24 03:47:17    388s] (I)      Honor PRL                                          : true
[01/24 03:47:17    388s] (I)      Strong congestion aware                            : true
[01/24 03:47:17    388s] (I)      Improved initial location for IRoutes              : true
[01/24 03:47:17    388s] (I)      Multi panel TA                                     : true
[01/24 03:47:17    388s] (I)      Penalize wire overlap                              : true
[01/24 03:47:17    388s] (I)      Expand small instance blockage                     : true
[01/24 03:47:17    388s] (I)      Reduce via in TA                                   : true
[01/24 03:47:17    388s] (I)      SS-aware routing                                   : true
[01/24 03:47:17    388s] (I)      Improve tree edge sharing                          : true
[01/24 03:47:17    388s] (I)      Improve 2D via estimation                          : true
[01/24 03:47:17    388s] (I)      Refine Steiner tree                                : true
[01/24 03:47:17    388s] (I)      Build spine tree                                   : true
[01/24 03:47:17    388s] (I)      Model pass through capacity                        : true
[01/24 03:47:17    388s] (I)      Extend blockages by a half GCell                   : true
[01/24 03:47:17    388s] (I)      Consider pin shapes                                : true
[01/24 03:47:17    388s] (I)      Consider pin shapes for all nodes                  : true
[01/24 03:47:17    388s] (I)      Consider NR APA                                    : true
[01/24 03:47:17    388s] (I)      Consider IO pin shape                              : true
[01/24 03:47:17    388s] (I)      Fix pin connection bug                             : true
[01/24 03:47:17    388s] (I)      Consider layer RC for local wires                  : true
[01/24 03:47:17    388s] (I)      Route to clock mesh pin                            : true
[01/24 03:47:17    388s] (I)      LA-aware pin escape length                         : 2
[01/24 03:47:17    388s] (I)      Connect multiple ports                             : true
[01/24 03:47:17    388s] (I)      Split for must join                                : true
[01/24 03:47:17    388s] (I)      Number of threads                                  : 1
[01/24 03:47:17    388s] (I)      Routing effort level                               : 10000
[01/24 03:47:17    388s] (I)      Prefer layer length threshold                      : 8
[01/24 03:47:17    388s] (I)      Overflow penalty cost                              : 10
[01/24 03:47:17    388s] (I)      A-star cost                                        : 0.300000
[01/24 03:47:17    388s] (I)      Misalignment cost                                  : 10.000000
[01/24 03:47:17    388s] (I)      Threshold for short IRoute                         : 6
[01/24 03:47:17    388s] (I)      Via cost during post routing                       : 1.000000
[01/24 03:47:17    388s] (I)      Layer congestion ratios                            : { { 1.0 } }
[01/24 03:47:17    388s] (I)      Source-to-sink ratio                               : 0.300000
[01/24 03:47:17    388s] (I)      Scenic ratio bound                                 : 3.000000
[01/24 03:47:17    388s] (I)      Segment layer relax scenic ratio                   : 1.250000
[01/24 03:47:17    388s] (I)      Source-sink aware LA ratio                         : 0.500000
[01/24 03:47:17    388s] (I)      PG-aware similar topology routing                  : true
[01/24 03:47:17    388s] (I)      Maze routing via cost fix                          : true
[01/24 03:47:17    388s] (I)      Apply PRL on PG terms                              : true
[01/24 03:47:17    388s] (I)      Apply PRL on obs objects                           : true
[01/24 03:47:17    388s] (I)      Handle range-type spacing rules                    : true
[01/24 03:47:17    388s] (I)      PG gap threshold multiplier                        : 10.000000
[01/24 03:47:17    388s] (I)      Parallel spacing query fix                         : true
[01/24 03:47:17    388s] (I)      Force source to root IR                            : true
[01/24 03:47:17    388s] (I)      Layer Weights                                      : L2:4 L3:2.5
[01/24 03:47:17    388s] (I)      Do not relax to DPT layer                          : true
[01/24 03:47:17    388s] (I)      No DPT in post routing                             : true
[01/24 03:47:17    388s] (I)      Modeling PG via merging fix                        : true
[01/24 03:47:17    388s] (I)      Shield aware TA                                    : true
[01/24 03:47:17    388s] (I)      Strong shield aware TA                             : true
[01/24 03:47:17    388s] (I)      Overflow calculation fix in LA                     : true
[01/24 03:47:17    388s] (I)      Post routing fix                                   : true
[01/24 03:47:17    388s] (I)      Strong post routing                                : true
[01/24 03:47:17    388s] (I)      Access via pillar from top                         : true
[01/24 03:47:17    388s] (I)      NDR via pillar fix                                 : true
[01/24 03:47:17    388s] (I)      Violation on path threshold                        : 1
[01/24 03:47:17    388s] (I)      Pass through capacity modeling                     : true
[01/24 03:47:17    388s] (I)      Select the non-relaxed segments in post routing stage : true
[01/24 03:47:17    388s] (I)      Select term pin box for io pin                     : true
[01/24 03:47:17    388s] (I)      Penalize NDR sharing                               : true
[01/24 03:47:17    388s] (I)      Enable special modeling                            : false
[01/24 03:47:17    388s] (I)      Keep fixed segments                                : true
[01/24 03:47:17    388s] (I)      Reorder net groups by key                          : true
[01/24 03:47:17    388s] (I)      Increase net scenic ratio                          : true
[01/24 03:47:17    388s] (I)      Method to set GCell size                           : row
[01/24 03:47:17    388s] (I)      Connect multiple ports and must join fix           : true
[01/24 03:47:17    388s] (I)      Avoid high resistance layers                       : true
[01/24 03:47:17    388s] (I)      Model find APA for IO pin fix                      : true
[01/24 03:47:17    388s] (I)      Avoid connecting non-metal layers                  : true
[01/24 03:47:17    388s] (I)      Use track pitch for NDR                            : true
[01/24 03:47:17    388s] (I)      Enable layer relax to lower layer                  : true
[01/24 03:47:17    388s] (I)      Enable layer relax to upper layer                  : true
[01/24 03:47:17    388s] (I)      Top layer relaxation fix                           : true
[01/24 03:47:17    388s] (I)      Handle non-default track width                     : false
[01/24 03:47:17    388s] (I)      Counted 2449 PG shapes. We will not process PG shapes layer by layer.
[01/24 03:47:17    388s] (I)      Use row-based GCell size
[01/24 03:47:17    388s] (I)      Use row-based GCell align
[01/24 03:47:17    388s] (I)      layer 0 area = 80000
[01/24 03:47:17    388s] (I)      layer 1 area = 80000
[01/24 03:47:17    388s] (I)      layer 2 area = 80000
[01/24 03:47:17    388s] (I)      layer 3 area = 80000
[01/24 03:47:17    388s] (I)      layer 4 area = 80000
[01/24 03:47:17    388s] (I)      layer 5 area = 80000
[01/24 03:47:17    388s] (I)      layer 6 area = 80000
[01/24 03:47:17    388s] (I)      layer 7 area = 80000
[01/24 03:47:17    388s] (I)      layer 8 area = 80000
[01/24 03:47:17    388s] (I)      layer 9 area = 400000
[01/24 03:47:17    388s] (I)      layer 10 area = 400000
[01/24 03:47:17    388s] (I)      GCell unit size   : 3420
[01/24 03:47:17    388s] (I)      GCell multiplier  : 1
[01/24 03:47:17    388s] (I)      GCell row height  : 3420
[01/24 03:47:17    388s] (I)      Actual row height : 3420
[01/24 03:47:17    388s] (I)      GCell align ref   : 30000 30020
[01/24 03:47:17    388s] [NR-eGR] Track table information for default rule: 
[01/24 03:47:17    388s] [NR-eGR] Metal1 has single uniform track structure
[01/24 03:47:17    388s] [NR-eGR] Metal2 has single uniform track structure
[01/24 03:47:17    388s] [NR-eGR] Metal3 has single uniform track structure
[01/24 03:47:17    388s] [NR-eGR] Metal4 has single uniform track structure
[01/24 03:47:17    388s] [NR-eGR] Metal5 has single uniform track structure
[01/24 03:47:17    388s] [NR-eGR] Metal6 has single uniform track structure
[01/24 03:47:17    388s] [NR-eGR] Metal7 has single uniform track structure
[01/24 03:47:17    388s] [NR-eGR] Metal8 has single uniform track structure
[01/24 03:47:17    388s] [NR-eGR] Metal9 has single uniform track structure
[01/24 03:47:17    388s] [NR-eGR] Metal10 has single uniform track structure
[01/24 03:47:17    388s] [NR-eGR] Metal11 has single uniform track structure
[01/24 03:47:17    388s] (I)      ==================== Default via =====================
[01/24 03:47:17    388s] (I)      +----+------------------+----------------------------+
[01/24 03:47:17    388s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 03:47:17    388s] (I)      +----+------------------+----------------------------+
[01/24 03:47:17    388s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 03:47:17    388s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 03:47:17    388s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 03:47:17    388s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 03:47:17    388s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 03:47:17    388s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 03:47:17    388s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 03:47:17    388s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 03:47:17    388s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 03:47:17    388s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 03:47:17    388s] (I)      +----+------------------+----------------------------+
[01/24 03:47:17    388s] [NR-eGR] Read 5638 PG shapes
[01/24 03:47:17    388s] [NR-eGR] Read 0 clock shapes
[01/24 03:47:17    388s] [NR-eGR] Read 0 other shapes
[01/24 03:47:17    388s] [NR-eGR] #Routing Blockages  : 0
[01/24 03:47:17    388s] [NR-eGR] #Instance Blockages : 0
[01/24 03:47:17    388s] [NR-eGR] #PG Blockages       : 5638
[01/24 03:47:17    388s] [NR-eGR] #Halo Blockages     : 0
[01/24 03:47:17    388s] [NR-eGR] #Boundary Blockages : 0
[01/24 03:47:17    388s] [NR-eGR] #Clock Blockages    : 0
[01/24 03:47:17    388s] [NR-eGR] #Other Blockages    : 0
[01/24 03:47:17    388s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 03:47:17    388s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 03:47:17    388s] [NR-eGR] Read 10121 nets ( ignored 10054 )
[01/24 03:47:17    388s] [NR-eGR] Connected 0 must-join pins/ports
[01/24 03:47:17    388s] (I)      early_global_route_priority property id does not exist.
[01/24 03:47:17    388s] (I)      Read Num Blocks=7736  Num Prerouted Wires=0  Num CS=0
[01/24 03:47:17    388s] (I)      Layer 1 (V) : #blockages 230 : #preroutes 0
[01/24 03:47:17    388s] (I)      Layer 2 (H) : #blockages 1150 : #preroutes 0
[01/24 03:47:17    388s] (I)      Layer 3 (V) : #blockages 230 : #preroutes 0
[01/24 03:47:17    388s] (I)      Layer 4 (H) : #blockages 1150 : #preroutes 0
[01/24 03:47:17    388s] (I)      Layer 5 (V) : #blockages 230 : #preroutes 0
[01/24 03:47:17    388s] (I)      Layer 6 (H) : #blockages 1150 : #preroutes 0
[01/24 03:47:17    388s] (I)      Layer 7 (V) : #blockages 230 : #preroutes 0
[01/24 03:47:17    388s] (I)      Layer 8 (H) : #blockages 1380 : #preroutes 0
[01/24 03:47:17    388s] (I)      Layer 9 (V) : #blockages 596 : #preroutes 0
[01/24 03:47:17    388s] (I)      Layer 10 (H) : #blockages 1390 : #preroutes 0
[01/24 03:47:17    388s] (I)      Moved 1 terms for better access 
[01/24 03:47:17    388s] (I)      Number of ignored nets                =      0
[01/24 03:47:17    388s] (I)      Number of connected nets              =      0
[01/24 03:47:17    388s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 03:47:17    388s] (I)      Number of clock nets                  =     67.  Ignored: No
[01/24 03:47:17    388s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 03:47:17    388s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 03:47:17    388s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 03:47:17    388s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 03:47:17    388s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 03:47:17    388s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 03:47:17    388s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 03:47:17    388s] [NR-eGR] There are 67 clock nets ( 4 with NDR ).
[01/24 03:47:17    388s] (I)      Ndr track 0 does not exist
[01/24 03:47:17    388s] (I)      Ndr track 0 does not exist
[01/24 03:47:17    388s] (I)      ---------------------Grid Graph Info--------------------
[01/24 03:47:17    388s] (I)      Routing area        : (0, 0) - (458400, 449920)
[01/24 03:47:17    388s] (I)      Core area           : (30000, 30020) - (428400, 419900)
[01/24 03:47:17    388s] (I)      Site width          :   400  (dbu)
[01/24 03:47:17    388s] (I)      Row height          :  3420  (dbu)
[01/24 03:47:17    388s] (I)      GCell row height    :  3420  (dbu)
[01/24 03:47:17    388s] (I)      GCell width         :  3420  (dbu)
[01/24 03:47:17    388s] (I)      GCell height        :  3420  (dbu)
[01/24 03:47:17    388s] (I)      Grid                :   134   131    11
[01/24 03:47:17    388s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 03:47:17    388s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 03:47:17    388s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 03:47:17    388s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 03:47:17    388s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 03:47:17    388s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 03:47:17    388s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 03:47:17    388s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 03:47:17    388s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 03:47:17    388s] (I)      Total num of tracks :  1184  1146  1184  1146  1184  1146  1184  1146  1184   457   473
[01/24 03:47:17    388s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 03:47:17    388s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 03:47:17    388s] (I)      --------------------------------------------------------
[01/24 03:47:17    388s] 
[01/24 03:47:17    388s] [NR-eGR] ============ Routing rule table ============
[01/24 03:47:17    388s] [NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[01/24 03:47:17    388s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[01/24 03:47:17    388s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/24 03:47:17    388s] (I)                    Pitch  400  380  400  380  400  380  400  380  3000  2850 
[01/24 03:47:17    388s] (I)             #Used tracks    1    1    1    1    1    1    1    1     3     3 
[01/24 03:47:17    388s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     3     3 
[01/24 03:47:17    388s] [NR-eGR] Rule id: 1  Nets: 63
[01/24 03:47:17    388s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 03:47:17    388s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 03:47:17    388s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 03:47:17    388s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:47:17    388s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 03:47:17    388s] [NR-eGR] ========================================
[01/24 03:47:17    388s] [NR-eGR] 
[01/24 03:47:17    388s] (I)      =============== Blocked Tracks ===============
[01/24 03:47:17    388s] (I)      +-------+---------+----------+---------------+
[01/24 03:47:17    388s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 03:47:17    388s] (I)      +-------+---------+----------+---------------+
[01/24 03:47:17    388s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 03:47:17    388s] (I)      |     2 |  150126 |     7820 |         5.21% |
[01/24 03:47:17    388s] (I)      |     3 |  158656 |     1150 |         0.72% |
[01/24 03:47:17    388s] (I)      |     4 |  150126 |     7820 |         5.21% |
[01/24 03:47:17    388s] (I)      |     5 |  158656 |     1150 |         0.72% |
[01/24 03:47:17    388s] (I)      |     6 |  150126 |     7820 |         5.21% |
[01/24 03:47:17    388s] (I)      |     7 |  158656 |     1150 |         0.72% |
[01/24 03:47:17    388s] (I)      |     8 |  150126 |     7820 |         5.21% |
[01/24 03:47:17    388s] (I)      |     9 |  158656 |     2300 |         1.45% |
[01/24 03:47:17    388s] (I)      |    10 |   59867 |     4226 |         7.06% |
[01/24 03:47:17    388s] (I)      |    11 |   63382 |    11888 |        18.76% |
[01/24 03:47:17    388s] (I)      +-------+---------+----------+---------------+
[01/24 03:47:17    388s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2156.83 MB )
[01/24 03:47:17    388s] (I)      Reset routing kernel
[01/24 03:47:17    388s] (I)      Started Global Routing ( Curr Mem: 2156.83 MB )
[01/24 03:47:17    388s] (I)      totalPins=2094  totalGlobalPin=2093 (99.95%)
[01/24 03:47:17    388s] (I)      total 2D Cap : 460768 = (315012 H, 145756 V)
[01/24 03:47:17    388s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1a Route ============
[01/24 03:47:17    388s] (I)      Usage: 409 = (230 H, 179 V) = (0.07% H, 0.12% V) = (3.933e+02um H, 3.061e+02um V)
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1b Route ============
[01/24 03:47:17    388s] (I)      Usage: 409 = (230 H, 179 V) = (0.07% H, 0.12% V) = (3.933e+02um H, 3.061e+02um V)
[01/24 03:47:17    388s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.993900e+02um
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1c Route ============
[01/24 03:47:17    388s] (I)      Usage: 409 = (230 H, 179 V) = (0.07% H, 0.12% V) = (3.933e+02um H, 3.061e+02um V)
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1d Route ============
[01/24 03:47:17    388s] (I)      Usage: 409 = (230 H, 179 V) = (0.07% H, 0.12% V) = (3.933e+02um H, 3.061e+02um V)
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1e Route ============
[01/24 03:47:17    388s] (I)      Usage: 409 = (230 H, 179 V) = (0.07% H, 0.12% V) = (3.933e+02um H, 3.061e+02um V)
[01/24 03:47:17    388s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.993900e+02um
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1f Route ============
[01/24 03:47:17    388s] (I)      Usage: 409 = (230 H, 179 V) = (0.07% H, 0.12% V) = (3.933e+02um H, 3.061e+02um V)
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1g Route ============
[01/24 03:47:17    388s] (I)      Usage: 408 = (229 H, 179 V) = (0.07% H, 0.12% V) = (3.916e+02um H, 3.061e+02um V)
[01/24 03:47:17    388s] (I)      #Nets         : 4
[01/24 03:47:17    388s] (I)      #Relaxed nets : 0
[01/24 03:47:17    388s] (I)      Wire length   : 408
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1h Route ============
[01/24 03:47:17    388s] (I)      Usage: 408 = (229 H, 179 V) = (0.07% H, 0.12% V) = (3.916e+02um H, 3.061e+02um V)
[01/24 03:47:17    388s] (I)      total 2D Cap : 460768 = (315012 H, 145756 V)
[01/24 03:47:17    388s] [NR-eGR] Layer group 2: route 63 net(s) in layer range [5, 7]
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1a Route ============
[01/24 03:47:17    388s] (I)      Usage: 5583 = (2011 H, 3572 V) = (0.64% H, 2.45% V) = (3.439e+03um H, 6.108e+03um V)
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1b Route ============
[01/24 03:47:17    388s] (I)      Usage: 5583 = (2011 H, 3572 V) = (0.64% H, 2.45% V) = (3.439e+03um H, 6.108e+03um V)
[01/24 03:47:17    388s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.546930e+03um
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1c Route ============
[01/24 03:47:17    388s] (I)      Usage: 5583 = (2011 H, 3572 V) = (0.64% H, 2.45% V) = (3.439e+03um H, 6.108e+03um V)
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1d Route ============
[01/24 03:47:17    388s] (I)      Usage: 5583 = (2011 H, 3572 V) = (0.64% H, 2.45% V) = (3.439e+03um H, 6.108e+03um V)
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1e Route ============
[01/24 03:47:17    388s] (I)      Usage: 5583 = (2011 H, 3572 V) = (0.64% H, 2.45% V) = (3.439e+03um H, 6.108e+03um V)
[01/24 03:47:17    388s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.546930e+03um
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1f Route ============
[01/24 03:47:17    388s] (I)      Usage: 5583 = (2011 H, 3572 V) = (0.64% H, 2.45% V) = (3.439e+03um H, 6.108e+03um V)
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1g Route ============
[01/24 03:47:17    388s] (I)      Usage: 5567 = (2018 H, 3549 V) = (0.64% H, 2.43% V) = (3.451e+03um H, 6.069e+03um V)
[01/24 03:47:17    388s] (I)      #Nets         : 63
[01/24 03:47:17    388s] (I)      #Relaxed nets : 4
[01/24 03:47:17    388s] (I)      Wire length   : 4755
[01/24 03:47:17    388s] [NR-eGR] Create a new net group with 4 nets and layer range [5, 9]
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1h Route ============
[01/24 03:47:17    388s] (I)      Usage: 5473 = (1983 H, 3490 V) = (0.63% H, 2.39% V) = (3.391e+03um H, 5.968e+03um V)
[01/24 03:47:17    388s] (I)      total 2D Cap : 764030 = (471368 H, 292662 V)
[01/24 03:47:17    388s] [NR-eGR] Layer group 3: route 4 net(s) in layer range [5, 9]
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1a Route ============
[01/24 03:47:17    388s] (I)      Usage: 5887 = (2129 H, 3758 V) = (0.45% H, 1.28% V) = (3.641e+03um H, 6.426e+03um V)
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1b Route ============
[01/24 03:47:17    388s] (I)      Usage: 5887 = (2129 H, 3758 V) = (0.45% H, 1.28% V) = (3.641e+03um H, 6.426e+03um V)
[01/24 03:47:17    388s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.006677e+04um
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1c Route ============
[01/24 03:47:17    388s] (I)      Usage: 5887 = (2129 H, 3758 V) = (0.45% H, 1.28% V) = (3.641e+03um H, 6.426e+03um V)
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1d Route ============
[01/24 03:47:17    388s] (I)      Usage: 5887 = (2129 H, 3758 V) = (0.45% H, 1.28% V) = (3.641e+03um H, 6.426e+03um V)
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1e Route ============
[01/24 03:47:17    388s] (I)      Usage: 5887 = (2129 H, 3758 V) = (0.45% H, 1.28% V) = (3.641e+03um H, 6.426e+03um V)
[01/24 03:47:17    388s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.006677e+04um
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1f Route ============
[01/24 03:47:17    388s] (I)      Usage: 5887 = (2129 H, 3758 V) = (0.45% H, 1.28% V) = (3.641e+03um H, 6.426e+03um V)
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1g Route ============
[01/24 03:47:17    388s] (I)      Usage: 5877 = (2127 H, 3750 V) = (0.45% H, 1.28% V) = (3.637e+03um H, 6.412e+03um V)
[01/24 03:47:17    388s] (I)      #Nets         : 4
[01/24 03:47:17    388s] (I)      #Relaxed nets : 4
[01/24 03:47:17    388s] (I)      Wire length   : 0
[01/24 03:47:17    388s] [NR-eGR] Create a new net group with 4 nets and layer range [5, 11]
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1h Route ============
[01/24 03:47:17    388s] (I)      Usage: 5778 = (2098 H, 3680 V) = (0.45% H, 1.26% V) = (3.588e+03um H, 6.293e+03um V)
[01/24 03:47:17    388s] (I)      total 2D Cap : 871181 = (522878 H, 348303 V)
[01/24 03:47:17    388s] [NR-eGR] Layer group 4: route 4 net(s) in layer range [5, 11]
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1a Route ============
[01/24 03:47:17    388s] (I)      Usage: 6192 = (2244 H, 3948 V) = (0.43% H, 1.13% V) = (3.837e+03um H, 6.751e+03um V)
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1b Route ============
[01/24 03:47:17    388s] (I)      Usage: 6192 = (2244 H, 3948 V) = (0.43% H, 1.13% V) = (3.837e+03um H, 6.751e+03um V)
[01/24 03:47:17    388s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.058832e+04um
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1c Route ============
[01/24 03:47:17    388s] (I)      Usage: 6192 = (2244 H, 3948 V) = (0.43% H, 1.13% V) = (3.837e+03um H, 6.751e+03um V)
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1d Route ============
[01/24 03:47:17    388s] (I)      Usage: 6192 = (2244 H, 3948 V) = (0.43% H, 1.13% V) = (3.837e+03um H, 6.751e+03um V)
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1e Route ============
[01/24 03:47:17    388s] (I)      Usage: 6192 = (2244 H, 3948 V) = (0.43% H, 1.13% V) = (3.837e+03um H, 6.751e+03um V)
[01/24 03:47:17    388s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.058832e+04um
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1f Route ============
[01/24 03:47:17    388s] (I)      Usage: 6192 = (2244 H, 3948 V) = (0.43% H, 1.13% V) = (3.837e+03um H, 6.751e+03um V)
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1g Route ============
[01/24 03:47:17    388s] (I)      Usage: 6182 = (2242 H, 3940 V) = (0.43% H, 1.13% V) = (3.834e+03um H, 6.737e+03um V)
[01/24 03:47:17    388s] (I)      #Nets         : 4
[01/24 03:47:17    388s] (I)      #Relaxed nets : 3
[01/24 03:47:17    388s] (I)      Wire length   : 99
[01/24 03:47:17    388s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 11]
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1h Route ============
[01/24 03:47:17    388s] (I)      Usage: 6182 = (2242 H, 3940 V) = (0.43% H, 1.13% V) = (3.834e+03um H, 6.737e+03um V)
[01/24 03:47:17    388s] (I)      total 2D Cap : 1175363 = (680384 H, 494979 V)
[01/24 03:47:17    388s] [NR-eGR] Layer group 5: route 3 net(s) in layer range [3, 11]
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1a Route ============
[01/24 03:47:17    388s] (I)      Usage: 6804 = (2477 H, 4327 V) = (0.36% H, 0.87% V) = (4.236e+03um H, 7.399e+03um V)
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1b Route ============
[01/24 03:47:17    388s] (I)      Usage: 6804 = (2477 H, 4327 V) = (0.36% H, 0.87% V) = (4.236e+03um H, 7.399e+03um V)
[01/24 03:47:17    388s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.163484e+04um
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1c Route ============
[01/24 03:47:17    388s] (I)      Usage: 6804 = (2477 H, 4327 V) = (0.36% H, 0.87% V) = (4.236e+03um H, 7.399e+03um V)
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1d Route ============
[01/24 03:47:17    388s] (I)      Usage: 6804 = (2477 H, 4327 V) = (0.36% H, 0.87% V) = (4.236e+03um H, 7.399e+03um V)
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1e Route ============
[01/24 03:47:17    388s] (I)      Usage: 6804 = (2477 H, 4327 V) = (0.36% H, 0.87% V) = (4.236e+03um H, 7.399e+03um V)
[01/24 03:47:17    388s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.163484e+04um
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1f Route ============
[01/24 03:47:17    388s] (I)      Usage: 6804 = (2477 H, 4327 V) = (0.36% H, 0.87% V) = (4.236e+03um H, 7.399e+03um V)
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1g Route ============
[01/24 03:47:17    388s] (I)      Usage: 6804 = (2477 H, 4327 V) = (0.36% H, 0.87% V) = (4.236e+03um H, 7.399e+03um V)
[01/24 03:47:17    388s] (I)      #Nets         : 3
[01/24 03:47:17    388s] (I)      #Relaxed nets : 0
[01/24 03:47:17    388s] (I)      Wire length   : 315
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] (I)      ============  Phase 1h Route ============
[01/24 03:47:17    388s] (I)      Usage: 6803 = (2476 H, 4327 V) = (0.36% H, 0.87% V) = (4.234e+03um H, 7.399e+03um V)
[01/24 03:47:17    388s] (I)      
[01/24 03:47:17    388s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 03:47:17    388s] [NR-eGR]                        OverCon            
[01/24 03:47:17    388s] [NR-eGR]                         #Gcell     %Gcell
[01/24 03:47:17    388s] [NR-eGR]        Layer             (1-0)    OverCon
[01/24 03:47:17    388s] [NR-eGR] ----------------------------------------------
[01/24 03:47:17    388s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:17    388s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:17    388s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:17    388s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:17    388s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:17    388s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:17    388s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:17    388s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:17    388s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:17    388s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:17    388s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:17    388s] [NR-eGR] ----------------------------------------------
[01/24 03:47:17    388s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/24 03:47:17    388s] [NR-eGR] 
[01/24 03:47:17    388s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2156.83 MB )
[01/24 03:47:17    388s] (I)      total 2D Cap : 1328474 = (680835 H, 647639 V)
[01/24 03:47:17    388s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 03:47:17    388s] (I)      ============= Track Assignment ============
[01/24 03:47:17    388s] (I)      Started Track Assignment (1T) ( Curr Mem: 2156.83 MB )
[01/24 03:47:17    388s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 03:47:17    388s] (I)      Run Multi-thread track assignment
[01/24 03:47:17    388s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2156.83 MB )
[01/24 03:47:17    388s] (I)      Started Export ( Curr Mem: 2156.83 MB )
[01/24 03:47:17    388s] [NR-eGR]                  Length (um)   Vias 
[01/24 03:47:17    388s] [NR-eGR] ------------------------------------
[01/24 03:47:17    388s] [NR-eGR]  Metal1   (1H)         12094  35233 
[01/24 03:47:17    388s] [NR-eGR]  Metal2   (2V)         51961  24528 
[01/24 03:47:17    388s] [NR-eGR]  Metal3   (3H)         64649   5075 
[01/24 03:47:17    388s] [NR-eGR]  Metal4   (4V)         21199   2774 
[01/24 03:47:17    388s] [NR-eGR]  Metal5   (5H)         17645   1452 
[01/24 03:47:17    388s] [NR-eGR]  Metal6   (6V)          6457     65 
[01/24 03:47:17    388s] [NR-eGR]  Metal7   (7H)           785     35 
[01/24 03:47:17    388s] [NR-eGR]  Metal8   (8V)           219     27 
[01/24 03:47:17    388s] [NR-eGR]  Metal9   (9H)           217      9 
[01/24 03:47:17    388s] [NR-eGR]  Metal10  (10V)            0      7 
[01/24 03:47:17    388s] [NR-eGR]  Metal11  (11H)            7      0 
[01/24 03:47:17    388s] [NR-eGR] ------------------------------------
[01/24 03:47:17    388s] [NR-eGR]           Total       175233  69205 
[01/24 03:47:17    388s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:47:17    388s] [NR-eGR] Total half perimeter of net bounding box: 150831um
[01/24 03:47:17    388s] [NR-eGR] Total length: 175233um, number of vias: 69205
[01/24 03:47:17    388s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:47:17    388s] [NR-eGR] Total eGR-routed clock nets wire length: 9974um, number of vias: 8385
[01/24 03:47:17    388s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:47:17    388s] [NR-eGR] Report for selected net(s) only.
[01/24 03:47:17    388s] [NR-eGR]                  Length (um)  Vias 
[01/24 03:47:17    388s] [NR-eGR] -----------------------------------
[01/24 03:47:17    388s] [NR-eGR]  Metal1   (1H)             0  2093 
[01/24 03:47:17    388s] [NR-eGR]  Metal2   (2V)          1360  2357 
[01/24 03:47:17    388s] [NR-eGR]  Metal3   (3H)          1337  1334 
[01/24 03:47:17    388s] [NR-eGR]  Metal4   (4V)           373  1296 
[01/24 03:47:17    388s] [NR-eGR]  Metal5   (5H)          2278  1303 
[01/24 03:47:17    388s] [NR-eGR]  Metal6   (6V)          4625     2 
[01/24 03:47:17    388s] [NR-eGR]  Metal7   (7H)             1     0 
[01/24 03:47:17    388s] [NR-eGR]  Metal8   (8V)             0     0 
[01/24 03:47:17    388s] [NR-eGR]  Metal9   (9H)             0     0 
[01/24 03:47:17    388s] [NR-eGR]  Metal10  (10V)            0     0 
[01/24 03:47:17    388s] [NR-eGR]  Metal11  (11H)            0     0 
[01/24 03:47:17    388s] [NR-eGR] -----------------------------------
[01/24 03:47:17    388s] [NR-eGR]           Total         9974  8385 
[01/24 03:47:17    388s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:47:17    388s] [NR-eGR] Total half perimeter of net bounding box: 6411um
[01/24 03:47:17    388s] [NR-eGR] Total length: 9974um, number of vias: 8385
[01/24 03:47:17    388s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:47:17    388s] [NR-eGR] Total routed clock nets wire length: 9974um, number of vias: 8385
[01/24 03:47:17    388s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:47:17    388s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2156.83 MB )
[01/24 03:47:17    388s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.26 sec, Real: 0.25 sec, Curr Mem: 2152.83 MB )
[01/24 03:47:17    388s] (I)      ====================================== Runtime Summary ======================================
[01/24 03:47:17    388s] (I)       Step                                          %       Start      Finish      Real       CPU 
[01/24 03:47:17    388s] (I)      ---------------------------------------------------------------------------------------------
[01/24 03:47:17    388s] (I)       Early Global Route kernel               100.00%  676.85 sec  677.10 sec  0.25 sec  0.26 sec 
[01/24 03:47:17    388s] (I)       +-Import and model                       30.47%  676.85 sec  676.93 sec  0.08 sec  0.08 sec 
[01/24 03:47:17    388s] (I)       | +-Create place DB                      13.18%  676.86 sec  676.89 sec  0.03 sec  0.03 sec 
[01/24 03:47:17    388s] (I)       | | +-Import place data                  13.11%  676.86 sec  676.89 sec  0.03 sec  0.03 sec 
[01/24 03:47:17    388s] (I)       | | | +-Read instances and placement      3.92%  676.86 sec  676.87 sec  0.01 sec  0.01 sec 
[01/24 03:47:17    388s] (I)       | | | +-Read nets                         9.06%  676.87 sec  676.89 sec  0.02 sec  0.02 sec 
[01/24 03:47:17    388s] (I)       | +-Create route DB                      14.22%  676.89 sec  676.92 sec  0.04 sec  0.04 sec 
[01/24 03:47:17    388s] (I)       | | +-Import route data (1T)             13.63%  676.89 sec  676.92 sec  0.03 sec  0.04 sec 
[01/24 03:47:17    388s] (I)       | | | +-Read blockages ( Layer 2-11 )     2.01%  676.89 sec  676.90 sec  0.01 sec  0.00 sec 
[01/24 03:47:17    388s] (I)       | | | | +-Read routing blockages          0.00%  676.89 sec  676.89 sec  0.00 sec  0.00 sec 
[01/24 03:47:17    388s] (I)       | | | | +-Read instance blockages         0.81%  676.89 sec  676.90 sec  0.00 sec  0.00 sec 
[01/24 03:47:17    388s] (I)       | | | | +-Read PG blockages               0.52%  676.90 sec  676.90 sec  0.00 sec  0.00 sec 
[01/24 03:47:17    388s] (I)       | | | | +-Read clock blockages            0.03%  676.90 sec  676.90 sec  0.00 sec  0.00 sec 
[01/24 03:47:17    388s] (I)       | | | | +-Read other blockages            0.03%  676.90 sec  676.90 sec  0.00 sec  0.00 sec 
[01/24 03:47:17    388s] (I)       | | | | +-Read halo blockages             0.04%  676.90 sec  676.90 sec  0.00 sec  0.00 sec 
[01/24 03:47:17    388s] (I)       | | | | +-Read boundary cut boxes         0.00%  676.90 sec  676.90 sec  0.00 sec  0.00 sec 
[01/24 03:47:17    388s] (I)       | | | +-Read blackboxes                   0.01%  676.90 sec  676.90 sec  0.00 sec  0.00 sec 
[01/24 03:47:17    388s] (I)       | | | +-Read prerouted                    1.32%  676.90 sec  676.90 sec  0.00 sec  0.01 sec 
[01/24 03:47:17    388s] (I)       | | | +-Read unlegalized nets             0.37%  676.90 sec  676.90 sec  0.00 sec  0.00 sec 
[01/24 03:47:17    388s] (I)       | | | +-Read nets                         0.11%  676.90 sec  676.90 sec  0.00 sec  0.00 sec 
[01/24 03:47:17    388s] (I)       | | | +-Set up via pillars                0.00%  676.91 sec  676.91 sec  0.00 sec  0.00 sec 
[01/24 03:47:17    388s] (I)       | | | +-Initialize 3D grid graph          0.37%  676.91 sec  676.91 sec  0.00 sec  0.00 sec 
[01/24 03:47:17    388s] (I)       | | | +-Model blockage capacity           6.80%  676.91 sec  676.92 sec  0.02 sec  0.02 sec 
[01/24 03:47:17    388s] (I)       | | | | +-Initialize 3D capacity          6.23%  676.91 sec  676.92 sec  0.02 sec  0.02 sec 
[01/24 03:47:17    388s] (I)       | | | +-Move terms for access (1T)        0.22%  676.92 sec  676.92 sec  0.00 sec  0.00 sec 
[01/24 03:47:17    388s] (I)       | +-Read aux data                         0.00%  676.92 sec  676.92 sec  0.00 sec  0.00 sec 
[01/24 03:47:17    388s] (I)       | +-Others data preparation               0.06%  676.92 sec  676.92 sec  0.00 sec  0.00 sec 
[01/24 03:47:17    388s] (I)       | +-Create route kernel                   2.27%  676.93 sec  676.93 sec  0.01 sec  0.00 sec 
[01/24 03:47:17    388s] (I)       +-Global Routing                         33.49%  676.93 sec  677.02 sec  0.08 sec  0.08 sec 
[01/24 03:47:18    388s] (I)       | +-Initialization                        0.12%  676.93 sec  676.93 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | +-Net group 1                           3.71%  676.93 sec  676.94 sec  0.01 sec  0.01 sec 
[01/24 03:47:18    388s] (I)       | | +-Generate topology                   0.16%  676.93 sec  676.93 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1a                            0.35%  676.94 sec  676.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | | +-Pattern routing (1T)              0.26%  676.94 sec  676.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1b                            0.07%  676.94 sec  676.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1c                            0.01%  676.94 sec  676.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1d                            0.01%  676.94 sec  676.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1e                            0.17%  676.94 sec  676.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | | +-Route legalization                0.06%  676.94 sec  676.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | | | +-Legalize Blockage Violations    0.00%  676.94 sec  676.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1f                            0.01%  676.94 sec  676.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1g                            0.61%  676.94 sec  676.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | | +-Post Routing                      0.54%  676.94 sec  676.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1h                            0.36%  676.94 sec  676.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | | +-Post Routing                      0.30%  676.94 sec  676.94 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Layer assignment (1T)               0.33%  676.94 sec  676.94 sec  0.00 sec  0.01 sec 
[01/24 03:47:18    388s] (I)       | +-Net group 2                          17.61%  676.94 sec  676.99 sec  0.04 sec  0.04 sec 
[01/24 03:47:18    388s] (I)       | | +-Generate topology                   3.80%  676.94 sec  676.95 sec  0.01 sec  0.01 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1a                            0.74%  676.95 sec  676.96 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | | +-Pattern routing (1T)              0.36%  676.95 sec  676.96 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1b                            0.37%  676.96 sec  676.96 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1c                            0.01%  676.96 sec  676.96 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1d                            0.01%  676.96 sec  676.96 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1e                            0.23%  676.96 sec  676.96 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | | +-Route legalization                0.11%  676.96 sec  676.96 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | | | +-Legalize Blockage Violations    0.05%  676.96 sec  676.96 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1f                            0.01%  676.96 sec  676.96 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1g                            3.26%  676.96 sec  676.97 sec  0.01 sec  0.01 sec 
[01/24 03:47:18    388s] (I)       | | | +-Post Routing                      3.18%  676.96 sec  676.97 sec  0.01 sec  0.01 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1h                            1.80%  676.97 sec  676.97 sec  0.00 sec  0.01 sec 
[01/24 03:47:18    388s] (I)       | | | +-Post Routing                      1.72%  676.97 sec  676.97 sec  0.00 sec  0.01 sec 
[01/24 03:47:18    388s] (I)       | | +-Layer assignment (1T)               5.58%  676.97 sec  676.99 sec  0.01 sec  0.01 sec 
[01/24 03:47:18    388s] (I)       | +-Net group 3                           2.96%  676.99 sec  676.99 sec  0.01 sec  0.01 sec 
[01/24 03:47:18    388s] (I)       | | +-Generate topology                   0.35%  676.99 sec  676.99 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1a                            0.35%  676.99 sec  676.99 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | | +-Pattern routing (1T)              0.25%  676.99 sec  676.99 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1b                            0.07%  676.99 sec  676.99 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1c                            0.01%  676.99 sec  676.99 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1d                            0.01%  676.99 sec  676.99 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1e                            0.18%  676.99 sec  676.99 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | | +-Route legalization                0.06%  676.99 sec  676.99 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | | | +-Legalize Blockage Violations    0.01%  676.99 sec  676.99 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1f                            0.01%  676.99 sec  676.99 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1g                            0.35%  676.99 sec  676.99 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | | +-Post Routing                      0.28%  676.99 sec  676.99 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1h                            0.11%  676.99 sec  676.99 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | | +-Post Routing                      0.05%  676.99 sec  676.99 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | +-Net group 4                           3.45%  676.99 sec  677.00 sec  0.01 sec  0.01 sec 
[01/24 03:47:18    388s] (I)       | | +-Generate topology                   0.34%  676.99 sec  677.00 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1a                            0.35%  677.00 sec  677.00 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | | +-Pattern routing (1T)              0.26%  677.00 sec  677.00 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1b                            0.07%  677.00 sec  677.00 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1c                            0.01%  677.00 sec  677.00 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1d                            0.01%  677.00 sec  677.00 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1e                            0.17%  677.00 sec  677.00 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | | +-Route legalization                0.06%  677.00 sec  677.00 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | | | +-Legalize Blockage Violations    0.00%  677.00 sec  677.00 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1f                            0.01%  677.00 sec  677.00 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1g                            0.35%  677.00 sec  677.00 sec  0.00 sec  0.01 sec 
[01/24 03:47:18    388s] (I)       | | | +-Post Routing                      0.28%  677.00 sec  677.00 sec  0.00 sec  0.01 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1h                            0.15%  677.00 sec  677.00 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | | +-Post Routing                      0.09%  677.00 sec  677.00 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Layer assignment (1T)               0.17%  677.00 sec  677.00 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | +-Net group 5                           3.84%  677.00 sec  677.01 sec  0.01 sec  0.01 sec 
[01/24 03:47:18    388s] (I)       | | +-Generate topology                   0.00%  677.00 sec  677.00 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1a                            0.31%  677.01 sec  677.01 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | | +-Pattern routing (1T)              0.24%  677.01 sec  677.01 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1b                            0.06%  677.01 sec  677.01 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1c                            0.01%  677.01 sec  677.01 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1d                            0.01%  677.01 sec  677.01 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1e                            0.18%  677.01 sec  677.01 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | | +-Route legalization                0.05%  677.01 sec  677.01 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | | | +-Legalize Blockage Violations    0.00%  677.01 sec  677.01 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1f                            0.01%  677.01 sec  677.01 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1g                            0.11%  677.01 sec  677.01 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | | +-Post Routing                      0.05%  677.01 sec  677.01 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Phase 1h                            0.11%  677.01 sec  677.01 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | | +-Post Routing                      0.05%  677.01 sec  677.01 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Layer assignment (1T)               0.24%  677.01 sec  677.01 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       +-Export 3D cong map                      2.17%  677.02 sec  677.02 sec  0.01 sec  0.01 sec 
[01/24 03:47:18    388s] (I)       | +-Export 2D cong map                    0.19%  677.02 sec  677.02 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       +-Extract Global 3D Wires                 0.04%  677.02 sec  677.02 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       +-Track Assignment (1T)                   8.97%  677.02 sec  677.05 sec  0.02 sec  0.02 sec 
[01/24 03:47:18    388s] (I)       | +-Initialization                        0.01%  677.02 sec  677.02 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | +-Track Assignment Kernel               8.75%  677.02 sec  677.05 sec  0.02 sec  0.02 sec 
[01/24 03:47:18    388s] (I)       | +-Free Memory                           0.00%  677.05 sec  677.05 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       +-Export                                 21.60%  677.05 sec  677.10 sec  0.05 sec  0.05 sec 
[01/24 03:47:18    388s] (I)       | +-Export DB wires                       1.61%  677.05 sec  677.05 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Export all nets                     1.22%  677.05 sec  677.05 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | | +-Set wire vias                       0.22%  677.05 sec  677.05 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       | +-Report wirelength                    10.87%  677.05 sec  677.08 sec  0.03 sec  0.03 sec 
[01/24 03:47:18    388s] (I)       | +-Update net boxes                      8.86%  677.08 sec  677.10 sec  0.02 sec  0.02 sec 
[01/24 03:47:18    388s] (I)       | +-Update timing                         0.00%  677.10 sec  677.10 sec  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)       +-Postprocess design                      0.55%  677.10 sec  677.10 sec  0.00 sec  0.01 sec 
[01/24 03:47:18    388s] (I)      ===================== Summary by functions =====================
[01/24 03:47:18    388s] (I)       Lv  Step                                 %      Real       CPU 
[01/24 03:47:18    388s] (I)      ----------------------------------------------------------------
[01/24 03:47:18    388s] (I)        0  Early Global Route kernel      100.00%  0.25 sec  0.26 sec 
[01/24 03:47:18    388s] (I)        1  Global Routing                  33.49%  0.08 sec  0.08 sec 
[01/24 03:47:18    388s] (I)        1  Import and model                30.47%  0.08 sec  0.08 sec 
[01/24 03:47:18    388s] (I)        1  Export                          21.60%  0.05 sec  0.05 sec 
[01/24 03:47:18    388s] (I)        1  Track Assignment (1T)            8.97%  0.02 sec  0.02 sec 
[01/24 03:47:18    388s] (I)        1  Export 3D cong map               2.17%  0.01 sec  0.01 sec 
[01/24 03:47:18    388s] (I)        1  Postprocess design               0.55%  0.00 sec  0.01 sec 
[01/24 03:47:18    388s] (I)        1  Extract Global 3D Wires          0.04%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        2  Net group 2                     17.61%  0.04 sec  0.04 sec 
[01/24 03:47:18    388s] (I)        2  Create route DB                 14.22%  0.04 sec  0.04 sec 
[01/24 03:47:18    388s] (I)        2  Create place DB                 13.18%  0.03 sec  0.03 sec 
[01/24 03:47:18    388s] (I)        2  Report wirelength               10.87%  0.03 sec  0.03 sec 
[01/24 03:47:18    388s] (I)        2  Update net boxes                 8.86%  0.02 sec  0.02 sec 
[01/24 03:47:18    388s] (I)        2  Track Assignment Kernel          8.75%  0.02 sec  0.02 sec 
[01/24 03:47:18    388s] (I)        2  Net group 5                      3.84%  0.01 sec  0.01 sec 
[01/24 03:47:18    388s] (I)        2  Net group 1                      3.71%  0.01 sec  0.01 sec 
[01/24 03:47:18    388s] (I)        2  Net group 4                      3.45%  0.01 sec  0.01 sec 
[01/24 03:47:18    388s] (I)        2  Net group 3                      2.96%  0.01 sec  0.01 sec 
[01/24 03:47:18    388s] (I)        2  Create route kernel              2.27%  0.01 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        2  Export DB wires                  1.61%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        2  Export 2D cong map               0.19%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        2  Initialization                   0.14%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        2  Others data preparation          0.06%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        3  Import route data (1T)          13.63%  0.03 sec  0.04 sec 
[01/24 03:47:18    388s] (I)        3  Import place data               13.11%  0.03 sec  0.03 sec 
[01/24 03:47:18    388s] (I)        3  Layer assignment (1T)            6.32%  0.02 sec  0.02 sec 
[01/24 03:47:18    388s] (I)        3  Phase 1g                         4.67%  0.01 sec  0.02 sec 
[01/24 03:47:18    388s] (I)        3  Generate topology                4.65%  0.01 sec  0.01 sec 
[01/24 03:47:18    388s] (I)        3  Phase 1h                         2.53%  0.01 sec  0.01 sec 
[01/24 03:47:18    388s] (I)        3  Phase 1a                         2.10%  0.01 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        3  Export all nets                  1.22%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        3  Phase 1e                         0.94%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        3  Phase 1b                         0.63%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        3  Set wire vias                    0.22%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        3  Phase 1c                         0.04%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        3  Phase 1f                         0.04%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        3  Phase 1d                         0.04%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        4  Read nets                        9.17%  0.02 sec  0.02 sec 
[01/24 03:47:18    388s] (I)        4  Model blockage capacity          6.80%  0.02 sec  0.02 sec 
[01/24 03:47:18    388s] (I)        4  Post Routing                     6.52%  0.02 sec  0.03 sec 
[01/24 03:47:18    388s] (I)        4  Read instances and placement     3.92%  0.01 sec  0.01 sec 
[01/24 03:47:18    388s] (I)        4  Read blockages ( Layer 2-11 )    2.01%  0.01 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        4  Pattern routing (1T)             1.37%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        4  Read prerouted                   1.32%  0.00 sec  0.01 sec 
[01/24 03:47:18    388s] (I)        4  Initialize 3D grid graph         0.37%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        4  Read unlegalized nets            0.37%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        4  Route legalization               0.34%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        4  Move terms for access (1T)       0.22%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        5  Initialize 3D capacity           6.23%  0.02 sec  0.02 sec 
[01/24 03:47:18    388s] (I)        5  Read instance blockages          0.81%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        5  Read PG blockages                0.52%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        5  Legalize Blockage Violations     0.07%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        5  Read halo blockages              0.04%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        5  Read clock blockages             0.03%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        5  Read other blockages             0.03%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/24 03:47:18    388s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/24 03:47:18    388s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/24 03:47:18    388s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/24 03:47:18    388s]     Routing using eGR in eGR->NR Step done.
[01/24 03:47:18    388s]     Routing using NR in eGR->NR Step...
[01/24 03:47:18    388s] 
[01/24 03:47:18    388s] CCOPT: Preparing to route 67 clock nets with NanoRoute.
[01/24 03:47:18    388s]   63 nets are default rule and 4 are NDR_13.
[01/24 03:47:18    388s]   Preferred NanoRoute mode settings: Current
[01/24 03:47:18    388s] -droutePostRouteSpreadWire auto
[01/24 03:47:18    388s] -droutePostRouteWidenWireRule ""
[01/24 03:47:18    388s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[01/24 03:47:18    388s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[01/24 03:47:18    388s] To increase the message display limit, refer to the product command reference manual.
[01/24 03:47:18    388s]       Clock detailed routing...
[01/24 03:47:18    388s]         NanoRoute...
[01/24 03:47:18    388s] % Begin globalDetailRoute (date=01/24 03:47:18, mem=1600.3M)
[01/24 03:47:18    388s] 
[01/24 03:47:18    388s] globalDetailRoute
[01/24 03:47:18    388s] 
[01/24 03:47:18    388s] #Start globalDetailRoute on Wed Jan 24 03:47:18 2024
[01/24 03:47:18    388s] #
[01/24 03:47:18    388s] ### Time Record (globalDetailRoute) is installed.
[01/24 03:47:18    388s] ### Time Record (Pre Callback) is installed.
[01/24 03:47:18    388s] ### Time Record (Pre Callback) is uninstalled.
[01/24 03:47:18    388s] ### Time Record (DB Import) is installed.
[01/24 03:47:18    388s] ### Time Record (Timing Data Generation) is installed.
[01/24 03:47:18    388s] ### Time Record (Timing Data Generation) is uninstalled.
[01/24 03:47:18    388s] ### info: trigger incremental rule import ( 1 new NDR ).
[01/24 03:47:18    388s] ### info: trigger incremental reloading library data ( #rule = 1 ).
[01/24 03:47:18    388s] ### Net info: total nets: 10363
[01/24 03:47:18    388s] ### Net info: dirty nets: 0
[01/24 03:47:18    388s] ### Net info: marked as disconnected nets: 0
[01/24 03:47:18    388s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=67)
[01/24 03:47:18    388s] #num needed restored net=0
[01/24 03:47:18    388s] #need_extraction net=0 (total=10363)
[01/24 03:47:18    388s] ### Net info: fully routed nets: 67
[01/24 03:47:18    388s] ### Net info: trivial (< 2 pins) nets: 240
[01/24 03:47:18    388s] ### Net info: unrouted nets: 10056
[01/24 03:47:18    388s] ### Net info: re-extraction nets: 0
[01/24 03:47:18    388s] ### Net info: selected nets: 67
[01/24 03:47:18    388s] ### Net info: ignored nets: 0
[01/24 03:47:18    388s] ### Net info: skip routing nets: 0
[01/24 03:47:18    388s] ### import design signature (5): route=1227319280 fixed_route=1149875940 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1976164084 dirty_area=0 del_dirty_area=0 cell=1047882158 placement=746365392 pin_access=1 inst_pattern=1
[01/24 03:47:18    388s] ### Time Record (DB Import) is uninstalled.
[01/24 03:47:18    388s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[01/24 03:47:18    388s] #
[01/24 03:47:18    388s] #Wire/Via statistics before line assignment ...
[01/24 03:47:18    388s] #Total number of nets with non-default rule or having extra spacing = 4
[01/24 03:47:18    388s] #Total wire length = 9974 um.
[01/24 03:47:18    388s] #Total half perimeter of net bounding box = 6451 um.
[01/24 03:47:18    388s] #Total wire length on LAYER Metal1 = 0 um.
[01/24 03:47:18    388s] #Total wire length on LAYER Metal2 = 1360 um.
[01/24 03:47:18    388s] #Total wire length on LAYER Metal3 = 1337 um.
[01/24 03:47:18    388s] #Total wire length on LAYER Metal4 = 373 um.
[01/24 03:47:18    388s] #Total wire length on LAYER Metal5 = 2278 um.
[01/24 03:47:18    388s] #Total wire length on LAYER Metal6 = 4625 um.
[01/24 03:47:18    388s] #Total wire length on LAYER Metal7 = 1 um.
[01/24 03:47:18    388s] #Total wire length on LAYER Metal8 = 0 um.
[01/24 03:47:18    388s] #Total wire length on LAYER Metal9 = 0 um.
[01/24 03:47:18    388s] #Total wire length on LAYER Metal10 = 0 um.
[01/24 03:47:18    388s] #Total wire length on LAYER Metal11 = 0 um.
[01/24 03:47:18    388s] #Total number of vias = 8385
[01/24 03:47:18    388s] #Up-Via Summary (total 8385):
[01/24 03:47:18    388s] #           
[01/24 03:47:18    388s] #-----------------------
[01/24 03:47:18    388s] # Metal1           2093
[01/24 03:47:18    388s] # Metal2           2357
[01/24 03:47:18    388s] # Metal3           1334
[01/24 03:47:18    388s] # Metal4           1296
[01/24 03:47:18    388s] # Metal5           1303
[01/24 03:47:18    388s] # Metal6              2
[01/24 03:47:18    388s] #-----------------------
[01/24 03:47:18    388s] #                  8385 
[01/24 03:47:18    388s] #
[01/24 03:47:18    388s] ### Time Record (Data Preparation) is installed.
[01/24 03:47:18    388s] #Start routing data preparation on Wed Jan 24 03:47:18 2024
[01/24 03:47:18    388s] #
[01/24 03:47:18    389s] #Minimum voltage of a net in the design = 0.000.
[01/24 03:47:18    389s] #Maximum voltage of a net in the design = 0.900.
[01/24 03:47:18    389s] #Voltage range [0.000 - 0.900] has 10230 nets.
[01/24 03:47:18    389s] #Voltage range [0.000 - 0.000] has 132 nets.
[01/24 03:47:18    389s] #Voltage range [0.900 - 0.900] has 1 net.
[01/24 03:47:18    389s] #Build and mark too close pins for the same net.
[01/24 03:47:18    389s] ### Time Record (Cell Pin Access) is installed.
[01/24 03:47:18    389s] #Rebuild pin access data for design.
[01/24 03:47:18    389s] #Initial pin access analysis.
[01/24 03:47:23    394s] #Detail pin access analysis.
[01/24 03:47:23    394s] ### Time Record (Cell Pin Access) is uninstalled.
[01/24 03:47:23    394s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/24 03:47:23    394s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 03:47:23    394s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 03:47:23    394s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 03:47:23    394s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 03:47:23    394s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 03:47:23    394s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 03:47:23    394s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 03:47:23    394s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 03:47:23    394s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/24 03:47:23    394s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/24 03:47:23    394s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1611.74 (MB), peak = 1714.95 (MB)
[01/24 03:47:23    394s] #Regenerating Ggrids automatically.
[01/24 03:47:23    394s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/24 03:47:23    394s] #Using automatically generated G-grids.
[01/24 03:47:23    394s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/24 03:47:25    396s] #Done routing data preparation.
[01/24 03:47:25    396s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1678.32 (MB), peak = 1714.95 (MB)
[01/24 03:47:25    396s] ### Time Record (Data Preparation) is uninstalled.
[01/24 03:47:25    396s] #
[01/24 03:47:25    396s] #Connectivity extraction summary:
[01/24 03:47:25    396s] #67 routed net(s) are imported.
[01/24 03:47:25    396s] #240 nets are fixed|skipped|trivial (not extracted).
[01/24 03:47:25    396s] #Total number of nets = 307.
[01/24 03:47:25    396s] ### Total number of dirty nets = 127.
[01/24 03:47:25    396s] #
[01/24 03:47:25    396s] #Data initialization: cpu:00:00:07, real:00:00:07, mem:1.6 GB, peak:1.7 GB
[01/24 03:47:25    396s] 
[01/24 03:47:25    396s] Trim Metal Layers:
[01/24 03:47:25    396s] LayerId::1 widthSet size::2
[01/24 03:47:25    396s] LayerId::2 widthSet size::2
[01/24 03:47:25    396s] LayerId::3 widthSet size::2
[01/24 03:47:25    396s] LayerId::4 widthSet size::2
[01/24 03:47:25    396s] LayerId::5 widthSet size::2
[01/24 03:47:25    396s] LayerId::6 widthSet size::2
[01/24 03:47:25    396s] LayerId::7 widthSet size::2
[01/24 03:47:25    396s] LayerId::8 widthSet size::2
[01/24 03:47:25    396s] LayerId::9 widthSet size::2
[01/24 03:47:25    396s] LayerId::10 widthSet size::2
[01/24 03:47:25    396s] LayerId::11 widthSet size::2
[01/24 03:47:25    396s] Updating RC grid for preRoute extraction ...
[01/24 03:47:25    396s] eee: pegSigSF::1.070000
[01/24 03:47:25    396s] Initializing multi-corner resistance tables ...
[01/24 03:47:25    396s] eee: l::1 avDens::0.088967 usedTrk::1457.281459 availTrk::16380.000000 sigTrk::1457.281459
[01/24 03:47:25    396s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 03:47:25    396s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 03:47:25    396s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 03:47:25    396s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 03:47:25    396s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 03:47:25    396s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 03:47:25    396s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 03:47:25    396s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 03:47:25    396s] eee: l::10 avDens::0.059617 usedTrk::79.517573 availTrk::1333.800000 sigTrk::79.517573
[01/24 03:47:25    396s] eee: l::11 avDens::0.055861 usedTrk::138.758216 availTrk::2484.000000 sigTrk::138.758216
[01/24 03:47:25    396s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:47:25    396s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.819200 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 03:47:25    396s] #Successfully loaded pre-route RC model
[01/24 03:47:25    396s] #Enabled timing driven Line Assignment.
[01/24 03:47:25    396s] ### Time Record (Line Assignment) is installed.
[01/24 03:47:25    396s] #
[01/24 03:47:25    396s] #Begin Line Assignment ...
[01/24 03:47:25    396s] #
[01/24 03:47:25    396s] #Begin build data ...
[01/24 03:47:25    396s] #
[01/24 03:47:25    396s] #Distribution of nets:
[01/24 03:47:25    396s] #     6253 ( 2         pin),   2528 ( 3         pin),    492 ( 4         pin),
[01/24 03:47:25    396s] #      221 ( 5         pin),    100 ( 6         pin),     49 ( 7         pin),
[01/24 03:47:25    396s] #       51 ( 8         pin),     40 ( 9         pin),    145 (10-19      pin),
[01/24 03:47:25    396s] #       49 (20-29      pin),    171 (30-39      pin),     12 (40-49      pin),
[01/24 03:47:25    396s] #        2 (50-59      pin),      8 (60-69      pin),      1 (80-89      pin),
[01/24 03:47:25    396s] #        1 (90-99      pin),      0 (>=2000     pin).
[01/24 03:47:25    396s] #Total: 10363 nets, 10123 non-trivial nets, 67 fully global routed, 67 clocks,
[01/24 03:47:25    396s] #       2 tie-nets, 4 nets have nondefault rule, 67 nets have layer range,
[01/24 03:47:25    396s] #       67 nets have weight, 67 nets have avoid detour, 67 nets have priority.
[01/24 03:47:25    396s] #
[01/24 03:47:25    396s] #  Rule           #net     #shield    Pref.Layer
[01/24 03:47:25    396s] #-----------------------------------------------
[01/24 03:47:25    396s] #  NDR_13            4           0      [ 5,  7]
[01/24 03:47:25    396s] #
[01/24 03:47:25    396s] #Nets in 1 layer range:
[01/24 03:47:25    396s] #   (Metal5, Metal7) :       67 ( 0.7%)
[01/24 03:47:25    396s] #
[01/24 03:47:25    396s] #67 nets selected.
[01/24 03:47:25    396s] #
[01/24 03:47:25    396s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[01/24 03:47:25    396s] ### 
[01/24 03:47:25    396s] ### Net length summary before Line Assignment:
[01/24 03:47:25    396s] ### Layer     H-Len   V-Len         Total       #Up-Via
[01/24 03:47:25    396s] ### ---------------------------------------------------
[01/24 03:47:25    396s] ### Metal1        0       0       0(  0%)    2093( 19%)
[01/24 03:47:25    396s] ### Metal2        0    1305    1305( 13%)    4900( 45%)
[01/24 03:47:25    396s] ### Metal3     1391       0    1391( 14%)    1334( 12%)
[01/24 03:47:25    396s] ### Metal4        0     373     373(  4%)    1296( 12%)
[01/24 03:47:25    396s] ### Metal5     2277       0    2277( 23%)    1303( 12%)
[01/24 03:47:25    396s] ### Metal6        0    4625    4625( 46%)       2(  0%)
[01/24 03:47:25    396s] ### Metal7        1       0       1(  0%)       0(  0%)
[01/24 03:47:25    396s] ### Metal8        0       0       0(  0%)       0(  0%)
[01/24 03:47:25    396s] ### Metal9        0       0       0(  0%)       0(  0%)
[01/24 03:47:25    396s] ### Metal10       0       0       0(  0%)       0(  0%)
[01/24 03:47:25    396s] ### Metal11       0       0       0(  0%)       0(  0%)
[01/24 03:47:25    396s] ### ---------------------------------------------------
[01/24 03:47:25    396s] ###            3670    6304    9974         10928      
[01/24 03:47:26    397s] ### 
[01/24 03:47:26    397s] ### Top 1 overlap violations ...
[01/24 03:47:26    397s] ###   Net: rc_gclk_43932
[01/24 03:47:26    397s] ###     Metal3: (176.30050, 166.49500, 176.32950, 166.57500), length: 0.02900, total: 0.02900
[01/24 03:47:26    397s] ###       CTS_8
[01/24 03:47:26    397s] ### 
[01/24 03:47:26    397s] ### Net length and overlap summary after Line Assignment:
[01/24 03:47:26    397s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[01/24 03:47:26    397s] ### ----------------------------------------------------------------------------
[01/24 03:47:26    397s] ### Metal1        2       0       2(  0%)    2093( 26%)    0(  0%)     0(  0.0%)
[01/24 03:47:26    397s] ### Metal2        0    1490    1490( 15%)    2449( 31%)    0(  0%)     0(  0.0%)
[01/24 03:47:26    397s] ### Metal3     1516       0    1516( 15%)    1219( 15%)    1(100%)     0(100.0%)
[01/24 03:47:26    397s] ### Metal4        0     420     420(  4%)    1147( 14%)    0(  0%)     0(  0.0%)
[01/24 03:47:26    397s] ### Metal5     2163       0    2163( 21%)    1072( 13%)    0(  0%)     0(  0.0%)
[01/24 03:47:26    397s] ### Metal6        0    4575    4575( 45%)       0(  0%)    0(  0%)     0(  0.0%)
[01/24 03:47:26    397s] ### Metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/24 03:47:26    397s] ### Metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/24 03:47:26    397s] ### Metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/24 03:47:26    397s] ### Metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/24 03:47:26    397s] ### Metal11       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/24 03:47:26    397s] ### ----------------------------------------------------------------------------
[01/24 03:47:26    397s] ###            3681    6486   10167          7980          1           0        
[01/24 03:47:26    397s] #
[01/24 03:47:26    397s] #Line Assignment statistics:
[01/24 03:47:26    397s] #Cpu time = 00:00:01
[01/24 03:47:26    397s] #Elapsed time = 00:00:01
[01/24 03:47:26    397s] #Increased memory = 18.66 (MB)
[01/24 03:47:26    397s] #Total memory = 1706.80 (MB)
[01/24 03:47:26    397s] #Peak memory = 1714.95 (MB)
[01/24 03:47:26    397s] #End Line Assignment: cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.7 GB
[01/24 03:47:26    397s] #
[01/24 03:47:26    397s] #Begin assignment summary ...
[01/24 03:47:26    397s] #
[01/24 03:47:26    397s] #  Total number of segments             = 6025
[01/24 03:47:26    397s] #  Total number of overlap segments     =    1 (  0.0%)
[01/24 03:47:26    397s] #  Total number of assigned segments    = 3853 ( 64.0%)
[01/24 03:47:26    397s] #  Total number of shifted segments     =  146 (  2.4%)
[01/24 03:47:26    397s] #  Average movement of shifted segments =    4.15 tracks
[01/24 03:47:26    397s] #
[01/24 03:47:26    397s] #  Total number of overlaps             =    1
[01/24 03:47:26    397s] #  Total length of overlaps             =    0 um
[01/24 03:47:26    397s] #
[01/24 03:47:26    397s] #End assignment summary.
[01/24 03:47:26    397s] ### Time Record (Line Assignment) is uninstalled.
[01/24 03:47:26    397s] #
[01/24 03:47:26    397s] #Wire/Via statistics after line assignment ...
[01/24 03:47:26    397s] #Total number of nets with non-default rule or having extra spacing = 4
[01/24 03:47:26    397s] #Total wire length = 10168 um.
[01/24 03:47:26    397s] #Total half perimeter of net bounding box = 6451 um.
[01/24 03:47:26    397s] #Total wire length on LAYER Metal1 = 2 um.
[01/24 03:47:26    397s] #Total wire length on LAYER Metal2 = 1490 um.
[01/24 03:47:26    397s] #Total wire length on LAYER Metal3 = 1517 um.
[01/24 03:47:26    397s] #Total wire length on LAYER Metal4 = 420 um.
[01/24 03:47:26    397s] #Total wire length on LAYER Metal5 = 2163 um.
[01/24 03:47:26    397s] #Total wire length on LAYER Metal6 = 4575 um.
[01/24 03:47:26    397s] #Total wire length on LAYER Metal7 = 0 um.
[01/24 03:47:26    397s] #Total wire length on LAYER Metal8 = 0 um.
[01/24 03:47:26    397s] #Total wire length on LAYER Metal9 = 0 um.
[01/24 03:47:26    397s] #Total wire length on LAYER Metal10 = 0 um.
[01/24 03:47:26    397s] #Total wire length on LAYER Metal11 = 0 um.
[01/24 03:47:26    397s] #Total number of vias = 7980
[01/24 03:47:26    397s] #Up-Via Summary (total 7980):
[01/24 03:47:26    397s] #           
[01/24 03:47:26    397s] #-----------------------
[01/24 03:47:26    397s] # Metal1           2093
[01/24 03:47:26    397s] # Metal2           2449
[01/24 03:47:26    397s] # Metal3           1219
[01/24 03:47:26    397s] # Metal4           1147
[01/24 03:47:26    397s] # Metal5           1072
[01/24 03:47:26    397s] #-----------------------
[01/24 03:47:26    397s] #                  7980 
[01/24 03:47:26    397s] #
[01/24 03:47:26    397s] #Routing data preparation, pin analysis, line assignment statistics:
[01/24 03:47:26    397s] #Cpu time = 00:00:09
[01/24 03:47:26    397s] #Elapsed time = 00:00:08
[01/24 03:47:26    397s] #Increased memory = 102.89 (MB)
[01/24 03:47:26    397s] #Total memory = 1704.28 (MB)
[01/24 03:47:26    397s] #Peak memory = 1714.95 (MB)
[01/24 03:47:26    397s] #RTESIG:78da95934f4fc32018c63dfb29de743bd4c44d5e68577af062324f46cdfc735db0654d23
[01/24 03:47:26    397s] #       85a550cdbebd54bdcc4cd83801f9f1f03e0f2f93e9eb720509c539cb6716315b23dcaf28
[01/24 03:47:26    397s] #       2525d2192524bba2b8c67cf672939c4fa60f8fcf141210d6b68d5e77a696d79532d53bb8
[01/24 03:47:26    397s] #       b66b75f3b38309a4d6f57e7d0983953d58e99c5f5dfc0a14e0fa4142fa668c3a4860c660
[01/24 03:47:26    397s] #       23940d319471a004d2563bd9c8fe3053f27d9d7aa745d75650cb8d1894fb8333b6885596
[01/24 03:47:26    397s] #       736fdf99ad51a6d98132def267dbcbb0e182f8431863382477cbdba7adac5aa156667072
[01/24 03:47:26    397s] #       9c874f21f1d2b1a41029dff3154e01c7f44fc1737212ced127e879ef4ceaa13b5cf2f8ba
[01/24 03:47:26    397s] #       b126c9172564382fc83820dd2823dc61b2281824df31052f2d7c6998875b0a79eeb53e58
[01/24 03:47:26    397s] #       e45df8d827d6095d8bbe0e5ecab9d7d346074ba3882c9607c5228bff1a9fc511105f1c03
[01/24 03:47:26    397s] #       95718852efeedfaccebe0065fe63fd
[01/24 03:47:26    397s] #
[01/24 03:47:26    397s] #Skip comparing routing design signature in db-snapshot flow
[01/24 03:47:26    397s] ### Time Record (Detail Routing) is installed.
[01/24 03:47:26    397s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/24 03:47:26    397s] #
[01/24 03:47:26    397s] #Start Detail Routing..
[01/24 03:47:26    397s] #start initial detail routing ...
[01/24 03:47:26    397s] ### Design has 127 dirty nets
[01/24 03:47:37    408s] ### Routing stats: routing = 71.41% drc-check-only = 0.47%
[01/24 03:47:37    408s] #   number of violations = 0
[01/24 03:47:37    408s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1706.36 (MB), peak = 1759.82 (MB)
[01/24 03:47:37    408s] #Complete Detail Routing.
[01/24 03:47:37    408s] #Total number of nets with non-default rule or having extra spacing = 4
[01/24 03:47:37    408s] #Total wire length = 10384 um.
[01/24 03:47:37    408s] #Total half perimeter of net bounding box = 6451 um.
[01/24 03:47:37    408s] #Total wire length on LAYER Metal1 = 2 um.
[01/24 03:47:37    408s] #Total wire length on LAYER Metal2 = 1147 um.
[01/24 03:47:37    408s] #Total wire length on LAYER Metal3 = 1591 um.
[01/24 03:47:37    408s] #Total wire length on LAYER Metal4 = 580 um.
[01/24 03:47:37    408s] #Total wire length on LAYER Metal5 = 2330 um.
[01/24 03:47:37    408s] #Total wire length on LAYER Metal6 = 4734 um.
[01/24 03:47:37    408s] #Total wire length on LAYER Metal7 = 0 um.
[01/24 03:47:37    408s] #Total wire length on LAYER Metal8 = 0 um.
[01/24 03:47:37    408s] #Total wire length on LAYER Metal9 = 0 um.
[01/24 03:47:37    408s] #Total wire length on LAYER Metal10 = 0 um.
[01/24 03:47:37    408s] #Total wire length on LAYER Metal11 = 0 um.
[01/24 03:47:37    408s] #Total number of vias = 7737
[01/24 03:47:37    408s] #Up-Via Summary (total 7737):
[01/24 03:47:37    408s] #           
[01/24 03:47:37    408s] #-----------------------
[01/24 03:47:37    408s] # Metal1           2094
[01/24 03:47:37    408s] # Metal2           2030
[01/24 03:47:37    408s] # Metal3           1353
[01/24 03:47:37    408s] # Metal4           1173
[01/24 03:47:37    408s] # Metal5           1087
[01/24 03:47:37    408s] #-----------------------
[01/24 03:47:37    408s] #                  7737 
[01/24 03:47:37    408s] #
[01/24 03:47:37    408s] #Total number of DRC violations = 0
[01/24 03:47:37    408s] ### Time Record (Detail Routing) is uninstalled.
[01/24 03:47:37    408s] #Cpu time = 00:00:11
[01/24 03:47:37    408s] #Elapsed time = 00:00:11
[01/24 03:47:37    408s] #Increased memory = 2.11 (MB)
[01/24 03:47:37    408s] #Total memory = 1706.39 (MB)
[01/24 03:47:37    408s] #Peak memory = 1759.82 (MB)
[01/24 03:47:37    408s] #Skip updating routing design signature in db-snapshot flow
[01/24 03:47:37    408s] #detailRoute Statistics:
[01/24 03:47:37    408s] #Cpu time = 00:00:11
[01/24 03:47:37    408s] #Elapsed time = 00:00:11
[01/24 03:47:37    408s] #Increased memory = 2.12 (MB)
[01/24 03:47:37    408s] #Total memory = 1706.39 (MB)
[01/24 03:47:37    408s] #Peak memory = 1759.82 (MB)
[01/24 03:47:37    408s] ### Time Record (DB Export) is installed.
[01/24 03:47:37    408s] ### export design design signature (10): route=617434284 fixed_route=1149875940 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1369526914 dirty_area=0 del_dirty_area=0 cell=1047882158 placement=746365392 pin_access=1339389746 inst_pattern=1
[01/24 03:47:37    408s] #	no debugging net set
[01/24 03:47:37    408s] ### Time Record (DB Export) is uninstalled.
[01/24 03:47:37    408s] ### Time Record (Post Callback) is installed.
[01/24 03:47:37    408s] ### Time Record (Post Callback) is uninstalled.
[01/24 03:47:37    408s] #
[01/24 03:47:37    408s] #globalDetailRoute statistics:
[01/24 03:47:37    408s] #Cpu time = 00:00:20
[01/24 03:47:37    408s] #Elapsed time = 00:00:20
[01/24 03:47:37    408s] #Increased memory = 58.72 (MB)
[01/24 03:47:37    408s] #Total memory = 1659.10 (MB)
[01/24 03:47:37    408s] #Peak memory = 1759.82 (MB)
[01/24 03:47:37    408s] #Number of warnings = 0
[01/24 03:47:37    408s] #Total number of warnings = 0
[01/24 03:47:37    408s] #Number of fails = 0
[01/24 03:47:37    408s] #Total number of fails = 0
[01/24 03:47:37    408s] #Complete globalDetailRoute on Wed Jan 24 03:47:37 2024
[01/24 03:47:37    408s] #
[01/24 03:47:37    408s] ### import design signature (11): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1339389746 inst_pattern=1
[01/24 03:47:37    408s] ### Time Record (globalDetailRoute) is uninstalled.
[01/24 03:47:37    408s] ### 
[01/24 03:47:37    408s] ###   Scalability Statistics
[01/24 03:47:37    408s] ### 
[01/24 03:47:37    408s] ### --------------------------------+----------------+----------------+----------------+
[01/24 03:47:37    408s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[01/24 03:47:37    408s] ### --------------------------------+----------------+----------------+----------------+
[01/24 03:47:37    408s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/24 03:47:37    408s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/24 03:47:37    408s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/24 03:47:37    408s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/24 03:47:37    408s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/24 03:47:37    408s] ###   Cell Pin Access               |        00:00:05|        00:00:05|             1.0|
[01/24 03:47:37    408s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[01/24 03:47:37    408s] ###   Detail Routing                |        00:00:11|        00:00:11|             1.0|
[01/24 03:47:37    408s] ###   Line Assignment               |        00:00:01|        00:00:01|             1.1|
[01/24 03:47:37    408s] ###   Entire Command                |        00:00:20|        00:00:20|             1.0|
[01/24 03:47:37    408s] ### --------------------------------+----------------+----------------+----------------+
[01/24 03:47:37    408s] ### 
[01/24 03:47:37    408s] % End globalDetailRoute (date=01/24 03:47:37, total cpu=0:00:19.8, real=0:00:19.0, peak res=1759.8M, current mem=1659.2M)
[01/24 03:47:37    408s]         NanoRoute done. (took cpu=0:00:19.8 real=0:00:19.8)
[01/24 03:47:37    408s]       Clock detailed routing done.
[01/24 03:47:37    408s] Skipping check of guided vs. routed net lengths.
[01/24 03:47:37    408s] Set FIXED routing status on 67 net(s)
[01/24 03:47:37    408s] Set FIXED placed status on 66 instance(s)
[01/24 03:47:37    408s]       Route Remaining Unrouted Nets...
[01/24 03:47:37    408s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[01/24 03:47:37    408s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2199.3M, EPOCH TIME: 1706060857.873493
[01/24 03:47:37    408s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:37    408s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:37    408s] All LLGs are deleted
[01/24 03:47:37    408s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:37    408s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:37    408s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2199.3M, EPOCH TIME: 1706060857.873635
[01/24 03:47:37    408s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2199.3M, EPOCH TIME: 1706060857.873709
[01/24 03:47:37    408s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2199.3M, EPOCH TIME: 1706060857.873873
[01/24 03:47:37    408s] ### Creating LA Mngr. totSessionCpu=0:06:49 mem=2199.3M
[01/24 03:47:37    408s] ### Creating LA Mngr, finished. totSessionCpu=0:06:49 mem=2199.3M
[01/24 03:47:37    408s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2199.27 MB )
[01/24 03:47:37    408s] (I)      ==================== Layers =====================
[01/24 03:47:37    408s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:47:37    408s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 03:47:37    408s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:47:37    408s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 03:47:37    408s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 03:47:37    408s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 03:47:37    408s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 03:47:37    408s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 03:47:37    408s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 03:47:37    408s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 03:47:37    408s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 03:47:37    408s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 03:47:37    408s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 03:47:37    408s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 03:47:37    408s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 03:47:37    408s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 03:47:37    408s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 03:47:37    408s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 03:47:37    408s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 03:47:37    408s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 03:47:37    408s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 03:47:37    408s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 03:47:37    408s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 03:47:37    408s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 03:47:37    408s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 03:47:37    408s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:47:37    408s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 03:47:37    408s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 03:47:37    408s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 03:47:37    408s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 03:47:37    408s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 03:47:37    408s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 03:47:37    408s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 03:47:37    408s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 03:47:37    408s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 03:47:37    408s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 03:47:37    408s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 03:47:37    408s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 03:47:37    408s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 03:47:37    408s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 03:47:37    408s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:47:37    408s] (I)      Started Import and model ( Curr Mem: 2199.27 MB )
[01/24 03:47:37    408s] (I)      Default pattern map key = picorv32_default.
[01/24 03:47:37    408s] (I)      == Non-default Options ==
[01/24 03:47:37    408s] (I)      Maximum routing layer                              : 11
[01/24 03:47:37    408s] (I)      Minimum routing layer                              : 1
[01/24 03:47:37    408s] (I)      Number of threads                                  : 1
[01/24 03:47:37    408s] (I)      Method to set GCell size                           : row
[01/24 03:47:37    408s] (I)      Counted 2449 PG shapes. We will not process PG shapes layer by layer.
[01/24 03:47:37    408s] (I)      Use row-based GCell size
[01/24 03:47:37    408s] (I)      Use row-based GCell align
[01/24 03:47:37    408s] (I)      layer 0 area = 80000
[01/24 03:47:37    408s] (I)      layer 1 area = 80000
[01/24 03:47:37    408s] (I)      layer 2 area = 80000
[01/24 03:47:37    408s] (I)      layer 3 area = 80000
[01/24 03:47:37    408s] (I)      layer 4 area = 80000
[01/24 03:47:37    408s] (I)      layer 5 area = 80000
[01/24 03:47:37    408s] (I)      layer 6 area = 80000
[01/24 03:47:37    408s] (I)      layer 7 area = 80000
[01/24 03:47:37    408s] (I)      layer 8 area = 80000
[01/24 03:47:37    408s] (I)      layer 9 area = 400000
[01/24 03:47:37    408s] (I)      layer 10 area = 400000
[01/24 03:47:37    408s] (I)      GCell unit size   : 3420
[01/24 03:47:37    408s] (I)      GCell multiplier  : 1
[01/24 03:47:37    408s] (I)      GCell row height  : 3420
[01/24 03:47:37    408s] (I)      Actual row height : 3420
[01/24 03:47:37    408s] (I)      GCell align ref   : 30000 30020
[01/24 03:47:37    408s] [NR-eGR] Track table information for default rule: 
[01/24 03:47:37    408s] [NR-eGR] Metal1 has single uniform track structure
[01/24 03:47:37    408s] [NR-eGR] Metal2 has single uniform track structure
[01/24 03:47:37    408s] [NR-eGR] Metal3 has single uniform track structure
[01/24 03:47:37    408s] [NR-eGR] Metal4 has single uniform track structure
[01/24 03:47:37    408s] [NR-eGR] Metal5 has single uniform track structure
[01/24 03:47:37    408s] [NR-eGR] Metal6 has single uniform track structure
[01/24 03:47:37    408s] [NR-eGR] Metal7 has single uniform track structure
[01/24 03:47:37    408s] [NR-eGR] Metal8 has single uniform track structure
[01/24 03:47:37    408s] [NR-eGR] Metal9 has single uniform track structure
[01/24 03:47:37    408s] [NR-eGR] Metal10 has single uniform track structure
[01/24 03:47:37    408s] [NR-eGR] Metal11 has single uniform track structure
[01/24 03:47:37    408s] (I)      ================== Default via ===================
[01/24 03:47:37    408s] (I)      +----+------------------+------------------------+
[01/24 03:47:37    408s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[01/24 03:47:37    408s] (I)      +----+------------------+------------------------+
[01/24 03:47:37    408s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[01/24 03:47:37    408s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[01/24 03:47:37    408s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[01/24 03:47:37    408s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[01/24 03:47:37    408s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[01/24 03:47:37    408s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[01/24 03:47:37    408s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[01/24 03:47:37    408s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[01/24 03:47:37    408s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[01/24 03:47:37    408s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[01/24 03:47:37    408s] (I)      +----+------------------+------------------------+
[01/24 03:47:38    408s] [NR-eGR] Read 4539 PG shapes
[01/24 03:47:38    408s] [NR-eGR] Read 0 clock shapes
[01/24 03:47:38    408s] [NR-eGR] Read 0 other shapes
[01/24 03:47:38    408s] [NR-eGR] #Routing Blockages  : 0
[01/24 03:47:38    408s] [NR-eGR] #Instance Blockages : 344698
[01/24 03:47:38    408s] [NR-eGR] #PG Blockages       : 4539
[01/24 03:47:38    408s] [NR-eGR] #Halo Blockages     : 0
[01/24 03:47:38    408s] [NR-eGR] #Boundary Blockages : 0
[01/24 03:47:38    408s] [NR-eGR] #Clock Blockages    : 0
[01/24 03:47:38    408s] [NR-eGR] #Other Blockages    : 0
[01/24 03:47:38    408s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 03:47:38    408s] [NR-eGR] Num Prerouted Nets = 67  Num Prerouted Wires = 11339
[01/24 03:47:38    408s] [NR-eGR] Read 10121 nets ( ignored 67 )
[01/24 03:47:38    408s] (I)      early_global_route_priority property id does not exist.
[01/24 03:47:38    408s] (I)      Read Num Blocks=349237  Num Prerouted Wires=11339  Num CS=0
[01/24 03:47:38    408s] (I)      Layer 0 (H) : #blockages 345273 : #preroutes 2034
[01/24 03:47:38    408s] (I)      Layer 1 (V) : #blockages 460 : #preroutes 3028
[01/24 03:47:38    408s] (I)      Layer 2 (H) : #blockages 460 : #preroutes 2526
[01/24 03:47:38    408s] (I)      Layer 3 (V) : #blockages 460 : #preroutes 1486
[01/24 03:47:38    408s] (I)      Layer 4 (H) : #blockages 460 : #preroutes 2088
[01/24 03:47:38    408s] (I)      Layer 5 (V) : #blockages 460 : #preroutes 177
[01/24 03:47:38    408s] (I)      Layer 6 (H) : #blockages 460 : #preroutes 0
[01/24 03:47:38    408s] (I)      Layer 7 (V) : #blockages 460 : #preroutes 0
[01/24 03:47:38    408s] (I)      Layer 8 (H) : #blockages 460 : #preroutes 0
[01/24 03:47:38    408s] (I)      Layer 9 (V) : #blockages 254 : #preroutes 0
[01/24 03:47:38    408s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 03:47:38    408s] (I)      Number of ignored nets                =     67
[01/24 03:47:38    408s] (I)      Number of connected nets              =      0
[01/24 03:47:38    408s] (I)      Number of fixed nets                  =     67.  Ignored: Yes
[01/24 03:47:38    408s] (I)      Number of clock nets                  =     67.  Ignored: No
[01/24 03:47:38    408s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 03:47:38    408s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 03:47:38    408s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 03:47:38    408s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 03:47:38    408s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 03:47:38    408s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 03:47:38    408s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 03:47:38    408s] (I)      Ndr track 0 does not exist
[01/24 03:47:38    408s] (I)      ---------------------Grid Graph Info--------------------
[01/24 03:47:38    408s] (I)      Routing area        : (0, 0) - (458400, 449920)
[01/24 03:47:38    408s] (I)      Core area           : (30000, 30020) - (428400, 419900)
[01/24 03:47:38    408s] (I)      Site width          :   400  (dbu)
[01/24 03:47:38    408s] (I)      Row height          :  3420  (dbu)
[01/24 03:47:38    408s] (I)      GCell row height    :  3420  (dbu)
[01/24 03:47:38    408s] (I)      GCell width         :  3420  (dbu)
[01/24 03:47:38    408s] (I)      GCell height        :  3420  (dbu)
[01/24 03:47:38    408s] (I)      Grid                :   134   131    11
[01/24 03:47:38    408s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 03:47:38    408s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 03:47:38    408s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 03:47:38    408s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 03:47:38    408s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 03:47:38    408s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 03:47:38    408s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/24 03:47:38    408s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 03:47:38    408s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 03:47:38    408s] (I)      Total num of tracks :  1184  1146  1184  1146  1184  1146  1184  1146  1184   457   473
[01/24 03:47:38    408s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 03:47:38    408s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 03:47:38    408s] (I)      --------------------------------------------------------
[01/24 03:47:38    408s] 
[01/24 03:47:38    408s] [NR-eGR] ============ Routing rule table ============
[01/24 03:47:38    408s] [NR-eGR] Rule id: 1  Nets: 10054
[01/24 03:47:38    408s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 03:47:38    408s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/24 03:47:38    408s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/24 03:47:38    408s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/24 03:47:38    408s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/24 03:47:38    408s] [NR-eGR] ========================================
[01/24 03:47:38    408s] [NR-eGR] 
[01/24 03:47:38    408s] (I)      =============== Blocked Tracks ===============
[01/24 03:47:38    408s] (I)      +-------+---------+----------+---------------+
[01/24 03:47:38    408s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 03:47:38    408s] (I)      +-------+---------+----------+---------------+
[01/24 03:47:38    408s] (I)      |     1 |  158656 |   110500 |        69.65% |
[01/24 03:47:38    408s] (I)      |     2 |  150126 |     7820 |         5.21% |
[01/24 03:47:38    408s] (I)      |     3 |  158656 |     1150 |         0.72% |
[01/24 03:47:38    408s] (I)      |     4 |  150126 |     7820 |         5.21% |
[01/24 03:47:38    408s] (I)      |     5 |  158656 |     1150 |         0.72% |
[01/24 03:47:38    408s] (I)      |     6 |  150126 |     7820 |         5.21% |
[01/24 03:47:38    408s] (I)      |     7 |  158656 |     1150 |         0.72% |
[01/24 03:47:38    408s] (I)      |     8 |  150126 |     7820 |         5.21% |
[01/24 03:47:38    408s] (I)      |     9 |  158656 |     2300 |         1.45% |
[01/24 03:47:38    408s] (I)      |    10 |   59867 |     3968 |         6.63% |
[01/24 03:47:38    408s] (I)      |    11 |   63382 |    11132 |        17.56% |
[01/24 03:47:38    408s] (I)      +-------+---------+----------+---------------+
[01/24 03:47:38    408s] (I)      Finished Import and model ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2220.89 MB )
[01/24 03:47:38    408s] (I)      Reset routing kernel
[01/24 03:47:38    408s] (I)      Started Global Routing ( Curr Mem: 2220.89 MB )
[01/24 03:47:38    408s] (I)      totalPins=32842  totalGlobalPin=31542 (96.04%)
[01/24 03:47:38    408s] (I)      total 2D Cap : 1377887 = (730684 H, 647203 V)
[01/24 03:47:38    408s] [NR-eGR] Layer group 1: route 10054 net(s) in layer range [1, 11]
[01/24 03:47:38    408s] (I)      
[01/24 03:47:38    408s] (I)      ============  Phase 1a Route ============
[01/24 03:47:38    408s] (I)      Usage: 92979 = (51435 H, 41544 V) = (7.04% H, 6.42% V) = (8.795e+04um H, 7.104e+04um V)
[01/24 03:47:38    408s] (I)      
[01/24 03:47:38    408s] (I)      ============  Phase 1b Route ============
[01/24 03:47:38    408s] (I)      Usage: 92979 = (51435 H, 41544 V) = (7.04% H, 6.42% V) = (8.795e+04um H, 7.104e+04um V)
[01/24 03:47:38    408s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.589941e+05um
[01/24 03:47:38    408s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 03:47:38    408s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 03:47:38    408s] (I)      
[01/24 03:47:38    408s] (I)      ============  Phase 1c Route ============
[01/24 03:47:38    408s] (I)      Usage: 92979 = (51435 H, 41544 V) = (7.04% H, 6.42% V) = (8.795e+04um H, 7.104e+04um V)
[01/24 03:47:38    408s] (I)      
[01/24 03:47:38    408s] (I)      ============  Phase 1d Route ============
[01/24 03:47:38    408s] (I)      Usage: 92979 = (51435 H, 41544 V) = (7.04% H, 6.42% V) = (8.795e+04um H, 7.104e+04um V)
[01/24 03:47:38    408s] (I)      
[01/24 03:47:38    408s] (I)      ============  Phase 1e Route ============
[01/24 03:47:38    408s] (I)      Usage: 92979 = (51435 H, 41544 V) = (7.04% H, 6.42% V) = (8.795e+04um H, 7.104e+04um V)
[01/24 03:47:38    408s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.589941e+05um
[01/24 03:47:38    408s] (I)      
[01/24 03:47:38    408s] (I)      ============  Phase 1l Route ============
[01/24 03:47:38    408s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 03:47:38    408s] (I)      Layer  1:      48264        90        19       99594       57213    (63.51%) 
[01/24 03:47:38    408s] (I)      Layer  2:     146869     37277         7           0      148941    ( 0.00%) 
[01/24 03:47:38    408s] (I)      Layer  3:     156396     39509         0           0      156807    ( 0.00%) 
[01/24 03:47:38    408s] (I)      Layer  4:     146869     13161         0           0      148941    ( 0.00%) 
[01/24 03:47:38    408s] (I)      Layer  5:     156396     10617         0           0      156807    ( 0.00%) 
[01/24 03:47:38    408s] (I)      Layer  6:     146869      3819         0           0      148941    ( 0.00%) 
[01/24 03:47:38    408s] (I)      Layer  7:     156396       517         0           0      156807    ( 0.00%) 
[01/24 03:47:38    408s] (I)      Layer  8:     146869       134         0           0      148941    ( 0.00%) 
[01/24 03:47:38    408s] (I)      Layer  9:     155549        83         0           0      156807    ( 0.00%) 
[01/24 03:47:38    408s] (I)      Layer 10:      55446         6         0        2969       56608    ( 4.98%) 
[01/24 03:47:38    408s] (I)      Layer 11:      51790         0         0        7204       55519    (11.48%) 
[01/24 03:47:38    408s] (I)      Total:       1367713    105213        26      109765     1392331    ( 7.31%) 
[01/24 03:47:38    408s] (I)      
[01/24 03:47:38    408s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 03:47:38    408s] [NR-eGR]                        OverCon           OverCon            
[01/24 03:47:38    408s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/24 03:47:38    408s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/24 03:47:38    408s] [NR-eGR] ---------------------------------------------------------------
[01/24 03:47:38    408s] [NR-eGR]  Metal1 ( 1)        17( 0.27%)         0( 0.00%)   ( 0.27%) 
[01/24 03:47:38    408s] [NR-eGR]  Metal2 ( 2)         7( 0.04%)         0( 0.00%)   ( 0.04%) 
[01/24 03:47:38    408s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:38    408s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:38    408s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:38    408s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:38    408s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:38    408s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:38    408s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:38    408s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:38    408s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:47:38    408s] [NR-eGR] ---------------------------------------------------------------
[01/24 03:47:38    408s] [NR-eGR]        Total        24( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/24 03:47:38    408s] [NR-eGR] 
[01/24 03:47:38    408s] (I)      Finished Global Routing ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2220.89 MB )
[01/24 03:47:38    408s] (I)      total 2D Cap : 1379111 = (731216 H, 647895 V)
[01/24 03:47:38    408s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 03:47:38    408s] (I)      ============= Track Assignment ============
[01/24 03:47:38    408s] (I)      Started Track Assignment (1T) ( Curr Mem: 2220.89 MB )
[01/24 03:47:38    408s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 03:47:38    408s] (I)      Run Multi-thread track assignment
[01/24 03:47:38    409s] (I)      Finished Track Assignment (1T) ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2220.89 MB )
[01/24 03:47:38    409s] (I)      Started Export ( Curr Mem: 2220.89 MB )
[01/24 03:47:38    409s] [NR-eGR]                  Length (um)   Vias 
[01/24 03:47:38    409s] [NR-eGR] ------------------------------------
[01/24 03:47:38    409s] [NR-eGR]  Metal1   (1H)         12192  35430 
[01/24 03:47:38    409s] [NR-eGR]  Metal2   (2V)         52416  24333 
[01/24 03:47:38    409s] [NR-eGR]  Metal3   (3H)         64982   5158 
[01/24 03:47:38    409s] [NR-eGR]  Metal4   (4V)         21584   2671 
[01/24 03:47:38    409s] [NR-eGR]  Metal5   (5H)         18081   1249 
[01/24 03:47:38    409s] [NR-eGR]  Metal6   (6V)          6489     65 
[01/24 03:47:38    409s] [NR-eGR]  Metal7   (7H)           948     41 
[01/24 03:47:38    409s] [NR-eGR]  Metal8   (8V)           215     27 
[01/24 03:47:38    409s] [NR-eGR]  Metal9   (9H)           148      9 
[01/24 03:47:38    409s] [NR-eGR]  Metal10  (10V)            0      7 
[01/24 03:47:38    409s] [NR-eGR]  Metal11  (11H)            8      0 
[01/24 03:47:38    409s] [NR-eGR] ------------------------------------
[01/24 03:47:38    409s] [NR-eGR]           Total       177064  68990 
[01/24 03:47:38    409s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:47:38    409s] [NR-eGR] Total half perimeter of net bounding box: 150831um
[01/24 03:47:38    409s] [NR-eGR] Total length: 177064um, number of vias: 68990
[01/24 03:47:38    409s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:47:38    409s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/24 03:47:38    409s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:47:38    409s] (I)      Finished Export ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2220.89 MB )
[01/24 03:47:38    409s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.59 sec, Real: 0.59 sec, Curr Mem: 2204.89 MB )
[01/24 03:47:38    409s] (I)      ===================================== Runtime Summary ======================================
[01/24 03:47:38    409s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/24 03:47:38    409s] (I)      --------------------------------------------------------------------------------------------
[01/24 03:47:38    409s] (I)       Early Global Route kernel              100.00%  696.99 sec  697.58 sec  0.59 sec  0.59 sec 
[01/24 03:47:38    409s] (I)       +-Import and model                      38.10%  696.99 sec  697.22 sec  0.23 sec  0.23 sec 
[01/24 03:47:38    409s] (I)       | +-Create place DB                      5.70%  696.99 sec  697.02 sec  0.03 sec  0.04 sec 
[01/24 03:47:38    409s] (I)       | | +-Import place data                  5.68%  696.99 sec  697.02 sec  0.03 sec  0.04 sec 
[01/24 03:47:38    409s] (I)       | | | +-Read instances and placement     1.66%  696.99 sec  697.00 sec  0.01 sec  0.01 sec 
[01/24 03:47:38    409s] (I)       | | | +-Read nets                        3.95%  697.00 sec  697.02 sec  0.02 sec  0.03 sec 
[01/24 03:47:38    409s] (I)       | +-Create route DB                     31.02%  697.02 sec  697.21 sec  0.18 sec  0.18 sec 
[01/24 03:47:38    409s] (I)       | | +-Import route data (1T)            30.95%  697.02 sec  697.21 sec  0.18 sec  0.18 sec 
[01/24 03:47:38    409s] (I)       | | | +-Read blockages ( Layer 1-11 )   21.83%  697.03 sec  697.16 sec  0.13 sec  0.13 sec 
[01/24 03:47:38    409s] (I)       | | | | +-Read routing blockages         0.00%  697.03 sec  697.03 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       | | | | +-Read instance blockages       21.40%  697.03 sec  697.16 sec  0.13 sec  0.13 sec 
[01/24 03:47:38    409s] (I)       | | | | +-Read PG blockages              0.12%  697.16 sec  697.16 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       | | | | +-Read clock blockages           0.01%  697.16 sec  697.16 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       | | | | +-Read other blockages           0.01%  697.16 sec  697.16 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       | | | | +-Read halo blockages            0.03%  697.16 sec  697.16 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       | | | | +-Read boundary cut boxes        0.00%  697.16 sec  697.16 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       | | | +-Read blackboxes                  0.00%  697.16 sec  697.16 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       | | | +-Read prerouted                   0.59%  697.16 sec  697.16 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       | | | +-Read unlegalized nets            0.27%  697.16 sec  697.16 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       | | | +-Read nets                        0.49%  697.16 sec  697.17 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       | | | +-Set up via pillars               0.01%  697.17 sec  697.17 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       | | | +-Initialize 3D grid graph         0.10%  697.17 sec  697.17 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       | | | +-Model blockage capacity          6.23%  697.17 sec  697.21 sec  0.04 sec  0.04 sec 
[01/24 03:47:38    409s] (I)       | | | | +-Initialize 3D capacity         5.95%  697.17 sec  697.20 sec  0.04 sec  0.04 sec 
[01/24 03:47:38    409s] (I)       | +-Read aux data                        0.00%  697.21 sec  697.21 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       | +-Others data preparation              0.14%  697.21 sec  697.21 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       | +-Create route kernel                  0.87%  697.21 sec  697.21 sec  0.01 sec  0.01 sec 
[01/24 03:47:38    409s] (I)       +-Global Routing                        24.25%  697.22 sec  697.36 sec  0.14 sec  0.14 sec 
[01/24 03:47:38    409s] (I)       | +-Initialization                       0.38%  697.22 sec  697.22 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       | +-Net group 1                         22.22%  697.22 sec  697.35 sec  0.13 sec  0.13 sec 
[01/24 03:47:38    409s] (I)       | | +-Generate topology                  1.58%  697.22 sec  697.23 sec  0.01 sec  0.01 sec 
[01/24 03:47:38    409s] (I)       | | +-Phase 1a                           4.46%  697.23 sec  697.26 sec  0.03 sec  0.03 sec 
[01/24 03:47:38    409s] (I)       | | | +-Pattern routing (1T)             3.82%  697.23 sec  697.25 sec  0.02 sec  0.03 sec 
[01/24 03:47:38    409s] (I)       | | | +-Add via demand to 2D             0.55%  697.25 sec  697.26 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       | | +-Phase 1b                           0.03%  697.26 sec  697.26 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       | | +-Phase 1c                           0.00%  697.26 sec  697.26 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       | | +-Phase 1d                           0.00%  697.26 sec  697.26 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       | | +-Phase 1e                           0.05%  697.26 sec  697.26 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       | | | +-Route legalization               0.00%  697.26 sec  697.26 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       | | +-Phase 1l                          15.28%  697.26 sec  697.35 sec  0.09 sec  0.09 sec 
[01/24 03:47:38    409s] (I)       | | | +-Layer assignment (1T)           14.85%  697.26 sec  697.35 sec  0.09 sec  0.09 sec 
[01/24 03:47:38    409s] (I)       | +-Clean cong LA                        0.00%  697.35 sec  697.35 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       +-Export 3D cong map                     1.04%  697.36 sec  697.37 sec  0.01 sec  0.01 sec 
[01/24 03:47:38    409s] (I)       | +-Export 2D cong map                   0.08%  697.37 sec  697.37 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       +-Extract Global 3D Wires                0.43%  697.37 sec  697.37 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       +-Track Assignment (1T)                 19.67%  697.37 sec  697.49 sec  0.12 sec  0.12 sec 
[01/24 03:47:38    409s] (I)       | +-Initialization                       0.11%  697.37 sec  697.37 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       | +-Track Assignment Kernel             19.18%  697.37 sec  697.48 sec  0.11 sec  0.12 sec 
[01/24 03:47:38    409s] (I)       | +-Free Memory                          0.00%  697.49 sec  697.49 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       +-Export                                14.67%  697.49 sec  697.57 sec  0.09 sec  0.09 sec 
[01/24 03:47:38    409s] (I)       | +-Export DB wires                      7.85%  697.49 sec  697.53 sec  0.05 sec  0.05 sec 
[01/24 03:47:38    409s] (I)       | | +-Export all nets                    5.93%  697.49 sec  697.52 sec  0.04 sec  0.04 sec 
[01/24 03:47:38    409s] (I)       | | +-Set wire vias                      1.50%  697.52 sec  697.53 sec  0.01 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       | +-Report wirelength                    3.35%  697.53 sec  697.55 sec  0.02 sec  0.02 sec 
[01/24 03:47:38    409s] (I)       | +-Update net boxes                     3.37%  697.55 sec  697.57 sec  0.02 sec  0.02 sec 
[01/24 03:47:38    409s] (I)       | +-Update timing                        0.00%  697.57 sec  697.57 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)       +-Postprocess design                     0.42%  697.57 sec  697.58 sec  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)      ===================== Summary by functions =====================
[01/24 03:47:38    409s] (I)       Lv  Step                                 %      Real       CPU 
[01/24 03:47:38    409s] (I)      ----------------------------------------------------------------
[01/24 03:47:38    409s] (I)        0  Early Global Route kernel      100.00%  0.59 sec  0.59 sec 
[01/24 03:47:38    409s] (I)        1  Import and model                38.10%  0.23 sec  0.23 sec 
[01/24 03:47:38    409s] (I)        1  Global Routing                  24.25%  0.14 sec  0.14 sec 
[01/24 03:47:38    409s] (I)        1  Track Assignment (1T)           19.67%  0.12 sec  0.12 sec 
[01/24 03:47:38    409s] (I)        1  Export                          14.67%  0.09 sec  0.09 sec 
[01/24 03:47:38    409s] (I)        1  Export 3D cong map               1.04%  0.01 sec  0.01 sec 
[01/24 03:47:38    409s] (I)        1  Extract Global 3D Wires          0.43%  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)        1  Postprocess design               0.42%  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)        2  Create route DB                 31.02%  0.18 sec  0.18 sec 
[01/24 03:47:38    409s] (I)        2  Net group 1                     22.22%  0.13 sec  0.13 sec 
[01/24 03:47:38    409s] (I)        2  Track Assignment Kernel         19.18%  0.11 sec  0.12 sec 
[01/24 03:47:38    409s] (I)        2  Export DB wires                  7.85%  0.05 sec  0.05 sec 
[01/24 03:47:38    409s] (I)        2  Create place DB                  5.70%  0.03 sec  0.04 sec 
[01/24 03:47:38    409s] (I)        2  Update net boxes                 3.37%  0.02 sec  0.02 sec 
[01/24 03:47:38    409s] (I)        2  Report wirelength                3.35%  0.02 sec  0.02 sec 
[01/24 03:47:38    409s] (I)        2  Create route kernel              0.87%  0.01 sec  0.01 sec 
[01/24 03:47:38    409s] (I)        2  Initialization                   0.49%  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)        2  Others data preparation          0.14%  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)        2  Export 2D cong map               0.08%  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)        3  Import route data (1T)          30.95%  0.18 sec  0.18 sec 
[01/24 03:47:38    409s] (I)        3  Phase 1l                        15.28%  0.09 sec  0.09 sec 
[01/24 03:47:38    409s] (I)        3  Export all nets                  5.93%  0.04 sec  0.04 sec 
[01/24 03:47:38    409s] (I)        3  Import place data                5.68%  0.03 sec  0.04 sec 
[01/24 03:47:38    409s] (I)        3  Phase 1a                         4.46%  0.03 sec  0.03 sec 
[01/24 03:47:38    409s] (I)        3  Generate topology                1.58%  0.01 sec  0.01 sec 
[01/24 03:47:38    409s] (I)        3  Set wire vias                    1.50%  0.01 sec  0.00 sec 
[01/24 03:47:38    409s] (I)        3  Phase 1e                         0.05%  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)        4  Read blockages ( Layer 1-11 )   21.83%  0.13 sec  0.13 sec 
[01/24 03:47:38    409s] (I)        4  Layer assignment (1T)           14.85%  0.09 sec  0.09 sec 
[01/24 03:47:38    409s] (I)        4  Model blockage capacity          6.23%  0.04 sec  0.04 sec 
[01/24 03:47:38    409s] (I)        4  Read nets                        4.44%  0.03 sec  0.03 sec 
[01/24 03:47:38    409s] (I)        4  Pattern routing (1T)             3.82%  0.02 sec  0.03 sec 
[01/24 03:47:38    409s] (I)        4  Read instances and placement     1.66%  0.01 sec  0.01 sec 
[01/24 03:47:38    409s] (I)        4  Read prerouted                   0.59%  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)        4  Add via demand to 2D             0.55%  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)        4  Read unlegalized nets            0.27%  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)        4  Initialize 3D grid graph         0.10%  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)        5  Read instance blockages         21.40%  0.13 sec  0.13 sec 
[01/24 03:47:38    409s] (I)        5  Initialize 3D capacity           5.95%  0.04 sec  0.04 sec 
[01/24 03:47:38    409s] (I)        5  Read PG blockages                0.12%  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/24 03:47:38    409s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/24 03:47:38    409s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.6 real=0:00:00.6)
[01/24 03:47:38    409s]     Routing using NR in eGR->NR Step done.
[01/24 03:47:38    409s] Net route status summary:
[01/24 03:47:38    409s]   Clock:        67 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=67, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 03:47:38    409s]   Non-clock: 10296 (unrouted=242, trialRouted=10054, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=240, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 03:47:38    409s] 
[01/24 03:47:38    409s] CCOPT: Done with clock implementation routing.
[01/24 03:47:38    409s] 
[01/24 03:47:38    409s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:20.9 real=0:00:20.8)
[01/24 03:47:38    409s]   Clock implementation routing done.
[01/24 03:47:38    409s]   Leaving CCOpt scope - extractRC...
[01/24 03:47:38    409s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/24 03:47:38    409s] Extraction called for design 'picorv32' of instances=9184 and nets=10363 using extraction engine 'preRoute' .
[01/24 03:47:38    409s] PreRoute RC Extraction called for design picorv32.
[01/24 03:47:38    409s] RC Extraction called in multi-corner(1) mode.
[01/24 03:47:38    409s] RCMode: PreRoute
[01/24 03:47:38    409s]       RC Corner Indexes            0   
[01/24 03:47:38    409s] Capacitance Scaling Factor   : 1.00000 
[01/24 03:47:38    409s] Resistance Scaling Factor    : 1.00000 
[01/24 03:47:38    409s] Clock Cap. Scaling Factor    : 1.00000 
[01/24 03:47:38    409s] Clock Res. Scaling Factor    : 1.00000 
[01/24 03:47:38    409s] Shrink Factor                : 1.00000
[01/24 03:47:38    409s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/24 03:47:38    409s] Using Quantus QRC technology file ...
[01/24 03:47:38    409s] 
[01/24 03:47:38    409s] Trim Metal Layers:
[01/24 03:47:38    409s] LayerId::1 widthSet size::2
[01/24 03:47:38    409s] LayerId::2 widthSet size::2
[01/24 03:47:38    409s] LayerId::3 widthSet size::2
[01/24 03:47:38    409s] LayerId::4 widthSet size::2
[01/24 03:47:38    409s] LayerId::5 widthSet size::2
[01/24 03:47:38    409s] LayerId::6 widthSet size::2
[01/24 03:47:38    409s] LayerId::7 widthSet size::2
[01/24 03:47:38    409s] LayerId::8 widthSet size::2
[01/24 03:47:38    409s] LayerId::9 widthSet size::2
[01/24 03:47:38    409s] LayerId::10 widthSet size::2
[01/24 03:47:38    409s] LayerId::11 widthSet size::2
[01/24 03:47:38    409s] Updating RC grid for preRoute extraction ...
[01/24 03:47:38    409s] eee: pegSigSF::1.070000
[01/24 03:47:38    409s] Initializing multi-corner resistance tables ...
[01/24 03:47:38    409s] eee: l::1 avDens::0.129978 usedTrk::2175.823444 availTrk::16740.000000 sigTrk::2175.823444
[01/24 03:47:38    409s] eee: l::2 avDens::0.240715 usedTrk::3087.169510 availTrk::12825.000000 sigTrk::3087.169510
[01/24 03:47:38    409s] eee: l::3 avDens::0.284241 usedTrk::3811.671916 availTrk::13410.000000 sigTrk::3811.671916
[01/24 03:47:38    409s] eee: l::4 avDens::0.104733 usedTrk::1271.564386 availTrk::12141.000000 sigTrk::1271.564386
[01/24 03:47:38    409s] eee: l::5 avDens::0.081660 usedTrk::1058.308536 availTrk::12960.000000 sigTrk::1058.308536
[01/24 03:47:38    409s] eee: l::6 avDens::0.035230 usedTrk::379.528098 availTrk::10773.000000 sigTrk::379.528098
[01/24 03:47:38    409s] eee: l::7 avDens::0.026777 usedTrk::55.429239 availTrk::2070.000000 sigTrk::55.429239
[01/24 03:47:38    409s] eee: l::8 avDens::0.014737 usedTrk::12.600000 availTrk::855.000000 sigTrk::12.600000
[01/24 03:47:38    409s] eee: l::9 avDens::0.013729 usedTrk::8.649123 availTrk::630.000000 sigTrk::8.649123
[01/24 03:47:38    409s] eee: l::10 avDens::0.059638 usedTrk::79.545351 availTrk::1333.800000 sigTrk::79.545351
[01/24 03:47:38    409s] eee: l::11 avDens::0.054468 usedTrk::139.220205 availTrk::2556.000000 sigTrk::139.220205
[01/24 03:47:38    409s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:47:38    409s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.254651 uaWl=1.000000 uaWlH=0.238961 aWlH=0.000000 lMod=0 pMax=0.819300 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 03:47:38    409s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2197.895M)
[01/24 03:47:38    409s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/24 03:47:38    409s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:47:38    409s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/24 03:47:38    409s] End AAE Lib Interpolated Model. (MEM=2197.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:47:38    409s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:47:38    409s]   Clock DAG stats after routing clock trees:
[01/24 03:47:38    409s]     cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:47:38    409s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:47:38    409s]     misc counts      : r=1, pp=0
[01/24 03:47:38    409s]     cell areas       : b=18.468um^2, i=0.000um^2, icg=403.560um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
[01/24 03:47:38    409s]     cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:47:38    409s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:47:38    409s]     wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.743pF, total=0.807pF
[01/24 03:47:38    409s]     wire lengths     : top=0.000um, trunk=705.275um, leaf=9678.700um, total=10383.975um
[01/24 03:47:38    409s]     hp wire lengths  : top=0.000um, trunk=414.040um, leaf=5934.515um, total=6348.555um
[01/24 03:47:38    409s]   Clock DAG net violations after routing clock trees:
[01/24 03:47:38    409s]     Remaining Transition : {count=5, worst=[0.011ns, 0.010ns, 0.010ns, 0.003ns, 0.003ns]} avg=0.007ns sd=0.004ns sum=0.037ns
[01/24 03:47:38    409s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[01/24 03:47:38    409s]     Trunk : target=0.200ns count=4 avg=0.175ns sd=0.037ns min=0.134ns max=0.210ns {0 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {1 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 03:47:38    409s]     Leaf  : target=0.200ns count=63 avg=0.149ns sd=0.051ns min=0.046ns max=0.211ns {14 <= 0.120ns, 2 <= 0.160ns, 34 <= 0.180ns, 8 <= 0.190ns, 2 <= 0.200ns} {2 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 03:47:38    409s]   Clock DAG library cell distribution after routing clock trees {count}:
[01/24 03:47:38    409s]      Bufs: CLKBUFX4: 6 CLKBUFX3: 2 
[01/24 03:47:38    409s]      ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 5 TLATNTSCAX3: 30 TLATNTSCAX2: 17 
[01/24 03:47:38    409s]   Clock DAG hash after routing clock trees: 15056229319486058930 8310700308991438766
[01/24 03:47:38    409s]   CTS services accumulated run-time stats after routing clock trees:
[01/24 03:47:38    409s]     delay calculator: calls=21149, total_wall_time=1.101s, mean_wall_time=0.052ms
[01/24 03:47:38    409s]     legalizer: calls=5212, total_wall_time=0.109s, mean_wall_time=0.021ms
[01/24 03:47:38    409s]     steiner router: calls=12897, total_wall_time=2.342s, mean_wall_time=0.182ms
[01/24 03:47:38    409s]   Primary reporting skew groups after routing clock trees:
[01/24 03:47:38    409s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.382, max=0.580, avg=0.534, sd=0.055], skew [0.198 vs 0.200], 100% {0.382, 0.580} (wid=0.005 ws=0.004) (gid=0.576 gs=0.196)
[01/24 03:47:38    409s]         min path sink: count_cycle_reg[20]/CK
[01/24 03:47:38    409s]         max path sink: reg_op1_reg[28]/CK
[01/24 03:47:38    409s]   Skew group summary after routing clock trees:
[01/24 03:47:38    409s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.382, max=0.580, avg=0.534, sd=0.055], skew [0.198 vs 0.200], 100% {0.382, 0.580} (wid=0.005 ws=0.004) (gid=0.576 gs=0.196)
[01/24 03:47:38    409s]   CCOpt::Phase::Routing done. (took cpu=0:00:21.2 real=0:00:21.2)
[01/24 03:47:38    409s]   CCOpt::Phase::PostConditioning...
[01/24 03:47:38    409s]   Leaving CCOpt scope - Initializing placement interface...
[01/24 03:47:38    409s] OPERPROF: Starting DPlace-Init at level 1, MEM:2245.6M, EPOCH TIME: 1706060858.819424
[01/24 03:47:38    409s] Processing tracks to init pin-track alignment.
[01/24 03:47:38    409s] z: 2, totalTracks: 1
[01/24 03:47:38    409s] z: 4, totalTracks: 1
[01/24 03:47:38    409s] z: 6, totalTracks: 1
[01/24 03:47:38    409s] z: 8, totalTracks: 1
[01/24 03:47:38    409s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:47:38    409s] All LLGs are deleted
[01/24 03:47:38    409s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:38    409s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:38    409s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2245.6M, EPOCH TIME: 1706060858.826556
[01/24 03:47:38    409s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2245.6M, EPOCH TIME: 1706060858.826902
[01/24 03:47:38    409s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2245.6M, EPOCH TIME: 1706060858.829301
[01/24 03:47:38    409s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:38    409s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:38    409s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2245.6M, EPOCH TIME: 1706060858.831102
[01/24 03:47:38    409s] Max number of tech site patterns supported in site array is 256.
[01/24 03:47:38    409s] Core basic site is CoreSite
[01/24 03:47:38    409s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2245.6M, EPOCH TIME: 1706060858.858863
[01/24 03:47:38    409s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 03:47:38    409s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 03:47:38    409s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:2245.6M, EPOCH TIME: 1706060858.860427
[01/24 03:47:38    409s] Fast DP-INIT is on for default
[01/24 03:47:38    409s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 03:47:38    409s] Atter site array init, number of instance map data is 0.
[01/24 03:47:38    409s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:2245.6M, EPOCH TIME: 1706060858.864089
[01/24 03:47:38    409s] 
[01/24 03:47:38    409s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:47:38    409s] OPERPROF:     Starting CMU at level 3, MEM:2245.6M, EPOCH TIME: 1706060858.869137
[01/24 03:47:38    409s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2245.6M, EPOCH TIME: 1706060858.870245
[01/24 03:47:38    409s] 
[01/24 03:47:38    409s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:47:38    409s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.042, MEM:2245.6M, EPOCH TIME: 1706060858.871542
[01/24 03:47:38    409s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2245.6M, EPOCH TIME: 1706060858.871637
[01/24 03:47:38    409s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2245.6M, EPOCH TIME: 1706060858.871702
[01/24 03:47:38    409s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2245.6MB).
[01/24 03:47:38    409s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.054, MEM:2245.6M, EPOCH TIME: 1706060858.873188
[01/24 03:47:38    409s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:47:38    409s]   Removing CTS place status from clock tree and sinks.
[01/24 03:47:38    409s]   Removed CTS place status from 66 clock cells (out of 68 ) and 0 clock sinks (out of 0 ).
[01/24 03:47:38    409s]   Legalizer reserving space for clock trees
[01/24 03:47:38    409s]   PostConditioning...
[01/24 03:47:38    409s]     PostConditioning active optimizations:
[01/24 03:47:38    409s]      - DRV fixing with initial upsizing, sizing and buffering
[01/24 03:47:38    409s]      - Skew fixing with sizing
[01/24 03:47:38    409s]     
[01/24 03:47:38    409s]     Currently running CTS, using active skew data
[01/24 03:47:38    409s]     Reset bufferability constraints...
[01/24 03:47:38    409s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[01/24 03:47:38    409s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:38    409s]     PostConditioning Upsizing To Fix DRVs...
[01/24 03:47:38    409s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 15056229319486058930 8310700308991438766
[01/24 03:47:38    409s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[01/24 03:47:38    409s]         delay calculator: calls=21149, total_wall_time=1.101s, mean_wall_time=0.052ms
[01/24 03:47:38    409s]         legalizer: calls=5278, total_wall_time=0.109s, mean_wall_time=0.021ms
[01/24 03:47:38    409s]         steiner router: calls=12897, total_wall_time=2.342s, mean_wall_time=0.182ms
[01/24 03:47:38    409s]       Fixing clock tree DRVs with upsizing: End AAE Lib Interpolated Model. (MEM=2236.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:47:38    409s] ...20% ...40% ...60% ...80% ...100% 
[01/24 03:47:38    409s]       CCOpt-PostConditioning: considered: 67, tested: 67, violation detected: 5, violation ignored (due to small violation): 0, cannot run: 0, attempted: 5, unsuccessful: 0, sized: 1
[01/24 03:47:38    409s]       
[01/24 03:47:38    409s]       Statistics: Fix DRVs (initial upsizing):
[01/24 03:47:38    409s]       ========================================
[01/24 03:47:38    409s]       
[01/24 03:47:38    409s]       Cell changes by Net Type:
[01/24 03:47:38    409s]       
[01/24 03:47:38    409s]       ----------------------------------------------------------------------------------------------------------------------------
[01/24 03:47:38    409s]       Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
[01/24 03:47:38    409s]       ----------------------------------------------------------------------------------------------------------------------------
[01/24 03:47:38    409s]       top                0                    0                   0            0                    0                   0
[01/24 03:47:38    409s]       trunk              2 [40.0%]            1 (50.0%)           0            0                    1 (50.0%)           1 (50.0%)
[01/24 03:47:38    409s]       leaf               3 [60.0%]            0                   0            0                    0 (0.0%)            3 (100.0%)
[01/24 03:47:38    409s]       ----------------------------------------------------------------------------------------------------------------------------
[01/24 03:47:38    409s]       Total              5 [100.0%]           1 (20.0%)           0            0                    1 (20.0%)           4 (80.0%)
[01/24 03:47:38    409s]       ----------------------------------------------------------------------------------------------------------------------------
[01/24 03:47:38    409s]       
[01/24 03:47:38    409s]       Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.342um^2 (0.081%)
[01/24 03:47:38    409s]       Max. move: 0.200um (CTS_ccl_a_buf_00008), Min. move: 0.000um, Avg. move: 0.040um
[01/24 03:47:38    409s]       
[01/24 03:47:38    409s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[01/24 03:47:38    409s]         cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:47:38    409s]         sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:47:38    409s]         misc counts      : r=1, pp=0
[01/24 03:47:38    409s]         cell areas       : b=18.810um^2, i=0.000um^2, icg=403.560um^2, dcg=0.000um^2, l=0.000um^2, total=422.370um^2
[01/24 03:47:38    409s]         cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:47:38    409s]         sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:47:38    409s]         wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.743pF, total=0.807pF
[01/24 03:47:38    409s]         wire lengths     : top=0.000um, trunk=705.275um, leaf=9678.700um, total=10383.975um
[01/24 03:47:38    409s]         hp wire lengths  : top=0.000um, trunk=414.040um, leaf=5934.515um, total=6348.555um
[01/24 03:47:38    409s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[01/24 03:47:38    409s]         Remaining Transition : {count=4, worst=[0.011ns, 0.010ns, 0.010ns, 0.002ns]} avg=0.008ns sd=0.004ns sum=0.033ns
[01/24 03:47:38    409s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[01/24 03:47:38    409s]         Trunk : target=0.200ns count=4 avg=0.165ns sd=0.032ns min=0.134ns max=0.210ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 03:47:38    409s]         Leaf  : target=0.200ns count=63 avg=0.149ns sd=0.051ns min=0.046ns max=0.211ns {14 <= 0.120ns, 2 <= 0.160ns, 34 <= 0.180ns, 8 <= 0.190ns, 2 <= 0.200ns} {2 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 03:47:38    409s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[01/24 03:47:38    409s]          Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
[01/24 03:47:38    409s]          ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 5 TLATNTSCAX3: 30 TLATNTSCAX2: 17 
[01/24 03:47:38    409s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 1036954020106281923 7049355400502426919
[01/24 03:47:38    409s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[01/24 03:47:38    409s]         delay calculator: calls=21191, total_wall_time=1.102s, mean_wall_time=0.052ms
[01/24 03:47:38    409s]         legalizer: calls=5284, total_wall_time=0.109s, mean_wall_time=0.021ms
[01/24 03:47:38    409s]         steiner router: calls=12913, total_wall_time=2.342s, mean_wall_time=0.181ms
[01/24 03:47:38    409s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[01/24 03:47:38    409s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.382, max=0.580], skew [0.198 vs 0.200]
[01/24 03:47:38    409s]             min path sink: count_cycle_reg[20]/CK
[01/24 03:47:38    409s]             max path sink: reg_op1_reg[28]/CK
[01/24 03:47:38    409s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[01/24 03:47:38    409s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.382, max=0.580], skew [0.198 vs 0.200]
[01/24 03:47:38    409s]       Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:38    409s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:47:38    409s]     Recomputing CTS skew targets...
[01/24 03:47:38    409s]     Resolving skew group constraints...
[01/24 03:47:39    409s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/24 03:47:39    409s]     Resolving skew group constraints done.
[01/24 03:47:39    409s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:47:39    409s]     PostConditioning Fixing DRVs...
[01/24 03:47:39    409s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 1036954020106281923 7049355400502426919
[01/24 03:47:39    409s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[01/24 03:47:39    409s]         delay calculator: calls=21191, total_wall_time=1.102s, mean_wall_time=0.052ms
[01/24 03:47:39    409s]         legalizer: calls=5284, total_wall_time=0.109s, mean_wall_time=0.021ms
[01/24 03:47:39    409s]         steiner router: calls=12913, total_wall_time=2.342s, mean_wall_time=0.181ms
[01/24 03:47:39    409s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/24 03:47:39    409s]       CCOpt-PostConditioning: considered: 67, tested: 67, violation detected: 4, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 0
[01/24 03:47:39    409s]       
[01/24 03:47:39    409s]       Statistics: Fix DRVs (cell sizing):
[01/24 03:47:39    409s]       ===================================
[01/24 03:47:39    409s]       
[01/24 03:47:39    409s]       Cell changes by Net Type:
[01/24 03:47:39    409s]       
[01/24 03:47:39    409s]       -------------------------------------------------------------------------------------------------------------------
[01/24 03:47:39    409s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[01/24 03:47:39    409s]       -------------------------------------------------------------------------------------------------------------------
[01/24 03:47:39    409s]       top                0                    0           0            0                    0                  0
[01/24 03:47:39    409s]       trunk              1 [25.0%]            0           0            0                    0 (0.0%)           1 (100.0%)
[01/24 03:47:39    409s]       leaf               3 [75.0%]            0           0            0                    0 (0.0%)           3 (100.0%)
[01/24 03:47:39    409s]       -------------------------------------------------------------------------------------------------------------------
[01/24 03:47:39    409s]       Total              4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
[01/24 03:47:39    409s]       -------------------------------------------------------------------------------------------------------------------
[01/24 03:47:39    409s]       
[01/24 03:47:39    409s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.000um^2 (0.000%)
[01/24 03:47:39    409s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[01/24 03:47:39    409s]       
[01/24 03:47:39    409s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[01/24 03:47:39    409s]         cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
[01/24 03:47:39    409s]         sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:47:39    409s]         misc counts      : r=1, pp=0
[01/24 03:47:39    409s]         cell areas       : b=18.810um^2, i=0.000um^2, icg=403.560um^2, dcg=0.000um^2, l=0.000um^2, total=422.370um^2
[01/24 03:47:39    409s]         cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/24 03:47:39    409s]         sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:47:39    409s]         wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.743pF, total=0.807pF
[01/24 03:47:39    409s]         wire lengths     : top=0.000um, trunk=705.275um, leaf=9678.700um, total=10383.975um
[01/24 03:47:39    409s]         hp wire lengths  : top=0.000um, trunk=414.040um, leaf=5934.515um, total=6348.555um
[01/24 03:47:39    409s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[01/24 03:47:39    409s]         Remaining Transition : {count=4, worst=[0.011ns, 0.010ns, 0.010ns, 0.002ns]} avg=0.008ns sd=0.004ns sum=0.033ns
[01/24 03:47:39    409s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[01/24 03:47:39    409s]         Trunk : target=0.200ns count=4 avg=0.165ns sd=0.032ns min=0.134ns max=0.210ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 03:47:39    409s]         Leaf  : target=0.200ns count=63 avg=0.149ns sd=0.051ns min=0.046ns max=0.211ns {14 <= 0.120ns, 2 <= 0.160ns, 34 <= 0.180ns, 8 <= 0.190ns, 2 <= 0.200ns} {2 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 03:47:39    409s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[01/24 03:47:39    409s]          Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
[01/24 03:47:39    409s]          ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 5 TLATNTSCAX3: 30 TLATNTSCAX2: 17 
[01/24 03:47:39    409s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 1036954020106281923 7049355400502426919
[01/24 03:47:39    409s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[01/24 03:47:39    409s]         delay calculator: calls=21404, total_wall_time=1.114s, mean_wall_time=0.052ms
[01/24 03:47:39    409s]         legalizer: calls=5300, total_wall_time=0.113s, mean_wall_time=0.021ms
[01/24 03:47:39    409s]         steiner router: calls=12913, total_wall_time=2.342s, mean_wall_time=0.181ms
[01/24 03:47:39    409s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[01/24 03:47:39    409s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.382, max=0.580], skew [0.198 vs 0.200]
[01/24 03:47:39    409s]             min path sink: count_cycle_reg[20]/CK
[01/24 03:47:39    409s]             max path sink: reg_op1_reg[28]/CK
[01/24 03:47:39    409s]       Skew group summary after 'PostConditioning Fixing DRVs':
[01/24 03:47:39    409s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.382, max=0.580], skew [0.198 vs 0.200]
[01/24 03:47:39    409s]       Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:39    409s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/24 03:47:39    409s]     Buffering to fix DRVs...
[01/24 03:47:39    409s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[01/24 03:47:39    409s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/24 03:47:39    410s]     Inserted 6 buffers and inverters.
[01/24 03:47:39    410s]     success count. Default: 0, QS: 0, QD: 3, FS: 0, MQS: 0
[01/24 03:47:39    410s]     CCOpt-PostConditioning: nets considered: 67, nets tested: 67, nets violation detected: 4, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 4, nets unsuccessful: 1, buffered: 3
[01/24 03:47:39    410s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[01/24 03:47:39    410s]       cell counts      : b=14, i=0, icg=58, dcg=0, l=0, total=72
[01/24 03:47:39    410s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:47:39    410s]       misc counts      : r=1, pp=0
[01/24 03:47:39    410s]       cell areas       : b=28.728um^2, i=0.000um^2, icg=403.560um^2, dcg=0.000um^2, l=0.000um^2, total=432.288um^2
[01/24 03:47:39    410s]       cell capacitance : b=0.004pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.017pF
[01/24 03:47:39    410s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:47:39    410s]       wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.743pF, total=0.809pF
[01/24 03:47:39    410s]       wire lengths     : top=0.000um, trunk=721.125um, leaf=9662.850um, total=10383.975um
[01/24 03:47:39    410s]       hp wire lengths  : top=0.000um, trunk=441.610um, leaf=5962.740um, total=6404.350um
[01/24 03:47:39    410s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[01/24 03:47:39    410s]       Remaining Transition : {count=1, worst=[0.010ns]} avg=0.010ns sd=0.000ns sum=0.010ns
[01/24 03:47:39    410s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[01/24 03:47:39    410s]       Trunk : target=0.200ns count=7 avg=0.108ns sd=0.074ns min=0.028ns max=0.210ns {3 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 03:47:39    410s]       Leaf  : target=0.200ns count=66 avg=0.146ns sd=0.052ns min=0.042ns max=0.197ns {16 <= 0.120ns, 2 <= 0.160ns, 34 <= 0.180ns, 9 <= 0.190ns, 5 <= 0.200ns}
[01/24 03:47:39    410s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[01/24 03:47:39    410s]        Bufs: CLKBUFX4: 6 CLKBUFX3: 2 CLKBUFX2: 4 BUFX2: 2 
[01/24 03:47:39    410s]        ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 5 TLATNTSCAX3: 30 TLATNTSCAX2: 17 
[01/24 03:47:39    410s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 13045953631873864004 12049082009110884758
[01/24 03:47:39    410s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[01/24 03:47:39    410s]       delay calculator: calls=22199, total_wall_time=1.137s, mean_wall_time=0.051ms
[01/24 03:47:39    410s]       legalizer: calls=5340, total_wall_time=0.114s, mean_wall_time=0.021ms
[01/24 03:47:39    410s]       steiner router: calls=13347, total_wall_time=2.346s, mean_wall_time=0.176ms
[01/24 03:47:39    410s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[01/24 03:47:39    410s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.580, avg=0.535, sd=0.046], skew [0.199 vs 0.200], 100% {0.381, 0.580} (wid=0.005 ws=0.004) (gid=0.576 gs=0.197)
[01/24 03:47:39    410s]           min path sink: count_cycle_reg[20]/CK
[01/24 03:47:39    410s]           max path sink: reg_op1_reg[28]/CK
[01/24 03:47:39    410s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[01/24 03:47:39    410s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.580, avg=0.535, sd=0.046], skew [0.199 vs 0.200], 100% {0.381, 0.580} (wid=0.005 ws=0.004) (gid=0.576 gs=0.197)
[01/24 03:47:39    410s]     Buffering to fix DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
[01/24 03:47:39    410s]     
[01/24 03:47:39    410s]     Slew Diagnostics: After DRV fixing
[01/24 03:47:39    410s]     ==================================
[01/24 03:47:39    410s]     
[01/24 03:47:39    410s]     Global Causes:
[01/24 03:47:39    410s]     
[01/24 03:47:39    410s]     -----
[01/24 03:47:39    410s]     Cause
[01/24 03:47:39    410s]     -----
[01/24 03:47:39    410s]       (empty table)
[01/24 03:47:39    410s]     -----
[01/24 03:47:39    410s]     
[01/24 03:47:39    410s]     Top 5 overslews:
[01/24 03:47:39    410s]     
[01/24 03:47:39    410s]     -------------------------------------------------------------------------------
[01/24 03:47:39    410s]     Overslew    Causes                                        Driving Pin
[01/24 03:47:39    410s]     -------------------------------------------------------------------------------
[01/24 03:47:39    410s]     0.010ns     1. Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00006/Y
[01/24 03:47:39    410s]        -        2. Skew would be damaged                                -
[01/24 03:47:39    410s]     -------------------------------------------------------------------------------
[01/24 03:47:39    410s]     
[01/24 03:47:39    410s]     Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[01/24 03:47:39    410s]     
[01/24 03:47:39    410s]     ------------------------------------------
[01/24 03:47:39    410s]     Cause                           Occurences
[01/24 03:47:39    410s]     ------------------------------------------
[01/24 03:47:39    410s]     Inst already optimally sized        1
[01/24 03:47:39    410s]     Skew would be damaged               1
[01/24 03:47:39    410s]     ------------------------------------------
[01/24 03:47:39    410s]     
[01/24 03:47:39    410s]     Violation diagnostics counts from the 1 nodes that have violations:
[01/24 03:47:39    410s]     
[01/24 03:47:39    410s]     ------------------------------------------
[01/24 03:47:39    410s]     Cause                           Occurences
[01/24 03:47:39    410s]     ------------------------------------------
[01/24 03:47:39    410s]     Inst already optimally sized        1
[01/24 03:47:39    410s]     Skew would be damaged               1
[01/24 03:47:39    410s]     ------------------------------------------
[01/24 03:47:39    410s]     
[01/24 03:47:39    410s]     PostConditioning Fixing Skew by cell sizing...
[01/24 03:47:39    410s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 13045953631873864004 12049082009110884758
[01/24 03:47:39    410s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[01/24 03:47:39    410s]         delay calculator: calls=22199, total_wall_time=1.137s, mean_wall_time=0.051ms
[01/24 03:47:39    410s]         legalizer: calls=5340, total_wall_time=0.114s, mean_wall_time=0.021ms
[01/24 03:47:39    410s]         steiner router: calls=13347, total_wall_time=2.346s, mean_wall_time=0.176ms
[01/24 03:47:39    410s]       Path optimization required 0 stage delay updates 
[01/24 03:47:39    410s]       Resized 0 clock insts to decrease delay.
[01/24 03:47:39    410s]       Fixing short paths with downsize only
[01/24 03:47:39    410s]       Path optimization required 0 stage delay updates 
[01/24 03:47:39    410s]       Resized 0 clock insts to increase delay.
[01/24 03:47:39    410s]       
[01/24 03:47:39    410s]       Statistics: Fix Skew (cell sizing):
[01/24 03:47:39    410s]       ===================================
[01/24 03:47:39    410s]       
[01/24 03:47:39    410s]       Cell changes by Net Type:
[01/24 03:47:39    410s]       
[01/24 03:47:39    410s]       -------------------------------------------------------------------------------------------------
[01/24 03:47:39    410s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[01/24 03:47:39    410s]       -------------------------------------------------------------------------------------------------
[01/24 03:47:39    410s]       top                0            0           0            0                    0                0
[01/24 03:47:39    410s]       trunk              0            0           0            0                    0                0
[01/24 03:47:39    410s]       leaf               0            0           0            0                    0                0
[01/24 03:47:39    410s]       -------------------------------------------------------------------------------------------------
[01/24 03:47:39    410s]       Total              0            0           0            0                    0                0
[01/24 03:47:39    410s]       -------------------------------------------------------------------------------------------------
[01/24 03:47:39    410s]       
[01/24 03:47:39    410s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[01/24 03:47:39    410s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[01/24 03:47:39    410s]       
[01/24 03:47:39    410s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[01/24 03:47:39    410s]         cell counts      : b=14, i=0, icg=58, dcg=0, l=0, total=72
[01/24 03:47:39    410s]         sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:47:39    410s]         misc counts      : r=1, pp=0
[01/24 03:47:39    410s]         cell areas       : b=28.728um^2, i=0.000um^2, icg=403.560um^2, dcg=0.000um^2, l=0.000um^2, total=432.288um^2
[01/24 03:47:39    410s]         cell capacitance : b=0.004pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.017pF
[01/24 03:47:39    410s]         sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:47:39    410s]         wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.743pF, total=0.809pF
[01/24 03:47:39    410s]         wire lengths     : top=0.000um, trunk=721.125um, leaf=9662.850um, total=10383.975um
[01/24 03:47:39    410s]         hp wire lengths  : top=0.000um, trunk=441.610um, leaf=5962.740um, total=6404.350um
[01/24 03:47:39    410s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[01/24 03:47:39    410s]         Remaining Transition : {count=1, worst=[0.010ns]} avg=0.010ns sd=0.000ns sum=0.010ns
[01/24 03:47:39    410s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[01/24 03:47:39    410s]         Trunk : target=0.200ns count=7 avg=0.108ns sd=0.074ns min=0.028ns max=0.210ns {3 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 03:47:39    410s]         Leaf  : target=0.200ns count=66 avg=0.146ns sd=0.052ns min=0.042ns max=0.197ns {16 <= 0.120ns, 2 <= 0.160ns, 34 <= 0.180ns, 9 <= 0.190ns, 5 <= 0.200ns}
[01/24 03:47:39    410s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[01/24 03:47:39    410s]          Bufs: CLKBUFX4: 6 CLKBUFX3: 2 CLKBUFX2: 4 BUFX2: 2 
[01/24 03:47:39    410s]          ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 5 TLATNTSCAX3: 30 TLATNTSCAX2: 17 
[01/24 03:47:39    410s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 13045953631873864004 12049082009110884758
[01/24 03:47:39    410s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[01/24 03:47:39    410s]         delay calculator: calls=22199, total_wall_time=1.137s, mean_wall_time=0.051ms
[01/24 03:47:39    410s]         legalizer: calls=5340, total_wall_time=0.114s, mean_wall_time=0.021ms
[01/24 03:47:39    410s]         steiner router: calls=13347, total_wall_time=2.346s, mean_wall_time=0.176ms
[01/24 03:47:39    410s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[01/24 03:47:39    410s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.580, avg=0.535, sd=0.046], skew [0.199 vs 0.200], 100% {0.381, 0.580} (wid=0.005 ws=0.004) (gid=0.576 gs=0.197)
[01/24 03:47:39    410s]             min path sink: count_cycle_reg[20]/CK
[01/24 03:47:39    410s]             max path sink: reg_op1_reg[28]/CK
[01/24 03:47:39    410s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[01/24 03:47:39    410s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.580, avg=0.535, sd=0.046], skew [0.199 vs 0.200], 100% {0.381, 0.580} (wid=0.005 ws=0.004) (gid=0.576 gs=0.197)
[01/24 03:47:39    410s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 03:47:39    410s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:39    410s]     Reconnecting optimized routes...
[01/24 03:47:39    410s]     Reset timing graph...
[01/24 03:47:39    410s] Ignoring AAE DB Resetting ...
[01/24 03:47:39    410s]     Reset timing graph done.
[01/24 03:47:39    410s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:39    410s]     Leaving CCOpt scope - Cleaning up placement interface...
[01/24 03:47:39    410s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2239.2M, EPOCH TIME: 1706060859.805799
[01/24 03:47:39    410s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1961).
[01/24 03:47:39    410s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:39    410s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:39    410s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:39    410s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.027, MEM:2198.2M, EPOCH TIME: 1706060859.832910
[01/24 03:47:39    410s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:39    410s]     Leaving CCOpt scope - ClockRefiner...
[01/24 03:47:39    410s]     Assigned high priority to 6 instances.
[01/24 03:47:39    410s]     Soft fixed 72 clock instances.
[01/24 03:47:39    410s]     Performing Single Pass Refine Place.
[01/24 03:47:39    410s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[01/24 03:47:39    410s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2198.2M, EPOCH TIME: 1706060859.849125
[01/24 03:47:39    410s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2198.2M, EPOCH TIME: 1706060859.849292
[01/24 03:47:39    410s] Processing tracks to init pin-track alignment.
[01/24 03:47:39    410s] z: 2, totalTracks: 1
[01/24 03:47:39    410s] z: 4, totalTracks: 1
[01/24 03:47:39    410s] z: 6, totalTracks: 1
[01/24 03:47:39    410s] z: 8, totalTracks: 1
[01/24 03:47:39    410s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:47:39    410s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2198.2M, EPOCH TIME: 1706060859.858544
[01/24 03:47:39    410s] Info: 72 insts are soft-fixed.
[01/24 03:47:39    410s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:39    410s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:39    410s] 
[01/24 03:47:39    410s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:47:39    410s] OPERPROF:       Starting CMU at level 4, MEM:2198.2M, EPOCH TIME: 1706060859.890576
[01/24 03:47:39    410s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2198.2M, EPOCH TIME: 1706060859.891772
[01/24 03:47:39    410s] 
[01/24 03:47:39    410s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:47:39    410s] Info: 72 insts are soft-fixed.
[01/24 03:47:39    410s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.035, MEM:2198.2M, EPOCH TIME: 1706060859.893377
[01/24 03:47:39    410s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2198.2M, EPOCH TIME: 1706060859.893459
[01/24 03:47:39    410s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2198.2M, EPOCH TIME: 1706060859.893521
[01/24 03:47:39    410s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2198.2MB).
[01/24 03:47:39    410s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.046, MEM:2198.2M, EPOCH TIME: 1706060859.895204
[01/24 03:47:39    410s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.046, MEM:2198.2M, EPOCH TIME: 1706060859.895262
[01/24 03:47:39    410s] TDRefine: refinePlace mode is spiral
[01/24 03:47:39    410s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28723.13
[01/24 03:47:39    410s] OPERPROF: Starting RefinePlace at level 1, MEM:2198.2M, EPOCH TIME: 1706060859.895343
[01/24 03:47:39    410s] *** Starting refinePlace (0:06:51 mem=2198.2M) ***
[01/24 03:47:39    410s] Total net bbox length = 1.509e+05 (8.223e+04 6.866e+04) (ext = 1.031e+04)
[01/24 03:47:39    410s] 
[01/24 03:47:39    410s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:47:39    410s] Info: 72 insts are soft-fixed.
[01/24 03:47:39    410s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:47:39    410s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:47:39    410s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:47:39    410s] (I)      Default pattern map key = picorv32_default.
[01/24 03:47:39    410s] (I)      Default pattern map key = picorv32_default.
[01/24 03:47:39    410s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2198.2M, EPOCH TIME: 1706060859.912944
[01/24 03:47:39    410s] Starting refinePlace ...
[01/24 03:47:39    410s] (I)      Default pattern map key = picorv32_default.
[01/24 03:47:39    410s] One DDP V2 for no tweak run.
[01/24 03:47:39    410s] (I)      Default pattern map key = picorv32_default.
[01/24 03:47:39    410s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2198.2M, EPOCH TIME: 1706060859.936117
[01/24 03:47:39    410s] DDP initSite1 nrRow 114 nrJob 114
[01/24 03:47:39    410s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2198.2M, EPOCH TIME: 1706060859.936219
[01/24 03:47:39    410s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2198.2M, EPOCH TIME: 1706060859.936404
[01/24 03:47:39    410s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2198.2M, EPOCH TIME: 1706060859.936464
[01/24 03:47:39    410s] DDP markSite nrRow 114 nrJob 114
[01/24 03:47:39    410s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.010, REAL:0.000, MEM:2198.2M, EPOCH TIME: 1706060859.936878
[01/24 03:47:39    410s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.010, REAL:0.001, MEM:2198.2M, EPOCH TIME: 1706060859.936952
[01/24 03:47:39    410s]   Spread Effort: high, standalone mode, useDDP on.
[01/24 03:47:39    410s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2198.2MB) @(0:06:51 - 0:06:51).
[01/24 03:47:39    410s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:47:39    410s] wireLenOptFixPriorityInst 1961 inst fixed
[01/24 03:47:39    410s] 
[01/24 03:47:39    410s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/24 03:47:40    410s] Move report: legalization moves 17 insts, mean move: 1.56 um, max move: 4.60 um spiral
[01/24 03:47:40    410s] 	Max move on inst (g70994__1881): (74.00, 117.61) --> (78.60, 117.61)
[01/24 03:47:40    410s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:01.0)
[01/24 03:47:40    410s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:47:40    410s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=2201.2MB) @(0:06:51 - 0:06:51).
[01/24 03:47:40    410s] Move report: Detail placement moves 17 insts, mean move: 1.56 um, max move: 4.60 um 
[01/24 03:47:40    410s] 	Max move on inst (g70994__1881): (74.00, 117.61) --> (78.60, 117.61)
[01/24 03:47:40    410s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2201.2MB
[01/24 03:47:40    410s] Statistics of distance of Instance movement in refine placement:
[01/24 03:47:40    410s]   maximum (X+Y) =         4.60 um
[01/24 03:47:40    410s]   inst (g70994__1881) with max move: (74, 117.61) -> (78.6, 117.61)
[01/24 03:47:40    410s]   mean    (X+Y) =         1.56 um
[01/24 03:47:40    410s] Summary Report:
[01/24 03:47:40    410s] Instances move: 17 (out of 9190 movable)
[01/24 03:47:40    410s] Instances flipped: 0
[01/24 03:47:40    410s] Mean displacement: 1.56 um
[01/24 03:47:40    410s] Max displacement: 4.60 um (Instance: g70994__1881) (74, 117.61) -> (78.6, 117.61)
[01/24 03:47:40    410s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: OAI2BB1X1
[01/24 03:47:40    410s] 	Violation at original loc: Placement Blockage Violation
[01/24 03:47:40    410s] Total instances moved : 17
[01/24 03:47:40    410s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.240, REAL:0.237, MEM:2201.2M, EPOCH TIME: 1706060860.149459
[01/24 03:47:40    410s] Total net bbox length = 1.509e+05 (8.225e+04 6.867e+04) (ext = 1.031e+04)
[01/24 03:47:40    410s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2201.2MB
[01/24 03:47:40    410s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=2201.2MB) @(0:06:51 - 0:06:51).
[01/24 03:47:40    410s] *** Finished refinePlace (0:06:51 mem=2201.2M) ***
[01/24 03:47:40    410s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28723.13
[01/24 03:47:40    410s] OPERPROF: Finished RefinePlace at level 1, CPU:0.270, REAL:0.258, MEM:2201.2M, EPOCH TIME: 1706060860.153548
[01/24 03:47:40    410s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2201.2M, EPOCH TIME: 1706060860.153615
[01/24 03:47:40    410s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9190).
[01/24 03:47:40    410s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:40    410s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:40    410s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:40    410s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.028, MEM:2198.2M, EPOCH TIME: 1706060860.181538
[01/24 03:47:40    410s]     ClockRefiner summary
[01/24 03:47:40    410s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2033).
[01/24 03:47:40    410s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 72).
[01/24 03:47:40    410s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1961).
[01/24 03:47:40    410s]     Restoring pStatusCts on 72 clock instances.
[01/24 03:47:40    410s]     Revert refine place priority changes on 0 instances.
[01/24 03:47:40    410s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/24 03:47:40    410s]     Set dirty flag on 24 instances, 14 nets
[01/24 03:47:40    410s]   PostConditioning done.
[01/24 03:47:40    410s] Net route status summary:
[01/24 03:47:40    410s]   Clock:        73 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=73, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 03:47:40    410s]   Non-clock: 10296 (unrouted=242, trialRouted=10054, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=240, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 03:47:40    410s]   Update timing and DAG stats after post-conditioning...
[01/24 03:47:40    410s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:47:40    410s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/24 03:47:40    410s] End AAE Lib Interpolated Model. (MEM=2198.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:47:40    411s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:47:40    411s]   Clock DAG stats after post-conditioning:
[01/24 03:47:40    411s]     cell counts      : b=14, i=0, icg=58, dcg=0, l=0, total=72
[01/24 03:47:40    411s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:47:40    411s]     misc counts      : r=1, pp=0
[01/24 03:47:40    411s]     cell areas       : b=28.728um^2, i=0.000um^2, icg=403.560um^2, dcg=0.000um^2, l=0.000um^2, total=432.288um^2
[01/24 03:47:40    411s]     cell capacitance : b=0.004pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.017pF
[01/24 03:47:40    411s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:47:40    411s]     wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.743pF, total=0.809pF
[01/24 03:47:40    411s]     wire lengths     : top=0.000um, trunk=734.335um, leaf=9672.245um, total=10406.580um
[01/24 03:47:40    411s]     hp wire lengths  : top=0.000um, trunk=441.610um, leaf=5962.740um, total=6404.350um
[01/24 03:47:40    411s]   Clock DAG net violations after post-conditioning:
[01/24 03:47:40    411s]     Remaining Transition : {count=1, worst=[0.010ns]} avg=0.010ns sd=0.000ns sum=0.010ns
[01/24 03:47:40    411s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[01/24 03:47:40    411s]     Trunk : target=0.200ns count=7 avg=0.108ns sd=0.074ns min=0.028ns max=0.210ns {3 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 03:47:40    411s]     Leaf  : target=0.200ns count=66 avg=0.146ns sd=0.052ns min=0.042ns max=0.197ns {16 <= 0.120ns, 2 <= 0.160ns, 34 <= 0.180ns, 9 <= 0.190ns, 5 <= 0.200ns}
[01/24 03:47:40    411s]   Clock DAG library cell distribution after post-conditioning {count}:
[01/24 03:47:40    411s]      Bufs: CLKBUFX4: 6 CLKBUFX3: 2 CLKBUFX2: 4 BUFX2: 2 
[01/24 03:47:40    411s]      ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 5 TLATNTSCAX3: 30 TLATNTSCAX2: 17 
[01/24 03:47:40    411s]   Clock DAG hash after post-conditioning: 13045953631873864004 12049082009110884758
[01/24 03:47:40    411s]   CTS services accumulated run-time stats after post-conditioning:
[01/24 03:47:40    411s]     delay calculator: calls=22272, total_wall_time=1.141s, mean_wall_time=0.051ms
[01/24 03:47:40    411s]     legalizer: calls=5340, total_wall_time=0.114s, mean_wall_time=0.021ms
[01/24 03:47:40    411s]     steiner router: calls=13347, total_wall_time=2.346s, mean_wall_time=0.176ms
[01/24 03:47:40    411s]   Primary reporting skew groups after post-conditioning:
[01/24 03:47:40    411s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.580, avg=0.535, sd=0.046], skew [0.199 vs 0.200], 100% {0.381, 0.580} (wid=0.005 ws=0.004) (gid=0.576 gs=0.197)
[01/24 03:47:40    411s]         min path sink: count_cycle_reg[20]/CK
[01/24 03:47:40    411s]         max path sink: reg_op1_reg[28]/CK
[01/24 03:47:40    411s]   Skew group summary after post-conditioning:
[01/24 03:47:40    411s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.580, avg=0.535, sd=0.046], skew [0.199 vs 0.200], 100% {0.381, 0.580} (wid=0.005 ws=0.004) (gid=0.576 gs=0.197)
[01/24 03:47:40    411s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.6 real=0:00:01.6)
[01/24 03:47:40    411s]   Setting CTS place status to fixed for clock tree and sinks.
[01/24 03:47:40    411s]   numClockCells = 74, numClockCellsFixed = 74, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[01/24 03:47:40    411s]   Post-balance tidy up or trial balance steps...
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   Clock DAG stats at end of CTS:
[01/24 03:47:40    411s]   ==============================
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   ---------------------------------------------------------
[01/24 03:47:40    411s]   Cell type                 Count    Area       Capacitance
[01/24 03:47:40    411s]   ---------------------------------------------------------
[01/24 03:47:40    411s]   Buffers                    14       28.728       0.004
[01/24 03:47:40    411s]   Inverters                   0        0.000       0.000
[01/24 03:47:40    411s]   Integrated Clock Gates     58      403.560       0.012
[01/24 03:47:40    411s]   Discrete Clock Gates        0        0.000       0.000
[01/24 03:47:40    411s]   Clock Logic                 0        0.000       0.000
[01/24 03:47:40    411s]   All                        72      432.288       0.017
[01/24 03:47:40    411s]   ---------------------------------------------------------
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   Clock DAG sink counts at end of CTS:
[01/24 03:47:40    411s]   ====================================
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   -------------------------
[01/24 03:47:40    411s]   Sink type           Count
[01/24 03:47:40    411s]   -------------------------
[01/24 03:47:40    411s]   Regular             1961
[01/24 03:47:40    411s]   Enable Latch           0
[01/24 03:47:40    411s]   Load Capacitance       0
[01/24 03:47:40    411s]   Antenna Diode          0
[01/24 03:47:40    411s]   Node Sink              0
[01/24 03:47:40    411s]   Total               1961
[01/24 03:47:40    411s]   -------------------------
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   Clock DAG wire lengths at end of CTS:
[01/24 03:47:40    411s]   =====================================
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   --------------------
[01/24 03:47:40    411s]   Type     Wire Length
[01/24 03:47:40    411s]   --------------------
[01/24 03:47:40    411s]   Top           0.000
[01/24 03:47:40    411s]   Trunk       734.335
[01/24 03:47:40    411s]   Leaf       9672.245
[01/24 03:47:40    411s]   Total     10406.580
[01/24 03:47:40    411s]   --------------------
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   Clock DAG hp wire lengths at end of CTS:
[01/24 03:47:40    411s]   ========================================
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   -----------------------
[01/24 03:47:40    411s]   Type     hp Wire Length
[01/24 03:47:40    411s]   -----------------------
[01/24 03:47:40    411s]   Top            0.000
[01/24 03:47:40    411s]   Trunk        441.610
[01/24 03:47:40    411s]   Leaf        5962.740
[01/24 03:47:40    411s]   Total       6404.350
[01/24 03:47:40    411s]   -----------------------
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   Clock DAG capacitances at end of CTS:
[01/24 03:47:40    411s]   =====================================
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   --------------------------------
[01/24 03:47:40    411s]   Type     Gate     Wire     Total
[01/24 03:47:40    411s]   --------------------------------
[01/24 03:47:40    411s]   Top      0.000    0.000    0.000
[01/24 03:47:40    411s]   Trunk    0.017    0.066    0.083
[01/24 03:47:40    411s]   Leaf     0.413    0.743    1.156
[01/24 03:47:40    411s]   Total    0.429    0.809    1.238
[01/24 03:47:40    411s]   --------------------------------
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   Clock DAG sink capacitances at end of CTS:
[01/24 03:47:40    411s]   ==========================================
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   -----------------------------------------------
[01/24 03:47:40    411s]   Total    Average    Std. Dev.    Min      Max
[01/24 03:47:40    411s]   -----------------------------------------------
[01/24 03:47:40    411s]   0.413     0.000       0.000      0.000    0.000
[01/24 03:47:40    411s]   -----------------------------------------------
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   Clock DAG net violations at end of CTS:
[01/24 03:47:40    411s]   =======================================
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   --------------------------------------------------------------------------------------------
[01/24 03:47:40    411s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[01/24 03:47:40    411s]   --------------------------------------------------------------------------------------------
[01/24 03:47:40    411s]   Remaining Transition    ns         1       0.010       0.000      0.010    [0.010]
[01/24 03:47:40    411s]   --------------------------------------------------------------------------------------------
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   Clock DAG primary half-corner transition distribution at end of CTS:
[01/24 03:47:40    411s]   ====================================================================
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:47:40    411s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
[01/24 03:47:40    411s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:47:40    411s]   Trunk       0.200       7       0.108       0.074      0.028    0.210    {3 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}      {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 03:47:40    411s]   Leaf        0.200      66       0.146       0.052      0.042    0.197    {16 <= 0.120ns, 2 <= 0.160ns, 34 <= 0.180ns, 9 <= 0.190ns, 5 <= 0.200ns}                                      -
[01/24 03:47:40    411s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   Clock DAG library cell distribution at end of CTS:
[01/24 03:47:40    411s]   ==================================================
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   --------------------------------------------
[01/24 03:47:40    411s]   Name           Type      Inst     Inst Area 
[01/24 03:47:40    411s]                            Count    (um^2)
[01/24 03:47:40    411s]   --------------------------------------------
[01/24 03:47:40    411s]   CLKBUFX4       buffer      6        14.364
[01/24 03:47:40    411s]   CLKBUFX3       buffer      2         4.104
[01/24 03:47:40    411s]   CLKBUFX2       buffer      4         6.840
[01/24 03:47:40    411s]   BUFX2          buffer      2         3.420
[01/24 03:47:40    411s]   TLATNTSCAX8    icg         2        17.784
[01/24 03:47:40    411s]   TLATNTSCAX6    icg         4        34.200
[01/24 03:47:40    411s]   TLATNTSCAX4    icg         5        35.910
[01/24 03:47:40    411s]   TLATNTSCAX3    icg        30       205.200
[01/24 03:47:40    411s]   TLATNTSCAX2    icg        17       110.466
[01/24 03:47:40    411s]   --------------------------------------------
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   Clock DAG hash at end of CTS: 13045953631873864004 12049082009110884758
[01/24 03:47:40    411s]   CTS services accumulated run-time stats at end of CTS:
[01/24 03:47:40    411s]     delay calculator: calls=22272, total_wall_time=1.141s, mean_wall_time=0.051ms
[01/24 03:47:40    411s]     legalizer: calls=5340, total_wall_time=0.114s, mean_wall_time=0.021ms
[01/24 03:47:40    411s]     steiner router: calls=13347, total_wall_time=2.346s, mean_wall_time=0.176ms
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   Primary reporting skew groups summary at end of CTS:
[01/24 03:47:40    411s]   ====================================================
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:47:40    411s]   Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[01/24 03:47:40    411s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:47:40    411s]   default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.381     0.580     0.199       0.200         0.004           0.002           0.535        0.046     100% {0.381, 0.580}
[01/24 03:47:40    411s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   Skew group summary at end of CTS:
[01/24 03:47:40    411s]   =================================
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:47:40    411s]   Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[01/24 03:47:40    411s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:47:40    411s]   default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.381     0.580     0.199       0.200         0.004           0.002           0.535        0.046     100% {0.381, 0.580}
[01/24 03:47:40    411s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   Found a total of 36 clock tree pins with a slew violation.
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   Slew violation summary across all clock trees - Top 10 violating pins:
[01/24 03:47:40    411s]   ======================================================================
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   Target and measured clock slews (in ns):
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   ------------------------------------------------------------------------------------------------------------------------------
[01/24 03:47:40    411s]   Half corner                             Violation  Slew    Slew      Dont   Ideal  Target    Pin
[01/24 03:47:40    411s]                                           amount     target  achieved  touch  net?   source    
[01/24 03:47:40    411s]                                                                        net?                    
[01/24 03:47:40    411s]   ------------------------------------------------------------------------------------------------------------------------------
[01/24 03:47:40    411s]   default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  RC_CG_HIER_INST31/RC_CGIC_INST/CK
[01/24 03:47:40    411s]   default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  RC_CG_HIER_INST32/RC_CGIC_INST/CK
[01/24 03:47:40    411s]   default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  RC_CG_HIER_INST33/RC_CGIC_INST/CK
[01/24 03:47:40    411s]   default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  RC_CG_HIER_INST34/RC_CGIC_INST/CK
[01/24 03:47:40    411s]   default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  RC_CG_HIER_INST35/RC_CGIC_INST/CK
[01/24 03:47:40    411s]   default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  RC_CG_HIER_INST36/RC_CGIC_INST/CK
[01/24 03:47:40    411s]   default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  RC_CG_HIER_INST37/RC_CGIC_INST/CK
[01/24 03:47:40    411s]   default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  RC_CG_HIER_INST38/RC_CGIC_INST/CK
[01/24 03:47:40    411s]   default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  RC_CG_HIER_INST45/RC_CGIC_INST/CK
[01/24 03:47:40    411s]   default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  CTS_ccl_a_buf_00006/Y
[01/24 03:47:40    411s]   ------------------------------------------------------------------------------------------------------------------------------
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   Target sources:
[01/24 03:47:40    411s]   auto extracted - target was extracted from SDC.
[01/24 03:47:40    411s]   auto computed - target was computed when balancing trees.
[01/24 03:47:40    411s]   explicit - target is explicitly set via target_max_trans property.
[01/24 03:47:40    411s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[01/24 03:47:40    411s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   Found 0 pins on nets marked dont_touch that have slew violations.
[01/24 03:47:40    411s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[01/24 03:47:40    411s]   Found 0 pins on nets marked ideal_network that have slew violations.
[01/24 03:47:40    411s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   
[01/24 03:47:40    411s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:47:40    411s] Synthesizing clock trees done.
[01/24 03:47:40    411s] Tidy Up And Update Timing...
[01/24 03:47:40    411s] External - Set all clocks to propagated mode...
[01/24 03:47:40    411s] Innovus updating I/O latencies
[01/24 03:47:40    411s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 03:47:40    411s] #################################################################################
[01/24 03:47:40    411s] # Design Stage: PreRoute
[01/24 03:47:40    411s] # Design Name: picorv32
[01/24 03:47:40    411s] # Design Mode: 45nm
[01/24 03:47:40    411s] # Analysis Mode: MMMC Non-OCV 
[01/24 03:47:40    411s] # Parasitics Mode: No SPEF/RCDB 
[01/24 03:47:40    411s] # Signoff Settings: SI Off 
[01/24 03:47:40    411s] #################################################################################
[01/24 03:47:41    411s] Calculate delays in Single mode...
[01/24 03:47:41    411s] Topological Sorting (REAL = 0:00:00.0, MEM = 2251.5M, InitMEM = 2251.5M)
[01/24 03:47:41    411s] Start delay calculation (fullDC) (1 T). (MEM=2251.46)
[01/24 03:47:41    411s] End AAE Lib Interpolated Model. (MEM=2262.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:47:41    412s] Total number of fetched objects 10215
[01/24 03:47:41    412s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 03:47:41    412s] End delay calculation. (MEM=2286.67 CPU=0:00:00.2 REAL=0:00:00.0)
[01/24 03:47:41    412s] End delay calculation (fullDC). (MEM=2286.67 CPU=0:00:00.5 REAL=0:00:00.0)
[01/24 03:47:41    412s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 2286.7M) ***
[01/24 03:47:41    412s] Setting all clocks to propagated mode.
[01/24 03:47:41    412s] External - Set all clocks to propagated mode done. (took cpu=0:00:01.4 real=0:00:01.4)
[01/24 03:47:41    412s] Clock DAG stats after update timingGraph:
[01/24 03:47:41    412s]   cell counts      : b=14, i=0, icg=58, dcg=0, l=0, total=72
[01/24 03:47:41    412s]   sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 03:47:41    412s]   misc counts      : r=1, pp=0
[01/24 03:47:41    412s]   cell areas       : b=28.728um^2, i=0.000um^2, icg=403.560um^2, dcg=0.000um^2, l=0.000um^2, total=432.288um^2
[01/24 03:47:41    412s]   cell capacitance : b=0.004pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.017pF
[01/24 03:47:41    412s]   sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 03:47:41    412s]   wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.743pF, total=0.809pF
[01/24 03:47:41    412s]   wire lengths     : top=0.000um, trunk=734.335um, leaf=9672.245um, total=10406.580um
[01/24 03:47:41    412s]   hp wire lengths  : top=0.000um, trunk=441.610um, leaf=5962.740um, total=6404.350um
[01/24 03:47:41    412s] Clock DAG net violations after update timingGraph:
[01/24 03:47:41    412s]   Remaining Transition : {count=1, worst=[0.010ns]} avg=0.010ns sd=0.000ns sum=0.010ns
[01/24 03:47:41    412s] Clock DAG primary half-corner transition distribution after update timingGraph:
[01/24 03:47:41    412s]   Trunk : target=0.200ns count=7 avg=0.108ns sd=0.074ns min=0.028ns max=0.210ns {3 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 03:47:41    412s]   Leaf  : target=0.200ns count=66 avg=0.146ns sd=0.052ns min=0.042ns max=0.197ns {16 <= 0.120ns, 2 <= 0.160ns, 34 <= 0.180ns, 9 <= 0.190ns, 5 <= 0.200ns}
[01/24 03:47:41    412s] Clock DAG library cell distribution after update timingGraph {count}:
[01/24 03:47:41    412s]    Bufs: CLKBUFX4: 6 CLKBUFX3: 2 CLKBUFX2: 4 BUFX2: 2 
[01/24 03:47:41    412s]    ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 5 TLATNTSCAX3: 30 TLATNTSCAX2: 17 
[01/24 03:47:41    412s] Clock DAG hash after update timingGraph: 13045953631873864004 12049082009110884758
[01/24 03:47:41    412s] CTS services accumulated run-time stats after update timingGraph:
[01/24 03:47:41    412s]   delay calculator: calls=22272, total_wall_time=1.141s, mean_wall_time=0.051ms
[01/24 03:47:41    412s]   legalizer: calls=5340, total_wall_time=0.114s, mean_wall_time=0.021ms
[01/24 03:47:41    412s]   steiner router: calls=13347, total_wall_time=2.346s, mean_wall_time=0.176ms
[01/24 03:47:41    412s] Primary reporting skew groups after update timingGraph:
[01/24 03:47:41    412s]   skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.580, avg=0.535, sd=0.046], skew [0.199 vs 0.200], 100% {0.381, 0.580} (wid=0.005 ws=0.004) (gid=0.576 gs=0.197)
[01/24 03:47:41    412s]       min path sink: count_cycle_reg[20]/CK
[01/24 03:47:41    412s]       max path sink: reg_op1_reg[28]/CK
[01/24 03:47:41    412s] Skew group summary after update timingGraph:
[01/24 03:47:41    412s]   skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.580, avg=0.535, sd=0.046], skew [0.199 vs 0.200], 100% {0.381, 0.580} (wid=0.005 ws=0.004) (gid=0.576 gs=0.197)
[01/24 03:47:41    412s] Logging CTS constraint violations...
[01/24 03:47:41    412s]   Clock tree clk has 1 slew violation.
[01/24 03:47:41    412s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 36 slew violations below cell CTS_ccl_a_buf_00006 (a lib_cell CLKBUFX4) at (52.600,158.650), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00006/Y with a slew time target of 0.200ns. Achieved a slew time of 0.210ns.
[01/24 03:47:41    412s] 
[01/24 03:47:41    412s] Type 'man IMPCCOPT-1007' for more detail.
[01/24 03:47:41    412s] Logging CTS constraint violations done.
[01/24 03:47:41    412s] Tidy Up And Update Timing done. (took cpu=0:00:01.4 real=0:00:01.4)
[01/24 03:47:41    412s] Runtime done. (took cpu=0:00:51.3 real=0:00:51.4)
[01/24 03:47:41    412s] Runtime Report Coverage % = 98.6
[01/24 03:47:41    412s] Runtime Summary
[01/24 03:47:41    412s] ===============
[01/24 03:47:41    412s] Clock Runtime:  (48%) Core CTS          24.53 (Init 1.68, Construction 3.20, Implementation 16.51, eGRPC 1.15, PostConditioning 1.22, Other 0.77)
[01/24 03:47:41    412s] Clock Runtime:  (44%) CTS services      22.61 (RefinePlace 1.46, EarlyGlobalClock 0.95, NanoRoute 19.77, ExtractRC 0.43, TimingAnalysis 0.00)
[01/24 03:47:41    412s] Clock Runtime:   (6%) Other CTS          3.50 (Init 0.86, CongRepair/EGR-DP 1.28, TimingUpdate 1.37, Other 0.00)
[01/24 03:47:41    412s] Clock Runtime: (100%) Total             50.64
[01/24 03:47:41    412s] 
[01/24 03:47:41    412s] 
[01/24 03:47:41    412s] Runtime Summary:
[01/24 03:47:41    412s] ================
[01/24 03:47:41    412s] 
[01/24 03:47:41    412s] --------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:47:41    412s] wall   % time  children  called  name
[01/24 03:47:41    412s] --------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:47:41    412s] 51.37  100.00   51.37      0       
[01/24 03:47:41    412s] 51.37  100.00   50.64      1     Runtime
[01/24 03:47:41    412s]  0.13    0.25    0.13      1     CCOpt::Phase::Initialization
[01/24 03:47:41    412s]  0.13    0.25    0.13      1       Check Prerequisites
[01/24 03:47:41    412s]  0.13    0.25    0.00      1         Leaving CCOpt scope - CheckPlace
[01/24 03:47:41    412s]  2.17    4.22    2.15      1     CCOpt::Phase::PreparingToBalance
[01/24 03:47:41    412s]  0.01    0.01    0.00      1       Leaving CCOpt scope - Initializing power interface
[01/24 03:47:41    412s]  0.73    1.42    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[01/24 03:47:41    412s]  0.17    0.34    0.14      1       Legalization setup
[01/24 03:47:41    412s]  0.11    0.21    0.00      2         Leaving CCOpt scope - Initializing placement interface
[01/24 03:47:41    412s]  0.03    0.06    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[01/24 03:47:41    412s]  1.24    2.42    0.00      1       Validating CTS configuration
[01/24 03:47:41    412s]  0.00    0.00    0.00      1         Checking module port directions
[01/24 03:47:41    412s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[01/24 03:47:41    412s]  0.25    0.48    0.08      1     Preparing To Balance
[01/24 03:47:41    412s]  0.03    0.06    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[01/24 03:47:41    412s]  0.05    0.09    0.00      1       Leaving CCOpt scope - Initializing placement interface
[01/24 03:47:41    412s]  5.18   10.08    5.18      1     CCOpt::Phase::Construction
[01/24 03:47:41    412s]  3.62    7.05    3.61      1       Stage::Clustering
[01/24 03:47:41    412s]  2.01    3.92    1.93      1         Clustering
[01/24 03:47:41    412s]  0.02    0.04    0.01      1           Initialize for clustering
[01/24 03:47:41    412s]  0.01    0.02    0.00      1             Computing optimal clock node locations
[01/24 03:47:41    412s]  1.11    2.16    0.00      1           Bottom-up phase
[01/24 03:47:41    412s]  0.00    0.00    0.00      1             Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/24 03:47:41    412s]  0.80    1.56    0.76      1           Legalizing clock trees
[01/24 03:47:41    412s]  0.58    1.12    0.00      1             Leaving CCOpt scope - ClockRefiner
[01/24 03:47:41    412s]  0.03    0.06    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[01/24 03:47:41    412s]  0.05    0.10    0.00      1             Leaving CCOpt scope - Initializing placement interface
[01/24 03:47:41    412s]  0.10    0.20    0.00      1             Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/24 03:47:41    412s]  1.60    3.11    1.51      1         CongRepair After Initial Clustering
[01/24 03:47:41    412s]  1.26    2.46    1.07      1           Leaving CCOpt scope - Early Global Route
[01/24 03:47:41    412s]  0.40    0.78    0.00      1             Early Global Route - eGR only step
[01/24 03:47:41    412s]  0.67    1.30    0.00      1             Congestion Repair
[01/24 03:47:41    412s]  0.14    0.28    0.00      1           Leaving CCOpt scope - extractRC
[01/24 03:47:41    412s]  0.11    0.21    0.00      1           Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/24 03:47:41    412s]  0.29    0.56    0.29      1       Stage::DRV Fixing
[01/24 03:47:41    412s]  0.23    0.44    0.00      1         Fixing clock tree slew time and max cap violations
[01/24 03:47:41    412s]  0.06    0.12    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[01/24 03:47:41    412s]  1.27    2.47    1.26      1       Stage::Insertion Delay Reduction
[01/24 03:47:41    412s]  0.03    0.06    0.00      1         Removing unnecessary root buffering
[01/24 03:47:41    412s]  0.03    0.06    0.00      1         Removing unconstrained drivers
[01/24 03:47:41    412s]  0.08    0.15    0.00      1         Reducing insertion delay 1
[01/24 03:47:41    412s]  0.03    0.06    0.00      1         Removing longest path buffering
[01/24 03:47:41    412s]  1.09    2.13    0.00      1         Reducing insertion delay 2
[01/24 03:47:41    412s] 16.62   32.35   16.61      1     CCOpt::Phase::Implementation
[01/24 03:47:41    412s]  0.52    1.02    0.52      1       Stage::Reducing Power
[01/24 03:47:41    412s]  0.05    0.10    0.00      1         Improving clock tree routing
[01/24 03:47:41    412s]  0.42    0.82    0.01      1         Reducing clock tree power 1
[01/24 03:47:41    412s]  0.01    0.01    0.00      2           Legalizing clock trees
[01/24 03:47:41    412s]  0.04    0.09    0.00      1         Reducing clock tree power 2
[01/24 03:47:41    412s]  0.93    1.81    0.88      1       Stage::Balancing
[01/24 03:47:41    412s]  0.57    1.11    0.54      1         Approximately balancing fragments step
[01/24 03:47:41    412s]  0.25    0.50    0.00      1           Resolve constraints - Approximately balancing fragments
[01/24 03:47:41    412s]  0.05    0.09    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[01/24 03:47:41    412s]  0.04    0.09    0.00      1           Moving gates to improve sub-tree skew
[01/24 03:47:41    412s]  0.15    0.29    0.00      1           Approximately balancing fragments bottom up
[01/24 03:47:41    412s]  0.04    0.08    0.00      1           Approximately balancing fragments, wire and cell delays
[01/24 03:47:41    412s]  0.06    0.12    0.00      1         Improving fragments clock skew
[01/24 03:47:41    412s]  0.16    0.30    0.12      1         Approximately balancing step
[01/24 03:47:41    412s]  0.08    0.15    0.00      1           Resolve constraints - Approximately balancing
[01/24 03:47:41    412s]  0.04    0.09    0.00      1           Approximately balancing, wire and cell delays
[01/24 03:47:41    412s]  0.04    0.07    0.00      1         Fixing clock tree overload
[01/24 03:47:41    412s]  0.05    0.10    0.00      1         Approximately balancing paths
[01/24 03:47:41    412s] 14.99   29.19   14.93      1       Stage::Polishing
[01/24 03:47:41    412s]  0.10    0.20    0.00      1         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/24 03:47:41    412s]  0.03    0.06    0.00      1         Merging balancing drivers for power
[01/24 03:47:41    412s]  0.06    0.11    0.00      1         Improving clock skew
[01/24 03:47:41    412s] 11.90   23.16   11.76      1         Moving gates to reduce wire capacitance
[01/24 03:47:41    412s]  0.08    0.16    0.00      2           Artificially removing short and long paths
[01/24 03:47:41    412s]  2.28    4.44    0.02      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[01/24 03:47:41    412s]  0.02    0.04    0.00      1             Legalizing clock trees
[01/24 03:47:41    412s]  4.13    8.04    0.01      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[01/24 03:47:41    412s]  0.01    0.02    0.00      1             Legalizing clock trees
[01/24 03:47:41    412s]  1.57    3.05    0.01      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[01/24 03:47:41    412s]  0.01    0.02    0.00      1             Legalizing clock trees
[01/24 03:47:41    412s]  3.70    7.20    0.01      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[01/24 03:47:41    412s]  0.01    0.02    0.00      1             Legalizing clock trees
[01/24 03:47:41    412s]  0.29    0.56    0.02      1         Reducing clock tree power 3
[01/24 03:47:41    412s]  0.02    0.03    0.00      1           Artificially removing short and long paths
[01/24 03:47:41    412s]  0.00    0.01    0.00      1           Legalizing clock trees
[01/24 03:47:41    412s]  0.05    0.09    0.00      1         Improving insertion delay
[01/24 03:47:41    412s]  2.51    4.89    2.35      1         Wire Opt OverFix
[01/24 03:47:41    412s]  2.32    4.52    2.26      1           Wire Reduction extra effort
[01/24 03:47:41    412s]  0.02    0.03    0.00      1             Artificially removing short and long paths
[01/24 03:47:41    412s]  0.01    0.02    0.00      1             Global shorten wires A0
[01/24 03:47:41    412s]  1.65    3.21    0.00      2             Move For Wirelength - core
[01/24 03:47:41    412s]  0.01    0.02    0.00      1             Global shorten wires A1
[01/24 03:47:41    412s]  0.35    0.68    0.00      1             Global shorten wires B
[01/24 03:47:41    412s]  0.22    0.43    0.00      1             Move For Wirelength - branch
[01/24 03:47:41    412s]  0.03    0.05    0.03      1           Optimizing orientation
[01/24 03:47:41    412s]  0.03    0.05    0.00      1             FlipOpt
[01/24 03:47:41    412s]  0.17    0.33    0.14      1       Stage::Updating netlist
[01/24 03:47:41    412s]  0.03    0.07    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[01/24 03:47:41    412s]  0.11    0.21    0.00      1         Leaving CCOpt scope - ClockRefiner
[01/24 03:47:41    412s]  2.08    4.06    1.90      1     CCOpt::Phase::eGRPC
[01/24 03:47:41    412s]  0.45    0.87    0.35      1       Leaving CCOpt scope - Routing Tools
[01/24 03:47:41    412s]  0.35    0.69    0.00      1         Early Global Route - eGR only step
[01/24 03:47:41    412s]  0.14    0.27    0.00      1       Leaving CCOpt scope - extractRC
[01/24 03:47:41    412s]  0.05    0.09    0.00      1       Leaving CCOpt scope - Initializing placement interface
[01/24 03:47:41    412s]  0.11    0.21    0.11      1       Reset bufferability constraints
[01/24 03:47:41    412s]  0.11    0.21    0.00      1         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/24 03:47:41    412s]  0.05    0.09    0.02      1       eGRPC Moving buffers
[01/24 03:47:41    412s]  0.02    0.03    0.00      1         Violation analysis
[01/24 03:47:41    412s]  0.11    0.21    0.01      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[01/24 03:47:41    412s]  0.01    0.02    0.00      1         Artificially removing long paths
[01/24 03:47:41    412s]  0.07    0.13    0.00      1       eGRPC Fixing DRVs
[01/24 03:47:41    412s]  0.02    0.04    0.00      1       Reconnecting optimized routes
[01/24 03:47:41    412s]  0.03    0.05    0.00      1       Violation analysis
[01/24 03:47:41    412s]  0.42    0.81    0.00      1       Moving clock insts towards fanout
[01/24 03:47:41    412s]  0.03    0.06    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[01/24 03:47:41    412s]  0.44    0.86    0.00      1       Leaving CCOpt scope - ClockRefiner
[01/24 03:47:41    412s] 21.17   41.22   21.09      1     CCOpt::Phase::Routing
[01/24 03:47:41    412s] 20.84   40.57   20.70      1       Leaving CCOpt scope - Routing Tools
[01/24 03:47:41    412s]  0.32    0.63    0.00      1         Early Global Route - eGR->Nr High Frequency step
[01/24 03:47:41    412s] 19.77   38.48    0.00      1         NanoRoute
[01/24 03:47:41    412s]  0.61    1.19    0.00      1         Route Remaining Unrouted Nets
[01/24 03:47:41    412s]  0.14    0.28    0.00      1       Leaving CCOpt scope - extractRC
[01/24 03:47:41    412s]  0.10    0.20    0.00      1       Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/24 03:47:41    412s]  1.56    3.03    1.44      1     CCOpt::Phase::PostConditioning
[01/24 03:47:41    412s]  0.05    0.11    0.00      1       Leaving CCOpt scope - Initializing placement interface
[01/24 03:47:41    412s]  0.00    0.00    0.00      1       Reset bufferability constraints
[01/24 03:47:41    412s]  0.09    0.17    0.00      1       PostConditioning Upsizing To Fix DRVs
[01/24 03:47:41    412s]  0.07    0.14    0.00      1       Recomputing CTS skew targets
[01/24 03:47:41    412s]  0.23    0.44    0.00      1       PostConditioning Fixing DRVs
[01/24 03:47:41    412s]  0.46    0.90    0.00      1       Buffering to fix DRVs
[01/24 03:47:41    412s]  0.05    0.09    0.00      1       PostConditioning Fixing Skew by cell sizing
[01/24 03:47:41    412s]  0.02    0.05    0.00      1       Reconnecting optimized routes
[01/24 03:47:41    412s]  0.03    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[01/24 03:47:41    412s]  0.33    0.65    0.00      1       Leaving CCOpt scope - ClockRefiner
[01/24 03:47:41    412s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[01/24 03:47:41    412s]  0.10    0.20    0.00      1       Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/24 03:47:41    412s]  0.06    0.11    0.00      1     Post-balance tidy up or trial balance steps
[01/24 03:47:41    412s]  1.42    2.77    1.37      1     Tidy Up And Update Timing
[01/24 03:47:41    412s]  1.37    2.66    0.00      1       External - Set all clocks to propagated mode
[01/24 03:47:41    412s] --------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:47:41    412s] 
[01/24 03:47:41    412s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/24 03:47:41    412s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:50.5/0:00:50.5 (1.0), totSession cpu/real = 0:06:52.6/0:29:21.5 (0.2), mem = 2267.6M
[01/24 03:47:41    412s] 
[01/24 03:47:41    412s] =============================================================================================
[01/24 03:47:41    412s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.35-s114_1
[01/24 03:47:41    412s] =============================================================================================
[01/24 03:47:41    412s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:47:41    412s] ---------------------------------------------------------------------------------------------
[01/24 03:47:41    412s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:47:41    412s] [ IncrReplace            ]      1   0:00:00.7  (   1.3 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:47:41    412s] [ EarlyGlobalRoute       ]      5   0:00:02.2  (   4.3 % )     0:00:02.2 /  0:00:02.1    1.0
[01/24 03:47:41    412s] [ DetailRoute            ]      1   0:00:10.8  (  21.4 % )     0:00:10.8 /  0:00:10.8    1.0
[01/24 03:47:41    412s] [ ExtractRC              ]      3   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 03:47:41    412s] [ FullDelayCalc          ]      1   0:00:00.8  (   1.5 % )     0:00:00.8 /  0:00:00.8    1.0
[01/24 03:47:41    412s] [ MISC                   ]          0:00:35.7  (  70.6 % )     0:00:35.7 /  0:00:35.7    1.0
[01/24 03:47:41    412s] ---------------------------------------------------------------------------------------------
[01/24 03:47:41    412s]  CTS #1 TOTAL                       0:00:50.5  ( 100.0 % )     0:00:50.5 /  0:00:50.5    1.0
[01/24 03:47:41    412s] ---------------------------------------------------------------------------------------------
[01/24 03:47:41    412s] 
[01/24 03:47:41    412s] Synthesizing clock trees with CCOpt done.
[01/24 03:47:41    412s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/24 03:47:41    412s] Type 'man IMPSP-9025' for more detail.
[01/24 03:47:41    412s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1669.6M, totSessionCpu=0:06:53 **
[01/24 03:47:41    412s] GigaOpt running with 1 threads.
[01/24 03:47:41    412s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:52.6/0:29:21.5 (0.2), mem = 2180.6M
[01/24 03:47:41    412s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/24 03:47:41    412s] Need call spDPlaceInit before registerPrioInstLoc.
[01/24 03:47:41    412s] OPERPROF: Starting DPlace-Init at level 1, MEM:2180.6M, EPOCH TIME: 1706060861.893878
[01/24 03:47:41    412s] Processing tracks to init pin-track alignment.
[01/24 03:47:41    412s] z: 2, totalTracks: 1
[01/24 03:47:41    412s] z: 4, totalTracks: 1
[01/24 03:47:41    412s] z: 6, totalTracks: 1
[01/24 03:47:41    412s] z: 8, totalTracks: 1
[01/24 03:47:41    412s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:47:41    412s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2180.6M, EPOCH TIME: 1706060861.903269
[01/24 03:47:41    412s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:41    412s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:41    412s] 
[01/24 03:47:41    412s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:47:41    412s] OPERPROF:     Starting CMU at level 3, MEM:2180.6M, EPOCH TIME: 1706060861.935375
[01/24 03:47:41    412s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2180.6M, EPOCH TIME: 1706060861.936549
[01/24 03:47:41    412s] 
[01/24 03:47:41    412s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:47:41    412s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:2180.6M, EPOCH TIME: 1706060861.937841
[01/24 03:47:41    412s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2180.6M, EPOCH TIME: 1706060861.937927
[01/24 03:47:41    412s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2180.6M, EPOCH TIME: 1706060861.937993
[01/24 03:47:41    412s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2180.6MB).
[01/24 03:47:41    412s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.046, MEM:2180.6M, EPOCH TIME: 1706060861.939768
[01/24 03:47:41    412s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2180.6M, EPOCH TIME: 1706060861.939870
[01/24 03:47:41    412s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 03:47:41    412s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:41    412s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:41    412s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:41    412s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.026, MEM:2180.6M, EPOCH TIME: 1706060861.966317
[01/24 03:47:41    412s] 
[01/24 03:47:41    412s] Creating Lib Analyzer ...
[01/24 03:47:41    412s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/24 03:47:41    412s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/24 03:47:41    412s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 03:47:41    412s] 
[01/24 03:47:41    412s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:47:42    413s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:53 mem=2204.6M
[01/24 03:47:42    413s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:53 mem=2204.6M
[01/24 03:47:42    413s] Creating Lib Analyzer, finished. 
[01/24 03:47:42    413s] Effort level <high> specified for reg2reg path_group
[01/24 03:47:43    413s] Effort level <high> specified for reg2cgate path_group
[01/24 03:47:43    413s] Processing average sequential pin duty cycle 
[01/24 03:47:43    413s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1678.0M, totSessionCpu=0:06:54 **
[01/24 03:47:43    413s] *** optDesign -postCTS ***
[01/24 03:47:43    413s] DRC Margin: user margin 0.0; extra margin 0.2
[01/24 03:47:43    413s] Hold Target Slack: user slack 0
[01/24 03:47:43    413s] Setup Target Slack: user slack 0; extra slack 0.0
[01/24 03:47:43    413s] setUsefulSkewMode -ecoRoute false
[01/24 03:47:43    413s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2206.6M, EPOCH TIME: 1706060863.154434
[01/24 03:47:43    413s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:43    413s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:43    413s] 
[01/24 03:47:43    413s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:47:43    413s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.033, MEM:2206.6M, EPOCH TIME: 1706060863.187314
[01/24 03:47:43    413s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 03:47:43    413s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:43    413s] Multi-VT timing optimization disabled based on library information.
[01/24 03:47:43    413s] 
[01/24 03:47:43    413s] TimeStamp Deleting Cell Server Begin ...
[01/24 03:47:43    413s] Deleting Lib Analyzer.
[01/24 03:47:43    413s] 
[01/24 03:47:43    413s] TimeStamp Deleting Cell Server End ...
[01/24 03:47:43    413s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/24 03:47:43    413s] 
[01/24 03:47:43    413s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 03:47:43    413s] Summary for sequential cells identification: 
[01/24 03:47:43    413s]   Identified SBFF number: 104
[01/24 03:47:43    413s]   Identified MBFF number: 0
[01/24 03:47:43    413s]   Identified SB Latch number: 0
[01/24 03:47:43    413s]   Identified MB Latch number: 0
[01/24 03:47:43    413s]   Not identified SBFF number: 16
[01/24 03:47:43    413s]   Not identified MBFF number: 0
[01/24 03:47:43    413s]   Not identified SB Latch number: 0
[01/24 03:47:43    413s]   Not identified MB Latch number: 0
[01/24 03:47:43    413s]   Number of sequential cells which are not FFs: 32
[01/24 03:47:43    413s]  Visiting view : default_emulate_view
[01/24 03:47:43    413s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 03:47:43    413s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:47:43    413s]  Visiting view : default_emulate_view
[01/24 03:47:43    413s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 03:47:43    413s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:47:43    413s] TLC MultiMap info (StdDelay):
[01/24 03:47:43    413s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 03:47:43    413s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 03:47:43    413s]  Setting StdDelay to: 38ps
[01/24 03:47:43    413s] 
[01/24 03:47:43    413s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 03:47:43    413s] 
[01/24 03:47:43    413s] TimeStamp Deleting Cell Server Begin ...
[01/24 03:47:43    413s] 
[01/24 03:47:43    413s] TimeStamp Deleting Cell Server End ...
[01/24 03:47:43    413s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2206.6M, EPOCH TIME: 1706060863.262247
[01/24 03:47:43    413s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:43    413s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:43    413s] All LLGs are deleted
[01/24 03:47:43    413s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:43    413s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:43    413s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2206.6M, EPOCH TIME: 1706060863.262404
[01/24 03:47:43    413s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2206.6M, EPOCH TIME: 1706060863.262479
[01/24 03:47:43    413s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2198.6M, EPOCH TIME: 1706060863.263206
[01/24 03:47:43    413s] Start to check current routing status for nets...
[01/24 03:47:43    414s] All nets are already routed correctly.
[01/24 03:47:43    414s] End to check current routing status for nets (mem=2198.6M)
[01/24 03:47:43    414s] All LLGs are deleted
[01/24 03:47:43    414s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:43    414s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:43    414s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2198.6M, EPOCH TIME: 1706060863.315534
[01/24 03:47:43    414s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2198.6M, EPOCH TIME: 1706060863.315843
[01/24 03:47:43    414s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2198.6M, EPOCH TIME: 1706060863.318417
[01/24 03:47:43    414s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:43    414s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:43    414s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2198.6M, EPOCH TIME: 1706060863.320130
[01/24 03:47:43    414s] Max number of tech site patterns supported in site array is 256.
[01/24 03:47:43    414s] Core basic site is CoreSite
[01/24 03:47:43    414s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2198.6M, EPOCH TIME: 1706060863.347521
[01/24 03:47:43    414s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 03:47:43    414s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 03:47:43    414s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2198.6M, EPOCH TIME: 1706060863.349134
[01/24 03:47:43    414s] Fast DP-INIT is on for default
[01/24 03:47:43    414s] Atter site array init, number of instance map data is 0.
[01/24 03:47:43    414s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2198.6M, EPOCH TIME: 1706060863.352811
[01/24 03:47:43    414s] 
[01/24 03:47:43    414s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:47:43    414s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.037, MEM:2198.6M, EPOCH TIME: 1706060863.355712
[01/24 03:47:43    414s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 03:47:43    414s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:43    414s] Starting delay calculation for Setup views
[01/24 03:47:43    414s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 03:47:43    414s] #################################################################################
[01/24 03:47:43    414s] # Design Stage: PreRoute
[01/24 03:47:43    414s] # Design Name: picorv32
[01/24 03:47:43    414s] # Design Mode: 45nm
[01/24 03:47:43    414s] # Analysis Mode: MMMC Non-OCV 
[01/24 03:47:43    414s] # Parasitics Mode: No SPEF/RCDB 
[01/24 03:47:43    414s] # Signoff Settings: SI Off 
[01/24 03:47:43    414s] #################################################################################
[01/24 03:47:43    414s] Calculate delays in Single mode...
[01/24 03:47:43    414s] Topological Sorting (REAL = 0:00:00.0, MEM = 2196.6M, InitMEM = 2196.6M)
[01/24 03:47:43    414s] Start delay calculation (fullDC) (1 T). (MEM=2196.64)
[01/24 03:47:43    414s] End AAE Lib Interpolated Model. (MEM=2208.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:47:45    416s] Total number of fetched objects 10215
[01/24 03:47:45    416s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 03:47:45    416s] End delay calculation. (MEM=2239.85 CPU=0:00:01.4 REAL=0:00:02.0)
[01/24 03:47:45    416s] End delay calculation (fullDC). (MEM=2239.85 CPU=0:00:01.8 REAL=0:00:02.0)
[01/24 03:47:45    416s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 2239.8M) ***
[01/24 03:47:45    416s] *** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:06:56 mem=2239.8M)
[01/24 03:47:45    416s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.233  |  2.354  |  3.609  |  2.233  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (2)       |   -0.006   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2255.1M, EPOCH TIME: 1706060865.927153
[01/24 03:47:45    416s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:45    416s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:45    416s] 
[01/24 03:47:45    416s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:47:45    416s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2255.1M, EPOCH TIME: 1706060865.960164
[01/24 03:47:45    416s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 03:47:45    416s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:45    416s] Density: 71.229%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1688.4M, totSessionCpu=0:06:57 **
[01/24 03:47:45    416s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.1/0:00:04.1 (1.0), totSession cpu/real = 0:06:56.7/0:29:25.6 (0.2), mem = 2210.1M
[01/24 03:47:45    416s] 
[01/24 03:47:45    416s] =============================================================================================
[01/24 03:47:45    416s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.35-s114_1
[01/24 03:47:45    416s] =============================================================================================
[01/24 03:47:45    416s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:47:45    416s] ---------------------------------------------------------------------------------------------
[01/24 03:47:45    416s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:47:45    416s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.7 % )     0:00:02.7 /  0:00:02.7    1.0
[01/24 03:47:45    416s] [ DrvReport              ]      1   0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 03:47:45    416s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 03:47:45    416s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  17.8 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:47:45    416s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:47:45    416s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:47:45    416s] [ TimingUpdate           ]      1   0:00:00.4  (   9.0 % )     0:00:02.3 /  0:00:02.3    1.0
[01/24 03:47:45    416s] [ FullDelayCalc          ]      1   0:00:02.0  (  47.7 % )     0:00:02.0 /  0:00:02.0    1.0
[01/24 03:47:45    416s] [ TimingReport           ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:47:45    416s] [ MISC                   ]          0:00:00.7  (  16.8 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:47:45    416s] ---------------------------------------------------------------------------------------------
[01/24 03:47:45    416s]  InitOpt #1 TOTAL                   0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:04.1    1.0
[01/24 03:47:45    416s] ---------------------------------------------------------------------------------------------
[01/24 03:47:45    416s] 
[01/24 03:47:45    416s] ** INFO : this run is activating low effort ccoptDesign flow
[01/24 03:47:45    416s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:47:45    416s] ### Creating PhyDesignMc. totSessionCpu=0:06:57 mem=2210.1M
[01/24 03:47:45    416s] OPERPROF: Starting DPlace-Init at level 1, MEM:2210.1M, EPOCH TIME: 1706060865.970070
[01/24 03:47:45    416s] Processing tracks to init pin-track alignment.
[01/24 03:47:45    416s] z: 2, totalTracks: 1
[01/24 03:47:45    416s] z: 4, totalTracks: 1
[01/24 03:47:45    416s] z: 6, totalTracks: 1
[01/24 03:47:45    416s] z: 8, totalTracks: 1
[01/24 03:47:45    416s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:47:45    416s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2210.1M, EPOCH TIME: 1706060865.979078
[01/24 03:47:45    416s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:45    416s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:46    416s] 
[01/24 03:47:46    416s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:47:46    416s] 
[01/24 03:47:46    416s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 03:47:46    416s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2210.1M, EPOCH TIME: 1706060866.011988
[01/24 03:47:46    416s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2210.1M, EPOCH TIME: 1706060866.012097
[01/24 03:47:46    416s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2210.1M, EPOCH TIME: 1706060866.012163
[01/24 03:47:46    416s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2210.1MB).
[01/24 03:47:46    416s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:2210.1M, EPOCH TIME: 1706060866.014017
[01/24 03:47:46    416s] InstCnt mismatch: prevInstCnt = 9176, ttlInstCnt = 9190
[01/24 03:47:46    416s] TotalInstCnt at PhyDesignMc Initialization: 9190
[01/24 03:47:46    416s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:57 mem=2210.1M
[01/24 03:47:46    416s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2210.1M, EPOCH TIME: 1706060866.027870
[01/24 03:47:46    416s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 03:47:46    416s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:46    416s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:46    416s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:46    416s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.026, MEM:2210.1M, EPOCH TIME: 1706060866.053788
[01/24 03:47:46    416s] TotalInstCnt at PhyDesignMc Destruction: 9190
[01/24 03:47:46    416s] OPTC: m1 20.0 20.0
[01/24 03:47:46    416s] #optDebug: fT-E <X 2 0 0 1>
[01/24 03:47:46    416s] -congRepairInPostCTS false                 # bool, default=false, private
[01/24 03:47:46    417s] 
[01/24 03:47:46    417s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 03:47:46    417s] Summary for sequential cells identification: 
[01/24 03:47:46    417s]   Identified SBFF number: 104
[01/24 03:47:46    417s]   Identified MBFF number: 0
[01/24 03:47:46    417s]   Identified SB Latch number: 0
[01/24 03:47:46    417s]   Identified MB Latch number: 0
[01/24 03:47:46    417s]   Not identified SBFF number: 16
[01/24 03:47:46    417s]   Not identified MBFF number: 0
[01/24 03:47:46    417s]   Not identified SB Latch number: 0
[01/24 03:47:46    417s]   Not identified MB Latch number: 0
[01/24 03:47:46    417s]   Number of sequential cells which are not FFs: 32
[01/24 03:47:46    417s]  Visiting view : default_emulate_view
[01/24 03:47:46    417s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/24 03:47:46    417s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:47:46    417s]  Visiting view : default_emulate_view
[01/24 03:47:46    417s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/24 03:47:46    417s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:47:46    417s] TLC MultiMap info (StdDelay):
[01/24 03:47:46    417s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 03:47:46    417s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/24 03:47:46    417s]  Setting StdDelay to: 41.7ps
[01/24 03:47:46    417s] 
[01/24 03:47:46    417s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 03:47:46    417s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.4
[01/24 03:47:46    417s] Begin: GigaOpt Route Type Constraints Refinement
[01/24 03:47:46    417s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:57.2/0:29:26.1 (0.2), mem = 2214.1M
[01/24 03:47:46    417s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.19
[01/24 03:47:46    417s] ### Creating RouteCongInterface, started
[01/24 03:47:46    417s] 
[01/24 03:47:46    417s] Creating Lib Analyzer ...
[01/24 03:47:46    417s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 03:47:46    417s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 03:47:46    417s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 03:47:46    417s] 
[01/24 03:47:46    417s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:47:47    417s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:58 mem=2236.1M
[01/24 03:47:47    417s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:58 mem=2236.1M
[01/24 03:47:47    417s] Creating Lib Analyzer, finished. 
[01/24 03:47:47    417s] #optDebug: Start CG creation (mem=2236.1M)
[01/24 03:47:47    417s]  ...initializing CG  maxDriveDist 1554.826500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 155.482500 
[01/24 03:47:47    418s] (cpu=0:00:00.2, mem=2429.9M)
[01/24 03:47:47    418s]  ...processing cgPrt (cpu=0:00:00.2, mem=2429.9M)
[01/24 03:47:47    418s]  ...processing cgEgp (cpu=0:00:00.2, mem=2429.9M)
[01/24 03:47:47    418s]  ...processing cgPbk (cpu=0:00:00.2, mem=2429.9M)
[01/24 03:47:47    418s]  ...processing cgNrb(cpu=0:00:00.2, mem=2429.9M)
[01/24 03:47:47    418s]  ...processing cgObs (cpu=0:00:00.2, mem=2429.9M)
[01/24 03:47:47    418s]  ...processing cgCon (cpu=0:00:00.2, mem=2429.9M)
[01/24 03:47:47    418s]  ...processing cgPdm (cpu=0:00:00.2, mem=2429.9M)
[01/24 03:47:47    418s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2429.9M)
[01/24 03:47:47    418s] {MMLU 73 73 10157}
[01/24 03:47:47    418s] ### Creating LA Mngr. totSessionCpu=0:06:58 mem=2429.9M
[01/24 03:47:47    418s] ### Creating LA Mngr, finished. totSessionCpu=0:06:58 mem=2429.9M
[01/24 03:47:47    418s] 
[01/24 03:47:47    418s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 03:47:47    418s] 
[01/24 03:47:47    418s] #optDebug: {0, 1.000}
[01/24 03:47:47    418s] ### Creating RouteCongInterface, finished
[01/24 03:47:47    418s] Updated routing constraints on 0 nets.
[01/24 03:47:47    418s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.19
[01/24 03:47:47    418s] Bottom Preferred Layer:
[01/24 03:47:47    418s] +---------------+------------+----------+
[01/24 03:47:47    418s] |     Layer     |    CLK     |   Rule   |
[01/24 03:47:47    418s] +---------------+------------+----------+
[01/24 03:47:47    418s] | Metal5 (z=5)  |         69 | default  |
[01/24 03:47:47    418s] +---------------+------------+----------+
[01/24 03:47:47    418s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/24 03:47:47    418s] +---------------+------------+----------+
[01/24 03:47:47    418s] Via Pillar Rule:
[01/24 03:47:47    418s]     None
[01/24 03:47:47    418s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:06:58.0/0:29:27.0 (0.2), mem = 2429.9M
[01/24 03:47:47    418s] 
[01/24 03:47:47    418s] =============================================================================================
[01/24 03:47:47    418s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.35-s114_1
[01/24 03:47:47    418s] =============================================================================================
[01/24 03:47:47    418s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:47:47    418s] ---------------------------------------------------------------------------------------------
[01/24 03:47:47    418s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  75.7 % )     0:00:00.7 /  0:00:00.6    1.0
[01/24 03:47:47    418s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  23.1 % )     0:00:00.9 /  0:00:00.8    1.0
[01/24 03:47:47    418s] [ MISC                   ]          0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:47:47    418s] ---------------------------------------------------------------------------------------------
[01/24 03:47:47    418s]  CongRefineRouteType #1 TOTAL       0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[01/24 03:47:47    418s] ---------------------------------------------------------------------------------------------
[01/24 03:47:47    418s] 
[01/24 03:47:47    418s] End: GigaOpt Route Type Constraints Refinement
[01/24 03:47:47    418s] *** Starting optimizing excluded clock nets MEM= 2429.9M) ***
[01/24 03:47:47    418s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2429.9M) ***
[01/24 03:47:47    418s] *** Starting optimizing excluded clock nets MEM= 2429.9M) ***
[01/24 03:47:47    418s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2429.9M) ***
[01/24 03:47:47    418s] Info: Done creating the CCOpt slew target map.
[01/24 03:47:47    418s] Begin: GigaOpt high fanout net optimization
[01/24 03:47:47    418s] GigaOpt HFN: use maxLocalDensity 1.2
[01/24 03:47:47    418s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/24 03:47:47    418s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:58.1/0:29:27.0 (0.2), mem = 2429.9M
[01/24 03:47:47    418s] Info: 73 nets with fixed/cover wires excluded.
[01/24 03:47:47    418s] Info: 73 clock nets excluded from IPO operation.
[01/24 03:47:47    418s] Processing average sequential pin duty cycle 
[01/24 03:47:47    418s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.20
[01/24 03:47:47    418s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:47:47    418s] ### Creating PhyDesignMc. totSessionCpu=0:06:58 mem=2429.9M
[01/24 03:47:47    418s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 03:47:47    418s] OPERPROF: Starting DPlace-Init at level 1, MEM:2429.9M, EPOCH TIME: 1706060867.391943
[01/24 03:47:47    418s] Processing tracks to init pin-track alignment.
[01/24 03:47:47    418s] z: 2, totalTracks: 1
[01/24 03:47:47    418s] z: 4, totalTracks: 1
[01/24 03:47:47    418s] z: 6, totalTracks: 1
[01/24 03:47:47    418s] z: 8, totalTracks: 1
[01/24 03:47:47    418s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:47:47    418s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2429.9M, EPOCH TIME: 1706060867.400981
[01/24 03:47:47    418s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:47    418s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:47    418s] 
[01/24 03:47:47    418s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:47:47    418s] 
[01/24 03:47:47    418s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 03:47:47    418s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2429.9M, EPOCH TIME: 1706060867.433970
[01/24 03:47:47    418s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2429.9M, EPOCH TIME: 1706060867.434079
[01/24 03:47:47    418s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2429.9M, EPOCH TIME: 1706060867.434149
[01/24 03:47:47    418s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2429.9MB).
[01/24 03:47:47    418s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:2429.9M, EPOCH TIME: 1706060867.435856
[01/24 03:47:47    418s] TotalInstCnt at PhyDesignMc Initialization: 9190
[01/24 03:47:47    418s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:58 mem=2429.9M
[01/24 03:47:47    418s] ### Creating RouteCongInterface, started
[01/24 03:47:47    418s] 
[01/24 03:47:47    418s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/24 03:47:47    418s] 
[01/24 03:47:47    418s] #optDebug: {0, 1.000}
[01/24 03:47:47    418s] ### Creating RouteCongInterface, finished
[01/24 03:47:47    418s] {MG  {8 0 3.8 0.0918237}  {10 0 13.1 0.315438} }
[01/24 03:47:47    418s] ### Creating LA Mngr. totSessionCpu=0:06:58 mem=2429.9M
[01/24 03:47:47    418s] ### Creating LA Mngr, finished. totSessionCpu=0:06:58 mem=2429.9M
[01/24 03:47:47    418s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 03:47:47    418s] Total-nets :: 10127, Stn-nets :: 11, ratio :: 0.108621 %, Total-len 177086, Stn-len 1016.27
[01/24 03:47:47    418s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2429.9M, EPOCH TIME: 1706060867.900566
[01/24 03:47:47    418s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 03:47:47    418s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:47    418s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:47    418s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:47    418s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.025, MEM:2336.9M, EPOCH TIME: 1706060867.925256
[01/24 03:47:47    418s] TotalInstCnt at PhyDesignMc Destruction: 9190
[01/24 03:47:47    418s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.20
[01/24 03:47:47    418s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:06:58.6/0:29:27.6 (0.2), mem = 2336.9M
[01/24 03:47:47    418s] 
[01/24 03:47:47    418s] =============================================================================================
[01/24 03:47:47    418s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.35-s114_1
[01/24 03:47:47    418s] =============================================================================================
[01/24 03:47:47    418s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:47:47    418s] ---------------------------------------------------------------------------------------------
[01/24 03:47:47    418s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:47:47    418s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  18.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:47:47    418s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.6 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 03:47:47    418s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:47:47    418s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:47:47    418s] [ MISC                   ]          0:00:00.4  (  75.2 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 03:47:47    418s] ---------------------------------------------------------------------------------------------
[01/24 03:47:47    418s]  DrvOpt #1 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 03:47:47    418s] ---------------------------------------------------------------------------------------------
[01/24 03:47:47    418s] 
[01/24 03:47:47    418s] GigaOpt HFN: restore maxLocalDensity to 0.98
[01/24 03:47:47    418s] End: GigaOpt high fanout net optimization
[01/24 03:47:48    418s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 03:47:48    418s] Deleting Lib Analyzer.
[01/24 03:47:48    418s] Begin: GigaOpt DRV Optimization
[01/24 03:47:48    418s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[01/24 03:47:48    418s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:58.8/0:29:27.8 (0.2), mem = 2336.9M
[01/24 03:47:48    418s] Info: 73 nets with fixed/cover wires excluded.
[01/24 03:47:48    418s] Info: 73 clock nets excluded from IPO operation.
[01/24 03:47:48    418s] Processing average sequential pin duty cycle 
[01/24 03:47:48    418s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.21
[01/24 03:47:48    418s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:47:48    418s] ### Creating PhyDesignMc. totSessionCpu=0:06:59 mem=2336.9M
[01/24 03:47:48    418s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 03:47:48    418s] OPERPROF: Starting DPlace-Init at level 1, MEM:2336.9M, EPOCH TIME: 1706060868.150510
[01/24 03:47:48    418s] Processing tracks to init pin-track alignment.
[01/24 03:47:48    418s] z: 2, totalTracks: 1
[01/24 03:47:48    418s] z: 4, totalTracks: 1
[01/24 03:47:48    418s] z: 6, totalTracks: 1
[01/24 03:47:48    418s] z: 8, totalTracks: 1
[01/24 03:47:48    418s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:47:48    418s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2336.9M, EPOCH TIME: 1706060868.159653
[01/24 03:47:48    418s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:48    418s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:48    418s] 
[01/24 03:47:48    418s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:47:48    418s] 
[01/24 03:47:48    418s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 03:47:48    418s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2336.9M, EPOCH TIME: 1706060868.192648
[01/24 03:47:48    418s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2336.9M, EPOCH TIME: 1706060868.192762
[01/24 03:47:48    418s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2336.9M, EPOCH TIME: 1706060868.192853
[01/24 03:47:48    418s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2336.9MB).
[01/24 03:47:48    418s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:2336.9M, EPOCH TIME: 1706060868.194703
[01/24 03:47:48    418s] TotalInstCnt at PhyDesignMc Initialization: 9190
[01/24 03:47:48    418s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:59 mem=2336.9M
[01/24 03:47:48    418s] ### Creating RouteCongInterface, started
[01/24 03:47:48    418s] 
[01/24 03:47:48    418s] Creating Lib Analyzer ...
[01/24 03:47:48    418s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 03:47:48    418s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 03:47:48    418s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 03:47:48    418s] 
[01/24 03:47:48    418s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:47:48    419s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:00 mem=2336.9M
[01/24 03:47:48    419s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:00 mem=2336.9M
[01/24 03:47:48    419s] Creating Lib Analyzer, finished. 
[01/24 03:47:48    419s] 
[01/24 03:47:48    419s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/24 03:47:48    419s] 
[01/24 03:47:48    419s] #optDebug: {0, 1.000}
[01/24 03:47:48    419s] ### Creating RouteCongInterface, finished
[01/24 03:47:48    419s] {MG  {8 0 3.8 0.0918237}  {10 0 13.1 0.315438} }
[01/24 03:47:48    419s] ### Creating LA Mngr. totSessionCpu=0:07:00 mem=2336.9M
[01/24 03:47:48    419s] ### Creating LA Mngr, finished. totSessionCpu=0:07:00 mem=2336.9M
[01/24 03:47:49    420s] [GPS-DRV] Optimizer parameters ============================= 
[01/24 03:47:49    420s] [GPS-DRV] maxDensity (design): 0.95
[01/24 03:47:49    420s] [GPS-DRV] maxLocalDensity: 0.98
[01/24 03:47:49    420s] [GPS-DRV] All active and enabled setup views
[01/24 03:47:49    420s] [GPS-DRV]     default_emulate_view
[01/24 03:47:49    420s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 03:47:49    420s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 03:47:49    420s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/24 03:47:49    420s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/24 03:47:49    420s] [GPS-DRV] timing-driven DRV settings
[01/24 03:47:49    420s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/24 03:47:49    420s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2394.1M, EPOCH TIME: 1706060869.306168
[01/24 03:47:49    420s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2394.1M, EPOCH TIME: 1706060869.306380
[01/24 03:47:49    420s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:47:49    420s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/24 03:47:49    420s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:47:49    420s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/24 03:47:49    420s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:47:49    420s] Info: violation cost 2.122321 (cap = 0.000000, tran = 2.122321, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 03:47:49    420s] |     8|    17|    -0.06|     0|     0|     0.00|     0|     0|     0|     0|     2.23|     0.00|       0|       0|       0| 71.23%|          |         |
[01/24 03:47:49    420s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 03:47:49    420s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.23|     0.00|       7|       0|       2| 71.26%| 0:00:00.0|  2427.3M|
[01/24 03:47:49    420s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 03:47:49    420s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.23|     0.00|       0|       0|       0| 71.26%| 0:00:00.0|  2427.3M|
[01/24 03:47:49    420s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:47:49    420s] Bottom Preferred Layer:
[01/24 03:47:49    420s] +---------------+------------+----------+
[01/24 03:47:49    420s] |     Layer     |    CLK     |   Rule   |
[01/24 03:47:49    420s] +---------------+------------+----------+
[01/24 03:47:49    420s] | Metal5 (z=5)  |         69 | default  |
[01/24 03:47:49    420s] +---------------+------------+----------+
[01/24 03:47:49    420s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/24 03:47:49    420s] +---------------+------------+----------+
[01/24 03:47:49    420s] Via Pillar Rule:
[01/24 03:47:49    420s]     None
[01/24 03:47:49    420s] 
[01/24 03:47:49    420s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2427.3M) ***
[01/24 03:47:49    420s] 
[01/24 03:47:49    420s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2427.3M, EPOCH TIME: 1706060869.575626
[01/24 03:47:49    420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9197).
[01/24 03:47:49    420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:49    420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:49    420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:49    420s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.028, MEM:2424.3M, EPOCH TIME: 1706060869.603828
[01/24 03:47:49    420s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2424.3M, EPOCH TIME: 1706060869.606340
[01/24 03:47:49    420s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2424.3M, EPOCH TIME: 1706060869.606492
[01/24 03:47:49    420s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2424.3M, EPOCH TIME: 1706060869.615686
[01/24 03:47:49    420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:49    420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:49    420s] 
[01/24 03:47:49    420s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:47:49    420s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:2424.3M, EPOCH TIME: 1706060869.648185
[01/24 03:47:49    420s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2424.3M, EPOCH TIME: 1706060869.648287
[01/24 03:47:49    420s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2424.3M, EPOCH TIME: 1706060869.648355
[01/24 03:47:49    420s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2424.3M, EPOCH TIME: 1706060869.649878
[01/24 03:47:49    420s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2424.3M, EPOCH TIME: 1706060869.650084
[01/24 03:47:49    420s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.044, MEM:2424.3M, EPOCH TIME: 1706060869.650208
[01/24 03:47:49    420s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.044, MEM:2424.3M, EPOCH TIME: 1706060869.650264
[01/24 03:47:49    420s] TDRefine: refinePlace mode is spiral
[01/24 03:47:49    420s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28723.14
[01/24 03:47:49    420s] OPERPROF: Starting RefinePlace at level 1, MEM:2424.3M, EPOCH TIME: 1706060869.650342
[01/24 03:47:49    420s] *** Starting refinePlace (0:07:00 mem=2424.3M) ***
[01/24 03:47:49    420s] Total net bbox length = 1.509e+05 (8.225e+04 6.868e+04) (ext = 1.031e+04)
[01/24 03:47:49    420s] 
[01/24 03:47:49    420s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:47:49    420s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:47:49    420s] (I)      Default pattern map key = picorv32_default.
[01/24 03:47:49    420s] (I)      Default pattern map key = picorv32_default.
[01/24 03:47:49    420s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2424.3M, EPOCH TIME: 1706060869.663714
[01/24 03:47:49    420s] Starting refinePlace ...
[01/24 03:47:49    420s] (I)      Default pattern map key = picorv32_default.
[01/24 03:47:49    420s] One DDP V2 for no tweak run.
[01/24 03:47:49    420s] (I)      Default pattern map key = picorv32_default.
[01/24 03:47:49    420s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2424.3M, EPOCH TIME: 1706060869.685342
[01/24 03:47:49    420s] DDP initSite1 nrRow 114 nrJob 114
[01/24 03:47:49    420s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2424.3M, EPOCH TIME: 1706060869.685451
[01/24 03:47:49    420s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2424.3M, EPOCH TIME: 1706060869.685630
[01/24 03:47:49    420s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2424.3M, EPOCH TIME: 1706060869.685689
[01/24 03:47:49    420s] DDP markSite nrRow 114 nrJob 114
[01/24 03:47:49    420s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2424.3M, EPOCH TIME: 1706060869.686093
[01/24 03:47:49    420s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2424.3M, EPOCH TIME: 1706060869.686159
[01/24 03:47:49    420s]   Spread Effort: high, standalone mode, useDDP on.
[01/24 03:47:49    420s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2424.3MB) @(0:07:00 - 0:07:00).
[01/24 03:47:49    420s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:47:49    420s] wireLenOptFixPriorityInst 1961 inst fixed
[01/24 03:47:49    420s] 
[01/24 03:47:49    420s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/24 03:47:49    420s] Move report: legalization moves 21 insts, mean move: 2.68 um, max move: 10.24 um spiral
[01/24 03:47:49    420s] 	Max move on inst (FE_OFC553_inc_add_1559_34_n_1395): (47.80, 139.84) --> (51.20, 146.68)
[01/24 03:47:49    420s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:47:49    420s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:47:49    420s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2427.4MB) @(0:07:00 - 0:07:01).
[01/24 03:47:49    420s] Move report: Detail placement moves 21 insts, mean move: 2.68 um, max move: 10.24 um 
[01/24 03:47:49    420s] 	Max move on inst (FE_OFC553_inc_add_1559_34_n_1395): (47.80, 139.84) --> (51.20, 146.68)
[01/24 03:47:49    420s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2427.4MB
[01/24 03:47:49    420s] Statistics of distance of Instance movement in refine placement:
[01/24 03:47:49    420s]   maximum (X+Y) =        10.24 um
[01/24 03:47:49    420s]   inst (FE_OFC553_inc_add_1559_34_n_1395) with max move: (47.8, 139.84) -> (51.2, 146.68)
[01/24 03:47:49    420s]   mean    (X+Y) =         2.68 um
[01/24 03:47:49    420s] Summary Report:
[01/24 03:47:49    420s] Instances move: 21 (out of 9125 movable)
[01/24 03:47:49    420s] Instances flipped: 0
[01/24 03:47:49    420s] Mean displacement: 2.68 um
[01/24 03:47:49    420s] Max displacement: 10.24 um (Instance: FE_OFC553_inc_add_1559_34_n_1395) (47.8, 139.84) -> (51.2, 146.68)
[01/24 03:47:49    420s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/24 03:47:49    420s] Total instances moved : 21
[01/24 03:47:49    420s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.240, REAL:0.234, MEM:2427.4M, EPOCH TIME: 1706060869.898080
[01/24 03:47:49    420s] Total net bbox length = 1.510e+05 (8.228e+04 6.874e+04) (ext = 1.031e+04)
[01/24 03:47:49    420s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2427.4MB
[01/24 03:47:49    420s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2427.4MB) @(0:07:00 - 0:07:01).
[01/24 03:47:49    420s] *** Finished refinePlace (0:07:01 mem=2427.4M) ***
[01/24 03:47:49    420s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28723.14
[01/24 03:47:49    420s] OPERPROF: Finished RefinePlace at level 1, CPU:0.260, REAL:0.252, MEM:2427.4M, EPOCH TIME: 1706060869.902098
[01/24 03:47:49    420s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2427.4M, EPOCH TIME: 1706060869.950116
[01/24 03:47:49    420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9197).
[01/24 03:47:49    420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:49    420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:49    420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:49    420s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.028, MEM:2424.4M, EPOCH TIME: 1706060869.978478
[01/24 03:47:49    420s] *** maximum move = 10.24 um ***
[01/24 03:47:49    420s] *** Finished re-routing un-routed nets (2424.4M) ***
[01/24 03:47:49    420s] OPERPROF: Starting DPlace-Init at level 1, MEM:2424.4M, EPOCH TIME: 1706060869.992456
[01/24 03:47:50    420s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2424.4M, EPOCH TIME: 1706060870.001570
[01/24 03:47:50    420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:50    420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:50    420s] 
[01/24 03:47:50    420s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:47:50    420s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:2424.4M, EPOCH TIME: 1706060870.034339
[01/24 03:47:50    420s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2424.4M, EPOCH TIME: 1706060870.034465
[01/24 03:47:50    420s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2424.4M, EPOCH TIME: 1706060870.034533
[01/24 03:47:50    420s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2424.4M, EPOCH TIME: 1706060870.036242
[01/24 03:47:50    420s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2424.4M, EPOCH TIME: 1706060870.036455
[01/24 03:47:50    420s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:2424.4M, EPOCH TIME: 1706060870.036578
[01/24 03:47:50    420s] 
[01/24 03:47:50    420s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=2424.4M) ***
[01/24 03:47:50    420s] Total-nets :: 10134, Stn-nets :: 26, ratio :: 0.256562 %, Total-len 177095, Stn-len 1309.69
[01/24 03:47:50    420s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2405.3M, EPOCH TIME: 1706060870.162925
[01/24 03:47:50    420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 03:47:50    420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:50    420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:50    420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:50    420s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.026, MEM:2341.3M, EPOCH TIME: 1706060870.189076
[01/24 03:47:50    420s] TotalInstCnt at PhyDesignMc Destruction: 9197
[01/24 03:47:50    420s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.21
[01/24 03:47:50    420s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:07:00.9/0:29:29.8 (0.2), mem = 2341.3M
[01/24 03:47:50    420s] 
[01/24 03:47:50    420s] =============================================================================================
[01/24 03:47:50    420s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.35-s114_1
[01/24 03:47:50    420s] =============================================================================================
[01/24 03:47:50    420s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:47:50    420s] ---------------------------------------------------------------------------------------------
[01/24 03:47:50    420s] [ SlackTraversorInit     ]      2   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:47:50    420s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  31.6 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:47:50    420s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:47:50    420s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:47:50    420s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 03:47:50    420s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.7 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:47:50    420s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:47:50    420s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 03:47:50    420s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:47:50    420s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:47:50    420s] [ OptEval                ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 03:47:50    420s] [ OptCommit              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:47:50    420s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 03:47:50    420s] [ IncrDelayCalc          ]      4   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.5
[01/24 03:47:50    420s] [ DrvFindVioNets         ]      3   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 03:47:50    420s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.2
[01/24 03:47:50    420s] [ RefinePlace            ]      1   0:00:00.5  (  24.9 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 03:47:50    420s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:47:50    420s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.4
[01/24 03:47:50    420s] [ MISC                   ]          0:00:00.4  (  20.5 % )     0:00:00.4 /  0:00:00.5    1.1
[01/24 03:47:50    420s] ---------------------------------------------------------------------------------------------
[01/24 03:47:50    420s]  DrvOpt #2 TOTAL                    0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[01/24 03:47:50    420s] ---------------------------------------------------------------------------------------------
[01/24 03:47:50    420s] 
[01/24 03:47:50    420s] End: GigaOpt DRV Optimization
[01/24 03:47:50    420s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/24 03:47:50    420s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1798.4M, totSessionCpu=0:07:01 **
[01/24 03:47:50    420s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 03:47:50    420s] Deleting Lib Analyzer.
[01/24 03:47:50    420s] Begin: GigaOpt Global Optimization
[01/24 03:47:50    420s] *info: use new DP (enabled)
[01/24 03:47:50    420s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/24 03:47:50    420s] Info: 73 nets with fixed/cover wires excluded.
[01/24 03:47:50    420s] Info: 73 clock nets excluded from IPO operation.
[01/24 03:47:50    420s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:01.0/0:29:29.9 (0.2), mem = 2341.3M
[01/24 03:47:50    420s] Processing average sequential pin duty cycle 
[01/24 03:47:50    420s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.22
[01/24 03:47:50    420s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:47:50    420s] ### Creating PhyDesignMc. totSessionCpu=0:07:01 mem=2341.3M
[01/24 03:47:50    420s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 03:47:50    420s] OPERPROF: Starting DPlace-Init at level 1, MEM:2341.3M, EPOCH TIME: 1706060870.224702
[01/24 03:47:50    420s] Processing tracks to init pin-track alignment.
[01/24 03:47:50    420s] z: 2, totalTracks: 1
[01/24 03:47:50    420s] z: 4, totalTracks: 1
[01/24 03:47:50    420s] z: 6, totalTracks: 1
[01/24 03:47:50    420s] z: 8, totalTracks: 1
[01/24 03:47:50    420s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:47:50    420s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2341.3M, EPOCH TIME: 1706060870.234010
[01/24 03:47:50    420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:50    420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:50    421s] 
[01/24 03:47:50    421s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:47:50    421s] 
[01/24 03:47:50    421s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 03:47:50    421s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:2341.3M, EPOCH TIME: 1706060870.267198
[01/24 03:47:50    421s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2341.3M, EPOCH TIME: 1706060870.267315
[01/24 03:47:50    421s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2341.3M, EPOCH TIME: 1706060870.267383
[01/24 03:47:50    421s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2341.3MB).
[01/24 03:47:50    421s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.045, MEM:2341.3M, EPOCH TIME: 1706060870.269251
[01/24 03:47:50    421s] TotalInstCnt at PhyDesignMc Initialization: 9197
[01/24 03:47:50    421s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:01 mem=2341.3M
[01/24 03:47:50    421s] ### Creating RouteCongInterface, started
[01/24 03:47:50    421s] 
[01/24 03:47:50    421s] Creating Lib Analyzer ...
[01/24 03:47:50    421s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 03:47:50    421s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 03:47:50    421s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 03:47:50    421s] 
[01/24 03:47:50    421s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:47:50    421s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:02 mem=2341.3M
[01/24 03:47:50    421s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:02 mem=2341.3M
[01/24 03:47:50    421s] Creating Lib Analyzer, finished. 
[01/24 03:47:50    421s] 
[01/24 03:47:50    421s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 03:47:50    421s] 
[01/24 03:47:50    421s] #optDebug: {0, 1.000}
[01/24 03:47:50    421s] ### Creating RouteCongInterface, finished
[01/24 03:47:50    421s] {MG  {8 0 3.8 0.0918237}  {10 0 13.1 0.315438} }
[01/24 03:47:50    421s] ### Creating LA Mngr. totSessionCpu=0:07:02 mem=2341.3M
[01/24 03:47:50    421s] ### Creating LA Mngr, finished. totSessionCpu=0:07:02 mem=2341.3M
[01/24 03:47:51    421s] *info: 73 clock nets excluded
[01/24 03:47:51    421s] *info: 47 no-driver nets excluded.
[01/24 03:47:51    421s] *info: 73 nets with fixed/cover wires excluded.
[01/24 03:47:51    422s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2398.5M, EPOCH TIME: 1706060871.323007
[01/24 03:47:51    422s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2398.5M, EPOCH TIME: 1706060871.323236
[01/24 03:47:51    422s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/24 03:47:51    422s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
[01/24 03:47:51    422s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                     |
[01/24 03:47:51    422s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
[01/24 03:47:51    422s] |   0.000|   0.000|   71.26%|   0:00:00.0| 2398.5M|default_emulate_view|       NA| NA                                                |
[01/24 03:47:51    422s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
[01/24 03:47:51    422s] 
[01/24 03:47:51    422s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2398.5M) ***
[01/24 03:47:51    422s] 
[01/24 03:47:51    422s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2398.5M) ***
[01/24 03:47:51    422s] Bottom Preferred Layer:
[01/24 03:47:51    422s] +---------------+------------+----------+
[01/24 03:47:51    422s] |     Layer     |    CLK     |   Rule   |
[01/24 03:47:51    422s] +---------------+------------+----------+
[01/24 03:47:51    422s] | Metal5 (z=5)  |         69 | default  |
[01/24 03:47:51    422s] +---------------+------------+----------+
[01/24 03:47:51    422s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/24 03:47:51    422s] +---------------+------------+----------+
[01/24 03:47:51    422s] Via Pillar Rule:
[01/24 03:47:51    422s]     None
[01/24 03:47:51    422s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/24 03:47:51    422s] Total-nets :: 10134, Stn-nets :: 26, ratio :: 0.256562 %, Total-len 177095, Stn-len 1309.69
[01/24 03:47:51    422s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2379.5M, EPOCH TIME: 1706060871.577346
[01/24 03:47:51    422s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9197).
[01/24 03:47:51    422s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:51    422s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:51    422s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:51    422s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.028, MEM:2339.5M, EPOCH TIME: 1706060871.605347
[01/24 03:47:51    422s] TotalInstCnt at PhyDesignMc Destruction: 9197
[01/24 03:47:51    422s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.22
[01/24 03:47:51    422s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:07:02.4/0:29:31.3 (0.2), mem = 2339.5M
[01/24 03:47:51    422s] 
[01/24 03:47:51    422s] =============================================================================================
[01/24 03:47:51    422s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.35-s114_1
[01/24 03:47:51    422s] =============================================================================================
[01/24 03:47:51    422s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:47:51    422s] ---------------------------------------------------------------------------------------------
[01/24 03:47:51    422s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:47:51    422s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  45.8 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 03:47:51    422s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:47:51    422s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.4 % )     0:00:00.1 /  0:00:00.1    1.1
[01/24 03:47:51    422s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.2
[01/24 03:47:51    422s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.6 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:47:51    422s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:47:51    422s] [ TransformInit          ]      1   0:00:00.3  (  21.1 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 03:47:51    422s] [ MISC                   ]          0:00:00.2  (  16.9 % )     0:00:00.2 /  0:00:00.2    0.9
[01/24 03:47:51    422s] ---------------------------------------------------------------------------------------------
[01/24 03:47:51    422s]  GlobalOpt #1 TOTAL                 0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[01/24 03:47:51    422s] ---------------------------------------------------------------------------------------------
[01/24 03:47:51    422s] 
[01/24 03:47:51    422s] End: GigaOpt Global Optimization
[01/24 03:47:51    422s] *** Timing Is met
[01/24 03:47:51    422s] *** Check timing (0:00:00.0)
[01/24 03:47:51    422s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 03:47:51    422s] Deleting Lib Analyzer.
[01/24 03:47:51    422s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/24 03:47:51    422s] Info: 73 nets with fixed/cover wires excluded.
[01/24 03:47:51    422s] Info: 73 clock nets excluded from IPO operation.
[01/24 03:47:51    422s] ### Creating LA Mngr. totSessionCpu=0:07:02 mem=2339.5M
[01/24 03:47:51    422s] ### Creating LA Mngr, finished. totSessionCpu=0:07:02 mem=2339.5M
[01/24 03:47:51    422s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/24 03:47:51    422s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2339.5M, EPOCH TIME: 1706060871.646981
[01/24 03:47:51    422s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:51    422s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:51    422s] 
[01/24 03:47:51    422s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:47:51    422s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2339.5M, EPOCH TIME: 1706060871.680008
[01/24 03:47:51    422s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 03:47:51    422s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:51    422s] **INFO: Flow update: Design timing is met.
[01/24 03:47:51    422s] **INFO: Flow update: Design timing is met.
[01/24 03:47:51    422s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[01/24 03:47:51    422s] Info: 73 nets with fixed/cover wires excluded.
[01/24 03:47:51    422s] Info: 73 clock nets excluded from IPO operation.
[01/24 03:47:51    422s] ### Creating LA Mngr. totSessionCpu=0:07:03 mem=2335.5M
[01/24 03:47:51    422s] ### Creating LA Mngr, finished. totSessionCpu=0:07:03 mem=2335.5M
[01/24 03:47:51    422s] Processing average sequential pin duty cycle 
[01/24 03:47:51    422s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:47:51    422s] ### Creating PhyDesignMc. totSessionCpu=0:07:03 mem=2392.7M
[01/24 03:47:51    422s] OPERPROF: Starting DPlace-Init at level 1, MEM:2392.7M, EPOCH TIME: 1706060871.997839
[01/24 03:47:51    422s] Processing tracks to init pin-track alignment.
[01/24 03:47:51    422s] z: 2, totalTracks: 1
[01/24 03:47:51    422s] z: 4, totalTracks: 1
[01/24 03:47:51    422s] z: 6, totalTracks: 1
[01/24 03:47:51    422s] z: 8, totalTracks: 1
[01/24 03:47:51    422s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:47:52    422s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2392.7M, EPOCH TIME: 1706060872.006845
[01/24 03:47:52    422s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:52    422s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:52    422s] 
[01/24 03:47:52    422s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:47:52    422s] 
[01/24 03:47:52    422s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 03:47:52    422s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2392.7M, EPOCH TIME: 1706060872.039674
[01/24 03:47:52    422s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2392.7M, EPOCH TIME: 1706060872.039801
[01/24 03:47:52    422s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2392.7M, EPOCH TIME: 1706060872.039873
[01/24 03:47:52    422s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2392.7MB).
[01/24 03:47:52    422s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:2392.7M, EPOCH TIME: 1706060872.041600
[01/24 03:47:52    422s] TotalInstCnt at PhyDesignMc Initialization: 9197
[01/24 03:47:52    422s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:03 mem=2392.7M
[01/24 03:47:52    422s] Begin: Area Reclaim Optimization
[01/24 03:47:52    422s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:02.8/0:29:31.7 (0.2), mem = 2392.7M
[01/24 03:47:52    422s] 
[01/24 03:47:52    422s] Creating Lib Analyzer ...
[01/24 03:47:52    422s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 03:47:52    422s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 03:47:52    422s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 03:47:52    422s] 
[01/24 03:47:52    422s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:47:52    423s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:03 mem=2398.7M
[01/24 03:47:52    423s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:03 mem=2398.7M
[01/24 03:47:52    423s] Creating Lib Analyzer, finished. 
[01/24 03:47:52    423s] Processing average sequential pin duty cycle 
[01/24 03:47:52    423s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.23
[01/24 03:47:52    423s] ### Creating RouteCongInterface, started
[01/24 03:47:52    423s] 
[01/24 03:47:52    423s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[01/24 03:47:52    423s] 
[01/24 03:47:52    423s] #optDebug: {0, 1.000}
[01/24 03:47:52    423s] ### Creating RouteCongInterface, finished
[01/24 03:47:52    423s] {MG  {8 0 3.8 0.0918237}  {10 0 13.1 0.315438} }
[01/24 03:47:52    423s] ### Creating LA Mngr. totSessionCpu=0:07:03 mem=2398.7M
[01/24 03:47:52    423s] ### Creating LA Mngr, finished. totSessionCpu=0:07:03 mem=2398.7M
[01/24 03:47:52    423s] Usable buffer cells for single buffer setup transform:
[01/24 03:47:52    423s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[01/24 03:47:52    423s] Number of usable buffer cells above: 10
[01/24 03:47:52    423s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2398.7M, EPOCH TIME: 1706060872.851893
[01/24 03:47:52    423s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2398.7M, EPOCH TIME: 1706060872.852099
[01/24 03:47:52    423s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.26
[01/24 03:47:52    423s] +---------+---------+--------+--------+------------+--------+
[01/24 03:47:52    423s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/24 03:47:52    423s] +---------+---------+--------+--------+------------+--------+
[01/24 03:47:52    423s] |   71.26%|        -|   0.000|   0.000|   0:00:00.0| 2398.7M|
[01/24 03:47:52    423s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 03:47:58    429s] |   71.22%|       17|   0.000|   0.000|   0:00:06.0| 2473.0M|
[01/24 03:47:58    429s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 03:47:58    429s] +---------+---------+--------+--------+------------+--------+
[01/24 03:47:58    429s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.22
[01/24 03:47:58    429s] 
[01/24 03:47:58    429s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/24 03:47:58    429s] --------------------------------------------------------------
[01/24 03:47:58    429s] |                                   | Total     | Sequential |
[01/24 03:47:58    429s] --------------------------------------------------------------
[01/24 03:47:58    429s] | Num insts resized                 |       0  |       0    |
[01/24 03:47:58    429s] | Num insts undone                  |       0  |       0    |
[01/24 03:47:58    429s] | Num insts Downsized               |       0  |       0    |
[01/24 03:47:58    429s] | Num insts Samesized               |       0  |       0    |
[01/24 03:47:58    429s] | Num insts Upsized                 |       0  |       0    |
[01/24 03:47:58    429s] | Num multiple commits+uncommits    |       0  |       -    |
[01/24 03:47:58    429s] --------------------------------------------------------------
[01/24 03:47:58    429s] Bottom Preferred Layer:
[01/24 03:47:58    429s] +---------------+------------+----------+
[01/24 03:47:58    429s] |     Layer     |    CLK     |   Rule   |
[01/24 03:47:58    429s] +---------------+------------+----------+
[01/24 03:47:58    429s] | Metal5 (z=5)  |         69 | default  |
[01/24 03:47:58    429s] +---------------+------------+----------+
[01/24 03:47:58    429s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/24 03:47:58    429s] +---------------+------------+----------+
[01/24 03:47:58    429s] Via Pillar Rule:
[01/24 03:47:58    429s]     None
[01/24 03:47:58    429s] 
[01/24 03:47:58    429s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/24 03:47:58    429s] End: Core Area Reclaim Optimization (cpu = 0:00:06.4) (real = 0:00:06.0) **
[01/24 03:47:58    429s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.23
[01/24 03:47:58    429s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:06.4/0:00:06.4 (1.0), totSession cpu/real = 0:07:09.3/0:29:38.2 (0.2), mem = 2473.0M
[01/24 03:47:58    429s] 
[01/24 03:47:58    429s] =============================================================================================
[01/24 03:47:58    429s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.35-s114_1
[01/24 03:47:58    429s] =============================================================================================
[01/24 03:47:58    429s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:47:58    429s] ---------------------------------------------------------------------------------------------
[01/24 03:47:58    429s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:47:58    429s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   9.0 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 03:47:58    429s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:47:58    429s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[01/24 03:47:58    429s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:47:58    429s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:47:58    429s] [ OptimizationStep       ]      1   0:00:00.1  (   0.9 % )     0:00:05.6 /  0:00:05.6    1.0
[01/24 03:47:58    429s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:05.5 /  0:00:05.5    1.0
[01/24 03:47:58    429s] [ OptGetWeight           ]     51   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:47:58    429s] [ OptEval                ]     51   0:00:05.0  (  78.7 % )     0:00:05.0 /  0:00:05.0    1.0
[01/24 03:47:58    429s] [ OptCommit              ]     51   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[01/24 03:47:58    429s] [ PostCommitDelayUpdate  ]     51   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 03:47:58    429s] [ IncrDelayCalc          ]     77   0:00:00.3  (   4.9 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 03:47:58    429s] [ IncrTimingUpdate       ]     12   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:47:58    429s] [ MISC                   ]          0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 03:47:58    429s] ---------------------------------------------------------------------------------------------
[01/24 03:47:58    429s]  AreaOpt #1 TOTAL                   0:00:06.4  ( 100.0 % )     0:00:06.4 /  0:00:06.4    1.0
[01/24 03:47:58    429s] ---------------------------------------------------------------------------------------------
[01/24 03:47:58    429s] 
[01/24 03:47:58    429s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2454.0M, EPOCH TIME: 1706060878.513319
[01/24 03:47:58    429s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9186).
[01/24 03:47:58    429s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:58    429s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:58    429s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:58    429s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.032, MEM:2352.0M, EPOCH TIME: 1706060878.545583
[01/24 03:47:58    429s] TotalInstCnt at PhyDesignMc Destruction: 9186
[01/24 03:47:58    429s] End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=2351.95M, totSessionCpu=0:07:09).
[01/24 03:47:58    429s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/24 03:47:58    429s] Info: 73 nets with fixed/cover wires excluded.
[01/24 03:47:58    429s] Info: 73 clock nets excluded from IPO operation.
[01/24 03:47:58    429s] ### Creating LA Mngr. totSessionCpu=0:07:09 mem=2352.0M
[01/24 03:47:58    429s] ### Creating LA Mngr, finished. totSessionCpu=0:07:09 mem=2352.0M
[01/24 03:47:58    429s] Processing average sequential pin duty cycle 
[01/24 03:47:58    429s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:47:58    429s] ### Creating PhyDesignMc. totSessionCpu=0:07:09 mem=2409.2M
[01/24 03:47:58    429s] OPERPROF: Starting DPlace-Init at level 1, MEM:2409.2M, EPOCH TIME: 1706060878.588927
[01/24 03:47:58    429s] Processing tracks to init pin-track alignment.
[01/24 03:47:58    429s] z: 2, totalTracks: 1
[01/24 03:47:58    429s] z: 4, totalTracks: 1
[01/24 03:47:58    429s] z: 6, totalTracks: 1
[01/24 03:47:58    429s] z: 8, totalTracks: 1
[01/24 03:47:58    429s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:47:58    429s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2409.2M, EPOCH TIME: 1706060878.598003
[01/24 03:47:58    429s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:58    429s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:47:58    429s] 
[01/24 03:47:58    429s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:47:58    429s] 
[01/24 03:47:58    429s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 03:47:58    429s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2409.2M, EPOCH TIME: 1706060878.630459
[01/24 03:47:58    429s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2409.2M, EPOCH TIME: 1706060878.630560
[01/24 03:47:58    429s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2409.2M, EPOCH TIME: 1706060878.630631
[01/24 03:47:58    429s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2409.2MB).
[01/24 03:47:58    429s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.043, MEM:2409.2M, EPOCH TIME: 1706060878.632276
[01/24 03:47:58    429s] TotalInstCnt at PhyDesignMc Initialization: 9186
[01/24 03:47:58    429s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:09 mem=2409.2M
[01/24 03:47:58    429s] Begin: Area Reclaim Optimization
[01/24 03:47:58    429s] *** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:09.4/0:29:38.3 (0.2), mem = 2409.2M
[01/24 03:47:58    429s] Processing average sequential pin duty cycle 
[01/24 03:47:58    429s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.24
[01/24 03:47:58    429s] ### Creating RouteCongInterface, started
[01/24 03:47:58    429s] 
[01/24 03:47:58    429s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 03:47:58    429s] 
[01/24 03:47:58    429s] #optDebug: {0, 1.000}
[01/24 03:47:58    429s] ### Creating RouteCongInterface, finished
[01/24 03:47:58    429s] {MG  {8 0 3.8 0.0918237}  {10 0 13.1 0.315438} }
[01/24 03:47:58    429s] ### Creating LA Mngr. totSessionCpu=0:07:09 mem=2409.2M
[01/24 03:47:58    429s] ### Creating LA Mngr, finished. totSessionCpu=0:07:09 mem=2409.2M
[01/24 03:47:58    429s] Usable buffer cells for single buffer setup transform:
[01/24 03:47:58    429s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[01/24 03:47:58    429s] Number of usable buffer cells above: 10
[01/24 03:47:58    429s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2409.2M, EPOCH TIME: 1706060878.855881
[01/24 03:47:58    429s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2409.2M, EPOCH TIME: 1706060878.856089
[01/24 03:47:58    429s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 71.22
[01/24 03:47:58    429s] +---------+---------+--------+--------+------------+--------+
[01/24 03:47:58    429s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/24 03:47:58    429s] +---------+---------+--------+--------+------------+--------+
[01/24 03:47:58    429s] |   71.22%|        -|   0.083|   0.000|   0:00:00.0| 2409.2M|
[01/24 03:47:59    430s] |   71.22%|        0|   0.083|   0.000|   0:00:01.0| 2409.2M|
[01/24 03:47:59    430s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 03:47:59    430s] |   71.22%|        0|   0.083|   0.000|   0:00:00.0| 2409.2M|
[01/24 03:47:59    430s] |   71.20%|        5|   0.083|   0.000|   0:00:00.0| 2428.3M|
[01/24 03:48:00    431s] |   71.16%|       14|   0.083|   0.000|   0:00:01.0| 2432.8M|
[01/24 03:48:00    431s] |   71.16%|        0|   0.083|   0.000|   0:00:00.0| 2432.8M|
[01/24 03:48:00    431s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 03:48:00    431s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[01/24 03:48:00    431s] |   71.16%|        0|   0.083|   0.000|   0:00:00.0| 2432.8M|
[01/24 03:48:00    431s] +---------+---------+--------+--------+------------+--------+
[01/24 03:48:00    431s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 71.16
[01/24 03:48:00    431s] 
[01/24 03:48:00    431s] ** Summary: Restruct = 0 Buffer Deletion = 5 Declone = 0 Resize = 14 **
[01/24 03:48:00    431s] --------------------------------------------------------------
[01/24 03:48:00    431s] |                                   | Total     | Sequential |
[01/24 03:48:00    431s] --------------------------------------------------------------
[01/24 03:48:00    431s] | Num insts resized                 |      14  |       4    |
[01/24 03:48:00    431s] | Num insts undone                  |       0  |       0    |
[01/24 03:48:00    431s] | Num insts Downsized               |      14  |       4    |
[01/24 03:48:00    431s] | Num insts Samesized               |       0  |       0    |
[01/24 03:48:00    431s] | Num insts Upsized                 |       0  |       0    |
[01/24 03:48:00    431s] | Num multiple commits+uncommits    |       0  |       -    |
[01/24 03:48:00    431s] --------------------------------------------------------------
[01/24 03:48:00    431s] Bottom Preferred Layer:
[01/24 03:48:00    431s] +---------------+------------+----------+
[01/24 03:48:00    431s] |     Layer     |    CLK     |   Rule   |
[01/24 03:48:00    431s] +---------------+------------+----------+
[01/24 03:48:00    431s] | Metal5 (z=5)  |         69 | default  |
[01/24 03:48:00    431s] +---------------+------------+----------+
[01/24 03:48:00    431s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/24 03:48:00    431s] +---------------+------------+----------+
[01/24 03:48:00    431s] Via Pillar Rule:
[01/24 03:48:00    431s]     None
[01/24 03:48:00    431s] 
[01/24 03:48:00    431s] Number of times islegalLocAvaiable called = 23 skipped = 0, called in commitmove = 14, skipped in commitmove = 0
[01/24 03:48:00    431s] End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
[01/24 03:48:00    431s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2432.8M, EPOCH TIME: 1706060880.615442
[01/24 03:48:00    431s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9181).
[01/24 03:48:00    431s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:00    431s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:00    431s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:00    431s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.027, MEM:2432.8M, EPOCH TIME: 1706060880.642552
[01/24 03:48:00    431s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2432.8M, EPOCH TIME: 1706060880.645801
[01/24 03:48:00    431s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2432.8M, EPOCH TIME: 1706060880.645953
[01/24 03:48:00    431s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2432.8M, EPOCH TIME: 1706060880.654800
[01/24 03:48:00    431s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:00    431s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:00    431s] 
[01/24 03:48:00    431s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:48:00    431s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:2432.8M, EPOCH TIME: 1706060880.686958
[01/24 03:48:00    431s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2432.8M, EPOCH TIME: 1706060880.687056
[01/24 03:48:00    431s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2432.8M, EPOCH TIME: 1706060880.687123
[01/24 03:48:00    431s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2432.8M, EPOCH TIME: 1706060880.688817
[01/24 03:48:00    431s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2432.8M, EPOCH TIME: 1706060880.689017
[01/24 03:48:00    431s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.043, MEM:2432.8M, EPOCH TIME: 1706060880.689138
[01/24 03:48:00    431s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.043, MEM:2432.8M, EPOCH TIME: 1706060880.689193
[01/24 03:48:00    431s] TDRefine: refinePlace mode is spiral
[01/24 03:48:00    431s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28723.15
[01/24 03:48:00    431s] OPERPROF: Starting RefinePlace at level 1, MEM:2432.8M, EPOCH TIME: 1706060880.689271
[01/24 03:48:00    431s] *** Starting refinePlace (0:07:11 mem=2432.8M) ***
[01/24 03:48:00    431s] Total net bbox length = 1.509e+05 (8.227e+04 6.862e+04) (ext = 1.031e+04)
[01/24 03:48:00    431s] 
[01/24 03:48:00    431s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:48:00    431s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:48:00    431s] (I)      Default pattern map key = picorv32_default.
[01/24 03:48:00    431s] (I)      Default pattern map key = picorv32_default.
[01/24 03:48:00    431s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2432.8M, EPOCH TIME: 1706060880.702590
[01/24 03:48:00    431s] Starting refinePlace ...
[01/24 03:48:00    431s] (I)      Default pattern map key = picorv32_default.
[01/24 03:48:00    431s] One DDP V2 for no tweak run.
[01/24 03:48:00    431s] 
[01/24 03:48:00    431s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/24 03:48:00    431s] Move report: legalization moves 8 insts, mean move: 1.22 um, max move: 3.31 um spiral
[01/24 03:48:00    431s] 	Max move on inst (g128981): (138.40, 192.85) --> (136.80, 194.56)
[01/24 03:48:00    431s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/24 03:48:00    431s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:48:00    431s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2435.8MB) @(0:07:11 - 0:07:12).
[01/24 03:48:00    431s] Move report: Detail placement moves 8 insts, mean move: 1.22 um, max move: 3.31 um 
[01/24 03:48:00    431s] 	Max move on inst (g128981): (138.40, 192.85) --> (136.80, 194.56)
[01/24 03:48:00    431s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2435.8MB
[01/24 03:48:00    431s] Statistics of distance of Instance movement in refine placement:
[01/24 03:48:00    431s]   maximum (X+Y) =         3.31 um
[01/24 03:48:00    431s]   inst (g128981) with max move: (138.4, 192.85) -> (136.8, 194.56)
[01/24 03:48:00    431s]   mean    (X+Y) =         1.22 um
[01/24 03:48:00    431s] Summary Report:
[01/24 03:48:00    431s] Instances move: 8 (out of 9109 movable)
[01/24 03:48:00    431s] Instances flipped: 0
[01/24 03:48:00    431s] Mean displacement: 1.22 um
[01/24 03:48:00    431s] Max displacement: 3.31 um (Instance: g128981) (138.4, 192.85) -> (136.8, 194.56)
[01/24 03:48:00    431s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: NOR2BX1
[01/24 03:48:00    431s] Total instances moved : 8
[01/24 03:48:00    431s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.220, REAL:0.212, MEM:2435.8M, EPOCH TIME: 1706060880.914235
[01/24 03:48:00    431s] Total net bbox length = 1.509e+05 (8.227e+04 6.862e+04) (ext = 1.031e+04)
[01/24 03:48:00    431s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2435.8MB
[01/24 03:48:00    431s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2435.8MB) @(0:07:11 - 0:07:12).
[01/24 03:48:00    431s] *** Finished refinePlace (0:07:12 mem=2435.8M) ***
[01/24 03:48:00    431s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28723.15
[01/24 03:48:00    431s] OPERPROF: Finished RefinePlace at level 1, CPU:0.240, REAL:0.229, MEM:2435.8M, EPOCH TIME: 1706060880.918303
[01/24 03:48:00    431s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2435.8M, EPOCH TIME: 1706060880.966531
[01/24 03:48:00    431s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9181).
[01/24 03:48:00    431s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:00    431s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:00    431s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:00    431s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.028, MEM:2432.8M, EPOCH TIME: 1706060880.994340
[01/24 03:48:00    431s] *** maximum move = 3.31 um ***
[01/24 03:48:00    431s] *** Finished re-routing un-routed nets (2432.8M) ***
[01/24 03:48:01    431s] OPERPROF: Starting DPlace-Init at level 1, MEM:2432.8M, EPOCH TIME: 1706060881.009197
[01/24 03:48:01    431s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2432.8M, EPOCH TIME: 1706060881.018070
[01/24 03:48:01    431s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:01    431s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:01    431s] 
[01/24 03:48:01    431s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:48:01    431s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2432.8M, EPOCH TIME: 1706060881.050767
[01/24 03:48:01    431s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2432.8M, EPOCH TIME: 1706060881.050893
[01/24 03:48:01    431s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2432.8M, EPOCH TIME: 1706060881.050960
[01/24 03:48:01    431s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2432.8M, EPOCH TIME: 1706060881.053008
[01/24 03:48:01    431s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2432.8M, EPOCH TIME: 1706060881.053221
[01/24 03:48:01    431s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:2432.8M, EPOCH TIME: 1706060881.053343
[01/24 03:48:01    431s] 
[01/24 03:48:01    431s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=2432.8M) ***
[01/24 03:48:01    431s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.24
[01/24 03:48:01    431s] *** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:07:11.9/0:29:40.8 (0.2), mem = 2432.8M
[01/24 03:48:01    431s] 
[01/24 03:48:01    431s] =============================================================================================
[01/24 03:48:01    431s]  Step TAT Report : AreaOpt #2 / ccopt_design #1                                 21.35-s114_1
[01/24 03:48:01    431s] =============================================================================================
[01/24 03:48:01    431s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:48:01    431s] ---------------------------------------------------------------------------------------------
[01/24 03:48:01    431s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:48:01    431s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:48:01    431s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 03:48:01    431s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.3
[01/24 03:48:01    431s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:48:01    431s] [ OptimizationStep       ]      1   0:00:00.2  (   7.7 % )     0:00:01.7 /  0:00:01.7    1.0
[01/24 03:48:01    431s] [ OptSingleIteration     ]      6   0:00:00.1  (   3.2 % )     0:00:01.5 /  0:00:01.5    1.0
[01/24 03:48:01    431s] [ OptGetWeight           ]    205   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:48:01    431s] [ OptEval                ]    205   0:00:01.0  (  40.7 % )     0:00:01.0 /  0:00:01.0    1.0
[01/24 03:48:01    431s] [ OptCommit              ]    205   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:48:01    431s] [ PostCommitDelayUpdate  ]    205   0:00:00.0  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 03:48:01    431s] [ IncrDelayCalc          ]     41   0:00:00.3  (  11.0 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 03:48:01    431s] [ RefinePlace            ]      1   0:00:00.5  (  20.2 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 03:48:01    431s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:48:01    431s] [ IncrTimingUpdate       ]     13   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:48:01    431s] [ MISC                   ]          0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:48:01    431s] ---------------------------------------------------------------------------------------------
[01/24 03:48:01    431s]  AreaOpt #2 TOTAL                   0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.4    1.0
[01/24 03:48:01    431s] ---------------------------------------------------------------------------------------------
[01/24 03:48:01    431s] 
[01/24 03:48:01    431s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2413.8M, EPOCH TIME: 1706060881.115954
[01/24 03:48:01    431s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 03:48:01    431s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:01    431s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:01    431s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:01    431s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.026, MEM:2352.8M, EPOCH TIME: 1706060881.142004
[01/24 03:48:01    431s] TotalInstCnt at PhyDesignMc Destruction: 9181
[01/24 03:48:01    431s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=2352.77M, totSessionCpu=0:07:12).
[01/24 03:48:01    431s] postCtsLateCongRepair #1 0
[01/24 03:48:01    431s] postCtsLateCongRepair #1 0
[01/24 03:48:01    431s] postCtsLateCongRepair #1 0
[01/24 03:48:01    431s] postCtsLateCongRepair #1 0
[01/24 03:48:01    431s] Starting local wire reclaim
[01/24 03:48:01    431s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2352.8M, EPOCH TIME: 1706060881.180359
[01/24 03:48:01    431s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2352.8M, EPOCH TIME: 1706060881.180477
[01/24 03:48:01    431s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2352.8M, EPOCH TIME: 1706060881.180584
[01/24 03:48:01    431s] Processing tracks to init pin-track alignment.
[01/24 03:48:01    431s] z: 2, totalTracks: 1
[01/24 03:48:01    431s] z: 4, totalTracks: 1
[01/24 03:48:01    431s] z: 6, totalTracks: 1
[01/24 03:48:01    431s] z: 8, totalTracks: 1
[01/24 03:48:01    431s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:48:01    431s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2352.8M, EPOCH TIME: 1706060881.189843
[01/24 03:48:01    431s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:01    431s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:01    431s] 
[01/24 03:48:01    431s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:48:01    431s] 
[01/24 03:48:01    431s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 03:48:01    431s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.035, MEM:2352.8M, EPOCH TIME: 1706060881.224700
[01/24 03:48:01    431s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2352.8M, EPOCH TIME: 1706060881.224844
[01/24 03:48:01    431s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2352.8M, EPOCH TIME: 1706060881.224914
[01/24 03:48:01    431s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2352.8MB).
[01/24 03:48:01    431s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.046, MEM:2352.8M, EPOCH TIME: 1706060881.226698
[01/24 03:48:01    431s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.046, MEM:2352.8M, EPOCH TIME: 1706060881.226756
[01/24 03:48:01    431s] TDRefine: refinePlace mode is spiral
[01/24 03:48:01    431s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28723.16
[01/24 03:48:01    431s] OPERPROF:   Starting RefinePlace at level 2, MEM:2352.8M, EPOCH TIME: 1706060881.226844
[01/24 03:48:01    431s] *** Starting refinePlace (0:07:12 mem=2352.8M) ***
[01/24 03:48:01    431s] Total net bbox length = 1.509e+05 (8.227e+04 6.862e+04) (ext = 1.031e+04)
[01/24 03:48:01    431s] 
[01/24 03:48:01    431s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:48:01    431s] (I)      Default pattern map key = picorv32_default.
[01/24 03:48:01    431s] (I)      Default pattern map key = picorv32_default.
[01/24 03:48:01    431s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2352.8M, EPOCH TIME: 1706060881.241300
[01/24 03:48:01    431s] Starting refinePlace ...
[01/24 03:48:01    431s] (I)      Default pattern map key = picorv32_default.
[01/24 03:48:01    431s] One DDP V2 for no tweak run.
[01/24 03:48:01    431s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2352.8M, EPOCH TIME: 1706060881.244949
[01/24 03:48:01    432s] OPERPROF:         Starting spMPad at level 5, MEM:2360.0M, EPOCH TIME: 1706060881.264666
[01/24 03:48:01    432s] OPERPROF:           Starting spContextMPad at level 6, MEM:2360.0M, EPOCH TIME: 1706060881.265546
[01/24 03:48:01    432s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2360.0M, EPOCH TIME: 1706060881.265629
[01/24 03:48:01    432s] MP Top (9109): mp=1.050. U=0.708.
[01/24 03:48:01    432s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.004, MEM:2360.0M, EPOCH TIME: 1706060881.269105
[01/24 03:48:01    432s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2360.0M, EPOCH TIME: 1706060881.271237
[01/24 03:48:01    432s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2360.0M, EPOCH TIME: 1706060881.271317
[01/24 03:48:01    432s] OPERPROF:             Starting InitSKP at level 7, MEM:2360.0M, EPOCH TIME: 1706060881.271695
[01/24 03:48:01    432s] no activity file in design. spp won't run.
[01/24 03:48:01    432s] no activity file in design. spp won't run.
[01/24 03:48:01    432s] *** Finished SKP initialization (cpu=0:00:00.5, real=0:00:00.0)***
[01/24 03:48:01    432s] OPERPROF:             Finished InitSKP at level 7, CPU:0.500, REAL:0.504, MEM:2367.0M, EPOCH TIME: 1706060881.775212
[01/24 03:48:01    432s] Timing cost in AAE based: 607.6418056177553808
[01/24 03:48:01    432s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.610, REAL:0.613, MEM:2371.2M, EPOCH TIME: 1706060881.884304
[01/24 03:48:01    432s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.610, REAL:0.614, MEM:2371.2M, EPOCH TIME: 1706060881.885536
[01/24 03:48:01    432s] SKP cleared!
[01/24 03:48:01    432s] AAE Timing clean up.
[01/24 03:48:01    432s] Tweakage: fix icg 1, fix clk 0.
[01/24 03:48:01    432s] Tweakage: density cost 1, scale 0.4.
[01/24 03:48:01    432s] Tweakage: activity cost 0, scale 1.0.
[01/24 03:48:01    432s] Tweakage: timing cost on, scale 1.0.
[01/24 03:48:01    432s] OPERPROF:         Starting CoreOperation at level 5, MEM:2371.2M, EPOCH TIME: 1706060881.888664
[01/24 03:48:01    432s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2371.2M, EPOCH TIME: 1706060881.897137
[01/24 03:48:02    433s] Tweakage swap 771 pairs.
[01/24 03:48:02    433s] Tweakage swap 107 pairs.
[01/24 03:48:03    434s] Tweakage swap 76 pairs.
[01/24 03:48:03    434s] Tweakage swap 10 pairs.
[01/24 03:48:04    434s] Tweakage swap 55 pairs.
[01/24 03:48:04    435s] Tweakage swap 3 pairs.
[01/24 03:48:04    435s] Tweakage swap 4 pairs.
[01/24 03:48:05    435s] Tweakage swap 0 pairs.
[01/24 03:48:05    436s] Tweakage swap 11 pairs.
[01/24 03:48:05    436s] Tweakage swap 0 pairs.
[01/24 03:48:06    437s] Tweakage swap 0 pairs.
[01/24 03:48:06    437s] Tweakage swap 0 pairs.
[01/24 03:48:06    437s] Tweakage swap 259 pairs.
[01/24 03:48:07    437s] Tweakage swap 20 pairs.
[01/24 03:48:07    438s] Tweakage swap 14 pairs.
[01/24 03:48:07    438s] Tweakage swap 0 pairs.
[01/24 03:48:08    438s] Tweakage swap 24 pairs.
[01/24 03:48:08    439s] Tweakage swap 2 pairs.
[01/24 03:48:08    439s] Tweakage swap 0 pairs.
[01/24 03:48:08    439s] Tweakage swap 0 pairs.
[01/24 03:48:09    439s] Tweakage swap 5 pairs.
[01/24 03:48:09    440s] Tweakage swap 0 pairs.
[01/24 03:48:09    440s] Tweakage swap 0 pairs.
[01/24 03:48:09    440s] Tweakage swap 0 pairs.
[01/24 03:48:09    440s] Tweakage move 170 insts.
[01/24 03:48:09    440s] Tweakage move 36 insts.
[01/24 03:48:09    440s] Tweakage move 3 insts.
[01/24 03:48:09    440s] Tweakage move 0 insts.
[01/24 03:48:09    440s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:7.930, REAL:7.929, MEM:2371.2M, EPOCH TIME: 1706060889.826289
[01/24 03:48:09    440s] OPERPROF:         Finished CoreOperation at level 5, CPU:7.930, REAL:7.938, MEM:2371.2M, EPOCH TIME: 1706060889.827014
[01/24 03:48:09    440s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:8.580, REAL:8.584, MEM:2371.2M, EPOCH TIME: 1706060889.828819
[01/24 03:48:09    440s] Move report: Congestion aware Tweak moves 1674 insts, mean move: 3.37 um, max move: 33.22 um 
[01/24 03:48:09    440s] 	Max move on inst (FE_OFC198_n_1874): (122.40, 91.96) --> (152.20, 88.54)
[01/24 03:48:09    440s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:08.6, real=0:00:08.0, mem=2371.2mb) @(0:07:12 - 0:07:21).
[01/24 03:48:09    440s] 
[01/24 03:48:09    440s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/24 03:48:10    440s] Move report: legalization moves 152 insts, mean move: 2.55 um, max move: 12.37 um spiral
[01/24 03:48:10    440s] 	Max move on inst (FE_OFC587_n_2433): (140.80, 155.23) --> (140.40, 167.20)
[01/24 03:48:10    440s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:01.0)
[01/24 03:48:10    440s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:48:10    440s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=2371.2MB) @(0:07:21 - 0:07:21).
[01/24 03:48:10    440s] Move report: Detail placement moves 1691 insts, mean move: 3.38 um, max move: 33.22 um 
[01/24 03:48:10    440s] 	Max move on inst (FE_OFC198_n_1874): (122.40, 91.96) --> (152.20, 88.54)
[01/24 03:48:10    440s] 	Runtime: CPU: 0:00:08.8 REAL: 0:00:09.0 MEM: 2371.2MB
[01/24 03:48:10    440s] Statistics of distance of Instance movement in refine placement:
[01/24 03:48:10    440s]   maximum (X+Y) =        33.22 um
[01/24 03:48:10    440s]   inst (FE_OFC198_n_1874) with max move: (122.4, 91.96) -> (152.2, 88.54)
[01/24 03:48:10    440s]   mean    (X+Y) =         3.38 um
[01/24 03:48:10    440s] Summary Report:
[01/24 03:48:10    440s] Instances move: 1691 (out of 9109 movable)
[01/24 03:48:10    440s] Instances flipped: 0
[01/24 03:48:10    440s] Mean displacement: 3.38 um
[01/24 03:48:10    440s] Max displacement: 33.22 um (Instance: FE_OFC198_n_1874) (122.4, 91.96) -> (152.2, 88.54)
[01/24 03:48:10    440s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/24 03:48:10    440s] Total instances moved : 1691
[01/24 03:48:10    440s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:8.800, REAL:8.791, MEM:2371.2M, EPOCH TIME: 1706060890.032443
[01/24 03:48:10    440s] Total net bbox length = 1.497e+05 (8.167e+04 6.806e+04) (ext = 1.031e+04)
[01/24 03:48:10    440s] Runtime: CPU: 0:00:08.8 REAL: 0:00:09.0 MEM: 2371.2MB
[01/24 03:48:10    440s] [CPU] RefinePlace/total (cpu=0:00:08.8, real=0:00:09.0, mem=2371.2MB) @(0:07:12 - 0:07:21).
[01/24 03:48:10    440s] *** Finished refinePlace (0:07:21 mem=2371.2M) ***
[01/24 03:48:10    440s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28723.16
[01/24 03:48:10    440s] OPERPROF:   Finished RefinePlace at level 2, CPU:8.820, REAL:8.810, MEM:2371.2M, EPOCH TIME: 1706060890.036406
[01/24 03:48:10    440s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2371.2M, EPOCH TIME: 1706060890.036472
[01/24 03:48:10    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9181).
[01/24 03:48:10    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:10    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:10    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:10    440s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.031, MEM:2361.2M, EPOCH TIME: 1706060890.067385
[01/24 03:48:10    440s] OPERPROF: Finished RefinePlace2 at level 1, CPU:8.890, REAL:8.887, MEM:2361.2M, EPOCH TIME: 1706060890.067505
[01/24 03:48:10    440s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 03:48:10    440s] #################################################################################
[01/24 03:48:10    440s] # Design Stage: PreRoute
[01/24 03:48:10    440s] # Design Name: picorv32
[01/24 03:48:10    440s] # Design Mode: 45nm
[01/24 03:48:10    440s] # Analysis Mode: MMMC Non-OCV 
[01/24 03:48:10    440s] # Parasitics Mode: No SPEF/RCDB 
[01/24 03:48:10    440s] # Signoff Settings: SI Off 
[01/24 03:48:10    440s] #################################################################################
[01/24 03:48:10    441s] Calculate delays in Single mode...
[01/24 03:48:10    441s] Topological Sorting (REAL = 0:00:00.0, MEM = 2341.7M, InitMEM = 2341.7M)
[01/24 03:48:10    441s] Start delay calculation (fullDC) (1 T). (MEM=2341.67)
[01/24 03:48:10    441s] End AAE Lib Interpolated Model. (MEM=2353.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:48:12    443s] Total number of fetched objects 10206
[01/24 03:48:12    443s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 03:48:12    443s] End delay calculation. (MEM=2369.61 CPU=0:00:01.4 REAL=0:00:02.0)
[01/24 03:48:12    443s] End delay calculation (fullDC). (MEM=2369.61 CPU=0:00:01.8 REAL=0:00:02.0)
[01/24 03:48:12    443s] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 2369.6M) ***
[01/24 03:48:12    443s] eGR doReRoute: optGuide
[01/24 03:48:12    443s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2369.6M, EPOCH TIME: 1706060892.908191
[01/24 03:48:12    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:12    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:12    443s] All LLGs are deleted
[01/24 03:48:12    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:12    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:12    443s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2369.6M, EPOCH TIME: 1706060892.908316
[01/24 03:48:12    443s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2369.6M, EPOCH TIME: 1706060892.908389
[01/24 03:48:12    443s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2317.6M, EPOCH TIME: 1706060892.909064
[01/24 03:48:12    443s] {MMLU 0 73 10148}
[01/24 03:48:12    443s] ### Creating LA Mngr. totSessionCpu=0:07:24 mem=2317.6M
[01/24 03:48:12    443s] ### Creating LA Mngr, finished. totSessionCpu=0:07:24 mem=2317.6M
[01/24 03:48:12    443s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2317.61 MB )
[01/24 03:48:12    443s] (I)      ==================== Layers =====================
[01/24 03:48:12    443s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:48:12    443s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 03:48:12    443s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:48:12    443s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 03:48:12    443s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 03:48:12    443s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 03:48:12    443s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 03:48:12    443s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 03:48:12    443s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 03:48:12    443s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 03:48:12    443s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 03:48:12    443s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 03:48:12    443s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 03:48:12    443s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 03:48:12    443s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 03:48:12    443s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 03:48:12    443s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 03:48:12    443s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 03:48:12    443s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 03:48:12    443s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 03:48:12    443s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 03:48:12    443s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 03:48:12    443s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 03:48:12    443s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 03:48:12    443s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 03:48:12    443s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:48:12    443s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 03:48:12    443s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 03:48:12    443s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 03:48:12    443s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 03:48:12    443s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 03:48:12    443s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 03:48:12    443s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 03:48:12    443s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 03:48:12    443s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 03:48:12    443s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 03:48:12    443s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 03:48:12    443s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 03:48:12    443s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 03:48:12    443s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 03:48:12    443s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:48:12    443s] (I)      Started Import and model ( Curr Mem: 2317.61 MB )
[01/24 03:48:12    443s] (I)      Default pattern map key = picorv32_default.
[01/24 03:48:12    443s] (I)      == Non-default Options ==
[01/24 03:48:12    443s] (I)      Maximum routing layer                              : 11
[01/24 03:48:12    443s] (I)      Minimum routing layer                              : 1
[01/24 03:48:12    443s] (I)      Number of threads                                  : 1
[01/24 03:48:12    443s] (I)      Method to set GCell size                           : row
[01/24 03:48:12    443s] (I)      Counted 2449 PG shapes. We will not process PG shapes layer by layer.
[01/24 03:48:12    443s] (I)      Use row-based GCell size
[01/24 03:48:12    443s] (I)      Use row-based GCell align
[01/24 03:48:12    443s] (I)      layer 0 area = 80000
[01/24 03:48:12    443s] (I)      layer 1 area = 80000
[01/24 03:48:12    443s] (I)      layer 2 area = 80000
[01/24 03:48:12    443s] (I)      layer 3 area = 80000
[01/24 03:48:12    443s] (I)      layer 4 area = 80000
[01/24 03:48:12    443s] (I)      layer 5 area = 80000
[01/24 03:48:12    443s] (I)      layer 6 area = 80000
[01/24 03:48:12    443s] (I)      layer 7 area = 80000
[01/24 03:48:12    443s] (I)      layer 8 area = 80000
[01/24 03:48:12    443s] (I)      layer 9 area = 400000
[01/24 03:48:12    443s] (I)      layer 10 area = 400000
[01/24 03:48:12    443s] (I)      GCell unit size   : 3420
[01/24 03:48:12    443s] (I)      GCell multiplier  : 1
[01/24 03:48:12    443s] (I)      GCell row height  : 3420
[01/24 03:48:12    443s] (I)      Actual row height : 3420
[01/24 03:48:12    443s] (I)      GCell align ref   : 30000 30020
[01/24 03:48:12    443s] [NR-eGR] Track table information for default rule: 
[01/24 03:48:12    443s] [NR-eGR] Metal1 has single uniform track structure
[01/24 03:48:12    443s] [NR-eGR] Metal2 has single uniform track structure
[01/24 03:48:12    443s] [NR-eGR] Metal3 has single uniform track structure
[01/24 03:48:12    443s] [NR-eGR] Metal4 has single uniform track structure
[01/24 03:48:12    443s] [NR-eGR] Metal5 has single uniform track structure
[01/24 03:48:12    443s] [NR-eGR] Metal6 has single uniform track structure
[01/24 03:48:12    443s] [NR-eGR] Metal7 has single uniform track structure
[01/24 03:48:12    443s] [NR-eGR] Metal8 has single uniform track structure
[01/24 03:48:12    443s] [NR-eGR] Metal9 has single uniform track structure
[01/24 03:48:12    443s] [NR-eGR] Metal10 has single uniform track structure
[01/24 03:48:12    443s] [NR-eGR] Metal11 has single uniform track structure
[01/24 03:48:12    443s] (I)      ================== Default via ===================
[01/24 03:48:12    443s] (I)      +----+------------------+------------------------+
[01/24 03:48:12    443s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[01/24 03:48:12    443s] (I)      +----+------------------+------------------------+
[01/24 03:48:12    443s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[01/24 03:48:12    443s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[01/24 03:48:12    443s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[01/24 03:48:12    443s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[01/24 03:48:12    443s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[01/24 03:48:12    443s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[01/24 03:48:12    443s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[01/24 03:48:12    443s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[01/24 03:48:12    443s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[01/24 03:48:12    443s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[01/24 03:48:12    443s] (I)      +----+------------------+------------------------+
[01/24 03:48:13    443s] [NR-eGR] Read 4539 PG shapes
[01/24 03:48:13    443s] [NR-eGR] Read 0 clock shapes
[01/24 03:48:13    443s] [NR-eGR] Read 0 other shapes
[01/24 03:48:13    443s] [NR-eGR] #Routing Blockages  : 0
[01/24 03:48:13    443s] [NR-eGR] #Instance Blockages : 344583
[01/24 03:48:13    443s] [NR-eGR] #PG Blockages       : 4539
[01/24 03:48:13    443s] [NR-eGR] #Halo Blockages     : 0
[01/24 03:48:13    443s] [NR-eGR] #Boundary Blockages : 0
[01/24 03:48:13    443s] [NR-eGR] #Clock Blockages    : 0
[01/24 03:48:13    443s] [NR-eGR] #Other Blockages    : 0
[01/24 03:48:13    443s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 03:48:13    443s] [NR-eGR] Num Prerouted Nets = 73  Num Prerouted Wires = 11494
[01/24 03:48:13    443s] [NR-eGR] Read 10118 nets ( ignored 73 )
[01/24 03:48:13    443s] (I)      early_global_route_priority property id does not exist.
[01/24 03:48:13    443s] (I)      Read Num Blocks=349122  Num Prerouted Wires=11494  Num CS=0
[01/24 03:48:13    443s] (I)      Layer 0 (H) : #blockages 345158 : #preroutes 2049
[01/24 03:48:13    443s] (I)      Layer 1 (V) : #blockages 460 : #preroutes 3069
[01/24 03:48:13    443s] (I)      Layer 2 (H) : #blockages 460 : #preroutes 2566
[01/24 03:48:13    443s] (I)      Layer 3 (V) : #blockages 460 : #preroutes 1500
[01/24 03:48:13    443s] (I)      Layer 4 (H) : #blockages 460 : #preroutes 2129
[01/24 03:48:13    443s] (I)      Layer 5 (V) : #blockages 460 : #preroutes 181
[01/24 03:48:13    443s] (I)      Layer 6 (H) : #blockages 460 : #preroutes 0
[01/24 03:48:13    443s] (I)      Layer 7 (V) : #blockages 460 : #preroutes 0
[01/24 03:48:13    443s] (I)      Layer 8 (H) : #blockages 460 : #preroutes 0
[01/24 03:48:13    443s] (I)      Layer 9 (V) : #blockages 254 : #preroutes 0
[01/24 03:48:13    443s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 03:48:13    443s] (I)      Number of ignored nets                =     73
[01/24 03:48:13    443s] (I)      Number of connected nets              =      0
[01/24 03:48:13    443s] (I)      Number of fixed nets                  =     73.  Ignored: Yes
[01/24 03:48:13    443s] (I)      Number of clock nets                  =     73.  Ignored: No
[01/24 03:48:13    443s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 03:48:13    443s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 03:48:13    443s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 03:48:13    443s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 03:48:13    443s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 03:48:13    443s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 03:48:13    443s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 03:48:13    443s] (I)      Ndr track 0 does not exist
[01/24 03:48:13    443s] (I)      ---------------------Grid Graph Info--------------------
[01/24 03:48:13    443s] (I)      Routing area        : (0, 0) - (458400, 449920)
[01/24 03:48:13    443s] (I)      Core area           : (30000, 30020) - (428400, 419900)
[01/24 03:48:13    443s] (I)      Site width          :   400  (dbu)
[01/24 03:48:13    443s] (I)      Row height          :  3420  (dbu)
[01/24 03:48:13    443s] (I)      GCell row height    :  3420  (dbu)
[01/24 03:48:13    443s] (I)      GCell width         :  3420  (dbu)
[01/24 03:48:13    443s] (I)      GCell height        :  3420  (dbu)
[01/24 03:48:13    443s] (I)      Grid                :   134   131    11
[01/24 03:48:13    443s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 03:48:13    443s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 03:48:13    443s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 03:48:13    443s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 03:48:13    443s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 03:48:13    443s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 03:48:13    443s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/24 03:48:13    443s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 03:48:13    443s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 03:48:13    443s] (I)      Total num of tracks :  1184  1146  1184  1146  1184  1146  1184  1146  1184   457   473
[01/24 03:48:13    443s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 03:48:13    443s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 03:48:13    443s] (I)      --------------------------------------------------------
[01/24 03:48:13    443s] 
[01/24 03:48:13    443s] [NR-eGR] ============ Routing rule table ============
[01/24 03:48:13    443s] [NR-eGR] Rule id: 0  Nets: 10045
[01/24 03:48:13    443s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 03:48:13    443s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/24 03:48:13    443s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/24 03:48:13    443s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/24 03:48:13    443s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/24 03:48:13    443s] [NR-eGR] ========================================
[01/24 03:48:13    443s] [NR-eGR] 
[01/24 03:48:13    443s] (I)      =============== Blocked Tracks ===============
[01/24 03:48:13    443s] (I)      +-------+---------+----------+---------------+
[01/24 03:48:13    443s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 03:48:13    443s] (I)      +-------+---------+----------+---------------+
[01/24 03:48:13    443s] (I)      |     1 |  158656 |   110501 |        69.65% |
[01/24 03:48:13    443s] (I)      |     2 |  150126 |     7820 |         5.21% |
[01/24 03:48:13    443s] (I)      |     3 |  158656 |     1150 |         0.72% |
[01/24 03:48:13    443s] (I)      |     4 |  150126 |     7820 |         5.21% |
[01/24 03:48:13    443s] (I)      |     5 |  158656 |     1150 |         0.72% |
[01/24 03:48:13    443s] (I)      |     6 |  150126 |     7820 |         5.21% |
[01/24 03:48:13    443s] (I)      |     7 |  158656 |     1150 |         0.72% |
[01/24 03:48:13    443s] (I)      |     8 |  150126 |     7820 |         5.21% |
[01/24 03:48:13    443s] (I)      |     9 |  158656 |     2300 |         1.45% |
[01/24 03:48:13    443s] (I)      |    10 |   59867 |     3968 |         6.63% |
[01/24 03:48:13    443s] (I)      |    11 |   63382 |    11132 |        17.56% |
[01/24 03:48:13    443s] (I)      +-------+---------+----------+---------------+
[01/24 03:48:13    443s] (I)      Finished Import and model ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2340.49 MB )
[01/24 03:48:13    443s] (I)      Reset routing kernel
[01/24 03:48:13    443s] (I)      Started Global Routing ( Curr Mem: 2340.49 MB )
[01/24 03:48:13    443s] (I)      totalPins=32824  totalGlobalPin=31512 (96.00%)
[01/24 03:48:13    443s] (I)      total 2D Cap : 1377887 = (730684 H, 647203 V)
[01/24 03:48:13    443s] [NR-eGR] Layer group 1: route 10045 net(s) in layer range [1, 11]
[01/24 03:48:13    443s] (I)      
[01/24 03:48:13    443s] (I)      ============  Phase 1a Route ============
[01/24 03:48:13    443s] (I)      Usage: 92430 = (51168 H, 41262 V) = (7.00% H, 6.38% V) = (8.750e+04um H, 7.056e+04um V)
[01/24 03:48:13    443s] (I)      
[01/24 03:48:13    443s] (I)      ============  Phase 1b Route ============
[01/24 03:48:13    443s] (I)      Usage: 92430 = (51168 H, 41262 V) = (7.00% H, 6.38% V) = (8.750e+04um H, 7.056e+04um V)
[01/24 03:48:13    443s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.580553e+05um
[01/24 03:48:13    443s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 03:48:13    443s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 03:48:13    443s] (I)      
[01/24 03:48:13    443s] (I)      ============  Phase 1c Route ============
[01/24 03:48:13    443s] (I)      Usage: 92430 = (51168 H, 41262 V) = (7.00% H, 6.38% V) = (8.750e+04um H, 7.056e+04um V)
[01/24 03:48:13    443s] (I)      
[01/24 03:48:13    443s] (I)      ============  Phase 1d Route ============
[01/24 03:48:13    443s] (I)      Usage: 92430 = (51168 H, 41262 V) = (7.00% H, 6.38% V) = (8.750e+04um H, 7.056e+04um V)
[01/24 03:48:13    443s] (I)      
[01/24 03:48:13    443s] (I)      ============  Phase 1e Route ============
[01/24 03:48:13    443s] (I)      Usage: 92430 = (51168 H, 41262 V) = (7.00% H, 6.38% V) = (8.750e+04um H, 7.056e+04um V)
[01/24 03:48:13    443s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.580553e+05um
[01/24 03:48:13    443s] (I)      
[01/24 03:48:13    443s] (I)      ============  Phase 1l Route ============
[01/24 03:48:13    444s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 03:48:13    444s] (I)      Layer  1:      48266        77        22       99666       57141    (63.56%) 
[01/24 03:48:13    444s] (I)      Layer  2:     146869     37218         6           0      148941    ( 0.00%) 
[01/24 03:48:13    444s] (I)      Layer  3:     156396     39442         0           0      156807    ( 0.00%) 
[01/24 03:48:13    444s] (I)      Layer  4:     146869     12941         0           0      148941    ( 0.00%) 
[01/24 03:48:13    444s] (I)      Layer  5:     156396     10460         0           0      156807    ( 0.00%) 
[01/24 03:48:13    444s] (I)      Layer  6:     146869      3690         0           0      148941    ( 0.00%) 
[01/24 03:48:13    444s] (I)      Layer  7:     156396       413         0           0      156807    ( 0.00%) 
[01/24 03:48:13    444s] (I)      Layer  8:     146869       145         0           0      148941    ( 0.00%) 
[01/24 03:48:13    444s] (I)      Layer  9:     155549       113         0           0      156807    ( 0.00%) 
[01/24 03:48:13    444s] (I)      Layer 10:      55446         6         0        2969       56608    ( 4.98%) 
[01/24 03:48:13    444s] (I)      Layer 11:      51790         0         0        7204       55519    (11.48%) 
[01/24 03:48:13    444s] (I)      Total:       1367715    104505        28      109837     1392259    ( 7.31%) 
[01/24 03:48:13    444s] (I)      
[01/24 03:48:13    444s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 03:48:13    444s] [NR-eGR]                        OverCon           OverCon            
[01/24 03:48:13    444s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/24 03:48:13    444s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/24 03:48:13    444s] [NR-eGR] ---------------------------------------------------------------
[01/24 03:48:13    444s] [NR-eGR]  Metal1 ( 1)        21( 0.33%)         0( 0.00%)   ( 0.33%) 
[01/24 03:48:13    444s] [NR-eGR]  Metal2 ( 2)         6( 0.03%)         0( 0.00%)   ( 0.03%) 
[01/24 03:48:13    444s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:48:13    444s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:48:13    444s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:48:13    444s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:48:13    444s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:48:13    444s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:48:13    444s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:48:13    444s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:48:13    444s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:48:13    444s] [NR-eGR] ---------------------------------------------------------------
[01/24 03:48:13    444s] [NR-eGR]        Total        27( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/24 03:48:13    444s] [NR-eGR] 
[01/24 03:48:13    444s] (I)      Finished Global Routing ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 2348.49 MB )
[01/24 03:48:13    444s] (I)      total 2D Cap : 1379113 = (731218 H, 647895 V)
[01/24 03:48:13    444s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 03:48:13    444s] (I)      ============= Track Assignment ============
[01/24 03:48:13    444s] (I)      Started Track Assignment (1T) ( Curr Mem: 2348.49 MB )
[01/24 03:48:13    444s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 03:48:13    444s] (I)      Run Multi-thread track assignment
[01/24 03:48:13    444s] (I)      Finished Track Assignment (1T) ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2348.49 MB )
[01/24 03:48:13    444s] (I)      Started Export ( Curr Mem: 2348.49 MB )
[01/24 03:48:13    444s] [NR-eGR]                  Length (um)   Vias 
[01/24 03:48:13    444s] [NR-eGR] ------------------------------------
[01/24 03:48:13    444s] [NR-eGR]  Metal1   (1H)         12146  35419 
[01/24 03:48:13    444s] [NR-eGR]  Metal2   (2V)         52402  24085 
[01/24 03:48:13    444s] [NR-eGR]  Metal3   (3H)         64888   4993 
[01/24 03:48:13    444s] [NR-eGR]  Metal4   (4V)         21257   2639 
[01/24 03:48:13    444s] [NR-eGR]  Metal5   (5H)         17851   1252 
[01/24 03:48:13    444s] [NR-eGR]  Metal6   (6V)          6272     68 
[01/24 03:48:13    444s] [NR-eGR]  Metal7   (7H)           765     37 
[01/24 03:48:13    444s] [NR-eGR]  Metal8   (8V)           234     27 
[01/24 03:48:13    444s] [NR-eGR]  Metal9   (9H)           199      9 
[01/24 03:48:13    444s] [NR-eGR]  Metal10  (10V)            0      7 
[01/24 03:48:13    444s] [NR-eGR]  Metal11  (11H)           10      0 
[01/24 03:48:13    444s] [NR-eGR] ------------------------------------
[01/24 03:48:13    444s] [NR-eGR]           Total       176024  68536 
[01/24 03:48:13    444s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:48:13    444s] [NR-eGR] Total half perimeter of net bounding box: 149721um
[01/24 03:48:13    444s] [NR-eGR] Total length: 176024um, number of vias: 68536
[01/24 03:48:13    444s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:48:13    444s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/24 03:48:13    444s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:48:13    444s] (I)      Finished Export ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2338.98 MB )
[01/24 03:48:13    444s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.68 sec, Real: 0.68 sec, Curr Mem: 2317.98 MB )
[01/24 03:48:13    444s] (I)      ===================================== Runtime Summary ======================================
[01/24 03:48:13    444s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/24 03:48:13    444s] (I)      --------------------------------------------------------------------------------------------
[01/24 03:48:13    444s] (I)       Early Global Route kernel              100.00%  732.02 sec  732.70 sec  0.68 sec  0.68 sec 
[01/24 03:48:13    444s] (I)       +-Import and model                      33.24%  732.02 sec  732.25 sec  0.23 sec  0.23 sec 
[01/24 03:48:13    444s] (I)       | +-Create place DB                      4.69%  732.02 sec  732.06 sec  0.03 sec  0.03 sec 
[01/24 03:48:13    444s] (I)       | | +-Import place data                  4.67%  732.02 sec  732.06 sec  0.03 sec  0.03 sec 
[01/24 03:48:13    444s] (I)       | | | +-Read instances and placement     1.43%  732.02 sec  732.03 sec  0.01 sec  0.01 sec 
[01/24 03:48:13    444s] (I)       | | | +-Read nets                        3.19%  732.03 sec  732.06 sec  0.02 sec  0.02 sec 
[01/24 03:48:13    444s] (I)       | +-Create route DB                     27.29%  732.06 sec  732.24 sec  0.19 sec  0.19 sec 
[01/24 03:48:13    444s] (I)       | | +-Import route data (1T)            27.23%  732.06 sec  732.24 sec  0.19 sec  0.19 sec 
[01/24 03:48:13    444s] (I)       | | | +-Read blockages ( Layer 1-11 )   18.80%  732.06 sec  732.19 sec  0.13 sec  0.13 sec 
[01/24 03:48:13    444s] (I)       | | | | +-Read routing blockages         0.00%  732.06 sec  732.06 sec  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)       | | | | +-Read instance blockages       18.43%  732.06 sec  732.19 sec  0.13 sec  0.12 sec 
[01/24 03:48:13    444s] (I)       | | | | +-Read PG blockages              0.11%  732.19 sec  732.19 sec  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)       | | | | +-Read clock blockages           0.01%  732.19 sec  732.19 sec  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)       | | | | +-Read other blockages           0.01%  732.19 sec  732.19 sec  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)       | | | | +-Read halo blockages            0.02%  732.19 sec  732.19 sec  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)       | | | | +-Read boundary cut boxes        0.00%  732.19 sec  732.19 sec  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)       | | | +-Read blackboxes                  0.00%  732.19 sec  732.19 sec  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)       | | | +-Read prerouted                   1.00%  732.19 sec  732.20 sec  0.01 sec  0.00 sec 
[01/24 03:48:13    444s] (I)       | | | +-Read unlegalized nets            0.22%  732.20 sec  732.20 sec  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)       | | | +-Read nets                        0.43%  732.20 sec  732.20 sec  0.00 sec  0.01 sec 
[01/24 03:48:13    444s] (I)       | | | +-Set up via pillars               0.01%  732.20 sec  732.20 sec  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)       | | | +-Initialize 3D grid graph         0.08%  732.20 sec  732.20 sec  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)       | | | +-Model blockage capacity          5.48%  732.20 sec  732.24 sec  0.04 sec  0.04 sec 
[01/24 03:48:13    444s] (I)       | | | | +-Initialize 3D capacity         5.23%  732.20 sec  732.24 sec  0.04 sec  0.04 sec 
[01/24 03:48:13    444s] (I)       | +-Read aux data                        0.00%  732.24 sec  732.24 sec  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)       | +-Others data preparation              0.14%  732.24 sec  732.24 sec  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)       | +-Create route kernel                  0.80%  732.24 sec  732.25 sec  0.01 sec  0.01 sec 
[01/24 03:48:13    444s] (I)       +-Global Routing                        21.33%  732.25 sec  732.40 sec  0.15 sec  0.14 sec 
[01/24 03:48:13    444s] (I)       | +-Initialization                       0.34%  732.25 sec  732.25 sec  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)       | +-Net group 1                         19.51%  732.25 sec  732.39 sec  0.13 sec  0.13 sec 
[01/24 03:48:13    444s] (I)       | | +-Generate topology                  1.37%  732.25 sec  732.26 sec  0.01 sec  0.01 sec 
[01/24 03:48:13    444s] (I)       | | +-Phase 1a                           3.79%  732.27 sec  732.29 sec  0.03 sec  0.03 sec 
[01/24 03:48:13    444s] (I)       | | | +-Pattern routing (1T)             3.23%  732.27 sec  732.29 sec  0.02 sec  0.03 sec 
[01/24 03:48:13    444s] (I)       | | | +-Add via demand to 2D             0.48%  732.29 sec  732.29 sec  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)       | | +-Phase 1b                           0.03%  732.29 sec  732.29 sec  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)       | | +-Phase 1c                           0.00%  732.29 sec  732.29 sec  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)       | | +-Phase 1d                           0.00%  732.29 sec  732.29 sec  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)       | | +-Phase 1e                           0.04%  732.29 sec  732.29 sec  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)       | | | +-Route legalization               0.00%  732.29 sec  732.29 sec  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)       | | +-Phase 1l                          13.48%  732.29 sec  732.39 sec  0.09 sec  0.09 sec 
[01/24 03:48:13    444s] (I)       | | | +-Layer assignment (1T)           13.15%  732.30 sec  732.39 sec  0.09 sec  0.09 sec 
[01/24 03:48:13    444s] (I)       | +-Clean cong LA                        0.00%  732.39 sec  732.39 sec  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)       +-Export 3D cong map                     0.84%  732.40 sec  732.40 sec  0.01 sec  0.01 sec 
[01/24 03:48:13    444s] (I)       | +-Export 2D cong map                   0.07%  732.40 sec  732.40 sec  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)       +-Extract Global 3D Wires                0.39%  732.41 sec  732.42 sec  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)       +-Track Assignment (1T)                 17.41%  732.42 sec  732.54 sec  0.12 sec  0.12 sec 
[01/24 03:48:13    444s] (I)       | +-Initialization                       0.11%  732.42 sec  732.42 sec  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)       | +-Track Assignment Kernel             16.98%  732.42 sec  732.53 sec  0.12 sec  0.12 sec 
[01/24 03:48:13    444s] (I)       | +-Free Memory                          0.00%  732.54 sec  732.54 sec  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)       +-Export                                23.26%  732.54 sec  732.69 sec  0.16 sec  0.16 sec 
[01/24 03:48:13    444s] (I)       | +-Export DB wires                      6.86%  732.54 sec  732.58 sec  0.05 sec  0.05 sec 
[01/24 03:48:13    444s] (I)       | | +-Export all nets                    5.21%  732.54 sec  732.57 sec  0.04 sec  0.04 sec 
[01/24 03:48:13    444s] (I)       | | +-Set wire vias                      1.30%  732.57 sec  732.58 sec  0.01 sec  0.01 sec 
[01/24 03:48:13    444s] (I)       | +-Report wirelength                    3.00%  732.58 sec  732.60 sec  0.02 sec  0.02 sec 
[01/24 03:48:13    444s] (I)       | +-Update net boxes                     3.05%  732.60 sec  732.62 sec  0.02 sec  0.02 sec 
[01/24 03:48:13    444s] (I)       | +-Update timing                       10.24%  732.62 sec  732.69 sec  0.07 sec  0.07 sec 
[01/24 03:48:13    444s] (I)       +-Postprocess design                     0.58%  732.69 sec  732.70 sec  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)      ===================== Summary by functions =====================
[01/24 03:48:13    444s] (I)       Lv  Step                                 %      Real       CPU 
[01/24 03:48:13    444s] (I)      ----------------------------------------------------------------
[01/24 03:48:13    444s] (I)        0  Early Global Route kernel      100.00%  0.68 sec  0.68 sec 
[01/24 03:48:13    444s] (I)        1  Import and model                33.24%  0.23 sec  0.23 sec 
[01/24 03:48:13    444s] (I)        1  Export                          23.26%  0.16 sec  0.16 sec 
[01/24 03:48:13    444s] (I)        1  Global Routing                  21.33%  0.15 sec  0.14 sec 
[01/24 03:48:13    444s] (I)        1  Track Assignment (1T)           17.41%  0.12 sec  0.12 sec 
[01/24 03:48:13    444s] (I)        1  Export 3D cong map               0.84%  0.01 sec  0.01 sec 
[01/24 03:48:13    444s] (I)        1  Postprocess design               0.58%  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)        1  Extract Global 3D Wires          0.39%  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)        2  Create route DB                 27.29%  0.19 sec  0.19 sec 
[01/24 03:48:13    444s] (I)        2  Net group 1                     19.51%  0.13 sec  0.13 sec 
[01/24 03:48:13    444s] (I)        2  Track Assignment Kernel         16.98%  0.12 sec  0.12 sec 
[01/24 03:48:13    444s] (I)        2  Update timing                   10.24%  0.07 sec  0.07 sec 
[01/24 03:48:13    444s] (I)        2  Export DB wires                  6.86%  0.05 sec  0.05 sec 
[01/24 03:48:13    444s] (I)        2  Create place DB                  4.69%  0.03 sec  0.03 sec 
[01/24 03:48:13    444s] (I)        2  Update net boxes                 3.05%  0.02 sec  0.02 sec 
[01/24 03:48:13    444s] (I)        2  Report wirelength                3.00%  0.02 sec  0.02 sec 
[01/24 03:48:13    444s] (I)        2  Create route kernel              0.80%  0.01 sec  0.01 sec 
[01/24 03:48:13    444s] (I)        2  Initialization                   0.45%  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)        2  Others data preparation          0.14%  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)        2  Export 2D cong map               0.07%  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)        3  Import route data (1T)          27.23%  0.19 sec  0.19 sec 
[01/24 03:48:13    444s] (I)        3  Phase 1l                        13.48%  0.09 sec  0.09 sec 
[01/24 03:48:13    444s] (I)        3  Export all nets                  5.21%  0.04 sec  0.04 sec 
[01/24 03:48:13    444s] (I)        3  Import place data                4.67%  0.03 sec  0.03 sec 
[01/24 03:48:13    444s] (I)        3  Phase 1a                         3.79%  0.03 sec  0.03 sec 
[01/24 03:48:13    444s] (I)        3  Generate topology                1.37%  0.01 sec  0.01 sec 
[01/24 03:48:13    444s] (I)        3  Set wire vias                    1.30%  0.01 sec  0.01 sec 
[01/24 03:48:13    444s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)        4  Read blockages ( Layer 1-11 )   18.80%  0.13 sec  0.13 sec 
[01/24 03:48:13    444s] (I)        4  Layer assignment (1T)           13.15%  0.09 sec  0.09 sec 
[01/24 03:48:13    444s] (I)        4  Model blockage capacity          5.48%  0.04 sec  0.04 sec 
[01/24 03:48:13    444s] (I)        4  Read nets                        3.62%  0.02 sec  0.03 sec 
[01/24 03:48:13    444s] (I)        4  Pattern routing (1T)             3.23%  0.02 sec  0.03 sec 
[01/24 03:48:13    444s] (I)        4  Read instances and placement     1.43%  0.01 sec  0.01 sec 
[01/24 03:48:13    444s] (I)        4  Read prerouted                   1.00%  0.01 sec  0.00 sec 
[01/24 03:48:13    444s] (I)        4  Add via demand to 2D             0.48%  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)        4  Read unlegalized nets            0.22%  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)        4  Initialize 3D grid graph         0.08%  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)        5  Read instance blockages         18.43%  0.13 sec  0.12 sec 
[01/24 03:48:13    444s] (I)        5  Initialize 3D capacity           5.23%  0.04 sec  0.04 sec 
[01/24 03:48:13    444s] (I)        5  Read PG blockages                0.11%  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/24 03:48:13    444s] Extraction called for design 'picorv32' of instances=9181 and nets=10360 using extraction engine 'preRoute' .
[01/24 03:48:13    444s] PreRoute RC Extraction called for design picorv32.
[01/24 03:48:13    444s] RC Extraction called in multi-corner(1) mode.
[01/24 03:48:13    444s] RCMode: PreRoute
[01/24 03:48:13    444s]       RC Corner Indexes            0   
[01/24 03:48:13    444s] Capacitance Scaling Factor   : 1.00000 
[01/24 03:48:13    444s] Resistance Scaling Factor    : 1.00000 
[01/24 03:48:13    444s] Clock Cap. Scaling Factor    : 1.00000 
[01/24 03:48:13    444s] Clock Res. Scaling Factor    : 1.00000 
[01/24 03:48:13    444s] Shrink Factor                : 1.00000
[01/24 03:48:13    444s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/24 03:48:13    444s] Using Quantus QRC technology file ...
[01/24 03:48:13    444s] 
[01/24 03:48:13    444s] Trim Metal Layers:
[01/24 03:48:13    444s] LayerId::1 widthSet size::2
[01/24 03:48:13    444s] LayerId::2 widthSet size::2
[01/24 03:48:13    444s] LayerId::3 widthSet size::2
[01/24 03:48:13    444s] LayerId::4 widthSet size::2
[01/24 03:48:13    444s] LayerId::5 widthSet size::2
[01/24 03:48:13    444s] LayerId::6 widthSet size::2
[01/24 03:48:13    444s] LayerId::7 widthSet size::2
[01/24 03:48:13    444s] LayerId::8 widthSet size::2
[01/24 03:48:13    444s] LayerId::9 widthSet size::2
[01/24 03:48:13    444s] LayerId::10 widthSet size::2
[01/24 03:48:13    444s] LayerId::11 widthSet size::2
[01/24 03:48:13    444s] Updating RC grid for preRoute extraction ...
[01/24 03:48:13    444s] eee: pegSigSF::1.070000
[01/24 03:48:13    444s] Initializing multi-corner resistance tables ...
[01/24 03:48:13    444s] eee: l::1 avDens::0.129820 usedTrk::2173.180462 availTrk::16740.000000 sigTrk::2173.180462
[01/24 03:48:13    444s] eee: l::2 avDens::0.240585 usedTrk::3085.502830 availTrk::12825.000000 sigTrk::3085.502830
[01/24 03:48:13    444s] eee: l::3 avDens::0.283838 usedTrk::3806.273733 availTrk::13410.000000 sigTrk::3806.273733
[01/24 03:48:13    444s] eee: l::4 avDens::0.101792 usedTrk::1253.259387 availTrk::12312.000000 sigTrk::1253.259387
[01/24 03:48:13    444s] eee: l::5 avDens::0.080627 usedTrk::1044.926401 availTrk::12960.000000 sigTrk::1044.926401
[01/24 03:48:13    444s] eee: l::6 avDens::0.035164 usedTrk::366.799151 availTrk::10431.000000 sigTrk::366.799151
[01/24 03:48:13    444s] eee: l::7 avDens::0.021624 usedTrk::44.762573 availTrk::2070.000000 sigTrk::44.762573
[01/24 03:48:13    444s] eee: l::8 avDens::0.014519 usedTrk::13.655556 availTrk::940.500000 sigTrk::13.655556
[01/24 03:48:13    444s] eee: l::9 avDens::0.012956 usedTrk::11.660819 availTrk::900.000000 sigTrk::11.660819
[01/24 03:48:13    444s] eee: l::10 avDens::0.059634 usedTrk::79.539795 availTrk::1333.800000 sigTrk::79.539795
[01/24 03:48:13    444s] eee: l::11 avDens::0.054516 usedTrk::139.343012 availTrk::2556.000000 sigTrk::139.343012
[01/24 03:48:13    444s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:48:13    444s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.266263 uaWl=1.000000 uaWlH=0.235091 aWlH=0.000000 lMod=0 pMax=0.818900 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 03:48:13    444s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2312.977M)
[01/24 03:48:14    444s] Compute RC Scale Done ...
[01/24 03:48:14    444s] OPERPROF: Starting HotSpotCal at level 1, MEM:2332.1M, EPOCH TIME: 1706060894.012556
[01/24 03:48:14    444s] [hotspot] +------------+---------------+---------------+
[01/24 03:48:14    444s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 03:48:14    444s] [hotspot] +------------+---------------+---------------+
[01/24 03:48:14    444s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 03:48:14    444s] [hotspot] +------------+---------------+---------------+
[01/24 03:48:14    444s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 03:48:14    444s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 03:48:14    444s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:2332.1M, EPOCH TIME: 1706060894.014702
[01/24 03:48:14    444s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[01/24 03:48:14    444s] Begin: GigaOpt Route Type Constraints Refinement
[01/24 03:48:14    444s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:24.8/0:29:53.7 (0.2), mem = 2332.1M
[01/24 03:48:14    444s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.25
[01/24 03:48:14    444s] ### Creating RouteCongInterface, started
[01/24 03:48:14    444s] 
[01/24 03:48:14    444s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 03:48:14    444s] 
[01/24 03:48:14    444s] #optDebug: {0, 1.000}
[01/24 03:48:14    444s] ### Creating RouteCongInterface, finished
[01/24 03:48:14    444s] Updated routing constraints on 0 nets.
[01/24 03:48:14    444s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.25
[01/24 03:48:14    444s] Bottom Preferred Layer:
[01/24 03:48:14    444s] +---------------+------------+----------+
[01/24 03:48:14    444s] |     Layer     |    CLK     |   Rule   |
[01/24 03:48:14    444s] +---------------+------------+----------+
[01/24 03:48:14    444s] | Metal5 (z=5)  |         69 | default  |
[01/24 03:48:14    444s] +---------------+------------+----------+
[01/24 03:48:14    444s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/24 03:48:14    444s] +---------------+------------+----------+
[01/24 03:48:14    444s] Via Pillar Rule:
[01/24 03:48:14    444s]     None
[01/24 03:48:14    444s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:07:24.8/0:29:53.7 (0.2), mem = 2332.1M
[01/24 03:48:14    444s] 
[01/24 03:48:14    444s] =============================================================================================
[01/24 03:48:14    444s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.35-s114_1
[01/24 03:48:14    444s] =============================================================================================
[01/24 03:48:14    444s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:48:14    444s] ---------------------------------------------------------------------------------------------
[01/24 03:48:14    444s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  77.4 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:48:14    444s] [ MISC                   ]          0:00:00.0  (  22.6 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:48:14    444s] ---------------------------------------------------------------------------------------------
[01/24 03:48:14    444s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:48:14    444s] ---------------------------------------------------------------------------------------------
[01/24 03:48:14    444s] 
[01/24 03:48:14    444s] End: GigaOpt Route Type Constraints Refinement
[01/24 03:48:14    444s] skip EGR on cluster skew clock nets.
[01/24 03:48:14    444s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 03:48:14    444s] #################################################################################
[01/24 03:48:14    444s] # Design Stage: PreRoute
[01/24 03:48:14    444s] # Design Name: picorv32
[01/24 03:48:14    444s] # Design Mode: 45nm
[01/24 03:48:14    444s] # Analysis Mode: MMMC Non-OCV 
[01/24 03:48:14    444s] # Parasitics Mode: No SPEF/RCDB 
[01/24 03:48:14    444s] # Signoff Settings: SI Off 
[01/24 03:48:14    444s] #################################################################################
[01/24 03:48:14    445s] Calculate delays in Single mode...
[01/24 03:48:14    445s] Topological Sorting (REAL = 0:00:00.0, MEM = 2330.1M, InitMEM = 2330.1M)
[01/24 03:48:14    445s] Start delay calculation (fullDC) (1 T). (MEM=2330.05)
[01/24 03:48:14    445s] End AAE Lib Interpolated Model. (MEM=2341.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:48:16    446s] Total number of fetched objects 10206
[01/24 03:48:16    447s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:48:16    447s] End delay calculation. (MEM=2371.72 CPU=0:00:01.4 REAL=0:00:02.0)
[01/24 03:48:16    447s] End delay calculation (fullDC). (MEM=2371.72 CPU=0:00:01.8 REAL=0:00:02.0)
[01/24 03:48:16    447s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 2371.7M) ***
[01/24 03:48:16    447s] Begin: GigaOpt postEco DRV Optimization
[01/24 03:48:16    447s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[01/24 03:48:16    447s] *** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:27.3/0:29:56.2 (0.2), mem = 2371.7M
[01/24 03:48:16    447s] Info: 73 nets with fixed/cover wires excluded.
[01/24 03:48:16    447s] Info: 73 clock nets excluded from IPO operation.
[01/24 03:48:16    447s] Processing average sequential pin duty cycle 
[01/24 03:48:16    447s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.26
[01/24 03:48:16    447s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:48:16    447s] ### Creating PhyDesignMc. totSessionCpu=0:07:27 mem=2371.7M
[01/24 03:48:16    447s] OPERPROF: Starting DPlace-Init at level 1, MEM:2371.7M, EPOCH TIME: 1706060896.579089
[01/24 03:48:16    447s] Processing tracks to init pin-track alignment.
[01/24 03:48:16    447s] z: 2, totalTracks: 1
[01/24 03:48:16    447s] z: 4, totalTracks: 1
[01/24 03:48:16    447s] z: 6, totalTracks: 1
[01/24 03:48:16    447s] z: 8, totalTracks: 1
[01/24 03:48:16    447s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:48:16    447s] All LLGs are deleted
[01/24 03:48:16    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:16    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:16    447s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2371.7M, EPOCH TIME: 1706060896.586012
[01/24 03:48:16    447s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2371.7M, EPOCH TIME: 1706060896.586322
[01/24 03:48:16    447s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2371.7M, EPOCH TIME: 1706060896.588694
[01/24 03:48:16    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:16    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:16    447s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2371.7M, EPOCH TIME: 1706060896.590435
[01/24 03:48:16    447s] Max number of tech site patterns supported in site array is 256.
[01/24 03:48:16    447s] Core basic site is CoreSite
[01/24 03:48:16    447s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2371.7M, EPOCH TIME: 1706060896.617562
[01/24 03:48:16    447s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 03:48:16    447s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 03:48:16    447s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2371.7M, EPOCH TIME: 1706060896.618958
[01/24 03:48:16    447s] Fast DP-INIT is on for default
[01/24 03:48:16    447s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 03:48:16    447s] Atter site array init, number of instance map data is 0.
[01/24 03:48:16    447s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:2371.7M, EPOCH TIME: 1706060896.622476
[01/24 03:48:16    447s] 
[01/24 03:48:16    447s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:48:16    447s] 
[01/24 03:48:16    447s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 03:48:16    447s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.037, MEM:2371.7M, EPOCH TIME: 1706060896.625575
[01/24 03:48:16    447s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2371.7M, EPOCH TIME: 1706060896.625664
[01/24 03:48:16    447s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2371.7M, EPOCH TIME: 1706060896.625729
[01/24 03:48:16    447s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2371.7MB).
[01/24 03:48:16    447s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2371.7M, EPOCH TIME: 1706060896.627360
[01/24 03:48:16    447s] TotalInstCnt at PhyDesignMc Initialization: 9181
[01/24 03:48:16    447s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:27 mem=2371.7M
[01/24 03:48:16    447s] ### Creating RouteCongInterface, started
[01/24 03:48:16    447s] 
[01/24 03:48:16    447s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/24 03:48:16    447s] 
[01/24 03:48:16    447s] #optDebug: {0, 1.000}
[01/24 03:48:16    447s] ### Creating RouteCongInterface, finished
[01/24 03:48:16    447s] {MG  {8 0 3.8 0.0918237}  {10 0 13.1 0.315438} }
[01/24 03:48:16    447s] ### Creating LA Mngr. totSessionCpu=0:07:27 mem=2371.7M
[01/24 03:48:16    447s] ### Creating LA Mngr, finished. totSessionCpu=0:07:27 mem=2371.7M
[01/24 03:48:17    447s] [GPS-DRV] Optimizer parameters ============================= 
[01/24 03:48:17    447s] [GPS-DRV] maxDensity (design): 0.95
[01/24 03:48:17    447s] [GPS-DRV] maxLocalDensity: 0.98
[01/24 03:48:17    447s] [GPS-DRV] All active and enabled setup views
[01/24 03:48:17    447s] [GPS-DRV]     default_emulate_view
[01/24 03:48:17    447s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 03:48:17    447s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 03:48:17    447s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/24 03:48:17    447s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/24 03:48:17    447s] [GPS-DRV] timing-driven DRV settings
[01/24 03:48:17    447s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/24 03:48:17    447s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2406.1M, EPOCH TIME: 1706060897.057248
[01/24 03:48:17    447s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2406.1M, EPOCH TIME: 1706060897.057456
[01/24 03:48:17    448s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:48:17    448s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/24 03:48:17    448s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:48:17    448s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/24 03:48:17    448s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:48:17    448s] Info: violation cost 5.361608 (cap = 0.000000, tran = 5.361608, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 03:48:17    448s] |    28|   126|    -0.11|     0|     0|     0.00|     0|     0|     0|     0|     2.22|     0.00|       0|       0|       0| 71.16%|          |         |
[01/24 03:48:17    448s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 03:48:17    448s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.22|     0.00|      24|       0|       8| 71.27%| 0:00:00.0|  2441.1M|
[01/24 03:48:17    448s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 03:48:17    448s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.22|     0.00|       0|       0|       0| 71.27%| 0:00:00.0|  2441.1M|
[01/24 03:48:17    448s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:48:17    448s] Bottom Preferred Layer:
[01/24 03:48:17    448s] +---------------+------------+----------+
[01/24 03:48:17    448s] |     Layer     |    CLK     |   Rule   |
[01/24 03:48:17    448s] +---------------+------------+----------+
[01/24 03:48:17    448s] | Metal5 (z=5)  |         69 | default  |
[01/24 03:48:17    448s] +---------------+------------+----------+
[01/24 03:48:17    448s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/24 03:48:17    448s] +---------------+------------+----------+
[01/24 03:48:17    448s] Via Pillar Rule:
[01/24 03:48:17    448s]     None
[01/24 03:48:17    448s] 
[01/24 03:48:17    448s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=2441.1M) ***
[01/24 03:48:17    448s] 
[01/24 03:48:17    448s] Total-nets :: 10142, Stn-nets :: 11, ratio :: 0.10846 %, Total-len 176029, Stn-len 1016.27
[01/24 03:48:17    448s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2422.1M, EPOCH TIME: 1706060897.615623
[01/24 03:48:17    448s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9205).
[01/24 03:48:17    448s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:17    448s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:17    448s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:17    448s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.029, MEM:2355.1M, EPOCH TIME: 1706060897.644648
[01/24 03:48:17    448s] TotalInstCnt at PhyDesignMc Destruction: 9205
[01/24 03:48:17    448s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.26
[01/24 03:48:17    448s] *** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:07:28.4/0:29:57.3 (0.2), mem = 2355.1M
[01/24 03:48:17    448s] 
[01/24 03:48:17    448s] =============================================================================================
[01/24 03:48:17    448s]  Step TAT Report : DrvOpt #3 / ccopt_design #1                                  21.35-s114_1
[01/24 03:48:17    448s] =============================================================================================
[01/24 03:48:17    448s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:48:17    448s] ---------------------------------------------------------------------------------------------
[01/24 03:48:17    448s] [ SlackTraversorInit     ]      1   0:00:00.2  (  20.3 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 03:48:17    448s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:48:17    448s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   9.7 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 03:48:17    448s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 03:48:17    448s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 03:48:17    448s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:48:17    448s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 03:48:17    448s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 03:48:17    448s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:48:17    448s] [ OptEval                ]      1   0:00:00.1  (  10.3 % )     0:00:00.1 /  0:00:00.1    1.1
[01/24 03:48:17    448s] [ OptCommit              ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.6
[01/24 03:48:17    448s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.1
[01/24 03:48:17    448s] [ IncrDelayCalc          ]      5   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.1    1.2
[01/24 03:48:17    448s] [ DrvFindVioNets         ]      3   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 03:48:17    448s] [ DrvComputeSummary      ]      3   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 03:48:17    448s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:48:17    448s] [ MISC                   ]          0:00:00.4  (  36.7 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 03:48:17    448s] ---------------------------------------------------------------------------------------------
[01/24 03:48:17    448s]  DrvOpt #3 TOTAL                    0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[01/24 03:48:17    448s] ---------------------------------------------------------------------------------------------
[01/24 03:48:17    448s] 
[01/24 03:48:17    448s] End: GigaOpt postEco DRV Optimization
[01/24 03:48:17    448s] **INFO: Flow update: Design timing is met.
[01/24 03:48:17    448s] Running refinePlace -preserveRouting true -hardFence false
[01/24 03:48:17    448s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2355.1M, EPOCH TIME: 1706060897.649646
[01/24 03:48:17    448s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2355.1M, EPOCH TIME: 1706060897.649741
[01/24 03:48:17    448s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2355.1M, EPOCH TIME: 1706060897.649869
[01/24 03:48:17    448s] Processing tracks to init pin-track alignment.
[01/24 03:48:17    448s] z: 2, totalTracks: 1
[01/24 03:48:17    448s] z: 4, totalTracks: 1
[01/24 03:48:17    448s] z: 6, totalTracks: 1
[01/24 03:48:17    448s] z: 8, totalTracks: 1
[01/24 03:48:17    448s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:48:17    448s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2355.1M, EPOCH TIME: 1706060897.658841
[01/24 03:48:17    448s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:17    448s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:17    448s] 
[01/24 03:48:17    448s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:48:17    448s] 
[01/24 03:48:17    448s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 03:48:17    448s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.033, MEM:2355.1M, EPOCH TIME: 1706060897.691521
[01/24 03:48:17    448s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2355.1M, EPOCH TIME: 1706060897.691633
[01/24 03:48:17    448s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2355.1M, EPOCH TIME: 1706060897.691701
[01/24 03:48:17    448s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2355.1MB).
[01/24 03:48:17    448s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.044, MEM:2355.1M, EPOCH TIME: 1706060897.693439
[01/24 03:48:17    448s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.044, MEM:2355.1M, EPOCH TIME: 1706060897.693497
[01/24 03:48:17    448s] TDRefine: refinePlace mode is spiral
[01/24 03:48:17    448s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28723.17
[01/24 03:48:17    448s] OPERPROF:   Starting RefinePlace at level 2, MEM:2355.1M, EPOCH TIME: 1706060897.693571
[01/24 03:48:17    448s] *** Starting refinePlace (0:07:28 mem=2355.1M) ***
[01/24 03:48:17    448s] Total net bbox length = 1.498e+05 (8.168e+04 6.811e+04) (ext = 1.031e+04)
[01/24 03:48:17    448s] 
[01/24 03:48:17    448s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:48:17    448s] (I)      Default pattern map key = picorv32_default.
[01/24 03:48:17    448s] (I)      Default pattern map key = picorv32_default.
[01/24 03:48:17    448s] 
[01/24 03:48:17    448s] Starting Small incrNP...
[01/24 03:48:17    448s] User Input Parameters:
[01/24 03:48:17    448s] - Congestion Driven    : Off
[01/24 03:48:17    448s] - Timing Driven        : Off
[01/24 03:48:17    448s] - Area-Violation Based : Off
[01/24 03:48:17    448s] - Start Rollback Level : -5
[01/24 03:48:17    448s] - Legalized            : On
[01/24 03:48:17    448s] - Window Based         : Off
[01/24 03:48:17    448s] - eDen incr mode       : Off
[01/24 03:48:17    448s] - Small incr mode      : On
[01/24 03:48:17    448s] 
[01/24 03:48:17    448s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2355.1M, EPOCH TIME: 1706060897.707695
[01/24 03:48:17    448s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2355.1M, EPOCH TIME: 1706060897.709413
[01/24 03:48:17    448s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.003, MEM:2355.1M, EPOCH TIME: 1706060897.711913
[01/24 03:48:17    448s] default core: bins with density > 0.750 = 52.78 % ( 76 / 144 )
[01/24 03:48:17    448s] Density distribution unevenness ratio = 12.051%
[01/24 03:48:17    448s] Density distribution unevenness ratio (U70) = 12.051%
[01/24 03:48:17    448s] Density distribution unevenness ratio (U80) = 4.942%
[01/24 03:48:17    448s] Density distribution unevenness ratio (U90) = 0.486%
[01/24 03:48:17    448s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.004, MEM:2355.1M, EPOCH TIME: 1706060897.712083
[01/24 03:48:17    448s] cost 0.948749, thresh 1.000000
[01/24 03:48:17    448s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2355.1M)
[01/24 03:48:17    448s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:48:17    448s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2355.1M, EPOCH TIME: 1706060897.712604
[01/24 03:48:17    448s] Starting refinePlace ...
[01/24 03:48:17    448s] (I)      Default pattern map key = picorv32_default.
[01/24 03:48:17    448s] One DDP V2 for no tweak run.
[01/24 03:48:17    448s] (I)      Default pattern map key = picorv32_default.
[01/24 03:48:17    448s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2355.1M, EPOCH TIME: 1706060897.735004
[01/24 03:48:17    448s] DDP initSite1 nrRow 114 nrJob 114
[01/24 03:48:17    448s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2355.1M, EPOCH TIME: 1706060897.735111
[01/24 03:48:17    448s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2355.1M, EPOCH TIME: 1706060897.735293
[01/24 03:48:17    448s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2355.1M, EPOCH TIME: 1706060897.735351
[01/24 03:48:17    448s] DDP markSite nrRow 114 nrJob 114
[01/24 03:48:17    448s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2355.1M, EPOCH TIME: 1706060897.735743
[01/24 03:48:17    448s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2355.1M, EPOCH TIME: 1706060897.735818
[01/24 03:48:17    448s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/24 03:48:17    448s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2355.1M, EPOCH TIME: 1706060897.741831
[01/24 03:48:17    448s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2355.1M, EPOCH TIME: 1706060897.741911
[01/24 03:48:17    448s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.002, MEM:2355.1M, EPOCH TIME: 1706060897.743914
[01/24 03:48:17    448s] ** Cut row section cpu time 0:00:00.0.
[01/24 03:48:17    448s]  ** Cut row section real time 0:00:00.0.
[01/24 03:48:17    448s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.002, MEM:2355.1M, EPOCH TIME: 1706060897.744031
[01/24 03:48:17    448s]   Spread Effort: high, pre-route mode, useDDP on.
[01/24 03:48:17    448s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2355.1MB) @(0:07:28 - 0:07:29).
[01/24 03:48:17    448s] Move report: preRPlace moves 9 insts, mean move: 0.27 um, max move: 0.40 um 
[01/24 03:48:17    448s] 	Max move on inst (cpuregs_reg[4][29]): (176.40, 114.19) --> (176.80, 114.19)
[01/24 03:48:17    448s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
[01/24 03:48:17    448s] wireLenOptFixPriorityInst 1961 inst fixed
[01/24 03:48:17    448s] 
[01/24 03:48:17    448s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/24 03:48:18    448s] Move report: legalization moves 108 insts, mean move: 3.64 um, max move: 14.26 um spiral
[01/24 03:48:18    448s] 	Max move on inst (FE_OFC584_n_2126): (136.40, 95.38) --> (140.40, 105.64)
[01/24 03:48:18    448s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:01.0)
[01/24 03:48:18    448s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:48:18    448s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=2358.1MB) @(0:07:29 - 0:07:29).
[01/24 03:48:18    448s] Move report: Detail placement moves 117 insts, mean move: 3.38 um, max move: 14.26 um 
[01/24 03:48:18    448s] 	Max move on inst (FE_OFC584_n_2126): (136.40, 95.38) --> (140.40, 105.64)
[01/24 03:48:18    448s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2358.1MB
[01/24 03:48:18    448s] Statistics of distance of Instance movement in refine placement:
[01/24 03:48:18    448s]   maximum (X+Y) =        14.26 um
[01/24 03:48:18    448s]   inst (FE_OFC584_n_2126) with max move: (136.4, 95.38) -> (140.4, 105.64)
[01/24 03:48:18    448s]   mean    (X+Y) =         3.38 um
[01/24 03:48:18    448s] Summary Report:
[01/24 03:48:18    448s] Instances move: 117 (out of 9133 movable)
[01/24 03:48:18    448s] Instances flipped: 0
[01/24 03:48:18    448s] Mean displacement: 3.38 um
[01/24 03:48:18    448s] Max displacement: 14.26 um (Instance: FE_OFC584_n_2126) (136.4, 95.38) -> (140.4, 105.64)
[01/24 03:48:18    448s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/24 03:48:18    448s] Total instances moved : 117
[01/24 03:48:18    448s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.360, REAL:0.348, MEM:2358.1M, EPOCH TIME: 1706060898.060887
[01/24 03:48:18    448s] Total net bbox length = 1.503e+05 (8.189e+04 6.836e+04) (ext = 1.031e+04)
[01/24 03:48:18    448s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2358.1MB
[01/24 03:48:18    448s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=2358.1MB) @(0:07:28 - 0:07:29).
[01/24 03:48:18    448s] *** Finished refinePlace (0:07:29 mem=2358.1M) ***
[01/24 03:48:18    448s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28723.17
[01/24 03:48:18    448s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.380, REAL:0.371, MEM:2358.1M, EPOCH TIME: 1706060898.064895
[01/24 03:48:18    448s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2358.1M, EPOCH TIME: 1706060898.064961
[01/24 03:48:18    448s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9205).
[01/24 03:48:18    448s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:18    448s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:18    448s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:18    448s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.028, MEM:2355.1M, EPOCH TIME: 1706060898.092813
[01/24 03:48:18    448s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.450, REAL:0.443, MEM:2355.1M, EPOCH TIME: 1706060898.092932
[01/24 03:48:18    448s] **INFO: Flow update: Design timing is met.
[01/24 03:48:18    448s] **INFO: Flow update: Design timing is met.
[01/24 03:48:18    448s] **INFO: Flow update: Design timing is met.
[01/24 03:48:18    448s] #optDebug: fT-D <X 1 0 0 0>
[01/24 03:48:18    448s] Register exp ratio and priority group on 0 nets on 10172 nets : 
[01/24 03:48:18    448s] 
[01/24 03:48:18    448s] Active setup views:
[01/24 03:48:18    448s]  default_emulate_view
[01/24 03:48:18    448s]   Dominating endpoints: 0
[01/24 03:48:18    448s]   Dominating TNS: -0.000
[01/24 03:48:18    448s] 
[01/24 03:48:18    449s] Extraction called for design 'picorv32' of instances=9205 and nets=10384 using extraction engine 'preRoute' .
[01/24 03:48:18    449s] PreRoute RC Extraction called for design picorv32.
[01/24 03:48:18    449s] RC Extraction called in multi-corner(1) mode.
[01/24 03:48:18    449s] RCMode: PreRoute
[01/24 03:48:18    449s]       RC Corner Indexes            0   
[01/24 03:48:18    449s] Capacitance Scaling Factor   : 1.00000 
[01/24 03:48:18    449s] Resistance Scaling Factor    : 1.00000 
[01/24 03:48:18    449s] Clock Cap. Scaling Factor    : 1.00000 
[01/24 03:48:18    449s] Clock Res. Scaling Factor    : 1.00000 
[01/24 03:48:18    449s] Shrink Factor                : 1.00000
[01/24 03:48:18    449s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/24 03:48:18    449s] Using Quantus QRC technology file ...
[01/24 03:48:18    449s] 
[01/24 03:48:18    449s] Trim Metal Layers:
[01/24 03:48:18    449s] LayerId::1 widthSet size::2
[01/24 03:48:18    449s] LayerId::2 widthSet size::2
[01/24 03:48:18    449s] LayerId::3 widthSet size::2
[01/24 03:48:18    449s] LayerId::4 widthSet size::2
[01/24 03:48:18    449s] LayerId::5 widthSet size::2
[01/24 03:48:18    449s] LayerId::6 widthSet size::2
[01/24 03:48:18    449s] LayerId::7 widthSet size::2
[01/24 03:48:18    449s] LayerId::8 widthSet size::2
[01/24 03:48:18    449s] LayerId::9 widthSet size::2
[01/24 03:48:18    449s] LayerId::10 widthSet size::2
[01/24 03:48:18    449s] LayerId::11 widthSet size::2
[01/24 03:48:18    449s] Updating RC grid for preRoute extraction ...
[01/24 03:48:18    449s] eee: pegSigSF::1.070000
[01/24 03:48:18    449s] Initializing multi-corner resistance tables ...
[01/24 03:48:18    449s] eee: l::1 avDens::0.129820 usedTrk::2173.184088 availTrk::16740.000000 sigTrk::2173.184088
[01/24 03:48:18    449s] eee: l::2 avDens::0.240591 usedTrk::3085.574472 availTrk::12825.000000 sigTrk::3085.574472
[01/24 03:48:18    449s] eee: l::3 avDens::0.283840 usedTrk::3806.295080 availTrk::13410.000000 sigTrk::3806.295080
[01/24 03:48:18    449s] eee: l::4 avDens::0.101806 usedTrk::1253.429857 availTrk::12312.000000 sigTrk::1253.429857
[01/24 03:48:18    449s] eee: l::5 avDens::0.080627 usedTrk::1044.926401 availTrk::12960.000000 sigTrk::1044.926401
[01/24 03:48:18    449s] eee: l::6 avDens::0.035164 usedTrk::366.799151 availTrk::10431.000000 sigTrk::366.799151
[01/24 03:48:18    449s] eee: l::7 avDens::0.021624 usedTrk::44.762573 availTrk::2070.000000 sigTrk::44.762573
[01/24 03:48:18    449s] eee: l::8 avDens::0.014519 usedTrk::13.655556 availTrk::940.500000 sigTrk::13.655556
[01/24 03:48:18    449s] eee: l::9 avDens::0.012956 usedTrk::11.660819 availTrk::900.000000 sigTrk::11.660819
[01/24 03:48:18    449s] eee: l::10 avDens::0.059634 usedTrk::79.539795 availTrk::1333.800000 sigTrk::79.539795
[01/24 03:48:18    449s] eee: l::11 avDens::0.054516 usedTrk::139.343012 availTrk::2556.000000 sigTrk::139.343012
[01/24 03:48:18    449s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:48:18    449s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.266273 uaWl=1.000000 uaWlH=0.235102 aWlH=0.000000 lMod=0 pMax=0.818900 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 03:48:18    449s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2341.766M)
[01/24 03:48:18    449s] Starting delay calculation for Setup views
[01/24 03:48:18    449s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 03:48:18    449s] #################################################################################
[01/24 03:48:18    449s] # Design Stage: PreRoute
[01/24 03:48:18    449s] # Design Name: picorv32
[01/24 03:48:18    449s] # Design Mode: 45nm
[01/24 03:48:18    449s] # Analysis Mode: MMMC Non-OCV 
[01/24 03:48:18    449s] # Parasitics Mode: No SPEF/RCDB 
[01/24 03:48:18    449s] # Signoff Settings: SI Off 
[01/24 03:48:18    449s] #################################################################################
[01/24 03:48:18    449s] Calculate delays in Single mode...
[01/24 03:48:18    449s] Topological Sorting (REAL = 0:00:00.0, MEM = 2343.8M, InitMEM = 2343.8M)
[01/24 03:48:18    449s] Start delay calculation (fullDC) (1 T). (MEM=2343.78)
[01/24 03:48:18    449s] End AAE Lib Interpolated Model. (MEM=2355.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:48:20    451s] Total number of fetched objects 10230
[01/24 03:48:20    451s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 03:48:20    451s] End delay calculation. (MEM=2371.72 CPU=0:00:01.4 REAL=0:00:01.0)
[01/24 03:48:20    451s] End delay calculation (fullDC). (MEM=2371.72 CPU=0:00:01.8 REAL=0:00:02.0)
[01/24 03:48:20    451s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 2371.7M) ***
[01/24 03:48:20    451s] *** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:07:32 mem=2371.7M)
[01/24 03:48:20    451s] Reported timing to dir ./timingReports
[01/24 03:48:20    451s] **optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 1799.6M, totSessionCpu=0:07:32 **
[01/24 03:48:20    451s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2325.7M, EPOCH TIME: 1706060900.952195
[01/24 03:48:20    451s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:20    451s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:20    451s] 
[01/24 03:48:20    451s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:48:20    451s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2325.7M, EPOCH TIME: 1706060900.984972
[01/24 03:48:20    451s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 03:48:20    451s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:23    452s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.216  |  2.357  |  3.660  |  2.216  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2341.2M, EPOCH TIME: 1706060903.347593
[01/24 03:48:23    452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:23    452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:23    452s] 
[01/24 03:48:23    452s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:48:23    452s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2341.2M, EPOCH TIME: 1706060903.380545
[01/24 03:48:23    452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 03:48:23    452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:23    452s] Density: 71.266%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2341.2M, EPOCH TIME: 1706060903.394939
[01/24 03:48:23    452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:23    452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:23    452s] 
[01/24 03:48:23    452s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:48:23    452s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.032, MEM:2341.2M, EPOCH TIME: 1706060903.427393
[01/24 03:48:23    452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 03:48:23    452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:23    452s] **optDesign ... cpu = 0:00:40, real = 0:00:42, mem = 1801.1M, totSessionCpu=0:07:33 **
[01/24 03:48:23    452s] 
[01/24 03:48:23    452s] TimeStamp Deleting Cell Server Begin ...
[01/24 03:48:23    452s] Deleting Lib Analyzer.
[01/24 03:48:23    452s] 
[01/24 03:48:23    452s] TimeStamp Deleting Cell Server End ...
[01/24 03:48:23    452s] *** Finished optDesign ***
[01/24 03:48:23    452s] 
[01/24 03:48:23    452s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:47.7 real=0:00:49.0)
[01/24 03:48:23    452s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.4 real=0:00:01.4)
[01/24 03:48:23    452s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.7 real=0:00:02.7)
[01/24 03:48:23    452s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:04.1 real=0:00:04.0)
[01/24 03:48:23    452s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 03:48:23    452s] Info: Destroy the CCOpt slew target map.
[01/24 03:48:23    452s] clean pInstBBox. size 0
[01/24 03:48:23    452s] Set place::cacheFPlanSiteMark to 0
[01/24 03:48:23    452s] All LLGs are deleted
[01/24 03:48:23    452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:23    452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:48:23    452s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2341.2M, EPOCH TIME: 1706060903.505477
[01/24 03:48:23    452s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2341.2M, EPOCH TIME: 1706060903.505616
[01/24 03:48:23    452s] Info: pop threads available for lower-level modules during optimization.
[01/24 03:48:23    452s] 
[01/24 03:48:23    452s] *** Summary of all messages that are not suppressed in this session:
[01/24 03:48:23    452s] Severity  ID               Count  Summary                                  
[01/24 03:48:23    452s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/24 03:48:23    452s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[01/24 03:48:23    452s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[01/24 03:48:23    452s] WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
[01/24 03:48:23    452s] *** Message Summary: 16 warning(s), 0 error(s)
[01/24 03:48:23    452s] 
[01/24 03:48:23    452s] *** ccopt_design #1 [finish] : cpu/real = 0:01:31.7/0:01:33.1 (1.0), totSession cpu/real = 0:07:32.9/0:30:03.2 (0.3), mem = 2341.2M
[01/24 03:48:23    452s] 
[01/24 03:48:23    452s] =============================================================================================
[01/24 03:48:23    452s]  Final TAT Report : ccopt_design #1                                             21.35-s114_1
[01/24 03:48:23    452s] =============================================================================================
[01/24 03:48:23    452s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:48:23    452s] ---------------------------------------------------------------------------------------------
[01/24 03:48:23    452s] [ InitOpt                ]      1   0:00:01.4  (   1.5 % )     0:00:04.1 /  0:00:04.1    1.0
[01/24 03:48:23    452s] [ GlobalOpt              ]      1   0:00:01.4  (   1.5 % )     0:00:01.4 /  0:00:01.4    1.0
[01/24 03:48:23    452s] [ DrvOpt                 ]      3   0:00:03.2  (   3.4 % )     0:00:03.7 /  0:00:03.7    1.0
[01/24 03:48:23    452s] [ AreaOpt                ]      2   0:00:08.3  (   9.0 % )     0:00:08.8 /  0:00:08.8    1.0
[01/24 03:48:23    452s] [ ViewPruning            ]      8   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:48:23    452s] [ OptSummaryReport       ]      2   0:00:00.3  (   0.3 % )     0:00:05.1 /  0:00:03.7    0.7
[01/24 03:48:23    452s] [ DrvReport              ]      2   0:00:01.9  (   2.0 % )     0:00:01.9 /  0:00:00.4    0.2
[01/24 03:48:23    452s] [ CongRefineRouteType    ]      2   0:00:00.9  (   1.0 % )     0:00:00.9 /  0:00:00.9    1.0
[01/24 03:48:23    452s] [ SlackTraversorInit     ]      4   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 03:48:23    452s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[01/24 03:48:23    452s] [ PowerInterfaceInit     ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.7
[01/24 03:48:23    452s] [ PlacerInterfaceInit    ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 03:48:23    452s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:48:23    452s] [ ReportTranViolation    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[01/24 03:48:23    452s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 03:48:23    452s] [ IncrReplace            ]      1   0:00:00.7  (   0.7 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:48:23    452s] [ RefinePlace            ]      3   0:00:01.5  (   1.6 % )     0:00:01.5 /  0:00:01.5    1.0
[01/24 03:48:23    452s] [ CTS                    ]      1   0:00:46.5  (  50.0 % )     0:00:50.5 /  0:00:50.5    1.0
[01/24 03:48:23    452s] [ EarlyGlobalRoute       ]      6   0:00:02.9  (   3.1 % )     0:00:02.9 /  0:00:02.8    1.0
[01/24 03:48:23    452s] [ ExtractRC              ]      5   0:00:00.7  (   0.7 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:48:23    452s] [ TimingUpdate           ]     24   0:00:01.6  (   1.7 % )     0:00:05.6 /  0:00:05.7    1.0
[01/24 03:48:23    452s] [ FullDelayCalc          ]      5   0:00:09.1  (   9.8 % )     0:00:09.1 /  0:00:09.2    1.0
[01/24 03:48:23    452s] [ TimingReport           ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:48:23    452s] [ GenerateReports        ]      1   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 03:48:23    452s] [ MISC                   ]          0:00:11.3  (  12.1 % )     0:00:11.3 /  0:00:11.3    1.0
[01/24 03:48:23    452s] ---------------------------------------------------------------------------------------------
[01/24 03:48:23    452s]  ccopt_design #1 TOTAL              0:01:33.1  ( 100.0 % )     0:01:33.1 /  0:01:31.7    1.0
[01/24 03:48:23    452s] ---------------------------------------------------------------------------------------------
[01/24 03:48:23    452s] 
[01/24 03:48:23    452s] #% End ccopt_design (date=01/24 03:48:23, total cpu=0:01:32, real=0:01:33, peak res=1848.2M, current mem=1688.8M)
[01/24 03:49:28    457s] <CMD> optDesign -postCTS
[01/24 03:49:28    457s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1688.8M, totSessionCpu=0:07:37 **
[01/24 03:49:28    457s] *** optDesign #1 [begin] : totSession cpu/real = 0:07:37.5/0:31:08.6 (0.2), mem = 2242.0M
[01/24 03:49:28    457s] Info: 1 threads available for lower-level modules during optimization.
[01/24 03:49:28    457s] GigaOpt running with 1 threads.
[01/24 03:49:28    457s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:37.5/0:31:08.6 (0.2), mem = 2242.0M
[01/24 03:49:28    457s] **INFO: User settings:
[01/24 03:49:28    457s] setDesignMode -process                              45
[01/24 03:49:28    457s] setExtractRCMode -coupling_c_th                     0.1
[01/24 03:49:28    457s] setExtractRCMode -engine                            preRoute
[01/24 03:49:28    457s] setExtractRCMode -relative_c_th                     1
[01/24 03:49:28    457s] setExtractRCMode -total_c_th                        0
[01/24 03:49:28    457s] setUsefulSkewMode -ecoRoute                         false
[01/24 03:49:28    457s] setUsefulSkewMode -maxAllowedDelay                  1
[01/24 03:49:28    457s] setUsefulSkewMode -noBoundary                       false
[01/24 03:49:28    457s] setDelayCalMode -enable_high_fanout                 true
[01/24 03:49:28    457s] setDelayCalMode -engine                             aae
[01/24 03:49:28    457s] setDelayCalMode -ignoreNetLoad                      false
[01/24 03:49:28    457s] setDelayCalMode -socv_accuracy_mode                 low
[01/24 03:49:28    457s] setOptMode -activeSetupViews                        { default_emulate_view }
[01/24 03:49:28    457s] setOptMode -autoSetupViews                          { default_emulate_view}
[01/24 03:49:28    457s] setOptMode -autoTDGRSetupViews                      { default_emulate_view}
[01/24 03:49:28    457s] setOptMode -drcMargin                               0
[01/24 03:49:28    457s] setOptMode -fixDrc                                  true
[01/24 03:49:28    457s] setOptMode -optimizeFF                              true
[01/24 03:49:28    457s] setOptMode -preserveAllSequential                   false
[01/24 03:49:28    457s] setOptMode -setupTargetSlack                        0
[01/24 03:49:28    457s] setPlaceMode -place_detail_check_route              false
[01/24 03:49:28    457s] setPlaceMode -place_detail_preserve_routing         true
[01/24 03:49:28    457s] setPlaceMode -place_detail_remove_affected_routing  false
[01/24 03:49:28    457s] setPlaceMode -place_detail_swap_eeq_cells           false
[01/24 03:49:28    457s] setPlaceMode -place_global_clock_gate_aware         true
[01/24 03:49:28    457s] setPlaceMode -place_global_cong_effort              high
[01/24 03:49:28    457s] setPlaceMode -place_global_ignore_scan              true
[01/24 03:49:28    457s] setPlaceMode -place_global_ignore_spare             false
[01/24 03:49:28    457s] setPlaceMode -place_global_module_aware_spare       false
[01/24 03:49:28    457s] setPlaceMode -place_global_place_io_pins            true
[01/24 03:49:28    457s] setPlaceMode -place_global_reorder_scan             true
[01/24 03:49:28    457s] setPlaceMode -powerDriven                           false
[01/24 03:49:28    457s] setPlaceMode -timingDriven                          true
[01/24 03:49:28    457s] setAnalysisMode -analysisType                       single
[01/24 03:49:28    457s] setAnalysisMode -checkType                          setup
[01/24 03:49:28    457s] setAnalysisMode -clkSrcPath                         true
[01/24 03:49:28    457s] setAnalysisMode -clockPropagation                   sdcControl
[01/24 03:49:28    457s] setAnalysisMode -usefulSkew                         true
[01/24 03:49:28    457s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[01/24 03:49:28    457s] setRouteMode -earlyGlobalMaxRouteLayer              11
[01/24 03:49:28    457s] setRouteMode -earlyGlobalMinRouteLayer              1
[01/24 03:49:28    457s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[01/24 03:49:28    457s] 
[01/24 03:49:28    457s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/24 03:49:29    457s] 
[01/24 03:49:29    457s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 03:49:29    457s] Summary for sequential cells identification: 
[01/24 03:49:29    457s]   Identified SBFF number: 104
[01/24 03:49:29    457s]   Identified MBFF number: 0
[01/24 03:49:29    457s]   Identified SB Latch number: 0
[01/24 03:49:29    457s]   Identified MB Latch number: 0
[01/24 03:49:29    457s]   Not identified SBFF number: 16
[01/24 03:49:29    457s]   Not identified MBFF number: 0
[01/24 03:49:29    457s]   Not identified SB Latch number: 0
[01/24 03:49:29    457s]   Not identified MB Latch number: 0
[01/24 03:49:29    457s]   Number of sequential cells which are not FFs: 32
[01/24 03:49:29    457s]  Visiting view : default_emulate_view
[01/24 03:49:29    457s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 03:49:29    457s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:49:29    457s]  Visiting view : default_emulate_view
[01/24 03:49:29    457s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 03:49:29    457s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:49:29    457s] TLC MultiMap info (StdDelay):
[01/24 03:49:29    457s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 03:49:29    457s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 03:49:29    457s]  Setting StdDelay to: 38ps
[01/24 03:49:29    457s] 
[01/24 03:49:29    457s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 03:49:29    457s] Need call spDPlaceInit before registerPrioInstLoc.
[01/24 03:49:29    457s] OPERPROF: Starting DPlace-Init at level 1, MEM:2246.0M, EPOCH TIME: 1706060969.128845
[01/24 03:49:29    457s] Processing tracks to init pin-track alignment.
[01/24 03:49:29    457s] z: 2, totalTracks: 1
[01/24 03:49:29    457s] z: 4, totalTracks: 1
[01/24 03:49:29    457s] z: 6, totalTracks: 1
[01/24 03:49:29    457s] z: 8, totalTracks: 1
[01/24 03:49:29    457s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:49:29    457s] All LLGs are deleted
[01/24 03:49:29    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:29    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:29    457s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2246.0M, EPOCH TIME: 1706060969.135660
[01/24 03:49:29    457s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2246.0M, EPOCH TIME: 1706060969.135978
[01/24 03:49:29    457s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2246.0M, EPOCH TIME: 1706060969.138475
[01/24 03:49:29    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:29    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:29    457s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2246.0M, EPOCH TIME: 1706060969.140211
[01/24 03:49:29    457s] Max number of tech site patterns supported in site array is 256.
[01/24 03:49:29    457s] Core basic site is CoreSite
[01/24 03:49:29    457s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2246.0M, EPOCH TIME: 1706060969.167477
[01/24 03:49:29    457s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 03:49:29    457s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 03:49:29    457s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.001, MEM:2246.0M, EPOCH TIME: 1706060969.168938
[01/24 03:49:29    457s] Fast DP-INIT is on for default
[01/24 03:49:29    457s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 03:49:29    457s] Atter site array init, number of instance map data is 0.
[01/24 03:49:29    457s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:2246.0M, EPOCH TIME: 1706060969.172584
[01/24 03:49:29    457s] 
[01/24 03:49:29    457s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:49:29    457s] OPERPROF:     Starting CMU at level 3, MEM:2246.0M, EPOCH TIME: 1706060969.174345
[01/24 03:49:29    457s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2246.0M, EPOCH TIME: 1706060969.175471
[01/24 03:49:29    457s] 
[01/24 03:49:29    457s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:49:29    457s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.038, MEM:2246.0M, EPOCH TIME: 1706060969.176744
[01/24 03:49:29    457s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2246.0M, EPOCH TIME: 1706060969.176841
[01/24 03:49:29    457s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2246.0M, EPOCH TIME: 1706060969.176908
[01/24 03:49:29    457s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2246.0MB).
[01/24 03:49:29    457s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:2246.0M, EPOCH TIME: 1706060969.180880
[01/24 03:49:29    457s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2246.0M, EPOCH TIME: 1706060969.180971
[01/24 03:49:29    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 03:49:29    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:29    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:29    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:29    457s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.027, MEM:2240.0M, EPOCH TIME: 1706060969.207823
[01/24 03:49:29    457s] 
[01/24 03:49:29    457s] Creating Lib Analyzer ...
[01/24 03:49:29    457s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/24 03:49:29    457s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/24 03:49:29    457s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 03:49:29    457s] 
[01/24 03:49:29    457s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:49:29    458s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:38 mem=2264.1M
[01/24 03:49:29    458s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:38 mem=2264.1M
[01/24 03:49:29    458s] Creating Lib Analyzer, finished. 
[01/24 03:49:29    458s] Effort level <high> specified for reg2reg path_group
[01/24 03:49:30    458s] Effort level <high> specified for reg2cgate path_group
[01/24 03:49:30    458s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1696.6M, totSessionCpu=0:07:39 **
[01/24 03:49:30    458s] *** optDesign -postCTS ***
[01/24 03:49:30    458s] DRC Margin: user margin 0.0; extra margin 0.2
[01/24 03:49:30    458s] Hold Target Slack: user slack 0
[01/24 03:49:30    458s] Setup Target Slack: user slack 0; extra slack 0.0
[01/24 03:49:30    458s] setUsefulSkewMode -ecoRoute false
[01/24 03:49:30    458s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2266.1M, EPOCH TIME: 1706060970.448427
[01/24 03:49:30    458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:30    458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:30    458s] 
[01/24 03:49:30    458s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:49:30    458s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2266.1M, EPOCH TIME: 1706060970.481064
[01/24 03:49:30    458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 03:49:30    458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:30    458s] Multi-VT timing optimization disabled based on library information.
[01/24 03:49:30    458s] 
[01/24 03:49:30    458s] TimeStamp Deleting Cell Server Begin ...
[01/24 03:49:30    458s] Deleting Lib Analyzer.
[01/24 03:49:30    458s] 
[01/24 03:49:30    458s] TimeStamp Deleting Cell Server End ...
[01/24 03:49:30    458s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/24 03:49:30    458s] 
[01/24 03:49:30    458s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 03:49:30    458s] Summary for sequential cells identification: 
[01/24 03:49:30    458s]   Identified SBFF number: 104
[01/24 03:49:30    458s]   Identified MBFF number: 0
[01/24 03:49:30    458s]   Identified SB Latch number: 0
[01/24 03:49:30    458s]   Identified MB Latch number: 0
[01/24 03:49:30    458s]   Not identified SBFF number: 16
[01/24 03:49:30    458s]   Not identified MBFF number: 0
[01/24 03:49:30    458s]   Not identified SB Latch number: 0
[01/24 03:49:30    458s]   Not identified MB Latch number: 0
[01/24 03:49:30    458s]   Number of sequential cells which are not FFs: 32
[01/24 03:49:30    458s]  Visiting view : default_emulate_view
[01/24 03:49:30    458s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 03:49:30    458s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:49:30    458s]  Visiting view : default_emulate_view
[01/24 03:49:30    458s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 03:49:30    458s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:49:30    458s] TLC MultiMap info (StdDelay):
[01/24 03:49:30    458s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 03:49:30    458s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 03:49:30    458s]  Setting StdDelay to: 38ps
[01/24 03:49:30    458s] 
[01/24 03:49:30    458s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 03:49:30    459s] 
[01/24 03:49:30    459s] TimeStamp Deleting Cell Server Begin ...
[01/24 03:49:30    459s] 
[01/24 03:49:30    459s] TimeStamp Deleting Cell Server End ...
[01/24 03:49:30    459s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2266.1M, EPOCH TIME: 1706060970.555666
[01/24 03:49:30    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:30    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:30    459s] All LLGs are deleted
[01/24 03:49:30    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:30    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:30    459s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2266.1M, EPOCH TIME: 1706060970.555826
[01/24 03:49:30    459s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2266.1M, EPOCH TIME: 1706060970.555900
[01/24 03:49:30    459s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2258.1M, EPOCH TIME: 1706060970.556638
[01/24 03:49:30    459s] Start to check current routing status for nets...
[01/24 03:49:30    459s] All nets are already routed correctly.
[01/24 03:49:30    459s] End to check current routing status for nets (mem=2258.1M)
[01/24 03:49:30    459s] 
[01/24 03:49:30    459s] Creating Lib Analyzer ...
[01/24 03:49:30    459s] 
[01/24 03:49:30    459s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 03:49:30    459s] Summary for sequential cells identification: 
[01/24 03:49:30    459s]   Identified SBFF number: 104
[01/24 03:49:30    459s]   Identified MBFF number: 0
[01/24 03:49:30    459s]   Identified SB Latch number: 0
[01/24 03:49:30    459s]   Identified MB Latch number: 0
[01/24 03:49:30    459s]   Not identified SBFF number: 16
[01/24 03:49:30    459s]   Not identified MBFF number: 0
[01/24 03:49:30    459s]   Not identified SB Latch number: 0
[01/24 03:49:30    459s]   Not identified MB Latch number: 0
[01/24 03:49:30    459s]   Number of sequential cells which are not FFs: 32
[01/24 03:49:30    459s]  Visiting view : default_emulate_view
[01/24 03:49:30    459s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/24 03:49:30    459s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:49:30    459s]  Visiting view : default_emulate_view
[01/24 03:49:30    459s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/24 03:49:30    459s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:49:30    459s] TLC MultiMap info (StdDelay):
[01/24 03:49:30    459s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 03:49:30    459s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/24 03:49:30    459s]  Setting StdDelay to: 41.7ps
[01/24 03:49:30    459s] 
[01/24 03:49:30    459s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 03:49:30    459s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 03:49:30    459s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 03:49:30    459s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 03:49:30    459s] 
[01/24 03:49:30    459s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:49:31    459s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:40 mem=2268.1M
[01/24 03:49:31    459s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:40 mem=2268.1M
[01/24 03:49:31    459s] Creating Lib Analyzer, finished. 
[01/24 03:49:31    459s] #optDebug: Start CG creation (mem=2296.7M)
[01/24 03:49:31    459s]  ...initializing CG  maxDriveDist 1248.131000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 124.813000 
[01/24 03:49:31    459s] (cpu=0:00:00.1, mem=2479.5M)
[01/24 03:49:31    459s]  ...processing cgPrt (cpu=0:00:00.1, mem=2479.5M)
[01/24 03:49:31    459s]  ...processing cgEgp (cpu=0:00:00.1, mem=2479.5M)
[01/24 03:49:31    459s]  ...processing cgPbk (cpu=0:00:00.1, mem=2479.5M)
[01/24 03:49:31    459s]  ...processing cgNrb(cpu=0:00:00.1, mem=2479.5M)
[01/24 03:49:31    459s]  ...processing cgObs (cpu=0:00:00.1, mem=2479.5M)
[01/24 03:49:31    459s]  ...processing cgCon (cpu=0:00:00.1, mem=2479.5M)
[01/24 03:49:31    459s]  ...processing cgPdm (cpu=0:00:00.1, mem=2479.5M)
[01/24 03:49:31    459s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2479.5M)
[01/24 03:49:31    460s] Compute RC Scale Done ...
[01/24 03:49:31    460s] All LLGs are deleted
[01/24 03:49:31    460s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:31    460s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:31    460s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2470.0M, EPOCH TIME: 1706060971.591539
[01/24 03:49:31    460s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2470.0M, EPOCH TIME: 1706060971.591860
[01/24 03:49:31    460s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2470.0M, EPOCH TIME: 1706060971.594396
[01/24 03:49:31    460s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:31    460s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:31    460s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2470.0M, EPOCH TIME: 1706060971.596115
[01/24 03:49:31    460s] Max number of tech site patterns supported in site array is 256.
[01/24 03:49:31    460s] Core basic site is CoreSite
[01/24 03:49:31    460s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2470.0M, EPOCH TIME: 1706060971.623100
[01/24 03:49:31    460s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 03:49:31    460s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 03:49:31    460s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.001, MEM:2470.0M, EPOCH TIME: 1706060971.624586
[01/24 03:49:31    460s] Fast DP-INIT is on for default
[01/24 03:49:31    460s] Atter site array init, number of instance map data is 0.
[01/24 03:49:31    460s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2470.0M, EPOCH TIME: 1706060971.628172
[01/24 03:49:31    460s] 
[01/24 03:49:31    460s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:49:31    460s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.037, MEM:2470.0M, EPOCH TIME: 1706060971.631082
[01/24 03:49:31    460s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 03:49:31    460s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:31    460s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.216  |  2.357  |  3.660  |  2.216  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2470.0M, EPOCH TIME: 1706060971.882083
[01/24 03:49:31    460s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:31    460s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:31    460s] 
[01/24 03:49:31    460s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:49:31    460s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2470.0M, EPOCH TIME: 1706060971.914685
[01/24 03:49:31    460s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 03:49:31    460s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:31    460s] Density: 71.266%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1799.6M, totSessionCpu=0:07:40 **
[01/24 03:49:31    460s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:07:40.4/0:31:11.6 (0.2), mem = 2355.0M
[01/24 03:49:31    460s] 
[01/24 03:49:31    460s] =============================================================================================
[01/24 03:49:31    460s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.35-s114_1
[01/24 03:49:31    460s] =============================================================================================
[01/24 03:49:31    460s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:49:31    460s] ---------------------------------------------------------------------------------------------
[01/24 03:49:31    460s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:49:31    460s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.9 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 03:49:31    460s] [ DrvReport              ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:49:31    460s] [ CellServerInit         ]      3   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.1
[01/24 03:49:31    460s] [ LibAnalyzerInit        ]      2   0:00:01.2  (  41.2 % )     0:00:01.2 /  0:00:01.2    1.0
[01/24 03:49:31    460s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:49:31    460s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   5.3 % )     0:00:00.2 /  0:00:00.1    1.0
[01/24 03:49:31    460s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:49:31    460s] [ TimingUpdate           ]      2   0:00:00.3  (  11.8 % )     0:00:00.3 /  0:00:00.4    1.0
[01/24 03:49:31    460s] [ TimingReport           ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:49:31    460s] [ MISC                   ]          0:00:00.9  (  29.0 % )     0:00:00.9 /  0:00:00.8    1.0
[01/24 03:49:31    460s] ---------------------------------------------------------------------------------------------
[01/24 03:49:31    460s]  InitOpt #1 TOTAL                   0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.9    1.0
[01/24 03:49:31    460s] ---------------------------------------------------------------------------------------------
[01/24 03:49:31    460s] 
[01/24 03:49:31    460s] ** INFO : this run is activating low effort ccoptDesign flow
[01/24 03:49:31    460s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:49:31    460s] ### Creating PhyDesignMc. totSessionCpu=0:07:40 mem=2355.0M
[01/24 03:49:31    460s] OPERPROF: Starting DPlace-Init at level 1, MEM:2355.0M, EPOCH TIME: 1706060971.923153
[01/24 03:49:31    460s] Processing tracks to init pin-track alignment.
[01/24 03:49:31    460s] z: 2, totalTracks: 1
[01/24 03:49:31    460s] z: 4, totalTracks: 1
[01/24 03:49:31    460s] z: 6, totalTracks: 1
[01/24 03:49:31    460s] z: 8, totalTracks: 1
[01/24 03:49:31    460s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:49:31    460s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2355.0M, EPOCH TIME: 1706060971.932093
[01/24 03:49:31    460s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:31    460s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:31    460s] 
[01/24 03:49:31    460s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:49:31    460s] 
[01/24 03:49:31    460s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 03:49:31    460s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2355.0M, EPOCH TIME: 1706060971.964696
[01/24 03:49:31    460s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2355.0M, EPOCH TIME: 1706060971.964833
[01/24 03:49:31    460s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2355.0M, EPOCH TIME: 1706060971.964902
[01/24 03:49:31    460s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2355.0MB).
[01/24 03:49:31    460s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:2355.0M, EPOCH TIME: 1706060971.966666
[01/24 03:49:31    460s] TotalInstCnt at PhyDesignMc Initialization: 9205
[01/24 03:49:31    460s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:40 mem=2355.0M
[01/24 03:49:31    460s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2355.0M, EPOCH TIME: 1706060971.980336
[01/24 03:49:31    460s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 03:49:31    460s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:32    460s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:32    460s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:32    460s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.026, MEM:2355.0M, EPOCH TIME: 1706060972.006470
[01/24 03:49:32    460s] TotalInstCnt at PhyDesignMc Destruction: 9205
[01/24 03:49:32    460s] OPTC: m1 20.0 20.0
[01/24 03:49:32    460s] #optDebug: fT-E <X 2 0 0 1>
[01/24 03:49:32    460s] -congRepairInPostCTS false                 # bool, default=false, private
[01/24 03:49:32    460s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.4
[01/24 03:49:32    460s] Begin: GigaOpt Route Type Constraints Refinement
[01/24 03:49:32    460s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:40.9/0:31:12.1 (0.2), mem = 2355.0M
[01/24 03:49:32    460s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.27
[01/24 03:49:32    460s] ### Creating RouteCongInterface, started
[01/24 03:49:32    460s] {MMLU 0 73 10172}
[01/24 03:49:32    460s] ### Creating LA Mngr. totSessionCpu=0:07:41 mem=2355.0M
[01/24 03:49:32    460s] ### Creating LA Mngr, finished. totSessionCpu=0:07:41 mem=2355.0M
[01/24 03:49:32    460s] 
[01/24 03:49:32    460s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 03:49:32    460s] 
[01/24 03:49:32    460s] #optDebug: {0, 1.000}
[01/24 03:49:32    460s] ### Creating RouteCongInterface, finished
[01/24 03:49:32    460s] Updated routing constraints on 0 nets.
[01/24 03:49:32    460s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.27
[01/24 03:49:32    460s] Bottom Preferred Layer:
[01/24 03:49:32    460s] +---------------+------------+----------+
[01/24 03:49:32    460s] |     Layer     |    CLK     |   Rule   |
[01/24 03:49:32    460s] +---------------+------------+----------+
[01/24 03:49:32    460s] | Metal5 (z=5)  |         69 | default  |
[01/24 03:49:32    460s] +---------------+------------+----------+
[01/24 03:49:32    460s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/24 03:49:32    460s] +---------------+------------+----------+
[01/24 03:49:32    460s] Via Pillar Rule:
[01/24 03:49:32    460s]     None
[01/24 03:49:32    460s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.0 (1.1), totSession cpu/real = 0:07:40.9/0:31:12.1 (0.2), mem = 2355.0M
[01/24 03:49:32    460s] 
[01/24 03:49:32    460s] =============================================================================================
[01/24 03:49:32    460s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.35-s114_1
[01/24 03:49:32    460s] =============================================================================================
[01/24 03:49:32    460s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:49:32    460s] ---------------------------------------------------------------------------------------------
[01/24 03:49:32    460s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  77.2 % )     0:00:00.0 /  0:00:00.0    1.1
[01/24 03:49:32    460s] [ MISC                   ]          0:00:00.0  (  22.8 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:49:32    460s] ---------------------------------------------------------------------------------------------
[01/24 03:49:32    460s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.1    1.1
[01/24 03:49:32    460s] ---------------------------------------------------------------------------------------------
[01/24 03:49:32    460s] 
[01/24 03:49:32    460s] End: GigaOpt Route Type Constraints Refinement
[01/24 03:49:32    460s] *** Starting optimizing excluded clock nets MEM= 2355.0M) ***
[01/24 03:49:32    460s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2355.0M) ***
[01/24 03:49:32    460s] *** Starting optimizing excluded clock nets MEM= 2355.0M) ***
[01/24 03:49:32    460s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2355.0M) ***
[01/24 03:49:32    460s] Info: Done creating the CCOpt slew target map.
[01/24 03:49:32    460s] Begin: GigaOpt high fanout net optimization
[01/24 03:49:32    460s] GigaOpt HFN: use maxLocalDensity 1.2
[01/24 03:49:32    460s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/24 03:49:32    460s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:41.0/0:31:12.1 (0.2), mem = 2355.0M
[01/24 03:49:32    460s] Info: 73 nets with fixed/cover wires excluded.
[01/24 03:49:32    460s] Info: 73 clock nets excluded from IPO operation.
[01/24 03:49:32    460s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.28
[01/24 03:49:32    460s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:49:32    460s] ### Creating PhyDesignMc. totSessionCpu=0:07:41 mem=2355.0M
[01/24 03:49:32    460s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 03:49:32    460s] OPERPROF: Starting DPlace-Init at level 1, MEM:2355.0M, EPOCH TIME: 1706060972.503931
[01/24 03:49:32    460s] Processing tracks to init pin-track alignment.
[01/24 03:49:32    460s] z: 2, totalTracks: 1
[01/24 03:49:32    460s] z: 4, totalTracks: 1
[01/24 03:49:32    460s] z: 6, totalTracks: 1
[01/24 03:49:32    460s] z: 8, totalTracks: 1
[01/24 03:49:32    460s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:49:32    461s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2355.0M, EPOCH TIME: 1706060972.513136
[01/24 03:49:32    461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:32    461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:32    461s] 
[01/24 03:49:32    461s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:49:32    461s] 
[01/24 03:49:32    461s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 03:49:32    461s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2355.0M, EPOCH TIME: 1706060972.546096
[01/24 03:49:32    461s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2355.0M, EPOCH TIME: 1706060972.546217
[01/24 03:49:32    461s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2355.0M, EPOCH TIME: 1706060972.546283
[01/24 03:49:32    461s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2355.0MB).
[01/24 03:49:32    461s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:2355.0M, EPOCH TIME: 1706060972.548154
[01/24 03:49:32    461s] TotalInstCnt at PhyDesignMc Initialization: 9205
[01/24 03:49:32    461s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:41 mem=2355.0M
[01/24 03:49:32    461s] ### Creating RouteCongInterface, started
[01/24 03:49:32    461s] 
[01/24 03:49:32    461s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/24 03:49:32    461s] 
[01/24 03:49:32    461s] #optDebug: {0, 1.000}
[01/24 03:49:32    461s] ### Creating RouteCongInterface, finished
[01/24 03:49:32    461s] {MG  {8 0 3.8 0.0918237}  {10 0 13.1 0.315438} }
[01/24 03:49:32    461s] ### Creating LA Mngr. totSessionCpu=0:07:41 mem=2355.0M
[01/24 03:49:32    461s] ### Creating LA Mngr, finished. totSessionCpu=0:07:41 mem=2355.0M
[01/24 03:49:33    461s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 03:49:33    461s] Total-nets :: 10142, Stn-nets :: 11, ratio :: 0.10846 %, Total-len 176029, Stn-len 1016.27
[01/24 03:49:33    461s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2393.1M, EPOCH TIME: 1706060973.012935
[01/24 03:49:33    461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 03:49:33    461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:33    461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:33    461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:33    461s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.026, MEM:2355.1M, EPOCH TIME: 1706060973.038752
[01/24 03:49:33    461s] TotalInstCnt at PhyDesignMc Destruction: 9205
[01/24 03:49:33    461s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.28
[01/24 03:49:33    461s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:07:41.5/0:31:12.7 (0.2), mem = 2355.1M
[01/24 03:49:33    461s] 
[01/24 03:49:33    461s] =============================================================================================
[01/24 03:49:33    461s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.35-s114_1
[01/24 03:49:33    461s] =============================================================================================
[01/24 03:49:33    461s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:49:33    461s] ---------------------------------------------------------------------------------------------
[01/24 03:49:33    461s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:49:33    461s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  18.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:49:33    461s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.6 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:49:33    461s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:49:33    461s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:49:33    461s] [ MISC                   ]          0:00:00.4  (  75.7 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 03:49:33    461s] ---------------------------------------------------------------------------------------------
[01/24 03:49:33    461s]  DrvOpt #1 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 03:49:33    461s] ---------------------------------------------------------------------------------------------
[01/24 03:49:33    461s] 
[01/24 03:49:33    461s] GigaOpt HFN: restore maxLocalDensity to 0.98
[01/24 03:49:33    461s] End: GigaOpt high fanout net optimization
[01/24 03:49:33    461s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 03:49:33    461s] Deleting Lib Analyzer.
[01/24 03:49:33    461s] Begin: GigaOpt Global Optimization
[01/24 03:49:33    461s] *info: use new DP (enabled)
[01/24 03:49:33    461s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/24 03:49:33    461s] Info: 73 nets with fixed/cover wires excluded.
[01/24 03:49:33    461s] Info: 73 clock nets excluded from IPO operation.
[01/24 03:49:33    461s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:41.8/0:31:12.9 (0.2), mem = 2355.1M
[01/24 03:49:33    461s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.29
[01/24 03:49:33    461s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:49:33    461s] ### Creating PhyDesignMc. totSessionCpu=0:07:42 mem=2355.1M
[01/24 03:49:33    461s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 03:49:33    461s] OPERPROF: Starting DPlace-Init at level 1, MEM:2355.1M, EPOCH TIME: 1706060973.263191
[01/24 03:49:33    461s] Processing tracks to init pin-track alignment.
[01/24 03:49:33    461s] z: 2, totalTracks: 1
[01/24 03:49:33    461s] z: 4, totalTracks: 1
[01/24 03:49:33    461s] z: 6, totalTracks: 1
[01/24 03:49:33    461s] z: 8, totalTracks: 1
[01/24 03:49:33    461s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:49:33    461s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2355.1M, EPOCH TIME: 1706060973.272279
[01/24 03:49:33    461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:33    461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:33    461s] 
[01/24 03:49:33    461s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:49:33    461s] 
[01/24 03:49:33    461s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 03:49:33    461s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2355.1M, EPOCH TIME: 1706060973.305306
[01/24 03:49:33    461s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2355.1M, EPOCH TIME: 1706060973.305429
[01/24 03:49:33    461s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2355.1M, EPOCH TIME: 1706060973.305498
[01/24 03:49:33    461s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2355.1MB).
[01/24 03:49:33    461s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:2355.1M, EPOCH TIME: 1706060973.307346
[01/24 03:49:33    461s] TotalInstCnt at PhyDesignMc Initialization: 9205
[01/24 03:49:33    461s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:42 mem=2355.1M
[01/24 03:49:33    461s] ### Creating RouteCongInterface, started
[01/24 03:49:33    461s] 
[01/24 03:49:33    461s] Creating Lib Analyzer ...
[01/24 03:49:33    461s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 03:49:33    461s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 03:49:33    461s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 03:49:33    461s] 
[01/24 03:49:33    461s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:49:33    462s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:42 mem=2355.1M
[01/24 03:49:33    462s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:42 mem=2355.1M
[01/24 03:49:33    462s] Creating Lib Analyzer, finished. 
[01/24 03:49:33    462s] 
[01/24 03:49:33    462s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 03:49:33    462s] 
[01/24 03:49:33    462s] #optDebug: {0, 1.000}
[01/24 03:49:33    462s] ### Creating RouteCongInterface, finished
[01/24 03:49:33    462s] {MG  {8 0 3.8 0.0918237}  {10 0 13.1 0.315438} }
[01/24 03:49:33    462s] ### Creating LA Mngr. totSessionCpu=0:07:42 mem=2355.1M
[01/24 03:49:33    462s] ### Creating LA Mngr, finished. totSessionCpu=0:07:42 mem=2355.1M
[01/24 03:49:34    462s] *info: 73 clock nets excluded
[01/24 03:49:34    462s] *info: 47 no-driver nets excluded.
[01/24 03:49:34    462s] *info: 73 nets with fixed/cover wires excluded.
[01/24 03:49:34    462s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2412.4M, EPOCH TIME: 1706060974.303854
[01/24 03:49:34    462s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2412.4M, EPOCH TIME: 1706060974.304185
[01/24 03:49:34    463s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/24 03:49:34    463s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
[01/24 03:49:34    463s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                     |
[01/24 03:49:34    463s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
[01/24 03:49:34    463s] |   0.000|   0.000|   71.27%|   0:00:00.0| 2412.4M|default_emulate_view|       NA| NA                                                |
[01/24 03:49:34    463s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
[01/24 03:49:34    463s] 
[01/24 03:49:34    463s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2412.4M) ***
[01/24 03:49:34    463s] 
[01/24 03:49:34    463s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2412.4M) ***
[01/24 03:49:34    463s] Bottom Preferred Layer:
[01/24 03:49:34    463s] +---------------+------------+----------+
[01/24 03:49:34    463s] |     Layer     |    CLK     |   Rule   |
[01/24 03:49:34    463s] +---------------+------------+----------+
[01/24 03:49:34    463s] | Metal5 (z=5)  |         69 | default  |
[01/24 03:49:34    463s] +---------------+------------+----------+
[01/24 03:49:34    463s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/24 03:49:34    463s] +---------------+------------+----------+
[01/24 03:49:34    463s] Via Pillar Rule:
[01/24 03:49:34    463s]     None
[01/24 03:49:34    463s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/24 03:49:34    463s] Total-nets :: 10142, Stn-nets :: 11, ratio :: 0.10846 %, Total-len 176029, Stn-len 1016.27
[01/24 03:49:34    463s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2393.3M, EPOCH TIME: 1706060974.564196
[01/24 03:49:34    463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9205).
[01/24 03:49:34    463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:34    463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:34    463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:34    463s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.029, MEM:2353.3M, EPOCH TIME: 1706060974.593442
[01/24 03:49:34    463s] TotalInstCnt at PhyDesignMc Destruction: 9205
[01/24 03:49:34    463s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.29
[01/24 03:49:34    463s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:07:43.1/0:31:14.2 (0.2), mem = 2353.3M
[01/24 03:49:34    463s] 
[01/24 03:49:34    463s] =============================================================================================
[01/24 03:49:34    463s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.35-s114_1
[01/24 03:49:34    463s] =============================================================================================
[01/24 03:49:34    463s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:49:34    463s] ---------------------------------------------------------------------------------------------
[01/24 03:49:34    463s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:49:34    463s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  42.9 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 03:49:34    463s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:49:34    463s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:49:34    463s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.2
[01/24 03:49:34    463s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.7 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 03:49:34    463s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:49:34    463s] [ TransformInit          ]      1   0:00:00.3  (  22.3 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 03:49:34    463s] [ MISC                   ]          0:00:00.2  (  17.9 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 03:49:34    463s] ---------------------------------------------------------------------------------------------
[01/24 03:49:34    463s]  GlobalOpt #1 TOTAL                 0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[01/24 03:49:34    463s] ---------------------------------------------------------------------------------------------
[01/24 03:49:34    463s] 
[01/24 03:49:34    463s] End: GigaOpt Global Optimization
[01/24 03:49:34    463s] *** Timing Is met
[01/24 03:49:34    463s] *** Check timing (0:00:00.0)
[01/24 03:49:34    463s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 03:49:34    463s] Deleting Lib Analyzer.
[01/24 03:49:34    463s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/24 03:49:34    463s] Info: 73 nets with fixed/cover wires excluded.
[01/24 03:49:34    463s] Info: 73 clock nets excluded from IPO operation.
[01/24 03:49:34    463s] ### Creating LA Mngr. totSessionCpu=0:07:43 mem=2353.3M
[01/24 03:49:34    463s] ### Creating LA Mngr, finished. totSessionCpu=0:07:43 mem=2353.3M
[01/24 03:49:34    463s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/24 03:49:34    463s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2353.3M, EPOCH TIME: 1706060974.634920
[01/24 03:49:34    463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:34    463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:34    463s] 
[01/24 03:49:34    463s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:49:34    463s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2353.3M, EPOCH TIME: 1706060974.667655
[01/24 03:49:34    463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 03:49:34    463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:34    463s] **INFO: Flow update: Design timing is met.
[01/24 03:49:34    463s] **INFO: Flow update: Design timing is met.
[01/24 03:49:34    463s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[01/24 03:49:34    463s] Info: 73 nets with fixed/cover wires excluded.
[01/24 03:49:34    463s] Info: 73 clock nets excluded from IPO operation.
[01/24 03:49:34    463s] ### Creating LA Mngr. totSessionCpu=0:07:43 mem=2349.3M
[01/24 03:49:34    463s] ### Creating LA Mngr, finished. totSessionCpu=0:07:43 mem=2349.3M
[01/24 03:49:34    463s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:49:34    463s] ### Creating PhyDesignMc. totSessionCpu=0:07:43 mem=2406.5M
[01/24 03:49:34    463s] OPERPROF: Starting DPlace-Init at level 1, MEM:2406.5M, EPOCH TIME: 1706060974.977332
[01/24 03:49:34    463s] Processing tracks to init pin-track alignment.
[01/24 03:49:34    463s] z: 2, totalTracks: 1
[01/24 03:49:34    463s] z: 4, totalTracks: 1
[01/24 03:49:34    463s] z: 6, totalTracks: 1
[01/24 03:49:34    463s] z: 8, totalTracks: 1
[01/24 03:49:34    463s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:49:34    463s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2406.5M, EPOCH TIME: 1706060974.986399
[01/24 03:49:34    463s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:34    463s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:35    463s] 
[01/24 03:49:35    463s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:49:35    463s] 
[01/24 03:49:35    463s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 03:49:35    463s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2406.5M, EPOCH TIME: 1706060975.019265
[01/24 03:49:35    463s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2406.5M, EPOCH TIME: 1706060975.019375
[01/24 03:49:35    463s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2406.5M, EPOCH TIME: 1706060975.019446
[01/24 03:49:35    463s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2406.5MB).
[01/24 03:49:35    463s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:2406.5M, EPOCH TIME: 1706060975.021186
[01/24 03:49:35    463s] TotalInstCnt at PhyDesignMc Initialization: 9205
[01/24 03:49:35    463s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:44 mem=2406.5M
[01/24 03:49:35    463s] Begin: Area Reclaim Optimization
[01/24 03:49:35    463s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:43.6/0:31:14.7 (0.2), mem = 2406.5M
[01/24 03:49:35    463s] 
[01/24 03:49:35    463s] Creating Lib Analyzer ...
[01/24 03:49:35    463s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 03:49:35    463s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 03:49:35    463s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 03:49:35    463s] 
[01/24 03:49:35    463s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:49:35    464s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:44 mem=2412.5M
[01/24 03:49:35    464s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:44 mem=2412.5M
[01/24 03:49:35    464s] Creating Lib Analyzer, finished. 
[01/24 03:49:35    464s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.30
[01/24 03:49:35    464s] ### Creating RouteCongInterface, started
[01/24 03:49:35    464s] 
[01/24 03:49:35    464s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[01/24 03:49:35    464s] 
[01/24 03:49:35    464s] #optDebug: {0, 1.000}
[01/24 03:49:35    464s] ### Creating RouteCongInterface, finished
[01/24 03:49:35    464s] {MG  {8 0 3.8 0.0918237}  {10 0 13.1 0.315438} }
[01/24 03:49:35    464s] ### Creating LA Mngr. totSessionCpu=0:07:44 mem=2412.5M
[01/24 03:49:35    464s] ### Creating LA Mngr, finished. totSessionCpu=0:07:44 mem=2412.5M
[01/24 03:49:35    464s] Usable buffer cells for single buffer setup transform:
[01/24 03:49:35    464s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[01/24 03:49:35    464s] Number of usable buffer cells above: 10
[01/24 03:49:35    464s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2412.5M, EPOCH TIME: 1706060975.924512
[01/24 03:49:35    464s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:2412.5M, EPOCH TIME: 1706060975.924717
[01/24 03:49:36    464s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.27
[01/24 03:49:36    464s] +---------+---------+--------+--------+------------+--------+
[01/24 03:49:36    464s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/24 03:49:36    464s] +---------+---------+--------+--------+------------+--------+
[01/24 03:49:36    464s] |   71.27%|        -|   0.000|   0.000|   0:00:00.0| 2412.5M|
[01/24 03:49:36    464s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 03:49:41    469s] |   71.20%|       23|   0.000|   0.000|   0:00:05.0| 2482.9M|
[01/24 03:49:41    469s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 03:49:41    469s] +---------+---------+--------+--------+------------+--------+
[01/24 03:49:41    469s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.20
[01/24 03:49:41    469s] 
[01/24 03:49:41    469s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/24 03:49:41    469s] --------------------------------------------------------------
[01/24 03:49:41    469s] |                                   | Total     | Sequential |
[01/24 03:49:41    469s] --------------------------------------------------------------
[01/24 03:49:41    469s] | Num insts resized                 |       0  |       0    |
[01/24 03:49:41    469s] | Num insts undone                  |       0  |       0    |
[01/24 03:49:41    469s] | Num insts Downsized               |       0  |       0    |
[01/24 03:49:41    469s] | Num insts Samesized               |       0  |       0    |
[01/24 03:49:41    469s] | Num insts Upsized                 |       0  |       0    |
[01/24 03:49:41    469s] | Num multiple commits+uncommits    |       0  |       -    |
[01/24 03:49:41    469s] --------------------------------------------------------------
[01/24 03:49:41    469s] Bottom Preferred Layer:
[01/24 03:49:41    469s] +---------------+------------+----------+
[01/24 03:49:41    469s] |     Layer     |    CLK     |   Rule   |
[01/24 03:49:41    469s] +---------------+------------+----------+
[01/24 03:49:41    469s] | Metal5 (z=5)  |         69 | default  |
[01/24 03:49:41    469s] +---------------+------------+----------+
[01/24 03:49:41    469s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/24 03:49:41    469s] +---------------+------------+----------+
[01/24 03:49:41    469s] Via Pillar Rule:
[01/24 03:49:41    469s]     None
[01/24 03:49:41    469s] 
[01/24 03:49:41    469s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/24 03:49:41    469s] End: Core Area Reclaim Optimization (cpu = 0:00:06.4) (real = 0:00:06.0) **
[01/24 03:49:41    469s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.30
[01/24 03:49:41    469s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:06.4/0:00:06.4 (1.0), totSession cpu/real = 0:07:49.9/0:31:21.1 (0.2), mem = 2482.9M
[01/24 03:49:41    469s] 
[01/24 03:49:41    469s] =============================================================================================
[01/24 03:49:41    469s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.35-s114_1
[01/24 03:49:41    469s] =============================================================================================
[01/24 03:49:41    469s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:49:41    469s] ---------------------------------------------------------------------------------------------
[01/24 03:49:41    469s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:49:41    469s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  10.6 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:49:41    469s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:49:41    469s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[01/24 03:49:41    469s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:49:41    469s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:49:41    469s] [ OptimizationStep       ]      1   0:00:00.1  (   1.0 % )     0:00:05.4 /  0:00:05.4    1.0
[01/24 03:49:41    469s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:05.4 /  0:00:05.4    1.0
[01/24 03:49:41    469s] [ OptGetWeight           ]     51   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:49:41    469s] [ OptEval                ]     51   0:00:05.1  (  80.5 % )     0:00:05.1 /  0:00:05.1    1.0
[01/24 03:49:41    469s] [ OptCommit              ]     51   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.5
[01/24 03:49:41    469s] [ PostCommitDelayUpdate  ]     51   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 03:49:41    469s] [ IncrDelayCalc          ]     40   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.1    1.0
[01/24 03:49:41    469s] [ IncrTimingUpdate       ]     12   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    1.2
[01/24 03:49:41    469s] [ MISC                   ]          0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:49:41    469s] ---------------------------------------------------------------------------------------------
[01/24 03:49:41    469s]  AreaOpt #1 TOTAL                   0:00:06.4  ( 100.0 % )     0:00:06.4 /  0:00:06.4    1.0
[01/24 03:49:41    469s] ---------------------------------------------------------------------------------------------
[01/24 03:49:41    469s] 
[01/24 03:49:41    469s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2463.8M, EPOCH TIME: 1706060981.459855
[01/24 03:49:41    469s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9183).
[01/24 03:49:41    469s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:41    469s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:41    469s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:41    469s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.038, MEM:2361.8M, EPOCH TIME: 1706060981.497821
[01/24 03:49:41    469s] TotalInstCnt at PhyDesignMc Destruction: 9183
[01/24 03:49:41    469s] End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=2361.77M, totSessionCpu=0:07:50).
[01/24 03:49:41    469s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/24 03:49:41    470s] Info: 73 nets with fixed/cover wires excluded.
[01/24 03:49:41    470s] Info: 73 clock nets excluded from IPO operation.
[01/24 03:49:41    470s] ### Creating LA Mngr. totSessionCpu=0:07:50 mem=2361.8M
[01/24 03:49:41    470s] ### Creating LA Mngr, finished. totSessionCpu=0:07:50 mem=2361.8M
[01/24 03:49:41    470s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:49:41    470s] ### Creating PhyDesignMc. totSessionCpu=0:07:50 mem=2419.0M
[01/24 03:49:41    470s] OPERPROF: Starting DPlace-Init at level 1, MEM:2419.0M, EPOCH TIME: 1706060981.536072
[01/24 03:49:41    470s] Processing tracks to init pin-track alignment.
[01/24 03:49:41    470s] z: 2, totalTracks: 1
[01/24 03:49:41    470s] z: 4, totalTracks: 1
[01/24 03:49:41    470s] z: 6, totalTracks: 1
[01/24 03:49:41    470s] z: 8, totalTracks: 1
[01/24 03:49:41    470s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:49:41    470s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2419.0M, EPOCH TIME: 1706060981.545066
[01/24 03:49:41    470s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:41    470s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:41    470s] 
[01/24 03:49:41    470s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:49:41    470s] 
[01/24 03:49:41    470s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 03:49:41    470s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:2419.0M, EPOCH TIME: 1706060981.579999
[01/24 03:49:41    470s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2419.0M, EPOCH TIME: 1706060981.580107
[01/24 03:49:41    470s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2419.0M, EPOCH TIME: 1706060981.580173
[01/24 03:49:41    470s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2419.0MB).
[01/24 03:49:41    470s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.046, MEM:2419.0M, EPOCH TIME: 1706060981.581850
[01/24 03:49:41    470s] TotalInstCnt at PhyDesignMc Initialization: 9183
[01/24 03:49:41    470s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:50 mem=2419.0M
[01/24 03:49:41    470s] Begin: Area Reclaim Optimization
[01/24 03:49:41    470s] *** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:07:50.1/0:31:21.3 (0.2), mem = 2419.0M
[01/24 03:49:41    470s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.31
[01/24 03:49:41    470s] ### Creating RouteCongInterface, started
[01/24 03:49:41    470s] 
[01/24 03:49:41    470s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 03:49:41    470s] 
[01/24 03:49:41    470s] #optDebug: {0, 1.000}
[01/24 03:49:41    470s] ### Creating RouteCongInterface, finished
[01/24 03:49:41    470s] {MG  {8 0 3.8 0.0918237}  {10 0 13.1 0.315438} }
[01/24 03:49:41    470s] ### Creating LA Mngr. totSessionCpu=0:07:50 mem=2419.0M
[01/24 03:49:41    470s] ### Creating LA Mngr, finished. totSessionCpu=0:07:50 mem=2419.0M
[01/24 03:49:41    470s] Usable buffer cells for single buffer setup transform:
[01/24 03:49:41    470s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[01/24 03:49:41    470s] Number of usable buffer cells above: 10
[01/24 03:49:41    470s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2419.0M, EPOCH TIME: 1706060981.802426
[01/24 03:49:41    470s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2419.0M, EPOCH TIME: 1706060981.802643
[01/24 03:49:41    470s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 71.20
[01/24 03:49:41    470s] +---------+---------+--------+--------+------------+--------+
[01/24 03:49:41    470s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/24 03:49:41    470s] +---------+---------+--------+--------+------------+--------+
[01/24 03:49:41    470s] |   71.20%|        -|   0.083|   0.000|   0:00:00.0| 2419.0M|
[01/24 03:49:42    470s] |   71.20%|        0|   0.083|   0.000|   0:00:01.0| 2419.0M|
[01/24 03:49:42    470s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 03:49:42    470s] |   71.20%|        0|   0.083|   0.000|   0:00:00.0| 2419.0M|
[01/24 03:49:42    471s] |   71.16%|        9|   0.083|   0.000|   0:00:00.0| 2438.1M|
[01/24 03:49:43    471s] |   71.14%|        8|   0.083|   0.000|   0:00:01.0| 2442.6M|
[01/24 03:49:43    471s] |   71.14%|        1|   0.083|   0.000|   0:00:00.0| 2442.6M|
[01/24 03:49:43    471s] |   71.14%|        0|   0.083|   0.000|   0:00:00.0| 2442.6M|
[01/24 03:49:43    471s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 03:49:43    471s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[01/24 03:49:43    471s] |   71.14%|        0|   0.083|   0.000|   0:00:00.0| 2442.6M|
[01/24 03:49:43    471s] +---------+---------+--------+--------+------------+--------+
[01/24 03:49:43    471s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 71.14
[01/24 03:49:43    471s] 
[01/24 03:49:43    471s] ** Summary: Restruct = 0 Buffer Deletion = 9 Declone = 0 Resize = 9 **
[01/24 03:49:43    471s] --------------------------------------------------------------
[01/24 03:49:43    471s] |                                   | Total     | Sequential |
[01/24 03:49:43    471s] --------------------------------------------------------------
[01/24 03:49:43    471s] | Num insts resized                 |       8  |       0    |
[01/24 03:49:43    471s] | Num insts undone                  |       0  |       0    |
[01/24 03:49:43    471s] | Num insts Downsized               |       8  |       0    |
[01/24 03:49:43    471s] | Num insts Samesized               |       0  |       0    |
[01/24 03:49:43    471s] | Num insts Upsized                 |       0  |       0    |
[01/24 03:49:43    471s] | Num multiple commits+uncommits    |       1  |       -    |
[01/24 03:49:43    471s] --------------------------------------------------------------
[01/24 03:49:43    471s] Bottom Preferred Layer:
[01/24 03:49:43    471s] +---------------+------------+----------+
[01/24 03:49:43    471s] |     Layer     |    CLK     |   Rule   |
[01/24 03:49:43    471s] +---------------+------------+----------+
[01/24 03:49:43    471s] | Metal5 (z=5)  |         69 | default  |
[01/24 03:49:43    471s] +---------------+------------+----------+
[01/24 03:49:43    471s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/24 03:49:43    471s] +---------------+------------+----------+
[01/24 03:49:43    471s] Via Pillar Rule:
[01/24 03:49:43    471s]     None
[01/24 03:49:43    471s] 
[01/24 03:49:43    471s] Number of times islegalLocAvaiable called = 14 skipped = 0, called in commitmove = 9, skipped in commitmove = 0
[01/24 03:49:43    471s] End: Core Area Reclaim Optimization (cpu = 0:00:01.7) (real = 0:00:02.0) **
[01/24 03:49:43    471s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2442.6M, EPOCH TIME: 1706060983.377919
[01/24 03:49:43    471s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9174).
[01/24 03:49:43    471s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:43    471s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:43    471s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:43    471s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.028, MEM:2442.6M, EPOCH TIME: 1706060983.405556
[01/24 03:49:43    471s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2442.6M, EPOCH TIME: 1706060983.408835
[01/24 03:49:43    471s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2442.6M, EPOCH TIME: 1706060983.408983
[01/24 03:49:43    471s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2442.6M, EPOCH TIME: 1706060983.417839
[01/24 03:49:43    471s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:43    471s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:43    471s] 
[01/24 03:49:43    471s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:49:43    471s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:2442.6M, EPOCH TIME: 1706060983.450062
[01/24 03:49:43    471s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2442.6M, EPOCH TIME: 1706060983.450159
[01/24 03:49:43    471s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2442.6M, EPOCH TIME: 1706060983.450225
[01/24 03:49:43    471s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2442.6M, EPOCH TIME: 1706060983.451877
[01/24 03:49:43    471s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2442.6M, EPOCH TIME: 1706060983.452084
[01/24 03:49:43    471s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.043, MEM:2442.6M, EPOCH TIME: 1706060983.452204
[01/24 03:49:43    471s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.043, MEM:2442.6M, EPOCH TIME: 1706060983.452259
[01/24 03:49:43    471s] TDRefine: refinePlace mode is spiral
[01/24 03:49:43    471s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28723.18
[01/24 03:49:43    471s] OPERPROF: Starting RefinePlace at level 1, MEM:2442.6M, EPOCH TIME: 1706060983.452336
[01/24 03:49:43    471s] *** Starting refinePlace (0:07:52 mem=2442.6M) ***
[01/24 03:49:43    471s] Total net bbox length = 1.501e+05 (8.189e+04 6.823e+04) (ext = 1.031e+04)
[01/24 03:49:43    471s] 
[01/24 03:49:43    471s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:49:43    471s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:49:43    471s] (I)      Default pattern map key = picorv32_default.
[01/24 03:49:43    471s] (I)      Default pattern map key = picorv32_default.
[01/24 03:49:43    471s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2442.6M, EPOCH TIME: 1706060983.465461
[01/24 03:49:43    471s] Starting refinePlace ...
[01/24 03:49:43    471s] (I)      Default pattern map key = picorv32_default.
[01/24 03:49:43    471s] One DDP V2 for no tweak run.
[01/24 03:49:43    471s] 
[01/24 03:49:43    471s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/24 03:49:43    472s] Move report: legalization moves 15 insts, mean move: 2.26 um, max move: 5.11 um spiral
[01/24 03:49:43    472s] 	Max move on inst (g127035): (184.80, 110.77) --> (188.20, 112.48)
[01/24 03:49:43    472s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/24 03:49:43    472s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:49:43    472s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2445.7MB) @(0:07:52 - 0:07:52).
[01/24 03:49:43    472s] Move report: Detail placement moves 15 insts, mean move: 2.26 um, max move: 5.11 um 
[01/24 03:49:43    472s] 	Max move on inst (g127035): (184.80, 110.77) --> (188.20, 112.48)
[01/24 03:49:43    472s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2445.7MB
[01/24 03:49:43    472s] Statistics of distance of Instance movement in refine placement:
[01/24 03:49:43    472s]   maximum (X+Y) =         5.11 um
[01/24 03:49:43    472s]   inst (g127035) with max move: (184.8, 110.77) -> (188.2, 112.48)
[01/24 03:49:43    472s]   mean    (X+Y) =         2.26 um
[01/24 03:49:43    472s] Summary Report:
[01/24 03:49:43    472s] Instances move: 15 (out of 9102 movable)
[01/24 03:49:43    472s] Instances flipped: 0
[01/24 03:49:43    472s] Mean displacement: 2.26 um
[01/24 03:49:43    472s] Max displacement: 5.11 um (Instance: g127035) (184.8, 110.77) -> (188.2, 112.48)
[01/24 03:49:43    472s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22X1
[01/24 03:49:43    472s] Total instances moved : 15
[01/24 03:49:43    472s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.210, REAL:0.208, MEM:2445.7M, EPOCH TIME: 1706060983.673046
[01/24 03:49:43    472s] Total net bbox length = 1.502e+05 (8.191e+04 6.826e+04) (ext = 1.031e+04)
[01/24 03:49:43    472s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2445.7MB
[01/24 03:49:43    472s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2445.7MB) @(0:07:52 - 0:07:52).
[01/24 03:49:43    472s] *** Finished refinePlace (0:07:52 mem=2445.7M) ***
[01/24 03:49:43    472s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28723.18
[01/24 03:49:43    472s] OPERPROF: Finished RefinePlace at level 1, CPU:0.230, REAL:0.225, MEM:2445.7M, EPOCH TIME: 1706060983.677124
[01/24 03:49:43    472s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2445.7M, EPOCH TIME: 1706060983.726587
[01/24 03:49:43    472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9174).
[01/24 03:49:43    472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:43    472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:43    472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:43    472s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.031, MEM:2442.7M, EPOCH TIME: 1706060983.757513
[01/24 03:49:43    472s] *** maximum move = 5.11 um ***
[01/24 03:49:43    472s] *** Finished re-routing un-routed nets (2442.7M) ***
[01/24 03:49:43    472s] OPERPROF: Starting DPlace-Init at level 1, MEM:2442.7M, EPOCH TIME: 1706060983.771678
[01/24 03:49:43    472s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2442.7M, EPOCH TIME: 1706060983.780599
[01/24 03:49:43    472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:43    472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:43    472s] 
[01/24 03:49:43    472s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:49:43    472s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:2442.7M, EPOCH TIME: 1706060983.816847
[01/24 03:49:43    472s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2442.7M, EPOCH TIME: 1706060983.816969
[01/24 03:49:43    472s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2442.7M, EPOCH TIME: 1706060983.817050
[01/24 03:49:43    472s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2442.7M, EPOCH TIME: 1706060983.819067
[01/24 03:49:43    472s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2442.7M, EPOCH TIME: 1706060983.819284
[01/24 03:49:43    472s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.048, MEM:2442.7M, EPOCH TIME: 1706060983.819406
[01/24 03:49:43    472s] 
[01/24 03:49:43    472s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=2442.7M) ***
[01/24 03:49:43    472s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.31
[01/24 03:49:43    472s] *** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:07:52.4/0:31:23.5 (0.3), mem = 2442.7M
[01/24 03:49:43    472s] 
[01/24 03:49:43    472s] =============================================================================================
[01/24 03:49:43    472s]  Step TAT Report : AreaOpt #2 / optDesign #1                                    21.35-s114_1
[01/24 03:49:43    472s] =============================================================================================
[01/24 03:49:43    472s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:49:43    472s] ---------------------------------------------------------------------------------------------
[01/24 03:49:43    472s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:49:43    472s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:49:43    472s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 03:49:43    472s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 03:49:43    472s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:49:43    472s] [ OptimizationStep       ]      1   0:00:00.2  (   9.4 % )     0:00:01.5 /  0:00:01.5    1.0
[01/24 03:49:43    472s] [ OptSingleIteration     ]      7   0:00:00.1  (   4.0 % )     0:00:01.3 /  0:00:01.3    1.0
[01/24 03:49:43    472s] [ OptGetWeight           ]    259   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.7
[01/24 03:49:43    472s] [ OptEval                ]    259   0:00:01.0  (  44.0 % )     0:00:01.0 /  0:00:01.0    1.0
[01/24 03:49:43    472s] [ OptCommit              ]    259   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.6
[01/24 03:49:43    472s] [ PostCommitDelayUpdate  ]    259   0:00:00.0  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:49:43    472s] [ IncrDelayCalc          ]     34   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:49:43    472s] [ RefinePlace            ]      1   0:00:00.5  (  22.1 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 03:49:43    472s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:49:43    472s] [ IncrTimingUpdate       ]     13   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 03:49:43    472s] [ MISC                   ]          0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:49:43    472s] ---------------------------------------------------------------------------------------------
[01/24 03:49:43    472s]  AreaOpt #2 TOTAL                   0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[01/24 03:49:43    472s] ---------------------------------------------------------------------------------------------
[01/24 03:49:43    472s] 
[01/24 03:49:43    472s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2423.6M, EPOCH TIME: 1706060983.882732
[01/24 03:49:43    472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 03:49:43    472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:43    472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:43    472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:43    472s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.027, MEM:2361.6M, EPOCH TIME: 1706060983.909934
[01/24 03:49:43    472s] TotalInstCnt at PhyDesignMc Destruction: 9174
[01/24 03:49:43    472s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2361.59M, totSessionCpu=0:07:52).
[01/24 03:49:43    472s] postCtsLateCongRepair #1 0
[01/24 03:49:43    472s] postCtsLateCongRepair #1 0
[01/24 03:49:43    472s] postCtsLateCongRepair #1 0
[01/24 03:49:43    472s] postCtsLateCongRepair #1 0
[01/24 03:49:43    472s] Starting local wire reclaim
[01/24 03:49:43    472s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2361.6M, EPOCH TIME: 1706060983.947070
[01/24 03:49:43    472s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2361.6M, EPOCH TIME: 1706060983.947195
[01/24 03:49:43    472s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2361.6M, EPOCH TIME: 1706060983.947303
[01/24 03:49:43    472s] Processing tracks to init pin-track alignment.
[01/24 03:49:43    472s] z: 2, totalTracks: 1
[01/24 03:49:43    472s] z: 4, totalTracks: 1
[01/24 03:49:43    472s] z: 6, totalTracks: 1
[01/24 03:49:43    472s] z: 8, totalTracks: 1
[01/24 03:49:43    472s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:49:43    472s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2361.6M, EPOCH TIME: 1706060983.956519
[01/24 03:49:43    472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:43    472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:43    472s] 
[01/24 03:49:43    472s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:49:43    472s] 
[01/24 03:49:43    472s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 03:49:43    472s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.033, MEM:2361.6M, EPOCH TIME: 1706060983.989324
[01/24 03:49:43    472s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2361.6M, EPOCH TIME: 1706060983.989446
[01/24 03:49:43    472s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2361.6M, EPOCH TIME: 1706060983.989514
[01/24 03:49:43    472s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2361.6MB).
[01/24 03:49:43    472s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.044, MEM:2361.6M, EPOCH TIME: 1706060983.991328
[01/24 03:49:43    472s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.044, MEM:2361.6M, EPOCH TIME: 1706060983.991385
[01/24 03:49:43    472s] TDRefine: refinePlace mode is spiral
[01/24 03:49:43    472s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28723.19
[01/24 03:49:43    472s] OPERPROF:   Starting RefinePlace at level 2, MEM:2361.6M, EPOCH TIME: 1706060983.991462
[01/24 03:49:43    472s] *** Starting refinePlace (0:07:52 mem=2361.6M) ***
[01/24 03:49:43    472s] Total net bbox length = 1.502e+05 (8.191e+04 6.826e+04) (ext = 1.031e+04)
[01/24 03:49:43    472s] 
[01/24 03:49:43    472s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:49:44    472s] (I)      Default pattern map key = picorv32_default.
[01/24 03:49:44    472s] (I)      Default pattern map key = picorv32_default.
[01/24 03:49:44    472s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2361.6M, EPOCH TIME: 1706060984.005723
[01/24 03:49:44    472s] Starting refinePlace ...
[01/24 03:49:44    472s] (I)      Default pattern map key = picorv32_default.
[01/24 03:49:44    472s] One DDP V2 for no tweak run.
[01/24 03:49:44    472s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2361.6M, EPOCH TIME: 1706060984.009345
[01/24 03:49:44    472s] OPERPROF:         Starting spMPad at level 5, MEM:2368.8M, EPOCH TIME: 1706060984.029154
[01/24 03:49:44    472s] OPERPROF:           Starting spContextMPad at level 6, MEM:2368.8M, EPOCH TIME: 1706060984.030018
[01/24 03:49:44    472s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2368.8M, EPOCH TIME: 1706060984.030106
[01/24 03:49:44    472s] MP Top (9102): mp=1.050. U=0.708.
[01/24 03:49:44    472s] OPERPROF:         Finished spMPad at level 5, CPU:0.010, REAL:0.004, MEM:2368.8M, EPOCH TIME: 1706060984.033597
[01/24 03:49:44    472s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2368.8M, EPOCH TIME: 1706060984.035676
[01/24 03:49:44    472s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2368.8M, EPOCH TIME: 1706060984.035757
[01/24 03:49:44    472s] OPERPROF:             Starting InitSKP at level 7, MEM:2368.8M, EPOCH TIME: 1706060984.036128
[01/24 03:49:44    472s] no activity file in design. spp won't run.
[01/24 03:49:44    472s] no activity file in design. spp won't run.
[01/24 03:49:44    473s] *** Finished SKP initialization (cpu=0:00:00.5, real=0:00:00.0)***
[01/24 03:49:44    473s] OPERPROF:             Finished InitSKP at level 7, CPU:0.500, REAL:0.501, MEM:2375.8M, EPOCH TIME: 1706060984.536950
[01/24 03:49:44    473s] Timing cost in AAE based: 607.6982313823846198
[01/24 03:49:44    473s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.630, REAL:0.629, MEM:2382.8M, EPOCH TIME: 1706060984.664325
[01/24 03:49:44    473s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.630, REAL:0.630, MEM:2382.8M, EPOCH TIME: 1706060984.666081
[01/24 03:49:44    473s] SKP cleared!
[01/24 03:49:44    473s] AAE Timing clean up.
[01/24 03:49:44    473s] Tweakage: fix icg 1, fix clk 0.
[01/24 03:49:44    473s] Tweakage: density cost 1, scale 0.4.
[01/24 03:49:44    473s] Tweakage: activity cost 0, scale 1.0.
[01/24 03:49:44    473s] Tweakage: timing cost on, scale 1.0.
[01/24 03:49:44    473s] OPERPROF:         Starting CoreOperation at level 5, MEM:2382.8M, EPOCH TIME: 1706060984.670442
[01/24 03:49:44    473s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2382.8M, EPOCH TIME: 1706060984.680891
[01/24 03:49:45    473s] Tweakage swap 433 pairs.
[01/24 03:49:45    474s] Tweakage swap 66 pairs.
[01/24 03:49:46    474s] Tweakage swap 29 pairs.
[01/24 03:49:46    474s] Tweakage swap 2 pairs.
[01/24 03:49:46    475s] Tweakage swap 48 pairs.
[01/24 03:49:47    475s] Tweakage swap 7 pairs.
[01/24 03:49:47    476s] Tweakage swap 3 pairs.
[01/24 03:49:47    476s] Tweakage swap 0 pairs.
[01/24 03:49:48    476s] Tweakage swap 9 pairs.
[01/24 03:49:48    477s] Tweakage swap 0 pairs.
[01/24 03:49:49    477s] Tweakage swap 2 pairs.
[01/24 03:49:49    477s] Tweakage swap 0 pairs.
[01/24 03:49:49    478s] Tweakage swap 199 pairs.
[01/24 03:49:49    478s] Tweakage swap 24 pairs.
[01/24 03:49:50    478s] Tweakage swap 13 pairs.
[01/24 03:49:50    478s] Tweakage swap 0 pairs.
[01/24 03:49:50    479s] Tweakage swap 17 pairs.
[01/24 03:49:51    479s] Tweakage swap 0 pairs.
[01/24 03:49:51    479s] Tweakage swap 1 pairs.
[01/24 03:49:51    479s] Tweakage swap 0 pairs.
[01/24 03:49:51    480s] Tweakage swap 6 pairs.
[01/24 03:49:52    480s] Tweakage swap 1 pairs.
[01/24 03:49:52    480s] Tweakage swap 3 pairs.
[01/24 03:49:52    481s] Tweakage swap 0 pairs.
[01/24 03:49:52    481s] Tweakage move 56 insts.
[01/24 03:49:52    481s] Tweakage move 10 insts.
[01/24 03:49:52    481s] Tweakage move 1 insts.
[01/24 03:49:52    481s] Tweakage move 0 insts.
[01/24 03:49:52    481s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:7.980, REAL:7.941, MEM:2382.8M, EPOCH TIME: 1706060992.622224
[01/24 03:49:52    481s] OPERPROF:         Finished CoreOperation at level 5, CPU:7.990, REAL:7.953, MEM:2382.8M, EPOCH TIME: 1706060992.623046
[01/24 03:49:52    481s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:8.650, REAL:8.616, MEM:2382.8M, EPOCH TIME: 1706060992.625018
[01/24 03:49:52    481s] Move report: Congestion aware Tweak moves 830 insts, mean move: 3.35 um, max move: 34.33 um 
[01/24 03:49:52    481s] 	Max move on inst (FE_OFC265_n_3343): (60.00, 187.72) --> (89.20, 182.59)
[01/24 03:49:52    481s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:08.6, real=0:00:08.0, mem=2382.8mb) @(0:07:52 - 0:08:01).
[01/24 03:49:52    481s] 
[01/24 03:49:52    481s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/24 03:49:52    481s] Move report: legalization moves 91 insts, mean move: 2.62 um, max move: 15.95 um spiral
[01/24 03:49:52    481s] 	Max move on inst (FE_OFC580_genblk1_pcpi_mul_rs1_17): (166.60, 18.43) --> (174.00, 26.98)
[01/24 03:49:52    481s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:49:52    481s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:49:52    481s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2382.8MB) @(0:08:01 - 0:08:01).
[01/24 03:49:52    481s] Move report: Detail placement moves 837 insts, mean move: 3.35 um, max move: 36.04 um 
[01/24 03:49:52    481s] 	Max move on inst (FE_OFC265_n_3343): (60.00, 187.72) --> (89.20, 180.88)
[01/24 03:49:52    481s] 	Runtime: CPU: 0:00:08.8 REAL: 0:00:08.0 MEM: 2382.8MB
[01/24 03:49:52    481s] Statistics of distance of Instance movement in refine placement:
[01/24 03:49:52    481s]   maximum (X+Y) =        36.04 um
[01/24 03:49:52    481s]   inst (FE_OFC265_n_3343) with max move: (60, 187.72) -> (89.2, 180.88)
[01/24 03:49:52    481s]   mean    (X+Y) =         3.35 um
[01/24 03:49:52    481s] Summary Report:
[01/24 03:49:52    481s] Instances move: 837 (out of 9102 movable)
[01/24 03:49:52    481s] Instances flipped: 0
[01/24 03:49:52    481s] Mean displacement: 3.35 um
[01/24 03:49:52    481s] Max displacement: 36.04 um (Instance: FE_OFC265_n_3343) (60, 187.72) -> (89.2, 180.88)
[01/24 03:49:52    481s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/24 03:49:52    481s] Total instances moved : 837
[01/24 03:49:52    481s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:8.860, REAL:8.818, MEM:2382.8M, EPOCH TIME: 1706060992.823226
[01/24 03:49:52    481s] Total net bbox length = 1.496e+05 (8.168e+04 6.793e+04) (ext = 1.029e+04)
[01/24 03:49:52    481s] Runtime: CPU: 0:00:08.9 REAL: 0:00:09.0 MEM: 2382.8MB
[01/24 03:49:52    481s] [CPU] RefinePlace/total (cpu=0:00:08.9, real=0:00:09.0, mem=2382.8MB) @(0:07:52 - 0:08:01).
[01/24 03:49:52    481s] *** Finished refinePlace (0:08:01 mem=2382.8M) ***
[01/24 03:49:52    481s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28723.19
[01/24 03:49:52    481s] OPERPROF:   Finished RefinePlace at level 2, CPU:8.880, REAL:8.836, MEM:2382.8M, EPOCH TIME: 1706060992.827114
[01/24 03:49:52    481s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2382.8M, EPOCH TIME: 1706060992.827179
[01/24 03:49:52    481s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9174).
[01/24 03:49:52    481s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:52    481s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:52    481s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:52    481s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.031, MEM:2370.8M, EPOCH TIME: 1706060992.858390
[01/24 03:49:52    481s] OPERPROF: Finished RefinePlace2 at level 1, CPU:8.950, REAL:8.911, MEM:2370.8M, EPOCH TIME: 1706060992.858493
[01/24 03:49:53    481s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 03:49:53    481s] #################################################################################
[01/24 03:49:53    481s] # Design Stage: PreRoute
[01/24 03:49:53    481s] # Design Name: picorv32
[01/24 03:49:53    481s] # Design Mode: 45nm
[01/24 03:49:53    481s] # Analysis Mode: MMMC Non-OCV 
[01/24 03:49:53    481s] # Parasitics Mode: No SPEF/RCDB 
[01/24 03:49:53    481s] # Signoff Settings: SI Off 
[01/24 03:49:53    481s] #################################################################################
[01/24 03:49:53    481s] Calculate delays in Single mode...
[01/24 03:49:53    481s] Topological Sorting (REAL = 0:00:00.0, MEM = 2359.3M, InitMEM = 2359.3M)
[01/24 03:49:53    481s] Start delay calculation (fullDC) (1 T). (MEM=2359.3)
[01/24 03:49:53    481s] End AAE Lib Interpolated Model. (MEM=2370.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:49:55    483s] Total number of fetched objects 10199
[01/24 03:49:55    483s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 03:49:55    483s] End delay calculation. (MEM=2387.25 CPU=0:00:01.4 REAL=0:00:02.0)
[01/24 03:49:55    483s] End delay calculation (fullDC). (MEM=2387.25 CPU=0:00:01.7 REAL=0:00:02.0)
[01/24 03:49:55    483s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 2387.2M) ***
[01/24 03:49:55    484s] eGR doReRoute: optGuide
[01/24 03:49:55    484s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2387.2M, EPOCH TIME: 1706060995.594326
[01/24 03:49:55    484s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:55    484s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:55    484s] All LLGs are deleted
[01/24 03:49:55    484s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:55    484s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:55    484s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2387.2M, EPOCH TIME: 1706060995.594449
[01/24 03:49:55    484s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2387.2M, EPOCH TIME: 1706060995.594524
[01/24 03:49:55    484s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2338.2M, EPOCH TIME: 1706060995.595299
[01/24 03:49:55    484s] {MMLU 0 73 10141}
[01/24 03:49:55    484s] ### Creating LA Mngr. totSessionCpu=0:08:04 mem=2338.2M
[01/24 03:49:55    484s] ### Creating LA Mngr, finished. totSessionCpu=0:08:04 mem=2338.2M
[01/24 03:49:55    484s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2338.25 MB )
[01/24 03:49:55    484s] (I)      ==================== Layers =====================
[01/24 03:49:55    484s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:49:55    484s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 03:49:55    484s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:49:55    484s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 03:49:55    484s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 03:49:55    484s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 03:49:55    484s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 03:49:55    484s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 03:49:55    484s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 03:49:55    484s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 03:49:55    484s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 03:49:55    484s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 03:49:55    484s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 03:49:55    484s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 03:49:55    484s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 03:49:55    484s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 03:49:55    484s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 03:49:55    484s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 03:49:55    484s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 03:49:55    484s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 03:49:55    484s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 03:49:55    484s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 03:49:55    484s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 03:49:55    484s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 03:49:55    484s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 03:49:55    484s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:49:55    484s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 03:49:55    484s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 03:49:55    484s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 03:49:55    484s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 03:49:55    484s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 03:49:55    484s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 03:49:55    484s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 03:49:55    484s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 03:49:55    484s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 03:49:55    484s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 03:49:55    484s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 03:49:55    484s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 03:49:55    484s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 03:49:55    484s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 03:49:55    484s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 03:49:55    484s] (I)      Started Import and model ( Curr Mem: 2338.25 MB )
[01/24 03:49:55    484s] (I)      Default pattern map key = picorv32_default.
[01/24 03:49:55    484s] (I)      == Non-default Options ==
[01/24 03:49:55    484s] (I)      Maximum routing layer                              : 11
[01/24 03:49:55    484s] (I)      Minimum routing layer                              : 1
[01/24 03:49:55    484s] (I)      Number of threads                                  : 1
[01/24 03:49:55    484s] (I)      Method to set GCell size                           : row
[01/24 03:49:55    484s] (I)      Counted 2449 PG shapes. We will not process PG shapes layer by layer.
[01/24 03:49:55    484s] (I)      Use row-based GCell size
[01/24 03:49:55    484s] (I)      Use row-based GCell align
[01/24 03:49:55    484s] (I)      layer 0 area = 80000
[01/24 03:49:55    484s] (I)      layer 1 area = 80000
[01/24 03:49:55    484s] (I)      layer 2 area = 80000
[01/24 03:49:55    484s] (I)      layer 3 area = 80000
[01/24 03:49:55    484s] (I)      layer 4 area = 80000
[01/24 03:49:55    484s] (I)      layer 5 area = 80000
[01/24 03:49:55    484s] (I)      layer 6 area = 80000
[01/24 03:49:55    484s] (I)      layer 7 area = 80000
[01/24 03:49:55    484s] (I)      layer 8 area = 80000
[01/24 03:49:55    484s] (I)      layer 9 area = 400000
[01/24 03:49:55    484s] (I)      layer 10 area = 400000
[01/24 03:49:55    484s] (I)      GCell unit size   : 3420
[01/24 03:49:55    484s] (I)      GCell multiplier  : 1
[01/24 03:49:55    484s] (I)      GCell row height  : 3420
[01/24 03:49:55    484s] (I)      Actual row height : 3420
[01/24 03:49:55    484s] (I)      GCell align ref   : 30000 30020
[01/24 03:49:55    484s] [NR-eGR] Track table information for default rule: 
[01/24 03:49:55    484s] [NR-eGR] Metal1 has single uniform track structure
[01/24 03:49:55    484s] [NR-eGR] Metal2 has single uniform track structure
[01/24 03:49:55    484s] [NR-eGR] Metal3 has single uniform track structure
[01/24 03:49:55    484s] [NR-eGR] Metal4 has single uniform track structure
[01/24 03:49:55    484s] [NR-eGR] Metal5 has single uniform track structure
[01/24 03:49:55    484s] [NR-eGR] Metal6 has single uniform track structure
[01/24 03:49:55    484s] [NR-eGR] Metal7 has single uniform track structure
[01/24 03:49:55    484s] [NR-eGR] Metal8 has single uniform track structure
[01/24 03:49:55    484s] [NR-eGR] Metal9 has single uniform track structure
[01/24 03:49:55    484s] [NR-eGR] Metal10 has single uniform track structure
[01/24 03:49:55    484s] [NR-eGR] Metal11 has single uniform track structure
[01/24 03:49:55    484s] (I)      ================== Default via ===================
[01/24 03:49:55    484s] (I)      +----+------------------+------------------------+
[01/24 03:49:55    484s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[01/24 03:49:55    484s] (I)      +----+------------------+------------------------+
[01/24 03:49:55    484s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[01/24 03:49:55    484s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[01/24 03:49:55    484s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[01/24 03:49:55    484s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[01/24 03:49:55    484s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[01/24 03:49:55    484s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[01/24 03:49:55    484s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[01/24 03:49:55    484s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[01/24 03:49:55    484s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[01/24 03:49:55    484s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[01/24 03:49:55    484s] (I)      +----+------------------+------------------------+
[01/24 03:49:55    484s] [NR-eGR] Read 4539 PG shapes
[01/24 03:49:55    484s] [NR-eGR] Read 0 clock shapes
[01/24 03:49:55    484s] [NR-eGR] Read 0 other shapes
[01/24 03:49:55    484s] [NR-eGR] #Routing Blockages  : 0
[01/24 03:49:55    484s] [NR-eGR] #Instance Blockages : 344524
[01/24 03:49:55    484s] [NR-eGR] #PG Blockages       : 4539
[01/24 03:49:55    484s] [NR-eGR] #Halo Blockages     : 0
[01/24 03:49:55    484s] [NR-eGR] #Boundary Blockages : 0
[01/24 03:49:55    484s] [NR-eGR] #Clock Blockages    : 0
[01/24 03:49:55    484s] [NR-eGR] #Other Blockages    : 0
[01/24 03:49:55    484s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 03:49:55    484s] [NR-eGR] Num Prerouted Nets = 73  Num Prerouted Wires = 11494
[01/24 03:49:55    484s] [NR-eGR] Read 10111 nets ( ignored 73 )
[01/24 03:49:55    484s] (I)      early_global_route_priority property id does not exist.
[01/24 03:49:55    484s] (I)      Read Num Blocks=349063  Num Prerouted Wires=11494  Num CS=0
[01/24 03:49:55    484s] (I)      Layer 0 (H) : #blockages 345099 : #preroutes 2049
[01/24 03:49:55    484s] (I)      Layer 1 (V) : #blockages 460 : #preroutes 3069
[01/24 03:49:55    484s] (I)      Layer 2 (H) : #blockages 460 : #preroutes 2566
[01/24 03:49:55    484s] (I)      Layer 3 (V) : #blockages 460 : #preroutes 1500
[01/24 03:49:55    484s] (I)      Layer 4 (H) : #blockages 460 : #preroutes 2129
[01/24 03:49:55    484s] (I)      Layer 5 (V) : #blockages 460 : #preroutes 181
[01/24 03:49:55    484s] (I)      Layer 6 (H) : #blockages 460 : #preroutes 0
[01/24 03:49:55    484s] (I)      Layer 7 (V) : #blockages 460 : #preroutes 0
[01/24 03:49:55    484s] (I)      Layer 8 (H) : #blockages 460 : #preroutes 0
[01/24 03:49:55    484s] (I)      Layer 9 (V) : #blockages 254 : #preroutes 0
[01/24 03:49:55    484s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 03:49:55    484s] (I)      Number of ignored nets                =     73
[01/24 03:49:55    484s] (I)      Number of connected nets              =      0
[01/24 03:49:55    484s] (I)      Number of fixed nets                  =     73.  Ignored: Yes
[01/24 03:49:55    484s] (I)      Number of clock nets                  =     73.  Ignored: No
[01/24 03:49:55    484s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 03:49:55    484s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 03:49:55    484s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 03:49:55    484s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 03:49:55    484s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 03:49:55    484s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 03:49:55    484s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 03:49:55    484s] (I)      Ndr track 0 does not exist
[01/24 03:49:55    484s] (I)      ---------------------Grid Graph Info--------------------
[01/24 03:49:55    484s] (I)      Routing area        : (0, 0) - (458400, 449920)
[01/24 03:49:55    484s] (I)      Core area           : (30000, 30020) - (428400, 419900)
[01/24 03:49:55    484s] (I)      Site width          :   400  (dbu)
[01/24 03:49:55    484s] (I)      Row height          :  3420  (dbu)
[01/24 03:49:55    484s] (I)      GCell row height    :  3420  (dbu)
[01/24 03:49:55    484s] (I)      GCell width         :  3420  (dbu)
[01/24 03:49:55    484s] (I)      GCell height        :  3420  (dbu)
[01/24 03:49:55    484s] (I)      Grid                :   134   131    11
[01/24 03:49:55    484s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 03:49:55    484s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 03:49:55    484s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 03:49:55    484s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 03:49:55    484s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 03:49:55    484s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 03:49:55    484s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/24 03:49:55    484s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 03:49:55    484s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 03:49:55    484s] (I)      Total num of tracks :  1184  1146  1184  1146  1184  1146  1184  1146  1184   457   473
[01/24 03:49:55    484s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 03:49:55    484s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 03:49:55    484s] (I)      --------------------------------------------------------
[01/24 03:49:55    484s] 
[01/24 03:49:55    484s] [NR-eGR] ============ Routing rule table ============
[01/24 03:49:55    484s] [NR-eGR] Rule id: 0  Nets: 10038
[01/24 03:49:55    484s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 03:49:55    484s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/24 03:49:55    484s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/24 03:49:55    484s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/24 03:49:55    484s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/24 03:49:55    484s] [NR-eGR] ========================================
[01/24 03:49:55    484s] [NR-eGR] 
[01/24 03:49:55    484s] (I)      =============== Blocked Tracks ===============
[01/24 03:49:55    484s] (I)      +-------+---------+----------+---------------+
[01/24 03:49:55    484s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 03:49:55    484s] (I)      +-------+---------+----------+---------------+
[01/24 03:49:55    484s] (I)      |     1 |  158656 |   110533 |        69.67% |
[01/24 03:49:55    484s] (I)      |     2 |  150126 |     7820 |         5.21% |
[01/24 03:49:55    484s] (I)      |     3 |  158656 |     1150 |         0.72% |
[01/24 03:49:55    484s] (I)      |     4 |  150126 |     7820 |         5.21% |
[01/24 03:49:55    484s] (I)      |     5 |  158656 |     1150 |         0.72% |
[01/24 03:49:55    484s] (I)      |     6 |  150126 |     7820 |         5.21% |
[01/24 03:49:55    484s] (I)      |     7 |  158656 |     1150 |         0.72% |
[01/24 03:49:55    484s] (I)      |     8 |  150126 |     7820 |         5.21% |
[01/24 03:49:55    484s] (I)      |     9 |  158656 |     2300 |         1.45% |
[01/24 03:49:55    484s] (I)      |    10 |   59867 |     3968 |         6.63% |
[01/24 03:49:55    484s] (I)      |    11 |   63382 |    11132 |        17.56% |
[01/24 03:49:55    484s] (I)      +-------+---------+----------+---------------+
[01/24 03:49:55    484s] (I)      Finished Import and model ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2361.12 MB )
[01/24 03:49:55    484s] (I)      Reset routing kernel
[01/24 03:49:55    484s] (I)      Started Global Routing ( Curr Mem: 2361.12 MB )
[01/24 03:49:55    484s] (I)      totalPins=32810  totalGlobalPin=31511 (96.04%)
[01/24 03:49:55    484s] (I)      total 2D Cap : 1377857 = (730654 H, 647203 V)
[01/24 03:49:55    484s] [NR-eGR] Layer group 1: route 10038 net(s) in layer range [1, 11]
[01/24 03:49:55    484s] (I)      
[01/24 03:49:55    484s] (I)      ============  Phase 1a Route ============
[01/24 03:49:55    484s] (I)      Usage: 92389 = (51259 H, 41130 V) = (7.02% H, 6.36% V) = (8.765e+04um H, 7.033e+04um V)
[01/24 03:49:55    484s] (I)      
[01/24 03:49:55    484s] (I)      ============  Phase 1b Route ============
[01/24 03:49:55    484s] (I)      Usage: 92389 = (51259 H, 41130 V) = (7.02% H, 6.36% V) = (8.765e+04um H, 7.033e+04um V)
[01/24 03:49:55    484s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.579852e+05um
[01/24 03:49:55    484s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 03:49:55    484s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 03:49:55    484s] (I)      
[01/24 03:49:55    484s] (I)      ============  Phase 1c Route ============
[01/24 03:49:55    484s] (I)      Usage: 92389 = (51259 H, 41130 V) = (7.02% H, 6.36% V) = (8.765e+04um H, 7.033e+04um V)
[01/24 03:49:55    484s] (I)      
[01/24 03:49:55    484s] (I)      ============  Phase 1d Route ============
[01/24 03:49:55    484s] (I)      Usage: 92389 = (51259 H, 41130 V) = (7.02% H, 6.36% V) = (8.765e+04um H, 7.033e+04um V)
[01/24 03:49:55    484s] (I)      
[01/24 03:49:55    484s] (I)      ============  Phase 1e Route ============
[01/24 03:49:55    484s] (I)      Usage: 92389 = (51259 H, 41130 V) = (7.02% H, 6.36% V) = (8.765e+04um H, 7.033e+04um V)
[01/24 03:49:55    484s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.579852e+05um
[01/24 03:49:55    484s] (I)      
[01/24 03:49:55    484s] (I)      ============  Phase 1l Route ============
[01/24 03:49:55    484s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 03:49:55    484s] (I)      Layer  1:      48235        85        26       99711       57096    (63.59%) 
[01/24 03:49:55    484s] (I)      Layer  2:     146869     37227         8           0      148941    ( 0.00%) 
[01/24 03:49:55    484s] (I)      Layer  3:     156396     39545         0           0      156807    ( 0.00%) 
[01/24 03:49:55    484s] (I)      Layer  4:     146869     12895         0           0      148941    ( 0.00%) 
[01/24 03:49:55    484s] (I)      Layer  5:     156396     10315         0           0      156807    ( 0.00%) 
[01/24 03:49:55    484s] (I)      Layer  6:     146869      3556         0           0      148941    ( 0.00%) 
[01/24 03:49:55    484s] (I)      Layer  7:     156396       457         0           0      156807    ( 0.00%) 
[01/24 03:49:55    484s] (I)      Layer  8:     146869       148         0           0      148941    ( 0.00%) 
[01/24 03:49:55    484s] (I)      Layer  9:     155549       113         0           0      156807    ( 0.00%) 
[01/24 03:49:55    484s] (I)      Layer 10:      55446         6         0        2969       56608    ( 4.98%) 
[01/24 03:49:55    484s] (I)      Layer 11:      51790         0         0        7204       55519    (11.48%) 
[01/24 03:49:55    484s] (I)      Total:       1367684    104347        34      109882     1392214    ( 7.32%) 
[01/24 03:49:55    484s] (I)      
[01/24 03:49:55    484s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 03:49:55    484s] [NR-eGR]                        OverCon           OverCon            
[01/24 03:49:55    484s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/24 03:49:55    484s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/24 03:49:55    484s] [NR-eGR] ---------------------------------------------------------------
[01/24 03:49:55    484s] [NR-eGR]  Metal1 ( 1)        24( 0.38%)         0( 0.00%)   ( 0.38%) 
[01/24 03:49:55    484s] [NR-eGR]  Metal2 ( 2)         8( 0.05%)         0( 0.00%)   ( 0.05%) 
[01/24 03:49:55    484s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:49:55    484s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:49:55    484s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:49:55    484s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:49:55    484s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:49:55    484s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:49:55    484s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:49:55    484s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:49:55    484s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 03:49:55    484s] [NR-eGR] ---------------------------------------------------------------
[01/24 03:49:55    484s] [NR-eGR]        Total        32( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/24 03:49:55    484s] [NR-eGR] 
[01/24 03:49:55    484s] (I)      Finished Global Routing ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 2369.12 MB )
[01/24 03:49:55    484s] (I)      total 2D Cap : 1379078 = (731183 H, 647895 V)
[01/24 03:49:55    484s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 03:49:55    484s] (I)      ============= Track Assignment ============
[01/24 03:49:55    484s] (I)      Started Track Assignment (1T) ( Curr Mem: 2369.12 MB )
[01/24 03:49:55    484s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 03:49:55    484s] (I)      Run Multi-thread track assignment
[01/24 03:49:56    484s] (I)      Finished Track Assignment (1T) ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 2369.12 MB )
[01/24 03:49:56    484s] (I)      Started Export ( Curr Mem: 2369.12 MB )
[01/24 03:49:56    484s] [NR-eGR]                  Length (um)   Vias 
[01/24 03:49:56    484s] [NR-eGR] ------------------------------------
[01/24 03:49:56    484s] [NR-eGR]  Metal1   (1H)         12205  35480 
[01/24 03:49:56    484s] [NR-eGR]  Metal2   (2V)         52444  23962 
[01/24 03:49:56    484s] [NR-eGR]  Metal3   (3H)         65121   4986 
[01/24 03:49:56    484s] [NR-eGR]  Metal4   (4V)         21199   2593 
[01/24 03:49:56    484s] [NR-eGR]  Metal5   (5H)         17608   1242 
[01/24 03:49:56    484s] [NR-eGR]  Metal6   (6V)          6040     66 
[01/24 03:49:56    484s] [NR-eGR]  Metal7   (7H)           841     35 
[01/24 03:49:56    484s] [NR-eGR]  Metal8   (8V)           241     27 
[01/24 03:49:56    484s] [NR-eGR]  Metal9   (9H)           197      9 
[01/24 03:49:56    484s] [NR-eGR]  Metal10  (10V)            0      7 
[01/24 03:49:56    484s] [NR-eGR]  Metal11  (11H)            7      0 
[01/24 03:49:56    484s] [NR-eGR] ------------------------------------
[01/24 03:49:56    484s] [NR-eGR]           Total       175903  68407 
[01/24 03:49:56    484s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:49:56    484s] [NR-eGR] Total half perimeter of net bounding box: 149607um
[01/24 03:49:56    484s] [NR-eGR] Total length: 175903um, number of vias: 68407
[01/24 03:49:56    484s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:49:56    484s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/24 03:49:56    484s] [NR-eGR] --------------------------------------------------------------------------
[01/24 03:49:56    484s] (I)      Finished Export ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2359.61 MB )
[01/24 03:49:56    484s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.67 sec, Real: 0.68 sec, Curr Mem: 2337.61 MB )
[01/24 03:49:56    484s] (I)      ===================================== Runtime Summary ======================================
[01/24 03:49:56    484s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/24 03:49:56    484s] (I)      --------------------------------------------------------------------------------------------
[01/24 03:49:56    484s] (I)       Early Global Route kernel              100.00%  834.71 sec  835.38 sec  0.68 sec  0.67 sec 
[01/24 03:49:56    484s] (I)       +-Import and model                      33.57%  834.71 sec  834.94 sec  0.23 sec  0.23 sec 
[01/24 03:49:56    484s] (I)       | +-Create place DB                      4.79%  834.71 sec  834.74 sec  0.03 sec  0.04 sec 
[01/24 03:49:56    484s] (I)       | | +-Import place data                  4.76%  834.71 sec  834.74 sec  0.03 sec  0.04 sec 
[01/24 03:49:56    484s] (I)       | | | +-Read instances and placement     1.43%  834.71 sec  834.72 sec  0.01 sec  0.01 sec 
[01/24 03:49:56    484s] (I)       | | | +-Read nets                        3.28%  834.72 sec  834.74 sec  0.02 sec  0.03 sec 
[01/24 03:49:56    484s] (I)       | +-Create route DB                     27.57%  834.74 sec  834.93 sec  0.19 sec  0.19 sec 
[01/24 03:49:56    484s] (I)       | | +-Import route data (1T)            27.51%  834.74 sec  834.93 sec  0.19 sec  0.19 sec 
[01/24 03:49:56    484s] (I)       | | | +-Read blockages ( Layer 1-11 )   19.12%  834.75 sec  834.88 sec  0.13 sec  0.13 sec 
[01/24 03:49:56    484s] (I)       | | | | +-Read routing blockages         0.00%  834.75 sec  834.75 sec  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)       | | | | +-Read instance blockages       18.75%  834.75 sec  834.87 sec  0.13 sec  0.13 sec 
[01/24 03:49:56    484s] (I)       | | | | +-Read PG blockages              0.10%  834.87 sec  834.88 sec  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)       | | | | +-Read clock blockages           0.01%  834.88 sec  834.88 sec  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)       | | | | +-Read other blockages           0.01%  834.88 sec  834.88 sec  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)       | | | | +-Read halo blockages            0.02%  834.88 sec  834.88 sec  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)       | | | | +-Read boundary cut boxes        0.00%  834.88 sec  834.88 sec  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)       | | | +-Read blackboxes                  0.00%  834.88 sec  834.88 sec  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)       | | | +-Read prerouted                   1.00%  834.88 sec  834.88 sec  0.01 sec  0.01 sec 
[01/24 03:49:56    484s] (I)       | | | +-Read unlegalized nets            0.21%  834.88 sec  834.89 sec  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)       | | | +-Read nets                        0.44%  834.89 sec  834.89 sec  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)       | | | +-Set up via pillars               0.01%  834.89 sec  834.89 sec  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)       | | | +-Initialize 3D grid graph         0.08%  834.89 sec  834.89 sec  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)       | | | +-Model blockage capacity          5.45%  834.89 sec  834.93 sec  0.04 sec  0.04 sec 
[01/24 03:49:56    484s] (I)       | | | | +-Initialize 3D capacity         5.22%  834.89 sec  834.93 sec  0.04 sec  0.04 sec 
[01/24 03:49:56    484s] (I)       | +-Read aux data                        0.00%  834.93 sec  834.93 sec  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)       | +-Others data preparation              0.12%  834.93 sec  834.93 sec  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)       | +-Create route kernel                  0.77%  834.93 sec  834.94 sec  0.01 sec  0.00 sec 
[01/24 03:49:56    484s] (I)       +-Global Routing                        21.22%  834.94 sec  835.08 sec  0.14 sec  0.15 sec 
[01/24 03:49:56    484s] (I)       | +-Initialization                       0.33%  834.94 sec  834.94 sec  0.00 sec  0.01 sec 
[01/24 03:49:56    484s] (I)       | +-Net group 1                         19.43%  834.94 sec  835.07 sec  0.13 sec  0.13 sec 
[01/24 03:49:56    484s] (I)       | | +-Generate topology                  1.39%  834.94 sec  834.95 sec  0.01 sec  0.01 sec 
[01/24 03:49:56    484s] (I)       | | +-Phase 1a                           3.78%  834.95 sec  834.98 sec  0.03 sec  0.02 sec 
[01/24 03:49:56    484s] (I)       | | | +-Pattern routing (1T)             3.22%  834.95 sec  834.98 sec  0.02 sec  0.02 sec 
[01/24 03:49:56    484s] (I)       | | | +-Add via demand to 2D             0.47%  834.98 sec  834.98 sec  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)       | | +-Phase 1b                           0.03%  834.98 sec  834.98 sec  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)       | | +-Phase 1c                           0.00%  834.98 sec  834.98 sec  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)       | | +-Phase 1d                           0.00%  834.98 sec  834.98 sec  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)       | | +-Phase 1e                           0.05%  834.98 sec  834.98 sec  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)       | | | +-Route legalization               0.00%  834.98 sec  834.98 sec  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)       | | +-Phase 1l                          13.47%  834.98 sec  835.07 sec  0.09 sec  0.10 sec 
[01/24 03:49:56    484s] (I)       | | | +-Layer assignment (1T)           13.14%  834.98 sec  835.07 sec  0.09 sec  0.10 sec 
[01/24 03:49:56    484s] (I)       | +-Clean cong LA                        0.00%  835.07 sec  835.07 sec  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)       +-Export 3D cong map                     0.85%  835.08 sec  835.09 sec  0.01 sec  0.01 sec 
[01/24 03:49:56    484s] (I)       | +-Export 2D cong map                   0.07%  835.09 sec  835.09 sec  0.00 sec  0.01 sec 
[01/24 03:49:56    484s] (I)       +-Extract Global 3D Wires                0.38%  835.10 sec  835.10 sec  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)       +-Track Assignment (1T)                 17.27%  835.10 sec  835.22 sec  0.12 sec  0.11 sec 
[01/24 03:49:56    484s] (I)       | +-Initialization                       0.17%  835.10 sec  835.10 sec  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)       | +-Track Assignment Kernel             16.80%  835.10 sec  835.22 sec  0.11 sec  0.11 sec 
[01/24 03:49:56    484s] (I)       | +-Free Memory                          0.00%  835.22 sec  835.22 sec  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)       +-Export                                23.09%  835.22 sec  835.38 sec  0.16 sec  0.16 sec 
[01/24 03:49:56    484s] (I)       | +-Export DB wires                      6.93%  835.22 sec  835.27 sec  0.05 sec  0.05 sec 
[01/24 03:49:56    484s] (I)       | | +-Export all nets                    5.23%  835.22 sec  835.26 sec  0.04 sec  0.03 sec 
[01/24 03:49:56    484s] (I)       | | +-Set wire vias                      1.34%  835.26 sec  835.27 sec  0.01 sec  0.01 sec 
[01/24 03:49:56    484s] (I)       | +-Report wirelength                    2.90%  835.27 sec  835.29 sec  0.02 sec  0.03 sec 
[01/24 03:49:56    484s] (I)       | +-Update net boxes                     2.96%  835.29 sec  835.31 sec  0.02 sec  0.01 sec 
[01/24 03:49:56    484s] (I)       | +-Update timing                       10.20%  835.31 sec  835.38 sec  0.07 sec  0.07 sec 
[01/24 03:49:56    484s] (I)       +-Postprocess design                     0.65%  835.38 sec  835.38 sec  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)      ===================== Summary by functions =====================
[01/24 03:49:56    484s] (I)       Lv  Step                                 %      Real       CPU 
[01/24 03:49:56    484s] (I)      ----------------------------------------------------------------
[01/24 03:49:56    484s] (I)        0  Early Global Route kernel      100.00%  0.68 sec  0.67 sec 
[01/24 03:49:56    484s] (I)        1  Import and model                33.57%  0.23 sec  0.23 sec 
[01/24 03:49:56    484s] (I)        1  Export                          23.09%  0.16 sec  0.16 sec 
[01/24 03:49:56    484s] (I)        1  Global Routing                  21.22%  0.14 sec  0.15 sec 
[01/24 03:49:56    484s] (I)        1  Track Assignment (1T)           17.27%  0.12 sec  0.11 sec 
[01/24 03:49:56    484s] (I)        1  Export 3D cong map               0.85%  0.01 sec  0.01 sec 
[01/24 03:49:56    484s] (I)        1  Postprocess design               0.65%  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)        1  Extract Global 3D Wires          0.38%  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)        2  Create route DB                 27.57%  0.19 sec  0.19 sec 
[01/24 03:49:56    484s] (I)        2  Net group 1                     19.43%  0.13 sec  0.13 sec 
[01/24 03:49:56    484s] (I)        2  Track Assignment Kernel         16.80%  0.11 sec  0.11 sec 
[01/24 03:49:56    484s] (I)        2  Update timing                   10.20%  0.07 sec  0.07 sec 
[01/24 03:49:56    484s] (I)        2  Export DB wires                  6.93%  0.05 sec  0.05 sec 
[01/24 03:49:56    484s] (I)        2  Create place DB                  4.79%  0.03 sec  0.04 sec 
[01/24 03:49:56    484s] (I)        2  Update net boxes                 2.96%  0.02 sec  0.01 sec 
[01/24 03:49:56    484s] (I)        2  Report wirelength                2.90%  0.02 sec  0.03 sec 
[01/24 03:49:56    484s] (I)        2  Create route kernel              0.77%  0.01 sec  0.00 sec 
[01/24 03:49:56    484s] (I)        2  Initialization                   0.50%  0.00 sec  0.01 sec 
[01/24 03:49:56    484s] (I)        2  Others data preparation          0.12%  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)        2  Export 2D cong map               0.07%  0.00 sec  0.01 sec 
[01/24 03:49:56    484s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)        3  Import route data (1T)          27.51%  0.19 sec  0.19 sec 
[01/24 03:49:56    484s] (I)        3  Phase 1l                        13.47%  0.09 sec  0.10 sec 
[01/24 03:49:56    484s] (I)        3  Export all nets                  5.23%  0.04 sec  0.03 sec 
[01/24 03:49:56    484s] (I)        3  Import place data                4.76%  0.03 sec  0.04 sec 
[01/24 03:49:56    484s] (I)        3  Phase 1a                         3.78%  0.03 sec  0.02 sec 
[01/24 03:49:56    484s] (I)        3  Generate topology                1.39%  0.01 sec  0.01 sec 
[01/24 03:49:56    484s] (I)        3  Set wire vias                    1.34%  0.01 sec  0.01 sec 
[01/24 03:49:56    484s] (I)        3  Phase 1e                         0.05%  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)        4  Read blockages ( Layer 1-11 )   19.12%  0.13 sec  0.13 sec 
[01/24 03:49:56    484s] (I)        4  Layer assignment (1T)           13.14%  0.09 sec  0.10 sec 
[01/24 03:49:56    484s] (I)        4  Model blockage capacity          5.45%  0.04 sec  0.04 sec 
[01/24 03:49:56    484s] (I)        4  Read nets                        3.72%  0.03 sec  0.03 sec 
[01/24 03:49:56    484s] (I)        4  Pattern routing (1T)             3.22%  0.02 sec  0.02 sec 
[01/24 03:49:56    484s] (I)        4  Read instances and placement     1.43%  0.01 sec  0.01 sec 
[01/24 03:49:56    484s] (I)        4  Read prerouted                   1.00%  0.01 sec  0.01 sec 
[01/24 03:49:56    484s] (I)        4  Add via demand to 2D             0.47%  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)        4  Read unlegalized nets            0.21%  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)        4  Initialize 3D grid graph         0.08%  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)        5  Read instance blockages         18.75%  0.13 sec  0.13 sec 
[01/24 03:49:56    484s] (I)        5  Initialize 3D capacity           5.22%  0.04 sec  0.04 sec 
[01/24 03:49:56    484s] (I)        5  Read PG blockages                0.10%  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/24 03:49:56    484s] Extraction called for design 'picorv32' of instances=9174 and nets=10353 using extraction engine 'preRoute' .
[01/24 03:49:56    484s] PreRoute RC Extraction called for design picorv32.
[01/24 03:49:56    484s] RC Extraction called in multi-corner(1) mode.
[01/24 03:49:56    484s] RCMode: PreRoute
[01/24 03:49:56    484s]       RC Corner Indexes            0   
[01/24 03:49:56    484s] Capacitance Scaling Factor   : 1.00000 
[01/24 03:49:56    484s] Resistance Scaling Factor    : 1.00000 
[01/24 03:49:56    484s] Clock Cap. Scaling Factor    : 1.00000 
[01/24 03:49:56    484s] Clock Res. Scaling Factor    : 1.00000 
[01/24 03:49:56    484s] Shrink Factor                : 1.00000
[01/24 03:49:56    484s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/24 03:49:56    484s] Using Quantus QRC technology file ...
[01/24 03:49:56    484s] 
[01/24 03:49:56    484s] Trim Metal Layers:
[01/24 03:49:56    484s] LayerId::1 widthSet size::2
[01/24 03:49:56    484s] LayerId::2 widthSet size::2
[01/24 03:49:56    484s] LayerId::3 widthSet size::2
[01/24 03:49:56    484s] LayerId::4 widthSet size::2
[01/24 03:49:56    484s] LayerId::5 widthSet size::2
[01/24 03:49:56    484s] LayerId::6 widthSet size::2
[01/24 03:49:56    484s] LayerId::7 widthSet size::2
[01/24 03:49:56    484s] LayerId::8 widthSet size::2
[01/24 03:49:56    484s] LayerId::9 widthSet size::2
[01/24 03:49:56    484s] LayerId::10 widthSet size::2
[01/24 03:49:56    484s] LayerId::11 widthSet size::2
[01/24 03:49:56    484s] Updating RC grid for preRoute extraction ...
[01/24 03:49:56    484s] eee: pegSigSF::1.070000
[01/24 03:49:56    484s] Initializing multi-corner resistance tables ...
[01/24 03:49:56    484s] eee: l::1 avDens::0.130044 usedTrk::2176.928337 availTrk::16740.000000 sigTrk::2176.928337
[01/24 03:49:56    484s] eee: l::2 avDens::0.240841 usedTrk::3088.780608 availTrk::12825.000000 sigTrk::3088.780608
[01/24 03:49:56    484s] eee: l::3 avDens::0.284860 usedTrk::3819.971470 availTrk::13410.000000 sigTrk::3819.971470
[01/24 03:49:56    484s] eee: l::4 avDens::0.102875 usedTrk::1249.003828 availTrk::12141.000000 sigTrk::1249.003828
[01/24 03:49:56    484s] eee: l::5 avDens::0.079533 usedTrk::1030.741898 availTrk::12960.000000 sigTrk::1030.741898
[01/24 03:49:56    484s] eee: l::6 avDens::0.033318 usedTrk::353.238039 availTrk::10602.000000 sigTrk::353.238039
[01/24 03:49:56    484s] eee: l::7 avDens::0.021857 usedTrk::49.177778 availTrk::2250.000000 sigTrk::49.177778
[01/24 03:49:56    484s] eee: l::8 avDens::0.014957 usedTrk::14.066667 availTrk::940.500000 sigTrk::14.066667
[01/24 03:49:56    484s] eee: l::9 avDens::0.012820 usedTrk::11.538012 availTrk::900.000000 sigTrk::11.538012
[01/24 03:49:56    484s] eee: l::10 avDens::0.059638 usedTrk::79.545351 availTrk::1333.800000 sigTrk::79.545351
[01/24 03:49:56    484s] eee: l::11 avDens::0.054454 usedTrk::139.185117 availTrk::2556.000000 sigTrk::139.185117
[01/24 03:49:56    484s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:49:56    484s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.265157 uaWl=1.000000 uaWlH=0.232515 aWlH=0.000000 lMod=0 pMax=0.818600 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 03:49:56    484s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2331.609M)
[01/24 03:49:56    485s] Compute RC Scale Done ...
[01/24 03:49:56    485s] OPERPROF: Starting HotSpotCal at level 1, MEM:2350.7M, EPOCH TIME: 1706060996.701505
[01/24 03:49:56    485s] [hotspot] +------------+---------------+---------------+
[01/24 03:49:56    485s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 03:49:56    485s] [hotspot] +------------+---------------+---------------+
[01/24 03:49:56    485s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 03:49:56    485s] [hotspot] +------------+---------------+---------------+
[01/24 03:49:56    485s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 03:49:56    485s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 03:49:56    485s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2350.7M, EPOCH TIME: 1706060996.703672
[01/24 03:49:56    485s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[01/24 03:49:56    485s] Begin: GigaOpt Route Type Constraints Refinement
[01/24 03:49:56    485s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:08:05.2/0:31:36.4 (0.3), mem = 2350.7M
[01/24 03:49:56    485s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.32
[01/24 03:49:56    485s] ### Creating RouteCongInterface, started
[01/24 03:49:56    485s] 
[01/24 03:49:56    485s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 03:49:56    485s] 
[01/24 03:49:56    485s] #optDebug: {0, 1.000}
[01/24 03:49:56    485s] ### Creating RouteCongInterface, finished
[01/24 03:49:56    485s] Updated routing constraints on 0 nets.
[01/24 03:49:56    485s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.32
[01/24 03:49:56    485s] Bottom Preferred Layer:
[01/24 03:49:56    485s] +---------------+------------+----------+
[01/24 03:49:56    485s] |     Layer     |    CLK     |   Rule   |
[01/24 03:49:56    485s] +---------------+------------+----------+
[01/24 03:49:56    485s] | Metal5 (z=5)  |         69 | default  |
[01/24 03:49:56    485s] +---------------+------------+----------+
[01/24 03:49:56    485s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/24 03:49:56    485s] +---------------+------------+----------+
[01/24 03:49:56    485s] Via Pillar Rule:
[01/24 03:49:56    485s]     None
[01/24 03:49:56    485s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:08:05.3/0:31:36.4 (0.3), mem = 2350.7M
[01/24 03:49:56    485s] 
[01/24 03:49:56    485s] =============================================================================================
[01/24 03:49:56    485s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.35-s114_1
[01/24 03:49:56    485s] =============================================================================================
[01/24 03:49:56    485s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:49:56    485s] ---------------------------------------------------------------------------------------------
[01/24 03:49:56    485s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  77.5 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:49:56    485s] [ MISC                   ]          0:00:00.0  (  22.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:49:56    485s] ---------------------------------------------------------------------------------------------
[01/24 03:49:56    485s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:49:56    485s] ---------------------------------------------------------------------------------------------
[01/24 03:49:56    485s] 
[01/24 03:49:56    485s] End: GigaOpt Route Type Constraints Refinement
[01/24 03:49:56    485s] skip EGR on cluster skew clock nets.
[01/24 03:49:56    485s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 03:49:56    485s] #################################################################################
[01/24 03:49:56    485s] # Design Stage: PreRoute
[01/24 03:49:56    485s] # Design Name: picorv32
[01/24 03:49:56    485s] # Design Mode: 45nm
[01/24 03:49:56    485s] # Analysis Mode: MMMC Non-OCV 
[01/24 03:49:56    485s] # Parasitics Mode: No SPEF/RCDB 
[01/24 03:49:56    485s] # Signoff Settings: SI Off 
[01/24 03:49:56    485s] #################################################################################
[01/24 03:49:57    485s] Calculate delays in Single mode...
[01/24 03:49:57    485s] Topological Sorting (REAL = 0:00:00.0, MEM = 2348.7M, InitMEM = 2348.7M)
[01/24 03:49:57    485s] Start delay calculation (fullDC) (1 T). (MEM=2348.69)
[01/24 03:49:57    485s] End AAE Lib Interpolated Model. (MEM=2360.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:49:58    487s] Total number of fetched objects 10199
[01/24 03:49:58    487s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 03:49:58    487s] End delay calculation. (MEM=2390.36 CPU=0:00:01.4 REAL=0:00:01.0)
[01/24 03:49:58    487s] End delay calculation (fullDC). (MEM=2390.36 CPU=0:00:01.8 REAL=0:00:01.0)
[01/24 03:49:58    487s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 2390.4M) ***
[01/24 03:49:59    487s] Begin: GigaOpt postEco DRV Optimization
[01/24 03:49:59    487s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[01/24 03:49:59    487s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:08:07.8/0:31:38.9 (0.3), mem = 2390.4M
[01/24 03:49:59    487s] Info: 73 nets with fixed/cover wires excluded.
[01/24 03:49:59    487s] Info: 73 clock nets excluded from IPO operation.
[01/24 03:49:59    487s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.33
[01/24 03:49:59    487s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 03:49:59    487s] ### Creating PhyDesignMc. totSessionCpu=0:08:08 mem=2390.4M
[01/24 03:49:59    487s] OPERPROF: Starting DPlace-Init at level 1, MEM:2390.4M, EPOCH TIME: 1706060999.237464
[01/24 03:49:59    487s] Processing tracks to init pin-track alignment.
[01/24 03:49:59    487s] z: 2, totalTracks: 1
[01/24 03:49:59    487s] z: 4, totalTracks: 1
[01/24 03:49:59    487s] z: 6, totalTracks: 1
[01/24 03:49:59    487s] z: 8, totalTracks: 1
[01/24 03:49:59    487s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:49:59    487s] All LLGs are deleted
[01/24 03:49:59    487s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:59    487s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:59    487s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2390.4M, EPOCH TIME: 1706060999.244418
[01/24 03:49:59    487s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2390.4M, EPOCH TIME: 1706060999.244723
[01/24 03:49:59    487s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2390.4M, EPOCH TIME: 1706060999.247155
[01/24 03:49:59    487s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:59    487s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:49:59    487s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2390.4M, EPOCH TIME: 1706060999.248895
[01/24 03:49:59    487s] Max number of tech site patterns supported in site array is 256.
[01/24 03:49:59    487s] Core basic site is CoreSite
[01/24 03:49:59    487s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2390.4M, EPOCH TIME: 1706060999.275965
[01/24 03:49:59    487s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 03:49:59    487s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 03:49:59    487s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2390.4M, EPOCH TIME: 1706060999.277300
[01/24 03:49:59    487s] Fast DP-INIT is on for default
[01/24 03:49:59    487s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 03:49:59    487s] Atter site array init, number of instance map data is 0.
[01/24 03:49:59    487s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.032, MEM:2390.4M, EPOCH TIME: 1706060999.280760
[01/24 03:49:59    487s] 
[01/24 03:49:59    487s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:49:59    487s] 
[01/24 03:49:59    487s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 03:49:59    487s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:2390.4M, EPOCH TIME: 1706060999.283863
[01/24 03:49:59    487s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2390.4M, EPOCH TIME: 1706060999.283952
[01/24 03:49:59    487s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2390.4M, EPOCH TIME: 1706060999.284016
[01/24 03:49:59    487s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2390.4MB).
[01/24 03:49:59    487s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2390.4M, EPOCH TIME: 1706060999.285608
[01/24 03:49:59    487s] TotalInstCnt at PhyDesignMc Initialization: 9174
[01/24 03:49:59    487s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:08 mem=2390.4M
[01/24 03:49:59    487s] ### Creating RouteCongInterface, started
[01/24 03:49:59    487s] 
[01/24 03:49:59    487s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/24 03:49:59    487s] 
[01/24 03:49:59    487s] #optDebug: {0, 1.000}
[01/24 03:49:59    487s] ### Creating RouteCongInterface, finished
[01/24 03:49:59    487s] {MG  {8 0 3.8 0.0918237}  {10 0 13.1 0.315438} }
[01/24 03:49:59    487s] ### Creating LA Mngr. totSessionCpu=0:08:08 mem=2390.4M
[01/24 03:49:59    487s] ### Creating LA Mngr, finished. totSessionCpu=0:08:08 mem=2390.4M
[01/24 03:49:59    488s] [GPS-DRV] Optimizer parameters ============================= 
[01/24 03:49:59    488s] [GPS-DRV] maxDensity (design): 0.95
[01/24 03:49:59    488s] [GPS-DRV] maxLocalDensity: 0.98
[01/24 03:49:59    488s] [GPS-DRV] All active and enabled setup views
[01/24 03:49:59    488s] [GPS-DRV]     default_emulate_view
[01/24 03:49:59    488s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 03:49:59    488s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 03:49:59    488s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/24 03:49:59    488s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/24 03:49:59    488s] [GPS-DRV] timing-driven DRV settings
[01/24 03:49:59    488s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/24 03:49:59    488s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2424.7M, EPOCH TIME: 1706060999.713227
[01/24 03:49:59    488s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2424.7M, EPOCH TIME: 1706060999.713439
[01/24 03:49:59    488s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:49:59    488s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/24 03:49:59    488s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:49:59    488s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/24 03:49:59    488s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:50:00    488s] Info: violation cost 1.743750 (cap = 0.000000, tran = 1.743750, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 03:50:00    488s] |    11|    36|    -0.16|     0|     0|     0.00|     0|     0|     0|     0|     2.18|     0.00|       0|       0|       0| 71.14%|          |         |
[01/24 03:50:00    488s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 03:50:00    488s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.18|     0.00|       9|       0|       3| 71.18%| 0:00:00.0|  2459.8M|
[01/24 03:50:00    488s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 03:50:00    488s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.18|     0.00|       0|       0|       0| 71.18%| 0:00:00.0|  2459.8M|
[01/24 03:50:00    488s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 03:50:00    488s] Bottom Preferred Layer:
[01/24 03:50:00    488s] +---------------+------------+----------+
[01/24 03:50:00    488s] |     Layer     |    CLK     |   Rule   |
[01/24 03:50:00    488s] +---------------+------------+----------+
[01/24 03:50:00    488s] | Metal5 (z=5)  |         69 | default  |
[01/24 03:50:00    488s] +---------------+------------+----------+
[01/24 03:50:00    488s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/24 03:50:00    488s] +---------------+------------+----------+
[01/24 03:50:00    488s] Via Pillar Rule:
[01/24 03:50:00    488s]     None
[01/24 03:50:00    488s] 
[01/24 03:50:00    488s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=2459.8M) ***
[01/24 03:50:00    488s] 
[01/24 03:50:00    488s] Total-nets :: 10120, Stn-nets :: 11, ratio :: 0.108696 %, Total-len 175904, Stn-len 1016.27
[01/24 03:50:00    488s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2440.7M, EPOCH TIME: 1706061000.172815
[01/24 03:50:00    488s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9183).
[01/24 03:50:00    488s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:50:00    488s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:50:00    488s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:50:00    488s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.029, MEM:2370.7M, EPOCH TIME: 1706061000.201578
[01/24 03:50:00    488s] TotalInstCnt at PhyDesignMc Destruction: 9183
[01/24 03:50:00    488s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.33
[01/24 03:50:00    488s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:08:08.7/0:31:39.9 (0.3), mem = 2370.7M
[01/24 03:50:00    488s] 
[01/24 03:50:00    488s] =============================================================================================
[01/24 03:50:00    488s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.35-s114_1
[01/24 03:50:00    488s] =============================================================================================
[01/24 03:50:00    488s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:50:00    488s] ---------------------------------------------------------------------------------------------
[01/24 03:50:00    488s] [ SlackTraversorInit     ]      1   0:00:00.2  (  22.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 03:50:00    488s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:50:00    488s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  10.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:50:00    488s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 03:50:00    488s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 03:50:00    488s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:50:00    488s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 03:50:00    488s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:50:00    488s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:50:00    488s] [ OptEval                ]      2   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:50:00    488s] [ OptCommit              ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:50:00    488s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:50:00    488s] [ IncrDelayCalc          ]      8   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    1.1
[01/24 03:50:00    488s] [ DrvFindVioNets         ]      3   0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.1    1.1
[01/24 03:50:00    488s] [ DrvComputeSummary      ]      3   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 03:50:00    488s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 03:50:00    488s] [ MISC                   ]          0:00:00.4  (  40.4 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 03:50:00    488s] ---------------------------------------------------------------------------------------------
[01/24 03:50:00    488s]  DrvOpt #2 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[01/24 03:50:00    488s] ---------------------------------------------------------------------------------------------
[01/24 03:50:00    488s] 
[01/24 03:50:00    488s] End: GigaOpt postEco DRV Optimization
[01/24 03:50:00    488s] **INFO: Flow update: Design timing is met.
[01/24 03:50:00    488s] Running refinePlace -preserveRouting true -hardFence false
[01/24 03:50:00    488s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2370.7M, EPOCH TIME: 1706061000.206546
[01/24 03:50:00    488s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2370.7M, EPOCH TIME: 1706061000.206642
[01/24 03:50:00    488s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2370.7M, EPOCH TIME: 1706061000.206749
[01/24 03:50:00    488s] Processing tracks to init pin-track alignment.
[01/24 03:50:00    488s] z: 2, totalTracks: 1
[01/24 03:50:00    488s] z: 4, totalTracks: 1
[01/24 03:50:00    488s] z: 6, totalTracks: 1
[01/24 03:50:00    488s] z: 8, totalTracks: 1
[01/24 03:50:00    488s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:50:00    488s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2370.7M, EPOCH TIME: 1706061000.215626
[01/24 03:50:00    488s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:50:00    488s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:50:00    488s] 
[01/24 03:50:00    488s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:50:00    488s] 
[01/24 03:50:00    488s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 03:50:00    488s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.033, MEM:2370.7M, EPOCH TIME: 1706061000.248187
[01/24 03:50:00    488s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2370.7M, EPOCH TIME: 1706061000.248293
[01/24 03:50:00    488s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2370.7M, EPOCH TIME: 1706061000.248360
[01/24 03:50:00    488s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2370.7MB).
[01/24 03:50:00    488s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.043, MEM:2370.7M, EPOCH TIME: 1706061000.250072
[01/24 03:50:00    488s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.043, MEM:2370.7M, EPOCH TIME: 1706061000.250130
[01/24 03:50:00    488s] TDRefine: refinePlace mode is spiral
[01/24 03:50:00    488s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28723.20
[01/24 03:50:00    488s] OPERPROF:   Starting RefinePlace at level 2, MEM:2370.7M, EPOCH TIME: 1706061000.250205
[01/24 03:50:00    488s] *** Starting refinePlace (0:08:09 mem=2370.7M) ***
[01/24 03:50:00    488s] Total net bbox length = 1.496e+05 (8.169e+04 6.794e+04) (ext = 1.029e+04)
[01/24 03:50:00    488s] 
[01/24 03:50:00    488s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:50:00    488s] (I)      Default pattern map key = picorv32_default.
[01/24 03:50:00    488s] (I)      Default pattern map key = picorv32_default.
[01/24 03:50:00    488s] 
[01/24 03:50:00    488s] Starting Small incrNP...
[01/24 03:50:00    488s] User Input Parameters:
[01/24 03:50:00    488s] - Congestion Driven    : Off
[01/24 03:50:00    488s] - Timing Driven        : Off
[01/24 03:50:00    488s] - Area-Violation Based : Off
[01/24 03:50:00    488s] - Start Rollback Level : -5
[01/24 03:50:00    488s] - Legalized            : On
[01/24 03:50:00    488s] - Window Based         : Off
[01/24 03:50:00    488s] - eDen incr mode       : Off
[01/24 03:50:00    488s] - Small incr mode      : On
[01/24 03:50:00    488s] 
[01/24 03:50:00    488s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2370.7M, EPOCH TIME: 1706061000.264124
[01/24 03:50:00    488s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2370.7M, EPOCH TIME: 1706061000.265782
[01/24 03:50:00    488s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.003, MEM:2370.7M, EPOCH TIME: 1706061000.268486
[01/24 03:50:00    488s] default core: bins with density > 0.750 = 52.78 % ( 76 / 144 )
[01/24 03:50:00    488s] Density distribution unevenness ratio = 12.027%
[01/24 03:50:00    488s] Density distribution unevenness ratio (U70) = 12.027%
[01/24 03:50:00    488s] Density distribution unevenness ratio (U80) = 4.846%
[01/24 03:50:00    488s] Density distribution unevenness ratio (U90) = 0.421%
[01/24 03:50:00    488s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.005, MEM:2370.7M, EPOCH TIME: 1706061000.268649
[01/24 03:50:00    488s] cost 0.948749, thresh 1.000000
[01/24 03:50:00    488s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2370.7M)
[01/24 03:50:00    488s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:50:00    488s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2370.7M, EPOCH TIME: 1706061000.269188
[01/24 03:50:00    488s] Starting refinePlace ...
[01/24 03:50:00    488s] (I)      Default pattern map key = picorv32_default.
[01/24 03:50:00    488s] One DDP V2 for no tweak run.
[01/24 03:50:00    488s] (I)      Default pattern map key = picorv32_default.
[01/24 03:50:00    488s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2370.7M, EPOCH TIME: 1706061000.290963
[01/24 03:50:00    488s] DDP initSite1 nrRow 114 nrJob 114
[01/24 03:50:00    488s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2370.7M, EPOCH TIME: 1706061000.291065
[01/24 03:50:00    488s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2370.7M, EPOCH TIME: 1706061000.291245
[01/24 03:50:00    488s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2370.7M, EPOCH TIME: 1706061000.291302
[01/24 03:50:00    488s] DDP markSite nrRow 114 nrJob 114
[01/24 03:50:00    488s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2370.7M, EPOCH TIME: 1706061000.291702
[01/24 03:50:00    488s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2370.7M, EPOCH TIME: 1706061000.291767
[01/24 03:50:00    488s]   Spread Effort: high, pre-route mode, useDDP on.
[01/24 03:50:00    488s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2372.0MB) @(0:08:09 - 0:08:09).
[01/24 03:50:00    488s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 03:50:00    488s] wireLenOptFixPriorityInst 1961 inst fixed
[01/24 03:50:00    488s] 
[01/24 03:50:00    488s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/24 03:50:00    489s] Move report: legalization moves 39 insts, mean move: 3.30 um, max move: 13.55 um spiral
[01/24 03:50:00    489s] 	Max move on inst (g125499): (172.60, 133.00) --> (167.60, 124.45)
[01/24 03:50:00    489s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:50:00    489s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 03:50:00    489s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2375.0MB) @(0:08:09 - 0:08:09).
[01/24 03:50:00    489s] Move report: Detail placement moves 39 insts, mean move: 3.30 um, max move: 13.55 um 
[01/24 03:50:00    489s] 	Max move on inst (g125499): (172.60, 133.00) --> (167.60, 124.45)
[01/24 03:50:00    489s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2375.0MB
[01/24 03:50:00    489s] Statistics of distance of Instance movement in refine placement:
[01/24 03:50:00    489s]   maximum (X+Y) =        13.55 um
[01/24 03:50:00    489s]   inst (g125499) with max move: (172.6, 133) -> (167.6, 124.45)
[01/24 03:50:00    489s]   mean    (X+Y) =         3.30 um
[01/24 03:50:00    489s] Summary Report:
[01/24 03:50:00    489s] Instances move: 39 (out of 9111 movable)
[01/24 03:50:00    489s] Instances flipped: 0
[01/24 03:50:00    489s] Mean displacement: 3.30 um
[01/24 03:50:00    489s] Max displacement: 13.55 um (Instance: g125499) (172.6, 133) -> (167.6, 124.45)
[01/24 03:50:00    489s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: NAND3X1
[01/24 03:50:00    489s] Total instances moved : 39
[01/24 03:50:00    489s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.240, REAL:0.232, MEM:2375.0M, EPOCH TIME: 1706061000.501142
[01/24 03:50:00    489s] Total net bbox length = 1.498e+05 (8.174e+04 6.802e+04) (ext = 1.029e+04)
[01/24 03:50:00    489s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2375.0MB
[01/24 03:50:00    489s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2375.0MB) @(0:08:09 - 0:08:09).
[01/24 03:50:00    489s] *** Finished refinePlace (0:08:09 mem=2375.0M) ***
[01/24 03:50:00    489s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28723.20
[01/24 03:50:00    489s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.260, REAL:0.255, MEM:2375.0M, EPOCH TIME: 1706061000.505139
[01/24 03:50:00    489s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2375.0M, EPOCH TIME: 1706061000.505204
[01/24 03:50:00    489s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9183).
[01/24 03:50:00    489s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:50:00    489s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:50:00    489s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:50:00    489s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.028, MEM:2372.0M, EPOCH TIME: 1706061000.532901
[01/24 03:50:00    489s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.330, REAL:0.326, MEM:2372.0M, EPOCH TIME: 1706061000.533004
[01/24 03:50:00    489s] **INFO: Flow update: Design timing is met.
[01/24 03:50:00    489s] **INFO: Flow update: Design timing is met.
[01/24 03:50:00    489s] **INFO: Flow update: Design timing is met.
[01/24 03:50:00    489s] #optDebug: fT-D <X 1 0 0 0>
[01/24 03:50:00    489s] Register exp ratio and priority group on 0 nets on 10150 nets : 
[01/24 03:50:00    489s] 
[01/24 03:50:00    489s] Active setup views:
[01/24 03:50:00    489s]  default_emulate_view
[01/24 03:50:00    489s]   Dominating endpoints: 0
[01/24 03:50:00    489s]   Dominating TNS: -0.000
[01/24 03:50:00    489s] 
[01/24 03:50:00    489s] Extraction called for design 'picorv32' of instances=9183 and nets=10362 using extraction engine 'preRoute' .
[01/24 03:50:00    489s] PreRoute RC Extraction called for design picorv32.
[01/24 03:50:00    489s] RC Extraction called in multi-corner(1) mode.
[01/24 03:50:00    489s] RCMode: PreRoute
[01/24 03:50:00    489s]       RC Corner Indexes            0   
[01/24 03:50:00    489s] Capacitance Scaling Factor   : 1.00000 
[01/24 03:50:00    489s] Resistance Scaling Factor    : 1.00000 
[01/24 03:50:00    489s] Clock Cap. Scaling Factor    : 1.00000 
[01/24 03:50:00    489s] Clock Res. Scaling Factor    : 1.00000 
[01/24 03:50:00    489s] Shrink Factor                : 1.00000
[01/24 03:50:00    489s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/24 03:50:00    489s] Using Quantus QRC technology file ...
[01/24 03:50:00    489s] 
[01/24 03:50:00    489s] Trim Metal Layers:
[01/24 03:50:00    489s] LayerId::1 widthSet size::2
[01/24 03:50:00    489s] LayerId::2 widthSet size::2
[01/24 03:50:00    489s] LayerId::3 widthSet size::2
[01/24 03:50:00    489s] LayerId::4 widthSet size::2
[01/24 03:50:00    489s] LayerId::5 widthSet size::2
[01/24 03:50:00    489s] LayerId::6 widthSet size::2
[01/24 03:50:00    489s] LayerId::7 widthSet size::2
[01/24 03:50:00    489s] LayerId::8 widthSet size::2
[01/24 03:50:00    489s] LayerId::9 widthSet size::2
[01/24 03:50:00    489s] LayerId::10 widthSet size::2
[01/24 03:50:00    489s] LayerId::11 widthSet size::2
[01/24 03:50:00    489s] Updating RC grid for preRoute extraction ...
[01/24 03:50:00    489s] eee: pegSigSF::1.070000
[01/24 03:50:00    489s] Initializing multi-corner resistance tables ...
[01/24 03:50:00    489s] eee: l::1 avDens::0.130044 usedTrk::2176.932490 availTrk::16740.000000 sigTrk::2176.932490
[01/24 03:50:00    489s] eee: l::2 avDens::0.240843 usedTrk::3088.807799 availTrk::12825.000000 sigTrk::3088.807799
[01/24 03:50:00    489s] eee: l::3 avDens::0.284860 usedTrk::3819.971470 availTrk::13410.000000 sigTrk::3819.971470
[01/24 03:50:00    489s] eee: l::4 avDens::0.102877 usedTrk::1249.031021 availTrk::12141.000000 sigTrk::1249.031021
[01/24 03:50:00    489s] eee: l::5 avDens::0.079533 usedTrk::1030.741898 availTrk::12960.000000 sigTrk::1030.741898
[01/24 03:50:00    489s] eee: l::6 avDens::0.033318 usedTrk::353.238039 availTrk::10602.000000 sigTrk::353.238039
[01/24 03:50:00    489s] eee: l::7 avDens::0.021857 usedTrk::49.177778 availTrk::2250.000000 sigTrk::49.177778
[01/24 03:50:00    489s] eee: l::8 avDens::0.014957 usedTrk::14.066667 availTrk::940.500000 sigTrk::14.066667
[01/24 03:50:00    489s] eee: l::9 avDens::0.012820 usedTrk::11.538012 availTrk::900.000000 sigTrk::11.538012
[01/24 03:50:00    489s] eee: l::10 avDens::0.059638 usedTrk::79.545351 availTrk::1333.800000 sigTrk::79.545351
[01/24 03:50:00    489s] eee: l::11 avDens::0.054454 usedTrk::139.185117 availTrk::2556.000000 sigTrk::139.185117
[01/24 03:50:00    489s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:50:00    489s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.265168 uaWl=1.000000 uaWlH=0.232516 aWlH=0.000000 lMod=0 pMax=0.818600 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 03:50:00    489s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2357.656M)
[01/24 03:50:00    489s] Starting delay calculation for Setup views
[01/24 03:50:00    489s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 03:50:00    489s] #################################################################################
[01/24 03:50:00    489s] # Design Stage: PreRoute
[01/24 03:50:00    489s] # Design Name: picorv32
[01/24 03:50:00    489s] # Design Mode: 45nm
[01/24 03:50:00    489s] # Analysis Mode: MMMC Non-OCV 
[01/24 03:50:00    489s] # Parasitics Mode: No SPEF/RCDB 
[01/24 03:50:00    489s] # Signoff Settings: SI Off 
[01/24 03:50:00    489s] #################################################################################
[01/24 03:50:01    489s] Calculate delays in Single mode...
[01/24 03:50:01    489s] Topological Sorting (REAL = 0:00:00.0, MEM = 2359.7M, InitMEM = 2359.7M)
[01/24 03:50:01    489s] Start delay calculation (fullDC) (1 T). (MEM=2359.67)
[01/24 03:50:01    489s] End AAE Lib Interpolated Model. (MEM=2371.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:50:03    491s] Total number of fetched objects 10208
[01/24 03:50:03    491s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 03:50:03    491s] End delay calculation. (MEM=2387.61 CPU=0:00:01.4 REAL=0:00:02.0)
[01/24 03:50:03    491s] End delay calculation (fullDC). (MEM=2387.61 CPU=0:00:01.8 REAL=0:00:02.0)
[01/24 03:50:03    491s] *** CDM Built up (cpu=0:00:02.1  real=0:00:03.0  mem= 2387.6M) ***
[01/24 03:50:03    491s] *** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:08:12 mem=2387.6M)
[01/24 03:50:03    491s] Reported timing to dir ./timingReports
[01/24 03:50:03    491s] **optDesign ... cpu = 0:00:34, real = 0:00:35, mem = 1800.9M, totSessionCpu=0:08:12 **
[01/24 03:50:03    491s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2340.6M, EPOCH TIME: 1706061003.380033
[01/24 03:50:03    491s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:50:03    491s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:50:03    491s] 
[01/24 03:50:03    491s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:50:03    491s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2340.6M, EPOCH TIME: 1706061003.413070
[01/24 03:50:03    491s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 03:50:03    491s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:50:06    492s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.180  |  2.351  |  3.617  |  2.180  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2356.1M, EPOCH TIME: 1706061006.286204
[01/24 03:50:06    492s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:50:06    492s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:50:06    492s] 
[01/24 03:50:06    492s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:50:06    492s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2356.1M, EPOCH TIME: 1706061006.319052
[01/24 03:50:06    492s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 03:50:06    492s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:50:06    492s] Density: 71.183%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2356.1M, EPOCH TIME: 1706061006.333448
[01/24 03:50:06    492s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:50:06    492s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:50:06    492s] 
[01/24 03:50:06    492s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:50:06    492s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.032, MEM:2356.1M, EPOCH TIME: 1706061006.365841
[01/24 03:50:06    492s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 03:50:06    492s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:50:06    492s] **optDesign ... cpu = 0:00:36, real = 0:00:38, mem = 1801.7M, totSessionCpu=0:08:13 **
[01/24 03:50:06    493s] 
[01/24 03:50:06    493s] TimeStamp Deleting Cell Server Begin ...
[01/24 03:50:06    493s] Deleting Lib Analyzer.
[01/24 03:50:06    493s] 
[01/24 03:50:06    493s] TimeStamp Deleting Cell Server End ...
[01/24 03:50:06    493s] *** Finished optDesign ***
[01/24 03:50:06    493s] 
[01/24 03:50:06    493s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:38.7 real=0:00:40.5)
[01/24 03:50:06    493s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.4 real=0:00:01.4)
[01/24 03:50:06    493s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.5 real=0:00:02.5)
[01/24 03:50:06    493s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:03.8 real=0:00:03.8)
[01/24 03:50:06    493s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 03:50:06    493s] Info: Destroy the CCOpt slew target map.
[01/24 03:50:06    493s] clean pInstBBox. size 0
[01/24 03:50:06    493s] All LLGs are deleted
[01/24 03:50:06    493s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:50:06    493s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:50:06    493s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2356.0M, EPOCH TIME: 1706061006.442215
[01/24 03:50:06    493s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2356.0M, EPOCH TIME: 1706061006.442351
[01/24 03:50:06    493s] Info: pop threads available for lower-level modules during optimization.
[01/24 03:50:06    493s] *** optDesign #1 [finish] : cpu/real = 0:00:35.6/0:00:37.5 (0.9), totSession cpu/real = 0:08:13.1/0:31:46.1 (0.3), mem = 2356.0M
[01/24 03:50:06    493s] 
[01/24 03:50:06    493s] =============================================================================================
[01/24 03:50:06    493s]  Final TAT Report : optDesign #1                                                21.35-s114_1
[01/24 03:50:06    493s] =============================================================================================
[01/24 03:50:06    493s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:50:06    493s] ---------------------------------------------------------------------------------------------
[01/24 03:50:06    493s] [ InitOpt                ]      1   0:00:02.3  (   6.0 % )     0:00:02.9 /  0:00:02.9    1.0
[01/24 03:50:06    493s] [ GlobalOpt              ]      1   0:00:01.3  (   3.6 % )     0:00:01.3 /  0:00:01.3    1.0
[01/24 03:50:06    493s] [ DrvOpt                 ]      2   0:00:01.5  (   4.1 % )     0:00:01.5 /  0:00:01.6    1.0
[01/24 03:50:06    493s] [ AreaOpt                ]      2   0:00:08.1  (  21.7 % )     0:00:08.6 /  0:00:08.6    1.0
[01/24 03:50:06    493s] [ ViewPruning            ]      8   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:50:06    493s] [ OptSummaryReport       ]      2   0:00:00.3  (   0.7 % )     0:00:03.3 /  0:00:01.4    0.4
[01/24 03:50:06    493s] [ DrvReport              ]      2   0:00:02.4  (   6.3 % )     0:00:02.4 /  0:00:00.5    0.2
[01/24 03:50:06    493s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[01/24 03:50:06    493s] [ SlackTraversorInit     ]      4   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 03:50:06    493s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:50:06    493s] [ PlacerInterfaceInit    ]      2   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 03:50:06    493s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:50:06    493s] [ ReportTranViolation    ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:50:06    493s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 03:50:06    493s] [ RefinePlace            ]      2   0:00:00.8  (   2.2 % )     0:00:00.8 /  0:00:00.8    1.0
[01/24 03:50:06    493s] [ EarlyGlobalRoute       ]      1   0:00:00.7  (   1.8 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 03:50:06    493s] [ ExtractRC              ]      2   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 03:50:06    493s] [ TimingUpdate           ]     24   0:00:01.5  (   4.1 % )     0:00:03.6 /  0:00:03.6    1.0
[01/24 03:50:06    493s] [ FullDelayCalc          ]      3   0:00:06.3  (  16.8 % )     0:00:06.3 /  0:00:06.3    1.0
[01/24 03:50:06    493s] [ TimingReport           ]      2   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 03:50:06    493s] [ GenerateReports        ]      1   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 03:50:06    493s] [ MISC                   ]          0:00:10.5  (  28.0 % )     0:00:10.5 /  0:00:10.5    1.0
[01/24 03:50:06    493s] ---------------------------------------------------------------------------------------------
[01/24 03:50:06    493s]  optDesign #1 TOTAL                 0:00:37.5  ( 100.0 % )     0:00:37.5 /  0:00:35.6    0.9
[01/24 03:50:06    493s] ---------------------------------------------------------------------------------------------
[01/24 03:50:06    493s] 
[01/24 03:50:28    494s] <CMD> report_power > report_power_step14.txt
[01/24 03:50:28    494s] env CDS_WORKAREA is set to /home/p/paschalk
[01/24 03:50:28    494s] 
[01/24 03:50:28    494s] Begin Power Analysis
[01/24 03:50:28    494s] 
[01/24 03:50:28    495s]              0V	    VSS
[01/24 03:50:28    495s]            0.9V	    VDD
[01/24 03:50:28    495s] Begin Processing Timing Library for Power Calculation
[01/24 03:50:28    495s] 
[01/24 03:50:28    495s] Begin Processing Timing Library for Power Calculation
[01/24 03:50:28    495s] 
[01/24 03:50:28    495s] 
[01/24 03:50:28    495s] 
[01/24 03:50:28    495s] Begin Processing Power Net/Grid for Power Calculation
[01/24 03:50:28    495s] 
[01/24 03:50:28    495s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1802.83MB/3844.23MB/1833.65MB)
[01/24 03:50:28    495s] 
[01/24 03:50:28    495s] Begin Processing Timing Window Data for Power Calculation
[01/24 03:50:28    495s] 
[01/24 03:50:28    495s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1802.83MB/3844.23MB/1833.65MB)
[01/24 03:50:28    495s] 
[01/24 03:50:28    495s] Begin Processing User Attributes
[01/24 03:50:28    495s] 
[01/24 03:50:28    495s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1802.83MB/3844.23MB/1833.65MB)
[01/24 03:50:28    495s] 
[01/24 03:50:28    495s] Begin Processing Signal Activity
[01/24 03:50:28    495s] 
[01/24 03:50:29    495s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1802.84MB/3844.23MB/1833.65MB)
[01/24 03:50:29    495s] 
[01/24 03:50:29    495s] Begin Power Computation
[01/24 03:50:29    495s] 
[01/24 03:50:29    495s]       ----------------------------------------------------------
[01/24 03:50:29    495s]       # of cell(s) missing both power/leakage table: 0
[01/24 03:50:29    495s]       # of cell(s) missing power table: 0
[01/24 03:50:29    495s]       # of cell(s) missing leakage table: 0
[01/24 03:50:29    495s]       ----------------------------------------------------------
[01/24 03:50:29    495s] 
[01/24 03:50:29    495s] 
[01/24 03:50:29    496s]       # of MSMV cell(s) missing power_level: 0
[01/24 03:50:29    496s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1802.84MB/3844.23MB/1833.65MB)
[01/24 03:50:29    496s] 
[01/24 03:50:29    496s] Begin Processing User Attributes
[01/24 03:50:29    496s] 
[01/24 03:50:29    496s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1802.84MB/3844.23MB/1833.65MB)
[01/24 03:50:29    496s] 
[01/24 03:50:29    496s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1802.84MB/3844.23MB/1833.65MB)
[01/24 03:50:29    496s] 
[01/24 03:50:30    496s] *



[01/24 03:50:30    496s] Total Power
[01/24 03:50:30    496s] -----------------------------------------------------------------------------------------
[01/24 03:50:30    496s] Total Internal Power:        0.44171074 	   64.1642%
[01/24 03:50:30    496s] Total Switching Power:       0.24606117 	   35.7435%
[01/24 03:50:30    496s] Total Leakage Power:         0.00063543 	    0.0923%
[01/24 03:50:30    496s] Total Power:                 0.68840735
[01/24 03:50:30    496s] -----------------------------------------------------------------------------------------
[01/24 03:50:30    496s] Processing average sequential pin duty cycle 
[01/24 03:50:30    496s] 
[01/24 03:50:30    496s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 03:50:30    496s] Summary for sequential cells identification: 
[01/24 03:50:30    496s]   Identified SBFF number: 104
[01/24 03:50:30    496s]   Identified MBFF number: 0
[01/24 03:50:30    496s]   Identified SB Latch number: 0
[01/24 03:50:30    496s]   Identified MB Latch number: 0
[01/24 03:50:30    496s]   Not identified SBFF number: 16
[01/24 03:50:30    496s]   Not identified MBFF number: 0
[01/24 03:50:30    496s]   Not identified SB Latch number: 0
[01/24 03:50:30    496s]   Not identified MB Latch number: 0
[01/24 03:50:30    496s]   Number of sequential cells which are not FFs: 32
[01/24 03:50:30    496s]  Visiting view : default_emulate_view
[01/24 03:50:30    496s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 03:50:30    496s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:50:30    496s]  Visiting view : default_emulate_view
[01/24 03:50:30    496s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 03:50:30    496s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:50:30    496s] TLC MultiMap info (StdDelay):
[01/24 03:50:30    496s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 03:50:30    496s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 03:50:30    496s]  Setting StdDelay to: 38ps
[01/24 03:50:30    496s] 
[01/24 03:50:30    496s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 03:50:34    497s] <CMD> report_area > report_area_step14.txt
[01/24 03:50:40    497s] <CMD> report_timing > report_timing_step14.txt
[01/24 03:50:46    498s] <CMD> report_ccopt_clock_trees > report_ccopt_clock_trees_step14.txt
[01/24 03:50:46    498s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
[01/24 03:50:46    498s] End AAE Lib Interpolated Model. (MEM=2356.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:50:46    498s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:50:46    498s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/24 03:50:46    498s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:50:46    498s] Clock DAG hash : 1883032574093949325 4279480980929532895
[01/24 03:50:46    498s] CTS services accumulated run-time stats :
[01/24 03:50:46    498s]   delay calculator: calls=22418, total_wall_time=1.149s, mean_wall_time=0.051ms
[01/24 03:50:46    498s]   legalizer: calls=5340, total_wall_time=0.114s, mean_wall_time=0.021ms
[01/24 03:50:46    498s]   steiner router: calls=13347, total_wall_time=2.346s, mean_wall_time=0.176ms
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Clock DAG stats:
[01/24 03:50:46    498s] ================
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] ---------------------------------------------------------
[01/24 03:50:46    498s] Cell type                 Count    Area       Capacitance
[01/24 03:50:46    498s] ---------------------------------------------------------
[01/24 03:50:46    498s] Buffers                    14       28.728       0.004
[01/24 03:50:46    498s] Inverters                   0        0.000       0.000
[01/24 03:50:46    498s] Integrated Clock Gates     58      403.560       0.012
[01/24 03:50:46    498s] Discrete Clock Gates        0        0.000       0.000
[01/24 03:50:46    498s] Clock Logic                 0        0.000       0.000
[01/24 03:50:46    498s] All                        72      432.288       0.017
[01/24 03:50:46    498s] ---------------------------------------------------------
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Clock DAG sink counts:
[01/24 03:50:46    498s] ======================
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] -------------------------
[01/24 03:50:46    498s] Sink type           Count
[01/24 03:50:46    498s] -------------------------
[01/24 03:50:46    498s] Regular             1961
[01/24 03:50:46    498s] Enable Latch           0
[01/24 03:50:46    498s] Load Capacitance       0
[01/24 03:50:46    498s] Antenna Diode          0
[01/24 03:50:46    498s] Node Sink              0
[01/24 03:50:46    498s] Total               1961
[01/24 03:50:46    498s] -------------------------
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Clock DAG wire lengths:
[01/24 03:50:46    498s] =======================
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] --------------------
[01/24 03:50:46    498s] Type     Wire Length
[01/24 03:50:46    498s] --------------------
[01/24 03:50:46    498s] Top           0.000
[01/24 03:50:46    498s] Trunk       734.335
[01/24 03:50:46    498s] Leaf       9672.245
[01/24 03:50:46    498s] Total     10406.580
[01/24 03:50:46    498s] --------------------
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Clock DAG hp wire lengths:
[01/24 03:50:46    498s] ==========================
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] -----------------------
[01/24 03:50:46    498s] Type     hp Wire Length
[01/24 03:50:46    498s] -----------------------
[01/24 03:50:46    498s] Top            0.000
[01/24 03:50:46    498s] Trunk        441.610
[01/24 03:50:46    498s] Leaf        5957.940
[01/24 03:50:46    498s] Total       6399.550
[01/24 03:50:46    498s] -----------------------
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Clock DAG capacitances:
[01/24 03:50:46    498s] =======================
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] --------------------------------
[01/24 03:50:46    498s] Type     Gate     Wire     Total
[01/24 03:50:46    498s] --------------------------------
[01/24 03:50:46    498s] Top      0.000    0.000    0.000
[01/24 03:50:46    498s] Trunk    0.017    0.066    0.082
[01/24 03:50:46    498s] Leaf     0.413    0.741    1.154
[01/24 03:50:46    498s] Total    0.429    0.807    1.237
[01/24 03:50:46    498s] --------------------------------
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Clock DAG sink capacitances:
[01/24 03:50:46    498s] ============================
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] -----------------------------------------------
[01/24 03:50:46    498s] Total    Average    Std. Dev.    Min      Max
[01/24 03:50:46    498s] -----------------------------------------------
[01/24 03:50:46    498s] 0.413     0.000       0.000      0.000    0.000
[01/24 03:50:46    498s] -----------------------------------------------
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Clock DAG net violations:
[01/24 03:50:46    498s] =========================
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] --------------------------------------------------------------------------------------------
[01/24 03:50:46    498s] Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[01/24 03:50:46    498s] --------------------------------------------------------------------------------------------
[01/24 03:50:46    498s] Remaining Transition    ns         1       0.009       0.000      0.009    [0.009]
[01/24 03:50:46    498s] --------------------------------------------------------------------------------------------
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Clock DAG primary half-corner transition distribution:
[01/24 03:50:46    498s] ======================================================
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:50:46    498s] Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
[01/24 03:50:46    498s] --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:50:46    498s] Trunk       0.200       7       0.108       0.074      0.028    0.209    {3 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}      {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 03:50:46    498s] Leaf        0.200      66       0.146       0.052      0.042    0.197    {16 <= 0.120ns, 2 <= 0.160ns, 34 <= 0.180ns, 9 <= 0.190ns, 5 <= 0.200ns}                                      -
[01/24 03:50:46    498s] --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Clock DAG library cell distribution:
[01/24 03:50:46    498s] ====================================
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] --------------------------------------------
[01/24 03:50:46    498s] Name           Type      Inst     Inst Area 
[01/24 03:50:46    498s]                          Count    (um^2)
[01/24 03:50:46    498s] --------------------------------------------
[01/24 03:50:46    498s] CLKBUFX4       buffer      6        14.364
[01/24 03:50:46    498s] CLKBUFX3       buffer      2         4.104
[01/24 03:50:46    498s] CLKBUFX2       buffer      4         6.840
[01/24 03:50:46    498s] BUFX2          buffer      2         3.420
[01/24 03:50:46    498s] TLATNTSCAX8    icg         2        17.784
[01/24 03:50:46    498s] TLATNTSCAX6    icg         4        34.200
[01/24 03:50:46    498s] TLATNTSCAX4    icg         5        35.910
[01/24 03:50:46    498s] TLATNTSCAX3    icg        30       205.200
[01/24 03:50:46    498s] TLATNTSCAX2    icg        17       110.466
[01/24 03:50:46    498s] --------------------------------------------
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Clock Tree Summary:
[01/24 03:50:46    498s] ===================
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] ---------------------------------------------------------------------------------------------------------------------
[01/24 03:50:46    498s] Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
[01/24 03:50:46    498s] Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
[01/24 03:50:46    498s]                                Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
[01/24 03:50:46    498s]                                                                 (Ohms)                                
[01/24 03:50:46    498s] ---------------------------------------------------------------------------------------------------------------------
[01/24 03:50:46    498s] clk          58     14    0      0       35       95    143.81    2072.1      432.288   0.807  0.429  clk
[01/24 03:50:46    498s] ---------------------------------------------------------------------------------------------------------------------
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Clock Sink Summary:
[01/24 03:50:46    498s] ===================
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] -------------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:50:46    498s] Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
[01/24 03:50:46    498s] Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
[01/24 03:50:46    498s]                                                                                                           Pins    Sinks   Sinks       
[01/24 03:50:46    498s] -------------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:50:46    498s] clk              0             0             0            0           0          0       1961       0       0       0         0         0
[01/24 03:50:46    498s] -------------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Summary across all clock trees:
[01/24 03:50:46    498s] ===============================
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] ------------------------------------------------------------------------------------------------------------
[01/24 03:50:46    498s] Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
[01/24 03:50:46    498s] Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
[01/24 03:50:46    498s]                    Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
[01/24 03:50:46    498s]                                                                         (Ohms)                         
[01/24 03:50:46    498s] ------------------------------------------------------------------------------------------------------------
[01/24 03:50:46    498s]  58     14    0      0       35     10.2857     95    29.7121  143.810    207.210     432.288   0.807  0.429
[01/24 03:50:46    498s] ------------------------------------------------------------------------------------------------------------
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Clock Sink Summary across all clock trees:
[01/24 03:50:46    498s] ==========================================
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] -------------------------------------------------------------------------------------------------------------------------------
[01/24 03:50:46    498s] Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
[01/24 03:50:46    498s] exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
[01/24 03:50:46    498s]                                                                                               Pins    Sinks   Sinks       
[01/24 03:50:46    498s] -------------------------------------------------------------------------------------------------------------------------------
[01/24 03:50:46    498s]      0             0             0            0           0          0       1961       0       0       0         0         0
[01/24 03:50:46    498s] -------------------------------------------------------------------------------------------------------------------------------
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Physical metrics across all clock trees:
[01/24 03:50:46    498s] ========================================
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] -----------------------------------------------------------------------
[01/24 03:50:46    498s] Metric                               Minimum  Average  Maximum  Std.dev
[01/24 03:50:46    498s] -----------------------------------------------------------------------
[01/24 03:50:46    498s] Source-sink routed net length (um)    3.700    62.890  143.810  35.001
[01/24 03:50:46    498s] Source-sink manhattan distance (um)   3.695    59.613  143.555  33.702
[01/24 03:50:46    498s] Source-sink resistance (Ohm)         29.193   120.142  207.210  47.611
[01/24 03:50:46    498s] -----------------------------------------------------------------------
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Transition distribution for half-corner default_emulate_delay_corner:both.late:
[01/24 03:50:46    498s] ===============================================================================
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:50:46    498s] Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
[01/24 03:50:46    498s] --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:50:46    498s] Trunk       0.200       7       0.108       0.074      0.028    0.209    {3 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}      {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 03:50:46    498s] Leaf        0.200      66       0.146       0.052      0.042    0.197    {16 <= 0.120ns, 2 <= 0.160ns, 34 <= 0.180ns, 9 <= 0.190ns, 5 <= 0.200ns}                                      -
[01/24 03:50:46    498s] --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Count of violations across all clock trees:
[01/24 03:50:46    498s] ===========================================
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] ---------------------------------------------------------------------------------------
[01/24 03:50:46    498s] Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
[01/24 03:50:46    498s] Name        violations         violations        violations    violations    violations
[01/24 03:50:46    498s] ---------------------------------------------------------------------------------------
[01/24 03:50:46    498s] clk                 0                 0               0             0            36
[01/24 03:50:46    498s] ---------------------------------------------------------------------------------------
[01/24 03:50:46    498s] Total               0                 0               0             0            36
[01/24 03:50:46    498s] ---------------------------------------------------------------------------------------
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Found a total of 0 clock tree pins with max capacitance violations.
[01/24 03:50:46    498s] Found a total of 0 clock tree nets with max resistance violations.
[01/24 03:50:46    498s] Found a total of 0 clock tree nets with max length violations.
[01/24 03:50:46    498s] Found a total of 0 clock tree nets with max fanout violations.
[01/24 03:50:46    498s] Found a total of 36 clock tree pins with a slew violation.
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Slew violation summary across all clock trees - Top 10 violating pins:
[01/24 03:50:46    498s] ======================================================================
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Target and measured clock slews (in ns):
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] ------------------------------------------------------------------------------------------------------------------------------
[01/24 03:50:46    498s] Half corner                             Violation  Slew    Slew      Dont   Ideal  Target    Pin
[01/24 03:50:46    498s]                                         amount     target  achieved  touch  net?   source    
[01/24 03:50:46    498s]                                                                      net?                    
[01/24 03:50:46    498s] ------------------------------------------------------------------------------------------------------------------------------
[01/24 03:50:46    498s] default_emulate_delay_corner:both.late    0.009    0.200    0.209    N      N      explicit  RC_CG_HIER_INST31/RC_CGIC_INST/CK
[01/24 03:50:46    498s] default_emulate_delay_corner:both.late    0.009    0.200    0.209    N      N      explicit  RC_CG_HIER_INST32/RC_CGIC_INST/CK
[01/24 03:50:46    498s] default_emulate_delay_corner:both.late    0.009    0.200    0.209    N      N      explicit  RC_CG_HIER_INST33/RC_CGIC_INST/CK
[01/24 03:50:46    498s] default_emulate_delay_corner:both.late    0.009    0.200    0.209    N      N      explicit  RC_CG_HIER_INST34/RC_CGIC_INST/CK
[01/24 03:50:46    498s] default_emulate_delay_corner:both.late    0.009    0.200    0.209    N      N      explicit  RC_CG_HIER_INST35/RC_CGIC_INST/CK
[01/24 03:50:46    498s] default_emulate_delay_corner:both.late    0.009    0.200    0.209    N      N      explicit  RC_CG_HIER_INST36/RC_CGIC_INST/CK
[01/24 03:50:46    498s] default_emulate_delay_corner:both.late    0.009    0.200    0.209    N      N      explicit  RC_CG_HIER_INST37/RC_CGIC_INST/CK
[01/24 03:50:46    498s] default_emulate_delay_corner:both.late    0.009    0.200    0.209    N      N      explicit  RC_CG_HIER_INST38/RC_CGIC_INST/CK
[01/24 03:50:46    498s] default_emulate_delay_corner:both.late    0.009    0.200    0.209    N      N      explicit  RC_CG_HIER_INST45/RC_CGIC_INST/CK
[01/24 03:50:46    498s] default_emulate_delay_corner:both.late    0.009    0.200    0.209    N      N      explicit  CTS_ccl_a_buf_00006/Y
[01/24 03:50:46    498s] ------------------------------------------------------------------------------------------------------------------------------
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Target sources:
[01/24 03:50:46    498s] auto extracted - target was extracted from SDC.
[01/24 03:50:46    498s] auto computed - target was computed when balancing trees.
[01/24 03:50:46    498s] explicit - target is explicitly set via target_max_trans property.
[01/24 03:50:46    498s] pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[01/24 03:50:46    498s] liberty explicit - target is explicitly set via max_transition from liberty library.
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Found 0 pins on nets marked dont_touch that have slew violations.
[01/24 03:50:46    498s] Found 0 pins on nets marked dont_touch that do not have slew violations.
[01/24 03:50:46    498s] Found 0 pins on nets marked ideal_network that have slew violations.
[01/24 03:50:46    498s] Found 0 pins on nets marked ideal_network that do not have slew violations.
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Report for clock tree: clk:
[01/24 03:50:46    498s] ===========================
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Clock Tree Gating Structure (Logical):
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] # Full cycle clock gates   :  58
[01/24 03:50:46    498s] Minimum clock gating depth :   1
[01/24 03:50:46    498s] Maximum clock gating depth :   1
[01/24 03:50:46    498s] Clock gate area (um^2)     : 403.560
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Clock Tree Buffering Structure (Logical):
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] # Buffers             : 14
[01/24 03:50:46    498s] # Inverters           :  0
[01/24 03:50:46    498s]   Total               : 14
[01/24 03:50:46    498s] Minimum depth         :  2
[01/24 03:50:46    498s] Maximum depth         :  3
[01/24 03:50:46    498s] Buffering area (um^2) : 28.728
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Clock Tree Level Structure (Logical):
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] -----------------------------------------------------------------
[01/24 03:50:46    498s] Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
[01/24 03:50:46    498s]        Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
[01/24 03:50:46    498s]                                 Pins    Sinks   Sinks       
[01/24 03:50:46    498s] -----------------------------------------------------------------
[01/24 03:50:46    498s] root    58      255       0       0       0         0         0
[01/24 03:50:46    498s]   1      0     1706       0       0       0         0         0
[01/24 03:50:46    498s] -----------------------------------------------------------------
[01/24 03:50:46    498s] Total   58     1961       0       0       0         0         0
[01/24 03:50:46    498s] -----------------------------------------------------------------
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] Target and measured clock slews (in ns):
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] --------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:50:46    498s] Timing Corner                            Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
[01/24 03:50:46    498s]                                          Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
[01/24 03:50:46    498s] --------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:50:46    498s] default_emulate_delay_corner:both.early     0.182          0.196         0.169          0.207      ignored          -      ignored          -
[01/24 03:50:46    498s] default_emulate_delay_corner:both.late      0.184          0.197         0.172          0.209      explicit      0.200     explicit     *0.200
[01/24 03:50:46    498s] --------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] * - indicates that target was not met.
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] auto extracted - target was extracted from SDC.
[01/24 03:50:46    498s] auto computed - target was computed when balancing trees.
[01/24 03:50:46    498s] 
[01/24 03:50:46    498s] 
[01/24 03:50:53    498s] <CMD> report_ccopt_skew_groups > report_ccopt_skew_groups_step14.txt
[01/24 03:50:53    498s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
[01/24 03:50:53    498s] End AAE Lib Interpolated Model. (MEM=2394.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:50:53    498s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 03:50:53    499s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/24 03:50:53    499s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 03:50:53    499s] 
[01/24 03:50:53    499s] Skew Group Structure:
[01/24 03:50:53    499s] =====================
[01/24 03:50:53    499s] 
[01/24 03:50:53    499s] ------------------------------------------------------------------------------------------
[01/24 03:50:53    499s] Skew Group                             Sources    Constrained Sinks    Unconstrained Sinks
[01/24 03:50:53    499s] ------------------------------------------------------------------------------------------
[01/24 03:50:53    499s] clk/default_emulate_constraint_mode       1             1961                    0
[01/24 03:50:53    499s] ------------------------------------------------------------------------------------------
[01/24 03:50:53    499s] 
[01/24 03:50:53    499s] Skew Group Summary:
[01/24 03:50:53    499s] ===================
[01/24 03:50:53    499s] 
[01/24 03:50:53    499s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:50:53    499s] Timing Corner                              Skew Group                             ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
[01/24 03:50:53    499s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:50:53    499s] default_emulate_delay_corner:both.early    clk/default_emulate_constraint_mode        -        0.343     0.537     0.494        0.045       ignored                  -         0.194              -
[01/24 03:50:53    499s] default_emulate_delay_corner:both.late     clk/default_emulate_constraint_mode    none         0.381     0.578     0.533        0.045       explicit             0.200         0.197    100% {0.381, 0.578}
[01/24 03:50:53    499s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 03:50:53    499s] 
[01/24 03:50:53    499s] * - indicates that target was not met.
[01/24 03:50:53    499s] 
[01/24 03:50:53    499s] Skew Group Min/Max path pins:
[01/24 03:50:53    499s] =============================
[01/24 03:50:53    499s] 
[01/24 03:50:53    499s] ----------------------------------------------------------------------------------------------------------------------
[01/24 03:50:53    499s] Timing Corner                              Skew Group                             Min ID    PathID    Max ID    PathID
[01/24 03:50:53    499s] ----------------------------------------------------------------------------------------------------------------------
[01/24 03:50:53    499s] default_emulate_delay_corner:both.early    clk/default_emulate_constraint_mode    0.343       1       0.537       2
[01/24 03:50:53    499s] -    min count_cycle_reg[20]/CK
[01/24 03:50:53    499s] -    max reg_op1_reg[27]/CK
[01/24 03:50:53    499s] default_emulate_delay_corner:both.late     clk/default_emulate_constraint_mode    0.381       3       0.578       4
[01/24 03:50:53    499s] -    min count_cycle_reg[20]/CK
[01/24 03:50:53    499s] -    max reg_op1_reg[27]/CK
[01/24 03:50:53    499s] ----------------------------------------------------------------------------------------------------------------------
[01/24 03:50:53    499s] 
[01/24 03:50:53    499s] Timing for timing corner default_emulate_delay_corner:both.early, min clock_path:
[01/24 03:50:53    499s] =================================================================================
[01/24 03:50:53    499s] 
[01/24 03:50:53    499s] PathID    : 1
[01/24 03:50:53    499s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[01/24 03:50:53    499s] Start     : clk
[01/24 03:50:53    499s] End       : count_cycle_reg[20]/CK
[01/24 03:50:53    499s] Delay     : 0.343
[01/24 03:50:53    499s] 
[01/24 03:50:53    499s] -----------------------------------------------------------------------------------------------
[01/24 03:50:53    499s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[01/24 03:50:53    499s]                        (ns)   (ns)     (ns)   (pF)                     (um)              
[01/24 03:50:53    499s] -- Clockpath trace ----------------------------------------------------------------------------
[01/24 03:50:53    499s] clk
[01/24 03:50:53    499s] -     -         rise   -       0.000   0.037  0.009  (0.000,112.955)   -            3    
[01/24 03:50:53    499s] CTS_ccl_a_buf_00007/A
[01/24 03:50:53    499s] -     CLKBUFX3  rise   0.000   0.000   0.037  -      (19.300,120.175)   26.520   -       
[01/24 03:50:53    499s] CTS_ccl_a_buf_00007/Y
[01/24 03:50:53    499s] -     CLKBUFX3  rise   0.136   0.136   0.124  0.016  (19.085,120.760)    0.800      9    
[01/24 03:50:53    499s] CTS_ccl_a_buf_00005/A
[01/24 03:50:53    499s] -     CLKBUFX4  rise   0.001   0.137   0.124  -      (36.230,104.780)   33.125   -       
[01/24 03:50:53    499s] CTS_ccl_a_buf_00005/Y
[01/24 03:50:53    499s] -     CLKBUFX4  rise   0.206   0.343   0.155  0.027  (35.960,105.160)    0.650     47    
[01/24 03:50:53    499s] count_cycle_reg[20]/CK
[01/24 03:50:53    499s] -     DFFHQX1   rise   0.001   0.343   0.155  -      (34.075,106.750)    3.475   -       
[01/24 03:50:53    499s] -----------------------------------------------------------------------------------------------
[01/24 03:50:53    499s] 
[01/24 03:50:53    499s] Timing for timing corner default_emulate_delay_corner:both.early, max clock_path:
[01/24 03:50:53    499s] =================================================================================
[01/24 03:50:53    499s] 
[01/24 03:50:53    499s] PathID    : 2
[01/24 03:50:53    499s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[01/24 03:50:53    499s] Start     : clk
[01/24 03:50:53    499s] End       : reg_op1_reg[21]/CK
[01/24 03:50:53    499s] Delay     : 0.537
[01/24 03:50:53    499s] 
[01/24 03:50:53    499s] ---------------------------------------------------------------------------------------------------
[01/24 03:50:53    499s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[01/24 03:50:53    499s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[01/24 03:50:53    499s] -- Clockpath trace --------------------------------------------------------------------------------
[01/24 03:50:53    499s] clk
[01/24 03:50:53    499s] -     -            rise   -       0.000   0.037  0.009  (0.000,112.955)    -            3    
[01/24 03:50:53    499s] CTS_ccl_a_buf_00006/A
[01/24 03:50:53    499s] -     CLKBUFX4     rise   0.001   0.001   0.037  -      (53.630,159.500)   100.175   -       
[01/24 03:50:53    499s] CTS_ccl_a_buf_00006/Y
[01/24 03:50:53    499s] -     CLKBUFX4     rise   0.170   0.170   0.169  0.030  (53.360,159.880)     0.650     35    
[01/24 03:50:53    499s] RC_CG_HIER_INST14/RC_CGIC_INST/CK
[01/24 03:50:53    499s] -     TLATNTSCAX4  rise   0.002   0.172   0.169  -      (104.500,166.155)   57.415   -       
[01/24 03:50:53    499s] RC_CG_HIER_INST14/RC_CGIC_INST/ECK
[01/24 03:50:53    499s] -     TLATNTSCAX4  rise   0.364   0.536   0.160  0.025  (107.715,165.815)    3.555     32    
[01/24 03:50:53    499s] reg_op1_reg[21]/CK
[01/24 03:50:53    499s] -     DFFHQX1      rise   0.001   0.537   0.160  -      (136.075,103.330)   90.845   -       
[01/24 03:50:53    499s] ---------------------------------------------------------------------------------------------------
[01/24 03:50:53    499s] 
[01/24 03:50:53    499s] Timing for timing corner default_emulate_delay_corner:both.late, min clock_path:
[01/24 03:50:53    499s] ================================================================================
[01/24 03:50:53    499s] 
[01/24 03:50:53    499s] PathID    : 3
[01/24 03:50:53    499s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[01/24 03:50:53    499s] Start     : clk
[01/24 03:50:53    499s] End       : count_cycle_reg[20]/CK
[01/24 03:50:53    499s] Delay     : 0.381
[01/24 03:50:53    499s] 
[01/24 03:50:53    499s] -----------------------------------------------------------------------------------------------
[01/24 03:50:53    499s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[01/24 03:50:53    499s]                        (ns)   (ns)     (ns)   (pF)                     (um)              
[01/24 03:50:53    499s] -- Clockpath trace ----------------------------------------------------------------------------
[01/24 03:50:53    499s] clk
[01/24 03:50:53    499s] -     -         rise   -       0.000   0.110  0.009  (0.000,112.955)   -            3    
[01/24 03:50:53    499s] CTS_ccl_a_buf_00007/A
[01/24 03:50:53    499s] -     CLKBUFX3  rise   0.000   0.000   0.110  -      (19.300,120.175)   26.520   -       
[01/24 03:50:53    499s] CTS_ccl_a_buf_00007/Y
[01/24 03:50:53    499s] -     CLKBUFX3  rise   0.172   0.173   0.125  0.016  (19.085,120.760)    0.800      9    
[01/24 03:50:53    499s] CTS_ccl_a_buf_00005/A
[01/24 03:50:53    499s] -     CLKBUFX4  rise   0.001   0.173   0.125  -      (36.230,104.780)   33.125   -       
[01/24 03:50:53    499s] CTS_ccl_a_buf_00005/Y
[01/24 03:50:53    499s] -     CLKBUFX4  rise   0.207   0.380   0.156  0.027  (35.960,105.160)    0.650     47    
[01/24 03:50:53    499s] count_cycle_reg[20]/CK
[01/24 03:50:53    499s] -     DFFHQX1   rise   0.001   0.381   0.156  -      (34.075,106.750)    3.475   -       
[01/24 03:50:53    499s] -----------------------------------------------------------------------------------------------
[01/24 03:50:53    499s] 
[01/24 03:50:53    499s] Timing for timing corner default_emulate_delay_corner:both.late, max clock_path:
[01/24 03:50:53    499s] ================================================================================
[01/24 03:50:53    499s] 
[01/24 03:50:53    499s] PathID    : 4
[01/24 03:50:53    499s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[01/24 03:50:53    499s] Start     : clk
[01/24 03:50:53    499s] End       : reg_op1_reg[21]/CK
[01/24 03:50:53    499s] Delay     : 0.578
[01/24 03:50:53    499s] 
[01/24 03:50:53    499s] ---------------------------------------------------------------------------------------------------
[01/24 03:50:53    499s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[01/24 03:50:53    499s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[01/24 03:50:53    499s] -- Clockpath trace --------------------------------------------------------------------------------
[01/24 03:50:53    499s] clk
[01/24 03:50:53    499s] -     -            rise   -       0.000   0.110  0.009  (0.000,112.955)    -            3    
[01/24 03:50:53    499s] CTS_ccl_a_buf_00006/A
[01/24 03:50:53    499s] -     CLKBUFX4     rise   0.001   0.001   0.110  -      (53.630,159.500)   100.175   -       
[01/24 03:50:53    499s] CTS_ccl_a_buf_00006/Y
[01/24 03:50:53    499s] -     CLKBUFX4     rise   0.208   0.208   0.172  0.030  (53.360,159.880)     0.650     35    
[01/24 03:50:53    499s] RC_CG_HIER_INST14/RC_CGIC_INST/CK
[01/24 03:50:53    499s] -     TLATNTSCAX4  rise   0.002   0.210   0.172  -      (104.500,166.155)   57.415   -       
[01/24 03:50:53    499s] RC_CG_HIER_INST14/RC_CGIC_INST/ECK
[01/24 03:50:53    499s] -     TLATNTSCAX4  rise   0.366   0.576   0.161  0.025  (107.715,165.815)    3.555     32    
[01/24 03:50:53    499s] reg_op1_reg[21]/CK
[01/24 03:50:53    499s] -     DFFHQX1      rise   0.001   0.578   0.161  -      (136.075,103.330)   90.845   -       
[01/24 03:50:53    499s] ---------------------------------------------------------------------------------------------------
[01/24 03:50:53    499s] 
[01/24 03:50:53    499s] 
[01/24 03:51:57    503s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/24 03:51:57    503s] <CMD> setEndCapMode -reset
[01/24 03:51:57    503s] <CMD> setEndCapMode -boundary_tap false
[01/24 03:51:57    503s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[01/24 03:51:57    503s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[01/24 03:51:57    503s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[01/24 03:52:02    504s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/24 03:52:02    504s] <CMD> setEndCapMode -reset
[01/24 03:52:02    504s] <CMD> setEndCapMode -boundary_tap false
[01/24 03:52:02    504s] <CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort medium
[01/24 03:52:02    504s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[01/24 03:52:16    505s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/24 03:52:16    505s] <CMD> setEndCapMode -reset
[01/24 03:52:16    505s] <CMD> setEndCapMode -boundary_tap false
[01/24 03:52:16    505s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[01/24 03:52:46    507s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/24 03:52:46    507s] <CMD> setEndCapMode -reset
[01/24 03:52:46    507s] <CMD> setEndCapMode -boundary_tap false
[01/24 03:52:46    507s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[01/24 03:52:57    508s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
[01/24 03:52:57    508s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[01/24 03:52:57    508s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[01/24 03:52:57    508s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[01/24 03:52:58    508s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[01/24 03:52:58    508s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[01/24 03:52:58    508s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[01/24 03:52:58    508s] <CMD> routeDesign -globalDetail
[01/24 03:52:58    508s] ### Time Record (routeDesign) is installed.
[01/24 03:52:58    508s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1693.25 (MB), peak = 1851.87 (MB)
[01/24 03:52:58    508s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[01/24 03:52:58    508s] #**INFO: setDesignMode -flowEffort standard
[01/24 03:52:58    508s] #**INFO: setDesignMode -powerEffort none
[01/24 03:52:58    508s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[01/24 03:52:58    508s] **INFO: User settings:
[01/24 03:52:58    508s] setNanoRouteMode -droutePostRouteSpreadWire     1
[01/24 03:52:58    508s] setNanoRouteMode -droutePostRouteWidenWireRule  LEFSpecialRouteSpec
[01/24 03:52:58    508s] setNanoRouteMode -drouteUseMultiCutViaEffort    medium
[01/24 03:52:58    508s] setNanoRouteMode -extractThirdPartyCompatible   false
[01/24 03:52:58    508s] setNanoRouteMode -grouteExpTdStdDelay           41.7
[01/24 03:52:58    508s] setNanoRouteMode -routeBottomRoutingLayer       1
[01/24 03:52:58    508s] setNanoRouteMode -routeTopRoutingLayer          11
[01/24 03:52:58    508s] setNanoRouteMode -routeWithSiDriven             true
[01/24 03:52:58    508s] setNanoRouteMode -routeWithTimingDriven         true
[01/24 03:52:58    508s] setNanoRouteMode -timingEngine                  {}
[01/24 03:52:58    508s] setDesignMode -process                          45
[01/24 03:52:58    508s] setExtractRCMode -coupling_c_th                 0.1
[01/24 03:52:58    508s] setExtractRCMode -engine                        preRoute
[01/24 03:52:58    508s] setExtractRCMode -relative_c_th                 1
[01/24 03:52:58    508s] setExtractRCMode -total_c_th                    0
[01/24 03:52:58    508s] setDelayCalMode -enable_high_fanout             true
[01/24 03:52:58    508s] setDelayCalMode -engine                         aae
[01/24 03:52:58    508s] setDelayCalMode -ignoreNetLoad                  false
[01/24 03:52:58    508s] setDelayCalMode -socv_accuracy_mode             low
[01/24 03:52:58    508s] setSIMode -separate_delta_delay_on_data         true
[01/24 03:52:58    508s] 
[01/24 03:52:58    508s] #**INFO: multi-cut via swapping will not be performed after routing.
[01/24 03:52:58    508s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[01/24 03:52:58    508s] OPERPROF: Starting checkPlace at level 1, MEM:2264.2M, EPOCH TIME: 1706061178.050939
[01/24 03:52:58    508s] Processing tracks to init pin-track alignment.
[01/24 03:52:58    508s] z: 2, totalTracks: 1
[01/24 03:52:58    508s] z: 4, totalTracks: 1
[01/24 03:52:58    508s] z: 6, totalTracks: 1
[01/24 03:52:58    508s] z: 8, totalTracks: 1
[01/24 03:52:58    508s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:52:58    508s] All LLGs are deleted
[01/24 03:52:58    508s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:52:58    508s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:52:58    508s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2264.2M, EPOCH TIME: 1706061178.057800
[01/24 03:52:58    508s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2264.2M, EPOCH TIME: 1706061178.058120
[01/24 03:52:58    508s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2264.2M, EPOCH TIME: 1706061178.058494
[01/24 03:52:58    508s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:52:58    508s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:52:58    508s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2264.2M, EPOCH TIME: 1706061178.060252
[01/24 03:52:58    508s] Max number of tech site patterns supported in site array is 256.
[01/24 03:52:58    508s] Core basic site is CoreSite
[01/24 03:52:58    508s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2264.2M, EPOCH TIME: 1706061178.060705
[01/24 03:52:58    508s] After signature check, allow fast init is false, keep pre-filter is true.
[01/24 03:52:58    508s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/24 03:52:58    508s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2264.2M, EPOCH TIME: 1706061178.062180
[01/24 03:52:58    508s] SiteArray: non-trimmed site array dimensions = 114 x 996
[01/24 03:52:58    508s] SiteArray: use 585,728 bytes
[01/24 03:52:58    508s] SiteArray: current memory after site array memory allocation 2264.2M
[01/24 03:52:58    508s] SiteArray: FP blocked sites are writable
[01/24 03:52:58    508s] SiteArray: number of non floorplan blocked sites for llg default is 113544
[01/24 03:52:58    508s] Atter site array init, number of instance map data is 0.
[01/24 03:52:58    508s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:2264.2M, EPOCH TIME: 1706061178.066114
[01/24 03:52:58    508s] 
[01/24 03:52:58    508s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:52:58    508s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2264.2M, EPOCH TIME: 1706061178.067014
[01/24 03:52:58    508s] Begin checking placement ... (start mem=2264.2M, init mem=2264.2M)
[01/24 03:52:58    508s] Begin checking exclusive groups violation ...
[01/24 03:52:58    508s] There are 0 groups to check, max #box is 0, total #box is 0
[01/24 03:52:58    508s] Finished checking exclusive groups violations. Found 0 Vio.
[01/24 03:52:58    508s] 
[01/24 03:52:58    508s] Running CheckPlace using 1 thread in normal mode...
[01/24 03:52:58    508s] 
[01/24 03:52:58    508s] ...checkPlace normal is done!
[01/24 03:52:58    508s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2264.2M, EPOCH TIME: 1706061178.155491
[01/24 03:52:58    508s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.007, MEM:2264.2M, EPOCH TIME: 1706061178.162148
[01/24 03:52:58    508s] *info: Placed = 9183           (Fixed = 72)
[01/24 03:52:58    508s] *info: Unplaced = 0           
[01/24 03:52:58    508s] Placement Density:71.18%(27642/38832)
[01/24 03:52:58    508s] Placement Density (including fixed std cells):71.18%(27642/38832)
[01/24 03:52:58    508s] All LLGs are deleted
[01/24 03:52:58    508s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9183).
[01/24 03:52:58    508s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:52:58    508s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2264.2M, EPOCH TIME: 1706061178.165480
[01/24 03:52:58    508s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2264.2M, EPOCH TIME: 1706061178.165809
[01/24 03:52:58    508s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:52:58    508s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:52:58    508s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2264.2M)
[01/24 03:52:58    508s] OPERPROF: Finished checkPlace at level 1, CPU:0.110, REAL:0.116, MEM:2264.2M, EPOCH TIME: 1706061178.167228
[01/24 03:52:58    508s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[01/24 03:52:58    508s] 
[01/24 03:52:58    508s] changeUseClockNetStatus Option :  -noFixedNetWires 
[01/24 03:52:58    508s] *** Changed status on (73) nets in Clock.
[01/24 03:52:58    508s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2264.2M) ***
[01/24 03:52:58    508s] 
[01/24 03:52:58    508s] globalDetailRoute
[01/24 03:52:58    508s] 
[01/24 03:52:58    508s] #Start globalDetailRoute on Wed Jan 24 03:52:58 2024
[01/24 03:52:58    508s] #
[01/24 03:52:58    508s] ### Time Record (globalDetailRoute) is installed.
[01/24 03:52:58    508s] ### Time Record (Pre Callback) is installed.
[01/24 03:52:58    508s] ### Time Record (Pre Callback) is uninstalled.
[01/24 03:52:58    508s] ### Time Record (DB Import) is installed.
[01/24 03:52:58    508s] ### Time Record (Timing Data Generation) is installed.
[01/24 03:52:58    508s] #Generating timing data, please wait...
[01/24 03:52:58    508s] #10150 total nets, 10120 already routed, 10120 will ignore in trialRoute
[01/24 03:52:58    508s] ### run_trial_route starts on Wed Jan 24 03:52:58 2024 with memory = 1684.27 (MB), peak = 1851.87 (MB)
[01/24 03:52:58    508s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[01/24 03:52:58    508s] ### dump_timing_file starts on Wed Jan 24 03:52:58 2024 with memory = 1668.57 (MB), peak = 1851.87 (MB)
[01/24 03:52:58    508s] ### extractRC starts on Wed Jan 24 03:52:58 2024 with memory = 1664.19 (MB), peak = 1851.87 (MB)
[01/24 03:52:58    509s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:52:58    509s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
[01/24 03:52:58    509s] ### view default_emulate_view is active and enabled.
[01/24 03:52:58    509s] 0 out of 1 active views are pruned
[01/24 03:52:58    509s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1660.46 (MB), peak = 1851.87 (MB)
[01/24 03:52:58    509s] ### generate_timing_data starts on Wed Jan 24 03:52:58 2024 with memory = 1660.46 (MB), peak = 1851.87 (MB)
[01/24 03:52:58    509s] #Reporting timing...
[01/24 03:52:58    509s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[01/24 03:52:59    509s] ### report_timing starts on Wed Jan 24 03:52:59 2024 with memory = 1673.35 (MB), peak = 1851.87 (MB)
[01/24 03:53:01    512s] ### report_timing cpu:00:00:03, real:00:00:03, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:02    512s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
[01/24 03:53:02    512s] #Stage 1: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1703.24 (MB), peak = 1851.87 (MB)
[01/24 03:53:02    512s] #Library Standard Delay: 41.70ps
[01/24 03:53:02    512s] #Slack threshold: 83.40ps
[01/24 03:53:02    512s] ### generate_net_cdm_timing starts on Wed Jan 24 03:53:02 2024 with memory = 1703.24 (MB), peak = 1851.87 (MB)
[01/24 03:53:02    512s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:02    512s] #*** Analyzed 0 timing critical paths, and collected 0.
[01/24 03:53:02    512s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1703.27 (MB), peak = 1851.87 (MB)
[01/24 03:53:02    512s] ### Use bna from skp: 0
[01/24 03:53:02    512s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 03:53:03    513s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1710.61 (MB), peak = 1851.87 (MB)
[01/24 03:53:03    513s] #Default setup view is reset to default_emulate_view.
[01/24 03:53:03    513s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1710.62 (MB), peak = 1851.87 (MB)
[01/24 03:53:03    513s] ### generate_timing_data cpu:00:00:04, real:00:00:04, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:03    513s] #Current view: default_emulate_view 
[01/24 03:53:03    513s] #Current enabled view: default_emulate_view 
[01/24 03:53:03    513s] #Generating timing data took: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1709.86 (MB), peak = 1851.87 (MB)
[01/24 03:53:03    513s] ### dump_timing_file cpu:00:00:05, real:00:00:05, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:03    513s] #Done generating timing data.
[01/24 03:53:03    513s] ### Time Record (Timing Data Generation) is uninstalled.
[01/24 03:53:03    513s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[01/24 03:53:03    513s] ### Net info: total nets: 10362
[01/24 03:53:03    513s] ### Net info: dirty nets: 11
[01/24 03:53:03    513s] ### Net info: marked as disconnected nets: 0
[01/24 03:53:03    513s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/24 03:53:03    513s] #num needed restored net=0
[01/24 03:53:03    513s] #need_extraction net=0 (total=10362)
[01/24 03:53:03    513s] ### Net info: fully routed nets: 73
[01/24 03:53:03    513s] ### Net info: trivial (< 2 pins) nets: 240
[01/24 03:53:03    513s] ### Net info: unrouted nets: 10049
[01/24 03:53:03    513s] ### Net info: re-extraction nets: 0
[01/24 03:53:03    513s] ### Net info: ignored nets: 0
[01/24 03:53:03    513s] ### Net info: skip routing nets: 0
[01/24 03:53:03    514s] ### import design signature (12): route=1271171083 fixed_route=1726922792 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1263465112 dirty_area=0 del_dirty_area=0 cell=623415938 placement=1332228734 pin_access=1339389746 inst_pattern=1
[01/24 03:53:03    514s] ### Time Record (DB Import) is uninstalled.
[01/24 03:53:03    514s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[01/24 03:53:03    514s] #RTESIG:78da9594cb6ec3201045bbee578c4816ae94b8cc18306c2ba5abaaadd2c73672639258f2
[01/24 03:53:03    514s] #       a3b2f1a27f5fa2aea22686b042e830dcb95c98cd3f576b608469269703a2d8203caf89b8
[01/24 03:53:03    514s] #       415a12e7e29e708372f9f1c06e67f397d777321a76453d5848bebaae5e40f9d3164db585
[01/24 03:53:03    514s] #       d2ee8ab1763058e7aa767ff787e79c8021836470bd5f5dc038d8fe1fa3813dad1edfbeed
[01/24 03:53:03    514s] #       b62aea75373a7b9c077665065863cb6a6ca641e45ec389e4b390c9c1f5e32483a44f98e9
[01/24 03:53:03    514s] #       d6bd99d955b8e4d7e0241078ca25f703925ddd15eebc6a5212d8a1da1f0236511e5bd0e8
[01/24 03:53:03    514s] #       a0558244d8739169109054adb37bdb5f607c9bc720a69c07850995838c030d602a2340ad
[01/24 03:53:03    514s] #       80a22a1a13f444228f602882c9c28c8ca8234598f14e094cf3b00352cb7035a3c2a950c7
[01/24 03:53:03    514s] #       2f23ea61ab08b3727f8318c8586e30ea8568ed950dae68cba22f3d6bdbb1b94466c0daae
[01/24 03:53:03    514s] #       b5531461381084caeb0f3440e8bd67d3e23da3c287e9a914dffc020d40df32
[01/24 03:53:03    514s] #
[01/24 03:53:03    514s] ### Time Record (Data Preparation) is installed.
[01/24 03:53:03    514s] #RTESIG:78da95944f4fc3300cc539f329ac6c87216d25769336b9228d130234fe5ca7b2665ba5ae
[01/24 03:53:03    514s] #       456d7ae0db93c16962d4594f55f58bfdfcf2dcc9f47db9024198a47ad123aa35c2e38a48
[01/24 03:53:03    514s] #       5aa40549a96e09d7a8176f77e27a327d7a7e256b605bd4bd83d947dbd67328bf9ae2506d
[01/24 03:53:03    514s] #       a074db62a83df4cefbaad9ddfce2b924102860d6fb2e7c9dc3d0bbee0f63403c2cef5f3e
[01/24 03:53:03    514s] #       dda62aea553b78777c674ea516c4c195d570180751060d2792cf423607df0da30c923961
[01/24 03:53:03    514s] #       c6470f66a617e15a5e8293429089d4323c30dbd66de1cfaba64c83d857bb3d6313e5b105
[01/24 03:53:03    514s] #       ad61ad52a478cf556a40c1ac6abcdbb9ee1f268c790c6222252b4c6539e838d002263a02
[01/24 03:53:03    514s] #       34195054456b594f34ca08862298946774441dad782638a530c97907b4d17c359bf1a9c8
[01/24 03:53:03    514s] #       8ebf8ca8c5ce22cccac30d2293b1dc62d486181394f5be68caa22b03eb9ae1f01f998268
[01/24 03:53:03    514s] #       dac68d5296c266fef831de98904f0e6116066526250c9724b866c131b699198bfbd537ee
[01/24 03:53:03    514s] #       0bebe7
[01/24 03:53:03    514s] #
[01/24 03:53:03    514s] ### Time Record (Data Preparation) is uninstalled.
[01/24 03:53:03    514s] ### Time Record (Global Routing) is installed.
[01/24 03:53:03    514s] ### Time Record (Global Routing) is uninstalled.
[01/24 03:53:03    514s] ### Time Record (Data Preparation) is installed.
[01/24 03:53:03    514s] #Start routing data preparation on Wed Jan 24 03:53:03 2024
[01/24 03:53:03    514s] #
[01/24 03:53:03    514s] #Minimum voltage of a net in the design = 0.000.
[01/24 03:53:03    514s] #Maximum voltage of a net in the design = 0.900.
[01/24 03:53:03    514s] #Voltage range [0.000 - 0.900] has 10229 nets.
[01/24 03:53:03    514s] #Voltage range [0.000 - 0.000] has 132 nets.
[01/24 03:53:03    514s] #Voltage range [0.900 - 0.900] has 1 net.
[01/24 03:53:03    514s] #Build and mark too close pins for the same net.
[01/24 03:53:03    514s] ### Time Record (Cell Pin Access) is installed.
[01/24 03:53:03    514s] #Rebuild pin access data for design.
[01/24 03:53:03    514s] #Initial pin access analysis.
[01/24 03:53:08    519s] #Detail pin access analysis.
[01/24 03:53:08    519s] ### Time Record (Cell Pin Access) is uninstalled.
[01/24 03:53:09    519s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/24 03:53:09    519s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 03:53:09    519s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 03:53:09    519s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 03:53:09    519s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 03:53:09    519s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 03:53:09    519s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 03:53:09    519s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 03:53:09    519s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 03:53:09    519s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/24 03:53:09    519s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/24 03:53:09    519s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1714.57 (MB), peak = 1851.87 (MB)
[01/24 03:53:09    519s] #Regenerating Ggrids automatically.
[01/24 03:53:09    519s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/24 03:53:09    519s] #Using automatically generated G-grids.
[01/24 03:53:09    519s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/24 03:53:10    521s] #Done routing data preparation.
[01/24 03:53:10    521s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1773.77 (MB), peak = 1851.87 (MB)
[01/24 03:53:10    521s] ### Time Record (Data Preparation) is uninstalled.
[01/24 03:53:10    521s] #
[01/24 03:53:10    521s] #Summary of active signal nets routing constraints set by OPT:
[01/24 03:53:10    521s] #	preferred routing layers      : 0
[01/24 03:53:10    521s] #	preferred routing layer effort: 0
[01/24 03:53:10    521s] #	preferred extra space         : 0
[01/24 03:53:10    521s] #	preferred multi-cut via       : 0
[01/24 03:53:10    521s] #	avoid detour                  : 0
[01/24 03:53:10    521s] #	expansion ratio               : 0
[01/24 03:53:10    521s] #	net priority                  : 0
[01/24 03:53:10    521s] #	s2s control                   : 0
[01/24 03:53:10    521s] #	avoid chaining                : 0
[01/24 03:53:10    521s] #	inst-based stacking via       : 0
[01/24 03:53:10    521s] #
[01/24 03:53:10    521s] #Summary of active signal nets routing constraints set by USER:
[01/24 03:53:10    521s] #	preferred routing layers      : 0
[01/24 03:53:10    521s] #	preferred routing layer effort     : 0
[01/24 03:53:10    521s] #	preferred extra space              : 0
[01/24 03:53:10    521s] #	preferred multi-cut via            : 0
[01/24 03:53:10    521s] #	avoid detour                       : 0
[01/24 03:53:10    521s] #	net weight                         : 0
[01/24 03:53:10    521s] #	avoid chaining                     : 0
[01/24 03:53:10    521s] #	cell-based stacking via (required) : 0
[01/24 03:53:10    521s] #	cell-based stacking via (optional) : 0
[01/24 03:53:10    521s] #
[01/24 03:53:10    521s] #Start timing driven prevention iteration...
[01/24 03:53:10    521s] ### td_prevention_read_timing_data starts on Wed Jan 24 03:53:10 2024 with memory = 1773.78 (MB), peak = 1851.87 (MB)
[01/24 03:53:10    521s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:10    521s] #
[01/24 03:53:10    521s] #----------------------------------------------------
[01/24 03:53:10    521s] # Summary of active signal nets routing constraints
[01/24 03:53:10    521s] #+--------------------------+-----------+
[01/24 03:53:10    521s] #+--------------------------+-----------+
[01/24 03:53:10    521s] #
[01/24 03:53:10    521s] #----------------------------------------------------
[01/24 03:53:10    521s] #Done timing-driven prevention
[01/24 03:53:10    521s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1776.23 (MB), peak = 1851.87 (MB)
[01/24 03:53:10    521s] #Total number of trivial nets (e.g. < 2 pins) = 240 (skipped).
[01/24 03:53:10    521s] #Total number of routable nets = 10122.
[01/24 03:53:10    521s] #Total number of nets in the design = 10362.
[01/24 03:53:10    521s] #10067 routable nets do not have any wires.
[01/24 03:53:10    521s] #55 routable nets have routed wires.
[01/24 03:53:10    521s] #10067 nets will be global routed.
[01/24 03:53:10    521s] #18 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/24 03:53:10    521s] #55 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/24 03:53:10    521s] ### Time Record (Data Preparation) is installed.
[01/24 03:53:10    521s] #
[01/24 03:53:10    521s] #Connectivity extraction summary:
[01/24 03:53:10    521s] #73 routed net(s) are imported.
[01/24 03:53:10    521s] #10049 (96.98%) nets are without wires.
[01/24 03:53:10    521s] #240 nets are fixed|skipped|trivial (not extracted).
[01/24 03:53:10    521s] #Total number of nets = 10362.
[01/24 03:53:10    521s] ### Total number of dirty nets = 15.
[01/24 03:53:10    521s] #
[01/24 03:53:10    521s] #
[01/24 03:53:10    521s] #Finished routing data preparation on Wed Jan 24 03:53:10 2024
[01/24 03:53:10    521s] #
[01/24 03:53:10    521s] #Cpu time = 00:00:00
[01/24 03:53:10    521s] #Elapsed time = 00:00:00
[01/24 03:53:10    521s] #Increased memory = 0.12 (MB)
[01/24 03:53:10    521s] #Total memory = 1776.36 (MB)
[01/24 03:53:10    521s] #Peak memory = 1851.87 (MB)
[01/24 03:53:10    521s] #
[01/24 03:53:10    521s] ### Time Record (Data Preparation) is uninstalled.
[01/24 03:53:10    521s] ### Time Record (Global Routing) is installed.
[01/24 03:53:10    521s] #
[01/24 03:53:10    521s] #Start global routing on Wed Jan 24 03:53:10 2024
[01/24 03:53:10    521s] #
[01/24 03:53:10    521s] #
[01/24 03:53:10    521s] #Start global routing initialization on Wed Jan 24 03:53:10 2024
[01/24 03:53:10    521s] #
[01/24 03:53:10    521s] #Number of eco nets is 18
[01/24 03:53:10    521s] #
[01/24 03:53:10    521s] #Start global routing data preparation on Wed Jan 24 03:53:10 2024
[01/24 03:53:10    521s] #
[01/24 03:53:10    521s] ### build_merged_routing_blockage_rect_list starts on Wed Jan 24 03:53:10 2024 with memory = 1777.23 (MB), peak = 1851.87 (MB)
[01/24 03:53:10    521s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:10    521s] #Start routing resource analysis on Wed Jan 24 03:53:10 2024
[01/24 03:53:10    521s] #
[01/24 03:53:10    521s] ### init_is_bin_blocked starts on Wed Jan 24 03:53:10 2024 with memory = 1777.24 (MB), peak = 1851.87 (MB)
[01/24 03:53:10    521s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:10    521s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Jan 24 03:53:10 2024 with memory = 1778.53 (MB), peak = 1851.87 (MB)
[01/24 03:53:11    521s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:11    521s] ### adjust_flow_cap starts on Wed Jan 24 03:53:11 2024 with memory = 1778.71 (MB), peak = 1851.87 (MB)
[01/24 03:53:11    521s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:11    521s] ### adjust_flow_per_partial_route_obs starts on Wed Jan 24 03:53:11 2024 with memory = 1778.71 (MB), peak = 1851.87 (MB)
[01/24 03:53:11    521s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:11    521s] ### set_via_blocked starts on Wed Jan 24 03:53:11 2024 with memory = 1778.71 (MB), peak = 1851.87 (MB)
[01/24 03:53:11    521s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:11    521s] ### copy_flow starts on Wed Jan 24 03:53:11 2024 with memory = 1778.71 (MB), peak = 1851.87 (MB)
[01/24 03:53:11    521s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:11    521s] #Routing resource analysis is done on Wed Jan 24 03:53:11 2024
[01/24 03:53:11    521s] #
[01/24 03:53:11    521s] ### report_flow_cap starts on Wed Jan 24 03:53:11 2024 with memory = 1778.72 (MB), peak = 1851.87 (MB)
[01/24 03:53:11    521s] #  Resource Analysis:
[01/24 03:53:11    521s] #
[01/24 03:53:11    521s] #               Routing  #Avail      #Track     #Total     %Gcell
[01/24 03:53:11    521s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[01/24 03:53:11    521s] #  --------------------------------------------------------------
[01/24 03:53:11    521s] #  Metal1         H         363         821        6320    60.13%
[01/24 03:53:11    521s] #  Metal2         V        1070          76        6320     0.90%
[01/24 03:53:11    521s] #  Metal3         H        1149          35        6320     0.00%
[01/24 03:53:11    521s] #  Metal4         V        1081          65        6320     0.90%
[01/24 03:53:11    521s] #  Metal5         H        1152          32        6320     0.00%
[01/24 03:53:11    521s] #  Metal6         V        1076          70        6320     0.90%
[01/24 03:53:11    521s] #  Metal7         H        1172          12        6320     0.00%
[01/24 03:53:11    521s] #  Metal8         V        1096          50        6320     0.90%
[01/24 03:53:11    521s] #  Metal9         H        1160          24        6320     0.00%
[01/24 03:53:11    521s] #  Metal10        V         423          35        6320     2.37%
[01/24 03:53:11    521s] #  Metal11        H         377          96        6320     9.62%
[01/24 03:53:11    521s] #  --------------------------------------------------------------
[01/24 03:53:11    521s] #  Total                  10121      11.68%       69520     6.88%
[01/24 03:53:11    521s] #
[01/24 03:53:11    521s] #
[01/24 03:53:11    521s] #
[01/24 03:53:11    521s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:11    521s] ### analyze_m2_tracks starts on Wed Jan 24 03:53:11 2024 with memory = 1778.73 (MB), peak = 1851.87 (MB)
[01/24 03:53:11    521s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:11    521s] ### report_initial_resource starts on Wed Jan 24 03:53:11 2024 with memory = 1778.73 (MB), peak = 1851.87 (MB)
[01/24 03:53:11    521s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:11    521s] ### mark_pg_pins_accessibility starts on Wed Jan 24 03:53:11 2024 with memory = 1778.73 (MB), peak = 1851.87 (MB)
[01/24 03:53:11    521s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:11    521s] ### set_net_region starts on Wed Jan 24 03:53:11 2024 with memory = 1778.73 (MB), peak = 1851.87 (MB)
[01/24 03:53:11    521s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:11    521s] #
[01/24 03:53:11    521s] #Global routing data preparation is done on Wed Jan 24 03:53:11 2024
[01/24 03:53:11    521s] #
[01/24 03:53:11    521s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1778.74 (MB), peak = 1851.87 (MB)
[01/24 03:53:11    521s] #
[01/24 03:53:11    521s] ### prepare_level starts on Wed Jan 24 03:53:11 2024 with memory = 1778.75 (MB), peak = 1851.87 (MB)
[01/24 03:53:11    521s] ### init level 1 starts on Wed Jan 24 03:53:11 2024 with memory = 1778.76 (MB), peak = 1851.87 (MB)
[01/24 03:53:11    521s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:11    521s] ### Level 1 hgrid = 80 X 79
[01/24 03:53:11    521s] ### prepare_level_flow starts on Wed Jan 24 03:53:11 2024 with memory = 1778.80 (MB), peak = 1851.87 (MB)
[01/24 03:53:11    521s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:11    521s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:11    521s] #
[01/24 03:53:11    521s] #Global routing initialization is done on Wed Jan 24 03:53:11 2024
[01/24 03:53:11    521s] #
[01/24 03:53:11    521s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1778.81 (MB), peak = 1851.87 (MB)
[01/24 03:53:11    521s] #
[01/24 03:53:11    521s] #Skip 1/3 round for no nets in the round...
[01/24 03:53:11    521s] #Route nets in 2/3 round...
[01/24 03:53:11    521s] #start global routing iteration 1...
[01/24 03:53:11    521s] ### init_flow_edge starts on Wed Jan 24 03:53:11 2024 with memory = 1778.86 (MB), peak = 1851.87 (MB)
[01/24 03:53:11    521s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:11    521s] ### cal_flow starts on Wed Jan 24 03:53:11 2024 with memory = 1781.80 (MB), peak = 1851.87 (MB)
[01/24 03:53:11    521s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:11    521s] ### routing at level 1 (topmost level) iter 0
[01/24 03:53:11    521s] ### measure_qor starts on Wed Jan 24 03:53:11 2024 with memory = 1782.43 (MB), peak = 1851.87 (MB)
[01/24 03:53:11    521s] ### measure_congestion starts on Wed Jan 24 03:53:11 2024 with memory = 1782.43 (MB), peak = 1851.87 (MB)
[01/24 03:53:11    521s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:11    521s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:11    521s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1782.44 (MB), peak = 1851.87 (MB)
[01/24 03:53:11    521s] #
[01/24 03:53:11    521s] #start global routing iteration 2...
[01/24 03:53:11    521s] ### routing at level 1 (topmost level) iter 1
[01/24 03:53:11    521s] ### measure_qor starts on Wed Jan 24 03:53:11 2024 with memory = 1782.44 (MB), peak = 1851.87 (MB)
[01/24 03:53:11    521s] ### measure_congestion starts on Wed Jan 24 03:53:11 2024 with memory = 1782.44 (MB), peak = 1851.87 (MB)
[01/24 03:53:11    521s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:11    521s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:11    521s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1782.44 (MB), peak = 1851.87 (MB)
[01/24 03:53:11    521s] #
[01/24 03:53:11    521s] #Route nets in 3/3 round...
[01/24 03:53:11    521s] #start global routing iteration 3...
[01/24 03:53:11    521s] ### init_flow_edge starts on Wed Jan 24 03:53:11 2024 with memory = 1782.44 (MB), peak = 1851.87 (MB)
[01/24 03:53:11    521s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:11    521s] ### cal_flow starts on Wed Jan 24 03:53:11 2024 with memory = 1782.75 (MB), peak = 1851.87 (MB)
[01/24 03:53:11    521s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:11    521s] ### routing at level 1 (topmost level) iter 0
[01/24 03:53:19    529s] ### measure_qor starts on Wed Jan 24 03:53:19 2024 with memory = 1816.79 (MB), peak = 1851.87 (MB)
[01/24 03:53:19    529s] ### measure_congestion starts on Wed Jan 24 03:53:19 2024 with memory = 1816.79 (MB), peak = 1851.87 (MB)
[01/24 03:53:19    529s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:19    529s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:19    529s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1812.65 (MB), peak = 1851.87 (MB)
[01/24 03:53:19    529s] #
[01/24 03:53:19    529s] #start global routing iteration 4...
[01/24 03:53:19    529s] ### routing at level 1 (topmost level) iter 1
[01/24 03:53:22    533s] ### measure_qor starts on Wed Jan 24 03:53:22 2024 with memory = 1816.00 (MB), peak = 1851.87 (MB)
[01/24 03:53:22    533s] ### measure_congestion starts on Wed Jan 24 03:53:22 2024 with memory = 1816.00 (MB), peak = 1851.87 (MB)
[01/24 03:53:22    533s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:22    533s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:22    533s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1812.09 (MB), peak = 1851.87 (MB)
[01/24 03:53:22    533s] #
[01/24 03:53:22    533s] ### route_end starts on Wed Jan 24 03:53:22 2024 with memory = 1812.09 (MB), peak = 1851.87 (MB)
[01/24 03:53:22    533s] #
[01/24 03:53:22    533s] #Total number of trivial nets (e.g. < 2 pins) = 240 (skipped).
[01/24 03:53:22    533s] #Total number of routable nets = 10122.
[01/24 03:53:22    533s] #Total number of nets in the design = 10362.
[01/24 03:53:22    533s] #
[01/24 03:53:22    533s] #10122 routable nets have routed wires.
[01/24 03:53:22    533s] #18 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/24 03:53:22    533s] #55 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/24 03:53:22    533s] #
[01/24 03:53:22    533s] #Routed nets constraints summary:
[01/24 03:53:22    533s] #---------------------------------------------------------
[01/24 03:53:22    533s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[01/24 03:53:22    533s] #---------------------------------------------------------
[01/24 03:53:22    533s] #      Default           15             15           10049  
[01/24 03:53:22    533s] #       NDR_13            3              3               0  
[01/24 03:53:22    533s] #---------------------------------------------------------
[01/24 03:53:22    533s] #        Total           18             18           10049  
[01/24 03:53:22    533s] #---------------------------------------------------------
[01/24 03:53:23    533s] #
[01/24 03:53:23    533s] #Routing constraints summary of the whole design:
[01/24 03:53:23    533s] #---------------------------------------------------------
[01/24 03:53:23    533s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[01/24 03:53:23    533s] #---------------------------------------------------------
[01/24 03:53:23    533s] #      Default           69             69           10049  
[01/24 03:53:23    533s] #       NDR_13            4              4               0  
[01/24 03:53:23    533s] #---------------------------------------------------------
[01/24 03:53:23    533s] #        Total           73             73           10049  
[01/24 03:53:23    533s] #---------------------------------------------------------
[01/24 03:53:23    533s] #
[01/24 03:53:23    533s] ### adjust_flow_per_partial_route_obs starts on Wed Jan 24 03:53:23 2024 with memory = 1812.11 (MB), peak = 1851.87 (MB)
[01/24 03:53:23    533s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:23    533s] ### cal_base_flow starts on Wed Jan 24 03:53:23 2024 with memory = 1812.11 (MB), peak = 1851.87 (MB)
[01/24 03:53:23    533s] ### init_flow_edge starts on Wed Jan 24 03:53:23 2024 with memory = 1812.11 (MB), peak = 1851.87 (MB)
[01/24 03:53:23    533s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:23    533s] ### cal_flow starts on Wed Jan 24 03:53:23 2024 with memory = 1812.11 (MB), peak = 1851.87 (MB)
[01/24 03:53:23    533s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:23    533s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:23    533s] ### report_overcon starts on Wed Jan 24 03:53:23 2024 with memory = 1812.11 (MB), peak = 1851.87 (MB)
[01/24 03:53:23    533s] #
[01/24 03:53:23    533s] #  Congestion Analysis: (blocked Gcells are excluded)
[01/24 03:53:23    533s] #
[01/24 03:53:23    533s] #                 OverCon       OverCon       OverCon          
[01/24 03:53:23    533s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[01/24 03:53:23    533s] #     Layer           (1)           (2)           (3)   OverCon  Flow/Cap
[01/24 03:53:23    533s] #  --------------------------------------------------------------------------
[01/24 03:53:23    533s] #  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.45  
[01/24 03:53:23    533s] #  Metal2        7(0.11%)      4(0.06%)      1(0.02%)   (0.19%)     0.42  
[01/24 03:53:23    533s] #  Metal3        7(0.11%)      2(0.03%)      1(0.02%)   (0.16%)     0.40  
[01/24 03:53:23    533s] #  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.23  
[01/24 03:53:23    533s] #  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.16  
[01/24 03:53:23    533s] #  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.07  
[01/24 03:53:23    533s] #  Metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[01/24 03:53:23    533s] #  Metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.04  
[01/24 03:53:23    533s] #  Metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[01/24 03:53:23    533s] #  Metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[01/24 03:53:23    533s] #  Metal11       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[01/24 03:53:23    533s] #  --------------------------------------------------------------------------
[01/24 03:53:23    533s] #     Total     14(0.02%)      6(0.01%)      2(0.00%)   (0.03%)
[01/24 03:53:23    533s] #
[01/24 03:53:23    533s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[01/24 03:53:23    533s] #  Overflow after GR: 0.02% H + 0.02% V
[01/24 03:53:23    533s] #
[01/24 03:53:23    533s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:23    533s] ### cal_base_flow starts on Wed Jan 24 03:53:23 2024 with memory = 1812.12 (MB), peak = 1851.87 (MB)
[01/24 03:53:23    533s] ### init_flow_edge starts on Wed Jan 24 03:53:23 2024 with memory = 1812.12 (MB), peak = 1851.87 (MB)
[01/24 03:53:23    533s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:23    533s] ### cal_flow starts on Wed Jan 24 03:53:23 2024 with memory = 1812.12 (MB), peak = 1851.87 (MB)
[01/24 03:53:23    533s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:23    533s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:23    533s] ### generate_cong_map_content starts on Wed Jan 24 03:53:23 2024 with memory = 1812.13 (MB), peak = 1851.87 (MB)
[01/24 03:53:23    533s] ### Sync with Inovus CongMap starts on Wed Jan 24 03:53:23 2024 with memory = 1812.28 (MB), peak = 1851.87 (MB)
[01/24 03:53:23    533s] #Hotspot report including placement blocked areas
[01/24 03:53:23    533s] OPERPROF: Starting HotSpotCal at level 1, MEM:2413.6M, EPOCH TIME: 1706061203.094876
[01/24 03:53:23    533s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/24 03:53:23    533s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[01/24 03:53:23    533s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/24 03:53:23    533s] [hotspot] |   Metal1(H)    |              1.00 |              1.00 |    82.08    68.39    88.92    75.23 |
[01/24 03:53:23    533s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[01/24 03:53:23    533s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[01/24 03:53:23    533s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[01/24 03:53:23    533s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[01/24 03:53:23    533s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[01/24 03:53:23    533s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[01/24 03:53:23    533s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[01/24 03:53:23    533s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[01/24 03:53:23    533s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[01/24 03:53:23    533s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[01/24 03:53:23    533s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/24 03:53:23    533s] [hotspot] |      worst     | (Metal1)     1.00 | (Metal1)     1.00 |                                     |
[01/24 03:53:23    533s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/24 03:53:23    533s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[01/24 03:53:23    533s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/24 03:53:23    533s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 03:53:23    533s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[01/24 03:53:23    533s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 03:53:23    533s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.013, MEM:2413.6M, EPOCH TIME: 1706061203.107954
[01/24 03:53:23    533s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:23    533s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:23    533s] ### update starts on Wed Jan 24 03:53:23 2024 with memory = 1812.32 (MB), peak = 1851.87 (MB)
[01/24 03:53:23    533s] #Complete Global Routing.
[01/24 03:53:23    533s] #Total number of nets with non-default rule or having extra spacing = 4
[01/24 03:53:23    533s] #Total wire length = 169439 um.
[01/24 03:53:23    533s] #Total half perimeter of net bounding box = 159907 um.
[01/24 03:53:23    533s] #Total wire length on LAYER Metal1 = 141 um.
[01/24 03:53:23    533s] #Total wire length on LAYER Metal2 = 37025 um.
[01/24 03:53:23    533s] #Total wire length on LAYER Metal3 = 57145 um.
[01/24 03:53:23    533s] #Total wire length on LAYER Metal4 = 32980 um.
[01/24 03:53:23    533s] #Total wire length on LAYER Metal5 = 32394 um.
[01/24 03:53:23    533s] #Total wire length on LAYER Metal6 = 7798 um.
[01/24 03:53:23    533s] #Total wire length on LAYER Metal7 = 1214 um.
[01/24 03:53:23    533s] #Total wire length on LAYER Metal8 = 105 um.
[01/24 03:53:23    533s] #Total wire length on LAYER Metal9 = 539 um.
[01/24 03:53:23    533s] #Total wire length on LAYER Metal10 = 17 um.
[01/24 03:53:23    533s] #Total wire length on LAYER Metal11 = 80 um.
[01/24 03:53:23    533s] #Total number of vias = 70867
[01/24 03:53:23    533s] #Up-Via Summary (total 70867):
[01/24 03:53:23    533s] #           
[01/24 03:53:23    533s] #-----------------------
[01/24 03:53:23    533s] # Metal1          33613
[01/24 03:53:23    533s] # Metal2          23718
[01/24 03:53:23    533s] # Metal3           7767
[01/24 03:53:23    533s] # Metal4           4220
[01/24 03:53:23    533s] # Metal5           1385
[01/24 03:53:23    533s] # Metal6             96
[01/24 03:53:23    533s] # Metal7             27
[01/24 03:53:23    533s] # Metal8             27
[01/24 03:53:23    533s] # Metal9              7
[01/24 03:53:23    533s] # Metal10             7
[01/24 03:53:23    533s] #-----------------------
[01/24 03:53:23    533s] #                 70867 
[01/24 03:53:23    533s] #
[01/24 03:53:23    533s] #Total number of involved regular nets 1577
[01/24 03:53:23    533s] #Maximum src to sink distance  200.6
[01/24 03:53:23    533s] #Average of max src_to_sink distance  46.1
[01/24 03:53:23    533s] #Average of ave src_to_sink distance  30.6
[01/24 03:53:23    533s] #Total number of involved priority nets 18
[01/24 03:53:23    533s] #Maximum src to sink distance for priority net 118.1
[01/24 03:53:23    533s] #Average of max src_to_sink distance for priority net 61.3
[01/24 03:53:23    533s] #Average of ave src_to_sink distance for priority net 33.8
[01/24 03:53:23    533s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:23    533s] ### report_overcon starts on Wed Jan 24 03:53:23 2024 with memory = 1812.75 (MB), peak = 1851.87 (MB)
[01/24 03:53:23    533s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:23    533s] ### report_overcon starts on Wed Jan 24 03:53:23 2024 with memory = 1812.75 (MB), peak = 1851.87 (MB)
[01/24 03:53:23    533s] #Max overcon = 3 tracks.
[01/24 03:53:23    533s] #Total overcon = 0.03%.
[01/24 03:53:23    533s] #Worst layer Gcell overcon rate = 0.16%.
[01/24 03:53:23    533s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:23    533s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:23    533s] ### global_route design signature (15): route=1228611969 net_attr=351793345
[01/24 03:53:23    533s] #
[01/24 03:53:23    533s] #Global routing statistics:
[01/24 03:53:23    533s] #Cpu time = 00:00:12
[01/24 03:53:23    533s] #Elapsed time = 00:00:12
[01/24 03:53:23    533s] #Increased memory = 35.98 (MB)
[01/24 03:53:23    533s] #Total memory = 1812.34 (MB)
[01/24 03:53:23    533s] #Peak memory = 1851.87 (MB)
[01/24 03:53:23    533s] #
[01/24 03:53:23    533s] #Finished global routing on Wed Jan 24 03:53:23 2024
[01/24 03:53:23    533s] #
[01/24 03:53:23    533s] #
[01/24 03:53:23    533s] ### Time Record (Global Routing) is uninstalled.
[01/24 03:53:23    533s] ### Time Record (Data Preparation) is installed.
[01/24 03:53:23    533s] ### Time Record (Data Preparation) is uninstalled.
[01/24 03:53:23    533s] ### track-assign external-init starts on Wed Jan 24 03:53:23 2024 with memory = 1811.07 (MB), peak = 1851.87 (MB)
[01/24 03:53:23    533s] ### Time Record (Track Assignment) is installed.
[01/24 03:53:23    533s] ### Time Record (Track Assignment) is uninstalled.
[01/24 03:53:23    533s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:23    533s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1811.08 (MB), peak = 1851.87 (MB)
[01/24 03:53:23    533s] ### track-assign engine-init starts on Wed Jan 24 03:53:23 2024 with memory = 1811.09 (MB), peak = 1851.87 (MB)
[01/24 03:53:23    533s] ### Time Record (Track Assignment) is installed.
[01/24 03:53:23    533s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:23    533s] ### track-assign core-engine starts on Wed Jan 24 03:53:23 2024 with memory = 1811.13 (MB), peak = 1851.87 (MB)
[01/24 03:53:23    533s] #Start Track Assignment.
[01/24 03:53:24    534s] #Done with 15297 horizontal wires in 3 hboxes and 13930 vertical wires in 3 hboxes.
[01/24 03:53:25    536s] #Done with 3586 horizontal wires in 3 hboxes and 3244 vertical wires in 3 hboxes.
[01/24 03:53:25    536s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[01/24 03:53:25    536s] #
[01/24 03:53:25    536s] #Track assignment summary:
[01/24 03:53:25    536s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[01/24 03:53:25    536s] #------------------------------------------------------------------------
[01/24 03:53:25    536s] # Metal1       129.10 	  0.00%  	  0.00% 	  0.00%
[01/24 03:53:25    536s] # Metal2     35103.05 	  0.08%  	  0.00% 	  0.01%
[01/24 03:53:25    536s] # Metal3     54562.02 	  0.17%  	  0.00% 	  0.00%
[01/24 03:53:25    536s] # Metal4     32154.36 	  0.02%  	  0.00% 	  0.00%
[01/24 03:53:25    536s] # Metal5     30080.53 	  0.01%  	  0.00% 	  0.00%
[01/24 03:53:25    536s] # Metal6      3056.46 	  0.00%  	  0.00% 	  0.00%
[01/24 03:53:25    536s] # Metal7      1205.85 	  0.00%  	  0.00% 	  0.00%
[01/24 03:53:25    536s] # Metal8       102.26 	  0.00%  	  0.00% 	  0.00%
[01/24 03:53:25    536s] # Metal9       529.57 	  0.00%  	  0.00% 	  0.00%
[01/24 03:53:25    536s] # Metal10       16.75 	  0.00%  	  0.00% 	  0.00%
[01/24 03:53:25    536s] # Metal11       80.39 	  0.00%  	  0.00% 	  0.00%
[01/24 03:53:25    536s] #------------------------------------------------------------------------
[01/24 03:53:25    536s] # All      157020.33  	  0.08% 	  0.00% 	  0.00%
[01/24 03:53:25    536s] #Complete Track Assignment.
[01/24 03:53:25    536s] #Total number of nets with non-default rule or having extra spacing = 4
[01/24 03:53:25    536s] #Total wire length = 166748 um.
[01/24 03:53:25    536s] #Total half perimeter of net bounding box = 159907 um.
[01/24 03:53:25    536s] #Total wire length on LAYER Metal1 = 129 um.
[01/24 03:53:25    536s] #Total wire length on LAYER Metal2 = 35994 um.
[01/24 03:53:25    536s] #Total wire length on LAYER Metal3 = 55894 um.
[01/24 03:53:25    536s] #Total wire length on LAYER Metal4 = 32653 um.
[01/24 03:53:25    536s] #Total wire length on LAYER Metal5 = 32371 um.
[01/24 03:53:25    536s] #Total wire length on LAYER Metal6 = 7780 um.
[01/24 03:53:25    536s] #Total wire length on LAYER Metal7 = 1202 um.
[01/24 03:53:25    536s] #Total wire length on LAYER Metal8 = 101 um.
[01/24 03:53:25    536s] #Total wire length on LAYER Metal9 = 528 um.
[01/24 03:53:25    536s] #Total wire length on LAYER Metal10 = 17 um.
[01/24 03:53:25    536s] #Total wire length on LAYER Metal11 = 79 um.
[01/24 03:53:25    536s] #Total number of vias = 70867
[01/24 03:53:25    536s] #Up-Via Summary (total 70867):
[01/24 03:53:25    536s] #           
[01/24 03:53:25    536s] #-----------------------
[01/24 03:53:25    536s] # Metal1          33613
[01/24 03:53:25    536s] # Metal2          23718
[01/24 03:53:25    536s] # Metal3           7767
[01/24 03:53:25    536s] # Metal4           4220
[01/24 03:53:25    536s] # Metal5           1385
[01/24 03:53:25    536s] # Metal6             96
[01/24 03:53:25    536s] # Metal7             27
[01/24 03:53:25    536s] # Metal8             27
[01/24 03:53:25    536s] # Metal9              7
[01/24 03:53:25    536s] # Metal10             7
[01/24 03:53:25    536s] #-----------------------
[01/24 03:53:25    536s] #                 70867 
[01/24 03:53:25    536s] #
[01/24 03:53:25    536s] ### track_assign design signature (18): route=675997276
[01/24 03:53:25    536s] ### track-assign core-engine cpu:00:00:03, real:00:00:03, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:25    536s] ### Time Record (Track Assignment) is uninstalled.
[01/24 03:53:25    536s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1811.38 (MB), peak = 1851.87 (MB)
[01/24 03:53:25    536s] #
[01/24 03:53:25    536s] #number of short segments in preferred routing layers
[01/24 03:53:25    536s] #	Metal5    Metal6    Total 
[01/24 03:53:25    536s] #	5         2         7         
[01/24 03:53:25    536s] #
[01/24 03:53:25    536s] #Start post global route fixing for timing critical nets ...
[01/24 03:53:25    536s] #
[01/24 03:53:25    536s] ### update_timing_after_routing starts on Wed Jan 24 03:53:25 2024 with memory = 1811.62 (MB), peak = 1851.87 (MB)
[01/24 03:53:25    536s] ### Time Record (Timing Data Generation) is installed.
[01/24 03:53:25    536s] #* Updating design timing data...
[01/24 03:53:25    536s] #Extracting RC...
[01/24 03:53:25    536s] Un-suppress "**WARN ..." messages.
[01/24 03:53:25    536s] #
[01/24 03:53:25    536s] #Start tQuantus RC extraction...
[01/24 03:53:25    536s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[01/24 03:53:25    536s] #Extract in track assign mode
[01/24 03:53:26    536s] #Start building rc corner(s)...
[01/24 03:53:26    536s] #Number of RC Corner = 1
[01/24 03:53:26    536s] #Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
[01/24 03:53:26    536s] #METAL_1 -> Metal1 (1)
[01/24 03:53:26    536s] #METAL_2 -> Metal2 (2)
[01/24 03:53:26    536s] #METAL_3 -> Metal3 (3)
[01/24 03:53:26    536s] #METAL_4 -> Metal4 (4)
[01/24 03:53:26    536s] #METAL_5 -> Metal5 (5)
[01/24 03:53:26    536s] #METAL_6 -> Metal6 (6)
[01/24 03:53:26    536s] #METAL_7 -> Metal7 (7)
[01/24 03:53:26    536s] #METAL_8 -> Metal8 (8)
[01/24 03:53:26    536s] #METAL_9 -> Metal9 (9)
[01/24 03:53:26    536s] #METAL_10 -> Metal10 (10)
[01/24 03:53:26    536s] #METAL_11 -> Metal11 (11)
[01/24 03:53:26    536s] #SADV_On
[01/24 03:53:26    536s] # Corner(s) : 
[01/24 03:53:26    536s] #default_emulate_rc_corner [125.00]
[01/24 03:53:27    537s] # Corner id: 0
[01/24 03:53:27    537s] # Layout Scale: 1.000000
[01/24 03:53:27    537s] # Has Metal Fill model: yes
[01/24 03:53:27    537s] # Temperature was set
[01/24 03:53:27    537s] # Temperature : 125.000000
[01/24 03:53:27    537s] # Ref. Temp   : 25.000000
[01/24 03:53:27    537s] #SADV_Off
[01/24 03:53:27    537s] #total pattern=286 [11, 792]
[01/24 03:53:27    537s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[01/24 03:53:27    537s] #found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[01/24 03:53:27    537s] #found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
[01/24 03:53:27    537s] #number model r/c [1,1] [11,792] read
[01/24 03:53:27    537s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1814.15 (MB), peak = 1851.87 (MB)
[01/24 03:53:28    538s] #Finish check_net_pin_list step Enter extract
[01/24 03:53:28    538s] #Start init net ripin tree building
[01/24 03:53:28    538s] #Finish init net ripin tree building
[01/24 03:53:28    538s] #Cpu time = 00:00:00
[01/24 03:53:28    538s] #Elapsed time = 00:00:00
[01/24 03:53:28    538s] #Increased memory = 0.00 (MB)
[01/24 03:53:28    538s] #Total memory = 1819.24 (MB)
[01/24 03:53:28    538s] #Peak memory = 1851.87 (MB)
[01/24 03:53:28    538s] #begin processing metal fill model file
[01/24 03:53:28    538s] #end processing metal fill model file
[01/24 03:53:28    538s] ### track-assign external-init starts on Wed Jan 24 03:53:28 2024 with memory = 1819.25 (MB), peak = 1851.87 (MB)
[01/24 03:53:28    538s] ### Time Record (Track Assignment) is installed.
[01/24 03:53:28    538s] ### Time Record (Track Assignment) is uninstalled.
[01/24 03:53:28    538s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:28    538s] ### track-assign engine-init starts on Wed Jan 24 03:53:28 2024 with memory = 1819.26 (MB), peak = 1851.87 (MB)
[01/24 03:53:28    538s] ### Time Record (Track Assignment) is installed.
[01/24 03:53:28    539s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:28    539s] #
[01/24 03:53:28    539s] #Start Post Track Assignment Wire Spread.
[01/24 03:53:29    539s] #Done with 4792 horizontal wires in 3 hboxes and 3993 vertical wires in 3 hboxes.
[01/24 03:53:29    539s] #Complete Post Track Assignment Wire Spread.
[01/24 03:53:29    539s] #
[01/24 03:53:29    539s] ### Time Record (Track Assignment) is uninstalled.
[01/24 03:53:29    539s] #Length limit = 200 pitches
[01/24 03:53:29    539s] #opt mode = 2
[01/24 03:53:29    539s] #Finish check_net_pin_list step Fix net pin list
[01/24 03:53:29    539s] #Start generate extraction boxes.
[01/24 03:53:29    539s] #
[01/24 03:53:29    539s] #Extract using 30 x 30 Hboxes
[01/24 03:53:29    539s] #4x4 initial hboxes
[01/24 03:53:29    539s] #Use area based hbox pruning.
[01/24 03:53:29    539s] #0/0 hboxes pruned.
[01/24 03:53:29    539s] #Complete generating extraction boxes.
[01/24 03:53:29    539s] #Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
[01/24 03:53:29    539s] #Process 0 special clock nets for rc extraction
[01/24 03:53:29    539s] #Total 10120 nets were built. 273 nodes added to break long wires. 0 net(s) have incomplete routes.
[01/24 03:53:33    543s] #Run Statistics for Extraction:
[01/24 03:53:33    543s] #   Cpu time = 00:00:04, elapsed time = 00:00:04 .
[01/24 03:53:33    543s] #   Increased memory =    60.20 (MB), total memory =  1880.58 (MB), peak memory =  1880.61 (MB)
[01/24 03:53:33    543s] #
[01/24 03:53:33    543s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[01/24 03:53:33    543s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1840.85 (MB), peak = 1880.61 (MB)
[01/24 03:53:33    543s] #RC Statistics: 44905 Res, 28743 Ground Cap, 4094 XCap (Edge to Edge)
[01/24 03:53:33    543s] #RC V/H edge ratio: 0.46, Avg V/H Edge Length: 3521.21 (30326), Avg L-Edge Length: 13823.34 (8905)
[01/24 03:53:33    543s] #Register nets and terms for rcdb /tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_6C0jmu.rcdb.d
[01/24 03:53:33    543s] #Finish registering nets and terms for rcdb.
[01/24 03:53:33    543s] #Start writing RC data.
[01/24 03:53:34    543s] #Finish writing RC data
[01/24 03:53:34    543s] #Finish writing rcdb with 63677 nodes, 53557 edges, and 8662 xcaps
[01/24 03:53:34    543s] #273 inserted nodes are removed
[01/24 03:53:34    543s] ### track-assign external-init starts on Wed Jan 24 03:53:34 2024 with memory = 1844.42 (MB), peak = 1880.61 (MB)
[01/24 03:53:34    543s] ### Time Record (Track Assignment) is installed.
[01/24 03:53:34    543s] ### Time Record (Track Assignment) is uninstalled.
[01/24 03:53:34    543s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:34    543s] ### track-assign engine-init starts on Wed Jan 24 03:53:34 2024 with memory = 1844.42 (MB), peak = 1880.61 (MB)
[01/24 03:53:34    543s] ### Time Record (Track Assignment) is installed.
[01/24 03:53:34    543s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:34    543s] #Remove Post Track Assignment Wire Spread
[01/24 03:53:34    543s] ### Time Record (Track Assignment) is uninstalled.
[01/24 03:53:34    543s] Restoring parasitic data from file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_6C0jmu.rcdb.d' ...
[01/24 03:53:34    543s] Opening parasitic data file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_6C0jmu.rcdb.d' for reading (mem: 2464.293M)
[01/24 03:53:34    543s] Reading RCDB with compressed RC data.
[01/24 03:53:34    543s] Opening parasitic data file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_6C0jmu.rcdb.d' for content verification (mem: 2464.293M)
[01/24 03:53:34    543s] Reading RCDB with compressed RC data.
[01/24 03:53:34    543s] Closing parasitic data file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_6C0jmu.rcdb.d': 0 access done (mem: 2464.293M)
[01/24 03:53:34    543s] Closing parasitic data file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_6C0jmu.rcdb.d': 0 access done (mem: 2464.293M)
[01/24 03:53:34    543s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2464.293M)
[01/24 03:53:34    543s] Following multi-corner parasitics specified:
[01/24 03:53:34    543s] 	/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_6C0jmu.rcdb.d (rcdb)
[01/24 03:53:34    543s] Opening parasitic data file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_6C0jmu.rcdb.d' for reading (mem: 2464.293M)
[01/24 03:53:34    543s] Reading RCDB with compressed RC data.
[01/24 03:53:34    543s] 		Cell picorv32 has rcdb /tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_6C0jmu.rcdb.d specified
[01/24 03:53:34    543s] Cell picorv32, hinst 
[01/24 03:53:34    543s] processing rcdb (/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_6C0jmu.rcdb.d) for hinst (top) of cell (picorv32);
[01/24 03:53:34    544s] Closing parasitic data file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_6C0jmu.rcdb.d': 0 access done (mem: 2464.293M)
[01/24 03:53:34    544s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2439.293M)
[01/24 03:53:34    544s] Opening parasitic data file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/picorv32_28723_pJYbkx.rcdb.d/picorv32.rcdb.d' for reading (mem: 2439.293M)
[01/24 03:53:34    544s] Reading RCDB with compressed RC data.
[01/24 03:53:34    544s] Closing parasitic data file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/picorv32_28723_pJYbkx.rcdb.d/picorv32.rcdb.d': 0 access done (mem: 2439.293M)
[01/24 03:53:34    544s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=2439.293M)
[01/24 03:53:34    544s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 2439.293M)
[01/24 03:53:34    544s] #
[01/24 03:53:34    544s] #Restore RCDB.
[01/24 03:53:34    544s] ### track-assign external-init starts on Wed Jan 24 03:53:34 2024 with memory = 1842.37 (MB), peak = 1880.61 (MB)
[01/24 03:53:34    544s] ### Time Record (Track Assignment) is installed.
[01/24 03:53:34    544s] ### Time Record (Track Assignment) is uninstalled.
[01/24 03:53:34    544s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:34    544s] ### track-assign engine-init starts on Wed Jan 24 03:53:34 2024 with memory = 1842.37 (MB), peak = 1880.61 (MB)
[01/24 03:53:34    544s] ### Time Record (Track Assignment) is installed.
[01/24 03:53:34    544s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:34    544s] #Remove Post Track Assignment Wire Spread
[01/24 03:53:34    544s] ### Time Record (Track Assignment) is uninstalled.
[01/24 03:53:34    544s] #
[01/24 03:53:34    544s] #Complete tQuantus RC extraction.
[01/24 03:53:34    544s] #Cpu time = 00:00:08
[01/24 03:53:34    544s] #Elapsed time = 00:00:09
[01/24 03:53:34    544s] #Increased memory = 29.97 (MB)
[01/24 03:53:34    544s] #Total memory = 1841.60 (MB)
[01/24 03:53:34    544s] #Peak memory = 1880.61 (MB)
[01/24 03:53:34    544s] #
[01/24 03:53:34    544s] Un-suppress "**WARN ..." messages.
[01/24 03:53:34    544s] #RC Extraction Completed...
[01/24 03:53:34    544s] ### update_timing starts on Wed Jan 24 03:53:34 2024 with memory = 1841.60 (MB), peak = 1880.61 (MB)
[01/24 03:53:34    544s] AAE_INFO: switching -siAware from false to true ...
[01/24 03:53:34    544s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[01/24 03:53:34    544s] ### generate_timing_data starts on Wed Jan 24 03:53:34 2024 with memory = 1823.87 (MB), peak = 1880.61 (MB)
[01/24 03:53:34    544s] #Reporting timing...
[01/24 03:53:34    544s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[01/24 03:53:35    545s] ### report_timing starts on Wed Jan 24 03:53:35 2024 with memory = 1823.89 (MB), peak = 1880.61 (MB)
[01/24 03:53:40    549s] ### report_timing cpu:00:00:05, real:00:00:05, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:40    549s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
[01/24 03:53:40    549s] #Stage 1: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1846.37 (MB), peak = 1880.61 (MB)
[01/24 03:53:40    549s] #Library Standard Delay: 41.70ps
[01/24 03:53:40    549s] #Slack threshold: 0.00ps
[01/24 03:53:40    549s] ### generate_net_cdm_timing starts on Wed Jan 24 03:53:40 2024 with memory = 1846.37 (MB), peak = 1880.61 (MB)
[01/24 03:53:40    550s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:40    550s] #*** Analyzed 0 timing critical paths, and collected 0.
[01/24 03:53:40    550s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1847.14 (MB), peak = 1880.61 (MB)
[01/24 03:53:40    550s] ### Use bna from skp: 0
[01/24 03:53:40    550s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1847.78 (MB), peak = 1880.61 (MB)
[01/24 03:53:40    550s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[01/24 03:53:41    550s] Worst slack reported in the design = 2.331440 (late)
[01/24 03:53:41    550s] *** writeDesignTiming (0:00:00.6) ***
[01/24 03:53:41    550s] #Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1848.09 (MB), peak = 1880.61 (MB)
[01/24 03:53:41    550s] Un-suppress "**WARN ..." messages.
[01/24 03:53:41    550s] ### generate_timing_data cpu:00:00:06, real:00:00:06, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:41    551s] #Number of victim nets: 0
[01/24 03:53:41    551s] #Number of aggressor nets: 0
[01/24 03:53:41    551s] #Number of weak nets: 0
[01/24 03:53:41    551s] #Number of critical nets: 0
[01/24 03:53:41    551s] #	level 1 [   0.0, -1000.0]: 0 nets
[01/24 03:53:41    551s] #	level 2 [   0.0, -1000.0]: 0 nets
[01/24 03:53:41    551s] #	level 3 [   0.0, -1000.0]: 0 nets
[01/24 03:53:41    551s] #Total number of nets: 10120
[01/24 03:53:41    551s] ### update_timing cpu:00:00:07, real:00:00:07, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:41    551s] ### Time Record (Timing Data Generation) is uninstalled.
[01/24 03:53:41    551s] ### update_timing_after_routing cpu:00:00:15, real:00:00:16, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:41    551s] #Total number of significant detoured timing critical nets is 0
[01/24 03:53:41    551s] #Total number of selected detoured timing critical nets is 0
[01/24 03:53:41    551s] #
[01/24 03:53:41    551s] #----------------------------------------------------
[01/24 03:53:41    551s] # Summary of active signal nets routing constraints
[01/24 03:53:41    551s] #+--------------------------+-----------+
[01/24 03:53:41    551s] #+--------------------------+-----------+
[01/24 03:53:41    551s] #
[01/24 03:53:41    551s] #----------------------------------------------------
[01/24 03:53:41    551s] ### run_free_timing_graph starts on Wed Jan 24 03:53:41 2024 with memory = 1848.11 (MB), peak = 1880.61 (MB)
[01/24 03:53:41    551s] ### Time Record (Timing Data Generation) is installed.
[01/24 03:53:42    551s] ### Time Record (Timing Data Generation) is uninstalled.
[01/24 03:53:42    551s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[01/24 03:53:42    551s] ### run_build_timing_graph starts on Wed Jan 24 03:53:42 2024 with memory = 1832.32 (MB), peak = 1880.61 (MB)
[01/24 03:53:42    551s] ### Time Record (Timing Data Generation) is installed.
[01/24 03:53:42    551s] Current (total cpu=0:09:12, real=0:35:25, peak res=1880.6M, current mem=1778.3M)
[01/24 03:53:42    552s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1789.1M, current mem=1789.1M)
[01/24 03:53:42    552s] Current (total cpu=0:09:12, real=0:35:25, peak res=1880.6M, current mem=1789.1M)
[01/24 03:53:42    552s] ### Time Record (Timing Data Generation) is uninstalled.
[01/24 03:53:42    552s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:42    552s] ### track-assign external-init starts on Wed Jan 24 03:53:42 2024 with memory = 1789.21 (MB), peak = 1880.61 (MB)
[01/24 03:53:42    552s] ### Time Record (Track Assignment) is installed.
[01/24 03:53:42    552s] ### Time Record (Track Assignment) is uninstalled.
[01/24 03:53:42    552s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:42    552s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1789.21 (MB), peak = 1880.61 (MB)
[01/24 03:53:42    552s] #* Importing design timing data...
[01/24 03:53:42    552s] #Number of victim nets: 0
[01/24 03:53:42    552s] #Number of aggressor nets: 0
[01/24 03:53:42    552s] #Number of weak nets: 0
[01/24 03:53:42    552s] #Number of critical nets: 0
[01/24 03:53:42    552s] #	level 1 [   0.0, -1000.0]: 0 nets
[01/24 03:53:42    552s] #	level 2 [   0.0, -1000.0]: 0 nets
[01/24 03:53:42    552s] #	level 3 [   0.0, -1000.0]: 0 nets
[01/24 03:53:42    552s] #Total number of nets: 10120
[01/24 03:53:42    552s] ### track-assign engine-init starts on Wed Jan 24 03:53:42 2024 with memory = 1789.23 (MB), peak = 1880.61 (MB)
[01/24 03:53:42    552s] ### Time Record (Track Assignment) is installed.
[01/24 03:53:42    552s] #
[01/24 03:53:42    552s] #timing driven effort level: 3
[01/24 03:53:42    552s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:42    552s] ### track-assign core-engine starts on Wed Jan 24 03:53:42 2024 with memory = 1789.23 (MB), peak = 1880.61 (MB)
[01/24 03:53:42    552s] #Start Track Assignment With Timing Driven.
[01/24 03:53:42    552s] #Done with 548 horizontal wires in 3 hboxes and 478 vertical wires in 3 hboxes.
[01/24 03:53:43    553s] #Done with 122 horizontal wires in 3 hboxes and 114 vertical wires in 3 hboxes.
[01/24 03:53:43    553s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[01/24 03:53:43    553s] #
[01/24 03:53:43    553s] #Track assignment summary:
[01/24 03:53:43    553s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[01/24 03:53:43    553s] #------------------------------------------------------------------------
[01/24 03:53:43    553s] # Metal1       128.90 	  0.00%  	  0.00% 	  0.00%
[01/24 03:53:43    553s] # Metal2     35090.04 	  0.03%  	  0.00% 	  0.00%
[01/24 03:53:43    553s] # Metal3     54565.54 	  0.15%  	  0.00% 	  0.00%
[01/24 03:53:43    553s] # Metal4     32148.49 	  0.02%  	  0.00% 	  0.00%
[01/24 03:53:43    553s] # Metal5     30081.56 	  0.01%  	  0.00% 	  0.00%
[01/24 03:53:43    553s] # Metal6      3053.80 	  0.00%  	  0.00% 	  0.00%
[01/24 03:53:43    553s] # Metal7      1204.45 	  0.00%  	  0.00% 	  0.00%
[01/24 03:53:43    553s] # Metal8       102.64 	  0.00%  	  0.00% 	  0.00%
[01/24 03:53:43    553s] # Metal9       529.57 	  0.00%  	  0.00% 	  0.00%
[01/24 03:53:43    553s] # Metal10       16.75 	  0.00%  	  0.00% 	  0.00%
[01/24 03:53:43    553s] # Metal11       80.39 	  0.00%  	  0.00% 	  0.00%
[01/24 03:53:43    553s] #------------------------------------------------------------------------
[01/24 03:53:43    553s] # All      157002.12  	  0.06% 	  0.00% 	  0.00%
[01/24 03:53:43    553s] #Complete Track Assignment With Timing Driven.
[01/24 03:53:43    553s] #Total number of nets with non-default rule or having extra spacing = 4
[01/24 03:53:43    553s] #Total wire length = 166771 um.
[01/24 03:53:43    553s] #Total half perimeter of net bounding box = 159907 um.
[01/24 03:53:43    553s] #Total wire length on LAYER Metal1 = 129 um.
[01/24 03:53:43    553s] #Total wire length on LAYER Metal2 = 36001 um.
[01/24 03:53:43    553s] #Total wire length on LAYER Metal3 = 55917 um.
[01/24 03:53:43    553s] #Total wire length on LAYER Metal4 = 32648 um.
[01/24 03:53:43    553s] #Total wire length on LAYER Metal5 = 32372 um.
[01/24 03:53:43    553s] #Total wire length on LAYER Metal6 = 7777 um.
[01/24 03:53:43    553s] #Total wire length on LAYER Metal7 = 1200 um.
[01/24 03:53:43    553s] #Total wire length on LAYER Metal8 = 102 um.
[01/24 03:53:43    553s] #Total wire length on LAYER Metal9 = 528 um.
[01/24 03:53:43    553s] #Total wire length on LAYER Metal10 = 17 um.
[01/24 03:53:43    553s] #Total wire length on LAYER Metal11 = 79 um.
[01/24 03:53:43    553s] #Total number of vias = 70867
[01/24 03:53:43    553s] #Up-Via Summary (total 70867):
[01/24 03:53:43    553s] #           
[01/24 03:53:43    553s] #-----------------------
[01/24 03:53:43    553s] # Metal1          33613
[01/24 03:53:43    553s] # Metal2          23718
[01/24 03:53:43    553s] # Metal3           7767
[01/24 03:53:43    553s] # Metal4           4220
[01/24 03:53:43    553s] # Metal5           1385
[01/24 03:53:43    553s] # Metal6             96
[01/24 03:53:43    553s] # Metal7             27
[01/24 03:53:43    553s] # Metal8             27
[01/24 03:53:43    553s] # Metal9              7
[01/24 03:53:43    553s] # Metal10             7
[01/24 03:53:43    553s] #-----------------------
[01/24 03:53:43    553s] #                 70867 
[01/24 03:53:43    553s] #
[01/24 03:53:43    553s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.8 GB
[01/24 03:53:43    553s] ### Time Record (Track Assignment) is uninstalled.
[01/24 03:53:43    553s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1789.27 (MB), peak = 1880.61 (MB)
[01/24 03:53:43    553s] #
[01/24 03:53:43    553s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/24 03:53:43    553s] #Cpu time = 00:00:39
[01/24 03:53:43    553s] #Elapsed time = 00:00:40
[01/24 03:53:43    553s] #Increased memory = 78.70 (MB)
[01/24 03:53:43    553s] #Total memory = 1789.27 (MB)
[01/24 03:53:43    553s] #Peak memory = 1880.61 (MB)
[01/24 03:53:43    553s] ### Time Record (Detail Routing) is installed.
[01/24 03:53:43    553s] #Start reading timing information from file .timing_file_28723.tif.gz ...
[01/24 03:53:43    553s] #Read in timing information for 409 ports, 9183 instances from timing file .timing_file_28723.tif.gz.
[01/24 03:53:43    553s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/24 03:53:43    553s] #
[01/24 03:53:43    553s] #Start Detail Routing..
[01/24 03:53:43    553s] #start initial detail routing ...
[01/24 03:53:44    553s] ### Design has 15 dirty nets, 11284 dirty-areas)
[01/24 03:54:59    629s] #   number of violations = 103
[01/24 03:54:59    629s] #
[01/24 03:54:59    629s] #    By Layer and Type :
[01/24 03:54:59    629s] #	         MetSpc   EOLSpc    Short     Loop   Totals
[01/24 03:54:59    629s] #	Metal1        1       36       43        1       81
[01/24 03:54:59    629s] #	Metal2        0        0       22        0       22
[01/24 03:54:59    629s] #	Totals        1       36       65        1      103
[01/24 03:54:59    629s] #2254 out of 9183 instances (24.5%) need to be verified(marked ipoed), dirty area = 9.3%.
[01/24 03:54:59    629s] #72.6% of the total area is being checked for drcs
[01/24 03:55:05    635s] #72.6% of the total area was checked
[01/24 03:55:05    635s] ### Routing stats: routing = 85.55% drc-check-only = 2.28% dirty-area = 73.29%
[01/24 03:55:05    635s] #   number of violations = 105
[01/24 03:55:05    635s] #
[01/24 03:55:05    635s] #    By Layer and Type :
[01/24 03:55:05    635s] #	         MetSpc   EOLSpc    Short     Loop   Totals
[01/24 03:55:05    635s] #	Metal1        1       36       45        1       83
[01/24 03:55:05    635s] #	Metal2        0        0       22        0       22
[01/24 03:55:05    635s] #	Totals        1       36       67        1      105
[01/24 03:55:05    635s] #cpu time = 00:01:21, elapsed time = 00:01:21, memory = 1787.15 (MB), peak = 1904.88 (MB)
[01/24 03:55:06    636s] #start 1st optimization iteration ...
[01/24 03:55:11    641s] ### Routing stats: routing = 85.55% drc-check-only = 2.28% dirty-area = 73.29%
[01/24 03:55:11    641s] #   number of violations = 18
[01/24 03:55:11    641s] #
[01/24 03:55:11    641s] #    By Layer and Type :
[01/24 03:55:11    641s] #	         MetSpc    Short   Totals
[01/24 03:55:11    641s] #	Metal1        0        2        2
[01/24 03:55:11    641s] #	Metal2        3       13       16
[01/24 03:55:11    641s] #	Totals        3       15       18
[01/24 03:55:11    641s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1784.80 (MB), peak = 1914.88 (MB)
[01/24 03:55:11    641s] #start 2nd optimization iteration ...
[01/24 03:55:12    642s] ### Routing stats: routing = 85.55% drc-check-only = 2.28% dirty-area = 73.29%
[01/24 03:55:12    642s] #   number of violations = 16
[01/24 03:55:12    642s] #
[01/24 03:55:12    642s] #    By Layer and Type :
[01/24 03:55:12    642s] #	         MetSpc    Short   Totals
[01/24 03:55:12    642s] #	Metal1        0        1        1
[01/24 03:55:12    642s] #	Metal2        3       12       15
[01/24 03:55:12    642s] #	Totals        3       13       16
[01/24 03:55:12    642s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1786.13 (MB), peak = 1914.88 (MB)
[01/24 03:55:12    642s] #start 3rd optimization iteration ...
[01/24 03:55:14    644s] ### Routing stats: routing = 85.55% drc-check-only = 2.28% dirty-area = 73.29%
[01/24 03:55:14    644s] #   number of violations = 1
[01/24 03:55:14    644s] #
[01/24 03:55:14    644s] #    By Layer and Type :
[01/24 03:55:14    644s] #	         MetSpc   Totals
[01/24 03:55:14    644s] #	Metal1        0        0
[01/24 03:55:14    644s] #	Metal2        1        1
[01/24 03:55:14    644s] #	Totals        1        1
[01/24 03:55:14    644s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1787.29 (MB), peak = 1914.88 (MB)
[01/24 03:55:14    644s] #start 4th optimization iteration ...
[01/24 03:55:14    644s] ### Routing stats: routing = 85.55% drc-check-only = 2.28% dirty-area = 73.29%
[01/24 03:55:14    644s] #   number of violations = 1
[01/24 03:55:14    644s] #
[01/24 03:55:14    644s] #    By Layer and Type :
[01/24 03:55:14    644s] #	         MetSpc   Totals
[01/24 03:55:14    644s] #	Metal1        0        0
[01/24 03:55:14    644s] #	Metal2        1        1
[01/24 03:55:14    644s] #	Totals        1        1
[01/24 03:55:14    644s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1787.17 (MB), peak = 1914.88 (MB)
[01/24 03:55:14    644s] #start 5th optimization iteration ...
[01/24 03:55:15    645s] ### Routing stats: routing = 85.55% drc-check-only = 2.28% dirty-area = 73.29%
[01/24 03:55:15    645s] #   number of violations = 0
[01/24 03:55:15    645s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1787.09 (MB), peak = 1914.88 (MB)
[01/24 03:55:15    645s] #Complete Detail Routing.
[01/24 03:55:15    645s] #Total number of nets with non-default rule or having extra spacing = 4
[01/24 03:55:15    645s] #Total wire length = 177966 um.
[01/24 03:55:15    645s] #Total half perimeter of net bounding box = 159907 um.
[01/24 03:55:15    645s] #Total wire length on LAYER Metal1 = 2695 um.
[01/24 03:55:15    645s] #Total wire length on LAYER Metal2 = 44831 um.
[01/24 03:55:15    645s] #Total wire length on LAYER Metal3 = 56768 um.
[01/24 03:55:15    645s] #Total wire length on LAYER Metal4 = 32936 um.
[01/24 03:55:15    645s] #Total wire length on LAYER Metal5 = 31073 um.
[01/24 03:55:15    645s] #Total wire length on LAYER Metal6 = 7873 um.
[01/24 03:55:15    645s] #Total wire length on LAYER Metal7 = 1158 um.
[01/24 03:55:15    645s] #Total wire length on LAYER Metal8 = 109 um.
[01/24 03:55:15    645s] #Total wire length on LAYER Metal9 = 433 um.
[01/24 03:55:15    645s] #Total wire length on LAYER Metal10 = 28 um.
[01/24 03:55:15    645s] #Total wire length on LAYER Metal11 = 63 um.
[01/24 03:55:15    645s] #Total number of vias = 75691
[01/24 03:55:15    645s] #Total number of multi-cut vias = 49709 ( 65.7%)
[01/24 03:55:15    645s] #Total number of single cut vias = 25982 ( 34.3%)
[01/24 03:55:15    645s] #Up-Via Summary (total 75691):
[01/24 03:55:15    645s] #                   single-cut          multi-cut      Total
[01/24 03:55:15    645s] #-----------------------------------------------------------
[01/24 03:55:15    645s] # Metal1         12038 ( 34.5%)     22828 ( 65.5%)      34866
[01/24 03:55:15    645s] # Metal2          8023 ( 30.0%)     18677 ( 70.0%)      26700
[01/24 03:55:15    645s] # Metal3          3112 ( 36.9%)      5322 ( 63.1%)       8434
[01/24 03:55:15    645s] # Metal4          1670 ( 40.8%)      2427 ( 59.2%)       4097
[01/24 03:55:15    645s] # Metal5          1129 ( 78.7%)       305 ( 21.3%)       1434
[01/24 03:55:15    645s] # Metal6             6 (  6.9%)        81 ( 93.1%)         87
[01/24 03:55:15    645s] # Metal7             1 (  3.6%)        27 ( 96.4%)         28
[01/24 03:55:15    645s] # Metal8             3 (  9.7%)        28 ( 90.3%)         31
[01/24 03:55:15    645s] # Metal9             0 (  0.0%)         7 (100.0%)          7
[01/24 03:55:15    645s] # Metal10            0 (  0.0%)         7 (100.0%)          7
[01/24 03:55:15    645s] #-----------------------------------------------------------
[01/24 03:55:15    645s] #                25982 ( 34.3%)     49709 ( 65.7%)      75691 
[01/24 03:55:15    645s] #
[01/24 03:55:15    645s] #Total number of DRC violations = 0
[01/24 03:55:15    645s] ### Time Record (Detail Routing) is uninstalled.
[01/24 03:55:15    645s] #Cpu time = 00:01:32
[01/24 03:55:15    645s] #Elapsed time = 00:01:32
[01/24 03:55:15    645s] #Increased memory = -2.18 (MB)
[01/24 03:55:15    645s] #Total memory = 1787.10 (MB)
[01/24 03:55:15    645s] #Peak memory = 1914.88 (MB)
[01/24 03:55:15    645s] ### Time Record (Antenna Fixing) is installed.
[01/24 03:55:15    645s] #
[01/24 03:55:15    645s] #start routing for process antenna violation fix ...
[01/24 03:55:15    645s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/24 03:55:16    646s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1787.39 (MB), peak = 1914.88 (MB)
[01/24 03:55:16    646s] #
[01/24 03:55:16    646s] #Total number of nets with non-default rule or having extra spacing = 4
[01/24 03:55:16    646s] #Total wire length = 177966 um.
[01/24 03:55:16    646s] #Total half perimeter of net bounding box = 159907 um.
[01/24 03:55:16    646s] #Total wire length on LAYER Metal1 = 2695 um.
[01/24 03:55:16    646s] #Total wire length on LAYER Metal2 = 44831 um.
[01/24 03:55:16    646s] #Total wire length on LAYER Metal3 = 56768 um.
[01/24 03:55:16    646s] #Total wire length on LAYER Metal4 = 32936 um.
[01/24 03:55:16    646s] #Total wire length on LAYER Metal5 = 31073 um.
[01/24 03:55:16    646s] #Total wire length on LAYER Metal6 = 7873 um.
[01/24 03:55:16    646s] #Total wire length on LAYER Metal7 = 1158 um.
[01/24 03:55:16    646s] #Total wire length on LAYER Metal8 = 109 um.
[01/24 03:55:16    646s] #Total wire length on LAYER Metal9 = 433 um.
[01/24 03:55:16    646s] #Total wire length on LAYER Metal10 = 28 um.
[01/24 03:55:16    646s] #Total wire length on LAYER Metal11 = 63 um.
[01/24 03:55:16    646s] #Total number of vias = 75691
[01/24 03:55:16    646s] #Total number of multi-cut vias = 49709 ( 65.7%)
[01/24 03:55:16    646s] #Total number of single cut vias = 25982 ( 34.3%)
[01/24 03:55:16    646s] #Up-Via Summary (total 75691):
[01/24 03:55:16    646s] #                   single-cut          multi-cut      Total
[01/24 03:55:16    646s] #-----------------------------------------------------------
[01/24 03:55:16    646s] # Metal1         12038 ( 34.5%)     22828 ( 65.5%)      34866
[01/24 03:55:16    646s] # Metal2          8023 ( 30.0%)     18677 ( 70.0%)      26700
[01/24 03:55:16    646s] # Metal3          3112 ( 36.9%)      5322 ( 63.1%)       8434
[01/24 03:55:16    646s] # Metal4          1670 ( 40.8%)      2427 ( 59.2%)       4097
[01/24 03:55:16    646s] # Metal5          1129 ( 78.7%)       305 ( 21.3%)       1434
[01/24 03:55:16    646s] # Metal6             6 (  6.9%)        81 ( 93.1%)         87
[01/24 03:55:16    646s] # Metal7             1 (  3.6%)        27 ( 96.4%)         28
[01/24 03:55:16    646s] # Metal8             3 (  9.7%)        28 ( 90.3%)         31
[01/24 03:55:16    646s] # Metal9             0 (  0.0%)         7 (100.0%)          7
[01/24 03:55:16    646s] # Metal10            0 (  0.0%)         7 (100.0%)          7
[01/24 03:55:16    646s] #-----------------------------------------------------------
[01/24 03:55:16    646s] #                25982 ( 34.3%)     49709 ( 65.7%)      75691 
[01/24 03:55:16    646s] #
[01/24 03:55:16    646s] #Total number of DRC violations = 0
[01/24 03:55:16    646s] #Total number of process antenna violations = 0
[01/24 03:55:16    646s] #Total number of net violated process antenna rule = 0
[01/24 03:55:16    646s] #
[01/24 03:55:17    647s] #
[01/24 03:55:17    647s] #Total number of nets with non-default rule or having extra spacing = 4
[01/24 03:55:17    647s] #Total wire length = 177966 um.
[01/24 03:55:17    647s] #Total half perimeter of net bounding box = 159907 um.
[01/24 03:55:17    647s] #Total wire length on LAYER Metal1 = 2695 um.
[01/24 03:55:17    647s] #Total wire length on LAYER Metal2 = 44831 um.
[01/24 03:55:17    647s] #Total wire length on LAYER Metal3 = 56768 um.
[01/24 03:55:17    647s] #Total wire length on LAYER Metal4 = 32936 um.
[01/24 03:55:17    647s] #Total wire length on LAYER Metal5 = 31073 um.
[01/24 03:55:17    647s] #Total wire length on LAYER Metal6 = 7873 um.
[01/24 03:55:17    647s] #Total wire length on LAYER Metal7 = 1158 um.
[01/24 03:55:17    647s] #Total wire length on LAYER Metal8 = 109 um.
[01/24 03:55:17    647s] #Total wire length on LAYER Metal9 = 433 um.
[01/24 03:55:17    647s] #Total wire length on LAYER Metal10 = 28 um.
[01/24 03:55:17    647s] #Total wire length on LAYER Metal11 = 63 um.
[01/24 03:55:17    647s] #Total number of vias = 75691
[01/24 03:55:17    647s] #Total number of multi-cut vias = 49709 ( 65.7%)
[01/24 03:55:17    647s] #Total number of single cut vias = 25982 ( 34.3%)
[01/24 03:55:17    647s] #Up-Via Summary (total 75691):
[01/24 03:55:17    647s] #                   single-cut          multi-cut      Total
[01/24 03:55:17    647s] #-----------------------------------------------------------
[01/24 03:55:17    647s] # Metal1         12038 ( 34.5%)     22828 ( 65.5%)      34866
[01/24 03:55:17    647s] # Metal2          8023 ( 30.0%)     18677 ( 70.0%)      26700
[01/24 03:55:17    647s] # Metal3          3112 ( 36.9%)      5322 ( 63.1%)       8434
[01/24 03:55:17    647s] # Metal4          1670 ( 40.8%)      2427 ( 59.2%)       4097
[01/24 03:55:17    647s] # Metal5          1129 ( 78.7%)       305 ( 21.3%)       1434
[01/24 03:55:17    647s] # Metal6             6 (  6.9%)        81 ( 93.1%)         87
[01/24 03:55:17    647s] # Metal7             1 (  3.6%)        27 ( 96.4%)         28
[01/24 03:55:17    647s] # Metal8             3 (  9.7%)        28 ( 90.3%)         31
[01/24 03:55:17    647s] # Metal9             0 (  0.0%)         7 (100.0%)          7
[01/24 03:55:17    647s] # Metal10            0 (  0.0%)         7 (100.0%)          7
[01/24 03:55:17    647s] #-----------------------------------------------------------
[01/24 03:55:17    647s] #                25982 ( 34.3%)     49709 ( 65.7%)      75691 
[01/24 03:55:17    647s] #
[01/24 03:55:17    647s] #Total number of DRC violations = 0
[01/24 03:55:17    647s] #Total number of process antenna violations = 0
[01/24 03:55:17    647s] #Total number of net violated process antenna rule = 0
[01/24 03:55:17    647s] #
[01/24 03:55:17    647s] ### Time Record (Antenna Fixing) is uninstalled.
[01/24 03:55:17    647s] ### Time Record (Post Route Wire Spreading) is installed.
[01/24 03:55:17    647s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/24 03:55:17    647s] #
[01/24 03:55:17    647s] #Start Post Route wire spreading..
[01/24 03:55:17    647s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/24 03:55:17    647s] #
[01/24 03:55:17    647s] #Start DRC checking..
[01/24 03:55:22    652s] #   number of violations = 0
[01/24 03:55:22    652s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1785.55 (MB), peak = 1914.88 (MB)
[01/24 03:55:22    652s] #CELL_VIEW picorv32,init has no DRC violation.
[01/24 03:55:22    652s] #Total number of DRC violations = 0
[01/24 03:55:22    652s] #Total number of process antenna violations = 0
[01/24 03:55:22    652s] #Total number of net violated process antenna rule = 0
[01/24 03:55:22    652s] #
[01/24 03:55:22    652s] #Start data preparation for wire spreading...
[01/24 03:55:22    652s] #
[01/24 03:55:22    652s] #Data preparation is done on Wed Jan 24 03:55:22 2024
[01/24 03:55:22    652s] #
[01/24 03:55:22    652s] ### track-assign engine-init starts on Wed Jan 24 03:55:22 2024 with memory = 1785.55 (MB), peak = 1914.88 (MB)
[01/24 03:55:22    652s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[01/24 03:55:22    652s] #
[01/24 03:55:22    652s] #Start Post Route Wire Spread.
[01/24 03:55:23    653s] #Done with 2435 horizontal wires in 5 hboxes and 1881 vertical wires in 5 hboxes.
[01/24 03:55:23    653s] #Complete Post Route Wire Spread.
[01/24 03:55:23    653s] #
[01/24 03:55:23    653s] #Total number of nets with non-default rule or having extra spacing = 4
[01/24 03:55:23    653s] #Total wire length = 179750 um.
[01/24 03:55:23    653s] #Total half perimeter of net bounding box = 159907 um.
[01/24 03:55:23    653s] #Total wire length on LAYER Metal1 = 2720 um.
[01/24 03:55:23    653s] #Total wire length on LAYER Metal2 = 45080 um.
[01/24 03:55:23    653s] #Total wire length on LAYER Metal3 = 57398 um.
[01/24 03:55:23    653s] #Total wire length on LAYER Metal4 = 33440 um.
[01/24 03:55:23    653s] #Total wire length on LAYER Metal5 = 31428 um.
[01/24 03:55:23    653s] #Total wire length on LAYER Metal6 = 7886 um.
[01/24 03:55:23    653s] #Total wire length on LAYER Metal7 = 1163 um.
[01/24 03:55:23    653s] #Total wire length on LAYER Metal8 = 109 um.
[01/24 03:55:23    653s] #Total wire length on LAYER Metal9 = 435 um.
[01/24 03:55:23    653s] #Total wire length on LAYER Metal10 = 28 um.
[01/24 03:55:23    653s] #Total wire length on LAYER Metal11 = 64 um.
[01/24 03:55:23    653s] #Total number of vias = 75691
[01/24 03:55:23    653s] #Total number of multi-cut vias = 49709 ( 65.7%)
[01/24 03:55:23    653s] #Total number of single cut vias = 25982 ( 34.3%)
[01/24 03:55:23    653s] #Up-Via Summary (total 75691):
[01/24 03:55:23    653s] #                   single-cut          multi-cut      Total
[01/24 03:55:23    653s] #-----------------------------------------------------------
[01/24 03:55:23    653s] # Metal1         12038 ( 34.5%)     22828 ( 65.5%)      34866
[01/24 03:55:23    653s] # Metal2          8023 ( 30.0%)     18677 ( 70.0%)      26700
[01/24 03:55:23    653s] # Metal3          3112 ( 36.9%)      5322 ( 63.1%)       8434
[01/24 03:55:23    653s] # Metal4          1670 ( 40.8%)      2427 ( 59.2%)       4097
[01/24 03:55:23    653s] # Metal5          1129 ( 78.7%)       305 ( 21.3%)       1434
[01/24 03:55:23    653s] # Metal6             6 (  6.9%)        81 ( 93.1%)         87
[01/24 03:55:23    653s] # Metal7             1 (  3.6%)        27 ( 96.4%)         28
[01/24 03:55:23    653s] # Metal8             3 (  9.7%)        28 ( 90.3%)         31
[01/24 03:55:23    653s] # Metal9             0 (  0.0%)         7 (100.0%)          7
[01/24 03:55:23    653s] # Metal10            0 (  0.0%)         7 (100.0%)          7
[01/24 03:55:23    653s] #-----------------------------------------------------------
[01/24 03:55:23    653s] #                25982 ( 34.3%)     49709 ( 65.7%)      75691 
[01/24 03:55:23    653s] #
[01/24 03:55:23    653s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/24 03:55:23    653s] #
[01/24 03:55:23    653s] #Start DRC checking..
[01/24 03:55:29    658s] #   number of violations = 0
[01/24 03:55:29    658s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1784.79 (MB), peak = 1914.88 (MB)
[01/24 03:55:29    658s] #CELL_VIEW picorv32,init has no DRC violation.
[01/24 03:55:29    658s] #Total number of DRC violations = 0
[01/24 03:55:29    658s] #Total number of process antenna violations = 0
[01/24 03:55:29    658s] #Total number of net violated process antenna rule = 0
[01/24 03:55:30    659s] #   number of violations = 0
[01/24 03:55:30    659s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1784.79 (MB), peak = 1914.88 (MB)
[01/24 03:55:30    659s] #CELL_VIEW picorv32,init has no DRC violation.
[01/24 03:55:30    659s] #Total number of DRC violations = 0
[01/24 03:55:30    659s] #Total number of process antenna violations = 0
[01/24 03:55:30    659s] #Total number of net violated process antenna rule = 0
[01/24 03:55:30    659s] #Post Route wire spread is done.
[01/24 03:55:30    659s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[01/24 03:55:30    659s] #Total number of nets with non-default rule or having extra spacing = 4
[01/24 03:55:30    659s] #Total wire length = 179750 um.
[01/24 03:55:30    659s] #Total half perimeter of net bounding box = 159907 um.
[01/24 03:55:30    659s] #Total wire length on LAYER Metal1 = 2720 um.
[01/24 03:55:30    659s] #Total wire length on LAYER Metal2 = 45080 um.
[01/24 03:55:30    659s] #Total wire length on LAYER Metal3 = 57398 um.
[01/24 03:55:30    659s] #Total wire length on LAYER Metal4 = 33440 um.
[01/24 03:55:30    659s] #Total wire length on LAYER Metal5 = 31428 um.
[01/24 03:55:30    659s] #Total wire length on LAYER Metal6 = 7886 um.
[01/24 03:55:30    659s] #Total wire length on LAYER Metal7 = 1163 um.
[01/24 03:55:30    659s] #Total wire length on LAYER Metal8 = 109 um.
[01/24 03:55:30    659s] #Total wire length on LAYER Metal9 = 435 um.
[01/24 03:55:30    659s] #Total wire length on LAYER Metal10 = 28 um.
[01/24 03:55:30    659s] #Total wire length on LAYER Metal11 = 64 um.
[01/24 03:55:30    659s] #Total number of vias = 75691
[01/24 03:55:30    659s] #Total number of multi-cut vias = 49709 ( 65.7%)
[01/24 03:55:30    659s] #Total number of single cut vias = 25982 ( 34.3%)
[01/24 03:55:30    659s] #Up-Via Summary (total 75691):
[01/24 03:55:30    659s] #                   single-cut          multi-cut      Total
[01/24 03:55:30    659s] #-----------------------------------------------------------
[01/24 03:55:30    659s] # Metal1         12038 ( 34.5%)     22828 ( 65.5%)      34866
[01/24 03:55:30    659s] # Metal2          8023 ( 30.0%)     18677 ( 70.0%)      26700
[01/24 03:55:30    659s] # Metal3          3112 ( 36.9%)      5322 ( 63.1%)       8434
[01/24 03:55:30    659s] # Metal4          1670 ( 40.8%)      2427 ( 59.2%)       4097
[01/24 03:55:30    659s] # Metal5          1129 ( 78.7%)       305 ( 21.3%)       1434
[01/24 03:55:30    659s] # Metal6             6 (  6.9%)        81 ( 93.1%)         87
[01/24 03:55:30    659s] # Metal7             1 (  3.6%)        27 ( 96.4%)         28
[01/24 03:55:30    659s] # Metal8             3 (  9.7%)        28 ( 90.3%)         31
[01/24 03:55:30    659s] # Metal9             0 (  0.0%)         7 (100.0%)          7
[01/24 03:55:30    659s] # Metal10            0 (  0.0%)         7 (100.0%)          7
[01/24 03:55:30    659s] #-----------------------------------------------------------
[01/24 03:55:30    659s] #                25982 ( 34.3%)     49709 ( 65.7%)      75691 
[01/24 03:55:30    659s] #
[01/24 03:55:30    660s] #detailRoute Statistics:
[01/24 03:55:30    660s] #Cpu time = 00:01:47
[01/24 03:55:30    660s] #Elapsed time = 00:01:46
[01/24 03:55:30    660s] #Increased memory = -4.48 (MB)
[01/24 03:55:30    660s] #Total memory = 1784.80 (MB)
[01/24 03:55:30    660s] #Peak memory = 1914.88 (MB)
[01/24 03:55:30    660s] ### global_detail_route design signature (60): route=1152800193 flt_obj=0 vio=1905142130 shield_wire=1
[01/24 03:55:30    660s] ### Time Record (DB Export) is installed.
[01/24 03:55:30    660s] ### export design design signature (61): route=1152800193 fixed_route=1726922792 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1024168143 dirty_area=0 del_dirty_area=0 cell=623415938 placement=1332228734 pin_access=1924618208 inst_pattern=1
[01/24 03:55:30    660s] #	no debugging net set
[01/24 03:55:30    660s] ### Time Record (DB Export) is uninstalled.
[01/24 03:55:30    660s] ### Time Record (Post Callback) is installed.
[01/24 03:55:30    660s] ### Time Record (Post Callback) is uninstalled.
[01/24 03:55:30    660s] #
[01/24 03:55:30    660s] #globalDetailRoute statistics:
[01/24 03:55:30    660s] #Cpu time = 00:02:32
[01/24 03:55:30    660s] #Elapsed time = 00:02:32
[01/24 03:55:30    660s] #Increased memory = 32.07 (MB)
[01/24 03:55:30    660s] #Total memory = 1725.85 (MB)
[01/24 03:55:30    660s] #Peak memory = 1914.88 (MB)
[01/24 03:55:30    660s] #Number of warnings = 2
[01/24 03:55:30    660s] #Total number of warnings = 6
[01/24 03:55:30    660s] #Number of fails = 0
[01/24 03:55:30    660s] #Total number of fails = 0
[01/24 03:55:30    660s] #Complete globalDetailRoute on Wed Jan 24 03:55:30 2024
[01/24 03:55:30    660s] #
[01/24 03:55:30    660s] ### import design signature (62): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1924618208 inst_pattern=1
[01/24 03:55:30    660s] ### Time Record (globalDetailRoute) is uninstalled.
[01/24 03:55:30    660s] #Default setup view is reset to default_emulate_view.
[01/24 03:55:30    660s] #Default setup view is reset to default_emulate_view.
[01/24 03:55:30    660s] AAE_INFO: Post Route call back at the end of routeDesign
[01/24 03:55:30    660s] #routeDesign: cpu time = 00:02:32, elapsed time = 00:02:33, memory = 1714.05 (MB), peak = 1914.88 (MB)
[01/24 03:55:30    660s] 
[01/24 03:55:30    660s] *** Summary of all messages that are not suppressed in this session:
[01/24 03:55:30    660s] Severity  ID               Count  Summary                                  
[01/24 03:55:30    660s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[01/24 03:55:30    660s] WARNING   TCLCMD-1403          1  '%s'                                     
[01/24 03:55:30    660s] *** Message Summary: 3 warning(s), 0 error(s)
[01/24 03:55:30    660s] 
[01/24 03:55:30    660s] ### Time Record (routeDesign) is uninstalled.
[01/24 03:55:30    660s] ### 
[01/24 03:55:30    660s] ###   Scalability Statistics
[01/24 03:55:30    660s] ### 
[01/24 03:55:30    660s] ### --------------------------------+----------------+----------------+----------------+
[01/24 03:55:30    660s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[01/24 03:55:30    660s] ### --------------------------------+----------------+----------------+----------------+
[01/24 03:55:30    660s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/24 03:55:30    660s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/24 03:55:30    660s] ###   Timing Data Generation        |        00:00:20|        00:00:21|             1.0|
[01/24 03:55:30    660s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/24 03:55:30    660s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/24 03:55:30    660s] ###   Cell Pin Access               |        00:00:05|        00:00:05|             1.0|
[01/24 03:55:30    660s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[01/24 03:55:30    660s] ###   Global Routing                |        00:00:12|        00:00:12|             1.0|
[01/24 03:55:30    660s] ###   Track Assignment              |        00:00:05|        00:00:05|             1.0|
[01/24 03:55:30    660s] ###   Detail Routing                |        00:01:32|        00:01:32|             1.0|
[01/24 03:55:30    660s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             1.0|
[01/24 03:55:30    660s] ###   Post Route Wire Spreading     |        00:00:12|        00:00:12|             1.0|
[01/24 03:55:30    660s] ###   Entire Command                |        00:02:32|        00:02:33|             1.0|
[01/24 03:55:30    660s] ### --------------------------------+----------------+----------------+----------------+
[01/24 03:55:30    660s] ### 
[01/24 03:59:28    677s] <CMD> setDelayCalMode -engine aae -SIAware true
[01/24 03:59:28    677s] AAE_INFO: switching -siAware from false to true ...
[01/24 03:59:28    677s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[01/24 03:59:34    677s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[01/24 03:59:39    677s] <CMD> optDesign -postRoute -setup -hold
[01/24 03:59:39    677s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1714.0M, totSessionCpu=0:11:18 **
[01/24 03:59:39    677s] *** optDesign #2 [begin] : totSession cpu/real = 0:11:17.9/0:41:19.1 (0.3), mem = 2334.0M
[01/24 03:59:39    677s] Info: 1 threads available for lower-level modules during optimization.
[01/24 03:59:39    677s] GigaOpt running with 1 threads.
[01/24 03:59:39    677s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:11:17.9/0:41:19.1 (0.3), mem = 2334.0M
[01/24 03:59:39    677s] **INFO: User settings:
[01/24 03:59:39    677s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[01/24 03:59:39    677s] setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
[01/24 03:59:39    677s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[01/24 03:59:39    677s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[01/24 03:59:39    677s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[01/24 03:59:39    677s] setNanoRouteMode -extractThirdPartyCompatible                   false
[01/24 03:59:39    677s] setNanoRouteMode -grouteExpTdStdDelay                           41.7
[01/24 03:59:39    677s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[01/24 03:59:39    677s] setNanoRouteMode -routeBottomRoutingLayer                       1
[01/24 03:59:39    677s] setNanoRouteMode -routeTopRoutingLayer                          11
[01/24 03:59:39    677s] setNanoRouteMode -routeWithSiDriven                             true
[01/24 03:59:39    677s] setNanoRouteMode -routeWithTimingDriven                         true
[01/24 03:59:39    677s] setNanoRouteMode -timingEngine                                  {}
[01/24 03:59:39    677s] setDesignMode -process                                          45
[01/24 03:59:39    677s] setExtractRCMode -coupling_c_th                                 0.1
[01/24 03:59:39    677s] setExtractRCMode -engine                                        preRoute
[01/24 03:59:39    677s] setExtractRCMode -relative_c_th                                 1
[01/24 03:59:39    677s] setExtractRCMode -total_c_th                                    0
[01/24 03:59:39    677s] setUsefulSkewMode -ecoRoute                                     false
[01/24 03:59:39    677s] setUsefulSkewMode -maxAllowedDelay                              1
[01/24 03:59:39    677s] setUsefulSkewMode -noBoundary                                   false
[01/24 03:59:39    677s] setDelayCalMode -enable_high_fanout                             true
[01/24 03:59:39    677s] setDelayCalMode -engine                                         aae
[01/24 03:59:39    677s] setDelayCalMode -ignoreNetLoad                                  false
[01/24 03:59:39    677s] setDelayCalMode -SIAware                                        true
[01/24 03:59:39    677s] setDelayCalMode -socv_accuracy_mode                             low
[01/24 03:59:39    677s] setOptMode -activeSetupViews                                    { default_emulate_view }
[01/24 03:59:39    677s] setOptMode -autoSetupViews                                      { default_emulate_view}
[01/24 03:59:39    677s] setOptMode -autoTDGRSetupViews                                  { default_emulate_view}
[01/24 03:59:39    677s] setOptMode -drcMargin                                           0
[01/24 03:59:39    677s] setOptMode -fixDrc                                              true
[01/24 03:59:39    677s] setOptMode -optimizeFF                                          true
[01/24 03:59:39    677s] setOptMode -preserveAllSequential                               false
[01/24 03:59:39    677s] setOptMode -setupTargetSlack                                    0
[01/24 03:59:39    677s] setSIMode -separate_delta_delay_on_data                         true
[01/24 03:59:39    677s] setPlaceMode -place_detail_check_route                          false
[01/24 03:59:39    677s] setPlaceMode -place_detail_preserve_routing                     true
[01/24 03:59:39    677s] setPlaceMode -place_detail_remove_affected_routing              false
[01/24 03:59:39    677s] setPlaceMode -place_detail_swap_eeq_cells                       false
[01/24 03:59:39    677s] setPlaceMode -place_global_clock_gate_aware                     true
[01/24 03:59:39    677s] setPlaceMode -place_global_cong_effort                          high
[01/24 03:59:39    677s] setPlaceMode -place_global_ignore_scan                          true
[01/24 03:59:39    677s] setPlaceMode -place_global_ignore_spare                         false
[01/24 03:59:39    677s] setPlaceMode -place_global_module_aware_spare                   false
[01/24 03:59:39    677s] setPlaceMode -place_global_place_io_pins                        true
[01/24 03:59:39    677s] setPlaceMode -place_global_reorder_scan                         true
[01/24 03:59:39    677s] setPlaceMode -powerDriven                                       false
[01/24 03:59:39    677s] setPlaceMode -timingDriven                                      true
[01/24 03:59:39    677s] setAnalysisMode -analysisType                                   onChipVariation
[01/24 03:59:39    677s] setAnalysisMode -checkType                                      setup
[01/24 03:59:39    677s] setAnalysisMode -clkSrcPath                                     true
[01/24 03:59:39    677s] setAnalysisMode -clockPropagation                               sdcControl
[01/24 03:59:39    677s] setAnalysisMode -cppr                                           both
[01/24 03:59:39    677s] setAnalysisMode -usefulSkew                                     true
[01/24 03:59:39    677s] 
[01/24 03:59:39    677s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/24 03:59:39    677s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[01/24 03:59:39    678s] Need call spDPlaceInit before registerPrioInstLoc.
[01/24 03:59:39    678s] OPERPROF: Starting DPlace-Init at level 1, MEM:2341.5M, EPOCH TIME: 1706061579.783119
[01/24 03:59:39    678s] Processing tracks to init pin-track alignment.
[01/24 03:59:39    678s] z: 2, totalTracks: 1
[01/24 03:59:39    678s] z: 4, totalTracks: 1
[01/24 03:59:39    678s] z: 6, totalTracks: 1
[01/24 03:59:39    678s] z: 8, totalTracks: 1
[01/24 03:59:39    678s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:59:39    678s] All LLGs are deleted
[01/24 03:59:39    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:59:39    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:59:39    678s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2341.5M, EPOCH TIME: 1706061579.793089
[01/24 03:59:39    678s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2341.5M, EPOCH TIME: 1706061579.793413
[01/24 03:59:39    678s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2341.5M, EPOCH TIME: 1706061579.795958
[01/24 03:59:39    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:59:39    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:59:39    678s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2341.5M, EPOCH TIME: 1706061579.797807
[01/24 03:59:39    678s] Max number of tech site patterns supported in site array is 256.
[01/24 03:59:39    678s] Core basic site is CoreSite
[01/24 03:59:39    678s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2341.5M, EPOCH TIME: 1706061579.825956
[01/24 03:59:39    678s] After signature check, allow fast init is false, keep pre-filter is true.
[01/24 03:59:39    678s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/24 03:59:39    678s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2341.5M, EPOCH TIME: 1706061579.827558
[01/24 03:59:39    678s] SiteArray: non-trimmed site array dimensions = 114 x 996
[01/24 03:59:39    678s] SiteArray: use 585,728 bytes
[01/24 03:59:39    678s] SiteArray: current memory after site array memory allocation 2341.5M
[01/24 03:59:39    678s] SiteArray: FP blocked sites are writable
[01/24 03:59:39    678s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 03:59:39    678s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2341.5M, EPOCH TIME: 1706061579.830572
[01/24 03:59:39    678s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2341.5M, EPOCH TIME: 1706061579.830719
[01/24 03:59:39    678s] SiteArray: number of non floorplan blocked sites for llg default is 113544
[01/24 03:59:39    678s] Atter site array init, number of instance map data is 0.
[01/24 03:59:39    678s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.035, MEM:2341.5M, EPOCH TIME: 1706061579.832711
[01/24 03:59:39    678s] 
[01/24 03:59:39    678s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:59:39    678s] OPERPROF:     Starting CMU at level 3, MEM:2341.5M, EPOCH TIME: 1706061579.834872
[01/24 03:59:39    678s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2341.5M, EPOCH TIME: 1706061579.836100
[01/24 03:59:39    678s] 
[01/24 03:59:39    678s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 03:59:39    678s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.041, MEM:2341.5M, EPOCH TIME: 1706061579.837375
[01/24 03:59:39    678s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2341.5M, EPOCH TIME: 1706061579.837458
[01/24 03:59:39    678s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2341.5M, EPOCH TIME: 1706061579.837523
[01/24 03:59:39    678s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2341.5MB).
[01/24 03:59:39    678s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.058, MEM:2341.5M, EPOCH TIME: 1706061579.841565
[01/24 03:59:39    678s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2341.5M, EPOCH TIME: 1706061579.841654
[01/24 03:59:39    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 03:59:39    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:59:39    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:59:39    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:59:39    678s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.043, MEM:2296.5M, EPOCH TIME: 1706061579.884436
[01/24 03:59:39    678s] Effort level <high> specified for reg2reg path_group
[01/24 03:59:40    678s] Effort level <high> specified for reg2cgate path_group
[01/24 03:59:40    678s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[01/24 03:59:40    678s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1693.8M, totSessionCpu=0:11:19 **
[01/24 03:59:40    678s] Existing Dirty Nets : 0
[01/24 03:59:40    678s] New Signature Flow (optDesignCheckOptions) ....
[01/24 03:59:40    678s] #Taking db snapshot
[01/24 03:59:40    678s] #Taking db snapshot ... done
[01/24 03:59:40    678s] OPERPROF: Starting checkPlace at level 1, MEM:2298.5M, EPOCH TIME: 1706061580.152072
[01/24 03:59:40    678s] Processing tracks to init pin-track alignment.
[01/24 03:59:40    678s] z: 2, totalTracks: 1
[01/24 03:59:40    678s] z: 4, totalTracks: 1
[01/24 03:59:40    678s] z: 6, totalTracks: 1
[01/24 03:59:40    678s] z: 8, totalTracks: 1
[01/24 03:59:40    678s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 03:59:40    678s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2298.5M, EPOCH TIME: 1706061580.158264
[01/24 03:59:40    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:59:40    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:59:40    678s] 
[01/24 03:59:40    678s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:59:40    678s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2298.5M, EPOCH TIME: 1706061580.190421
[01/24 03:59:40    678s] Begin checking placement ... (start mem=2298.5M, init mem=2298.5M)
[01/24 03:59:40    678s] Begin checking exclusive groups violation ...
[01/24 03:59:40    678s] There are 0 groups to check, max #box is 0, total #box is 0
[01/24 03:59:40    678s] Finished checking exclusive groups violations. Found 0 Vio.
[01/24 03:59:40    678s] 
[01/24 03:59:40    678s] Running CheckPlace using 1 thread in normal mode...
[01/24 03:59:40    678s] 
[01/24 03:59:40    678s] ...checkPlace normal is done!
[01/24 03:59:40    678s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2298.5M, EPOCH TIME: 1706061580.325990
[01/24 03:59:40    678s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.007, MEM:2298.5M, EPOCH TIME: 1706061580.332772
[01/24 03:59:40    678s] *info: Placed = 9183           (Fixed = 72)
[01/24 03:59:40    678s] *info: Unplaced = 0           
[01/24 03:59:40    678s] Placement Density:71.18%(27642/38832)
[01/24 03:59:40    678s] Placement Density (including fixed std cells):71.18%(27642/38832)
[01/24 03:59:40    678s] All LLGs are deleted
[01/24 03:59:40    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9183).
[01/24 03:59:40    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:59:40    678s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2298.5M, EPOCH TIME: 1706061580.336260
[01/24 03:59:40    678s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2298.5M, EPOCH TIME: 1706061580.336560
[01/24 03:59:40    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:59:40    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:59:40    678s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2298.5M)
[01/24 03:59:40    678s] OPERPROF: Finished checkPlace at level 1, CPU:0.190, REAL:0.186, MEM:2298.5M, EPOCH TIME: 1706061580.337877
[01/24 03:59:40    678s]  Initial DC engine is -> aae
[01/24 03:59:40    678s]  
[01/24 03:59:40    678s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[01/24 03:59:40    678s]  
[01/24 03:59:40    678s]  
[01/24 03:59:40    678s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[01/24 03:59:40    678s]  
[01/24 03:59:40    678s] Reset EOS DB
[01/24 03:59:40    678s] Ignoring AAE DB Resetting ...
[01/24 03:59:40    678s]  Set Options for AAE Based Opt flow 
[01/24 03:59:40    678s] *** optDesign -postRoute ***
[01/24 03:59:40    678s] DRC Margin: user margin 0.0; extra margin 0
[01/24 03:59:40    678s] Setup Target Slack: user slack 0
[01/24 03:59:40    678s] Hold Target Slack: user slack 0
[01/24 03:59:40    678s] All LLGs are deleted
[01/24 03:59:40    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:59:40    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:59:40    678s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2298.5M, EPOCH TIME: 1706061580.361903
[01/24 03:59:40    678s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2298.5M, EPOCH TIME: 1706061580.362191
[01/24 03:59:40    678s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2298.5M, EPOCH TIME: 1706061580.364714
[01/24 03:59:40    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:59:40    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:59:40    678s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2298.5M, EPOCH TIME: 1706061580.366472
[01/24 03:59:40    678s] Max number of tech site patterns supported in site array is 256.
[01/24 03:59:40    678s] Core basic site is CoreSite
[01/24 03:59:40    678s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2298.5M, EPOCH TIME: 1706061580.394321
[01/24 03:59:40    678s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 03:59:40    678s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 03:59:40    678s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2298.5M, EPOCH TIME: 1706061580.395895
[01/24 03:59:40    678s] Fast DP-INIT is on for default
[01/24 03:59:40    678s] Atter site array init, number of instance map data is 0.
[01/24 03:59:40    678s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2298.5M, EPOCH TIME: 1706061580.399491
[01/24 03:59:40    678s] 
[01/24 03:59:40    678s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 03:59:40    678s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:2298.5M, EPOCH TIME: 1706061580.402489
[01/24 03:59:40    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 03:59:40    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 03:59:40    678s] Multi-VT timing optimization disabled based on library information.
[01/24 03:59:40    678s] 
[01/24 03:59:40    678s] TimeStamp Deleting Cell Server Begin ...
[01/24 03:59:40    678s] Deleting Lib Analyzer.
[01/24 03:59:40    678s] 
[01/24 03:59:40    678s] TimeStamp Deleting Cell Server End ...
[01/24 03:59:40    678s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/24 03:59:40    678s] 
[01/24 03:59:40    678s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 03:59:40    678s] Summary for sequential cells identification: 
[01/24 03:59:40    678s]   Identified SBFF number: 104
[01/24 03:59:40    678s]   Identified MBFF number: 0
[01/24 03:59:40    678s]   Identified SB Latch number: 0
[01/24 03:59:40    678s]   Identified MB Latch number: 0
[01/24 03:59:40    678s]   Not identified SBFF number: 16
[01/24 03:59:40    678s]   Not identified MBFF number: 0
[01/24 03:59:40    678s]   Not identified SB Latch number: 0
[01/24 03:59:40    678s]   Not identified MB Latch number: 0
[01/24 03:59:40    678s]   Number of sequential cells which are not FFs: 32
[01/24 03:59:40    678s]  Visiting view : default_emulate_view
[01/24 03:59:40    678s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 03:59:40    678s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:59:40    678s]  Visiting view : default_emulate_view
[01/24 03:59:40    678s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 03:59:40    678s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 03:59:40    678s] TLC MultiMap info (StdDelay):
[01/24 03:59:40    678s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 03:59:40    678s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 03:59:40    678s]  Setting StdDelay to: 38ps
[01/24 03:59:40    678s] 
[01/24 03:59:40    678s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 03:59:40    678s] 
[01/24 03:59:40    678s] TimeStamp Deleting Cell Server Begin ...
[01/24 03:59:40    678s] 
[01/24 03:59:40    678s] TimeStamp Deleting Cell Server End ...
[01/24 03:59:40    678s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:11:18.9/0:41:20.1 (0.3), mem = 2296.5M
[01/24 03:59:40    678s] 
[01/24 03:59:40    678s] =============================================================================================
[01/24 03:59:40    678s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.35-s114_1
[01/24 03:59:40    678s] =============================================================================================
[01/24 03:59:40    678s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 03:59:40    678s] ---------------------------------------------------------------------------------------------
[01/24 03:59:40    678s] [ CellServerInit         ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.7
[01/24 03:59:40    678s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:59:40    678s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 03:59:40    678s] [ CheckPlace             ]      1   0:00:00.2  (  17.3 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 03:59:40    678s] [ MISC                   ]          0:00:00.9  (  81.3 % )     0:00:00.9 /  0:00:00.9    1.0
[01/24 03:59:40    678s] ---------------------------------------------------------------------------------------------
[01/24 03:59:40    678s]  InitOpt #1 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[01/24 03:59:40    678s] ---------------------------------------------------------------------------------------------
[01/24 03:59:40    678s] 
[01/24 03:59:40    678s] ** INFO : this run is activating 'postRoute' automaton
[01/24 03:59:40    678s] **INFO: flowCheckPoint #1 InitialSummary
[01/24 03:59:40    678s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[01/24 03:59:40    679s] ### Net info: total nets: 10362
[01/24 03:59:40    679s] ### Net info: dirty nets: 0
[01/24 03:59:40    679s] ### Net info: marked as disconnected nets: 0
[01/24 03:59:40    679s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/24 03:59:40    679s] #num needed restored net=0
[01/24 03:59:40    679s] #need_extraction net=0 (total=10362)
[01/24 03:59:40    679s] ### Net info: fully routed nets: 10122
[01/24 03:59:40    679s] ### Net info: trivial (< 2 pins) nets: 240
[01/24 03:59:40    679s] ### Net info: unrouted nets: 0
[01/24 03:59:40    679s] ### Net info: re-extraction nets: 0
[01/24 03:59:40    679s] ### Net info: ignored nets: 0
[01/24 03:59:40    679s] ### Net info: skip routing nets: 0
[01/24 03:59:40    679s] ### import design signature (63): route=1667992610 fixed_route=1667992610 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1644357463 dirty_area=0 del_dirty_area=0 cell=623415938 placement=1332228734 pin_access=1924618208 inst_pattern=1
[01/24 03:59:40    679s] #Extract in post route mode
[01/24 03:59:40    679s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[01/24 03:59:40    679s] #Fast data preparation for tQuantus.
[01/24 03:59:40    679s] #Start routing data preparation on Wed Jan 24 03:59:40 2024
[01/24 03:59:40    679s] #
[01/24 03:59:41    679s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/24 03:59:41    679s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 03:59:41    679s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 03:59:41    679s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 03:59:41    679s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 03:59:41    679s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 03:59:41    679s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 03:59:41    679s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 03:59:41    679s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 03:59:41    679s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/24 03:59:41    679s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/24 03:59:41    679s] #Regenerating Ggrids automatically.
[01/24 03:59:41    679s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/24 03:59:41    679s] #Using automatically generated G-grids.
[01/24 03:59:41    679s] #Done routing data preparation.
[01/24 03:59:41    679s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1688.93 (MB), peak = 1914.88 (MB)
[01/24 03:59:41    679s] #Start routing data preparation on Wed Jan 24 03:59:41 2024
[01/24 03:59:41    679s] #
[01/24 03:59:41    679s] #Minimum voltage of a net in the design = 0.000.
[01/24 03:59:41    679s] #Maximum voltage of a net in the design = 0.900.
[01/24 03:59:41    679s] #Voltage range [0.000 - 0.900] has 10229 nets.
[01/24 03:59:41    679s] #Voltage range [0.000 - 0.000] has 132 nets.
[01/24 03:59:41    679s] #Voltage range [0.900 - 0.900] has 1 net.
[01/24 03:59:41    679s] #Build and mark too close pins for the same net.
[01/24 03:59:41    679s] #Regenerating Ggrids automatically.
[01/24 03:59:41    679s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/24 03:59:41    679s] #Using automatically generated G-grids.
[01/24 03:59:41    679s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/24 03:59:43    681s] #Done routing data preparation.
[01/24 03:59:43    681s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1733.75 (MB), peak = 1914.88 (MB)
[01/24 03:59:43    681s] #
[01/24 03:59:43    681s] #Start tQuantus RC extraction...
[01/24 03:59:43    681s] #Start building rc corner(s)...
[01/24 03:59:43    681s] #Number of RC Corner = 1
[01/24 03:59:43    681s] #Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
[01/24 03:59:43    681s] #METAL_1 -> Metal1 (1)
[01/24 03:59:43    681s] #METAL_2 -> Metal2 (2)
[01/24 03:59:43    681s] #METAL_3 -> Metal3 (3)
[01/24 03:59:43    681s] #METAL_4 -> Metal4 (4)
[01/24 03:59:43    681s] #METAL_5 -> Metal5 (5)
[01/24 03:59:43    681s] #METAL_6 -> Metal6 (6)
[01/24 03:59:43    681s] #METAL_7 -> Metal7 (7)
[01/24 03:59:43    681s] #METAL_8 -> Metal8 (8)
[01/24 03:59:43    681s] #METAL_9 -> Metal9 (9)
[01/24 03:59:43    681s] #METAL_10 -> Metal10 (10)
[01/24 03:59:43    681s] #METAL_11 -> Metal11 (11)
[01/24 03:59:43    681s] #SADV-On
[01/24 03:59:43    681s] # Corner(s) : 
[01/24 03:59:43    681s] #default_emulate_rc_corner [125.00]
[01/24 03:59:44    682s] # Corner id: 0
[01/24 03:59:44    682s] # Layout Scale: 1.000000
[01/24 03:59:44    682s] # Has Metal Fill model: yes
[01/24 03:59:44    682s] # Temperature was set
[01/24 03:59:44    682s] # Temperature : 125.000000
[01/24 03:59:44    682s] # Ref. Temp   : 25.000000
[01/24 03:59:44    682s] #SADV-Off
[01/24 03:59:44    682s] #total pattern=286 [11, 792]
[01/24 03:59:44    682s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[01/24 03:59:44    682s] #found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[01/24 03:59:44    682s] #found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
[01/24 03:59:44    682s] #number model r/c [1,1] [11,792] read
[01/24 03:59:44    682s] #0 rcmodel(s) requires rebuild
[01/24 03:59:44    682s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1735.64 (MB), peak = 1914.88 (MB)
[01/24 03:59:44    682s] #Finish check_net_pin_list step Enter extract
[01/24 03:59:44    682s] #Start init net ripin tree building
[01/24 03:59:44    682s] #Finish init net ripin tree building
[01/24 03:59:44    682s] #Cpu time = 00:00:00
[01/24 03:59:44    682s] #Elapsed time = 00:00:00
[01/24 03:59:44    682s] #Increased memory = 0.00 (MB)
[01/24 03:59:44    682s] #Total memory = 1735.64 (MB)
[01/24 03:59:44    682s] #Peak memory = 1914.88 (MB)
[01/24 03:59:44    682s] #begin processing metal fill model file
[01/24 03:59:44    682s] #end processing metal fill model file
[01/24 03:59:44    682s] #Length limit = 200 pitches
[01/24 03:59:44    682s] #opt mode = 2
[01/24 03:59:44    682s] #Finish check_net_pin_list step Fix net pin list
[01/24 03:59:44    682s] #Start generate extraction boxes.
[01/24 03:59:44    682s] #
[01/24 03:59:44    682s] #Extract using 30 x 30 Hboxes
[01/24 03:59:44    682s] #4x4 initial hboxes
[01/24 03:59:44    682s] #Use area based hbox pruning.
[01/24 03:59:44    682s] #0/0 hboxes pruned.
[01/24 03:59:44    682s] #Complete generating extraction boxes.
[01/24 03:59:44    682s] #Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
[01/24 03:59:44    682s] #Process 0 special clock nets for rc extraction
[01/24 03:59:44    682s] #Total 10120 nets were built. 171 nodes added to break long wires. 0 net(s) have incomplete routes.
[01/24 03:59:50    688s] #Run Statistics for Extraction:
[01/24 03:59:50    688s] #   Cpu time = 00:00:06, elapsed time = 00:00:06 .
[01/24 03:59:50    688s] #   Increased memory =    71.07 (MB), total memory =  1806.77 (MB), peak memory =  1914.88 (MB)
[01/24 03:59:50    688s] #Register nets and terms for rcdb /tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3egRyC.rcdb.d
[01/24 03:59:50    689s] #Finish registering nets and terms for rcdb.
[01/24 03:59:50    689s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1757.10 (MB), peak = 1914.88 (MB)
[01/24 03:59:50    689s] #RC Statistics: 55088 Res, 30459 Ground Cap, 9226 XCap (Edge to Edge)
[01/24 03:59:50    689s] #RC V/H edge ratio: 0.43, Avg V/H Edge Length: 3766.79 (29235), Avg L-Edge Length: 8421.00 (17152)
[01/24 03:59:50    689s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3egRyC.rcdb.d.
[01/24 03:59:50    689s] #Start writing RC data.
[01/24 03:59:51    689s] #Finish writing RC data
[01/24 03:59:51    689s] #Finish writing rcdb with 65393 nodes, 55273 edges, and 18722 xcaps
[01/24 03:59:51    689s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1753.42 (MB), peak = 1914.88 (MB)
[01/24 03:59:51    689s] Restoring parasitic data from file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3egRyC.rcdb.d' ...
[01/24 03:59:51    689s] Opening parasitic data file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3egRyC.rcdb.d' for reading (mem: 2360.617M)
[01/24 03:59:51    689s] Reading RCDB with compressed RC data.
[01/24 03:59:51    689s] Opening parasitic data file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3egRyC.rcdb.d' for content verification (mem: 2360.617M)
[01/24 03:59:51    689s] Reading RCDB with compressed RC data.
[01/24 03:59:51    689s] Closing parasitic data file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3egRyC.rcdb.d': 0 access done (mem: 2360.617M)
[01/24 03:59:51    689s] Closing parasitic data file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3egRyC.rcdb.d': 0 access done (mem: 2360.617M)
[01/24 03:59:51    689s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2360.617M)
[01/24 03:59:51    689s] Following multi-corner parasitics specified:
[01/24 03:59:51    689s] 	/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3egRyC.rcdb.d (rcdb)
[01/24 03:59:51    689s] Opening parasitic data file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3egRyC.rcdb.d' for reading (mem: 2360.617M)
[01/24 03:59:51    689s] Reading RCDB with compressed RC data.
[01/24 03:59:51    689s] 		Cell picorv32 has rcdb /tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3egRyC.rcdb.d specified
[01/24 03:59:51    689s] Cell picorv32, hinst 
[01/24 03:59:51    689s] processing rcdb (/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3egRyC.rcdb.d) for hinst (top) of cell (picorv32);
[01/24 03:59:51    689s] Closing parasitic data file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3egRyC.rcdb.d': 0 access done (mem: 2360.617M)
[01/24 03:59:51    689s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2360.617M)
[01/24 03:59:51    689s] Opening parasitic data file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/picorv32_28723_aiXgKz.rcdb.d/picorv32.rcdb.d' for reading (mem: 2360.617M)
[01/24 03:59:51    689s] Reading RCDB with compressed RC data.
[01/24 03:59:51    689s] Closing parasitic data file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/picorv32_28723_aiXgKz.rcdb.d/picorv32.rcdb.d': 0 access done (mem: 2353.355M)
[01/24 03:59:51    689s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=2353.355M)
[01/24 03:59:51    689s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 2353.355M)
[01/24 03:59:51    689s] #
[01/24 03:59:51    689s] #Restore RCDB.
[01/24 03:59:51    689s] #
[01/24 03:59:51    689s] #Complete tQuantus RC extraction.
[01/24 03:59:51    689s] #Cpu time = 00:00:08
[01/24 03:59:51    689s] #Elapsed time = 00:00:09
[01/24 03:59:51    689s] #Increased memory = 19.87 (MB)
[01/24 03:59:51    689s] #Total memory = 1753.62 (MB)
[01/24 03:59:51    689s] #Peak memory = 1914.88 (MB)
[01/24 03:59:51    689s] #
[01/24 03:59:51    690s] #171 inserted nodes are removed
[01/24 03:59:51    690s] ### export design design signature (65): route=690973246 fixed_route=690973246 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1640827374 dirty_area=0 del_dirty_area=0 cell=623415938 placement=1332228734 pin_access=1924618208 inst_pattern=1
[01/24 03:59:52    690s] #	no debugging net set
[01/24 03:59:52    690s] ### import design signature (66): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1924618208 inst_pattern=1
[01/24 03:59:52    690s] #Start Inst Signature in MT(0)
[01/24 03:59:52    690s] #Start Net Signature in MT(45613591)
[01/24 03:59:52    690s] #Calculate SNet Signature in MT (100029873)
[01/24 03:59:52    690s] #Run time and memory report for RC extraction:
[01/24 03:59:52    690s] #RC extraction running on  Xeon 2.10GHz 28160KB Cache 12CPU.
[01/24 03:59:52    690s] #Run Statistics for snet signature:
[01/24 03:59:52    690s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/24 03:59:52    690s] #   Increased memory =     0.01 (MB), total memory =  1702.40 (MB), peak memory =  1914.88 (MB)
[01/24 03:59:52    690s] #Run Statistics for Net Final Signature:
[01/24 03:59:52    690s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/24 03:59:52    690s] #   Increased memory =     0.00 (MB), total memory =  1702.39 (MB), peak memory =  1914.88 (MB)
[01/24 03:59:52    690s] #Run Statistics for Net launch:
[01/24 03:59:52    690s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/24 03:59:52    690s] #   Increased memory =     0.00 (MB), total memory =  1702.39 (MB), peak memory =  1914.88 (MB)
[01/24 03:59:52    690s] #Run Statistics for Net init_dbsNet_slist:
[01/24 03:59:52    690s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/24 03:59:52    690s] #   Increased memory =     0.00 (MB), total memory =  1702.38 (MB), peak memory =  1914.88 (MB)
[01/24 03:59:52    690s] #Run Statistics for net signature:
[01/24 03:59:52    690s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/24 03:59:52    690s] #   Increased memory =     0.02 (MB), total memory =  1702.39 (MB), peak memory =  1914.88 (MB)
[01/24 03:59:52    690s] #Run Statistics for inst signature:
[01/24 03:59:52    690s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/24 03:59:52    690s] #   Increased memory =    -0.04 (MB), total memory =  1702.38 (MB), peak memory =  1914.88 (MB)
[01/24 03:59:52    690s] Opening parasitic data file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/picorv32_28723_aiXgKz.rcdb.d/picorv32.rcdb.d' for reading (mem: 2302.352M)
[01/24 03:59:52    690s] Reading RCDB with compressed RC data.
[01/24 03:59:52    690s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2297.1M)
[01/24 03:59:52    690s] AAE DB initialization (MEM=2335.25 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/24 03:59:52    690s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:11:30.6/0:41:32.0 (0.3), mem = 2335.2M
[01/24 03:59:52    690s] AAE_INFO: switching -siAware from true to false ...
[01/24 03:59:52    690s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[01/24 03:59:52    691s] Starting delay calculation for Hold views
[01/24 03:59:52    691s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/24 03:59:52    691s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[01/24 03:59:53    691s] AAE DB initialization (MEM=2335.25 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/24 03:59:53    691s] #################################################################################
[01/24 03:59:53    691s] # Design Stage: PostRoute
[01/24 03:59:53    691s] # Design Name: picorv32
[01/24 03:59:53    691s] # Design Mode: 45nm
[01/24 03:59:53    691s] # Analysis Mode: MMMC OCV 
[01/24 03:59:53    691s] # Parasitics Mode: SPEF/RCDB 
[01/24 03:59:53    691s] # Signoff Settings: SI Off 
[01/24 03:59:53    691s] #################################################################################
[01/24 03:59:53    691s] Calculate late delays in OCV mode...
[01/24 03:59:53    691s] Calculate early delays in OCV mode...
[01/24 03:59:53    691s] Topological Sorting (REAL = 0:00:00.0, MEM = 2335.2M, InitMEM = 2335.2M)
[01/24 03:59:53    691s] Start delay calculation (fullDC) (1 T). (MEM=2335.25)
[01/24 03:59:53    691s] Start AAE Lib Loading. (MEM=2354.97)
[01/24 03:59:53    691s] End AAE Lib Loading. (MEM=2374.05 CPU=0:00:00.0 Real=0:00:00.0)
[01/24 03:59:53    691s] End AAE Lib Interpolated Model. (MEM=2374.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:59:54    692s] Total number of fetched objects 10208
[01/24 03:59:54    693s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 03:59:54    693s] End delay calculation. (MEM=2411.79 CPU=0:00:01.4 REAL=0:00:01.0)
[01/24 03:59:54    693s] End delay calculation (fullDC). (MEM=2375.18 CPU=0:00:01.7 REAL=0:00:01.0)
[01/24 03:59:54    693s] *** CDM Built up (cpu=0:00:01.8  real=0:00:01.0  mem= 2375.2M) ***
[01/24 03:59:55    693s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:11:34 mem=2399.2M)
[01/24 03:59:55    693s] Done building cte hold timing graph (HoldAware) cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:11:34 mem=2399.2M ***
[01/24 03:59:55    693s] AAE_INFO: switching -siAware from false to true ...
[01/24 03:59:55    694s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[01/24 03:59:56    694s] Starting delay calculation for Setup views
[01/24 03:59:56    694s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/24 03:59:56    694s] AAE_INFO: resetNetProps viewIdx 0 
[01/24 03:59:56    694s] Starting SI iteration 1 using Infinite Timing Windows
[01/24 03:59:56    694s] #################################################################################
[01/24 03:59:56    694s] # Design Stage: PostRoute
[01/24 03:59:56    694s] # Design Name: picorv32
[01/24 03:59:56    694s] # Design Mode: 45nm
[01/24 03:59:56    694s] # Analysis Mode: MMMC OCV 
[01/24 03:59:56    694s] # Parasitics Mode: SPEF/RCDB 
[01/24 03:59:56    694s] # Signoff Settings: SI On 
[01/24 03:59:56    694s] #################################################################################
[01/24 03:59:56    694s] AAE_INFO: 1 threads acquired from CTE.
[01/24 03:59:56    694s] Setting infinite Tws ...
[01/24 03:59:56    694s] First Iteration Infinite Tw... 
[01/24 03:59:56    694s] Calculate early delays in OCV mode...
[01/24 03:59:56    694s] Calculate late delays in OCV mode...
[01/24 03:59:56    694s] Topological Sorting (REAL = 0:00:00.0, MEM = 2370.7M, InitMEM = 2370.7M)
[01/24 03:59:56    694s] Start delay calculation (fullDC) (1 T). (MEM=2370.71)
[01/24 03:59:56    694s] End AAE Lib Interpolated Model. (MEM=2382.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 03:59:59    697s] Total number of fetched objects 10208
[01/24 03:59:59    697s] AAE_INFO-618: Total number of nets in the design is 10362,  99.4 percent of the nets selected for SI analysis
[01/24 03:59:59    697s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 03:59:59    697s] End delay calculation. (MEM=2371.58 CPU=0:00:02.9 REAL=0:00:03.0)
[01/24 03:59:59    697s] End delay calculation (fullDC). (MEM=2371.58 CPU=0:00:03.1 REAL=0:00:03.0)
[01/24 03:59:59    697s] *** CDM Built up (cpu=0:00:03.2  real=0:00:03.0  mem= 2371.6M) ***
[01/24 04:00:00    698s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2395.6M)
[01/24 04:00:00    698s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/24 04:00:00    698s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2395.6M)
[01/24 04:00:00    698s] 
[01/24 04:00:00    698s] Executing IPO callback for view pruning ..
[01/24 04:00:00    698s] Starting SI iteration 2
[01/24 04:00:00    698s] Calculate early delays in OCV mode...
[01/24 04:00:00    698s] Calculate late delays in OCV mode...
[01/24 04:00:00    698s] Start delay calculation (fullDC) (1 T). (MEM=2337.7)
[01/24 04:00:00    698s] End AAE Lib Interpolated Model. (MEM=2337.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 04:00:00    698s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 36. 
[01/24 04:00:00    698s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10208. 
[01/24 04:00:00    698s] Total number of fetched objects 10208
[01/24 04:00:00    698s] AAE_INFO-618: Total number of nets in the design is 10362,  0.7 percent of the nets selected for SI analysis
[01/24 04:00:00    698s] End delay calculation. (MEM=2382.39 CPU=0:00:00.1 REAL=0:00:00.0)
[01/24 04:00:00    698s] End delay calculation (fullDC). (MEM=2382.39 CPU=0:00:00.2 REAL=0:00:00.0)
[01/24 04:00:00    698s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2382.4M) ***
[01/24 04:00:01    699s] *** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:05.0 totSessionCpu=0:11:40 mem=2406.4M)
[01/24 04:00:01    699s] End AAE Lib Interpolated Model. (MEM=2406.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 04:00:01    699s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2406.4M, EPOCH TIME: 1706061601.404617
[01/24 04:00:01    699s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:01    699s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:01    699s] 
[01/24 04:00:01    699s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 04:00:01    699s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2406.4M, EPOCH TIME: 1706061601.438714
[01/24 04:00:01    699s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 04:00:01    699s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:01    699s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.062  |  2.720  |  4.026  |  2.062  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (2)       |   -0.006   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2421.7M, EPOCH TIME: 1706061601.748180
[01/24 04:00:01    699s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:01    699s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:01    700s] 
[01/24 04:00:01    700s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 04:00:01    700s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2421.7M, EPOCH TIME: 1706061601.781049
[01/24 04:00:01    700s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 04:00:01    700s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:01    700s] Density: 71.183%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:09.4/0:00:09.4 (1.0), totSession cpu/real = 0:11:40.0/0:41:41.4 (0.3), mem = 2421.7M
[01/24 04:00:01    700s] 
[01/24 04:00:01    700s] =============================================================================================
[01/24 04:00:01    700s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.35-s114_1
[01/24 04:00:01    700s] =============================================================================================
[01/24 04:00:01    700s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 04:00:01    700s] ---------------------------------------------------------------------------------------------
[01/24 04:00:01    700s] [ ViewPruning            ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[01/24 04:00:01    700s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 04:00:01    700s] [ DrvReport              ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 04:00:01    700s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.3    1.0
[01/24 04:00:01    700s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 04:00:01    700s] [ TimingUpdate           ]      3   0:00:02.5  (  26.7 % )     0:00:07.6 /  0:00:07.6    1.0
[01/24 04:00:01    700s] [ FullDelayCalc          ]      3   0:00:05.1  (  54.0 % )     0:00:05.1 /  0:00:05.1    1.0
[01/24 04:00:01    700s] [ TimingReport           ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 04:00:01    700s] [ MISC                   ]          0:00:01.2  (  12.4 % )     0:00:01.2 /  0:00:01.2    1.0
[01/24 04:00:01    700s] ---------------------------------------------------------------------------------------------
[01/24 04:00:01    700s]  BuildHoldData #1 TOTAL             0:00:09.4  ( 100.0 % )     0:00:09.4 /  0:00:09.4    1.0
[01/24 04:00:01    700s] ---------------------------------------------------------------------------------------------
[01/24 04:00:01    700s] 
[01/24 04:00:01    700s] **optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1770.2M, totSessionCpu=0:11:40 **
[01/24 04:00:01    700s] OPTC: m1 20.0 20.0
[01/24 04:00:01    700s] Setting latch borrow mode to budget during optimization.
[01/24 04:00:02    700s] Info: Done creating the CCOpt slew target map.
[01/24 04:00:02    700s] **INFO: flowCheckPoint #2 OptimizationPass1
[01/24 04:00:02    700s] Glitch fixing enabled
[01/24 04:00:02    700s] *** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 0:11:40.8/0:41:42.2 (0.3), mem = 2379.7M
[01/24 04:00:02    700s] Running CCOpt-PRO on entire clock network
[01/24 04:00:02    700s] Net route status summary:
[01/24 04:00:02    700s]   Clock:        73 (unrouted=0, trialRouted=0, noStatus=0, routed=73, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 04:00:02    700s]   Non-clock: 10289 (unrouted=240, trialRouted=0, noStatus=0, routed=10049, fixed=0, [crossesIlmBoundary=0, tooFewTerms=240, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 04:00:02    700s] Clock tree cells fixed by user: 0 out of 72 (0%)
[01/24 04:00:02    700s] PRO...
[01/24 04:00:02    700s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[01/24 04:00:02    700s] Initializing clock structures...
[01/24 04:00:02    700s]   Creating own balancer
[01/24 04:00:02    700s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[01/24 04:00:02    700s]   Removing CTS place status from clock tree and sinks.
[01/24 04:00:02    700s]   Removed CTS place status from 72 clock cells (out of 74 ) and 0 clock sinks (out of 0 ).
[01/24 04:00:02    700s]   Initializing legalizer
[01/24 04:00:02    700s]   Using cell based legalization.
[01/24 04:00:02    700s]   Leaving CCOpt scope - Initializing placement interface...
[01/24 04:00:02    700s] OPERPROF: Starting DPlace-Init at level 1, MEM:2379.7M, EPOCH TIME: 1706061602.605333
[01/24 04:00:02    700s] Processing tracks to init pin-track alignment.
[01/24 04:00:02    700s] z: 2, totalTracks: 1
[01/24 04:00:02    700s] z: 4, totalTracks: 1
[01/24 04:00:02    700s] z: 6, totalTracks: 1
[01/24 04:00:02    700s] z: 8, totalTracks: 1
[01/24 04:00:02    700s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 04:00:02    700s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2379.7M, EPOCH TIME: 1706061602.614788
[01/24 04:00:02    700s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:02    700s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:02    700s] 
[01/24 04:00:02    700s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 04:00:02    700s] 
[01/24 04:00:02    700s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 04:00:02    700s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.038, MEM:2379.7M, EPOCH TIME: 1706061602.653220
[01/24 04:00:02    700s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2379.7M, EPOCH TIME: 1706061602.653340
[01/24 04:00:02    700s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2379.7M, EPOCH TIME: 1706061602.653407
[01/24 04:00:02    700s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2379.7MB).
[01/24 04:00:02    700s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2379.7M, EPOCH TIME: 1706061602.654991
[01/24 04:00:02    700s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 04:00:02    700s] (I)      Default pattern map key = picorv32_default.
[01/24 04:00:02    700s] (I)      Load db... (mem=2379.7M)
[01/24 04:00:02    700s] (I)      Read data from FE... (mem=2379.7M)
[01/24 04:00:02    700s] (I)      Number of ignored instance 0
[01/24 04:00:02    700s] (I)      Number of inbound cells 0
[01/24 04:00:02    700s] (I)      Number of opened ILM blockages 0
[01/24 04:00:02    700s] (I)      Number of instances temporarily fixed by detailed placement 1961
[01/24 04:00:02    700s] (I)      numMoveCells=7222, numMacros=0  numPads=409  numMultiRowHeightInsts=0
[01/24 04:00:02    700s] (I)      cell height: 3420, count: 9183
[01/24 04:00:02    700s] (I)      Read rows... (mem=2381.8M)
[01/24 04:00:02    700s] (I)      Reading non-standard rows with height 6840
[01/24 04:00:02    700s] (I)      Done Read rows (cpu=0.000s, mem=2381.8M)
[01/24 04:00:02    700s] (I)      Done Read data from FE (cpu=0.010s, mem=2381.8M)
[01/24 04:00:02    700s] (I)      Done Load db (cpu=0.010s, mem=2381.8M)
[01/24 04:00:02    700s] (I)      Constructing placeable region... (mem=2381.8M)
[01/24 04:00:02    700s] (I)      Constructing bin map
[01/24 04:00:02    700s] (I)      Initialize bin information with width=34200 height=34200
[01/24 04:00:02    700s] (I)      Done constructing bin map
[01/24 04:00:02    700s] (I)      Compute region effective width... (mem=2381.8M)
[01/24 04:00:02    700s] (I)      Done Compute region effective width (cpu=0.000s, mem=2381.8M)
[01/24 04:00:02    700s] (I)      Done Constructing placeable region (cpu=0.000s, mem=2381.8M)
[01/24 04:00:02    700s]   Legalizer reserving space for clock trees
[01/24 04:00:02    700s]   Accumulated time to calculate placeable region: 0
[01/24 04:00:02    700s]   Accumulated time to calculate placeable region: 0
[01/24 04:00:02    700s]   Accumulated time to calculate placeable region: 0
[01/24 04:00:02    700s]   Accumulated time to calculate placeable region: 0
[01/24 04:00:02    700s]   Accumulated time to calculate placeable region: 0
[01/24 04:00:02    700s]   Accumulated time to calculate placeable region: 0
[01/24 04:00:02    700s]   Accumulated time to calculate placeable region: 0
[01/24 04:00:02    700s]   Accumulated time to calculate placeable region: 0
[01/24 04:00:02    700s]   Accumulated time to calculate placeable region: 0
[01/24 04:00:02    700s]   Reconstructing clock tree datastructures, skew aware...
[01/24 04:00:02    700s]     Validating CTS configuration...
[01/24 04:00:02    700s]     Checking module port directions...
[01/24 04:00:02    700s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 04:00:02    700s]     Non-default CCOpt properties:
[01/24 04:00:02    700s]       Public non-default CCOpt properties:
[01/24 04:00:02    700s]         adjacent_rows_legal: true (default: false)
[01/24 04:00:02    700s]         cannot_merge_reason is set for at least one object
[01/24 04:00:02    700s]         cell_density is set for at least one object
[01/24 04:00:02    700s]         cell_halo_rows: 0 (default: 1)
[01/24 04:00:02    700s]         cell_halo_sites: 0 (default: 4)
[01/24 04:00:02    700s]         route_type is set for at least one object
[01/24 04:00:02    700s]         source_driver is set for at least one object
[01/24 04:00:02    700s]         target_insertion_delay is set for at least one object
[01/24 04:00:02    700s]         target_max_trans is set for at least one object
[01/24 04:00:02    700s]         target_max_trans_sdc is set for at least one object
[01/24 04:00:02    700s]         target_skew is set for at least one object
[01/24 04:00:02    700s]         target_skew_wire is set for at least one object
[01/24 04:00:02    700s]       Private non-default CCOpt properties:
[01/24 04:00:02    700s]         allow_non_fterm_identical_swaps: 0 (default: true)
[01/24 04:00:02    700s]         clock_nets_detailed_routed: 1 (default: false)
[01/24 04:00:02    700s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[01/24 04:00:02    700s]         force_design_routing_status: 1 (default: auto)
[01/24 04:00:02    700s]         pro_enable_post_commit_delay_update: 1 (default: false)
[01/24 04:00:02    700s]     Route type trimming info:
[01/24 04:00:02    700s]       No route type modifications were made.
[01/24 04:00:02    700s] End AAE Lib Interpolated Model. (MEM=2384.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 04:00:02    700s]     Accumulated time to calculate placeable region: 0
[01/24 04:00:02    700s]     Accumulated time to calculate placeable region: 0
[01/24 04:00:02    700s] (I)      Initializing Steiner engine. 
[01/24 04:00:02    700s] (I)      ==================== Layers =====================
[01/24 04:00:02    700s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 04:00:02    700s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 04:00:02    700s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 04:00:02    700s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 04:00:02    700s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 04:00:02    700s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 04:00:02    700s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 04:00:02    700s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 04:00:02    700s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 04:00:02    700s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 04:00:02    700s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 04:00:02    700s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 04:00:02    700s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 04:00:02    700s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 04:00:02    700s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 04:00:02    700s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 04:00:02    700s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 04:00:02    700s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 04:00:02    700s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 04:00:02    700s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 04:00:02    700s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 04:00:02    700s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 04:00:02    700s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 04:00:02    700s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 04:00:02    700s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 04:00:02    700s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 04:00:02    700s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 04:00:02    700s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 04:00:02    700s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 04:00:02    700s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 04:00:02    700s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 04:00:02    700s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 04:00:02    700s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 04:00:02    700s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 04:00:02    700s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 04:00:02    700s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 04:00:02    700s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 04:00:02    700s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 04:00:02    700s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 04:00:02    700s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 04:00:02    700s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 04:00:02    701s]     Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 2 of 6 cells
[01/24 04:00:02    701s]     Original list had 6 cells:
[01/24 04:00:02    701s]     CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 BUFX2 
[01/24 04:00:02    701s]     New trimmed list has 4 cells:
[01/24 04:00:02    701s]     CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2 
[01/24 04:00:02    701s]     Accumulated time to calculate placeable region: 0
[01/24 04:00:02    701s]     Accumulated time to calculate placeable region: 0
[01/24 04:00:02    701s]     Accumulated time to calculate placeable region: 0
[01/24 04:00:02    701s]     Accumulated time to calculate placeable region: 0
[01/24 04:00:02    701s]     Accumulated time to calculate placeable region: 0
[01/24 04:00:02    701s]     Accumulated time to calculate placeable region: 0
[01/24 04:00:02    701s]     Accumulated time to calculate placeable region: 0
[01/24 04:00:02    701s]     Library trimming inverters in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 3 of 7 cells
[01/24 04:00:02    701s]     Original list had 7 cells:
[01/24 04:00:02    701s]     INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[01/24 04:00:02    701s]     New trimmed list has 4 cells:
[01/24 04:00:02    701s]     INVX3 INVX2 INVX1 INVXL 
[01/24 04:00:02    701s]     Accumulated time to calculate placeable region: 0
[01/24 04:00:02    701s]     Accumulated time to calculate placeable region: 0
[01/24 04:00:02    701s]     Accumulated time to calculate placeable region: 0
[01/24 04:00:02    701s]     Accumulated time to calculate placeable region: 0
[01/24 04:00:02    701s]     Accumulated time to calculate placeable region: 0
[01/24 04:00:02    701s]     Accumulated time to calculate placeable region: 0
[01/24 04:00:02    701s]     Accumulated time to calculate placeable region: 0
[01/24 04:00:02    701s]     Accumulated time to calculate placeable region: 0
[01/24 04:00:02    701s]     Accumulated time to calculate placeable region: 0
[01/24 04:00:02    701s]     Accumulated time to calculate placeable region: 0
[01/24 04:00:02    701s]     Accumulated time to calculate placeable region: 0
[01/24 04:00:03    701s]     Clock tree balancer configuration for clock_tree clk:
[01/24 04:00:03    701s]     Non-default CCOpt properties:
[01/24 04:00:03    701s]       Public non-default CCOpt properties:
[01/24 04:00:03    701s]         cell_density: 1 (default: 0.75)
[01/24 04:00:03    701s]         route_type (leaf): l_route_ccopt_autotrimmed (default: default)
[01/24 04:00:03    701s]         route_type (top): default_route_type_nonleaf (default: default)
[01/24 04:00:03    701s]         route_type (trunk): t_route_ccopt_autotrimmed (default: default)
[01/24 04:00:03    701s]         source_driver: BUFX2/A BUFX2/Y (default: )
[01/24 04:00:03    701s]       No private non-default CCOpt properties
[01/24 04:00:03    701s]     For power domain auto-default:
[01/24 04:00:03    701s]       Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
[01/24 04:00:03    701s]       Inverters:   {INVX3 INVX2 INVX1 INVXL}
[01/24 04:00:03    701s]       Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[01/24 04:00:03    701s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 38832.048um^2
[01/24 04:00:03    701s]     Top Routing info:
[01/24 04:00:03    701s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[01/24 04:00:03    701s]       Unshielded; Mask Constraint: 0; Source: route_type.
[01/24 04:00:03    701s]     Trunk Routing info:
[01/24 04:00:03    701s]       Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/24 04:00:03    701s]       Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
[01/24 04:00:03    701s]     Leaf Routing info:
[01/24 04:00:03    701s]       Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/24 04:00:03    701s]       Unshielded; Mask Constraint: 0; Source: route_type.
[01/24 04:00:03    701s]     For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
[01/24 04:00:03    701s]       Slew time target (leaf):    0.200ns
[01/24 04:00:03    701s]       Slew time target (trunk):   0.200ns
[01/24 04:00:03    701s]       Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
[01/24 04:00:03    701s]       Buffer unit delay: 0.142ns
[01/24 04:00:03    701s]       Buffer max distance: 145.732um
[01/24 04:00:03    701s]     Fastest wire driving cells and distances:
[01/24 04:00:03    701s]       Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=145.732um, saturatedSlew=0.145ns, speed=725.035um per ns, cellArea=16.427um^2 per 1000um}
[01/24 04:00:03    701s]       Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=95.292um, saturatedSlew=0.141ns, speed=724.929um per ns, cellArea=14.356um^2 per 1000um}
[01/24 04:00:03    701s]       Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=631.652um, saturatedSlew=0.147ns, speed=1570.102um per ns, cellArea=23.823um^2 per 1000um}
[01/24 04:00:03    701s]       Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=632.069um, saturatedSlew=0.147ns, speed=1571.529um per ns, cellArea=21.643um^2 per 1000um}
[01/24 04:00:03    701s]     
[01/24 04:00:03    701s]     
[01/24 04:00:03    701s]     Logic Sizing Table:
[01/24 04:00:03    701s]     
[01/24 04:00:03    701s]     ----------------------------------------------------------
[01/24 04:00:03    701s]     Cell    Instance count    Source    Eligible library cells
[01/24 04:00:03    701s]     ----------------------------------------------------------
[01/24 04:00:03    701s]       (empty table)
[01/24 04:00:03    701s]     ----------------------------------------------------------
[01/24 04:00:03    701s]     
[01/24 04:00:03    701s]     
[01/24 04:00:03    701s]     Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
[01/24 04:00:03    701s]       Sources:                     pin clk
[01/24 04:00:03    701s]       Total number of sinks:       1961
[01/24 04:00:03    701s]       Delay constrained sinks:     1961
[01/24 04:00:03    701s]       Constrains:                  default
[01/24 04:00:03    701s]       Non-leaf sinks:              0
[01/24 04:00:03    701s]       Ignore pins:                 0
[01/24 04:00:03    701s]      Timing corner default_emulate_delay_corner:both.late:
[01/24 04:00:03    701s]       Skew target:                 0.200ns
[01/24 04:00:03    701s]     Primary reporting skew groups are:
[01/24 04:00:03    701s]     skew_group clk/default_emulate_constraint_mode with 1961 clock sinks
[01/24 04:00:03    701s]     
[01/24 04:00:03    701s]     Clock DAG stats initial state:
[01/24 04:00:03    701s]       cell counts      : b=14, i=0, icg=58, dcg=0, l=0, total=72
[01/24 04:00:03    701s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 04:00:03    701s]       misc counts      : r=1, pp=0
[01/24 04:00:03    701s]       cell areas       : b=28.728um^2, i=0.000um^2, icg=403.560um^2, dcg=0.000um^2, l=0.000um^2, total=432.288um^2
[01/24 04:00:03    701s]       hp wire lengths  : top=0.000um, trunk=441.610um, leaf=5957.940um, total=6399.550um
[01/24 04:00:03    701s]     Clock DAG library cell distribution initial state {count}:
[01/24 04:00:03    701s]        Bufs: CLKBUFX4: 6 CLKBUFX3: 2 CLKBUFX2: 4 BUFX2: 2 
[01/24 04:00:03    701s]        ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 5 TLATNTSCAX3: 30 TLATNTSCAX2: 17 
[01/24 04:00:03    701s]     Clock DAG hash initial state: 1883032574093949325 4279480980929532895
[01/24 04:00:03    701s]     CTS services accumulated run-time stats initial state:
[01/24 04:00:03    701s]       delay calculator: calls=27560, total_wall_time=1.246s, mean_wall_time=0.045ms
[01/24 04:00:03    701s]       legalizer: calls=5412, total_wall_time=0.114s, mean_wall_time=0.021ms
[01/24 04:00:03    701s]       steiner router: calls=18344, total_wall_time=2.389s, mean_wall_time=0.130ms
[01/24 04:00:03    701s]     
[01/24 04:00:03    701s]     Distribution of half-perimeter wire length by ICG depth:
[01/24 04:00:03    701s]     
[01/24 04:00:03    701s]     ----------------------------------------------------------------------------
[01/24 04:00:03    701s]     Min ICG    Max ICG    Count    HPWL
[01/24 04:00:03    701s]     Depth      Depth               (um)
[01/24 04:00:03    701s]     ----------------------------------------------------------------------------
[01/24 04:00:03    701s]        0          0        69      [min=7, max=184, avg=87, sd=50, total=5986]
[01/24 04:00:03    701s]        0          1         3      [min=100, max=128, avg=117, sd=15, total=350]
[01/24 04:00:03    701s]        1          1         1      [min=164, max=164, avg=164, sd=0, total=164]
[01/24 04:00:03    701s]     ----------------------------------------------------------------------------
[01/24 04:00:03    701s]     
[01/24 04:00:03    701s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[01/24 04:00:03    701s]     Unshielded; Mask Constraint: 0; Source: route_type.
[01/24 04:00:03    701s]     
[01/24 04:00:03    701s]     Layer information for route type default_route_type_nonleaf:
[01/24 04:00:03    701s]     
[01/24 04:00:03    701s]     ----------------------------------------------------------------------
[01/24 04:00:03    701s]     Layer      Preferred    Route    Res.          Cap.          RC
[01/24 04:00:03    701s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/24 04:00:03    701s]     ----------------------------------------------------------------------
[01/24 04:00:03    701s]     Metal1     N            H          1.227         0.160         0.196
[01/24 04:00:03    701s]     Metal2     N            V          0.755         0.143         0.108
[01/24 04:00:03    701s]     Metal3     Y            H          0.755         0.151         0.114
[01/24 04:00:03    701s]     Metal4     Y            V          0.755         0.146         0.110
[01/24 04:00:03    701s]     Metal5     N            H          0.755         0.146         0.110
[01/24 04:00:03    701s]     Metal6     N            V          0.755         0.150         0.113
[01/24 04:00:03    701s]     Metal7     N            H          0.755         0.153         0.116
[01/24 04:00:03    701s]     Metal8     N            V          0.268         0.153         0.041
[01/24 04:00:03    701s]     Metal9     N            H          0.268         0.967         0.259
[01/24 04:00:03    701s]     Metal10    N            V          0.097         0.459         0.045
[01/24 04:00:03    701s]     Metal11    N            H          0.095         0.587         0.056
[01/24 04:00:03    701s]     ----------------------------------------------------------------------
[01/24 04:00:03    701s]     
[01/24 04:00:03    701s]     Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/24 04:00:03    701s]     Unshielded; Mask Constraint: 0; Source: route_type.
[01/24 04:00:03    701s]     
[01/24 04:00:03    701s]     Layer information for route type l_route_ccopt_autotrimmed:
[01/24 04:00:03    701s]     
[01/24 04:00:03    701s]     ----------------------------------------------------------------------
[01/24 04:00:03    701s]     Layer      Preferred    Route    Res.          Cap.          RC
[01/24 04:00:03    701s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/24 04:00:03    701s]     ----------------------------------------------------------------------
[01/24 04:00:03    701s]     Metal1     N            H          1.227         0.160         0.196
[01/24 04:00:03    701s]     Metal2     N            V          0.755         0.143         0.108
[01/24 04:00:03    701s]     Metal3     N            H          0.755         0.151         0.114
[01/24 04:00:03    701s]     Metal4     N            V          0.755         0.146         0.110
[01/24 04:00:03    701s]     Metal5     Y            H          0.755         0.146         0.110
[01/24 04:00:03    701s]     Metal6     Y            V          0.755         0.150         0.113
[01/24 04:00:03    701s]     Metal7     Y            H          0.755         0.153         0.116
[01/24 04:00:03    701s]     Metal8     N            V          0.268         0.153         0.041
[01/24 04:00:03    701s]     Metal9     N            H          0.268         0.967         0.259
[01/24 04:00:03    701s]     Metal10    N            V          0.097         0.459         0.045
[01/24 04:00:03    701s]     Metal11    N            H          0.095         0.587         0.056
[01/24 04:00:03    701s]     ----------------------------------------------------------------------
[01/24 04:00:03    701s]     
[01/24 04:00:03    701s]     Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/24 04:00:03    701s]     Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
[01/24 04:00:03    701s]     
[01/24 04:00:03    701s]     Layer information for route type t_route_ccopt_autotrimmed:
[01/24 04:00:03    701s]     
[01/24 04:00:03    701s]     ----------------------------------------------------------------------------------
[01/24 04:00:03    701s]     Layer      Preferred    Route    Res.          Cap.          RC           Tracks
[01/24 04:00:03    701s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[01/24 04:00:03    701s]                                                                               to Layer
[01/24 04:00:03    701s]     ----------------------------------------------------------------------------------
[01/24 04:00:03    701s]     Metal1     N            H          0.818         0.190         0.156         3
[01/24 04:00:03    701s]     Metal2     N            V          0.503         0.182         0.092         3
[01/24 04:00:03    701s]     Metal3     N            H          0.503         0.189         0.095         3
[01/24 04:00:03    701s]     Metal4     N            V          0.503         0.184         0.093         3
[01/24 04:00:03    701s]     Metal5     Y            H          0.503         0.190         0.096         3
[01/24 04:00:03    701s]     Metal6     Y            V          0.503         0.190         0.096         3
[01/24 04:00:03    701s]     Metal7     Y            H          0.503         0.190         0.095         3
[01/24 04:00:03    701s]     Metal8     N            V          0.178         0.192         0.034         3
[01/24 04:00:03    701s]     Metal9     N            H          0.178         1.175         0.210         3
[01/24 04:00:03    701s]     Metal10    N            V          0.065         0.402         0.026         7
[01/24 04:00:03    701s]     Metal11    N            H          0.064         0.477         0.030         7
[01/24 04:00:03    701s]     ----------------------------------------------------------------------------------
[01/24 04:00:03    701s]     
[01/24 04:00:03    701s]     
[01/24 04:00:03    701s]     Via selection for estimated routes (rule default):
[01/24 04:00:03    701s]     
[01/24 04:00:03    701s]     ------------------------------------------------------------------------
[01/24 04:00:03    701s]     Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[01/24 04:00:03    701s]     Range                            (Ohm)    (fF)     (fs)     Only
[01/24 04:00:03    701s]     ------------------------------------------------------------------------
[01/24 04:00:03    701s]     Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
[01/24 04:00:03    701s]     Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
[01/24 04:00:03    701s]     Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
[01/24 04:00:03    701s]     Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
[01/24 04:00:03    701s]     Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
[01/24 04:00:03    701s]     Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
[01/24 04:00:03    701s]     Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
[01/24 04:00:03    701s]     Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
[01/24 04:00:03    701s]     Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
[01/24 04:00:03    701s]     Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
[01/24 04:00:03    701s]     ------------------------------------------------------------------------
[01/24 04:00:03    701s]     
[01/24 04:00:03    701s]     Via selection for estimated routes (rule NDR_13):
[01/24 04:00:03    701s]     
[01/24 04:00:03    701s]     ------------------------------------------------------------------------
[01/24 04:00:03    701s]     Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[01/24 04:00:03    701s]     Range                            (Ohm)    (fF)     (fs)     Only
[01/24 04:00:03    701s]     ------------------------------------------------------------------------
[01/24 04:00:03    701s]     Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
[01/24 04:00:03    701s]     Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
[01/24 04:00:03    701s]     Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
[01/24 04:00:03    701s]     Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
[01/24 04:00:03    701s]     Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
[01/24 04:00:03    701s]     Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
[01/24 04:00:03    701s]     Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
[01/24 04:00:03    701s]     Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
[01/24 04:00:03    701s]     Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
[01/24 04:00:03    701s]     Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
[01/24 04:00:03    701s]     ------------------------------------------------------------------------
[01/24 04:00:03    701s]     
[01/24 04:00:03    701s]     No ideal or dont_touch nets found in the clock tree
[01/24 04:00:03    701s]     No dont_touch hnets found in the clock tree
[01/24 04:00:03    701s]     No dont_touch hpins found in the clock network.
[01/24 04:00:03    701s]     Checking for illegal sizes of clock logic instances...
[01/24 04:00:03    702s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 04:00:03    702s]     
[01/24 04:00:03    702s]     Filtering reasons for cell type: buffer
[01/24 04:00:03    702s]     =======================================
[01/24 04:00:03    702s]     
[01/24 04:00:03    702s]     ---------------------------------------------------------------------------------------------------------------------------------------
[01/24 04:00:03    702s]     Clock trees    Power domain    Reason                         Library cells
[01/24 04:00:03    702s]     ---------------------------------------------------------------------------------------------------------------------------------------
[01/24 04:00:03    702s]     all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX20 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX6
[01/24 04:00:03    702s]                                                                     CLKBUFX8 }
[01/24 04:00:03    702s]     all            auto-default    Library trimming               { BUFX3 BUFX4 }
[01/24 04:00:03    702s]     ---------------------------------------------------------------------------------------------------------------------------------------
[01/24 04:00:03    702s]     
[01/24 04:00:03    702s]     Filtering reasons for cell type: inverter
[01/24 04:00:03    702s]     =========================================
[01/24 04:00:03    702s]     
[01/24 04:00:03    702s]     --------------------------------------------------------------------------------------------------------------------------------------
[01/24 04:00:03    702s]     Clock trees    Power domain    Reason                         Library cells
[01/24 04:00:03    702s]     --------------------------------------------------------------------------------------------------------------------------------------
[01/24 04:00:03    702s]     all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[01/24 04:00:03    702s]     all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[01/24 04:00:03    702s]                                                                     INVX20 INVX4 INVX6 INVX8 }
[01/24 04:00:03    702s]     --------------------------------------------------------------------------------------------------------------------------------------
[01/24 04:00:03    702s]     
[01/24 04:00:03    702s]     
[01/24 04:00:03    702s]     Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.1)
[01/24 04:00:03    702s]     CCOpt configuration status: all checks passed.
[01/24 04:00:03    702s]   Reconstructing clock tree datastructures, skew aware done.
[01/24 04:00:03    702s] Initializing clock structures done.
[01/24 04:00:03    702s] PRO...
[01/24 04:00:03    702s]   PRO active optimizations:
[01/24 04:00:03    702s]    - DRV fixing with sizing
[01/24 04:00:03    702s]   
[01/24 04:00:03    702s]   Detected clock skew data from CTS
[01/24 04:00:03    702s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/24 04:00:03    702s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 04:00:03    702s]   Clock DAG stats PRO initial state:
[01/24 04:00:03    702s]     cell counts      : b=14, i=0, icg=58, dcg=0, l=0, total=72
[01/24 04:00:03    702s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 04:00:03    702s]     misc counts      : r=1, pp=0
[01/24 04:00:03    702s]     cell areas       : b=28.728um^2, i=0.000um^2, icg=403.560um^2, dcg=0.000um^2, l=0.000um^2, total=432.288um^2
[01/24 04:00:03    702s]     cell capacitance : b=0.004pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.017pF
[01/24 04:00:03    702s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 04:00:03    702s]     wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.676pF, total=0.733pF
[01/24 04:00:03    702s]     wire lengths     : top=0.000um, trunk=748.490um, leaf=9678.920um, total=10427.410um
[01/24 04:00:03    702s]     hp wire lengths  : top=0.000um, trunk=441.610um, leaf=5957.940um, total=6399.550um
[01/24 04:00:03    702s]   Clock DAG net violations PRO initial state: none
[01/24 04:00:03    702s]   Clock DAG primary half-corner transition distribution PRO initial state:
[01/24 04:00:03    702s]     Trunk : target=0.200ns count=7 avg=0.098ns sd=0.063ns min=0.027ns max=0.182ns {4 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/24 04:00:03    702s]     Leaf  : target=0.200ns count=66 avg=0.138ns sd=0.049ns min=0.042ns max=0.192ns {17 <= 0.120ns, 16 <= 0.160ns, 27 <= 0.180ns, 5 <= 0.190ns, 1 <= 0.200ns}
[01/24 04:00:03    702s]   Clock DAG library cell distribution PRO initial state {count}:
[01/24 04:00:03    702s]      Bufs: CLKBUFX4: 6 CLKBUFX3: 2 CLKBUFX2: 4 BUFX2: 2 
[01/24 04:00:03    702s]      ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 5 TLATNTSCAX3: 30 TLATNTSCAX2: 17 
[01/24 04:00:03    702s]   Clock DAG hash PRO initial state: 1883032574093949325 4279480980929532895
[01/24 04:00:03    702s]   CTS services accumulated run-time stats PRO initial state:
[01/24 04:00:03    702s]     delay calculator: calls=27633, total_wall_time=1.249s, mean_wall_time=0.045ms
[01/24 04:00:03    702s]     legalizer: calls=5412, total_wall_time=0.114s, mean_wall_time=0.021ms
[01/24 04:00:03    702s]     steiner router: calls=18344, total_wall_time=2.389s, mean_wall_time=0.130ms
[01/24 04:00:03    702s]   Primary reporting skew groups PRO initial state:
[01/24 04:00:03    702s]     skew_group default.clk/default_emulate_constraint_mode: unconstrained
[01/24 04:00:03    702s]         min path sink: count_cycle_reg[20]/CK
[01/24 04:00:03    702s]         max path sink: cpuregs_reg[1][1]/CK
[01/24 04:00:03    702s]   Skew group summary PRO initial state:
[01/24 04:00:03    702s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.357, max=0.545, avg=0.507, sd=0.042], skew [0.188 vs 0.200], 100% {0.357, 0.545} (wid=0.004 ws=0.003) (gid=0.542 gs=0.187)
[01/24 04:00:03    702s]   Recomputing CTS skew targets...
[01/24 04:00:03    702s]   Resolving skew group constraints...
[01/24 04:00:03    702s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/24 04:00:03    702s]   Resolving skew group constraints done.
[01/24 04:00:03    702s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 04:00:03    702s]   PRO Fixing DRVs...
[01/24 04:00:03    702s]     Clock DAG hash before 'PRO Fixing DRVs': 1883032574093949325 4279480980929532895
[01/24 04:00:03    702s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[01/24 04:00:03    702s]       delay calculator: calls=27645, total_wall_time=1.250s, mean_wall_time=0.045ms
[01/24 04:00:03    702s]       legalizer: calls=5412, total_wall_time=0.114s, mean_wall_time=0.021ms
[01/24 04:00:03    702s]       steiner router: calls=18356, total_wall_time=2.389s, mean_wall_time=0.130ms
[01/24 04:00:03    702s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/24 04:00:03    702s]     CCOpt-PRO: considered: 73, tested: 73, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[01/24 04:00:03    702s]     
[01/24 04:00:03    702s]     Statistics: Fix DRVs (cell sizing):
[01/24 04:00:03    702s]     ===================================
[01/24 04:00:03    702s]     
[01/24 04:00:03    702s]     Cell changes by Net Type:
[01/24 04:00:03    702s]     
[01/24 04:00:03    702s]     -------------------------------------------------------------------------------------------------
[01/24 04:00:03    702s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[01/24 04:00:03    702s]     -------------------------------------------------------------------------------------------------
[01/24 04:00:03    702s]     top                0            0           0            0                    0                0
[01/24 04:00:03    702s]     trunk              0            0           0            0                    0                0
[01/24 04:00:03    702s]     leaf               0            0           0            0                    0                0
[01/24 04:00:03    702s]     -------------------------------------------------------------------------------------------------
[01/24 04:00:03    702s]     Total              0            0           0            0                    0                0
[01/24 04:00:03    702s]     -------------------------------------------------------------------------------------------------
[01/24 04:00:03    702s]     
[01/24 04:00:03    702s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[01/24 04:00:03    702s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[01/24 04:00:03    702s]     
[01/24 04:00:03    702s]     Clock DAG stats after 'PRO Fixing DRVs':
[01/24 04:00:03    702s]       cell counts      : b=14, i=0, icg=58, dcg=0, l=0, total=72
[01/24 04:00:03    702s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 04:00:03    702s]       misc counts      : r=1, pp=0
[01/24 04:00:03    702s]       cell areas       : b=28.728um^2, i=0.000um^2, icg=403.560um^2, dcg=0.000um^2, l=0.000um^2, total=432.288um^2
[01/24 04:00:03    702s]       cell capacitance : b=0.004pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.017pF
[01/24 04:00:03    702s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 04:00:03    702s]       wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.676pF, total=0.733pF
[01/24 04:00:03    702s]       wire lengths     : top=0.000um, trunk=748.490um, leaf=9678.920um, total=10427.410um
[01/24 04:00:03    702s]       hp wire lengths  : top=0.000um, trunk=441.610um, leaf=5957.940um, total=6399.550um
[01/24 04:00:03    702s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[01/24 04:00:03    702s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[01/24 04:00:03    702s]       Trunk : target=0.200ns count=7 avg=0.098ns sd=0.063ns min=0.027ns max=0.182ns {4 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/24 04:00:03    702s]       Leaf  : target=0.200ns count=66 avg=0.138ns sd=0.049ns min=0.042ns max=0.192ns {17 <= 0.120ns, 16 <= 0.160ns, 27 <= 0.180ns, 5 <= 0.190ns, 1 <= 0.200ns}
[01/24 04:00:03    702s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[01/24 04:00:03    702s]        Bufs: CLKBUFX4: 6 CLKBUFX3: 2 CLKBUFX2: 4 BUFX2: 2 
[01/24 04:00:03    702s]        ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 5 TLATNTSCAX3: 30 TLATNTSCAX2: 17 
[01/24 04:00:03    702s]     Clock DAG hash after 'PRO Fixing DRVs': 1883032574093949325 4279480980929532895
[01/24 04:00:03    702s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[01/24 04:00:03    702s]       delay calculator: calls=27645, total_wall_time=1.250s, mean_wall_time=0.045ms
[01/24 04:00:03    702s]       legalizer: calls=5412, total_wall_time=0.114s, mean_wall_time=0.021ms
[01/24 04:00:03    702s]       steiner router: calls=18356, total_wall_time=2.389s, mean_wall_time=0.130ms
[01/24 04:00:03    702s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[01/24 04:00:03    702s]       skew_group default.clk/default_emulate_constraint_mode: unconstrained
[01/24 04:00:03    702s]           min path sink: count_cycle_reg[20]/CK
[01/24 04:00:03    702s]           max path sink: cpuregs_reg[1][1]/CK
[01/24 04:00:03    702s]     Skew group summary after 'PRO Fixing DRVs':
[01/24 04:00:03    702s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.357, max=0.545], skew [0.188 vs 0.200]
[01/24 04:00:03    702s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 04:00:03    702s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 04:00:03    702s]   
[01/24 04:00:03    702s]   Slew Diagnostics: After DRV fixing
[01/24 04:00:03    702s]   ==================================
[01/24 04:00:03    702s]   
[01/24 04:00:03    702s]   Global Causes:
[01/24 04:00:03    702s]   
[01/24 04:00:03    702s]   -------------------------------------
[01/24 04:00:03    702s]   Cause
[01/24 04:00:03    702s]   -------------------------------------
[01/24 04:00:03    702s]   DRV fixing with buffering is disabled
[01/24 04:00:03    702s]   -------------------------------------
[01/24 04:00:03    702s]   
[01/24 04:00:03    702s]   Top 5 overslews:
[01/24 04:00:03    702s]   
[01/24 04:00:03    702s]   ---------------------------------
[01/24 04:00:03    702s]   Overslew    Causes    Driving Pin
[01/24 04:00:03    702s]   ---------------------------------
[01/24 04:00:03    702s]     (empty table)
[01/24 04:00:03    702s]   ---------------------------------
[01/24 04:00:03    702s]   
[01/24 04:00:03    702s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[01/24 04:00:03    702s]   
[01/24 04:00:03    702s]   -------------------
[01/24 04:00:03    702s]   Cause    Occurences
[01/24 04:00:03    702s]   -------------------
[01/24 04:00:03    702s]     (empty table)
[01/24 04:00:03    702s]   -------------------
[01/24 04:00:04    702s]   
[01/24 04:00:04    702s]   Violation diagnostics counts from the 0 nodes that have violations:
[01/24 04:00:04    702s]   
[01/24 04:00:04    702s]   -------------------
[01/24 04:00:04    702s]   Cause    Occurences
[01/24 04:00:04    702s]   -------------------
[01/24 04:00:04    702s]     (empty table)
[01/24 04:00:04    702s]   -------------------
[01/24 04:00:04    702s]   
[01/24 04:00:04    702s]   Reconnecting optimized routes...
[01/24 04:00:04    702s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 04:00:04    702s]   Set dirty flag on 0 instances, 0 nets
[01/24 04:00:04    702s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/24 04:00:04    702s] End AAE Lib Interpolated Model. (MEM=2443.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 04:00:04    702s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 04:00:04    702s]   Clock DAG stats PRO final:
[01/24 04:00:04    702s]     cell counts      : b=14, i=0, icg=58, dcg=0, l=0, total=72
[01/24 04:00:04    702s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/24 04:00:04    702s]     misc counts      : r=1, pp=0
[01/24 04:00:04    702s]     cell areas       : b=28.728um^2, i=0.000um^2, icg=403.560um^2, dcg=0.000um^2, l=0.000um^2, total=432.288um^2
[01/24 04:00:04    702s]     cell capacitance : b=0.004pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.017pF
[01/24 04:00:04    702s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 04:00:04    702s]     wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.676pF, total=0.733pF
[01/24 04:00:04    702s]     wire lengths     : top=0.000um, trunk=748.490um, leaf=9678.920um, total=10427.410um
[01/24 04:00:04    702s]     hp wire lengths  : top=0.000um, trunk=441.610um, leaf=5957.940um, total=6399.550um
[01/24 04:00:04    702s]   Clock DAG net violations PRO final: none
[01/24 04:00:04    702s]   Clock DAG primary half-corner transition distribution PRO final:
[01/24 04:00:04    702s]     Trunk : target=0.200ns count=7 avg=0.098ns sd=0.063ns min=0.027ns max=0.182ns {4 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/24 04:00:04    702s]     Leaf  : target=0.200ns count=66 avg=0.138ns sd=0.049ns min=0.042ns max=0.192ns {17 <= 0.120ns, 16 <= 0.160ns, 27 <= 0.180ns, 5 <= 0.190ns, 1 <= 0.200ns}
[01/24 04:00:04    702s]   Clock DAG library cell distribution PRO final {count}:
[01/24 04:00:04    702s]      Bufs: CLKBUFX4: 6 CLKBUFX3: 2 CLKBUFX2: 4 BUFX2: 2 
[01/24 04:00:04    702s]      ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 5 TLATNTSCAX3: 30 TLATNTSCAX2: 17 
[01/24 04:00:04    702s]   Clock DAG hash PRO final: 1883032574093949325 4279480980929532895
[01/24 04:00:04    702s]   CTS services accumulated run-time stats PRO final:
[01/24 04:00:04    702s]     delay calculator: calls=27718, total_wall_time=1.253s, mean_wall_time=0.045ms
[01/24 04:00:04    702s]     legalizer: calls=5412, total_wall_time=0.114s, mean_wall_time=0.021ms
[01/24 04:00:04    702s]     steiner router: calls=18356, total_wall_time=2.389s, mean_wall_time=0.130ms
[01/24 04:00:04    702s]   Primary reporting skew groups PRO final:
[01/24 04:00:04    702s]     skew_group default.clk/default_emulate_constraint_mode: unconstrained
[01/24 04:00:04    702s]         min path sink: count_cycle_reg[20]/CK
[01/24 04:00:04    702s]         max path sink: cpuregs_reg[1][1]/CK
[01/24 04:00:04    702s]   Skew group summary PRO final:
[01/24 04:00:04    702s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.357, max=0.545, avg=0.507, sd=0.042], skew [0.188 vs 0.200], 100% {0.357, 0.545} (wid=0.004 ws=0.003) (gid=0.542 gs=0.187)
[01/24 04:00:04    702s] PRO done.
[01/24 04:00:04    702s] Restoring CTS place status for unmodified clock tree cells and sinks.
[01/24 04:00:04    702s] numClockCells = 74, numClockCellsFixed = 0, numClockCellsRestored = 72, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[01/24 04:00:04    702s] Net route status summary:
[01/24 04:00:04    702s]   Clock:        73 (unrouted=0, trialRouted=0, noStatus=0, routed=73, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 04:00:04    702s]   Non-clock: 10289 (unrouted=240, trialRouted=0, noStatus=0, routed=10049, fixed=0, [crossesIlmBoundary=0, tooFewTerms=240, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 04:00:04    702s] Updating delays...
[01/24 04:00:05    703s] Updating delays done.
[01/24 04:00:05    703s] PRO done. (took cpu=0:00:02.5 real=0:00:02.5)
[01/24 04:00:05    703s] Leaving CCOpt scope - Cleaning up placement interface...
[01/24 04:00:05    703s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2501.1M, EPOCH TIME: 1706061605.046095
[01/24 04:00:05    703s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1961).
[01/24 04:00:05    703s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:05    703s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:05    703s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:05    703s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.043, MEM:2386.1M, EPOCH TIME: 1706061605.089035
[01/24 04:00:05    703s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 04:00:05    703s] *** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:02.5/0:00:02.6 (1.0), totSession cpu/real = 0:11:43.3/0:41:44.8 (0.3), mem = 2386.1M
[01/24 04:00:05    703s] 
[01/24 04:00:05    703s] =============================================================================================
[01/24 04:00:05    703s]  Step TAT Report : ClockDrv #1 / optDesign #2                                   21.35-s114_1
[01/24 04:00:05    703s] =============================================================================================
[01/24 04:00:05    703s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 04:00:05    703s] ---------------------------------------------------------------------------------------------
[01/24 04:00:05    703s] [ OptimizationStep       ]      1   0:00:01.7  (  66.2 % )     0:00:02.6 /  0:00:02.5    1.0
[01/24 04:00:05    703s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.3 % )     0:00:00.9 /  0:00:00.9    1.0
[01/24 04:00:05    703s] [ IncrDelayCalc          ]     18   0:00:00.8  (  32.5 % )     0:00:00.8 /  0:00:00.8    1.0
[01/24 04:00:05    703s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 04:00:05    703s] ---------------------------------------------------------------------------------------------
[01/24 04:00:05    703s]  ClockDrv #1 TOTAL                  0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.5    1.0
[01/24 04:00:05    703s] ---------------------------------------------------------------------------------------------
[01/24 04:00:05    703s] 
[01/24 04:00:05    703s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 04:00:05    703s] **INFO: Start fixing DRV (Mem = 2383.10M) ...
[01/24 04:00:05    703s] Begin: GigaOpt DRV Optimization
[01/24 04:00:05    703s] Glitch fixing enabled
[01/24 04:00:05    703s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[01/24 04:00:05    703s] *** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:11:43.6/0:41:45.0 (0.3), mem = 2383.1M
[01/24 04:00:05    703s] Info: 73 clock nets excluded from IPO operation.
[01/24 04:00:05    703s] End AAE Lib Interpolated Model. (MEM=2383.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 04:00:05    703s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.34
[01/24 04:00:05    703s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 04:00:05    703s] ### Creating PhyDesignMc. totSessionCpu=0:11:44 mem=2383.1M
[01/24 04:00:05    703s] OPERPROF: Starting DPlace-Init at level 1, MEM:2383.1M, EPOCH TIME: 1706061605.395066
[01/24 04:00:05    703s] Processing tracks to init pin-track alignment.
[01/24 04:00:05    703s] z: 2, totalTracks: 1
[01/24 04:00:05    703s] z: 4, totalTracks: 1
[01/24 04:00:05    703s] z: 6, totalTracks: 1
[01/24 04:00:05    703s] z: 8, totalTracks: 1
[01/24 04:00:05    703s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 04:00:05    703s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2383.1M, EPOCH TIME: 1706061605.404460
[01/24 04:00:05    703s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:05    703s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:05    703s] 
[01/24 04:00:05    703s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 04:00:05    703s] 
[01/24 04:00:05    703s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 04:00:05    703s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2383.1M, EPOCH TIME: 1706061605.438187
[01/24 04:00:05    703s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2383.1M, EPOCH TIME: 1706061605.438300
[01/24 04:00:05    703s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2383.1M, EPOCH TIME: 1706061605.438367
[01/24 04:00:05    703s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2383.1MB).
[01/24 04:00:05    703s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.045, MEM:2383.1M, EPOCH TIME: 1706061605.440138
[01/24 04:00:05    703s] TotalInstCnt at PhyDesignMc Initialization: 9183
[01/24 04:00:05    703s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:44 mem=2383.1M
[01/24 04:00:05    703s] #optDebug: Start CG creation (mem=2383.1M)
[01/24 04:00:05    703s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[01/24 04:00:05    703s] (cpu=0:00:00.2, mem=2580.0M)
[01/24 04:00:05    703s]  ...processing cgPrt (cpu=0:00:00.2, mem=2580.0M)
[01/24 04:00:05    703s]  ...processing cgEgp (cpu=0:00:00.2, mem=2580.0M)
[01/24 04:00:05    703s]  ...processing cgPbk (cpu=0:00:00.2, mem=2580.0M)
[01/24 04:00:05    703s]  ...processing cgNrb(cpu=0:00:00.2, mem=2580.0M)
[01/24 04:00:05    703s]  ...processing cgObs (cpu=0:00:00.2, mem=2580.0M)
[01/24 04:00:05    703s]  ...processing cgCon (cpu=0:00:00.2, mem=2580.0M)
[01/24 04:00:05    703s]  ...processing cgPdm (cpu=0:00:00.2, mem=2580.0M)
[01/24 04:00:05    703s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2580.0M)
[01/24 04:00:05    703s] ### Creating RouteCongInterface, started
[01/24 04:00:05    703s] {MMLU 0 73 10150}
[01/24 04:00:05    703s] ### Creating LA Mngr. totSessionCpu=0:11:44 mem=2580.0M
[01/24 04:00:05    703s] ### Creating LA Mngr, finished. totSessionCpu=0:11:44 mem=2580.0M
[01/24 04:00:05    703s] ### Creating RouteCongInterface, finished
[01/24 04:00:05    703s] 
[01/24 04:00:05    703s] Creating Lib Analyzer ...
[01/24 04:00:05    703s] 
[01/24 04:00:05    703s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 04:00:05    703s] Summary for sequential cells identification: 
[01/24 04:00:05    703s]   Identified SBFF number: 104
[01/24 04:00:05    703s]   Identified MBFF number: 0
[01/24 04:00:05    703s]   Identified SB Latch number: 0
[01/24 04:00:05    703s]   Identified MB Latch number: 0
[01/24 04:00:05    703s]   Not identified SBFF number: 16
[01/24 04:00:05    703s]   Not identified MBFF number: 0
[01/24 04:00:05    703s]   Not identified SB Latch number: 0
[01/24 04:00:05    703s]   Not identified MB Latch number: 0
[01/24 04:00:05    703s]   Number of sequential cells which are not FFs: 32
[01/24 04:00:05    703s]  Visiting view : default_emulate_view
[01/24 04:00:05    703s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/24 04:00:05    703s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 04:00:05    703s]  Visiting view : default_emulate_view
[01/24 04:00:05    703s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/24 04:00:05    703s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 04:00:05    703s] TLC MultiMap info (StdDelay):
[01/24 04:00:05    703s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 04:00:05    703s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/24 04:00:05    703s]  Setting StdDelay to: 41.7ps
[01/24 04:00:05    703s] 
[01/24 04:00:05    703s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 04:00:05    703s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 04:00:05    703s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 04:00:05    703s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 04:00:05    703s] 
[01/24 04:00:05    703s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 04:00:06    704s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:45 mem=2596.0M
[01/24 04:00:06    704s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:45 mem=2596.0M
[01/24 04:00:06    704s] Creating Lib Analyzer, finished. 
[01/24 04:00:06    704s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[01/24 04:00:06    704s] [GPS-DRV] Optimizer parameters ============================= 
[01/24 04:00:06    704s] [GPS-DRV] maxDensity (design): 0.95
[01/24 04:00:06    704s] [GPS-DRV] maxLocalDensity: 0.96
[01/24 04:00:06    704s] [GPS-DRV] MaintainWNS: 1
[01/24 04:00:06    704s] [GPS-DRV] All active and enabled setup views
[01/24 04:00:06    704s] [GPS-DRV]     default_emulate_view
[01/24 04:00:06    704s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[01/24 04:00:06    704s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[01/24 04:00:06    704s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[01/24 04:00:06    704s] [GPS-DRV] timing-driven DRV settings
[01/24 04:00:06    704s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/24 04:00:06    704s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2615.1M, EPOCH TIME: 1706061606.577100
[01/24 04:00:06    704s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2615.1M, EPOCH TIME: 1706061606.577301
[01/24 04:00:06    705s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 04:00:06    705s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[01/24 04:00:06    705s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 04:00:06    705s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/24 04:00:06    705s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 04:00:06    705s] Info: violation cost 0.306851 (cap = 0.000000, tran = 0.306851, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 04:00:07    705s] |     4|     8|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     2.08|     0.00|       0|       0|       0| 71.18%|          |         |
[01/24 04:00:07    705s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 04:00:07    705s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     2.08|     0.00|       0|       0|       4| 71.19%| 0:00:00.0|  2623.1M|
[01/24 04:00:07    705s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 04:00:07    705s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     2.08|     0.00|       0|       0|       0| 71.19%| 0:00:00.0|  2623.1M|
[01/24 04:00:07    705s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 04:00:07    705s] Bottom Preferred Layer:
[01/24 04:00:07    705s] +---------------+------------+----------+
[01/24 04:00:07    705s] |     Layer     |    CLK     |   Rule   |
[01/24 04:00:07    705s] +---------------+------------+----------+
[01/24 04:00:07    705s] | Metal5 (z=5)  |         69 | default  |
[01/24 04:00:07    705s] +---------------+------------+----------+
[01/24 04:00:07    705s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/24 04:00:07    705s] +---------------+------------+----------+
[01/24 04:00:07    705s] Via Pillar Rule:
[01/24 04:00:07    705s]     None
[01/24 04:00:07    705s] 
[01/24 04:00:07    705s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=2623.1M) ***
[01/24 04:00:07    705s] 
[01/24 04:00:07    705s] Total-nets :: 10120, Stn-nets :: 0, ratio :: 0 %, Total-len 179688, Stn-len 0
[01/24 04:00:07    705s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2604.0M, EPOCH TIME: 1706061607.166108
[01/24 04:00:07    705s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9183).
[01/24 04:00:07    705s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:07    705s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:07    705s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:07    705s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.039, MEM:2522.0M, EPOCH TIME: 1706061607.205566
[01/24 04:00:07    705s] TotalInstCnt at PhyDesignMc Destruction: 9183
[01/24 04:00:07    705s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.34
[01/24 04:00:07    705s] *** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:11:45.5/0:41:46.9 (0.3), mem = 2522.0M
[01/24 04:00:07    705s] 
[01/24 04:00:07    705s] =============================================================================================
[01/24 04:00:07    705s]  Step TAT Report : DrvOpt #1 / optDesign #2                                     21.35-s114_1
[01/24 04:00:07    705s] =============================================================================================
[01/24 04:00:07    705s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 04:00:07    705s] ---------------------------------------------------------------------------------------------
[01/24 04:00:07    705s] [ SlackTraversorInit     ]      1   0:00:00.2  (  12.9 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 04:00:07    705s] [ CellServerInit         ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 04:00:07    705s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  36.6 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 04:00:07    705s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 04:00:07    705s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 04:00:07    705s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.2
[01/24 04:00:07    705s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.1    1.1
[01/24 04:00:07    705s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   8.9 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 04:00:07    705s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 04:00:07    705s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 04:00:07    705s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 04:00:07    705s] [ OptEval                ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 04:00:07    705s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 04:00:07    705s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[01/24 04:00:07    705s] [ IncrDelayCalc          ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.5
[01/24 04:00:07    705s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 04:00:07    705s] [ DrvFindVioNets         ]      3   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 04:00:07    705s] [ DrvComputeSummary      ]      3   0:00:00.1  (   7.4 % )     0:00:00.1 /  0:00:00.1    1.1
[01/24 04:00:07    705s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 04:00:07    705s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 04:00:07    705s] [ MISC                   ]          0:00:00.3  (  15.0 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 04:00:07    705s] ---------------------------------------------------------------------------------------------
[01/24 04:00:07    705s]  DrvOpt #1 TOTAL                    0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[01/24 04:00:07    705s] ---------------------------------------------------------------------------------------------
[01/24 04:00:07    705s] 
[01/24 04:00:07    705s] **INFO: Skipping refine place as no non-legal commits were detected
[01/24 04:00:07    705s] End: GigaOpt DRV Optimization
[01/24 04:00:07    705s] **optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 1891.7M, totSessionCpu=0:11:45 **
[01/24 04:00:07    705s] *info:
[01/24 04:00:07    705s] **INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 2521.98M).
[01/24 04:00:07    705s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2522.0M, EPOCH TIME: 1706061607.219036
[01/24 04:00:07    705s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:07    705s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:07    705s] 
[01/24 04:00:07    705s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 04:00:07    705s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2522.0M, EPOCH TIME: 1706061607.251587
[01/24 04:00:07    705s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 04:00:07    705s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:07    705s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.03min mem=2522.0M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.080  |  2.719  |  4.025  |  2.080  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2570.1M, EPOCH TIME: 1706061607.519115
[01/24 04:00:07    705s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:07    705s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:07    705s] 
[01/24 04:00:07    705s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 04:00:07    705s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2570.1M, EPOCH TIME: 1706061607.551946
[01/24 04:00:07    705s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 04:00:07    705s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:07    705s] Density: 71.187%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 1892.8M, totSessionCpu=0:11:46 **
[01/24 04:00:07    705s]   DRV Snapshot: (REF)
[01/24 04:00:07    705s]          Tran DRV: 0 (0)
[01/24 04:00:07    705s]           Cap DRV: 0 (0)
[01/24 04:00:07    705s]        Fanout DRV: 0 (0)
[01/24 04:00:07    705s]            Glitch: 0 (0)
[01/24 04:00:07    705s] *** Timing Is met
[01/24 04:00:07    705s] *** Check timing (0:00:00.0)
[01/24 04:00:07    705s] *** Setup timing is met (target slack 0ns)
[01/24 04:00:07    705s]   Timing Snapshot: (REF)
[01/24 04:00:07    705s]      Weighted WNS: 0.000
[01/24 04:00:07    705s]       All  PG WNS: 0.000
[01/24 04:00:07    705s]       High PG WNS: 0.000
[01/24 04:00:07    705s]       All  PG TNS: 0.000
[01/24 04:00:07    705s]       High PG TNS: 0.000
[01/24 04:00:07    705s]       Low  PG TNS: 0.000
[01/24 04:00:07    705s]    Category Slack: { [L, 2.080] [H, 2.720] [H, 2.720] }
[01/24 04:00:07    705s] 
[01/24 04:00:07    706s] **INFO: flowCheckPoint #3 OptimizationHold
[01/24 04:00:07    706s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 04:00:07    706s] 
[01/24 04:00:07    706s] TimeStamp Deleting Cell Server Begin ...
[01/24 04:00:07    706s] Deleting Lib Analyzer.
[01/24 04:00:07    706s] 
[01/24 04:00:07    706s] TimeStamp Deleting Cell Server End ...
[01/24 04:00:07    706s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 04:00:07    706s] 
[01/24 04:00:07    706s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 04:00:07    706s] Summary for sequential cells identification: 
[01/24 04:00:07    706s]   Identified SBFF number: 104
[01/24 04:00:07    706s]   Identified MBFF number: 0
[01/24 04:00:07    706s]   Identified SB Latch number: 0
[01/24 04:00:07    706s]   Identified MB Latch number: 0
[01/24 04:00:07    706s]   Not identified SBFF number: 16
[01/24 04:00:07    706s]   Not identified MBFF number: 0
[01/24 04:00:07    706s]   Not identified SB Latch number: 0
[01/24 04:00:07    706s]   Not identified MB Latch number: 0
[01/24 04:00:07    706s]   Number of sequential cells which are not FFs: 32
[01/24 04:00:07    706s]  Visiting view : default_emulate_view
[01/24 04:00:07    706s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 04:00:07    706s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 04:00:07    706s]  Visiting view : default_emulate_view
[01/24 04:00:07    706s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 04:00:07    706s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 04:00:07    706s] TLC MultiMap info (StdDelay):
[01/24 04:00:07    706s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 04:00:07    706s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 04:00:07    706s]  Setting StdDelay to: 38ps
[01/24 04:00:07    706s] 
[01/24 04:00:07    706s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 04:00:07    706s] 
[01/24 04:00:07    706s] TimeStamp Deleting Cell Server Begin ...
[01/24 04:00:07    706s] 
[01/24 04:00:07    706s] TimeStamp Deleting Cell Server End ...
[01/24 04:00:07    706s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2560.3M, EPOCH TIME: 1706061607.800877
[01/24 04:00:07    706s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:07    706s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:07    706s] 
[01/24 04:00:07    706s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 04:00:07    706s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2560.3M, EPOCH TIME: 1706061607.833972
[01/24 04:00:07    706s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 04:00:07    706s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:07    706s] GigaOpt Hold Optimizer is used
[01/24 04:00:07    706s] End AAE Lib Interpolated Model. (MEM=2560.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 04:00:07    706s] 
[01/24 04:00:07    706s] Creating Lib Analyzer ...
[01/24 04:00:07    706s] 
[01/24 04:00:07    706s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 04:00:07    706s] Summary for sequential cells identification: 
[01/24 04:00:07    706s]   Identified SBFF number: 104
[01/24 04:00:07    706s]   Identified MBFF number: 0
[01/24 04:00:07    706s]   Identified SB Latch number: 0
[01/24 04:00:07    706s]   Identified MB Latch number: 0
[01/24 04:00:07    706s]   Not identified SBFF number: 16
[01/24 04:00:07    706s]   Not identified MBFF number: 0
[01/24 04:00:07    706s]   Not identified SB Latch number: 0
[01/24 04:00:07    706s]   Not identified MB Latch number: 0
[01/24 04:00:07    706s]   Number of sequential cells which are not FFs: 32
[01/24 04:00:07    706s]  Visiting view : default_emulate_view
[01/24 04:00:07    706s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 04:00:07    706s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 04:00:07    706s]  Visiting view : default_emulate_view
[01/24 04:00:07    706s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 04:00:07    706s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 04:00:07    706s] TLC MultiMap info (StdDelay):
[01/24 04:00:07    706s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 04:00:07    706s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 04:00:07    706s]  Setting StdDelay to: 38ps
[01/24 04:00:07    706s] 
[01/24 04:00:07    706s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 04:00:07    706s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/24 04:00:07    706s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/24 04:00:07    706s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 04:00:07    706s] 
[01/24 04:00:07    706s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 04:00:08    706s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:47 mem=2560.3M
[01/24 04:00:08    706s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:47 mem=2560.3M
[01/24 04:00:08    706s] Creating Lib Analyzer, finished. 
[01/24 04:00:08    706s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:11:47 mem=2560.3M ***
[01/24 04:00:08    706s] *** BuildHoldData #2 [begin] (optDesign #2) : totSession cpu/real = 0:11:46.8/0:41:48.3 (0.3), mem = 2560.3M
[01/24 04:00:08    706s] Saving timing graph ...
[01/24 04:00:09    707s] Done save timing graph
[01/24 04:00:09    707s] Latch borrow mode reset to max_borrow
[01/24 04:00:09    707s] 
[01/24 04:00:09    707s] TimeStamp Deleting Cell Server Begin ...
[01/24 04:00:09    707s] Deleting Lib Analyzer.
[01/24 04:00:09    707s] 
[01/24 04:00:09    707s] TimeStamp Deleting Cell Server End ...
[01/24 04:00:09    707s] Starting delay calculation for Hold views
[01/24 04:00:09    707s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/24 04:00:09    707s] AAE_INFO: resetNetProps viewIdx 0 
[01/24 04:00:09    707s] Starting SI iteration 1 using Infinite Timing Windows
[01/24 04:00:09    707s] #################################################################################
[01/24 04:00:09    707s] # Design Stage: PostRoute
[01/24 04:00:09    707s] # Design Name: picorv32
[01/24 04:00:09    707s] # Design Mode: 45nm
[01/24 04:00:09    707s] # Analysis Mode: MMMC OCV 
[01/24 04:00:09    707s] # Parasitics Mode: SPEF/RCDB 
[01/24 04:00:09    707s] # Signoff Settings: SI On 
[01/24 04:00:09    707s] #################################################################################
[01/24 04:00:09    708s] AAE_INFO: 1 threads acquired from CTE.
[01/24 04:00:09    708s] Setting infinite Tws ...
[01/24 04:00:09    708s] First Iteration Infinite Tw... 
[01/24 04:00:09    708s] Calculate late delays in OCV mode...
[01/24 04:00:09    708s] Calculate early delays in OCV mode...
[01/24 04:00:09    708s] Topological Sorting (REAL = 0:00:00.0, MEM = 2508.6M, InitMEM = 2508.6M)
[01/24 04:00:09    708s] Start delay calculation (fullDC) (1 T). (MEM=2508.57)
[01/24 04:00:09    708s] End AAE Lib Interpolated Model. (MEM=2520.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 04:00:12    711s] Total number of fetched objects 10208
[01/24 04:00:12    711s] AAE_INFO-618: Total number of nets in the design is 10362,  99.4 percent of the nets selected for SI analysis
[01/24 04:00:12    711s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 04:00:12    711s] End delay calculation. (MEM=2488.91 CPU=0:00:02.9 REAL=0:00:02.0)
[01/24 04:00:12    711s] End delay calculation (fullDC). (MEM=2488.91 CPU=0:00:03.1 REAL=0:00:03.0)
[01/24 04:00:12    711s] *** CDM Built up (cpu=0:00:03.2  real=0:00:03.0  mem= 2488.9M) ***
[01/24 04:00:13    711s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2512.9M)
[01/24 04:00:13    711s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/24 04:00:13    711s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2512.9M)
[01/24 04:00:13    711s] 
[01/24 04:00:13    711s] Executing IPO callback for view pruning ..
[01/24 04:00:13    711s] 
[01/24 04:00:13    711s] Active hold views:
[01/24 04:00:13    711s]  default_emulate_view
[01/24 04:00:13    711s]   Dominating endpoints: 0
[01/24 04:00:13    711s]   Dominating TNS: -0.000
[01/24 04:00:13    711s] 
[01/24 04:00:13    711s] Starting SI iteration 2
[01/24 04:00:13    712s] Calculate late delays in OCV mode...
[01/24 04:00:13    712s] Calculate early delays in OCV mode...
[01/24 04:00:13    712s] Start delay calculation (fullDC) (1 T). (MEM=2480.3)
[01/24 04:00:13    712s] End AAE Lib Interpolated Model. (MEM=2480.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 04:00:13    712s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 36. 
[01/24 04:00:13    712s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10208. 
[01/24 04:00:13    712s] Total number of fetched objects 10208
[01/24 04:00:13    712s] AAE_INFO-618: Total number of nets in the design is 10362,  0.2 percent of the nets selected for SI analysis
[01/24 04:00:13    712s] End delay calculation. (MEM=2494.72 CPU=0:00:00.1 REAL=0:00:00.0)
[01/24 04:00:13    712s] End delay calculation (fullDC). (MEM=2494.72 CPU=0:00:00.1 REAL=0:00:00.0)
[01/24 04:00:13    712s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2494.7M) ***
[01/24 04:00:14    712s] *** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:11:53 mem=2518.7M)
[01/24 04:00:14    712s] Done building cte hold timing graph (fixHold) cpu=0:00:06.0 real=0:00:06.0 totSessionCpu=0:11:53 mem=2518.7M ***
[01/24 04:00:15    713s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:06.5 real=0:00:07.0 totSessionCpu=0:11:53 mem=2534.0M ***
[01/24 04:00:15    713s] Restoring timing graph ...
[01/24 04:00:15    714s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[01/24 04:00:15    714s] Done restore timing graph
[01/24 04:00:15    714s] Done building cte setup timing graph (fixHold) cpu=0:00:07.2 real=0:00:07.0 totSessionCpu=0:11:54 mem=2543.5M ***
[01/24 04:00:16    714s] *info: category slack lower bound [L 0.0] default
[01/24 04:00:16    714s] *info: category slack lower bound [H 0.0] reg2cgate 
[01/24 04:00:16    714s] *info: category slack lower bound [H 0.0] reg2reg 
[01/24 04:00:16    714s] --------------------------------------------------- 
[01/24 04:00:16    714s]    Setup Violation Summary with Target Slack (0.000 ns)
[01/24 04:00:16    714s] --------------------------------------------------- 
[01/24 04:00:16    714s]          WNS    reg2regWNS
[01/24 04:00:16    714s]     2.080 ns      2.720 ns
[01/24 04:00:16    714s] --------------------------------------------------- 
[01/24 04:00:16    714s] OPTC: m1 20.0 20.0
[01/24 04:00:16    714s] Setting latch borrow mode to budget during optimization.
[01/24 04:00:16    714s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 04:00:16    714s] 
[01/24 04:00:16    714s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 04:00:16    714s] Summary for sequential cells identification: 
[01/24 04:00:16    714s]   Identified SBFF number: 104
[01/24 04:00:16    714s]   Identified MBFF number: 0
[01/24 04:00:16    714s]   Identified SB Latch number: 0
[01/24 04:00:16    714s]   Identified MB Latch number: 0
[01/24 04:00:16    714s]   Not identified SBFF number: 16
[01/24 04:00:16    714s]   Not identified MBFF number: 0
[01/24 04:00:16    714s]   Not identified SB Latch number: 0
[01/24 04:00:16    714s]   Not identified MB Latch number: 0
[01/24 04:00:16    714s]   Number of sequential cells which are not FFs: 32
[01/24 04:00:16    714s]  Visiting view : default_emulate_view
[01/24 04:00:16    714s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 04:00:16    714s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 04:00:16    714s]  Visiting view : default_emulate_view
[01/24 04:00:16    714s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 04:00:16    714s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 04:00:16    714s] TLC MultiMap info (StdDelay):
[01/24 04:00:16    714s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 04:00:16    714s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 04:00:16    714s]  Setting StdDelay to: 38ps
[01/24 04:00:16    714s] 
[01/24 04:00:16    714s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 04:00:16    714s] 
[01/24 04:00:16    714s] TimeStamp Deleting Cell Server Begin ...
[01/24 04:00:16    714s] 
[01/24 04:00:16    714s] TimeStamp Deleting Cell Server End ...
[01/24 04:00:16    714s] 
[01/24 04:00:16    714s] Creating Lib Analyzer ...
[01/24 04:00:16    714s] 
[01/24 04:00:16    714s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 04:00:16    714s] Summary for sequential cells identification: 
[01/24 04:00:16    714s]   Identified SBFF number: 104
[01/24 04:00:16    714s]   Identified MBFF number: 0
[01/24 04:00:16    714s]   Identified SB Latch number: 0
[01/24 04:00:16    714s]   Identified MB Latch number: 0
[01/24 04:00:16    714s]   Not identified SBFF number: 16
[01/24 04:00:16    714s]   Not identified MBFF number: 0
[01/24 04:00:16    714s]   Not identified SB Latch number: 0
[01/24 04:00:16    714s]   Not identified MB Latch number: 0
[01/24 04:00:16    714s]   Number of sequential cells which are not FFs: 32
[01/24 04:00:16    714s]  Visiting view : default_emulate_view
[01/24 04:00:16    714s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 04:00:16    714s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 04:00:16    714s]  Visiting view : default_emulate_view
[01/24 04:00:16    714s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 04:00:16    714s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 04:00:16    714s] TLC MultiMap info (StdDelay):
[01/24 04:00:16    714s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 04:00:16    714s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 04:00:16    714s]  Setting StdDelay to: 38ps
[01/24 04:00:16    714s] 
[01/24 04:00:16    714s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 04:00:16    714s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/24 04:00:16    714s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/24 04:00:16    714s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 04:00:16    714s] 
[01/24 04:00:16    714s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 04:00:16    715s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:55 mem=2567.5M
[01/24 04:00:16    715s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:55 mem=2567.5M
[01/24 04:00:16    715s] Creating Lib Analyzer, finished. 
[01/24 04:00:16    715s] 
[01/24 04:00:16    715s] *Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
[01/24 04:00:16    715s] *Info: worst delay setup view: default_emulate_view
[01/24 04:00:16    715s] Footprint list for hold buffering (delay unit: ps)
[01/24 04:00:16    715s] =================================================================
[01/24 04:00:16    715s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[01/24 04:00:16    715s] ------------------------------------------------------------------
[01/24 04:00:16    715s] *Info:       66.8       1.00     62.33    5.0  62.29 CLKBUFX2 (A,Y)
[01/24 04:00:16    715s] *Info:       66.8       1.00     62.33    5.0  62.29 BUFX2 (A,Y)
[01/24 04:00:16    715s] *Info:       69.7       1.00     41.47    6.0  41.48 CLKBUFX3 (A,Y)
[01/24 04:00:16    715s] *Info:       69.7       1.00     41.47    6.0  41.48 BUFX3 (A,Y)
[01/24 04:00:16    715s] *Info:       79.0       1.00     31.16    7.0  31.18 CLKBUFX4 (A,Y)
[01/24 04:00:16    715s] *Info:       79.0       1.00     31.16    7.0  31.18 BUFX4 (A,Y)
[01/24 04:00:16    715s] *Info:       70.2       1.00     20.86    9.0  21.02 CLKBUFX6 (A,Y)
[01/24 04:00:16    715s] *Info:       70.2       1.00     20.86    9.0  21.02 BUFX6 (A,Y)
[01/24 04:00:16    715s] *Info:      147.7       1.00    124.41    9.0 124.22 DLY1X1 (A,Y)
[01/24 04:00:16    715s] *Info:       79.1       1.00     16.06   11.0  16.01 CLKBUFX8 (A,Y)
[01/24 04:00:16    715s] *Info:       79.1       1.00     16.06   11.0  16.01 BUFX8 (A,Y)
[01/24 04:00:16    715s] *Info:      190.9       1.00     31.16   11.0  31.18 DLY1X4 (A,Y)
[01/24 04:00:16    715s] *Info:       79.1       1.00     11.03   15.0  10.92 CLKBUFX12 (A,Y)
[01/24 04:00:16    715s] *Info:       79.1       1.00     11.03   15.0  10.92 BUFX12 (A,Y)
[01/24 04:00:16    715s] *Info:      298.4       1.00    124.17   17.0 124.22 DLY2X1 (A,Y)
[01/24 04:00:16    715s] *Info:       79.2       1.00      8.15   20.0   8.38 CLKBUFX16 (A,Y)
[01/24 04:00:16    715s] *Info:       79.2       1.00      8.15   20.0   8.38 BUFX16 (A,Y)
[01/24 04:00:16    715s] *Info:      341.7       1.00     31.16   20.0  31.18 DLY2X4 (A,Y)
[01/24 04:00:16    715s] *Info:       80.3       1.00      6.95   24.0   6.79 BUFX20 (A,Y)
[01/24 04:00:16    715s] *Info:       80.3       1.00      6.95   24.0   6.79 CLKBUFX20 (A,Y)
[01/24 04:00:16    715s] *Info:      449.0       1.00    124.41   24.0 124.22 DLY3X1 (A,Y)
[01/24 04:00:16    715s] *Info:      492.3       1.00     31.16   26.0  31.18 DLY3X4 (A,Y)
[01/24 04:00:16    715s] *Info:      599.6       1.00    124.17   29.0 124.22 DLY4X1 (A,Y)
[01/24 04:00:16    715s] *Info:      643.0       1.00     31.16   31.0  31.18 DLY4X4 (A,Y)
[01/24 04:00:16    715s] =================================================================
[01/24 04:00:16    715s] Hold Timer stdDelay = 38.0ps
[01/24 04:00:16    715s]  Visiting view : default_emulate_view
[01/24 04:00:16    715s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 04:00:16    715s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 04:00:16    715s] Hold Timer stdDelay = 38.0ps (default_emulate_view)
[01/24 04:00:16    715s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2567.5M, EPOCH TIME: 1706061616.940474
[01/24 04:00:16    715s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:16    715s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:16    715s] 
[01/24 04:00:16    715s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 04:00:16    715s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2567.5M, EPOCH TIME: 1706061616.974554
[01/24 04:00:16    715s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 04:00:16    715s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:17    715s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.080  |  2.719  |  4.025  |  2.080  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.428  |  0.554  |  1.014  |  0.428  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2605.7M, EPOCH TIME: 1706061617.150044
[01/24 04:00:17    715s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:17    715s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:17    715s] 
[01/24 04:00:17    715s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 04:00:17    715s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2605.7M, EPOCH TIME: 1706061617.183163
[01/24 04:00:17    715s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 04:00:17    715s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:17    715s] Density: 71.187%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:38, real = 0:00:38, mem = 1937.4M, totSessionCpu=0:11:55 **
[01/24 04:00:17    715s] *** BuildHoldData #2 [finish] (optDesign #2) : cpu/real = 0:00:08.5/0:00:08.6 (1.0), totSession cpu/real = 0:11:55.4/0:41:56.8 (0.3), mem = 2549.7M
[01/24 04:00:17    715s] 
[01/24 04:00:17    715s] =============================================================================================
[01/24 04:00:17    715s]  Step TAT Report : BuildHoldData #2 / optDesign #2                              21.35-s114_1
[01/24 04:00:17    715s] =============================================================================================
[01/24 04:00:17    715s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 04:00:17    715s] ---------------------------------------------------------------------------------------------
[01/24 04:00:17    715s] [ ViewPruning            ]     10   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 04:00:17    715s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 04:00:17    715s] [ DrvReport              ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.2    1.1
[01/24 04:00:17    715s] [ SlackTraversorInit     ]      2   0:00:00.3  (   3.4 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 04:00:17    715s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 04:00:17    715s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   8.8 % )     0:00:00.8 /  0:00:00.8    1.0
[01/24 04:00:17    715s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 04:00:17    715s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 04:00:17    715s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 04:00:17    715s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 04:00:17    715s] [ TimingUpdate           ]      6   0:00:01.7  (  19.7 % )     0:00:05.1 /  0:00:05.2    1.0
[01/24 04:00:17    715s] [ FullDelayCalc          ]      3   0:00:03.4  (  39.0 % )     0:00:03.4 /  0:00:03.4    1.0
[01/24 04:00:17    715s] [ TimingReport           ]      2   0:00:00.3  (   3.5 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 04:00:17    715s] [ SaveTimingGraph        ]      1   0:00:00.4  (   4.6 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 04:00:17    715s] [ RestoreTimingGraph     ]      1   0:00:00.3  (   3.9 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 04:00:17    715s] [ MISC                   ]          0:00:00.9  (  10.9 % )     0:00:00.9 /  0:00:00.9    1.0
[01/24 04:00:17    715s] ---------------------------------------------------------------------------------------------
[01/24 04:00:17    715s]  BuildHoldData #2 TOTAL             0:00:08.6  ( 100.0 % )     0:00:08.6 /  0:00:08.5    1.0
[01/24 04:00:17    715s] ---------------------------------------------------------------------------------------------
[01/24 04:00:17    715s] 
[01/24 04:00:17    715s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:11:55.4/0:41:56.8 (0.3), mem = 2549.7M
[01/24 04:00:17    715s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28723.35
[01/24 04:00:17    715s] HoldSingleBuffer minRootGain=0.000
[01/24 04:00:17    715s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 3420 dbu)
[01/24 04:00:17    715s] HoldSingleBuffer minRootGain=0.000
[01/24 04:00:17    715s] HoldSingleBuffer minRootGain=0.000
[01/24 04:00:17    715s] HoldSingleBuffer minRootGain=0.000
[01/24 04:00:17    715s] *info: Run optDesign holdfix with 1 thread.
[01/24 04:00:17    715s] Info: 73 clock nets excluded from IPO operation.
[01/24 04:00:17    715s] --------------------------------------------------- 
[01/24 04:00:17    715s]    Hold Timing Summary  - Initial 
[01/24 04:00:17    715s] --------------------------------------------------- 
[01/24 04:00:17    715s]  Target slack:       0.0000 ns
[01/24 04:00:17    715s]  View: default_emulate_view 
[01/24 04:00:17    715s]    WNS:       0.4284
[01/24 04:00:17    715s]    TNS:       0.0000
[01/24 04:00:17    715s]    VP :            0
[01/24 04:00:17    715s]    Worst hold path end point: mem_16bit_buffer_reg[5]/D 
[01/24 04:00:17    715s] --------------------------------------------------- 
[01/24 04:00:17    715s] *** Hold timing is met. Hold fixing is not needed 
[01/24 04:00:17    715s] **INFO: total 0 insts, 0 nets marked don't touch
[01/24 04:00:17    715s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[01/24 04:00:17    715s] **INFO: total 0 insts, 0 nets unmarked don't touch

[01/24 04:00:17    715s] 
[01/24 04:00:17    715s] Capturing REF for hold ...
[01/24 04:00:17    715s]    Hold Timing Snapshot: (REF)
[01/24 04:00:17    715s]              All PG WNS: 0.000
[01/24 04:00:17    715s]              All PG TNS: 0.000
[01/24 04:00:17    715s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28723.35
[01/24 04:00:17    715s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.2), totSession cpu/real = 0:11:55.5/0:41:56.9 (0.3), mem = 2587.9M
[01/24 04:00:17    715s] 
[01/24 04:00:17    715s] =============================================================================================
[01/24 04:00:17    715s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    21.35-s114_1
[01/24 04:00:17    715s] =============================================================================================
[01/24 04:00:17    715s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 04:00:17    715s] ---------------------------------------------------------------------------------------------
[01/24 04:00:17    715s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 04:00:17    715s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 04:00:17    715s] [ MISC                   ]          0:00:00.1  (  99.3 % )     0:00:00.1 /  0:00:00.1    1.2
[01/24 04:00:17    715s] ---------------------------------------------------------------------------------------------
[01/24 04:00:17    715s]  HoldOpt #1 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.2
[01/24 04:00:17    715s] ---------------------------------------------------------------------------------------------
[01/24 04:00:17    715s] 
[01/24 04:00:17    715s] 
[01/24 04:00:17    715s] TimeStamp Deleting Cell Server Begin ...
[01/24 04:00:17    715s] Deleting Lib Analyzer.
[01/24 04:00:17    715s] 
[01/24 04:00:17    715s] TimeStamp Deleting Cell Server End ...
[01/24 04:00:17    715s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/24 04:00:17    715s] 
[01/24 04:00:17    715s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 04:00:17    715s] Summary for sequential cells identification: 
[01/24 04:00:17    715s]   Identified SBFF number: 104
[01/24 04:00:17    715s]   Identified MBFF number: 0
[01/24 04:00:17    715s]   Identified SB Latch number: 0
[01/24 04:00:17    715s]   Identified MB Latch number: 0
[01/24 04:00:17    715s]   Not identified SBFF number: 16
[01/24 04:00:17    715s]   Not identified MBFF number: 0
[01/24 04:00:17    715s]   Not identified SB Latch number: 0
[01/24 04:00:17    715s]   Not identified MB Latch number: 0
[01/24 04:00:17    715s]   Number of sequential cells which are not FFs: 32
[01/24 04:00:17    715s]  Visiting view : default_emulate_view
[01/24 04:00:17    715s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 04:00:17    715s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 04:00:17    715s]  Visiting view : default_emulate_view
[01/24 04:00:17    715s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 04:00:17    715s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 04:00:17    715s] TLC MultiMap info (StdDelay):
[01/24 04:00:17    715s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 04:00:17    715s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 04:00:17    715s]  Setting StdDelay to: 38ps
[01/24 04:00:17    715s] 
[01/24 04:00:17    715s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 04:00:17    715s] 
[01/24 04:00:17    715s] TimeStamp Deleting Cell Server Begin ...
[01/24 04:00:17    715s] 
[01/24 04:00:17    715s] TimeStamp Deleting Cell Server End ...
[01/24 04:00:17    715s] **INFO: flowCheckPoint #4 OptimizationPreEco
[01/24 04:00:17    715s] Running postRoute recovery in preEcoRoute mode
[01/24 04:00:17    715s] **optDesign ... cpu = 0:00:38, real = 0:00:38, mem = 1931.5M, totSessionCpu=0:11:56 **
[01/24 04:00:17    715s]   DRV Snapshot: (TGT)
[01/24 04:00:17    715s]          Tran DRV: 0 (0)
[01/24 04:00:17    715s]           Cap DRV: 0 (0)
[01/24 04:00:17    715s]        Fanout DRV: 0 (0)
[01/24 04:00:17    715s]            Glitch: 0 (0)
[01/24 04:00:17    715s] 
[01/24 04:00:17    715s] Creating Lib Analyzer ...
[01/24 04:00:17    715s] 
[01/24 04:00:17    715s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 04:00:17    715s] Summary for sequential cells identification: 
[01/24 04:00:17    715s]   Identified SBFF number: 104
[01/24 04:00:17    715s]   Identified MBFF number: 0
[01/24 04:00:17    715s]   Identified SB Latch number: 0
[01/24 04:00:17    715s]   Identified MB Latch number: 0
[01/24 04:00:17    715s]   Not identified SBFF number: 16
[01/24 04:00:17    715s]   Not identified MBFF number: 0
[01/24 04:00:17    715s]   Not identified SB Latch number: 0
[01/24 04:00:17    715s]   Not identified MB Latch number: 0
[01/24 04:00:17    715s]   Number of sequential cells which are not FFs: 32
[01/24 04:00:17    715s]  Visiting view : default_emulate_view
[01/24 04:00:17    715s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/24 04:00:17    715s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 04:00:17    715s]  Visiting view : default_emulate_view
[01/24 04:00:17    715s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/24 04:00:17    715s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 04:00:17    715s] TLC MultiMap info (StdDelay):
[01/24 04:00:17    715s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 04:00:17    715s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/24 04:00:17    715s]  Setting StdDelay to: 41.7ps
[01/24 04:00:17    715s] 
[01/24 04:00:17    715s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 04:00:17    715s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 04:00:17    715s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 04:00:17    715s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 04:00:17    715s] 
[01/24 04:00:17    715s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 04:00:18    716s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:56 mem=2578.0M
[01/24 04:00:18    716s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:56 mem=2578.0M
[01/24 04:00:18    716s] Creating Lib Analyzer, finished. 
[01/24 04:00:18    716s] Checking DRV degradation...
[01/24 04:00:18    716s] 
[01/24 04:00:18    716s] Recovery Manager:
[01/24 04:00:18    716s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[01/24 04:00:18    716s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[01/24 04:00:18    716s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[01/24 04:00:18    716s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[01/24 04:00:18    716s] 
[01/24 04:00:18    716s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[01/24 04:00:18    716s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2548.01M, totSessionCpu=0:11:56).
[01/24 04:00:18    716s] **optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 1937.7M, totSessionCpu=0:11:56 **
[01/24 04:00:18    716s] 
[01/24 04:00:18    716s]   DRV Snapshot: (REF)
[01/24 04:00:18    716s]          Tran DRV: 0 (0)
[01/24 04:00:18    716s]           Cap DRV: 0 (0)
[01/24 04:00:18    716s]        Fanout DRV: 0 (0)
[01/24 04:00:18    716s]            Glitch: 0 (0)
[01/24 04:00:18    716s] Skipping pre eco harden opt
[01/24 04:00:18    716s] Running refinePlace -preserveRouting true -hardFence false
[01/24 04:00:18    716s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2586.2M, EPOCH TIME: 1706061618.295209
[01/24 04:00:18    716s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2586.2M, EPOCH TIME: 1706061618.295305
[01/24 04:00:18    716s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2586.2M, EPOCH TIME: 1706061618.295409
[01/24 04:00:18    716s] Processing tracks to init pin-track alignment.
[01/24 04:00:18    716s] z: 2, totalTracks: 1
[01/24 04:00:18    716s] z: 4, totalTracks: 1
[01/24 04:00:18    716s] z: 6, totalTracks: 1
[01/24 04:00:18    716s] z: 8, totalTracks: 1
[01/24 04:00:18    716s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 04:00:18    716s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2586.2M, EPOCH TIME: 1706061618.304379
[01/24 04:00:18    716s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:18    716s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:18    716s] 
[01/24 04:00:18    716s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 04:00:18    716s] 
[01/24 04:00:18    716s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 04:00:18    716s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.033, MEM:2586.2M, EPOCH TIME: 1706061618.337048
[01/24 04:00:18    716s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2586.2M, EPOCH TIME: 1706061618.337152
[01/24 04:00:18    716s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2586.2M, EPOCH TIME: 1706061618.337219
[01/24 04:00:18    716s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2586.2MB).
[01/24 04:00:18    716s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.043, MEM:2586.2M, EPOCH TIME: 1706061618.338901
[01/24 04:00:18    716s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.044, MEM:2586.2M, EPOCH TIME: 1706061618.338958
[01/24 04:00:18    716s] TDRefine: refinePlace mode is spiral
[01/24 04:00:18    716s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28723.21
[01/24 04:00:18    716s] OPERPROF:   Starting RefinePlace at level 2, MEM:2586.2M, EPOCH TIME: 1706061618.339037
[01/24 04:00:18    716s] *** Starting refinePlace (0:11:57 mem=2586.2M) ***
[01/24 04:00:18    716s] Total net bbox length = 1.498e+05 (8.176e+04 6.801e+04) (ext = 1.029e+04)
[01/24 04:00:18    716s] 
[01/24 04:00:18    716s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 04:00:18    716s] (I)      Default pattern map key = picorv32_default.
[01/24 04:00:18    716s] (I)      Default pattern map key = picorv32_default.
[01/24 04:00:18    716s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2586.2M, EPOCH TIME: 1706061618.353110
[01/24 04:00:18    716s] Starting refinePlace ...
[01/24 04:00:18    716s] (I)      Default pattern map key = picorv32_default.
[01/24 04:00:18    716s] One DDP V2 for no tweak run.
[01/24 04:00:18    716s] (I)      Default pattern map key = picorv32_default.
[01/24 04:00:18    716s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2586.2M, EPOCH TIME: 1706061618.375846
[01/24 04:00:18    716s] DDP initSite1 nrRow 114 nrJob 114
[01/24 04:00:18    716s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2586.2M, EPOCH TIME: 1706061618.375955
[01/24 04:00:18    716s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2586.2M, EPOCH TIME: 1706061618.376134
[01/24 04:00:18    716s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2586.2M, EPOCH TIME: 1706061618.376191
[01/24 04:00:18    716s] DDP markSite nrRow 114 nrJob 114
[01/24 04:00:18    716s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2586.2M, EPOCH TIME: 1706061618.376584
[01/24 04:00:18    716s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2586.2M, EPOCH TIME: 1706061618.376647
[01/24 04:00:18    716s]   Spread Effort: high, post-route mode, useDDP on.
[01/24 04:00:18    716s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2586.2MB) @(0:11:57 - 0:11:57).
[01/24 04:00:18    716s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 04:00:18    716s] wireLenOptFixPriorityInst 1961 inst fixed
[01/24 04:00:18    716s] 
[01/24 04:00:18    716s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/24 04:00:18    716s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/24 04:00:18    716s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/24 04:00:18    716s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 04:00:18    716s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2586.2MB) @(0:11:57 - 0:11:57).
[01/24 04:00:18    716s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 04:00:18    716s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2586.2MB
[01/24 04:00:18    716s] Statistics of distance of Instance movement in refine placement:
[01/24 04:00:18    716s]   maximum (X+Y) =         0.00 um
[01/24 04:00:18    716s]   mean    (X+Y) =         0.00 um
[01/24 04:00:18    716s] Summary Report:
[01/24 04:00:18    716s] Instances move: 0 (out of 9111 movable)
[01/24 04:00:18    716s] Instances flipped: 0
[01/24 04:00:18    716s] Mean displacement: 0.00 um
[01/24 04:00:18    716s] Max displacement: 0.00 um 
[01/24 04:00:18    716s] Total instances moved : 0
[01/24 04:00:18    716s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.240, REAL:0.233, MEM:2586.2M, EPOCH TIME: 1706061618.586320
[01/24 04:00:18    716s] Total net bbox length = 1.498e+05 (8.176e+04 6.801e+04) (ext = 1.029e+04)
[01/24 04:00:18    716s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2586.2MB
[01/24 04:00:18    716s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2586.2MB) @(0:11:57 - 0:11:57).
[01/24 04:00:18    716s] *** Finished refinePlace (0:11:57 mem=2586.2M) ***
[01/24 04:00:18    716s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28723.21
[01/24 04:00:18    716s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.260, REAL:0.251, MEM:2586.2M, EPOCH TIME: 1706061618.590345
[01/24 04:00:18    716s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2586.2M, EPOCH TIME: 1706061618.590409
[01/24 04:00:18    716s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9183).
[01/24 04:00:18    716s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:18    716s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:18    716s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:18    716s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.040, REAL:0.038, MEM:2548.2M, EPOCH TIME: 1706061618.628265
[01/24 04:00:18    716s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.340, REAL:0.333, MEM:2548.2M, EPOCH TIME: 1706061618.628382
[01/24 04:00:18    716s] {MMLU 0 73 10150}
[01/24 04:00:18    716s] ### Creating LA Mngr. totSessionCpu=0:11:57 mem=2548.2M
[01/24 04:00:18    716s] ### Creating LA Mngr, finished. totSessionCpu=0:11:57 mem=2548.2M
[01/24 04:00:18    716s] Default Rule : ""
[01/24 04:00:18    716s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_13"
[01/24 04:00:18    716s] Worst Slack : 2.720 ns
[01/24 04:00:18    716s] 
[01/24 04:00:18    716s] Start Layer Assignment ...
[01/24 04:00:18    716s] WNS(2.720ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)
[01/24 04:00:18    716s] 
[01/24 04:00:18    716s] Select 0 cadidates out of 10362.
[01/24 04:00:18    716s] No critical nets selected. Skipped !
[01/24 04:00:18    716s] GigaOpt: setting up router preferences
[01/24 04:00:18    716s] GigaOpt: 0 nets assigned router directives
[01/24 04:00:18    716s] 
[01/24 04:00:18    716s] Start Assign Priority Nets ...
[01/24 04:00:18    716s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[01/24 04:00:18    716s] Existing Priority Nets 0 (0.0%)
[01/24 04:00:18    716s] Assigned Priority Nets 0 (0.0%)
[01/24 04:00:18    716s] 
[01/24 04:00:18    716s] Set Prefer Layer Routing Effort ...
[01/24 04:00:18    716s] Total Net(10360) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[01/24 04:00:18    716s] 
[01/24 04:00:18    716s] {MMLU 0 73 10150}
[01/24 04:00:18    716s] ### Creating LA Mngr. totSessionCpu=0:11:57 mem=2567.2M
[01/24 04:00:18    716s] ### Creating LA Mngr, finished. totSessionCpu=0:11:57 mem=2567.2M
[01/24 04:00:18    716s] #optDebug: Start CG creation (mem=2567.2M)
[01/24 04:00:18    716s]  ...initializing CG  maxDriveDist 1554.826500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 155.482500 
[01/24 04:00:18    717s] (cpu=0:00:00.2, mem=2642.2M)
[01/24 04:00:18    717s]  ...processing cgPrt (cpu=0:00:00.2, mem=2642.2M)
[01/24 04:00:18    717s]  ...processing cgEgp (cpu=0:00:00.2, mem=2642.2M)
[01/24 04:00:18    717s]  ...processing cgPbk (cpu=0:00:00.2, mem=2642.2M)
[01/24 04:00:18    717s]  ...processing cgNrb(cpu=0:00:00.2, mem=2642.2M)
[01/24 04:00:18    717s]  ...processing cgObs (cpu=0:00:00.2, mem=2642.2M)
[01/24 04:00:18    717s]  ...processing cgCon (cpu=0:00:00.2, mem=2642.2M)
[01/24 04:00:18    717s]  ...processing cgPdm (cpu=0:00:00.2, mem=2642.2M)
[01/24 04:00:18    717s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2642.2M)
[01/24 04:00:18    717s] Default Rule : ""
[01/24 04:00:18    717s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_13"
[01/24 04:00:18    717s] Worst Slack : 2.080 ns
[01/24 04:00:18    717s] 
[01/24 04:00:18    717s] Start Layer Assignment ...
[01/24 04:00:18    717s] WNS(2.080ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)
[01/24 04:00:18    717s] 
[01/24 04:00:18    717s] Select 0 cadidates out of 10362.
[01/24 04:00:18    717s] No critical nets selected. Skipped !
[01/24 04:00:18    717s] GigaOpt: setting up router preferences
[01/24 04:00:18    717s] GigaOpt: 0 nets assigned router directives
[01/24 04:00:18    717s] 
[01/24 04:00:18    717s] Start Assign Priority Nets ...
[01/24 04:00:18    717s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[01/24 04:00:18    717s] Existing Priority Nets 0 (0.0%)
[01/24 04:00:18    717s] Assigned Priority Nets 0 (0.0%)
[01/24 04:00:18    717s] {MMLU 0 73 10150}
[01/24 04:00:18    717s] ### Creating LA Mngr. totSessionCpu=0:11:57 mem=2642.2M
[01/24 04:00:18    717s] ### Creating LA Mngr, finished. totSessionCpu=0:11:57 mem=2642.2M
[01/24 04:00:18    717s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2642.2M, EPOCH TIME: 1706061618.982746
[01/24 04:00:18    717s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:18    717s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:19    717s] 
[01/24 04:00:19    717s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 04:00:19    717s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2642.2M, EPOCH TIME: 1706061619.015677
[01/24 04:00:19    717s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 04:00:19    717s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:19    717s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.080  |  2.719  |  4.025  |  2.080  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2642.2M, EPOCH TIME: 1706061619.269506
[01/24 04:00:19    717s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:19    717s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:19    717s] 
[01/24 04:00:19    717s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 04:00:19    717s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2642.2M, EPOCH TIME: 1706061619.302406
[01/24 04:00:19    717s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 04:00:19    717s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:19    717s] Density: 71.187%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 1836.0M, totSessionCpu=0:11:58 **
[01/24 04:00:19    717s] **INFO: flowCheckPoint #5 GlobalDetailRoute
[01/24 04:00:19    717s] -routeWithEco false                       # bool, default=false
[01/24 04:00:19    717s] -routeSelectedNetOnly false               # bool, default=false
[01/24 04:00:19    717s] -routeWithTimingDriven true               # bool, default=false, user setting
[01/24 04:00:19    717s] -routeWithSiDriven true                   # bool, default=false, user setting
[01/24 04:00:19    717s] Existing Dirty Nets : 0
[01/24 04:00:19    717s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[01/24 04:00:19    717s] Reset Dirty Nets : 0
[01/24 04:00:19    717s] *** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:11:57.6/0:41:59.0 (0.3), mem = 2447.7M
[01/24 04:00:19    717s] 
[01/24 04:00:19    717s] globalDetailRoute
[01/24 04:00:19    717s] 
[01/24 04:00:19    717s] #Start globalDetailRoute on Wed Jan 24 04:00:19 2024
[01/24 04:00:19    717s] #
[01/24 04:00:19    717s] ### Time Record (globalDetailRoute) is installed.
[01/24 04:00:19    717s] ### Time Record (Pre Callback) is installed.
[01/24 04:00:19    717s] Closing parasitic data file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/picorv32_28723_aiXgKz.rcdb.d/picorv32.rcdb.d': 10124 access done (mem: 2428.703M)
[01/24 04:00:19    717s] ### Time Record (Pre Callback) is uninstalled.
[01/24 04:00:19    717s] ### Time Record (DB Import) is installed.
[01/24 04:00:19    717s] ### Time Record (Timing Data Generation) is installed.
[01/24 04:00:19    717s] ### Time Record (Timing Data Generation) is uninstalled.
[01/24 04:00:19    717s] ### Net info: total nets: 10362
[01/24 04:00:19    717s] ### Net info: dirty nets: 0
[01/24 04:00:19    717s] ### Net info: marked as disconnected nets: 0
[01/24 04:00:19    717s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/24 04:00:19    717s] #num needed restored net=0
[01/24 04:00:19    717s] #need_extraction net=0 (total=10362)
[01/24 04:00:19    717s] ### Net info: fully routed nets: 10122
[01/24 04:00:19    717s] ### Net info: trivial (< 2 pins) nets: 240
[01/24 04:00:19    717s] ### Net info: unrouted nets: 0
[01/24 04:00:19    717s] ### Net info: re-extraction nets: 0
[01/24 04:00:19    717s] ### Net info: ignored nets: 0
[01/24 04:00:19    717s] ### Net info: skip routing nets: 0
[01/24 04:00:19    718s] ### import design signature (67): route=171829539 fixed_route=1726922792 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2035821252 dirty_area=0 del_dirty_area=0 cell=623415938 placement=1237928362 pin_access=1924618208 inst_pattern=1
[01/24 04:00:19    718s] ### Time Record (DB Import) is uninstalled.
[01/24 04:00:19    718s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[01/24 04:00:19    718s] #RTESIG:78da95923d4fc330108699f915a7b44390dae2bbc41f5991ca840095c25ab98ddb5a4a1c
[01/24 04:00:19    718s] #       943803ff1e57484815694c3d59d663fbb9f76e32fd58ae20215c647cde21e61b84e71511
[01/24 04:00:19    718s] #       2b90e6c4587e4fb8413e7f7f486e27d397d735150af6baea0ca4dba6a966507e395ddb1d
[01/24 04:00:19    718s] #       9466affbca4367bcb7ee70f7834b4690600269e7db703a83be33ed1f4641f2b47c7cfb34
[01/24 04:00:19    718s] #       3babab55d37b73da476e651c7cdbff7a0c220524b5296d5f8fbfa51402e699e439891c52
[01/24 04:00:19    718s] #       ebbc399876102d64906d779bba294db5d85a37fe32b210c0595e4310923aab653cd3d0a5
[01/24 04:00:19    718s] #       ec2a9cb36b702e0ac87121d96941baaf1aed87b57921e2b509fc470042f2382495001cef
[01/24 04:00:19    718s] #       0e2a15e6adf3da95ba2d436b8cebeb4b6406896b9c89502236655808156388214619a460
[01/24 04:00:19    718s] #       74b487e3f848118a904324084229e31faab8389da42e0add7c031ac34e4c
[01/24 04:00:19    718s] #
[01/24 04:00:19    718s] #Skip comparing routing design signature in db-snapshot flow
[01/24 04:00:19    718s] ### Time Record (Data Preparation) is installed.
[01/24 04:00:19    718s] #RTESIG:78da9592cb4ec330104559f31523b78b20b5c533895f5ba4b24280ca635ba58ddb464a1c
[01/24 04:00:19    718s] #       94380bfe1e1724a48a34a65e59d6f1f8f8ce4ca6efcb1530c2452ae61d62b646785c1171
[01/24 04:00:19    718s] #       833427ceb35bc2358af9db1dbb9e4c9f9e5fc968d8e5556721d9344d3583e2d3e575b985
[01/24 04:00:19    718s] #       c2eef2bef2d059ef4bb7bff9c1152760c820e97c1b4e67d077b6fdc368600fcbfb970fbb
[01/24 04:00:19    718s] #       2df36ad5f4de1ef7915ba900dff6bf1e83880156dba2ecebf15a5a2360962a9191cc2029
[01/24 04:00:19    718s] #       9db77bdb0ea24605d976bbae9bc2568b4de9c62b230f019ce4350421e993bf8c671aba94
[01/24 04:00:19    718s] #       5e840b7e092ea4810c178a1f1724bbaac9fdb0b63032fe3789ff08402a1187949680e3dd
[01/24 04:00:19    718s] #       41adc3bc753e7745de16a135d6f5f5393205e61a6723948c4d191a12c0beed23b360a48e
[01/24 04:00:19    718s] #       15238e18659082faa1dc1fc6df239421b04862844ac51fd471713a4a9d15bafa02c8685b
[01/24 04:00:19    718s] #       01
[01/24 04:00:19    718s] #
[01/24 04:00:19    718s] ### Time Record (Data Preparation) is uninstalled.
[01/24 04:00:19    718s] ### Time Record (Global Routing) is installed.
[01/24 04:00:19    718s] ### Time Record (Global Routing) is uninstalled.
[01/24 04:00:19    718s] #Total number of trivial nets (e.g. < 2 pins) = 240 (skipped).
[01/24 04:00:19    718s] #Total number of routable nets = 10122.
[01/24 04:00:19    718s] #Total number of nets in the design = 10362.
[01/24 04:00:19    718s] #13 routable nets do not have any wires.
[01/24 04:00:19    718s] #10109 routable nets have routed wires.
[01/24 04:00:19    718s] #13 nets will be global routed.
[01/24 04:00:19    718s] #73 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/24 04:00:19    718s] ### Time Record (Data Preparation) is installed.
[01/24 04:00:19    718s] #Start routing data preparation on Wed Jan 24 04:00:19 2024
[01/24 04:00:19    718s] #
[01/24 04:00:19    718s] #Minimum voltage of a net in the design = 0.000.
[01/24 04:00:19    718s] #Maximum voltage of a net in the design = 0.900.
[01/24 04:00:19    718s] #Voltage range [0.000 - 0.900] has 10229 nets.
[01/24 04:00:19    718s] #Voltage range [0.000 - 0.000] has 132 nets.
[01/24 04:00:19    718s] #Voltage range [0.900 - 0.900] has 1 net.
[01/24 04:00:19    718s] #Build and mark too close pins for the same net.
[01/24 04:00:19    718s] ### Time Record (Cell Pin Access) is installed.
[01/24 04:00:19    718s] #Initial pin access analysis.
[01/24 04:00:19    718s] #Detail pin access analysis.
[01/24 04:00:19    718s] ### Time Record (Cell Pin Access) is uninstalled.
[01/24 04:00:20    718s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/24 04:00:20    718s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 04:00:20    718s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 04:00:20    718s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 04:00:20    718s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 04:00:20    718s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 04:00:20    718s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 04:00:20    718s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 04:00:20    718s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 04:00:20    718s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/24 04:00:20    718s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/24 04:00:20    718s] #Processed 7/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(4 insts marked dirty, reset pre-exisiting dirty flag on 4 insts, 0 nets marked need extraction)
[01/24 04:00:20    718s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1837.42 (MB), peak = 1981.81 (MB)
[01/24 04:00:20    718s] #Regenerating Ggrids automatically.
[01/24 04:00:20    718s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/24 04:00:20    718s] #Using automatically generated G-grids.
[01/24 04:00:20    718s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/24 04:00:22    720s] #Done routing data preparation.
[01/24 04:00:22    720s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1878.47 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] #Found 0 nets for post-route si or timing fixing.
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] #Finished routing data preparation on Wed Jan 24 04:00:22 2024
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] #Cpu time = 00:00:02
[01/24 04:00:22    720s] #Elapsed time = 00:00:02
[01/24 04:00:22    720s] #Increased memory = 45.11 (MB)
[01/24 04:00:22    720s] #Total memory = 1878.48 (MB)
[01/24 04:00:22    720s] #Peak memory = 1981.81 (MB)
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] ### Time Record (Data Preparation) is uninstalled.
[01/24 04:00:22    720s] ### Time Record (Global Routing) is installed.
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] #Start global routing on Wed Jan 24 04:00:22 2024
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] #Start global routing initialization on Wed Jan 24 04:00:22 2024
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] #Number of eco nets is 13
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] #Start global routing data preparation on Wed Jan 24 04:00:22 2024
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] ### build_merged_routing_blockage_rect_list starts on Wed Jan 24 04:00:22 2024 with memory = 1878.48 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] #Start routing resource analysis on Wed Jan 24 04:00:22 2024
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] ### init_is_bin_blocked starts on Wed Jan 24 04:00:22 2024 with memory = 1878.48 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Jan 24 04:00:22 2024 with memory = 1879.73 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] ### adjust_flow_cap starts on Wed Jan 24 04:00:22 2024 with memory = 1879.73 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] ### adjust_flow_per_partial_route_obs starts on Wed Jan 24 04:00:22 2024 with memory = 1879.73 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] ### set_via_blocked starts on Wed Jan 24 04:00:22 2024 with memory = 1879.73 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] ### copy_flow starts on Wed Jan 24 04:00:22 2024 with memory = 1879.73 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] #Routing resource analysis is done on Wed Jan 24 04:00:22 2024
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] ### report_flow_cap starts on Wed Jan 24 04:00:22 2024 with memory = 1879.73 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] #  Resource Analysis:
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] #               Routing  #Avail      #Track     #Total     %Gcell
[01/24 04:00:22    720s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[01/24 04:00:22    720s] #  --------------------------------------------------------------
[01/24 04:00:22    720s] #  Metal1         H         357         827        6320    60.13%
[01/24 04:00:22    720s] #  Metal2         V         501         645        6320     0.90%
[01/24 04:00:22    720s] #  Metal3         H         610         574        6320     0.00%
[01/24 04:00:22    720s] #  Metal4         V         836         310        6320     0.90%
[01/24 04:00:22    720s] #  Metal5         H         955         229        6320     0.00%
[01/24 04:00:22    720s] #  Metal6         V        1052          94        6320     0.90%
[01/24 04:00:22    720s] #  Metal7         H        1165          19        6320     0.00%
[01/24 04:00:22    720s] #  Metal8         V        1095          51        6320     0.90%
[01/24 04:00:22    720s] #  Metal9         H        1158          26        6320     0.00%
[01/24 04:00:22    720s] #  Metal10        V         422          36        6320     2.37%
[01/24 04:00:22    720s] #  Metal11        H         377          96        6320     9.62%
[01/24 04:00:22    720s] #  --------------------------------------------------------------
[01/24 04:00:22    720s] #  Total                   8531      24.11%       69520     6.88%
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] ### analyze_m2_tracks starts on Wed Jan 24 04:00:22 2024 with memory = 1879.73 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] ### report_initial_resource starts on Wed Jan 24 04:00:22 2024 with memory = 1879.73 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] ### mark_pg_pins_accessibility starts on Wed Jan 24 04:00:22 2024 with memory = 1879.73 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] ### set_net_region starts on Wed Jan 24 04:00:22 2024 with memory = 1879.73 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] #Global routing data preparation is done on Wed Jan 24 04:00:22 2024
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1879.73 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] ### prepare_level starts on Wed Jan 24 04:00:22 2024 with memory = 1879.73 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### init level 1 starts on Wed Jan 24 04:00:22 2024 with memory = 1879.73 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] ### Level 1 hgrid = 80 X 79
[01/24 04:00:22    720s] ### prepare_level_flow starts on Wed Jan 24 04:00:22 2024 with memory = 1879.73 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] #Global routing initialization is done on Wed Jan 24 04:00:22 2024
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1879.73 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] #start global routing iteration 1...
[01/24 04:00:22    720s] ### init_flow_edge starts on Wed Jan 24 04:00:22 2024 with memory = 1879.73 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] ### routing at level 1 (topmost level) iter 0
[01/24 04:00:22    720s] ### measure_qor starts on Wed Jan 24 04:00:22 2024 with memory = 1880.01 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### measure_congestion starts on Wed Jan 24 04:00:22 2024 with memory = 1880.01 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1880.01 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] #start global routing iteration 2...
[01/24 04:00:22    720s] ### routing at level 1 (topmost level) iter 1
[01/24 04:00:22    720s] ### measure_qor starts on Wed Jan 24 04:00:22 2024 with memory = 1880.01 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### measure_congestion starts on Wed Jan 24 04:00:22 2024 with memory = 1880.01 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1880.01 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] ### route_end starts on Wed Jan 24 04:00:22 2024 with memory = 1880.01 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] #Total number of trivial nets (e.g. < 2 pins) = 240 (skipped).
[01/24 04:00:22    720s] #Total number of routable nets = 10122.
[01/24 04:00:22    720s] #Total number of nets in the design = 10362.
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] #10122 routable nets have routed wires.
[01/24 04:00:22    720s] #73 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] #Routed nets constraints summary:
[01/24 04:00:22    720s] #-----------------------------
[01/24 04:00:22    720s] #        Rules   Unconstrained  
[01/24 04:00:22    720s] #-----------------------------
[01/24 04:00:22    720s] #      Default              13  
[01/24 04:00:22    720s] #       NDR_13               0  
[01/24 04:00:22    720s] #-----------------------------
[01/24 04:00:22    720s] #        Total              13  
[01/24 04:00:22    720s] #-----------------------------
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] #Routing constraints summary of the whole design:
[01/24 04:00:22    720s] #---------------------------------------------------------
[01/24 04:00:22    720s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[01/24 04:00:22    720s] #---------------------------------------------------------
[01/24 04:00:22    720s] #      Default           69             69           10049  
[01/24 04:00:22    720s] #       NDR_13            4              4               0  
[01/24 04:00:22    720s] #---------------------------------------------------------
[01/24 04:00:22    720s] #        Total           73             73           10049  
[01/24 04:00:22    720s] #---------------------------------------------------------
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] ### adjust_flow_per_partial_route_obs starts on Wed Jan 24 04:00:22 2024 with memory = 1880.01 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] ### cal_base_flow starts on Wed Jan 24 04:00:22 2024 with memory = 1880.01 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### init_flow_edge starts on Wed Jan 24 04:00:22 2024 with memory = 1880.01 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] ### cal_flow starts on Wed Jan 24 04:00:22 2024 with memory = 1880.01 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] ### report_overcon starts on Wed Jan 24 04:00:22 2024 with memory = 1880.01 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] #  Congestion Analysis: (blocked Gcells are excluded)
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] #                 OverCon       OverCon          
[01/24 04:00:22    720s] #                  #Gcell        #Gcell    %Gcell
[01/24 04:00:22    720s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[01/24 04:00:22    720s] #  ------------------------------------------------------------
[01/24 04:00:22    720s] #  Metal1        0(0.00%)      0(0.00%)   (0.00%)     0.45  
[01/24 04:00:22    720s] #  Metal2        2(0.03%)      1(0.02%)   (0.05%)     0.56  
[01/24 04:00:22    720s] #  Metal3        0(0.00%)      0(0.00%)   (0.00%)     0.48  
[01/24 04:00:22    720s] #  Metal4        0(0.00%)      0(0.00%)   (0.00%)     0.27  
[01/24 04:00:22    720s] #  Metal5        0(0.00%)      0(0.00%)   (0.00%)     0.19  
[01/24 04:00:22    720s] #  Metal6        0(0.00%)      0(0.00%)   (0.00%)     0.08  
[01/24 04:00:22    720s] #  Metal7        0(0.00%)      0(0.00%)   (0.00%)     0.02  
[01/24 04:00:22    720s] #  Metal8        0(0.00%)      0(0.00%)   (0.00%)     0.04  
[01/24 04:00:22    720s] #  Metal9        0(0.00%)      0(0.00%)   (0.00%)     0.02  
[01/24 04:00:22    720s] #  Metal10       0(0.00%)      0(0.00%)   (0.00%)     0.00  
[01/24 04:00:22    720s] #  Metal11       0(0.00%)      0(0.00%)   (0.00%)     0.00  
[01/24 04:00:22    720s] #  ------------------------------------------------------------
[01/24 04:00:22    720s] #     Total      2(0.00%)      1(0.00%)   (0.00%)
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[01/24 04:00:22    720s] #  Overflow after GR: 0.00% H + 0.00% V
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] ### cal_base_flow starts on Wed Jan 24 04:00:22 2024 with memory = 1880.01 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### init_flow_edge starts on Wed Jan 24 04:00:22 2024 with memory = 1880.01 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] ### cal_flow starts on Wed Jan 24 04:00:22 2024 with memory = 1880.01 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] ### generate_cong_map_content starts on Wed Jan 24 04:00:22 2024 with memory = 1880.01 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] ### update starts on Wed Jan 24 04:00:22 2024 with memory = 1880.01 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] #Complete Global Routing.
[01/24 04:00:22    720s] #Total number of nets with non-default rule or having extra spacing = 4
[01/24 04:00:22    720s] #Total wire length = 179771 um.
[01/24 04:00:22    720s] #Total half perimeter of net bounding box = 159920 um.
[01/24 04:00:22    720s] #Total wire length on LAYER Metal1 = 2720 um.
[01/24 04:00:22    720s] #Total wire length on LAYER Metal2 = 45083 um.
[01/24 04:00:22    720s] #Total wire length on LAYER Metal3 = 57409 um.
[01/24 04:00:22    720s] #Total wire length on LAYER Metal4 = 33446 um.
[01/24 04:00:22    720s] #Total wire length on LAYER Metal5 = 31430 um.
[01/24 04:00:22    720s] #Total wire length on LAYER Metal6 = 7886 um.
[01/24 04:00:22    720s] #Total wire length on LAYER Metal7 = 1163 um.
[01/24 04:00:22    720s] #Total wire length on LAYER Metal8 = 109 um.
[01/24 04:00:22    720s] #Total wire length on LAYER Metal9 = 435 um.
[01/24 04:00:22    720s] #Total wire length on LAYER Metal10 = 28 um.
[01/24 04:00:22    720s] #Total wire length on LAYER Metal11 = 64 um.
[01/24 04:00:22    720s] #Total number of vias = 75691
[01/24 04:00:22    720s] #Total number of multi-cut vias = 49691 ( 65.6%)
[01/24 04:00:22    720s] #Total number of single cut vias = 26000 ( 34.4%)
[01/24 04:00:22    720s] #Up-Via Summary (total 75691):
[01/24 04:00:22    720s] #                   single-cut          multi-cut      Total
[01/24 04:00:22    720s] #-----------------------------------------------------------
[01/24 04:00:22    720s] # Metal1         12046 ( 34.6%)     22818 ( 65.4%)      34864
[01/24 04:00:22    720s] # Metal2          8030 ( 30.1%)     18672 ( 69.9%)      26702
[01/24 04:00:22    720s] # Metal3          3114 ( 36.9%)      5320 ( 63.1%)       8434
[01/24 04:00:22    720s] # Metal4          1671 ( 40.8%)      2426 ( 59.2%)       4097
[01/24 04:00:22    720s] # Metal5          1129 ( 78.7%)       305 ( 21.3%)       1434
[01/24 04:00:22    720s] # Metal6             6 (  6.9%)        81 ( 93.1%)         87
[01/24 04:00:22    720s] # Metal7             1 (  3.6%)        27 ( 96.4%)         28
[01/24 04:00:22    720s] # Metal8             3 (  9.7%)        28 ( 90.3%)         31
[01/24 04:00:22    720s] # Metal9             0 (  0.0%)         7 (100.0%)          7
[01/24 04:00:22    720s] # Metal10            0 (  0.0%)         7 (100.0%)          7
[01/24 04:00:22    720s] #-----------------------------------------------------------
[01/24 04:00:22    720s] #                26000 ( 34.4%)     49691 ( 65.6%)      75691 
[01/24 04:00:22    720s] #
[01/24 04:00:22    720s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] ### report_overcon starts on Wed Jan 24 04:00:22 2024 with memory = 1880.43 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] ### report_overcon starts on Wed Jan 24 04:00:22 2024 with memory = 1880.43 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    720s] #Max overcon = 2 tracks.
[01/24 04:00:22    720s] #Total overcon = 0.00%.
[01/24 04:00:22    720s] #Worst layer Gcell overcon rate = 0.00%.
[01/24 04:00:22    720s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    720s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    721s] ### global_route design signature (70): route=1596991604 net_attr=1633228223
[01/24 04:00:22    721s] #
[01/24 04:00:22    721s] #Global routing statistics:
[01/24 04:00:22    721s] #Cpu time = 00:00:01
[01/24 04:00:22    721s] #Elapsed time = 00:00:01
[01/24 04:00:22    721s] #Increased memory = 1.54 (MB)
[01/24 04:00:22    721s] #Total memory = 1880.01 (MB)
[01/24 04:00:22    721s] #Peak memory = 1981.81 (MB)
[01/24 04:00:22    721s] #
[01/24 04:00:22    721s] #Finished global routing on Wed Jan 24 04:00:22 2024
[01/24 04:00:22    721s] #
[01/24 04:00:22    721s] #
[01/24 04:00:22    721s] ### Time Record (Global Routing) is uninstalled.
[01/24 04:00:22    721s] ### Time Record (Data Preparation) is installed.
[01/24 04:00:22    721s] ### Time Record (Data Preparation) is uninstalled.
[01/24 04:00:22    721s] ### track-assign external-init starts on Wed Jan 24 04:00:22 2024 with memory = 1878.75 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    721s] ### Time Record (Track Assignment) is installed.
[01/24 04:00:22    721s] ### Time Record (Track Assignment) is uninstalled.
[01/24 04:00:22    721s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    721s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1878.75 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    721s] ### track-assign engine-init starts on Wed Jan 24 04:00:22 2024 with memory = 1878.75 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    721s] ### Time Record (Track Assignment) is installed.
[01/24 04:00:22    721s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:22    721s] ### track-assign core-engine starts on Wed Jan 24 04:00:22 2024 with memory = 1878.75 (MB), peak = 1981.81 (MB)
[01/24 04:00:22    721s] #Start Track Assignment.
[01/24 04:00:23    721s] #Done with 5 horizontal wires in 3 hboxes and 5 vertical wires in 3 hboxes.
[01/24 04:00:23    721s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[01/24 04:00:23    721s] #Complete Track Assignment.
[01/24 04:00:23    721s] #Total number of nets with non-default rule or having extra spacing = 4
[01/24 04:00:23    721s] #Total wire length = 179771 um.
[01/24 04:00:23    721s] #Total half perimeter of net bounding box = 159920 um.
[01/24 04:00:23    721s] #Total wire length on LAYER Metal1 = 2720 um.
[01/24 04:00:23    721s] #Total wire length on LAYER Metal2 = 45082 um.
[01/24 04:00:23    721s] #Total wire length on LAYER Metal3 = 57409 um.
[01/24 04:00:23    721s] #Total wire length on LAYER Metal4 = 33446 um.
[01/24 04:00:23    721s] #Total wire length on LAYER Metal5 = 31430 um.
[01/24 04:00:23    721s] #Total wire length on LAYER Metal6 = 7886 um.
[01/24 04:00:23    721s] #Total wire length on LAYER Metal7 = 1163 um.
[01/24 04:00:23    721s] #Total wire length on LAYER Metal8 = 109 um.
[01/24 04:00:23    721s] #Total wire length on LAYER Metal9 = 435 um.
[01/24 04:00:23    721s] #Total wire length on LAYER Metal10 = 28 um.
[01/24 04:00:23    721s] #Total wire length on LAYER Metal11 = 64 um.
[01/24 04:00:23    721s] #Total number of vias = 75691
[01/24 04:00:23    721s] #Total number of multi-cut vias = 49691 ( 65.6%)
[01/24 04:00:23    721s] #Total number of single cut vias = 26000 ( 34.4%)
[01/24 04:00:23    721s] #Up-Via Summary (total 75691):
[01/24 04:00:23    721s] #                   single-cut          multi-cut      Total
[01/24 04:00:23    721s] #-----------------------------------------------------------
[01/24 04:00:23    721s] # Metal1         12046 ( 34.6%)     22818 ( 65.4%)      34864
[01/24 04:00:23    721s] # Metal2          8030 ( 30.1%)     18672 ( 69.9%)      26702
[01/24 04:00:23    721s] # Metal3          3114 ( 36.9%)      5320 ( 63.1%)       8434
[01/24 04:00:23    721s] # Metal4          1671 ( 40.8%)      2426 ( 59.2%)       4097
[01/24 04:00:23    721s] # Metal5          1129 ( 78.7%)       305 ( 21.3%)       1434
[01/24 04:00:23    721s] # Metal6             6 (  6.9%)        81 ( 93.1%)         87
[01/24 04:00:23    721s] # Metal7             1 (  3.6%)        27 ( 96.4%)         28
[01/24 04:00:23    721s] # Metal8             3 (  9.7%)        28 ( 90.3%)         31
[01/24 04:00:23    721s] # Metal9             0 (  0.0%)         7 (100.0%)          7
[01/24 04:00:23    721s] # Metal10            0 (  0.0%)         7 (100.0%)          7
[01/24 04:00:23    721s] #-----------------------------------------------------------
[01/24 04:00:23    721s] #                26000 ( 34.4%)     49691 ( 65.6%)      75691 
[01/24 04:00:23    721s] #
[01/24 04:00:23    721s] ### track_assign design signature (73): route=877463879
[01/24 04:00:23    721s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 04:00:23    721s] ### Time Record (Track Assignment) is uninstalled.
[01/24 04:00:23    721s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1890.61 (MB), peak = 1981.81 (MB)
[01/24 04:00:23    721s] #
[01/24 04:00:23    721s] #number of short segments in preferred routing layers
[01/24 04:00:23    721s] #	
[01/24 04:00:23    721s] #	
[01/24 04:00:23    721s] #
[01/24 04:00:23    721s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/24 04:00:23    721s] #Cpu time = 00:00:04
[01/24 04:00:23    721s] #Elapsed time = 00:00:04
[01/24 04:00:23    721s] #Increased memory = 57.48 (MB)
[01/24 04:00:23    721s] #Total memory = 1890.84 (MB)
[01/24 04:00:23    721s] #Peak memory = 1981.81 (MB)
[01/24 04:00:23    721s] ### Time Record (Detail Routing) is installed.
[01/24 04:00:23    721s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/24 04:00:23    721s] #
[01/24 04:00:23    721s] #Start Detail Routing..
[01/24 04:00:23    721s] #start initial detail routing ...
[01/24 04:00:23    721s] ### Design has 0 dirty nets, 62 dirty-areas)
[01/24 04:00:24    722s] # ECO: 1.2% of the total area was rechecked for DRC, and 1.8% required routing.
[01/24 04:00:24    722s] #   number of violations = 3
[01/24 04:00:24    722s] #
[01/24 04:00:24    722s] #    By Layer and Type :
[01/24 04:00:24    722s] #	          Short   Totals
[01/24 04:00:24    722s] #	Metal1        1        1
[01/24 04:00:24    722s] #	Metal2        2        2
[01/24 04:00:24    722s] #	Totals        3        3
[01/24 04:00:24    722s] #4 out of 9183 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[01/24 04:00:24    722s] #0.0% of the total area is being checked for drcs
[01/24 04:00:24    722s] #0.0% of the total area was checked
[01/24 04:00:24    722s] ### Routing stats: routing = 2.33% drc-check-only = 1.33% dirty-area = 0.17%
[01/24 04:00:24    722s] #   number of violations = 3
[01/24 04:00:24    722s] #
[01/24 04:00:24    722s] #    By Layer and Type :
[01/24 04:00:24    722s] #	          Short   Totals
[01/24 04:00:24    722s] #	Metal1        1        1
[01/24 04:00:24    722s] #	Metal2        2        2
[01/24 04:00:24    722s] #	Totals        3        3
[01/24 04:00:24    722s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1898.34 (MB), peak = 1981.81 (MB)
[01/24 04:00:25    723s] #start 1st optimization iteration ...
[01/24 04:00:25    724s] ### Routing stats: routing = 2.37% drc-check-only = 1.28% dirty-area = 0.17%
[01/24 04:00:25    724s] #   number of violations = 0
[01/24 04:00:25    724s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1898.23 (MB), peak = 1981.81 (MB)
[01/24 04:00:25    724s] #Complete Detail Routing.
[01/24 04:00:25    724s] #Total number of nets with non-default rule or having extra spacing = 4
[01/24 04:00:25    724s] #Total wire length = 179772 um.
[01/24 04:00:25    724s] #Total half perimeter of net bounding box = 159920 um.
[01/24 04:00:25    724s] #Total wire length on LAYER Metal1 = 2714 um.
[01/24 04:00:25    724s] #Total wire length on LAYER Metal2 = 45075 um.
[01/24 04:00:25    724s] #Total wire length on LAYER Metal3 = 57421 um.
[01/24 04:00:25    724s] #Total wire length on LAYER Metal4 = 33445 um.
[01/24 04:00:25    724s] #Total wire length on LAYER Metal5 = 31433 um.
[01/24 04:00:25    724s] #Total wire length on LAYER Metal6 = 7886 um.
[01/24 04:00:25    724s] #Total wire length on LAYER Metal7 = 1163 um.
[01/24 04:00:25    724s] #Total wire length on LAYER Metal8 = 109 um.
[01/24 04:00:25    724s] #Total wire length on LAYER Metal9 = 435 um.
[01/24 04:00:25    724s] #Total wire length on LAYER Metal10 = 28 um.
[01/24 04:00:25    724s] #Total wire length on LAYER Metal11 = 64 um.
[01/24 04:00:25    724s] #Total number of vias = 75715
[01/24 04:00:25    724s] #Total number of multi-cut vias = 49677 ( 65.6%)
[01/24 04:00:25    724s] #Total number of single cut vias = 26038 ( 34.4%)
[01/24 04:00:25    724s] #Up-Via Summary (total 75715):
[01/24 04:00:25    724s] #                   single-cut          multi-cut      Total
[01/24 04:00:25    724s] #-----------------------------------------------------------
[01/24 04:00:25    724s] # Metal1         12060 ( 34.6%)     22804 ( 65.4%)      34864
[01/24 04:00:25    724s] # Metal2          8048 ( 30.1%)     18672 ( 69.9%)      26720
[01/24 04:00:25    724s] # Metal3          3120 ( 37.0%)      5320 ( 63.0%)       8440
[01/24 04:00:25    724s] # Metal4          1671 ( 40.8%)      2426 ( 59.2%)       4097
[01/24 04:00:25    724s] # Metal5          1129 ( 78.7%)       305 ( 21.3%)       1434
[01/24 04:00:25    724s] # Metal6             6 (  6.9%)        81 ( 93.1%)         87
[01/24 04:00:25    724s] # Metal7             1 (  3.6%)        27 ( 96.4%)         28
[01/24 04:00:25    724s] # Metal8             3 (  9.7%)        28 ( 90.3%)         31
[01/24 04:00:25    724s] # Metal9             0 (  0.0%)         7 (100.0%)          7
[01/24 04:00:25    724s] # Metal10            0 (  0.0%)         7 (100.0%)          7
[01/24 04:00:25    724s] #-----------------------------------------------------------
[01/24 04:00:25    724s] #                26038 ( 34.4%)     49677 ( 65.6%)      75715 
[01/24 04:00:25    724s] #
[01/24 04:00:25    724s] #Total number of DRC violations = 0
[01/24 04:00:25    724s] ### Time Record (Detail Routing) is uninstalled.
[01/24 04:00:25    724s] #Cpu time = 00:00:02
[01/24 04:00:25    724s] #Elapsed time = 00:00:02
[01/24 04:00:25    724s] #Increased memory = 7.38 (MB)
[01/24 04:00:25    724s] #Total memory = 1898.23 (MB)
[01/24 04:00:25    724s] #Peak memory = 1981.81 (MB)
[01/24 04:00:25    724s] ### Time Record (Antenna Fixing) is installed.
[01/24 04:00:25    724s] #
[01/24 04:00:25    724s] #start routing for process antenna violation fix ...
[01/24 04:00:26    724s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/24 04:00:27    725s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1898.23 (MB), peak = 1981.81 (MB)
[01/24 04:00:27    725s] #
[01/24 04:00:27    725s] #Total number of nets with non-default rule or having extra spacing = 4
[01/24 04:00:27    725s] #Total wire length = 179772 um.
[01/24 04:00:27    725s] #Total half perimeter of net bounding box = 159920 um.
[01/24 04:00:27    725s] #Total wire length on LAYER Metal1 = 2714 um.
[01/24 04:00:27    725s] #Total wire length on LAYER Metal2 = 45075 um.
[01/24 04:00:27    725s] #Total wire length on LAYER Metal3 = 57421 um.
[01/24 04:00:27    725s] #Total wire length on LAYER Metal4 = 33445 um.
[01/24 04:00:27    725s] #Total wire length on LAYER Metal5 = 31433 um.
[01/24 04:00:27    725s] #Total wire length on LAYER Metal6 = 7886 um.
[01/24 04:00:27    725s] #Total wire length on LAYER Metal7 = 1163 um.
[01/24 04:00:27    725s] #Total wire length on LAYER Metal8 = 109 um.
[01/24 04:00:27    725s] #Total wire length on LAYER Metal9 = 435 um.
[01/24 04:00:27    725s] #Total wire length on LAYER Metal10 = 28 um.
[01/24 04:00:27    725s] #Total wire length on LAYER Metal11 = 64 um.
[01/24 04:00:27    725s] #Total number of vias = 75715
[01/24 04:00:27    725s] #Total number of multi-cut vias = 49677 ( 65.6%)
[01/24 04:00:27    725s] #Total number of single cut vias = 26038 ( 34.4%)
[01/24 04:00:27    725s] #Up-Via Summary (total 75715):
[01/24 04:00:27    725s] #                   single-cut          multi-cut      Total
[01/24 04:00:27    725s] #-----------------------------------------------------------
[01/24 04:00:27    725s] # Metal1         12060 ( 34.6%)     22804 ( 65.4%)      34864
[01/24 04:00:27    725s] # Metal2          8048 ( 30.1%)     18672 ( 69.9%)      26720
[01/24 04:00:27    725s] # Metal3          3120 ( 37.0%)      5320 ( 63.0%)       8440
[01/24 04:00:27    725s] # Metal4          1671 ( 40.8%)      2426 ( 59.2%)       4097
[01/24 04:00:27    725s] # Metal5          1129 ( 78.7%)       305 ( 21.3%)       1434
[01/24 04:00:27    725s] # Metal6             6 (  6.9%)        81 ( 93.1%)         87
[01/24 04:00:27    725s] # Metal7             1 (  3.6%)        27 ( 96.4%)         28
[01/24 04:00:27    725s] # Metal8             3 (  9.7%)        28 ( 90.3%)         31
[01/24 04:00:27    725s] # Metal9             0 (  0.0%)         7 (100.0%)          7
[01/24 04:00:27    725s] # Metal10            0 (  0.0%)         7 (100.0%)          7
[01/24 04:00:27    725s] #-----------------------------------------------------------
[01/24 04:00:27    725s] #                26038 ( 34.4%)     49677 ( 65.6%)      75715 
[01/24 04:00:27    725s] #
[01/24 04:00:27    725s] #Total number of DRC violations = 0
[01/24 04:00:27    725s] #Total number of process antenna violations = 0
[01/24 04:00:27    725s] #Total number of net violated process antenna rule = 0
[01/24 04:00:27    725s] #
[01/24 04:00:28    726s] #
[01/24 04:00:28    726s] #Total number of nets with non-default rule or having extra spacing = 4
[01/24 04:00:28    726s] #Total wire length = 179772 um.
[01/24 04:00:28    726s] #Total half perimeter of net bounding box = 159920 um.
[01/24 04:00:28    726s] #Total wire length on LAYER Metal1 = 2714 um.
[01/24 04:00:28    726s] #Total wire length on LAYER Metal2 = 45075 um.
[01/24 04:00:28    726s] #Total wire length on LAYER Metal3 = 57421 um.
[01/24 04:00:28    726s] #Total wire length on LAYER Metal4 = 33445 um.
[01/24 04:00:28    726s] #Total wire length on LAYER Metal5 = 31433 um.
[01/24 04:00:28    726s] #Total wire length on LAYER Metal6 = 7886 um.
[01/24 04:00:28    726s] #Total wire length on LAYER Metal7 = 1163 um.
[01/24 04:00:28    726s] #Total wire length on LAYER Metal8 = 109 um.
[01/24 04:00:28    726s] #Total wire length on LAYER Metal9 = 435 um.
[01/24 04:00:28    726s] #Total wire length on LAYER Metal10 = 28 um.
[01/24 04:00:28    726s] #Total wire length on LAYER Metal11 = 64 um.
[01/24 04:00:28    726s] #Total number of vias = 75715
[01/24 04:00:28    726s] #Total number of multi-cut vias = 49677 ( 65.6%)
[01/24 04:00:28    726s] #Total number of single cut vias = 26038 ( 34.4%)
[01/24 04:00:28    726s] #Up-Via Summary (total 75715):
[01/24 04:00:28    726s] #                   single-cut          multi-cut      Total
[01/24 04:00:28    726s] #-----------------------------------------------------------
[01/24 04:00:28    726s] # Metal1         12060 ( 34.6%)     22804 ( 65.4%)      34864
[01/24 04:00:28    726s] # Metal2          8048 ( 30.1%)     18672 ( 69.9%)      26720
[01/24 04:00:28    726s] # Metal3          3120 ( 37.0%)      5320 ( 63.0%)       8440
[01/24 04:00:28    726s] # Metal4          1671 ( 40.8%)      2426 ( 59.2%)       4097
[01/24 04:00:28    726s] # Metal5          1129 ( 78.7%)       305 ( 21.3%)       1434
[01/24 04:00:28    726s] # Metal6             6 (  6.9%)        81 ( 93.1%)         87
[01/24 04:00:28    726s] # Metal7             1 (  3.6%)        27 ( 96.4%)         28
[01/24 04:00:28    726s] # Metal8             3 (  9.7%)        28 ( 90.3%)         31
[01/24 04:00:28    726s] # Metal9             0 (  0.0%)         7 (100.0%)          7
[01/24 04:00:28    726s] # Metal10            0 (  0.0%)         7 (100.0%)          7
[01/24 04:00:28    726s] #-----------------------------------------------------------
[01/24 04:00:28    726s] #                26038 ( 34.4%)     49677 ( 65.6%)      75715 
[01/24 04:00:28    726s] #
[01/24 04:00:28    726s] #Total number of DRC violations = 0
[01/24 04:00:28    726s] #Total number of process antenna violations = 0
[01/24 04:00:28    726s] #Total number of net violated process antenna rule = 0
[01/24 04:00:28    726s] #
[01/24 04:00:28    726s] ### Time Record (Antenna Fixing) is uninstalled.
[01/24 04:00:28    726s] ### Time Record (Post Route Wire Spreading) is installed.
[01/24 04:00:28    726s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/24 04:00:28    726s] #
[01/24 04:00:28    726s] #Start Post Route wire spreading..
[01/24 04:00:28    726s] #
[01/24 04:00:28    726s] #Start data preparation for wire spreading...
[01/24 04:00:28    726s] #
[01/24 04:00:28    726s] #Data preparation is done on Wed Jan 24 04:00:28 2024
[01/24 04:00:28    726s] #
[01/24 04:00:28    726s] ### track-assign engine-init starts on Wed Jan 24 04:00:28 2024 with memory = 1898.65 (MB), peak = 1981.81 (MB)
[01/24 04:00:28    726s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 04:00:28    726s] #
[01/24 04:00:28    726s] #Start Post Route Wire Spread.
[01/24 04:00:29    727s] #Done with 100 horizontal wires in 5 hboxes and 248 vertical wires in 5 hboxes.
[01/24 04:00:29    727s] #Complete Post Route Wire Spread.
[01/24 04:00:29    727s] #
[01/24 04:00:29    727s] #Total number of nets with non-default rule or having extra spacing = 4
[01/24 04:00:29    727s] #Total wire length = 179798 um.
[01/24 04:00:29    727s] #Total half perimeter of net bounding box = 159920 um.
[01/24 04:00:29    727s] #Total wire length on LAYER Metal1 = 2716 um.
[01/24 04:00:29    727s] #Total wire length on LAYER Metal2 = 45079 um.
[01/24 04:00:29    727s] #Total wire length on LAYER Metal3 = 57430 um.
[01/24 04:00:29    727s] #Total wire length on LAYER Metal4 = 33451 um.
[01/24 04:00:29    727s] #Total wire length on LAYER Metal5 = 31436 um.
[01/24 04:00:29    727s] #Total wire length on LAYER Metal6 = 7886 um.
[01/24 04:00:29    727s] #Total wire length on LAYER Metal7 = 1163 um.
[01/24 04:00:29    727s] #Total wire length on LAYER Metal8 = 109 um.
[01/24 04:00:29    727s] #Total wire length on LAYER Metal9 = 435 um.
[01/24 04:00:29    727s] #Total wire length on LAYER Metal10 = 28 um.
[01/24 04:00:29    727s] #Total wire length on LAYER Metal11 = 64 um.
[01/24 04:00:29    727s] #Total number of vias = 75715
[01/24 04:00:29    727s] #Total number of multi-cut vias = 49677 ( 65.6%)
[01/24 04:00:29    727s] #Total number of single cut vias = 26038 ( 34.4%)
[01/24 04:00:29    727s] #Up-Via Summary (total 75715):
[01/24 04:00:29    727s] #                   single-cut          multi-cut      Total
[01/24 04:00:29    727s] #-----------------------------------------------------------
[01/24 04:00:29    727s] # Metal1         12060 ( 34.6%)     22804 ( 65.4%)      34864
[01/24 04:00:29    727s] # Metal2          8048 ( 30.1%)     18672 ( 69.9%)      26720
[01/24 04:00:29    727s] # Metal3          3120 ( 37.0%)      5320 ( 63.0%)       8440
[01/24 04:00:29    727s] # Metal4          1671 ( 40.8%)      2426 ( 59.2%)       4097
[01/24 04:00:29    727s] # Metal5          1129 ( 78.7%)       305 ( 21.3%)       1434
[01/24 04:00:29    727s] # Metal6             6 (  6.9%)        81 ( 93.1%)         87
[01/24 04:00:29    727s] # Metal7             1 (  3.6%)        27 ( 96.4%)         28
[01/24 04:00:29    727s] # Metal8             3 (  9.7%)        28 ( 90.3%)         31
[01/24 04:00:29    727s] # Metal9             0 (  0.0%)         7 (100.0%)          7
[01/24 04:00:29    727s] # Metal10            0 (  0.0%)         7 (100.0%)          7
[01/24 04:00:29    727s] #-----------------------------------------------------------
[01/24 04:00:29    727s] #                26038 ( 34.4%)     49677 ( 65.6%)      75715 
[01/24 04:00:29    727s] #
[01/24 04:00:30    728s] #   number of violations = 0
[01/24 04:00:30    728s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1899.79 (MB), peak = 1981.81 (MB)
[01/24 04:00:30    728s] #CELL_VIEW picorv32,init has no DRC violation.
[01/24 04:00:30    728s] #Total number of DRC violations = 0
[01/24 04:00:30    728s] #Total number of process antenna violations = 0
[01/24 04:00:30    728s] #Total number of net violated process antenna rule = 0
[01/24 04:00:30    728s] #Post Route wire spread is done.
[01/24 04:00:30    728s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[01/24 04:00:30    728s] #Total number of nets with non-default rule or having extra spacing = 4
[01/24 04:00:30    728s] #Total wire length = 179798 um.
[01/24 04:00:30    728s] #Total half perimeter of net bounding box = 159920 um.
[01/24 04:00:30    728s] #Total wire length on LAYER Metal1 = 2716 um.
[01/24 04:00:30    728s] #Total wire length on LAYER Metal2 = 45079 um.
[01/24 04:00:30    728s] #Total wire length on LAYER Metal3 = 57430 um.
[01/24 04:00:30    728s] #Total wire length on LAYER Metal4 = 33451 um.
[01/24 04:00:30    728s] #Total wire length on LAYER Metal5 = 31436 um.
[01/24 04:00:30    728s] #Total wire length on LAYER Metal6 = 7886 um.
[01/24 04:00:30    728s] #Total wire length on LAYER Metal7 = 1163 um.
[01/24 04:00:30    728s] #Total wire length on LAYER Metal8 = 109 um.
[01/24 04:00:30    728s] #Total wire length on LAYER Metal9 = 435 um.
[01/24 04:00:30    728s] #Total wire length on LAYER Metal10 = 28 um.
[01/24 04:00:30    728s] #Total wire length on LAYER Metal11 = 64 um.
[01/24 04:00:30    728s] #Total number of vias = 75715
[01/24 04:00:30    728s] #Total number of multi-cut vias = 49677 ( 65.6%)
[01/24 04:00:30    728s] #Total number of single cut vias = 26038 ( 34.4%)
[01/24 04:00:30    728s] #Up-Via Summary (total 75715):
[01/24 04:00:30    728s] #                   single-cut          multi-cut      Total
[01/24 04:00:30    728s] #-----------------------------------------------------------
[01/24 04:00:30    728s] # Metal1         12060 ( 34.6%)     22804 ( 65.4%)      34864
[01/24 04:00:30    728s] # Metal2          8048 ( 30.1%)     18672 ( 69.9%)      26720
[01/24 04:00:30    728s] # Metal3          3120 ( 37.0%)      5320 ( 63.0%)       8440
[01/24 04:00:30    728s] # Metal4          1671 ( 40.8%)      2426 ( 59.2%)       4097
[01/24 04:00:30    728s] # Metal5          1129 ( 78.7%)       305 ( 21.3%)       1434
[01/24 04:00:30    728s] # Metal6             6 (  6.9%)        81 ( 93.1%)         87
[01/24 04:00:30    728s] # Metal7             1 (  3.6%)        27 ( 96.4%)         28
[01/24 04:00:30    728s] # Metal8             3 (  9.7%)        28 ( 90.3%)         31
[01/24 04:00:30    728s] # Metal9             0 (  0.0%)         7 (100.0%)          7
[01/24 04:00:30    728s] # Metal10            0 (  0.0%)         7 (100.0%)          7
[01/24 04:00:30    728s] #-----------------------------------------------------------
[01/24 04:00:30    728s] #                26038 ( 34.4%)     49677 ( 65.6%)      75715 
[01/24 04:00:30    728s] #
[01/24 04:00:30    728s] #detailRoute Statistics:
[01/24 04:00:30    728s] #Cpu time = 00:00:07
[01/24 04:00:30    728s] #Elapsed time = 00:00:07
[01/24 04:00:30    728s] #Increased memory = 8.95 (MB)
[01/24 04:00:30    728s] #Total memory = 1899.79 (MB)
[01/24 04:00:30    728s] #Peak memory = 1981.81 (MB)
[01/24 04:00:30    728s] #Skip updating routing design signature in db-snapshot flow
[01/24 04:00:30    728s] ### global_detail_route design signature (88): route=1224762872 flt_obj=0 vio=1905142130 shield_wire=1
[01/24 04:00:30    728s] ### Time Record (DB Export) is installed.
[01/24 04:00:30    728s] ### export design design signature (89): route=1224762872 fixed_route=1726922792 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2004688820 dirty_area=0 del_dirty_area=0 cell=623415938 placement=1237928362 pin_access=1924618208 inst_pattern=1
[01/24 04:00:30    728s] #	no debugging net set
[01/24 04:00:30    728s] ### Time Record (DB Export) is uninstalled.
[01/24 04:00:30    728s] ### Time Record (Post Callback) is installed.
[01/24 04:00:30    728s] ### Time Record (Post Callback) is uninstalled.
[01/24 04:00:30    728s] #
[01/24 04:00:30    728s] #globalDetailRoute statistics:
[01/24 04:00:30    728s] #Cpu time = 00:00:11
[01/24 04:00:30    728s] #Elapsed time = 00:00:11
[01/24 04:00:30    728s] #Increased memory = -22.36 (MB)
[01/24 04:00:30    728s] #Total memory = 1813.63 (MB)
[01/24 04:00:30    728s] #Peak memory = 1981.81 (MB)
[01/24 04:00:30    728s] #Number of warnings = 0
[01/24 04:00:30    728s] #Total number of warnings = 6
[01/24 04:00:30    728s] #Number of fails = 0
[01/24 04:00:30    728s] #Total number of fails = 0
[01/24 04:00:30    728s] #Complete globalDetailRoute on Wed Jan 24 04:00:30 2024
[01/24 04:00:30    728s] #
[01/24 04:00:30    728s] ### import design signature (90): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1924618208 inst_pattern=1
[01/24 04:00:30    728s] ### Time Record (globalDetailRoute) is uninstalled.
[01/24 04:00:30    728s] ### 
[01/24 04:00:30    728s] ###   Scalability Statistics
[01/24 04:00:30    728s] ### 
[01/24 04:00:30    728s] ### --------------------------------+----------------+----------------+----------------+
[01/24 04:00:30    728s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[01/24 04:00:30    728s] ### --------------------------------+----------------+----------------+----------------+
[01/24 04:00:30    728s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/24 04:00:30    728s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/24 04:00:30    728s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/24 04:00:30    728s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/24 04:00:30    728s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/24 04:00:30    728s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[01/24 04:00:30    728s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[01/24 04:00:30    728s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[01/24 04:00:30    728s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[01/24 04:00:30    728s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[01/24 04:00:30    728s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             1.0|
[01/24 04:00:30    728s] ###   Post Route Wire Spreading     |        00:00:02|        00:00:02|             1.0|
[01/24 04:00:30    728s] ###   Entire Command                |        00:00:11|        00:00:11|             1.0|
[01/24 04:00:30    728s] ### --------------------------------+----------------+----------------+----------------+
[01/24 04:00:30    728s] ### 
[01/24 04:00:30    728s] *** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:11.4/0:00:11.4 (1.0), totSession cpu/real = 0:12:09.0/0:42:10.4 (0.3), mem = 2402.9M
[01/24 04:00:30    728s] 
[01/24 04:00:30    728s] =============================================================================================
[01/24 04:00:30    728s]  Step TAT Report : EcoRoute #1 / optDesign #2                                   21.35-s114_1
[01/24 04:00:30    728s] =============================================================================================
[01/24 04:00:30    728s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 04:00:30    728s] ---------------------------------------------------------------------------------------------
[01/24 04:00:30    728s] [ GlobalRoute            ]      1   0:00:00.8  (   6.8 % )     0:00:00.8 /  0:00:00.8    1.0
[01/24 04:00:30    728s] [ DetailRoute            ]      1   0:00:02.4  (  21.3 % )     0:00:02.4 /  0:00:02.4    1.0
[01/24 04:00:30    728s] [ MISC                   ]          0:00:08.2  (  71.9 % )     0:00:08.2 /  0:00:08.2    1.0
[01/24 04:00:30    728s] ---------------------------------------------------------------------------------------------
[01/24 04:00:30    728s]  EcoRoute #1 TOTAL                  0:00:11.4  ( 100.0 % )     0:00:11.4 /  0:00:11.4    1.0
[01/24 04:00:30    728s] ---------------------------------------------------------------------------------------------
[01/24 04:00:30    728s] 
[01/24 04:00:30    728s] **optDesign ... cpu = 0:00:51, real = 0:00:51, mem = 1807.6M, totSessionCpu=0:12:09 **
[01/24 04:00:30    728s] New Signature Flow (restoreNanoRouteOptions) ....
[01/24 04:00:30    728s] **INFO: flowCheckPoint #6 PostEcoSummary
[01/24 04:00:30    728s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[01/24 04:00:30    729s] 
[01/24 04:00:30    729s] Trim Metal Layers:
[01/24 04:00:30    729s] LayerId::1 widthSet size::2
[01/24 04:00:30    729s] LayerId::2 widthSet size::2
[01/24 04:00:30    729s] LayerId::3 widthSet size::2
[01/24 04:00:30    729s] LayerId::4 widthSet size::2
[01/24 04:00:30    729s] LayerId::5 widthSet size::2
[01/24 04:00:30    729s] LayerId::6 widthSet size::2
[01/24 04:00:30    729s] LayerId::7 widthSet size::2
[01/24 04:00:30    729s] LayerId::8 widthSet size::2
[01/24 04:00:30    729s] LayerId::9 widthSet size::2
[01/24 04:00:30    729s] LayerId::10 widthSet size::2
[01/24 04:00:30    729s] LayerId::11 widthSet size::2
[01/24 04:00:30    729s] eee: pegSigSF::1.070000
[01/24 04:00:30    729s] Initializing multi-corner resistance tables ...
[01/24 04:00:30    729s] eee: l::1 avDens::0.098257 usedTrk::1618.289673 availTrk::16470.000000 sigTrk::1618.289673
[01/24 04:00:30    729s] eee: l::2 avDens::0.207249 usedTrk::2657.966322 availTrk::12825.000000 sigTrk::2657.966322
[01/24 04:00:30    729s] eee: l::3 avDens::0.249325 usedTrk::3365.892838 availTrk::13500.000000 sigTrk::3365.892838
[01/24 04:00:30    729s] eee: l::4 avDens::0.155974 usedTrk::1960.359742 availTrk::12568.500000 sigTrk::1960.359742
[01/24 04:00:30    729s] eee: l::5 avDens::0.144869 usedTrk::1838.389181 availTrk::12690.000000 sigTrk::1838.389181
[01/24 04:00:30    729s] eee: l::6 avDens::0.043929 usedTrk::461.982544 availTrk::10516.500000 sigTrk::461.982544
[01/24 04:00:30    729s] eee: l::7 avDens::0.022907 usedTrk::68.034210 availTrk::2970.000000 sigTrk::68.034210
[01/24 04:00:30    729s] eee: l::8 avDens::0.006759 usedTrk::6.356725 availTrk::940.500000 sigTrk::6.356725
[01/24 04:00:30    729s] eee: l::9 avDens::0.021740 usedTrk::25.435672 availTrk::1170.000000 sigTrk::25.435672
[01/24 04:00:30    729s] eee: l::10 avDens::0.057871 usedTrk::81.146812 availTrk::1402.200000 sigTrk::81.146812
[01/24 04:00:30    729s] eee: l::11 avDens::0.054968 usedTrk::142.476053 availTrk::2592.000000 sigTrk::142.476053
[01/24 04:00:30    729s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.273335 uaWl=1.000000 uaWlH=0.393547 aWlH=0.000000 lMod=0 pMax=0.845400 pMod=81 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 04:00:30    729s] ### Net info: total nets: 10362
[01/24 04:00:30    729s] ### Net info: dirty nets: 0
[01/24 04:00:30    729s] ### Net info: marked as disconnected nets: 0
[01/24 04:00:30    729s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/24 04:00:31    729s] #num needed restored net=0
[01/24 04:00:31    729s] #need_extraction net=0 (total=10362)
[01/24 04:00:31    729s] ### Net info: fully routed nets: 10122
[01/24 04:00:31    729s] ### Net info: trivial (< 2 pins) nets: 240
[01/24 04:00:31    729s] ### Net info: unrouted nets: 0
[01/24 04:00:31    729s] ### Net info: re-extraction nets: 0
[01/24 04:00:31    729s] ### Net info: ignored nets: 0
[01/24 04:00:31    729s] ### Net info: skip routing nets: 0
[01/24 04:00:31    729s] ### import design signature (91): route=1797362556 fixed_route=1797362556 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1479195484 dirty_area=0 del_dirty_area=0 cell=623415938 placement=1237928362 pin_access=1924618208 inst_pattern=1
[01/24 04:00:31    729s] #Extract in post route mode
[01/24 04:00:31    729s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[01/24 04:00:31    729s] #Fast data preparation for tQuantus.
[01/24 04:00:31    729s] #Start routing data preparation on Wed Jan 24 04:00:31 2024
[01/24 04:00:31    729s] #
[01/24 04:00:31    729s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/24 04:00:31    729s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 04:00:31    729s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 04:00:31    729s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 04:00:31    729s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 04:00:31    729s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 04:00:31    729s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 04:00:31    729s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 04:00:31    729s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 04:00:31    729s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/24 04:00:31    729s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/24 04:00:31    729s] #Regenerating Ggrids automatically.
[01/24 04:00:31    729s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/24 04:00:31    729s] #Using automatically generated G-grids.
[01/24 04:00:31    729s] #Done routing data preparation.
[01/24 04:00:31    729s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1808.63 (MB), peak = 1981.81 (MB)
[01/24 04:00:31    729s] #Start routing data preparation on Wed Jan 24 04:00:31 2024
[01/24 04:00:31    729s] #
[01/24 04:00:31    729s] #Minimum voltage of a net in the design = 0.000.
[01/24 04:00:31    729s] #Maximum voltage of a net in the design = 0.900.
[01/24 04:00:31    729s] #Voltage range [0.000 - 0.900] has 10229 nets.
[01/24 04:00:31    729s] #Voltage range [0.000 - 0.000] has 132 nets.
[01/24 04:00:31    729s] #Voltage range [0.900 - 0.900] has 1 net.
[01/24 04:00:31    729s] #Build and mark too close pins for the same net.
[01/24 04:00:31    729s] #Regenerating Ggrids automatically.
[01/24 04:00:31    729s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/24 04:00:31    729s] #Using automatically generated G-grids.
[01/24 04:00:31    729s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/24 04:00:33    731s] #Done routing data preparation.
[01/24 04:00:33    731s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1853.52 (MB), peak = 1981.81 (MB)
[01/24 04:00:33    731s] #
[01/24 04:00:33    731s] #Start tQuantus RC extraction...
[01/24 04:00:33    731s] #Start building rc corner(s)...
[01/24 04:00:33    731s] #Number of RC Corner = 1
[01/24 04:00:33    731s] #Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
[01/24 04:00:33    731s] #METAL_1 -> Metal1 (1)
[01/24 04:00:33    731s] #METAL_2 -> Metal2 (2)
[01/24 04:00:33    731s] #METAL_3 -> Metal3 (3)
[01/24 04:00:33    731s] #METAL_4 -> Metal4 (4)
[01/24 04:00:33    731s] #METAL_5 -> Metal5 (5)
[01/24 04:00:33    731s] #METAL_6 -> Metal6 (6)
[01/24 04:00:33    731s] #METAL_7 -> Metal7 (7)
[01/24 04:00:33    731s] #METAL_8 -> Metal8 (8)
[01/24 04:00:33    731s] #METAL_9 -> Metal9 (9)
[01/24 04:00:33    731s] #METAL_10 -> Metal10 (10)
[01/24 04:00:33    731s] #METAL_11 -> Metal11 (11)
[01/24 04:00:33    731s] #SADV-On
[01/24 04:00:33    731s] # Corner(s) : 
[01/24 04:00:33    731s] #default_emulate_rc_corner [125.00]
[01/24 04:00:34    732s] # Corner id: 0
[01/24 04:00:34    732s] # Layout Scale: 1.000000
[01/24 04:00:34    732s] # Has Metal Fill model: yes
[01/24 04:00:34    732s] # Temperature was set
[01/24 04:00:34    732s] # Temperature : 125.000000
[01/24 04:00:34    732s] # Ref. Temp   : 25.000000
[01/24 04:00:34    732s] #SADV-Off
[01/24 04:00:34    732s] #total pattern=286 [11, 792]
[01/24 04:00:34    732s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[01/24 04:00:34    732s] #found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[01/24 04:00:34    732s] #found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
[01/24 04:00:34    732s] #number model r/c [1,1] [11,792] read
[01/24 04:00:34    732s] #0 rcmodel(s) requires rebuild
[01/24 04:00:34    732s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1857.71 (MB), peak = 1981.81 (MB)
[01/24 04:00:34    732s] #Finish check_net_pin_list step Enter extract
[01/24 04:00:34    732s] #Start init net ripin tree building
[01/24 04:00:34    732s] #Finish init net ripin tree building
[01/24 04:00:34    732s] #Cpu time = 00:00:00
[01/24 04:00:34    732s] #Elapsed time = 00:00:00
[01/24 04:00:34    732s] #Increased memory = 0.00 (MB)
[01/24 04:00:34    732s] #Total memory = 1857.71 (MB)
[01/24 04:00:34    732s] #Peak memory = 1981.81 (MB)
[01/24 04:00:34    732s] #begin processing metal fill model file
[01/24 04:00:34    732s] #end processing metal fill model file
[01/24 04:00:34    732s] #Length limit = 200 pitches
[01/24 04:00:34    732s] #opt mode = 2
[01/24 04:00:34    732s] #Finish check_net_pin_list step Fix net pin list
[01/24 04:00:34    732s] #Start generate extraction boxes.
[01/24 04:00:34    732s] #
[01/24 04:00:34    732s] #Extract using 30 x 30 Hboxes
[01/24 04:00:34    732s] #4x4 initial hboxes
[01/24 04:00:34    732s] #Use area based hbox pruning.
[01/24 04:00:34    732s] #0/0 hboxes pruned.
[01/24 04:00:34    732s] #Complete generating extraction boxes.
[01/24 04:00:34    732s] #Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
[01/24 04:00:34    732s] #Process 0 special clock nets for rc extraction
[01/24 04:00:35    732s] #Total 10120 nets were built. 170 nodes added to break long wires. 0 net(s) have incomplete routes.
[01/24 04:00:40    738s] #Run Statistics for Extraction:
[01/24 04:00:40    738s] #   Cpu time = 00:00:06, elapsed time = 00:00:06 .
[01/24 04:00:40    738s] #   Increased memory =    83.03 (MB), total memory =  1940.87 (MB), peak memory =  1981.81 (MB)
[01/24 04:00:40    738s] #Register nets and terms for rcdb /tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3tRQOo.rcdb.d
[01/24 04:00:40    738s] #Finish registering nets and terms for rcdb.
[01/24 04:00:40    738s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1911.38 (MB), peak = 1981.81 (MB)
[01/24 04:00:40    738s] #RC Statistics: 55097 Res, 30468 Ground Cap, 9228 XCap (Edge to Edge)
[01/24 04:00:40    738s] #RC V/H edge ratio: 0.43, Avg V/H Edge Length: 3761.25 (29236), Avg L-Edge Length: 8437.62 (17174)
[01/24 04:00:40    738s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3tRQOo.rcdb.d.
[01/24 04:00:40    738s] #Start writing RC data.
[01/24 04:00:41    739s] #Finish writing RC data
[01/24 04:00:41    739s] #Finish writing rcdb with 65402 nodes, 55282 edges, and 18728 xcaps
[01/24 04:00:41    739s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1905.85 (MB), peak = 1981.81 (MB)
[01/24 04:00:41    739s] Restoring parasitic data from file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3tRQOo.rcdb.d' ...
[01/24 04:00:41    739s] Opening parasitic data file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3tRQOo.rcdb.d' for reading (mem: 2478.609M)
[01/24 04:00:41    739s] Reading RCDB with compressed RC data.
[01/24 04:00:41    739s] Opening parasitic data file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3tRQOo.rcdb.d' for content verification (mem: 2478.609M)
[01/24 04:00:41    739s] Reading RCDB with compressed RC data.
[01/24 04:00:41    739s] Closing parasitic data file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3tRQOo.rcdb.d': 0 access done (mem: 2478.609M)
[01/24 04:00:41    739s] Closing parasitic data file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3tRQOo.rcdb.d': 0 access done (mem: 2478.609M)
[01/24 04:00:41    739s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2478.609M)
[01/24 04:00:41    739s] Following multi-corner parasitics specified:
[01/24 04:00:41    739s] 	/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3tRQOo.rcdb.d (rcdb)
[01/24 04:00:41    739s] Opening parasitic data file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3tRQOo.rcdb.d' for reading (mem: 2478.609M)
[01/24 04:00:41    739s] Reading RCDB with compressed RC data.
[01/24 04:00:41    739s] 		Cell picorv32 has rcdb /tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3tRQOo.rcdb.d specified
[01/24 04:00:41    739s] Cell picorv32, hinst 
[01/24 04:00:41    739s] processing rcdb (/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3tRQOo.rcdb.d) for hinst (top) of cell (picorv32);
[01/24 04:00:41    739s] Closing parasitic data file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3tRQOo.rcdb.d': 0 access done (mem: 2478.609M)
[01/24 04:00:41    739s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2478.609M)
[01/24 04:00:41    739s] Opening parasitic data file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/picorv32_28723_okLrmc.rcdb.d/picorv32.rcdb.d' for reading (mem: 2478.609M)
[01/24 04:00:41    739s] Reading RCDB with compressed RC data.
[01/24 04:00:41    739s] Closing parasitic data file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/picorv32_28723_okLrmc.rcdb.d/picorv32.rcdb.d': 0 access done (mem: 2486.613M)
[01/24 04:00:41    739s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=2486.613M)
[01/24 04:00:41    739s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 2486.613M)
[01/24 04:00:41    739s] #
[01/24 04:00:41    739s] #Restore RCDB.
[01/24 04:00:41    739s] #
[01/24 04:00:41    739s] #Complete tQuantus RC extraction.
[01/24 04:00:41    739s] #Cpu time = 00:00:08
[01/24 04:00:41    739s] #Elapsed time = 00:00:08
[01/24 04:00:41    739s] #Increased memory = 52.51 (MB)
[01/24 04:00:41    739s] #Total memory = 1906.03 (MB)
[01/24 04:00:41    739s] #Peak memory = 1981.81 (MB)
[01/24 04:00:41    739s] #
[01/24 04:00:41    739s] #170 inserted nodes are removed
[01/24 04:00:41    740s] ### export design design signature (93): route=285073859 fixed_route=285073859 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1271910619 dirty_area=0 del_dirty_area=0 cell=623415938 placement=1237928362 pin_access=1924618208 inst_pattern=1
[01/24 04:00:42    740s] #	no debugging net set
[01/24 04:00:42    740s] ### import design signature (94): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1924618208 inst_pattern=1
[01/24 04:00:42    740s] #Start Inst Signature in MT(0)
[01/24 04:00:42    740s] #Start Net Signature in MT(34559624)
[01/24 04:00:42    740s] #Calculate SNet Signature in MT (44046908)
[01/24 04:00:42    740s] #Run time and memory report for RC extraction:
[01/24 04:00:42    740s] #RC extraction running on  Xeon 2.10GHz 28160KB Cache 12CPU.
[01/24 04:00:42    740s] #Run Statistics for snet signature:
[01/24 04:00:42    740s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/24 04:00:42    740s] #   Increased memory =     0.00 (MB), total memory =  1848.23 (MB), peak memory =  1981.81 (MB)
[01/24 04:00:42    740s] #Run Statistics for Net Final Signature:
[01/24 04:00:42    740s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/24 04:00:42    740s] #   Increased memory =     0.00 (MB), total memory =  1848.23 (MB), peak memory =  1981.81 (MB)
[01/24 04:00:42    740s] #Run Statistics for Net launch:
[01/24 04:00:42    740s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/24 04:00:42    740s] #   Increased memory =     0.00 (MB), total memory =  1848.23 (MB), peak memory =  1981.81 (MB)
[01/24 04:00:42    740s] #Run Statistics for Net init_dbsNet_slist:
[01/24 04:00:42    740s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/24 04:00:42    740s] #   Increased memory =     0.00 (MB), total memory =  1848.22 (MB), peak memory =  1981.81 (MB)
[01/24 04:00:42    740s] #Run Statistics for net signature:
[01/24 04:00:42    740s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/24 04:00:42    740s] #   Increased memory =     0.00 (MB), total memory =  1848.23 (MB), peak memory =  1981.81 (MB)
[01/24 04:00:42    740s] #Run Statistics for inst signature:
[01/24 04:00:42    740s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/24 04:00:42    740s] #   Increased memory =    -1.04 (MB), total memory =  1848.22 (MB), peak memory =  1981.81 (MB)
[01/24 04:00:42    740s] **optDesign ... cpu = 0:01:03, real = 0:01:03, mem = 1848.2M, totSessionCpu=0:12:20 **
[01/24 04:00:42    740s] Starting delay calculation for Setup views
[01/24 04:00:42    740s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/24 04:00:42    740s] AAE_INFO: resetNetProps viewIdx 0 
[01/24 04:00:42    740s] Starting SI iteration 1 using Infinite Timing Windows
[01/24 04:00:42    740s] #################################################################################
[01/24 04:00:42    740s] # Design Stage: PostRoute
[01/24 04:00:42    740s] # Design Name: picorv32
[01/24 04:00:42    740s] # Design Mode: 45nm
[01/24 04:00:42    740s] # Analysis Mode: MMMC OCV 
[01/24 04:00:42    740s] # Parasitics Mode: SPEF/RCDB 
[01/24 04:00:42    740s] # Signoff Settings: SI On 
[01/24 04:00:42    740s] #################################################################################
[01/24 04:00:43    741s] AAE_INFO: 1 threads acquired from CTE.
[01/24 04:00:43    741s] Setting infinite Tws ...
[01/24 04:00:43    741s] First Iteration Infinite Tw... 
[01/24 04:00:43    741s] Calculate early delays in OCV mode...
[01/24 04:00:43    741s] Calculate late delays in OCV mode...
[01/24 04:00:43    741s] Topological Sorting (REAL = 0:00:00.0, MEM = 2439.6M, InitMEM = 2439.6M)
[01/24 04:00:43    741s] Start delay calculation (fullDC) (1 T). (MEM=2439.62)
[01/24 04:00:43    741s] End AAE Lib Interpolated Model. (MEM=2451.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 04:00:43    741s] Opening parasitic data file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/picorv32_28723_okLrmc.rcdb.d/picorv32.rcdb.d' for reading (mem: 2451.234M)
[01/24 04:00:43    741s] Reading RCDB with compressed RC data.
[01/24 04:00:43    741s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2444.0M)
[01/24 04:00:46    744s] Total number of fetched objects 10208
[01/24 04:00:46    744s] AAE_INFO-618: Total number of nets in the design is 10362,  99.4 percent of the nets selected for SI analysis
[01/24 04:00:46    744s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 04:00:46    744s] End delay calculation. (MEM=2450.11 CPU=0:00:03.1 REAL=0:00:03.0)
[01/24 04:00:46    744s] End delay calculation (fullDC). (MEM=2450.11 CPU=0:00:03.3 REAL=0:00:03.0)
[01/24 04:00:46    744s] *** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 2450.1M) ***
[01/24 04:00:46    745s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2474.1M)
[01/24 04:00:46    745s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/24 04:00:47    745s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 2474.1M)
[01/24 04:00:47    745s] Starting SI iteration 2
[01/24 04:00:47    745s] Calculate early delays in OCV mode...
[01/24 04:00:47    745s] Calculate late delays in OCV mode...
[01/24 04:00:47    745s] Start delay calculation (fullDC) (1 T). (MEM=2390.23)
[01/24 04:00:47    745s] End AAE Lib Interpolated Model. (MEM=2390.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 04:00:47    745s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 34. 
[01/24 04:00:47    745s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10208. 
[01/24 04:00:47    745s] Total number of fetched objects 10208
[01/24 04:00:47    745s] AAE_INFO-618: Total number of nets in the design is 10362,  0.7 percent of the nets selected for SI analysis
[01/24 04:00:47    745s] End delay calculation. (MEM=2436.93 CPU=0:00:00.1 REAL=0:00:00.0)
[01/24 04:00:47    745s] End delay calculation (fullDC). (MEM=2436.93 CPU=0:00:00.1 REAL=0:00:00.0)
[01/24 04:00:47    745s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2436.9M) ***
[01/24 04:00:48    746s] *** Done Building Timing Graph (cpu=0:00:06.0 real=0:00:06.0 totSessionCpu=0:12:26 mem=2460.9M)
[01/24 04:00:48    746s] End AAE Lib Interpolated Model. (MEM=2460.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 04:00:48    746s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2460.9M, EPOCH TIME: 1706061648.286096
[01/24 04:00:48    746s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:48    746s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:48    746s] 
[01/24 04:00:48    746s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 04:00:48    746s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2460.9M, EPOCH TIME: 1706061648.319635
[01/24 04:00:48    746s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 04:00:48    746s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:48    746s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.062  |  2.720  |  4.026  |  2.062  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2495.3M, EPOCH TIME: 1706061648.602999
[01/24 04:00:48    746s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:48    746s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:48    746s] 
[01/24 04:00:48    746s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 04:00:48    746s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2495.3M, EPOCH TIME: 1706061648.635909
[01/24 04:00:48    746s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 04:00:48    746s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:48    746s] Density: 71.187%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:09, real = 0:01:09, mem = 1852.2M, totSessionCpu=0:12:27 **
[01/24 04:00:48    746s] Executing marking Critical Nets1
[01/24 04:00:48    746s] **INFO: flowCheckPoint #7 OptimizationRecovery
[01/24 04:00:48    746s] *** Timing Is met
[01/24 04:00:48    746s] *** Check timing (0:00:00.0)
[01/24 04:00:48    746s] Running postRoute recovery in postEcoRoute mode
[01/24 04:00:48    746s] **optDesign ... cpu = 0:01:09, real = 0:01:09, mem = 1852.2M, totSessionCpu=0:12:27 **
[01/24 04:00:48    747s]   Timing/DRV Snapshot: (TGT)
[01/24 04:00:48    747s]      Weighted WNS: 0.000
[01/24 04:00:48    747s]       All  PG WNS: 0.000
[01/24 04:00:48    747s]       High PG WNS: 0.000
[01/24 04:00:48    747s]       All  PG TNS: 0.000
[01/24 04:00:48    747s]       High PG TNS: 0.000
[01/24 04:00:48    747s]       Low  PG TNS: 0.000
[01/24 04:00:48    747s]          Tran DRV: 0 (0)
[01/24 04:00:48    747s]           Cap DRV: 0 (0)
[01/24 04:00:48    747s]        Fanout DRV: 0 (0)
[01/24 04:00:48    747s]            Glitch: 0 (0)
[01/24 04:00:48    747s]    Category Slack: { [L, 2.062] [H, 2.720] [H, 2.720] }
[01/24 04:00:48    747s] 
[01/24 04:00:48    747s] Checking setup slack degradation ...
[01/24 04:00:48    747s] 
[01/24 04:00:48    747s] Recovery Manager:
[01/24 04:00:48    747s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[01/24 04:00:48    747s]   High Effort WNS Jump: 0.000 (REF: { 0.000, 0.000 }, TGT: { 0.000, 0.000 }, Threshold: 0.075) - Skip
[01/24 04:00:48    747s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[01/24 04:00:48    747s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[01/24 04:00:48    747s] 
[01/24 04:00:48    747s] Checking DRV degradation...
[01/24 04:00:48    747s] 
[01/24 04:00:48    747s] Recovery Manager:
[01/24 04:00:48    747s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[01/24 04:00:48    747s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[01/24 04:00:48    747s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[01/24 04:00:48    747s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[01/24 04:00:48    747s] 
[01/24 04:00:48    747s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[01/24 04:00:48    747s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2433.51M, totSessionCpu=0:12:27).
[01/24 04:00:48    747s] **optDesign ... cpu = 0:01:09, real = 0:01:09, mem = 1852.2M, totSessionCpu=0:12:27 **
[01/24 04:00:48    747s] 
[01/24 04:00:48    747s] Latch borrow mode reset to max_borrow
[01/24 04:00:49    747s] **INFO: flowCheckPoint #8 FinalSummary
[01/24 04:00:49    747s] Reported timing to dir ./timingReports
[01/24 04:00:49    747s] **optDesign ... cpu = 0:01:10, real = 0:01:10, mem = 1850.2M, totSessionCpu=0:12:28 **
[01/24 04:00:49    747s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2409.5M, EPOCH TIME: 1706061649.458109
[01/24 04:00:49    747s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:49    747s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:49    747s] 
[01/24 04:00:49    747s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 04:00:49    747s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2409.5M, EPOCH TIME: 1706061649.491439
[01/24 04:00:49    747s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 04:00:49    747s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:00:49    747s] Saving timing graph ...
[01/24 04:00:50    748s] Done save timing graph
[01/24 04:00:50    748s] 
[01/24 04:00:50    748s] TimeStamp Deleting Cell Server Begin ...
[01/24 04:00:50    748s] 
[01/24 04:00:50    748s] TimeStamp Deleting Cell Server End ...
[01/24 04:00:50    749s] Starting delay calculation for Hold views
[01/24 04:00:50    749s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/24 04:00:50    749s] AAE_INFO: resetNetProps viewIdx 0 
[01/24 04:00:50    749s] Starting SI iteration 1 using Infinite Timing Windows
[01/24 04:00:51    749s] #################################################################################
[01/24 04:00:51    749s] # Design Stage: PostRoute
[01/24 04:00:51    749s] # Design Name: picorv32
[01/24 04:00:51    749s] # Design Mode: 45nm
[01/24 04:00:51    749s] # Analysis Mode: MMMC OCV 
[01/24 04:00:51    749s] # Parasitics Mode: SPEF/RCDB 
[01/24 04:00:51    749s] # Signoff Settings: SI On 
[01/24 04:00:51    749s] #################################################################################
[01/24 04:00:51    749s] AAE_INFO: 1 threads acquired from CTE.
[01/24 04:00:51    749s] Setting infinite Tws ...
[01/24 04:00:51    749s] First Iteration Infinite Tw... 
[01/24 04:00:51    749s] Calculate late delays in OCV mode...
[01/24 04:00:51    749s] Calculate early delays in OCV mode...
[01/24 04:00:51    749s] Topological Sorting (REAL = 0:00:00.0, MEM = 2420.3M, InitMEM = 2420.3M)
[01/24 04:00:51    749s] Start delay calculation (fullDC) (1 T). (MEM=2420.32)
[01/24 04:00:51    749s] End AAE Lib Interpolated Model. (MEM=2431.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 04:00:54    752s] Total number of fetched objects 10208
[01/24 04:00:54    752s] AAE_INFO-618: Total number of nets in the design is 10362,  99.4 percent of the nets selected for SI analysis
[01/24 04:00:54    752s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 04:00:54    752s] End delay calculation. (MEM=2435.75 CPU=0:00:02.9 REAL=0:00:03.0)
[01/24 04:00:54    752s] End delay calculation (fullDC). (MEM=2435.75 CPU=0:00:03.1 REAL=0:00:03.0)
[01/24 04:00:54    752s] *** CDM Built up (cpu=0:00:03.2  real=0:00:03.0  mem= 2435.7M) ***
[01/24 04:00:54    753s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2459.7M)
[01/24 04:00:54    753s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/24 04:00:54    753s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2459.7M)
[01/24 04:00:54    753s] Starting SI iteration 2
[01/24 04:00:55    753s] Calculate late delays in OCV mode...
[01/24 04:00:55    753s] Calculate early delays in OCV mode...
[01/24 04:00:55    753s] Start delay calculation (fullDC) (1 T). (MEM=2386.86)
[01/24 04:00:55    753s] End AAE Lib Interpolated Model. (MEM=2386.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 04:00:55    753s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 34. 
[01/24 04:00:55    753s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10208. 
[01/24 04:00:55    753s] Total number of fetched objects 10208
[01/24 04:00:55    753s] AAE_INFO-618: Total number of nets in the design is 10362,  0.2 percent of the nets selected for SI analysis
[01/24 04:00:55    753s] End delay calculation. (MEM=2433.57 CPU=0:00:00.1 REAL=0:00:00.0)
[01/24 04:00:55    753s] End delay calculation (fullDC). (MEM=2433.57 CPU=0:00:00.1 REAL=0:00:00.0)
[01/24 04:00:55    753s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2433.6M) ***
[01/24 04:00:55    754s] *** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:12:34 mem=2457.6M)
[01/24 04:00:56    754s] Restoring timing graph ...
[01/24 04:00:57    755s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[01/24 04:00:57    755s] Done restore timing graph
[01/24 04:00:59    756s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.062  |  2.720  |  4.026  |  2.062  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.428  |  0.554  |  1.014  |  0.428  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 04:01:00    756s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2477.2M, EPOCH TIME: 1706061660.026006
[01/24 04:01:00    756s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:01:00    756s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:01:00    756s] 
[01/24 04:01:00    756s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 04:01:00    756s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.035, MEM:2477.2M, EPOCH TIME: 1706061660.060560
[01/24 04:01:00    756s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 04:01:00    756s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:01:00    756s] Density: 71.187%
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2477.2M, EPOCH TIME: 1706061660.074646
[01/24 04:01:00    756s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:01:00    756s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:01:00    756s] 
[01/24 04:01:00    756s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 04:01:00    756s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2477.2M, EPOCH TIME: 1706061660.107563
[01/24 04:01:00    756s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 04:01:00    756s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:01:00    756s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2477.2M, EPOCH TIME: 1706061660.121399
[01/24 04:01:00    756s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:01:00    756s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:01:00    756s] 
[01/24 04:01:00    756s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 04:01:00    756s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.032, MEM:2477.2M, EPOCH TIME: 1706061660.153755
[01/24 04:01:00    756s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:72).
[01/24 04:01:00    756s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:01:00    756s] *** Final Summary (holdfix) CPU=0:00:09.0, REAL=0:00:11.0, MEM=2477.2M
[01/24 04:01:00    756s] **optDesign ... cpu = 0:01:19, real = 0:01:21, mem = 1889.4M, totSessionCpu=0:12:37 **
[01/24 04:01:00    756s]  ReSet Options after AAE Based Opt flow 
[01/24 04:01:00    756s] *** Finished optDesign ***
[01/24 04:01:00    756s] 
[01/24 04:01:00    756s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:19 real=  0:01:21)
[01/24 04:01:00    756s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[01/24 04:01:00    756s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:23.1 real=0:00:23.3)
[01/24 04:01:00    756s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:10.2 real=0:00:10.2)
[01/24 04:01:00    756s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[01/24 04:01:00    756s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:02.8 real=0:00:02.8)
[01/24 04:01:00    756s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:02.3 real=0:00:02.3)
[01/24 04:01:00    756s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[01/24 04:01:00    756s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:10.8 real=0:00:10.9)
[01/24 04:01:00    756s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[01/24 04:01:00    756s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:11.5 real=0:00:11.4)
[01/24 04:01:00    756s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:06.4 real=0:00:06.5)
[01/24 04:01:00    756s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[01/24 04:01:00    756s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[01/24 04:01:00    756s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[01/24 04:01:00    756s] Info: Destroy the CCOpt slew target map.
[01/24 04:01:00    756s] clean pInstBBox. size 0
[01/24 04:01:00    756s] All LLGs are deleted
[01/24 04:01:00    756s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:01:00    756s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 04:01:00    756s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2453.2M, EPOCH TIME: 1706061660.269460
[01/24 04:01:00    756s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2453.2M, EPOCH TIME: 1706061660.269609
[01/24 04:01:00    756s] Info: pop threads available for lower-level modules during optimization.
[01/24 04:01:00    756s] *** optDesign #2 [finish] : cpu/real = 0:01:18.9/0:01:20.9 (1.0), totSession cpu/real = 0:12:36.8/0:42:39.9 (0.3), mem = 2453.2M
[01/24 04:01:00    756s] 
[01/24 04:01:00    756s] =============================================================================================
[01/24 04:01:00    756s]  Final TAT Report : optDesign #2                                                21.35-s114_1
[01/24 04:01:00    756s] =============================================================================================
[01/24 04:01:00    756s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 04:01:00    756s] ---------------------------------------------------------------------------------------------
[01/24 04:01:00    756s] [ InitOpt                ]      1   0:00:00.9  (   1.1 % )     0:00:01.1 /  0:00:01.1    1.0
[01/24 04:01:00    756s] [ DrvOpt                 ]      1   0:00:01.9  (   2.3 % )     0:00:01.9 /  0:00:01.9    1.0
[01/24 04:01:00    756s] [ HoldOpt                ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.2
[01/24 04:01:00    756s] [ ViewPruning            ]     22   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 04:01:00    756s] [ LayerAssignment        ]      2   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 04:01:00    756s] [ BuildHoldData          ]      2   0:00:04.3  (   5.3 % )     0:00:18.0 /  0:00:18.0    1.0
[01/24 04:01:00    756s] [ OptSummaryReport       ]      6   0:00:02.8  (   3.4 % )     0:00:12.4 /  0:00:10.7    0.9
[01/24 04:01:00    756s] [ DrvReport              ]     10   0:00:03.1  (   3.8 % )     0:00:03.1 /  0:00:01.7    0.5
[01/24 04:01:00    756s] [ SlackTraversorInit     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 04:01:00    756s] [ CellServerInit         ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 04:01:00    756s] [ LibAnalyzerInit        ]      2   0:00:01.4  (   1.8 % )     0:00:01.4 /  0:00:01.4    1.0
[01/24 04:01:00    756s] [ CheckPlace             ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 04:01:00    756s] [ RefinePlace            ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 04:01:00    756s] [ ClockDrv               ]      1   0:00:02.6  (   3.2 % )     0:00:02.6 /  0:00:02.5    1.0
[01/24 04:01:00    756s] [ EcoRoute               ]      1   0:00:11.4  (  14.1 % )     0:00:11.4 /  0:00:11.4    1.0
[01/24 04:01:00    756s] [ ExtractRC              ]      2   0:00:23.2  (  28.7 % )     0:00:23.2 /  0:00:23.0    1.0
[01/24 04:01:00    756s] [ TimingUpdate           ]     25   0:00:10.0  (  12.4 % )     0:00:25.8 /  0:00:25.8    1.0
[01/24 04:01:00    756s] [ FullDelayCalc          ]     11   0:00:15.6  (  19.4 % )     0:00:15.6 /  0:00:15.7    1.0
[01/24 04:01:00    756s] [ TimingReport           ]      8   0:00:01.0  (   1.2 % )     0:00:01.0 /  0:00:01.0    1.0
[01/24 04:01:00    756s] [ GenerateReports        ]      2   0:00:00.8  (   1.0 % )     0:00:00.8 /  0:00:00.5    0.7
[01/24 04:01:00    756s] [ MISC                   ]          0:00:00.7  (   0.9 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 04:01:00    756s] ---------------------------------------------------------------------------------------------
[01/24 04:01:00    756s]  optDesign #2 TOTAL                 0:01:20.9  ( 100.0 % )     0:01:20.9 /  0:01:18.9    1.0
[01/24 04:01:00    756s] ---------------------------------------------------------------------------------------------
[01/24 04:01:00    756s] 
[01/24 04:01:28    758s] <CMD> report_power > report_power_step15.txt
[01/24 04:01:28    758s] env CDS_WORKAREA is set to /home/p/paschalk
[01/24 04:01:29    759s] 
[01/24 04:01:29    759s] Begin Power Analysis
[01/24 04:01:29    759s] 
[01/24 04:01:29    759s]              0V	    VSS
[01/24 04:01:29    759s]            0.9V	    VDD
[01/24 04:01:29    759s] Begin Processing Timing Library for Power Calculation
[01/24 04:01:29    759s] 
[01/24 04:01:29    759s] Begin Processing Timing Library for Power Calculation
[01/24 04:01:29    759s] 
[01/24 04:01:29    759s] 
[01/24 04:01:29    759s] 
[01/24 04:01:29    759s] Begin Processing Power Net/Grid for Power Calculation
[01/24 04:01:29    759s] 
[01/24 04:01:29    759s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.50MB/3983.12MB/1948.50MB)
[01/24 04:01:29    759s] 
[01/24 04:01:29    759s] Begin Processing Timing Window Data for Power Calculation
[01/24 04:01:29    759s] 
[01/24 04:01:29    759s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.50MB/3983.12MB/1948.50MB)
[01/24 04:01:29    759s] 
[01/24 04:01:29    759s] Begin Processing User Attributes
[01/24 04:01:29    759s] 
[01/24 04:01:29    759s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.50MB/3983.12MB/1948.50MB)
[01/24 04:01:29    759s] 
[01/24 04:01:29    759s] Begin Processing Signal Activity
[01/24 04:01:29    759s] 
[01/24 04:01:29    760s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.67MB/3983.12MB/1948.50MB)
[01/24 04:01:29    760s] 
[01/24 04:01:29    760s] Begin Power Computation
[01/24 04:01:29    760s] 
[01/24 04:01:29    760s]       ----------------------------------------------------------
[01/24 04:01:29    760s]       # of cell(s) missing both power/leakage table: 0
[01/24 04:01:29    760s]       # of cell(s) missing power table: 0
[01/24 04:01:29    760s]       # of cell(s) missing leakage table: 0
[01/24 04:01:29    760s]       ----------------------------------------------------------
[01/24 04:01:29    760s] 
[01/24 04:01:29    760s] 
[01/24 04:01:30    760s]       # of MSMV cell(s) missing power_level: 0
[01/24 04:01:30    760s] Ended Power Computation: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=1899.71MB/3983.12MB/1948.50MB)
[01/24 04:01:30    760s] 
[01/24 04:01:30    760s] Begin Processing User Attributes
[01/24 04:01:30    760s] 
[01/24 04:01:30    760s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.71MB/3983.12MB/1948.50MB)
[01/24 04:01:30    760s] 
[01/24 04:01:30    760s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1899.71MB/3983.12MB/1948.50MB)
[01/24 04:01:30    760s] 
[01/24 04:01:30    760s] *



[01/24 04:01:30    760s] Total Power
[01/24 04:01:30    761s] -----------------------------------------------------------------------------------------
[01/24 04:01:30    761s] Total Internal Power:        0.44189560 	   64.8151%
[01/24 04:01:30    761s] Total Switching Power:       0.23924718 	   35.0916%
[01/24 04:01:30    761s] Total Leakage Power:         0.00063550 	    0.0932%
[01/24 04:01:30    761s] Total Power:                 0.68177828
[01/24 04:01:30    761s] -----------------------------------------------------------------------------------------
[01/24 04:01:30    761s] Processing average sequential pin duty cycle 
[01/24 04:01:30    761s] 
[01/24 04:01:30    761s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 04:01:30    761s] Summary for sequential cells identification: 
[01/24 04:01:30    761s]   Identified SBFF number: 104
[01/24 04:01:30    761s]   Identified MBFF number: 0
[01/24 04:01:30    761s]   Identified SB Latch number: 0
[01/24 04:01:30    761s]   Identified MB Latch number: 0
[01/24 04:01:30    761s]   Not identified SBFF number: 16
[01/24 04:01:30    761s]   Not identified MBFF number: 0
[01/24 04:01:30    761s]   Not identified SB Latch number: 0
[01/24 04:01:30    761s]   Not identified MB Latch number: 0
[01/24 04:01:30    761s]   Number of sequential cells which are not FFs: 32
[01/24 04:01:30    761s]  Visiting view : default_emulate_view
[01/24 04:01:30    761s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 04:01:30    761s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 04:01:30    761s]  Visiting view : default_emulate_view
[01/24 04:01:30    761s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 04:01:30    761s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 04:01:30    761s] TLC MultiMap info (StdDelay):
[01/24 04:01:30    761s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 04:01:30    761s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 04:01:30    761s]  Setting StdDelay to: 38ps
[01/24 04:01:30    761s] 
[01/24 04:01:30    761s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 04:01:34    761s] <CMD> report_area > report_area_step15.txt
[01/24 04:01:40    761s] <CMD> report_timing > report_timing_step15.txt
