/**
 * \file IfxAdc_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_ADC/V0.2.3.1.1
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Adc_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Adc_Registers
 * 
 */
#ifndef IFXADC_BF_H
#define IFXADC_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Adc_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_ADC_CLC_Bits.DISR */
#define IFX_ADC_CLC_DISR_LEN (1u)

/** \brief Mask for Ifx_ADC_CLC_Bits.DISR */
#define IFX_ADC_CLC_DISR_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CLC_Bits.DISR */
#define IFX_ADC_CLC_DISR_OFF (0u)

/** \brief Length for Ifx_ADC_CLC_Bits.DISS */
#define IFX_ADC_CLC_DISS_LEN (1u)

/** \brief Mask for Ifx_ADC_CLC_Bits.DISS */
#define IFX_ADC_CLC_DISS_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CLC_Bits.DISS */
#define IFX_ADC_CLC_DISS_OFF (1u)

/** \brief Length for Ifx_ADC_CLC_Bits.EDIS */
#define IFX_ADC_CLC_EDIS_LEN (1u)

/** \brief Mask for Ifx_ADC_CLC_Bits.EDIS */
#define IFX_ADC_CLC_EDIS_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CLC_Bits.EDIS */
#define IFX_ADC_CLC_EDIS_OFF (3u)

/** \brief Length for Ifx_ADC_ID_Bits.MOD_REV */
#define IFX_ADC_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_ADC_ID_Bits.MOD_REV */
#define IFX_ADC_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_ADC_ID_Bits.MOD_REV */
#define IFX_ADC_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_ADC_ID_Bits.MOD_TYPE */
#define IFX_ADC_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_ADC_ID_Bits.MOD_TYPE */
#define IFX_ADC_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_ADC_ID_Bits.MOD_TYPE */
#define IFX_ADC_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_ADC_ID_Bits.MOD_NUM */
#define IFX_ADC_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_ADC_ID_Bits.MOD_NUM */
#define IFX_ADC_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_ADC_ID_Bits.MOD_NUM */
#define IFX_ADC_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_ADC_PROT_Bits.STATE */
#define IFX_ADC_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_ADC_PROT_Bits.STATE */
#define IFX_ADC_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_ADC_PROT_Bits.STATE */
#define IFX_ADC_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_ADC_PROT_Bits.SWEN */
#define IFX_ADC_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_ADC_PROT_Bits.SWEN */
#define IFX_ADC_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_ADC_PROT_Bits.SWEN */
#define IFX_ADC_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_ADC_PROT_Bits.VM */
#define IFX_ADC_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_ADC_PROT_Bits.VM */
#define IFX_ADC_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_ADC_PROT_Bits.VM */
#define IFX_ADC_PROT_VM_OFF (16u)

/** \brief Length for Ifx_ADC_PROT_Bits.VMEN */
#define IFX_ADC_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_ADC_PROT_Bits.VMEN */
#define IFX_ADC_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_ADC_PROT_Bits.VMEN */
#define IFX_ADC_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_ADC_PROT_Bits.PRS */
#define IFX_ADC_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_ADC_PROT_Bits.PRS */
#define IFX_ADC_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_ADC_PROT_Bits.PRS */
#define IFX_ADC_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_ADC_PROT_Bits.PRSEN */
#define IFX_ADC_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_ADC_PROT_Bits.PRSEN */
#define IFX_ADC_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_ADC_PROT_Bits.PRSEN */
#define IFX_ADC_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_ADC_PROT_Bits.TAGID */
#define IFX_ADC_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_ADC_PROT_Bits.TAGID */
#define IFX_ADC_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_ADC_PROT_Bits.TAGID */
#define IFX_ADC_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_ADC_PROT_Bits.ODEF */
#define IFX_ADC_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_ADC_PROT_Bits.ODEF */
#define IFX_ADC_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_ADC_PROT_Bits.ODEF */
#define IFX_ADC_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_ADC_PROT_Bits.OWEN */
#define IFX_ADC_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_ADC_PROT_Bits.OWEN */
#define IFX_ADC_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_ADC_PROT_Bits.OWEN */
#define IFX_ADC_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_ADC_RESALLOC_GLOB_Bits.GLOB */
#define IFX_ADC_RESALLOC_GLOB_GLOB_LEN (4u)

/** \brief Mask for Ifx_ADC_RESALLOC_GLOB_Bits.GLOB */
#define IFX_ADC_RESALLOC_GLOB_GLOB_MSK (0xfu)

/** \brief Offset for Ifx_ADC_RESALLOC_GLOB_Bits.GLOB */
#define IFX_ADC_RESALLOC_GLOB_GLOB_OFF (0u)

/** \brief Length for Ifx_ADC_RESALLOC_GLOB_Bits.CDSPGL */
#define IFX_ADC_RESALLOC_GLOB_CDSPGL_LEN (4u)

/** \brief Mask for Ifx_ADC_RESALLOC_GLOB_Bits.CDSPGL */
#define IFX_ADC_RESALLOC_GLOB_CDSPGL_MSK (0xfu)

/** \brief Offset for Ifx_ADC_RESALLOC_GLOB_Bits.CDSPGL */
#define IFX_ADC_RESALLOC_GLOB_CDSPGL_OFF (8u)

/** \brief Length for Ifx_ADC_RESALLOC_TMADC_Bits.TMADC0 */
#define IFX_ADC_RESALLOC_TMADC_TMADC0_LEN (4u)

/** \brief Mask for Ifx_ADC_RESALLOC_TMADC_Bits.TMADC0 */
#define IFX_ADC_RESALLOC_TMADC_TMADC0_MSK (0xfu)

/** \brief Offset for Ifx_ADC_RESALLOC_TMADC_Bits.TMADC0 */
#define IFX_ADC_RESALLOC_TMADC_TMADC0_OFF (0u)

/** \brief Length for Ifx_ADC_RESALLOC_TMADC_Bits.TMADC1 */
#define IFX_ADC_RESALLOC_TMADC_TMADC1_LEN (4u)

/** \brief Mask for Ifx_ADC_RESALLOC_TMADC_Bits.TMADC1 */
#define IFX_ADC_RESALLOC_TMADC_TMADC1_MSK (0xfu)

/** \brief Offset for Ifx_ADC_RESALLOC_TMADC_Bits.TMADC1 */
#define IFX_ADC_RESALLOC_TMADC_TMADC1_OFF (4u)

/** \brief Length for Ifx_ADC_RESALLOC_TMADC_Bits.TMADC2 */
#define IFX_ADC_RESALLOC_TMADC_TMADC2_LEN (4u)

/** \brief Mask for Ifx_ADC_RESALLOC_TMADC_Bits.TMADC2 */
#define IFX_ADC_RESALLOC_TMADC_TMADC2_MSK (0xfu)

/** \brief Offset for Ifx_ADC_RESALLOC_TMADC_Bits.TMADC2 */
#define IFX_ADC_RESALLOC_TMADC_TMADC2_OFF (8u)

/** \brief Length for Ifx_ADC_RESALLOC_TMADC_Bits.TMADC3 */
#define IFX_ADC_RESALLOC_TMADC_TMADC3_LEN (4u)

/** \brief Mask for Ifx_ADC_RESALLOC_TMADC_Bits.TMADC3 */
#define IFX_ADC_RESALLOC_TMADC_TMADC3_MSK (0xfu)

/** \brief Offset for Ifx_ADC_RESALLOC_TMADC_Bits.TMADC3 */
#define IFX_ADC_RESALLOC_TMADC_TMADC3_OFF (12u)

/** \brief Length for Ifx_ADC_RESALLOC_CDSPA_Bits.CDSP0 */
#define IFX_ADC_RESALLOC_CDSPA_CDSP0_LEN (4u)

/** \brief Mask for Ifx_ADC_RESALLOC_CDSPA_Bits.CDSP0 */
#define IFX_ADC_RESALLOC_CDSPA_CDSP0_MSK (0xfu)

/** \brief Offset for Ifx_ADC_RESALLOC_CDSPA_Bits.CDSP0 */
#define IFX_ADC_RESALLOC_CDSPA_CDSP0_OFF (0u)

/** \brief Length for Ifx_ADC_RESALLOC_CDSPA_Bits.CDSP1 */
#define IFX_ADC_RESALLOC_CDSPA_CDSP1_LEN (4u)

/** \brief Mask for Ifx_ADC_RESALLOC_CDSPA_Bits.CDSP1 */
#define IFX_ADC_RESALLOC_CDSPA_CDSP1_MSK (0xfu)

/** \brief Offset for Ifx_ADC_RESALLOC_CDSPA_Bits.CDSP1 */
#define IFX_ADC_RESALLOC_CDSPA_CDSP1_OFF (4u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN00 */
#define IFX_ADC_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN00 */
#define IFX_ADC_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN00 */
#define IFX_ADC_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN01 */
#define IFX_ADC_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN01 */
#define IFX_ADC_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN01 */
#define IFX_ADC_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN02 */
#define IFX_ADC_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN02 */
#define IFX_ADC_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN02 */
#define IFX_ADC_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN03 */
#define IFX_ADC_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN03 */
#define IFX_ADC_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN03 */
#define IFX_ADC_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN04 */
#define IFX_ADC_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN04 */
#define IFX_ADC_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN04 */
#define IFX_ADC_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN05 */
#define IFX_ADC_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN05 */
#define IFX_ADC_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN05 */
#define IFX_ADC_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN06 */
#define IFX_ADC_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN06 */
#define IFX_ADC_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN06 */
#define IFX_ADC_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN07 */
#define IFX_ADC_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN07 */
#define IFX_ADC_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN07 */
#define IFX_ADC_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN08 */
#define IFX_ADC_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN08 */
#define IFX_ADC_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN08 */
#define IFX_ADC_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN09 */
#define IFX_ADC_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN09 */
#define IFX_ADC_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN09 */
#define IFX_ADC_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN10 */
#define IFX_ADC_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN10 */
#define IFX_ADC_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN10 */
#define IFX_ADC_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN11 */
#define IFX_ADC_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN11 */
#define IFX_ADC_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN11 */
#define IFX_ADC_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN12 */
#define IFX_ADC_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN12 */
#define IFX_ADC_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN12 */
#define IFX_ADC_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN13 */
#define IFX_ADC_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN13 */
#define IFX_ADC_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN13 */
#define IFX_ADC_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN14 */
#define IFX_ADC_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN14 */
#define IFX_ADC_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN14 */
#define IFX_ADC_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN15 */
#define IFX_ADC_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN15 */
#define IFX_ADC_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN15 */
#define IFX_ADC_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN16 */
#define IFX_ADC_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN16 */
#define IFX_ADC_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN16 */
#define IFX_ADC_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN17 */
#define IFX_ADC_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN17 */
#define IFX_ADC_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN17 */
#define IFX_ADC_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN18 */
#define IFX_ADC_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN18 */
#define IFX_ADC_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN18 */
#define IFX_ADC_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN19 */
#define IFX_ADC_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN19 */
#define IFX_ADC_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN19 */
#define IFX_ADC_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN20 */
#define IFX_ADC_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN20 */
#define IFX_ADC_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN20 */
#define IFX_ADC_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN21 */
#define IFX_ADC_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN21 */
#define IFX_ADC_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN21 */
#define IFX_ADC_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN22 */
#define IFX_ADC_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN22 */
#define IFX_ADC_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN22 */
#define IFX_ADC_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN23 */
#define IFX_ADC_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN23 */
#define IFX_ADC_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN23 */
#define IFX_ADC_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN24 */
#define IFX_ADC_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN24 */
#define IFX_ADC_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN24 */
#define IFX_ADC_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN25 */
#define IFX_ADC_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN25 */
#define IFX_ADC_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN25 */
#define IFX_ADC_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN26 */
#define IFX_ADC_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN26 */
#define IFX_ADC_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN26 */
#define IFX_ADC_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN27 */
#define IFX_ADC_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN27 */
#define IFX_ADC_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN27 */
#define IFX_ADC_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN28 */
#define IFX_ADC_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN28 */
#define IFX_ADC_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN28 */
#define IFX_ADC_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN29 */
#define IFX_ADC_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN29 */
#define IFX_ADC_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN29 */
#define IFX_ADC_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN30 */
#define IFX_ADC_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN30 */
#define IFX_ADC_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN30 */
#define IFX_ADC_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_ADC_ACCEN_WRA_Bits.EN31 */
#define IFX_ADC_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRA_Bits.EN31 */
#define IFX_ADC_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRA_Bits.EN31 */
#define IFX_ADC_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_ADC_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_ADC_ACCEN_WRB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_ADC_ACCEN_WRB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_ADC_ACCEN_WRB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_ADC_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_ADC_ACCEN_WRB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_ADC_ACCEN_WRB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_ADC_ACCEN_WRB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_ADC_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_ADC_ACCEN_WRB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_ADC_ACCEN_WRB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_ADC_ACCEN_WRB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_ADC_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_ADC_ACCEN_WRB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_ADC_ACCEN_WRB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_ADC_ACCEN_WRB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_ADC_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_ADC_ACCEN_WRB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_ADC_ACCEN_WRB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_ADC_ACCEN_WRB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_ADC_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_ADC_ACCEN_WRB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_ADC_ACCEN_WRB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_ADC_ACCEN_WRB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_ADC_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_ADC_ACCEN_WRB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_ADC_ACCEN_WRB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_ADC_ACCEN_WRB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_ADC_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_ADC_ACCEN_WRB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_ADC_ACCEN_WRB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_ADC_ACCEN_WRB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN00 */
#define IFX_ADC_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN00 */
#define IFX_ADC_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN00 */
#define IFX_ADC_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN01 */
#define IFX_ADC_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN01 */
#define IFX_ADC_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN01 */
#define IFX_ADC_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN02 */
#define IFX_ADC_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN02 */
#define IFX_ADC_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN02 */
#define IFX_ADC_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN03 */
#define IFX_ADC_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN03 */
#define IFX_ADC_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN03 */
#define IFX_ADC_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN04 */
#define IFX_ADC_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN04 */
#define IFX_ADC_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN04 */
#define IFX_ADC_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN05 */
#define IFX_ADC_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN05 */
#define IFX_ADC_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN05 */
#define IFX_ADC_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN06 */
#define IFX_ADC_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN06 */
#define IFX_ADC_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN06 */
#define IFX_ADC_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN07 */
#define IFX_ADC_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN07 */
#define IFX_ADC_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN07 */
#define IFX_ADC_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN08 */
#define IFX_ADC_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN08 */
#define IFX_ADC_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN08 */
#define IFX_ADC_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN09 */
#define IFX_ADC_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN09 */
#define IFX_ADC_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN09 */
#define IFX_ADC_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN10 */
#define IFX_ADC_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN10 */
#define IFX_ADC_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN10 */
#define IFX_ADC_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN11 */
#define IFX_ADC_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN11 */
#define IFX_ADC_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN11 */
#define IFX_ADC_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN12 */
#define IFX_ADC_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN12 */
#define IFX_ADC_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN12 */
#define IFX_ADC_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN13 */
#define IFX_ADC_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN13 */
#define IFX_ADC_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN13 */
#define IFX_ADC_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN14 */
#define IFX_ADC_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN14 */
#define IFX_ADC_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN14 */
#define IFX_ADC_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN15 */
#define IFX_ADC_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN15 */
#define IFX_ADC_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN15 */
#define IFX_ADC_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN16 */
#define IFX_ADC_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN16 */
#define IFX_ADC_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN16 */
#define IFX_ADC_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN17 */
#define IFX_ADC_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN17 */
#define IFX_ADC_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN17 */
#define IFX_ADC_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN18 */
#define IFX_ADC_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN18 */
#define IFX_ADC_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN18 */
#define IFX_ADC_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN19 */
#define IFX_ADC_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN19 */
#define IFX_ADC_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN19 */
#define IFX_ADC_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN20 */
#define IFX_ADC_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN20 */
#define IFX_ADC_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN20 */
#define IFX_ADC_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN21 */
#define IFX_ADC_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN21 */
#define IFX_ADC_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN21 */
#define IFX_ADC_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN22 */
#define IFX_ADC_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN22 */
#define IFX_ADC_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN22 */
#define IFX_ADC_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN23 */
#define IFX_ADC_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN23 */
#define IFX_ADC_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN23 */
#define IFX_ADC_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN24 */
#define IFX_ADC_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN24 */
#define IFX_ADC_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN24 */
#define IFX_ADC_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN25 */
#define IFX_ADC_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN25 */
#define IFX_ADC_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN25 */
#define IFX_ADC_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN26 */
#define IFX_ADC_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN26 */
#define IFX_ADC_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN26 */
#define IFX_ADC_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN27 */
#define IFX_ADC_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN27 */
#define IFX_ADC_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN27 */
#define IFX_ADC_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN28 */
#define IFX_ADC_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN28 */
#define IFX_ADC_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN28 */
#define IFX_ADC_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN29 */
#define IFX_ADC_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN29 */
#define IFX_ADC_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN29 */
#define IFX_ADC_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN30 */
#define IFX_ADC_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN30 */
#define IFX_ADC_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN30 */
#define IFX_ADC_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_ADC_ACCEN_RDA_Bits.EN31 */
#define IFX_ADC_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDA_Bits.EN31 */
#define IFX_ADC_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDA_Bits.EN31 */
#define IFX_ADC_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_ADC_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_ADC_ACCEN_RDB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_ADC_ACCEN_RDB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_ADC_ACCEN_RDB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_ADC_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_ADC_ACCEN_RDB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_ADC_ACCEN_RDB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_ADC_ACCEN_RDB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_ADC_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_ADC_ACCEN_RDB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_ADC_ACCEN_RDB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_ADC_ACCEN_RDB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_ADC_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_ADC_ACCEN_RDB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_ADC_ACCEN_RDB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_ADC_ACCEN_RDB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_ADC_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_ADC_ACCEN_RDB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_ADC_ACCEN_RDB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_ADC_ACCEN_RDB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_ADC_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_ADC_ACCEN_RDB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_ADC_ACCEN_RDB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_ADC_ACCEN_RDB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_ADC_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_ADC_ACCEN_RDB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_ADC_ACCEN_RDB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_ADC_ACCEN_RDB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_ADC_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_ADC_ACCEN_RDB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_ADC_ACCEN_RDB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_ADC_ACCEN_RDB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_ADC_ACCEN_VM_Bits.RD00 */
#define IFX_ADC_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_VM_Bits.RD00 */
#define IFX_ADC_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_VM_Bits.RD00 */
#define IFX_ADC_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_ADC_ACCEN_VM_Bits.RD01 */
#define IFX_ADC_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_VM_Bits.RD01 */
#define IFX_ADC_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_VM_Bits.RD01 */
#define IFX_ADC_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_ADC_ACCEN_VM_Bits.RD02 */
#define IFX_ADC_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_VM_Bits.RD02 */
#define IFX_ADC_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_VM_Bits.RD02 */
#define IFX_ADC_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_ADC_ACCEN_VM_Bits.RD03 */
#define IFX_ADC_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_VM_Bits.RD03 */
#define IFX_ADC_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_VM_Bits.RD03 */
#define IFX_ADC_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_ADC_ACCEN_VM_Bits.RD04 */
#define IFX_ADC_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_VM_Bits.RD04 */
#define IFX_ADC_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_VM_Bits.RD04 */
#define IFX_ADC_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_ADC_ACCEN_VM_Bits.RD05 */
#define IFX_ADC_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_VM_Bits.RD05 */
#define IFX_ADC_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_VM_Bits.RD05 */
#define IFX_ADC_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_ADC_ACCEN_VM_Bits.RD06 */
#define IFX_ADC_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_VM_Bits.RD06 */
#define IFX_ADC_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_VM_Bits.RD06 */
#define IFX_ADC_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_ADC_ACCEN_VM_Bits.RD07 */
#define IFX_ADC_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_VM_Bits.RD07 */
#define IFX_ADC_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_VM_Bits.RD07 */
#define IFX_ADC_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_ADC_ACCEN_VM_Bits.WR00 */
#define IFX_ADC_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_VM_Bits.WR00 */
#define IFX_ADC_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_VM_Bits.WR00 */
#define IFX_ADC_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_ADC_ACCEN_VM_Bits.WR01 */
#define IFX_ADC_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_VM_Bits.WR01 */
#define IFX_ADC_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_VM_Bits.WR01 */
#define IFX_ADC_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_ADC_ACCEN_VM_Bits.WR02 */
#define IFX_ADC_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_VM_Bits.WR02 */
#define IFX_ADC_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_VM_Bits.WR02 */
#define IFX_ADC_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_ADC_ACCEN_VM_Bits.WR03 */
#define IFX_ADC_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_VM_Bits.WR03 */
#define IFX_ADC_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_VM_Bits.WR03 */
#define IFX_ADC_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_ADC_ACCEN_VM_Bits.WR04 */
#define IFX_ADC_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_VM_Bits.WR04 */
#define IFX_ADC_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_VM_Bits.WR04 */
#define IFX_ADC_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_ADC_ACCEN_VM_Bits.WR05 */
#define IFX_ADC_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_VM_Bits.WR05 */
#define IFX_ADC_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_VM_Bits.WR05 */
#define IFX_ADC_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_ADC_ACCEN_VM_Bits.WR06 */
#define IFX_ADC_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_VM_Bits.WR06 */
#define IFX_ADC_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_VM_Bits.WR06 */
#define IFX_ADC_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_ADC_ACCEN_VM_Bits.WR07 */
#define IFX_ADC_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_VM_Bits.WR07 */
#define IFX_ADC_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_VM_Bits.WR07 */
#define IFX_ADC_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_ADC_ACCEN_PRS_Bits.RD00 */
#define IFX_ADC_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_PRS_Bits.RD00 */
#define IFX_ADC_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_PRS_Bits.RD00 */
#define IFX_ADC_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_ADC_ACCEN_PRS_Bits.RD01 */
#define IFX_ADC_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_PRS_Bits.RD01 */
#define IFX_ADC_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_PRS_Bits.RD01 */
#define IFX_ADC_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_ADC_ACCEN_PRS_Bits.RD02 */
#define IFX_ADC_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_PRS_Bits.RD02 */
#define IFX_ADC_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_PRS_Bits.RD02 */
#define IFX_ADC_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_ADC_ACCEN_PRS_Bits.RD03 */
#define IFX_ADC_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_PRS_Bits.RD03 */
#define IFX_ADC_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_PRS_Bits.RD03 */
#define IFX_ADC_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_ADC_ACCEN_PRS_Bits.RD04 */
#define IFX_ADC_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_PRS_Bits.RD04 */
#define IFX_ADC_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_PRS_Bits.RD04 */
#define IFX_ADC_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_ADC_ACCEN_PRS_Bits.RD05 */
#define IFX_ADC_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_PRS_Bits.RD05 */
#define IFX_ADC_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_PRS_Bits.RD05 */
#define IFX_ADC_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_ADC_ACCEN_PRS_Bits.RD06 */
#define IFX_ADC_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_PRS_Bits.RD06 */
#define IFX_ADC_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_PRS_Bits.RD06 */
#define IFX_ADC_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_ADC_ACCEN_PRS_Bits.RD07 */
#define IFX_ADC_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_PRS_Bits.RD07 */
#define IFX_ADC_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_PRS_Bits.RD07 */
#define IFX_ADC_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_ADC_ACCEN_PRS_Bits.WR00 */
#define IFX_ADC_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_PRS_Bits.WR00 */
#define IFX_ADC_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_PRS_Bits.WR00 */
#define IFX_ADC_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_ADC_ACCEN_PRS_Bits.WR01 */
#define IFX_ADC_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_PRS_Bits.WR01 */
#define IFX_ADC_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_PRS_Bits.WR01 */
#define IFX_ADC_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_ADC_ACCEN_PRS_Bits.WR02 */
#define IFX_ADC_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_PRS_Bits.WR02 */
#define IFX_ADC_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_PRS_Bits.WR02 */
#define IFX_ADC_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_ADC_ACCEN_PRS_Bits.WR03 */
#define IFX_ADC_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_PRS_Bits.WR03 */
#define IFX_ADC_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_PRS_Bits.WR03 */
#define IFX_ADC_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_ADC_ACCEN_PRS_Bits.WR04 */
#define IFX_ADC_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_PRS_Bits.WR04 */
#define IFX_ADC_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_PRS_Bits.WR04 */
#define IFX_ADC_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_ADC_ACCEN_PRS_Bits.WR05 */
#define IFX_ADC_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_PRS_Bits.WR05 */
#define IFX_ADC_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_PRS_Bits.WR05 */
#define IFX_ADC_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_ADC_ACCEN_PRS_Bits.WR06 */
#define IFX_ADC_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_PRS_Bits.WR06 */
#define IFX_ADC_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_PRS_Bits.WR06 */
#define IFX_ADC_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_ADC_ACCEN_PRS_Bits.WR07 */
#define IFX_ADC_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_ADC_ACCEN_PRS_Bits.WR07 */
#define IFX_ADC_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_ADC_ACCEN_PRS_Bits.WR07 */
#define IFX_ADC_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_ADC_RST_CTRLA_Bits.KRST */
#define IFX_ADC_RST_CTRLA_KRST_LEN (1u)

/** \brief Mask for Ifx_ADC_RST_CTRLA_Bits.KRST */
#define IFX_ADC_RST_CTRLA_KRST_MSK (0x1u)

/** \brief Offset for Ifx_ADC_RST_CTRLA_Bits.KRST */
#define IFX_ADC_RST_CTRLA_KRST_OFF (0u)

/** \brief Length for Ifx_ADC_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_ADC_RST_CTRLA_GRSTEN0_LEN (1u)

/** \brief Mask for Ifx_ADC_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_ADC_RST_CTRLA_GRSTEN0_MSK (0x1u)

/** \brief Offset for Ifx_ADC_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_ADC_RST_CTRLA_GRSTEN0_OFF (8u)

/** \brief Length for Ifx_ADC_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_ADC_RST_CTRLA_GRSTEN1_LEN (1u)

/** \brief Mask for Ifx_ADC_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_ADC_RST_CTRLA_GRSTEN1_MSK (0x1u)

/** \brief Offset for Ifx_ADC_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_ADC_RST_CTRLA_GRSTEN1_OFF (9u)

/** \brief Length for Ifx_ADC_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_ADC_RST_CTRLA_GRSTEN2_LEN (1u)

/** \brief Mask for Ifx_ADC_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_ADC_RST_CTRLA_GRSTEN2_MSK (0x1u)

/** \brief Offset for Ifx_ADC_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_ADC_RST_CTRLA_GRSTEN2_OFF (10u)

/** \brief Length for Ifx_ADC_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_ADC_RST_CTRLA_GRSTEN3_LEN (1u)

/** \brief Mask for Ifx_ADC_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_ADC_RST_CTRLA_GRSTEN3_MSK (0x1u)

/** \brief Offset for Ifx_ADC_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_ADC_RST_CTRLA_GRSTEN3_OFF (11u)

/** \brief Length for Ifx_ADC_RST_CTRLB_Bits.KRST */
#define IFX_ADC_RST_CTRLB_KRST_LEN (1u)

/** \brief Mask for Ifx_ADC_RST_CTRLB_Bits.KRST */
#define IFX_ADC_RST_CTRLB_KRST_MSK (0x1u)

/** \brief Offset for Ifx_ADC_RST_CTRLB_Bits.KRST */
#define IFX_ADC_RST_CTRLB_KRST_OFF (0u)

/** \brief Length for Ifx_ADC_RST_CTRLB_Bits.STATCLR */
#define IFX_ADC_RST_CTRLB_STATCLR_LEN (1u)

/** \brief Mask for Ifx_ADC_RST_CTRLB_Bits.STATCLR */
#define IFX_ADC_RST_CTRLB_STATCLR_MSK (0x1u)

/** \brief Offset for Ifx_ADC_RST_CTRLB_Bits.STATCLR */
#define IFX_ADC_RST_CTRLB_STATCLR_OFF (31u)

/** \brief Length for Ifx_ADC_RST_STAT_Bits.KRST */
#define IFX_ADC_RST_STAT_KRST_LEN (1u)

/** \brief Mask for Ifx_ADC_RST_STAT_Bits.KRST */
#define IFX_ADC_RST_STAT_KRST_MSK (0x1u)

/** \brief Offset for Ifx_ADC_RST_STAT_Bits.KRST */
#define IFX_ADC_RST_STAT_KRST_OFF (0u)

/** \brief Length for Ifx_ADC_RST_STAT_Bits.GRST0 */
#define IFX_ADC_RST_STAT_GRST0_LEN (1u)

/** \brief Mask for Ifx_ADC_RST_STAT_Bits.GRST0 */
#define IFX_ADC_RST_STAT_GRST0_MSK (0x1u)

/** \brief Offset for Ifx_ADC_RST_STAT_Bits.GRST0 */
#define IFX_ADC_RST_STAT_GRST0_OFF (8u)

/** \brief Length for Ifx_ADC_RST_STAT_Bits.GRST1 */
#define IFX_ADC_RST_STAT_GRST1_LEN (1u)

/** \brief Mask for Ifx_ADC_RST_STAT_Bits.GRST1 */
#define IFX_ADC_RST_STAT_GRST1_MSK (0x1u)

/** \brief Offset for Ifx_ADC_RST_STAT_Bits.GRST1 */
#define IFX_ADC_RST_STAT_GRST1_OFF (9u)

/** \brief Length for Ifx_ADC_RST_STAT_Bits.GRST2 */
#define IFX_ADC_RST_STAT_GRST2_LEN (1u)

/** \brief Mask for Ifx_ADC_RST_STAT_Bits.GRST2 */
#define IFX_ADC_RST_STAT_GRST2_MSK (0x1u)

/** \brief Offset for Ifx_ADC_RST_STAT_Bits.GRST2 */
#define IFX_ADC_RST_STAT_GRST2_OFF (10u)

/** \brief Length for Ifx_ADC_RST_STAT_Bits.GRST3 */
#define IFX_ADC_RST_STAT_GRST3_LEN (1u)

/** \brief Mask for Ifx_ADC_RST_STAT_Bits.GRST3 */
#define IFX_ADC_RST_STAT_GRST3_MSK (0x1u)

/** \brief Offset for Ifx_ADC_RST_STAT_Bits.GRST3 */
#define IFX_ADC_RST_STAT_GRST3_OFF (11u)

/** \brief Length for Ifx_ADC_GLSRCFG_Bits.EVEN */
#define IFX_ADC_GLSRCFG_EVEN_LEN (4u)

/** \brief Mask for Ifx_ADC_GLSRCFG_Bits.EVEN */
#define IFX_ADC_GLSRCFG_EVEN_MSK (0xfu)

/** \brief Offset for Ifx_ADC_GLSRCFG_Bits.EVEN */
#define IFX_ADC_GLSRCFG_EVEN_OFF (0u)

/** \brief Length for Ifx_ADC_GLSRCFG_Bits.EVOP */
#define IFX_ADC_GLSRCFG_EVOP_LEN (1u)

/** \brief Mask for Ifx_ADC_GLSRCFG_Bits.EVOP */
#define IFX_ADC_GLSRCFG_EVOP_MSK (0x1u)

/** \brief Offset for Ifx_ADC_GLSRCFG_Bits.EVOP */
#define IFX_ADC_GLSRCFG_EVOP_OFF (8u)

/** \brief Length for Ifx_ADC_GLALCFG_Bits.EVEN0 */
#define IFX_ADC_GLALCFG_EVEN0_LEN (6u)

/** \brief Mask for Ifx_ADC_GLALCFG_Bits.EVEN0 */
#define IFX_ADC_GLALCFG_EVEN0_MSK (0x3fu)

/** \brief Offset for Ifx_ADC_GLALCFG_Bits.EVEN0 */
#define IFX_ADC_GLALCFG_EVEN0_OFF (0u)

/** \brief Length for Ifx_ADC_GLALCFG_Bits.EVEN1 */
#define IFX_ADC_GLALCFG_EVEN1_LEN (6u)

/** \brief Mask for Ifx_ADC_GLALCFG_Bits.EVEN1 */
#define IFX_ADC_GLALCFG_EVEN1_MSK (0x3fu)

/** \brief Offset for Ifx_ADC_GLALCFG_Bits.EVEN1 */
#define IFX_ADC_GLALCFG_EVEN1_OFF (8u)

/** \brief Length for Ifx_ADC_GLALCFG_Bits.EVOP */
#define IFX_ADC_GLALCFG_EVOP_LEN (2u)

/** \brief Mask for Ifx_ADC_GLALCFG_Bits.EVOP */
#define IFX_ADC_GLALCFG_EVOP_MSK (0x3u)

/** \brief Offset for Ifx_ADC_GLALCFG_Bits.EVOP */
#define IFX_ADC_GLALCFG_EVOP_OFF (16u)

/** \brief Length for Ifx_ADC_GLALSET_Bits.ALSET */
#define IFX_ADC_GLALSET_ALSET_LEN (8u)

/** \brief Mask for Ifx_ADC_GLALSET_Bits.ALSET */
#define IFX_ADC_GLALSET_ALSET_MSK (0xffu)

/** \brief Offset for Ifx_ADC_GLALSET_Bits.ALSET */
#define IFX_ADC_GLALSET_ALSET_OFF (0u)

/** \brief Length for Ifx_ADC_GLSRSET_Bits.SRSET */
#define IFX_ADC_GLSRSET_SRSET_LEN (4u)

/** \brief Mask for Ifx_ADC_GLSRSET_Bits.SRSET */
#define IFX_ADC_GLSRSET_SRSET_MSK (0xfu)

/** \brief Offset for Ifx_ADC_GLSRSET_Bits.SRSET */
#define IFX_ADC_GLSRSET_SRSET_OFF (0u)

/** \brief Length for Ifx_ADC_ETBFSEL_Bits.OUT0SEL */
#define IFX_ADC_ETBFSEL_OUT0SEL_LEN (6u)

/** \brief Mask for Ifx_ADC_ETBFSEL_Bits.OUT0SEL */
#define IFX_ADC_ETBFSEL_OUT0SEL_MSK (0x3fu)

/** \brief Offset for Ifx_ADC_ETBFSEL_Bits.OUT0SEL */
#define IFX_ADC_ETBFSEL_OUT0SEL_OFF (0u)

/** \brief Length for Ifx_ADC_ETBFSEL_Bits.OUT1SEL */
#define IFX_ADC_ETBFSEL_OUT1SEL_LEN (6u)

/** \brief Mask for Ifx_ADC_ETBFSEL_Bits.OUT1SEL */
#define IFX_ADC_ETBFSEL_OUT1SEL_MSK (0x3fu)

/** \brief Offset for Ifx_ADC_ETBFSEL_Bits.OUT1SEL */
#define IFX_ADC_ETBFSEL_OUT1SEL_OFF (6u)

/** \brief Length for Ifx_ADC_ETBFSEL_Bits.OUT2SEL */
#define IFX_ADC_ETBFSEL_OUT2SEL_LEN (6u)

/** \brief Mask for Ifx_ADC_ETBFSEL_Bits.OUT2SEL */
#define IFX_ADC_ETBFSEL_OUT2SEL_MSK (0x3fu)

/** \brief Offset for Ifx_ADC_ETBFSEL_Bits.OUT2SEL */
#define IFX_ADC_ETBFSEL_OUT2SEL_OFF (16u)

/** \brief Length for Ifx_ADC_ETBFSEL_Bits.OUT3SEL */
#define IFX_ADC_ETBFSEL_OUT3SEL_LEN (6u)

/** \brief Mask for Ifx_ADC_ETBFSEL_Bits.OUT3SEL */
#define IFX_ADC_ETBFSEL_OUT3SEL_MSK (0x3fu)

/** \brief Offset for Ifx_ADC_ETBFSEL_Bits.OUT3SEL */
#define IFX_ADC_ETBFSEL_OUT3SEL_OFF (22u)

/** \brief Length for Ifx_ADC_PDDCFG_Bits.EN0 */
#define IFX_ADC_PDDCFG_EN0_LEN (1u)

/** \brief Mask for Ifx_ADC_PDDCFG_Bits.EN0 */
#define IFX_ADC_PDDCFG_EN0_MSK (0x1u)

/** \brief Offset for Ifx_ADC_PDDCFG_Bits.EN0 */
#define IFX_ADC_PDDCFG_EN0_OFF (0u)

/** \brief Length for Ifx_ADC_PDDCFG_Bits.EN1 */
#define IFX_ADC_PDDCFG_EN1_LEN (1u)

/** \brief Mask for Ifx_ADC_PDDCFG_Bits.EN1 */
#define IFX_ADC_PDDCFG_EN1_MSK (0x1u)

/** \brief Offset for Ifx_ADC_PDDCFG_Bits.EN1 */
#define IFX_ADC_PDDCFG_EN1_OFF (1u)

/** \brief Length for Ifx_ADC_PDDCFG_Bits.EN2 */
#define IFX_ADC_PDDCFG_EN2_LEN (1u)

/** \brief Mask for Ifx_ADC_PDDCFG_Bits.EN2 */
#define IFX_ADC_PDDCFG_EN2_MSK (0x1u)

/** \brief Offset for Ifx_ADC_PDDCFG_Bits.EN2 */
#define IFX_ADC_PDDCFG_EN2_OFF (2u)

/** \brief Length for Ifx_ADC_PDDCFG_Bits.EN3 */
#define IFX_ADC_PDDCFG_EN3_LEN (1u)

/** \brief Mask for Ifx_ADC_PDDCFG_Bits.EN3 */
#define IFX_ADC_PDDCFG_EN3_MSK (0x1u)

/** \brief Offset for Ifx_ADC_PDDCFG_Bits.EN3 */
#define IFX_ADC_PDDCFG_EN3_OFF (3u)

/** \brief Length for Ifx_ADC_PDDCFG_Bits.EN4 */
#define IFX_ADC_PDDCFG_EN4_LEN (1u)

/** \brief Mask for Ifx_ADC_PDDCFG_Bits.EN4 */
#define IFX_ADC_PDDCFG_EN4_MSK (0x1u)

/** \brief Offset for Ifx_ADC_PDDCFG_Bits.EN4 */
#define IFX_ADC_PDDCFG_EN4_OFF (4u)

/** \brief Length for Ifx_ADC_PDDCFG_Bits.EN5 */
#define IFX_ADC_PDDCFG_EN5_LEN (1u)

/** \brief Mask for Ifx_ADC_PDDCFG_Bits.EN5 */
#define IFX_ADC_PDDCFG_EN5_MSK (0x1u)

/** \brief Offset for Ifx_ADC_PDDCFG_Bits.EN5 */
#define IFX_ADC_PDDCFG_EN5_OFF (5u)

/** \brief Length for Ifx_ADC_PDDCFG_Bits.EN6 */
#define IFX_ADC_PDDCFG_EN6_LEN (1u)

/** \brief Mask for Ifx_ADC_PDDCFG_Bits.EN6 */
#define IFX_ADC_PDDCFG_EN6_MSK (0x1u)

/** \brief Offset for Ifx_ADC_PDDCFG_Bits.EN6 */
#define IFX_ADC_PDDCFG_EN6_OFF (6u)

/** \brief Length for Ifx_ADC_PDDCFG_Bits.EN7 */
#define IFX_ADC_PDDCFG_EN7_LEN (1u)

/** \brief Mask for Ifx_ADC_PDDCFG_Bits.EN7 */
#define IFX_ADC_PDDCFG_EN7_MSK (0x1u)

/** \brief Offset for Ifx_ADC_PDDCFG_Bits.EN7 */
#define IFX_ADC_PDDCFG_EN7_OFF (7u)

/** \brief Length for Ifx_ADC_CLKEN_TMADC_Bits.TMADCEN */
#define IFX_ADC_CLKEN_TMADC_TMADCEN_LEN (4u)

/** \brief Mask for Ifx_ADC_CLKEN_TMADC_Bits.TMADCEN */
#define IFX_ADC_CLKEN_TMADC_TMADCEN_MSK (0xfu)

/** \brief Offset for Ifx_ADC_CLKEN_TMADC_Bits.TMADCEN */
#define IFX_ADC_CLKEN_TMADC_TMADCEN_OFF (0u)

/** \brief Length for Ifx_ADC_CLKEN_CDSP_Bits.CDSPEN */
#define IFX_ADC_CLKEN_CDSP_CDSPEN_LEN (2u)

/** \brief Mask for Ifx_ADC_CLKEN_CDSP_Bits.CDSPEN */
#define IFX_ADC_CLKEN_CDSP_CDSPEN_MSK (0x3u)

/** \brief Offset for Ifx_ADC_CLKEN_CDSP_Bits.CDSPEN */
#define IFX_ADC_CLKEN_CDSP_CDSPEN_OFF (0u)

/** \brief Length for Ifx_ADC_CLKEN_CDSP_Bits.CDSPGL */
#define IFX_ADC_CLKEN_CDSP_CDSPGL_LEN (1u)

/** \brief Mask for Ifx_ADC_CLKEN_CDSP_Bits.CDSPGL */
#define IFX_ADC_CLKEN_CDSP_CDSPGL_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CLKEN_CDSP_Bits.CDSPGL */
#define IFX_ADC_CLKEN_CDSP_CDSPGL_OFF (31u)

/** \brief Length for Ifx_ADC_SUPLLEV_Bits.TMADCSUP */
#define IFX_ADC_SUPLLEV_TMADCSUP_LEN (1u)

/** \brief Mask for Ifx_ADC_SUPLLEV_Bits.TMADCSUP */
#define IFX_ADC_SUPLLEV_TMADCSUP_MSK (0x1u)

/** \brief Offset for Ifx_ADC_SUPLLEV_Bits.TMADCSUP */
#define IFX_ADC_SUPLLEV_TMADCSUP_OFF (0u)

/** \brief Length for Ifx_ADC_SUPLLEV_Bits.FCCSUP */
#define IFX_ADC_SUPLLEV_FCCSUP_LEN (1u)

/** \brief Mask for Ifx_ADC_SUPLLEV_Bits.FCCSUP */
#define IFX_ADC_SUPLLEV_FCCSUP_MSK (0x1u)

/** \brief Offset for Ifx_ADC_SUPLLEV_Bits.FCCSUP */
#define IFX_ADC_SUPLLEV_FCCSUP_OFF (1u)

/** \brief Length for Ifx_ADC_SUPLLEV_Bits.VEN */
#define IFX_ADC_SUPLLEV_VEN_LEN (1u)

/** \brief Mask for Ifx_ADC_SUPLLEV_Bits.VEN */
#define IFX_ADC_SUPLLEV_VEN_MSK (0x1u)

/** \brief Offset for Ifx_ADC_SUPLLEV_Bits.VEN */
#define IFX_ADC_SUPLLEV_VEN_OFF (15u)

/** \brief Length for Ifx_ADC_TMSMOD_Bits.SEL */
#define IFX_ADC_TMSMOD_SEL_LEN (3u)

/** \brief Mask for Ifx_ADC_TMSMOD_Bits.SEL */
#define IFX_ADC_TMSMOD_SEL_MSK (0x7u)

/** \brief Offset for Ifx_ADC_TMSMOD_Bits.SEL */
#define IFX_ADC_TMSMOD_SEL_OFF (0u)

/** \brief Length for Ifx_ADC_OCSTM_Bits.TGS */
#define IFX_ADC_OCSTM_TGS_LEN (2u)

/** \brief Mask for Ifx_ADC_OCSTM_Bits.TGS */
#define IFX_ADC_OCSTM_TGS_MSK (0x3u)

/** \brief Offset for Ifx_ADC_OCSTM_Bits.TGS */
#define IFX_ADC_OCSTM_TGS_OFF (0u)

/** \brief Length for Ifx_ADC_OCSTM_Bits.TGB */
#define IFX_ADC_OCSTM_TGB_LEN (1u)

/** \brief Mask for Ifx_ADC_OCSTM_Bits.TGB */
#define IFX_ADC_OCSTM_TGB_MSK (0x1u)

/** \brief Offset for Ifx_ADC_OCSTM_Bits.TGB */
#define IFX_ADC_OCSTM_TGB_OFF (2u)

/** \brief Length for Ifx_ADC_OCSTM_Bits.TRIG1SEL */
#define IFX_ADC_OCSTM_TRIG1SEL_LEN (2u)

/** \brief Mask for Ifx_ADC_OCSTM_Bits.TRIG1SEL */
#define IFX_ADC_OCSTM_TRIG1SEL_MSK (0x3u)

/** \brief Offset for Ifx_ADC_OCSTM_Bits.TRIG1SEL */
#define IFX_ADC_OCSTM_TRIG1SEL_OFF (3u)

/** \brief Length for Ifx_ADC_OCSTM_Bits.TRIG2SEL */
#define IFX_ADC_OCSTM_TRIG2SEL_LEN (2u)

/** \brief Mask for Ifx_ADC_OCSTM_Bits.TRIG2SEL */
#define IFX_ADC_OCSTM_TRIG2SEL_MSK (0x3u)

/** \brief Offset for Ifx_ADC_OCSTM_Bits.TRIG2SEL */
#define IFX_ADC_OCSTM_TRIG2SEL_OFF (5u)

/** \brief Length for Ifx_ADC_OCSTM_Bits.TG_P */
#define IFX_ADC_OCSTM_TG_P_LEN (1u)

/** \brief Mask for Ifx_ADC_OCSTM_Bits.TG_P */
#define IFX_ADC_OCSTM_TG_P_MSK (0x1u)

/** \brief Offset for Ifx_ADC_OCSTM_Bits.TG_P */
#define IFX_ADC_OCSTM_TG_P_OFF (7u)

/** \brief Length for Ifx_ADC_OCSTM_Bits.SUSM */
#define IFX_ADC_OCSTM_SUSM_LEN (2u)

/** \brief Mask for Ifx_ADC_OCSTM_Bits.SUSM */
#define IFX_ADC_OCSTM_SUSM_MSK (0x3u)

/** \brief Offset for Ifx_ADC_OCSTM_Bits.SUSM */
#define IFX_ADC_OCSTM_SUSM_OFF (8u)

/** \brief Length for Ifx_ADC_OCSTM_Bits.SUS_P */
#define IFX_ADC_OCSTM_SUS_P_LEN (1u)

/** \brief Mask for Ifx_ADC_OCSTM_Bits.SUS_P */
#define IFX_ADC_OCSTM_SUS_P_MSK (0x1u)

/** \brief Offset for Ifx_ADC_OCSTM_Bits.SUS_P */
#define IFX_ADC_OCSTM_SUS_P_OFF (15u)

/** \brief Length for Ifx_ADC_OCSTM_Bits.SUS */
#define IFX_ADC_OCSTM_SUS_LEN (4u)

/** \brief Mask for Ifx_ADC_OCSTM_Bits.SUS */
#define IFX_ADC_OCSTM_SUS_MSK (0xfu)

/** \brief Offset for Ifx_ADC_OCSTM_Bits.SUS */
#define IFX_ADC_OCSTM_SUS_OFF (16u)

/** \brief Length for Ifx_ADC_OCSTM_Bits.SUSSTA */
#define IFX_ADC_OCSTM_SUSSTA_LEN (4u)

/** \brief Mask for Ifx_ADC_OCSTM_Bits.SUSSTA */
#define IFX_ADC_OCSTM_SUSSTA_MSK (0xfu)

/** \brief Offset for Ifx_ADC_OCSTM_Bits.SUSSTA */
#define IFX_ADC_OCSTM_SUSSTA_OFF (24u)

/** \brief Length for Ifx_ADC_TMADC_MODCFG_Bits.SUCAL */
#define IFX_ADC_TMADC_MODCFG_SUCAL_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_MODCFG_Bits.SUCAL */
#define IFX_ADC_TMADC_MODCFG_SUCAL_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_MODCFG_Bits.SUCAL */
#define IFX_ADC_TMADC_MODCFG_SUCAL_OFF (0u)

/** \brief Length for Ifx_ADC_TMADC_MODCFG_Bits.RUN */
#define IFX_ADC_TMADC_MODCFG_RUN_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_MODCFG_Bits.RUN */
#define IFX_ADC_TMADC_MODCFG_RUN_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_MODCFG_Bits.RUN */
#define IFX_ADC_TMADC_MODCFG_RUN_OFF (1u)

/** \brief Length for Ifx_ADC_TMADC_MODCFG_Bits.BND0UPD */
#define IFX_ADC_TMADC_MODCFG_BND0UPD_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_MODCFG_Bits.BND0UPD */
#define IFX_ADC_TMADC_MODCFG_BND0UPD_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_MODCFG_Bits.BND0UPD */
#define IFX_ADC_TMADC_MODCFG_BND0UPD_OFF (2u)

/** \brief Length for Ifx_ADC_TMADC_MODCFG_Bits.BND1UPD */
#define IFX_ADC_TMADC_MODCFG_BND1UPD_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_MODCFG_Bits.BND1UPD */
#define IFX_ADC_TMADC_MODCFG_BND1UPD_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_MODCFG_Bits.BND1UPD */
#define IFX_ADC_TMADC_MODCFG_BND1UPD_OFF (3u)

/** \brief Length for Ifx_ADC_TMADC_MODCFG_Bits.TSCRUN */
#define IFX_ADC_TMADC_MODCFG_TSCRUN_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_MODCFG_Bits.TSCRUN */
#define IFX_ADC_TMADC_MODCFG_TSCRUN_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_MODCFG_Bits.TSCRUN */
#define IFX_ADC_TMADC_MODCFG_TSCRUN_OFF (9u)

/** \brief Length for Ifx_ADC_TMADC_MODCFG_Bits.OSSEL */
#define IFX_ADC_TMADC_MODCFG_OSSEL_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_MODCFG_Bits.OSSEL */
#define IFX_ADC_TMADC_MODCFG_OSSEL_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_MODCFG_Bits.OSSEL */
#define IFX_ADC_TMADC_MODCFG_OSSEL_OFF (10u)

/** \brief Length for Ifx_ADC_TMADC_EMUXCFG_Bits.CHCNT */
#define IFX_ADC_TMADC_EMUXCFG_CHCNT_LEN (4u)

/** \brief Mask for Ifx_ADC_TMADC_EMUXCFG_Bits.CHCNT */
#define IFX_ADC_TMADC_EMUXCFG_CHCNT_MSK (0xfu)

/** \brief Offset for Ifx_ADC_TMADC_EMUXCFG_Bits.CHCNT */
#define IFX_ADC_TMADC_EMUXCFG_CHCNT_OFF (0u)

/** \brief Length for Ifx_ADC_TMADC_EMUXCFG_Bits.CS */
#define IFX_ADC_TMADC_EMUXCFG_CS_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_EMUXCFG_Bits.CS */
#define IFX_ADC_TMADC_EMUXCFG_CS_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_EMUXCFG_Bits.CS */
#define IFX_ADC_TMADC_EMUXCFG_CS_OFF (8u)

/** \brief Length for Ifx_ADC_TMADC_EMUXCFG_Bits.CISEL0 */
#define IFX_ADC_TMADC_EMUXCFG_CISEL0_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_EMUXCFG_Bits.CISEL0 */
#define IFX_ADC_TMADC_EMUXCFG_CISEL0_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_EMUXCFG_Bits.CISEL0 */
#define IFX_ADC_TMADC_EMUXCFG_CISEL0_OFF (9u)

/** \brief Length for Ifx_ADC_TMADC_EMUXCFG_Bits.CISEL1 */
#define IFX_ADC_TMADC_EMUXCFG_CISEL1_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_EMUXCFG_Bits.CISEL1 */
#define IFX_ADC_TMADC_EMUXCFG_CISEL1_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_EMUXCFG_Bits.CISEL1 */
#define IFX_ADC_TMADC_EMUXCFG_CISEL1_OFF (10u)

/** \brief Length for Ifx_ADC_TMADC_SWTRCFG_Bits.SCHSEL */
#define IFX_ADC_TMADC_SWTRCFG_SCHSEL_LEN (18u)

/** \brief Mask for Ifx_ADC_TMADC_SWTRCFG_Bits.SCHSEL */
#define IFX_ADC_TMADC_SWTRCFG_SCHSEL_MSK (0x3ffffu)

/** \brief Offset for Ifx_ADC_TMADC_SWTRCFG_Bits.SCHSEL */
#define IFX_ADC_TMADC_SWTRCFG_SCHSEL_OFF (0u)

/** \brief Length for Ifx_ADC_TMADC_CMATCFG_Bits.CHCSEL */
#define IFX_ADC_TMADC_CMATCFG_CHCSEL_LEN (16u)

/** \brief Mask for Ifx_ADC_TMADC_CMATCFG_Bits.CHCSEL */
#define IFX_ADC_TMADC_CMATCFG_CHCSEL_MSK (0xffffu)

/** \brief Offset for Ifx_ADC_TMADC_CMATCFG_Bits.CHCSEL */
#define IFX_ADC_TMADC_CMATCFG_CHCSEL_OFF (0u)

/** \brief Length for Ifx_ADC_TMADC_CH_STC_Bits.ST */
#define IFX_ADC_TMADC_CH_STC_ST_LEN (16u)

/** \brief Mask for Ifx_ADC_TMADC_CH_STC_Bits.ST */
#define IFX_ADC_TMADC_CH_STC_ST_MSK (0xffffu)

/** \brief Offset for Ifx_ADC_TMADC_CH_STC_Bits.ST */
#define IFX_ADC_TMADC_CH_STC_ST_OFF (0u)

/** \brief Length for Ifx_ADC_TMADC_CH_STC_Bits.TRD */
#define IFX_ADC_TMADC_CH_STC_TRD_LEN (16u)

/** \brief Mask for Ifx_ADC_TMADC_CH_STC_Bits.TRD */
#define IFX_ADC_TMADC_CH_STC_TRD_MSK (0xffffu)

/** \brief Offset for Ifx_ADC_TMADC_CH_STC_Bits.TRD */
#define IFX_ADC_TMADC_CH_STC_TRD_OFF (16u)

/** \brief Length for Ifx_ADC_TMADC_CH_CFG_Bits.HWTR0MS */
#define IFX_ADC_TMADC_CH_CFG_HWTR0MS_LEN (6u)

/** \brief Mask for Ifx_ADC_TMADC_CH_CFG_Bits.HWTR0MS */
#define IFX_ADC_TMADC_CH_CFG_HWTR0MS_MSK (0x3fu)

/** \brief Offset for Ifx_ADC_TMADC_CH_CFG_Bits.HWTR0MS */
#define IFX_ADC_TMADC_CH_CFG_HWTR0MS_OFF (0u)

/** \brief Length for Ifx_ADC_TMADC_CH_CFG_Bits.HWTR1MS */
#define IFX_ADC_TMADC_CH_CFG_HWTR1MS_LEN (6u)

/** \brief Mask for Ifx_ADC_TMADC_CH_CFG_Bits.HWTR1MS */
#define IFX_ADC_TMADC_CH_CFG_HWTR1MS_MSK (0x3fu)

/** \brief Offset for Ifx_ADC_TMADC_CH_CFG_Bits.HWTR1MS */
#define IFX_ADC_TMADC_CH_CFG_HWTR1MS_OFF (6u)

/** \brief Length for Ifx_ADC_TMADC_CH_CFG_Bits.HWTR0M */
#define IFX_ADC_TMADC_CH_CFG_HWTR0M_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_CH_CFG_Bits.HWTR0M */
#define IFX_ADC_TMADC_CH_CFG_HWTR0M_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_CH_CFG_Bits.HWTR0M */
#define IFX_ADC_TMADC_CH_CFG_HWTR0M_OFF (12u)

/** \brief Length for Ifx_ADC_TMADC_CH_CFG_Bits.HWTR1M */
#define IFX_ADC_TMADC_CH_CFG_HWTR1M_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_CH_CFG_Bits.HWTR1M */
#define IFX_ADC_TMADC_CH_CFG_HWTR1M_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_CH_CFG_Bits.HWTR1M */
#define IFX_ADC_TMADC_CH_CFG_HWTR1M_OFF (14u)

/** \brief Length for Ifx_ADC_TMADC_CH_CFG_Bits.RSEL */
#define IFX_ADC_TMADC_CH_CFG_RSEL_LEN (4u)

/** \brief Mask for Ifx_ADC_TMADC_CH_CFG_Bits.RSEL */
#define IFX_ADC_TMADC_CH_CFG_RSEL_MSK (0xfu)

/** \brief Offset for Ifx_ADC_TMADC_CH_CFG_Bits.RSEL */
#define IFX_ADC_TMADC_CH_CFG_RSEL_OFF (16u)

/** \brief Length for Ifx_ADC_TMADC_CH_CFG_Bits.ATREN */
#define IFX_ADC_TMADC_CH_CFG_ATREN_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_CH_CFG_Bits.ATREN */
#define IFX_ADC_TMADC_CH_CFG_ATREN_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_CH_CFG_Bits.ATREN */
#define IFX_ADC_TMADC_CH_CFG_ATREN_OFF (20u)

/** \brief Length for Ifx_ADC_TMADC_CH_CFG_Bits.EN */
#define IFX_ADC_TMADC_CH_CFG_EN_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_CH_CFG_Bits.EN */
#define IFX_ADC_TMADC_CH_CFG_EN_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_CH_CFG_Bits.EN */
#define IFX_ADC_TMADC_CH_CFG_EN_OFF (21u)

/** \brief Length for Ifx_ADC_TMADC_CH_CFG_Bits.EMUXEN */
#define IFX_ADC_TMADC_CH_CFG_EMUXEN_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_CH_CFG_Bits.EMUXEN */
#define IFX_ADC_TMADC_CH_CFG_EMUXEN_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_CH_CFG_Bits.EMUXEN */
#define IFX_ADC_TMADC_CH_CFG_EMUXEN_OFF (22u)

/** \brief Length for Ifx_ADC_TMADC_CH_CFG_Bits.TSEN */
#define IFX_ADC_TMADC_CH_CFG_TSEN_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_CH_CFG_Bits.TSEN */
#define IFX_ADC_TMADC_CH_CFG_TSEN_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_CH_CFG_Bits.TSEN */
#define IFX_ADC_TMADC_CH_CFG_TSEN_OFF (23u)

/** \brief Length for Ifx_ADC_TMADC_CH_CFG_Bits.HWTRDLYEN */
#define IFX_ADC_TMADC_CH_CFG_HWTRDLYEN_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_CH_CFG_Bits.HWTRDLYEN */
#define IFX_ADC_TMADC_CH_CFG_HWTRDLYEN_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_CH_CFG_Bits.HWTRDLYEN */
#define IFX_ADC_TMADC_CH_CFG_HWTRDLYEN_OFF (24u)

/** \brief Length for Ifx_ADC_TMADC_CH_STAT_Bits.TRENR */
#define IFX_ADC_TMADC_CH_STAT_TRENR_LEN (6u)

/** \brief Mask for Ifx_ADC_TMADC_CH_STAT_Bits.TRENR */
#define IFX_ADC_TMADC_CH_STAT_TRENR_MSK (0x3fu)

/** \brief Offset for Ifx_ADC_TMADC_CH_STAT_Bits.TRENR */
#define IFX_ADC_TMADC_CH_STAT_TRENR_OFF (0u)

/** \brief Length for Ifx_ADC_TMADC_CH_STAT_Bits.HWTRE */
#define IFX_ADC_TMADC_CH_STAT_HWTRE_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_CH_STAT_Bits.HWTRE */
#define IFX_ADC_TMADC_CH_STAT_HWTRE_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_CH_STAT_Bits.HWTRE */
#define IFX_ADC_TMADC_CH_STAT_HWTRE_OFF (6u)

/** \brief Length for Ifx_ADC_TMADC_CH_STAT_Bits.SWTRE */
#define IFX_ADC_TMADC_CH_STAT_SWTRE_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_CH_STAT_Bits.SWTRE */
#define IFX_ADC_TMADC_CH_STAT_SWTRE_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_CH_STAT_Bits.SWTRE */
#define IFX_ADC_TMADC_CH_STAT_SWTRE_OFF (7u)

/** \brief Length for Ifx_ADC_TMADC_MCH_CFG_Bits.SEL */
#define IFX_ADC_TMADC_MCH_CFG_SEL_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_MCH_CFG_Bits.SEL */
#define IFX_ADC_TMADC_MCH_CFG_SEL_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_MCH_CFG_Bits.SEL */
#define IFX_ADC_TMADC_MCH_CFG_SEL_OFF (0u)

/** \brief Length for Ifx_ADC_TMADC_MCH_CFG_Bits.ATREN */
#define IFX_ADC_TMADC_MCH_CFG_ATREN_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_MCH_CFG_Bits.ATREN */
#define IFX_ADC_TMADC_MCH_CFG_ATREN_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_MCH_CFG_Bits.ATREN */
#define IFX_ADC_TMADC_MCH_CFG_ATREN_OFF (2u)

/** \brief Length for Ifx_ADC_TMADC_MCH_CFG_Bits.EN */
#define IFX_ADC_TMADC_MCH_CFG_EN_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_MCH_CFG_Bits.EN */
#define IFX_ADC_TMADC_MCH_CFG_EN_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_MCH_CFG_Bits.EN */
#define IFX_ADC_TMADC_MCH_CFG_EN_OFF (3u)

/** \brief Length for Ifx_ADC_TMADC_MCH_CFG_Bits.ST */
#define IFX_ADC_TMADC_MCH_CFG_ST_LEN (16u)

/** \brief Mask for Ifx_ADC_TMADC_MCH_CFG_Bits.ST */
#define IFX_ADC_TMADC_MCH_CFG_ST_MSK (0xffffu)

/** \brief Offset for Ifx_ADC_TMADC_MCH_CFG_Bits.ST */
#define IFX_ADC_TMADC_MCH_CFG_ST_OFF (16u)

/** \brief Length for Ifx_ADC_TMADC_BND_SEL_Bits.LB */
#define IFX_ADC_TMADC_BND_SEL_LB_LEN (12u)

/** \brief Mask for Ifx_ADC_TMADC_BND_SEL_Bits.LB */
#define IFX_ADC_TMADC_BND_SEL_LB_MSK (0xfffu)

/** \brief Offset for Ifx_ADC_TMADC_BND_SEL_Bits.LB */
#define IFX_ADC_TMADC_BND_SEL_LB_OFF (0u)

/** \brief Length for Ifx_ADC_TMADC_BND_SEL_Bits.UB */
#define IFX_ADC_TMADC_BND_SEL_UB_LEN (12u)

/** \brief Mask for Ifx_ADC_TMADC_BND_SEL_Bits.UB */
#define IFX_ADC_TMADC_BND_SEL_UB_MSK (0xfffu)

/** \brief Offset for Ifx_ADC_TMADC_BND_SEL_Bits.UB */
#define IFX_ADC_TMADC_BND_SEL_UB_OFF (16u)

/** \brief Length for Ifx_ADC_TMADC_BND_STAT_Bits.CLB */
#define IFX_ADC_TMADC_BND_STAT_CLB_LEN (12u)

/** \brief Mask for Ifx_ADC_TMADC_BND_STAT_Bits.CLB */
#define IFX_ADC_TMADC_BND_STAT_CLB_MSK (0xfffu)

/** \brief Offset for Ifx_ADC_TMADC_BND_STAT_Bits.CLB */
#define IFX_ADC_TMADC_BND_STAT_CLB_OFF (0u)

/** \brief Length for Ifx_ADC_TMADC_BND_STAT_Bits.CUB */
#define IFX_ADC_TMADC_BND_STAT_CUB_LEN (12u)

/** \brief Mask for Ifx_ADC_TMADC_BND_STAT_Bits.CUB */
#define IFX_ADC_TMADC_BND_STAT_CUB_MSK (0xfffu)

/** \brief Offset for Ifx_ADC_TMADC_BND_STAT_Bits.CUB */
#define IFX_ADC_TMADC_BND_STAT_CUB_OFF (16u)

/** \brief Length for Ifx_ADC_TMADC_BND_TRGCFG_Bits.TRS */
#define IFX_ADC_TMADC_BND_TRGCFG_TRS_LEN (6u)

/** \brief Mask for Ifx_ADC_TMADC_BND_TRGCFG_Bits.TRS */
#define IFX_ADC_TMADC_BND_TRGCFG_TRS_MSK (0x3fu)

/** \brief Offset for Ifx_ADC_TMADC_BND_TRGCFG_Bits.TRS */
#define IFX_ADC_TMADC_BND_TRGCFG_TRS_OFF (0u)

/** \brief Length for Ifx_ADC_TMADC_BND_TRGCFG_Bits.TRMS */
#define IFX_ADC_TMADC_BND_TRGCFG_TRMS_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_BND_TRGCFG_Bits.TRMS */
#define IFX_ADC_TMADC_BND_TRGCFG_TRMS_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_BND_TRGCFG_Bits.TRMS */
#define IFX_ADC_TMADC_BND_TRGCFG_TRMS_OFF (6u)

/** \brief Length for Ifx_ADC_TMADC_BND_TRGCFG_Bits.TRD */
#define IFX_ADC_TMADC_BND_TRGCFG_TRD_LEN (16u)

/** \brief Mask for Ifx_ADC_TMADC_BND_TRGCFG_Bits.TRD */
#define IFX_ADC_TMADC_BND_TRGCFG_TRD_MSK (0xffffu)

/** \brief Offset for Ifx_ADC_TMADC_BND_TRGCFG_Bits.TRD */
#define IFX_ADC_TMADC_BND_TRGCFG_TRD_OFF (16u)

/** \brief Length for Ifx_ADC_TMADC_BFL_CFG_Bits.RESEL */
#define IFX_ADC_TMADC_BFL_CFG_RESEL_LEN (4u)

/** \brief Mask for Ifx_ADC_TMADC_BFL_CFG_Bits.RESEL */
#define IFX_ADC_TMADC_BFL_CFG_RESEL_MSK (0xfu)

/** \brief Offset for Ifx_ADC_TMADC_BFL_CFG_Bits.RESEL */
#define IFX_ADC_TMADC_BFL_CFG_RESEL_OFF (0u)

/** \brief Length for Ifx_ADC_TMADC_BFL_CFG_Bits.BFM */
#define IFX_ADC_TMADC_BFL_CFG_BFM_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_BFL_CFG_Bits.BFM */
#define IFX_ADC_TMADC_BFL_CFG_BFM_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_BFL_CFG_Bits.BFM */
#define IFX_ADC_TMADC_BFL_CFG_BFM_OFF (4u)

/** \brief Length for Ifx_ADC_TMADC_BFL_STAT_Bits.BFL */
#define IFX_ADC_TMADC_BFL_STAT_BFL_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_BFL_STAT_Bits.BFL */
#define IFX_ADC_TMADC_BFL_STAT_BFL_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_BFL_STAT_Bits.BFL */
#define IFX_ADC_TMADC_BFL_STAT_BFL_OFF (0u)

/** \brief Length for Ifx_ADC_TMADC_RSLT_CFG_Bits.BNDSEL */
#define IFX_ADC_TMADC_RSLT_CFG_BNDSEL_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_RSLT_CFG_Bits.BNDSEL */
#define IFX_ADC_TMADC_RSLT_CFG_BNDSEL_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_RSLT_CFG_Bits.BNDSEL */
#define IFX_ADC_TMADC_RSLT_CFG_BNDSEL_OFF (0u)

/** \brief Length for Ifx_ADC_TMADC_RSLT_CFG_Bits.BNDMODE */
#define IFX_ADC_TMADC_RSLT_CFG_BNDMODE_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_RSLT_CFG_Bits.BNDMODE */
#define IFX_ADC_TMADC_RSLT_CFG_BNDMODE_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_RSLT_CFG_Bits.BNDMODE */
#define IFX_ADC_TMADC_RSLT_CFG_BNDMODE_OFF (2u)

/** \brief Length for Ifx_ADC_TMADC_RSLT_CFG_Bits.BNDSELR */
#define IFX_ADC_TMADC_RSLT_CFG_BNDSELR_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_RSLT_CFG_Bits.BNDSELR */
#define IFX_ADC_TMADC_RSLT_CFG_BNDSELR_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_RSLT_CFG_Bits.BNDSELR */
#define IFX_ADC_TMADC_RSLT_CFG_BNDSELR_OFF (3u)

/** \brief Length for Ifx_ADC_TMADC_RSLT_CFG_Bits.WFR */
#define IFX_ADC_TMADC_RSLT_CFG_WFR_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_RSLT_CFG_Bits.WFR */
#define IFX_ADC_TMADC_RSLT_CFG_WFR_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_RSLT_CFG_Bits.WFR */
#define IFX_ADC_TMADC_RSLT_CFG_WFR_OFF (4u)

/** \brief Length for Ifx_ADC_TMADC_RSLT_CFG_Bits.HYSTM */
#define IFX_ADC_TMADC_RSLT_CFG_HYSTM_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_RSLT_CFG_Bits.HYSTM */
#define IFX_ADC_TMADC_RSLT_CFG_HYSTM_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_RSLT_CFG_Bits.HYSTM */
#define IFX_ADC_TMADC_RSLT_CFG_HYSTM_OFF (5u)

/** \brief Length for Ifx_ADC_TMADC_MRSLT_CFG_Bits.BNDSEL */
#define IFX_ADC_TMADC_MRSLT_CFG_BNDSEL_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_MRSLT_CFG_Bits.BNDSEL */
#define IFX_ADC_TMADC_MRSLT_CFG_BNDSEL_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_MRSLT_CFG_Bits.BNDSEL */
#define IFX_ADC_TMADC_MRSLT_CFG_BNDSEL_OFF (0u)

/** \brief Length for Ifx_ADC_TMADC_MRSLT_CFG_Bits.BNDMODE */
#define IFX_ADC_TMADC_MRSLT_CFG_BNDMODE_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_MRSLT_CFG_Bits.BNDMODE */
#define IFX_ADC_TMADC_MRSLT_CFG_BNDMODE_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_MRSLT_CFG_Bits.BNDMODE */
#define IFX_ADC_TMADC_MRSLT_CFG_BNDMODE_OFF (2u)

/** \brief Length for Ifx_ADC_TMADC_MRSLT_CFG_Bits.BNDSELR */
#define IFX_ADC_TMADC_MRSLT_CFG_BNDSELR_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_MRSLT_CFG_Bits.BNDSELR */
#define IFX_ADC_TMADC_MRSLT_CFG_BNDSELR_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_MRSLT_CFG_Bits.BNDSELR */
#define IFX_ADC_TMADC_MRSLT_CFG_BNDSELR_OFF (3u)

/** \brief Length for Ifx_ADC_TMADC_MRSLT_CFG_Bits.WFR */
#define IFX_ADC_TMADC_MRSLT_CFG_WFR_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_MRSLT_CFG_Bits.WFR */
#define IFX_ADC_TMADC_MRSLT_CFG_WFR_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_MRSLT_CFG_Bits.WFR */
#define IFX_ADC_TMADC_MRSLT_CFG_WFR_OFF (4u)

/** \brief Length for Ifx_ADC_TMADC_ERRF_Bits.ERREV */
#define IFX_ADC_TMADC_ERRF_ERREV_LEN (18u)

/** \brief Mask for Ifx_ADC_TMADC_ERRF_Bits.ERREV */
#define IFX_ADC_TMADC_ERRF_ERREV_MSK (0x3ffffu)

/** \brief Offset for Ifx_ADC_TMADC_ERRF_Bits.ERREV */
#define IFX_ADC_TMADC_ERRF_ERREV_OFF (0u)

/** \brief Length for Ifx_ADC_TMADC_RESF_Bits.RESEV */
#define IFX_ADC_TMADC_RESF_RESEV_LEN (18u)

/** \brief Mask for Ifx_ADC_TMADC_RESF_Bits.RESEV */
#define IFX_ADC_TMADC_RESF_RESEV_MSK (0x3ffffu)

/** \brief Offset for Ifx_ADC_TMADC_RESF_Bits.RESEV */
#define IFX_ADC_TMADC_RESF_RESEV_OFF (0u)

/** \brief Length for Ifx_ADC_TMADC_BNDF_Bits.BNDEV */
#define IFX_ADC_TMADC_BNDF_BNDEV_LEN (18u)

/** \brief Mask for Ifx_ADC_TMADC_BNDF_Bits.BNDEV */
#define IFX_ADC_TMADC_BNDF_BNDEV_MSK (0x3ffffu)

/** \brief Offset for Ifx_ADC_TMADC_BNDF_Bits.BNDEV */
#define IFX_ADC_TMADC_BNDF_BNDEV_OFF (0u)

/** \brief Length for Ifx_ADC_TMADC_RESFSET_Bits.RESEVSET */
#define IFX_ADC_TMADC_RESFSET_RESEVSET_LEN (18u)

/** \brief Mask for Ifx_ADC_TMADC_RESFSET_Bits.RESEVSET */
#define IFX_ADC_TMADC_RESFSET_RESEVSET_MSK (0x3ffffu)

/** \brief Offset for Ifx_ADC_TMADC_RESFSET_Bits.RESEVSET */
#define IFX_ADC_TMADC_RESFSET_RESEVSET_OFF (0u)

/** \brief Length for Ifx_ADC_TMADC_ERRFCLR_Bits.ERREVCLR */
#define IFX_ADC_TMADC_ERRFCLR_ERREVCLR_LEN (18u)

/** \brief Mask for Ifx_ADC_TMADC_ERRFCLR_Bits.ERREVCLR */
#define IFX_ADC_TMADC_ERRFCLR_ERREVCLR_MSK (0x3ffffu)

/** \brief Offset for Ifx_ADC_TMADC_ERRFCLR_Bits.ERREVCLR */
#define IFX_ADC_TMADC_ERRFCLR_ERREVCLR_OFF (0u)

/** \brief Length for Ifx_ADC_TMADC_RESFCLR_Bits.RESEVCLR */
#define IFX_ADC_TMADC_RESFCLR_RESEVCLR_LEN (18u)

/** \brief Mask for Ifx_ADC_TMADC_RESFCLR_Bits.RESEVCLR */
#define IFX_ADC_TMADC_RESFCLR_RESEVCLR_MSK (0x3ffffu)

/** \brief Offset for Ifx_ADC_TMADC_RESFCLR_Bits.RESEVCLR */
#define IFX_ADC_TMADC_RESFCLR_RESEVCLR_OFF (0u)

/** \brief Length for Ifx_ADC_TMADC_BNDFCLR_Bits.BNDEVCLR */
#define IFX_ADC_TMADC_BNDFCLR_BNDEVCLR_LEN (18u)

/** \brief Mask for Ifx_ADC_TMADC_BNDFCLR_Bits.BNDEVCLR */
#define IFX_ADC_TMADC_BNDFCLR_BNDEVCLR_MSK (0x3ffffu)

/** \brief Offset for Ifx_ADC_TMADC_BNDFCLR_Bits.BNDEVCLR */
#define IFX_ADC_TMADC_BNDFCLR_BNDEVCLR_OFF (0u)

/** \brief Length for Ifx_ADC_TMADC_SR_CFG_Bits.EVEN */
#define IFX_ADC_TMADC_SR_CFG_EVEN_LEN (18u)

/** \brief Mask for Ifx_ADC_TMADC_SR_CFG_Bits.EVEN */
#define IFX_ADC_TMADC_SR_CFG_EVEN_MSK (0x3ffffu)

/** \brief Offset for Ifx_ADC_TMADC_SR_CFG_Bits.EVEN */
#define IFX_ADC_TMADC_SR_CFG_EVEN_OFF (0u)

/** \brief Length for Ifx_ADC_TMADC_SR_CFG_Bits.EVSEL */
#define IFX_ADC_TMADC_SR_CFG_EVSEL_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_SR_CFG_Bits.EVSEL */
#define IFX_ADC_TMADC_SR_CFG_EVSEL_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_SR_CFG_Bits.EVSEL */
#define IFX_ADC_TMADC_SR_CFG_EVSEL_OFF (18u)

/** \brief Length for Ifx_ADC_TMADC_SR_CFG_Bits.EVOP */
#define IFX_ADC_TMADC_SR_CFG_EVOP_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_SR_CFG_Bits.EVOP */
#define IFX_ADC_TMADC_SR_CFG_EVOP_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_SR_CFG_Bits.EVOP */
#define IFX_ADC_TMADC_SR_CFG_EVOP_OFF (20u)

/** \brief Length for Ifx_ADC_TMADC_MRES_Bits.RESULT */
#define IFX_ADC_TMADC_MRES_RESULT_LEN (16u)

/** \brief Mask for Ifx_ADC_TMADC_MRES_Bits.RESULT */
#define IFX_ADC_TMADC_MRES_RESULT_MSK (0xffffu)

/** \brief Offset for Ifx_ADC_TMADC_MRES_Bits.RESULT */
#define IFX_ADC_TMADC_MRES_RESULT_OFF (0u)

/** \brief Length for Ifx_ADC_TMADC_MRES_Bits.DR */
#define IFX_ADC_TMADC_MRES_DR_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_MRES_Bits.DR */
#define IFX_ADC_TMADC_MRES_DR_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_MRES_Bits.DR */
#define IFX_ADC_TMADC_MRES_DR_OFF (30u)

/** \brief Length for Ifx_ADC_TMADC_MODSTAT_Bits.DIS */
#define IFX_ADC_TMADC_MODSTAT_DIS_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_MODSTAT_Bits.DIS */
#define IFX_ADC_TMADC_MODSTAT_DIS_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_MODSTAT_Bits.DIS */
#define IFX_ADC_TMADC_MODSTAT_DIS_OFF (0u)

/** \brief Length for Ifx_ADC_TMADC_MODSTAT_Bits.RUN */
#define IFX_ADC_TMADC_MODSTAT_RUN_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_MODSTAT_Bits.RUN */
#define IFX_ADC_TMADC_MODSTAT_RUN_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_MODSTAT_Bits.RUN */
#define IFX_ADC_TMADC_MODSTAT_RUN_OFF (1u)

/** \brief Length for Ifx_ADC_TMADC_MODSTAT_Bits.CALPH */
#define IFX_ADC_TMADC_MODSTAT_CALPH_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_MODSTAT_Bits.CALPH */
#define IFX_ADC_TMADC_MODSTAT_CALPH_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_MODSTAT_Bits.CALPH */
#define IFX_ADC_TMADC_MODSTAT_CALPH_OFF (2u)

/** \brief Length for Ifx_ADC_TMADC_MODSTAT_Bits.PONPH */
#define IFX_ADC_TMADC_MODSTAT_PONPH_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_MODSTAT_Bits.PONPH */
#define IFX_ADC_TMADC_MODSTAT_PONPH_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_MODSTAT_Bits.PONPH */
#define IFX_ADC_TMADC_MODSTAT_PONPH_OFF (4u)

/** \brief Length for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH0 */
#define IFX_ADC_TMADC_BWDCFG_ENCH0_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH0 */
#define IFX_ADC_TMADC_BWDCFG_ENCH0_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH0 */
#define IFX_ADC_TMADC_BWDCFG_ENCH0_OFF (0u)

/** \brief Length for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH1 */
#define IFX_ADC_TMADC_BWDCFG_ENCH1_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH1 */
#define IFX_ADC_TMADC_BWDCFG_ENCH1_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH1 */
#define IFX_ADC_TMADC_BWDCFG_ENCH1_OFF (2u)

/** \brief Length for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH2 */
#define IFX_ADC_TMADC_BWDCFG_ENCH2_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH2 */
#define IFX_ADC_TMADC_BWDCFG_ENCH2_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH2 */
#define IFX_ADC_TMADC_BWDCFG_ENCH2_OFF (4u)

/** \brief Length for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH3 */
#define IFX_ADC_TMADC_BWDCFG_ENCH3_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH3 */
#define IFX_ADC_TMADC_BWDCFG_ENCH3_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH3 */
#define IFX_ADC_TMADC_BWDCFG_ENCH3_OFF (6u)

/** \brief Length for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH4 */
#define IFX_ADC_TMADC_BWDCFG_ENCH4_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH4 */
#define IFX_ADC_TMADC_BWDCFG_ENCH4_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH4 */
#define IFX_ADC_TMADC_BWDCFG_ENCH4_OFF (8u)

/** \brief Length for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH5 */
#define IFX_ADC_TMADC_BWDCFG_ENCH5_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH5 */
#define IFX_ADC_TMADC_BWDCFG_ENCH5_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH5 */
#define IFX_ADC_TMADC_BWDCFG_ENCH5_OFF (10u)

/** \brief Length for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH6 */
#define IFX_ADC_TMADC_BWDCFG_ENCH6_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH6 */
#define IFX_ADC_TMADC_BWDCFG_ENCH6_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH6 */
#define IFX_ADC_TMADC_BWDCFG_ENCH6_OFF (12u)

/** \brief Length for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH7 */
#define IFX_ADC_TMADC_BWDCFG_ENCH7_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH7 */
#define IFX_ADC_TMADC_BWDCFG_ENCH7_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH7 */
#define IFX_ADC_TMADC_BWDCFG_ENCH7_OFF (14u)

/** \brief Length for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH8 */
#define IFX_ADC_TMADC_BWDCFG_ENCH8_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH8 */
#define IFX_ADC_TMADC_BWDCFG_ENCH8_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH8 */
#define IFX_ADC_TMADC_BWDCFG_ENCH8_OFF (16u)

/** \brief Length for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH9 */
#define IFX_ADC_TMADC_BWDCFG_ENCH9_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH9 */
#define IFX_ADC_TMADC_BWDCFG_ENCH9_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH9 */
#define IFX_ADC_TMADC_BWDCFG_ENCH9_OFF (18u)

/** \brief Length for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH10 */
#define IFX_ADC_TMADC_BWDCFG_ENCH10_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH10 */
#define IFX_ADC_TMADC_BWDCFG_ENCH10_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH10 */
#define IFX_ADC_TMADC_BWDCFG_ENCH10_OFF (20u)

/** \brief Length for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH11 */
#define IFX_ADC_TMADC_BWDCFG_ENCH11_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH11 */
#define IFX_ADC_TMADC_BWDCFG_ENCH11_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH11 */
#define IFX_ADC_TMADC_BWDCFG_ENCH11_OFF (22u)

/** \brief Length for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH12 */
#define IFX_ADC_TMADC_BWDCFG_ENCH12_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH12 */
#define IFX_ADC_TMADC_BWDCFG_ENCH12_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH12 */
#define IFX_ADC_TMADC_BWDCFG_ENCH12_OFF (24u)

/** \brief Length for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH13 */
#define IFX_ADC_TMADC_BWDCFG_ENCH13_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH13 */
#define IFX_ADC_TMADC_BWDCFG_ENCH13_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH13 */
#define IFX_ADC_TMADC_BWDCFG_ENCH13_OFF (26u)

/** \brief Length for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH14 */
#define IFX_ADC_TMADC_BWDCFG_ENCH14_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH14 */
#define IFX_ADC_TMADC_BWDCFG_ENCH14_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH14 */
#define IFX_ADC_TMADC_BWDCFG_ENCH14_OFF (28u)

/** \brief Length for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH15 */
#define IFX_ADC_TMADC_BWDCFG_ENCH15_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH15 */
#define IFX_ADC_TMADC_BWDCFG_ENCH15_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_BWDCFG_Bits.ENCH15 */
#define IFX_ADC_TMADC_BWDCFG_ENCH15_OFF (30u)

/** \brief Length for Ifx_ADC_TMADC_CSD_Bits.CHSEL */
#define IFX_ADC_TMADC_CSD_CHSEL_LEN (5u)

/** \brief Mask for Ifx_ADC_TMADC_CSD_Bits.CHSEL */
#define IFX_ADC_TMADC_CSD_CHSEL_MSK (0x1fu)

/** \brief Offset for Ifx_ADC_TMADC_CSD_Bits.CHSEL */
#define IFX_ADC_TMADC_CSD_CHSEL_OFF (0u)

/** \brief Length for Ifx_ADC_TMADC_CSD_Bits.SEL */
#define IFX_ADC_TMADC_CSD_SEL_LEN (2u)

/** \brief Mask for Ifx_ADC_TMADC_CSD_Bits.SEL */
#define IFX_ADC_TMADC_CSD_SEL_MSK (0x3u)

/** \brief Offset for Ifx_ADC_TMADC_CSD_Bits.SEL */
#define IFX_ADC_TMADC_CSD_SEL_OFF (5u)

/** \brief Length for Ifx_ADC_TMADC_CSD_Bits.EN */
#define IFX_ADC_TMADC_CSD_EN_LEN (1u)

/** \brief Mask for Ifx_ADC_TMADC_CSD_Bits.EN */
#define IFX_ADC_TMADC_CSD_EN_MSK (0x1u)

/** \brief Offset for Ifx_ADC_TMADC_CSD_Bits.EN */
#define IFX_ADC_TMADC_CSD_EN_OFF (7u)

/** \brief Length for Ifx_ADC_TS_Bits.TIMESTAMP */
#define IFX_ADC_TS_TIMESTAMP_LEN (16u)

/** \brief Mask for Ifx_ADC_TS_Bits.TIMESTAMP */
#define IFX_ADC_TS_TIMESTAMP_MSK (0xffffu)

/** \brief Offset for Ifx_ADC_TS_Bits.TIMESTAMP */
#define IFX_ADC_TS_TIMESTAMP_OFF (0u)

/** \brief Length for Ifx_ADC_TS_Bits.EMUXCH */
#define IFX_ADC_TS_EMUXCH_LEN (4u)

/** \brief Mask for Ifx_ADC_TS_Bits.EMUXCH */
#define IFX_ADC_TS_EMUXCH_MSK (0xfu)

/** \brief Offset for Ifx_ADC_TS_Bits.EMUXCH */
#define IFX_ADC_TS_EMUXCH_OFF (28u)

/** \brief Length for Ifx_ADC_RES_Bits.RESULT */
#define IFX_ADC_RES_RESULT_LEN (16u)

/** \brief Mask for Ifx_ADC_RES_Bits.RESULT */
#define IFX_ADC_RES_RESULT_MSK (0xffffu)

/** \brief Offset for Ifx_ADC_RES_Bits.RESULT */
#define IFX_ADC_RES_RESULT_OFF (0u)

/** \brief Length for Ifx_ADC_RES_Bits.CHNR */
#define IFX_ADC_RES_CHNR_LEN (4u)

/** \brief Mask for Ifx_ADC_RES_Bits.CHNR */
#define IFX_ADC_RES_CHNR_MSK (0xfu)

/** \brief Offset for Ifx_ADC_RES_Bits.CHNR */
#define IFX_ADC_RES_CHNR_OFF (16u)

/** \brief Length for Ifx_ADC_RES_Bits.TRNM */
#define IFX_ADC_RES_TRNM_LEN (6u)

/** \brief Mask for Ifx_ADC_RES_Bits.TRNM */
#define IFX_ADC_RES_TRNM_MSK (0x3fu)

/** \brief Offset for Ifx_ADC_RES_Bits.TRNM */
#define IFX_ADC_RES_TRNM_OFF (20u)

/** \brief Length for Ifx_ADC_RES_Bits.SWTR */
#define IFX_ADC_RES_SWTR_LEN (1u)

/** \brief Mask for Ifx_ADC_RES_Bits.SWTR */
#define IFX_ADC_RES_SWTR_MSK (0x1u)

/** \brief Offset for Ifx_ADC_RES_Bits.SWTR */
#define IFX_ADC_RES_SWTR_OFF (26u)

/** \brief Length for Ifx_ADC_RES_Bits.DR */
#define IFX_ADC_RES_DR_LEN (1u)

/** \brief Mask for Ifx_ADC_RES_Bits.DR */
#define IFX_ADC_RES_DR_MSK (0x1u)

/** \brief Offset for Ifx_ADC_RES_Bits.DR */
#define IFX_ADC_RES_DR_OFF (30u)

/** \brief Length for Ifx_ADC_RES_Bits.TRE */
#define IFX_ADC_RES_TRE_LEN (1u)

/** \brief Mask for Ifx_ADC_RES_Bits.TRE */
#define IFX_ADC_RES_TRE_MSK (0x1u)

/** \brief Offset for Ifx_ADC_RES_Bits.TRE */
#define IFX_ADC_RES_TRE_OFF (31u)

/** \brief Length for Ifx_ADC_CDSP_GLOBRD_Bits.DSPRST */
#define IFX_ADC_CDSP_GLOBRD_DSPRST_LEN (2u)

/** \brief Mask for Ifx_ADC_CDSP_GLOBRD_Bits.DSPRST */
#define IFX_ADC_CDSP_GLOBRD_DSPRST_MSK (0x3u)

/** \brief Offset for Ifx_ADC_CDSP_GLOBRD_Bits.DSPRST */
#define IFX_ADC_CDSP_GLOBRD_DSPRST_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_BNDCF_Bits.BNDF */
#define IFX_ADC_CDSP_BNDCF_BNDF_LEN (2u)

/** \brief Mask for Ifx_ADC_CDSP_BNDCF_Bits.BNDF */
#define IFX_ADC_CDSP_BNDCF_BNDF_MSK (0x3u)

/** \brief Offset for Ifx_ADC_CDSP_BNDCF_Bits.BNDF */
#define IFX_ADC_CDSP_BNDCF_BNDF_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_BNDCFCL_Bits.BNDFCLR */
#define IFX_ADC_CDSP_BNDCFCL_BNDFCLR_LEN (2u)

/** \brief Mask for Ifx_ADC_CDSP_BNDCFCL_Bits.BNDFCLR */
#define IFX_ADC_CDSP_BNDCFCL_BNDFCLR_MSK (0x3u)

/** \brief Offset for Ifx_ADC_CDSP_BNDCFCL_Bits.BNDFCLR */
#define IFX_ADC_CDSP_BNDCFCL_BNDFCLR_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_SLPST_Bits.DSPSLP */
#define IFX_ADC_CDSP_SLPST_DSPSLP_LEN (2u)

/** \brief Mask for Ifx_ADC_CDSP_SLPST_Bits.DSPSLP */
#define IFX_ADC_CDSP_SLPST_DSPSLP_MSK (0x3u)

/** \brief Offset for Ifx_ADC_CDSP_SLPST_Bits.DSPSLP */
#define IFX_ADC_CDSP_SLPST_DSPSLP_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_RESEV_Bits.RESEV */
#define IFX_ADC_CDSP_RESEV_RESEV_LEN (2u)

/** \brief Mask for Ifx_ADC_CDSP_RESEV_Bits.RESEV */
#define IFX_ADC_CDSP_RESEV_RESEV_MSK (0x3u)

/** \brief Offset for Ifx_ADC_CDSP_RESEV_Bits.RESEV */
#define IFX_ADC_CDSP_RESEV_RESEV_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_RESEVCLR_Bits.RESEVCLR */
#define IFX_ADC_CDSP_RESEVCLR_RESEVCLR_LEN (2u)

/** \brief Mask for Ifx_ADC_CDSP_RESEVCLR_Bits.RESEVCLR */
#define IFX_ADC_CDSP_RESEVCLR_RESEVCLR_MSK (0x3u)

/** \brief Offset for Ifx_ADC_CDSP_RESEVCLR_Bits.RESEVCLR */
#define IFX_ADC_CDSP_RESEVCLR_RESEVCLR_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_GP_Bits.GPI */
#define IFX_ADC_CDSP_GP_GPI_LEN (32u)

/** \brief Mask for Ifx_ADC_CDSP_GP_Bits.GPI */
#define IFX_ADC_CDSP_GP_GPI_MSK (0xffffffffu)

/** \brief Offset for Ifx_ADC_CDSP_GP_Bits.GPI */
#define IFX_ADC_CDSP_GP_GPI_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_WUERREV_Bits.WUERREV */
#define IFX_ADC_CDSP_WUERREV_WUERREV_LEN (2u)

/** \brief Mask for Ifx_ADC_CDSP_WUERREV_Bits.WUERREV */
#define IFX_ADC_CDSP_WUERREV_WUERREV_MSK (0x3u)

/** \brief Offset for Ifx_ADC_CDSP_WUERREV_Bits.WUERREV */
#define IFX_ADC_CDSP_WUERREV_WUERREV_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_WUERRCL_Bits.WUERRCLR */
#define IFX_ADC_CDSP_WUERRCL_WUERRCLR_LEN (2u)

/** \brief Mask for Ifx_ADC_CDSP_WUERRCL_Bits.WUERRCLR */
#define IFX_ADC_CDSP_WUERRCL_WUERRCLR_MSK (0x3u)

/** \brief Offset for Ifx_ADC_CDSP_WUERRCL_Bits.WUERRCLR */
#define IFX_ADC_CDSP_WUERRCL_WUERRCLR_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_GLOBRCD_Bits.CHRUND */
#define IFX_ADC_CDSP_GLOBRCD_CHRUND_LEN (2u)

/** \brief Mask for Ifx_ADC_CDSP_GLOBRCD_Bits.CHRUND */
#define IFX_ADC_CDSP_GLOBRCD_CHRUND_MSK (0x3u)

/** \brief Offset for Ifx_ADC_CDSP_GLOBRCD_Bits.CHRUND */
#define IFX_ADC_CDSP_GLOBRCD_CHRUND_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_GLOBHCD_Bits.CHHLTD */
#define IFX_ADC_CDSP_GLOBHCD_CHHLTD_LEN (2u)

/** \brief Mask for Ifx_ADC_CDSP_GLOBHCD_Bits.CHHLTD */
#define IFX_ADC_CDSP_GLOBHCD_CHHLTD_MSK (0x3u)

/** \brief Offset for Ifx_ADC_CDSP_GLOBHCD_Bits.CHHLTD */
#define IFX_ADC_CDSP_GLOBHCD_CHHLTD_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_GLOBRSD_Bits.DSPRST */
#define IFX_ADC_CDSP_GLOBRSD_DSPRST_LEN (2u)

/** \brief Mask for Ifx_ADC_CDSP_GLOBRSD_Bits.DSPRST */
#define IFX_ADC_CDSP_GLOBRSD_DSPRST_MSK (0x3u)

/** \brief Offset for Ifx_ADC_CDSP_GLOBRSD_Bits.DSPRST */
#define IFX_ADC_CDSP_GLOBRSD_DSPRST_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_GLOBHSTD_Bits.DSPHST */
#define IFX_ADC_CDSP_GLOBHSTD_DSPHST_LEN (2u)

/** \brief Mask for Ifx_ADC_CDSP_GLOBHSTD_Bits.DSPHST */
#define IFX_ADC_CDSP_GLOBHSTD_DSPHST_MSK (0x3u)

/** \brief Offset for Ifx_ADC_CDSP_GLOBHSTD_Bits.DSPHST */
#define IFX_ADC_CDSP_GLOBHSTD_DSPHST_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_OCSCDSPA_Bits.SUSM */
#define IFX_ADC_CDSP_OCSCDSPA_SUSM_LEN (2u)

/** \brief Mask for Ifx_ADC_CDSP_OCSCDSPA_Bits.SUSM */
#define IFX_ADC_CDSP_OCSCDSPA_SUSM_MSK (0x3u)

/** \brief Offset for Ifx_ADC_CDSP_OCSCDSPA_Bits.SUSM */
#define IFX_ADC_CDSP_OCSCDSPA_SUSM_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_OCSCDSPA_Bits.SUS */
#define IFX_ADC_CDSP_OCSCDSPA_SUS_LEN (2u)

/** \brief Mask for Ifx_ADC_CDSP_OCSCDSPA_Bits.SUS */
#define IFX_ADC_CDSP_OCSCDSPA_SUS_MSK (0x3u)

/** \brief Offset for Ifx_ADC_CDSP_OCSCDSPA_Bits.SUS */
#define IFX_ADC_CDSP_OCSCDSPA_SUS_OFF (2u)

/** \brief Length for Ifx_ADC_CDSP_OCSCDSPA_Bits.SUS_P */
#define IFX_ADC_CDSP_OCSCDSPA_SUS_P_LEN (1u)

/** \brief Mask for Ifx_ADC_CDSP_OCSCDSPA_Bits.SUS_P */
#define IFX_ADC_CDSP_OCSCDSPA_SUS_P_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CDSP_OCSCDSPA_Bits.SUS_P */
#define IFX_ADC_CDSP_OCSCDSPA_SUS_P_OFF (16u)

/** \brief Length for Ifx_ADC_CDSP_OCSCDSPA_Bits.SUSSTA */
#define IFX_ADC_CDSP_OCSCDSPA_SUSSTA_LEN (2u)

/** \brief Mask for Ifx_ADC_CDSP_OCSCDSPA_Bits.SUSSTA */
#define IFX_ADC_CDSP_OCSCDSPA_SUSSTA_MSK (0x3u)

/** \brief Offset for Ifx_ADC_CDSP_OCSCDSPA_Bits.SUSSTA */
#define IFX_ADC_CDSP_OCSCDSPA_SUSSTA_OFF (17u)

/** \brief Length for Ifx_ADC_CDSP_DB_STATUS_Bits.ST */
#define IFX_ADC_CDSP_DB_STATUS_ST_LEN (1u)

/** \brief Mask for Ifx_ADC_CDSP_DB_STATUS_Bits.ST */
#define IFX_ADC_CDSP_DB_STATUS_ST_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CDSP_DB_STATUS_Bits.ST */
#define IFX_ADC_CDSP_DB_STATUS_ST_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_DB_STATUS_Bits.FL */
#define IFX_ADC_CDSP_DB_STATUS_FL_LEN (1u)

/** \brief Mask for Ifx_ADC_CDSP_DB_STATUS_Bits.FL */
#define IFX_ADC_CDSP_DB_STATUS_FL_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CDSP_DB_STATUS_Bits.FL */
#define IFX_ADC_CDSP_DB_STATUS_FL_OFF (1u)

/** \brief Length for Ifx_ADC_CDSP_DB_STATUS_Bits.RD */
#define IFX_ADC_CDSP_DB_STATUS_RD_LEN (1u)

/** \brief Mask for Ifx_ADC_CDSP_DB_STATUS_Bits.RD */
#define IFX_ADC_CDSP_DB_STATUS_RD_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CDSP_DB_STATUS_Bits.RD */
#define IFX_ADC_CDSP_DB_STATUS_RD_OFF (2u)

/** \brief Length for Ifx_ADC_CDSP_DB_STATUS_Bits.RU */
#define IFX_ADC_CDSP_DB_STATUS_RU_LEN (1u)

/** \brief Mask for Ifx_ADC_CDSP_DB_STATUS_Bits.RU */
#define IFX_ADC_CDSP_DB_STATUS_RU_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CDSP_DB_STATUS_Bits.RU */
#define IFX_ADC_CDSP_DB_STATUS_RU_OFF (4u)

/** \brief Length for Ifx_ADC_CDSP_DB_STATUS_Bits.RA */
#define IFX_ADC_CDSP_DB_STATUS_RA_LEN (1u)

/** \brief Mask for Ifx_ADC_CDSP_DB_STATUS_Bits.RA */
#define IFX_ADC_CDSP_DB_STATUS_RA_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CDSP_DB_STATUS_Bits.RA */
#define IFX_ADC_CDSP_DB_STATUS_RA_OFF (5u)

/** \brief Length for Ifx_ADC_CDSP_DB_CMD_Bits.COMMAND */
#define IFX_ADC_CDSP_DB_CMD_COMMAND_LEN (4u)

/** \brief Mask for Ifx_ADC_CDSP_DB_CMD_Bits.COMMAND */
#define IFX_ADC_CDSP_DB_CMD_COMMAND_MSK (0xfu)

/** \brief Offset for Ifx_ADC_CDSP_DB_CMD_Bits.COMMAND */
#define IFX_ADC_CDSP_DB_CMD_COMMAND_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_DB_ADDR_Bits.ADDRESS */
#define IFX_ADC_CDSP_DB_ADDR_ADDRESS_LEN (32u)

/** \brief Mask for Ifx_ADC_CDSP_DB_ADDR_Bits.ADDRESS */
#define IFX_ADC_CDSP_DB_ADDR_ADDRESS_MSK (0xffffffffu)

/** \brief Offset for Ifx_ADC_CDSP_DB_ADDR_Bits.ADDRESS */
#define IFX_ADC_CDSP_DB_ADDR_ADDRESS_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_DB_DATA_Bits.DATA_REGISTER */
#define IFX_ADC_CDSP_DB_DATA_DATA_REGISTER_LEN (32u)

/** \brief Mask for Ifx_ADC_CDSP_DB_DATA_Bits.DATA_REGISTER */
#define IFX_ADC_CDSP_DB_DATA_DATA_REGISTER_MSK (0xffffffffu)

/** \brief Offset for Ifx_ADC_CDSP_DB_DATA_Bits.DATA_REGISTER */
#define IFX_ADC_CDSP_DB_DATA_DATA_REGISTER_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_DB_RESET_Bits.RESET */
#define IFX_ADC_CDSP_DB_RESET_RESET_LEN (2u)

/** \brief Mask for Ifx_ADC_CDSP_DB_RESET_Bits.RESET */
#define IFX_ADC_CDSP_DB_RESET_RESET_MSK (0x3u)

/** \brief Offset for Ifx_ADC_CDSP_DB_RESET_Bits.RESET */
#define IFX_ADC_CDSP_DB_RESET_RESET_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_DSP_DSPCFG_Bits.INPSEL */
#define IFX_ADC_CDSP_DSP_DSPCFG_INPSEL_LEN (8u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_DSPCFG_Bits.INPSEL */
#define IFX_ADC_CDSP_DSP_DSPCFG_INPSEL_MSK (0xffu)

/** \brief Offset for Ifx_ADC_CDSP_DSP_DSPCFG_Bits.INPSEL */
#define IFX_ADC_CDSP_DSP_DSPCFG_INPSEL_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_DSP_DSPCFG_Bits.HSIMON */
#define IFX_ADC_CDSP_DSP_DSPCFG_HSIMON_LEN (8u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_DSPCFG_Bits.HSIMON */
#define IFX_ADC_CDSP_DSP_DSPCFG_HSIMON_MSK (0xffu)

/** \brief Offset for Ifx_ADC_CDSP_DSP_DSPCFG_Bits.HSIMON */
#define IFX_ADC_CDSP_DSP_DSPCFG_HSIMON_OFF (8u)

/** \brief Length for Ifx_ADC_CDSP_DSP_DSPCFG_Bits.TSM */
#define IFX_ADC_CDSP_DSP_DSPCFG_TSM_LEN (1u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_DSPCFG_Bits.TSM */
#define IFX_ADC_CDSP_DSP_DSPCFG_TSM_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_DSPCFG_Bits.TSM */
#define IFX_ADC_CDSP_DSP_DSPCFG_TSM_OFF (16u)

/** \brief Length for Ifx_ADC_CDSP_DSP_DSPCFG_Bits.TSCLK */
#define IFX_ADC_CDSP_DSP_DSPCFG_TSCLK_LEN (2u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_DSPCFG_Bits.TSCLK */
#define IFX_ADC_CDSP_DSP_DSPCFG_TSCLK_MSK (0x3u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_DSPCFG_Bits.TSCLK */
#define IFX_ADC_CDSP_DSP_DSPCFG_TSCLK_OFF (17u)

/** \brief Length for Ifx_ADC_CDSP_DSP_DSPCFG_Bits.TSCRUN */
#define IFX_ADC_CDSP_DSP_DSPCFG_TSCRUN_LEN (1u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_DSPCFG_Bits.TSCRUN */
#define IFX_ADC_CDSP_DSP_DSPCFG_TSCRUN_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_DSPCFG_Bits.TSCRUN */
#define IFX_ADC_CDSP_DSP_DSPCFG_TSCRUN_OFF (19u)

/** \brief Length for Ifx_ADC_CDSP_DSP_DSPCFG_Bits.SRLVL */
#define IFX_ADC_CDSP_DSP_DSPCFG_SRLVL_LEN (2u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_DSPCFG_Bits.SRLVL */
#define IFX_ADC_CDSP_DSP_DSPCFG_SRLVL_MSK (0x3u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_DSPCFG_Bits.SRLVL */
#define IFX_ADC_CDSP_DSP_DSPCFG_SRLVL_OFF (20u)

/** \brief Length for Ifx_ADC_CDSP_DSP_DSPCFG_Bits.FIFL */
#define IFX_ADC_CDSP_DSP_DSPCFG_FIFL_LEN (1u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_DSPCFG_Bits.FIFL */
#define IFX_ADC_CDSP_DSP_DSPCFG_FIFL_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_DSPCFG_Bits.FIFL */
#define IFX_ADC_CDSP_DSP_DSPCFG_FIFL_OFF (22u)

/** \brief Length for Ifx_ADC_CDSP_DSP_DSPCFG_Bits.RDM */
#define IFX_ADC_CDSP_DSP_DSPCFG_RDM_LEN (1u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_DSPCFG_Bits.RDM */
#define IFX_ADC_CDSP_DSP_DSPCFG_RDM_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_DSPCFG_Bits.RDM */
#define IFX_ADC_CDSP_DSP_DSPCFG_RDM_OFF (23u)

/** \brief Length for Ifx_ADC_CDSP_DSP_DSPCFG_Bits.DRM */
#define IFX_ADC_CDSP_DSP_DSPCFG_DRM_LEN (2u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_DSPCFG_Bits.DRM */
#define IFX_ADC_CDSP_DSP_DSPCFG_DRM_MSK (0x3u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_DSPCFG_Bits.DRM */
#define IFX_ADC_CDSP_DSP_DSPCFG_DRM_OFF (24u)

/** \brief Length for Ifx_ADC_CDSP_DSP_BNDTRCFG_Bits.BNDTRS */
#define IFX_ADC_CDSP_DSP_BNDTRCFG_BNDTRS_LEN (6u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_BNDTRCFG_Bits.BNDTRS */
#define IFX_ADC_CDSP_DSP_BNDTRCFG_BNDTRS_MSK (0x3fu)

/** \brief Offset for Ifx_ADC_CDSP_DSP_BNDTRCFG_Bits.BNDTRS */
#define IFX_ADC_CDSP_DSP_BNDTRCFG_BNDTRS_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_DSP_BNDTRCFG_Bits.BNDTRM */
#define IFX_ADC_CDSP_DSP_BNDTRCFG_BNDTRM_LEN (2u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_BNDTRCFG_Bits.BNDTRM */
#define IFX_ADC_CDSP_DSP_BNDTRCFG_BNDTRM_MSK (0x3u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_BNDTRCFG_Bits.BNDTRM */
#define IFX_ADC_CDSP_DSP_BNDTRCFG_BNDTRM_OFF (8u)

/** \brief Length for Ifx_ADC_CDSP_DSP_BNDTRCFG_Bits.BNDTRDLY */
#define IFX_ADC_CDSP_DSP_BNDTRCFG_BNDTRDLY_LEN (16u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_BNDTRCFG_Bits.BNDTRDLY */
#define IFX_ADC_CDSP_DSP_BNDTRCFG_BNDTRDLY_MSK (0xffffu)

/** \brief Offset for Ifx_ADC_CDSP_DSP_BNDTRCFG_Bits.BNDTRDLY */
#define IFX_ADC_CDSP_DSP_BNDTRCFG_BNDTRDLY_OFF (16u)

/** \brief Length for Ifx_ADC_CDSP_DSP_BNDCFG_Bits.BNDMODE */
#define IFX_ADC_CDSP_DSP_BNDCFG_BNDMODE_LEN (2u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_BNDCFG_Bits.BNDMODE */
#define IFX_ADC_CDSP_DSP_BNDCFG_BNDMODE_MSK (0x3u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_BNDCFG_Bits.BNDMODE */
#define IFX_ADC_CDSP_DSP_BNDCFG_BNDMODE_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_DSP_BNDCFG_Bits.HYSTEN */
#define IFX_ADC_CDSP_DSP_BNDCFG_HYSTEN_LEN (1u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_BNDCFG_Bits.HYSTEN */
#define IFX_ADC_CDSP_DSP_BNDCFG_HYSTEN_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_BNDCFG_Bits.HYSTEN */
#define IFX_ADC_CDSP_DSP_BNDCFG_HYSTEN_OFF (2u)

/** \brief Length for Ifx_ADC_CDSP_DSP_BNDCFG_Bits.SR2CFG */
#define IFX_ADC_CDSP_DSP_BNDCFG_SR2CFG_LEN (1u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_BNDCFG_Bits.SR2CFG */
#define IFX_ADC_CDSP_DSP_BNDCFG_SR2CFG_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_BNDCFG_Bits.SR2CFG */
#define IFX_ADC_CDSP_DSP_BNDCFG_SR2CFG_OFF (3u)

/** \brief Length for Ifx_ADC_CDSP_DSP_BOUNDST_Bits.LOWERST */
#define IFX_ADC_CDSP_DSP_BOUNDST_LOWERST_LEN (16u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_BOUNDST_Bits.LOWERST */
#define IFX_ADC_CDSP_DSP_BOUNDST_LOWERST_MSK (0xffffu)

/** \brief Offset for Ifx_ADC_CDSP_DSP_BOUNDST_Bits.LOWERST */
#define IFX_ADC_CDSP_DSP_BOUNDST_LOWERST_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_DSP_BOUNDST_Bits.UPPERST */
#define IFX_ADC_CDSP_DSP_BOUNDST_UPPERST_LEN (16u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_BOUNDST_Bits.UPPERST */
#define IFX_ADC_CDSP_DSP_BOUNDST_UPPERST_MSK (0xffffu)

/** \brief Offset for Ifx_ADC_CDSP_DSP_BOUNDST_Bits.UPPERST */
#define IFX_ADC_CDSP_DSP_BOUNDST_UPPERST_OFF (16u)

/** \brief Length for Ifx_ADC_CDSP_DSP_BOUNDSEL_Bits.BOUNDARYL */
#define IFX_ADC_CDSP_DSP_BOUNDSEL_BOUNDARYL_LEN (16u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_BOUNDSEL_Bits.BOUNDARYL */
#define IFX_ADC_CDSP_DSP_BOUNDSEL_BOUNDARYL_MSK (0xffffu)

/** \brief Offset for Ifx_ADC_CDSP_DSP_BOUNDSEL_Bits.BOUNDARYL */
#define IFX_ADC_CDSP_DSP_BOUNDSEL_BOUNDARYL_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_DSP_BOUNDSEL_Bits.BOUNDARYU */
#define IFX_ADC_CDSP_DSP_BOUNDSEL_BOUNDARYU_LEN (16u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_BOUNDSEL_Bits.BOUNDARYU */
#define IFX_ADC_CDSP_DSP_BOUNDSEL_BOUNDARYU_MSK (0xffffu)

/** \brief Offset for Ifx_ADC_CDSP_DSP_BOUNDSEL_Bits.BOUNDARYU */
#define IFX_ADC_CDSP_DSP_BOUNDSEL_BOUNDARYU_OFF (16u)

/** \brief Length for Ifx_ADC_CDSP_DSP_TSTRCFG_Bits.TSTRS */
#define IFX_ADC_CDSP_DSP_TSTRCFG_TSTRS_LEN (6u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_TSTRCFG_Bits.TSTRS */
#define IFX_ADC_CDSP_DSP_TSTRCFG_TSTRS_MSK (0x3fu)

/** \brief Offset for Ifx_ADC_CDSP_DSP_TSTRCFG_Bits.TSTRS */
#define IFX_ADC_CDSP_DSP_TSTRCFG_TSTRS_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_DSP_TSTRCFG_Bits.TSTRM */
#define IFX_ADC_CDSP_DSP_TSTRCFG_TSTRM_LEN (2u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_TSTRCFG_Bits.TSTRM */
#define IFX_ADC_CDSP_DSP_TSTRCFG_TSTRM_MSK (0x3u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_TSTRCFG_Bits.TSTRM */
#define IFX_ADC_CDSP_DSP_TSTRCFG_TSTRM_OFF (8u)

/** \brief Length for Ifx_ADC_CDSP_DSP_TSTRCFG_Bits.TSTRDLY */
#define IFX_ADC_CDSP_DSP_TSTRCFG_TSTRDLY_LEN (16u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_TSTRCFG_Bits.TSTRDLY */
#define IFX_ADC_CDSP_DSP_TSTRCFG_TSTRDLY_MSK (0xffffu)

/** \brief Offset for Ifx_ADC_CDSP_DSP_TSTRCFG_Bits.TSTRDLY */
#define IFX_ADC_CDSP_DSP_TSTRCFG_TSTRDLY_OFF (16u)

/** \brief Length for Ifx_ADC_CDSP_DSP_TSTMP_Bits.TIMESTAMP */
#define IFX_ADC_CDSP_DSP_TSTMP_TIMESTAMP_LEN (16u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_TSTMP_Bits.TIMESTAMP */
#define IFX_ADC_CDSP_DSP_TSTMP_TIMESTAMP_MSK (0xffffu)

/** \brief Offset for Ifx_ADC_CDSP_DSP_TSTMP_Bits.TIMESTAMP */
#define IFX_ADC_CDSP_DSP_TSTMP_TIMESTAMP_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_DSP_TSTMP_Bits.TSVAL */
#define IFX_ADC_CDSP_DSP_TSTMP_TSVAL_LEN (1u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_TSTMP_Bits.TSVAL */
#define IFX_ADC_CDSP_DSP_TSTMP_TSVAL_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_TSTMP_Bits.TSVAL */
#define IFX_ADC_CDSP_DSP_TSTMP_TSVAL_OFF (31u)

/** \brief Length for Ifx_ADC_CDSP_DSP_TSCNT_Bits.TSCOUNT */
#define IFX_ADC_CDSP_DSP_TSCNT_TSCOUNT_LEN (16u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_TSCNT_Bits.TSCOUNT */
#define IFX_ADC_CDSP_DSP_TSCNT_TSCOUNT_MSK (0xffffu)

/** \brief Offset for Ifx_ADC_CDSP_DSP_TSCNT_Bits.TSCOUNT */
#define IFX_ADC_CDSP_DSP_TSCNT_TSCOUNT_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_DSP_SRTRCFG_Bits.SRTRS */
#define IFX_ADC_CDSP_DSP_SRTRCFG_SRTRS_LEN (6u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_SRTRCFG_Bits.SRTRS */
#define IFX_ADC_CDSP_DSP_SRTRCFG_SRTRS_MSK (0x3fu)

/** \brief Offset for Ifx_ADC_CDSP_DSP_SRTRCFG_Bits.SRTRS */
#define IFX_ADC_CDSP_DSP_SRTRCFG_SRTRS_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_DSP_SRTRCFG_Bits.SRTRDLY */
#define IFX_ADC_CDSP_DSP_SRTRCFG_SRTRDLY_LEN (16u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_SRTRCFG_Bits.SRTRDLY */
#define IFX_ADC_CDSP_DSP_SRTRCFG_SRTRDLY_MSK (0xffffu)

/** \brief Offset for Ifx_ADC_CDSP_DSP_SRTRCFG_Bits.SRTRDLY */
#define IFX_ADC_CDSP_DSP_SRTRCFG_SRTRDLY_OFF (16u)

/** \brief Length for Ifx_ADC_CDSP_DSP_SRCFG_Bits.SR0E */
#define IFX_ADC_CDSP_DSP_SRCFG_SR0E_LEN (2u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_SRCFG_Bits.SR0E */
#define IFX_ADC_CDSP_DSP_SRCFG_SR0E_MSK (0x3u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_SRCFG_Bits.SR0E */
#define IFX_ADC_CDSP_DSP_SRCFG_SR0E_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_DSP_SRCFG_Bits.SR1E */
#define IFX_ADC_CDSP_DSP_SRCFG_SR1E_LEN (2u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_SRCFG_Bits.SR1E */
#define IFX_ADC_CDSP_DSP_SRCFG_SR1E_MSK (0x3u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_SRCFG_Bits.SR1E */
#define IFX_ADC_CDSP_DSP_SRCFG_SR1E_OFF (4u)

/** \brief Length for Ifx_ADC_CDSP_DSP_SRCFG_Bits.SR2E */
#define IFX_ADC_CDSP_DSP_SRCFG_SR2E_LEN (1u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_SRCFG_Bits.SR2E */
#define IFX_ADC_CDSP_DSP_SRCFG_SR2E_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_SRCFG_Bits.SR2E */
#define IFX_ADC_CDSP_DSP_SRCFG_SR2E_OFF (10u)

/** \brief Length for Ifx_ADC_CDSP_DSP_SWCFG_Bits.WC */
#define IFX_ADC_CDSP_DSP_SWCFG_WC_LEN (1u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_SWCFG_Bits.WC */
#define IFX_ADC_CDSP_DSP_SWCFG_WC_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_SWCFG_Bits.WC */
#define IFX_ADC_CDSP_DSP_SWCFG_WC_OFF (3u)

/** \brief Length for Ifx_ADC_CDSP_DSP_SWCFG_Bits.SWMODE */
#define IFX_ADC_CDSP_DSP_SWCFG_SWMODE_LEN (2u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_SWCFG_Bits.SWMODE */
#define IFX_ADC_CDSP_DSP_SWCFG_SWMODE_MSK (0x3u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_SWCFG_Bits.SWMODE */
#define IFX_ADC_CDSP_DSP_SWCFG_SWMODE_OFF (30u)

/** \brief Length for Ifx_ADC_CDSP_DSP_INTIVAL_Bits.IVAL */
#define IFX_ADC_CDSP_DSP_INTIVAL_IVAL_LEN (23u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_INTIVAL_Bits.IVAL */
#define IFX_ADC_CDSP_DSP_INTIVAL_IVAL_MSK (0x7fffffu)

/** \brief Offset for Ifx_ADC_CDSP_DSP_INTIVAL_Bits.IVAL */
#define IFX_ADC_CDSP_DSP_INTIVAL_IVAL_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_DSP_INTIVAL_Bits.ICNT */
#define IFX_ADC_CDSP_DSP_INTIVAL_ICNT_LEN (9u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_INTIVAL_Bits.ICNT */
#define IFX_ADC_CDSP_DSP_INTIVAL_ICNT_MSK (0x1ffu)

/** \brief Offset for Ifx_ADC_CDSP_DSP_INTIVAL_Bits.ICNT */
#define IFX_ADC_CDSP_DSP_INTIVAL_ICNT_OFF (23u)

/** \brief Length for Ifx_ADC_CDSP_DSP_SWTRCFG_Bits.SWTRS */
#define IFX_ADC_CDSP_DSP_SWTRCFG_SWTRS_LEN (6u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_SWTRCFG_Bits.SWTRS */
#define IFX_ADC_CDSP_DSP_SWTRCFG_SWTRS_MSK (0x3fu)

/** \brief Offset for Ifx_ADC_CDSP_DSP_SWTRCFG_Bits.SWTRS */
#define IFX_ADC_CDSP_DSP_SWTRCFG_SWTRS_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_DSP_SWTRCFG_Bits.SWTRM */
#define IFX_ADC_CDSP_DSP_SWTRCFG_SWTRM_LEN (2u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_SWTRCFG_Bits.SWTRM */
#define IFX_ADC_CDSP_DSP_SWTRCFG_SWTRM_MSK (0x3u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_SWTRCFG_Bits.SWTRM */
#define IFX_ADC_CDSP_DSP_SWTRCFG_SWTRM_OFF (8u)

/** \brief Length for Ifx_ADC_CDSP_DSP_SWTRCFG_Bits.SWTRDLY */
#define IFX_ADC_CDSP_DSP_SWTRCFG_SWTRDLY_LEN (16u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_SWTRCFG_Bits.SWTRDLY */
#define IFX_ADC_CDSP_DSP_SWTRCFG_SWTRDLY_MSK (0xffffu)

/** \brief Offset for Ifx_ADC_CDSP_DSP_SWTRCFG_Bits.SWTRDLY */
#define IFX_ADC_CDSP_DSP_SWTRCFG_SWTRDLY_OFF (16u)

/** \brief Length for Ifx_ADC_CDSP_DSP_CHERRCL_Bits.RDEC */
#define IFX_ADC_CDSP_DSP_CHERRCL_RDEC_LEN (1u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_CHERRCL_Bits.RDEC */
#define IFX_ADC_CDSP_DSP_CHERRCL_RDEC_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_CHERRCL_Bits.RDEC */
#define IFX_ADC_CDSP_DSP_CHERRCL_RDEC_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_DSP_CHERRCL_Bits.WREC */
#define IFX_ADC_CDSP_DSP_CHERRCL_WREC_LEN (1u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_CHERRCL_Bits.WREC */
#define IFX_ADC_CDSP_DSP_CHERRCL_WREC_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_CHERRCL_Bits.WREC */
#define IFX_ADC_CDSP_DSP_CHERRCL_WREC_OFF (1u)

/** \brief Length for Ifx_ADC_CDSP_DSP_CHERRCL_Bits.SRTRERC */
#define IFX_ADC_CDSP_DSP_CHERRCL_SRTRERC_LEN (1u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_CHERRCL_Bits.SRTRERC */
#define IFX_ADC_CDSP_DSP_CHERRCL_SRTRERC_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_CHERRCL_Bits.SRTRERC */
#define IFX_ADC_CDSP_DSP_CHERRCL_SRTRERC_OFF (2u)

/** \brief Length for Ifx_ADC_CDSP_DSP_CHERRCL_Bits.TSTRERC */
#define IFX_ADC_CDSP_DSP_CHERRCL_TSTRERC_LEN (1u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_CHERRCL_Bits.TSTRERC */
#define IFX_ADC_CDSP_DSP_CHERRCL_TSTRERC_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_CHERRCL_Bits.TSTRERC */
#define IFX_ADC_CDSP_DSP_CHERRCL_TSTRERC_OFF (4u)

/** \brief Length for Ifx_ADC_CDSP_DSP_CHERRCL_Bits.SWTRERC */
#define IFX_ADC_CDSP_DSP_CHERRCL_SWTRERC_LEN (1u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_CHERRCL_Bits.SWTRERC */
#define IFX_ADC_CDSP_DSP_CHERRCL_SWTRERC_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_CHERRCL_Bits.SWTRERC */
#define IFX_ADC_CDSP_DSP_CHERRCL_SWTRERC_OFF (5u)

/** \brief Length for Ifx_ADC_CDSP_DSP_CHERRCL_Bits.BNDTRERC */
#define IFX_ADC_CDSP_DSP_CHERRCL_BNDTRERC_LEN (1u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_CHERRCL_Bits.BNDTRERC */
#define IFX_ADC_CDSP_DSP_CHERRCL_BNDTRERC_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_CHERRCL_Bits.BNDTRERC */
#define IFX_ADC_CDSP_DSP_CHERRCL_BNDTRERC_OFF (6u)

/** \brief Length for Ifx_ADC_CDSP_DSP_DSPST_Bits.FILL */
#define IFX_ADC_CDSP_DSP_DSPST_FILL_LEN (3u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_DSPST_Bits.FILL */
#define IFX_ADC_CDSP_DSP_DSPST_FILL_MSK (0x7u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_DSPST_Bits.FILL */
#define IFX_ADC_CDSP_DSP_DSPST_FILL_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_DSP_DSPST_Bits.RDERR */
#define IFX_ADC_CDSP_DSP_DSPST_RDERR_LEN (1u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_DSPST_Bits.RDERR */
#define IFX_ADC_CDSP_DSP_DSPST_RDERR_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_DSPST_Bits.RDERR */
#define IFX_ADC_CDSP_DSP_DSPST_RDERR_OFF (23u)

/** \brief Length for Ifx_ADC_CDSP_DSP_DSPST_Bits.WRERR */
#define IFX_ADC_CDSP_DSP_DSPST_WRERR_LEN (1u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_DSPST_Bits.WRERR */
#define IFX_ADC_CDSP_DSP_DSPST_WRERR_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_DSPST_Bits.WRERR */
#define IFX_ADC_CDSP_DSP_DSPST_WRERR_OFF (24u)

/** \brief Length for Ifx_ADC_CDSP_DSP_DSPST_Bits.SWTRER */
#define IFX_ADC_CDSP_DSP_DSPST_SWTRER_LEN (1u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_DSPST_Bits.SWTRER */
#define IFX_ADC_CDSP_DSP_DSPST_SWTRER_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_DSPST_Bits.SWTRER */
#define IFX_ADC_CDSP_DSP_DSPST_SWTRER_OFF (25u)

/** \brief Length for Ifx_ADC_CDSP_DSP_DSPST_Bits.TSTRER */
#define IFX_ADC_CDSP_DSP_DSPST_TSTRER_LEN (1u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_DSPST_Bits.TSTRER */
#define IFX_ADC_CDSP_DSP_DSPST_TSTRER_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_DSPST_Bits.TSTRER */
#define IFX_ADC_CDSP_DSP_DSPST_TSTRER_OFF (26u)

/** \brief Length for Ifx_ADC_CDSP_DSP_DSPST_Bits.SRTRER */
#define IFX_ADC_CDSP_DSP_DSPST_SRTRER_LEN (1u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_DSPST_Bits.SRTRER */
#define IFX_ADC_CDSP_DSP_DSPST_SRTRER_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_DSPST_Bits.SRTRER */
#define IFX_ADC_CDSP_DSP_DSPST_SRTRER_OFF (28u)

/** \brief Length for Ifx_ADC_CDSP_DSP_DSPST_Bits.BNDTRER */
#define IFX_ADC_CDSP_DSP_DSPST_BNDTRER_LEN (1u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_DSPST_Bits.BNDTRER */
#define IFX_ADC_CDSP_DSP_DSPST_BNDTRER_MSK (0x1u)

/** \brief Offset for Ifx_ADC_CDSP_DSP_DSPST_Bits.BNDTRER */
#define IFX_ADC_CDSP_DSP_DSPST_BNDTRER_OFF (29u)

/** \brief Length for Ifx_ADC_CDSP_DSP_INPUTMON_Bits.MONDATA */
#define IFX_ADC_CDSP_DSP_INPUTMON_MONDATA_LEN (32u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_INPUTMON_Bits.MONDATA */
#define IFX_ADC_CDSP_DSP_INPUTMON_MONDATA_MSK (0xffffffffu)

/** \brief Offset for Ifx_ADC_CDSP_DSP_INPUTMON_Bits.MONDATA */
#define IFX_ADC_CDSP_DSP_INPUTMON_MONDATA_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_DSP_RES_Bits.CRESULTLO */
#define IFX_ADC_CDSP_DSP_RES_CRESULTLO_LEN (16u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_RES_Bits.CRESULTLO */
#define IFX_ADC_CDSP_DSP_RES_CRESULTLO_MSK (0xffffu)

/** \brief Offset for Ifx_ADC_CDSP_DSP_RES_Bits.CRESULTLO */
#define IFX_ADC_CDSP_DSP_RES_CRESULTLO_OFF (0u)

/** \brief Length for Ifx_ADC_CDSP_DSP_RES_Bits.CRESULTHI */
#define IFX_ADC_CDSP_DSP_RES_CRESULTHI_LEN (16u)

/** \brief Mask for Ifx_ADC_CDSP_DSP_RES_Bits.CRESULTHI */
#define IFX_ADC_CDSP_DSP_RES_CRESULTHI_MSK (0xffffu)

/** \brief Offset for Ifx_ADC_CDSP_DSP_RES_Bits.CRESULTHI */
#define IFX_ADC_CDSP_DSP_RES_CRESULTHI_OFF (16u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXADC_BF_H */
