
*** Running vivado
    with args -log placuta.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source placuta.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source placuta.tcl -notrace
Command: synth_design -top placuta -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13048 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 282.676 ; gain = 72.801
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'placuta' [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/placuta.vhd:26]
INFO: [Synth 8-638] synthesizing module 'separator' [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/separator.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'separator' (1#1) [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/separator.vhd:16]
INFO: [Synth 8-638] synthesizing module 'mpg' [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/mpg.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'mpg' (2#1) [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/mpg.vhd:44]
INFO: [Synth 8-638] synthesizing module 'senzorTemperatura' [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/senzorTemperatura.vhd:25]
	Parameter fregvClock bound to: 100 - type: integer 
	Parameter fregvClock bound to: 100 - type: integer 
	Parameter aSlaveUnblock bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'TWICtl' declared at 'F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/TWICtl.vhd:18' bound to instance 'ctlCtl' of component 'TWICtl' [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/senzorTemperatura.vhd:105]
INFO: [Synth 8-638] synthesizing module 'TWICtl' [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/TWICtl.vhd:40]
	Parameter fregvClock bound to: 100 - type: integer 
	Parameter aSlaveUnblock bound to: 1 - type: bool 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "gray" *) [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/TWICtl.vhd:50]
INFO: [Synth 8-226] default block is never used [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/TWICtl.vhd:236]
INFO: [Synth 8-226] default block is never used [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/TWICtl.vhd:253]
INFO: [Synth 8-226] default block is never used [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/TWICtl.vhd:269]
INFO: [Synth 8-226] default block is never used [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/TWICtl.vhd:283]
INFO: [Synth 8-226] default block is never used [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/TWICtl.vhd:297]
INFO: [Synth 8-226] default block is never used [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/TWICtl.vhd:312]
WARNING: [Synth 8-614] signal 'timeOutCnt' is read in the process but is not in the sensitivity list [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/TWICtl.vhd:360]
WARNING: [Synth 8-3848] Net errTp in module/entity TWICtl does not have driver. [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/TWICtl.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'TWICtl' (3#1) [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/TWICtl.vhd:40]
INFO: [Synth 8-226] default block is never used [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/senzorTemperatura.vhd:255]
WARNING: [Synth 8-614] signal 'iniA' is read in the process but is not in the sensitivity list [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/senzorTemperatura.vhd:251]
INFO: [Synth 8-256] done synthesizing module 'senzorTemperatura' (4#1) [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/senzorTemperatura.vhd:25]
INFO: [Synth 8-638] synthesizing module 'displ7seg' [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/displ7seg.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'displ7seg' (5#1) [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/displ7seg.vhd:15]
INFO: [Synth 8-638] synthesizing module 'uartRx' [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/uartRx.vhd:20]
	Parameter clkPerBit bound to: 10416 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uartRx' (6#1) [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/uartRx.vhd:20]
INFO: [Synth 8-638] synthesizing module 'uartTx' [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/uartTx.vhd:23]
	Parameter clkPerBit bound to: 10416 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uartTx' (7#1) [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/uartTx.vhd:23]
INFO: [Synth 8-638] synthesizing module 'UCC' [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/ucc.vhd:23]
WARNING: [Synth 8-614] signal 'buttonStart' is read in the process but is not in the sensitivity list [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/ucc.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'UCC' (8#1) [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/ucc.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'placuta' (9#1) [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/placuta.vhd:26]
WARNING: [Synth 8-3331] design TWICtl has unconnected port errTp
WARNING: [Synth 8-3331] design placuta has unconnected port led[14]
WARNING: [Synth 8-3331] design placuta has unconnected port led[13]
WARNING: [Synth 8-3331] design placuta has unconnected port led[12]
WARNING: [Synth 8-3331] design placuta has unconnected port led[11]
WARNING: [Synth 8-3331] design placuta has unconnected port led[10]
WARNING: [Synth 8-3331] design placuta has unconnected port led[9]
WARNING: [Synth 8-3331] design placuta has unconnected port led[8]
WARNING: [Synth 8-3331] design placuta has unconnected port led[7]
WARNING: [Synth 8-3331] design placuta has unconnected port led[6]
WARNING: [Synth 8-3331] design placuta has unconnected port led[5]
WARNING: [Synth 8-3331] design placuta has unconnected port led[4]
WARNING: [Synth 8-3331] design placuta has unconnected port led[3]
WARNING: [Synth 8-3331] design placuta has unconnected port led[2]
WARNING: [Synth 8-3331] design placuta has unconnected port btn[4]
WARNING: [Synth 8-3331] design placuta has unconnected port btn[3]
WARNING: [Synth 8-3331] design placuta has unconnected port btn[2]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[15]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[14]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[13]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[12]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[11]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[10]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[9]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[8]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[7]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[6]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[5]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[4]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[3]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[2]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[1]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[0]
WARNING: [Synth 8-3331] design placuta has unconnected port TMP_INT
WARNING: [Synth 8-3331] design placuta has unconnected port TMP_CT
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 321.152 ; gain = 111.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 321.152 ; gain = 111.277
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/constrs_1/imports/Configuratie/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/constrs_1/imports/Configuratie/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/constrs_1/imports/Configuratie/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/placuta_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/placuta_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 637.496 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 637.496 ; gain = 427.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 637.496 ; gain = 427.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 637.496 ; gain = 427.621
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'sclSync_reg' and it is trimmed from '3' to '2' bits. [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/TWICtl.vhd:75]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TWICtl'
INFO: [Synth 8-5546] ROM "busState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stareSub" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "myState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "latchAddr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stareSub" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "myState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "myState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "myState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "myState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "myState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "myState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "myState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "myState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "myState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EROAREOo" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "retryCntEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "retryCnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "myState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "myState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TempSensInitMap" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'smMainR_reg' in module 'uartRx'
INFO: [Synth 8-5544] ROM "smMainR" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "smMainR" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "smMainR" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'smMainR_reg' in module 'uartTx'
INFO: [Synth 8-5544] ROM "txActivatOut" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txSerialOut" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "smMainR" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "smMainR" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "smMainR" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'curentS_reg' in module 'UCC'
INFO: [Synth 8-5544] ROM "urmatoareaS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "urmatoareaS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                 startss |                             0001 |                             0001
                 writess |                             0010 |                             0011
                  stsack |                             0111 |                             0110
                  readss |                             0110 |                             0010
             stmnackstop |                             0100 |                             1000
            mnackstartss |                             0101 |                             1001
                macksttt |                             1111 |                             0111
                    stop |                             0011 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'gray' in module 'TWICtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
             startbitrxs |                              001 |                              001
             databitsrxs |                              010 |                              010
                 rxstopb |                              011 |                              011
                 cleanup |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'smMainR_reg' using encoding 'sequential' in module 'uartRx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              txstartbit |                              001 |                              001
               txdatabit |                              010 |                              010
               stopbittx |                              011 |                              011
                 cleanup |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'smMainR_reg' using encoding 'sequential' in module 'uartTx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 inceput |                              000 |                              000
                 incdata |                              001 |                              001
                    oct1 |                              010 |                              010
                  trans1 |                              011 |                              011
                    oct2 |                              100 |                              100
                  trans2 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curentS_reg' using encoding 'sequential' in module 'UCC'
WARNING: [Synth 8-327] inferring latch for variable 'dateleDeIesire_reg' [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/ucc.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'oc1_reg' [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/ucc.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'oc2_reg' [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/ucc.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 637.496 ; gain = 427.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 24    
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 2     
	   5 Input     14 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   8 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   9 Input      4 Bit        Muxes := 1     
	  27 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   4 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module separator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 23    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 15    
Module mpg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module TWICtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	  27 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 45    
	   4 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
Module senzorTemperatura 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module displ7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
Module uartRx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module uartTx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
Module UCC 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ssd/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "senzor/ctlCtl/stareSub" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "senzor/retryCntEn" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP dateN0, operation Mode is: A2*(B:0x271).
DSP Report: register A is absorbed into DSP dateN0.
DSP Report: operator dateN0 is absorbed into DSP dateN0.
WARNING: [Synth 8-3331] design placuta has unconnected port led[14]
WARNING: [Synth 8-3331] design placuta has unconnected port led[13]
WARNING: [Synth 8-3331] design placuta has unconnected port led[12]
WARNING: [Synth 8-3331] design placuta has unconnected port led[11]
WARNING: [Synth 8-3331] design placuta has unconnected port led[10]
WARNING: [Synth 8-3331] design placuta has unconnected port led[9]
WARNING: [Synth 8-3331] design placuta has unconnected port led[8]
WARNING: [Synth 8-3331] design placuta has unconnected port led[7]
WARNING: [Synth 8-3331] design placuta has unconnected port led[6]
WARNING: [Synth 8-3331] design placuta has unconnected port led[5]
WARNING: [Synth 8-3331] design placuta has unconnected port led[4]
WARNING: [Synth 8-3331] design placuta has unconnected port led[3]
WARNING: [Synth 8-3331] design placuta has unconnected port led[2]
WARNING: [Synth 8-3331] design placuta has unconnected port btn[4]
WARNING: [Synth 8-3331] design placuta has unconnected port btn[3]
WARNING: [Synth 8-3331] design placuta has unconnected port btn[2]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[15]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[14]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[13]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[12]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[11]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[10]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[9]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[8]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[7]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[6]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[5]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[4]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[3]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[2]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[1]
WARNING: [Synth 8-3331] design placuta has unconnected port sw[0]
WARNING: [Synth 8-3331] design placuta has unconnected port TMP_INT
WARNING: [Synth 8-3331] design placuta has unconnected port TMP_CT
INFO: [Synth 8-3886] merging instance 'senzor/ctlCtl/adresaCurenta_reg[6]' (FDE) to 'senzor/ctlCtl/adresaCurenta_reg[3]'
INFO: [Synth 8-3886] merging instance 'senzor/ctlCtl/adresaCurenta_reg[7]' (FDE) to 'senzor/ctlCtl/adresaCurenta_reg[1]'
INFO: [Synth 8-3886] merging instance 'senzor/ctlCtl/adresaCurenta_reg[1]' (FDE) to 'senzor/ctlCtl/adresaCurenta_reg[2]'
INFO: [Synth 8-3886] merging instance 'senzor/ctlCtl/adresaCurenta_reg[2]' (FDE) to 'senzor/ctlCtl/adresaCurenta_reg[4]'
INFO: [Synth 8-3886] merging instance 'senzor/ctlCtl/adresaCurenta_reg[3]' (FDE) to 'senzor/ctlCtl/adresaCurenta_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\senzor/ctlCtl/adresaCurenta_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\senzor/ctlCtl/adresaCurenta_reg[5] )
INFO: [Synth 8-3886] merging instance 'unitate_cc/oc1_reg[7]' (LD) to 'unitate_cc/oc1_reg[6]'
INFO: [Synth 8-3886] merging instance 'unitate_cc/oc1_reg[6]' (LD) to 'unitate_cc/oc1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unitate_cc/oc1_reg[5] )
WARNING: [Synth 8-3332] Sequential element (unitate_cc/oc1_reg[5]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (buton_start/count_int1_reg[16]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (buton_start/count_int1_reg[17]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (buton_start/count_int1_reg[18]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (buton_start/count_int1_reg[19]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (buton_start/count_int1_reg[20]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (buton_start/count_int1_reg[21]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (buton_start/count_int1_reg[22]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (buton_start/count_int1_reg[23]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (buton_start/count_int1_reg[24]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (buton_start/count_int1_reg[25]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (buton_start/count_int1_reg[26]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (buton_start/count_int1_reg[27]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (buton_start/count_int1_reg[28]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (buton_start/count_int1_reg[29]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (buton_start/count_int1_reg[30]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (buton_start/count_int1_reg[31]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (senzor/ctlCtl/adresaCurenta_reg[5]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (senzor/ctlCtl/adresaCurenta_reg[4]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (senzor/tempReg_reg[14]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (senzor/tempReg_reg[13]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (senzor/tempReg_reg[12]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (senzor/tempReg_reg[11]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (senzor/tempReg_reg[10]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (senzor/tempReg_reg[9]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (senzor/tempReg_reg[8]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (senzor/tempReg_reg[7]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (senzor/tempReg_reg[6]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (senzor/tempReg_reg[5]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (senzor/tempReg_reg[4]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (senzor/tempReg_reg[3]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (senzor/tempReg_reg[2]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (senzor/tempReg_reg[1]) is unused and will be removed from module placuta.
WARNING: [Synth 8-3332] Sequential element (senzor/tempReg_reg[0]) is unused and will be removed from module placuta.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 637.496 ; gain = 427.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|placuta     | A2*(B:0x271) | 13     | 10     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 681.000 ; gain = 471.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 693.598 ; gain = 483.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 720.234 ; gain = 510.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 720.234 ; gain = 510.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 720.234 ; gain = 510.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 720.234 ; gain = 510.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 720.234 ; gain = 510.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 720.234 ; gain = 510.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 720.234 ; gain = 510.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    55|
|3     |DSP48E1 |     1|
|4     |LUT1    |   107|
|5     |LUT2    |    75|
|6     |LUT3    |    99|
|7     |LUT4    |   105|
|8     |LUT5    |    64|
|9     |LUT6    |   148|
|10    |MUXF7   |     1|
|11    |FDCE    |     3|
|12    |FDRE    |   173|
|13    |FDSE    |    26|
|14    |LD      |    21|
|15    |IBUF    |     4|
|16    |IOBUF   |     2|
|17    |OBUF    |    20|
|18    |OBUFT   |    13|
+------+--------+------+

Report Instance Areas: 
+------+--------------+------------------+------+
|      |Instance      |Module            |Cells |
+------+--------------+------------------+------+
|1     |top           |                  |   918|
|2     |  bl_rx       |uartRx            |    89|
|3     |  bl_tx       |uartTx            |    83|
|4     |  buton_reset |mpg               |     4|
|5     |  buton_start |mpg_0             |    43|
|6     |  senzor      |senzorTemperatura |   290|
|7     |    ctlCtl    |TWICtl            |   215|
|8     |  ssd         |displ7seg         |    88|
|9     |  unitate_cc  |UCC               |    73|
+------+--------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 720.234 ; gain = 510.359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 72 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 720.234 ; gain = 194.016
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 720.234 ; gain = 510.359
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 21 instances

INFO: [Common 17-83] Releasing license: Synthesis
99 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 720.234 ; gain = 510.359
INFO: [Common 17-1381] The checkpoint 'F:/myAn3/ssc/PROIECT/project_1/project_1.runs/synth_1/placuta.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 720.234 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 04:50:12 2022...
