v 20130925 2
C 44300 46500 1 0 0 EMBEDDED7474-2.sym
[
P 44300 47900 44600 47900 1 0 0
{
T 44500 47950 5 8 1 1 0 6 1
pinnumber=12
T 44500 47850 5 8 0 1 0 8 1
pinseq=1
T 44650 47900 9 8 1 1 0 0 1
pinlabel=D
T 44650 47900 5 8 0 1 0 2 1
pintype=in
}
P 46300 47900 46000 47900 1 0 0
{
T 46100 47950 5 8 1 1 0 0 1
pinnumber=9
T 46100 47850 5 8 0 1 0 2 1
pinseq=2
T 45950 47900 9 8 1 1 0 6 1
pinlabel=Q
T 45950 47900 5 8 0 1 0 8 1
pintype=out
}
P 44300 47500 44500 47500 1 0 0
{
T 44500 47550 5 8 1 1 0 6 1
pinnumber=13
T 44500 47450 5 8 0 1 0 8 1
pinseq=3
T 44650 47500 9 8 1 1 0 0 1
pinlabel=\_CLR\_
T 44650 47500 5 8 0 1 0 2 1
pintype=in
}
V 44550 47500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 46300 47500 46100 47500 1 0 0
{
T 46100 47550 5 8 1 1 0 0 1
pinnumber=8
T 46100 47450 5 8 0 1 0 2 1
pinseq=4
T 45950 47500 9 8 1 1 0 6 1
pinlabel=\_Q\_
T 45950 47500 5 8 0 1 0 8 1
pintype=out
}
P 44300 47100 44500 47100 1 0 0
{
T 44500 47150 5 8 1 1 0 6 1
pinnumber=10
T 44500 47050 5 8 0 1 0 8 1
pinseq=5
T 44650 47100 9 8 1 1 0 0 1
pinlabel=\_PRE\_
T 44650 47100 5 8 0 1 0 2 1
pintype=in
}
V 44550 47100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 44300 46700 44600 46700 1 0 0
{
T 44500 46750 5 8 1 1 0 6 1
pinnumber=11
T 44500 46650 5 8 0 1 0 8 1
pinseq=6
T 44675 46700 9 8 1 1 0 0 1
pinlabel=CLK
T 44675 46700 5 8 0 1 0 2 1
pintype=clk
}
V 46050 47500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 44600 46500 1400 1700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 46400 48300 5 10 0 0 0 0 1
device=7474
T 46400 48100 5 10 0 0 0 0 1
footprint=DIP14
T 46400 47500 5 10 0 0 0 0 1
numslots=2
T 46400 47700 5 10 0 0 0 0 1
slotdef=1:2,5,1,6,4,3
T 46400 47900 5 10 0 0 0 0 1
slotdef=2:12,9,13,8,10,11
T 46000 48300 8 10 0 1 0 6 1
refdes=U?
T 46400 48500 5 10 0 0 0 0 1
description=2 D-flip-flops with preset and clear
T 46400 48700 5 10 0 0 0 0 1
net=Vcc:14
T 46400 48900 5 10 0 0 0 0 1
net=GND:7
T 44600 48240 9 10 1 0 0 0 1
7474
L 44600 46750 44675 46700 3 0 0 0 -1 -1
L 44675 46700 44600 46650 3 0 0 0 -1 -1
T 46400 47300 5 10 0 0 0 0 1
slot=1
T 46400 49100 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc74.pdf
]
{
T 46400 48100 5 10 0 0 0 0 1
footprint=DIP14
T 46000 46300 5 10 1 1 0 6 1
refdes=U1
T 44300 46500 5 10 0 0 0 0 1
slot=2
}
C 46500 47700 1 0 0 EMBEDDED7474-2.sym
[
P 46500 49100 46800 49100 1 0 0
{
T 46700 49150 5 8 1 1 0 6 1
pinnumber=2
T 46700 49050 5 8 0 1 0 8 1
pinseq=1
T 46850 49100 9 8 1 1 0 0 1
pinlabel=D
T 46850 49100 5 8 0 1 0 2 1
pintype=in
}
P 48500 49100 48200 49100 1 0 0
{
T 48300 49150 5 8 1 1 0 0 1
pinnumber=5
T 48300 49050 5 8 0 1 0 2 1
pinseq=2
T 48150 49100 9 8 1 1 0 6 1
pinlabel=Q
T 48150 49100 5 8 0 1 0 8 1
pintype=out
}
P 46500 48700 46700 48700 1 0 0
{
T 46700 48750 5 8 1 1 0 6 1
pinnumber=1
T 46700 48650 5 8 0 1 0 8 1
pinseq=3
T 46850 48700 9 8 1 1 0 0 1
pinlabel=\_CLR\_
T 46850 48700 5 8 0 1 0 2 1
pintype=in
}
V 46750 48700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 48500 48700 48300 48700 1 0 0
{
T 48300 48750 5 8 1 1 0 0 1
pinnumber=6
T 48300 48650 5 8 0 1 0 2 1
pinseq=4
T 48150 48700 9 8 1 1 0 6 1
pinlabel=\_Q\_
T 48150 48700 5 8 0 1 0 8 1
pintype=out
}
P 46500 48300 46700 48300 1 0 0
{
T 46700 48350 5 8 1 1 0 6 1
pinnumber=4
T 46700 48250 5 8 0 1 0 8 1
pinseq=5
T 46850 48300 9 8 1 1 0 0 1
pinlabel=\_PRE\_
T 46850 48300 5 8 0 1 0 2 1
pintype=in
}
V 46750 48300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 46500 47900 46800 47900 1 0 0
{
T 46700 47950 5 8 1 1 0 6 1
pinnumber=3
T 46700 47850 5 8 0 1 0 8 1
pinseq=6
T 46875 47900 9 8 1 1 0 0 1
pinlabel=CLK
T 46875 47900 5 8 0 1 0 2 1
pintype=clk
}
V 48250 48700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 46800 47700 1400 1700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 48600 49500 5 10 0 0 0 0 1
device=7474
T 48600 49300 5 10 0 0 0 0 1
footprint=DIP14
T 48600 48700 5 10 0 0 0 0 1
numslots=2
T 48600 48900 5 10 0 0 0 0 1
slotdef=1:2,5,1,6,4,3
T 48600 49100 5 10 0 0 0 0 1
slotdef=2:12,9,13,8,10,11
T 48200 49500 8 10 0 1 0 6 1
refdes=U?
T 48600 49700 5 10 0 0 0 0 1
description=2 D-flip-flops with preset and clear
T 48600 49900 5 10 0 0 0 0 1
net=Vcc:14
T 48600 50100 5 10 0 0 0 0 1
net=GND:7
T 46800 49440 9 10 1 0 0 0 1
7474
L 46800 47950 46875 47900 3 0 0 0 -1 -1
L 46875 47900 46800 47850 3 0 0 0 -1 -1
T 48600 48500 5 10 0 0 0 0 1
slot=1
T 48600 50300 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc74.pdf
]
{
T 48600 49300 5 10 0 0 0 0 1
footprint=DIP14
T 48200 47500 5 10 1 1 0 6 1
refdes=U1
}
N 39500 49100 46500 49100 4
N 48600 48700 48600 46200 4
N 39500 45100 46400 45100 4
N 39500 45100 39500 46300 4
N 39500 46300 39600 46300 4
N 39600 46700 39500 46700 4
N 39500 46700 39500 49100 4
N 40900 46500 41100 46500 4
C 42800 46600 1 0 0 resistor-2.sym
{
T 43000 46900 5 10 1 1 0 0 1
refdes=R1
T 42900 46400 5 10 1 1 0 0 1
value=10k
T 42800 46600 5 10 0 0 0 0 1
footprint=R025
}
N 42400 46700 42800 46700 4
C 44200 45600 1 90 0 capacitor-1.sym
{
T 43700 45800 5 10 1 1 90 0 1
refdes=C1
T 43300 45800 5 10 0 0 90 0 1
symversion=0.1
T 44200 45700 5 10 1 1 90 0 1
value=1n
T 44200 45600 5 10 0 0 0 0 1
footprint=AXIAL_LAY 150
}
N 43700 46700 44300 46700 4
N 44000 46700 44000 46500 4
C 43900 45200 1 0 0 net-gnd-1.sym
N 44000 45600 44000 45500 4
N 44200 47100 44300 47100 4
N 44200 47900 44300 47900 4
N 41000 41500 41000 48300 4
N 41000 46900 41100 46900 4
N 46300 47900 46500 47900 4
N 48500 48700 48600 48700 4
C 44300 41100 1 0 0 EMBEDDED7474-2.sym
[
P 44300 42500 44600 42500 1 0 0
{
T 44500 42550 5 8 1 1 0 6 1
pinnumber=2
T 44500 42450 5 8 0 1 0 8 1
pinseq=1
T 44650 42500 9 8 1 1 0 0 1
pinlabel=D
T 44650 42500 5 8 0 1 0 2 1
pintype=in
}
P 46300 42500 46000 42500 1 0 0
{
T 46100 42550 5 8 1 1 0 0 1
pinnumber=5
T 46100 42450 5 8 0 1 0 2 1
pinseq=2
T 45950 42500 9 8 1 1 0 6 1
pinlabel=Q
T 45950 42500 5 8 0 1 0 8 1
pintype=out
}
P 44300 42100 44500 42100 1 0 0
{
T 44500 42150 5 8 1 1 0 6 1
pinnumber=1
T 44500 42050 5 8 0 1 0 8 1
pinseq=3
T 44650 42100 9 8 1 1 0 0 1
pinlabel=\_CLR\_
T 44650 42100 5 8 0 1 0 2 1
pintype=in
}
V 44550 42100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 46300 42100 46100 42100 1 0 0
{
T 46100 42150 5 8 1 1 0 0 1
pinnumber=6
T 46100 42050 5 8 0 1 0 2 1
pinseq=4
T 45950 42100 9 8 1 1 0 6 1
pinlabel=\_Q\_
T 45950 42100 5 8 0 1 0 8 1
pintype=out
}
P 44300 41700 44500 41700 1 0 0
{
T 44500 41750 5 8 1 1 0 6 1
pinnumber=4
T 44500 41650 5 8 0 1 0 8 1
pinseq=5
T 44650 41700 9 8 1 1 0 0 1
pinlabel=\_PRE\_
T 44650 41700 5 8 0 1 0 2 1
pintype=in
}
V 44550 41700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 44300 41300 44600 41300 1 0 0
{
T 44500 41350 5 8 1 1 0 6 1
pinnumber=3
T 44500 41250 5 8 0 1 0 8 1
pinseq=6
T 44675 41300 9 8 1 1 0 0 1
pinlabel=CLK
T 44675 41300 5 8 0 1 0 2 1
pintype=clk
}
V 46050 42100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 44600 41100 1400 1700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 46400 42900 5 10 0 0 0 0 1
device=7474
T 46400 42700 5 10 0 0 0 0 1
footprint=DIP14
T 46400 42100 5 10 0 0 0 0 1
numslots=2
T 46400 42300 5 10 0 0 0 0 1
slotdef=1:2,5,1,6,4,3
T 46400 42500 5 10 0 0 0 0 1
slotdef=2:12,9,13,8,10,11
T 46000 42900 8 10 0 1 0 6 1
refdes=U?
T 46400 43100 5 10 0 0 0 0 1
description=2 D-flip-flops with preset and clear
T 46400 43300 5 10 0 0 0 0 1
net=Vcc:14
T 46400 43500 5 10 0 0 0 0 1
net=GND:7
T 44600 42840 9 10 1 0 0 0 1
7474
L 44600 41350 44675 41300 3 0 0 0 -1 -1
L 44675 41300 44600 41250 3 0 0 0 -1 -1
T 46400 41900 5 10 0 0 0 0 1
slot=1
T 46400 43700 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc74.pdf
]
{
T 46400 42700 5 10 0 0 0 0 1
footprint=DIP14
T 46000 40900 5 10 1 1 0 6 1
refdes=U2
T 44300 41100 5 10 0 0 0 0 1
slot=1
}
C 46500 42300 1 0 0 EMBEDDED7474-2.sym
[
P 46500 43700 46800 43700 1 0 0
{
T 46700 43750 5 8 1 1 0 6 1
pinnumber=12
T 46700 43650 5 8 0 1 0 8 1
pinseq=1
T 46850 43700 9 8 1 1 0 0 1
pinlabel=D
T 46850 43700 5 8 0 1 0 2 1
pintype=in
}
P 48500 43700 48200 43700 1 0 0
{
T 48300 43750 5 8 1 1 0 0 1
pinnumber=9
T 48300 43650 5 8 0 1 0 2 1
pinseq=2
T 48150 43700 9 8 1 1 0 6 1
pinlabel=Q
T 48150 43700 5 8 0 1 0 8 1
pintype=out
}
P 46500 43300 46700 43300 1 0 0
{
T 46700 43350 5 8 1 1 0 6 1
pinnumber=13
T 46700 43250 5 8 0 1 0 8 1
pinseq=3
T 46850 43300 9 8 1 1 0 0 1
pinlabel=\_CLR\_
T 46850 43300 5 8 0 1 0 2 1
pintype=in
}
V 46750 43300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 48500 43300 48300 43300 1 0 0
{
T 48300 43350 5 8 1 1 0 0 1
pinnumber=8
T 48300 43250 5 8 0 1 0 2 1
pinseq=4
T 48150 43300 9 8 1 1 0 6 1
pinlabel=\_Q\_
T 48150 43300 5 8 0 1 0 8 1
pintype=out
}
P 46500 42900 46700 42900 1 0 0
{
T 46700 42950 5 8 1 1 0 6 1
pinnumber=10
T 46700 42850 5 8 0 1 0 8 1
pinseq=5
T 46850 42900 9 8 1 1 0 0 1
pinlabel=\_PRE\_
T 46850 42900 5 8 0 1 0 2 1
pintype=in
}
V 46750 42900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 46500 42500 46800 42500 1 0 0
{
T 46700 42550 5 8 1 1 0 6 1
pinnumber=11
T 46700 42450 5 8 0 1 0 8 1
pinseq=6
T 46875 42500 9 8 1 1 0 0 1
pinlabel=CLK
T 46875 42500 5 8 0 1 0 2 1
pintype=clk
}
V 48250 43300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 46800 42300 1400 1700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 48600 44100 5 10 0 0 0 0 1
device=7474
T 48600 43900 5 10 0 0 0 0 1
footprint=DIP14
T 48600 43300 5 10 0 0 0 0 1
numslots=2
T 48600 43500 5 10 0 0 0 0 1
slotdef=1:2,5,1,6,4,3
T 48600 43700 5 10 0 0 0 0 1
slotdef=2:12,9,13,8,10,11
T 48200 44100 8 10 0 1 0 6 1
refdes=U?
T 48600 44300 5 10 0 0 0 0 1
description=2 D-flip-flops with preset and clear
T 48600 44500 5 10 0 0 0 0 1
net=Vcc:14
T 48600 44700 5 10 0 0 0 0 1
net=GND:7
T 46800 44040 9 10 1 0 0 0 1
7474
L 46800 42550 46875 42500 3 0 0 0 -1 -1
L 46875 42500 46800 42450 3 0 0 0 -1 -1
T 48600 43100 5 10 0 0 0 0 1
slot=1
T 48600 44900 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc74.pdf
]
{
T 48600 43900 5 10 0 0 0 0 1
footprint=DIP14
T 48200 42100 5 10 1 1 0 6 1
refdes=U2
T 46500 42300 5 10 0 0 0 0 1
slot=2
}
N 38000 43700 46500 43700 4
N 48600 39700 48600 44300 4
N 39500 39700 48600 39700 4
N 39500 39700 39500 40900 4
N 39500 40900 39600 40900 4
N 39600 41300 39500 41300 4
N 39500 41300 39500 43700 4
N 40900 41100 41100 41100 4
C 42800 41200 1 0 0 resistor-2.sym
{
T 43000 41500 5 10 1 1 0 0 1
refdes=R3
T 42900 41000 5 10 1 1 0 0 1
value=10k
T 42800 41200 5 10 0 0 0 0 1
footprint=R025
}
N 42400 41300 42800 41300 4
C 44200 40200 1 90 0 capacitor-1.sym
{
T 43700 40400 5 10 1 1 90 0 1
refdes=C2
T 43300 40400 5 10 0 0 90 0 1
symversion=0.1
T 44200 40300 5 10 1 1 90 0 1
value=1n
T 44200 40200 5 10 0 0 0 0 1
footprint=AXIAL_LAY 150
}
N 43700 41300 44300 41300 4
N 44000 41300 44000 41100 4
C 43900 39800 1 0 0 net-gnd-1.sym
N 44000 40200 44000 40100 4
N 44200 41700 44300 41700 4
N 44200 42500 44300 42500 4
N 41000 41500 41100 41500 4
N 46300 42500 46500 42500 4
N 48500 43300 48600 43300 4
N 38000 43300 38000 47100 4
N 46300 42100 46400 42100 4
N 46400 42100 46400 41100 4
N 46400 41100 49500 41100 4
N 46300 47500 46400 47500 4
N 46400 47500 46400 46500 4
N 46400 46500 49500 46500 4
N 41000 44800 47000 44800 4
{
T 49100 44300 5 10 0 1 0 0 1
netname=RESET
}
C 41600 47400 1 0 0 resistor-2.sym
{
T 41800 47700 5 10 1 1 0 0 1
refdes=R2
T 42200 47700 5 10 1 1 0 0 1
value=10k
T 41600 47400 5 10 0 0 0 0 1
footprint=R025
}
N 41500 47500 41600 47500 4
N 42500 47500 42600 47500 4
N 42600 47500 42600 46700 4
C 41600 42000 1 0 0 resistor-2.sym
{
T 41800 42300 5 10 1 1 0 0 1
refdes=R4
T 42200 42300 5 10 1 1 0 0 1
value=10k
T 41600 42000 5 10 0 0 0 0 1
footprint=R025
}
N 41500 42100 41600 42100 4
N 42500 42100 42600 42100 4
N 42600 42100 42600 41300 4
N 46400 43300 46400 42900 4
N 46400 42900 46500 42900 4
N 46400 43300 46500 43300 4
N 46400 48700 46500 48700 4
N 46400 48300 46500 48300 4
N 46400 48700 46400 48300 4
C 37800 43800 1 90 0 resistor-2.sym
{
T 37500 44000 5 10 1 1 90 0 1
refdes=R5
T 37500 44400 5 10 1 1 90 0 1
value=10k
T 37800 43800 5 10 0 0 0 0 1
footprint=R025
}
N 37700 44800 37700 44700 4
N 37500 43300 37700 43300 4
N 37700 41900 37700 43800 4
N 37700 41900 37500 41900 4
C 34700 40500 1 90 0 resistor-2.sym
{
T 34500 40700 5 10 1 1 90 0 1
refdes=R7
T 34500 41100 5 10 1 1 90 0 1
value=47k
T 34700 40500 5 10 0 0 0 0 1
footprint=R025
}
C 34200 47800 1 90 0 resistor-2.sym
{
T 34000 48000 5 10 1 1 90 0 1
refdes=R11
T 34400 48200 5 10 1 1 90 0 1
value=24k
T 34200 47800 5 10 0 0 0 0 1
footprint=R025
}
C 35100 40500 1 90 0 resistor-2.sym
{
T 34900 40700 5 10 1 1 90 0 1
refdes=R8
T 34900 41100 5 10 1 1 90 0 1
value=47k
T 35100 40500 5 10 0 0 0 0 1
footprint=R025
}
N 34600 43500 36100 43500 4
N 36100 43100 36000 43100 4
N 36000 43100 36000 42100 4
N 36000 42100 36100 42100 4
N 34900 42600 36000 42600 4
N 35000 41700 36100 41700 4
C 37800 48000 1 90 0 resistor-2.sym
{
T 37500 48200 5 10 1 1 90 0 1
refdes=R6
T 37500 48600 5 10 1 1 90 0 1
value=10k
T 37800 48000 5 10 0 0 0 0 1
footprint=R025
}
N 37700 49000 37700 48900 4
N 37500 47500 37700 47500 4
N 37700 46100 37700 48000 4
N 37700 46100 37500 46100 4
C 35500 44900 1 90 0 resistor-2.sym
{
T 35300 45100 5 10 1 1 90 0 1
refdes=R9
T 35300 45600 5 10 1 1 90 0 1
value=47k
T 35500 44900 5 10 0 0 0 0 1
footprint=R025
}
C 35000 47800 1 90 0 resistor-2.sym
{
T 34800 48000 5 10 1 1 90 0 1
refdes=R12
T 35200 48200 5 10 1 1 90 0 1
value=24k
T 35000 47800 5 10 0 0 0 0 1
footprint=R025
}
C 35900 44900 1 90 0 resistor-2.sym
{
T 35700 45100 5 10 1 1 90 0 1
refdes=R10
T 35700 45600 5 10 1 1 90 0 1
value=47k
T 35900 44900 5 10 0 0 0 0 1
footprint=R025
}
N 35400 47700 36100 47700 4
N 36100 47300 36000 47300 4
N 36000 47300 36000 46300 4
N 36000 46300 36100 46300 4
N 34100 46800 36000 46800 4
N 35800 45900 36100 45900 4
N 39400 47300 39500 47300 4
N 44300 47500 42900 47500 4
N 42900 47500 42900 48300 4
N 42900 48300 41000 48300 4
N 42900 42900 41000 42900 4
N 42900 42100 42900 42900 4
N 44300 42100 42900 42100 4
C 49500 44100 1 0 0 connector_1x4.sym
{
T 50300 46400 5 10 1 1 0 6 1
refdes=CONN2
T 49800 46350 5 10 0 0 0 0 1
footprint=CONNECTOR 4 1
T 50500 43100 5 10 1 1 90 0 1
comment=1 = usterka (OUT), 2 = interrupt ACK (IN)
T 50700 43100 5 10 1 1 90 0 1
comment=3 = interrupt (OUT), 4 = sygnal (OUT)
}
N 49500 41100 49500 44600 4
N 49600 45800 49500 45800 4
N 49500 45800 49500 46500 4
N 35800 44900 35800 44800 4
N 35400 44900 35400 44800 4
N 35000 40500 35000 40400 4
N 34600 40500 34600 40400 4
N 35800 45800 35800 45900 4
N 35400 45800 35400 47700 4
N 35000 41400 35000 41700 4
N 34600 43500 34600 41400 4
C 35000 48800 1 90 0 connector_1x1.sym
{
T 35200 49500 5 10 1 1 90 6 1
refdes=CONN3
T 33950 49100 5 10 0 0 90 0 1
footprint=CONNECTOR 1 1
}
N 34100 48700 34100 48800 4
N 34100 48800 34900 48800 4
N 34900 48800 34900 48700 4
N 34900 47800 34900 42600 4
N 34100 47800 34100 46800 4
N 48600 46200 46400 46200 4
N 46400 46200 46400 45100 4
N 49100 45000 49600 45000 4
N 48600 44300 47400 44300 4
N 47400 44300 47400 44800 4
N 47400 44800 47800 44800 4
N 47400 45200 47400 46200 4
N 47400 45200 47800 45200 4
N 38100 47100 38000 47100 4
C 38400 40000 1 0 1 connector_1x2.sym
{
T 37600 39800 5 10 1 1 0 0 1
refdes=CONN1
T 38100 41450 5 10 0 0 0 6 1
footprint=CONNECTOR 2 1
}
C 38400 40000 1 0 0 net-gnd-1.sym
N 38300 40500 38500 40500 4
N 38500 40300 38500 40500 4
N 38500 41100 38500 40900 4
N 38500 40900 38300 40900 4
N 47000 45800 49200 45800 4
N 47000 45800 47000 44800 4
N 38100 47500 37700 47500 4
N 49500 44600 49600 44600 4
N 49200 45800 49200 45400 4
N 49200 45400 49600 45400 4
C 36300 44900 1 90 1 connector_1x2.sym
{
T 36100 44000 5 10 1 1 180 0 1
refdes=CONN4
T 34850 44600 5 10 0 0 90 6 1
footprint=CONNECTOR 2 1
}
C 35500 40500 1 90 1 connector_1x2.sym
{
T 34100 39600 5 10 1 1 90 0 1
refdes=CONN5
T 34050 40200 5 10 0 0 90 6 1
footprint=CONNECTOR 2 1
}
N 34500 48900 34500 48800 4
N 37700 43300 38000 43300 4
C 41100 46400 1 0 0 and2-1.sym
{
T 41500 46300 5 10 1 1 0 2 1
refdes=U?
}
C 41100 41000 1 0 0 and2-1.sym
{
T 41500 40900 5 10 1 1 0 2 1
refdes=U?
}
C 47800 44700 1 0 0 and2-1.sym
{
T 48200 44600 5 10 1 1 0 2 1
refdes=U?
}
C 39600 46200 1 0 0 xnor2-1.sym
{
T 40000 46100 5 10 1 1 0 2 1
refdes=U?
}
C 38100 47000 1 0 0 xnor2-1.sym
{
T 38500 46900 5 10 1 1 0 2 1
refdes=U?
}
C 39600 40800 1 0 0 xnor2-1.sym
{
T 40000 40700 5 10 1 1 0 2 1
refdes=U?
}
C 36000 41200 1 0 0 comparator-1.sym
{
T 36350 42450 5 10 1 1 0 0 1
refdes=U5
T 36000 41200 5 10 0 0 0 0 1
slotdef=1:7,6,1
T 36000 41200 5 10 0 0 0 0 1
slotdef=2:5,4,2
T 36800 41600 5 8 1 1 0 2 1
value=LM339
T 36000 41200 5 10 0 1 0 0 1
slot=1
T 36000 41200 5 10 0 0 0 0 1
footprint=DIP14
T 36000 41200 5 10 0 0 0 0 1
slotdef=3:11,10,13
T 36000 41200 5 10 0 0 0 0 1
slotdef=4:9,8,14
}
C 36000 42600 1 0 0 comparator-1.sym
{
T 36350 43850 5 10 1 1 0 0 1
refdes=U5
T 36000 42600 5 10 0 0 0 0 1
slotdef=1:7,6,1
T 36000 42600 5 10 0 0 0 0 1
slotdef=2:5,4,2
T 36800 43000 5 8 1 1 0 2 1
value=LM339
T 36000 42600 5 10 0 1 0 0 1
slot=2
T 36000 42600 5 10 0 0 0 0 1
footprint=DIP14
T 36000 42600 5 10 0 0 0 0 1
slotdef=3:11,10,13
T 36000 42600 5 10 0 0 0 0 1
slotdef=4:9,8,14
}
C 36000 46800 1 0 0 comparator-1.sym
{
T 36350 48050 5 10 1 1 0 0 1
refdes=U5
T 36000 46800 5 10 0 0 0 0 1
slotdef=1:7,6,1
T 36000 46800 5 10 0 0 0 0 1
slotdef=2:5,4,2
T 36800 47200 5 8 1 1 0 2 1
value=LM339
T 36000 46800 5 10 0 1 0 0 1
slot=4
T 36000 46800 5 10 0 0 0 0 1
footprint=DIP14
T 36000 46800 5 10 0 0 0 0 1
slotdef=3:11,10,13
T 36000 46800 5 10 0 0 0 0 1
slotdef=4:9,8,14
}
C 36000 45400 1 0 0 comparator-1.sym
{
T 36350 46650 5 10 1 1 0 0 1
refdes=U5
T 36000 45400 5 10 0 0 0 0 1
slotdef=1:7,6,1
T 36000 45400 5 10 0 0 0 0 1
slotdef=2:5,4,2
T 36800 45800 5 8 1 1 0 2 1
value=LM339
T 36000 45400 5 10 0 1 0 0 1
slot=3
T 36000 45400 5 10 0 0 0 0 1
footprint=DIP14
T 36000 45400 5 10 0 0 0 0 1
slotdef=3:11,10,13
T 36000 45400 5 10 0 0 0 0 1
slotdef=4:9,8,14
}
C 37500 49000 1 0 0 net-pwr-1.sym
{
T 37700 49350 5 9 1 1 0 5 1
value=Vcc
}
C 37500 44800 1 0 0 net-pwr-1.sym
{
T 37700 45150 5 9 1 1 0 5 1
value=Vcc
}
C 38300 41100 1 0 0 net-pwr-1.sym
{
T 38500 41450 5 9 1 1 0 5 1
value=Vcc
}
C 44200 47700 1 90 0 net-pwr-1.sym
{
T 43850 47900 5 9 1 1 90 5 1
value=Vcc
}
C 41300 47500 1 0 0 net-pwr-1.sym
{
T 41500 47850 5 9 1 1 0 5 1
value=Vcc
}
C 41300 42100 1 0 0 net-pwr-1.sym
{
T 41500 42450 5 9 1 1 0 5 1
value=Vcc
}
C 44200 46900 1 90 0 net-pwr-1.sym
{
T 43850 47100 5 9 1 1 90 5 1
value=Vcc
}
C 44200 42300 1 90 0 net-pwr-1.sym
{
T 43850 42500 5 9 1 1 90 5 1
value=Vcc
}
C 44200 41500 1 90 0 net-pwr-1.sym
{
T 43850 41700 5 9 1 1 90 5 1
value=Vcc
}
C 46400 48300 1 90 0 net-pwr-1.sym
{
T 46050 48500 5 9 1 1 90 5 1
value=Vcc
}
C 46400 42900 1 90 0 net-pwr-1.sym
{
T 46050 43100 5 9 1 1 90 5 1
value=Vcc
}
