# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/sim_access_2/Lab2_BUCUR_S_sim_access.mpf
# Loading project Lab2_BUCUR_S_sim_access
# Compile of access_tb.v was successful.
# Compile of access.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.access_tb
# vsim -gui work.access_tb 
# Start time: 22:13:12 on Mar 06,2020
# Loading work.access_tb
# Loading work.access
# ** Warning: (vsim-3017) C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/sim_access_2/access_tb.v(21): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /access_tb/testmod File: C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/sim_access_2/access.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/sim_access_2/access_tb.v(21): [PCDPC] - Port size (1) does not match connection size (3) for port 'pass_green'. The port definition is at: C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/sim_access_2/access.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /access_tb/testmod File: C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/sim_access_2/access.v
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/Lab3_BUCUR_S/sim_access_2/access_tb.v(21): [TFMPC] - Missing connection for port 'currentstate'.
add wave -position insertpoint  \
sim:/access_tb/clk \
sim:/access_tb/rst \
sim:/access_tb/passnum \
sim:/access_tb/load_p1 \
sim:/access_tb/load_R \
sim:/access_tb/p_enter \
sim:/access_tb/timeout \
sim:/access_tb/enable \
sim:/access_tb/reconf \
sim:/access_tb/load1_out \
sim:/access_tb/loadR_out \
sim:/access_tb/passr \
sim:/access_tb/passg \
sim:/access_tb/state_acc
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 22:16:11 on Mar 06,2020, Elapsed time: 0:02:59
# Errors: 0, Warnings: 3
# Compile of access_tb.v was successful.
# Compile of access.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.access_tb
# vsim -gui work.access_tb 
# Start time: 22:16:50 on Mar 06,2020
# Loading work.access_tb
# Loading work.access
add wave -position insertpoint  \
sim:/access_tb/clk \
sim:/access_tb/rst \
sim:/access_tb/passnum \
sim:/access_tb/load_p1 \
sim:/access_tb/load_R \
sim:/access_tb/p_enter \
sim:/access_tb/timeout \
sim:/access_tb/enable \
sim:/access_tb/reconf \
sim:/access_tb/load1_out \
sim:/access_tb/loadR_out \
sim:/access_tb/passr \
sim:/access_tb/passg \
sim:/access_tb/state_acc
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 22:35:13 on Mar 06,2020, Elapsed time: 0:18:23
# Errors: 0, Warnings: 0
# Compile of access_tb.v was successful.
# Compile of access.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of access_tb.v was successful.
# Compile of access.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.access_tb
# vsim -gui work.access_tb 
# Start time: 22:46:29 on Mar 06,2020
# Loading work.access_tb
# Loading work.access
add wave -position insertpoint  \
sim:/access_tb/clk \
sim:/access_tb/rst \
sim:/access_tb/passnum \
sim:/access_tb/load_p1 \
sim:/access_tb/load_R \
sim:/access_tb/p_enter \
sim:/access_tb/timeout \
sim:/access_tb/enable \
sim:/access_tb/reconf \
sim:/access_tb/load1_out \
sim:/access_tb/loadR_out \
sim:/access_tb/passr \
sim:/access_tb/passg \
sim:/access_tb/state_acc
run
run
run
run
run
run
run
run
run
run
run
run
