
---------- Begin Simulation Statistics ----------
final_tick                               160818955000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 185194                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717776                       # Number of bytes of host memory used
host_op_rate                                   185563                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   539.97                       # Real time elapsed on the host
host_tick_rate                              297826829                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.160819                       # Number of seconds simulated
sim_ticks                                160818955000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.563149                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104300                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113533                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83519                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635732                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                299                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             790                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              491                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4390261                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66044                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.608190                       # CPI: cycles per instruction
system.cpu.discardedOps                        196815                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42629327                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485912                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11034054                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        28266340                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.621817                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        160818955                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132552615                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75278                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        158850                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          294                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       770797                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          231                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1541968                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            233                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 160818955000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              24545                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        53019                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22247                       # Transaction distribution
system.membus.trans_dist::ReadExReq             59039                       # Transaction distribution
system.membus.trans_dist::ReadExResp            59039                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         24545                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       242434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 242434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     34970368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34970368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             83584                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   83584    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               83584                       # Request fanout histogram
system.membus.respLayer1.occupancy         1450065000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1007154000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 160818955000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            444205                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       784119                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          290                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           61883                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           326968                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          326968                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           412                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       443793                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2312027                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2313141                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       179712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    384476416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              384656128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           75497                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13572864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           846670                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000627                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025130                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 846141     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    527      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             846670                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7393088000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6936853995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3708000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 160818955000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  114                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               687470                       # number of demand (read+write) hits
system.l2.demand_hits::total                   687584                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 114                       # number of overall hits
system.l2.overall_hits::.cpu.data              687470                       # number of overall hits
system.l2.overall_hits::total                  687584                       # number of overall hits
system.l2.demand_misses::.cpu.inst                298                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              83291                       # number of demand (read+write) misses
system.l2.demand_misses::total                  83589                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               298                       # number of overall misses
system.l2.overall_misses::.cpu.data             83291                       # number of overall misses
system.l2.overall_misses::total                 83589                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35584000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11051123000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11086707000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35584000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11051123000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11086707000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              412                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           770761                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               771173                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             412                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          770761                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              771173                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.723301                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.108063                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.108392                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.723301                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.108063                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.108392                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 119409.395973                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 132680.877886                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 132633.564225                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 119409.395973                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 132680.877886                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 132633.564225                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               53019                       # number of writebacks
system.l2.writebacks::total                     53019                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           298                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         83286                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             83584                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          298                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        83286                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            83584                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29624000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9384705000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9414329000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29624000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9384705000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9414329000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.723301                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.108057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.108386                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.723301                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.108057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.108386                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 99409.395973                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 112680.462503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112633.147492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 99409.395973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 112680.462503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112633.147492                       # average overall mshr miss latency
system.l2.replacements                          75497                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       731100                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           731100                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       731100                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       731100                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          272                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              272                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          272                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          272                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            267929                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                267929                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           59039                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               59039                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8148279000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8148279000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        326968                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            326968                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.180565                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.180565                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 138015.193347                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 138015.193347                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        59039                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          59039                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6967499000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6967499000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.180565                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.180565                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 118015.193347                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 118015.193347                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          298                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              298                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35584000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35584000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          412                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            412                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.723301                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.723301                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 119409.395973                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 119409.395973                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          298                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          298                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29624000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29624000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.723301                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.723301                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 99409.395973                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 99409.395973                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        419541                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            419541                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        24252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           24252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2902844000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2902844000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       443793                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        443793                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.054647                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.054647                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 119695.035461                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 119695.035461                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        24247                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        24247                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2417206000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2417206000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.054636                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054636                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 99690.930837                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99690.930837                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 160818955000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8056.665047                       # Cycle average of tags in use
system.l2.tags.total_refs                     1541667                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     83689                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.421382                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.182008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        32.895651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7994.587389                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.975902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983480                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3095                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4865                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12417081                       # Number of tag accesses
system.l2.tags.data_accesses                 12417081                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 160818955000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          76288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       21321216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21397504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        76288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         76288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13572864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13572864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           83286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               83584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        53019                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              53019                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            474372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         132578999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             133053370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       474372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           474372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       84398409                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             84398409                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       84398409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           474372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        132578999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            217451780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    212076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    333063.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.079871260500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12427                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12427                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              493751                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             199788                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       83584                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      53019                       # Number of write requests accepted
system.mem_ctrls.readBursts                    334336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   212076                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     81                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             21329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            21177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            21089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            21104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13437                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11673605000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1671275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17940886250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34924.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53674.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   296113                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  184312                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                334336                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               212076                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   67540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   67587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   74827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   16119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        65881                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    530.702327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   410.450257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   360.093743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1991      3.02%      3.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3957      6.01%      9.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        31230     47.40%     56.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          639      0.97%     57.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3758      5.70%     63.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          268      0.41%     63.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3108      4.72%     68.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          842      1.28%     69.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20088     30.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        65881                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.896838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.301373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    150.963746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         12413     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            3      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            2      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12427                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.063893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.980115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.772087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8597     69.18%     69.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               87      0.70%     69.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1225      9.86%     79.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               81      0.65%     80.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2233     17.97%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               44      0.35%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.10%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.07%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              112      0.90%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               14      0.11%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12427                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               21392320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13571392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                21397504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13572864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       133.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        84.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    133.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     84.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  160818880000                       # Total gap between requests
system.mem_ctrls.avgGap                    1177271.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        76288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     21316032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13571392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 474371.942038797541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 132546763.532942980528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 84389256.229155316949                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       333144                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       212076                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     47899000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  17892987250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3578949313250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40183.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     53709.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16875786.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            235591440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            125212230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1194029340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          553784580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12694774560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      18350599950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      46301341920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        79455334020                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        494.066971                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 120132475500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5370040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  35316439500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            234813180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            124806165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1192551360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          553132080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12694774560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18210080700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      46419673920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        79429831965                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        493.908395                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 120444910500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5370040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35004004500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    160818955000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 160818955000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7611907                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7611907                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7611907                       # number of overall hits
system.cpu.icache.overall_hits::total         7611907                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          412                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            412                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          412                       # number of overall misses
system.cpu.icache.overall_misses::total           412                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40565000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40565000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40565000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40565000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7612319                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7612319                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7612319                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7612319                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000054                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000054                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000054                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000054                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 98458.737864                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98458.737864                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 98458.737864                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98458.737864                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          290                       # number of writebacks
system.cpu.icache.writebacks::total               290                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          412                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          412                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          412                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          412                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39741000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39741000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39741000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39741000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96458.737864                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96458.737864                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96458.737864                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96458.737864                       # average overall mshr miss latency
system.cpu.icache.replacements                    290                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7611907                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7611907                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          412                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           412                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40565000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40565000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7612319                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7612319                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 98458.737864                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98458.737864                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          412                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          412                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39741000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39741000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96458.737864                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96458.737864                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 160818955000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           112.403232                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7612319                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               412                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18476.502427                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   112.403232                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.878150                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.878150                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15225050                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15225050                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 160818955000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 160818955000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 160818955000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51345426                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51345426                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51346100                       # number of overall hits
system.cpu.dcache.overall_hits::total        51346100                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       786002                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         786002                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       793749                       # number of overall misses
system.cpu.dcache.overall_misses::total        793749                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31434912000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31434912000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31434912000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31434912000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52131428                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52131428                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52139849                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52139849                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015077                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015077                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015223                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015223                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39993.424953                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39993.424953                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39603.088634                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39603.088634                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       731100                       # number of writebacks
system.cpu.dcache.writebacks::total            731100                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17225                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17225                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       768777                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       768777                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       770761                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       770761                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  28066031000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  28066031000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28294354000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28294354000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014747                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014747                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014783                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014783                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36507.376001                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36507.376001                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36709.633726                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36709.633726                       # average overall mshr miss latency
system.cpu.dcache.replacements                 770505                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40709139                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40709139                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       444122                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        444122                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14306000000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14306000000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41153261                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41153261                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010792                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010792                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32211.869711                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32211.869711                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2313                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2313                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       441809                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       441809                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13274725000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13274725000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010736                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010736                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30046.298287                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30046.298287                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10636287                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10636287                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       341880                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       341880                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17128912000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17128912000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978167                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978167                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031142                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031142                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50102.117702                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50102.117702                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14912                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14912                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       326968                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       326968                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14791306000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14791306000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029783                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029783                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45237.778621                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45237.778621                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          674                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           674                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7747                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7747                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.919962                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.919962                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1984                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1984                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    228323000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    228323000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235601                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235601                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 115082.157258                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 115082.157258                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 160818955000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.476631                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52116937                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            770761                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.617507                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.476631                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990143                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990143                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105050611                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105050611                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 160818955000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 160818955000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
