<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Cartec-MCU 2: DMA_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Cartec-MCU 2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">DMA_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___s32_k148.html">Device Peripheral Access Layer for S32K148</a> &raquo; <a class="el" href="group___d_m_a___peripheral___access___layer.html">DMA Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aaff815cefb468380de616e7b7b62dbe8"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aaff815cefb468380de616e7b7b62dbe8">CR</a></td></tr>
<tr class="separator:aaff815cefb468380de616e7b7b62dbe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6a040909aa65213f0531d991ba80fe9"><td class="memItemLeft" align="right" valign="top">volatile const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ab6a040909aa65213f0531d991ba80fe9">ES</a></td></tr>
<tr class="separator:ab6a040909aa65213f0531d991ba80fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a641e99326861da3ea2c830a5c32920ca"><td class="memItemLeft" align="right" valign="top"><a id="a641e99326861da3ea2c830a5c32920ca"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED_0</b> [4]</td></tr>
<tr class="separator:a641e99326861da3ea2c830a5c32920ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69f3e634100035e13839c83068dd301b"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a69f3e634100035e13839c83068dd301b">ERQ</a></td></tr>
<tr class="separator:a69f3e634100035e13839c83068dd301b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cdeda3698700975847692f2ed06eb79"><td class="memItemLeft" align="right" valign="top"><a id="a2cdeda3698700975847692f2ed06eb79"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED_1</b> [4]</td></tr>
<tr class="separator:a2cdeda3698700975847692f2ed06eb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7420209cc10e53111896b86181d279bb"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a7420209cc10e53111896b86181d279bb">EEI</a></td></tr>
<tr class="separator:a7420209cc10e53111896b86181d279bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10a9babf4da065dd65a4b6aedfab42d0"><td class="memItemLeft" align="right" valign="top">volatile uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a10a9babf4da065dd65a4b6aedfab42d0">CEEI</a></td></tr>
<tr class="separator:a10a9babf4da065dd65a4b6aedfab42d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74cc12de7b509b232cb7d88dd7326ed1"><td class="memItemLeft" align="right" valign="top">volatile uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a74cc12de7b509b232cb7d88dd7326ed1">SEEI</a></td></tr>
<tr class="separator:a74cc12de7b509b232cb7d88dd7326ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96345908ba78c6b997fd8bb9251f214d"><td class="memItemLeft" align="right" valign="top">volatile uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a96345908ba78c6b997fd8bb9251f214d">CERQ</a></td></tr>
<tr class="separator:a96345908ba78c6b997fd8bb9251f214d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fc3325ee1c0571f809f388b04b7846f"><td class="memItemLeft" align="right" valign="top">volatile uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a4fc3325ee1c0571f809f388b04b7846f">SERQ</a></td></tr>
<tr class="separator:a4fc3325ee1c0571f809f388b04b7846f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae14dab80ba2bf820ebabbefc5f032c8e"><td class="memItemLeft" align="right" valign="top">volatile uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ae14dab80ba2bf820ebabbefc5f032c8e">CDNE</a></td></tr>
<tr class="separator:ae14dab80ba2bf820ebabbefc5f032c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47b8dc718410a1c8d283915189651d66"><td class="memItemLeft" align="right" valign="top">volatile uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a47b8dc718410a1c8d283915189651d66">SSRT</a></td></tr>
<tr class="separator:a47b8dc718410a1c8d283915189651d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58fed74e92fb0cd779eb450e0def1cb9"><td class="memItemLeft" align="right" valign="top">volatile uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a58fed74e92fb0cd779eb450e0def1cb9">CERR</a></td></tr>
<tr class="separator:a58fed74e92fb0cd779eb450e0def1cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1872a4e6f26ec5afce892901092c0304"><td class="memItemLeft" align="right" valign="top">volatile uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a1872a4e6f26ec5afce892901092c0304">CINT</a></td></tr>
<tr class="separator:a1872a4e6f26ec5afce892901092c0304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a102788d92be5169108b039482b02e80f"><td class="memItemLeft" align="right" valign="top"><a id="a102788d92be5169108b039482b02e80f"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED_2</b> [4]</td></tr>
<tr class="separator:a102788d92be5169108b039482b02e80f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7d0c8f5f1d34f3933bace90c0220fe5"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ae7d0c8f5f1d34f3933bace90c0220fe5">INT</a></td></tr>
<tr class="separator:ae7d0c8f5f1d34f3933bace90c0220fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbc961eed3834eaa1a4e976d8ed2d370"><td class="memItemLeft" align="right" valign="top"><a id="acbc961eed3834eaa1a4e976d8ed2d370"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED_3</b> [4]</td></tr>
<tr class="separator:acbc961eed3834eaa1a4e976d8ed2d370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54bf84a241288edbb19cd8eb023c7043"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a54bf84a241288edbb19cd8eb023c7043">ERR</a></td></tr>
<tr class="separator:a54bf84a241288edbb19cd8eb023c7043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af82f3384c638b962e45ede1f739457b1"><td class="memItemLeft" align="right" valign="top"><a id="af82f3384c638b962e45ede1f739457b1"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED_4</b> [4]</td></tr>
<tr class="separator:af82f3384c638b962e45ede1f739457b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcaba1e2a2adc4905ed10e926853c935"><td class="memItemLeft" align="right" valign="top">volatile const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#adcaba1e2a2adc4905ed10e926853c935">HRS</a></td></tr>
<tr class="separator:adcaba1e2a2adc4905ed10e926853c935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4daef65ac5d4137909f48fafd28d31c1"><td class="memItemLeft" align="right" valign="top"><a id="a4daef65ac5d4137909f48fafd28d31c1"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED_5</b> [12]</td></tr>
<tr class="separator:a4daef65ac5d4137909f48fafd28d31c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dc61876f480cf71bd25b389ce1b1024"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a8dc61876f480cf71bd25b389ce1b1024">EARS</a></td></tr>
<tr class="separator:a8dc61876f480cf71bd25b389ce1b1024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a1ca7a21cf0df87d673191d90182619"><td class="memItemLeft" align="right" valign="top"><a id="a7a1ca7a21cf0df87d673191d90182619"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED_6</b> [184]</td></tr>
<tr class="separator:a7a1ca7a21cf0df87d673191d90182619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f2542c7a37119bcbbec04575a40991e"><td class="memItemLeft" align="right" valign="top">volatile uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a9f2542c7a37119bcbbec04575a40991e">DCHPRI</a> [16u]</td></tr>
<tr class="separator:a9f2542c7a37119bcbbec04575a40991e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa563d03b4a0e42cfb0f8526d62734b64"><td class="memItemLeft" align="right" valign="top"><a id="aa563d03b4a0e42cfb0f8526d62734b64"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED_7</b> [3824]</td></tr>
<tr class="separator:aa563d03b4a0e42cfb0f8526d62734b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f8e2fcf48c424066792a79967579682"><td class="memItemLeft" ><a id="a0f8e2fcf48c424066792a79967579682"></a>
struct {</td></tr>
<tr class="memitem:a41fcc9cfd1a67d7ca400637807a6c7b6"><td class="memItemLeft" >&#160;&#160;&#160;volatile uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#ab8dd9595c336739a6c205455c09ee99a">SADDR</a></td></tr>
<tr class="separator:a41fcc9cfd1a67d7ca400637807a6c7b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31d161c80c670dae22e383d031903e1d"><td class="memItemLeft" >&#160;&#160;&#160;volatile uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a24931ef31cbed77055c86f1f0016947f">SOFF</a></td></tr>
<tr class="separator:a31d161c80c670dae22e383d031903e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfdf45310bc5b31ea7914fa2d8c95c95"><td class="memItemLeft" >&#160;&#160;&#160;volatile uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a902a214e1ae7fd0d4cc90b28bd6c9be9">ATTR</a></td></tr>
<tr class="separator:abfdf45310bc5b31ea7914fa2d8c95c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2da4358f3e35066905f907363d8d0ee4"><td class="memItemLeft" >
&#160;&#160;&#160;union {</td></tr>
<tr class="memitem:a86925394c06aab5b0fce06945fec8060"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;volatile uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#acb232a3563225e83d545096fd933e22d">MLNO</a></td></tr>
<tr class="separator:a86925394c06aab5b0fce06945fec8060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb4ef0bb8b3ce22af1e55cf95daeb9b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;volatile uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a5ea0e3596914c728c562e9a98a2d08ce">MLOFFNO</a></td></tr>
<tr class="separator:afbb4ef0bb8b3ce22af1e55cf95daeb9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1db710607dc21b6e7335f9e5c3cf3e73"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;volatile uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#ab523efa6ddcf783d84eb931378c4e507">MLOFFYES</a></td></tr>
<tr class="separator:a1db710607dc21b6e7335f9e5c3cf3e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2da4358f3e35066905f907363d8d0ee4"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>NBYTES</b></td></tr>
<tr class="separator:a2da4358f3e35066905f907363d8d0ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef49238986cba5c52a52cd5ce779b152"><td class="memItemLeft" >&#160;&#160;&#160;volatile uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#adc94818e9f40e9e4281ae5387eb926a5">SLAST</a></td></tr>
<tr class="separator:aef49238986cba5c52a52cd5ce779b152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a292299ccb096f5c51af86807cf61094d"><td class="memItemLeft" >&#160;&#160;&#160;volatile uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#add766780b67cac64e9146f6a7639f9f6">DADDR</a></td></tr>
<tr class="separator:a292299ccb096f5c51af86807cf61094d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39cb25372afff48cf76a5efc9528394b"><td class="memItemLeft" >&#160;&#160;&#160;volatile uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#adf99d383dae39480b7ddacc8a2867297">DOFF</a></td></tr>
<tr class="separator:a39cb25372afff48cf76a5efc9528394b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d0b07298c78f47607d96f0fe9f1ef0c"><td class="memItemLeft" >
&#160;&#160;&#160;union {</td></tr>
<tr class="memitem:acc42e41d59a102adc45ab502df7c2cab"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;volatile uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a1995e8a2f470d1b31b291a86c96d4d20">ELINKNO</a></td></tr>
<tr class="separator:acc42e41d59a102adc45ab502df7c2cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b50f84fc1c0c740ab31780717a3f15f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;volatile uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a8e7b864fa28295ebbd650a4a21223969">ELINKYES</a></td></tr>
<tr class="separator:a3b50f84fc1c0c740ab31780717a3f15f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d0b07298c78f47607d96f0fe9f1ef0c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>CITER</b></td></tr>
<tr class="separator:a7d0b07298c78f47607d96f0fe9f1ef0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6649681bd42a2e1df5c65b762d57fdf0"><td class="memItemLeft" >&#160;&#160;&#160;volatile uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#ab3768858fea794d478696b1cdad87e05">DLASTSGA</a></td></tr>
<tr class="separator:a6649681bd42a2e1df5c65b762d57fdf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3345a08627e04723b311e64901c785f"><td class="memItemLeft" >&#160;&#160;&#160;volatile uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#af9b6bee87328ec3beed3e49e1a116055">CSR</a></td></tr>
<tr class="separator:ae3345a08627e04723b311e64901c785f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadb601603c51307e498831131351297d"><td class="memItemLeft" >
&#160;&#160;&#160;union {</td></tr>
<tr class="memitem:a53bcc488f46f0f304a90ff01f11cb27f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;volatile uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a1995e8a2f470d1b31b291a86c96d4d20">ELINKNO</a></td></tr>
<tr class="separator:a53bcc488f46f0f304a90ff01f11cb27f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec62089cccc49dc475a12c077fa6f56b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;volatile uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a8e7b864fa28295ebbd650a4a21223969">ELINKYES</a></td></tr>
<tr class="separator:aec62089cccc49dc475a12c077fa6f56b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadb601603c51307e498831131351297d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>BITER</b></td></tr>
<tr class="separator:aadb601603c51307e498831131351297d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f8e2fcf48c424066792a79967579682"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><b>TCD</b> [16u]</td></tr>
<tr class="separator:a0f8e2fcf48c424066792a79967579682"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DMA - Register Layout Typedef </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a902a214e1ae7fd0d4cc90b28bd6c9be9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a902a214e1ae7fd0d4cc90b28bd6c9be9">&#9670;&nbsp;</a></span>ATTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint16_t DMA_Type::ATTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'read / write' permissions TCD Transfer Attributes, array offset: 0x1006, array step: 0x20 </p>

</div>
</div>
<a id="ae14dab80ba2bf820ebabbefc5f032c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae14dab80ba2bf820ebabbefc5f032c8e">&#9670;&nbsp;</a></span>CDNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint8_t DMA_Type::CDNE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'write only' permissions Clear DONE Status Bit Register, offset: 0x1C </p>

</div>
</div>
<a id="a10a9babf4da065dd65a4b6aedfab42d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10a9babf4da065dd65a4b6aedfab42d0">&#9670;&nbsp;</a></span>CEEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint8_t DMA_Type::CEEI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'write only' permissions Clear Enable Error Interrupt Register, offset: 0x18 </p>

</div>
</div>
<a id="a96345908ba78c6b997fd8bb9251f214d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96345908ba78c6b997fd8bb9251f214d">&#9670;&nbsp;</a></span>CERQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint8_t DMA_Type::CERQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'write only' permissions Clear Enable Request Register, offset: 0x1A </p>

</div>
</div>
<a id="a58fed74e92fb0cd779eb450e0def1cb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58fed74e92fb0cd779eb450e0def1cb9">&#9670;&nbsp;</a></span>CERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint8_t DMA_Type::CERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'write only' permissions Clear Error Register, offset: 0x1E </p>

</div>
</div>
<a id="a1872a4e6f26ec5afce892901092c0304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1872a4e6f26ec5afce892901092c0304">&#9670;&nbsp;</a></span>CINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint8_t DMA_Type::CINT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'write only' permissions Clear Interrupt Request Register, offset: 0x1F </p>

</div>
</div>
<a id="aaff815cefb468380de616e7b7b62dbe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaff815cefb468380de616e7b7b62dbe8">&#9670;&nbsp;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t DMA_Type::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'read / write' permissions Control Register, offset: 0x0 </p>

</div>
</div>
<a id="af9b6bee87328ec3beed3e49e1a116055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9b6bee87328ec3beed3e49e1a116055">&#9670;&nbsp;</a></span>CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint16_t DMA_Type::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'read / write' permissions TCD Control and Status, array offset: 0x101C, array step: 0x20 </p>

</div>
</div>
<a id="add766780b67cac64e9146f6a7639f9f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add766780b67cac64e9146f6a7639f9f6">&#9670;&nbsp;</a></span>DADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t DMA_Type::DADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'read / write' permissions TCD Destination Address, array offset: 0x1010, array step: 0x20 </p>

</div>
</div>
<a id="a9f2542c7a37119bcbbec04575a40991e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f2542c7a37119bcbbec04575a40991e">&#9670;&nbsp;</a></span>DCHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint8_t DMA_Type::DCHPRI[16u]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'read / write' permissions Channel n Priority Register, array offset: 0x100, array step: 0x1 </p>

</div>
</div>
<a id="ab3768858fea794d478696b1cdad87e05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3768858fea794d478696b1cdad87e05">&#9670;&nbsp;</a></span>DLASTSGA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t DMA_Type::DLASTSGA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'read / write' permissions TCD Last Destination Address Adjustment/Scatter Gather Address, array offset: 0x1018, array step: 0x20 </p>

</div>
</div>
<a id="adf99d383dae39480b7ddacc8a2867297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf99d383dae39480b7ddacc8a2867297">&#9670;&nbsp;</a></span>DOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint16_t DMA_Type::DOFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'read / write' permissions TCD Signed Destination Address Offset, array offset: 0x1014, array step: 0x20 </p>

</div>
</div>
<a id="a8dc61876f480cf71bd25b389ce1b1024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dc61876f480cf71bd25b389ce1b1024">&#9670;&nbsp;</a></span>EARS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t DMA_Type::EARS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'read / write' permissions Enable Asynchronous Request in Stop Register, offset: 0x44 </p>

</div>
</div>
<a id="a7420209cc10e53111896b86181d279bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7420209cc10e53111896b86181d279bb">&#9670;&nbsp;</a></span>EEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t DMA_Type::EEI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'read / write' permissions Enable Error Interrupt Register, offset: 0x14 </p>

</div>
</div>
<a id="a1995e8a2f470d1b31b291a86c96d4d20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1995e8a2f470d1b31b291a86c96d4d20">&#9670;&nbsp;</a></span>ELINKNO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint16_t DMA_Type::ELINKNO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'read / write' permissions TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x1016, array step: 0x20</p>
<p>&lt; Defines 'read / write' permissions TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x101E, array step: 0x20 </p>

</div>
</div>
<a id="a8e7b864fa28295ebbd650a4a21223969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e7b864fa28295ebbd650a4a21223969">&#9670;&nbsp;</a></span>ELINKYES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint16_t DMA_Type::ELINKYES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'read / write' permissions TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x1016, array step: 0x20</p>
<p>&lt; Defines 'read / write' permissions TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x101E, array step: 0x20 </p>

</div>
</div>
<a id="a69f3e634100035e13839c83068dd301b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69f3e634100035e13839c83068dd301b">&#9670;&nbsp;</a></span>ERQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t DMA_Type::ERQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'read / write' permissions Enable Request Register, offset: 0xC </p>

</div>
</div>
<a id="a54bf84a241288edbb19cd8eb023c7043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54bf84a241288edbb19cd8eb023c7043">&#9670;&nbsp;</a></span>ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t DMA_Type::ERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'read / write' permissions Error Register, offset: 0x2C </p>

</div>
</div>
<a id="ab6a040909aa65213f0531d991ba80fe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6a040909aa65213f0531d991ba80fe9">&#9670;&nbsp;</a></span>ES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile const uint32_t DMA_Type::ES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'read only' permissions Error Status Register, offset: 0x4 </p>

</div>
</div>
<a id="adcaba1e2a2adc4905ed10e926853c935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcaba1e2a2adc4905ed10e926853c935">&#9670;&nbsp;</a></span>HRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile const uint32_t DMA_Type::HRS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'read only' permissions Hardware Request Status Register, offset: 0x34 </p>

</div>
</div>
<a id="ae7d0c8f5f1d34f3933bace90c0220fe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7d0c8f5f1d34f3933bace90c0220fe5">&#9670;&nbsp;</a></span>INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t DMA_Type::INT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'read / write' permissions Interrupt Request Register, offset: 0x24 </p>

</div>
</div>
<a id="acb232a3563225e83d545096fd933e22d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb232a3563225e83d545096fd933e22d">&#9670;&nbsp;</a></span>MLNO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t DMA_Type::MLNO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'read / write' permissions TCD Minor Byte Count (Minor Loop Mapping Disabled), array offset: 0x1008, array step: 0x20 </p>

</div>
</div>
<a id="a5ea0e3596914c728c562e9a98a2d08ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ea0e3596914c728c562e9a98a2d08ce">&#9670;&nbsp;</a></span>MLOFFNO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t DMA_Type::MLOFFNO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'read / write' permissions TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled), array offset: 0x1008, array step: 0x20 </p>

</div>
</div>
<a id="ab523efa6ddcf783d84eb931378c4e507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab523efa6ddcf783d84eb931378c4e507">&#9670;&nbsp;</a></span>MLOFFYES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t DMA_Type::MLOFFYES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'read / write' permissions TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled), array offset: 0x1008, array step: 0x20 </p>

</div>
</div>
<a id="ab8dd9595c336739a6c205455c09ee99a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8dd9595c336739a6c205455c09ee99a">&#9670;&nbsp;</a></span>SADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t DMA_Type::SADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'read / write' permissions TCD Source Address, array offset: 0x1000, array step: 0x20 </p>

</div>
</div>
<a id="a74cc12de7b509b232cb7d88dd7326ed1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74cc12de7b509b232cb7d88dd7326ed1">&#9670;&nbsp;</a></span>SEEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint8_t DMA_Type::SEEI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'write only' permissions Set Enable Error Interrupt Register, offset: 0x19 </p>

</div>
</div>
<a id="a4fc3325ee1c0571f809f388b04b7846f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fc3325ee1c0571f809f388b04b7846f">&#9670;&nbsp;</a></span>SERQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint8_t DMA_Type::SERQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'write only' permissions Set Enable Request Register, offset: 0x1B </p>

</div>
</div>
<a id="adc94818e9f40e9e4281ae5387eb926a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc94818e9f40e9e4281ae5387eb926a5">&#9670;&nbsp;</a></span>SLAST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t DMA_Type::SLAST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'read / write' permissions TCD Last Source Address Adjustment, array offset: 0x100C, array step: 0x20 </p>

</div>
</div>
<a id="a24931ef31cbed77055c86f1f0016947f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24931ef31cbed77055c86f1f0016947f">&#9670;&nbsp;</a></span>SOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint16_t DMA_Type::SOFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'read / write' permissions TCD Signed Source Address Offset, array offset: 0x1004, array step: 0x20 </p>

</div>
</div>
<a id="a47b8dc718410a1c8d283915189651d66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47b8dc718410a1c8d283915189651d66">&#9670;&nbsp;</a></span>SSRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint8_t DMA_Type::SSRT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Defines 'write only' permissions Set START Bit Register, offset: 0x1D </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>include/<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
