Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date             : Mon Jun 08 11:48:47 2015
| Host             : t1552 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file myRISC_power_routed.rpt -pb myRISC_power_summary_routed.pb
| Design           : myRISC
| Device           : xc7a35tcpg236-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.093 |
| Dynamic (W)              | 0.021 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.5  |
| Junction Temperature (C) | 25.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        3 |       --- |             --- |
| Slice Logic              |     0.002 |      823 |       --- |             --- |
|   LUT as Logic           |     0.002 |      352 |     20800 |            1.69 |
|   LUT as Distributed RAM |    <0.001 |       36 |      9600 |            0.37 |
|   CARRY4                 |    <0.001 |       26 |      8150 |            0.31 |
|   Register               |    <0.001 |      282 |     41600 |            0.67 |
|   F7/F8 Muxes            |    <0.001 |       15 |     32600 |            0.04 |
|   Others                 |     0.000 |       23 |       --- |             --- |
| Signals                  |     0.002 |      635 |       --- |             --- |
| Block RAM                |     0.004 |        1 |        50 |            2.00 |
| I/O                      |     0.011 |       21 |       106 |           19.81 |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.093 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.020 |       0.010 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------+-----------+
| Name                                  | Power (W) |
+---------------------------------------+-----------+
| myRISC                                |     0.021 |
|   BRAM_M                              |     0.002 |
|     U0                                |     0.002 |
|       inst_blk_mem_gen                |     0.002 |
|         gnativebmg.native_blk_mem_gen |     0.002 |
|           valid.cstr                  |     0.002 |
|             ramloop[0].ram.r          |     0.002 |
|               prim_noinit.ram         |     0.002 |
|   ControlUnit_C                       |     0.003 |
|   Datapath_D                          |     0.001 |
|     L_RF_Register_reg_r1_0_15_0_5     |    <0.001 |
|     L_RF_Register_reg_r1_0_15_12_15   |    <0.001 |
|     L_RF_Register_reg_r1_0_15_6_11    |    <0.001 |
|     L_RF_Register_reg_r2_0_15_0_5     |    <0.001 |
|     L_RF_Register_reg_r2_0_15_12_15   |    <0.001 |
|     L_RF_Register_reg_r2_0_15_6_11    |    <0.001 |
|     L_RF_Register_reg_r3_0_15_0_5     |    <0.001 |
|     L_RF_Register_reg_r3_0_15_12_15   |    <0.001 |
|     L_RF_Register_reg_r3_0_15_6_11    |    <0.001 |
|   Debouncer                           |    <0.001 |
|   Display                             |    <0.001 |
|   Error_Generator_E                   |    <0.001 |
|   InstructionBuffer_B                 |    <0.001 |
|   Instruction_BRAM_X                  |     0.002 |
|     U0                                |     0.002 |
|       inst_blk_mem_gen                |     0.002 |
|         gnativebmg.native_blk_mem_gen |     0.002 |
|           valid.cstr                  |     0.002 |
|             ramloop[0].ram.r          |     0.002 |
|               prim_noinit.ram         |     0.002 |
|   Monopulser                          |    <0.001 |
|   SerialRx_R                          |    <0.001 |
|   SerialTx_T                          |    <0.001 |
+---------------------------------------+-----------+


