spawn su - root
Last login: Mon Apr  3 14:41:28 CST 2023 from 10.67.121.89 on pts/3
kroot@localhost:~\[root@localhost ~]# cd /home/automation_scripts/l1_mrc/timer;source ./timerenv.shh;cd  /home/flexran_src/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l11/; ./l1.sh -e
----------------common config-----------------
-----------oran.conf------------------
-----------timer.conf------------------
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
------------env--------------
WORK_DIR=/home/flexran_src
RTE_SDK=/home/flexran_src/networking.wireless.flexran.wireless-dpdk-ae
FLEXRAN_L1_SW=/home/flexran_src/networking.wireless.flexran.flexran-l1-sw
WIRELESS_SDK=/home/flexran_src/networking.wireless.flexran.wireless-sdk
RTE_TARGET=x86_64-native-linuxapp-icx
WIRELESS_SDK_TARGET_ISA=spr
RPE_DIR=/home/flexran_src/networking.wireless.flexran.flexran-l1-sw/libs/ferrybridge
ROE_DIR=/home/flexran_src/networking.wireless.flexran.flexran-l1-sw/libs/roe
CPA_DIR=/home/flexran_src/networking.wireless.flexran.flexran-l1-sw/libs/cpa
XRAN_DIR=/home/flexran_src/networking.wireless.flexran.flexran-xran
DIR_WIRELESS_SDK_ROOT=/home/flexran_src/networking.wireless.flexran.wireless-sdk
DIR_WIRELESS_FW=/home/flexran_src/networking.wireless.flexran.wireless-convergence-l1/framework
DIR_WIRELESS_TEST_4G=/home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test
DIR_WIRELESS_TEST_5G=/home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test
SDK_BUILD=build-spr-icx
DIR_WIRELESS_SDK=/home/flexran_src/networking.wireless.flexran.wireless-sdk/build-spr-icx
FLEXRAN_SDK=/home/flexran_src/networking.wireless.flexran.wireless-sdk/build-spr-icx/install
DIR_WIRELESS_TABLE_5G=/home/flexran_src/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/table
GTEST_ROOT=/opt/gtest/gtest-1.7.0
RTE_SDK_KMOD=/home/flexran_src/networking.wireless.flexran.flexran-l1-sw/../dpdk-kmods
 
:: initializing oneAPI environment ...
   -bash: BASH_VERSION = 4.4.20(1)-release
   args: Using "$@" for setvars.sh arguments: --include-intel-llvm --force
:: compiler -- latest
:: debugger -- latest
:: dev-utilities -- latest
:: dpcpp-ct -- latest
:: dpl -- latest
:: ipp -- latest
:: ippcp -- latest
:: ipp -- latest
:: mkl -- latest
:: tbb -- latest
:: oneAPI environment initialized ::
 
cmake at: /usr/bin/cmake
ORANISA=spr
WORK_DIR=/home/flexran_src
timer_test_cases=
case_dir=
sdk_results_dir=/home/flexran_src/MRC_RES/04-03-23-14-18/sdk_results
timer_results_dir=
ANALYSE_IP_FOLDER=
TIMER Mode
kernel.sched_rt_runtime_us = -1
kernel.shmmax = 2147483648
kernel.shmall = 2147483648
using configuration file phycfg_timer.xml
>> Running... taskset -c 0 ./l1app --cfgfile=phycfg_timer.xml
FlexRAN SDK bblib_layerdemapping_5gnr version #DIRTY#
FlexRAN SDK bblib_layermapping_5gnr version #DIRTY#
FlexRAN SDK bblib_cestimate_5gnr_version #DIRTY#
FlexRAN SDK bblib_pucch_cestimate_5gnr version #DIRTY#
FlexRAN SDK bblib_llr_compact version #DIRTY#
FlexRAN SDK bblib_llr_demapping version #DIRTY#
FlexRAN SDK bblib_pdcch_remapping_5gnr_version version #DIRTY#
FlexRAN SDK bblib_reed_muller version #DIRTY#
FlexRAN SDK bblib_lte_modulation version #DIRTY#
FlexRAN SDK bblib_polar_decoder_5gnr version #DIRTY#
FlexRAN SDK bblib_polar_rate_dematching_5gnr version #DIRTY#
FlexRAN SDK bblib_PhaseNoise_5G version #DIRTY#
FlexRAN SDK bblib_mimo_mmse_detection_5gnr version #DIRTY#
FlexRAN SDK bblib_fd_correlation version #DIRTY#
FlexRAN SDK bblib_scramble_5gnr version #DIRTY#
FlexRAN SDK bblib_pucch_equ_5gnr version #DIRTY#
FlexRAN SDK bblib_ta_compensation_version_5gnr #DIRTY#
FlexRAN SDK bblib_polar_encoder_5gnr version #DIRTY#
FlexRAN SDK bblib_prach_5gnr version #DIRTY#
FlexRAN SDK bblib_fft_ifft version #DIRTY#
FlexRAN SDK bblib_pucch_5gnr version #DIRTY#
FlexRAN SDK bblib_common version #DIRTY#
FlexRAN SDK bblib_lte_crc version #DIRTY#
FlexRAN SDK bblib_lte_dft_idft version #DIRTY#
FlexRAN SDK bblib_irc_rnn_calculation_5gnr_version #DIRTY#
FlexRAN SDK bblib_mmse_irc_mimo_5gnr_version #DIRTY#
FlexRAN SDK bblib_srs_cestimate_5gnr version #DIRTY#
FlexRAN SDK bblib_srs_edge_rb_cestimate_5gnr version #DIRTY#
FlexRAN SDK bblib_srs_fft_cestimate_pre_5gnr version #DIRTY#
FlexRAN SDK bblib_zf_matrix_gen version #DIRTY#
FlexRAN SDK bblib_dftcodebook_weightgen version #DIRTY#
FlexRAN SDK bblib_dl_dftcodebook_weightgen version #DIRTY#
FlexRAN SDK bblib_pusch_focompensation_5gnr_version #DIRTY#
FlexRAN SDK bblib_fec_enc_byte_concat_soft version #DIRTY#
FlexRAN SDK bblib_zc_sequence_gen version #DIRTY#
xran_lib_compander_for_isa: 2
FlexRAN SDK bblib_lte_ldpc_decoder version #DIRTY#
FlexRAN SDK bblib_lte_ldpc_encoder version #DIRTY#
FlexRAN SDK bblib_lte_LDPC_ratematch version #DIRTY#
FlexRAN SDK bblib_lte_rate_dematching_5gnr version #DIRTY#
FlexRAN SDK bblib_lte_turbo version #DIRTY#
FlexRAN SDK bblib_lte_rate_matching version #DIRTY#
FlexRAN SDK bblib_srs_fft_cestimate_5gnr version #DIRTY#
FlexRAN SDK bblib_mldts_process_5gnr version #DIRTY#
=========================
5GNR PHY Application     
=========================


--------------------------------------------------------
File[phycfg_timer.xml] Version: 23.03
--------------------------------------------------------
 --version=23.03
 --successiveNoApi=15
 --wls_sema_wake_up=1
 --wls_num_instances=1
 --wls_ul_queue_depth=48
 --wls_memory_align=0
 --wls_dev_name0=wls0
 --wls_cell_mapping0=0x1FFFFF
 --wlsMacMemorySize=0x3EA80000
 --wlsPhyMemorySize=0x18000000
 --CoreDumpEnable=0
 --dlIqLog=0
 --ulIqLog=0
 --phyMlog=1
 --phyStats=0
 --maxNumPhyStatsFiles=20
 --TimePathEnable=0
 --L1LogPath=./
 --dpdkFilePrefix=gnb0
 --dpdkMemorySize=6144
 --dpdkIovaMode=0
 --dpdkBasebandFecMode=1
 --dpdkBasebandDevice=0000:f7:00.1
 --tbModeEnable=0
 --radioEnable=0
 --PiplineSPR=0
 --PiplineSPRMode=1
 --PrecodingPowerBoost=0
 --agcTarget=8192
 --Rx0DbfsRadioPower=-3781794
 --PdschSymbolSplit=0
 --PdschOfdmSplitEnable=0
 --FecEncSplit=1
 --FecEncBypass=0
 --PdschDlWeightSplit=0
 --PuschUlWeightSplit=0
 --DLDFTBfWeightAlgoType=0
 --DLBfWeightGenGranularity=1
 --DLBfWeightGenOutGranularity=1
 --DLBfIsOverSample=0
 --DLRxAntHorizontalOverSample=1
 --DLRxAntVerticalOverSample=1
 --DLBeamSelectType=0
 --DLDFTMaxRBUsed=273
 --DLDFTBeamWeightNormType=0
 --DLDFTBFOutRemapVaild=0
 --DLDFTBFOutRemapTable=28, 24, 12, 8, 29, 25, 13, 9, 30, 26, 14, 10, 31, 27, 15, 11, 20, 16, 4, 0, 21, 17, 5, 1, 22, 18, 6, 2, 23, 19, 7, 3
 --ULDFTBfWeightAlgoType=0
 --ULBfWeightGenGranularity=1
 --ULBfWeightGenOutGranularity=0
 --RxAntVertical=1
 --RxAntHorizontal=1
 --RxAntPolarization=1
 --BeamWeightFixPointQ=13
 --BeamWeightSrsBypass=0
 --BeamWeightBypass=0
 --PuschDecompSplit=0
 --PuschChanEstSplit=0
 --PuschMmseSplit=0
 --PuschLlrRxSplit=0
 --FecDecEarlyTermDisable=0
 --FecDecNumIter=12
 --FecDecSplit=1
 --FecDecBypass=0
 --llrOutDecimalDigit=2
 --llrSaturatedBits=8
 --ULLdpcLlrComp=0
 --IrcEnableThreshold=-100
 --IrcDynamicFlag=0
 --PuschNoiseScale=2
 --CEInterpMethod=0
 --CEFocEnable=0
 --CEFocGranularity=768
 --PuschLinearInterpEnable=0
 --PuschLinearInterpGranularityAll=4
 --interpTable=0
 --DMRSPwrReportEna=0
 --EnableIrc=0
 --nEnableDelaySpreadEst=0
 --PucchSplit=0
 --PucchF0NoiseEstType=1
 --PucchF0MultiUeAlgo=1
 --PucchagcTarget=8192
 --PucchF234Decoder=0
 --SrsCeSplit=0
 --srsFftEnabled=0
 --srsFftSNRestMethod=1
 --srsFftSNRestCentralPartRs=1
 --srsFftTaylorWinFilter=2
 --SrsAgcEnabled=1
 --SrsAgcTarget=8192
 --SrsDftFillFullBand=0
 --SrsAgcMethodChoose=2
 --prachDetectThreshold=0
 --prachDetectFoCheck=0
 --prachThresholdMethod=0
 --prachDTWindowShift=0
 --prachThresholdSel=1
 --prachThrOffsetFactor=1122
 --prachMaxNcombine=-1
 --prachFFTSel=0
 --UrllcPuschFecSplit=0
 --UrllcBbdevIdEnd=0
 --phyStartStop=0
 --phyMemoryType=0
 --MlogSubframes=128
 --MlogCores=40
 --MlogSize=10000
 --systemThread=0, 0, 0
 --wlsNrtThread=0, 0, 0
 --timerThread=2, 96, 0
 --FpgaDriverCpuInfo=3, 96, 0
 --FrontHaulCpuInfo=3, 96, 0
 --radioDpdkMaster=2, 99, 0
 --phyStatsLogThread=0, 0, 2
 --BbuPoolSleepEnable=1
 --BbuPoolSleepPeriod=0
 --BbuPoolSuspendPeriod=0
 --BbuPoolThreadCorePriority=94
 --BbuPoolThreadCorePolicy=0
 --BbuPoolThreadDefault_0_63=0xF0
 --BbuPoolThreadDefault_64_127=0x0
 --BbuPoolThreadDefault_128_191=0x0
 --BbuPoolThreadDefault_192_255=0x0
 --BbuPoolThreadSrs_0_63=0x0
 --BbuPoolThreadSrs_64_127=0x0
 --BbuPoolThreadSrs_128_191=0x0
 --BbuPoolThreadSrs_192_255=0x0
 --BbuPoolThreadDlbeam_0_63=0x0
 --BbuPoolThreadDlbeam_64_127=0x0
 --BbuPoolThreadDlbeam_128_191=0x0
 --BbuPoolThreadDlbeam_192_255=0x0
 --BbuPoolThreadUrllc=0x100
 --eBbuPoolNumQueue=512, 512, 512, 512
 --eBbuPoolNumContext=1
 --eBbuPoolMaxContextFetch=1
 --eBbuPoolPrintFlag=0
 --eBbuPoolFecOnlyList=0
 --eBbuPoolNumNumaNode=1
 --eBbuPoolNumaNodeAffinityMask0=0x0
 --eBbuPoolNumaNodeAffinityMask1=0x0
 --eBbuPoolPowerSavingsEnable=0
 --eBbuPoolCollectPowerStats=0
 --eBbuPoolPowerSavingsMode=0
 --eBbuPoolPowerCoreMask=0x1000000010
 --eBbuPoolAiModelMMimo=table/ai_ml/massive_mimo_model.txt
 --eBbuPoolAiModelFdd=table/ai_ml/fdd_20mhz_model.txt
 --eBbuPoolNonStopMode=0
 --FrontHaulTimeAdvance=7450
 --nEthPorts=462607
 --nPhaseCompFlag=0
 --nFecFpgaVersionMu3=0x20010900
 --nFecFpgaVersionMu0_1=0x0423D420
 --nFhFpgaVersionMu3=0x8001000F
 --nFhFpgaVersionMu0_1=0x90010008
 --StreamStats=0
 --StreamIp=127.0.0.1
 --StreamPort=2000
 --nInfoTraceToolEn=0
 --nApisDlEn=1
 --nApisUlEn=1
 --nApisPdschPayloadEn=0
 --nApisPuschPayloadEn=0
 --nApisPrintEn=0
 --InfoTraceToolThread=1, 99, 0
 --nInfoTraceToolSocketIP=127.0.0.1
 --nInfoTraceToolSocketPort=10000
 --phytracelevelmodumask=0xE1FF
 --phytracesubmodumask0=0x1
 --phytracesubmodumask1=0x1
 --phytracesubmodumask2=0x1
 --phytracesubmodumask3=0x1
 --phytracesubmodumask4=0x1
 --phytracesubmodumask5=0x1
 --phytracesubmodumask6=0x1
 --phytracesubmodumask7=0x1
 --phytracesubmodumask8=0x1
 --TracelogThread=0, 0, 0
 --dliq_fscale=1.0
 --rru_workaround=0

not found in XML: param "wls_ul_enqueue_size" set to default value 0
nNumWlsInstances[1]
sWlsDevName[0]: wls0 nWlsCellMapping[0x00000000001fffff]
not found in XML: param "dbgPrintTime" set to default value 0
not found in XML: param "dlUlIOShared" set to default value 0
dpdkFilePrefix: gnb0
not found in XML: param "numSharedResource" set to default value 0
Setting FecEncSplit to 1 to run on HW accelerator
not found in XML: param "taFiltEnable" set to default value 0
not found in XML: param "deompSDKFlag" set to default value 0
not found in XML: param "ircEnable" set to default value 0
not found in XML: param "mmseDisable" set to default value 0
Setting FecDecSplit to 1 to run on HW accelerator
not found in XML: param "CETocEnable" set to default value 1
not found in XML: param "FecDecNumHalfIter" set to default value 0
not found in XML: param "pucchFormat2DetectThreshold" set to default value 0
not found in XML: param "TimerModeFreqDomain" set to default value 1
not found in XML: param "TimerModeFreqDomainInOut" set to default value 1
not found in XML: param "isUeEmulator" set to default value 0
not found in XML: param "FlowNum" set to default value 0
flow num: 0
not found in XML: param "ciphAlgo" set to default value 0
not found in XML: param "intAlgo" set to default value 0

phycfg_set_cfg_filename: Could not find string 'runcmdfrfile' in command line. Using regular stdin
L1log path ./ already exist or cannot create L1log path!
PhyStats Log Streaming Thread created with Core 0 Priority 0 Policy 2
nr5g_gnb_bs_phy_stats_thread:   [PID: 287225] binding on [CPU  0] [PRIO:  0] [POLICY:  2]
timer_set_tsc_freq_from_clock: System clock (rdtsc) resolution 1599999952 [Hz]
                               Ticks per usec 1599
Initial TraceLevelModuMask:0xe1ff
Initial SubModuMask[0]:0x1
Initial SubModuMask[1]:0x1
Initial SubModuMask[2]:0x1
Initial SubModuMask[3]:0x1
Initial SubModuMask[4]:0x1
Initial SubModuMask[5]:0x1
Initial SubModuMask[6]:0x1
Initial SubModuMask[7]:0x1
Initial SubModuMask[8]:0x1
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1600000001 [Hz]
        Ticks per us 1600
    MLog Storage: 0x7f32efd27100 -> 0x7f32f2dfd830 [ 51210032 bytes ]
    localMLogFreqReg: 1600. Storing: 1600
    Mlog Open successful



 bbdev_dpdk_init:
DPDK cores mask 0x00000000000000000000000000000004
    Calling rte_eal_init: ./l1app -c 0x00000000000000000000000000000004 -n2 --file-prefix=gnb0 --socket-mem=6144 --socket-limit=6144 -a0000:00:00.0 -a0000:f7:00.1 --iova-mode=pa 
EAL: Detected CPU lcores: 40
EAL: Detected NUMA nodes: 1
EAL: Detected static linkage of DPDK
EAL: Multi-process socket /var/run/dpdk/gnb0/mp_socket
EAL: Selected IOVA mode 'PA'
EAL: VFIO support initialized
EAL: Using IOMMU type 1 (Type 1)
EAL: Probe PCI driver: intel_vran_boost_vf (8086:57c1) device: 0000:f7:00.1 (socket 0)
TELEMETRY: No legacy callbacks, legacy socket not created
DPDK cores 1


bbdev_init: nSocketId[0]
from nQueueStart 64 setting FFT queue num == 32
FEC is accelerated through BBDEV: 0000:f7:00.1
DIR_WIRELESS_TABLE_5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/table
read_table: File /home/flexran_src/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/table/common/pss_table.bin of size 381 read_size: 381
read_table: File /home/flexran_src/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/table/common/sss_table.bin of size 128016 read_size: 128016
read_table: File /home/flexran_src/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/table/common/pucch_f0f1_zc_table_int16.bin of size 17280 read_size: 17280
read_table: File /home/flexran_src/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/table/common/pucch_f0_zc_table_int16.bin of size 17280 read_size: 17280
wls_layer_init: VERSION(101) Expected(101)
    nNumWlsInstances[1] nWlsMacMemSize[1051197440] nWlsPhyMemSize[402653184] nWlsHugePageAlign[0]
    nInstanceId[0] wls_device_name[wls0] nCellToWlsInstanceMap[0x00000000001fffff] nCellMapping[0x00000100001fffff]
        wls_lib: Open wls0 (DPDK memzone)
        wls_lib: WLS_Open 0x240000000
        wls_lib: link: 0 <-> 1
        wls_lib: Mode 0
        wls_lib: WLS shared management memzone: wls0
        wls_lib: Add ctx 0
        wls_lib: WLS_Alloc Size Requested [1453850624] bytes HugePageSize [0x40000000] nHugePagesMapped[2]
        wls_mem_base[0x240147a00] Phys[0x1e80147a00]
        wls_mem_size[1051197440  0x000000003ea80000]
        wls_mem_size_range[0x240147a00 -> 0x27ebc7a00] Phys[0x1e80147a00 -> 0x1ebebc7a00]
        wls_srs_mem_cells[21] wls_srs_mem_size_per_cell[19173961]
        wls_srs_mem_base[0x27ebc7a00] Phys[0x1ebebc7a00]
        wls_srs_mem_size[402653184  0x0000000018000000]
        wls_srs_mem_range[0x27ebc7a00 -> 0x296bc7a00] Phys[0x1ebebc7a00 -> 0x1e56bc7a00]
    nCellToWlsInstanceMap
        nCellId[0] -> nCellToWlsInstanceMap[0]
        nCellId[1] -> nCellToWlsInstanceMap[0]
        nCellId[2] -> nCellToWlsInstanceMap[0]
        nCellId[3] -> nCellToWlsInstanceMap[0]
        nCellId[4] -> nCellToWlsInstanceMap[0]
        nCellId[5] -> nCellToWlsInstanceMap[0]
        nCellId[6] -> nCellToWlsInstanceMap[0]
        nCellId[7] -> nCellToWlsInstanceMap[0]
        nCellId[8] -> nCellToWlsInstanceMap[0]
        nCellId[9] -> nCellToWlsInstanceMap[0]
        nCellId[10] -> nCellToWlsInstanceMap[0]
        nCellId[11] -> nCellToWlsInstanceMap[0]
        nCellId[12] -> nCellToWlsInstanceMap[0]
        nCellId[13] -> nCellToWlsInstanceMap[0]
        nCellId[14] -> nCellToWlsInstanceMap[0]
        nCellId[15] -> nCellToWlsInstanceMap[0]
        nCellId[16] -> nCellToWlsInstanceMap[0]
        nCellId[17] -> nCellToWlsInstanceMap[0]
        nCellId[18] -> nCellToWlsInstanceMap[0]
        nCellId[19] -> nCellToWlsInstanceMap[0]
        nCellId[20] -> nCellToWlsInstanceMap[0]
        nCellId[21] -> nCellToWlsInstanceMap[-1]
        nCellId[22] -> nCellToWlsInstanceMap[-1]
        nCellId[23] -> nCellToWlsInstanceMap[-1]
        nCellId[24] -> nCellToWlsInstanceMap[-1]
        nCellId[25] -> nCellToWlsInstanceMap[-1]
        nCellId[26] -> nCellToWlsInstanceMap[-1]
        nCellId[27] -> nCellToWlsInstanceMap[-1]
        nCellId[28] -> nCellToWlsInstanceMap[-1]
        nCellId[29] -> nCellToWlsInstanceMap[-1]
        nCellId[30] -> nCellToWlsInstanceMap[-1]
        nCellId[31] -> nCellToWlsInstanceMap[-1]
        nCellId[32] -> nCellToWlsInstanceMap[-1]
        nCellId[33] -> nCellToWlsInstanceMap[-1]
        nCellId[34] -> nCellToWlsInstanceMap[-1]
        nCellId[35] -> nCellToWlsInstanceMap[-1]
        nCellId[36] -> nCellToWlsInstanceMap[-1]
        nCellId[37] -> nCellToWlsInstanceMap[-1]
        nCellId[38] -> nCellToWlsInstanceMap[-1]
        nCellId[39] -> nCellToWlsInstanceMap[-1]
    nPatchCellIdToInstanceId
        nCellId[0] -> nPatchCellIdToInstanceId[0]
        nCellId[1] -> nPatchCellIdToInstanceId[1]
        nCellId[2] -> nPatchCellIdToInstanceId[2]
        nCellId[3] -> nPatchCellIdToInstanceId[3]
        nCellId[4] -> nPatchCellIdToInstanceId[4]
        nCellId[5] -> nPatchCellIdToInstanceId[5]
        nCellId[6] -> nPatchCellIdToInstanceId[6]
        nCellId[7] -> nPatchCellIdToInstanceId[7]
        nCellId[8] -> nPatchCellIdToInstanceId[8]
        nCellId[9] -> nPatchCellIdToInstanceId[9]
        nCellId[10] -> nPatchCellIdToInstanceId[10]
        nCellId[11] -> nPatchCellIdToInstanceId[11]
        nCellId[12] -> nPatchCellIdToInstanceId[12]
        nCellId[13] -> nPatchCellIdToInstanceId[13]
        nCellId[14] -> nPatchCellIdToInstanceId[14]
        nCellId[15] -> nPatchCellIdToInstanceId[15]
        nCellId[16] -> nPatchCellIdToInstanceId[16]
        nCellId[17] -> nPatchCellIdToInstanceId[17]
        nCellId[18] -> nPatchCellIdToInstanceId[18]
        nCellId[19] -> nPatchCellIdToInstanceId[19]
        nCellId[20] -> nPatchCellIdToInstanceId[20]
        nCellId[21] -> nPatchCellIdToInstanceId[0]
        nCellId[22] -> nPatchCellIdToInstanceId[0]
        nCellId[23] -> nPatchCellIdToInstanceId[0]
        nCellId[24] -> nPatchCellIdToInstanceId[0]
        nCellId[25] -> nPatchCellIdToInstanceId[0]
        nCellId[26] -> nPatchCellIdToInstanceId[0]
        nCellId[27] -> nPatchCellIdToInstanceId[0]
        nCellId[28] -> nPatchCellIdToInstanceId[0]
        nCellId[29] -> nPatchCellIdToInstanceId[0]
        nCellId[30] -> nPatchCellIdToInstanceId[0]
        nCellId[31] -> nPatchCellIdToInstanceId[0]
        nCellId[32] -> nPatchCellIdToInstanceId[0]
        nCellId[33] -> nPatchCellIdToInstanceId[0]
        nCellId[34] -> nPatchCellIdToInstanceId[0]
        nCellId[35] -> nPatchCellIdToInstanceId[0]
        nCellId[36] -> nPatchCellIdToInstanceId[0]
        nCellId[37] -> nPatchCellIdToInstanceId[0]
        nCellId[38] -> nPatchCellIdToInstanceId[0]
        nCellId[39] -> nPatchCellIdToInstanceId[0]
    nPatchInstanceIdToCellId
        nWlsInstance[0] nNumFirstCell[0] -> 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 


===========================================================================================================
PHY VERSION
===========================================================================================================
Version: #DIRTY#
IMG-date: Mar 30 2023
IMG-time: 23:01:09
Commit: 909863dea-dirty
===========================================================================================================
DPDK VERSION
===========================================================================================================
DPDK version: DPDK 22.11.1
BBDEV Patch version: BBDEV_VERSION_STRING_DIRTY
===========================================================================================================
DEPENDENCIES VERSIONS
===========================================================================================================
FlexRAN SDK bblib_layerdemapping_5gnr version #DIRTY#
FlexRAN SDK bblib_layermapping_5gnr version #DIRTY#
FlexRAN SDK bblib_cestimate_5gnr_version #DIRTY#
FlexRAN SDK bblib_pucch_cestimate_5gnr version #DIRTY#
FlexRAN SDK bblib_llr_demapping version #DIRTY#
FlexRAN SDK bblib_pdcch_remapping_5gnr_version version #DIRTY#
FlexRAN SDK bblib_reed_muller version #DIRTY#
FlexRAN SDK bblib_lte_modulation version #DIRTY#
FlexRAN SDK bblib_polar_decoder_5gnr version #DIRTY#
FlexRAN SDK bblib_polar_rate_dematching_5gnr version #DIRTY#
FlexRAN SDK bblib_PhaseNoise_5G version #DIRTY#
FlexRAN SDK bblib_mimo_mmse_detection_5gnr version #DIRTY#
FlexRAN SDK bblib_fd_correlation version #DIRTY#
FlexRAN SDK bblib_scramble_5gnr version #DIRTY#
FlexRAN SDK bblib_pucch_equ_5gnr version #DIRTY#
FlexRAN SDK bblib_ta_compensation_version_5gnr #DIRTY#
FlexRAN SDK bblib_polar_encoder_5gnr version #DIRTY#
FlexRAN SDK bblib_prach_5gnr version #DIRTY#
FlexRAN SDK bblib_fft_ifft version #DIRTY#
FlexRAN SDK bblib_pucch_5gnr version #DIRTY#
FlexRAN SDK bblib_lte_crc version #DIRTY#
FlexRAN SDK bblib_fec_enc_byte_concat_soft version #DIRTY#
FlexRAN SDK bblib_common version #DIRTY#
===========================================================================================================

===========================================================================================================
Non BBU threads in application
===========================================================================================================
phy_print_thread:                      [PID: 287227] binding on [CPU  0] [PRIO:  0] [POLICY:  1]
wls_rx_handler (non-rt):               [PID: 288067] binding on [CPU  0]
Received MSG_TYPE_PHY_TEST_CONFIG_INFO
wls_nrt_mac2phy_api_recv_thread:       [PID: 287226] binding on [CPU  0] [PRIO:  0] [POLICY:  1]
===========================================================================================================

PHY>welcome to application console

    Send MSG_TYPE_PHY_TEST_CONFIG_INFO
[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_OFDM_SPLT_ENABLE[1]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: BF_WEIGHT_GEN_GRANULARITY[2]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 281949696    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 53673984
    phydi_nr5g_allocate_massive_mimo_buffers: TOTAL Allocated: 76345344
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                             165.83 milli-secs
      From API Arrival:                         165.84 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 32
    nNrOfRxAnt: 32
    nNrOfDLPorts: 8
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 8
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[1024]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[1024]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 734,208 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 2,969,856 bytes!
[intsId: 0] succeed to allocate total memory size 2,969,856 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 742,464 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 104,960 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 226,432 bytes!
[intsId: 0] succeed to allocate total memory size 3,196,288 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 113,216 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 38,469,376 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 44,408,832 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 338,048 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 692,608 bytes!
[intsId: 0] succeed to allocate total memory size 45,101,440 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 346,304 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f328e70ea40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 5 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 24 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 25 successfully! Pool core index is 3 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 3198000 nUlAliveTick 3997500


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000003000020     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000003000020     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000003000020     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000003000020     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000003000020     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000003000020     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000003000020     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000003000020     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000003000020     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000003000020     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   3   1   2   1 0x0000000000000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       0   0   1   1 0x0000000000000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     0   0   1   0 0x0000000000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   4   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000003000020     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000003000020     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,188.16 milli-secs
      From API Arrival:                       1,188.17 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999940 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f32efd27100 -> 0x7f32f2dfd830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000003000030) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(5) Idx(2)
  CoreId(24) Idx(3)
  CoreId(25) Idx(4)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       150 /         Size:    722,308,824
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       151 /         Size:    741,966,080
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 40207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[1] nIsMassiveMimoConfig[1] nSrsCoreMask[0x0000000000000010]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [2] for numa node [0]
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             941.88 milli-secs
      From API Arrival:                         941.89 milli-secs
[0mtimer_main_thread:        [PID: 288105] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [500.00..503.17..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     185.00    245.84    335.00 |       37%       49%       67%
    UL_LINK  MU1  |     455.00    486.85    500.00 |       91%       97%      100%
    SRS_LINK MU1  |     200.00    230.40    240.00 |       40%       46%       48%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  5,717,622   1,744,000 |    301,366 /    301,366      0.00%     192,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   3.88 19.78 18.58 19.69   15.48
     Intr % :   0.31  0.35  0.32  0.35    0.33
    Spare % :   0.48  0.48  0.45  0.49    0.48
    Sleep % :  95.31 79.36 80.63 79.46   83.69
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10000
    TTI Min :      0     0     0     0
    TTI Avg :      4    26    24    26
    TTI Max :     22    84    76    86
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [500.00..503.12..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     185.00    245.52    330.00 |       37%       49%       66%
    UL_LINK  MU1  |     455.00    476.88    500.00 |       91%       95%      100%
    SRS_LINK MU1  |     200.00    221.27    240.00 |       40%       44%       48%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  5,719,091   1,743,776 |    301,516 /    301,516      0.00%     192,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   5.36 27.29 25.53 27.34   21.38
     Intr % :   0.43  0.49  0.44  0.48    0.46
    Spare % :   0.49  0.48  0.44  0.48    0.47
    Sleep % :  93.70 71.72 73.57 71.68   77.67
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9998  9998  9998  9999
    TTI Min :      0     0     0     0
    TTI Avg :      5    26    25    26
    TTI Max :     21    84    74    84
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [500.00..503.20..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     185.00    245.63    330.00 |       37%       49%       66%
    UL_LINK  MU1  |     455.00    477.28    500.00 |       91%       95%      100%
    SRS_LINK MU1  |     200.00    220.80    240.00 |       40%       44%       48%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  5,719,091   1,744,000 |    301,516 /    301,516      0.00%     192,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   5.35 27.32 25.47 27.31   21.36
     Intr % :   0.43  0.48  0.44  0.48    0.46
    Spare % :   0.49  0.48  0.45  0.48    0.48
    Sleep % :  93.71 71.69 73.62 71.71   77.68
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001
    TTI Min :      0     0     0     0
    TTI Avg :      5    26    24    26
    TTI Max :     21    84    74    84
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [500.00..503.23..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     185.00    245.45    330.00 |       37%       49%       66%
    UL_LINK  MU1  |     455.00    477.34    495.00 |       91%       95%       99%
    SRS_LINK MU1  |     200.00    221.12    240.00 |       40%       44%       48%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  5,719,091   1,744,224 |    301,516 /    301,516      0.00%     192,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   5.35 27.38 25.61 27.11   21.36
     Intr % :   0.43  0.48  0.45  0.48    0.46
    Spare % :   0.49  0.48  0.45  0.49    0.48
    Sleep % :  93.71 71.63 73.47 71.90   77.68
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :      5    26    25    26
    TTI Max :     22    84    71    84
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 40207 nPhyDiStartCount 40207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536872262, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_1350_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_1350_timer.bin
    MLog file .//l1mlog_wls0_FD_1350_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
timer_main_thread exiting [PID: 288105]
L1_MEM_MGR: [instID 0] need 45,101,440 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        83 /         Size:    647,512,832
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        84 /         Size:    667,170,088
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0     168888     168840     168840         48          0
   1         48          0          0         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40      40261      40213      40213         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                           1,048.22 milli-secs
      From API Arrival:                       1,048.32 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        11 /         Size:    194,700,032
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        12 /         Size:    214,357,288
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                              24.10 milli-secs
      From API Arrival:                          25.42 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        11 /         Size:    194,700,032
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        12 /         Size:    214,357,288
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_OFDM_SPLT_ENABLE[1]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: BF_WEIGHT_GEN_GRANULARITY[2]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 281949696    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 53673984
    phydi_nr5g_allocate_massive_mimo_buffers: TOTAL Allocated: 76345344
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                             126.38 milli-secs
      From API Arrival:                         126.40 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 32
    nNrOfRxAnt: 32
    nNrOfDLPorts: 8
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 8
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[1024]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[1024]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 734,208 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 2,969,856 bytes!
[intsId: 0] succeed to allocate total memory size 2,969,856 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 742,464 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 104,960 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 226,432 bytes!
[intsId: 0] succeed to allocate total memory size 3,196,288 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 113,216 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 38,469,376 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 44,408,832 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 338,048 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 692,608 bytes!
[intsId: 0] succeed to allocate total memory size 45,101,440 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 346,304 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f329bc44b80 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 5 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 24 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 25 successfully! Pool core index is 3 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 3198000 nUlAliveTick 3997500


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000003000020     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000003000020     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000003000020     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000003000020     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000003000020     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000003000020     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000003000020     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000003000020     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000003000020     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000003000020     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   3   1   2   1 0x0000000000000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       0   0   1   1 0x0000000000000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     0   0   1   0 0x0000000000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   4   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000003000020     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000003000020     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,177.59 milli-secs
      From API Arrival:                       1,177.61 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999971 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f32efd27100 -> 0x7f32f2dfd830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000003000030) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(5) Idx(2)
  CoreId(24) Idx(3)
  CoreId(25) Idx(4)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       150 /         Size:    722,308,824
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       151 /         Size:    741,966,080
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 40207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[1] nIsMassiveMimoConfig[1] nSrsCoreMask[0x0000000000000010]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [2] for numa node [0]
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             944.92 milli-secs
      From API Arrival:                         944.93 milli-secs
[0mtimer_main_thread:        [PID: 288111] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [500.00..503.69..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    210.61    295.00 |       33%       42%       59%
    UL_LINK  MU1  |     390.00    426.37    450.00 |       78%       85%       90%
    SRS_LINK MU1  |     205.00    232.56    240.00 |       41%       47%       48%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,225,336   1,007,872 |    137,556 /    137,556      0.00%      95,952 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   4.05 18.14 16.65 18.05   14.22
     Intr % :   0.30  0.35  0.32  0.35    0.33
    Spare % :   0.51  0.49  0.47  0.49    0.49
    Sleep % :  95.12 81.00 82.54 81.10   84.94
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999
    TTI Min :      0     0     0     0
    TTI Avg :      5    24    22    23
    TTI Max :     21    79    72    79
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [500.00..503.63..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    210.19    295.00 |       33%       42%       59%
    UL_LINK  MU1  |     390.00    416.69    450.00 |       78%       83%       90%
    SRS_LINK MU1  |     205.00    222.66    240.00 |       41%       45%       48%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,226,163   1,008,128 |    137,625 /    137,625      0.00%      96,048 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   5.57 25.14 22.84 24.89   19.61
     Intr % :   0.41  0.48  0.44  0.48    0.45
    Spare % :   0.52  0.49  0.47  0.50    0.49
    Sleep % :  93.48 73.87 76.23 74.12   79.42
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001
    TTI Min :      0     0     0     0
    TTI Avg :      5    24    22    24
    TTI Max :     22    79    74    79
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [500.00..503.73..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    210.70    300.00 |       33%       42%       60%
    UL_LINK  MU1  |     390.00    417.25    450.00 |       78%       83%       90%
    SRS_LINK MU1  |     205.00    223.04    240.00 |       41%       45%       48%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,226,163   1,007,872 |    137,625 /    137,625      0.00%      95,952 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   5.58 25.01 23.01 24.96   19.64
     Intr % :   0.42  0.48  0.44  0.48    0.46
    Spare % :   0.52  0.50  0.47  0.50    0.50
    Sleep % :  93.46 74.00 76.06 74.04   79.39
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999
    TTI Min :      0     0     0     0
    TTI Avg :      5    24    22    24
    TTI Max :     22    79    74    79
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [500.00..503.55..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    210.81    295.00 |       33%       42%       59%
    UL_LINK  MU1  |     390.00    416.82    450.00 |       78%       83%       90%
    SRS_LINK MU1  |     205.00    222.81    240.00 |       41%       45%       48%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  3,226,163   1,008,000 |    137,625 /    137,625      0.00%      96,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   5.57 25.13 22.94 24.93   19.64
     Intr % :   0.42  0.48  0.44  0.48    0.46
    Spare % :   0.52  0.50  0.47  0.50    0.50
    Sleep % :  93.47 73.87 76.12 74.07   79.38
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :      5    24    22    24
    TTI Max :     21    79    72    79
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 40207 nPhyDiStartCount 40207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536872263, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_1351_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_1351_timer.bin
    MLog file .//l1mlog_wls0_FD_1351_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 0] need 45,101,440 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        83 /         Size:    647,512,832
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        84 /         Size:    667,170,088
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0     337728     337680     337680         48          0
   1         48          0          0         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40      80474      80426      80426         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                           1,051.34 milli-secs
      From API Arrival:                       1,051.44 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        11 /         Size:    194,700,032
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        12 /         Size:    214,357,288
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                               0.81 milli-secs
      From API Arrival:                           2.21 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        11 /         Size:    194,700,032
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        12 /         Size:    214,357,288
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_OFDM_SPLT_ENABLE[1]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: BF_WEIGHT_GEN_GRANULARITY[2]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 281949696    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 53673984
    phydi_nr5g_allocate_massive_mimo_buffers: TOTAL Allocated: 76345344
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              74.20 milli-secs
      From API Arrival:                          74.22 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 32
    nNrOfRxAnt: 32
    nNrOfDLPorts: 8
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 8
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[1024]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[1024]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 734,208 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 2,969,856 bytes!
[intsId: 0] succeed to allocate total memory size 2,969,856 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 742,464 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 104,960 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 226,432 bytes!
[intsId: 0] succeed to allocate total memory size 3,196,288 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 113,216 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 38,469,376 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 44,408,832 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 338,048 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 692,608 bytes!
[intsId: 0] succeed to allocate total memory size 45,101,440 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 346,304 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f329ac42900 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 5 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 24 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 25 successfully! Pool core index is 3 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 3198000 nUlAliveTick 3997500


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000003000020     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000003000020     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000003000020     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000003000020     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000003000020     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000003000020     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000003000020     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000003000020     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000003000020     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000003000020     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   3   1   2   1 0x0000000000000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       0   0   1   1 0x0000000000000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     0   0   1   0 0x0000000000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   4   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000003000020     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000003000020     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,166.55 milli-secs
      From API Arrival:                       1,166.56 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999972 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f32efd27100 -> 0x7f32f2dfd830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000003000030) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(5) Idx(2)
  CoreId(24) Idx(3)
  CoreId(25) Idx(4)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       150 /         Size:    722,308,824
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       151 /         Size:    741,966,080
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 40207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[1] nIsMassiveMimoConfig[1] nSrsCoreMask[0x0000000000000010]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [2] for numa node [0]
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             943.32 milli-secs
      From API Arrival:                         943.32 milli-secs
[0mtimer_main_thread:        [PID: 288117] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [500.00..503.82..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     145.00    184.52    235.00 |       29%       37%       47%
    UL_LINK  MU1  |     345.00    375.31    395.00 |       69%       75%       79%
    SRS_LINK MU1  |     200.00    229.27    235.00 |       40%       46%       47%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,842,574     623,920 |     72,104 /     72,104      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   3.91 16.73 14.65 16.80   13.02
     Intr % :   0.28  0.35  0.32  0.35    0.33
    Spare % :   0.50  0.49  0.47  0.48    0.48
    Sleep % :  95.29 82.42 84.54 82.35   86.15
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999
    TTI Min :      0     0     0     0
    TTI Avg :      5    22    19    22
    TTI Max :     21    70    68    70
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [500.00..503.72..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     145.00    184.32    235.00 |       29%       37%       47%
    UL_LINK  MU1  |     345.00    365.92    395.00 |       69%       73%       79%
    SRS_LINK MU1  |     200.00    219.86    235.00 |       40%       44%       47%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,843,046     624,000 |     72,140 /     72,140      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   5.39 23.19 20.26 23.04   17.97
     Intr % :   0.39  0.48  0.44  0.48    0.45
    Spare % :   0.51  0.49  0.48  0.49    0.49
    Sleep % :  93.69 75.82 78.80 75.97   81.07
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :      5    22    19    22
    TTI Max :     20    70    67    69
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [500.00..503.79..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     145.00    184.31    235.00 |       29%       37%       47%
    UL_LINK  MU1  |     345.00    366.54    395.00 |       69%       73%       79%
    SRS_LINK MU1  |     200.00    219.69    235.00 |       40%       44%       47%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,843,046     624,080 |     72,140 /     72,140      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   5.38 23.12 20.22 23.16   17.97
     Intr % :   0.39  0.49  0.45  0.49    0.46
    Spare % :   0.51  0.49  0.48  0.49    0.49
    Sleep % :  93.70 75.89 78.84 75.84   81.07
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001
    TTI Min :      0     0     0     0
    TTI Avg :      5    22    19    22
    TTI Max :     22    70    67    70
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [500.00..503.55..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     145.00    184.11    235.00 |       29%       37%       47%
    UL_LINK  MU1  |     345.00    365.76    395.00 |       69%       73%       79%
    SRS_LINK MU1  |     200.00    220.11    235.00 |       40%       44%       47%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,843,046     624,000 |     72,140 /     72,140      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   5.40 23.12 20.30 23.04   17.96
     Intr % :   0.39  0.49  0.44  0.48    0.45
    Spare % :   0.51  0.49  0.47  0.49    0.49
    Sleep % :  93.68 75.88 78.76 75.97   81.07
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :      5    22    19    22
    TTI Max :     21    70    67    70
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 40207 nPhyDiStartCount 40207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536872264, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_1352_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_1352_timer.bin
    MLog file .//l1mlog_wls0_FD_1352_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
timer_main_thread exiting [PID: 288117]
L1_MEM_MGR: [instID 0] need 45,101,440 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        83 /         Size:    647,512,832
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        84 /         Size:    667,170,088
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0     506568     506520     506520         48          0
   1         48          0          0         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     120687     120639     120639         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                           1,051.56 milli-secs
      From API Arrival:                       1,051.66 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        11 /         Size:    194,700,032
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        12 /         Size:    214,357,288
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                               0.84 milli-secs
      From API Arrival:                           2.26 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        11 /         Size:    194,700,032
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        12 /         Size:    214,357,288
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_OFDM_SPLT_ENABLE[1]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: BF_WEIGHT_GEN_GRANULARITY[2]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 281949696    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 53673984
    phydi_nr5g_allocate_massive_mimo_buffers: TOTAL Allocated: 76345344
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              74.25 milli-secs
      From API Arrival:                          74.28 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 32
    nNrOfRxAnt: 32
    nNrOfDLPorts: 8
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 8
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[1024]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[1024]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 734,208 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 2,969,856 bytes!
[intsId: 0] succeed to allocate total memory size 2,969,856 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 742,464 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 104,960 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 226,432 bytes!
[intsId: 0] succeed to allocate total memory size 3,196,288 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 113,216 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 38,469,376 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 44,408,832 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 338,048 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 692,608 bytes!
[intsId: 0] succeed to allocate total memory size 45,101,440 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 346,304 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f328e70e840 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 5 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 24 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 25 successfully! Pool core index is 3 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 3198000 nUlAliveTick 3997500


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000003000020     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000003000020     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000003000020     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000003000020     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000003000020     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000003000020     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000003000020     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000003000020     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000003000020     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000003000020     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   3   1   2   1 0x0000000000000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       0   0   1   1 0x0000000000000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     0   0   1   0 0x0000000000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   4   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000003000020     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000003000020     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,166.93 milli-secs
      From API Arrival:                       1,166.93 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999934 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f32efd27100 -> 0x7f32f2dfd830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000003000030) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(5) Idx(2)
  CoreId(24) Idx(3)
  CoreId(25) Idx(4)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       150 /         Size:    722,308,824
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       151 /         Size:    741,966,080
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 40207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[1] nIsMassiveMimoConfig[1] nSrsCoreMask[0x0000000000000010]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [2] for numa node [0]
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             944.46 milli-secs
      From API Arrival:                         944.47 milli-secs
[0mtimer_main_thread:        [PID: 288123] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [500.00..503.10..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    203.08    285.00 |       31%       41%       57%
    UL_LINK  MU1  |     360.00    413.62    440.00 |       72%       83%       88%
    SRS_LINK MU1  |     200.00    227.28    235.00 |       40%       45%       47%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  4,286,028   1,375,824 |    222,710 /    222,710      0.00%     160,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   3.83 17.01 15.86 16.90   13.40
     Intr % :   0.29  0.35  0.33  0.35    0.33
    Spare % :   0.51  0.50  0.48  0.50    0.50
    Sleep % :  95.35 82.12 83.32 82.23   85.75
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999
    TTI Min :      0     0     0     0
    TTI Avg :      4    22    21    22
    TTI Max :     21    74    70    77
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [500.00..503.08..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     150.00    203.39    285.00 |       30%       41%       57%
    UL_LINK  MU1  |     360.00    403.06    440.00 |       72%       81%       88%
    SRS_LINK MU1  |     200.00    217.61    235.00 |       40%       44%       47%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  4,287,129   1,376,000 |    222,822 /    222,822      0.00%     159,920 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   5.28 23.39 21.89 23.44   18.50
     Intr % :   0.41  0.48  0.45  0.49    0.46
    Spare % :   0.51  0.51  0.47  0.51    0.50
    Sleep % :  93.79 75.59 77.17 75.54   80.52
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :      5    22    21    22
    TTI Max :     20    75    69    77
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [500.00..503.12..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     150.00    203.07    285.00 |       30%       41%       57%
    UL_LINK  MU1  |     360.00    402.44    440.00 |       72%       80%       88%
    SRS_LINK MU1  |     200.00    217.56    235.00 |       40%       44%       47%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  4,287,129   1,376,176 |    222,822 /    222,822      0.00%     160,080 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   5.28 23.34 21.99 23.34   18.49
     Intr % :   0.40  0.49  0.45  0.48    0.46
    Spare % :   0.52  0.51  0.48  0.51    0.51
    Sleep % :  93.78 75.64 77.06 75.65   80.53
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001
    TTI Min :      0     0     0     0
    TTI Avg :      5    22    21    22
    TTI Max :     20    76    70    77
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200066|     0|200066|     0|200066|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [500.00..503.15..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     150.00    203.03    285.00 |       30%       41%       57%
    UL_LINK  MU1  |     360.00    403.13    440.00 |       72%       81%       88%
    SRS_LINK MU1  |     200.00    217.99    235.00 |       40%       44%       47%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  4,287,129   1,376,000 |    222,822 /    222,822      0.00%     160,000 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   5.28 23.35 21.90 23.40   18.48
     Intr % :   0.41  0.49  0.45  0.48    0.46
    Spare % :   0.52  0.51  0.48  0.51    0.51
    Sleep % :  93.77 75.64 77.15 75.59   80.54
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :      5    22    21    22
    TTI Max :     21    77    70    75
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 40207 nPhyDiStartCount 40207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536872265, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_1353_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_1353_timer.bin
    MLog file .//l1mlog_wls0_FD_1353_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
timer_main_thread exiting [PID: 288123]
L1_MEM_MGR: [instID 0] need 45,101,440 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        83 /         Size:    647,512,832
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        84 /         Size:    667,170,088
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0     675408     675360     675360         48          0
   1         48          0          0         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     160900     160852     160852         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                           1,051.69 milli-secs
      From API Arrival:                       1,051.80 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        11 /         Size:    194,700,032
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        12 /         Size:    214,357,288
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                               0.90 milli-secs
      From API Arrival:                           2.39 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        11 /         Size:    194,700,032
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        12 /         Size:    214,357,288
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_OFDM_SPLT_ENABLE[1]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: BF_WEIGHT_GEN_GRANULARITY[2]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 281949696    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 53673984
    phydi_nr5g_allocate_massive_mimo_buffers: TOTAL Allocated: 76345344
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              74.24 milli-secs
      From API Arrival:                          74.26 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 32
    nNrOfRxAnt: 32
    nNrOfDLPorts: 8
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 8
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[1024]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[1024]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 734,208 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 2,969,856 bytes!
[intsId: 0] succeed to allocate total memory size 2,969,856 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 742,464 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 104,960 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 226,432 bytes!
[intsId: 0] succeed to allocate total memory size 3,196,288 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 113,216 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 38,469,376 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 44,408,832 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 338,048 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 692,608 bytes!
[intsId: 0] succeed to allocate total memory size 45,101,440 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 346,304 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f3299185ac0 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 5 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 24 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 25 successfully! Pool core index is 3 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 3198000 nUlAliveTick 3997500


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000003000020     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000003000020     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000003000020     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000003000020     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000003000020     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000003000020     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000003000020     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000003000020     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000003000020     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000003000020     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   3   1   2   1 0x0000000000000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       0   0   1   1 0x0000000000000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     0   0   1   0 0x0000000000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   4   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000003000020     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000003000020     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,168.14 milli-secs
      From API Arrival:                       1,168.15 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1600000007 [Hz]
        Ticks per us 1600
    MLog Storage: 0x7f32efd27100 -> 0x7f32f2dfd830 [ 51210032 bytes ]
    localMLogFreqReg: 1600. Storing: 1600
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000003000030) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(5) Idx(2)
  CoreId(24) Idx(3)
  CoreId(25) Idx(4)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       150 /         Size:    722,308,824
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       151 /         Size:    741,966,080
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 40207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[1] nIsMassiveMimoConfig[1] nSrsCoreMask[0x0000000000000010]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [2] for numa node [0]
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             944.78 milli-secs
      From API Arrival:                         944.79 milli-secs
[0mtimer_main_thread:        [PID: 288129] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..503.36..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    175.70    225.00 |       28%       35%       45%
    UL_LINK  MU1  |     310.00    360.61    375.00 |       62%       72%       75%
    SRS_LINK MU1  |     205.00    228.19    235.00 |       41%       46%       47%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,406,500     751,904 |    104,856 /    104,856      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   3.87 15.10 15.56 15.10   12.41
     Intr % :   0.28  0.35  0.32  0.35    0.33
    Spare % :   0.52  0.50  0.48  0.50    0.50
    Sleep % :  95.32 84.02 83.62 84.03   86.75
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999
    TTI Min :      0     0     0     0
    TTI Avg :      4    19    20    19
    TTI Max :     20    65    64    64
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..503.14..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    175.37    220.00 |       28%       35%       44%
    UL_LINK  MU1  |     310.00    351.00    375.00 |       62%       70%       75%
    SRS_LINK MU1  |     205.00    218.73    235.00 |       41%       44%       47%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,407,116     752,000 |    104,908 /    104,908      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   5.33 20.88 21.48 20.84   17.13
     Intr % :   0.39  0.48  0.44  0.49    0.45
    Spare % :   0.53  0.52  0.47  0.51    0.51
    Sleep % :  93.73 78.10 77.59 78.14   81.89
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :      5    20    20    20
    TTI Max :     20    63    63    65
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..503.28..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    175.31    220.00 |       28%       35%       44%
    UL_LINK  MU1  |     310.00    350.45    375.00 |       62%       70%       75%
    SRS_LINK MU1  |     205.00    218.66    235.00 |       41%       44%       47%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,407,116     752,096 |    104,908 /    104,908      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   5.33 20.88 21.44 20.84   17.12
     Intr % :   0.39  0.48  0.44  0.49    0.45
    Spare % :   0.53  0.52  0.48  0.51    0.51
    Sleep % :  93.73 78.10 77.62 78.14   81.90
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001
    TTI Min :      0     0     0     0
    TTI Avg :      5    20    20    20
    TTI Max :     21    64    64    67
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..503.26..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    175.94    250.00 |       28%       35%       50%
    UL_LINK  MU1  |     305.00    349.85    375.00 |       61%       70%       75%
    SRS_LINK MU1  |     205.00    218.67    235.00 |       41%       44%       47%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,407,116     751,904 |    104,908 /    104,908      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   5.33 21.09 21.34 20.83   17.15
     Intr % :   0.39  0.48  0.44  0.49    0.45
    Spare % :   0.54  0.51  0.48  0.51    0.51
    Sleep % :  93.72 77.89 77.72 78.15   81.87
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999
    TTI Min :      0     0     0     0
    TTI Avg :      5    20    20    20
    TTI Max :     20    63    65    64
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 40207 nPhyDiStartCount 40207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536872266, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_1354_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_1354_timer.bin
    MLog file .//l1mlog_wls0_FD_1354_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
timer_main_thread exiting [PID: 288129]
L1_MEM_MGR: [instID 0] need 45,101,440 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        83 /         Size:    647,512,832
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        84 /         Size:    667,170,088
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0     844248     844200     844200         48          0
   1         48          0          0         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     201113     201065     201065         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                           1,051.83 milli-secs
      From API Arrival:                       1,051.94 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        11 /         Size:    194,700,032
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        12 /         Size:    214,357,288
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                               0.84 milli-secs
      From API Arrival:                           2.23 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        11 /         Size:    194,700,032
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        12 /         Size:    214,357,288
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_OFDM_SPLT_ENABLE[1]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: BF_WEIGHT_GEN_GRANULARITY[2]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 281949696    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 53673984
    phydi_nr5g_allocate_massive_mimo_buffers: TOTAL Allocated: 76345344
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              74.60 milli-secs
      From API Arrival:                          74.62 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 32
    nNrOfRxAnt: 32
    nNrOfDLPorts: 8
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 8
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[1024]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[1024]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 734,208 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 2,969,856 bytes!
[intsId: 0] succeed to allocate total memory size 2,969,856 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 742,464 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 104,960 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 226,432 bytes!
[intsId: 0] succeed to allocate total memory size 3,196,288 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 113,216 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 38,469,376 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 44,408,832 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 338,048 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 692,608 bytes!
[intsId: 0] succeed to allocate total memory size 45,101,440 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 346,304 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f32988b3000 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 5 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 24 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 25 successfully! Pool core index is 3 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 3198000 nUlAliveTick 3997500


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000003000020     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000003000020     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000003000020     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000003000020     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000003000020     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000003000020     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000003000020     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000003000020     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000003000020     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000003000020     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   3   1   2   1 0x0000000000000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       0   0   1   1 0x0000000000000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     0   0   1   0 0x0000000000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   4   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000003000020     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000003000020     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,167.34 milli-secs
      From API Arrival:                       1,167.35 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999924 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f32efd27100 -> 0x7f32f2dfd830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000003000030) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(5) Idx(2)
  CoreId(24) Idx(3)
  CoreId(25) Idx(4)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       150 /         Size:    722,308,824
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       151 /         Size:    741,966,080
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 40207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[1] nIsMassiveMimoConfig[1] nSrsCoreMask[0x0000000000000010]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [2] for numa node [0]
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             945.14 milli-secs
      From API Arrival:                         945.15 milli-secs
[0mtimer_main_thread:        [PID: 288135] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [500.00..503.71..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    158.89    215.00 |       25%       32%       43%
    UL_LINK  MU1  |     275.00    323.31    335.00 |       55%       65%       67%
    SRS_LINK MU1  |     200.00    223.84    230.00 |       40%       45%       46%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,379,639     496,064 |     54,091 /     54,091      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   3.68 14.69 13.07 14.58   11.51
     Intr % :   0.27  0.35  0.32  0.35    0.32
    Spare % :   0.52  0.50  0.50  0.50    0.51
    Sleep % :  95.51 84.44 86.09 84.55   87.65
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001
    TTI Min :      0     0     0     0
    TTI Avg :      4    19    17    19
    TTI Max :     19    59    57    58
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [500.00..503.92..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    158.61    215.00 |       24%       32%       43%
    UL_LINK  MU1  |     275.00    314.65    335.00 |       55%       63%       67%
    SRS_LINK MU1  |     200.00    214.79    230.00 |       40%       43%       46%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,379,993     495,872 |     54,118 /     54,118      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   5.08 20.18 18.20 20.03   15.87
     Intr % :   0.38  0.48  0.44  0.49    0.45
    Spare % :   0.53  0.51  0.50  0.50    0.51
    Sleep % :  93.99 78.81 80.84 78.97   83.15
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9998  9998  9998  9998
    TTI Min :      0     0     0     0
    TTI Avg :      4    19    17    19
    TTI Max :     19    59    56    58
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [500.00..503.50..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    158.77    215.00 |       25%       32%       43%
    UL_LINK  MU1  |     275.00    313.54    335.00 |       55%       63%       67%
    SRS_LINK MU1  |     200.00    214.04    230.00 |       40%       43%       46%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,379,993     496,000 |     54,118 /     54,118      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   5.07 20.31 17.95 20.20   15.88
     Intr % :   0.38  0.49  0.45  0.48    0.45
    Spare % :   0.52  0.51  0.50  0.50    0.51
    Sleep % :  94.01 78.68 81.08 78.80   83.14
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :      4    19    17    19
    TTI Max :     19    60    57    60
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [500.00..503.87..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    158.63    215.00 |       24%       32%       43%
    UL_LINK  MU1  |     275.00    314.41    335.00 |       55%       63%       67%
    SRS_LINK MU1  |     200.00    214.28    230.00 |       40%       43%       46%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,379,993     496,064 |     54,118 /     54,118      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   5.07 20.29 18.09 20.06   15.88
     Intr % :   0.38  0.49  0.44  0.49    0.45
    Spare % :   0.52  0.51  0.49  0.50    0.51
    Sleep % :  94.01 78.69 80.96 78.93   83.15
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001
    TTI Min :      0     0     0     0
    TTI Avg :      4    19    17    19
    TTI Max :     19    60    57    58
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 40207 nPhyDiStartCount 40207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536872267, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_1355_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_1355_timer.bin
    MLog file .//l1mlog_wls0_FD_1355_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
timer_main_thread exiting [PID: 288135]
L1_MEM_MGR: [instID 0] need 45,101,440 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        83 /         Size:    647,512,832
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        84 /         Size:    667,170,088
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    1013088    1013040    1013040         48          0
   1         48          0          0         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     241326     241278     241278         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                           1,051.62 milli-secs
      From API Arrival:                       1,051.72 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        11 /         Size:    194,700,032
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        12 /         Size:    214,357,288
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                               0.85 milli-secs
      From API Arrival:                           2.24 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        11 /         Size:    194,700,032
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        12 /         Size:    214,357,288
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_OFDM_SPLT_ENABLE[1]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: BF_WEIGHT_GEN_GRANULARITY[2]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 281949696    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 53673984
    phydi_nr5g_allocate_massive_mimo_buffers: TOTAL Allocated: 76345344
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              75.00 milli-secs
      From API Arrival:                          75.01 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 32
    nNrOfRxAnt: 32
    nNrOfDLPorts: 8
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 8
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[1024]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[1024]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 734,208 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 2,969,856 bytes!
[intsId: 0] succeed to allocate total memory size 2,969,856 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 742,464 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 104,960 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 226,432 bytes!
[intsId: 0] succeed to allocate total memory size 3,196,288 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 113,216 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 38,469,376 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 44,408,832 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 338,048 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 692,608 bytes!
[intsId: 0] succeed to allocate total memory size 45,101,440 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 346,304 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f329a00ef40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 5 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 24 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 25 successfully! Pool core index is 3 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 3198000 nUlAliveTick 3997500


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000003000020     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000003000020     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000003000020     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000003000020     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000003000020     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000003000020     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000003000020     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000003000020     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000003000020     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000003000020     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   3   1   2   1 0x0000000000000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       0   0   1   1 0x0000000000000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     0   0   1   0 0x0000000000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   4   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000003000020     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000003000020     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,167.71 milli-secs
      From API Arrival:                       1,167.72 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1600000092 [Hz]
        Ticks per us 1600
    MLog Storage: 0x7f32efd27100 -> 0x7f32f2dfd830 [ 51210032 bytes ]
    localMLogFreqReg: 1600. Storing: 1600
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000003000030) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(5) Idx(2)
  CoreId(24) Idx(3)
  CoreId(25) Idx(4)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       150 /         Size:    722,308,824
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       151 /         Size:    741,966,080
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 40207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[1] nIsMassiveMimoConfig[1] nSrsCoreMask[0x0000000000000010]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [2] for numa node [0]
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             942.14 milli-secs
      From API Arrival:                         942.15 milli-secs
[0mtimer_main_thread:        [PID: 288141] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..503.42..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     105.00    138.20    195.00 |       21%       28%       39%
    UL_LINK  MU1  |     245.00    275.58    290.00 |       49%       55%       58%
    SRS_LINK MU1  |     195.00    220.06    225.00 |       39%       44%       45%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,143,705     752,000 |    111,457 /    111,457      0.00%      96,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   3.56 11.94 11.68 12.02    9.80
     Intr % :   0.26  0.35  0.33  0.35    0.32
    Spare % :   0.50  0.52  0.49  0.52    0.51
    Sleep % :  95.65 87.16 87.48 87.09   89.34
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :      4    15    15    15
    TTI Max :     18    48    47    47
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|104000|     0|104000|     0|104000| 66560|     0| 66560|     0| 66560| 20800|     0|     0| 20800|  4200|     0|     0|  4200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..503.42..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     105.00    138.06    195.00 |       21%       28%       39%
    UL_LINK  MU1  |     245.00    266.66    295.00 |       49%       53%       59%
    SRS_LINK MU1  |     195.00    210.69    225.00 |       39%       42%       45%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,144,256     751,904 |    111,513 /    111,513      0.00%      96,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   4.92 16.50 16.14 16.60   13.54
     Intr % :   0.36  0.49  0.45  0.49    0.45
    Spare % :   0.53  0.54  0.51  0.53    0.53
    Sleep % :  94.17 82.45 82.88 82.36   85.47
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :      4    16    15    16
    TTI Max :     19    48    50    48
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..503.36..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     105.00    138.07    195.00 |       21%       28%       39%
    UL_LINK  MU1  |     245.00    266.45    290.00 |       49%       53%       58%
    SRS_LINK MU1  |     195.00    210.56    225.00 |       39%       42%       45%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,144,256     752,096 |    111,513 /    111,513      0.00%      96,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   4.92 16.58 16.13 16.50   13.53
     Intr % :   0.36  0.49  0.45  0.49    0.45
    Spare % :   0.52  0.53  0.49  0.53    0.52
    Sleep % :  94.18 82.38 82.90 82.46   85.48
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :      4    16    15    16
    TTI Max :     19    48    48    47
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..503.36..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     105.00    137.93    195.00 |       21%       28%       39%
    UL_LINK  MU1  |     245.00    266.15    295.00 |       49%       53%       59%
    SRS_LINK MU1  |     195.00    210.72    225.00 |       39%       42%       45%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,144,256     752,096 |    111,513 /    111,513      0.00%      96,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   4.91 16.43 16.19 16.54   13.52
     Intr % :   0.36  0.49  0.45  0.49    0.45
    Spare % :   0.53  0.53  0.51  0.53    0.53
    Sleep % :  94.18 82.53 82.82 82.43   85.49
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001
    TTI Min :      0     0     0     0
    TTI Avg :      4    15    15    16
    TTI Max :     18    46    47    48
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 40207 nPhyDiStartCount 40207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536872268, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_1356_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_1356_timer.bin
    MLog file .//l1mlog_wls0_FD_1356_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 0] need 45,101,440 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        83 /         Size:    647,512,832
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        84 /         Size:    667,170,088
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    1181928    1181880    1181880         48          0
   1         48          0          0         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     281539     281491     281491         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                           1,051.82 milli-secs
      From API Arrival:                       1,051.92 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        11 /         Size:    194,700,032
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        12 /         Size:    214,357,288
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                               0.82 milli-secs
      From API Arrival:                           2.24 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        11 /         Size:    194,700,032
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        12 /         Size:    214,357,288
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_OFDM_SPLT_ENABLE[1]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: BF_WEIGHT_GEN_GRANULARITY[2]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 281949696    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 53673984
    phydi_nr5g_allocate_massive_mimo_buffers: TOTAL Allocated: 76345344
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              74.87 milli-secs
      From API Arrival:                          74.88 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 32
    nNrOfRxAnt: 32
    nNrOfDLPorts: 8
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 8
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[1024]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[1024]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 734,208 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 2,969,856 bytes!
[intsId: 0] succeed to allocate total memory size 2,969,856 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 742,464 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 104,960 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 226,432 bytes!
[intsId: 0] succeed to allocate total memory size 3,196,288 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 113,216 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 38,469,376 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 44,408,832 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 338,048 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 692,608 bytes!
[intsId: 0] succeed to allocate total memory size 45,101,440 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 346,304 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f329a47d500 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 5 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 24 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 25 successfully! Pool core index is 3 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 3198000 nUlAliveTick 3997500


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000003000020     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000003000020     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000003000020     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000003000020     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000003000020     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000003000020     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000003000020     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000003000020     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000003000020     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000003000020     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   3   1   2   1 0x0000000000000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       0   0   1   1 0x0000000000000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     0   0   1   0 0x0000000000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   4   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000003000020     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000003000020     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,167.10 milli-secs
      From API Arrival:                       1,167.10 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999925 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f32efd27100 -> 0x7f32f2dfd830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000003000030) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(5) Idx(2)
  CoreId(24) Idx(3)
  CoreId(25) Idx(4)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       150 /         Size:    722,308,824
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       151 /         Size:    741,966,080
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 40207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[1] nIsMassiveMimoConfig[1] nSrsCoreMask[0x0000000000000010]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [2] for numa node [0]
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             944.34 milli-secs
      From API Arrival:                         944.35 milli-secs
[0mtimer_main_thread:        [PID: 288147] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [500.00..503.86..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     100.00    126.38    180.00 |       20%       25%       36%
    UL_LINK  MU1  |     220.00    256.08    275.00 |       44%       51%       55%
    SRS_LINK MU1  |     190.00    217.62    225.00 |       38%       44%       45%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,202,687     383,952 |     51,583 /     51,583      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   3.50 11.24 10.90 11.29    9.23
     Intr % :   0.26  0.36  0.33  0.35    0.33
    Spare % :   0.50  0.51  0.49  0.52    0.51
    Sleep % :  95.73 87.87 88.26 87.81   89.92
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999
    TTI Min :      0     0     0     0
    TTI Avg :      4    14    14    14
    TTI Max :     19    44    46    43
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 20400|     0|     0| 20400|  4080|     0|     0|  4080|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [500.00..503.93..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     100.00    126.43    180.00 |       20%       25%       36%
    UL_LINK  MU1  |     225.00    247.15    275.00 |       45%       49%       55%
    SRS_LINK MU1  |     190.00    208.29    225.00 |       38%       42%       45%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,202,995     384,048 |     51,609 /     51,609      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   4.83 15.57 15.01 15.60   12.75
     Intr % :   0.35  0.50  0.46  0.49    0.45
    Spare % :   0.51  0.53  0.50  0.54    0.52
    Sleep % :  94.29 83.39 84.00 83.36   86.26
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001
    TTI Min :      0     0     0     0
    TTI Avg :      4    15    14    15
    TTI Max :     18    42    44    42
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [500.00..503.95..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     100.00    126.56    180.00 |       20%       25%       36%
    UL_LINK  MU1  |     225.00    247.93    275.00 |       45%       50%       55%
    SRS_LINK MU1  |     195.00    208.64    225.00 |       39%       42%       45%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,202,995     383,952 |     51,609 /     51,609      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   4.84 15.58 15.09 15.54   12.76
     Intr % :   0.35  0.49  0.47  0.49    0.45
    Spare % :   0.51  0.53  0.51  0.54    0.52
    Sleep % :  94.27 83.38 83.92 83.41   86.25
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999
    TTI Min :      0     0     0     0
    TTI Avg :      4    15    14    15
    TTI Max :     19    42    46    42
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [500.00..503.93..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     100.00    126.09    180.00 |       20%       25%       36%
    UL_LINK  MU1  |     220.00    247.02    275.00 |       44%       49%       55%
    SRS_LINK MU1  |     195.00    208.45    225.00 |       39%       42%       45%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,202,995     384,048 |     51,609 /     51,609      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   4.83 15.55 15.07 15.57   12.76
     Intr % :   0.35  0.49  0.47  0.49    0.45
    Spare % :   0.51  0.53  0.49  0.53    0.52
    Sleep % :  94.29 83.42 83.95 83.39   86.26
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001
    TTI Min :      0     0     0     0
    TTI Avg :      4    15    14    15
    TTI Max :     18    42    44    42
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 40207 nPhyDiStartCount 40207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536872269, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_1357_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_1357_timer.bin
    MLog file .//l1mlog_wls0_FD_1357_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 0] need 45,101,440 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        83 /         Size:    647,512,832
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        84 /         Size:    667,170,088
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    1350768    1350720    1350720         48          0
   1         48          0          0         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     321752     321704     321704         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                           1,051.47 milli-secs
      From API Arrival:                       1,051.58 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        11 /         Size:    194,700,032
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        12 /         Size:    214,357,288
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                               0.85 milli-secs
      From API Arrival:                           2.23 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        11 /         Size:    194,700,032
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        12 /         Size:    214,357,288
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_OFDM_SPLT_ENABLE[1]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: BF_WEIGHT_GEN_GRANULARITY[2]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 281949696    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 53673984
    phydi_nr5g_allocate_massive_mimo_buffers: TOTAL Allocated: 76345344
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              75.24 milli-secs
      From API Arrival:                          75.54 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 32
    nNrOfRxAnt: 32
    nNrOfDLPorts: 8
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 8
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[1024]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[1024]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 734,208 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 2,969,856 bytes!
[intsId: 0] succeed to allocate total memory size 2,969,856 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 742,464 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 104,960 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 226,432 bytes!
[intsId: 0] succeed to allocate total memory size 3,196,288 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 113,216 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 38,469,376 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 44,408,832 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 338,048 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 692,608 bytes!
[intsId: 0] succeed to allocate total memory size 45,101,440 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 346,304 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f329a00ef40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 5 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 24 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 25 successfully! Pool core index is 3 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 3198000 nUlAliveTick 3997500


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000003000020     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000003000020     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000003000020     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000003000020     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000003000020     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000003000020     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000003000020     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000003000020     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000003000020     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000003000020     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   3   1   2   1 0x0000000000000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       0   0   1   1 0x0000000000000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     0   0   1   0 0x0000000000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   4   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000003000020     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000003000020     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,166.71 milli-secs
      From API Arrival:                       1,166.71 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1600000119 [Hz]
        Ticks per us 1600
    MLog Storage: 0x7f32efd27100 -> 0x7f32f2dfd830 [ 51210032 bytes ]
    localMLogFreqReg: 1600. Storing: 1600
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000003000030) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(5) Idx(2)
  CoreId(24) Idx(3)
  CoreId(25) Idx(4)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       150 /         Size:    722,308,824
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       151 /         Size:    741,966,080
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 40207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[1] nIsMassiveMimoConfig[1] nSrsCoreMask[0x0000000000000010]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [2] for numa node [0]
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             942.56 milli-secs
      From API Arrival:                         942.56 milli-secs
[0mtimer_main_thread:        [PID: 288153] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..504.10..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      90.00    109.69    165.00 |       18%       22%       33%
    UL_LINK  MU1  |     200.00    231.83    255.00 |       40%       46%       51%
    SRS_LINK MU1  |     190.00    212.32    215.00 |       38%       42%       43%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    689,998     256,000 |     27,020 /     27,020      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   3.29  9.91  8.81  9.92    7.98
     Intr % :   0.25  0.35  0.33  0.35    0.32
    Spare % :   0.49  0.51  0.50  0.52    0.51
    Sleep % :  95.96 89.21 90.34 89.20   91.18
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :      4    12    11    12
    TTI Max :     17    40    37    41
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 20400|     0|     0| 20400|  4080|     0|     0|  4080|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..503.90..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      90.00    109.96    165.00 |       18%       22%       33%
    UL_LINK  MU1  |     200.00    221.95    255.00 |       40%       44%       51%
    SRS_LINK MU1  |     185.00    202.81    215.00 |       37%       41%       43%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    690,176     255,968 |     27,033 /     27,033      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   4.53 13.70 12.10 13.75   11.02
     Intr % :   0.34  0.48  0.46  0.48    0.44
    Spare % :   0.50  0.53  0.51  0.54    0.52
    Sleep % :  94.61 85.27 86.90 85.21   88.00
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999
    TTI Min :      0     0     0     0
    TTI Avg :      4    13    11    13
    TTI Max :     17    39    38    39
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..503.73..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      90.00    110.26    165.00 |       18%       22%       33%
    UL_LINK  MU1  |     200.00    222.08    255.00 |       40%       44%       51%
    SRS_LINK MU1  |     190.00    202.64    215.00 |       38%       41%       43%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    690,176     256,000 |     27,033 /     27,033      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   4.53 13.78 12.12 13.73   11.04
     Intr % :   0.34  0.48  0.46  0.48    0.44
    Spare % :   0.50  0.53  0.50  0.54    0.52
    Sleep % :  94.61 85.19 86.89 85.24   87.98
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     0     0     0
    TTI Avg :      4    13    11    13
    TTI Max :     17    38    37    41
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 4. Tti2Tti Time: [495.00..503.60..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |      90.00    109.95    165.00 |       18%       22%       33%
    UL_LINK  MU1  |     200.00    221.78    255.00 |       40%       44%       51%
    SRS_LINK MU1  |     190.00    203.00    215.00 |       38%       41%       43%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    690,176     256,032 |     27,033 /     27,033      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   4.54 13.74 12.15 13.71   11.04
     Intr % :   0.34  0.48  0.46  0.48    0.44
    Spare % :   0.50  0.52  0.51  0.53    0.52
    Sleep % :  94.59 85.24 86.86 85.26   87.99
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001
    TTI Min :      0     0     0     0
    TTI Avg :      4    13    11    13
    TTI Max :     18    41    39    40
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 40207 nPhyDiStartCount 40207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536872270, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_1358_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_1358_timer.bin
    MLog file .//l1mlog_wls0_FD_1358_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
timer_main_thread exiting [PID: 288153]
L1_MEM_MGR: [instID 0] need 45,101,440 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        83 /         Size:    647,512,832
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        84 /         Size:    667,170,088
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    1519608    1519560    1519560         48          0
   1         48          0          0         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     361965     361917     361917         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                           1,051.42 milli-secs
      From API Arrival:                       1,051.52 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0mOpening File: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//fd/mu1_100mhz/358/dliq_port0.bin
Opening File: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//fd/mu1_100mhz/358/dliq_port1.bin
Opening File: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//fd/mu1_100mhz/358/dliq_port2.bin
Opening File: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//fd/mu1_100mhz/358/dliq_port3.bin
Opening File: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//fd/mu1_100mhz/358/dliq_port4.bin
Opening File: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//fd/mu1_100mhz/358/dliq_port5.bin
Opening File: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//fd/mu1_100mhz/358/dliq_port6.bin
Opening File: /home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test//fd/mu1_100mhz/358/dliq_port7.bin
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        11 /         Size:    194,700,032
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        12 /         Size:    214,357,288
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             526.25 milli-secs
      From API Arrival:                         527.61 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        11 /         Size:    194,700,032
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        12 /         Size:    214,357,288
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_OFDM_SPLT_ENABLE[1]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: BF_WEIGHT_GEN_GRANULARITY[2]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 281949696    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 53673984
    phydi_nr5g_allocate_massive_mimo_buffers: TOTAL Allocated: 76345344
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              46.53 milli-secs
      From API Arrival:                          46.55 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 281949696    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 53673984
    phydi_nr5g_allocate_massive_mimo_buffers: TOTAL Allocated: 76345344
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                             152.49 milli-secs
      From API Arrival:                         199.06 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 32
    nNrOfRxAnt: 32
    nNrOfDLPorts: 8
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 8
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[2] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[512]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[512]
    i[1] j[0] Idx[1024]
    i[1] j[1] Idx[1536]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 734,208 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 2,969,856 bytes!
[intsId: 0] succeed to allocate total memory size 2,969,856 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 742,464 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 104,960 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 226,432 bytes!
[intsId: 0] succeed to allocate total memory size 3,196,288 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 113,216 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 38,469,376 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 44,408,832 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 338,048 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 692,608 bytes!
[intsId: 0] succeed to allocate total memory size 45,101,440 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 346,304 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f329a00ef40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 5 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 24 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 25 successfully! Pool core index is 3 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 3198000 nUlAliveTick 3997500


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000003000020     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000003000020     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000003000020     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000003000020     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000003000020     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000003000020     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000003000020     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000003000020     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000003000020     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000003000020     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000003000020     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000003000020     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   3   1   2   1 0x0000000000000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       0   0   1   1 0x0000000000000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     0   0   1   0 0x0000000000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   4   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000003000020     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000003000020     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000003000020     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000003000020     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000003000020     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,178.77 milli-secs
      From API Arrival:                       1,178.77 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 32
    nNrOfRxAnt: 32
    nNrOfDLPorts: 8
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 8
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 734,208 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 2,969,856 bytes!
[intsId: 1] succeed to allocate total memory size 2,969,856 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 742,464 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 104,960 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 226,432 bytes!
[intsId: 1] succeed to allocate total memory size 3,196,288 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 113,216 (bytes)
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 38,469,376 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 44,408,832 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 338,048 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 692,608 bytes!
[intsId: 1] succeed to allocate total memory size 45,101,440 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 346,304 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 3198000 nUlAliveTick 3997500
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              50.23 milli-secs
      From API Arrival:                       1,229.01 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999933 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f32efd27100 -> 0x7f32f2dfd830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000003000030) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(5) Idx(2)
  CoreId(24) Idx(3)
  CoreId(25) Idx(4)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       293 /         Size:  1,261,043,296
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       294 /         Size:  1,280,700,552
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 40207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[2] nIsMassiveMimoConfig[1] nSrsCoreMask[0x0000000000000010]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [4] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             938.68 milli-secs
      From API Arrival:                         938.69 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       293 /         Size:  1,261,043,296
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       294 /         Size:  1,280,700,552
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 40207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               4.14 milli-secs
      From API Arrival:                         942.84 milli-secs
[0mtimer_main_thread:        [PID: 288159] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 2 NumBbuCores: 4. Tti2Tti Time: [500.00..504.04..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     200.00    287.02    440.00 |       40%       57%       88%
    UL_LINK  MU1  |     300.00    343.91    365.00 |       60%       69%       73%
    SRS_LINK MU1  |     300.00    331.72    340.00 |       60%       66%       68%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,406,500     751,904 |     27,020 /     27,020      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,406,500     751,904 |     27,020 /     27,020      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :   8.23 29.22 29.14 29.25   23.96
     Intr % :   0.66  0.60  0.57  0.59    0.60
    Spare % :   0.42  0.42  0.40  0.41    0.41
    Sleep % :  90.66 69.74 69.87 69.72   75.00
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999
    TTI Min :      0     0     0     0
    TTI Avg :     10    39    38    39
    TTI Max :     42    89    84    91
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 20400|     0|     0| 20400|  4080|     0|     0|  4080|     0|     0|     0|     0|
   1| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 2 NumBbuCores: 4. Tti2Tti Time: [500.00..503.99..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     200.00    286.61    440.00 |       40%       57%       88%
    UL_LINK  MU1  |     300.00    333.87    365.00 |       60%       67%       73%
    SRS_LINK MU1  |     300.00    322.49    340.00 |       60%       64%       68%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,407,116     752,000 |     27,033 /     27,033      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,407,116     752,000 |     27,033 /     27,033      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :  11.35 40.16 40.21 40.53   33.06
     Intr % :   0.92  0.83  0.79  0.82    0.84
    Spare % :   0.40  0.39  0.37  0.39    0.39
    Sleep % :  87.31 58.60 58.62 58.24   65.69
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     2     2     2
    TTI Avg :     10    39    39    40
    TTI Max :     42    89    84    90
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 2 NumBbuCores: 4. Tti2Tti Time: [500.00..503.96..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     200.00    286.67    440.00 |       40%       57%       88%
    UL_LINK  MU1  |     305.00    333.47    365.00 |       61%       67%       73%
    SRS_LINK MU1  |     300.00    322.08    340.00 |       60%       64%       68%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,407,116     752,000 |     27,033 /     27,033      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,407,116     752,000 |     27,033 /     27,033      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :  11.36 40.33 40.18 40.40   33.07
     Intr % :   0.91  0.83  0.79  0.81    0.83
    Spare % :   0.40  0.39  0.37  0.39    0.39
    Sleep % :  87.31 58.44 58.63 58.38   65.69
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     2     2     2
    TTI Avg :     10    39    39    39
    TTI Max :     42    91    84    89
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   1|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 2 NumBbuCores: 4. Tti2Tti Time: [500.00..504.03..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     200.00    286.85    440.00 |       40%       57%       88%
    UL_LINK  MU1  |     300.00    333.81    365.00 |       60%       67%       73%
    SRS_LINK MU1  |     300.00    323.10    345.00 |       60%       65%       69%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,407,116     752,000 |     27,033 /     27,033      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,407,116     752,000 |     27,033 /     27,033      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [4 BBU core(s)]:
    Core Id :      4     5    24    25     Avg
  Numa Node :      0     0     0     0
     Util % :  11.37 40.20 40.17 40.53   33.07
     Intr % :   0.92  0.83  0.79  0.81    0.84
    Spare % :   0.40  0.39  0.37  0.39    0.39
    Sleep % :  87.29 58.55 58.65 58.25   65.69
     Numa % :   0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000
    TTI Min :      0     2     2     2
    TTI Avg :     10    39    39    40
    TTI Max :     42    91    84    89
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 40207 nPhyDiStartCount 40207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536873271, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 288159]
L1_MEM_MGR: [instID 0] need 45,101,440 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       224 /         Size:  1,185,721,984
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       225 /         Size:  1,205,379,240
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              24.60 milli-secs
      From API Arrival:                          24.70 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536873271, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_2359_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_2359_timer.bin
    MLog file .//l1mlog_wls0_FD_2359_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 1] need 45,101,440 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       161 /         Size:  1,129,941,056
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       162 /         Size:  1,149,598,312
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    1688448    1688400    1688400         48          0
   1     168888     168840     168840         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     402183     402135     402135         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                           1,036.63 milli-secs
      From API Arrival:                       1,061.34 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        89 /         Size:    677,128,256
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        90 /         Size:    696,785,512
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                               0.97 milli-secs
      From API Arrival:                       1,039.03 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        89 /         Size:    677,128,256
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        90 /         Size:    696,785,512
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        17 /         Size:    224,315,456
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        18 /         Size:    243,972,712
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                               0.81 milli-secs
      From API Arrival:                           3.32 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        17 /         Size:    224,315,456
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        18 /         Size:    243,972,712
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_OFDM_SPLT_ENABLE[1]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: BF_WEIGHT_GEN_GRANULARITY[2]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 281949696    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 53673984
    phydi_nr5g_allocate_massive_mimo_buffers: TOTAL Allocated: 76345344
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              45.69 milli-secs
      From API Arrival:                          45.71 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 281949696    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 53673984
    phydi_nr5g_allocate_massive_mimo_buffers: TOTAL Allocated: 76345344
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              45.60 milli-secs
      From API Arrival:                          91.32 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 281949696    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 53673984
    phydi_nr5g_allocate_massive_mimo_buffers: TOTAL Allocated: 76345344
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                             135.29 milli-secs
      From API Arrival:                         226.62 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 32
    nNrOfRxAnt: 32
    nNrOfDLPorts: 8
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 8
    nCarrierAggregationLevel: 2
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[3] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[341]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[341]
    i[1] j[0] Idx[682]
    i[1] j[1] Idx[1023]
    i[2] j[0] Idx[1364]
    i[2] j[1] Idx[1705]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 734,208 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 2,969,856 bytes!
[intsId: 0] succeed to allocate total memory size 2,969,856 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 742,464 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 104,960 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 226,432 bytes!
[intsId: 0] succeed to allocate total memory size 3,196,288 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 113,216 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 38,469,376 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 44,408,832 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 338,048 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 692,608 bytes!
[intsId: 0] succeed to allocate total memory size 45,101,440 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 346,304 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f324bb75000 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 5 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 6 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 24 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 25 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 26 successfully! Pool core index is 5 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 3198000 nUlAliveTick 3997500


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000000007000060     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000000007000060     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000000007000060     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000000007000060     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000000007000060     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000000007000060     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000000007000060     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000000007000060     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000000007000060     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000000007000060     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000000007000060     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000000007000060     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000000007000060     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000000007000060     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000000007000060     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000000007000060     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000000007000060     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000000007000060     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000000007000060     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000000007000060     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000000007000060     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000000007000060     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000000007000060     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000000007000060     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000000007000060     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000000007000060     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   3   1   2   1 0x0000000000000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       0   0   1   1 0x0000000000000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     0   0   1   0 0x0000000000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000000007000060     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   4   0 0x0000000007000060     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000000007000060     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000000007000060     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000000007000060     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000000007000060     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000000007000060     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,178.34 milli-secs
      From API Arrival:                       1,178.34 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 32
    nNrOfRxAnt: 32
    nNrOfDLPorts: 8
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 8
    nCarrierAggregationLevel: 2
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 734,208 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 2,969,856 bytes!
[intsId: 1] succeed to allocate total memory size 2,969,856 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 742,464 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 104,960 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 226,432 bytes!
[intsId: 1] succeed to allocate total memory size 3,196,288 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 113,216 (bytes)
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 38,469,376 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 44,408,832 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 338,048 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 692,608 bytes!
[intsId: 1] succeed to allocate total memory size 45,101,440 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 346,304 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 3198000 nUlAliveTick 3997500
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              44.53 milli-secs
      From API Arrival:                       1,222.88 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 32
    nNrOfRxAnt: 32
    nNrOfDLPorts: 8
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 8
    nCarrierAggregationLevel: 2
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 734,208 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 2,969,856 bytes!
[intsId: 2] succeed to allocate total memory size 2,969,856 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 742,464 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 104,960 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 226,432 bytes!
[intsId: 2] succeed to allocate total memory size 3,196,288 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 113,216 (bytes)
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 38,469,376 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 44,408,832 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 338,048 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 692,608 bytes!
[intsId: 2] succeed to allocate total memory size 45,101,440 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 346,304 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 799500 nDlAliveTick 3198000 nUlAliveTick 3997500
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              50.70 milli-secs
      From API Arrival:                       1,273.58 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999987 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f32efd27100 -> 0x7f32f2dfd830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x0000000007000070) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(5) Idx(2)
  CoreId(6) Idx(3)
  CoreId(24) Idx(4)
  CoreId(25) Idx(5)
  CoreId(26) Idx(6)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       436 /         Size:  1,799,777,768
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       437 /         Size:  1,819,435,024
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 40207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[3] nIsMassiveMimoConfig[1] nSrsCoreMask[0x0000000000000010]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [6] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             940.18 milli-secs
      From API Arrival:                         940.18 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       436 /         Size:  1,799,777,768
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       437 /         Size:  1,819,435,024
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 40207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.64 milli-secs
      From API Arrival:                         940.84 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       436 /         Size:  1,799,777,768
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       437 /         Size:  1,819,435,024
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 40207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               3.68 milli-secs
      From API Arrival:                         944.53 milli-secs
[0mtimer_main_thread:        [PID: 288167] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 3 NumBbuCores: 6. Tti2Tti Time: [500.00..503.51..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     225.00    309.44    450.00 |       45%       62%       90%
    UL_LINK  MU1  |     310.00    339.57    355.00 |       62%       68%       71%
    SRS_LINK MU1  |     375.00    421.56    440.00 |       75%       84%       88%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,406,500     751,904 |     27,020 /     27,020      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,406,500     751,904 |     27,020 /     27,020      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,406,500     751,904 |     27,020 /     27,020      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  12.26 29.36 29.09 26.88 29.44 29.30   26.05
     Intr % :   0.83  0.72  0.72  0.67  0.73  0.72    0.73
    Spare % :   0.41  0.42  0.39  0.41  0.42  0.39    0.41
    Sleep % :  86.47 69.48 69.77 72.02 69.39 69.57   72.78
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     16    39    38    35    39    39
    TTI Max :     62    89    90    89    89    91
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|101950|     0|101950|     0|101950| 65248|     0| 65248|     0| 65248| 20390|     0|     0| 20390|  4078|     0|     0|  4078|     0|     0|     0|     0|
   1|101950|     0|101950|     0|101950| 65248|     0| 65248|     0| 65248| 20390|     0|     0| 20390|  4078|     0|     0|  4078|     0|     0|     0|     0|
   2| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 3 NumBbuCores: 6. Tti2Tti Time: [500.00..503.51..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     225.00    308.97    450.00 |       45%       62%       90%
    UL_LINK  MU1  |     310.00    329.99    355.00 |       62%       66%       71%
    SRS_LINK MU1  |     375.00    412.59    440.00 |       75%       83%       88%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,407,116     752,000 |     27,033 /     27,033      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,407,116     752,000 |     27,033 /     27,033      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,407,116     752,000 |     27,033 /     27,033      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  16.94 40.45 40.24 37.28 40.61 40.31   35.97
     Intr % :   1.15  1.01  1.00  0.93  1.01  1.00    1.02
    Spare % :   0.39  0.39  0.37  0.39  0.39  0.37    0.38
    Sleep % :  81.50 58.13 58.37 61.39 57.97 58.30   62.61
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     2     2     2     2     2
    TTI Avg :     16    39    39    36    40    39
    TTI Max :     61    89    91    89    89    91
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 3 NumBbuCores: 6. Tti2Tti Time: [500.00..503.57..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     225.00    308.89    450.00 |       45%       62%       90%
    UL_LINK  MU1  |     310.00    330.15    350.00 |       62%       66%       70%
    SRS_LINK MU1  |     375.00    412.65    440.00 |       75%       83%       88%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,407,116     752,096 |     27,033 /     27,033      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,407,116     752,096 |     27,033 /     27,033      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,407,116     752,096 |     27,033 /     27,033      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  16.95 40.50 40.23 37.21 40.58 40.33   35.97
     Intr % :   1.14  1.00  1.00  0.93  1.01  0.99    1.01
    Spare % :   0.38  0.39  0.37  0.39  0.39  0.37    0.38
    Sleep % :  81.51 58.08 58.38 61.45 57.99 58.29   62.62
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     2     2     2     2     2
    TTI Avg :     16    40    39    36    40    39
    TTI Max :     62    89    91    89    89    91
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   1|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   2|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 3 NumBbuCores: 6. Tti2Tti Time: [500.00..503.57..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     225.00    309.08    450.00 |       45%       62%       90%
    UL_LINK  MU1  |     310.00    330.46    355.00 |       62%       66%       71%
    SRS_LINK MU1  |     375.00    412.29    440.00 |       75%       82%       88%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,407,116     752,000 |     27,033 /     27,033      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,407,116     752,000 |     27,033 /     27,033      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  2,407,116     752,000 |     27,033 /     27,033      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    24    25    26     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  16.93 40.67 40.14 37.17 40.53 40.42   35.98
     Intr % :   1.14  1.00  1.00  0.92  1.01  0.99    1.01
    Spare % :   0.37  0.39  0.37  0.38  0.39  0.37    0.38
    Sleep % :  81.54 57.92 58.47 61.50 58.05 58.20   62.61
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     2     2     2     2     2
    TTI Avg :     16    40    39    36    40    39
    TTI Max :     63    89    91    89    91    91
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 40207 nPhyDiStartCount 40207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536874271, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 288167]
L1_MEM_MGR: [instID 0] need 45,101,440 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       365 /         Size:  1,723,931,136
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       366 /         Size:  1,743,588,392
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              24.55 milli-secs
      From API Arrival:                          24.65 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536874271, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 45,101,440 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       302 /         Size:  1,668,150,208
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       303 /         Size:  1,687,807,464
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                              10.45 milli-secs
      From API Arrival:                          35.11 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536874271, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 26 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_3359_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_3359_timer.bin
    MLog file .//l1mlog_wls0_FD_3359_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 2] need 45,101,440 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       239 /         Size:  1,612,369,280
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       240 /         Size:  1,632,026,536
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    1857288    1857240    1857240         48          0
   1     337728     337680     337680         48          0
   2     168888     168840     168840         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     442407     442359     442359         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                           1,043.58 milli-secs
      From API Arrival:                       1,078.70 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       167 /         Size:  1,159,556,480
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       168 /         Size:  1,179,213,736
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                               1.06 milli-secs
      From API Arrival:                       1,056.56 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       167 /         Size:  1,159,556,480
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       168 /         Size:  1,179,213,736
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        95 /         Size:    706,743,680
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        96 /         Size:    726,400,936
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                               0.84 milli-secs
      From API Arrival:                       1,046.90 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        95 /         Size:    706,743,680
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        96 /         Size:    726,400,936
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        23 /         Size:    253,930,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        24 /         Size:    273,588,136
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                               0.80 milli-secs
      From API Arrival:                           4.52 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        23 /         Size:    253,930,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        24 /         Size:    273,588,136
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_OFDM_SPLT_ENABLE[1]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: PUCCH_F0NOISE_EST_TYPE[1]
phycfg_set_options: BF_WEIGHT_GEN_GRANULARITY[2]
phycfg_set_options: SPR_PIPRLINE[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 281949696    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 53673984
    phydi_nr5g_allocate_massive_mimo_buffers: TOTAL Allocated: 76345344
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              47.04 milli-secs
      From API Arrival:                          47.27 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 281949696    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 53673984
    phydi_nr5g_allocate_massive_mimo_buffers: TOTAL Allocated: 76345344
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              45.82 milli-secs
      From API Arrival:                          93.12 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 281949696    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 53673984
    phydi_nr5g_allocate_massive_mimo_buffers: TOTAL Allocated: 76345344
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                              45.78 milli-secs
      From API Arrival:                         138.91 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 32
    nNrOfRxAnt: 32
    nNrOfDLPorts: 8
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 8
    nCarrierAggregationLevel: 2
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

bbdev_nr5g_ul_harq_buf_alloc: nCells[3] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[341]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[341]
    i[1] j[0] Idx[682]
    i[1] j[1] Idx[1023]
    i[2] j[0] Idx[1364]
    i[2] j[1] Idx[1705]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 734,208 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 2,969,856 bytes!
[intsId: 0] succeed to allocate total memory size 2,969,856 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 742,464 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 104,960 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 226,432 bytes!
[intsId: 0] succeed to allocate total memory size 3,196,288 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 113,216 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 38,469,376 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 44,408,832 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 338,048 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 692,608 bytes!
[intsId: 0] succeed to allocate total memory size 45,101,440 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 346,304 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f327fea3180 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 5 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 6 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 7 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 24 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 25 successfully! Pool core index is 5 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_6 in core 26 successfully! Pool core index is 6 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_7 in core 27 successfully! Pool core index is 7 Numa node index is 0

nCell 0 nSlotTick 799500 nDlAliveTick 3198000 nUlAliveTick 3997500


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x000000000f0000e0     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x000000000f0000e0     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x000000000f0000e0     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x000000000f0000e0     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x000000000f0000e0     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x000000000f0000e0     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x000000000f0000e0     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x000000000f0000e0     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x000000000f0000e0     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x000000000f0000e0     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x000000000f0000e0     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x000000000f0000e0     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x000000000f0000e0     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x000000000f0000e0     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x000000000f0000e0     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x000000000f0000e0     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x000000000f0000e0     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x000000000f0000e0     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x000000000f0000e0     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x000000000f0000e0     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x000000000f0000e0     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x000000000f0000e0     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x000000000f0000e0     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x000000000f0000e0     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x000000000f0000e0     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x000000000f0000e0     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   3   1   2   1 0x0000000000000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       0   0   1   1 0x0000000000000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000000000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     0   0   1   0 0x0000000000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x000000000f0000e0     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   4   0 0x000000000f0000e0     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x000000000f0000e0     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x000000000f0000e0     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x000000000f0000e0     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x000000000f0000e0     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x000000000f0000e0     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,158.65 milli-secs
      From API Arrival:                       1,158.66 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 32
    nNrOfRxAnt: 32
    nNrOfDLPorts: 8
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 8
    nCarrierAggregationLevel: 2
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 734,208 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 2,969,856 bytes!
[intsId: 1] succeed to allocate total memory size 2,969,856 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 742,464 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 104,960 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 226,432 bytes!
[intsId: 1] succeed to allocate total memory size 3,196,288 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 113,216 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 38,469,376 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 44,408,832 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 338,048 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 692,608 bytes!
[intsId: 1] succeed to allocate total memory size 45,101,440 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 346,304 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 799500 nDlAliveTick 3198000 nUlAliveTick 3997500
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              25.86 milli-secs
      From API Arrival:                       1,184.53 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 32
    nNrOfRxAnt: 32
    nNrOfDLPorts: 8
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 8
    nCarrierAggregationLevel: 2
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0

FlexRAN L1 SPR Pipeline Mode 1 enabled!!

phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 734,208 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 2,969,856 bytes!
[intsId: 2] succeed to allocate total memory size 2,969,856 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 742,464 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 104,960 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 226,432 bytes!
[intsId: 2] succeed to allocate total memory size 3,196,288 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 113,216 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 38,469,376 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 44,408,832 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 338,048 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 692,608 bytes!
[intsId: 2] succeed to allocate total memory size 45,101,440 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 346,304 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 799500 nDlAliveTick 3198000 nUlAliveTick 3997500
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              29.10 milli-secs
      From API Arrival:                       1,213.66 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1599999989 [Hz]
        Ticks per us 1599
    MLog Storage: 0x7f32efd27100 -> 0x7f32f2dfd830 [ 51210032 bytes ]
    localMLogFreqReg: 1599. Storing: 1599
    Mlog Open successful

MLogSetup nCoreMask0(0x000000000f0000f0) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(5) Idx(2)
  CoreId(6) Idx(3)
  CoreId(7) Idx(4)
  CoreId(24) Idx(5)
  CoreId(25) Idx(6)
  CoreId(26) Idx(7)
  CoreId(27) Idx(8)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       436 /         Size:  1,799,777,768
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       437 /         Size:  1,819,435,024
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 40207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[3] nIsMassiveMimoConfig[1] nSrsCoreMask[0x0000000000000010]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [6] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             942.58 milli-secs
      From API Arrival:                         942.58 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       436 /         Size:  1,799,777,768
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       437 /         Size:  1,819,435,024
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 40207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.62 milli-secs
      From API Arrival:                         943.21 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       436 /         Size:  1,799,777,768
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       437 /         Size:  1,819,435,024
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 40207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459ad0, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143cec0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143cef0, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143cf20, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143cf50, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               4.38 milli-secs
      From API Arrival:                         947.60 milli-secs
[0mtimer_main_thread:        [PID: 288178] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 3 NumBbuCores: 8. Tti2Tti Time: [495.00..503.92..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     205.00    312.83    500.00 |       41%       63%      100%
    UL_LINK  MU1  |     510.00    544.44    560.00 |      102%      109%      112%
    SRS_LINK MU1  |     365.00    428.05    455.00 |       73%       86%       91%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  4,286,028   1,375,824 |    222,683 /    222,683      0.00%     159,920 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  4,286,028   1,375,824 |    222,710 /    222,710      0.00%     159,920 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  4,286,028   1,375,824 |    222,710 /    222,710      0.00%     159,920 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [8 BBU core(s)]:
    Core Id :      4     5     6     7    24    25    26    27     Avg
  Numa Node :      0     0     0     0     0     0     0     0
     Util % :  12.33 26.01 25.25 25.40 27.02 25.85 25.29 25.41   24.07
     Intr % :   0.73  0.63  0.64  0.64  0.69  0.63  0.65  0.64    0.66
    Spare % :   0.45  0.45  0.43  0.42  0.42  0.46  0.43  0.43    0.44
    Sleep % :  86.47 72.89 73.66 73.51 71.85 73.05 73.62 73.50   74.82
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0
    TTI Avg :     16    34    33    33    36    34    33    33
    TTI Max :     64    99    99    99    99    99    99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|201900|     0|201900|     0|201900|129216|     0|129216|     0|129216| 40380|     0|     0| 40380| 10075|     0|     0| 10075|     0|     0|     0|     0|
   1|201900|     0|201900|     0|201900|129216|     0|129216|     0|129216| 40380|     0|     0| 40380| 10075|     0|     0| 10075|     0|     0|     0|     0|
   2|201900|     0|201900|     0|201900|129216|     0|129216|     0|129216| 40380|     0|     0| 40380| 10075|     0|     0| 10075|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 3 NumBbuCores: 8. Tti2Tti Time: [495.00..503.97..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     205.00    313.14    500.00 |       41%       63%      100%
    UL_LINK  MU1  |     510.00    535.53    565.00 |      102%      107%      113%
    SRS_LINK MU1  |     365.00    418.47    455.00 |       73%       84%       91%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  4,287,129   1,376,176 |    222,843 /    222,843      0.00%     160,080 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  4,287,129   1,376,176 |    222,822 /    222,822      0.00%     160,080 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  4,287,129   1,376,176 |    222,822 /    222,822      0.00%     160,080 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [8 BBU core(s)]:
    Core Id :      4     5     6     7    24    25    26    27     Avg
  Numa Node :      0     0     0     0     0     0     0     0
     Util % :  17.00 35.77 35.06 35.08 37.10 35.75 35.20 35.11   33.26
     Intr % :   1.01  0.87  0.89  0.90  0.95  0.87  0.89  0.89    0.91
    Spare % :   0.44  0.44  0.41  0.41  0.40  0.45  0.41  0.42    0.42
    Sleep % :  81.53 62.90 63.61 63.59 61.53 62.91 63.47 63.56   65.39
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     1     0     0     0
    TTI Avg :     16    35    34    34    36    35    34    34
    TTI Max :     64    99    99    99    99    99    99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   2|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 3 NumBbuCores: 8. Tti2Tti Time: [495.00..503.94..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     205.00    312.48    500.00 |       41%       62%      100%
    UL_LINK  MU1  |     510.00    535.40    560.00 |      102%      107%      112%
    SRS_LINK MU1  |     365.00    418.55    455.00 |       73%       84%       91%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  4,287,129   1,375,824 |    222,822 /    222,822      0.00%     159,920 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  4,287,129   1,375,824 |    222,822 /    222,822      0.00%     159,920 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  4,287,129   1,375,824 |    222,710 /    222,710      0.00%     159,920 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [8 BBU core(s)]:
    Core Id :      4     5     6     7    24    25    26    27     Avg
  Numa Node :      0     0     0     0     0     0     0     0
     Util % :  16.98 35.95 35.12 35.06 37.13 35.52 35.07 35.02   33.23
     Intr % :   1.01  0.87  0.89  0.90  0.95  0.88  0.90  0.90    0.91
    Spare % :   0.44  0.44  0.41  0.41  0.40  0.45  0.41  0.42    0.42
    Sleep % :  81.55 62.73 63.56 63.61 61.50 63.13 63.60 63.64   65.42
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     1     0     0     0
    TTI Avg :     16    35    34    34    36    34    34    34
    TTI Max :     64    99    99    99    99    99    99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   2|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 3 NumBbuCores: 8. Tti2Tti Time: [495.00..503.95..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     205.00    312.99    500.00 |       41%       63%      100%
    UL_LINK  MU1  |     510.00    535.16    560.00 |      102%      107%      112%
    SRS_LINK MU1  |     365.00    418.95    455.00 |       73%       84%       91%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  4,287,129   1,376,352 |    222,822 /    222,822      0.00%     160,080 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  4,287,129   1,376,352 |    222,822 /    222,822      0.00%     160,080 |      2   2.00      2  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  4,287,129   1,376,352 |    222,933 /    222,933      0.00%     160,080 |      2   2.00      2  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [8 BBU core(s)]:
    Core Id :      4     5     6     7    24    25    26    27     Avg
  Numa Node :      0     0     0     0     0     0     0     0
     Util % :  17.04 35.71 35.12 35.17 37.29 35.59 34.97 35.14   33.25
     Intr % :   1.02  0.87  0.89  0.89  0.96  0.88  0.90  0.90    0.91
    Spare % :   0.45  0.44  0.41  0.41  0.41  0.45  0.41  0.42    0.42
    Sleep % :  81.48 62.96 63.56 63.51 61.33 63.06 63.70 63.52   65.39
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10002 10002 10002 10002 10002 10002 10002 10002
    TTI Min :      0     0     0     0     1     0     0     0
    TTI Avg :     16    35    34    34    36    35    34    34
    TTI Max :     65    99    99    99    99    99    99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   2|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 40207 nPhyDiStartCount 40207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536874265, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 288178]
L1_MEM_MGR: [instID 0] need 45,101,440 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       365 /         Size:  1,723,931,136
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       366 /         Size:  1,743,588,392
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              24.61 milli-secs
      From API Arrival:                          24.69 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536874265, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 45,101,440 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       302 /         Size:  1,668,150,208
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       303 /         Size:  1,687,807,464
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                              10.47 milli-secs
      From API Arrival:                          35.17 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536874265, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 7 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 24 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 25 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 6 in core 26 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 7 in core 27 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_3353_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_3353_timer.bin
    MLog file .//l1mlog_wls0_FD_3353_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 2] need 45,101,440 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       239 /         Size:  1,612,369,280
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       240 /         Size:  1,632,026,536
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    2026128    2026080    2026080         48          0
   1     506568     506520     506520         48          0
   2     337728     337680     337680         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     482632     482584     482584         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                           1,051.27 milli-secs
      From API Arrival:                       1,086.44 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       167 /         Size:  1,159,556,480
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       168 /         Size:  1,179,213,736
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                               1.08 milli-secs
      From API Arrival:                       1,064.30 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       167 /         Size:  1,159,556,480
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:       168 /         Size:  1,179,213,736
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        95 /         Size:    706,743,680
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        96 /         Size:    726,400,936
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                               0.84 milli-secs
      From API Arrival:                       1,054.62 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        95 /         Size:    706,743,680
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        96 /         Size:    726,400,936
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        23 /         Size:    253,930,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        24 /         Size:    273,588,136
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                               0.80 milli-secs
      From API Arrival:                           4.56 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        23 /         Size:    253,930,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     19,657,256
       TOTAL Buffers Alloc:        24 /         Size:    273,588,136
----------------------------------------------------------------------------


