Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Oct  4 20:08:57 2024
| Host         : LAPTOP-D8D1P33S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file m_s_ff_timing_summary_routed.rpt -pb m_s_ff_timing_summary_routed.pb -rpx m_s_ff_timing_summary_routed.rpx -warn_on_violation
| Design       : m_s_ff
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 srff0/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.961ns  (logic 2.718ns (68.622%)  route 1.243ns (31.378%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  srff0/q_reg/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.272     0.272 r  srff0/q_reg/Q
                         net (fo=1, routed)           1.243     1.515    q_OBUF
    R18                  OBUF (Prop_obuf_I_O)         2.446     3.961 r  q_OBUF_inst/O
                         net (fo=0)                   0.000     3.961    q
    R18                                                               r  q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 srff0/qbar_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            qbar
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.944ns  (logic 2.691ns (68.236%)  route 1.253ns (31.764%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  srff0/qbar_reg/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.272     0.272 r  srff0/qbar_reg/Q
                         net (fo=1, routed)           1.253     1.525    qbar_OBUF
    T17                  OBUF (Prop_obuf_I_O)         2.419     3.944 r  qbar_OBUF_inst/O
                         net (fo=0)                   0.000     3.944    qbar
    T17                                                               r  qbar (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 j
                            (input port)
  Destination:            jkff0/qbar_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.970ns  (logic 0.865ns (43.889%)  route 1.105ns (56.111%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  j (IN)
                         net (fo=0)                   0.000     0.000    j
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 f  j_IBUF_inst/O
                         net (fo=2, routed)           1.105     1.907    jkff0/j_IBUF
    SLICE_X0Y1           LUT3 (Prop_lut3_I1_O)        0.063     1.970 r  jkff0/qbar/O
                         net (fo=1, routed)           0.000     1.970    jkff0/qbar_n_0
    SLICE_X0Y1           FDRE                                         r  jkff0/qbar_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 j
                            (input port)
  Destination:            jkff0/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.960ns  (logic 0.855ns (43.603%)  route 1.105ns (56.397%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  j (IN)
                         net (fo=0)                   0.000     0.000    j
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  j_IBUF_inst/O
                         net (fo=2, routed)           1.105     1.907    jkff0/j_IBUF
    SLICE_X0Y1           LUT3 (Prop_lut3_I1_O)        0.053     1.960 r  jkff0/q_i_1/O
                         net (fo=1, routed)           0.000     1.960    jkff0/q_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  jkff0/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jkff0/qbar_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            srff0/q_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.369ns  (logic 0.414ns (30.250%)  route 0.955ns (69.751%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  jkff0/qbar_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.246     0.246 r  jkff0/qbar_reg/Q
                         net (fo=2, routed)           0.600     0.846    jkff0/w_1
    SLICE_X1Y1           LUT2 (Prop_lut2_I0_O)        0.168     1.014 r  jkff0/q_i_1__0/O
                         net (fo=2, routed)           0.355     1.369    srff0/q_reg_0
    SLICE_X1Y1           FDRE                                         r  srff0/q_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jkff0/qbar_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            srff0/qbar_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.369ns  (logic 0.414ns (30.250%)  route 0.955ns (69.751%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  jkff0/qbar_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.246     0.246 r  jkff0/qbar_reg/Q
                         net (fo=2, routed)           0.600     0.846    jkff0/w_1
    SLICE_X1Y1           LUT2 (Prop_lut2_I0_O)        0.168     1.014 r  jkff0/q_i_1__0/O
                         net (fo=2, routed)           0.355     1.369    srff0/q_reg_0
    SLICE_X1Y1           FDRE                                         r  srff0/qbar_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jkff0/qbar_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            srff0/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.004ns  (logic 0.404ns (40.254%)  route 0.600ns (59.746%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  jkff0/qbar_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.246     0.246 f  jkff0/qbar_reg/Q
                         net (fo=2, routed)           0.600     0.846    jkff0/w_1
    SLICE_X1Y1           LUT1 (Prop_lut1_I0_O)        0.158     1.004 r  jkff0/q_i_2/O
                         net (fo=1, routed)           0.000     1.004    srff0/q_reg_1
    SLICE_X1Y1           FDRE                                         r  srff0/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jkff0/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            srff0/qbar_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.539ns  (logic 0.322ns (59.735%)  route 0.217ns (40.265%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  jkff0/q_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.269     0.269 f  jkff0/q_reg/Q
                         net (fo=4, routed)           0.217     0.486    jkff0/w_0
    SLICE_X1Y1           LUT1 (Prop_lut1_I0_O)        0.053     0.539 r  jkff0/qbar_i_1/O
                         net (fo=1, routed)           0.000     0.539    srff0/qbar_reg_0
    SLICE_X1Y1           FDRE                                         r  srff0/qbar_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jkff0/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            srff0/qbar_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.229ns  (logic 0.128ns (55.885%)  route 0.101ns (44.115%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  jkff0/q_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.100     0.100 f  jkff0/q_reg/Q
                         net (fo=4, routed)           0.101     0.201    jkff0/w_0
    SLICE_X1Y1           LUT1 (Prop_lut1_I0_O)        0.028     0.229 r  jkff0/qbar_i_1/O
                         net (fo=1, routed)           0.000     0.229    srff0/qbar_reg_0
    SLICE_X1Y1           FDRE                                         r  srff0/qbar_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jkff0/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            jkff0/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.128ns (44.565%)  route 0.159ns (55.435%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  jkff0/q_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  jkff0/q_reg/Q
                         net (fo=4, routed)           0.159     0.259    jkff0/w_0
    SLICE_X0Y1           LUT3 (Prop_lut3_I2_O)        0.028     0.287 r  jkff0/q_i_1/O
                         net (fo=1, routed)           0.000     0.287    jkff0/q_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  jkff0/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jkff0/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            jkff0/qbar_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.129ns (44.757%)  route 0.159ns (55.243%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  jkff0/q_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  jkff0/q_reg/Q
                         net (fo=4, routed)           0.159     0.259    jkff0/w_0
    SLICE_X0Y1           LUT3 (Prop_lut3_I0_O)        0.029     0.288 r  jkff0/qbar/O
                         net (fo=1, routed)           0.000     0.288    jkff0/qbar_n_0
    SLICE_X0Y1           FDRE                                         r  jkff0/qbar_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jkff0/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            srff0/q_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.130ns (34.207%)  route 0.250ns (65.793%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  jkff0/q_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  jkff0/q_reg/Q
                         net (fo=4, routed)           0.100     0.200    jkff0/w_0
    SLICE_X1Y1           LUT2 (Prop_lut2_I1_O)        0.030     0.230 r  jkff0/q_i_1__0/O
                         net (fo=2, routed)           0.150     0.380    srff0/q_reg_0
    SLICE_X1Y1           FDRE                                         r  srff0/q_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jkff0/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            srff0/qbar_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.130ns (34.207%)  route 0.250ns (65.793%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  jkff0/q_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  jkff0/q_reg/Q
                         net (fo=4, routed)           0.100     0.200    jkff0/w_0
    SLICE_X1Y1           LUT2 (Prop_lut2_I1_O)        0.030     0.230 r  jkff0/q_i_1__0/O
                         net (fo=2, routed)           0.150     0.380    srff0/q_reg_0
    SLICE_X1Y1           FDRE                                         r  srff0/qbar_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jkff0/qbar_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            srff0/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.157ns (39.785%)  route 0.238ns (60.215%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  jkff0/qbar_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.091     0.091 f  jkff0/qbar_reg/Q
                         net (fo=2, routed)           0.238     0.329    jkff0/w_1
    SLICE_X1Y1           LUT1 (Prop_lut1_I0_O)        0.066     0.395 r  jkff0/q_i_2/O
                         net (fo=1, routed)           0.000     0.395    srff0/q_reg_1
    SLICE_X1Y1           FDRE                                         r  srff0/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 srff0/qbar_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            qbar
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.673ns  (logic 1.356ns (81.060%)  route 0.317ns (18.940%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  srff0/qbar_reg/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.107     0.107 r  srff0/qbar_reg/Q
                         net (fo=1, routed)           0.317     0.424    qbar_OBUF
    T17                  OBUF (Prop_obuf_I_O)         1.249     1.673 r  qbar_OBUF_inst/O
                         net (fo=0)                   0.000     1.673    qbar
    T17                                                               r  qbar (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 srff0/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.382ns (81.786%)  route 0.308ns (18.214%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  srff0/q_reg/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.107     0.107 r  srff0/q_reg/Q
                         net (fo=1, routed)           0.308     0.415    q_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.275     1.690 r  q_OBUF_inst/O
                         net (fo=0)                   0.000     1.690    q
    R18                                                               r  q (OUT)
  -------------------------------------------------------------------    -------------------





