   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"IO004.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.IO004_Init,"ax",%progbits
  20              		.align	2
  21              		.global	IO004_Init
  22              		.thumb
  23              		.thumb_func
  25              	IO004_Init:
  26              	.LFB112:
  27              		.file 1 "../Dave/Generated/src/IO004/IO004.c"
   1:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
   2:../Dave/Generated/src/IO004/IO004.c **** **  DAVE App Name : IO004       App Version: 1.0.22               
   3:../Dave/Generated/src/IO004/IO004.c **** **  This file is generated by DAVE, User modification to this file will be    **
   4:../Dave/Generated/src/IO004/IO004.c **** **  overwritten at the next code generation.                                  **
   5:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
   6:../Dave/Generated/src/IO004/IO004.c **** 
   7:../Dave/Generated/src/IO004/IO004.c **** 
   8:../Dave/Generated/src/IO004/IO004.c **** /*CODE_BLOCK_BEGIN[IO004.c]*/
   9:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  10:../Dave/Generated/src/IO004/IO004.c ****  Copyright (c) 2012, Infineon Technologies AG                                 **
  11:../Dave/Generated/src/IO004/IO004.c ****  All rights reserved.                                                         **
  12:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  13:../Dave/Generated/src/IO004/IO004.c ****  Redistribution and use in source and binary forms, with or without           **
  14:../Dave/Generated/src/IO004/IO004.c ****  modification,are permitted provided that the following conditions are met:   **
  15:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  16:../Dave/Generated/src/IO004/IO004.c ****  *Redistributions of source code must retain the above copyright notice,      **
  17:../Dave/Generated/src/IO004/IO004.c ****  this list of conditions and the following disclaimer.                        **
  18:../Dave/Generated/src/IO004/IO004.c ****  *Redistributions in binary form must reproduce the above copyright notice,   **
  19:../Dave/Generated/src/IO004/IO004.c ****  this list of conditions and the following disclaimer in the documentation    **
  20:../Dave/Generated/src/IO004/IO004.c ****  and/or other materials provided with the distribution.                       **
  21:../Dave/Generated/src/IO004/IO004.c ****  *Neither the name of the copyright holders nor the names of its contributors **
  22:../Dave/Generated/src/IO004/IO004.c ****  may be used to endorse or promote products derived from this software without**
  23:../Dave/Generated/src/IO004/IO004.c ****  specific prior written permission.                                           **
  24:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  25:../Dave/Generated/src/IO004/IO004.c ****  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  **
  26:../Dave/Generated/src/IO004/IO004.c ****  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE    **
  27:../Dave/Generated/src/IO004/IO004.c ****  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE   **
  28:../Dave/Generated/src/IO004/IO004.c ****  ARE  DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE   **
  29:../Dave/Generated/src/IO004/IO004.c ****  LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR         **
  30:../Dave/Generated/src/IO004/IO004.c ****  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF         **
  31:../Dave/Generated/src/IO004/IO004.c ****  SUBSTITUTE GOODS OR  SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS    **
  32:../Dave/Generated/src/IO004/IO004.c ****  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN      **
  33:../Dave/Generated/src/IO004/IO004.c ****  CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)       **
  34:../Dave/Generated/src/IO004/IO004.c ****  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE   **
  35:../Dave/Generated/src/IO004/IO004.c ****  POSSIBILITY OF SUCH DAMAGE.                                                  **
  36:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  37:../Dave/Generated/src/IO004/IO004.c ****  To improve the quality of the software, users are encouraged to share        **
  38:../Dave/Generated/src/IO004/IO004.c ****  modifications, enhancements or bug fixes with Infineon Technologies AG       **
  39:../Dave/Generated/src/IO004/IO004.c ****  dave@infineon.com).                                                          **
  40:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  41:../Dave/Generated/src/IO004/IO004.c **** ********************************************************************************
  42:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  43:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  44:../Dave/Generated/src/IO004/IO004.c **** ** PLATFORM : Infineon XMC4000/XMC1000 Series                                 **
  45:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  46:../Dave/Generated/src/IO004/IO004.c **** ** COMPILER : Compiler Independent                                            **
  47:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  48:../Dave/Generated/src/IO004/IO004.c **** ** AUTHOR   : App Developer                                                   **
  49:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  50:../Dave/Generated/src/IO004/IO004.c **** ** MAY BE CHANGED BY USER [yes/no]: Yes                                       **
  51:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  52:../Dave/Generated/src/IO004/IO004.c **** ** MODIFICATION DATE : Mar 16, 2013                                           **
  53:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  54:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  55:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  56:../Dave/Generated/src/IO004/IO004.c **** **                      Author(s) Identity                                    **
  57:../Dave/Generated/src/IO004/IO004.c **** ********************************************************************************
  58:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  59:../Dave/Generated/src/IO004/IO004.c **** ** Initials     Name                                                          **
  60:../Dave/Generated/src/IO004/IO004.c **** ** ---------------------------------------------------------------------------**
  61:../Dave/Generated/src/IO004/IO004.c **** ** PAE        App Developer                                                   **
  62:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  63:../Dave/Generated/src/IO004/IO004.c **** /**
  64:../Dave/Generated/src/IO004/IO004.c ****  * @file   IO004.c
  65:../Dave/Generated/src/IO004/IO004.c ****  *
  66:../Dave/Generated/src/IO004/IO004.c ****  * @brief  IO_Digital _IO004 App
  67:../Dave/Generated/src/IO004/IO004.c ****  *
  68:../Dave/Generated/src/IO004/IO004.c ****  * This app can be used to configure a IO Pin when the output shall be 
  69:../Dave/Generated/src/IO004/IO004.c ****  * controlled by software or when it required  just as a input I/O.IO002 App can 
  70:../Dave/Generated/src/IO004/IO004.c ****  * be used in any case except when the output shall be controlled by software.			
  71:../Dave/Generated/src/IO004/IO004.c ****  *
  72:../Dave/Generated/src/IO004/IO004.c ****  *	Note: 
  73:../Dave/Generated/src/IO004/IO004.c ****  *	The App GUI configures the Port Pin as GPIO in input mode by default.
  74:../Dave/Generated/src/IO004/IO004.c ****  */
  75:../Dave/Generated/src/IO004/IO004.c **** /* Revision History 
  76:../Dave/Generated/src/IO004/IO004.c ****  *
  77:../Dave/Generated/src/IO004/IO004.c ****  * 01 Jan 2013  v1.0.12  Disabled Pad Class & Pad driver configuration for 
  78:../Dave/Generated/src/IO004/IO004.c ****  *                       XMC1000.
  79:../Dave/Generated/src/IO004/IO004.c ****  * 16 Mar 2013  v1.0.14  Modified OMR register configuration (Direct assignment 
  80:../Dave/Generated/src/IO004/IO004.c ****  *                       without reading) to upgrade performance.
  81:../Dave/Generated/src/IO004/IO004.c ****  *
  82:../Dave/Generated/src/IO004/IO004.c ****  */
  83:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  84:../Dave/Generated/src/IO004/IO004.c ****  ** INCLUDE FILES                                                             **
  85:../Dave/Generated/src/IO004/IO004.c ****  ******************************************************************************/
  86:../Dave/Generated/src/IO004/IO004.c **** 
  87:../Dave/Generated/src/IO004/IO004.c **** /** Inclusion of header file */
  88:../Dave/Generated/src/IO004/IO004.c **** #include <DAVE3.h>
  89:../Dave/Generated/src/IO004/IO004.c **** 
  90:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  91:../Dave/Generated/src/IO004/IO004.c **** **                      Private Macro Definitions                             **
  92:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  93:../Dave/Generated/src/IO004/IO004.c **** 
  94:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  95:../Dave/Generated/src/IO004/IO004.c **** **                      Private Type Definitions                              **
  96:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  97:../Dave/Generated/src/IO004/IO004.c **** 
  98:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  99:../Dave/Generated/src/IO004/IO004.c **** **                 Private Function Declarations:
 100:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 101:../Dave/Generated/src/IO004/IO004.c **** 
 102:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 103:../Dave/Generated/src/IO004/IO004.c **** **                      Global Constant Definitions                           **
 104:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 105:../Dave/Generated/src/IO004/IO004.c **** 
 106:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 107:../Dave/Generated/src/IO004/IO004.c **** **                      Global Variable Definitions                           **
 108:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 109:../Dave/Generated/src/IO004/IO004.c **** 
 110:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 111:../Dave/Generated/src/IO004/IO004.c **** **                      Private Constant Definitions                          **
 112:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 113:../Dave/Generated/src/IO004/IO004.c **** 
 114:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 115:../Dave/Generated/src/IO004/IO004.c **** **                 Function like macro definitions                            **
 116:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 117:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 118:../Dave/Generated/src/IO004/IO004.c **** **                      Private Function Definitions                          **
 119:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 120:../Dave/Generated/src/IO004/IO004.c **** 
 121:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 122:../Dave/Generated/src/IO004/IO004.c **** **                      Public Function Definitions                           **
 123:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 124:../Dave/Generated/src/IO004/IO004.c **** /** @ingroup IO004_Func
 125:../Dave/Generated/src/IO004/IO004.c ****  * @{
 126:../Dave/Generated/src/IO004/IO004.c ****  */
 127:../Dave/Generated/src/IO004/IO004.c **** 
 128:../Dave/Generated/src/IO004/IO004.c **** void IO004_Init(void)
 129:../Dave/Generated/src/IO004/IO004.c **** {
  28              		.loc 1 129 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 00AF     		add	r7, sp, #0
  38              	.LCFI1:
  39              		.cfi_def_cfa_register 7
 130:../Dave/Generated/src/IO004/IO004.c ****    /* <<<DD_IO004_API_1>>> */
 131:../Dave/Generated/src/IO004/IO004.c **** 
 132:../Dave/Generated/src/IO004/IO004.c **** 	   
 133:../Dave/Generated/src/IO004/IO004.c **** 
 134:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 5 Port 7 based on User configuration */
 135:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle0.PortRegs->OMR = 0U<< 7;
  40              		.loc 1 135 0
  41 0004 40F20003 		movw	r3, #:lower16:IO004_Handle0
  42 0008 C0F20003 		movt	r3, #:upper16:IO004_Handle0
  43 000c 5B68     		ldr	r3, [r3, #4]
  44 000e 4FF00002 		mov	r2, #0
  45 0012 5A60     		str	r2, [r3, #4]
 136:../Dave/Generated/src/IO004/IO004.c ****   
 137:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle0.PortRegs->PDR0   &= (uint32_t)(~(PORT5_PDR0_PD7_Msk));
  46              		.loc 1 137 0
  47 0014 40F20003 		movw	r3, #:lower16:IO004_Handle0
  48 0018 C0F20003 		movt	r3, #:upper16:IO004_Handle0
  49 001c 5A68     		ldr	r2, [r3, #4]
  50 001e 40F20003 		movw	r3, #:lower16:IO004_Handle0
  51 0022 C0F20003 		movt	r3, #:upper16:IO004_Handle0
  52 0026 5B68     		ldr	r3, [r3, #4]
  53 0028 1B6C     		ldr	r3, [r3, #64]
  54 002a 23F0E043 		bic	r3, r3, #1879048192
  55 002e 1364     		str	r3, [r2, #64]
 138:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle0.PortRegs->PDR0   |= (uint32_t)((4UL << PORT5_PDR0_PD7_Pos) & \
  56              		.loc 1 138 0
  57 0030 40F20003 		movw	r3, #:lower16:IO004_Handle0
  58 0034 C0F20003 		movt	r3, #:upper16:IO004_Handle0
  59 0038 5A68     		ldr	r2, [r3, #4]
  60 003a 40F20003 		movw	r3, #:lower16:IO004_Handle0
  61 003e C0F20003 		movt	r3, #:upper16:IO004_Handle0
  62 0042 5B68     		ldr	r3, [r3, #4]
  63 0044 1B6C     		ldr	r3, [r3, #64]
  64 0046 43F08043 		orr	r3, r3, #1073741824
  65 004a 1364     		str	r3, [r2, #64]
 139:../Dave/Generated/src/IO004/IO004.c ****                                           PORT5_PDR0_PD7_Msk);
 140:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle0.PortRegs->IOCR4 |= (8U << 27);   
  66              		.loc 1 140 0
  67 004c 40F20003 		movw	r3, #:lower16:IO004_Handle0
  68 0050 C0F20003 		movt	r3, #:upper16:IO004_Handle0
  69 0054 5A68     		ldr	r2, [r3, #4]
  70 0056 40F20003 		movw	r3, #:lower16:IO004_Handle0
  71 005a C0F20003 		movt	r3, #:upper16:IO004_Handle0
  72 005e 5B68     		ldr	r3, [r3, #4]
  73 0060 5B69     		ldr	r3, [r3, #20]
  74 0062 43F08043 		orr	r3, r3, #1073741824
  75 0066 5361     		str	r3, [r2, #20]
 141:../Dave/Generated/src/IO004/IO004.c **** 
 142:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 1 Port 15 based on User configuration */
 143:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->OMR = 0U<< 15;
  76              		.loc 1 143 0
  77 0068 40F20003 		movw	r3, #:lower16:IO004_Handle1
  78 006c C0F20003 		movt	r3, #:upper16:IO004_Handle1
  79 0070 5B68     		ldr	r3, [r3, #4]
  80 0072 4FF00002 		mov	r2, #0
  81 0076 5A60     		str	r2, [r3, #4]
 144:../Dave/Generated/src/IO004/IO004.c ****   
 145:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD15_Msk));
  82              		.loc 1 145 0
  83 0078 40F20003 		movw	r3, #:lower16:IO004_Handle1
  84 007c C0F20003 		movt	r3, #:upper16:IO004_Handle1
  85 0080 5A68     		ldr	r2, [r3, #4]
  86 0082 40F20003 		movw	r3, #:lower16:IO004_Handle1
  87 0086 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  88 008a 5B68     		ldr	r3, [r3, #4]
  89 008c 5B6C     		ldr	r3, [r3, #68]
  90 008e 23F0E043 		bic	r3, r3, #1879048192
  91 0092 5364     		str	r3, [r2, #68]
 146:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->PDR1  |= (uint32_t)((4UL << PORT1_PDR1_PD15_Pos) & \
  92              		.loc 1 146 0
  93 0094 40F20003 		movw	r3, #:lower16:IO004_Handle1
  94 0098 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  95 009c 5A68     		ldr	r2, [r3, #4]
  96 009e 40F20003 		movw	r3, #:lower16:IO004_Handle1
  97 00a2 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  98 00a6 5B68     		ldr	r3, [r3, #4]
  99 00a8 5B6C     		ldr	r3, [r3, #68]
 100 00aa 43F08043 		orr	r3, r3, #1073741824
 101 00ae 5364     		str	r3, [r2, #68]
 147:../Dave/Generated/src/IO004/IO004.c ****                                      PORT1_PDR1_PD15_Msk);
 148:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->IOCR12 |= (0U << 27);   
 102              		.loc 1 148 0
 103 00b0 40F20003 		movw	r3, #:lower16:IO004_Handle1
 104 00b4 C0F20003 		movt	r3, #:upper16:IO004_Handle1
 105 00b8 5A68     		ldr	r2, [r3, #4]
 106 00ba 40F20003 		movw	r3, #:lower16:IO004_Handle1
 107 00be C0F20003 		movt	r3, #:upper16:IO004_Handle1
 108 00c2 5B68     		ldr	r3, [r3, #4]
 109 00c4 DB69     		ldr	r3, [r3, #28]
 110 00c6 D361     		str	r3, [r2, #28]
 149:../Dave/Generated/src/IO004/IO004.c **** 
 150:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 1 Port 13 based on User configuration */
 151:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle2.PortRegs->OMR = 0U<< 13;
 111              		.loc 1 151 0
 112 00c8 40F20003 		movw	r3, #:lower16:IO004_Handle2
 113 00cc C0F20003 		movt	r3, #:upper16:IO004_Handle2
 114 00d0 5B68     		ldr	r3, [r3, #4]
 115 00d2 4FF00002 		mov	r2, #0
 116 00d6 5A60     		str	r2, [r3, #4]
 152:../Dave/Generated/src/IO004/IO004.c ****   
 153:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle2.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD13_Msk));
 117              		.loc 1 153 0
 118 00d8 40F20003 		movw	r3, #:lower16:IO004_Handle2
 119 00dc C0F20003 		movt	r3, #:upper16:IO004_Handle2
 120 00e0 5A68     		ldr	r2, [r3, #4]
 121 00e2 40F20003 		movw	r3, #:lower16:IO004_Handle2
 122 00e6 C0F20003 		movt	r3, #:upper16:IO004_Handle2
 123 00ea 5B68     		ldr	r3, [r3, #4]
 124 00ec 5B6C     		ldr	r3, [r3, #68]
 125 00ee 23F4E003 		bic	r3, r3, #7340032
 126 00f2 5364     		str	r3, [r2, #68]
 154:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle2.PortRegs->PDR1  |= (uint32_t)((4UL << PORT1_PDR1_PD13_Pos) & \
 127              		.loc 1 154 0
 128 00f4 40F20003 		movw	r3, #:lower16:IO004_Handle2
 129 00f8 C0F20003 		movt	r3, #:upper16:IO004_Handle2
 130 00fc 5A68     		ldr	r2, [r3, #4]
 131 00fe 40F20003 		movw	r3, #:lower16:IO004_Handle2
 132 0102 C0F20003 		movt	r3, #:upper16:IO004_Handle2
 133 0106 5B68     		ldr	r3, [r3, #4]
 134 0108 5B6C     		ldr	r3, [r3, #68]
 135 010a 43F48003 		orr	r3, r3, #4194304
 136 010e 5364     		str	r3, [r2, #68]
 155:../Dave/Generated/src/IO004/IO004.c ****                                      PORT1_PDR1_PD13_Msk);
 156:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle2.PortRegs->IOCR12 |= (0U << 11);
 137              		.loc 1 156 0
 138 0110 40F20003 		movw	r3, #:lower16:IO004_Handle2
 139 0114 C0F20003 		movt	r3, #:upper16:IO004_Handle2
 140 0118 5A68     		ldr	r2, [r3, #4]
 141 011a 40F20003 		movw	r3, #:lower16:IO004_Handle2
 142 011e C0F20003 		movt	r3, #:upper16:IO004_Handle2
 143 0122 5B68     		ldr	r3, [r3, #4]
 144 0124 DB69     		ldr	r3, [r3, #28]
 145 0126 D361     		str	r3, [r2, #28]
 157:../Dave/Generated/src/IO004/IO004.c **** }
 146              		.loc 1 157 0
 147 0128 BD46     		mov	sp, r7
 148 012a 80BC     		pop	{r7}
 149 012c 7047     		bx	lr
 150              		.cfi_endproc
 151              	.LFE112:
 153 012e 00BF     		.section	.text.IO004_DisableOutputDriver,"ax",%progbits
 154              		.align	2
 155              		.global	IO004_DisableOutputDriver
 156              		.thumb
 157              		.thumb_func
 159              	IO004_DisableOutputDriver:
 160              	.LFB113:
 158:../Dave/Generated/src/IO004/IO004.c **** 
 159:../Dave/Generated/src/IO004/IO004.c **** void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
 160:../Dave/Generated/src/IO004/IO004.c **** {
 161              		.loc 1 160 0
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 16
 164              		@ frame_needed = 1, uses_anonymous_args = 0
 165              		@ link register save eliminated.
 166 0000 80B4     		push	{r7}
 167              	.LCFI2:
 168              		.cfi_def_cfa_offset 4
 169              		.cfi_offset 7, -4
 170 0002 85B0     		sub	sp, sp, #20
 171              	.LCFI3:
 172              		.cfi_def_cfa_offset 24
 173 0004 00AF     		add	r7, sp, #0
 174              	.LCFI4:
 175              		.cfi_def_cfa_register 7
 176 0006 7860     		str	r0, [r7, #4]
 177 0008 0B46     		mov	r3, r1
 178 000a FB70     		strb	r3, [r7, #3]
 161:../Dave/Generated/src/IO004/IO004.c ****   uint8_t Pin = Handle->PortPin;
 179              		.loc 1 161 0
 180 000c 7B68     		ldr	r3, [r7, #4]
 181 000e 5B78     		ldrb	r3, [r3, #1]
 182 0010 FB73     		strb	r3, [r7, #15]
 162:../Dave/Generated/src/IO004/IO004.c ****   /* <<<DD_IO004_API_2>>> */
 163:../Dave/Generated/src/IO004/IO004.c ****   if(Pin < 4U)
 183              		.loc 1 163 0
 184 0012 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 185 0014 032B     		cmp	r3, #3
 186 0016 23D8     		bhi	.L3
 164:../Dave/Generated/src/IO004/IO004.c ****   {
 165:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U)
 187              		.loc 1 165 0
 188 0018 7B68     		ldr	r3, [r7, #4]
 189 001a 5B68     		ldr	r3, [r3, #4]
 190 001c 7A68     		ldr	r2, [r7, #4]
 191 001e 5268     		ldr	r2, [r2, #4]
 192 0020 1169     		ldr	r1, [r2, #16]
 193 0022 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 194 0024 4FEAC202 		lsl	r2, r2, #3
 195 0028 02F10302 		add	r2, r2, #3
 196 002c 4FF01F00 		mov	r0, #31
 197 0030 00FA02F2 		lsl	r2, r0, r2
 198 0034 6FEA0202 		mvn	r2, r2
 199 0038 0A40     		ands	r2, r2, r1
 200 003a 1A61     		str	r2, [r3, #16]
 166:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 201              		.loc 1 166 0
 202 003c 7B68     		ldr	r3, [r7, #4]
 203 003e 5B68     		ldr	r3, [r3, #4]
 204 0040 7A68     		ldr	r2, [r7, #4]
 205 0042 5268     		ldr	r2, [r2, #4]
 206 0044 1169     		ldr	r1, [r2, #16]
 207 0046 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 208 0048 02F01F00 		and	r0, r2, #31
 209 004c FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 210 004e 4FEAC202 		lsl	r2, r2, #3
 211 0052 02F10302 		add	r2, r2, #3
 212 0056 00FA02F2 		lsl	r2, r0, r2
 213 005a 0A43     		orrs	r2, r2, r1
 214 005c 1A61     		str	r2, [r3, #16]
 215 005e 88E0     		b	.L2
 216              	.L3:
 167:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 4U) && (Pin <= 7U))
 217              		.loc 1 167 0
 218 0060 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 219 0062 032B     		cmp	r3, #3
 220 0064 2AD9     		bls	.L5
 221              		.loc 1 167 0 is_stmt 0 discriminator 1
 222 0066 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 223 0068 072B     		cmp	r3, #7
 224 006a 27D8     		bhi	.L5
 168:../Dave/Generated/src/IO004/IO004.c ****   {
 169:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 4U;
 225              		.loc 1 169 0 is_stmt 1
 226 006c FB7B     		ldrb	r3, [r7, #15]
 227 006e A3F10403 		sub	r3, r3, #4
 228 0072 FB73     		strb	r3, [r7, #15]
 170:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U)
 229              		.loc 1 170 0
 230 0074 7B68     		ldr	r3, [r7, #4]
 231 0076 5B68     		ldr	r3, [r3, #4]
 232 0078 7A68     		ldr	r2, [r7, #4]
 233 007a 5268     		ldr	r2, [r2, #4]
 234 007c 5169     		ldr	r1, [r2, #20]
 235 007e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 236 0080 4FEAC202 		lsl	r2, r2, #3
 237 0084 02F10302 		add	r2, r2, #3
 238 0088 4FF01F00 		mov	r0, #31
 239 008c 00FA02F2 		lsl	r2, r0, r2
 240 0090 6FEA0202 		mvn	r2, r2
 241 0094 0A40     		ands	r2, r2, r1
 242 0096 5A61     		str	r2, [r3, #20]
 171:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 243              		.loc 1 171 0
 244 0098 7B68     		ldr	r3, [r7, #4]
 245 009a 5B68     		ldr	r3, [r3, #4]
 246 009c 7A68     		ldr	r2, [r7, #4]
 247 009e 5268     		ldr	r2, [r2, #4]
 248 00a0 5169     		ldr	r1, [r2, #20]
 249 00a2 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 250 00a4 02F01F00 		and	r0, r2, #31
 251 00a8 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 252 00aa 4FEAC202 		lsl	r2, r2, #3
 253 00ae 02F10302 		add	r2, r2, #3
 254 00b2 00FA02F2 		lsl	r2, r0, r2
 255 00b6 0A43     		orrs	r2, r2, r1
 256 00b8 5A61     		str	r2, [r3, #20]
 257 00ba 5AE0     		b	.L2
 258              	.L5:
 172:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 8U) && (Pin <= 11U))
 259              		.loc 1 172 0
 260 00bc FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 261 00be 072B     		cmp	r3, #7
 262 00c0 2AD9     		bls	.L6
 263              		.loc 1 172 0 is_stmt 0 discriminator 1
 264 00c2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 265 00c4 0B2B     		cmp	r3, #11
 266 00c6 27D8     		bhi	.L6
 173:../Dave/Generated/src/IO004/IO004.c ****   {
 174:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 8U;
 267              		.loc 1 174 0 is_stmt 1
 268 00c8 FB7B     		ldrb	r3, [r7, #15]
 269 00ca A3F10803 		sub	r3, r3, #8
 270 00ce FB73     		strb	r3, [r7, #15]
 175:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U)
 271              		.loc 1 175 0
 272 00d0 7B68     		ldr	r3, [r7, #4]
 273 00d2 5B68     		ldr	r3, [r3, #4]
 274 00d4 7A68     		ldr	r2, [r7, #4]
 275 00d6 5268     		ldr	r2, [r2, #4]
 276 00d8 9169     		ldr	r1, [r2, #24]
 277 00da FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 278 00dc 4FEAC202 		lsl	r2, r2, #3
 279 00e0 02F10302 		add	r2, r2, #3
 280 00e4 4FF01F00 		mov	r0, #31
 281 00e8 00FA02F2 		lsl	r2, r0, r2
 282 00ec 6FEA0202 		mvn	r2, r2
 283 00f0 0A40     		ands	r2, r2, r1
 284 00f2 9A61     		str	r2, [r3, #24]
 176:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 285              		.loc 1 176 0
 286 00f4 7B68     		ldr	r3, [r7, #4]
 287 00f6 5B68     		ldr	r3, [r3, #4]
 288 00f8 7A68     		ldr	r2, [r7, #4]
 289 00fa 5268     		ldr	r2, [r2, #4]
 290 00fc 9169     		ldr	r1, [r2, #24]
 291 00fe FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 292 0100 02F01F00 		and	r0, r2, #31
 293 0104 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 294 0106 4FEAC202 		lsl	r2, r2, #3
 295 010a 02F10302 		add	r2, r2, #3
 296 010e 00FA02F2 		lsl	r2, r0, r2
 297 0112 0A43     		orrs	r2, r2, r1
 298 0114 9A61     		str	r2, [r3, #24]
 299 0116 2CE0     		b	.L2
 300              	.L6:
 177:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 12U) && (Pin <= 15U))
 301              		.loc 1 177 0
 302 0118 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 303 011a 0B2B     		cmp	r3, #11
 304 011c 29D9     		bls	.L2
 305              		.loc 1 177 0 is_stmt 0 discriminator 1
 306 011e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 307 0120 0F2B     		cmp	r3, #15
 308 0122 26D8     		bhi	.L2
 178:../Dave/Generated/src/IO004/IO004.c ****   {
 179:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 12U;
 309              		.loc 1 179 0 is_stmt 1
 310 0124 FB7B     		ldrb	r3, [r7, #15]
 311 0126 A3F10C03 		sub	r3, r3, #12
 312 012a FB73     		strb	r3, [r7, #15]
 180:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8
 313              		.loc 1 180 0
 314 012c 7B68     		ldr	r3, [r7, #4]
 315 012e 5B68     		ldr	r3, [r3, #4]
 316 0130 7A68     		ldr	r2, [r7, #4]
 317 0132 5268     		ldr	r2, [r2, #4]
 318 0134 D169     		ldr	r1, [r2, #28]
 319 0136 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 320 0138 4FEAC202 		lsl	r2, r2, #3
 321 013c 02F10302 		add	r2, r2, #3
 322 0140 4FF01F00 		mov	r0, #31
 323 0144 00FA02F2 		lsl	r2, r0, r2
 324 0148 6FEA0202 		mvn	r2, r2
 325 014c 0A40     		ands	r2, r2, r1
 326 014e DA61     		str	r2, [r3, #28]
 181:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 327              		.loc 1 181 0
 328 0150 7B68     		ldr	r3, [r7, #4]
 329 0152 5B68     		ldr	r3, [r3, #4]
 330 0154 7A68     		ldr	r2, [r7, #4]
 331 0156 5268     		ldr	r2, [r2, #4]
 332 0158 D169     		ldr	r1, [r2, #28]
 333 015a FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 334 015c 02F01F00 		and	r0, r2, #31
 335 0160 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 336 0162 4FEAC202 		lsl	r2, r2, #3
 337 0166 02F10302 		add	r2, r2, #3
 338 016a 00FA02F2 		lsl	r2, r0, r2
 339 016e 0A43     		orrs	r2, r2, r1
 340 0170 DA61     		str	r2, [r3, #28]
 341              	.L2:
 182:../Dave/Generated/src/IO004/IO004.c ****   }
 183:../Dave/Generated/src/IO004/IO004.c ****   else
 184:../Dave/Generated/src/IO004/IO004.c ****   {
 185:../Dave/Generated/src/IO004/IO004.c **** 	  /*Not supposed to be here */
 186:../Dave/Generated/src/IO004/IO004.c ****   }
 187:../Dave/Generated/src/IO004/IO004.c **** 
 188:../Dave/Generated/src/IO004/IO004.c **** }
 342              		.loc 1 188 0
 343 0172 07F11407 		add	r7, r7, #20
 344 0176 BD46     		mov	sp, r7
 345 0178 80BC     		pop	{r7}
 346 017a 7047     		bx	lr
 347              		.cfi_endproc
 348              	.LFE113:
 350              		.section	.text.IO004_EnableOutputDriver,"ax",%progbits
 351              		.align	2
 352              		.global	IO004_EnableOutputDriver
 353              		.thumb
 354              		.thumb_func
 356              	IO004_EnableOutputDriver:
 357              	.LFB114:
 189:../Dave/Generated/src/IO004/IO004.c **** 
 190:../Dave/Generated/src/IO004/IO004.c **** void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
 191:../Dave/Generated/src/IO004/IO004.c **** {
 358              		.loc 1 191 0
 359              		.cfi_startproc
 360              		@ args = 0, pretend = 0, frame = 16
 361              		@ frame_needed = 1, uses_anonymous_args = 0
 362              		@ link register save eliminated.
 363 0000 80B4     		push	{r7}
 364              	.LCFI5:
 365              		.cfi_def_cfa_offset 4
 366              		.cfi_offset 7, -4
 367 0002 85B0     		sub	sp, sp, #20
 368              	.LCFI6:
 369              		.cfi_def_cfa_offset 24
 370 0004 00AF     		add	r7, sp, #0
 371              	.LCFI7:
 372              		.cfi_def_cfa_register 7
 373 0006 7860     		str	r0, [r7, #4]
 374 0008 0B46     		mov	r3, r1
 375 000a FB70     		strb	r3, [r7, #3]
 192:../Dave/Generated/src/IO004/IO004.c **** 
 193:../Dave/Generated/src/IO004/IO004.c ****   uint8_t Pin = Handle->PortPin;
 376              		.loc 1 193 0
 377 000c 7B68     		ldr	r3, [r7, #4]
 378 000e 5B78     		ldrb	r3, [r3, #1]
 379 0010 FB73     		strb	r3, [r7, #15]
 194:../Dave/Generated/src/IO004/IO004.c ****   /* <<<DD_IO004_API_2>>> */
 195:../Dave/Generated/src/IO004/IO004.c ****   if(Pin < 4U)
 380              		.loc 1 195 0
 381 0012 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 382 0014 032B     		cmp	r3, #3
 383 0016 23D8     		bhi	.L8
 196:../Dave/Generated/src/IO004/IO004.c ****   {
 197:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U)
 384              		.loc 1 197 0
 385 0018 7B68     		ldr	r3, [r7, #4]
 386 001a 5B68     		ldr	r3, [r3, #4]
 387 001c 7A68     		ldr	r2, [r7, #4]
 388 001e 5268     		ldr	r2, [r2, #4]
 389 0020 1169     		ldr	r1, [r2, #16]
 390 0022 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 391 0024 4FEAC202 		lsl	r2, r2, #3
 392 0028 02F10302 		add	r2, r2, #3
 393 002c 4FF01F00 		mov	r0, #31
 394 0030 00FA02F2 		lsl	r2, r0, r2
 395 0034 6FEA0202 		mvn	r2, r2
 396 0038 0A40     		ands	r2, r2, r1
 397 003a 1A61     		str	r2, [r3, #16]
 198:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 398              		.loc 1 198 0
 399 003c 7B68     		ldr	r3, [r7, #4]
 400 003e 5B68     		ldr	r3, [r3, #4]
 401 0040 7A68     		ldr	r2, [r7, #4]
 402 0042 5268     		ldr	r2, [r2, #4]
 403 0044 1169     		ldr	r1, [r2, #16]
 404 0046 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 405 0048 02F01F00 		and	r0, r2, #31
 406 004c FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 407 004e 4FEAC202 		lsl	r2, r2, #3
 408 0052 02F10302 		add	r2, r2, #3
 409 0056 00FA02F2 		lsl	r2, r0, r2
 410 005a 0A43     		orrs	r2, r2, r1
 411 005c 1A61     		str	r2, [r3, #16]
 412 005e 88E0     		b	.L7
 413              	.L8:
 199:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 4U) && (Pin <= 7U))
 414              		.loc 1 199 0
 415 0060 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 416 0062 032B     		cmp	r3, #3
 417 0064 2AD9     		bls	.L10
 418              		.loc 1 199 0 is_stmt 0 discriminator 1
 419 0066 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 420 0068 072B     		cmp	r3, #7
 421 006a 27D8     		bhi	.L10
 200:../Dave/Generated/src/IO004/IO004.c ****   {
 201:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 4U;
 422              		.loc 1 201 0 is_stmt 1
 423 006c FB7B     		ldrb	r3, [r7, #15]
 424 006e A3F10403 		sub	r3, r3, #4
 425 0072 FB73     		strb	r3, [r7, #15]
 202:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U)
 426              		.loc 1 202 0
 427 0074 7B68     		ldr	r3, [r7, #4]
 428 0076 5B68     		ldr	r3, [r3, #4]
 429 0078 7A68     		ldr	r2, [r7, #4]
 430 007a 5268     		ldr	r2, [r2, #4]
 431 007c 5169     		ldr	r1, [r2, #20]
 432 007e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 433 0080 4FEAC202 		lsl	r2, r2, #3
 434 0084 02F10302 		add	r2, r2, #3
 435 0088 4FF01F00 		mov	r0, #31
 436 008c 00FA02F2 		lsl	r2, r0, r2
 437 0090 6FEA0202 		mvn	r2, r2
 438 0094 0A40     		ands	r2, r2, r1
 439 0096 5A61     		str	r2, [r3, #20]
 203:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 440              		.loc 1 203 0
 441 0098 7B68     		ldr	r3, [r7, #4]
 442 009a 5B68     		ldr	r3, [r3, #4]
 443 009c 7A68     		ldr	r2, [r7, #4]
 444 009e 5268     		ldr	r2, [r2, #4]
 445 00a0 5169     		ldr	r1, [r2, #20]
 446 00a2 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 447 00a4 02F01F00 		and	r0, r2, #31
 448 00a8 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 449 00aa 4FEAC202 		lsl	r2, r2, #3
 450 00ae 02F10302 		add	r2, r2, #3
 451 00b2 00FA02F2 		lsl	r2, r0, r2
 452 00b6 0A43     		orrs	r2, r2, r1
 453 00b8 5A61     		str	r2, [r3, #20]
 454 00ba 5AE0     		b	.L7
 455              	.L10:
 204:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 8U) && (Pin <= 11U))
 456              		.loc 1 204 0
 457 00bc FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 458 00be 072B     		cmp	r3, #7
 459 00c0 2AD9     		bls	.L11
 460              		.loc 1 204 0 is_stmt 0 discriminator 1
 461 00c2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 462 00c4 0B2B     		cmp	r3, #11
 463 00c6 27D8     		bhi	.L11
 205:../Dave/Generated/src/IO004/IO004.c ****   {
 206:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 8U;
 464              		.loc 1 206 0 is_stmt 1
 465 00c8 FB7B     		ldrb	r3, [r7, #15]
 466 00ca A3F10803 		sub	r3, r3, #8
 467 00ce FB73     		strb	r3, [r7, #15]
 207:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U)
 468              		.loc 1 207 0
 469 00d0 7B68     		ldr	r3, [r7, #4]
 470 00d2 5B68     		ldr	r3, [r3, #4]
 471 00d4 7A68     		ldr	r2, [r7, #4]
 472 00d6 5268     		ldr	r2, [r2, #4]
 473 00d8 9169     		ldr	r1, [r2, #24]
 474 00da FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 475 00dc 4FEAC202 		lsl	r2, r2, #3
 476 00e0 02F10302 		add	r2, r2, #3
 477 00e4 4FF01F00 		mov	r0, #31
 478 00e8 00FA02F2 		lsl	r2, r0, r2
 479 00ec 6FEA0202 		mvn	r2, r2
 480 00f0 0A40     		ands	r2, r2, r1
 481 00f2 9A61     		str	r2, [r3, #24]
 208:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 482              		.loc 1 208 0
 483 00f4 7B68     		ldr	r3, [r7, #4]
 484 00f6 5B68     		ldr	r3, [r3, #4]
 485 00f8 7A68     		ldr	r2, [r7, #4]
 486 00fa 5268     		ldr	r2, [r2, #4]
 487 00fc 9169     		ldr	r1, [r2, #24]
 488 00fe FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 489 0100 02F01F00 		and	r0, r2, #31
 490 0104 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 491 0106 4FEAC202 		lsl	r2, r2, #3
 492 010a 02F10302 		add	r2, r2, #3
 493 010e 00FA02F2 		lsl	r2, r0, r2
 494 0112 0A43     		orrs	r2, r2, r1
 495 0114 9A61     		str	r2, [r3, #24]
 496 0116 2CE0     		b	.L7
 497              	.L11:
 209:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 12U) && (Pin <= 15U))
 498              		.loc 1 209 0
 499 0118 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 500 011a 0B2B     		cmp	r3, #11
 501 011c 29D9     		bls	.L7
 502              		.loc 1 209 0 is_stmt 0 discriminator 1
 503 011e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 504 0120 0F2B     		cmp	r3, #15
 505 0122 26D8     		bhi	.L7
 210:../Dave/Generated/src/IO004/IO004.c ****   {
 211:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 12U;
 506              		.loc 1 211 0 is_stmt 1
 507 0124 FB7B     		ldrb	r3, [r7, #15]
 508 0126 A3F10C03 		sub	r3, r3, #12
 509 012a FB73     		strb	r3, [r7, #15]
 212:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8
 510              		.loc 1 212 0
 511 012c 7B68     		ldr	r3, [r7, #4]
 512 012e 5B68     		ldr	r3, [r3, #4]
 513 0130 7A68     		ldr	r2, [r7, #4]
 514 0132 5268     		ldr	r2, [r2, #4]
 515 0134 D169     		ldr	r1, [r2, #28]
 516 0136 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 517 0138 4FEAC202 		lsl	r2, r2, #3
 518 013c 02F10302 		add	r2, r2, #3
 519 0140 4FF01F00 		mov	r0, #31
 520 0144 00FA02F2 		lsl	r2, r0, r2
 521 0148 6FEA0202 		mvn	r2, r2
 522 014c 0A40     		ands	r2, r2, r1
 523 014e DA61     		str	r2, [r3, #28]
 213:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 524              		.loc 1 213 0
 525 0150 7B68     		ldr	r3, [r7, #4]
 526 0152 5B68     		ldr	r3, [r3, #4]
 527 0154 7A68     		ldr	r2, [r7, #4]
 528 0156 5268     		ldr	r2, [r2, #4]
 529 0158 D169     		ldr	r1, [r2, #28]
 530 015a FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 531 015c 02F01F00 		and	r0, r2, #31
 532 0160 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 533 0162 4FEAC202 		lsl	r2, r2, #3
 534 0166 02F10302 		add	r2, r2, #3
 535 016a 00FA02F2 		lsl	r2, r0, r2
 536 016e 0A43     		orrs	r2, r2, r1
 537 0170 DA61     		str	r2, [r3, #28]
 538              	.L7:
 214:../Dave/Generated/src/IO004/IO004.c ****   }
 215:../Dave/Generated/src/IO004/IO004.c ****   else
 216:../Dave/Generated/src/IO004/IO004.c ****   {
 217:../Dave/Generated/src/IO004/IO004.c **** 	  /*Not supposed to be here */
 218:../Dave/Generated/src/IO004/IO004.c ****   }
 219:../Dave/Generated/src/IO004/IO004.c **** }
 539              		.loc 1 219 0
 540 0172 07F11407 		add	r7, r7, #20
 541 0176 BD46     		mov	sp, r7
 542 0178 80BC     		pop	{r7}
 543 017a 7047     		bx	lr
 544              		.cfi_endproc
 545              	.LFE114:
 547              		.text
 548              	.Letext0:
 549              		.file 2 "c:\\dave-3.1.10\\arm-gcc\\bin\\../lib/gcc/arm-none-eabi/4.7.4/../../../../arm-none-eabi/i
 550              		.file 3 "C:\\DAVE3_workspace\\mojWorkspace\\BachelorBluetooth\\Dave\\Generated\\inc\\DAVESupport/.
 551              		.file 4 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Include/core_cm4.h"
 552              		.file 5 "C:\\DAVE3_workspace\\mojWorkspace\\BachelorBluetooth\\Dave\\Generated\\inc\\DAVESupport/.
DEFINED SYMBOLS
                            *ABS*:00000000 IO004.c
C:\Users\Mateusz\AppData\Local\Temp\ccpVn3T7.s:20     .text.IO004_Init:00000000 $t
C:\Users\Mateusz\AppData\Local\Temp\ccpVn3T7.s:25     .text.IO004_Init:00000000 IO004_Init
C:\Users\Mateusz\AppData\Local\Temp\ccpVn3T7.s:154    .text.IO004_DisableOutputDriver:00000000 $t
C:\Users\Mateusz\AppData\Local\Temp\ccpVn3T7.s:159    .text.IO004_DisableOutputDriver:00000000 IO004_DisableOutputDriver
C:\Users\Mateusz\AppData\Local\Temp\ccpVn3T7.s:351    .text.IO004_EnableOutputDriver:00000000 $t
C:\Users\Mateusz\AppData\Local\Temp\ccpVn3T7.s:356    .text.IO004_EnableOutputDriver:00000000 IO004_EnableOutputDriver
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.35166846b5321d4273ad8c4248893ac3
                           .group:00000000 wm4.XMC4500.h.45.215f4b8c79f46c7645c15373868d08c0
                           .group:00000000 wm4.core_cm4.h.47.41af406cb4cda82c972f112a9cd0a024
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.39.3d3d1b4a79aef37532666dc6ee87c6ac
                           .group:00000000 wm4.core_cm4_simd.h.43.b5d1d38735af6366227b4256d330cf13
                           .group:00000000 wm4.core_cm4.h.178.e5ef5ce66d198d7f00f9d0076e267c41
                           .group:00000000 wm4.system_XMC4500.h.29.827f68baa362c84f2abae4ab67dde7c9
                           .group:00000000 wm4.XMC4500.h.198.8e022f279ff353ed081df898dc7b9cf3
                           .group:00000000 wm4.stddef.h.40.50cf36416e06376af8a9dca28536f2e4
                           .group:00000000 wm4.types.h.60.e75c47576398c648cdcf9000ace5e3d8
                           .group:00000000 wm4.MULTIPLEXER.h.46.4a863fbae1c79f0db26da3ce2dc30d02
                           .group:00000000 wm4.CCU8PWMLIB.h.74.725ec81203769525cc7a424597055f47
                           .group:00000000 wm4.MOTORLIB.h.62.951091d95913dd2ff36d761323a1771d
                           .group:00000000 wm4.DBG001.h.116.d6d9e7459a0faa3905c97c1d2edb339d
                           .group:00000000 wm4.IO004.h.53.442ea5eb47ad9eedc675253aa35f3107
                           .group:00000000 wm4.uc_id.h.35.fa57ecd9f559d2767f56c96da2848c12
                           .group:00000000 wm4.CLK001_Const.h.50.e5e9c2ddc89f4cc9e7b93e9648fa94e4
                           .group:00000000 wm4.CLK001_Conf.h.81.82a8db895dc146da001475dd68223522
                           .group:00000000 wm4.Usic.h.54.8af9f733ba5771eeb374435d205ea54b
                           .group:00000000 wm4.UART001_Conf.h.53.ea28968cb6c53b1be9f53a4d9f42a86f
                           .group:00000000 wm4.SYSTM001.h.64.6ecb31c49bc3e7691644fdcdfc11b5cd

UNDEFINED SYMBOLS
IO004_Handle0
IO004_Handle1
IO004_Handle2
