{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 04 16:37:30 2020 " "Info: Processing started: Wed Mar 04 16:37:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off scheme3 -c scheme3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off scheme3 -c scheme3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Button " "Info: Assuming node \"Button\" is an undefined clock" {  } { { "scheme3.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab4/scheme3/scheme3.bdf" { { 64 32 200 80 "Button" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Button" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Button " "Info: No valid register-to-register data paths exist for clock \"Button\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst D Button 4.665 ns register " "Info: tsu for register \"inst\" (data pin = \"D\", clock pin = \"Button\") is 4.665 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.086 ns + Longest pin register " "Info: + Longest pin to register delay is 8.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns D 1 PIN PIN_56 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_56; Fanout = 1; PIN Node = 'D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "scheme3.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab4/scheme3/scheme3.bdf" { { 32 32 200 48 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.496 ns) + CELL(0.115 ns) 8.086 ns inst 2 REG LC_X2_Y1_N2 1 " "Info: 2: + IC(6.496 ns) + CELL(0.115 ns) = 8.086 ns; Loc. = LC_X2_Y1_N2; Fanout = 1; REG Node = 'inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.611 ns" { D inst } "NODE_NAME" } } { "scheme3.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab4/scheme3/scheme3.bdf" { { 24 232 296 104 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 19.66 % ) " "Info: Total cell delay = 1.590 ns ( 19.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.496 ns ( 80.34 % ) " "Info: Total interconnect delay = 6.496 ns ( 80.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.086 ns" { D inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.086 ns" { D {} D~out0 {} inst {} } { 0.000ns 0.000ns 6.496ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "scheme3.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab4/scheme3/scheme3.bdf" { { 24 232 296 104 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Button destination 3.458 ns - Shortest register " "Info: - Shortest clock path from clock \"Button\" to destination register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns Button 1 CLK PIN_37 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_37; Fanout = 1; CLK Node = 'Button'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button } "NODE_NAME" } } { "scheme3.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab4/scheme3/scheme3.bdf" { { 64 32 200 80 "Button" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.711 ns) 3.458 ns inst 2 REG LC_X2_Y1_N2 1 " "Info: 2: + IC(1.272 ns) + CELL(0.711 ns) = 3.458 ns; Loc. = LC_X2_Y1_N2; Fanout = 1; REG Node = 'inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { Button inst } "NODE_NAME" } } { "scheme3.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab4/scheme3/scheme3.bdf" { { 24 232 296 104 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 63.22 % ) " "Info: Total cell delay = 2.186 ns ( 63.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.272 ns ( 36.78 % ) " "Info: Total interconnect delay = 1.272 ns ( 36.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Button inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Button {} Button~out0 {} inst {} } { 0.000ns 0.000ns 1.272ns } { 0.000ns 1.475ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.086 ns" { D inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.086 ns" { D {} D~out0 {} inst {} } { 0.000ns 0.000ns 6.496ns } { 0.000ns 1.475ns 0.115ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Button inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Button {} Button~out0 {} inst {} } { 0.000ns 0.000ns 1.272ns } { 0.000ns 1.475ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Button Q inst 9.830 ns register " "Info: tco from clock \"Button\" to destination pin \"Q\" through register \"inst\" is 9.830 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Button source 3.458 ns + Longest register " "Info: + Longest clock path from clock \"Button\" to source register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns Button 1 CLK PIN_37 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_37; Fanout = 1; CLK Node = 'Button'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button } "NODE_NAME" } } { "scheme3.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab4/scheme3/scheme3.bdf" { { 64 32 200 80 "Button" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.711 ns) 3.458 ns inst 2 REG LC_X2_Y1_N2 1 " "Info: 2: + IC(1.272 ns) + CELL(0.711 ns) = 3.458 ns; Loc. = LC_X2_Y1_N2; Fanout = 1; REG Node = 'inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { Button inst } "NODE_NAME" } } { "scheme3.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab4/scheme3/scheme3.bdf" { { 24 232 296 104 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 63.22 % ) " "Info: Total cell delay = 2.186 ns ( 63.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.272 ns ( 36.78 % ) " "Info: Total interconnect delay = 1.272 ns ( 36.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Button inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Button {} Button~out0 {} inst {} } { 0.000ns 0.000ns 1.272ns } { 0.000ns 1.475ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "scheme3.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab4/scheme3/scheme3.bdf" { { 24 232 296 104 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.148 ns + Longest register pin " "Info: + Longest register to pin delay is 6.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LC_X2_Y1_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y1_N2; Fanout = 1; REG Node = 'inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "scheme3.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab4/scheme3/scheme3.bdf" { { 24 232 296 104 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.040 ns) + CELL(2.108 ns) 6.148 ns Q 2 PIN PIN_121 0 " "Info: 2: + IC(4.040 ns) + CELL(2.108 ns) = 6.148 ns; Loc. = PIN_121; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.148 ns" { inst Q } "NODE_NAME" } } { "scheme3.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab4/scheme3/scheme3.bdf" { { 40 320 496 56 "Q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 34.29 % ) " "Info: Total cell delay = 2.108 ns ( 34.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.040 ns ( 65.71 % ) " "Info: Total interconnect delay = 4.040 ns ( 65.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.148 ns" { inst Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.148 ns" { inst {} Q {} } { 0.000ns 4.040ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Button inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Button {} Button~out0 {} inst {} } { 0.000ns 0.000ns 1.272ns } { 0.000ns 1.475ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.148 ns" { inst Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.148 ns" { inst {} Q {} } { 0.000ns 4.040ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst D Button -4.613 ns register " "Info: th for register \"inst\" (data pin = \"D\", clock pin = \"Button\") is -4.613 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Button destination 3.458 ns + Longest register " "Info: + Longest clock path from clock \"Button\" to destination register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns Button 1 CLK PIN_37 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_37; Fanout = 1; CLK Node = 'Button'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button } "NODE_NAME" } } { "scheme3.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab4/scheme3/scheme3.bdf" { { 64 32 200 80 "Button" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.711 ns) 3.458 ns inst 2 REG LC_X2_Y1_N2 1 " "Info: 2: + IC(1.272 ns) + CELL(0.711 ns) = 3.458 ns; Loc. = LC_X2_Y1_N2; Fanout = 1; REG Node = 'inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { Button inst } "NODE_NAME" } } { "scheme3.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab4/scheme3/scheme3.bdf" { { 24 232 296 104 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 63.22 % ) " "Info: Total cell delay = 2.186 ns ( 63.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.272 ns ( 36.78 % ) " "Info: Total interconnect delay = 1.272 ns ( 36.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Button inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Button {} Button~out0 {} inst {} } { 0.000ns 0.000ns 1.272ns } { 0.000ns 1.475ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "scheme3.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab4/scheme3/scheme3.bdf" { { 24 232 296 104 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.086 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns D 1 PIN PIN_56 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_56; Fanout = 1; PIN Node = 'D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "scheme3.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab4/scheme3/scheme3.bdf" { { 32 32 200 48 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.496 ns) + CELL(0.115 ns) 8.086 ns inst 2 REG LC_X2_Y1_N2 1 " "Info: 2: + IC(6.496 ns) + CELL(0.115 ns) = 8.086 ns; Loc. = LC_X2_Y1_N2; Fanout = 1; REG Node = 'inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.611 ns" { D inst } "NODE_NAME" } } { "scheme3.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab4/scheme3/scheme3.bdf" { { 24 232 296 104 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 19.66 % ) " "Info: Total cell delay = 1.590 ns ( 19.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.496 ns ( 80.34 % ) " "Info: Total interconnect delay = 6.496 ns ( 80.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.086 ns" { D inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.086 ns" { D {} D~out0 {} inst {} } { 0.000ns 0.000ns 6.496ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Button inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Button {} Button~out0 {} inst {} } { 0.000ns 0.000ns 1.272ns } { 0.000ns 1.475ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.086 ns" { D inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.086 ns" { D {} D~out0 {} inst {} } { 0.000ns 0.000ns 6.496ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 04 16:37:30 2020 " "Info: Processing ended: Wed Mar 04 16:37:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
