$date
	Thu Jul 24 17:15:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_bit $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ load $end
$scope module bit_inst $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ load $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#5
1"
#10
0"
1#
1$
#15
1!
1"
#20
0"
0#
0$
#25
1"
#30
0"
1$
#35
0!
1"
#40
0"
0$
#45
1"
#50
0"
1#
1$
#55
1!
1"
#60
0"
