import pipeline_reg
import hardware as HW
from register import REG_DICT
from opcode import OP_DICT
from control import *
from decode import *

#constants
INSTR_MEM_SIZE = 100
DATA_MEM_SIZE = 100

# pipeline registers
IFID  = pipeline_reg.IFID()
IDEX  = pipeline_reg.IDEX()
EXMEM = pipeline_reg.EXMEM()
MEMWB = pipeline_reg.MEMWB()

# state elements
PC = HW.PC()
Instruction_Memory = HW.Instruction_Memory(INSTR_MEM_SIZE)
Register_File = HW.Register_File()
Data_Memory = HW.Data_Memory(DATA_MEM_SIZE)

# non-register signals
WriteData = 0
PCSrc = 0

def pipelineMain():
	# initialize pc to zero
	IFID.pc_out = 0x00000000 

	# initialize some code
	Instruction_Memory.Store_Word(0,  0x20090002) # addi t1 zero 0x0002
	Instruction_Memory.Store_Word(4,  0x200a0003) # addi t2 zero 0x0003
	Instruction_Memory.Store_Word(8,  0x200b0004) # addi t3 zero 0x0004
	Instruction_Memory.Store_Word(12, 0x200c0005) # addi t4 zero 0x0005
	Instruction_Memory.Store_Word(16, 0x8C0D0030) # lw t5, 0x30(zero)
	Instruction_Memory.Store_Word(20, 0x018D6020) # add t4 t4 t5
	Instruction_Memory.Store_Word(24, 0x200e0007) # addi t6 zero 0x0007
	Instruction_Memory.Store_Word(28, 0x00000000) # nop
	Instruction_Memory.Store_Word(32, 0x00000000) # nop
	Instruction_Memory.Store_Word(36, 0x00000000) # nop
	Instruction_Memory.Store_Word(40, 0x00000000) # nop
	Instruction_Memory.Store_Word(44, 0x00000000) # nop
	Instruction_Memory.Store_Word(48, 0x00000000) # nop
	Instruction_Memory.Store_Word(52, 0x00000000) # nop
	Instruction_Memory.Store_Word(56, 0x00000000) # nop
	Instruction_Memory.Store_Word(60, 0x00000000) # nop
	Instruction_Memory.Store_Word(64, 0x00000000) # nop
	Instruction_Memory.Store_Word(68, 0x00000000) # nop
	Data_Memory.Store_Word(48, 0x00000005)

	# start pipeline
	for i in range(1,20):
		pipelineLoop()

	print "\nt0: %d" % Register_File.Get(REG_DICT["t0"])
	print "t1: %d" % Register_File.Get(REG_DICT["t1"])
	print "t2: %d" % Register_File.Get(REG_DICT["t2"])
	print "t3: %d" % Register_File.Get(REG_DICT["t3"])
	print "t4: %d" % Register_File.Get(REG_DICT["t4"])
	print "t5: %d" % Register_File.Get(REG_DICT["t5"])
	print "t6: %d" % Register_File.Get(REG_DICT["t6"])
	print "t7: %d" % Register_File.Get(REG_DICT["t7"])
	print "t8: %d" % Register_File.Get(REG_DICT["t8"])
	print "t9: %d" % Register_File.Get(REG_DICT["t9"])

def pipelineLoop():
	IF()
	WB()
	ID()
	EX()
	MEM()
	updateReg()

def IF():
	instruction_temp = Instruction()

	pc = HW.PC_Input_Mux(IFID.pc_out, EXMEM.branchAddress_out, EXMEM.jumpAddress_out, 
		PCSrc, EXMEM.memControl_out.Jump)

	instruction_temp.word = Instruction_Memory.Load_Word(pc)

	IFID.set(instruction_temp, pc+4)

def ID():
	# decode
	decodeInstruction(IFID.instruction_out)

	# combinatorial logic for control signals
	excTemp = EXControl()
	memcTemp = MEMControl()
	wbcTemp = WBControl()
	updateControl(IFID.instruction_out.op, IFID.instruction_out.funct, 
		excTemp, memcTemp, wbcTemp)

	# hazard detection
	data_hazard = HW.Hazard_Detection_Unit(IDEX.memControl_out.MemRead, IDEX.instruction_out.rt, 
		IFID.instruction_out.rs, IFID.instruction_out.rt)
	HW.Hazard_Detection_Mux(excTemp, memcTemp, wbcTemp, data_hazard)
	if data_hazard == 1:
		IFID.stall = 1

	# Register file operations
	read_data_1, read_data_2 = Register_File.Operate(IFID.instruction_out.rs, 
		IFID.instruction_out.rt, MEMWB.destinationReg_out, WriteData, 
		MEMWB.wbControl_out.RegWrite)

	# inputs to IDEX register
	IDEX.set(IFID.instruction_out, HW.Sign_Extend(IFID.instruction_out.i_imm, 16), 
		IFID.pc_out, read_data_1, read_data_2, wbcTemp, memcTemp, excTemp)

def EX():
	# determine write reg address
	dest_reg_temp = HW.Register_Input_Mux(IDEX.instruction_out.rt, 
		IDEX.instruction_out.rd, IDEX.exControl_out.RegDst)

	# Forwarding
	(forwardA, forwardB) = HW.Forwarding_Unit(IDEX.instruction_out.rs, IDEX.instruction_out.rt, 
		EXMEM.instruction_out.rd, MEMWB.destinationReg_out, EXMEM.wbControl_out.RegWrite, 
		MEMWB.wbControl_out.RegWrite)

	# ALU
	alu_input_1 = HW.ALU_Reg_A_Mux(IDEX.readData1_out, WriteData, EXMEM.ALUResult_out, forwardA)
	alu_input_2 = HW.ALU_Reg_B_MUX(IDEX.readData2_out, WriteData, EXMEM.ALUResult_out, forwardB)
	alu_mux_temp = HW.ALU_Input_Mux(alu_input_2, IDEX.signExtendImm_out, 
		IDEX.exControl_out.ALUSrc)
	alu_res_temp = HW.ALU(alu_input_1, alu_mux_temp, IDEX.instruction_out.shamt, 
		IDEX.exControl_out.ALUOp)

	# calculate branch address
	branch_addr_temp = HW.Shift_Left_2(IDEX.signExtendImm_out) + IDEX.pc_out

	# calculate jump address
	jump_addr_temp = HW.Calculate_Jump_Addr(IDEX.instruction_out.j_imm, IDEX.pc_out)

	# inputs to EXMEM register
	EXMEM.set(IDEX.instruction_out, dest_reg_temp, IDEX.readData2_out, alu_res_temp, 
		(alu_res_temp == 0), branch_addr_temp, jump_addr_temp, IDEX.wbControl_out, 
		IDEX.memControl_out)

def MEM():
	global PCSrc
	PCSrc = 1 if (EXMEM.memControl_out.Branch == 1 and EXMEM.zero_out) else 0 # Python ternary operator

	# operate on data memory
	read_data_temp = Data_Memory.Operate(EXMEM.ALUResult_out, EXMEM.readData2_out, 
		EXMEM.memControl_out.MemRead, EXMEM.memControl_out.MemWrite, 
		EXMEM.instruction_out.op)

	# inputs to MEMWB register
	MEMWB.set(EXMEM.destinationReg_out, EXMEM.ALUResult_out, read_data_temp, 
		EXMEM.wbControl_out)

def WB():
	# update WriteData
	global WriteData
	WriteData = HW.Write_Back_Mux(MEMWB.readData_out, MEMWB.ALUResult_out, 
		MEMWB.wbControl_out.MemToReg)

def updateReg():
	IFID.update()
	IDEX.update()
	EXMEM.update()
	MEMWB.update()

if __name__ == "__main__":
	pipelineMain()