{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1700377555731 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1700377555731 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "practica05 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"practica05\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700377555737 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700377555777 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700377555777 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700377555985 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1700377555989 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700377556037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700377556037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700377556037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700377556037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700377556037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700377556037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700377556037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700377556037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700377556037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700377556037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700377556037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700377556037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700377556037 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1700377556037 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700377556040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700377556040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700377556040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700377556040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700377556040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700377556040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700377556040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700377556040 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1700377556040 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700377556041 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700377556041 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700377556041 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700377556041 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1700377556042 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "practica05.sdc " "Synopsys Design Constraints File file not found: 'practica05.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1700377556527 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700377556527 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1700377556528 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1700377556529 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1700377556531 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1700377556531 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1700377556532 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1700377556537 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700377556538 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700377556538 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700377556540 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700377556542 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1700377556543 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1700377556543 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1700377556543 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1700377556544 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1700377556544 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700377556544 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700377556635 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1700377556638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700377558520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700377558612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700377558645 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700377558740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700377558740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700377559400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y33 X10_Y43 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y33 to location X10_Y43" {  } { { "loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y33 to location X10_Y43"} { { 12 { 0 ""} 0 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1700377561438 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700377561438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1700377561555 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1700377561555 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1700377561555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700377561557 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1700377561739 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700377561749 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700377562117 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700377562117 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700377562650 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700377563301 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "48 " "Following 48 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[7\] a permanently enabled " "Pin Q\[7\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { Q[7] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Q\[7\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 0 952 1128 16 "Q" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[6\] a permanently enabled " "Pin Q\[6\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { Q[6] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Q\[6\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 0 952 1128 16 "Q" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[5\] a permanently enabled " "Pin Q\[5\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { Q[5] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Q\[5\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 0 952 1128 16 "Q" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[4\] a permanently enabled " "Pin Q\[4\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { Q[4] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Q\[4\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 0 952 1128 16 "Q" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[3\] a permanently enabled " "Pin Q\[3\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { Q[3] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Q\[3\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 0 952 1128 16 "Q" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[2\] a permanently enabled " "Pin Q\[2\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { Q[2] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Q\[2\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 0 952 1128 16 "Q" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[1\] a permanently enabled " "Pin Q\[1\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { Q[1] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Q\[1\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 0 952 1128 16 "Q" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q\[0\] a permanently enabled " "Pin Q\[0\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { Q[0] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Q\[0\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 0 952 1128 16 "Q" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "R\[7\] a permanently enabled " "Pin R\[7\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { R[7] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R\[7\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 80 952 1128 96 "R" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "R\[6\] a permanently enabled " "Pin R\[6\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { R[6] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R\[6\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 80 952 1128 96 "R" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "R\[5\] a permanently enabled " "Pin R\[5\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { R[5] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R\[5\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 80 952 1128 96 "R" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "R\[4\] a permanently enabled " "Pin R\[4\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { R[4] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R\[4\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 80 952 1128 96 "R" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "R\[3\] a permanently enabled " "Pin R\[3\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { R[3] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R\[3\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 80 952 1128 96 "R" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "R\[2\] a permanently enabled " "Pin R\[2\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { R[2] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R\[2\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 80 952 1128 96 "R" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "R\[1\] a permanently enabled " "Pin R\[1\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { R[1] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R\[1\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 80 952 1128 96 "R" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "R\[0\] a permanently enabled " "Pin R\[0\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { R[0] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R\[0\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 80 952 1128 96 "R" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S\[7\] a permanently enabled " "Pin S\[7\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { S[7] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S\[7\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 160 952 1128 176 "S" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S\[6\] a permanently enabled " "Pin S\[6\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { S[6] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S\[6\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 160 952 1128 176 "S" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S\[5\] a permanently enabled " "Pin S\[5\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { S[5] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S\[5\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 160 952 1128 176 "S" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S\[4\] a permanently enabled " "Pin S\[4\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { S[4] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S\[4\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 160 952 1128 176 "S" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S\[3\] a permanently enabled " "Pin S\[3\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { S[3] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S\[3\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 160 952 1128 176 "S" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S\[2\] a permanently enabled " "Pin S\[2\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { S[2] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S\[2\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 160 952 1128 176 "S" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S\[1\] a permanently enabled " "Pin S\[1\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { S[1] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S\[1\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 160 952 1128 176 "S" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S\[0\] a permanently enabled " "Pin S\[0\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { S[0] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S\[0\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 160 952 1128 176 "S" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "T\[7\] a permanently enabled " "Pin T\[7\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { T[7] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "T\[7\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 240 952 1128 256 "T" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "T\[6\] a permanently enabled " "Pin T\[6\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { T[6] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "T\[6\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 240 952 1128 256 "T" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "T\[5\] a permanently enabled " "Pin T\[5\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { T[5] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "T\[5\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 240 952 1128 256 "T" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "T\[4\] a permanently enabled " "Pin T\[4\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { T[4] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "T\[4\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 240 952 1128 256 "T" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "T\[3\] a permanently enabled " "Pin T\[3\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { T[3] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "T\[3\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 240 952 1128 256 "T" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "T\[2\] a permanently enabled " "Pin T\[2\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { T[2] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "T\[2\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 240 952 1128 256 "T" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "T\[1\] a permanently enabled " "Pin T\[1\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { T[1] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "T\[1\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 240 952 1128 256 "T" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "T\[0\] a permanently enabled " "Pin T\[0\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { T[0] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "T\[0\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 240 952 1128 256 "T" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "U\[7\] a permanently enabled " "Pin U\[7\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { U[7] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "U\[7\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 320 952 1128 336 "U" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "U\[6\] a permanently enabled " "Pin U\[6\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { U[6] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "U\[6\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 320 952 1128 336 "U" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "U\[5\] a permanently enabled " "Pin U\[5\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { U[5] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "U\[5\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 320 952 1128 336 "U" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "U\[4\] a permanently enabled " "Pin U\[4\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { U[4] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "U\[4\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 320 952 1128 336 "U" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "U\[3\] a permanently enabled " "Pin U\[3\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { U[3] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "U\[3\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 320 952 1128 336 "U" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "U\[2\] a permanently enabled " "Pin U\[2\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { U[2] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "U\[2\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 320 952 1128 336 "U" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "U\[1\] a permanently enabled " "Pin U\[1\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { U[1] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "U\[1\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 320 952 1128 336 "U" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "U\[0\] a permanently enabled " "Pin U\[0\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { U[0] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "U\[0\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 320 952 1128 336 "U" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V\[7\] a permanently enabled " "Pin V\[7\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { V[7] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "V\[7\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 400 952 1128 416 "V" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V\[6\] a permanently enabled " "Pin V\[6\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { V[6] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "V\[6\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 400 952 1128 416 "V" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V\[5\] a permanently enabled " "Pin V\[5\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { V[5] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "V\[5\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 400 952 1128 416 "V" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V\[4\] a permanently enabled " "Pin V\[4\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { V[4] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "V\[4\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 400 952 1128 416 "V" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V\[3\] a permanently enabled " "Pin V\[3\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { V[3] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "V\[3\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 400 952 1128 416 "V" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V\[2\] a permanently enabled " "Pin V\[2\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { V[2] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "V\[2\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 400 952 1128 416 "V" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V\[1\] a permanently enabled " "Pin V\[1\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { V[1] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "V\[1\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 400 952 1128 416 "V" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V\[0\] a permanently enabled " "Pin V\[0\] has a permanently enabled output enable" {  } { { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { V[0] } } } { "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/angel/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "V\[0\]" } } } } { "practica05.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica05/practica05.bdf" { { 400 952 1128 416 "V" "" } } } } { "temporary_test_loc" "" { Generic "/home/angel/Documentos/ddm/practica05/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1700377563478 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1700377563478 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/angel/Documentos/ddm/practica05/output_files/practica05.fit.smsg " "Generated suppressed messages file /home/angel/Documentos/ddm/practica05/output_files/practica05.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1700377563536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1359 " "Peak virtual memory: 1359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700377563940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 01:06:03 2023 " "Processing ended: Sun Nov 19 01:06:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700377563940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700377563940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700377563940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700377563940 ""}
