# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
_RDI_DONT_SET_XILINX_AS_PATH=True
XDG_SESSION_ID=6
HOSTNAME=ip-172-31-83-237.ec2.internal
XILINX_DSP=
SHELL=/bin/bash
TERM=screen
MAKEFLAGS=PLATFORM=/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm TARGET=hw_emu
HISTSIZE=1000
SSH_CLIENT=128.62.19.123 10171 22
MYVIVADO=
RDI_TPS_ROOT=/opt/Xilinx/Vivado/2021.2/tps/lnx64
HDK_SHELL_DIR=/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818
HDI_PROCESSOR=x86_64
HDK_SHELL_DESIGN_DIR=/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design
SYNTH_COMMON=/opt/Xilinx/Vitis/2021.2/scripts/rt/data
SSH_TTY=/dev/pts/0
RDI_JAVA_VERSION=11.0.11_9
LC_ALL=en_US.UTF-8
RT_TCL_PATH=/opt/Xilinx/Vitis/2021.2/scripts/rt/base_tcl/tcl
RDI_PREPEND_PATH=/opt/Xilinx/Vitis/2021.2/bin
RDI_OPT_EXT=.o
MAKEOVERRIDES=${-*-command-variables-*-}
USER=centos
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=01;05;37;41:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.jpg=01;35:*.jpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.axv=01;35:*.anx=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=01;36:*.au=01;36:*.flac=01;36:*.mid=01;36:*.midi=01;36:*.mka=01;36:*.mp3=01;36:*.mpc=01;36:*.ogg=01;36:*.ra=01;36:*.wav=01;36:*.axa=01;36:*.oga=01;36:*.spx=01;36:*.xspf=01;36:
LD_LIBRARY_PATH=/opt/Xilinx/Vitis/2021.2/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o:/opt/Xilinx/Vitis/2021.2/tps/lnx64/jre11.0.11_9/lib/:/opt/Xilinx/Vitis/2021.2/tps/lnx64/jre11.0.11_9/lib//server:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o:/opt/xilinx/xrt/lib::/opt/Xilinx/Vitis/2021.2/bin/../lnx64/tools/dot/lib
XILINX_ENABLE_AWS_WHITELIST=095707098027
RDI_PATCHROOT=
TCL_LIBRARY=/opt/Xilinx/Vitis/2021.2/tps/tcl/tcl8.5
TERMCAP=SC|screen|VT 100/ANSI X3.64 virtual terminal:\
	:DO=\E[%dB:LE=\E[%dD:RI=\E[%dC:UP=\E[%dA:bs:bt=\E[Z:\
	:cd=\E[J:ce=\E[K:cl=\E[H\E[J:cm=\E[%i%d;%dH:ct=\E[3g:\
	:do=^J:nd=\E[C:pt:rc=\E8:rs=\Ec:sc=\E7:st=\EH:up=\EM:\
	:le=^H:bl=^G:cr=^M:it#8:ho=\E[H:nw=\EE:ta=^I:is=\E)0:\
	:li#30:co#120:am:xn:xv:LP:sr=\EM:al=\E[L:AL=\E[%dL:\
	:cs=\E[%i%d;%dr:dl=\E[M:DL=\E[%dM:dc=\E[P:DC=\E[%dP:\
	:im=\E[4h:ei=\E[4l:mi:IC=\E[%d@:ks=\E[?1h\E=:\
	:ke=\E[?1l\E>:vi=\E[?25l:ve=\E[34h\E[?25h:vs=\E[34l:\
	:ti=\E[?1049h:te=\E[?1049l:us=\E[4m:ue=\E[24m:so=\E[3m:\
	:se=\E[23m:mb=\E[5m:md=\E[1m:mr=\E[7m:me=\E[m:ms:\
	:Co#8:pa#64:AF=\E[3%dm:AB=\E[4%dm:op=\E[39;49m:AX:\
	:vb=\Eg:G0:as=\E(0:ae=\E(B:\
	:ac=\140\140aaffggjjkkllmmnnooppqqrrssttuuvvwwxxyyzz{{||}}~~..--++,,hhII00:\
	:po=\E[5i:pf=\E[4i:Km=\E[M:k0=\E[10~:k1=\EOP:k2=\EOQ:\
	:k3=\EOR:k4=\EOS:k5=\E[15~:k6=\E[17~:k7=\E[18~:\
	:k8=\E[19~:k9=\E[20~:k;=\E[21~:F1=\E[23~:F2=\E[24~:\
	:F3=\E[1;2P:F4=\E[1;2Q:F5=\E[1;2R:F6=\E[1;2S:\
	:F7=\E[15;2~:F8=\E[17;2~:F9=\E[18;2~:FA=\E[19;2~:kb=:\
	:K2=\EOE:kB=\E[Z:kF=\E[1;2B:kR=\E[1;2A:*4=\E[3;2~:\
	:*7=\E[1;2F:#2=\E[1;2H:#3=\E[2;2~:#4=\E[1;2D:%c=\E[6;2~:\
	:%e=\E[5;2~:%i=\E[1;2C:kh=\E[1~:@1=\E[1~:kH=\E[4~:\
	:@7=\E[4~:kN=\E[6~:kP=\E[5~:kI=\E[2~:kD=\E[3~:ku=\EOA:\
	:kd=\EOB:kr=\EOC:kl=\EOD:km:
RDI_PLATFORM=lnx64
AWS_PLATFORM=/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm
MAKELEVEL=1
RDI_BUILD=yes
MFLAGS=
RT_LIBPATH=/opt/Xilinx/Vitis/2021.2/scripts/rt/data
RDI_LIBDIR=/opt/Xilinx/Vitis/2021.2/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o
RELEASE_VER=2021.2
PATH=/opt/Xilinx/Vivado/2021.2/tps/lnx64/binutils-2.26/bin:/opt/Xilinx/Vitis/2021.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2021.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/Xilinx/Vitis/2021.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vivado/2021.2/tps/lnx64/gcc-6.2.0/bin:/opt/Xilinx/Vivado/2021.2/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2021.2/bin:/opt/Xilinx/Vitis/2021.2/tps/lnx64/jre11.0.11_9/bin:/opt/Xilinx/Vivado/2021.2/bin:/home/centos/src/project_data/aws-fpga/shared/bin/scripts:/opt/Xilinx/Vitis_HLS/2021.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/srv/git/centos-git-common:/home/centos/.local/bin:/home/centos/bin:/opt/xilinx/xrt/bin
MAIL=/var/spool/mail/centos
XILINX_VITIS=/opt/Xilinx/Vitis/2021.2
STY=5231.pts-0.ip-172-31-83-237
HDK_DIR=/home/centos/src/project_data/aws-fpga/hdk
SDK_DIR=/home/centos/src/project_data/aws-fpga/sdk
PWD=/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1
XILINX_XRT=/opt/xilinx/xrt
XIL_CHECK_TCL_DEBUG=False
_LMFILES_=/usr/share/Modules/modulefiles/vitis
SDACCEL_DIR=/home/centos/src/project_data/aws-fpga/SDAccel
XILINX_VIVADO_HLS=/opt/Xilinx/Vivado/2021.2
LANG=en_US.UTF-8
MODULEPATH=/usr/share/Modules/modulefiles:/etc/modulefiles
HDK_COMMON_DIR=/home/centos/src/project_data/aws-fpga/hdk/common
HDI_APPROOT=/opt/Xilinx/Vitis/2021.2
AWS_PLATFORM_201920_3=/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm
LOADEDMODULES=vitis
XILINX_HLS=/opt/Xilinx/Vitis_HLS/2021.2
VITIS_DIR=/home/centos/src/project_data/aws-fpga/Vitis
PLATFORM=/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm
XILINX_VIVADO=/opt/Xilinx/Vivado/2021.2
XILINX_SDK=/opt/Xilinx/Vitis/2021.2
HISTCONTROL=ignoredups
SSH_ASKPASS=/usr/libexec/openssh/gnome-ssh-askpass
ISL_IOSTREAMS_RSA=/opt/Xilinx/Vitis/2021.2/tps/isl
HOME=/home/centos
SHLVL=4
RDI_BASEROOT=/opt/Xilinx/Vitis
LANGUAGE=en_US:en
RDI_APPROOT=/opt/Xilinx/Vitis/2021.2
TARGET=hw_emu
LOGNAME=centos
PYTHONPATH=/home/centos/src/project_data/aws-fpga/shared/lib:/home/centos/src/project_data/aws-fpga/shared/lib:/home/centos/src/project_data/aws-fpga/shared/lib:/home/centos/src/project_data/aws-fpga/shared/lib:
RDI_JAVA_PLATFORM=
WINDOW=0
XDG_DATA_DIRS=/home/centos/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share
SSH_CONNECTION=128.62.19.123 10171 172.31.83.237 22
RDI_BINROOT=/opt/Xilinx/Vitis/2021.2/bin
VIVADO_TOOL_VER=2021.2
MODULESHOME=/usr/share/Modules
LESSOPEN=||/usr/bin/lesspipe.sh %s
RDI_PROG=/opt/Xilinx/Vitis/2021.2/bin/unwrapped/lnx64.o/v++
XDG_RUNTIME_DIR=/run/user/1000
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XILINX_PLANAHEAD=/opt/Xilinx/Vitis/2021.2
AWS_FPGA_REPO_DIR=/home/centos/src/project_data/aws-fpga
HDIPRELDPATH=/opt/Xilinx/Vitis/2021.2/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o:/opt/xilinx/xrt/lib::/opt/Xilinx/Vitis/2021.2/bin/../lnx64/tools/dot/lib
RDI_INSTALLVER=2021.2
RDI_DATADIR=/opt/Xilinx/Vitis/2021.2/data
RDI_INSTALLROOT=/opt/Xilinx
BASH_FUNC_allow_non_root()=() {  [ ! -z ${AWS_FPGA_ALLOW_NON_ROOT} ]
}
BASH_FUNC_module()=() {  eval `/usr/bin/modulecmd bash $*`
}
BASH_FUNC_allow_others()=() {  [ ! -z ${AWS_FPGA_SDK_OTHERS} ]
}
_=/opt/Xilinx/Vitis/2021.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=32918
XILINX_CD_SESSION=b8662f11-9153-4eae-8e3a-cdf3f2fa4919
XILINX_RS_PORT=36370
XILINX_RS_SESSION=435241df-042b-4921-b672-26e7b6c6fc2d


V++ command line:
------------------------------------------
/opt/Xilinx/Vitis/2021.2/bin/unwrapped/lnx64.o/v++ -t hw_emu --platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm --save-temps -g --temp_dir ./build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3 -l -obuild_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/dot_prod_app.xclbin _x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/dot_prod.xo 

FINAL PROGRAM OPTIONS
--debug
--input_files _x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/dot_prod.xo
--link
--optimize 0
--output build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/dot_prod_app.xclbin
--platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm
--report_level 0
--save-temps
--target hw_emu
--temp_dir ./build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3

PARSED COMMAND LINE OPTIONS
-t hw_emu 
--platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm 
--save-temps 
-g 
--temp_dir ./build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3 
-l 
-obuild_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/dot_prod_app.xclbin 
_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/dot_prod.xo 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"

HARDWARE PLATFORM PARAMETERS
--xp param:compiler.lockFlowCritSlackThreshold=0 --xp vivado_param:hd.routingContainmentAreaExpansion=true --xp vivado_param:hd.supportClockNetCrossDiffReconfigurablePartitions=1 --xp vivado_param:bitstream.enablePR=4123 --xp vivado_param:physynth.ultraRAMOptOutput=false --xp vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1} --xp vivado_param:synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true} 

FINAL PLATFORM PATH
/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 11 Oct 2024 17:29:36
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 11 Oct 2024 17:29:36
output: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/dot_prod_app.xml
------------------------------------------
step: running system_link
timestamp: 11 Oct 2024 17:29:36
cmd: /opt/Xilinx/Vitis/2021.2/bin/system_link --xo /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/_x.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/dot_prod.xo -keep --xpfm /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm --target emu --output_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int --temp_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 11 Oct 2024 17:29:56
cmd: /opt/Xilinx/Vitis/2021.2/bin/cf2sw -sdsl /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/sdsl.dat -rtd /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/cf2sw.rtd -nofilter /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/cf2sw_full.rtd -xclbin /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/xclbin_orig.xml -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 11 Oct 2024 17:30:00
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 11 Oct 2024 17:30:00
cmd: /opt/Xilinx/Vitis/2021.2/bin/vpl -t hw_emu -f /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm -g --remote_ip_cache /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/.ipcache -s --output_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int --log_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/logs/link --report_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/reports/link --config /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/vplConfig.ini -k /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link --emulation_mode debug_waveform --no-info --iprepo /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/xo/ip_repo/xilinx_com_hls_dot_prod_1_0 --messageDb /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/run_link/vpl.pb /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/dr.bd.tcl
Vivado Log File: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/run_link/../vivado/vpl/vivado.log
file: vplConfig.ini
[advanced]
param=compiler.lockFlowCritSlackThreshold=0
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=hw_emu.enableDebugWaveform=1
param=hw_emu.enableProfiling=1
param=compiler.vppCurrentWorkingDir=/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1
misc=BinaryName=dot_prod_app
[connectivity]
nk=dot_prod:1:dot_prod_1
[vivado]
param=hd.routingContainmentAreaExpansion=true
param=hd.supportClockNetCrossDiffReconfigurablePartitions=1
param=bitstream.enablePR=4123
param=physynth.ultraRAMOptOutput=false
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1}
param=synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=dot_prod_app
--advanced.param compiler.lockFlowCritSlackThreshold=0
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param hw_emu.enableDebugWaveform=1
--advanced.param hw_emu.enableProfiling=1
--advanced.param compiler.vppCurrentWorkingDir=/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1
--config /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/vplConfig.ini
--connectivity.nk dot_prod:1:dot_prod_1
--debug
--emulation_mode debug_waveform
--input_file /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/dr.bd.tcl
--iprepo /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/xo/ip_repo/xilinx_com_hls_dot_prod_1_0
--kernels /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/kernel_info.dat
--log_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/logs/link
--messageDb /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/run_link/vpl.pb
--no-info
--output_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int
--platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm
--remote_ip_cache /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/.ipcache
--report_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/reports/link
--save_temps
--target hw_emu
--temp_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link
--vivado.param hd.routingContainmentAreaExpansion=true
--vivado.param hd.supportClockNetCrossDiffReconfigurablePartitions=1
--vivado.param bitstream.enablePR=4123
--vivado.param physynth.ultraRAMOptOutput=false
--vivado.param synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1}
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw_emu 
-f /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm 
-g 
--remote_ip_cache /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/.ipcache 
-s 
--output_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int 
--log_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/logs/link 
--report_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/reports/link 
--config /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/vplConfig.ini 
-k /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link 
--emulation_mode debug_waveform 
--no-info 
--iprepo /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/xo/ip_repo/xilinx_com_hls_dot_prod_1_0 
--messageDb /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/run_link/vpl.pb 
/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/vplConfig.ini
advanced.param compiler.lockFlowCritSlackThreshold=0 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.param hw_emu.enableDebugWaveform=1 
advanced.param hw_emu.enableProfiling=1 
advanced.param compiler.vppCurrentWorkingDir=/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1 
advanced.misc BinaryName=dot_prod_app 
connectivity.nk dot_prod:1:dot_prod_1 
vivado.param hd.routingContainmentAreaExpansion=true 
vivado.param hd.supportClockNetCrossDiffReconfigurablePartitions=1 
vivado.param bitstream.enablePR=4123 
vivado.param physynth.ultraRAMOptOutput=false 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1} 
vivado.param synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true} 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 11 Oct 2024 17:30:09
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 11 October 2024 17:30:23
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 11 October 2024 17:30:23
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:477
   timestamp: 11 October 2024 17:30:23
   -----------------------
   VPL internal step: source .local/hw_platform/emu/dynamic_pre_sys_link.tcl
   File: vpl.tcl:1177
   timestamp: 11 October 2024 17:30:23
   -----------------------
   VPL internal step: create_project -part xcvu9p-flgb2104-2-i -force prj prj
   File: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/vivado/vpl/.local/ocl_util.tcl:549
   timestamp: 11 October 2024 17:30:23
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/vivado/vpl/.local/ocl_util.tcl:2307
   timestamp: 11 October 2024 17:30:28
   -----------------------
   VPL internal step: config_ip_cache -disable_cache
   File: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/vivado/vpl/.local/ocl_util.tcl:2313
   timestamp: 11 October 2024 17:30:30
   -----------------------
   VPL internal step: import_files -norecurse .local/hw_platform/emu/pfm_dynamic/pfm_dynamic.bd 
   File: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/vivado/vpl/.local/ocl_util.tcl:1979
   timestamp: 11 October 2024 17:30:30
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files pfm_dynamic.bd]
   File: vpl.tcl:193
   timestamp: 11 October 2024 17:30:41
   -----------------------
   VPL internal step: report locked IPs
   File: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/vivado/vpl/.local/ocl_util.tcl:3019
   timestamp: 11 October 2024 17:30:46
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:216
   timestamp: 11 October 2024 17:30:46
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:233
   timestamp: 11 October 2024 17:30:48
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/slr_floorplan.xdc -fileset [current_fileset -constrset]
   File: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/vivado/vpl/.local/ocl_util.tcl:2623
   timestamp: 11 October 2024 17:30:48
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/cl_synth_aws.xdc -fileset [current_fileset -constrset]
   File: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/vivado/vpl/.local/ocl_util.tcl:2623
   timestamp: 11 October 2024 17:30:48
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/cl_clocks_aws.xdc -fileset [current_fileset -constrset]
   File: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/vivado/vpl/.local/ocl_util.tcl:2623
   timestamp: 11 October 2024 17:30:48
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/cl_ddr.xdc -fileset [current_fileset -constrset]
   File: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/vivado/vpl/.local/ocl_util.tcl:2623
   timestamp: 11 October 2024 17:30:48
   -----------------------
   VPL internal step: updating kernel clocks
   File: vpl.tcl:255
   timestamp: 11 October 2024 17:30:48
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:284
   timestamp: 11 October 2024 17:30:48
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:296
   timestamp: 11 October 2024 17:30:53
   -----------------------
   VPL internal step: source .local/hw_platform/emu/dynamic_post_sys_link.tcl
   File: vpl.tcl:2113
   timestamp: 11 October 2024 17:30:53
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:306
   timestamp: 11 October 2024 17:30:54
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:310
   timestamp: 11 October 2024 17:30:54
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: import_files /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/vivado/vpl/.local/hw_platform/emu/emu/emu.bd
   File: vpl.tcl:340
   timestamp: 11 October 2024 17:30:54
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files emu.bd]
   File: vpl.tcl:342
   timestamp: 11 October 2024 17:30:58
   -----------------------
   VPL internal step: add_files -norecurse [make_wrapper -top -files [get_files emu.bd ]]
   File: vpl.tcl:346
   timestamp: 11 October 2024 17:31:01
   -----------------------
   VPL internal step: generate_target all [get_files pfm_dynamic.bd]
   File: vpl.tcl:428
   timestamp: 11 October 2024 17:31:53
   -----------------------
   VPL internal step: add_files /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/vivado/vpl/.local/ocl_util.tcl:2387
   timestamp: 11 October 2024 17:32:05
   -----------------------
  current step: vpl.config_hw_emu.gen_scripts
   -----------------------
   VPL internal step: hw_emu_common_util::generate_simulation_scripts_only
   File: vpl.tcl:488
   timestamp: 11 October 2024 17:32:05
   -----------------------
   VPL internal step: creating /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/_kernel_inst_paths.dat
   File: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/vivado/vpl/.local/ocl_util.tcl:2702
   timestamp: 11 October 2024 17:32:32
   -----------------------
  current step: vpl.config_hw_emu.compile
   -----------------------
   VPL internal step: hw_emu_common_util::compile_scripts_step
   File: vpl.tcl:518
   timestamp: 11 October 2024 17:32:32
   -----------------------
  current step: vpl.config_hw_emu.elaborate
   -----------------------
   VPL internal step: hw_emu_common_util::elaborate_scripts_step
   File: vpl.tcl:547
   timestamp: 11 October 2024 17:35:25
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 11 Oct 2024 17:36:14
cmd: rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 11 Oct 2024 17:36:14
cmd: cf2sw -a /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/address_map.xml -sdsl /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/sdsl.dat -xclbin /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/xclbin_orig.xml -rtd /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/dot_prod_app.rtd -o /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/dot_prod_app.xml
V++ internal step status: success
------------------------------------------
V++ internal step: generating waveform config (wcfg) file
timestamp: 11 Oct 2024 17:36:17
------------------------------------------
V++ internal step: generating data mining script
timestamp: 11 Oct 2024 17:36:17
------------------------------------------
V++ internal step: appending waveform simulation directory to system emulation file
timestamp: 11 Oct 2024 17:36:17
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 11 Oct 2024 17:36:19
cmd: writeSystemDiagram
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 11 Oct 2024 17:36:19
cmd: /opt/Xilinx/Vitis/2021.2/bin/xclbinutil --add-section BITSTREAM:RAW:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/dot_prod_app.rtd --append-section :JSON:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/dot_prod_app_xml.rtd --add-section BUILD_METADATA:JSON:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/dot_prod_app_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/dot_prod_app.xml --add-section SYSTEM_METADATA:RAW:/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_aws-vu9p-f1_shell-v04261818_201920_3 --output /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/dot_prod_app.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 11 Oct 2024 17:36:19
cmd: /opt/Xilinx/Vitis/2021.2/bin/xclbinutil --quiet --force --info /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/dot_prod_app.xclbin.info --input /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/dot_prod_app.xclbin
xclbinutilinfo status: success
------------------------------------------
step: running generate_sc_driver
timestamp: 11 Oct 2024 17:36:20
cmd: 
generate_sc_driver status: success
------------------------------------------
hw emulation completed
timestamp: 11 Oct 2024 17:36:20
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 11 Oct 2024 17:36:20
output: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/build_dir.hw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/reports/link/system_estimate_dot_prod_app.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 11 Oct 2024 17:36:20
