<!DOCTYPE HTML>
<html>

<head>
  <title>Mahdi Nazm Bojnordi's Webpage</title>
  <meta name="description" content="website description" />
  <meta name="keywords" content="website keywords, website keywords" />
  <meta http-equiv="content-type" content="text/html; charset=windows-1252" />
  <link rel="stylesheet" type="text/css" href="http://fonts.googleapis.com/css?family=Tangerine&amp;v1" />
  <link rel="stylesheet" type="text/css" href="http://fonts.googleapis.com/css?family=Yanone+Kaffeesatz" />
  <link rel="stylesheet" type="text/css" href="style/style.css" />
</head>

<body>
  <div id="main">
    <div id="header">
      <div id="logo">
        <h1>Mahdi Nazm Bojnordi</h1>
        <div class="slogan">Spring 2020</div>
      </div>
      <div id="sublogo">
        <h1>School of Computing, University of Utah</h1>
      </div>
      <!--div id="sublogo">
        <h1>School of Computing, University of Utah</h1>
      </div-->
      <div id="menubar">
        <ul id="menu">
          <!-- put class="current" in the li tag for the selected page - to highlight which page you're on -->
          <!--li><a href="index.html">Home</a></li>
          <li><a href="research.html">Research</a></li>
          <li><a href="publications.html">Publications</a></li>
          <li class="current"><a href="teaching.html">Teaching</a></li-->
        </ul>
      </div>
    </div>
    <div id="site_content">
      <div id="content">
        <!-- insert the page content here -->
          <h3> CS/ECE 7810: Advanced Computer Architecture </h3>

          <!--h2> Note: Due to the recent technical issues with Canvas, you may be unable to access the homework assignment. Instead, you can download it from <a href="class/homework.pdf">here</a>. </h2-->

          <h2> Course Information </h2>
          <ul>
            <li> Time: Mon/Wed 11:50-01:10PM </li>
            <li> Location: WEB 2470 </li>
            <li> Instructor: Mahdi Nazm Bojnordi, email: lastname@cs.utah.edu, office hours: email me for appointment, MEB 3418 </li>
            <!--li> Teaching Assistants: , email: , office hours: ,  </li-->
            <li> Pre-Requisite: CS/ECE 6810 </li>
            <li> Textbook: "Memory Systems: Cache, DRAM, Disk", Jacob et al. </li>
            <li> Textbook: "Principles and Practices of Interconnection Networks", Dally and Towles. </li>
            <li> Textbook: "Parallel Computer Architecture", Culler, Singh, Gupta.  </li>
            <li> "Synthesis Lectures on Computer Architecture", Morgan & Claypool Publishers.  </li>
            <li> Canvas is the main venue for class announcements, homework assignements, and discussions. </li>
            <li> Description: This course is based on advanced topics in computer architecture, including cache energy innovations, memory system optimizations, interconnection networks, cache coherence protocols, and emerging computation models.</li>
            <li> Expectation: In addition to homework assignment and final exam, students are expected to present a conference paper related to their course project in April. A project presentation is expected for each group of students in the last two classes and a final project reports is due in May. Important dates are listed below.</li>
          </ul>

          <!--h2> Important Policies </h2>
          <p> Please refer to the <a href="http://www.coe.utah.edu/wp-content/uploads/pdf/faculty/semester_guidelines.pdf">College of Engineering Guidelines</a> for disabilities, add, drop, appeals, etc. Notice that we have zero tolerance for cheating; thus, please read the <a href="http://www.cs.utah.edu/wp-content/uploads/2014/12/cheating_policy.pdf">Policy Statement on Academic Misconduct</a>, carefully.</p-->
          <h2> Important Policies and University Support</h2>
          <p> Please refer to the <a href="https://www.coe.utah.edu/students/current/semester-guidelines/">College of Engineering Guidelines</a> for disabilities, add, drop, appeals, etc. Notice that we have zero tolerance for cheating; as a result, please read the <a href="http://www.cs.utah.edu/wp-content/uploads/2014/12/cheating_policy.pdf">Policy Statement on Academic Misconduct</a>, carefully. Also, you should be aware of the <a href="https://www.cs.utah.edu/~germain/SoC_Guidelines_Spring_2017">SoC Policies and Guidelines</a>.</p>
          <p> Class rosters are provided to the instructor with the student's legal name as well as "Preferred first name" (if previously entered by you in the Student Profile section of your CIS account). While CIS refers to this as merely a preference, I will honor you by referring to you with the name and pronoun that feels best for you in class, on papers, exams, group projects, etc. Please advise me of any name or pronoun changes (and please update CIS) so I can help create a learning environment in which you, your name, and your pronoun will be respected. </p>
          <p> The University of Utah values the safety of all campus community members. To report suspicious activity or to request a courtesy escort, call campus police at 801-585-COPS (801-585-2677). You will receive important emergency alerts and safety messages regarding campus safety via text message. For more information regarding safety and to view available training resources, visit <a href="https://safeu.utah.edu/">SAFEU</a>. Also, consider installing the SafeUT app on your phones.</p>


          <h2> Grading </h2>
          <p> The following items will be considered for evaluating the performance of students. <!--Asking insightful questions during the course project presentations may boost your final grade by up to 10%.-->
          <table style="border:1px solid;">
            <tr bgcolor="lightgrey"><th style="border:1px solid;">  </th><th style="border:1px solid;"> Fraction </th><th style="border:1px solid;"> Notes </th></tr>
            <tr><th style="border:1px solid;"> Course Project </th><th style="border:1px solid;"> 50% </th><th style="border:1px solid;"> Creative, simulation based projects done by groups of 2/3 students. </th></tr>
            <tr><th style="border:1px solid;"> Homework Assignments </th><th style="border:1px solid;"> 20% </th><th style="border:1px solid;"> A homework assignment will be posted in Canvas. </th></tr>
            <tr><th style="border:1px solid;"> Paper Presentation </th><th style="border:1px solid;"> 10% </th><th style="border:1px solid;"> Every student presents a recent publication related to their course project. </th></tr>
            <tr><th style="border:1px solid;"> Final Exam </th><th style="border:1px solid;"> 20% </th><th style="border:1px solid;">  </th></tr>
          </table>
          </p>


          <h2> Important Dates </h2>
          <p> All of the submissions must be made through Canvas.
          <table style="border:1px solid;">
            <tr bgcolor="lightgrey"><th style="border:1px solid;"> Date </th><th style="border:1px solid;"> Description </th></tr>
            <tr><th style="border:1px solid;"> 02/03 </th><th style="border:1px solid;"> Project group composition. </th></tr>
            <tr><th style="border:1px solid;"> 02/10 </th><th style="border:1px solid;"> Project proposal. </th></tr>
            <tr><th style="border:1px solid;"> 02/24 </th><th style="border:1px solid;"> The homework assignment will be posted. </th></tr>
            <tr><th style="border:1px solid;"> 03/04 </th><th style="border:1px solid;"> The deadline for the homework assignements (11:59PM). </th></tr>
            <tr><th style="border:1px solid;"> 03/29 </th><th style="border:1px solid;"> Sign up for your student paper presentation. </th></tr>
            <tr><th style="border:1px solid;"> 04/06 </th><th style="border:1px solid;"> Student paper presentations start. </th></tr>
            <tr><th style="border:1px solid;"> 04/13 </th><th style="border:1px solid;"> Student project presentations start. </th></tr>
            <tr><th style="border:1px solid;"> 04/20 </th><th style="border:1px solid;"> In class final exam. </th></tr>
            <tr><th style="border:1px solid;"> 04/29 </th><th style="border:1px solid;"> Final project report due date. </th></tr>
          </table>
          </p>


          <h2> Class Schedule (subject to change) </h2>
          <p> The following is a tentative class schedule that may be updated a few hours after each lecture.
          <table style="border:1px solid;">
            <tr bgcolor="lightgrey"><th style="border:1px solid;"> Date  </th><th style="border:1px solid;"> Lecture </th><th style="border:1px solid;"> Required Reading </th></tr>
            <!--tr><th style="border:1px solid;"> 01/09 </th><th style="border:1px solid;"> <a href="class/01-intro.pdf">Logistics and Introduction</a> </th><th style="border:1px solid;">  </th><th style="border:1px solid;"></th></tr-->
            <tr><th style="border:1px solid;"> 01/06 </th><th style="border:1px solid;"> <a href="slides/01-intro.pdf">Logistics and Introduction</a> </th><th style="border:1px solid;"> Wilton et al, "An Enhanced Access and Cycle Time Model for On-Chip Caches," Research Report 93/5, 1994 </th></tr>
            <tr><th style="border:1px solid;"> 01/08 </th><th style="border:1px solid;"> <a href="slides/02-cache.pdf">Cache Power Consumption</a> </th><th style="border:1px solid;"> Powell et al, "Reducing Set-Associative Cache Energy via Way-Prediction and Selective Direct-Mapping," MICRO, 2001 <br> Albonesi, "Selective Cache Ways: On-Demand Cache Resource Allocation," MICRO, 1999 <br> Powell et al, "Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories," ISLPED, 2000 <br> Kaxiras et al, "Cache decay: exploiting generational behavior to reduce cache leakage power," ISCA, 2001 <br> Flaunter et al, "Drowsy Caches: Simple Techniques for Reducing Leakage Power," ISCA, 2002 </th></tr>
            <tr><th style="border:1px solid;"> 01/13 </th><th style="border:1px solid;"> <a href="slides/03-cache.pdf">Large Cache Design</a> </th><th style="border:1px solid;"> Qureshi et al, "Adaptive insertion policies for high performance caching," ISCA, 2007 <br> Jaleel et al, "High Performance Cache Replacement Using Re-Reference Interval Prediction (RRIP)," ISCA, 2010 <br> Qureshi et al, "Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches," MICRO, 2006 <br> Sanchez et al, "The ZCache: Decoupling Ways and Associativity," MICRO, 2010 </th></tr>
            <tr><th style="border:1px solid;"> 01/15 </th><th style="border:1px solid;"> <a href="slides/04-cache.pdf">Cache Interconnects</a> </th><th style="border:1px solid;">  Villa et al, "Dynamic Zero Compression for Cache Energy Reduction," MICRO, 2000 <br> Balasubramonian et al, "Microarchitectural Wire Management for Performance and Power in Partitioned Architectures," HPCA, 2005 <br> Kim et al, "An Adaptive, Non-Uniform Cache Structure for Wire-Delay Dominated On-Chip Caches," ASPLOS, 2002 <br> Bojnordi et al, "DESC: Energy-Efficient Data Exchange using Synchronized Counters," MICRO, 2013 </th></tr>
            <tr><th style="border:1px solid;"> 01/22 </th><th style="border:1px solid;"> <a href="slides/05-int.pdf">Interconnection Networks</a> </th><th style="border:1px solid;"> Wang et al, "Power-Driven Design of Router Microarchitectures in On-Chip Networks," MICRO, 2003 <br> Gottlieb et al "The NYU Ultracomputer-designing a MIMD, shared-memory parallel machine," ISCA, 1982 <br> Glass et al, "The Turn Model for Adaptive Routing," ISCA, 1992 </th></tr>
            <tr><th style="border:1px solid;"> 01/27 </th><th style="border:1px solid;"> <a href="slides/06-net.pdf">On-chip Networks</a> </th><th style="border:1px solid;"> Moscibroda et al, "A Case for Bufferless Routing in On-Chip Networks," ISCA, 2009 <br> Feero et al, "Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation," Trans. Computers, 2009 <br> Eghbal et al, "TSV-to-TSV inductive coupling-aware coding scheme for 3D Network-on-Chip," DFT, 2014 <br> Kim et al, "MIRA: A multi-layered on-chip interconnect router architecture," ISCA, 2008 </th></tr>
            <tr><th style="border:1px solid;"> 01/29 </th><th style="border:1px solid;"> <a href="slides/07-snooping.pdf">Snooping Protocols</a> </th><th style="border:1px solid;"> Censier et al, "A new solution to coherence problems in multicache systems," Trans. Computers, 1978 <br> Goodman, "Using cache memory to reduce processor-memory traffic," ISCA, 1983 <br> Papamarcos et al, "A low-overhead coherence solution for multiprocessors with private cache memories," ISCA, 1984 <br> Laudon et al, "The SGI Origin: a ccNUMA highly scalable server," ISCA, 1997 </th></tr>
            <tr><th style="border:1px solid;"> 02/12 </th><th style="border:1px solid;"> <a href="slides/08-directory.pdf">Directory Protocols</a> </th><th style="border:1px solid;"> Lenoski et al, "The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor," ISCA, 1990 <br> Martin et al, "Token Coherence: Decoupling Performance and Correctness," ISCA, 2003 </th></tr>
            <tr><th style="border:1px solid;"> 02/19 </th><th style="border:1px solid;"> <a href="slides/09-synchronization.pdf">Memory Synchronization</a> </th><th style="border:1px solid;"> Scott, "Shared-Memory Synchronization," Morgan & Claypool Publishers, 2013 <br> Herlihy et al, "Transactional Memory: Architectural Support for Lock-Free Data Structures," ISCA, 1993 <br> Adve et al, "Shared Memory Consistency Models: A Tutorial," WRL, 1995 </th></tr>
            <!--tr><th style="border:1px solid;"> 02/10 </th><th style="border:1px solid;"> Memory Systems </th><th style="border:1px solid;"> Jacob et al, "Memory Systems: Cache, DRAM, Disk," Morgan Kaufmann, 2007 </th></tr>
            <tr><th style="border:1px solid;"> 02/12 </th><th style="border:1px solid;"> DRAM Scheduling </th><th style="border:1px solid;"> Rixner et al, "Memory Access Scheduling," ISCA, 2000 <br> Mutlu et al, "Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems," ISCA, 2008 <br> Kim et al, "Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior," MICRO, 2010 <br> Ipek et al, "Self-Optimizing Memory Controllers: A Reinforcement Learning Approach," ISCA, 2008 </th></tr-->
            <tr><th style="border:1px solid;"> 02/24 </th><th style="border:1px solid;"> <a href="slides/12-memory.pdf">DRAM Refresh</a> </th><th style="border:1px solid;"> Zhang et al, "A Permutation-based Page Interleaving Scheme to Reduce Row-buffer Conflicts and Exploit Data Locality," MICRO, 2000 <br> Ghosh et al "Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs," MICRO, 2007 <br> Stuecheli et al, "Elastic Refresh: Techniques to Mitigate Refresh Penalties in High Density Memory," MICRO, 2010 </th></tr>
            <tr><th style="border:1px solid;"> 02/26 </th><th style="border:1px solid;"> <a href="slides/13-memory.pdf">DRAM Power Management</a> </th><th style="border:1px solid;"> Liu et al, "Flikker: Saving DRAM Refresh-power through Critical Data Partitioning," ASPLOS, 2011 <br> Liu et al, "RAIDR: Retention-Aware Intelligent DRAM Refresh," ISCA, 2012 <br> Hur et al, "A comprehensive approach to DRAM power management," HPCA, 2008 <br> Seol et al, "Energy Efficient Data Encoding in DRAM Channels Exploiting Data Value Similarity," ISCA, 2016 </th></tr>
            <tr><th style="border:1px solid;"> 03/02 </th><th style="border:1px solid;"> <a href="slides/14-memory.pdf">Memory Reliability</a> </th><th style="border:1px solid;"> Kim et al, "Flipping bits in memory without accessing them: an experimental study of DRAM disturbance errors," ISCA, 2014 </th></tr>
            <tr><th style="border:1px solid;"> 03/04 </th><th style="border:1px solid;"> <a href="slides/15-memory.pdf">Emerging Memory Systems</a> </th><th style="border:1px solid;"> Lee et al, "Architecting Phase Change Memory as a Scalable DRAM Alternative," ISCA, 2009 </th></tr>
            <tr bgcolor="lightpink"><th style="border:1px solid;"> 03/09 </th><th style="border:1px solid;"> Spring Break </th><th style="border:1px solid;">  </th></tr>
            <tr bgcolor="lightpink"><th style="border:1px solid;"> 03/11 </th><th style="border:1px solid;"> Spring Break </th><th style="border:1px solid;">  </th></tr>
            <tr bgcolor="lightpink"><th style="border:1px solid;"> 03/16 </th><th style="border:1px solid;"> COVID-19 Cancelation </th><th style="border:1px solid;">  </th></tr>
            <tr bgcolor="lightpink"><th style="border:1px solid;"> 03/18 </th><th style="border:1px solid;"> Earthquake Cancelation </th><th style="border:1px solid;">  </th></tr>
            <tr><th style="border:1px solid;"> 03/23 </th><th style="border:1px solid;"> <a href="slides/16-resistive.pdf">Resistive Memory Technology</a> </th><th style="border:1px solid;"> Cho et al, "Flip-N-Write: A simple deterministic technique to improve PRAM write performance, energy and endurance," MICRO, 2009 <br> Qureshi et al, "Enhancing Lifetime and Security of PCM-Based Main Memory with Start-Gap Wear Leveling," MICRO, 2009 </th></tr>
            <tr><th style="border:1px solid;"> 03/25 </th><th style="border:1px solid;"> <a href="slides/17-resistive.pdf">Reliability of Resisitve Memories</a> </th><th style="border:1px solid;"> Ipek et al, "Dynamically replicated memory: building reliable systems from nanoscale resistive memories," ASPLOS, 2010 <br> Schechter et al, "Use ECP, not ECC, for Hard Failures in Resistive Memories," ISCA, 2010 <br> Seong et al, "SAFER: Stuck-At-Fault Error Recovery for Memories," MICRO, 2010 <br> Yoon et al, "FREE-p: Protecting non-volatile memory against both hard and soft errors," HPCA, 2011 </th></tr-->
            <!--tr><th style="border:1px solid;"> 03/30 </th><th style="border:1px solid;"> Processing in Memory </th><th style="border:1px solid;"> Patterson et al, "A Case for Intelligent RAM: IRAM," IEEE Micro, 1997 <br> Guo et al, "AC-DIMM: associative computing with STT-MRAM," ISCA, 2013 </th></tr-->
            <tr><th style="border:1px solid;"> 04/01 </th><th style="border:1px solid;"> <a href="slides/18-ndp.pdf">Near Data Processing</a> </th><th style="border:1px solid;"> Gao et al, "HRL: Efficient and Flexible Reconfigurable Logic for Near-Data Processing," HPCA, 2016 <br> Bojnordi et al, "Memristive Boltzmann machine: A hardware accelerator for combinatorial optimization and deep learning," HPCA, 2016 </th></tr>
            <!--tr><th style="border:1px solid;"> 03/30 </th><th style="border:1px solid;"> Near Data Processing </th><th style="border:1px solid;"> Gao et al, "HRL: Efficient and Flexible Reconfigurable Logic for Near-Data Processing," HPCA, 2016 <br> Bojnordi et al, "Memristive Boltzmann machine: A hardware accelerator for combinatorial optimization and deep learning," HPCA, 2016 </th></tr>
            <!--tr bgcolor="lightblue"><th style="border:1px solid;"> 03/30 </th><th style="border:1px solid;"> Student Paper Presentation </th><th style="border:1px solid;">  </th></tr>
            <tr bgcolor="lightblue"><th style="border:1px solid;"> 04/01 </th><th style="border:1px solid;"> Student Paper Presentation </th><th style="border:1px solid;">  </th></tr-->
            <tr bgcolor="lightblue"><th style="border:1px solid;"> 04/06 </th><th style="border:1px solid;"> Student Paper Presentation </th><th style="border:1px solid;">  </th></tr>
            <tr bgcolor="lightblue"><th style="border:1px solid;"> 04/08 </th><th style="border:1px solid;"> Student Paper Presentation </th><th style="border:1px solid;">  </th></tr>
            <tr bgcolor="lightsteelblue"><th style="border:1px solid;"> 04/13 </th><th style="border:1px solid;"> Course Project Presentation </th><th style="border:1px solid;">  </th></tr>
            <tr bgcolor="lightsteelblue"><th style="border:1px solid;"> 04/15 </th><th style="border:1px solid;"> Course Project Presentation </th><th style="border:1px solid;">  </th></tr>
            <tr bgcolor="lightskyblue"><th style="border:1px solid;"> 04/20 </th><th style="border:1px solid;"> Final Exam </th><th style="border:1px solid;">  </th></tr>
          </table>
          </p>

        </div>
      </div>

      <div id="footer">
          <!--p>Copyright &copy; Mahdi Nazm Bojnordi | <a href="index.html">Home</a> | <a href="publications.html">Publications</a> | <a href="teaching.html">Teaching</a></p-->
          <p>Copyright &copy; Mahdi Nazm Bojnordi</p>
      </div>
    </div>

<!-- Start of StatCounter Code for Default Guide -->
<script type="text/javascript">
var sc_project=11069651;
var sc_invisible=1;
var sc_security="b541c1c6";
var scJsHost = (("https:" == document.location.protocol) ?
"https://secure." : "http://www.");
document.write("<sc"+"ript type='text/javascript' src='" +
scJsHost+
"statcounter.com/counter/counter.js'></"+"script>");
</script>
<noscript><div class="statcounter"><a title="click tracking"
href="http://statcounter.com/" target="_blank"><img
class="statcounter"
src="//c.statcounter.com/11069651/0/b541c1c6/1/" alt="click
tracking"></a></div></noscript>
<!-- End of StatCounter Code for Default Guide -->

  </body>
</html>
