<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p167" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_167{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_167{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_167{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_167{left:82px;bottom:998px;letter-spacing:-0.16px;}
#t5_167{left:143px;bottom:998px;letter-spacing:-0.15px;}
#t6_167{left:190px;bottom:998px;letter-spacing:-0.15px;}
#t7_167{left:434px;bottom:998px;letter-spacing:-0.13px;}
#t8_167{left:527px;bottom:998px;letter-spacing:-0.12px;}
#t9_167{left:527px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ta_167{left:82px;bottom:952px;letter-spacing:-0.15px;}
#tb_167{left:143px;bottom:952px;letter-spacing:-0.15px;}
#tc_167{left:190px;bottom:952px;letter-spacing:-0.15px;}
#td_167{left:434px;bottom:952px;letter-spacing:-0.13px;}
#te_167{left:527px;bottom:952px;letter-spacing:-0.12px;}
#tf_167{left:527px;bottom:930px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tg_167{left:82px;bottom:906px;letter-spacing:-0.16px;}
#th_167{left:143px;bottom:906px;letter-spacing:-0.18px;}
#ti_167{left:190px;bottom:906px;letter-spacing:-0.13px;}
#tj_167{left:434px;bottom:906px;letter-spacing:-0.14px;}
#tk_167{left:527px;bottom:906px;letter-spacing:-0.12px;}
#tl_167{left:527px;bottom:885px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tm_167{left:82px;bottom:860px;letter-spacing:-0.17px;}
#tn_167{left:143px;bottom:860px;letter-spacing:-0.17px;}
#to_167{left:190px;bottom:860px;letter-spacing:-0.12px;}
#tp_167{left:434px;bottom:860px;letter-spacing:-0.14px;}
#tq_167{left:527px;bottom:860px;letter-spacing:-0.12px;}
#tr_167{left:527px;bottom:843px;letter-spacing:-0.12px;}
#ts_167{left:190px;bottom:819px;letter-spacing:-0.1px;}
#tt_167{left:527px;bottom:819px;letter-spacing:-0.13px;}
#tu_167{left:527px;bottom:797px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tv_167{left:190px;bottom:773px;}
#tw_167{left:527px;bottom:773px;letter-spacing:-0.13px;}
#tx_167{left:190px;bottom:749px;}
#ty_167{left:527px;bottom:749px;letter-spacing:-0.14px;}
#tz_167{left:527px;bottom:727px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t10_167{left:190px;bottom:703px;letter-spacing:-0.14px;}
#t11_167{left:527px;bottom:703px;letter-spacing:-0.15px;}
#t12_167{left:527px;bottom:681px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t13_167{left:190px;bottom:657px;letter-spacing:-0.21px;}
#t14_167{left:527px;bottom:657px;letter-spacing:-0.15px;}
#t15_167{left:527px;bottom:635px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t16_167{left:190px;bottom:611px;letter-spacing:-0.14px;}
#t17_167{left:527px;bottom:611px;letter-spacing:-0.14px;}
#t18_167{left:82px;bottom:587px;letter-spacing:-0.17px;}
#t19_167{left:143px;bottom:587px;letter-spacing:-0.18px;}
#t1a_167{left:190px;bottom:587px;letter-spacing:-0.14px;}
#t1b_167{left:434px;bottom:587px;letter-spacing:-0.14px;}
#t1c_167{left:527px;bottom:587px;letter-spacing:-0.12px;}
#t1d_167{left:527px;bottom:565px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1e_167{left:83px;bottom:541px;letter-spacing:-0.15px;}
#t1f_167{left:143px;bottom:541px;letter-spacing:-0.17px;}
#t1g_167{left:190px;bottom:541px;letter-spacing:-0.15px;}
#t1h_167{left:434px;bottom:541px;letter-spacing:-0.15px;}
#t1i_167{left:527px;bottom:541px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1j_167{left:527px;bottom:524px;letter-spacing:-0.09px;}
#t1k_167{left:83px;bottom:499px;letter-spacing:-0.16px;}
#t1l_167{left:143px;bottom:499px;letter-spacing:-0.17px;}
#t1m_167{left:190px;bottom:499px;letter-spacing:-0.14px;}
#t1n_167{left:434px;bottom:499px;letter-spacing:-0.14px;}
#t1o_167{left:527px;bottom:499px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_167{left:527px;bottom:483px;letter-spacing:-0.11px;}
#t1q_167{left:527px;bottom:466px;letter-spacing:-0.12px;}
#t1r_167{left:190px;bottom:441px;letter-spacing:-0.21px;}
#t1s_167{left:527px;bottom:441px;letter-spacing:-0.15px;}
#t1t_167{left:527px;bottom:420px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_167{left:83px;bottom:396px;letter-spacing:-0.16px;}
#t1v_167{left:143px;bottom:396px;letter-spacing:-0.18px;}
#t1w_167{left:190px;bottom:396px;letter-spacing:-0.13px;}
#t1x_167{left:434px;bottom:396px;letter-spacing:-0.14px;}
#t1y_167{left:527px;bottom:396px;letter-spacing:-0.11px;}
#t1z_167{left:527px;bottom:379px;letter-spacing:-0.1px;}
#t20_167{left:82px;bottom:354px;letter-spacing:-0.17px;}
#t21_167{left:143px;bottom:354px;letter-spacing:-0.17px;}
#t22_167{left:190px;bottom:354px;letter-spacing:-0.15px;}
#t23_167{left:434px;bottom:354px;letter-spacing:-0.13px;}
#t24_167{left:527px;bottom:354px;letter-spacing:-0.11px;}
#t25_167{left:527px;bottom:338px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t26_167{left:527px;bottom:321px;letter-spacing:-0.12px;}
#t27_167{left:527px;bottom:304px;letter-spacing:-0.12px;}
#t28_167{left:527px;bottom:287px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t29_167{left:82px;bottom:263px;letter-spacing:-0.17px;}
#t2a_167{left:143px;bottom:263px;letter-spacing:-0.15px;}
#t2b_167{left:190px;bottom:263px;letter-spacing:-0.15px;}
#t2c_167{left:434px;bottom:263px;letter-spacing:-0.13px;}
#t2d_167{left:530px;bottom:263px;letter-spacing:-0.13px;}
#t2e_167{left:190px;bottom:238px;letter-spacing:-0.21px;}
#t2f_167{left:527px;bottom:238px;letter-spacing:-0.14px;}
#t2g_167{left:527px;bottom:217px;letter-spacing:-0.12px;}
#t2h_167{left:83px;bottom:192px;letter-spacing:-0.16px;}
#t2i_167{left:139px;bottom:192px;letter-spacing:-0.16px;}
#t2j_167{left:190px;bottom:192px;letter-spacing:-0.14px;}
#t2k_167{left:190px;bottom:171px;letter-spacing:-0.14px;}
#t2l_167{left:434px;bottom:192px;letter-spacing:-0.14px;}
#t2m_167{left:527px;bottom:192px;letter-spacing:-0.11px;}
#t2n_167{left:527px;bottom:176px;letter-spacing:-0.11px;}
#t2o_167{left:190px;bottom:147px;}
#t2p_167{left:527px;bottom:147px;letter-spacing:-0.13px;}
#t2q_167{left:190px;bottom:122px;}
#t2r_167{left:527px;bottom:122px;letter-spacing:-0.13px;}
#t2s_167{left:196px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t2t_167{left:282px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2u_167{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2v_167{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2w_167{left:225px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2x_167{left:455px;bottom:1046px;letter-spacing:-0.13px;}
#t2y_167{left:642px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2z_167{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t30_167{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_167{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_167{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_167{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_167{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_167{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts167" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg167Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg167" style="-webkit-user-select: none;"><object width="935" height="1210" data="167/167.svg" type="image/svg+xml" id="pdf167" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_167" class="t s1_167">Vol. 4 </span><span id="t2_167" class="t s1_167">2-151 </span>
<span id="t3_167" class="t s2_167">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_167" class="t s3_167">309H </span><span id="t5_167" class="t s3_167">777 </span><span id="t6_167" class="t s3_167">IA32_FIXED_CTR0 </span><span id="t7_167" class="t s3_167">Thread </span><span id="t8_167" class="t s3_167">Fixed-Function Performance Counter Register 0 (R/W) </span>
<span id="t9_167" class="t s3_167">See Table 2-2. </span>
<span id="ta_167" class="t s3_167">30AH </span><span id="tb_167" class="t s3_167">778 </span><span id="tc_167" class="t s3_167">IA32_FIXED_CTR1 </span><span id="td_167" class="t s3_167">Thread </span><span id="te_167" class="t s3_167">Fixed-Function Performance Counter Register 1 (R/W) </span>
<span id="tf_167" class="t s3_167">See Table 2-2. </span>
<span id="tg_167" class="t s3_167">30BH </span><span id="th_167" class="t s3_167">779 </span><span id="ti_167" class="t s3_167">IA32_FIXED_CTR2 </span><span id="tj_167" class="t s3_167">Thread </span><span id="tk_167" class="t s3_167">Fixed-Function Performance Counter Register 2 (R/W) </span>
<span id="tl_167" class="t s3_167">See Table 2-2. </span>
<span id="tm_167" class="t s3_167">345H </span><span id="tn_167" class="t s3_167">837 </span><span id="to_167" class="t s3_167">IA32_PERF_CAPABILITIES </span><span id="tp_167" class="t s3_167">Thread </span><span id="tq_167" class="t s3_167">See Table 2-2. See Section 18.4.1, “IA32_DEBUGCTL </span>
<span id="tr_167" class="t s3_167">MSR.” </span>
<span id="ts_167" class="t s3_167">5:0 </span><span id="tt_167" class="t s3_167">LBR Format </span>
<span id="tu_167" class="t s3_167">See Table 2-2. </span>
<span id="tv_167" class="t s3_167">6 </span><span id="tw_167" class="t s3_167">PEBS Record Format </span>
<span id="tx_167" class="t s3_167">7 </span><span id="ty_167" class="t s3_167">PEBSSaveArchRegs </span>
<span id="tz_167" class="t s3_167">See Table 2-2. </span>
<span id="t10_167" class="t s3_167">11:8 </span><span id="t11_167" class="t s3_167">PEBS_REC_FORMAT </span>
<span id="t12_167" class="t s3_167">See Table 2-2. </span>
<span id="t13_167" class="t s3_167">12 </span><span id="t14_167" class="t s3_167">SMM_FREEZE </span>
<span id="t15_167" class="t s3_167">See Table 2-2. </span>
<span id="t16_167" class="t s3_167">63:13 </span><span id="t17_167" class="t s3_167">Reserved </span>
<span id="t18_167" class="t s3_167">38DH </span><span id="t19_167" class="t s3_167">909 </span><span id="t1a_167" class="t s3_167">IA32_FIXED_CTR_CTRL </span><span id="t1b_167" class="t s3_167">Thread </span><span id="t1c_167" class="t s3_167">Fixed-Function-Counter Control Register (R/W) </span>
<span id="t1d_167" class="t s3_167">See Table 2-2. </span>
<span id="t1e_167" class="t s3_167">38EH </span><span id="t1f_167" class="t s3_167">910 </span><span id="t1g_167" class="t s3_167">IA32_PERF_GLOBAL_STATUS </span><span id="t1h_167" class="t s3_167">Thread </span><span id="t1i_167" class="t s3_167">See Table 2-2. See Section 20.6.2.2, “Global Counter </span>
<span id="t1j_167" class="t s3_167">Control Facilities.” </span>
<span id="t1k_167" class="t s3_167">38EH </span><span id="t1l_167" class="t s3_167">910 </span><span id="t1m_167" class="t s3_167">MSR_PERF_GLOBAL_STATUS </span><span id="t1n_167" class="t s3_167">Thread </span><span id="t1o_167" class="t s3_167">Provides single-bit status used by software to query </span>
<span id="t1p_167" class="t s3_167">the overflow condition of each performance counter. </span>
<span id="t1q_167" class="t s3_167">(R/O) </span>
<span id="t1r_167" class="t s3_167">61 </span><span id="t1s_167" class="t s3_167">UNC_Ovf </span>
<span id="t1t_167" class="t s3_167">Uncore overflowed if 1. </span>
<span id="t1u_167" class="t s3_167">38FH </span><span id="t1v_167" class="t s3_167">911 </span><span id="t1w_167" class="t s3_167">IA32_PERF_GLOBAL_CTRL </span><span id="t1x_167" class="t s3_167">Thread </span><span id="t1y_167" class="t s3_167">See Table 2-2. See Section 20.6.2.2, “Global Counter </span>
<span id="t1z_167" class="t s3_167">Control Facilities.” </span>
<span id="t20_167" class="t s3_167">390H </span><span id="t21_167" class="t s3_167">912 </span><span id="t22_167" class="t s3_167">IA32_PERF_GLOBAL_OVF_CTRL </span><span id="t23_167" class="t s3_167">Thread </span><span id="t24_167" class="t s3_167">See Table 2-2. See Section 20.6.2.2, “Global Counter </span>
<span id="t25_167" class="t s3_167">Control Facilities.” Allows software to clear counter </span>
<span id="t26_167" class="t s3_167">overflow conditions on any combination of fixed- </span>
<span id="t27_167" class="t s3_167">function PMCs (IA32_FIXED_CTRx) or general-purpose </span>
<span id="t28_167" class="t s3_167">PMCs via a single WRMSR. </span>
<span id="t29_167" class="t s3_167">390H </span><span id="t2a_167" class="t s3_167">912 </span><span id="t2b_167" class="t s3_167">MSR_PERF_GLOBAL_OVF_CTRL </span><span id="t2c_167" class="t s3_167">Thread </span><span id="t2d_167" class="t s3_167">(R/W) </span>
<span id="t2e_167" class="t s3_167">61 </span><span id="t2f_167" class="t s3_167">CLR_UNC_Ovf </span>
<span id="t2g_167" class="t s3_167">Set 1 to clear UNC_Ovf. </span>
<span id="t2h_167" class="t s3_167">3F1H </span><span id="t2i_167" class="t s3_167">1009 </span><span id="t2j_167" class="t s3_167">IA32_PEBS_ENABLE </span>
<span id="t2k_167" class="t s3_167">(MSR_PEBS_ENABLE) </span>
<span id="t2l_167" class="t s3_167">Thread </span><span id="t2m_167" class="t s3_167">See Section 20.3.1.1.1, “Processor Event Based </span>
<span id="t2n_167" class="t s3_167">Sampling (PEBS).” </span>
<span id="t2o_167" class="t s3_167">0 </span><span id="t2p_167" class="t s3_167">Enable PEBS on IA32_PMC0 (R/W) </span>
<span id="t2q_167" class="t s3_167">1 </span><span id="t2r_167" class="t s3_167">Enable PEBS on IA32_PMC1 (R/W) </span>
<span id="t2s_167" class="t s4_167">Table 2-15. </span><span id="t2t_167" class="t s4_167">MSRs in Processors Based on Nehalem Microarchitecture (Contd.) </span>
<span id="t2u_167" class="t s5_167">Register </span>
<span id="t2v_167" class="t s5_167">Address </span><span id="t2w_167" class="t s5_167">Register Name / Bit Fields </span><span id="t2x_167" class="t s5_167">Scope </span><span id="t2y_167" class="t s5_167">Bit Description </span>
<span id="t2z_167" class="t s5_167">Hex </span><span id="t30_167" class="t s5_167">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
