(function() {var implementors = {};
implementors["byteorder"] = [{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"byteorder/enum.BigEndian.html\" title=\"enum byteorder::BigEndian\">BigEndian</a>&gt; for <a class=\"enum\" href=\"byteorder/enum.BigEndian.html\" title=\"enum byteorder::BigEndian\">BigEndian</a>","synthetic":false,"types":["byteorder::BigEndian"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"byteorder/enum.LittleEndian.html\" title=\"enum byteorder::LittleEndian\">LittleEndian</a>&gt; for <a class=\"enum\" href=\"byteorder/enum.LittleEndian.html\" title=\"enum byteorder::LittleEndian\">LittleEndian</a>","synthetic":false,"types":["byteorder::LittleEndian"]}];
implementors["cortex_m"] = [{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"cortex_m/peripheral/cpuid/enum.CsselrCacheType.html\" title=\"enum cortex_m::peripheral::cpuid::CsselrCacheType\">CsselrCacheType</a>&gt; for <a class=\"enum\" href=\"cortex_m/peripheral/cpuid/enum.CsselrCacheType.html\" title=\"enum cortex_m::peripheral::cpuid::CsselrCacheType\">CsselrCacheType</a>","synthetic":false,"types":["cortex_m::peripheral::cpuid::CsselrCacheType"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"cortex_m/peripheral/scb/enum.FpuAccessMode.html\" title=\"enum cortex_m::peripheral::scb::FpuAccessMode\">FpuAccessMode</a>&gt; for <a class=\"enum\" href=\"cortex_m/peripheral/scb/enum.FpuAccessMode.html\" title=\"enum cortex_m::peripheral::scb::FpuAccessMode\">FpuAccessMode</a>","synthetic":false,"types":["cortex_m::peripheral::scb::FpuAccessMode"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"cortex_m/peripheral/scb/enum.Exception.html\" title=\"enum cortex_m::peripheral::scb::Exception\">Exception</a>&gt; for <a class=\"enum\" href=\"cortex_m/peripheral/scb/enum.Exception.html\" title=\"enum cortex_m::peripheral::scb::Exception\">Exception</a>","synthetic":false,"types":["cortex_m::peripheral::scb::Exception"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"cortex_m/peripheral/scb/enum.VectActive.html\" title=\"enum cortex_m::peripheral::scb::VectActive\">VectActive</a>&gt; for <a class=\"enum\" href=\"cortex_m/peripheral/scb/enum.VectActive.html\" title=\"enum cortex_m::peripheral::scb::VectActive\">VectActive</a>","synthetic":false,"types":["cortex_m::peripheral::scb::VectActive"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"cortex_m/peripheral/scb/enum.SystemHandler.html\" title=\"enum cortex_m::peripheral::scb::SystemHandler\">SystemHandler</a>&gt; for <a class=\"enum\" href=\"cortex_m/peripheral/scb/enum.SystemHandler.html\" title=\"enum cortex_m::peripheral::scb::SystemHandler\">SystemHandler</a>","synthetic":false,"types":["cortex_m::peripheral::scb::SystemHandler"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"cortex_m/peripheral/syst/enum.SystClkSource.html\" title=\"enum cortex_m::peripheral::syst::SystClkSource\">SystClkSource</a>&gt; for <a class=\"enum\" href=\"cortex_m/peripheral/syst/enum.SystClkSource.html\" title=\"enum cortex_m::peripheral::syst::SystClkSource\">SystClkSource</a>","synthetic":false,"types":["cortex_m::peripheral::syst::SystClkSource"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"cortex_m/register/control/enum.Npriv.html\" title=\"enum cortex_m::register::control::Npriv\">Npriv</a>&gt; for <a class=\"enum\" href=\"cortex_m/register/control/enum.Npriv.html\" title=\"enum cortex_m::register::control::Npriv\">Npriv</a>","synthetic":false,"types":["cortex_m::register::control::Npriv"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"cortex_m/register/control/enum.Spsel.html\" title=\"enum cortex_m::register::control::Spsel\">Spsel</a>&gt; for <a class=\"enum\" href=\"cortex_m/register/control/enum.Spsel.html\" title=\"enum cortex_m::register::control::Spsel\">Spsel</a>","synthetic":false,"types":["cortex_m::register::control::Spsel"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"cortex_m/register/control/enum.Fpca.html\" title=\"enum cortex_m::register::control::Fpca\">Fpca</a>&gt; for <a class=\"enum\" href=\"cortex_m/register/control/enum.Fpca.html\" title=\"enum cortex_m::register::control::Fpca\">Fpca</a>","synthetic":false,"types":["cortex_m::register::control::Fpca"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"cortex_m/register/faultmask/enum.Faultmask.html\" title=\"enum cortex_m::register::faultmask::Faultmask\">Faultmask</a>&gt; for <a class=\"enum\" href=\"cortex_m/register/faultmask/enum.Faultmask.html\" title=\"enum cortex_m::register::faultmask::Faultmask\">Faultmask</a>","synthetic":false,"types":["cortex_m::register::faultmask::Faultmask"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"cortex_m/register/fpscr/enum.RMode.html\" title=\"enum cortex_m::register::fpscr::RMode\">RMode</a>&gt; for <a class=\"enum\" href=\"cortex_m/register/fpscr/enum.RMode.html\" title=\"enum cortex_m::register::fpscr::RMode\">RMode</a>","synthetic":false,"types":["cortex_m::register::fpscr::RMode"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"cortex_m/register/primask/enum.Primask.html\" title=\"enum cortex_m::register::primask::Primask\">Primask</a>&gt; for <a class=\"enum\" href=\"cortex_m/register/primask/enum.Primask.html\" title=\"enum cortex_m::register::primask::Primask\">Primask</a>","synthetic":false,"types":["cortex_m::register::primask::Primask"]}];
implementors["embedded_hal"] = [{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"embedded_hal/can/struct.StandardId.html\" title=\"struct embedded_hal::can::StandardId\">StandardId</a>&gt; for <a class=\"struct\" href=\"embedded_hal/can/struct.StandardId.html\" title=\"struct embedded_hal::can::StandardId\">StandardId</a>","synthetic":false,"types":["embedded_hal::can::id::StandardId"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"embedded_hal/can/struct.ExtendedId.html\" title=\"struct embedded_hal::can::ExtendedId\">ExtendedId</a>&gt; for <a class=\"struct\" href=\"embedded_hal/can/struct.ExtendedId.html\" title=\"struct embedded_hal::can::ExtendedId\">ExtendedId</a>","synthetic":false,"types":["embedded_hal::can::id::ExtendedId"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"embedded_hal/can/enum.Id.html\" title=\"enum embedded_hal::can::Id\">Id</a>&gt; for <a class=\"enum\" href=\"embedded_hal/can/enum.Id.html\" title=\"enum embedded_hal::can::Id\">Id</a>","synthetic":false,"types":["embedded_hal::can::id::Id"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"embedded_hal/can/enum.ErrorKind.html\" title=\"enum embedded_hal::can::ErrorKind\">ErrorKind</a>&gt; for <a class=\"enum\" href=\"embedded_hal/can/enum.ErrorKind.html\" title=\"enum embedded_hal::can::ErrorKind\">ErrorKind</a>","synthetic":false,"types":["embedded_hal::can::ErrorKind"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"embedded_hal/digital/enum.PinState.html\" title=\"enum embedded_hal::digital::PinState\">PinState</a>&gt; for <a class=\"enum\" href=\"embedded_hal/digital/enum.PinState.html\" title=\"enum embedded_hal::digital::PinState\">PinState</a>","synthetic":false,"types":["embedded_hal::digital::PinState"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"embedded_hal/i2c/enum.ErrorKind.html\" title=\"enum embedded_hal::i2c::ErrorKind\">ErrorKind</a>&gt; for <a class=\"enum\" href=\"embedded_hal/i2c/enum.ErrorKind.html\" title=\"enum embedded_hal::i2c::ErrorKind\">ErrorKind</a>","synthetic":false,"types":["embedded_hal::i2c::ErrorKind"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"embedded_hal/i2c/enum.NoAcknowledgeSource.html\" title=\"enum embedded_hal::i2c::NoAcknowledgeSource\">NoAcknowledgeSource</a>&gt; for <a class=\"enum\" href=\"embedded_hal/i2c/enum.NoAcknowledgeSource.html\" title=\"enum embedded_hal::i2c::NoAcknowledgeSource\">NoAcknowledgeSource</a>","synthetic":false,"types":["embedded_hal::i2c::NoAcknowledgeSource"]},{"text":"impl&lt;'a&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"embedded_hal/i2c/blocking/enum.Operation.html\" title=\"enum embedded_hal::i2c::blocking::Operation\">Operation</a>&lt;'a&gt;&gt; for <a class=\"enum\" href=\"embedded_hal/i2c/blocking/enum.Operation.html\" title=\"enum embedded_hal::i2c::blocking::Operation\">Operation</a>&lt;'a&gt;","synthetic":false,"types":["embedded_hal::i2c::blocking::Operation"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"embedded_hal/serial/enum.ErrorKind.html\" title=\"enum embedded_hal::serial::ErrorKind\">ErrorKind</a>&gt; for <a class=\"enum\" href=\"embedded_hal/serial/enum.ErrorKind.html\" title=\"enum embedded_hal::serial::ErrorKind\">ErrorKind</a>","synthetic":false,"types":["embedded_hal::serial::ErrorKind"]},{"text":"impl&lt;'a, Word:&nbsp;<a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a> + 'static + <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/marker/trait.Copy.html\" title=\"trait core::marker::Copy\">Copy</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"embedded_hal/spi/blocking/enum.Operation.html\" title=\"enum embedded_hal::spi::blocking::Operation\">Operation</a>&lt;'a, Word&gt;&gt; for <a class=\"enum\" href=\"embedded_hal/spi/blocking/enum.Operation.html\" title=\"enum embedded_hal::spi::blocking::Operation\">Operation</a>&lt;'a, Word&gt;","synthetic":false,"types":["embedded_hal::spi::blocking::Operation"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"embedded_hal/spi/enum.Polarity.html\" title=\"enum embedded_hal::spi::Polarity\">Polarity</a>&gt; for <a class=\"enum\" href=\"embedded_hal/spi/enum.Polarity.html\" title=\"enum embedded_hal::spi::Polarity\">Polarity</a>","synthetic":false,"types":["embedded_hal::spi::Polarity"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"embedded_hal/spi/enum.Phase.html\" title=\"enum embedded_hal::spi::Phase\">Phase</a>&gt; for <a class=\"enum\" href=\"embedded_hal/spi/enum.Phase.html\" title=\"enum embedded_hal::spi::Phase\">Phase</a>","synthetic":false,"types":["embedded_hal::spi::Phase"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"embedded_hal/spi/struct.Mode.html\" title=\"struct embedded_hal::spi::Mode\">Mode</a>&gt; for <a class=\"struct\" href=\"embedded_hal/spi/struct.Mode.html\" title=\"struct embedded_hal::spi::Mode\">Mode</a>","synthetic":false,"types":["embedded_hal::spi::Mode"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"embedded_hal/spi/enum.ErrorKind.html\" title=\"enum embedded_hal::spi::ErrorKind\">ErrorKind</a>&gt; for <a class=\"enum\" href=\"embedded_hal/spi/enum.ErrorKind.html\" title=\"enum embedded_hal::spi::ErrorKind\">ErrorKind</a>","synthetic":false,"types":["embedded_hal::spi::ErrorKind"]}];
implementors["encode_unicode"] = [{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"encode_unicode/error/struct.InvalidUtf16FirstUnit.html\" title=\"struct encode_unicode::error::InvalidUtf16FirstUnit\">InvalidUtf16FirstUnit</a>&gt; for <a class=\"struct\" href=\"encode_unicode/error/struct.InvalidUtf16FirstUnit.html\" title=\"struct encode_unicode::error::InvalidUtf16FirstUnit\">InvalidUtf16FirstUnit</a>","synthetic":false,"types":["encode_unicode::errors::InvalidUtf16FirstUnit"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"encode_unicode/error/struct.EmptyStrError.html\" title=\"struct encode_unicode::error::EmptyStrError\">EmptyStrError</a>&gt; for <a class=\"struct\" href=\"encode_unicode/error/struct.EmptyStrError.html\" title=\"struct encode_unicode::error::EmptyStrError\">EmptyStrError</a>","synthetic":false,"types":["encode_unicode::errors::EmptyStrError"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"encode_unicode/error/enum.InvalidCodepoint.html\" title=\"enum encode_unicode::error::InvalidCodepoint\">InvalidCodepoint</a>&gt; for <a class=\"enum\" href=\"encode_unicode/error/enum.InvalidCodepoint.html\" title=\"enum encode_unicode::error::InvalidCodepoint\">InvalidCodepoint</a>","synthetic":false,"types":["encode_unicode::errors::InvalidCodepoint"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"encode_unicode/error/enum.InvalidUtf16Array.html\" title=\"enum encode_unicode::error::InvalidUtf16Array\">InvalidUtf16Array</a>&gt; for <a class=\"enum\" href=\"encode_unicode/error/enum.InvalidUtf16Array.html\" title=\"enum encode_unicode::error::InvalidUtf16Array\">InvalidUtf16Array</a>","synthetic":false,"types":["encode_unicode::errors::InvalidUtf16Array"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"encode_unicode/error/enum.InvalidUtf16Tuple.html\" title=\"enum encode_unicode::error::InvalidUtf16Tuple\">InvalidUtf16Tuple</a>&gt; for <a class=\"enum\" href=\"encode_unicode/error/enum.InvalidUtf16Tuple.html\" title=\"enum encode_unicode::error::InvalidUtf16Tuple\">InvalidUtf16Tuple</a>","synthetic":false,"types":["encode_unicode::errors::InvalidUtf16Tuple"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"encode_unicode/error/enum.InvalidUtf16Slice.html\" title=\"enum encode_unicode::error::InvalidUtf16Slice\">InvalidUtf16Slice</a>&gt; for <a class=\"enum\" href=\"encode_unicode/error/enum.InvalidUtf16Slice.html\" title=\"enum encode_unicode::error::InvalidUtf16Slice\">InvalidUtf16Slice</a>","synthetic":false,"types":["encode_unicode::errors::InvalidUtf16Slice"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"encode_unicode/error/enum.Utf16PairError.html\" title=\"enum encode_unicode::error::Utf16PairError\">Utf16PairError</a>&gt; for <a class=\"enum\" href=\"encode_unicode/error/enum.Utf16PairError.html\" title=\"enum encode_unicode::error::Utf16PairError\">Utf16PairError</a>","synthetic":false,"types":["encode_unicode::errors::Utf16PairError"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"encode_unicode/error/enum.FromStrError.html\" title=\"enum encode_unicode::error::FromStrError\">FromStrError</a>&gt; for <a class=\"enum\" href=\"encode_unicode/error/enum.FromStrError.html\" title=\"enum encode_unicode::error::FromStrError\">FromStrError</a>","synthetic":false,"types":["encode_unicode::errors::FromStrError"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"encode_unicode/error/enum.InvalidUtf8FirstByte.html\" title=\"enum encode_unicode::error::InvalidUtf8FirstByte\">InvalidUtf8FirstByte</a>&gt; for <a class=\"enum\" href=\"encode_unicode/error/enum.InvalidUtf8FirstByte.html\" title=\"enum encode_unicode::error::InvalidUtf8FirstByte\">InvalidUtf8FirstByte</a>","synthetic":false,"types":["encode_unicode::errors::InvalidUtf8FirstByte"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"encode_unicode/error/enum.InvalidUtf8.html\" title=\"enum encode_unicode::error::InvalidUtf8\">InvalidUtf8</a>&gt; for <a class=\"enum\" href=\"encode_unicode/error/enum.InvalidUtf8.html\" title=\"enum encode_unicode::error::InvalidUtf8\">InvalidUtf8</a>","synthetic":false,"types":["encode_unicode::errors::InvalidUtf8"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"encode_unicode/error/enum.InvalidUtf8Array.html\" title=\"enum encode_unicode::error::InvalidUtf8Array\">InvalidUtf8Array</a>&gt; for <a class=\"enum\" href=\"encode_unicode/error/enum.InvalidUtf8Array.html\" title=\"enum encode_unicode::error::InvalidUtf8Array\">InvalidUtf8Array</a>","synthetic":false,"types":["encode_unicode::errors::InvalidUtf8Array"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"encode_unicode/error/enum.InvalidUtf8Slice.html\" title=\"enum encode_unicode::error::InvalidUtf8Slice\">InvalidUtf8Slice</a>&gt; for <a class=\"enum\" href=\"encode_unicode/error/enum.InvalidUtf8Slice.html\" title=\"enum encode_unicode::error::InvalidUtf8Slice\">InvalidUtf8Slice</a>","synthetic":false,"types":["encode_unicode::errors::InvalidUtf8Slice"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"encode_unicode/struct.Utf8Char.html\" title=\"struct encode_unicode::Utf8Char\">Utf8Char</a>&gt; for <a class=\"struct\" href=\"encode_unicode/struct.Utf8Char.html\" title=\"struct encode_unicode::Utf8Char\">Utf8Char</a>","synthetic":false,"types":["encode_unicode::utf8_char::Utf8Char"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.char.html\">char</a>&gt; for <a class=\"struct\" href=\"encode_unicode/struct.Utf8Char.html\" title=\"struct encode_unicode::Utf8Char\">Utf8Char</a>","synthetic":false,"types":["encode_unicode::utf8_char::Utf8Char"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"encode_unicode/struct.Utf8Char.html\" title=\"struct encode_unicode::Utf8Char\">Utf8Char</a>&gt; for <a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.char.html\">char</a>","synthetic":false,"types":[]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"encode_unicode/struct.Utf16Char.html\" title=\"struct encode_unicode::Utf16Char\">Utf16Char</a>&gt; for <a class=\"struct\" href=\"encode_unicode/struct.Utf8Char.html\" title=\"struct encode_unicode::Utf8Char\">Utf8Char</a>","synthetic":false,"types":["encode_unicode::utf8_char::Utf8Char"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u8.html\">u8</a>&gt; for <a class=\"struct\" href=\"encode_unicode/struct.Utf8Char.html\" title=\"struct encode_unicode::Utf8Char\">Utf8Char</a>","synthetic":false,"types":["encode_unicode::utf8_char::Utf8Char"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"encode_unicode/struct.Utf16Char.html\" title=\"struct encode_unicode::Utf16Char\">Utf16Char</a>&gt; for <a class=\"struct\" href=\"encode_unicode/struct.Utf16Char.html\" title=\"struct encode_unicode::Utf16Char\">Utf16Char</a>","synthetic":false,"types":["encode_unicode::utf16_char::Utf16Char"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.char.html\">char</a>&gt; for <a class=\"struct\" href=\"encode_unicode/struct.Utf16Char.html\" title=\"struct encode_unicode::Utf16Char\">Utf16Char</a>","synthetic":false,"types":["encode_unicode::utf16_char::Utf16Char"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"encode_unicode/struct.Utf16Char.html\" title=\"struct encode_unicode::Utf16Char\">Utf16Char</a>&gt; for <a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.char.html\">char</a>","synthetic":false,"types":[]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"encode_unicode/struct.Utf8Char.html\" title=\"struct encode_unicode::Utf8Char\">Utf8Char</a>&gt; for <a class=\"struct\" href=\"encode_unicode/struct.Utf16Char.html\" title=\"struct encode_unicode::Utf16Char\">Utf16Char</a>","synthetic":false,"types":["encode_unicode::utf16_char::Utf16Char"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u16.html\">u16</a>&gt; for <a class=\"struct\" href=\"encode_unicode/struct.Utf16Char.html\" title=\"struct encode_unicode::Utf16Char\">Utf16Char</a>","synthetic":false,"types":["encode_unicode::utf16_char::Utf16Char"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u8.html\">u8</a>&gt; for <a class=\"struct\" href=\"encode_unicode/struct.Utf16Char.html\" title=\"struct encode_unicode::Utf16Char\">Utf16Char</a>","synthetic":false,"types":["encode_unicode::utf16_char::Utf16Char"]}];
implementors["fugit"] = [{"text":"impl&lt;const L_NOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, const L_DENOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, const R_NOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, const R_DENOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"fugit/struct.Duration.html\" title=\"struct fugit::Duration\">Duration</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, R_NOM, R_DENOM&gt;&gt; for <a class=\"struct\" href=\"fugit/struct.Duration.html\" title=\"struct fugit::Duration\">Duration</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, L_NOM, L_DENOM&gt;","synthetic":false,"types":["fugit::duration::Duration"]},{"text":"impl&lt;const L_NOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, const L_DENOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, const R_NOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, const R_DENOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"fugit/struct.Duration.html\" title=\"struct fugit::Duration\">Duration</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u64.html\">u64</a>, R_NOM, R_DENOM&gt;&gt; for <a class=\"struct\" href=\"fugit/struct.Duration.html\" title=\"struct fugit::Duration\">Duration</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u64.html\">u64</a>, L_NOM, L_DENOM&gt;","synthetic":false,"types":["fugit::duration::Duration"]},{"text":"impl&lt;const L_NOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, const L_DENOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, const R_NOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, const R_DENOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"fugit/struct.Duration.html\" title=\"struct fugit::Duration\">Duration</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, R_NOM, R_DENOM&gt;&gt; for <a class=\"struct\" href=\"fugit/struct.Duration.html\" title=\"struct fugit::Duration\">Duration</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u64.html\">u64</a>, L_NOM, L_DENOM&gt;","synthetic":false,"types":["fugit::duration::Duration"]},{"text":"impl&lt;const L_NOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, const L_DENOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, const R_NOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, const R_DENOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"fugit/struct.Duration.html\" title=\"struct fugit::Duration\">Duration</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u64.html\">u64</a>, R_NOM, R_DENOM&gt;&gt; for <a class=\"struct\" href=\"fugit/struct.Duration.html\" title=\"struct fugit::Duration\">Duration</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, L_NOM, L_DENOM&gt;","synthetic":false,"types":["fugit::duration::Duration"]},{"text":"impl&lt;const NOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, const DENOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"fugit/struct.Instant.html\" title=\"struct fugit::Instant\">Instant</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, NOM, DENOM&gt;&gt; for <a class=\"struct\" href=\"fugit/struct.Instant.html\" title=\"struct fugit::Instant\">Instant</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, NOM, DENOM&gt;","synthetic":false,"types":["fugit::instant::Instant"]},{"text":"impl&lt;const NOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, const DENOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"fugit/struct.Instant.html\" title=\"struct fugit::Instant\">Instant</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u64.html\">u64</a>, NOM, DENOM&gt;&gt; for <a class=\"struct\" href=\"fugit/struct.Instant.html\" title=\"struct fugit::Instant\">Instant</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u64.html\">u64</a>, NOM, DENOM&gt;","synthetic":false,"types":["fugit::instant::Instant"]},{"text":"impl&lt;const L_NOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, const L_DENOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, const R_NOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, const R_DENOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"fugit/struct.Rate.html\" title=\"struct fugit::Rate\">Rate</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, R_NOM, R_DENOM&gt;&gt; for <a class=\"struct\" href=\"fugit/struct.Rate.html\" title=\"struct fugit::Rate\">Rate</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, L_NOM, L_DENOM&gt;","synthetic":false,"types":["fugit::rate::Rate"]},{"text":"impl&lt;const L_NOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, const L_DENOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, const R_NOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, const R_DENOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"fugit/struct.Rate.html\" title=\"struct fugit::Rate\">Rate</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u64.html\">u64</a>, R_NOM, R_DENOM&gt;&gt; for <a class=\"struct\" href=\"fugit/struct.Rate.html\" title=\"struct fugit::Rate\">Rate</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u64.html\">u64</a>, L_NOM, L_DENOM&gt;","synthetic":false,"types":["fugit::rate::Rate"]},{"text":"impl&lt;const L_NOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, const L_DENOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, const R_NOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, const R_DENOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"fugit/struct.Rate.html\" title=\"struct fugit::Rate\">Rate</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, R_NOM, R_DENOM&gt;&gt; for <a class=\"struct\" href=\"fugit/struct.Rate.html\" title=\"struct fugit::Rate\">Rate</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u64.html\">u64</a>, L_NOM, L_DENOM&gt;","synthetic":false,"types":["fugit::rate::Rate"]},{"text":"impl&lt;const L_NOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, const L_DENOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, const R_NOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, const R_DENOM:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"fugit/struct.Rate.html\" title=\"struct fugit::Rate\">Rate</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u64.html\">u64</a>, R_NOM, R_DENOM&gt;&gt; for <a class=\"struct\" href=\"fugit/struct.Rate.html\" title=\"struct fugit::Rate\">Rate</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.u32.html\">u32</a>, L_NOM, L_DENOM&gt;","synthetic":false,"types":["fugit::rate::Rate"]}];
implementors["hash32"] = [{"text":"impl&lt;H&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"hash32/struct.BuildHasherDefault.html\" title=\"struct hash32::BuildHasherDefault\">BuildHasherDefault</a>&lt;H&gt;&gt; for <a class=\"struct\" href=\"hash32/struct.BuildHasherDefault.html\" title=\"struct hash32::BuildHasherDefault\">BuildHasherDefault</a>&lt;H&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;H: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/default/trait.Default.html\" title=\"trait core::default::Default\">Default</a> + <a class=\"trait\" href=\"hash32/trait.Hasher.html\" title=\"trait hash32::Hasher\">Hasher</a>,&nbsp;</span>","synthetic":false,"types":["hash32::BuildHasherDefault"]}];
implementors["hd44780_driver"] = [{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"hd44780_driver/entry_mode/enum.CursorMode.html\" title=\"enum hd44780_driver::entry_mode::CursorMode\">CursorMode</a>&gt; for <a class=\"enum\" href=\"hd44780_driver/entry_mode/enum.CursorMode.html\" title=\"enum hd44780_driver::entry_mode::CursorMode\">CursorMode</a>","synthetic":false,"types":["hd44780_driver::entry_mode::CursorMode"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"hd44780_driver/entry_mode/enum.ShiftMode.html\" title=\"enum hd44780_driver::entry_mode::ShiftMode\">ShiftMode</a>&gt; for <a class=\"enum\" href=\"hd44780_driver/entry_mode/enum.ShiftMode.html\" title=\"enum hd44780_driver::entry_mode::ShiftMode\">ShiftMode</a>","synthetic":false,"types":["hd44780_driver::entry_mode::ShiftMode"]}];
implementors["heapless"] = [{"text":"impl&lt;K, V, S, S2, const N:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.usize.html\">usize</a>, const N2:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.usize.html\">usize</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"heapless/struct.IndexMap.html\" title=\"struct heapless::IndexMap\">IndexMap</a>&lt;K, V, S2, N2&gt;&gt; for <a class=\"struct\" href=\"heapless/struct.IndexMap.html\" title=\"struct heapless::IndexMap\">IndexMap</a>&lt;K, V, S, N&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;K: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.Eq.html\" title=\"trait core::cmp::Eq\">Eq</a> + <a class=\"trait\" href=\"hash32/trait.Hash.html\" title=\"trait hash32::Hash\">Hash</a>,<br>&nbsp;&nbsp;&nbsp;&nbsp;V: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.Eq.html\" title=\"trait core::cmp::Eq\">Eq</a>,<br>&nbsp;&nbsp;&nbsp;&nbsp;S: <a class=\"trait\" href=\"hash32/trait.BuildHasher.html\" title=\"trait hash32::BuildHasher\">BuildHasher</a>,<br>&nbsp;&nbsp;&nbsp;&nbsp;S2: <a class=\"trait\" href=\"hash32/trait.BuildHasher.html\" title=\"trait hash32::BuildHasher\">BuildHasher</a>,&nbsp;</span>","synthetic":false,"types":["heapless::indexmap::IndexMap"]},{"text":"impl&lt;T, S1, S2, const N1:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.usize.html\">usize</a>, const N2:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.usize.html\">usize</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"heapless/struct.IndexSet.html\" title=\"struct heapless::IndexSet\">IndexSet</a>&lt;T, S2, N2&gt;&gt; for <a class=\"struct\" href=\"heapless/struct.IndexSet.html\" title=\"struct heapless::IndexSet\">IndexSet</a>&lt;T, S1, N1&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.Eq.html\" title=\"trait core::cmp::Eq\">Eq</a> + <a class=\"trait\" href=\"hash32/trait.Hash.html\" title=\"trait hash32::Hash\">Hash</a>,<br>&nbsp;&nbsp;&nbsp;&nbsp;S1: <a class=\"trait\" href=\"hash32/trait.BuildHasher.html\" title=\"trait hash32::BuildHasher\">BuildHasher</a>,<br>&nbsp;&nbsp;&nbsp;&nbsp;S2: <a class=\"trait\" href=\"hash32/trait.BuildHasher.html\" title=\"trait hash32::BuildHasher\">BuildHasher</a>,&nbsp;</span>","synthetic":false,"types":["heapless::indexset::IndexSet"]},{"text":"impl&lt;K, V, const N:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.usize.html\">usize</a>, const N2:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.usize.html\">usize</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"heapless/struct.LinearMap.html\" title=\"struct heapless::LinearMap\">LinearMap</a>&lt;K, V, N2&gt;&gt; for <a class=\"struct\" href=\"heapless/struct.LinearMap.html\" title=\"struct heapless::LinearMap\">LinearMap</a>&lt;K, V, N&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;K: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.Eq.html\" title=\"trait core::cmp::Eq\">Eq</a>,<br>&nbsp;&nbsp;&nbsp;&nbsp;V: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>,&nbsp;</span>","synthetic":false,"types":["heapless::linear_map::LinearMap"]},{"text":"impl&lt;const N1:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.usize.html\">usize</a>, const N2:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.usize.html\">usize</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"heapless/struct.String.html\" title=\"struct heapless::String\">String</a>&lt;N2&gt;&gt; for <a class=\"struct\" href=\"heapless/struct.String.html\" title=\"struct heapless::String\">String</a>&lt;N1&gt;","synthetic":false,"types":["heapless::string::String"]},{"text":"impl&lt;const N:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.usize.html\">usize</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.str.html\">str</a>&gt; for <a class=\"struct\" href=\"heapless/struct.String.html\" title=\"struct heapless::String\">String</a>&lt;N&gt;","synthetic":false,"types":["heapless::string::String"]},{"text":"impl&lt;const N:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.usize.html\">usize</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;&amp;'_ <a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.str.html\">str</a>&gt; for <a class=\"struct\" href=\"heapless/struct.String.html\" title=\"struct heapless::String\">String</a>&lt;N&gt;","synthetic":false,"types":["heapless::string::String"]},{"text":"impl&lt;const N:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.usize.html\">usize</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"heapless/struct.String.html\" title=\"struct heapless::String\">String</a>&lt;N&gt;&gt; for <a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.str.html\">str</a>","synthetic":false,"types":[]},{"text":"impl&lt;const N:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.usize.html\">usize</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"heapless/struct.String.html\" title=\"struct heapless::String\">String</a>&lt;N&gt;&gt; for &amp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.str.html\">str</a>","synthetic":false,"types":[]},{"text":"impl&lt;A, B, const N1:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.usize.html\">usize</a>, const N2:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.usize.html\">usize</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"heapless/struct.Vec.html\" title=\"struct heapless::Vec\">Vec</a>&lt;B, N2&gt;&gt; for <a class=\"struct\" href=\"heapless/struct.Vec.html\" title=\"struct heapless::Vec\">Vec</a>&lt;A, N1&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;B&gt;,&nbsp;</span>","synthetic":false,"types":["heapless::vec::Vec"]},{"text":"impl&lt;A, B, const N:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.usize.html\">usize</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.slice.html\">[</a>B<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.slice.html\">]</a>&gt; for <a class=\"struct\" href=\"heapless/struct.Vec.html\" title=\"struct heapless::Vec\">Vec</a>&lt;A, N&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;B&gt;,&nbsp;</span>","synthetic":false,"types":["heapless::vec::Vec"]},{"text":"impl&lt;A, B, const N:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.usize.html\">usize</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.slice.html\">&amp;'_ [B]</a>&gt; for <a class=\"struct\" href=\"heapless/struct.Vec.html\" title=\"struct heapless::Vec\">Vec</a>&lt;A, N&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;B&gt;,&nbsp;</span>","synthetic":false,"types":["heapless::vec::Vec"]},{"text":"impl&lt;A, B, const N:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.usize.html\">usize</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.slice.html\">&amp;'_ mut [B]</a>&gt; for <a class=\"struct\" href=\"heapless/struct.Vec.html\" title=\"struct heapless::Vec\">Vec</a>&lt;A, N&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;B&gt;,&nbsp;</span>","synthetic":false,"types":["heapless::vec::Vec"]},{"text":"impl&lt;A, B, const N:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.usize.html\">usize</a>, const M:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.usize.html\">usize</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.array.html\">[</a>B<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.array.html\">; M]</a>&gt; for <a class=\"struct\" href=\"heapless/struct.Vec.html\" title=\"struct heapless::Vec\">Vec</a>&lt;A, N&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;B&gt;,&nbsp;</span>","synthetic":false,"types":["heapless::vec::Vec"]},{"text":"impl&lt;A, B, const N:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.usize.html\">usize</a>, const M:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.usize.html\">usize</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;&amp;'_ <a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.array.html\">[</a>B<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.array.html\">; M]</a>&gt; for <a class=\"struct\" href=\"heapless/struct.Vec.html\" title=\"struct heapless::Vec\">Vec</a>&lt;A, N&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;B&gt;,&nbsp;</span>","synthetic":false,"types":["heapless::vec::Vec"]},{"text":"impl&lt;P&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"heapless/pool/singleton/arc/struct.Arc.html\" title=\"struct heapless::pool::singleton::arc::Arc\">Arc</a>&lt;P&gt;&gt; for <a class=\"struct\" href=\"heapless/pool/singleton/arc/struct.Arc.html\" title=\"struct heapless::pool::singleton::arc::Arc\">Arc</a>&lt;P&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;P: <a class=\"trait\" href=\"heapless/pool/singleton/arc/trait.Pool.html\" title=\"trait heapless::pool::singleton::arc::Pool\">Pool</a>,<br>&nbsp;&nbsp;&nbsp;&nbsp;P::<a class=\"associatedtype\" href=\"heapless/pool/singleton/arc/trait.Pool.html#associatedtype.Data\" title=\"type heapless::pool::singleton::arc::Pool::Data\">Data</a>: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>,&nbsp;</span>","synthetic":false,"types":["heapless::pool::singleton::arc::Arc"]},{"text":"impl&lt;P&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"heapless/pool/singleton/struct.Box.html\" title=\"struct heapless::pool::singleton::Box\">Box</a>&lt;P, <a class=\"enum\" href=\"heapless/pool/enum.Init.html\" title=\"enum heapless::pool::Init\">Init</a>&gt;&gt; for <a class=\"struct\" href=\"heapless/pool/singleton/struct.Box.html\" title=\"struct heapless::pool::singleton::Box\">Box</a>&lt;P&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;P: <a class=\"trait\" href=\"heapless/pool/singleton/trait.Pool.html\" title=\"trait heapless::pool::singleton::Pool\">Pool</a>,<br>&nbsp;&nbsp;&nbsp;&nbsp;P::<a class=\"associatedtype\" href=\"heapless/pool/singleton/trait.Pool.html#associatedtype.Data\" title=\"type heapless::pool::singleton::Pool::Data\">Data</a>: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>,&nbsp;</span>","synthetic":false,"types":["heapless::pool::singleton::Box"]},{"text":"impl&lt;T&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"heapless/pool/struct.Box.html\" title=\"struct heapless::pool::Box\">Box</a>&lt;T, <a class=\"enum\" href=\"heapless/pool/enum.Init.html\" title=\"enum heapless::pool::Init\">Init</a>&gt;&gt; for <a class=\"struct\" href=\"heapless/pool/struct.Box.html\" title=\"struct heapless::pool::Box\">Box</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>,&nbsp;</span>","synthetic":false,"types":["heapless::pool::Box"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"heapless/sorted_linked_list/struct.LinkedIndexU8.html\" title=\"struct heapless::sorted_linked_list::LinkedIndexU8\">LinkedIndexU8</a>&gt; for <a class=\"struct\" href=\"heapless/sorted_linked_list/struct.LinkedIndexU8.html\" title=\"struct heapless::sorted_linked_list::LinkedIndexU8\">LinkedIndexU8</a>","synthetic":false,"types":["heapless::sorted_linked_list::LinkedIndexU8"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"heapless/sorted_linked_list/struct.LinkedIndexU16.html\" title=\"struct heapless::sorted_linked_list::LinkedIndexU16\">LinkedIndexU16</a>&gt; for <a class=\"struct\" href=\"heapless/sorted_linked_list/struct.LinkedIndexU16.html\" title=\"struct heapless::sorted_linked_list::LinkedIndexU16\">LinkedIndexU16</a>","synthetic":false,"types":["heapless::sorted_linked_list::LinkedIndexU16"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"heapless/sorted_linked_list/struct.LinkedIndexUsize.html\" title=\"struct heapless::sorted_linked_list::LinkedIndexUsize\">LinkedIndexUsize</a>&gt; for <a class=\"struct\" href=\"heapless/sorted_linked_list/struct.LinkedIndexUsize.html\" title=\"struct heapless::sorted_linked_list::LinkedIndexUsize\">LinkedIndexUsize</a>","synthetic":false,"types":["heapless::sorted_linked_list::LinkedIndexUsize"]},{"text":"impl&lt;T, const N:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.usize.html\">usize</a>, const N2:&nbsp;<a class=\"primitive\" href=\"https://doc.rust-lang.org/1.59.0/core/primitive.usize.html\">usize</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"heapless/spsc/struct.Queue.html\" title=\"struct heapless::spsc::Queue\">Queue</a>&lt;T, N2&gt;&gt; for <a class=\"struct\" href=\"heapless/spsc/struct.Queue.html\" title=\"struct heapless::spsc::Queue\">Queue</a>&lt;T, N&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>,&nbsp;</span>","synthetic":false,"types":["heapless::spsc::Queue"]}];
implementors["nb"] = [{"text":"impl&lt;E:&nbsp;<a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"nb/enum.Error.html\" title=\"enum nb::Error\">Error</a>&lt;E&gt;&gt; for <a class=\"enum\" href=\"nb/enum.Error.html\" title=\"enum nb::Error\">Error</a>&lt;E&gt;","synthetic":false,"types":["nb::Error"]}];
implementors["rtt_target"] = [{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"rtt_target/enum.ChannelMode.html\" title=\"enum rtt_target::ChannelMode\">ChannelMode</a>&gt; for <a class=\"enum\" href=\"rtt_target/enum.ChannelMode.html\" title=\"enum rtt_target::ChannelMode\">ChannelMode</a>","synthetic":false,"types":["rtt_target::ChannelMode"]}];
implementors["serde"] = [{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"serde/de/value/struct.Error.html\" title=\"struct serde::de::value::Error\">Error</a>&gt; for <a class=\"struct\" href=\"serde/de/value/struct.Error.html\" title=\"struct serde::de::value::Error\">Error</a>","synthetic":false,"types":["serde::de::value::Error"]},{"text":"impl&lt;'a&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"serde/de/enum.Unexpected.html\" title=\"enum serde::de::Unexpected\">Unexpected</a>&lt;'a&gt;&gt; for <a class=\"enum\" href=\"serde/de/enum.Unexpected.html\" title=\"enum serde::de::Unexpected\">Unexpected</a>&lt;'a&gt;","synthetic":false,"types":["serde::de::Unexpected"]}];
implementors["stm32f4"] = [{"text":"impl&lt;REG:&nbsp;<a class=\"trait\" href=\"stm32f4/trait.RegisterSpec.html\" title=\"trait stm32f4::RegisterSpec\">RegisterSpec</a>, FI&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;FI&gt; for <a class=\"struct\" href=\"stm32f4/struct.R.html\" title=\"struct stm32f4::R\">R</a>&lt;REG&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;REG::<a class=\"associatedtype\" href=\"stm32f4/trait.RegisterSpec.html#associatedtype.Ux\" title=\"type stm32f4::RegisterSpec::Ux\">Ux</a>: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>,<br>&nbsp;&nbsp;&nbsp;&nbsp;FI: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/marker/trait.Copy.html\" title=\"trait core::marker::Copy\">Copy</a> + <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/convert/trait.Into.html\" title=\"trait core::convert::Into\">Into</a>&lt;REG::<a class=\"associatedtype\" href=\"stm32f4/trait.RegisterSpec.html#associatedtype.Ux\" title=\"type stm32f4::RegisterSpec::Ux\">Ux</a>&gt;,&nbsp;</span>","synthetic":false,"types":["stm32f4::generic::R"]},{"text":"impl&lt;U, T, FI&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;FI&gt; for <a class=\"struct\" href=\"stm32f4/struct.FieldReader.html\" title=\"struct stm32f4::FieldReader\">FieldReader</a>&lt;U, T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;U: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>,<br>&nbsp;&nbsp;&nbsp;&nbsp;FI: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/marker/trait.Copy.html\" title=\"trait core::marker::Copy\">Copy</a> + <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/convert/trait.Into.html\" title=\"trait core::convert::Into\">Into</a>&lt;U&gt;,&nbsp;</span>","synthetic":false,"types":["stm32f4::generic::FieldReader"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/enum.Interrupt.html\" title=\"enum stm32f4::stm32f411::Interrupt\">Interrupt</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/enum.Interrupt.html\" title=\"enum stm32f4::stm32f411::Interrupt\">Interrupt</a>","synthetic":false,"types":["stm32f4::stm32f411::Interrupt"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc_common/ccr/enum.TSVREFE_A.html\" title=\"enum stm32f4::stm32f411::adc_common::ccr::TSVREFE_A\">TSVREFE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc_common/ccr/enum.TSVREFE_A.html\" title=\"enum stm32f4::stm32f411::adc_common::ccr::TSVREFE_A\">TSVREFE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc_common::ccr::TSVREFE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc_common/ccr/enum.VBATE_A.html\" title=\"enum stm32f4::stm32f411::adc_common::ccr::VBATE_A\">VBATE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc_common/ccr/enum.VBATE_A.html\" title=\"enum stm32f4::stm32f411::adc_common::ccr::VBATE_A\">VBATE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc_common::ccr::VBATE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc_common/ccr/enum.ADCPRE_A.html\" title=\"enum stm32f4::stm32f411::adc_common::ccr::ADCPRE_A\">ADCPRE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc_common/ccr/enum.ADCPRE_A.html\" title=\"enum stm32f4::stm32f411::adc_common::ccr::ADCPRE_A\">ADCPRE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc_common::ccr::ADCPRE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/sr/enum.OVR_A.html\" title=\"enum stm32f4::stm32f411::adc1::sr::OVR_A\">OVR_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/sr/enum.OVR_A.html\" title=\"enum stm32f4::stm32f411::adc1::sr::OVR_A\">OVR_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::sr::OVR_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/sr/enum.STRT_A.html\" title=\"enum stm32f4::stm32f411::adc1::sr::STRT_A\">STRT_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/sr/enum.STRT_A.html\" title=\"enum stm32f4::stm32f411::adc1::sr::STRT_A\">STRT_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::sr::STRT_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/sr/enum.JSTRT_A.html\" title=\"enum stm32f4::stm32f411::adc1::sr::JSTRT_A\">JSTRT_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/sr/enum.JSTRT_A.html\" title=\"enum stm32f4::stm32f411::adc1::sr::JSTRT_A\">JSTRT_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::sr::JSTRT_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/sr/enum.JEOC_A.html\" title=\"enum stm32f4::stm32f411::adc1::sr::JEOC_A\">JEOC_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/sr/enum.JEOC_A.html\" title=\"enum stm32f4::stm32f411::adc1::sr::JEOC_A\">JEOC_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::sr::JEOC_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/sr/enum.EOC_A.html\" title=\"enum stm32f4::stm32f411::adc1::sr::EOC_A\">EOC_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/sr/enum.EOC_A.html\" title=\"enum stm32f4::stm32f411::adc1::sr::EOC_A\">EOC_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::sr::EOC_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/sr/enum.AWD_A.html\" title=\"enum stm32f4::stm32f411::adc1::sr::AWD_A\">AWD_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/sr/enum.AWD_A.html\" title=\"enum stm32f4::stm32f411::adc1::sr::AWD_A\">AWD_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::sr::AWD_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr1/enum.OVRIE_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr1::OVRIE_A\">OVRIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr1/enum.OVRIE_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr1::OVRIE_A\">OVRIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::cr1::OVRIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr1/enum.RES_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr1::RES_A\">RES_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr1/enum.RES_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr1::RES_A\">RES_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::cr1::RES_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr1/enum.AWDEN_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr1::AWDEN_A\">AWDEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr1/enum.AWDEN_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr1::AWDEN_A\">AWDEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::cr1::AWDEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr1/enum.JAWDEN_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr1::JAWDEN_A\">JAWDEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr1/enum.JAWDEN_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr1::JAWDEN_A\">JAWDEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::cr1::JAWDEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr1/enum.JDISCEN_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr1::JDISCEN_A\">JDISCEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr1/enum.JDISCEN_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr1::JDISCEN_A\">JDISCEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::cr1::JDISCEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr1/enum.DISCEN_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr1::DISCEN_A\">DISCEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr1/enum.DISCEN_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr1::DISCEN_A\">DISCEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::cr1::DISCEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr1/enum.JAUTO_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr1::JAUTO_A\">JAUTO_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr1/enum.JAUTO_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr1::JAUTO_A\">JAUTO_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::cr1::JAUTO_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr1/enum.AWDSGL_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr1::AWDSGL_A\">AWDSGL_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr1/enum.AWDSGL_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr1::AWDSGL_A\">AWDSGL_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::cr1::AWDSGL_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr1/enum.SCAN_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr1::SCAN_A\">SCAN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr1/enum.SCAN_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr1::SCAN_A\">SCAN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::cr1::SCAN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr1/enum.JEOCIE_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr1::JEOCIE_A\">JEOCIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr1/enum.JEOCIE_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr1::JEOCIE_A\">JEOCIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::cr1::JEOCIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr1/enum.AWDIE_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr1::AWDIE_A\">AWDIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr1/enum.AWDIE_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr1::AWDIE_A\">AWDIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::cr1::AWDIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr1/enum.EOCIE_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr1::EOCIE_A\">EOCIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr1/enum.EOCIE_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr1::EOCIE_A\">EOCIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::cr1::EOCIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr2/enum.SWSTART_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr2::SWSTART_A\">SWSTART_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr2/enum.SWSTART_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr2::SWSTART_A\">SWSTART_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::cr2::SWSTART_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr2/enum.EXTEN_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr2::EXTEN_A\">EXTEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr2/enum.EXTEN_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr2::EXTEN_A\">EXTEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::cr2::EXTEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr2/enum.EXTSEL_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr2::EXTSEL_A\">EXTSEL_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr2/enum.EXTSEL_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr2::EXTSEL_A\">EXTSEL_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::cr2::EXTSEL_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr2/enum.JSWSTART_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr2::JSWSTART_A\">JSWSTART_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr2/enum.JSWSTART_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr2::JSWSTART_A\">JSWSTART_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::cr2::JSWSTART_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr2/enum.JEXTEN_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr2::JEXTEN_A\">JEXTEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr2/enum.JEXTEN_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr2::JEXTEN_A\">JEXTEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::cr2::JEXTEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr2/enum.JEXTSEL_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr2::JEXTSEL_A\">JEXTSEL_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr2/enum.JEXTSEL_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr2::JEXTSEL_A\">JEXTSEL_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::cr2::JEXTSEL_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr2/enum.ALIGN_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr2::ALIGN_A\">ALIGN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr2/enum.ALIGN_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr2::ALIGN_A\">ALIGN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::cr2::ALIGN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr2/enum.EOCS_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr2::EOCS_A\">EOCS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr2/enum.EOCS_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr2::EOCS_A\">EOCS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::cr2::EOCS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr2/enum.DDS_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr2::DDS_A\">DDS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr2/enum.DDS_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr2::DDS_A\">DDS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::cr2::DDS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr2/enum.DMA_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr2::DMA_A\">DMA_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr2/enum.DMA_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr2::DMA_A\">DMA_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::cr2::DMA_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr2/enum.CONT_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr2::CONT_A\">CONT_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr2/enum.CONT_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr2::CONT_A\">CONT_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::cr2::CONT_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr2/enum.ADON_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr2::ADON_A\">ADON_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/cr2/enum.ADON_A.html\" title=\"enum stm32f4::stm32f411::adc1::cr2::ADON_A\">ADON_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::cr2::ADON_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/smpr1/enum.SMP18_A.html\" title=\"enum stm32f4::stm32f411::adc1::smpr1::SMP18_A\">SMP18_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/smpr1/enum.SMP18_A.html\" title=\"enum stm32f4::stm32f411::adc1::smpr1::SMP18_A\">SMP18_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::smpr1::SMP18_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/adc1/smpr2/enum.SMP9_A.html\" title=\"enum stm32f4::stm32f411::adc1::smpr2::SMP9_A\">SMP9_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/adc1/smpr2/enum.SMP9_A.html\" title=\"enum stm32f4::stm32f411::adc1::smpr2::SMP9_A\">SMP9_A</a>","synthetic":false,"types":["stm32f4::stm32f411::adc1::smpr2::SMP9_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/crc/cr/enum.RESET_AW.html\" title=\"enum stm32f4::stm32f411::crc::cr::RESET_AW\">RESET_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/crc/cr/enum.RESET_AW.html\" title=\"enum stm32f4::stm32f411::crc::cr::RESET_AW\">RESET_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::crc::cr::RESET_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/exti/imr/enum.MR0_A.html\" title=\"enum stm32f4::stm32f411::exti::imr::MR0_A\">MR0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/exti/imr/enum.MR0_A.html\" title=\"enum stm32f4::stm32f411::exti::imr::MR0_A\">MR0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::exti::imr::MR0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/exti/emr/enum.MR0_A.html\" title=\"enum stm32f4::stm32f411::exti::emr::MR0_A\">MR0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/exti/emr/enum.MR0_A.html\" title=\"enum stm32f4::stm32f411::exti::emr::MR0_A\">MR0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::exti::emr::MR0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/exti/rtsr/enum.TR0_A.html\" title=\"enum stm32f4::stm32f411::exti::rtsr::TR0_A\">TR0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/exti/rtsr/enum.TR0_A.html\" title=\"enum stm32f4::stm32f411::exti::rtsr::TR0_A\">TR0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::exti::rtsr::TR0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/exti/ftsr/enum.TR0_A.html\" title=\"enum stm32f4::stm32f411::exti::ftsr::TR0_A\">TR0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/exti/ftsr/enum.TR0_A.html\" title=\"enum stm32f4::stm32f411::exti::ftsr::TR0_A\">TR0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::exti::ftsr::TR0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/exti/swier/enum.SWIER0_A.html\" title=\"enum stm32f4::stm32f411::exti::swier::SWIER0_A\">SWIER0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/exti/swier/enum.SWIER0_A.html\" title=\"enum stm32f4::stm32f411::exti::swier::SWIER0_A\">SWIER0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::exti::swier::SWIER0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/exti/pr/enum.PR0_A.html\" title=\"enum stm32f4::stm32f411::exti::pr::PR0_A\">PR0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/exti/pr/enum.PR0_A.html\" title=\"enum stm32f4::stm32f411::exti::pr::PR0_A\">PR0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::exti::pr::PR0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/exti/pr/enum.PR0_AW.html\" title=\"enum stm32f4::stm32f411::exti::pr::PR0_AW\">PR0_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/exti/pr/enum.PR0_AW.html\" title=\"enum stm32f4::stm32f411::exti::pr::PR0_AW\">PR0_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::exti::pr::PR0_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/flash/acr/enum.LATENCY_A.html\" title=\"enum stm32f4::stm32f411::flash::acr::LATENCY_A\">LATENCY_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/flash/acr/enum.LATENCY_A.html\" title=\"enum stm32f4::stm32f411::flash::acr::LATENCY_A\">LATENCY_A</a>","synthetic":false,"types":["stm32f4::stm32f411::flash::acr::LATENCY_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/flash/acr/enum.PRFTEN_A.html\" title=\"enum stm32f4::stm32f411::flash::acr::PRFTEN_A\">PRFTEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/flash/acr/enum.PRFTEN_A.html\" title=\"enum stm32f4::stm32f411::flash::acr::PRFTEN_A\">PRFTEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::flash::acr::PRFTEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/flash/acr/enum.ICEN_A.html\" title=\"enum stm32f4::stm32f411::flash::acr::ICEN_A\">ICEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/flash/acr/enum.ICEN_A.html\" title=\"enum stm32f4::stm32f411::flash::acr::ICEN_A\">ICEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::flash::acr::ICEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/flash/acr/enum.DCEN_A.html\" title=\"enum stm32f4::stm32f411::flash::acr::DCEN_A\">DCEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/flash/acr/enum.DCEN_A.html\" title=\"enum stm32f4::stm32f411::flash::acr::DCEN_A\">DCEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::flash::acr::DCEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/flash/acr/enum.ICRST_AW.html\" title=\"enum stm32f4::stm32f411::flash::acr::ICRST_AW\">ICRST_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/flash/acr/enum.ICRST_AW.html\" title=\"enum stm32f4::stm32f411::flash::acr::ICRST_AW\">ICRST_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::flash::acr::ICRST_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/flash/acr/enum.DCRST_A.html\" title=\"enum stm32f4::stm32f411::flash::acr::DCRST_A\">DCRST_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/flash/acr/enum.DCRST_A.html\" title=\"enum stm32f4::stm32f411::flash::acr::DCRST_A\">DCRST_A</a>","synthetic":false,"types":["stm32f4::stm32f411::flash::acr::DCRST_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/flash/cr/enum.PG_A.html\" title=\"enum stm32f4::stm32f411::flash::cr::PG_A\">PG_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/flash/cr/enum.PG_A.html\" title=\"enum stm32f4::stm32f411::flash::cr::PG_A\">PG_A</a>","synthetic":false,"types":["stm32f4::stm32f411::flash::cr::PG_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/flash/cr/enum.SER_A.html\" title=\"enum stm32f4::stm32f411::flash::cr::SER_A\">SER_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/flash/cr/enum.SER_A.html\" title=\"enum stm32f4::stm32f411::flash::cr::SER_A\">SER_A</a>","synthetic":false,"types":["stm32f4::stm32f411::flash::cr::SER_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/flash/cr/enum.MER_A.html\" title=\"enum stm32f4::stm32f411::flash::cr::MER_A\">MER_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/flash/cr/enum.MER_A.html\" title=\"enum stm32f4::stm32f411::flash::cr::MER_A\">MER_A</a>","synthetic":false,"types":["stm32f4::stm32f411::flash::cr::MER_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/flash/cr/enum.PSIZE_A.html\" title=\"enum stm32f4::stm32f411::flash::cr::PSIZE_A\">PSIZE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/flash/cr/enum.PSIZE_A.html\" title=\"enum stm32f4::stm32f411::flash::cr::PSIZE_A\">PSIZE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::flash::cr::PSIZE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/flash/cr/enum.STRT_A.html\" title=\"enum stm32f4::stm32f411::flash::cr::STRT_A\">STRT_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/flash/cr/enum.STRT_A.html\" title=\"enum stm32f4::stm32f411::flash::cr::STRT_A\">STRT_A</a>","synthetic":false,"types":["stm32f4::stm32f411::flash::cr::STRT_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/flash/cr/enum.EOPIE_A.html\" title=\"enum stm32f4::stm32f411::flash::cr::EOPIE_A\">EOPIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/flash/cr/enum.EOPIE_A.html\" title=\"enum stm32f4::stm32f411::flash::cr::EOPIE_A\">EOPIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::flash::cr::EOPIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/flash/cr/enum.ERRIE_A.html\" title=\"enum stm32f4::stm32f411::flash::cr::ERRIE_A\">ERRIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/flash/cr/enum.ERRIE_A.html\" title=\"enum stm32f4::stm32f411::flash::cr::ERRIE_A\">ERRIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::flash::cr::ERRIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/flash/cr/enum.LOCK_A.html\" title=\"enum stm32f4::stm32f411::flash::cr::LOCK_A\">LOCK_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/flash/cr/enum.LOCK_A.html\" title=\"enum stm32f4::stm32f411::flash::cr::LOCK_A\">LOCK_A</a>","synthetic":false,"types":["stm32f4::stm32f411::flash::cr::LOCK_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/iwdg/kr/enum.KEY_AW.html\" title=\"enum stm32f4::stm32f411::iwdg::kr::KEY_AW\">KEY_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/iwdg/kr/enum.KEY_AW.html\" title=\"enum stm32f4::stm32f411::iwdg::kr::KEY_AW\">KEY_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::iwdg::kr::KEY_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/iwdg/pr/enum.PR_A.html\" title=\"enum stm32f4::stm32f411::iwdg::pr::PR_A\">PR_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/iwdg/pr/enum.PR_A.html\" title=\"enum stm32f4::stm32f411::iwdg::pr::PR_A\">PR_A</a>","synthetic":false,"types":["stm32f4::stm32f411::iwdg::pr::PR_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cr/enum.CSSON_A.html\" title=\"enum stm32f4::stm32f411::rcc::cr::CSSON_A\">CSSON_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cr/enum.CSSON_A.html\" title=\"enum stm32f4::stm32f411::rcc::cr::CSSON_A\">CSSON_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::cr::CSSON_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cr/enum.HSEBYP_A.html\" title=\"enum stm32f4::stm32f411::rcc::cr::HSEBYP_A\">HSEBYP_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cr/enum.HSEBYP_A.html\" title=\"enum stm32f4::stm32f411::rcc::cr::HSEBYP_A\">HSEBYP_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::cr::HSEBYP_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cr/enum.HSIRDY_A.html\" title=\"enum stm32f4::stm32f411::rcc::cr::HSIRDY_A\">HSIRDY_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cr/enum.HSIRDY_A.html\" title=\"enum stm32f4::stm32f411::rcc::cr::HSIRDY_A\">HSIRDY_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::cr::HSIRDY_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cr/enum.HSION_A.html\" title=\"enum stm32f4::stm32f411::rcc::cr::HSION_A\">HSION_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cr/enum.HSION_A.html\" title=\"enum stm32f4::stm32f411::rcc::cr::HSION_A\">HSION_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::cr::HSION_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/pllcfgr/enum.PLLSRC_A.html\" title=\"enum stm32f4::stm32f411::rcc::pllcfgr::PLLSRC_A\">PLLSRC_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/pllcfgr/enum.PLLSRC_A.html\" title=\"enum stm32f4::stm32f411::rcc::pllcfgr::PLLSRC_A\">PLLSRC_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::pllcfgr::PLLSRC_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/pllcfgr/enum.PLLP_A.html\" title=\"enum stm32f4::stm32f411::rcc::pllcfgr::PLLP_A\">PLLP_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/pllcfgr/enum.PLLP_A.html\" title=\"enum stm32f4::stm32f411::rcc::pllcfgr::PLLP_A\">PLLP_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::pllcfgr::PLLP_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cfgr/enum.MCO2_A.html\" title=\"enum stm32f4::stm32f411::rcc::cfgr::MCO2_A\">MCO2_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cfgr/enum.MCO2_A.html\" title=\"enum stm32f4::stm32f411::rcc::cfgr::MCO2_A\">MCO2_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::cfgr::MCO2_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cfgr/enum.MCO1PRE_A.html\" title=\"enum stm32f4::stm32f411::rcc::cfgr::MCO1PRE_A\">MCO1PRE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cfgr/enum.MCO1PRE_A.html\" title=\"enum stm32f4::stm32f411::rcc::cfgr::MCO1PRE_A\">MCO1PRE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::cfgr::MCO1PRE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cfgr/enum.I2SSRC_A.html\" title=\"enum stm32f4::stm32f411::rcc::cfgr::I2SSRC_A\">I2SSRC_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cfgr/enum.I2SSRC_A.html\" title=\"enum stm32f4::stm32f411::rcc::cfgr::I2SSRC_A\">I2SSRC_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::cfgr::I2SSRC_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cfgr/enum.MCO1_A.html\" title=\"enum stm32f4::stm32f411::rcc::cfgr::MCO1_A\">MCO1_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cfgr/enum.MCO1_A.html\" title=\"enum stm32f4::stm32f411::rcc::cfgr::MCO1_A\">MCO1_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::cfgr::MCO1_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cfgr/enum.PPRE1_A.html\" title=\"enum stm32f4::stm32f411::rcc::cfgr::PPRE1_A\">PPRE1_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cfgr/enum.PPRE1_A.html\" title=\"enum stm32f4::stm32f411::rcc::cfgr::PPRE1_A\">PPRE1_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::cfgr::PPRE1_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cfgr/enum.HPRE_A.html\" title=\"enum stm32f4::stm32f411::rcc::cfgr::HPRE_A\">HPRE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cfgr/enum.HPRE_A.html\" title=\"enum stm32f4::stm32f411::rcc::cfgr::HPRE_A\">HPRE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::cfgr::HPRE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cfgr/enum.SW_A.html\" title=\"enum stm32f4::stm32f411::rcc::cfgr::SW_A\">SW_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cfgr/enum.SW_A.html\" title=\"enum stm32f4::stm32f411::rcc::cfgr::SW_A\">SW_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::cfgr::SW_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cfgr/enum.SWS_A.html\" title=\"enum stm32f4::stm32f411::rcc::cfgr::SWS_A\">SWS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cfgr/enum.SWS_A.html\" title=\"enum stm32f4::stm32f411::rcc::cfgr::SWS_A\">SWS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::cfgr::SWS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cir/enum.CSSC_AW.html\" title=\"enum stm32f4::stm32f411::rcc::cir::CSSC_AW\">CSSC_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cir/enum.CSSC_AW.html\" title=\"enum stm32f4::stm32f411::rcc::cir::CSSC_AW\">CSSC_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::cir::CSSC_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cir/enum.LSIRDYC_AW.html\" title=\"enum stm32f4::stm32f411::rcc::cir::LSIRDYC_AW\">LSIRDYC_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cir/enum.LSIRDYC_AW.html\" title=\"enum stm32f4::stm32f411::rcc::cir::LSIRDYC_AW\">LSIRDYC_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::cir::LSIRDYC_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cir/enum.LSIRDYIE_A.html\" title=\"enum stm32f4::stm32f411::rcc::cir::LSIRDYIE_A\">LSIRDYIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cir/enum.LSIRDYIE_A.html\" title=\"enum stm32f4::stm32f411::rcc::cir::LSIRDYIE_A\">LSIRDYIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::cir::LSIRDYIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cir/enum.CSSF_A.html\" title=\"enum stm32f4::stm32f411::rcc::cir::CSSF_A\">CSSF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cir/enum.CSSF_A.html\" title=\"enum stm32f4::stm32f411::rcc::cir::CSSF_A\">CSSF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::cir::CSSF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cir/enum.LSIRDYF_A.html\" title=\"enum stm32f4::stm32f411::rcc::cir::LSIRDYF_A\">LSIRDYF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/cir/enum.LSIRDYF_A.html\" title=\"enum stm32f4::stm32f411::rcc::cir::LSIRDYF_A\">LSIRDYF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::cir::LSIRDYF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/ahb1rstr/enum.GPIOARST_A.html\" title=\"enum stm32f4::stm32f411::rcc::ahb1rstr::GPIOARST_A\">GPIOARST_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/ahb1rstr/enum.GPIOARST_A.html\" title=\"enum stm32f4::stm32f411::rcc::ahb1rstr::GPIOARST_A\">GPIOARST_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::ahb1rstr::GPIOARST_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/ahb2rstr/enum.OTGFSRST_A.html\" title=\"enum stm32f4::stm32f411::rcc::ahb2rstr::OTGFSRST_A\">OTGFSRST_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/ahb2rstr/enum.OTGFSRST_A.html\" title=\"enum stm32f4::stm32f411::rcc::ahb2rstr::OTGFSRST_A\">OTGFSRST_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::ahb2rstr::OTGFSRST_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/apb1rstr/enum.TIM2RST_A.html\" title=\"enum stm32f4::stm32f411::rcc::apb1rstr::TIM2RST_A\">TIM2RST_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/apb1rstr/enum.TIM2RST_A.html\" title=\"enum stm32f4::stm32f411::rcc::apb1rstr::TIM2RST_A\">TIM2RST_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::apb1rstr::TIM2RST_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/apb2rstr/enum.TIM1RST_A.html\" title=\"enum stm32f4::stm32f411::rcc::apb2rstr::TIM1RST_A\">TIM1RST_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/apb2rstr/enum.TIM1RST_A.html\" title=\"enum stm32f4::stm32f411::rcc::apb2rstr::TIM1RST_A\">TIM1RST_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::apb2rstr::TIM1RST_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/ahb1enr/enum.GPIOAEN_A.html\" title=\"enum stm32f4::stm32f411::rcc::ahb1enr::GPIOAEN_A\">GPIOAEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/ahb1enr/enum.GPIOAEN_A.html\" title=\"enum stm32f4::stm32f411::rcc::ahb1enr::GPIOAEN_A\">GPIOAEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::ahb1enr::GPIOAEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/ahb2enr/enum.OTGFSEN_A.html\" title=\"enum stm32f4::stm32f411::rcc::ahb2enr::OTGFSEN_A\">OTGFSEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/ahb2enr/enum.OTGFSEN_A.html\" title=\"enum stm32f4::stm32f411::rcc::ahb2enr::OTGFSEN_A\">OTGFSEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::ahb2enr::OTGFSEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/apb1enr/enum.TIM2EN_A.html\" title=\"enum stm32f4::stm32f411::rcc::apb1enr::TIM2EN_A\">TIM2EN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/apb1enr/enum.TIM2EN_A.html\" title=\"enum stm32f4::stm32f411::rcc::apb1enr::TIM2EN_A\">TIM2EN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::apb1enr::TIM2EN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/apb2enr/enum.TIM1EN_A.html\" title=\"enum stm32f4::stm32f411::rcc::apb2enr::TIM1EN_A\">TIM1EN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/apb2enr/enum.TIM1EN_A.html\" title=\"enum stm32f4::stm32f411::rcc::apb2enr::TIM1EN_A\">TIM1EN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::apb2enr::TIM1EN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/ahb1lpenr/enum.GPIOALPEN_A.html\" title=\"enum stm32f4::stm32f411::rcc::ahb1lpenr::GPIOALPEN_A\">GPIOALPEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/ahb1lpenr/enum.GPIOALPEN_A.html\" title=\"enum stm32f4::stm32f411::rcc::ahb1lpenr::GPIOALPEN_A\">GPIOALPEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::ahb1lpenr::GPIOALPEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/ahb2lpenr/enum.OTGFSLPEN_A.html\" title=\"enum stm32f4::stm32f411::rcc::ahb2lpenr::OTGFSLPEN_A\">OTGFSLPEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/ahb2lpenr/enum.OTGFSLPEN_A.html\" title=\"enum stm32f4::stm32f411::rcc::ahb2lpenr::OTGFSLPEN_A\">OTGFSLPEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::ahb2lpenr::OTGFSLPEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/apb1lpenr/enum.TIM2LPEN_A.html\" title=\"enum stm32f4::stm32f411::rcc::apb1lpenr::TIM2LPEN_A\">TIM2LPEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/apb1lpenr/enum.TIM2LPEN_A.html\" title=\"enum stm32f4::stm32f411::rcc::apb1lpenr::TIM2LPEN_A\">TIM2LPEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::apb1lpenr::TIM2LPEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/apb2lpenr/enum.TIM1LPEN_A.html\" title=\"enum stm32f4::stm32f411::rcc::apb2lpenr::TIM1LPEN_A\">TIM1LPEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/apb2lpenr/enum.TIM1LPEN_A.html\" title=\"enum stm32f4::stm32f411::rcc::apb2lpenr::TIM1LPEN_A\">TIM1LPEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::apb2lpenr::TIM1LPEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/bdcr/enum.BDRST_A.html\" title=\"enum stm32f4::stm32f411::rcc::bdcr::BDRST_A\">BDRST_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/bdcr/enum.BDRST_A.html\" title=\"enum stm32f4::stm32f411::rcc::bdcr::BDRST_A\">BDRST_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::bdcr::BDRST_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/bdcr/enum.RTCEN_A.html\" title=\"enum stm32f4::stm32f411::rcc::bdcr::RTCEN_A\">RTCEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/bdcr/enum.RTCEN_A.html\" title=\"enum stm32f4::stm32f411::rcc::bdcr::RTCEN_A\">RTCEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::bdcr::RTCEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/bdcr/enum.LSEBYP_A.html\" title=\"enum stm32f4::stm32f411::rcc::bdcr::LSEBYP_A\">LSEBYP_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/bdcr/enum.LSEBYP_A.html\" title=\"enum stm32f4::stm32f411::rcc::bdcr::LSEBYP_A\">LSEBYP_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::bdcr::LSEBYP_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/bdcr/enum.LSERDY_A.html\" title=\"enum stm32f4::stm32f411::rcc::bdcr::LSERDY_A\">LSERDY_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/bdcr/enum.LSERDY_A.html\" title=\"enum stm32f4::stm32f411::rcc::bdcr::LSERDY_A\">LSERDY_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::bdcr::LSERDY_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/bdcr/enum.LSEON_A.html\" title=\"enum stm32f4::stm32f411::rcc::bdcr::LSEON_A\">LSEON_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/bdcr/enum.LSEON_A.html\" title=\"enum stm32f4::stm32f411::rcc::bdcr::LSEON_A\">LSEON_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::bdcr::LSEON_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/bdcr/enum.RTCSEL_A.html\" title=\"enum stm32f4::stm32f411::rcc::bdcr::RTCSEL_A\">RTCSEL_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/bdcr/enum.RTCSEL_A.html\" title=\"enum stm32f4::stm32f411::rcc::bdcr::RTCSEL_A\">RTCSEL_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::bdcr::RTCSEL_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/csr/enum.BORRSTF_A.html\" title=\"enum stm32f4::stm32f411::rcc::csr::BORRSTF_A\">BORRSTF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/csr/enum.BORRSTF_A.html\" title=\"enum stm32f4::stm32f411::rcc::csr::BORRSTF_A\">BORRSTF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::csr::BORRSTF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/csr/enum.RMVF_A.html\" title=\"enum stm32f4::stm32f411::rcc::csr::RMVF_A\">RMVF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/csr/enum.RMVF_A.html\" title=\"enum stm32f4::stm32f411::rcc::csr::RMVF_A\">RMVF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::csr::RMVF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/csr/enum.LSIRDY_A.html\" title=\"enum stm32f4::stm32f411::rcc::csr::LSIRDY_A\">LSIRDY_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/csr/enum.LSIRDY_A.html\" title=\"enum stm32f4::stm32f411::rcc::csr::LSIRDY_A\">LSIRDY_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::csr::LSIRDY_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/csr/enum.LSION_A.html\" title=\"enum stm32f4::stm32f411::rcc::csr::LSION_A\">LSION_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/csr/enum.LSION_A.html\" title=\"enum stm32f4::stm32f411::rcc::csr::LSION_A\">LSION_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::csr::LSION_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/sscgr/enum.SSCGEN_A.html\" title=\"enum stm32f4::stm32f411::rcc::sscgr::SSCGEN_A\">SSCGEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/sscgr/enum.SSCGEN_A.html\" title=\"enum stm32f4::stm32f411::rcc::sscgr::SSCGEN_A\">SSCGEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::sscgr::SSCGEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/sscgr/enum.SPREADSEL_A.html\" title=\"enum stm32f4::stm32f411::rcc::sscgr::SPREADSEL_A\">SPREADSEL_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/sscgr/enum.SPREADSEL_A.html\" title=\"enum stm32f4::stm32f411::rcc::sscgr::SPREADSEL_A\">SPREADSEL_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::sscgr::SPREADSEL_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rcc/dckcfgr/enum.TIMPRE_A.html\" title=\"enum stm32f4::stm32f411::rcc::dckcfgr::TIMPRE_A\">TIMPRE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rcc/dckcfgr/enum.TIMPRE_A.html\" title=\"enum stm32f4::stm32f411::rcc::dckcfgr::TIMPRE_A\">TIMPRE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rcc::dckcfgr::TIMPRE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/tr/enum.PM_A.html\" title=\"enum stm32f4::stm32f411::rtc::tr::PM_A\">PM_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/tr/enum.PM_A.html\" title=\"enum stm32f4::stm32f411::rtc::tr::PM_A\">PM_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::tr::PM_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.COE_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::COE_A\">COE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.COE_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::COE_A\">COE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::cr::COE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.OSEL_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::OSEL_A\">OSEL_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.OSEL_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::OSEL_A\">OSEL_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::cr::OSEL_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.POL_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::POL_A\">POL_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.POL_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::POL_A\">POL_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::cr::POL_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.COSEL_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::COSEL_A\">COSEL_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.COSEL_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::COSEL_A\">COSEL_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::cr::COSEL_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.BKP_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::BKP_A\">BKP_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.BKP_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::BKP_A\">BKP_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::cr::BKP_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.SUB1H_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::SUB1H_A\">SUB1H_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.SUB1H_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::SUB1H_A\">SUB1H_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::cr::SUB1H_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.ADD1H_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::ADD1H_A\">ADD1H_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.ADD1H_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::ADD1H_A\">ADD1H_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::cr::ADD1H_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.TSIE_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::TSIE_A\">TSIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.TSIE_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::TSIE_A\">TSIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::cr::TSIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.WUTIE_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::WUTIE_A\">WUTIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.WUTIE_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::WUTIE_A\">WUTIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::cr::WUTIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.ALRBIE_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::ALRBIE_A\">ALRBIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.ALRBIE_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::ALRBIE_A\">ALRBIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::cr::ALRBIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.ALRAIE_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::ALRAIE_A\">ALRAIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.ALRAIE_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::ALRAIE_A\">ALRAIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::cr::ALRAIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.TSE_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::TSE_A\">TSE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.TSE_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::TSE_A\">TSE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::cr::TSE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.WUTE_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::WUTE_A\">WUTE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.WUTE_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::WUTE_A\">WUTE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::cr::WUTE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.ALRBE_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::ALRBE_A\">ALRBE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.ALRBE_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::ALRBE_A\">ALRBE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::cr::ALRBE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.ALRAE_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::ALRAE_A\">ALRAE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.ALRAE_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::ALRAE_A\">ALRAE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::cr::ALRAE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.FMT_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::FMT_A\">FMT_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.FMT_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::FMT_A\">FMT_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::cr::FMT_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.BYPSHAD_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::BYPSHAD_A\">BYPSHAD_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.BYPSHAD_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::BYPSHAD_A\">BYPSHAD_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::cr::BYPSHAD_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.REFCKON_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::REFCKON_A\">REFCKON_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.REFCKON_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::REFCKON_A\">REFCKON_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::cr::REFCKON_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.TSEDGE_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::TSEDGE_A\">TSEDGE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.TSEDGE_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::TSEDGE_A\">TSEDGE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::cr::TSEDGE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.WUCKSEL_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::WUCKSEL_A\">WUCKSEL_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/cr/enum.WUCKSEL_A.html\" title=\"enum stm32f4::stm32f411::rtc::cr::WUCKSEL_A\">WUCKSEL_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::cr::WUCKSEL_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.ALRAWF_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::ALRAWF_A\">ALRAWF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.ALRAWF_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::ALRAWF_A\">ALRAWF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::isr::ALRAWF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.WUTWF_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::WUTWF_A\">WUTWF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.WUTWF_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::WUTWF_A\">WUTWF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::isr::WUTWF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.SHPF_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::SHPF_A\">SHPF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.SHPF_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::SHPF_A\">SHPF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::isr::SHPF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.INITS_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::INITS_A\">INITS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.INITS_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::INITS_A\">INITS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::isr::INITS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.RSF_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::RSF_A\">RSF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.RSF_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::RSF_A\">RSF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::isr::RSF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.RSF_AW.html\" title=\"enum stm32f4::stm32f411::rtc::isr::RSF_AW\">RSF_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.RSF_AW.html\" title=\"enum stm32f4::stm32f411::rtc::isr::RSF_AW\">RSF_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::isr::RSF_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.INITF_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::INITF_A\">INITF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.INITF_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::INITF_A\">INITF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::isr::INITF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.INIT_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::INIT_A\">INIT_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.INIT_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::INIT_A\">INIT_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::isr::INIT_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.ALRAF_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::ALRAF_A\">ALRAF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.ALRAF_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::ALRAF_A\">ALRAF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::isr::ALRAF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.ALRAF_AW.html\" title=\"enum stm32f4::stm32f411::rtc::isr::ALRAF_AW\">ALRAF_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.ALRAF_AW.html\" title=\"enum stm32f4::stm32f411::rtc::isr::ALRAF_AW\">ALRAF_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::isr::ALRAF_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.ALRBF_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::ALRBF_A\">ALRBF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.ALRBF_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::ALRBF_A\">ALRBF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::isr::ALRBF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.ALRBF_AW.html\" title=\"enum stm32f4::stm32f411::rtc::isr::ALRBF_AW\">ALRBF_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.ALRBF_AW.html\" title=\"enum stm32f4::stm32f411::rtc::isr::ALRBF_AW\">ALRBF_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::isr::ALRBF_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.WUTF_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::WUTF_A\">WUTF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.WUTF_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::WUTF_A\">WUTF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::isr::WUTF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.WUTF_AW.html\" title=\"enum stm32f4::stm32f411::rtc::isr::WUTF_AW\">WUTF_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.WUTF_AW.html\" title=\"enum stm32f4::stm32f411::rtc::isr::WUTF_AW\">WUTF_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::isr::WUTF_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.TSF_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::TSF_A\">TSF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.TSF_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::TSF_A\">TSF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::isr::TSF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.TSF_AW.html\" title=\"enum stm32f4::stm32f411::rtc::isr::TSF_AW\">TSF_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.TSF_AW.html\" title=\"enum stm32f4::stm32f411::rtc::isr::TSF_AW\">TSF_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::isr::TSF_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.TSOVF_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::TSOVF_A\">TSOVF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.TSOVF_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::TSOVF_A\">TSOVF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::isr::TSOVF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.TSOVF_AW.html\" title=\"enum stm32f4::stm32f411::rtc::isr::TSOVF_AW\">TSOVF_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.TSOVF_AW.html\" title=\"enum stm32f4::stm32f411::rtc::isr::TSOVF_AW\">TSOVF_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::isr::TSOVF_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.TAMP1F_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::TAMP1F_A\">TAMP1F_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.TAMP1F_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::TAMP1F_A\">TAMP1F_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::isr::TAMP1F_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.TAMP1F_AW.html\" title=\"enum stm32f4::stm32f411::rtc::isr::TAMP1F_AW\">TAMP1F_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.TAMP1F_AW.html\" title=\"enum stm32f4::stm32f411::rtc::isr::TAMP1F_AW\">TAMP1F_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::isr::TAMP1F_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.RECALPF_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::RECALPF_A\">RECALPF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/isr/enum.RECALPF_A.html\" title=\"enum stm32f4::stm32f411::rtc::isr::RECALPF_A\">RECALPF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::isr::RECALPF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/alrmar/enum.WDSEL_A.html\" title=\"enum stm32f4::stm32f411::rtc::alrmar::WDSEL_A\">WDSEL_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/alrmar/enum.WDSEL_A.html\" title=\"enum stm32f4::stm32f411::rtc::alrmar::WDSEL_A\">WDSEL_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::alrmar::WDSEL_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/alrmar/enum.PM_A.html\" title=\"enum stm32f4::stm32f411::rtc::alrmar::PM_A\">PM_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/alrmar/enum.PM_A.html\" title=\"enum stm32f4::stm32f411::rtc::alrmar::PM_A\">PM_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::alrmar::PM_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/alrmar/enum.MSK1_A.html\" title=\"enum stm32f4::stm32f411::rtc::alrmar::MSK1_A\">MSK1_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/alrmar/enum.MSK1_A.html\" title=\"enum stm32f4::stm32f411::rtc::alrmar::MSK1_A\">MSK1_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::alrmar::MSK1_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/alrmbr/enum.WDSEL_A.html\" title=\"enum stm32f4::stm32f411::rtc::alrmbr::WDSEL_A\">WDSEL_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/alrmbr/enum.WDSEL_A.html\" title=\"enum stm32f4::stm32f411::rtc::alrmbr::WDSEL_A\">WDSEL_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::alrmbr::WDSEL_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/alrmbr/enum.PM_A.html\" title=\"enum stm32f4::stm32f411::rtc::alrmbr::PM_A\">PM_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/alrmbr/enum.PM_A.html\" title=\"enum stm32f4::stm32f411::rtc::alrmbr::PM_A\">PM_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::alrmbr::PM_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/alrmbr/enum.MSK1_A.html\" title=\"enum stm32f4::stm32f411::rtc::alrmbr::MSK1_A\">MSK1_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/alrmbr/enum.MSK1_A.html\" title=\"enum stm32f4::stm32f411::rtc::alrmbr::MSK1_A\">MSK1_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::alrmbr::MSK1_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/shiftr/enum.ADD1S_AW.html\" title=\"enum stm32f4::stm32f411::rtc::shiftr::ADD1S_AW\">ADD1S_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/shiftr/enum.ADD1S_AW.html\" title=\"enum stm32f4::stm32f411::rtc::shiftr::ADD1S_AW\">ADD1S_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::shiftr::ADD1S_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/calr/enum.CALP_A.html\" title=\"enum stm32f4::stm32f411::rtc::calr::CALP_A\">CALP_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/calr/enum.CALP_A.html\" title=\"enum stm32f4::stm32f411::rtc::calr::CALP_A\">CALP_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::calr::CALP_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/calr/enum.CALW8_A.html\" title=\"enum stm32f4::stm32f411::rtc::calr::CALW8_A\">CALW8_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/calr/enum.CALW8_A.html\" title=\"enum stm32f4::stm32f411::rtc::calr::CALW8_A\">CALW8_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::calr::CALW8_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/rtc/calr/enum.CALW16_A.html\" title=\"enum stm32f4::stm32f411::rtc::calr::CALW16_A\">CALW16_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/rtc/calr/enum.CALW16_A.html\" title=\"enum stm32f4::stm32f411::rtc::calr::CALW16_A\">CALW16_A</a>","synthetic":false,"types":["stm32f4::stm32f411::rtc::calr::CALW16_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/power/enum.PWRCTRL_A.html\" title=\"enum stm32f4::stm32f411::sdio::power::PWRCTRL_A\">PWRCTRL_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/power/enum.PWRCTRL_A.html\" title=\"enum stm32f4::stm32f411::sdio::power::PWRCTRL_A\">PWRCTRL_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::power::PWRCTRL_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/clkcr/enum.HWFC_EN_A.html\" title=\"enum stm32f4::stm32f411::sdio::clkcr::HWFC_EN_A\">HWFC_EN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/clkcr/enum.HWFC_EN_A.html\" title=\"enum stm32f4::stm32f411::sdio::clkcr::HWFC_EN_A\">HWFC_EN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::clkcr::HWFC_EN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/clkcr/enum.NEGEDGE_A.html\" title=\"enum stm32f4::stm32f411::sdio::clkcr::NEGEDGE_A\">NEGEDGE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/clkcr/enum.NEGEDGE_A.html\" title=\"enum stm32f4::stm32f411::sdio::clkcr::NEGEDGE_A\">NEGEDGE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::clkcr::NEGEDGE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/clkcr/enum.WIDBUS_A.html\" title=\"enum stm32f4::stm32f411::sdio::clkcr::WIDBUS_A\">WIDBUS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/clkcr/enum.WIDBUS_A.html\" title=\"enum stm32f4::stm32f411::sdio::clkcr::WIDBUS_A\">WIDBUS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::clkcr::WIDBUS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/clkcr/enum.BYPASS_A.html\" title=\"enum stm32f4::stm32f411::sdio::clkcr::BYPASS_A\">BYPASS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/clkcr/enum.BYPASS_A.html\" title=\"enum stm32f4::stm32f411::sdio::clkcr::BYPASS_A\">BYPASS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::clkcr::BYPASS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/clkcr/enum.PWRSAV_A.html\" title=\"enum stm32f4::stm32f411::sdio::clkcr::PWRSAV_A\">PWRSAV_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/clkcr/enum.PWRSAV_A.html\" title=\"enum stm32f4::stm32f411::sdio::clkcr::PWRSAV_A\">PWRSAV_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::clkcr::PWRSAV_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/clkcr/enum.CLKEN_A.html\" title=\"enum stm32f4::stm32f411::sdio::clkcr::CLKEN_A\">CLKEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/clkcr/enum.CLKEN_A.html\" title=\"enum stm32f4::stm32f411::sdio::clkcr::CLKEN_A\">CLKEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::clkcr::CLKEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/cmd/enum.CE_ATACMD_A.html\" title=\"enum stm32f4::stm32f411::sdio::cmd::CE_ATACMD_A\">CE_ATACMD_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/cmd/enum.CE_ATACMD_A.html\" title=\"enum stm32f4::stm32f411::sdio::cmd::CE_ATACMD_A\">CE_ATACMD_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::cmd::CE_ATACMD_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/cmd/enum.NIEN_A.html\" title=\"enum stm32f4::stm32f411::sdio::cmd::NIEN_A\">NIEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/cmd/enum.NIEN_A.html\" title=\"enum stm32f4::stm32f411::sdio::cmd::NIEN_A\">NIEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::cmd::NIEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/cmd/enum.ENCMDCOMPL_A.html\" title=\"enum stm32f4::stm32f411::sdio::cmd::ENCMDCOMPL_A\">ENCMDCOMPL_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/cmd/enum.ENCMDCOMPL_A.html\" title=\"enum stm32f4::stm32f411::sdio::cmd::ENCMDCOMPL_A\">ENCMDCOMPL_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::cmd::ENCMDCOMPL_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/cmd/enum.SDIOSUSPEND_A.html\" title=\"enum stm32f4::stm32f411::sdio::cmd::SDIOSUSPEND_A\">SDIOSUSPEND_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/cmd/enum.SDIOSUSPEND_A.html\" title=\"enum stm32f4::stm32f411::sdio::cmd::SDIOSUSPEND_A\">SDIOSUSPEND_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::cmd::SDIOSUSPEND_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/cmd/enum.CPSMEN_A.html\" title=\"enum stm32f4::stm32f411::sdio::cmd::CPSMEN_A\">CPSMEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/cmd/enum.CPSMEN_A.html\" title=\"enum stm32f4::stm32f411::sdio::cmd::CPSMEN_A\">CPSMEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::cmd::CPSMEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/cmd/enum.WAITPEND_A.html\" title=\"enum stm32f4::stm32f411::sdio::cmd::WAITPEND_A\">WAITPEND_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/cmd/enum.WAITPEND_A.html\" title=\"enum stm32f4::stm32f411::sdio::cmd::WAITPEND_A\">WAITPEND_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::cmd::WAITPEND_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/cmd/enum.WAITINT_A.html\" title=\"enum stm32f4::stm32f411::sdio::cmd::WAITINT_A\">WAITINT_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/cmd/enum.WAITINT_A.html\" title=\"enum stm32f4::stm32f411::sdio::cmd::WAITINT_A\">WAITINT_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::cmd::WAITINT_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/cmd/enum.WAITRESP_A.html\" title=\"enum stm32f4::stm32f411::sdio::cmd::WAITRESP_A\">WAITRESP_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/cmd/enum.WAITRESP_A.html\" title=\"enum stm32f4::stm32f411::sdio::cmd::WAITRESP_A\">WAITRESP_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::cmd::WAITRESP_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/dctrl/enum.SDIOEN_A.html\" title=\"enum stm32f4::stm32f411::sdio::dctrl::SDIOEN_A\">SDIOEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/dctrl/enum.SDIOEN_A.html\" title=\"enum stm32f4::stm32f411::sdio::dctrl::SDIOEN_A\">SDIOEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::dctrl::SDIOEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/dctrl/enum.RWMOD_A.html\" title=\"enum stm32f4::stm32f411::sdio::dctrl::RWMOD_A\">RWMOD_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/dctrl/enum.RWMOD_A.html\" title=\"enum stm32f4::stm32f411::sdio::dctrl::RWMOD_A\">RWMOD_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::dctrl::RWMOD_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/dctrl/enum.RWSTOP_A.html\" title=\"enum stm32f4::stm32f411::sdio::dctrl::RWSTOP_A\">RWSTOP_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/dctrl/enum.RWSTOP_A.html\" title=\"enum stm32f4::stm32f411::sdio::dctrl::RWSTOP_A\">RWSTOP_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::dctrl::RWSTOP_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/dctrl/enum.RWSTART_A.html\" title=\"enum stm32f4::stm32f411::sdio::dctrl::RWSTART_A\">RWSTART_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/dctrl/enum.RWSTART_A.html\" title=\"enum stm32f4::stm32f411::sdio::dctrl::RWSTART_A\">RWSTART_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::dctrl::RWSTART_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/dctrl/enum.DMAEN_A.html\" title=\"enum stm32f4::stm32f411::sdio::dctrl::DMAEN_A\">DMAEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/dctrl/enum.DMAEN_A.html\" title=\"enum stm32f4::stm32f411::sdio::dctrl::DMAEN_A\">DMAEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::dctrl::DMAEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/dctrl/enum.DTMODE_A.html\" title=\"enum stm32f4::stm32f411::sdio::dctrl::DTMODE_A\">DTMODE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/dctrl/enum.DTMODE_A.html\" title=\"enum stm32f4::stm32f411::sdio::dctrl::DTMODE_A\">DTMODE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::dctrl::DTMODE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/dctrl/enum.DTDIR_A.html\" title=\"enum stm32f4::stm32f411::sdio::dctrl::DTDIR_A\">DTDIR_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/dctrl/enum.DTDIR_A.html\" title=\"enum stm32f4::stm32f411::sdio::dctrl::DTDIR_A\">DTDIR_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::dctrl::DTDIR_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/dctrl/enum.DTEN_A.html\" title=\"enum stm32f4::stm32f411::sdio::dctrl::DTEN_A\">DTEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/dctrl/enum.DTEN_A.html\" title=\"enum stm32f4::stm32f411::sdio::dctrl::DTEN_A\">DTEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::dctrl::DTEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.CEATAEND_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::CEATAEND_A\">CEATAEND_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.CEATAEND_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::CEATAEND_A\">CEATAEND_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::sta::CEATAEND_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.SDIOIT_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::SDIOIT_A\">SDIOIT_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.SDIOIT_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::SDIOIT_A\">SDIOIT_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::sta::SDIOIT_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.RXDAVL_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::RXDAVL_A\">RXDAVL_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.RXDAVL_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::RXDAVL_A\">RXDAVL_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::sta::RXDAVL_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.TXDAVL_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::TXDAVL_A\">TXDAVL_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.TXDAVL_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::TXDAVL_A\">TXDAVL_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::sta::TXDAVL_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.RXFIFOE_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::RXFIFOE_A\">RXFIFOE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.RXFIFOE_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::RXFIFOE_A\">RXFIFOE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::sta::RXFIFOE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.TXFIFOE_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::TXFIFOE_A\">TXFIFOE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.TXFIFOE_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::TXFIFOE_A\">TXFIFOE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::sta::TXFIFOE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.RXFIFOF_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::RXFIFOF_A\">RXFIFOF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.RXFIFOF_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::RXFIFOF_A\">RXFIFOF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::sta::RXFIFOF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.TXFIFOF_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::TXFIFOF_A\">TXFIFOF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.TXFIFOF_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::TXFIFOF_A\">TXFIFOF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::sta::TXFIFOF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.RXFIFOHF_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::RXFIFOHF_A\">RXFIFOHF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.RXFIFOHF_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::RXFIFOHF_A\">RXFIFOHF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::sta::RXFIFOHF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.TXFIFOHE_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::TXFIFOHE_A\">TXFIFOHE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.TXFIFOHE_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::TXFIFOHE_A\">TXFIFOHE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::sta::TXFIFOHE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.RXACT_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::RXACT_A\">RXACT_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.RXACT_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::RXACT_A\">RXACT_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::sta::RXACT_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.TXACT_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::TXACT_A\">TXACT_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.TXACT_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::TXACT_A\">TXACT_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::sta::TXACT_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.CMDACT_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::CMDACT_A\">CMDACT_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.CMDACT_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::CMDACT_A\">CMDACT_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::sta::CMDACT_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.DBCKEND_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::DBCKEND_A\">DBCKEND_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.DBCKEND_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::DBCKEND_A\">DBCKEND_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::sta::DBCKEND_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.STBITERR_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::STBITERR_A\">STBITERR_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.STBITERR_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::STBITERR_A\">STBITERR_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::sta::STBITERR_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.DATAEND_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::DATAEND_A\">DATAEND_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.DATAEND_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::DATAEND_A\">DATAEND_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::sta::DATAEND_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.CMDSENT_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::CMDSENT_A\">CMDSENT_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.CMDSENT_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::CMDSENT_A\">CMDSENT_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::sta::CMDSENT_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.CMDREND_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::CMDREND_A\">CMDREND_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.CMDREND_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::CMDREND_A\">CMDREND_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::sta::CMDREND_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.RXOVERR_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::RXOVERR_A\">RXOVERR_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.RXOVERR_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::RXOVERR_A\">RXOVERR_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::sta::RXOVERR_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.TXUNDERR_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::TXUNDERR_A\">TXUNDERR_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.TXUNDERR_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::TXUNDERR_A\">TXUNDERR_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::sta::TXUNDERR_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.DTIMEOUT_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::DTIMEOUT_A\">DTIMEOUT_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.DTIMEOUT_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::DTIMEOUT_A\">DTIMEOUT_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::sta::DTIMEOUT_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.CTIMEOUT_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::CTIMEOUT_A\">CTIMEOUT_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.CTIMEOUT_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::CTIMEOUT_A\">CTIMEOUT_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::sta::CTIMEOUT_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.DCRCFAIL_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::DCRCFAIL_A\">DCRCFAIL_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.DCRCFAIL_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::DCRCFAIL_A\">DCRCFAIL_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::sta::DCRCFAIL_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.CCRCFAIL_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::CCRCFAIL_A\">CCRCFAIL_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/sta/enum.CCRCFAIL_A.html\" title=\"enum stm32f4::stm32f411::sdio::sta::CCRCFAIL_A\">CCRCFAIL_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::sta::CCRCFAIL_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/icr/enum.CCRCFAILC_A.html\" title=\"enum stm32f4::stm32f411::sdio::icr::CCRCFAILC_A\">CCRCFAILC_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/icr/enum.CCRCFAILC_A.html\" title=\"enum stm32f4::stm32f411::sdio::icr::CCRCFAILC_A\">CCRCFAILC_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::icr::CCRCFAILC_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/sdio/mask/enum.CCRCFAILIE_A.html\" title=\"enum stm32f4::stm32f411::sdio::mask::CCRCFAILIE_A\">CCRCFAILIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/sdio/mask/enum.CCRCFAILIE_A.html\" title=\"enum stm32f4::stm32f411::sdio::mask::CCRCFAILIE_A\">CCRCFAILIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::sdio::mask::CCRCFAILIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/cr1/enum.CKD_A.html\" title=\"enum stm32f4::stm32f411::tim1::cr1::CKD_A\">CKD_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/cr1/enum.CKD_A.html\" title=\"enum stm32f4::stm32f411::tim1::cr1::CKD_A\">CKD_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::cr1::CKD_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/cr1/enum.ARPE_A.html\" title=\"enum stm32f4::stm32f411::tim1::cr1::ARPE_A\">ARPE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/cr1/enum.ARPE_A.html\" title=\"enum stm32f4::stm32f411::tim1::cr1::ARPE_A\">ARPE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::cr1::ARPE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/cr1/enum.CMS_A.html\" title=\"enum stm32f4::stm32f411::tim1::cr1::CMS_A\">CMS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/cr1/enum.CMS_A.html\" title=\"enum stm32f4::stm32f411::tim1::cr1::CMS_A\">CMS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::cr1::CMS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/cr1/enum.DIR_A.html\" title=\"enum stm32f4::stm32f411::tim1::cr1::DIR_A\">DIR_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/cr1/enum.DIR_A.html\" title=\"enum stm32f4::stm32f411::tim1::cr1::DIR_A\">DIR_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::cr1::DIR_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/cr1/enum.OPM_A.html\" title=\"enum stm32f4::stm32f411::tim1::cr1::OPM_A\">OPM_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/cr1/enum.OPM_A.html\" title=\"enum stm32f4::stm32f411::tim1::cr1::OPM_A\">OPM_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::cr1::OPM_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/cr1/enum.URS_A.html\" title=\"enum stm32f4::stm32f411::tim1::cr1::URS_A\">URS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/cr1/enum.URS_A.html\" title=\"enum stm32f4::stm32f411::tim1::cr1::URS_A\">URS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::cr1::URS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/cr1/enum.UDIS_A.html\" title=\"enum stm32f4::stm32f411::tim1::cr1::UDIS_A\">UDIS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/cr1/enum.UDIS_A.html\" title=\"enum stm32f4::stm32f411::tim1::cr1::UDIS_A\">UDIS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::cr1::UDIS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/cr1/enum.CEN_A.html\" title=\"enum stm32f4::stm32f411::tim1::cr1::CEN_A\">CEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/cr1/enum.CEN_A.html\" title=\"enum stm32f4::stm32f411::tim1::cr1::CEN_A\">CEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::cr1::CEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/cr2/enum.TI1S_A.html\" title=\"enum stm32f4::stm32f411::tim1::cr2::TI1S_A\">TI1S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/cr2/enum.TI1S_A.html\" title=\"enum stm32f4::stm32f411::tim1::cr2::TI1S_A\">TI1S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::cr2::TI1S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/cr2/enum.MMS_A.html\" title=\"enum stm32f4::stm32f411::tim1::cr2::MMS_A\">MMS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/cr2/enum.MMS_A.html\" title=\"enum stm32f4::stm32f411::tim1::cr2::MMS_A\">MMS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::cr2::MMS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/cr2/enum.CCDS_A.html\" title=\"enum stm32f4::stm32f411::tim1::cr2::CCDS_A\">CCDS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/cr2/enum.CCDS_A.html\" title=\"enum stm32f4::stm32f411::tim1::cr2::CCDS_A\">CCDS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::cr2::CCDS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/smcr/enum.ETP_A.html\" title=\"enum stm32f4::stm32f411::tim1::smcr::ETP_A\">ETP_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/smcr/enum.ETP_A.html\" title=\"enum stm32f4::stm32f411::tim1::smcr::ETP_A\">ETP_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::smcr::ETP_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/smcr/enum.ECE_A.html\" title=\"enum stm32f4::stm32f411::tim1::smcr::ECE_A\">ECE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/smcr/enum.ECE_A.html\" title=\"enum stm32f4::stm32f411::tim1::smcr::ECE_A\">ECE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::smcr::ECE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/smcr/enum.ETPS_A.html\" title=\"enum stm32f4::stm32f411::tim1::smcr::ETPS_A\">ETPS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/smcr/enum.ETPS_A.html\" title=\"enum stm32f4::stm32f411::tim1::smcr::ETPS_A\">ETPS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::smcr::ETPS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/smcr/enum.ETF_A.html\" title=\"enum stm32f4::stm32f411::tim1::smcr::ETF_A\">ETF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/smcr/enum.ETF_A.html\" title=\"enum stm32f4::stm32f411::tim1::smcr::ETF_A\">ETF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::smcr::ETF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/smcr/enum.MSM_A.html\" title=\"enum stm32f4::stm32f411::tim1::smcr::MSM_A\">MSM_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/smcr/enum.MSM_A.html\" title=\"enum stm32f4::stm32f411::tim1::smcr::MSM_A\">MSM_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::smcr::MSM_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/smcr/enum.TS_A.html\" title=\"enum stm32f4::stm32f411::tim1::smcr::TS_A\">TS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/smcr/enum.TS_A.html\" title=\"enum stm32f4::stm32f411::tim1::smcr::TS_A\">TS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::smcr::TS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/smcr/enum.SMS_A.html\" title=\"enum stm32f4::stm32f411::tim1::smcr::SMS_A\">SMS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/smcr/enum.SMS_A.html\" title=\"enum stm32f4::stm32f411::tim1::smcr::SMS_A\">SMS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::smcr::SMS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/dier/enum.TDE_A.html\" title=\"enum stm32f4::stm32f411::tim1::dier::TDE_A\">TDE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/dier/enum.TDE_A.html\" title=\"enum stm32f4::stm32f411::tim1::dier::TDE_A\">TDE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::dier::TDE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/dier/enum.CC1DE_A.html\" title=\"enum stm32f4::stm32f411::tim1::dier::CC1DE_A\">CC1DE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/dier/enum.CC1DE_A.html\" title=\"enum stm32f4::stm32f411::tim1::dier::CC1DE_A\">CC1DE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::dier::CC1DE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/dier/enum.UDE_A.html\" title=\"enum stm32f4::stm32f411::tim1::dier::UDE_A\">UDE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/dier/enum.UDE_A.html\" title=\"enum stm32f4::stm32f411::tim1::dier::UDE_A\">UDE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::dier::UDE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/dier/enum.TIE_A.html\" title=\"enum stm32f4::stm32f411::tim1::dier::TIE_A\">TIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/dier/enum.TIE_A.html\" title=\"enum stm32f4::stm32f411::tim1::dier::TIE_A\">TIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::dier::TIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/dier/enum.CC1IE_A.html\" title=\"enum stm32f4::stm32f411::tim1::dier::CC1IE_A\">CC1IE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/dier/enum.CC1IE_A.html\" title=\"enum stm32f4::stm32f411::tim1::dier::CC1IE_A\">CC1IE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::dier::CC1IE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/dier/enum.UIE_A.html\" title=\"enum stm32f4::stm32f411::tim1::dier::UIE_A\">UIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/dier/enum.UIE_A.html\" title=\"enum stm32f4::stm32f411::tim1::dier::UIE_A\">UIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::dier::UIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/sr/enum.CC1OF_A.html\" title=\"enum stm32f4::stm32f411::tim1::sr::CC1OF_A\">CC1OF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/sr/enum.CC1OF_A.html\" title=\"enum stm32f4::stm32f411::tim1::sr::CC1OF_A\">CC1OF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::sr::CC1OF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/sr/enum.CC1OF_AW.html\" title=\"enum stm32f4::stm32f411::tim1::sr::CC1OF_AW\">CC1OF_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/sr/enum.CC1OF_AW.html\" title=\"enum stm32f4::stm32f411::tim1::sr::CC1OF_AW\">CC1OF_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::sr::CC1OF_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/sr/enum.TIF_A.html\" title=\"enum stm32f4::stm32f411::tim1::sr::TIF_A\">TIF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/sr/enum.TIF_A.html\" title=\"enum stm32f4::stm32f411::tim1::sr::TIF_A\">TIF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::sr::TIF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/sr/enum.TIF_AW.html\" title=\"enum stm32f4::stm32f411::tim1::sr::TIF_AW\">TIF_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/sr/enum.TIF_AW.html\" title=\"enum stm32f4::stm32f411::tim1::sr::TIF_AW\">TIF_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::sr::TIF_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/sr/enum.CC1IF_A.html\" title=\"enum stm32f4::stm32f411::tim1::sr::CC1IF_A\">CC1IF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/sr/enum.CC1IF_A.html\" title=\"enum stm32f4::stm32f411::tim1::sr::CC1IF_A\">CC1IF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::sr::CC1IF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/sr/enum.CC1IF_AW.html\" title=\"enum stm32f4::stm32f411::tim1::sr::CC1IF_AW\">CC1IF_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/sr/enum.CC1IF_AW.html\" title=\"enum stm32f4::stm32f411::tim1::sr::CC1IF_AW\">CC1IF_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::sr::CC1IF_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/sr/enum.UIF_A.html\" title=\"enum stm32f4::stm32f411::tim1::sr::UIF_A\">UIF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/sr/enum.UIF_A.html\" title=\"enum stm32f4::stm32f411::tim1::sr::UIF_A\">UIF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::sr::UIF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/egr/enum.TG_AW.html\" title=\"enum stm32f4::stm32f411::tim1::egr::TG_AW\">TG_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/egr/enum.TG_AW.html\" title=\"enum stm32f4::stm32f411::tim1::egr::TG_AW\">TG_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::egr::TG_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/egr/enum.CC1G_AW.html\" title=\"enum stm32f4::stm32f411::tim1::egr::CC1G_AW\">CC1G_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/egr/enum.CC1G_AW.html\" title=\"enum stm32f4::stm32f411::tim1::egr::CC1G_AW\">CC1G_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::egr::CC1G_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/egr/enum.UG_AW.html\" title=\"enum stm32f4::stm32f411::tim1::egr::UG_AW\">UG_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/egr/enum.UG_AW.html\" title=\"enum stm32f4::stm32f411::tim1::egr::UG_AW\">UG_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::egr::UG_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr1_output/enum.OC2PE_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr1_output::OC2PE_A\">OC2PE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr1_output/enum.OC2PE_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr1_output::OC2PE_A\">OC2PE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::ccmr1_output::OC2PE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr1_output/enum.CC2S_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr1_output::CC2S_A\">CC2S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr1_output/enum.CC2S_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr1_output::CC2S_A\">CC2S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::ccmr1_output::CC2S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr1_output/enum.OC1M_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr1_output::OC1M_A\">OC1M_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr1_output/enum.OC1M_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr1_output::OC1M_A\">OC1M_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::ccmr1_output::OC1M_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr1_output/enum.OC1PE_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr1_output::OC1PE_A\">OC1PE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr1_output/enum.OC1PE_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr1_output::OC1PE_A\">OC1PE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::ccmr1_output::OC1PE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr1_output/enum.CC1S_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr1_output::CC1S_A\">CC1S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr1_output/enum.CC1S_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr1_output::CC1S_A\">CC1S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::ccmr1_output::CC1S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr1_input/enum.CC2S_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr1_input::CC2S_A\">CC2S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr1_input/enum.CC2S_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr1_input::CC2S_A\">CC2S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::ccmr1_input::CC2S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr1_input/enum.IC1F_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr1_input::IC1F_A\">IC1F_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr1_input/enum.IC1F_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr1_input::IC1F_A\">IC1F_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::ccmr1_input::IC1F_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr1_input/enum.CC1S_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr1_input::CC1S_A\">CC1S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr1_input/enum.CC1S_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr1_input::CC1S_A\">CC1S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::ccmr1_input::CC1S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr2_output/enum.OC4PE_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr2_output::OC4PE_A\">OC4PE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr2_output/enum.OC4PE_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr2_output::OC4PE_A\">OC4PE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::ccmr2_output::OC4PE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr2_output/enum.CC4S_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr2_output::CC4S_A\">CC4S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr2_output/enum.CC4S_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr2_output::CC4S_A\">CC4S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::ccmr2_output::CC4S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr2_output/enum.OC3M_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr2_output::OC3M_A\">OC3M_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr2_output/enum.OC3M_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr2_output::OC3M_A\">OC3M_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::ccmr2_output::OC3M_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr2_output/enum.OC3PE_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr2_output::OC3PE_A\">OC3PE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr2_output/enum.OC3PE_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr2_output::OC3PE_A\">OC3PE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::ccmr2_output::OC3PE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr2_output/enum.CC3S_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr2_output::CC3S_A\">CC3S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr2_output/enum.CC3S_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr2_output::CC3S_A\">CC3S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::ccmr2_output::CC3S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr2_input/enum.CC4S_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr2_input::CC4S_A\">CC4S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr2_input/enum.CC4S_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr2_input::CC4S_A\">CC4S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::ccmr2_input::CC4S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr2_input/enum.CC3S_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr2_input::CC3S_A\">CC3S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim1/ccmr2_input/enum.CC3S_A.html\" title=\"enum stm32f4::stm32f411::tim1::ccmr2_input::CC3S_A\">CC3S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim1::ccmr2_input::CC3S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim10/cr1/enum.CKD_A.html\" title=\"enum stm32f4::stm32f411::tim10::cr1::CKD_A\">CKD_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim10/cr1/enum.CKD_A.html\" title=\"enum stm32f4::stm32f411::tim10::cr1::CKD_A\">CKD_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim10::cr1::CKD_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim10/cr1/enum.ARPE_A.html\" title=\"enum stm32f4::stm32f411::tim10::cr1::ARPE_A\">ARPE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim10/cr1/enum.ARPE_A.html\" title=\"enum stm32f4::stm32f411::tim10::cr1::ARPE_A\">ARPE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim10::cr1::ARPE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim10/cr1/enum.URS_A.html\" title=\"enum stm32f4::stm32f411::tim10::cr1::URS_A\">URS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim10/cr1/enum.URS_A.html\" title=\"enum stm32f4::stm32f411::tim10::cr1::URS_A\">URS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim10::cr1::URS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim10/cr1/enum.UDIS_A.html\" title=\"enum stm32f4::stm32f411::tim10::cr1::UDIS_A\">UDIS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim10/cr1/enum.UDIS_A.html\" title=\"enum stm32f4::stm32f411::tim10::cr1::UDIS_A\">UDIS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim10::cr1::UDIS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim10/cr1/enum.CEN_A.html\" title=\"enum stm32f4::stm32f411::tim10::cr1::CEN_A\">CEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim10/cr1/enum.CEN_A.html\" title=\"enum stm32f4::stm32f411::tim10::cr1::CEN_A\">CEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim10::cr1::CEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim10/dier/enum.UIE_A.html\" title=\"enum stm32f4::stm32f411::tim10::dier::UIE_A\">UIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim10/dier/enum.UIE_A.html\" title=\"enum stm32f4::stm32f411::tim10::dier::UIE_A\">UIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim10::dier::UIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim10/sr/enum.UIF_A.html\" title=\"enum stm32f4::stm32f411::tim10::sr::UIF_A\">UIF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim10/sr/enum.UIF_A.html\" title=\"enum stm32f4::stm32f411::tim10::sr::UIF_A\">UIF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim10::sr::UIF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim10/egr/enum.UG_AW.html\" title=\"enum stm32f4::stm32f411::tim10::egr::UG_AW\">UG_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim10/egr/enum.UG_AW.html\" title=\"enum stm32f4::stm32f411::tim10::egr::UG_AW\">UG_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::tim10::egr::UG_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim10/ccmr1_output/enum.OC1M_A.html\" title=\"enum stm32f4::stm32f411::tim10::ccmr1_output::OC1M_A\">OC1M_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim10/ccmr1_output/enum.OC1M_A.html\" title=\"enum stm32f4::stm32f411::tim10::ccmr1_output::OC1M_A\">OC1M_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim10::ccmr1_output::OC1M_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim11/cr1/enum.CKD_A.html\" title=\"enum stm32f4::stm32f411::tim11::cr1::CKD_A\">CKD_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim11/cr1/enum.CKD_A.html\" title=\"enum stm32f4::stm32f411::tim11::cr1::CKD_A\">CKD_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim11::cr1::CKD_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim11/cr1/enum.ARPE_A.html\" title=\"enum stm32f4::stm32f411::tim11::cr1::ARPE_A\">ARPE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim11/cr1/enum.ARPE_A.html\" title=\"enum stm32f4::stm32f411::tim11::cr1::ARPE_A\">ARPE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim11::cr1::ARPE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim11/cr1/enum.URS_A.html\" title=\"enum stm32f4::stm32f411::tim11::cr1::URS_A\">URS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim11/cr1/enum.URS_A.html\" title=\"enum stm32f4::stm32f411::tim11::cr1::URS_A\">URS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim11::cr1::URS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim11/cr1/enum.UDIS_A.html\" title=\"enum stm32f4::stm32f411::tim11::cr1::UDIS_A\">UDIS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim11/cr1/enum.UDIS_A.html\" title=\"enum stm32f4::stm32f411::tim11::cr1::UDIS_A\">UDIS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim11::cr1::UDIS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim11/cr1/enum.CEN_A.html\" title=\"enum stm32f4::stm32f411::tim11::cr1::CEN_A\">CEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim11/cr1/enum.CEN_A.html\" title=\"enum stm32f4::stm32f411::tim11::cr1::CEN_A\">CEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim11::cr1::CEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim11/dier/enum.UIE_A.html\" title=\"enum stm32f4::stm32f411::tim11::dier::UIE_A\">UIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim11/dier/enum.UIE_A.html\" title=\"enum stm32f4::stm32f411::tim11::dier::UIE_A\">UIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim11::dier::UIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim11/sr/enum.UIF_A.html\" title=\"enum stm32f4::stm32f411::tim11::sr::UIF_A\">UIF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim11/sr/enum.UIF_A.html\" title=\"enum stm32f4::stm32f411::tim11::sr::UIF_A\">UIF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim11::sr::UIF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim11/egr/enum.UG_AW.html\" title=\"enum stm32f4::stm32f411::tim11::egr::UG_AW\">UG_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim11/egr/enum.UG_AW.html\" title=\"enum stm32f4::stm32f411::tim11::egr::UG_AW\">UG_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::tim11::egr::UG_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim11/ccmr1_output/enum.OC1M_A.html\" title=\"enum stm32f4::stm32f411::tim11::ccmr1_output::OC1M_A\">OC1M_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim11/ccmr1_output/enum.OC1M_A.html\" title=\"enum stm32f4::stm32f411::tim11::ccmr1_output::OC1M_A\">OC1M_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim11::ccmr1_output::OC1M_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/cr1/enum.CKD_A.html\" title=\"enum stm32f4::stm32f411::tim2::cr1::CKD_A\">CKD_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/cr1/enum.CKD_A.html\" title=\"enum stm32f4::stm32f411::tim2::cr1::CKD_A\">CKD_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::cr1::CKD_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/cr1/enum.ARPE_A.html\" title=\"enum stm32f4::stm32f411::tim2::cr1::ARPE_A\">ARPE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/cr1/enum.ARPE_A.html\" title=\"enum stm32f4::stm32f411::tim2::cr1::ARPE_A\">ARPE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::cr1::ARPE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/cr1/enum.CMS_A.html\" title=\"enum stm32f4::stm32f411::tim2::cr1::CMS_A\">CMS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/cr1/enum.CMS_A.html\" title=\"enum stm32f4::stm32f411::tim2::cr1::CMS_A\">CMS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::cr1::CMS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/cr1/enum.DIR_A.html\" title=\"enum stm32f4::stm32f411::tim2::cr1::DIR_A\">DIR_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/cr1/enum.DIR_A.html\" title=\"enum stm32f4::stm32f411::tim2::cr1::DIR_A\">DIR_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::cr1::DIR_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/cr1/enum.OPM_A.html\" title=\"enum stm32f4::stm32f411::tim2::cr1::OPM_A\">OPM_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/cr1/enum.OPM_A.html\" title=\"enum stm32f4::stm32f411::tim2::cr1::OPM_A\">OPM_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::cr1::OPM_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/cr1/enum.URS_A.html\" title=\"enum stm32f4::stm32f411::tim2::cr1::URS_A\">URS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/cr1/enum.URS_A.html\" title=\"enum stm32f4::stm32f411::tim2::cr1::URS_A\">URS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::cr1::URS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/cr1/enum.UDIS_A.html\" title=\"enum stm32f4::stm32f411::tim2::cr1::UDIS_A\">UDIS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/cr1/enum.UDIS_A.html\" title=\"enum stm32f4::stm32f411::tim2::cr1::UDIS_A\">UDIS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::cr1::UDIS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/cr1/enum.CEN_A.html\" title=\"enum stm32f4::stm32f411::tim2::cr1::CEN_A\">CEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/cr1/enum.CEN_A.html\" title=\"enum stm32f4::stm32f411::tim2::cr1::CEN_A\">CEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::cr1::CEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/cr2/enum.TI1S_A.html\" title=\"enum stm32f4::stm32f411::tim2::cr2::TI1S_A\">TI1S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/cr2/enum.TI1S_A.html\" title=\"enum stm32f4::stm32f411::tim2::cr2::TI1S_A\">TI1S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::cr2::TI1S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/cr2/enum.MMS_A.html\" title=\"enum stm32f4::stm32f411::tim2::cr2::MMS_A\">MMS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/cr2/enum.MMS_A.html\" title=\"enum stm32f4::stm32f411::tim2::cr2::MMS_A\">MMS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::cr2::MMS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/cr2/enum.CCDS_A.html\" title=\"enum stm32f4::stm32f411::tim2::cr2::CCDS_A\">CCDS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/cr2/enum.CCDS_A.html\" title=\"enum stm32f4::stm32f411::tim2::cr2::CCDS_A\">CCDS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::cr2::CCDS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/smcr/enum.ETP_A.html\" title=\"enum stm32f4::stm32f411::tim2::smcr::ETP_A\">ETP_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/smcr/enum.ETP_A.html\" title=\"enum stm32f4::stm32f411::tim2::smcr::ETP_A\">ETP_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::smcr::ETP_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/smcr/enum.ECE_A.html\" title=\"enum stm32f4::stm32f411::tim2::smcr::ECE_A\">ECE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/smcr/enum.ECE_A.html\" title=\"enum stm32f4::stm32f411::tim2::smcr::ECE_A\">ECE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::smcr::ECE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/smcr/enum.ETPS_A.html\" title=\"enum stm32f4::stm32f411::tim2::smcr::ETPS_A\">ETPS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/smcr/enum.ETPS_A.html\" title=\"enum stm32f4::stm32f411::tim2::smcr::ETPS_A\">ETPS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::smcr::ETPS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/smcr/enum.ETF_A.html\" title=\"enum stm32f4::stm32f411::tim2::smcr::ETF_A\">ETF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/smcr/enum.ETF_A.html\" title=\"enum stm32f4::stm32f411::tim2::smcr::ETF_A\">ETF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::smcr::ETF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/smcr/enum.MSM_A.html\" title=\"enum stm32f4::stm32f411::tim2::smcr::MSM_A\">MSM_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/smcr/enum.MSM_A.html\" title=\"enum stm32f4::stm32f411::tim2::smcr::MSM_A\">MSM_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::smcr::MSM_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/smcr/enum.TS_A.html\" title=\"enum stm32f4::stm32f411::tim2::smcr::TS_A\">TS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/smcr/enum.TS_A.html\" title=\"enum stm32f4::stm32f411::tim2::smcr::TS_A\">TS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::smcr::TS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/smcr/enum.SMS_A.html\" title=\"enum stm32f4::stm32f411::tim2::smcr::SMS_A\">SMS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/smcr/enum.SMS_A.html\" title=\"enum stm32f4::stm32f411::tim2::smcr::SMS_A\">SMS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::smcr::SMS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/dier/enum.TDE_A.html\" title=\"enum stm32f4::stm32f411::tim2::dier::TDE_A\">TDE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/dier/enum.TDE_A.html\" title=\"enum stm32f4::stm32f411::tim2::dier::TDE_A\">TDE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::dier::TDE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/dier/enum.CC1DE_A.html\" title=\"enum stm32f4::stm32f411::tim2::dier::CC1DE_A\">CC1DE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/dier/enum.CC1DE_A.html\" title=\"enum stm32f4::stm32f411::tim2::dier::CC1DE_A\">CC1DE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::dier::CC1DE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/dier/enum.UDE_A.html\" title=\"enum stm32f4::stm32f411::tim2::dier::UDE_A\">UDE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/dier/enum.UDE_A.html\" title=\"enum stm32f4::stm32f411::tim2::dier::UDE_A\">UDE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::dier::UDE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/dier/enum.TIE_A.html\" title=\"enum stm32f4::stm32f411::tim2::dier::TIE_A\">TIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/dier/enum.TIE_A.html\" title=\"enum stm32f4::stm32f411::tim2::dier::TIE_A\">TIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::dier::TIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/dier/enum.CC1IE_A.html\" title=\"enum stm32f4::stm32f411::tim2::dier::CC1IE_A\">CC1IE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/dier/enum.CC1IE_A.html\" title=\"enum stm32f4::stm32f411::tim2::dier::CC1IE_A\">CC1IE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::dier::CC1IE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/dier/enum.UIE_A.html\" title=\"enum stm32f4::stm32f411::tim2::dier::UIE_A\">UIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/dier/enum.UIE_A.html\" title=\"enum stm32f4::stm32f411::tim2::dier::UIE_A\">UIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::dier::UIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/sr/enum.CC1OF_A.html\" title=\"enum stm32f4::stm32f411::tim2::sr::CC1OF_A\">CC1OF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/sr/enum.CC1OF_A.html\" title=\"enum stm32f4::stm32f411::tim2::sr::CC1OF_A\">CC1OF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::sr::CC1OF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/sr/enum.CC1OF_AW.html\" title=\"enum stm32f4::stm32f411::tim2::sr::CC1OF_AW\">CC1OF_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/sr/enum.CC1OF_AW.html\" title=\"enum stm32f4::stm32f411::tim2::sr::CC1OF_AW\">CC1OF_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::sr::CC1OF_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/sr/enum.TIF_A.html\" title=\"enum stm32f4::stm32f411::tim2::sr::TIF_A\">TIF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/sr/enum.TIF_A.html\" title=\"enum stm32f4::stm32f411::tim2::sr::TIF_A\">TIF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::sr::TIF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/sr/enum.TIF_AW.html\" title=\"enum stm32f4::stm32f411::tim2::sr::TIF_AW\">TIF_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/sr/enum.TIF_AW.html\" title=\"enum stm32f4::stm32f411::tim2::sr::TIF_AW\">TIF_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::sr::TIF_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/sr/enum.CC1IF_A.html\" title=\"enum stm32f4::stm32f411::tim2::sr::CC1IF_A\">CC1IF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/sr/enum.CC1IF_A.html\" title=\"enum stm32f4::stm32f411::tim2::sr::CC1IF_A\">CC1IF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::sr::CC1IF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/sr/enum.CC1IF_AW.html\" title=\"enum stm32f4::stm32f411::tim2::sr::CC1IF_AW\">CC1IF_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/sr/enum.CC1IF_AW.html\" title=\"enum stm32f4::stm32f411::tim2::sr::CC1IF_AW\">CC1IF_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::sr::CC1IF_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/sr/enum.UIF_A.html\" title=\"enum stm32f4::stm32f411::tim2::sr::UIF_A\">UIF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/sr/enum.UIF_A.html\" title=\"enum stm32f4::stm32f411::tim2::sr::UIF_A\">UIF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::sr::UIF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/egr/enum.TG_AW.html\" title=\"enum stm32f4::stm32f411::tim2::egr::TG_AW\">TG_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/egr/enum.TG_AW.html\" title=\"enum stm32f4::stm32f411::tim2::egr::TG_AW\">TG_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::egr::TG_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/egr/enum.CC1G_AW.html\" title=\"enum stm32f4::stm32f411::tim2::egr::CC1G_AW\">CC1G_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/egr/enum.CC1G_AW.html\" title=\"enum stm32f4::stm32f411::tim2::egr::CC1G_AW\">CC1G_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::egr::CC1G_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/egr/enum.UG_AW.html\" title=\"enum stm32f4::stm32f411::tim2::egr::UG_AW\">UG_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/egr/enum.UG_AW.html\" title=\"enum stm32f4::stm32f411::tim2::egr::UG_AW\">UG_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::egr::UG_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr1_output/enum.OC2PE_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr1_output::OC2PE_A\">OC2PE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr1_output/enum.OC2PE_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr1_output::OC2PE_A\">OC2PE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::ccmr1_output::OC2PE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr1_output/enum.CC2S_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr1_output::CC2S_A\">CC2S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr1_output/enum.CC2S_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr1_output::CC2S_A\">CC2S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::ccmr1_output::CC2S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr1_output/enum.OC1M_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr1_output::OC1M_A\">OC1M_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr1_output/enum.OC1M_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr1_output::OC1M_A\">OC1M_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::ccmr1_output::OC1M_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr1_output/enum.OC1PE_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr1_output::OC1PE_A\">OC1PE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr1_output/enum.OC1PE_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr1_output::OC1PE_A\">OC1PE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::ccmr1_output::OC1PE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr1_output/enum.CC1S_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr1_output::CC1S_A\">CC1S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr1_output/enum.CC1S_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr1_output::CC1S_A\">CC1S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::ccmr1_output::CC1S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr1_input/enum.CC2S_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr1_input::CC2S_A\">CC2S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr1_input/enum.CC2S_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr1_input::CC2S_A\">CC2S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::ccmr1_input::CC2S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr1_input/enum.IC1F_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr1_input::IC1F_A\">IC1F_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr1_input/enum.IC1F_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr1_input::IC1F_A\">IC1F_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::ccmr1_input::IC1F_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr1_input/enum.CC1S_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr1_input::CC1S_A\">CC1S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr1_input/enum.CC1S_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr1_input::CC1S_A\">CC1S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::ccmr1_input::CC1S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr2_output/enum.OC4PE_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr2_output::OC4PE_A\">OC4PE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr2_output/enum.OC4PE_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr2_output::OC4PE_A\">OC4PE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::ccmr2_output::OC4PE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr2_output/enum.CC4S_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr2_output::CC4S_A\">CC4S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr2_output/enum.CC4S_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr2_output::CC4S_A\">CC4S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::ccmr2_output::CC4S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr2_output/enum.OC3M_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr2_output::OC3M_A\">OC3M_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr2_output/enum.OC3M_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr2_output::OC3M_A\">OC3M_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::ccmr2_output::OC3M_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr2_output/enum.OC3PE_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr2_output::OC3PE_A\">OC3PE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr2_output/enum.OC3PE_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr2_output::OC3PE_A\">OC3PE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::ccmr2_output::OC3PE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr2_output/enum.CC3S_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr2_output::CC3S_A\">CC3S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr2_output/enum.CC3S_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr2_output::CC3S_A\">CC3S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::ccmr2_output::CC3S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr2_input/enum.CC4S_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr2_input::CC4S_A\">CC4S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr2_input/enum.CC4S_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr2_input::CC4S_A\">CC4S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::ccmr2_input::CC4S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr2_input/enum.CC3S_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr2_input::CC3S_A\">CC3S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim2/ccmr2_input/enum.CC3S_A.html\" title=\"enum stm32f4::stm32f411::tim2::ccmr2_input::CC3S_A\">CC3S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim2::ccmr2_input::CC3S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/cr1/enum.CKD_A.html\" title=\"enum stm32f4::stm32f411::tim3::cr1::CKD_A\">CKD_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/cr1/enum.CKD_A.html\" title=\"enum stm32f4::stm32f411::tim3::cr1::CKD_A\">CKD_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::cr1::CKD_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/cr1/enum.ARPE_A.html\" title=\"enum stm32f4::stm32f411::tim3::cr1::ARPE_A\">ARPE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/cr1/enum.ARPE_A.html\" title=\"enum stm32f4::stm32f411::tim3::cr1::ARPE_A\">ARPE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::cr1::ARPE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/cr1/enum.CMS_A.html\" title=\"enum stm32f4::stm32f411::tim3::cr1::CMS_A\">CMS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/cr1/enum.CMS_A.html\" title=\"enum stm32f4::stm32f411::tim3::cr1::CMS_A\">CMS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::cr1::CMS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/cr1/enum.DIR_A.html\" title=\"enum stm32f4::stm32f411::tim3::cr1::DIR_A\">DIR_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/cr1/enum.DIR_A.html\" title=\"enum stm32f4::stm32f411::tim3::cr1::DIR_A\">DIR_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::cr1::DIR_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/cr1/enum.OPM_A.html\" title=\"enum stm32f4::stm32f411::tim3::cr1::OPM_A\">OPM_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/cr1/enum.OPM_A.html\" title=\"enum stm32f4::stm32f411::tim3::cr1::OPM_A\">OPM_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::cr1::OPM_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/cr1/enum.URS_A.html\" title=\"enum stm32f4::stm32f411::tim3::cr1::URS_A\">URS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/cr1/enum.URS_A.html\" title=\"enum stm32f4::stm32f411::tim3::cr1::URS_A\">URS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::cr1::URS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/cr1/enum.UDIS_A.html\" title=\"enum stm32f4::stm32f411::tim3::cr1::UDIS_A\">UDIS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/cr1/enum.UDIS_A.html\" title=\"enum stm32f4::stm32f411::tim3::cr1::UDIS_A\">UDIS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::cr1::UDIS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/cr1/enum.CEN_A.html\" title=\"enum stm32f4::stm32f411::tim3::cr1::CEN_A\">CEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/cr1/enum.CEN_A.html\" title=\"enum stm32f4::stm32f411::tim3::cr1::CEN_A\">CEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::cr1::CEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/cr2/enum.TI1S_A.html\" title=\"enum stm32f4::stm32f411::tim3::cr2::TI1S_A\">TI1S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/cr2/enum.TI1S_A.html\" title=\"enum stm32f4::stm32f411::tim3::cr2::TI1S_A\">TI1S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::cr2::TI1S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/cr2/enum.MMS_A.html\" title=\"enum stm32f4::stm32f411::tim3::cr2::MMS_A\">MMS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/cr2/enum.MMS_A.html\" title=\"enum stm32f4::stm32f411::tim3::cr2::MMS_A\">MMS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::cr2::MMS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/cr2/enum.CCDS_A.html\" title=\"enum stm32f4::stm32f411::tim3::cr2::CCDS_A\">CCDS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/cr2/enum.CCDS_A.html\" title=\"enum stm32f4::stm32f411::tim3::cr2::CCDS_A\">CCDS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::cr2::CCDS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/smcr/enum.ETP_A.html\" title=\"enum stm32f4::stm32f411::tim3::smcr::ETP_A\">ETP_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/smcr/enum.ETP_A.html\" title=\"enum stm32f4::stm32f411::tim3::smcr::ETP_A\">ETP_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::smcr::ETP_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/smcr/enum.ECE_A.html\" title=\"enum stm32f4::stm32f411::tim3::smcr::ECE_A\">ECE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/smcr/enum.ECE_A.html\" title=\"enum stm32f4::stm32f411::tim3::smcr::ECE_A\">ECE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::smcr::ECE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/smcr/enum.ETPS_A.html\" title=\"enum stm32f4::stm32f411::tim3::smcr::ETPS_A\">ETPS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/smcr/enum.ETPS_A.html\" title=\"enum stm32f4::stm32f411::tim3::smcr::ETPS_A\">ETPS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::smcr::ETPS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/smcr/enum.ETF_A.html\" title=\"enum stm32f4::stm32f411::tim3::smcr::ETF_A\">ETF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/smcr/enum.ETF_A.html\" title=\"enum stm32f4::stm32f411::tim3::smcr::ETF_A\">ETF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::smcr::ETF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/smcr/enum.MSM_A.html\" title=\"enum stm32f4::stm32f411::tim3::smcr::MSM_A\">MSM_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/smcr/enum.MSM_A.html\" title=\"enum stm32f4::stm32f411::tim3::smcr::MSM_A\">MSM_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::smcr::MSM_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/smcr/enum.TS_A.html\" title=\"enum stm32f4::stm32f411::tim3::smcr::TS_A\">TS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/smcr/enum.TS_A.html\" title=\"enum stm32f4::stm32f411::tim3::smcr::TS_A\">TS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::smcr::TS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/smcr/enum.SMS_A.html\" title=\"enum stm32f4::stm32f411::tim3::smcr::SMS_A\">SMS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/smcr/enum.SMS_A.html\" title=\"enum stm32f4::stm32f411::tim3::smcr::SMS_A\">SMS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::smcr::SMS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/dier/enum.TDE_A.html\" title=\"enum stm32f4::stm32f411::tim3::dier::TDE_A\">TDE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/dier/enum.TDE_A.html\" title=\"enum stm32f4::stm32f411::tim3::dier::TDE_A\">TDE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::dier::TDE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/dier/enum.CC1DE_A.html\" title=\"enum stm32f4::stm32f411::tim3::dier::CC1DE_A\">CC1DE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/dier/enum.CC1DE_A.html\" title=\"enum stm32f4::stm32f411::tim3::dier::CC1DE_A\">CC1DE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::dier::CC1DE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/dier/enum.UDE_A.html\" title=\"enum stm32f4::stm32f411::tim3::dier::UDE_A\">UDE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/dier/enum.UDE_A.html\" title=\"enum stm32f4::stm32f411::tim3::dier::UDE_A\">UDE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::dier::UDE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/dier/enum.TIE_A.html\" title=\"enum stm32f4::stm32f411::tim3::dier::TIE_A\">TIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/dier/enum.TIE_A.html\" title=\"enum stm32f4::stm32f411::tim3::dier::TIE_A\">TIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::dier::TIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/dier/enum.CC1IE_A.html\" title=\"enum stm32f4::stm32f411::tim3::dier::CC1IE_A\">CC1IE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/dier/enum.CC1IE_A.html\" title=\"enum stm32f4::stm32f411::tim3::dier::CC1IE_A\">CC1IE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::dier::CC1IE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/dier/enum.UIE_A.html\" title=\"enum stm32f4::stm32f411::tim3::dier::UIE_A\">UIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/dier/enum.UIE_A.html\" title=\"enum stm32f4::stm32f411::tim3::dier::UIE_A\">UIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::dier::UIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/sr/enum.CC1OF_A.html\" title=\"enum stm32f4::stm32f411::tim3::sr::CC1OF_A\">CC1OF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/sr/enum.CC1OF_A.html\" title=\"enum stm32f4::stm32f411::tim3::sr::CC1OF_A\">CC1OF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::sr::CC1OF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/sr/enum.CC1OF_AW.html\" title=\"enum stm32f4::stm32f411::tim3::sr::CC1OF_AW\">CC1OF_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/sr/enum.CC1OF_AW.html\" title=\"enum stm32f4::stm32f411::tim3::sr::CC1OF_AW\">CC1OF_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::sr::CC1OF_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/sr/enum.TIF_A.html\" title=\"enum stm32f4::stm32f411::tim3::sr::TIF_A\">TIF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/sr/enum.TIF_A.html\" title=\"enum stm32f4::stm32f411::tim3::sr::TIF_A\">TIF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::sr::TIF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/sr/enum.TIF_AW.html\" title=\"enum stm32f4::stm32f411::tim3::sr::TIF_AW\">TIF_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/sr/enum.TIF_AW.html\" title=\"enum stm32f4::stm32f411::tim3::sr::TIF_AW\">TIF_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::sr::TIF_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/sr/enum.CC1IF_A.html\" title=\"enum stm32f4::stm32f411::tim3::sr::CC1IF_A\">CC1IF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/sr/enum.CC1IF_A.html\" title=\"enum stm32f4::stm32f411::tim3::sr::CC1IF_A\">CC1IF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::sr::CC1IF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/sr/enum.CC1IF_AW.html\" title=\"enum stm32f4::stm32f411::tim3::sr::CC1IF_AW\">CC1IF_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/sr/enum.CC1IF_AW.html\" title=\"enum stm32f4::stm32f411::tim3::sr::CC1IF_AW\">CC1IF_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::sr::CC1IF_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/sr/enum.UIF_A.html\" title=\"enum stm32f4::stm32f411::tim3::sr::UIF_A\">UIF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/sr/enum.UIF_A.html\" title=\"enum stm32f4::stm32f411::tim3::sr::UIF_A\">UIF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::sr::UIF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/egr/enum.TG_AW.html\" title=\"enum stm32f4::stm32f411::tim3::egr::TG_AW\">TG_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/egr/enum.TG_AW.html\" title=\"enum stm32f4::stm32f411::tim3::egr::TG_AW\">TG_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::egr::TG_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/egr/enum.CC1G_AW.html\" title=\"enum stm32f4::stm32f411::tim3::egr::CC1G_AW\">CC1G_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/egr/enum.CC1G_AW.html\" title=\"enum stm32f4::stm32f411::tim3::egr::CC1G_AW\">CC1G_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::egr::CC1G_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/egr/enum.UG_AW.html\" title=\"enum stm32f4::stm32f411::tim3::egr::UG_AW\">UG_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/egr/enum.UG_AW.html\" title=\"enum stm32f4::stm32f411::tim3::egr::UG_AW\">UG_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::egr::UG_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr1_output/enum.OC2PE_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr1_output::OC2PE_A\">OC2PE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr1_output/enum.OC2PE_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr1_output::OC2PE_A\">OC2PE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::ccmr1_output::OC2PE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr1_output/enum.CC2S_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr1_output::CC2S_A\">CC2S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr1_output/enum.CC2S_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr1_output::CC2S_A\">CC2S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::ccmr1_output::CC2S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr1_output/enum.OC1M_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr1_output::OC1M_A\">OC1M_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr1_output/enum.OC1M_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr1_output::OC1M_A\">OC1M_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::ccmr1_output::OC1M_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr1_output/enum.OC1PE_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr1_output::OC1PE_A\">OC1PE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr1_output/enum.OC1PE_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr1_output::OC1PE_A\">OC1PE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::ccmr1_output::OC1PE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr1_output/enum.CC1S_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr1_output::CC1S_A\">CC1S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr1_output/enum.CC1S_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr1_output::CC1S_A\">CC1S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::ccmr1_output::CC1S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr1_input/enum.CC2S_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr1_input::CC2S_A\">CC2S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr1_input/enum.CC2S_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr1_input::CC2S_A\">CC2S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::ccmr1_input::CC2S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr1_input/enum.IC1F_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr1_input::IC1F_A\">IC1F_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr1_input/enum.IC1F_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr1_input::IC1F_A\">IC1F_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::ccmr1_input::IC1F_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr1_input/enum.CC1S_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr1_input::CC1S_A\">CC1S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr1_input/enum.CC1S_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr1_input::CC1S_A\">CC1S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::ccmr1_input::CC1S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr2_output/enum.OC4PE_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr2_output::OC4PE_A\">OC4PE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr2_output/enum.OC4PE_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr2_output::OC4PE_A\">OC4PE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::ccmr2_output::OC4PE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr2_output/enum.CC4S_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr2_output::CC4S_A\">CC4S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr2_output/enum.CC4S_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr2_output::CC4S_A\">CC4S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::ccmr2_output::CC4S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr2_output/enum.OC3M_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr2_output::OC3M_A\">OC3M_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr2_output/enum.OC3M_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr2_output::OC3M_A\">OC3M_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::ccmr2_output::OC3M_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr2_output/enum.OC3PE_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr2_output::OC3PE_A\">OC3PE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr2_output/enum.OC3PE_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr2_output::OC3PE_A\">OC3PE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::ccmr2_output::OC3PE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr2_output/enum.CC3S_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr2_output::CC3S_A\">CC3S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr2_output/enum.CC3S_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr2_output::CC3S_A\">CC3S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::ccmr2_output::CC3S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr2_input/enum.CC4S_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr2_input::CC4S_A\">CC4S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr2_input/enum.CC4S_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr2_input::CC4S_A\">CC4S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::ccmr2_input::CC4S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr2_input/enum.CC3S_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr2_input::CC3S_A\">CC3S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim3/ccmr2_input/enum.CC3S_A.html\" title=\"enum stm32f4::stm32f411::tim3::ccmr2_input::CC3S_A\">CC3S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim3::ccmr2_input::CC3S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/cr1/enum.CKD_A.html\" title=\"enum stm32f4::stm32f411::tim5::cr1::CKD_A\">CKD_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/cr1/enum.CKD_A.html\" title=\"enum stm32f4::stm32f411::tim5::cr1::CKD_A\">CKD_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::cr1::CKD_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/cr1/enum.ARPE_A.html\" title=\"enum stm32f4::stm32f411::tim5::cr1::ARPE_A\">ARPE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/cr1/enum.ARPE_A.html\" title=\"enum stm32f4::stm32f411::tim5::cr1::ARPE_A\">ARPE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::cr1::ARPE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/cr1/enum.CMS_A.html\" title=\"enum stm32f4::stm32f411::tim5::cr1::CMS_A\">CMS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/cr1/enum.CMS_A.html\" title=\"enum stm32f4::stm32f411::tim5::cr1::CMS_A\">CMS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::cr1::CMS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/cr1/enum.DIR_A.html\" title=\"enum stm32f4::stm32f411::tim5::cr1::DIR_A\">DIR_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/cr1/enum.DIR_A.html\" title=\"enum stm32f4::stm32f411::tim5::cr1::DIR_A\">DIR_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::cr1::DIR_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/cr1/enum.OPM_A.html\" title=\"enum stm32f4::stm32f411::tim5::cr1::OPM_A\">OPM_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/cr1/enum.OPM_A.html\" title=\"enum stm32f4::stm32f411::tim5::cr1::OPM_A\">OPM_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::cr1::OPM_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/cr1/enum.URS_A.html\" title=\"enum stm32f4::stm32f411::tim5::cr1::URS_A\">URS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/cr1/enum.URS_A.html\" title=\"enum stm32f4::stm32f411::tim5::cr1::URS_A\">URS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::cr1::URS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/cr1/enum.UDIS_A.html\" title=\"enum stm32f4::stm32f411::tim5::cr1::UDIS_A\">UDIS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/cr1/enum.UDIS_A.html\" title=\"enum stm32f4::stm32f411::tim5::cr1::UDIS_A\">UDIS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::cr1::UDIS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/cr1/enum.CEN_A.html\" title=\"enum stm32f4::stm32f411::tim5::cr1::CEN_A\">CEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/cr1/enum.CEN_A.html\" title=\"enum stm32f4::stm32f411::tim5::cr1::CEN_A\">CEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::cr1::CEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/cr2/enum.TI1S_A.html\" title=\"enum stm32f4::stm32f411::tim5::cr2::TI1S_A\">TI1S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/cr2/enum.TI1S_A.html\" title=\"enum stm32f4::stm32f411::tim5::cr2::TI1S_A\">TI1S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::cr2::TI1S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/cr2/enum.MMS_A.html\" title=\"enum stm32f4::stm32f411::tim5::cr2::MMS_A\">MMS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/cr2/enum.MMS_A.html\" title=\"enum stm32f4::stm32f411::tim5::cr2::MMS_A\">MMS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::cr2::MMS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/cr2/enum.CCDS_A.html\" title=\"enum stm32f4::stm32f411::tim5::cr2::CCDS_A\">CCDS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/cr2/enum.CCDS_A.html\" title=\"enum stm32f4::stm32f411::tim5::cr2::CCDS_A\">CCDS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::cr2::CCDS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/smcr/enum.ETP_A.html\" title=\"enum stm32f4::stm32f411::tim5::smcr::ETP_A\">ETP_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/smcr/enum.ETP_A.html\" title=\"enum stm32f4::stm32f411::tim5::smcr::ETP_A\">ETP_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::smcr::ETP_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/smcr/enum.ECE_A.html\" title=\"enum stm32f4::stm32f411::tim5::smcr::ECE_A\">ECE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/smcr/enum.ECE_A.html\" title=\"enum stm32f4::stm32f411::tim5::smcr::ECE_A\">ECE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::smcr::ECE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/smcr/enum.ETPS_A.html\" title=\"enum stm32f4::stm32f411::tim5::smcr::ETPS_A\">ETPS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/smcr/enum.ETPS_A.html\" title=\"enum stm32f4::stm32f411::tim5::smcr::ETPS_A\">ETPS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::smcr::ETPS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/smcr/enum.ETF_A.html\" title=\"enum stm32f4::stm32f411::tim5::smcr::ETF_A\">ETF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/smcr/enum.ETF_A.html\" title=\"enum stm32f4::stm32f411::tim5::smcr::ETF_A\">ETF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::smcr::ETF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/smcr/enum.MSM_A.html\" title=\"enum stm32f4::stm32f411::tim5::smcr::MSM_A\">MSM_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/smcr/enum.MSM_A.html\" title=\"enum stm32f4::stm32f411::tim5::smcr::MSM_A\">MSM_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::smcr::MSM_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/smcr/enum.TS_A.html\" title=\"enum stm32f4::stm32f411::tim5::smcr::TS_A\">TS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/smcr/enum.TS_A.html\" title=\"enum stm32f4::stm32f411::tim5::smcr::TS_A\">TS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::smcr::TS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/smcr/enum.SMS_A.html\" title=\"enum stm32f4::stm32f411::tim5::smcr::SMS_A\">SMS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/smcr/enum.SMS_A.html\" title=\"enum stm32f4::stm32f411::tim5::smcr::SMS_A\">SMS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::smcr::SMS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/dier/enum.TDE_A.html\" title=\"enum stm32f4::stm32f411::tim5::dier::TDE_A\">TDE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/dier/enum.TDE_A.html\" title=\"enum stm32f4::stm32f411::tim5::dier::TDE_A\">TDE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::dier::TDE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/dier/enum.CC1DE_A.html\" title=\"enum stm32f4::stm32f411::tim5::dier::CC1DE_A\">CC1DE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/dier/enum.CC1DE_A.html\" title=\"enum stm32f4::stm32f411::tim5::dier::CC1DE_A\">CC1DE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::dier::CC1DE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/dier/enum.UDE_A.html\" title=\"enum stm32f4::stm32f411::tim5::dier::UDE_A\">UDE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/dier/enum.UDE_A.html\" title=\"enum stm32f4::stm32f411::tim5::dier::UDE_A\">UDE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::dier::UDE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/dier/enum.TIE_A.html\" title=\"enum stm32f4::stm32f411::tim5::dier::TIE_A\">TIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/dier/enum.TIE_A.html\" title=\"enum stm32f4::stm32f411::tim5::dier::TIE_A\">TIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::dier::TIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/dier/enum.CC1IE_A.html\" title=\"enum stm32f4::stm32f411::tim5::dier::CC1IE_A\">CC1IE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/dier/enum.CC1IE_A.html\" title=\"enum stm32f4::stm32f411::tim5::dier::CC1IE_A\">CC1IE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::dier::CC1IE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/dier/enum.UIE_A.html\" title=\"enum stm32f4::stm32f411::tim5::dier::UIE_A\">UIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/dier/enum.UIE_A.html\" title=\"enum stm32f4::stm32f411::tim5::dier::UIE_A\">UIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::dier::UIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/sr/enum.CC1OF_A.html\" title=\"enum stm32f4::stm32f411::tim5::sr::CC1OF_A\">CC1OF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/sr/enum.CC1OF_A.html\" title=\"enum stm32f4::stm32f411::tim5::sr::CC1OF_A\">CC1OF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::sr::CC1OF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/sr/enum.CC1OF_AW.html\" title=\"enum stm32f4::stm32f411::tim5::sr::CC1OF_AW\">CC1OF_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/sr/enum.CC1OF_AW.html\" title=\"enum stm32f4::stm32f411::tim5::sr::CC1OF_AW\">CC1OF_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::sr::CC1OF_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/sr/enum.TIF_A.html\" title=\"enum stm32f4::stm32f411::tim5::sr::TIF_A\">TIF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/sr/enum.TIF_A.html\" title=\"enum stm32f4::stm32f411::tim5::sr::TIF_A\">TIF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::sr::TIF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/sr/enum.TIF_AW.html\" title=\"enum stm32f4::stm32f411::tim5::sr::TIF_AW\">TIF_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/sr/enum.TIF_AW.html\" title=\"enum stm32f4::stm32f411::tim5::sr::TIF_AW\">TIF_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::sr::TIF_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/sr/enum.CC1IF_A.html\" title=\"enum stm32f4::stm32f411::tim5::sr::CC1IF_A\">CC1IF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/sr/enum.CC1IF_A.html\" title=\"enum stm32f4::stm32f411::tim5::sr::CC1IF_A\">CC1IF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::sr::CC1IF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/sr/enum.CC1IF_AW.html\" title=\"enum stm32f4::stm32f411::tim5::sr::CC1IF_AW\">CC1IF_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/sr/enum.CC1IF_AW.html\" title=\"enum stm32f4::stm32f411::tim5::sr::CC1IF_AW\">CC1IF_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::sr::CC1IF_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/sr/enum.UIF_A.html\" title=\"enum stm32f4::stm32f411::tim5::sr::UIF_A\">UIF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/sr/enum.UIF_A.html\" title=\"enum stm32f4::stm32f411::tim5::sr::UIF_A\">UIF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::sr::UIF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/egr/enum.TG_AW.html\" title=\"enum stm32f4::stm32f411::tim5::egr::TG_AW\">TG_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/egr/enum.TG_AW.html\" title=\"enum stm32f4::stm32f411::tim5::egr::TG_AW\">TG_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::egr::TG_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/egr/enum.CC1G_AW.html\" title=\"enum stm32f4::stm32f411::tim5::egr::CC1G_AW\">CC1G_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/egr/enum.CC1G_AW.html\" title=\"enum stm32f4::stm32f411::tim5::egr::CC1G_AW\">CC1G_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::egr::CC1G_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/egr/enum.UG_AW.html\" title=\"enum stm32f4::stm32f411::tim5::egr::UG_AW\">UG_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/egr/enum.UG_AW.html\" title=\"enum stm32f4::stm32f411::tim5::egr::UG_AW\">UG_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::egr::UG_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr1_output/enum.OC2PE_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr1_output::OC2PE_A\">OC2PE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr1_output/enum.OC2PE_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr1_output::OC2PE_A\">OC2PE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::ccmr1_output::OC2PE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr1_output/enum.CC2S_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr1_output::CC2S_A\">CC2S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr1_output/enum.CC2S_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr1_output::CC2S_A\">CC2S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::ccmr1_output::CC2S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr1_output/enum.OC1M_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr1_output::OC1M_A\">OC1M_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr1_output/enum.OC1M_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr1_output::OC1M_A\">OC1M_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::ccmr1_output::OC1M_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr1_output/enum.OC1PE_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr1_output::OC1PE_A\">OC1PE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr1_output/enum.OC1PE_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr1_output::OC1PE_A\">OC1PE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::ccmr1_output::OC1PE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr1_output/enum.CC1S_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr1_output::CC1S_A\">CC1S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr1_output/enum.CC1S_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr1_output::CC1S_A\">CC1S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::ccmr1_output::CC1S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr1_input/enum.CC2S_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr1_input::CC2S_A\">CC2S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr1_input/enum.CC2S_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr1_input::CC2S_A\">CC2S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::ccmr1_input::CC2S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr1_input/enum.IC1F_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr1_input::IC1F_A\">IC1F_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr1_input/enum.IC1F_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr1_input::IC1F_A\">IC1F_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::ccmr1_input::IC1F_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr1_input/enum.CC1S_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr1_input::CC1S_A\">CC1S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr1_input/enum.CC1S_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr1_input::CC1S_A\">CC1S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::ccmr1_input::CC1S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr2_output/enum.OC4PE_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr2_output::OC4PE_A\">OC4PE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr2_output/enum.OC4PE_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr2_output::OC4PE_A\">OC4PE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::ccmr2_output::OC4PE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr2_output/enum.CC4S_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr2_output::CC4S_A\">CC4S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr2_output/enum.CC4S_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr2_output::CC4S_A\">CC4S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::ccmr2_output::CC4S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr2_output/enum.OC3M_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr2_output::OC3M_A\">OC3M_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr2_output/enum.OC3M_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr2_output::OC3M_A\">OC3M_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::ccmr2_output::OC3M_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr2_output/enum.OC3PE_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr2_output::OC3PE_A\">OC3PE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr2_output/enum.OC3PE_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr2_output::OC3PE_A\">OC3PE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::ccmr2_output::OC3PE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr2_output/enum.CC3S_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr2_output::CC3S_A\">CC3S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr2_output/enum.CC3S_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr2_output::CC3S_A\">CC3S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::ccmr2_output::CC3S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr2_input/enum.CC4S_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr2_input::CC4S_A\">CC4S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr2_input/enum.CC4S_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr2_input::CC4S_A\">CC4S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::ccmr2_input::CC4S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr2_input/enum.CC3S_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr2_input::CC3S_A\">CC3S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim5/ccmr2_input/enum.CC3S_A.html\" title=\"enum stm32f4::stm32f411::tim5::ccmr2_input::CC3S_A\">CC3S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim5::ccmr2_input::CC3S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim9/cr1/enum.CKD_A.html\" title=\"enum stm32f4::stm32f411::tim9::cr1::CKD_A\">CKD_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim9/cr1/enum.CKD_A.html\" title=\"enum stm32f4::stm32f411::tim9::cr1::CKD_A\">CKD_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim9::cr1::CKD_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim9/cr1/enum.ARPE_A.html\" title=\"enum stm32f4::stm32f411::tim9::cr1::ARPE_A\">ARPE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim9/cr1/enum.ARPE_A.html\" title=\"enum stm32f4::stm32f411::tim9::cr1::ARPE_A\">ARPE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim9::cr1::ARPE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim9/cr1/enum.OPM_A.html\" title=\"enum stm32f4::stm32f411::tim9::cr1::OPM_A\">OPM_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim9/cr1/enum.OPM_A.html\" title=\"enum stm32f4::stm32f411::tim9::cr1::OPM_A\">OPM_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim9::cr1::OPM_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim9/cr1/enum.URS_A.html\" title=\"enum stm32f4::stm32f411::tim9::cr1::URS_A\">URS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim9/cr1/enum.URS_A.html\" title=\"enum stm32f4::stm32f411::tim9::cr1::URS_A\">URS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim9::cr1::URS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim9/cr1/enum.UDIS_A.html\" title=\"enum stm32f4::stm32f411::tim9::cr1::UDIS_A\">UDIS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim9/cr1/enum.UDIS_A.html\" title=\"enum stm32f4::stm32f411::tim9::cr1::UDIS_A\">UDIS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim9::cr1::UDIS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim9/cr1/enum.CEN_A.html\" title=\"enum stm32f4::stm32f411::tim9::cr1::CEN_A\">CEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim9/cr1/enum.CEN_A.html\" title=\"enum stm32f4::stm32f411::tim9::cr1::CEN_A\">CEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim9::cr1::CEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim9/dier/enum.UIE_A.html\" title=\"enum stm32f4::stm32f411::tim9::dier::UIE_A\">UIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim9/dier/enum.UIE_A.html\" title=\"enum stm32f4::stm32f411::tim9::dier::UIE_A\">UIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim9::dier::UIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim9/sr/enum.UIF_A.html\" title=\"enum stm32f4::stm32f411::tim9::sr::UIF_A\">UIF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim9/sr/enum.UIF_A.html\" title=\"enum stm32f4::stm32f411::tim9::sr::UIF_A\">UIF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim9::sr::UIF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim9/egr/enum.UG_AW.html\" title=\"enum stm32f4::stm32f411::tim9::egr::UG_AW\">UG_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim9/egr/enum.UG_AW.html\" title=\"enum stm32f4::stm32f411::tim9::egr::UG_AW\">UG_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::tim9::egr::UG_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/tim9/ccmr1_output/enum.OC1M_A.html\" title=\"enum stm32f4::stm32f411::tim9::ccmr1_output::OC1M_A\">OC1M_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/tim9/ccmr1_output/enum.OC1M_A.html\" title=\"enum stm32f4::stm32f411::tim9::ccmr1_output::OC1M_A\">OC1M_A</a>","synthetic":false,"types":["stm32f4::stm32f411::tim9::ccmr1_output::OC1M_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.OVER8_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::OVER8_A\">OVER8_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.OVER8_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::OVER8_A\">OVER8_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr1::OVER8_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.UE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::UE_A\">UE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.UE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::UE_A\">UE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr1::UE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.M_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::M_A\">M_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.M_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::M_A\">M_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr1::M_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.WAKE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::WAKE_A\">WAKE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.WAKE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::WAKE_A\">WAKE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr1::WAKE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.PCE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::PCE_A\">PCE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.PCE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::PCE_A\">PCE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr1::PCE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.PS_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::PS_A\">PS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.PS_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::PS_A\">PS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr1::PS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.PEIE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::PEIE_A\">PEIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.PEIE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::PEIE_A\">PEIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr1::PEIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.TXEIE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::TXEIE_A\">TXEIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.TXEIE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::TXEIE_A\">TXEIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr1::TXEIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.TCIE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::TCIE_A\">TCIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.TCIE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::TCIE_A\">TCIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr1::TCIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.RXNEIE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::RXNEIE_A\">RXNEIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.RXNEIE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::RXNEIE_A\">RXNEIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr1::RXNEIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.IDLEIE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::IDLEIE_A\">IDLEIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.IDLEIE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::IDLEIE_A\">IDLEIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr1::IDLEIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.TE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::TE_A\">TE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.TE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::TE_A\">TE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr1::TE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.RE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::RE_A\">RE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.RE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::RE_A\">RE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr1::RE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.RWU_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::RWU_A\">RWU_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.RWU_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::RWU_A\">RWU_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr1::RWU_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.SBK_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::SBK_A\">SBK_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr1/enum.SBK_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr1::SBK_A\">SBK_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr1::SBK_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr2/enum.LINEN_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr2::LINEN_A\">LINEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr2/enum.LINEN_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr2::LINEN_A\">LINEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr2::LINEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr2/enum.STOP_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr2::STOP_A\">STOP_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr2/enum.STOP_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr2::STOP_A\">STOP_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr2::STOP_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr2/enum.CLKEN_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr2::CLKEN_A\">CLKEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr2/enum.CLKEN_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr2::CLKEN_A\">CLKEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr2::CLKEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr2/enum.CPOL_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr2::CPOL_A\">CPOL_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr2/enum.CPOL_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr2::CPOL_A\">CPOL_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr2::CPOL_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr2/enum.CPHA_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr2::CPHA_A\">CPHA_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr2/enum.CPHA_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr2::CPHA_A\">CPHA_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr2::CPHA_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr2/enum.LBDIE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr2::LBDIE_A\">LBDIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr2/enum.LBDIE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr2::LBDIE_A\">LBDIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr2::LBDIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr2/enum.LBDL_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr2::LBDL_A\">LBDL_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr2/enum.LBDL_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr2::LBDL_A\">LBDL_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr2::LBDL_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr3/enum.ONEBIT_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr3::ONEBIT_A\">ONEBIT_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr3/enum.ONEBIT_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr3::ONEBIT_A\">ONEBIT_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr3::ONEBIT_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr3/enum.CTSIE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr3::CTSIE_A\">CTSIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr3/enum.CTSIE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr3::CTSIE_A\">CTSIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr3::CTSIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr3/enum.CTSE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr3::CTSE_A\">CTSE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr3/enum.CTSE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr3::CTSE_A\">CTSE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr3::CTSE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr3/enum.RTSE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr3::RTSE_A\">RTSE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr3/enum.RTSE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr3::RTSE_A\">RTSE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr3::RTSE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr3/enum.DMAT_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr3::DMAT_A\">DMAT_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr3/enum.DMAT_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr3::DMAT_A\">DMAT_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr3::DMAT_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr3/enum.DMAR_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr3::DMAR_A\">DMAR_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr3/enum.DMAR_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr3::DMAR_A\">DMAR_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr3::DMAR_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr3/enum.SCEN_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr3::SCEN_A\">SCEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr3/enum.SCEN_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr3::SCEN_A\">SCEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr3::SCEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr3/enum.NACK_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr3::NACK_A\">NACK_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr3/enum.NACK_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr3::NACK_A\">NACK_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr3::NACK_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr3/enum.HDSEL_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr3::HDSEL_A\">HDSEL_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr3/enum.HDSEL_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr3::HDSEL_A\">HDSEL_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr3::HDSEL_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr3/enum.IRLP_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr3::IRLP_A\">IRLP_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr3/enum.IRLP_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr3::IRLP_A\">IRLP_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr3::IRLP_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr3/enum.IREN_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr3::IREN_A\">IREN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr3/enum.IREN_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr3::IREN_A\">IREN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr3::IREN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr3/enum.EIE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr3::EIE_A\">EIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/usart1/cr3/enum.EIE_A.html\" title=\"enum stm32f4::stm32f411::usart1::cr3::EIE_A\">EIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::usart1::cr3::EIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/wwdg/cr/enum.WDGA_A.html\" title=\"enum stm32f4::stm32f411::wwdg::cr::WDGA_A\">WDGA_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/wwdg/cr/enum.WDGA_A.html\" title=\"enum stm32f4::stm32f411::wwdg::cr::WDGA_A\">WDGA_A</a>","synthetic":false,"types":["stm32f4::stm32f411::wwdg::cr::WDGA_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/wwdg/cfr/enum.EWI_A.html\" title=\"enum stm32f4::stm32f411::wwdg::cfr::EWI_A\">EWI_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/wwdg/cfr/enum.EWI_A.html\" title=\"enum stm32f4::stm32f411::wwdg::cfr::EWI_A\">EWI_A</a>","synthetic":false,"types":["stm32f4::stm32f411::wwdg::cfr::EWI_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/wwdg/cfr/enum.WDGTB_A.html\" title=\"enum stm32f4::stm32f411::wwdg::cfr::WDGTB_A\">WDGTB_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/wwdg/cfr/enum.WDGTB_A.html\" title=\"enum stm32f4::stm32f411::wwdg::cfr::WDGTB_A\">WDGTB_A</a>","synthetic":false,"types":["stm32f4::stm32f411::wwdg::cfr::WDGTB_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/wwdg/sr/enum.EWIF_A.html\" title=\"enum stm32f4::stm32f411::wwdg::sr::EWIF_A\">EWIF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/wwdg/sr/enum.EWIF_A.html\" title=\"enum stm32f4::stm32f411::wwdg::sr::EWIF_A\">EWIF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::wwdg::sr::EWIF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/wwdg/sr/enum.EWIF_AW.html\" title=\"enum stm32f4::stm32f411::wwdg::sr::EWIF_AW\">EWIF_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/wwdg/sr/enum.EWIF_AW.html\" title=\"enum stm32f4::stm32f411::wwdg::sr::EWIF_AW\">EWIF_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::wwdg::sr::EWIF_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.PBURST_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::PBURST_A\">PBURST_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.PBURST_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::PBURST_A\">PBURST_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::st::cr::PBURST_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.CT_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::CT_A\">CT_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.CT_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::CT_A\">CT_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::st::cr::CT_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.DBM_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::DBM_A\">DBM_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.DBM_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::DBM_A\">DBM_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::st::cr::DBM_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.PL_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::PL_A\">PL_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.PL_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::PL_A\">PL_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::st::cr::PL_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.PINCOS_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::PINCOS_A\">PINCOS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.PINCOS_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::PINCOS_A\">PINCOS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::st::cr::PINCOS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.PSIZE_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::PSIZE_A\">PSIZE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.PSIZE_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::PSIZE_A\">PSIZE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::st::cr::PSIZE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.PINC_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::PINC_A\">PINC_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.PINC_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::PINC_A\">PINC_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::st::cr::PINC_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.CIRC_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::CIRC_A\">CIRC_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.CIRC_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::CIRC_A\">CIRC_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::st::cr::CIRC_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.DIR_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::DIR_A\">DIR_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.DIR_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::DIR_A\">DIR_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::st::cr::DIR_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.PFCTRL_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::PFCTRL_A\">PFCTRL_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.PFCTRL_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::PFCTRL_A\">PFCTRL_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::st::cr::PFCTRL_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.TCIE_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::TCIE_A\">TCIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.TCIE_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::TCIE_A\">TCIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::st::cr::TCIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.HTIE_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::HTIE_A\">HTIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.HTIE_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::HTIE_A\">HTIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::st::cr::HTIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.TEIE_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::TEIE_A\">TEIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.TEIE_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::TEIE_A\">TEIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::st::cr::TEIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.DMEIE_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::DMEIE_A\">DMEIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.DMEIE_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::DMEIE_A\">DMEIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::st::cr::DMEIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.EN_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::EN_A\">EN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/cr/enum.EN_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::cr::EN_A\">EN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::st::cr::EN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/fcr/enum.FEIE_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::fcr::FEIE_A\">FEIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/fcr/enum.FEIE_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::fcr::FEIE_A\">FEIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::st::fcr::FEIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/fcr/enum.FS_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::fcr::FS_A\">FS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/fcr/enum.FS_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::fcr::FS_A\">FS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::st::fcr::FS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/fcr/enum.DMDIS_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::fcr::DMDIS_A\">DMDIS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/fcr/enum.DMDIS_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::fcr::DMDIS_A\">DMDIS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::st::fcr::DMDIS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/fcr/enum.FTH_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::fcr::FTH_A\">FTH_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/st/fcr/enum.FTH_A.html\" title=\"enum stm32f4::stm32f411::dma1::st::fcr::FTH_A\">FTH_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::st::fcr::FTH_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/lisr/enum.TCIF0_A.html\" title=\"enum stm32f4::stm32f411::dma1::lisr::TCIF0_A\">TCIF0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/lisr/enum.TCIF0_A.html\" title=\"enum stm32f4::stm32f411::dma1::lisr::TCIF0_A\">TCIF0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::lisr::TCIF0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/lisr/enum.HTIF0_A.html\" title=\"enum stm32f4::stm32f411::dma1::lisr::HTIF0_A\">HTIF0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/lisr/enum.HTIF0_A.html\" title=\"enum stm32f4::stm32f411::dma1::lisr::HTIF0_A\">HTIF0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::lisr::HTIF0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/lisr/enum.TEIF0_A.html\" title=\"enum stm32f4::stm32f411::dma1::lisr::TEIF0_A\">TEIF0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/lisr/enum.TEIF0_A.html\" title=\"enum stm32f4::stm32f411::dma1::lisr::TEIF0_A\">TEIF0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::lisr::TEIF0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/lisr/enum.DMEIF0_A.html\" title=\"enum stm32f4::stm32f411::dma1::lisr::DMEIF0_A\">DMEIF0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/lisr/enum.DMEIF0_A.html\" title=\"enum stm32f4::stm32f411::dma1::lisr::DMEIF0_A\">DMEIF0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::lisr::DMEIF0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/lisr/enum.FEIF0_A.html\" title=\"enum stm32f4::stm32f411::dma1::lisr::FEIF0_A\">FEIF0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/lisr/enum.FEIF0_A.html\" title=\"enum stm32f4::stm32f411::dma1::lisr::FEIF0_A\">FEIF0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::lisr::FEIF0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/hisr/enum.TCIF4_A.html\" title=\"enum stm32f4::stm32f411::dma1::hisr::TCIF4_A\">TCIF4_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/hisr/enum.TCIF4_A.html\" title=\"enum stm32f4::stm32f411::dma1::hisr::TCIF4_A\">TCIF4_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::hisr::TCIF4_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/hisr/enum.HTIF4_A.html\" title=\"enum stm32f4::stm32f411::dma1::hisr::HTIF4_A\">HTIF4_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/hisr/enum.HTIF4_A.html\" title=\"enum stm32f4::stm32f411::dma1::hisr::HTIF4_A\">HTIF4_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::hisr::HTIF4_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/hisr/enum.TEIF4_A.html\" title=\"enum stm32f4::stm32f411::dma1::hisr::TEIF4_A\">TEIF4_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/hisr/enum.TEIF4_A.html\" title=\"enum stm32f4::stm32f411::dma1::hisr::TEIF4_A\">TEIF4_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::hisr::TEIF4_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/hisr/enum.DMEIF4_A.html\" title=\"enum stm32f4::stm32f411::dma1::hisr::DMEIF4_A\">DMEIF4_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/hisr/enum.DMEIF4_A.html\" title=\"enum stm32f4::stm32f411::dma1::hisr::DMEIF4_A\">DMEIF4_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::hisr::DMEIF4_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/hisr/enum.FEIF4_A.html\" title=\"enum stm32f4::stm32f411::dma1::hisr::FEIF4_A\">FEIF4_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/hisr/enum.FEIF4_A.html\" title=\"enum stm32f4::stm32f411::dma1::hisr::FEIF4_A\">FEIF4_A</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::hisr::FEIF4_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/lifcr/enum.CTCIF0_AW.html\" title=\"enum stm32f4::stm32f411::dma1::lifcr::CTCIF0_AW\">CTCIF0_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/lifcr/enum.CTCIF0_AW.html\" title=\"enum stm32f4::stm32f411::dma1::lifcr::CTCIF0_AW\">CTCIF0_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::lifcr::CTCIF0_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/lifcr/enum.CHTIF0_AW.html\" title=\"enum stm32f4::stm32f411::dma1::lifcr::CHTIF0_AW\">CHTIF0_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/lifcr/enum.CHTIF0_AW.html\" title=\"enum stm32f4::stm32f411::dma1::lifcr::CHTIF0_AW\">CHTIF0_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::lifcr::CHTIF0_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/lifcr/enum.CTEIF0_AW.html\" title=\"enum stm32f4::stm32f411::dma1::lifcr::CTEIF0_AW\">CTEIF0_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/lifcr/enum.CTEIF0_AW.html\" title=\"enum stm32f4::stm32f411::dma1::lifcr::CTEIF0_AW\">CTEIF0_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::lifcr::CTEIF0_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/lifcr/enum.CDMEIF0_AW.html\" title=\"enum stm32f4::stm32f411::dma1::lifcr::CDMEIF0_AW\">CDMEIF0_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/lifcr/enum.CDMEIF0_AW.html\" title=\"enum stm32f4::stm32f411::dma1::lifcr::CDMEIF0_AW\">CDMEIF0_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::lifcr::CDMEIF0_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/lifcr/enum.CFEIF0_AW.html\" title=\"enum stm32f4::stm32f411::dma1::lifcr::CFEIF0_AW\">CFEIF0_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/lifcr/enum.CFEIF0_AW.html\" title=\"enum stm32f4::stm32f411::dma1::lifcr::CFEIF0_AW\">CFEIF0_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::lifcr::CFEIF0_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/hifcr/enum.CTCIF4_AW.html\" title=\"enum stm32f4::stm32f411::dma1::hifcr::CTCIF4_AW\">CTCIF4_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/hifcr/enum.CTCIF4_AW.html\" title=\"enum stm32f4::stm32f411::dma1::hifcr::CTCIF4_AW\">CTCIF4_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::hifcr::CTCIF4_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/hifcr/enum.CHTIF4_AW.html\" title=\"enum stm32f4::stm32f411::dma1::hifcr::CHTIF4_AW\">CHTIF4_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/hifcr/enum.CHTIF4_AW.html\" title=\"enum stm32f4::stm32f411::dma1::hifcr::CHTIF4_AW\">CHTIF4_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::hifcr::CHTIF4_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/hifcr/enum.CTEIF4_AW.html\" title=\"enum stm32f4::stm32f411::dma1::hifcr::CTEIF4_AW\">CTEIF4_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/hifcr/enum.CTEIF4_AW.html\" title=\"enum stm32f4::stm32f411::dma1::hifcr::CTEIF4_AW\">CTEIF4_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::hifcr::CTEIF4_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/hifcr/enum.CDMEIF4_AW.html\" title=\"enum stm32f4::stm32f411::dma1::hifcr::CDMEIF4_AW\">CDMEIF4_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/hifcr/enum.CDMEIF4_AW.html\" title=\"enum stm32f4::stm32f411::dma1::hifcr::CDMEIF4_AW\">CDMEIF4_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::hifcr::CDMEIF4_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/dma1/hifcr/enum.CFEIF4_AW.html\" title=\"enum stm32f4::stm32f411::dma1::hifcr::CFEIF4_AW\">CFEIF4_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/dma1/hifcr/enum.CFEIF4_AW.html\" title=\"enum stm32f4::stm32f411::dma1::hifcr::CFEIF4_AW\">CFEIF4_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::dma1::hifcr::CFEIF4_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpioh/moder/enum.MODER0_A.html\" title=\"enum stm32f4::stm32f411::gpioh::moder::MODER0_A\">MODER0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpioh/moder/enum.MODER0_A.html\" title=\"enum stm32f4::stm32f411::gpioh::moder::MODER0_A\">MODER0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpioh::moder::MODER0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpioh/otyper/enum.OT0_A.html\" title=\"enum stm32f4::stm32f411::gpioh::otyper::OT0_A\">OT0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpioh/otyper/enum.OT0_A.html\" title=\"enum stm32f4::stm32f411::gpioh::otyper::OT0_A\">OT0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpioh::otyper::OT0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpioh/ospeedr/enum.OSPEEDR0_A.html\" title=\"enum stm32f4::stm32f411::gpioh::ospeedr::OSPEEDR0_A\">OSPEEDR0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpioh/ospeedr/enum.OSPEEDR0_A.html\" title=\"enum stm32f4::stm32f411::gpioh::ospeedr::OSPEEDR0_A\">OSPEEDR0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpioh::ospeedr::OSPEEDR0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpioh/pupdr/enum.PUPDR0_A.html\" title=\"enum stm32f4::stm32f411::gpioh::pupdr::PUPDR0_A\">PUPDR0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpioh/pupdr/enum.PUPDR0_A.html\" title=\"enum stm32f4::stm32f411::gpioh::pupdr::PUPDR0_A\">PUPDR0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpioh::pupdr::PUPDR0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpioh/idr/enum.IDR0_A.html\" title=\"enum stm32f4::stm32f411::gpioh::idr::IDR0_A\">IDR0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpioh/idr/enum.IDR0_A.html\" title=\"enum stm32f4::stm32f411::gpioh::idr::IDR0_A\">IDR0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpioh::idr::IDR0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpioh/odr/enum.ODR0_A.html\" title=\"enum stm32f4::stm32f411::gpioh::odr::ODR0_A\">ODR0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpioh/odr/enum.ODR0_A.html\" title=\"enum stm32f4::stm32f411::gpioh::odr::ODR0_A\">ODR0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpioh::odr::ODR0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpioh/bsrr/enum.BR0_AW.html\" title=\"enum stm32f4::stm32f411::gpioh::bsrr::BR0_AW\">BR0_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpioh/bsrr/enum.BR0_AW.html\" title=\"enum stm32f4::stm32f411::gpioh::bsrr::BR0_AW\">BR0_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::gpioh::bsrr::BR0_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpioh/bsrr/enum.BS0_AW.html\" title=\"enum stm32f4::stm32f411::gpioh::bsrr::BS0_AW\">BS0_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpioh/bsrr/enum.BS0_AW.html\" title=\"enum stm32f4::stm32f411::gpioh::bsrr::BS0_AW\">BS0_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::gpioh::bsrr::BS0_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpioh/lckr/enum.LCKK_A.html\" title=\"enum stm32f4::stm32f411::gpioh::lckr::LCKK_A\">LCKK_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpioh/lckr/enum.LCKK_A.html\" title=\"enum stm32f4::stm32f411::gpioh::lckr::LCKK_A\">LCKK_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpioh::lckr::LCKK_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpioh/lckr/enum.LCK10_A.html\" title=\"enum stm32f4::stm32f411::gpioh::lckr::LCK10_A\">LCK10_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpioh/lckr/enum.LCK10_A.html\" title=\"enum stm32f4::stm32f411::gpioh::lckr::LCK10_A\">LCK10_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpioh::lckr::LCK10_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpioh/lckr/enum.LCK0_A.html\" title=\"enum stm32f4::stm32f411::gpioh::lckr::LCK0_A\">LCK0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpioh/lckr/enum.LCK0_A.html\" title=\"enum stm32f4::stm32f411::gpioh::lckr::LCK0_A\">LCK0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpioh::lckr::LCK0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpioh/afrl/enum.AFRL0_A.html\" title=\"enum stm32f4::stm32f411::gpioh::afrl::AFRL0_A\">AFRL0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpioh/afrl/enum.AFRL0_A.html\" title=\"enum stm32f4::stm32f411::gpioh::afrl::AFRL0_A\">AFRL0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpioh::afrl::AFRL0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpioh/afrh/enum.AFRH8_A.html\" title=\"enum stm32f4::stm32f411::gpioh::afrh::AFRH8_A\">AFRH8_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpioh/afrh/enum.AFRH8_A.html\" title=\"enum stm32f4::stm32f411::gpioh::afrh::AFRH8_A\">AFRH8_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpioh::afrh::AFRH8_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpiob/moder/enum.MODER0_A.html\" title=\"enum stm32f4::stm32f411::gpiob::moder::MODER0_A\">MODER0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpiob/moder/enum.MODER0_A.html\" title=\"enum stm32f4::stm32f411::gpiob::moder::MODER0_A\">MODER0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpiob::moder::MODER0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpiob/otyper/enum.OT0_A.html\" title=\"enum stm32f4::stm32f411::gpiob::otyper::OT0_A\">OT0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpiob/otyper/enum.OT0_A.html\" title=\"enum stm32f4::stm32f411::gpiob::otyper::OT0_A\">OT0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpiob::otyper::OT0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpiob/ospeedr/enum.OSPEEDR0_A.html\" title=\"enum stm32f4::stm32f411::gpiob::ospeedr::OSPEEDR0_A\">OSPEEDR0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpiob/ospeedr/enum.OSPEEDR0_A.html\" title=\"enum stm32f4::stm32f411::gpiob::ospeedr::OSPEEDR0_A\">OSPEEDR0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpiob::ospeedr::OSPEEDR0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpiob/pupdr/enum.PUPDR0_A.html\" title=\"enum stm32f4::stm32f411::gpiob::pupdr::PUPDR0_A\">PUPDR0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpiob/pupdr/enum.PUPDR0_A.html\" title=\"enum stm32f4::stm32f411::gpiob::pupdr::PUPDR0_A\">PUPDR0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpiob::pupdr::PUPDR0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpiob/idr/enum.IDR0_A.html\" title=\"enum stm32f4::stm32f411::gpiob::idr::IDR0_A\">IDR0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpiob/idr/enum.IDR0_A.html\" title=\"enum stm32f4::stm32f411::gpiob::idr::IDR0_A\">IDR0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpiob::idr::IDR0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpiob/odr/enum.ODR0_A.html\" title=\"enum stm32f4::stm32f411::gpiob::odr::ODR0_A\">ODR0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpiob/odr/enum.ODR0_A.html\" title=\"enum stm32f4::stm32f411::gpiob::odr::ODR0_A\">ODR0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpiob::odr::ODR0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpiob/bsrr/enum.BR0_AW.html\" title=\"enum stm32f4::stm32f411::gpiob::bsrr::BR0_AW\">BR0_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpiob/bsrr/enum.BR0_AW.html\" title=\"enum stm32f4::stm32f411::gpiob::bsrr::BR0_AW\">BR0_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::gpiob::bsrr::BR0_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpiob/bsrr/enum.BS0_AW.html\" title=\"enum stm32f4::stm32f411::gpiob::bsrr::BS0_AW\">BS0_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpiob/bsrr/enum.BS0_AW.html\" title=\"enum stm32f4::stm32f411::gpiob::bsrr::BS0_AW\">BS0_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::gpiob::bsrr::BS0_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpiob/lckr/enum.LCKK_A.html\" title=\"enum stm32f4::stm32f411::gpiob::lckr::LCKK_A\">LCKK_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpiob/lckr/enum.LCKK_A.html\" title=\"enum stm32f4::stm32f411::gpiob::lckr::LCKK_A\">LCKK_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpiob::lckr::LCKK_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpiob/lckr/enum.LCK10_A.html\" title=\"enum stm32f4::stm32f411::gpiob::lckr::LCK10_A\">LCK10_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpiob/lckr/enum.LCK10_A.html\" title=\"enum stm32f4::stm32f411::gpiob::lckr::LCK10_A\">LCK10_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpiob::lckr::LCK10_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpiob/lckr/enum.LCK0_A.html\" title=\"enum stm32f4::stm32f411::gpiob::lckr::LCK0_A\">LCK0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpiob/lckr/enum.LCK0_A.html\" title=\"enum stm32f4::stm32f411::gpiob::lckr::LCK0_A\">LCK0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpiob::lckr::LCK0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpiob/afrl/enum.AFRL0_A.html\" title=\"enum stm32f4::stm32f411::gpiob::afrl::AFRL0_A\">AFRL0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpiob/afrl/enum.AFRL0_A.html\" title=\"enum stm32f4::stm32f411::gpiob::afrl::AFRL0_A\">AFRL0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpiob::afrl::AFRL0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpiob/afrh/enum.AFRH8_A.html\" title=\"enum stm32f4::stm32f411::gpiob::afrh::AFRH8_A\">AFRH8_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpiob/afrh/enum.AFRH8_A.html\" title=\"enum stm32f4::stm32f411::gpiob::afrh::AFRH8_A\">AFRH8_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpiob::afrh::AFRH8_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpioa/moder/enum.MODER0_A.html\" title=\"enum stm32f4::stm32f411::gpioa::moder::MODER0_A\">MODER0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpioa/moder/enum.MODER0_A.html\" title=\"enum stm32f4::stm32f411::gpioa::moder::MODER0_A\">MODER0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpioa::moder::MODER0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpioa/otyper/enum.OT0_A.html\" title=\"enum stm32f4::stm32f411::gpioa::otyper::OT0_A\">OT0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpioa/otyper/enum.OT0_A.html\" title=\"enum stm32f4::stm32f411::gpioa::otyper::OT0_A\">OT0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpioa::otyper::OT0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpioa/ospeedr/enum.OSPEEDR0_A.html\" title=\"enum stm32f4::stm32f411::gpioa::ospeedr::OSPEEDR0_A\">OSPEEDR0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpioa/ospeedr/enum.OSPEEDR0_A.html\" title=\"enum stm32f4::stm32f411::gpioa::ospeedr::OSPEEDR0_A\">OSPEEDR0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpioa::ospeedr::OSPEEDR0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpioa/pupdr/enum.PUPDR0_A.html\" title=\"enum stm32f4::stm32f411::gpioa::pupdr::PUPDR0_A\">PUPDR0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpioa/pupdr/enum.PUPDR0_A.html\" title=\"enum stm32f4::stm32f411::gpioa::pupdr::PUPDR0_A\">PUPDR0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpioa::pupdr::PUPDR0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpioa/idr/enum.IDR0_A.html\" title=\"enum stm32f4::stm32f411::gpioa::idr::IDR0_A\">IDR0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpioa/idr/enum.IDR0_A.html\" title=\"enum stm32f4::stm32f411::gpioa::idr::IDR0_A\">IDR0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpioa::idr::IDR0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpioa/odr/enum.ODR0_A.html\" title=\"enum stm32f4::stm32f411::gpioa::odr::ODR0_A\">ODR0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpioa/odr/enum.ODR0_A.html\" title=\"enum stm32f4::stm32f411::gpioa::odr::ODR0_A\">ODR0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpioa::odr::ODR0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpioa/bsrr/enum.BR0_AW.html\" title=\"enum stm32f4::stm32f411::gpioa::bsrr::BR0_AW\">BR0_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpioa/bsrr/enum.BR0_AW.html\" title=\"enum stm32f4::stm32f411::gpioa::bsrr::BR0_AW\">BR0_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::gpioa::bsrr::BR0_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpioa/bsrr/enum.BS0_AW.html\" title=\"enum stm32f4::stm32f411::gpioa::bsrr::BS0_AW\">BS0_AW</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpioa/bsrr/enum.BS0_AW.html\" title=\"enum stm32f4::stm32f411::gpioa::bsrr::BS0_AW\">BS0_AW</a>","synthetic":false,"types":["stm32f4::stm32f411::gpioa::bsrr::BS0_AW"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpioa/lckr/enum.LCKK_A.html\" title=\"enum stm32f4::stm32f411::gpioa::lckr::LCKK_A\">LCKK_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpioa/lckr/enum.LCKK_A.html\" title=\"enum stm32f4::stm32f411::gpioa::lckr::LCKK_A\">LCKK_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpioa::lckr::LCKK_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpioa/lckr/enum.LCK10_A.html\" title=\"enum stm32f4::stm32f411::gpioa::lckr::LCK10_A\">LCK10_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpioa/lckr/enum.LCK10_A.html\" title=\"enum stm32f4::stm32f411::gpioa::lckr::LCK10_A\">LCK10_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpioa::lckr::LCK10_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpioa/lckr/enum.LCK0_A.html\" title=\"enum stm32f4::stm32f411::gpioa::lckr::LCK0_A\">LCK0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpioa/lckr/enum.LCK0_A.html\" title=\"enum stm32f4::stm32f411::gpioa::lckr::LCK0_A\">LCK0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpioa::lckr::LCK0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpioa/afrl/enum.AFRL0_A.html\" title=\"enum stm32f4::stm32f411::gpioa::afrl::AFRL0_A\">AFRL0_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpioa/afrl/enum.AFRL0_A.html\" title=\"enum stm32f4::stm32f411::gpioa::afrl::AFRL0_A\">AFRL0_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpioa::afrl::AFRL0_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/gpioa/afrh/enum.AFRH8_A.html\" title=\"enum stm32f4::stm32f411::gpioa::afrh::AFRH8_A\">AFRH8_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/gpioa/afrh/enum.AFRH8_A.html\" title=\"enum stm32f4::stm32f411::gpioa::afrh::AFRH8_A\">AFRH8_A</a>","synthetic":false,"types":["stm32f4::stm32f411::gpioa::afrh::AFRH8_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.SWRST_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::SWRST_A\">SWRST_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.SWRST_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::SWRST_A\">SWRST_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::cr1::SWRST_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.ALERT_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::ALERT_A\">ALERT_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.ALERT_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::ALERT_A\">ALERT_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::cr1::ALERT_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.PEC_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::PEC_A\">PEC_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.PEC_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::PEC_A\">PEC_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::cr1::PEC_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.POS_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::POS_A\">POS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.POS_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::POS_A\">POS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::cr1::POS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.ACK_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::ACK_A\">ACK_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.ACK_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::ACK_A\">ACK_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::cr1::ACK_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.STOP_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::STOP_A\">STOP_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.STOP_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::STOP_A\">STOP_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::cr1::STOP_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.START_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::START_A\">START_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.START_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::START_A\">START_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::cr1::START_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.NOSTRETCH_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::NOSTRETCH_A\">NOSTRETCH_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.NOSTRETCH_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::NOSTRETCH_A\">NOSTRETCH_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::cr1::NOSTRETCH_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.ENGC_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::ENGC_A\">ENGC_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.ENGC_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::ENGC_A\">ENGC_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::cr1::ENGC_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.ENPEC_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::ENPEC_A\">ENPEC_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.ENPEC_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::ENPEC_A\">ENPEC_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::cr1::ENPEC_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.ENARP_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::ENARP_A\">ENARP_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.ENARP_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::ENARP_A\">ENARP_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::cr1::ENARP_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.SMBTYPE_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::SMBTYPE_A\">SMBTYPE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.SMBTYPE_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::SMBTYPE_A\">SMBTYPE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::cr1::SMBTYPE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.SMBUS_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::SMBUS_A\">SMBUS_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.SMBUS_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::SMBUS_A\">SMBUS_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::cr1::SMBUS_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.PE_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::PE_A\">PE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr1/enum.PE_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr1::PE_A\">PE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::cr1::PE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr2/enum.LAST_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr2::LAST_A\">LAST_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr2/enum.LAST_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr2::LAST_A\">LAST_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::cr2::LAST_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr2/enum.DMAEN_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr2::DMAEN_A\">DMAEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr2/enum.DMAEN_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr2::DMAEN_A\">DMAEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::cr2::DMAEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr2/enum.ITBUFEN_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr2::ITBUFEN_A\">ITBUFEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr2/enum.ITBUFEN_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr2::ITBUFEN_A\">ITBUFEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::cr2::ITBUFEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr2/enum.ITEVTEN_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr2::ITEVTEN_A\">ITEVTEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr2/enum.ITEVTEN_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr2::ITEVTEN_A\">ITEVTEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::cr2::ITEVTEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr2/enum.ITERREN_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr2::ITERREN_A\">ITERREN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/cr2/enum.ITERREN_A.html\" title=\"enum stm32f4::stm32f411::i2c1::cr2::ITERREN_A\">ITERREN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::cr2::ITERREN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/oar1/enum.ADDMODE_A.html\" title=\"enum stm32f4::stm32f411::i2c1::oar1::ADDMODE_A\">ADDMODE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/oar1/enum.ADDMODE_A.html\" title=\"enum stm32f4::stm32f411::i2c1::oar1::ADDMODE_A\">ADDMODE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::oar1::ADDMODE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/oar2/enum.ENDUAL_A.html\" title=\"enum stm32f4::stm32f411::i2c1::oar2::ENDUAL_A\">ENDUAL_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/oar2/enum.ENDUAL_A.html\" title=\"enum stm32f4::stm32f411::i2c1::oar2::ENDUAL_A\">ENDUAL_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::oar2::ENDUAL_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/sr1/enum.SMBALERT_A.html\" title=\"enum stm32f4::stm32f411::i2c1::sr1::SMBALERT_A\">SMBALERT_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/sr1/enum.SMBALERT_A.html\" title=\"enum stm32f4::stm32f411::i2c1::sr1::SMBALERT_A\">SMBALERT_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::sr1::SMBALERT_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/sr1/enum.TIMEOUT_A.html\" title=\"enum stm32f4::stm32f411::i2c1::sr1::TIMEOUT_A\">TIMEOUT_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/sr1/enum.TIMEOUT_A.html\" title=\"enum stm32f4::stm32f411::i2c1::sr1::TIMEOUT_A\">TIMEOUT_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::sr1::TIMEOUT_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/sr1/enum.PECERR_A.html\" title=\"enum stm32f4::stm32f411::i2c1::sr1::PECERR_A\">PECERR_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/sr1/enum.PECERR_A.html\" title=\"enum stm32f4::stm32f411::i2c1::sr1::PECERR_A\">PECERR_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::sr1::PECERR_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/sr1/enum.OVR_A.html\" title=\"enum stm32f4::stm32f411::i2c1::sr1::OVR_A\">OVR_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/sr1/enum.OVR_A.html\" title=\"enum stm32f4::stm32f411::i2c1::sr1::OVR_A\">OVR_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::sr1::OVR_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/sr1/enum.AF_A.html\" title=\"enum stm32f4::stm32f411::i2c1::sr1::AF_A\">AF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/sr1/enum.AF_A.html\" title=\"enum stm32f4::stm32f411::i2c1::sr1::AF_A\">AF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::sr1::AF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/sr1/enum.ARLO_A.html\" title=\"enum stm32f4::stm32f411::i2c1::sr1::ARLO_A\">ARLO_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/sr1/enum.ARLO_A.html\" title=\"enum stm32f4::stm32f411::i2c1::sr1::ARLO_A\">ARLO_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::sr1::ARLO_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/sr1/enum.BERR_A.html\" title=\"enum stm32f4::stm32f411::i2c1::sr1::BERR_A\">BERR_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/sr1/enum.BERR_A.html\" title=\"enum stm32f4::stm32f411::i2c1::sr1::BERR_A\">BERR_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::sr1::BERR_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/sr1/enum.TXE_A.html\" title=\"enum stm32f4::stm32f411::i2c1::sr1::TXE_A\">TXE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/sr1/enum.TXE_A.html\" title=\"enum stm32f4::stm32f411::i2c1::sr1::TXE_A\">TXE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::sr1::TXE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/sr1/enum.RXNE_A.html\" title=\"enum stm32f4::stm32f411::i2c1::sr1::RXNE_A\">RXNE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/sr1/enum.RXNE_A.html\" title=\"enum stm32f4::stm32f411::i2c1::sr1::RXNE_A\">RXNE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::sr1::RXNE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/sr1/enum.STOPF_A.html\" title=\"enum stm32f4::stm32f411::i2c1::sr1::STOPF_A\">STOPF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/sr1/enum.STOPF_A.html\" title=\"enum stm32f4::stm32f411::i2c1::sr1::STOPF_A\">STOPF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::sr1::STOPF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/sr1/enum.BTF_A.html\" title=\"enum stm32f4::stm32f411::i2c1::sr1::BTF_A\">BTF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/sr1/enum.BTF_A.html\" title=\"enum stm32f4::stm32f411::i2c1::sr1::BTF_A\">BTF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::sr1::BTF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/sr1/enum.ADDR_A.html\" title=\"enum stm32f4::stm32f411::i2c1::sr1::ADDR_A\">ADDR_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/sr1/enum.ADDR_A.html\" title=\"enum stm32f4::stm32f411::i2c1::sr1::ADDR_A\">ADDR_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::sr1::ADDR_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/sr1/enum.SB_A.html\" title=\"enum stm32f4::stm32f411::i2c1::sr1::SB_A\">SB_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/sr1/enum.SB_A.html\" title=\"enum stm32f4::stm32f411::i2c1::sr1::SB_A\">SB_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::sr1::SB_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/ccr/enum.F_S_A.html\" title=\"enum stm32f4::stm32f411::i2c1::ccr::F_S_A\">F_S_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/ccr/enum.F_S_A.html\" title=\"enum stm32f4::stm32f411::i2c1::ccr::F_S_A\">F_S_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::ccr::F_S_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/ccr/enum.DUTY_A.html\" title=\"enum stm32f4::stm32f411::i2c1::ccr::DUTY_A\">DUTY_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/ccr/enum.DUTY_A.html\" title=\"enum stm32f4::stm32f411::i2c1::ccr::DUTY_A\">DUTY_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::ccr::DUTY_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/fltr/enum.ANOFF_A.html\" title=\"enum stm32f4::stm32f411::i2c1::fltr::ANOFF_A\">ANOFF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/fltr/enum.ANOFF_A.html\" title=\"enum stm32f4::stm32f411::i2c1::fltr::ANOFF_A\">ANOFF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::fltr::ANOFF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/fltr/enum.DNF_A.html\" title=\"enum stm32f4::stm32f411::i2c1::fltr::DNF_A\">DNF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/i2c1/fltr/enum.DNF_A.html\" title=\"enum stm32f4::stm32f411::i2c1::fltr::DNF_A\">DNF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::i2c1::fltr::DNF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.BIDIMODE_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::BIDIMODE_A\">BIDIMODE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.BIDIMODE_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::BIDIMODE_A\">BIDIMODE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::cr1::BIDIMODE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.BIDIOE_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::BIDIOE_A\">BIDIOE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.BIDIOE_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::BIDIOE_A\">BIDIOE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::cr1::BIDIOE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.CRCEN_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::CRCEN_A\">CRCEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.CRCEN_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::CRCEN_A\">CRCEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::cr1::CRCEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.CRCNEXT_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::CRCNEXT_A\">CRCNEXT_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.CRCNEXT_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::CRCNEXT_A\">CRCNEXT_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::cr1::CRCNEXT_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.DFF_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::DFF_A\">DFF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.DFF_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::DFF_A\">DFF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::cr1::DFF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.RXONLY_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::RXONLY_A\">RXONLY_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.RXONLY_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::RXONLY_A\">RXONLY_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::cr1::RXONLY_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.SSM_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::SSM_A\">SSM_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.SSM_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::SSM_A\">SSM_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::cr1::SSM_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.SSI_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::SSI_A\">SSI_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.SSI_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::SSI_A\">SSI_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::cr1::SSI_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.LSBFIRST_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::LSBFIRST_A\">LSBFIRST_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.LSBFIRST_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::LSBFIRST_A\">LSBFIRST_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::cr1::LSBFIRST_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.SPE_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::SPE_A\">SPE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.SPE_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::SPE_A\">SPE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::cr1::SPE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.BR_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::BR_A\">BR_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.BR_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::BR_A\">BR_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::cr1::BR_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.MSTR_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::MSTR_A\">MSTR_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.MSTR_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::MSTR_A\">MSTR_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::cr1::MSTR_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.CPOL_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::CPOL_A\">CPOL_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.CPOL_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::CPOL_A\">CPOL_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::cr1::CPOL_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.CPHA_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::CPHA_A\">CPHA_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr1/enum.CPHA_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr1::CPHA_A\">CPHA_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::cr1::CPHA_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr2/enum.TXEIE_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr2::TXEIE_A\">TXEIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr2/enum.TXEIE_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr2::TXEIE_A\">TXEIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::cr2::TXEIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr2/enum.RXNEIE_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr2::RXNEIE_A\">RXNEIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr2/enum.RXNEIE_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr2::RXNEIE_A\">RXNEIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::cr2::RXNEIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr2/enum.ERRIE_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr2::ERRIE_A\">ERRIE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr2/enum.ERRIE_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr2::ERRIE_A\">ERRIE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::cr2::ERRIE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr2/enum.FRF_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr2::FRF_A\">FRF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr2/enum.FRF_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr2::FRF_A\">FRF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::cr2::FRF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr2/enum.SSOE_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr2::SSOE_A\">SSOE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr2/enum.SSOE_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr2::SSOE_A\">SSOE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::cr2::SSOE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr2/enum.TXDMAEN_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr2::TXDMAEN_A\">TXDMAEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr2/enum.TXDMAEN_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr2::TXDMAEN_A\">TXDMAEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::cr2::TXDMAEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr2/enum.RXDMAEN_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr2::RXDMAEN_A\">RXDMAEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/cr2/enum.RXDMAEN_A.html\" title=\"enum stm32f4::stm32f411::spi1::cr2::RXDMAEN_A\">RXDMAEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::cr2::RXDMAEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/sr/enum.FRE_A.html\" title=\"enum stm32f4::stm32f411::spi1::sr::FRE_A\">FRE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/sr/enum.FRE_A.html\" title=\"enum stm32f4::stm32f411::spi1::sr::FRE_A\">FRE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::sr::FRE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/sr/enum.BSY_A.html\" title=\"enum stm32f4::stm32f411::spi1::sr::BSY_A\">BSY_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/sr/enum.BSY_A.html\" title=\"enum stm32f4::stm32f411::spi1::sr::BSY_A\">BSY_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::sr::BSY_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/sr/enum.OVR_A.html\" title=\"enum stm32f4::stm32f411::spi1::sr::OVR_A\">OVR_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/sr/enum.OVR_A.html\" title=\"enum stm32f4::stm32f411::spi1::sr::OVR_A\">OVR_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::sr::OVR_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/sr/enum.MODF_A.html\" title=\"enum stm32f4::stm32f411::spi1::sr::MODF_A\">MODF_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/sr/enum.MODF_A.html\" title=\"enum stm32f4::stm32f411::spi1::sr::MODF_A\">MODF_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::sr::MODF_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/sr/enum.CRCERR_A.html\" title=\"enum stm32f4::stm32f411::spi1::sr::CRCERR_A\">CRCERR_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/sr/enum.CRCERR_A.html\" title=\"enum stm32f4::stm32f411::spi1::sr::CRCERR_A\">CRCERR_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::sr::CRCERR_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/sr/enum.UDR_A.html\" title=\"enum stm32f4::stm32f411::spi1::sr::UDR_A\">UDR_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/sr/enum.UDR_A.html\" title=\"enum stm32f4::stm32f411::spi1::sr::UDR_A\">UDR_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::sr::UDR_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/sr/enum.CHSIDE_A.html\" title=\"enum stm32f4::stm32f411::spi1::sr::CHSIDE_A\">CHSIDE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/sr/enum.CHSIDE_A.html\" title=\"enum stm32f4::stm32f411::spi1::sr::CHSIDE_A\">CHSIDE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::sr::CHSIDE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/sr/enum.TXE_A.html\" title=\"enum stm32f4::stm32f411::spi1::sr::TXE_A\">TXE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/sr/enum.TXE_A.html\" title=\"enum stm32f4::stm32f411::spi1::sr::TXE_A\">TXE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::sr::TXE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/sr/enum.RXNE_A.html\" title=\"enum stm32f4::stm32f411::spi1::sr::RXNE_A\">RXNE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/sr/enum.RXNE_A.html\" title=\"enum stm32f4::stm32f411::spi1::sr::RXNE_A\">RXNE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::sr::RXNE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/i2scfgr/enum.I2SMOD_A.html\" title=\"enum stm32f4::stm32f411::spi1::i2scfgr::I2SMOD_A\">I2SMOD_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/i2scfgr/enum.I2SMOD_A.html\" title=\"enum stm32f4::stm32f411::spi1::i2scfgr::I2SMOD_A\">I2SMOD_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::i2scfgr::I2SMOD_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/i2scfgr/enum.I2SE_A.html\" title=\"enum stm32f4::stm32f411::spi1::i2scfgr::I2SE_A\">I2SE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/i2scfgr/enum.I2SE_A.html\" title=\"enum stm32f4::stm32f411::spi1::i2scfgr::I2SE_A\">I2SE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::i2scfgr::I2SE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/i2scfgr/enum.I2SCFG_A.html\" title=\"enum stm32f4::stm32f411::spi1::i2scfgr::I2SCFG_A\">I2SCFG_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/i2scfgr/enum.I2SCFG_A.html\" title=\"enum stm32f4::stm32f411::spi1::i2scfgr::I2SCFG_A\">I2SCFG_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::i2scfgr::I2SCFG_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/i2scfgr/enum.PCMSYNC_A.html\" title=\"enum stm32f4::stm32f411::spi1::i2scfgr::PCMSYNC_A\">PCMSYNC_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/i2scfgr/enum.PCMSYNC_A.html\" title=\"enum stm32f4::stm32f411::spi1::i2scfgr::PCMSYNC_A\">PCMSYNC_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::i2scfgr::PCMSYNC_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/i2scfgr/enum.I2SSTD_A.html\" title=\"enum stm32f4::stm32f411::spi1::i2scfgr::I2SSTD_A\">I2SSTD_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/i2scfgr/enum.I2SSTD_A.html\" title=\"enum stm32f4::stm32f411::spi1::i2scfgr::I2SSTD_A\">I2SSTD_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::i2scfgr::I2SSTD_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/i2scfgr/enum.CKPOL_A.html\" title=\"enum stm32f4::stm32f411::spi1::i2scfgr::CKPOL_A\">CKPOL_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/i2scfgr/enum.CKPOL_A.html\" title=\"enum stm32f4::stm32f411::spi1::i2scfgr::CKPOL_A\">CKPOL_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::i2scfgr::CKPOL_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/i2scfgr/enum.DATLEN_A.html\" title=\"enum stm32f4::stm32f411::spi1::i2scfgr::DATLEN_A\">DATLEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/i2scfgr/enum.DATLEN_A.html\" title=\"enum stm32f4::stm32f411::spi1::i2scfgr::DATLEN_A\">DATLEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::i2scfgr::DATLEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/i2scfgr/enum.CHLEN_A.html\" title=\"enum stm32f4::stm32f411::spi1::i2scfgr::CHLEN_A\">CHLEN_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/i2scfgr/enum.CHLEN_A.html\" title=\"enum stm32f4::stm32f411::spi1::i2scfgr::CHLEN_A\">CHLEN_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::i2scfgr::CHLEN_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/i2spr/enum.MCKOE_A.html\" title=\"enum stm32f4::stm32f411::spi1::i2spr::MCKOE_A\">MCKOE_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/i2spr/enum.MCKOE_A.html\" title=\"enum stm32f4::stm32f411::spi1::i2spr::MCKOE_A\">MCKOE_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::i2spr::MCKOE_A"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4/stm32f411/spi1/i2spr/enum.ODD_A.html\" title=\"enum stm32f4::stm32f411::spi1::i2spr::ODD_A\">ODD_A</a>&gt; for <a class=\"enum\" href=\"stm32f4/stm32f411/spi1/i2spr/enum.ODD_A.html\" title=\"enum stm32f4::stm32f411::spi1::i2spr::ODD_A\">ODD_A</a>","synthetic":false,"types":["stm32f4::stm32f411::spi1::i2spr::ODD_A"]}];
implementors["stm32f4xx_hal"] = [{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/adc/config/enum.Sequence.html\" title=\"enum stm32f4xx_hal::adc::config::Sequence\">Sequence</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/adc/config/enum.Sequence.html\" title=\"enum stm32f4xx_hal::adc::config::Sequence\">Sequence</a>","synthetic":false,"types":["stm32f4xx_hal::adc::config::Sequence"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/adc/config/enum.SampleTime.html\" title=\"enum stm32f4xx_hal::adc::config::SampleTime\">SampleTime</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/adc/config/enum.SampleTime.html\" title=\"enum stm32f4xx_hal::adc::config::SampleTime\">SampleTime</a>","synthetic":false,"types":["stm32f4xx_hal::adc::config::SampleTime"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/adc/config/enum.Clock.html\" title=\"enum stm32f4xx_hal::adc::config::Clock\">Clock</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/adc/config/enum.Clock.html\" title=\"enum stm32f4xx_hal::adc::config::Clock\">Clock</a>","synthetic":false,"types":["stm32f4xx_hal::adc::config::Clock"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/adc/config/enum.Resolution.html\" title=\"enum stm32f4xx_hal::adc::config::Resolution\">Resolution</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/adc/config/enum.Resolution.html\" title=\"enum stm32f4xx_hal::adc::config::Resolution\">Resolution</a>","synthetic":false,"types":["stm32f4xx_hal::adc::config::Resolution"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/adc/config/enum.ExternalTrigger.html\" title=\"enum stm32f4xx_hal::adc::config::ExternalTrigger\">ExternalTrigger</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/adc/config/enum.ExternalTrigger.html\" title=\"enum stm32f4xx_hal::adc::config::ExternalTrigger\">ExternalTrigger</a>","synthetic":false,"types":["stm32f4xx_hal::adc::config::ExternalTrigger"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/adc/config/enum.TriggerMode.html\" title=\"enum stm32f4xx_hal::adc::config::TriggerMode\">TriggerMode</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/adc/config/enum.TriggerMode.html\" title=\"enum stm32f4xx_hal::adc::config::TriggerMode\">TriggerMode</a>","synthetic":false,"types":["stm32f4xx_hal::adc::config::TriggerMode"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/adc/config/enum.Align.html\" title=\"enum stm32f4xx_hal::adc::config::Align\">Align</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/adc/config/enum.Align.html\" title=\"enum stm32f4xx_hal::adc::config::Align\">Align</a>","synthetic":false,"types":["stm32f4xx_hal::adc::config::Align"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/adc/config/enum.Scan.html\" title=\"enum stm32f4xx_hal::adc::config::Scan\">Scan</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/adc/config/enum.Scan.html\" title=\"enum stm32f4xx_hal::adc::config::Scan\">Scan</a>","synthetic":false,"types":["stm32f4xx_hal::adc::config::Scan"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/adc/config/enum.Continuous.html\" title=\"enum stm32f4xx_hal::adc::config::Continuous\">Continuous</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/adc/config/enum.Continuous.html\" title=\"enum stm32f4xx_hal::adc::config::Continuous\">Continuous</a>","synthetic":false,"types":["stm32f4xx_hal::adc::config::Continuous"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/adc/config/enum.Dma.html\" title=\"enum stm32f4xx_hal::adc::config::Dma\">Dma</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/adc/config/enum.Dma.html\" title=\"enum stm32f4xx_hal::adc::config::Dma\">Dma</a>","synthetic":false,"types":["stm32f4xx_hal::adc::config::Dma"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/adc/config/enum.Eoc.html\" title=\"enum stm32f4xx_hal::adc::config::Eoc\">Eoc</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/adc/config/enum.Eoc.html\" title=\"enum stm32f4xx_hal::adc::config::Eoc\">Eoc</a>","synthetic":false,"types":["stm32f4xx_hal::adc::config::Eoc"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"stm32f4xx_hal/adc/config/struct.AdcConfig.html\" title=\"struct stm32f4xx_hal::adc::config::AdcConfig\">AdcConfig</a>&gt; for <a class=\"struct\" href=\"stm32f4xx_hal/adc/config/struct.AdcConfig.html\" title=\"struct stm32f4xx_hal::adc::config::AdcConfig\">AdcConfig</a>","synthetic":false,"types":["stm32f4xx_hal::adc::config::AdcConfig"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/gpio/enum.Speed.html\" title=\"enum stm32f4xx_hal::gpio::Speed\">Speed</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/gpio/enum.Speed.html\" title=\"enum stm32f4xx_hal::gpio::Speed\">Speed</a>","synthetic":false,"types":["stm32f4xx_hal::gpio::Speed"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/gpio/enum.Edge.html\" title=\"enum stm32f4xx_hal::gpio::Edge\">Edge</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/gpio/enum.Edge.html\" title=\"enum stm32f4xx_hal::gpio::Edge\">Edge</a>","synthetic":false,"types":["stm32f4xx_hal::gpio::Edge"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/i2c/enum.DutyCycle.html\" title=\"enum stm32f4xx_hal::i2c::DutyCycle\">DutyCycle</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/i2c/enum.DutyCycle.html\" title=\"enum stm32f4xx_hal::i2c::DutyCycle\">DutyCycle</a>","synthetic":false,"types":["stm32f4xx_hal::i2c::DutyCycle"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/i2c/enum.Mode.html\" title=\"enum stm32f4xx_hal::i2c::Mode\">Mode</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/i2c/enum.Mode.html\" title=\"enum stm32f4xx_hal::i2c::Mode\">Mode</a>","synthetic":false,"types":["stm32f4xx_hal::i2c::Mode"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/i2c/enum.Error.html\" title=\"enum stm32f4xx_hal::i2c::Error\">Error</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/i2c/enum.Error.html\" title=\"enum stm32f4xx_hal::i2c::Error\">Error</a>","synthetic":false,"types":["stm32f4xx_hal::i2c::Error"]},{"text":"impl&lt;T:&nbsp;<a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/dma/enum.DMAError.html\" title=\"enum stm32f4xx_hal::dma::DMAError\">DMAError</a>&lt;T&gt;&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/dma/enum.DMAError.html\" title=\"enum stm32f4xx_hal::dma::DMAError\">DMAError</a>&lt;T&gt;","synthetic":false,"types":["stm32f4xx_hal::dma::DMAError"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/dma/enum.DmaDirection.html\" title=\"enum stm32f4xx_hal::dma::DmaDirection\">DmaDirection</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/dma/enum.DmaDirection.html\" title=\"enum stm32f4xx_hal::dma::DmaDirection\">DmaDirection</a>","synthetic":false,"types":["stm32f4xx_hal::dma::DmaDirection"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/dma/enum.CurrentBuffer.html\" title=\"enum stm32f4xx_hal::dma::CurrentBuffer\">CurrentBuffer</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/dma/enum.CurrentBuffer.html\" title=\"enum stm32f4xx_hal::dma::CurrentBuffer\">CurrentBuffer</a>","synthetic":false,"types":["stm32f4xx_hal::dma::CurrentBuffer"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"stm32f4xx_hal/rcc/struct.Clocks.html\" title=\"struct stm32f4xx_hal::rcc::Clocks\">Clocks</a>&gt; for <a class=\"struct\" href=\"stm32f4xx_hal/rcc/struct.Clocks.html\" title=\"struct stm32f4xx_hal::rcc::Clocks\">Clocks</a>","synthetic":false,"types":["stm32f4xx_hal::rcc::Clocks"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/rtc/enum.Error.html\" title=\"enum stm32f4xx_hal::rtc::Error\">Error</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/rtc/enum.Error.html\" title=\"enum stm32f4xx_hal::rtc::Error\">Error</a>","synthetic":false,"types":["stm32f4xx_hal::rtc::Error"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/rtc/enum.LSEClockMode.html\" title=\"enum stm32f4xx_hal::rtc::LSEClockMode\">LSEClockMode</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/rtc/enum.LSEClockMode.html\" title=\"enum stm32f4xx_hal::rtc::LSEClockMode\">LSEClockMode</a>","synthetic":false,"types":["stm32f4xx_hal::rtc::LSEClockMode"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/serial/config/enum.WordLength.html\" title=\"enum stm32f4xx_hal::serial::config::WordLength\">WordLength</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/serial/config/enum.WordLength.html\" title=\"enum stm32f4xx_hal::serial::config::WordLength\">WordLength</a>","synthetic":false,"types":["stm32f4xx_hal::serial::config::WordLength"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/serial/config/enum.Parity.html\" title=\"enum stm32f4xx_hal::serial::config::Parity\">Parity</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/serial/config/enum.Parity.html\" title=\"enum stm32f4xx_hal::serial::config::Parity\">Parity</a>","synthetic":false,"types":["stm32f4xx_hal::serial::config::Parity"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/serial/config/enum.StopBits.html\" title=\"enum stm32f4xx_hal::serial::config::StopBits\">StopBits</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/serial/config/enum.StopBits.html\" title=\"enum stm32f4xx_hal::serial::config::StopBits\">StopBits</a>","synthetic":false,"types":["stm32f4xx_hal::serial::config::StopBits"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/serial/config/enum.DmaConfig.html\" title=\"enum stm32f4xx_hal::serial::config::DmaConfig\">DmaConfig</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/serial/config/enum.DmaConfig.html\" title=\"enum stm32f4xx_hal::serial::config::DmaConfig\">DmaConfig</a>","synthetic":false,"types":["stm32f4xx_hal::serial::config::DmaConfig"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"stm32f4xx_hal/serial/config/struct.Config.html\" title=\"struct stm32f4xx_hal::serial::config::Config\">Config</a>&gt; for <a class=\"struct\" href=\"stm32f4xx_hal/serial/config/struct.Config.html\" title=\"struct stm32f4xx_hal::serial::config::Config\">Config</a>","synthetic":false,"types":["stm32f4xx_hal::serial::config::Config"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/spi/enum.Polarity.html\" title=\"enum stm32f4xx_hal::spi::Polarity\">Polarity</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/spi/enum.Polarity.html\" title=\"enum stm32f4xx_hal::spi::Polarity\">Polarity</a>","synthetic":false,"types":["stm32f4xx_hal::spi::Polarity"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/spi/enum.Phase.html\" title=\"enum stm32f4xx_hal::spi::Phase\">Phase</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/spi/enum.Phase.html\" title=\"enum stm32f4xx_hal::spi::Phase\">Phase</a>","synthetic":false,"types":["stm32f4xx_hal::spi::Phase"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"stm32f4xx_hal/spi/struct.Mode.html\" title=\"struct stm32f4xx_hal::spi::Mode\">Mode</a>&gt; for <a class=\"struct\" href=\"stm32f4xx_hal/spi/struct.Mode.html\" title=\"struct stm32f4xx_hal::spi::Mode\">Mode</a>","synthetic":false,"types":["stm32f4xx_hal::spi::Mode"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/spi/enum.Error.html\" title=\"enum stm32f4xx_hal::spi::Error\">Error</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/spi/enum.Error.html\" title=\"enum stm32f4xx_hal::spi::Error\">Error</a>","synthetic":false,"types":["stm32f4xx_hal::spi::Error"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/spi/enum.Event.html\" title=\"enum stm32f4xx_hal::spi::Event\">Event</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/spi/enum.Event.html\" title=\"enum stm32f4xx_hal::spi::Event\">Event</a>","synthetic":false,"types":["stm32f4xx_hal::spi::Event"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"stm32f4xx_hal/time/struct.Bps.html\" title=\"struct stm32f4xx_hal::time::Bps\">Bps</a>&gt; for <a class=\"struct\" href=\"stm32f4xx_hal/time/struct.Bps.html\" title=\"struct stm32f4xx_hal::time::Bps\">Bps</a>","synthetic":false,"types":["stm32f4xx_hal::time::Bps"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/timer/enum.Channel.html\" title=\"enum stm32f4xx_hal::timer::Channel\">Channel</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/timer/enum.Channel.html\" title=\"enum stm32f4xx_hal::timer::Channel\">Channel</a>","synthetic":false,"types":["stm32f4xx_hal::timer::Channel"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/timer/enum.SysEvent.html\" title=\"enum stm32f4xx_hal::timer::SysEvent\">SysEvent</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/timer/enum.SysEvent.html\" title=\"enum stm32f4xx_hal::timer::SysEvent\">SysEvent</a>","synthetic":false,"types":["stm32f4xx_hal::timer::SysEvent"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"stm32f4xx_hal/timer/struct.Event.html\" title=\"struct stm32f4xx_hal::timer::Event\">Event</a>&gt; for <a class=\"struct\" href=\"stm32f4xx_hal/timer/struct.Event.html\" title=\"struct stm32f4xx_hal::timer::Event\">Event</a>","synthetic":false,"types":["stm32f4xx_hal::timer::Event"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/timer/enum.Error.html\" title=\"enum stm32f4xx_hal::timer::Error\">Error</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/timer/enum.Error.html\" title=\"enum stm32f4xx_hal::timer::Error\">Error</a>","synthetic":false,"types":["stm32f4xx_hal::timer::Error"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"stm32f4xx_hal/timer/enum.Ocm.html\" title=\"enum stm32f4xx_hal::timer::Ocm\">Ocm</a>&gt; for <a class=\"enum\" href=\"stm32f4xx_hal/timer/enum.Ocm.html\" title=\"enum stm32f4xx_hal::timer::Ocm\">Ocm</a>","synthetic":false,"types":["stm32f4xx_hal::timer::Ocm"]}];
implementors["synopsys_usb_otg"] = [{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"synopsys_usb_otg/enum.PhyType.html\" title=\"enum synopsys_usb_otg::PhyType\">PhyType</a>&gt; for <a class=\"enum\" href=\"synopsys_usb_otg/enum.PhyType.html\" title=\"enum synopsys_usb_otg::PhyType\">PhyType</a>","synthetic":false,"types":["synopsys_usb_otg::PhyType"]}];
implementors["time"] = [{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"time/struct.Date.html\" title=\"struct time::Date\">Date</a>&gt; for <a class=\"struct\" href=\"time/struct.Date.html\" title=\"struct time::Date\">Date</a>","synthetic":false,"types":["time::date::Date"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"time/struct.Duration.html\" title=\"struct time::Duration\">Duration</a>&gt; for <a class=\"struct\" href=\"time/struct.Duration.html\" title=\"struct time::Duration\">Duration</a>","synthetic":false,"types":["time::duration::Duration"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"https://doc.rust-lang.org/1.59.0/core/time/struct.Duration.html\" title=\"struct core::time::Duration\">Duration</a>&gt; for <a class=\"struct\" href=\"time/struct.Duration.html\" title=\"struct time::Duration\">Duration</a>","synthetic":false,"types":["time::duration::Duration"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"time/struct.Duration.html\" title=\"struct time::Duration\">Duration</a>&gt; for <a class=\"struct\" href=\"https://doc.rust-lang.org/1.59.0/core/time/struct.Duration.html\" title=\"struct core::time::Duration\">StdDuration</a>","synthetic":false,"types":["core::time::Duration"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"time/error/struct.ComponentRange.html\" title=\"struct time::error::ComponentRange\">ComponentRange</a>&gt; for <a class=\"struct\" href=\"time/error/struct.ComponentRange.html\" title=\"struct time::error::ComponentRange\">ComponentRange</a>","synthetic":false,"types":["time::error::component_range::ComponentRange"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"time/error/struct.ConversionRange.html\" title=\"struct time::error::ConversionRange\">ConversionRange</a>&gt; for <a class=\"struct\" href=\"time/error/struct.ConversionRange.html\" title=\"struct time::error::ConversionRange\">ConversionRange</a>","synthetic":false,"types":["time::error::conversion_range::ConversionRange"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"time/error/struct.DifferentVariant.html\" title=\"struct time::error::DifferentVariant\">DifferentVariant</a>&gt; for <a class=\"struct\" href=\"time/error/struct.DifferentVariant.html\" title=\"struct time::error::DifferentVariant\">DifferentVariant</a>","synthetic":false,"types":["time::error::different_variant::DifferentVariant"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"time/enum.Month.html\" title=\"enum time::Month\">Month</a>&gt; for <a class=\"enum\" href=\"time/enum.Month.html\" title=\"enum time::Month\">Month</a>","synthetic":false,"types":["time::month::Month"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"time/struct.OffsetDateTime.html\" title=\"struct time::OffsetDateTime\">OffsetDateTime</a>&gt; for <a class=\"struct\" href=\"time/struct.OffsetDateTime.html\" title=\"struct time::OffsetDateTime\">OffsetDateTime</a>","synthetic":false,"types":["time::offset_date_time::OffsetDateTime"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"time/struct.PrimitiveDateTime.html\" title=\"struct time::PrimitiveDateTime\">PrimitiveDateTime</a>&gt; for <a class=\"struct\" href=\"time/struct.PrimitiveDateTime.html\" title=\"struct time::PrimitiveDateTime\">PrimitiveDateTime</a>","synthetic":false,"types":["time::primitive_date_time::PrimitiveDateTime"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"time/struct.Time.html\" title=\"struct time::Time\">Time</a>&gt; for <a class=\"struct\" href=\"time/struct.Time.html\" title=\"struct time::Time\">Time</a>","synthetic":false,"types":["time::time::Time"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"time/struct.UtcOffset.html\" title=\"struct time::UtcOffset\">UtcOffset</a>&gt; for <a class=\"struct\" href=\"time/struct.UtcOffset.html\" title=\"struct time::UtcOffset\">UtcOffset</a>","synthetic":false,"types":["time::utc_offset::UtcOffset"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"time/enum.Weekday.html\" title=\"enum time::Weekday\">Weekday</a>&gt; for <a class=\"enum\" href=\"time/enum.Weekday.html\" title=\"enum time::Weekday\">Weekday</a>","synthetic":false,"types":["time::weekday::Weekday"]}];
implementors["usb_device"] = [{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"usb_device/enum.UsbDirection.html\" title=\"enum usb_device::UsbDirection\">UsbDirection</a>&gt; for <a class=\"enum\" href=\"usb_device/enum.UsbDirection.html\" title=\"enum usb_device::UsbDirection\">UsbDirection</a>","synthetic":false,"types":["usb_device::UsbDirection"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"usb_device/control/enum.RequestType.html\" title=\"enum usb_device::control::RequestType\">RequestType</a>&gt; for <a class=\"enum\" href=\"usb_device/control/enum.RequestType.html\" title=\"enum usb_device::control::RequestType\">RequestType</a>","synthetic":false,"types":["usb_device::control::RequestType"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"usb_device/control/enum.Recipient.html\" title=\"enum usb_device::control::Recipient\">Recipient</a>&gt; for <a class=\"enum\" href=\"usb_device/control/enum.Recipient.html\" title=\"enum usb_device::control::Recipient\">Recipient</a>","synthetic":false,"types":["usb_device::control::Recipient"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"usb_device/control/struct.Request.html\" title=\"struct usb_device::control::Request\">Request</a>&gt; for <a class=\"struct\" href=\"usb_device/control/struct.Request.html\" title=\"struct usb_device::control::Request\">Request</a>","synthetic":false,"types":["usb_device::control::Request"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"usb_device/bus/struct.InterfaceNumber.html\" title=\"struct usb_device::bus::InterfaceNumber\">InterfaceNumber</a>&gt; for <a class=\"struct\" href=\"usb_device/bus/struct.InterfaceNumber.html\" title=\"struct usb_device::bus::InterfaceNumber\">InterfaceNumber</a>","synthetic":false,"types":["usb_device::bus::InterfaceNumber"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"usb_device/bus/struct.StringIndex.html\" title=\"struct usb_device::bus::StringIndex\">StringIndex</a>&gt; for <a class=\"struct\" href=\"usb_device/bus/struct.StringIndex.html\" title=\"struct usb_device::bus::StringIndex\">StringIndex</a>","synthetic":false,"types":["usb_device::bus::StringIndex"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"usb_device/endpoint/enum.EndpointType.html\" title=\"enum usb_device::endpoint::EndpointType\">EndpointType</a>&gt; for <a class=\"enum\" href=\"usb_device/endpoint/enum.EndpointType.html\" title=\"enum usb_device::endpoint::EndpointType\">EndpointType</a>","synthetic":false,"types":["usb_device::endpoint::EndpointType"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"struct\" href=\"usb_device/endpoint/struct.EndpointAddress.html\" title=\"struct usb_device::endpoint::EndpointAddress\">EndpointAddress</a>&gt; for <a class=\"struct\" href=\"usb_device/endpoint/struct.EndpointAddress.html\" title=\"struct usb_device::endpoint::EndpointAddress\">EndpointAddress</a>","synthetic":false,"types":["usb_device::endpoint::EndpointAddress"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"usb_device/device/enum.UsbDeviceState.html\" title=\"enum usb_device::device::UsbDeviceState\">UsbDeviceState</a>&gt; for <a class=\"enum\" href=\"usb_device/device/enum.UsbDeviceState.html\" title=\"enum usb_device::device::UsbDeviceState\">UsbDeviceState</a>","synthetic":false,"types":["usb_device::device::UsbDeviceState"]}];
implementors["usbd_serial"] = [{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"usbd_serial/enum.StopBits.html\" title=\"enum usbd_serial::StopBits\">StopBits</a>&gt; for <a class=\"enum\" href=\"usbd_serial/enum.StopBits.html\" title=\"enum usbd_serial::StopBits\">StopBits</a>","synthetic":false,"types":["usbd_serial::cdc_acm::StopBits"]},{"text":"impl <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;<a class=\"enum\" href=\"usbd_serial/enum.ParityType.html\" title=\"enum usbd_serial::ParityType\">ParityType</a>&gt; for <a class=\"enum\" href=\"usbd_serial/enum.ParityType.html\" title=\"enum usbd_serial::ParityType\">ParityType</a>","synthetic":false,"types":["usbd_serial::cdc_acm::ParityType"]}];
implementors["void"] = [{"text":"impl&lt;T&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.59.0/core/cmp/trait.PartialEq.html\" title=\"trait core::cmp::PartialEq\">PartialEq</a>&lt;T&gt; for <a class=\"enum\" href=\"void/enum.Void.html\" title=\"enum void::Void\">Void</a>","synthetic":false,"types":["void::Void"]}];
if (window.register_implementors) {window.register_implementors(implementors);} else {window.pending_implementors = implementors;}})()