$date
	Mon May 18 16:35:13 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fifo_tb $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 32 # dout [31:0] $end
$var wire 1 $ _rd $end
$var wire 1 % _empty $end
$var wire 32 & _dout [31:0] $end
$var reg 1 ' clk $end
$var reg 32 ( din [31:0] $end
$var reg 1 ) error $end
$var reg 1 * rd $end
$var reg 1 + rst $end
$var reg 1 , valid $end
$var reg 1 - wr $end
$var integer 32 . rd_cnt [31:0] $end
$var integer 32 / wr_cnt [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx /
bx .
0-
x,
1+
0*
x)
bx (
0'
bx &
x%
0$
bx #
x"
x!
$end
#5
1-
b1011010 (
1"
1!
1%
0)
0,
b0 .
b0 /
1'
#10
0'
0+
#15
0!
1$
1*
1'
#20
0'
#25
b11110110 (
b1 /
0$
0*
1'
#30
0'
#35
b1001 (
b1011010 &
0"
b10 /
0%
1'
#40
0'
#45
b11000100 (
b1011010 #
b11 /
1'
#50
0'
#55
b10000001 (
b100 /
1$
1*
1'
#60
0'
#65
b11100010 (
1,
b101 /
1'
#70
0'
#75
b10100000 (
b11110110 &
b1 .
b110 /
0$
0*
1'
#80
0'
#85
b1111010 (
b11110110 #
b10 .
1)
0,
b111 /
1'
#90
0'
#95
0-
bx (
b1000 /
1$
1*
1'
#100
0'
#105
b1001 &
1,
1'
#110
0'
#115
b11000100 &
b11 .
b1001 #
1'
#120
0'
#125
b10000001 &
b11000100 #
b100 .
1'
#130
0'
#135
b11100010 &
b101 .
b10000001 #
1'
#140
0'
#145
b10100000 &
b11100010 #
b110 .
1'
#150
0'
#155
b1111010 &
b111 .
b10100000 #
1'
#160
0'
#165
1"
1%
b1111010 #
b1000 .
0$
0*
1'
#170
0'
#175
b11110110 &
0"
b1001 .
0,
0%
1'
