-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\VSD_6ph_30deg_HDL\VSD_6ph_ip_addr_decoder.vhd
-- Created: 2022-08-10 09:37:26
-- 
-- Generated by MATLAB 9.10 and HDL Coder 3.18
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: VSD_6ph_ip_addr_decoder
-- Source Path: VSD_6ph_ip/VSD_6ph_ip_axi_lite/VSD_6ph_ip_addr_decoder
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY VSD_6ph_ip_addr_decoder IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        data_write                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        addr_sel                          :   IN    std_logic_vector(13 DOWNTO 0);  -- ufix14
        wr_enb                            :   IN    std_logic;  -- ufix1
        rd_enb                            :   IN    std_logic;  -- ufix1
        read_ip_timestamp                 :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        read_alpha_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        read_beta_AXI                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        read_y_AXI                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        read_x_AXI                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        read_z1_AXI                       :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        read_z2_AXI                       :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        data_read                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        write_axi_enable                  :   OUT   std_logic  -- ufix1
        );
END VSD_6ph_ip_addr_decoder;


ARCHITECTURE rtl OF VSD_6ph_ip_addr_decoder IS

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL addr_sel_unsigned                : unsigned(13 DOWNTO 0);  -- ufix14
  SIGNAL decode_sel_ip_timestamp_1_1      : std_logic;  -- ufix1
  SIGNAL read_ip_timestamp_unsigned       : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL const_1                          : std_logic;  -- ufix1
  SIGNAL read_alpha_AXI_signed            : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL read_beta_AXI_signed             : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL read_y_AXI_signed                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL read_x_AXI_signed                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL read_z1_AXI_signed               : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL read_z2_AXI_signed               : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL decode_sel_z2_AXI_1_1            : std_logic;  -- ufix1
  SIGNAL decode_sel_z1_AXI_1_1            : std_logic;  -- ufix1
  SIGNAL decode_sel_x_AXI_1_1             : std_logic;  -- ufix1
  SIGNAL decode_sel_y_AXI_1_1             : std_logic;  -- ufix1
  SIGNAL decode_sel_beta_AXI_1_1          : std_logic;  -- ufix1
  SIGNAL decode_sel_alpha_AXI_1_1         : std_logic;  -- ufix1
  SIGNAL const_0                          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_ip_timestamp            : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_ip_timestamp_1_1       : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_alpha_AXI               : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL data_slice_alpha_AXI_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_alpha_AXI_1_1          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_beta_AXI                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL data_slice_beta_AXI_1            : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_beta_AXI_1_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_y_AXI                   : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL data_slice_y_AXI_1               : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_y_AXI_1_1              : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_x_AXI                   : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL data_slice_x_AXI_1               : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_x_AXI_1_1              : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_z1_AXI                  : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL data_slice_z1_AXI_1              : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_z1_AXI_1_1             : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_z2_AXI                  : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL data_slice_z2_AXI_1              : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_z2_AXI_1_1             : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_sel_axi_enable_1_1        : std_logic;  -- ufix1
  SIGNAL reg_enb_axi_enable_1_1           : std_logic;  -- ufix1
  SIGNAL data_write_unsigned              : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL data_in_axi_enable               : std_logic;  -- ufix1
  SIGNAL data_reg_axi_enable_1_1          : std_logic;  -- ufix1
  SIGNAL write_concats_axi_enable_1       : std_logic;  -- ufix1

BEGIN
  addr_sel_unsigned <= unsigned(addr_sel);

  
  decode_sel_ip_timestamp_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0002#, 14) ELSE
      '0';

  read_ip_timestamp_unsigned <= unsigned(read_ip_timestamp);

  const_1 <= '1';

  enb <= const_1;

  read_alpha_AXI_signed <= signed(read_alpha_AXI);

  read_beta_AXI_signed <= signed(read_beta_AXI);

  read_y_AXI_signed <= signed(read_y_AXI);

  read_x_AXI_signed <= signed(read_x_AXI);

  read_z1_AXI_signed <= signed(read_z1_AXI);

  read_z2_AXI_signed <= signed(read_z2_AXI);

  
  decode_sel_z2_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0045#, 14) ELSE
      '0';

  
  decode_sel_z1_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0044#, 14) ELSE
      '0';

  
  decode_sel_x_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0043#, 14) ELSE
      '0';

  
  decode_sel_y_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0042#, 14) ELSE
      '0';

  
  decode_sel_beta_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0041#, 14) ELSE
      '0';

  
  decode_sel_alpha_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0040#, 14) ELSE
      '0';

  const_0 <= to_unsigned(0, 32);

  reg_ip_timestamp_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      read_reg_ip_timestamp <= to_unsigned(0, 32);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        read_reg_ip_timestamp <= read_ip_timestamp_unsigned;
      END IF;
    END IF;
  END PROCESS reg_ip_timestamp_process;


  
  decode_rd_ip_timestamp_1_1 <= const_0 WHEN decode_sel_ip_timestamp_1_1 = '0' ELSE
      read_reg_ip_timestamp;

  reg_alpha_AXI_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      read_reg_alpha_AXI <= to_signed(16#00000#, 18);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        read_reg_alpha_AXI <= read_alpha_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_alpha_AXI_process;


  data_slice_alpha_AXI_1 <= unsigned(resize(read_reg_alpha_AXI, 32));

  
  decode_rd_alpha_AXI_1_1 <= decode_rd_ip_timestamp_1_1 WHEN decode_sel_alpha_AXI_1_1 = '0' ELSE
      data_slice_alpha_AXI_1;

  reg_beta_AXI_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      read_reg_beta_AXI <= to_signed(16#00000#, 18);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        read_reg_beta_AXI <= read_beta_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_beta_AXI_process;


  data_slice_beta_AXI_1 <= unsigned(resize(read_reg_beta_AXI, 32));

  
  decode_rd_beta_AXI_1_1 <= decode_rd_alpha_AXI_1_1 WHEN decode_sel_beta_AXI_1_1 = '0' ELSE
      data_slice_beta_AXI_1;

  reg_y_AXI_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      read_reg_y_AXI <= to_signed(16#00000#, 18);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        read_reg_y_AXI <= read_y_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_y_AXI_process;


  data_slice_y_AXI_1 <= unsigned(resize(read_reg_y_AXI, 32));

  
  decode_rd_y_AXI_1_1 <= decode_rd_beta_AXI_1_1 WHEN decode_sel_y_AXI_1_1 = '0' ELSE
      data_slice_y_AXI_1;

  reg_x_AXI_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      read_reg_x_AXI <= to_signed(16#00000#, 18);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        read_reg_x_AXI <= read_x_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_x_AXI_process;


  data_slice_x_AXI_1 <= unsigned(resize(read_reg_x_AXI, 32));

  
  decode_rd_x_AXI_1_1 <= decode_rd_y_AXI_1_1 WHEN decode_sel_x_AXI_1_1 = '0' ELSE
      data_slice_x_AXI_1;

  reg_z1_AXI_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      read_reg_z1_AXI <= to_signed(16#00000#, 18);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        read_reg_z1_AXI <= read_z1_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_z1_AXI_process;


  data_slice_z1_AXI_1 <= unsigned(resize(read_reg_z1_AXI, 32));

  
  decode_rd_z1_AXI_1_1 <= decode_rd_x_AXI_1_1 WHEN decode_sel_z1_AXI_1_1 = '0' ELSE
      data_slice_z1_AXI_1;

  reg_z2_AXI_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      read_reg_z2_AXI <= to_signed(16#00000#, 18);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        read_reg_z2_AXI <= read_z2_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_z2_AXI_process;


  data_slice_z2_AXI_1 <= unsigned(resize(read_reg_z2_AXI, 32));

  
  decode_rd_z2_AXI_1_1 <= decode_rd_z1_AXI_1_1 WHEN decode_sel_z2_AXI_1_1 = '0' ELSE
      data_slice_z2_AXI_1;

  data_read <= std_logic_vector(decode_rd_z2_AXI_1_1);

  
  decode_sel_axi_enable_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0001#, 14) ELSE
      '0';

  reg_enb_axi_enable_1_1 <= decode_sel_axi_enable_1_1 AND wr_enb;

  data_write_unsigned <= unsigned(data_write);

  data_in_axi_enable <= data_write_unsigned(0);

  reg_axi_enable_1_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      data_reg_axi_enable_1_1 <= '1';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' AND reg_enb_axi_enable_1_1 = '1' THEN
        data_reg_axi_enable_1_1 <= data_in_axi_enable;
      END IF;
    END IF;
  END PROCESS reg_axi_enable_1_1_process;


  write_concats_axi_enable_1 <= data_reg_axi_enable_1_1;

  write_axi_enable <= write_concats_axi_enable_1;

END rtl;

