vlib work

vlog -timescale 1ns/1ns fpga_top.v

vsim datapath

log {/*}

add wave {/*}

force {resetn} 0
force {clk} 0 0, 1 20 -repeat 40
run 40 ns

force {resetn} 1
force {data_in} 8'd5
force {ld_a} 1
force {ld_b} 0
force {ld_c} 0
force {ld_x} 0
force {ld_alu_out} 0
force {ld_r} 0

force {clk} 0 0, 1 20 -repeat 40
run 40 ns

force {data_in} 8'd3
force {ld_a} 0
force {ld_b} 1
force {ld_c} 0
force {ld_x} 0
force {ld_r} 0
force {clk} 0 0, 1 20 -repeat 40
run 40 ns
force {alu_select_a} 2'd0
force {alu_select_b} 2'd1
force {alu_op} 0
force {ld_r} 1
force {clk} 0 0, 1 20 -repeat 20
run 20 ns





