/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 360 336)
	(text "Audio_Codec24" (rect 5 0 99 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 299 24 316)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "AUD_LINE_IN_LC[15..0]" (rect 0 0 142 19)(font "Intel Clear" (font_size 8)))
		(text "AUD_LINE_IN_LC[15..0]" (rect 21 27 163 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "AUD_LINE_IN_RC[15..0]" (rect 0 0 143 19)(font "Intel Clear" (font_size 8)))
		(text "AUD_LINE_IN_RC[15..0]" (rect 21 43 164 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "AUD_ADC_PATH[15..0]" (rect 0 0 140 19)(font "Intel Clear" (font_size 8)))
		(text "AUD_ADC_PATH[15..0]" (rect 21 59 161 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "AUD_DAC_PATH[15..0]" (rect 0 0 140 19)(font "Intel Clear" (font_size 8)))
		(text "AUD_DAC_PATH[15..0]" (rect 21 75 161 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "AUD_POWER[15..0]" (rect 0 0 118 19)(font "Intel Clear" (font_size 8)))
		(text "AUD_POWER[15..0]" (rect 21 91 139 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "AUD_DATA_FORMAT[15..0]" (rect 0 0 166 19)(font "Intel Clear" (font_size 8)))
		(text "AUD_DATA_FORMAT[15..0]" (rect 21 107 187 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "AUD_SAMPLE_CTRL[15..0]" (rect 0 0 161 19)(font "Intel Clear" (font_size 8)))
		(text "AUD_SAMPLE_CTRL[15..0]" (rect 21 123 182 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "AUD_SET_ACTIVE[15..0]" (rect 0 0 147 19)(font "Intel Clear" (font_size 8)))
		(text "AUD_SET_ACTIVE[15..0]" (rect 21 139 168 158)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 0 160)
		(input)
		(text "OnOffKey0" (rect 0 0 66 19)(font "Intel Clear" (font_size 8)))
		(text "OnOffKey0" (rect 21 155 87 174)(font "Intel Clear" (font_size 8)))
		(line (pt 0 160)(pt 16 160))
	)
	(port
		(pt 0 176)
		(input)
		(text "VolUKey1" (rect 0 0 59 19)(font "Intel Clear" (font_size 8)))
		(text "VolUKey1" (rect 21 171 80 190)(font "Intel Clear" (font_size 8)))
		(line (pt 0 176)(pt 16 176))
	)
	(port
		(pt 0 192)
		(input)
		(text "VolDKey2" (rect 0 0 59 19)(font "Intel Clear" (font_size 8)))
		(text "VolDKey2" (rect 21 187 80 206)(font "Intel Clear" (font_size 8)))
		(line (pt 0 192)(pt 16 192))
	)
	(port
		(pt 0 208)
		(input)
		(text "CLOCK_50" (rect 0 0 64 19)(font "Intel Clear" (font_size 8)))
		(text "CLOCK_50" (rect 21 203 85 222)(font "Intel Clear" (font_size 8)))
		(line (pt 0 208)(pt 16 208))
	)
	(port
		(pt 0 224)
		(input)
		(text "ResetKey3" (rect 0 0 63 19)(font "Intel Clear" (font_size 8)))
		(text "ResetKey3" (rect 21 219 84 238)(font "Intel Clear" (font_size 8)))
		(line (pt 0 224)(pt 16 224))
	)
	(port
		(pt 0 240)
		(input)
		(text "AUD_ADCDAT" (rect 0 0 86 19)(font "Intel Clear" (font_size 8)))
		(text "AUD_ADCDAT" (rect 21 235 107 254)(font "Intel Clear" (font_size 8)))
		(line (pt 0 240)(pt 16 240))
	)
	(port
		(pt 0 256)
		(input)
		(text "DataL_DAC24[23..0]" (rect 0 0 123 19)(font "Intel Clear" (font_size 8)))
		(text "DataL_DAC24[23..0]" (rect 21 251 144 270)(font "Intel Clear" (font_size 8)))
		(line (pt 0 256)(pt 16 256)(line_width 3))
	)
	(port
		(pt 0 272)
		(input)
		(text "DataR_DAC24[23..0]" (rect 0 0 125 19)(font "Intel Clear" (font_size 8)))
		(text "DataR_DAC24[23..0]" (rect 21 267 146 286)(font "Intel Clear" (font_size 8)))
		(line (pt 0 272)(pt 16 272)(line_width 3))
	)
	(port
		(pt 344 32)
		(output)
		(text "AUD_XCK" (rect 0 0 59 19)(font "Intel Clear" (font_size 8)))
		(text "AUD_XCK" (rect 264 27 323 46)(font "Intel Clear" (font_size 8)))
		(line (pt 344 32)(pt 328 32))
	)
	(port
		(pt 344 48)
		(output)
		(text "LEDR[9..0]" (rect 0 0 62 19)(font "Intel Clear" (font_size 8)))
		(text "LEDR[9..0]" (rect 261 43 323 62)(font "Intel Clear" (font_size 8)))
		(line (pt 344 48)(pt 328 48)(line_width 3))
	)
	(port
		(pt 344 64)
		(output)
		(text "AUD_DACDAT" (rect 0 0 86 19)(font "Intel Clear" (font_size 8)))
		(text "AUD_DACDAT" (rect 237 59 323 78)(font "Intel Clear" (font_size 8)))
		(line (pt 344 64)(pt 328 64))
	)
	(port
		(pt 344 96)
		(output)
		(text "FPGA_I2C_SCLK" (rect 0 0 99 19)(font "Intel Clear" (font_size 8)))
		(text "FPGA_I2C_SCLK" (rect 224 91 323 110)(font "Intel Clear" (font_size 8)))
		(line (pt 344 96)(pt 328 96))
	)
	(port
		(pt 344 144)
		(output)
		(text "DataL_ADC24[23..0]" (rect 0 0 123 19)(font "Intel Clear" (font_size 8)))
		(text "DataL_ADC24[23..0]" (rect 200 139 323 158)(font "Intel Clear" (font_size 8)))
		(line (pt 344 144)(pt 328 144)(line_width 3))
	)
	(port
		(pt 344 160)
		(output)
		(text "DataR_ADC24[23..0]" (rect 0 0 125 19)(font "Intel Clear" (font_size 8)))
		(text "DataR_ADC24[23..0]" (rect 198 155 323 174)(font "Intel Clear" (font_size 8)))
		(line (pt 344 160)(pt 328 160)(line_width 3))
	)
	(port
		(pt 344 176)
		(output)
		(text "valid_L" (rect 0 0 43 19)(font "Intel Clear" (font_size 8)))
		(text "valid_L" (rect 280 171 323 190)(font "Intel Clear" (font_size 8)))
		(line (pt 344 176)(pt 328 176))
	)
	(port
		(pt 344 192)
		(output)
		(text "valid_R" (rect 0 0 44 19)(font "Intel Clear" (font_size 8)))
		(text "valid_R" (rect 279 187 323 206)(font "Intel Clear" (font_size 8)))
		(line (pt 344 192)(pt 328 192))
	)
	(port
		(pt 344 80)
		(bidir)
		(text "FPGA_I2C_SDAT" (rect 0 0 101 19)(font "Intel Clear" (font_size 8)))
		(text "FPGA_I2C_SDAT" (rect 222 75 323 94)(font "Intel Clear" (font_size 8)))
		(line (pt 344 80)(pt 328 80))
	)
	(port
		(pt 344 112)
		(bidir)
		(text "AUD_DACLRCK" (rect 0 0 92 19)(font "Intel Clear" (font_size 8)))
		(text "AUD_DACLRCK" (rect 231 107 323 126)(font "Intel Clear" (font_size 8)))
		(line (pt 344 112)(pt 328 112))
	)
	(port
		(pt 344 128)
		(bidir)
		(text "AUD_BCLK" (rect 0 0 66 19)(font "Intel Clear" (font_size 8)))
		(text "AUD_BCLK" (rect 257 123 323 142)(font "Intel Clear" (font_size 8)))
		(line (pt 344 128)(pt 328 128))
	)
	(port
		(pt 344 208)
		(bidir)
		(text "AUD_ADCLRCK" (rect 0 0 92 19)(font "Intel Clear" (font_size 8)))
		(text "AUD_ADCLRCK" (rect 231 203 323 222)(font "Intel Clear" (font_size 8)))
		(line (pt 344 208)(pt 328 208))
	)
	(drawing
		(rectangle (rect 16 16 328 304))
	)
)
