// Seed: 130820098
`define pp_4 0
`timescale 1ps / 1ps `timescale 1ps / 1 ps `timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input logic id_3
);
  always @(1'b0) begin
    id_0 = 1;
  end
endmodule
