Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto afbc0458fe324f9c918ab6faf9e9b526 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hw_top_edu_bbt_behav xil_defaultlib.tb_hw_top_edu_bbt xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-4940] 'ila_0' remains a black box since it has no binding entity [/home/pablo/Documentos/02_Maestria_en_Sistemas_Embebidos/21_Sistemas_Digitales_para_las_Comunicaciones/Repositorio/MSE-SDC-6Co2021/modem/src/top/top_edu_bbt.vhd:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package xil_defaultlib.pkg_edu_bbt
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling architecture logic of entity xil_defaultlib.uart [\uart(clk_freq=16000000,baud_rat...]
Compiling architecture rtl of entity xil_defaultlib.sif_uart [\sif_uart(clk_freq=16000000,pari...]
Compiling architecture rtl of entity xil_defaultlib.dual_port_ram [\dual_port_ram(mem_size=256)(7,0...]
Compiling architecture rtl of entity xil_defaultlib.simple_fifo [\simple_fifo(mem_size=256)(7,0)(...]
Compiling architecture rtl of entity xil_defaultlib.sif_fifo [\sif_fifo(mem_size=256)\]
Compiling architecture rtl of entity xil_defaultlib.mod_control_unit [\mod_control_unit(n_pulse=16)\]
Compiling architecture rtl of entity xil_defaultlib.bask_mapper [bask_mapper_default]
Compiling architecture rtl of entity xil_defaultlib.zero_append [\zero_append(n_zeros=15,clog2_n_...]
Compiling architecture rtl of entity xil_defaultlib.hdlcoder_pulse_shaping_fir [hdlcoder_pulse_shaping_fir_defau...]
Compiling architecture rtl of entity xil_defaultlib.pulse_shaping_fir [pulse_shaping_fir_default]
Compiling architecture rtl of entity xil_defaultlib.bb_modulator [bb_modulator_default]
Compiling architecture rtl of entity xil_defaultlib.hdlcoder_matched_filter_fir [hdlcoder_matched_filter_fir_defa...]
Compiling architecture rtl of entity xil_defaultlib.matched_filter_fir [matched_filter_fir_default]
Compiling architecture counter_rst of entity xil_defaultlib.shift_reg [\shift_reg(sr_depth=5,sr_width=1...]
Compiling architecture rtl of entity xil_defaultlib.hdlcoder_pre_filter [hdlcoder_pre_filter_default]
Compiling architecture rtl of entity xil_defaultlib.pre_filter [pre_filter_default]
Compiling architecture rtl of entity xil_defaultlib.hdlcoder_bandpass_filter [hdlcoder_bandpass_filter_default]
Compiling architecture rtl of entity xil_defaultlib.bandpass_filter [bandpass_filter_default]
Compiling architecture rtl of entity xil_defaultlib.cordic_pipelined [\cordic_pipelined(ww=16,stages=1...]
Compiling architecture rtl of entity xil_defaultlib.nco [\nco(ww=16,stages=16,frac_bits=1...]
Compiling architecture rtl of entity xil_defaultlib.pll [pll_default]
Compiling architecture rtl of entity xil_defaultlib.symb_sync [symb_sync_default]
Compiling architecture rtl of entity xil_defaultlib.dem_control_unit [dem_control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.bb_demodulator [bb_demodulator_default]
Compiling architecture rtl of entity xil_defaultlib.bb_modem [bb_modem_default]
Compiling architecture rtl of entity xil_defaultlib.hdlcoder_channel_fir [hdlcoder_channel_fir_default]
Compiling architecture rtl of entity xil_defaultlib.bb_channel_fir [bb_channel_fir_default]
Compiling architecture behavioral of entity xil_defaultlib.random_uniform [\random_uniform(seed="0101001100...]
Compiling architecture behavioral of entity xil_defaultlib.random_uniform [\random_uniform(seed="1110000011...]
Compiling architecture behavioral of entity xil_defaultlib.random_uniform [\random_uniform(seed="1011001110...]
Compiling architecture behavioral of entity xil_defaultlib.random_uniform [\random_uniform(seed="0000000001...]
Compiling architecture behavioral of entity xil_defaultlib.adder_signed [adder_signed_default]
Compiling architecture behavioral of entity xil_defaultlib.random_gaussian_approx [random_gaussian_approx_default]
Compiling architecture rtl of entity xil_defaultlib.bb_channel [bb_channel_default]
Compiling architecture rtl of entity xil_defaultlib.top_edu_bbt [top_edu_bbt_default]
Compiling architecture rtl of entity xil_defaultlib.hw_top_edu_bbt [hw_top_edu_bbt_default]
Compiling architecture rtl of entity xil_defaultlib.tb_hw_top_edu_bbt
Built simulation snapshot tb_hw_top_edu_bbt_behav
