{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512665050292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512665050292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 00:44:10 2017 " "Processing started: Fri Dec 08 00:44:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512665050292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512665050292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sc_computer -c sc_computer " "Command: quartus_sta sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512665050292 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1512665050355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1512665051339 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1512665051401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1512665051401 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1512665052948 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sc_computer.sdc " "Synopsys Design Constraints File file not found: 'sc_computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1512665053105 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1512665053105 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053151 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_and_mem_clock:inst\|clock_out clock_and_mem_clock:inst\|clock_out " "create_clock -period 1.000 -name clock_and_mem_clock:inst\|clock_out clock_and_mem_clock:inst\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053151 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " "create_clock -period 1.000 -name sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053151 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053151 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~10  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~10  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~141  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~141  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~14  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~14  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~18  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~18  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~22  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~22  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~26  from: datab  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~26  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~26  from: datad  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~26  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~2  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~2  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~6  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~6  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Mux28~1  from: datac  to: combout " "Cell: inst4\|cpu\|al_unit\|Mux28~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~14  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~19  from: datae  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~19  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~21  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~22  from: datac  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~24  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~25  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~27  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~20  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~21  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~22  from: datac  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~23  from: dataa  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~2  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~30  from: dataf  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~30  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~35  from: datac  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~35  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~37  from: datae  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~37  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~38  from: dataa  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~3  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~40  from: dataf  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~40  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~43  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~43  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~47  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~47  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~48  from: dataa  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~49  from: datac  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~49  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~50  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~50  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~56  from: dataf  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~56  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~9  from: dataa  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053167 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1512665053167 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1512665053183 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1512665053183 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1512665053183 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1512665053198 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1512665054105 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512665054105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.160 " "Worst-case setup slack is -22.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665054105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665054105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.160          -22528.117 clock_and_mem_clock:inst\|clock_out  " "  -22.160          -22528.117 clock_and_mem_clock:inst\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665054105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.711             -89.863 sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "  -18.711             -89.863 sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665054105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.637           -2090.835 clk  " "  -15.637           -2090.835 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665054105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512665054105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.312 " "Worst-case hold slack is -7.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665054230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665054230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.312            -703.537 clk  " "   -7.312            -703.537 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665054230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.223             -29.047 sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -6.223             -29.047 sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665054230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.455           -1148.087 clock_and_mem_clock:inst\|clock_out  " "   -3.455           -1148.087 clock_and_mem_clock:inst\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665054230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512665054230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512665054230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512665054230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.703 " "Worst-case minimum pulse width slack is -5.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665054230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665054230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.703            -830.547 sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -5.703            -830.547 sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665054230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -801.167 clock_and_mem_clock:inst\|clock_out  " "   -2.174            -801.167 clock_and_mem_clock:inst\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665054230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -281.939 clk  " "   -2.174            -281.939 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665054230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512665054230 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1512665055511 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1512665055573 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1512665055573 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1512665061792 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~10  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~10  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~141  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~141  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~14  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~14  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~18  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~18  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~22  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~22  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~26  from: datab  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~26  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~26  from: datad  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~26  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~2  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~2  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~6  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~6  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Mux28~1  from: datac  to: combout " "Cell: inst4\|cpu\|al_unit\|Mux28~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~14  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~19  from: datae  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~19  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~21  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~22  from: datac  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~24  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~25  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~27  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~20  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~21  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~22  from: datac  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~23  from: dataa  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~2  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~30  from: dataf  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~30  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~35  from: datac  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~35  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~37  from: datae  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~37  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~38  from: dataa  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~3  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~40  from: dataf  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~40  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~43  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~43  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~47  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~47  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~48  from: dataa  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~49  from: datac  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~49  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~50  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~50  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~56  from: dataf  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~56  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~9  from: dataa  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1512665062167 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062167 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1512665062464 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512665062464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.419 " "Worst-case setup slack is -22.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.419          -22648.677 clock_and_mem_clock:inst\|clock_out  " "  -22.419          -22648.677 clock_and_mem_clock:inst\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.894             -90.684 sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "  -18.894             -90.684 sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.975           -2128.345 clk  " "  -15.975           -2128.345 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512665062464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.155 " "Worst-case hold slack is -7.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.155            -683.550 clk  " "   -7.155            -683.550 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.265             -29.051 sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -6.265             -29.051 sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.416           -1061.266 clock_and_mem_clock:inst\|clock_out  " "   -3.416           -1061.266 clock_and_mem_clock:inst\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512665062605 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512665062605 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512665062605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.700 " "Worst-case minimum pulse width slack is -5.700" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.700            -838.514 sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -5.700            -838.514 sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -798.520 clock_and_mem_clock:inst\|clock_out  " "   -2.174            -798.520 clock_and_mem_clock:inst\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -291.173 clk  " "   -2.174            -291.173 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665062620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512665062620 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1512665063808 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1512665064011 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1512665064011 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1512665070151 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~10  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~10  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~141  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~141  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~14  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~14  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~18  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~18  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~22  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~22  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~26  from: datab  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~26  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~26  from: datad  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~26  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~2  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~2  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~6  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~6  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Mux28~1  from: datac  to: combout " "Cell: inst4\|cpu\|al_unit\|Mux28~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~14  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~19  from: datae  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~19  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~21  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~22  from: datac  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~24  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~25  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~27  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~20  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~21  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~22  from: datac  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~23  from: dataa  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~2  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~30  from: dataf  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~30  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~35  from: datac  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~35  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~37  from: datae  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~37  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~38  from: dataa  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~3  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~40  from: dataf  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~40  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~43  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~43  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~47  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~47  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~48  from: dataa  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~49  from: datac  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~49  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~50  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~50  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~56  from: dataf  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~56  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~9  from: dataa  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1512665070511 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070511 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1512665070636 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512665070636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.594 " "Worst-case setup slack is -14.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.594          -14679.908 clock_and_mem_clock:inst\|clock_out  " "  -14.594          -14679.908 clock_and_mem_clock:inst\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.699             -60.923 sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "  -12.699             -60.923 sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.276           -1490.248 clk  " "  -11.276           -1490.248 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512665070636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.198 " "Worst-case hold slack is -4.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.198            -383.982 clk  " "   -4.198            -383.982 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.521             -16.439 sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -3.521             -16.439 sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.952            -516.755 clock_and_mem_clock:inst\|clock_out  " "   -1.952            -516.755 clock_and_mem_clock:inst\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512665070792 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512665070792 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512665070792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.733 " "Worst-case minimum pulse width slack is -3.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.733            -425.227 sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -3.733            -425.227 sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -306.375 clk  " "   -2.174            -306.375 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -187.422 clock_and_mem_clock:inst\|clock_out  " "   -2.174            -187.422 clock_and_mem_clock:inst\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665070792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512665070792 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1512665071980 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~10  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~10  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~141  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~141  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~14  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~14  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~18  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~18  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~22  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~22  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~26  from: datab  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~26  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~26  from: datad  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~26  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~2  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~2  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Add0~6  from: cin  to: sumout " "Cell: inst4\|cpu\|al_unit\|Add0~6  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|Mux28~1  from: datac  to: combout " "Cell: inst4\|cpu\|al_unit\|Mux28~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~14  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~19  from: datae  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~19  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~21  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~22  from: datac  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~24  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~25  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~27  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftLeft0~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~20  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~21  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~22  from: datac  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~23  from: dataa  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~2  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~30  from: dataf  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~30  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~35  from: datac  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~35  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~37  from: datae  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~37  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~38  from: dataa  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~3  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~40  from: dataf  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~40  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~43  from: datab  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~43  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~47  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~47  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~48  from: dataa  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~49  from: datac  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~49  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~50  from: datad  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~50  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~56  from: dataf  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~56  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|cpu\|al_unit\|ShiftRight1~9  from: dataa  to: combout " "Cell: inst4\|cpu\|al_unit\|ShiftRight1~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1512665072651 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072651 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1512665072792 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512665072792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.673 " "Worst-case setup slack is -13.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.673          -13745.912 clock_and_mem_clock:inst\|clock_out  " "  -13.673          -13745.912 clock_and_mem_clock:inst\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.935             -57.284 sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "  -11.935             -57.284 sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.577           -1394.666 clk  " "  -10.577           -1394.666 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512665072808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.068 " "Worst-case hold slack is -4.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.068            -375.285 clk  " "   -4.068            -375.285 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.289             -15.333 sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -3.289             -15.333 sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.986            -594.115 clock_and_mem_clock:inst\|clock_out  " "   -1.986            -594.115 clock_and_mem_clock:inst\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512665072933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512665072933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512665072948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.415 " "Worst-case minimum pulse width slack is -3.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.415            -377.901 sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -3.415            -377.901 sc_computer_main:inst4\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -303.162 clk  " "   -2.174            -303.162 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -167.619 clock_and_mem_clock:inst\|clock_out  " "   -2.174            -167.619 clock_and_mem_clock:inst\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512665072948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512665072948 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1512665075980 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1512665075980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "901 " "Peak virtual memory: 901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512665076214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 00:44:36 2017 " "Processing ended: Fri Dec 08 00:44:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512665076214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512665076214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512665076214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512665076214 ""}
