-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=32;
DEPTH=256;

ADDRESS_RADIX=UNS;
DATA_RADIX=BIN;

CONTENT BEGIN
	0  			: 11111000000000000000000001101011; //j to main
	[1..106] 	: 00000000000000000000000000000000;
	107			: 11111100000000000000000001101100; //jl
	108			: 00000000101001100010000000000000; //add
	109			: 11111000000000000000000001101111; //j exit
	110			: 11000000110001100000000000000000; //input
	111			: 11000000101001010000000000000000; //input
	112			: 00000111111000000000000000000000;
	[113..255]  : 00000000000000000000000000000000;
END;
