{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v " "Source file: D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1619061738647 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1619061738647 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v " "Source file: D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1619061739114 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1619061739114 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v " "Source file: D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1619061739570 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1619061739570 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619061740212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619061740220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 22 11:22:20 2021 " "Processing started: Thu Apr 22 11:22:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619061740220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061740220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Design_Of_Graduation -c Design_Of_Graduation " "Command: quartus_map --read_settings_files=on --write_settings_files=off Design_Of_Graduation -c Design_Of_Graduation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061740220 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619061741805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_of_graduation.v 1 1 " "Found 1 design units, including 1 entities, in source file design_of_graduation.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design_Of_Graduation " "Found entity 1: Design_Of_Graduation" {  } { { "Design_Of_Graduation.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 5 5 " "Found 5 design units, including 5 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/UART.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753490 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_R " "Found entity 2: UART_R" {  } { { "UART.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/UART.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753490 ""} { "Info" "ISGN_ENTITY_NAME" "3 UART_T " "Found entity 3: UART_T" {  } { { "UART.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/UART.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753490 ""} { "Info" "ISGN_ENTITY_NAME" "4 BaudRate_Clk " "Found entity 4: BaudRate_Clk" {  } { { "UART.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/UART.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753490 ""} { "Info" "ISGN_ENTITY_NAME" "5 Parity_Check " "Found entity 5: Parity_Check" {  } { { "UART.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/UART.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_1/and_not_gate_1_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_1/and_not_gate_1_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 And_Not_Gate_1_1 " "Found entity 1: And_Not_Gate_1_1" {  } { { "Lesson_1/And_Not_Gate_1_1.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_1/And_Not_Gate_1_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_1/semi_adder_1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_1/semi_adder_1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Semi_Adder_1_2 " "Found entity 1: Semi_Adder_1_2" {  } { { "Lesson_1/Semi_Adder_1_2.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_1/Semi_Adder_1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_1/full_adder_1_3.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_1/full_adder_1_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder_1_3 " "Found entity 1: Full_Adder_1_3" {  } { { "Lesson_1/Full_Adder_1_3.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_1/Full_Adder_1_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_1/fire_alarm_system_1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_1/fire_alarm_system_1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fire_Alarm_System_1_4 " "Found entity 1: Fire_Alarm_System_1_4" {  } { { "Lesson_1/Fire_Alarm_System_1_4.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_1/Fire_Alarm_System_1_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_1/four_vote_1_5.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_1/four_vote_1_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Four_Vote_1_5 " "Found entity 1: Four_Vote_1_5" {  } { { "Lesson_1/Four_Vote_1_5.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_1/Four_Vote_1_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_2/decoder_74hc138_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_2/decoder_74hc138_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_74hc138_2_1 " "Found entity 1: Decoder_74hc138_2_1" {  } { { "Lesson_2/Decoder_74hc138_2_1.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_2/Decoder_74hc138_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_2/led_74ls138_2_2.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_2/led_74ls138_2_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Led_74ls138_2_2 " "Found entity 1: Led_74ls138_2_2" {  } { { "Lesson_2/Led_74ls138_2_2.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_2/Led_74ls138_2_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_2/dual_mux_74hc173_2_3.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_2/dual_mux_74hc173_2_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dual_MUX_74hc173_2_3 " "Found entity 1: Dual_MUX_74hc173_2_3" {  } { { "Lesson_2/Dual_MUX_74hc173_2_3.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_2/Dual_MUX_74hc173_2_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_2/mux_8_1_2_4.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_2/mux_8_1_2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_8_1_2_4 " "Found entity 1: MUX_8_1_2_4" {  } { { "Lesson_2/MUX_8_1_2_4.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_2/MUX_8_1_2_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_2/full_adder_74hc153_2_5.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_2/full_adder_74hc153_2_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder_74hc153_2_5 " "Found entity 1: Full_Adder_74hc153_2_5" {  } { { "Lesson_2/Full_Adder_74hc153_2_5.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_2/Full_Adder_74hc153_2_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_2/digital_tube_decoder_2_6.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_2/digital_tube_decoder_2_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digital_Tube_Decoder_2_6 " "Found entity 1: Digital_Tube_Decoder_2_6" {  } { { "Lesson_2/Digital_Tube_Decoder_2_6.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_2/Digital_Tube_Decoder_2_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_2/coder_8_3_74hc151_2_7.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_2/coder_8_3_74hc151_2_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Coder_8_3_74hc151_2_7 " "Found entity 1: Coder_8_3_74hc151_2_7" {  } { { "Lesson_2/Coder_8_3_74hc151_2_7.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_2/Coder_8_3_74hc151_2_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_2/four_vote_74hc151_2_8.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_2/four_vote_74hc151_2_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Four_Vote_74hc151_2_8 " "Found entity 1: Four_Vote_74hc151_2_8" {  } { { "Lesson_2/Four_Vote_74hc151_2_8.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_2/Four_Vote_74hc151_2_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_2/decode_display_2_9.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_2/decode_display_2_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_Display_2_9 " "Found entity 1: Decode_Display_2_9" {  } { { "Lesson_2/Decode_Display_2_9.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_2/Decode_Display_2_9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_3/rs_trigger_3_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_3/rs_trigger_3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS_Trigger_3_1 " "Found entity 1: RS_Trigger_3_1" {  } { { "Lesson_3/RS_Trigger_3_1.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_3/RS_Trigger_3_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_3/d_trigger_3_2.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_3/d_trigger_3_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_Trigger_3_2 " "Found entity 1: D_Trigger_3_2" {  } { { "Lesson_3/D_Trigger_3_2.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_3/D_Trigger_3_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_3/crossover_24_d_3_3.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_3/crossover_24_d_3_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 CrossOver_24_D_3_3 " "Found entity 1: CrossOver_24_D_3_3" {  } { { "Lesson_3/CrossOver_24_D_3_3.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_3/CrossOver_24_D_3_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753769 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "JK_Trigger_3_4.v(5) " "Verilog HDL information at JK_Trigger_3_4.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "Lesson_3/JK_Trigger_3_4.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_3/JK_Trigger_3_4.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1619061753781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_3/jk_trigger_3_4.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_3/jk_trigger_3_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 JK_Trigger_3_4 " "Found entity 1: JK_Trigger_3_4" {  } { { "Lesson_3/JK_Trigger_3_4.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_3/JK_Trigger_3_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_3/crossover_24_jk_3_5.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_3/crossover_24_jk_3_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 CrossOver_24_JK_3_5 " "Found entity 1: CrossOver_24_JK_3_5" {  } { { "Lesson_3/CrossOver_24_JK_3_5.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_3/CrossOver_24_JK_3_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_3/four_snatcher_3_6.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_3/four_snatcher_3_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Four_Snatcher_3_6 " "Found entity 1: Four_Snatcher_3_6" {  } { { "Lesson_3/Four_Snatcher_3_6.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_3/Four_Snatcher_3_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_4/decimal_synchronous_addition_counter-74hc162_4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_4/decimal_synchronous_addition_counter-74hc162_4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decimal_Synchronous_Addition_Counter_74hc162_4_1 " "Found entity 1: Decimal_Synchronous_Addition_Counter_74hc162_4_1" {  } { { "Lesson_4/Decimal_Synchronous_Addition_Counter-74hc162_4_1.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_4/Decimal_Synchronous_Addition_Counter-74hc162_4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_4/pentadecimal_counter_74hc162_4_2.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_4/pentadecimal_counter_74hc162_4_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pentadecimal_Counter_74hc162_4_2 " "Found entity 1: Pentadecimal_Counter_74hc162_4_2" {  } { { "Lesson_4/Pentadecimal_Counter_74hc162_4_2.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_4/Pentadecimal_Counter_74hc162_4_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_4/counter_24_74hc162_4_3.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_4/counter_24_74hc162_4_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_24_74hc162_4_3 " "Found entity 1: Counter_24_74hc162_4_3" {  } { { "Lesson_4/Counter_24_74hc162_4_3.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_4/Counter_24_74hc162_4_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_4/fourbit_bidirectional_shift_register_4_4.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_4/fourbit_bidirectional_shift_register_4_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fourbit_Bidirectional_Shift_Register_4_4 " "Found entity 1: Fourbit_Bidirectional_Shift_Register_4_4" {  } { { "Lesson_4/Fourbit_Bidirectional_Shift_Register_4_4.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_4/Fourbit_Bidirectional_Shift_Register_4_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_4/circular_shifter_74hc194_4_5.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_4/circular_shifter_74hc194_4_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Circular_Shifter_74hc194_4_5 " "Found entity 1: Circular_Shifter_74hc194_4_5" {  } { { "Lesson_4/Circular_Shifter_74hc194_4_5.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_4/Circular_Shifter_74hc194_4_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_4/eightbit_bidirectional_shift_register_4_6.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_4/eightbit_bidirectional_shift_register_4_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eightbit_Bidirectional_Shift_Register_4_6 " "Found entity 1: Eightbit_Bidirectional_Shift_Register_4_6" {  } { { "Lesson_4/Eightbit_Bidirectional_Shift_Register_4_6.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Lesson_4/Eightbit_Bidirectional_Shift_Register_4_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expe_select.v 1 1 " "Found 1 design units, including 1 entities, in source file expe_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 expe_select " "Found entity 1: expe_select" {  } { { "expe_select.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/expe_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "real_input.v 1 1 " "Found 1 design units, including 1 entities, in source file real_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 Real_input " "Found entity 1: Real_input" {  } { { "Real_input.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Real_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619061753962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061753962 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "train_finish Design_Of_Graduation.v(36) " "Verilog HDL error at Design_Of_Graduation.v(36): object \"train_finish\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Design_Of_Graduation.v" "" { Text "D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v" 36 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1619061753965 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/temp_desktop/Graduate/Design/FPGA/output_files/Design_Of_Graduation.map.smsg " "Generated suppressed messages file D:/temp_desktop/Graduate/Design/FPGA/output_files/Design_Of_Graduation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061754024 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619061754141 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 22 11:22:34 2021 " "Processing ended: Thu Apr 22 11:22:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619061754141 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619061754141 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619061754141 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061754141 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Analysis & Synthesis" 0 -1 1619061754895 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619061754897 ""}
