

================================================================
== Vitis HLS Report for 'TopPL'
================================================================
* Date:           Mon May 12 19:57:07 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  2.232 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |                          |               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance         |     Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_SystemControl_fu_282  |SystemControl  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_Send_fu_297           |Send           |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_RoundRobin_fu_328     |RoundRobin     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_Receive_fu_346        |Receive        |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%muxLogicCE_to_ITER_read = muxlogic"   --->   Operation 9 'muxlogic' 'muxLogicCE_to_ITER_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%ITER_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %ITER"   --->   Operation 10 'read' 'ITER_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 126 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%muxLogicCE_to_ConvArray_read = muxlogic"   --->   Operation 11 'muxlogic' 'muxLogicCE_to_ConvArray_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%ConvArray_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ConvArray"   --->   Operation 12 'read' 'ConvArray_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 126 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%muxLogicCE_to_S_read = muxlogic"   --->   Operation 13 'muxlogic' 'muxLogicCE_to_S_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%S_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %S"   --->   Operation 14 'read' 'S_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 126 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%muxLogicCE_to_U_read = muxlogic"   --->   Operation 15 'muxlogic' 'muxLogicCE_to_U_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%U_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %U"   --->   Operation 16 'read' 'U_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 126 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%muxLogicCE_to_dataIn_read = muxlogic"   --->   Operation 17 'muxlogic' 'muxLogicCE_to_dataIn_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%dataIn_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dataIn"   --->   Operation 18 'read' 'dataIn_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 126 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (0.84ns)   --->   "%convSet = alloca i64 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:362]   --->   Operation 19 'alloca' 'convSet' <Predicate = true> <Delay = 0.84> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 20 [1/1] (0.84ns)   --->   "%convSet_1 = alloca i64 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:362]   --->   Operation 20 'alloca' 'convSet_1' <Predicate = true> <Delay = 0.84> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 21 [1/1] (0.64ns)   --->   "%syscontrol = alloca i64 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:363]   --->   Operation 21 'alloca' 'syscontrol' <Predicate = true> <Delay = 0.64> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 22 [1/1] (0.64ns)   --->   "%syscontrol_1 = alloca i64 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:363]   --->   Operation 22 'alloca' 'syscontrol_1' <Predicate = true> <Delay = 0.64> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 23 [1/1] (0.64ns)   --->   "%syscontrol_2 = alloca i64 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:363]   --->   Operation 23 'alloca' 'syscontrol_2' <Predicate = true> <Delay = 0.64> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 24 [1/1] (0.94ns)   --->   "%send_fifo = alloca i64 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:364]   --->   Operation 24 'alloca' 'send_fifo' <Predicate = true> <Delay = 0.94> <CoreInst = "FIFO_BRAM">   --->   Core 83 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 0.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 512> <FIFO>
ST_1 : Operation 25 [1/1] (0.94ns)   --->   "%send_fifo_1 = alloca i64 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:364]   --->   Operation 25 'alloca' 'send_fifo_1' <Predicate = true> <Delay = 0.94> <CoreInst = "FIFO_BRAM">   --->   Core 83 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 0.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 512> <FIFO>
ST_1 : Operation 26 [1/1] (0.96ns)   --->   "%receive_fifo = alloca i64 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:365]   --->   Operation 26 'alloca' 'receive_fifo' <Predicate = true> <Delay = 0.96> <CoreInst = "FIFO_URAM">   --->   Core 86 'FIFO_URAM' <Latency = 0> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4096> <FIFO>
ST_1 : Operation 27 [1/1] (0.96ns)   --->   "%receive_fifo_1 = alloca i64 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:365]   --->   Operation 27 'alloca' 'receive_fifo_1' <Predicate = true> <Delay = 0.96> <CoreInst = "FIFO_URAM">   --->   Core 86 'FIFO_URAM' <Latency = 0> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4096> <FIFO>
ST_1 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln367 = call void @SystemControl, i32 %ITER_read, i32 %gmem3, i64 %ConvArray_read, i1 %syscontrol, i1 %syscontrol_1, i1 %syscontrol_2, i32 %convSet, i32 %convSet_1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:367]   --->   Operation 28 'call' 'call_ln367' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln367 = call void @SystemControl, i32 %ITER_read, i32 %gmem3, i64 %ConvArray_read, i1 %syscontrol, i1 %syscontrol_1, i1 %syscontrol_2, i32 %convSet, i32 %convSet_1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:367]   --->   Operation 29 'call' 'call_ln367' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln368 = call void @Send, i1 %syscontrol, i128 %send_fifo, i128 %send_fifo_1, i128 %sweep_tx0_0_V_data_V, i16 %sweep_tx0_0_V_keep_V, i16 %sweep_tx0_0_V_strb_V, i1 %sweep_tx0_0_V_last_V, i128 %sweep_tx0_1_V_data_V, i16 %sweep_tx0_1_V_keep_V, i16 %sweep_tx0_1_V_strb_V, i1 %sweep_tx0_1_V_last_V, i128 %norm_tx0_V_data_V, i16 %norm_tx0_V_keep_V, i16 %norm_tx0_V_strb_V, i1 %norm_tx0_V_last_V" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:368]   --->   Operation 30 'call' 'call_ln368' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln368 = call void @Send, i1 %syscontrol, i128 %send_fifo, i128 %send_fifo_1, i128 %sweep_tx0_0_V_data_V, i16 %sweep_tx0_0_V_keep_V, i16 %sweep_tx0_0_V_strb_V, i1 %sweep_tx0_0_V_last_V, i128 %sweep_tx0_1_V_data_V, i16 %sweep_tx0_1_V_keep_V, i16 %sweep_tx0_1_V_strb_V, i1 %sweep_tx0_1_V_last_V, i128 %norm_tx0_V_data_V, i16 %norm_tx0_V_keep_V, i16 %norm_tx0_V_strb_V, i1 %norm_tx0_V_last_V" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:368]   --->   Operation 31 'call' 'call_ln368' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln372 = call void @RoundRobin, i1 %syscontrol_1, i512 %gmem0, i64 %dataIn_read, i512 %gmem1, i64 %U_read, i512 %gmem2, i64 %S_read, i128 %send_fifo, i128 %send_fifo_1, i128 %receive_fifo, i128 %receive_fifo_1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:372]   --->   Operation 32 'call' 'call_ln372' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln372 = call void @RoundRobin, i1 %syscontrol_1, i512 %gmem0, i64 %dataIn_read, i512 %gmem1, i64 %U_read, i512 %gmem2, i64 %S_read, i128 %send_fifo, i128 %send_fifo_1, i128 %receive_fifo, i128 %receive_fifo_1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:372]   --->   Operation 33 'call' 'call_ln372' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln375 = call void @Receive, i1 %syscontrol_2, i32 %convSet, i32 %convSet_1, i128 %receive_fifo, i128 %receive_fifo_1, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 %sweep_rx0_0_V_last_V, i128 %sweep_rx0_1_V_data_V, i16 %sweep_rx0_1_V_keep_V, i16 %sweep_rx0_1_V_strb_V, i1 %sweep_rx0_1_V_last_V, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 %norm_rx0_V_last_V" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:375]   --->   Operation 34 'call' 'call_ln375' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln360 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_26" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:360]   --->   Operation 35 'specdataflowpipeline' 'specdataflowpipeline_ln360' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%spectopmodule_ln331 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_33" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:331]   --->   Operation 36 'spectopmodule' 'spectopmodule_ln331' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln331 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_32, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:331]   --->   Operation 37 'specinterface' 'specinterface_ln331' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_37, i32 0, i32 0, void @empty_26, i32 64, i32 2048, void @empty_25, void @empty_24, void @empty_26, i32 16, i32 16, i32 64, i32 64, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem0"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_37, i32 0, i32 0, void @empty_26, i32 64, i32 2048, void @empty_23, void @empty_24, void @empty_26, i32 16, i32 16, i32 64, i32 64, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem1"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_37, i32 0, i32 0, void @empty_26, i32 64, i32 512, void @empty_22, void @empty_24, void @empty_26, i32 16, i32 16, i32 64, i32 64, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem2"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_37, i32 0, i32 0, void @empty_26, i32 64, i32 8192, void @empty_21, void @empty_24, void @empty_26, i32 16, i32 16, i32 64, i32 64, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dataIn, void @empty_30, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_19, void @empty_12, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_2, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dataIn, void @empty_3, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_2, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %U, void @empty_30, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_19, void @empty_4, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_2, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %U, void @empty_3, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_2, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %S, void @empty_30, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_19, void @empty_49, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_2, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %S, void @empty_3, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_2, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ConvArray, void @empty_30, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_19, void @empty_5, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_2, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ConvArray, void @empty_3, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_2, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ITER"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ITER, void @empty_30, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_19, void @empty_6, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ITER, void @empty_7, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %sweep_tx0_0_V_data_V, i16 %sweep_tx0_0_V_keep_V, i16 %sweep_tx0_0_V_strb_V, i1 %sweep_tx0_0_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %sweep_tx0_0_V_data_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %sweep_tx0_0_V_keep_V"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %sweep_tx0_0_V_strb_V"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %sweep_tx0_0_V_last_V"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 %sweep_rx0_0_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %sweep_rx0_0_V_data_V"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %sweep_rx0_0_V_keep_V"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %sweep_rx0_0_V_strb_V"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %sweep_rx0_0_V_last_V"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %sweep_tx0_1_V_data_V, i16 %sweep_tx0_1_V_keep_V, i16 %sweep_tx0_1_V_strb_V, i1 %sweep_tx0_1_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %sweep_tx0_1_V_data_V"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %sweep_tx0_1_V_keep_V"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %sweep_tx0_1_V_strb_V"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %sweep_tx0_1_V_last_V"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %sweep_rx0_1_V_data_V, i16 %sweep_rx0_1_V_keep_V, i16 %sweep_rx0_1_V_strb_V, i1 %sweep_rx0_1_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %sweep_rx0_1_V_data_V"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %sweep_rx0_1_V_keep_V"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %sweep_rx0_1_V_strb_V"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %sweep_rx0_1_V_last_V"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %norm_tx0_V_data_V, i16 %norm_tx0_V_keep_V, i16 %norm_tx0_V_strb_V, i1 %norm_tx0_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %norm_tx0_V_data_V"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %norm_tx0_V_keep_V"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %norm_tx0_V_strb_V"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %norm_tx0_V_last_V"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 %norm_rx0_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %norm_rx0_V_data_V"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %norm_rx0_V_keep_V"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %norm_rx0_V_strb_V"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %norm_rx0_V_last_V"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_30, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_19, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @convSet_str, i32 1, void @p_str1, void @p_str1, i32 4, i32 4, i32 %convSet, i32 %convSet"   --->   Operation 88 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convSet, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%empty_160 = specchannel i32 @_ssdm_op_SpecChannel, void @convSet_OC_1_str, i32 1, void @p_str2, void @p_str2, i32 4, i32 4, i32 %convSet_1, i32 %convSet_1"   --->   Operation 90 'specchannel' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convSet_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%empty_161 = specchannel i32 @_ssdm_op_SpecChannel, void @syscontrol_str, i32 1, void @p_str3, void @p_str3, i32 4, i32 4, i1 %syscontrol, i1 %syscontrol"   --->   Operation 92 'specchannel' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %syscontrol, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%empty_162 = specchannel i32 @_ssdm_op_SpecChannel, void @syscontrol_OC_1_str, i32 1, void @p_str4, void @p_str4, i32 4, i32 4, i1 %syscontrol_1, i1 %syscontrol_1"   --->   Operation 94 'specchannel' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %syscontrol_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%empty_163 = specchannel i32 @_ssdm_op_SpecChannel, void @syscontrol_OC_2_str, i32 1, void @p_str5, void @p_str5, i32 4, i32 4, i1 %syscontrol_2, i1 %syscontrol_2"   --->   Operation 96 'specchannel' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %syscontrol_2, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%empty_164 = specchannel i32 @_ssdm_op_SpecChannel, void @send_fifo_str, i32 1, void @p_str6, void @p_str6, i32 512, i32 512, i128 %send_fifo, i128 %send_fifo"   --->   Operation 98 'specchannel' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln368 = specmemcore void @_ssdm_op_SpecMemCore, i128 %send_fifo, i64 666, i64 8, i64 18446744073709551615" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:368]   --->   Operation 99 'specmemcore' 'specmemcore_ln368' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %send_fifo, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%empty_165 = specchannel i32 @_ssdm_op_SpecChannel, void @send_fifo_OC_1_str, i32 1, void @p_str7, void @p_str7, i32 512, i32 512, i128 %send_fifo_1, i128 %send_fifo_1"   --->   Operation 101 'specchannel' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%specmemcore_ln368 = specmemcore void @_ssdm_op_SpecMemCore, i128 %send_fifo_1, i64 666, i64 8, i64 18446744073709551615" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:368]   --->   Operation 102 'specmemcore' 'specmemcore_ln368' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %send_fifo_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%empty_166 = specchannel i32 @_ssdm_op_SpecChannel, void @receive_fifo_str, i32 1, void @p_str8, void @p_str8, i32 4096, i32 4096, i128 %receive_fifo, i128 %receive_fifo"   --->   Operation 104 'specchannel' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%specmemcore_ln375 = specmemcore void @_ssdm_op_SpecMemCore, i128 %receive_fifo, i64 666, i64 11, i64 18446744073709551615" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:375]   --->   Operation 105 'specmemcore' 'specmemcore_ln375' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %receive_fifo, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%empty_167 = specchannel i32 @_ssdm_op_SpecChannel, void @receive_fifo_OC_1_str, i32 1, void @p_str9, void @p_str9, i32 4096, i32 4096, i128 %receive_fifo_1, i128 %receive_fifo_1"   --->   Operation 107 'specchannel' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%specmemcore_ln375 = specmemcore void @_ssdm_op_SpecMemCore, i128 %receive_fifo_1, i64 666, i64 11, i64 18446744073709551615" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:375]   --->   Operation 108 'specmemcore' 'specmemcore_ln375' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %receive_fifo_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln379 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 0, i1 %sweep_rx0_0_V_last_V, i1 0, i1 0, void @empty_14" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:379]   --->   Operation 110 'specaxissidechannel' 'specaxissidechannel_ln379' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln379 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %sweep_rx0_1_V_data_V, i16 %sweep_rx0_1_V_keep_V, i16 %sweep_rx0_1_V_strb_V, i1 0, i1 %sweep_rx0_1_V_last_V, i1 0, i1 0, void @empty_15" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:379]   --->   Operation 111 'specaxissidechannel' 'specaxissidechannel_ln379' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln379 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 0, i1 %norm_rx0_V_last_V, i1 0, i1 0, void @empty_16" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:379]   --->   Operation 112 'specaxissidechannel' 'specaxissidechannel_ln379' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln379 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %sweep_tx0_1_V_data_V, i16 %sweep_tx0_1_V_keep_V, i16 %sweep_tx0_1_V_strb_V, i1 0, i1 %sweep_tx0_1_V_last_V, i1 0, i1 0, void @empty_8" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:379]   --->   Operation 113 'specaxissidechannel' 'specaxissidechannel_ln379' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln379 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %sweep_tx0_0_V_data_V, i16 %sweep_tx0_0_V_keep_V, i16 %sweep_tx0_0_V_strb_V, i1 0, i1 %sweep_tx0_0_V_last_V, i1 0, i1 0, void @empty_9" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:379]   --->   Operation 114 'specaxissidechannel' 'specaxissidechannel_ln379' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln379 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %norm_tx0_V_data_V, i16 %norm_tx0_V_keep_V, i16 %norm_tx0_V_strb_V, i1 0, i1 %norm_tx0_V_last_V, i1 0, i1 0, void @empty_10" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:379]   --->   Operation 115 'specaxissidechannel' 'specaxissidechannel_ln379' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/2] (0.00ns)   --->   "%call_ln375 = call void @Receive, i1 %syscontrol_2, i32 %convSet, i32 %convSet_1, i128 %receive_fifo, i128 %receive_fifo_1, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 %sweep_rx0_0_V_last_V, i128 %sweep_rx0_1_V_data_V, i16 %sweep_rx0_1_V_keep_V, i16 %sweep_rx0_1_V_strb_V, i1 %sweep_rx0_1_V_last_V, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 %norm_rx0_V_last_V" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:375]   --->   Operation 116 'call' 'call_ln375' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%ret_ln379 = ret" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:379]   --->   Operation 117 'ret' 'ret_ln379' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dataIn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ U]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ S]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ConvArray]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ITER]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sweep_tx0_0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_tx0_0_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_tx0_0_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_tx0_0_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_rx0_0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_rx0_0_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_rx0_0_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_rx0_0_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_tx0_1_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_tx0_1_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_tx0_1_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_tx0_1_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_rx0_1_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_rx0_1_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_rx0_1_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_rx0_1_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ norm_tx0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ norm_tx0_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ norm_tx0_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ norm_tx0_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ norm_rx0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ norm_rx0_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ norm_rx0_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ norm_rx0_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
muxLogicCE_to_ITER_read      (muxlogic            ) [ 000000000]
ITER_read                    (read                ) [ 001000000]
muxLogicCE_to_ConvArray_read (muxlogic            ) [ 000000000]
ConvArray_read               (read                ) [ 001000000]
muxLogicCE_to_S_read         (muxlogic            ) [ 000000000]
S_read                       (read                ) [ 001111100]
muxLogicCE_to_U_read         (muxlogic            ) [ 000000000]
U_read                       (read                ) [ 001111100]
muxLogicCE_to_dataIn_read    (muxlogic            ) [ 000000000]
dataIn_read                  (read                ) [ 001111100]
convSet                      (alloca              ) [ 011111111]
convSet_1                    (alloca              ) [ 011111111]
syscontrol                   (alloca              ) [ 011111111]
syscontrol_1                 (alloca              ) [ 011111111]
syscontrol_2                 (alloca              ) [ 011111111]
send_fifo                    (alloca              ) [ 001111111]
send_fifo_1                  (alloca              ) [ 001111111]
receive_fifo                 (alloca              ) [ 001111111]
receive_fifo_1               (alloca              ) [ 001111111]
call_ln367                   (call                ) [ 000000000]
call_ln368                   (call                ) [ 000000000]
call_ln372                   (call                ) [ 000000000]
specdataflowpipeline_ln360   (specdataflowpipeline) [ 000000000]
spectopmodule_ln331          (spectopmodule       ) [ 000000000]
specinterface_ln331          (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specbitsmap_ln0              (specbitsmap         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
empty                        (specchannel         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
empty_160                    (specchannel         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
empty_161                    (specchannel         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
empty_162                    (specchannel         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
empty_163                    (specchannel         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
empty_164                    (specchannel         ) [ 000000000]
specmemcore_ln368            (specmemcore         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
empty_165                    (specchannel         ) [ 000000000]
specmemcore_ln368            (specmemcore         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
empty_166                    (specchannel         ) [ 000000000]
specmemcore_ln375            (specmemcore         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
empty_167                    (specchannel         ) [ 000000000]
specmemcore_ln375            (specmemcore         ) [ 000000000]
specinterface_ln0            (specinterface       ) [ 000000000]
specaxissidechannel_ln379    (specaxissidechannel ) [ 000000000]
specaxissidechannel_ln379    (specaxissidechannel ) [ 000000000]
specaxissidechannel_ln379    (specaxissidechannel ) [ 000000000]
specaxissidechannel_ln379    (specaxissidechannel ) [ 000000000]
specaxissidechannel_ln379    (specaxissidechannel ) [ 000000000]
specaxissidechannel_ln379    (specaxissidechannel ) [ 000000000]
call_ln375                   (call                ) [ 000000000]
ret_ln379                    (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dataIn">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataIn"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="U">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="S">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ConvArray">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ConvArray"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ITER">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ITER"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sweep_tx0_0_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sweep_tx0_0_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_0_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sweep_tx0_0_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_0_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="sweep_tx0_0_V_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_0_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="sweep_rx0_0_V_data_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_rx0_0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="sweep_rx0_0_V_keep_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_rx0_0_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="sweep_rx0_0_V_strb_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_rx0_0_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="sweep_rx0_0_V_last_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_rx0_0_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="sweep_tx0_1_V_data_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_1_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sweep_tx0_1_V_keep_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_1_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="sweep_tx0_1_V_strb_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_1_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="sweep_tx0_1_V_last_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_1_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="sweep_rx0_1_V_data_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_rx0_1_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="sweep_rx0_1_V_keep_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_rx0_1_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="sweep_rx0_1_V_strb_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_rx0_1_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="sweep_rx0_1_V_last_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_rx0_1_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="norm_tx0_V_data_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_tx0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="norm_tx0_V_keep_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_tx0_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="norm_tx0_V_strb_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_tx0_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="norm_tx0_V_last_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_tx0_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="norm_rx0_V_data_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_rx0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="norm_rx0_V_keep_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_rx0_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="norm_rx0_V_strb_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_rx0_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="norm_rx0_V_last_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_rx0_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SystemControl"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Send"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundRobin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Receive"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="convSet_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="convSet_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="syscontrol_str"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="syscontrol_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="syscontrol_OC_2_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_fifo_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="receive_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="receive_fifo_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="216" class="1004" name="convSet_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="convSet/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="convSet_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="convSet_1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="syscontrol_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="syscontrol/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="syscontrol_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="syscontrol_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="syscontrol_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="syscontrol_2/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="send_fifo_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="send_fifo/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="send_fifo_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="send_fifo_1/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="receive_fifo_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="128" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="receive_fifo/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="receive_fifo_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="128" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="receive_fifo_1/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="ITER_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ITER_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="ConvArray_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="0"/>
<pin id="261" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ConvArray_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="S_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="0"/>
<pin id="267" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="S_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="U_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="0"/>
<pin id="272" dir="0" index="1" bw="64" slack="0"/>
<pin id="273" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="dataIn_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dataIn_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_SystemControl_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="0" index="2" bw="32" slack="0"/>
<pin id="286" dir="0" index="3" bw="64" slack="0"/>
<pin id="287" dir="0" index="4" bw="1" slack="0"/>
<pin id="288" dir="0" index="5" bw="1" slack="0"/>
<pin id="289" dir="0" index="6" bw="1" slack="0"/>
<pin id="290" dir="0" index="7" bw="32" slack="0"/>
<pin id="291" dir="0" index="8" bw="32" slack="0"/>
<pin id="292" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln367/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_Send_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="0" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="2"/>
<pin id="300" dir="0" index="2" bw="128" slack="2"/>
<pin id="301" dir="0" index="3" bw="128" slack="2"/>
<pin id="302" dir="0" index="4" bw="128" slack="0"/>
<pin id="303" dir="0" index="5" bw="16" slack="0"/>
<pin id="304" dir="0" index="6" bw="16" slack="0"/>
<pin id="305" dir="0" index="7" bw="1" slack="0"/>
<pin id="306" dir="0" index="8" bw="128" slack="0"/>
<pin id="307" dir="0" index="9" bw="16" slack="0"/>
<pin id="308" dir="0" index="10" bw="16" slack="0"/>
<pin id="309" dir="0" index="11" bw="1" slack="0"/>
<pin id="310" dir="0" index="12" bw="128" slack="0"/>
<pin id="311" dir="0" index="13" bw="16" slack="0"/>
<pin id="312" dir="0" index="14" bw="16" slack="0"/>
<pin id="313" dir="0" index="15" bw="1" slack="0"/>
<pin id="314" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln368/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_RoundRobin_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="0" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="4"/>
<pin id="331" dir="0" index="2" bw="512" slack="0"/>
<pin id="332" dir="0" index="3" bw="64" slack="4"/>
<pin id="333" dir="0" index="4" bw="512" slack="0"/>
<pin id="334" dir="0" index="5" bw="64" slack="4"/>
<pin id="335" dir="0" index="6" bw="512" slack="0"/>
<pin id="336" dir="0" index="7" bw="64" slack="4"/>
<pin id="337" dir="0" index="8" bw="128" slack="4"/>
<pin id="338" dir="0" index="9" bw="128" slack="4"/>
<pin id="339" dir="0" index="10" bw="128" slack="4"/>
<pin id="340" dir="0" index="11" bw="128" slack="4"/>
<pin id="341" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln372/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_Receive_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="0" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="6"/>
<pin id="349" dir="0" index="2" bw="32" slack="6"/>
<pin id="350" dir="0" index="3" bw="32" slack="6"/>
<pin id="351" dir="0" index="4" bw="128" slack="6"/>
<pin id="352" dir="0" index="5" bw="128" slack="6"/>
<pin id="353" dir="0" index="6" bw="128" slack="0"/>
<pin id="354" dir="0" index="7" bw="16" slack="0"/>
<pin id="355" dir="0" index="8" bw="16" slack="0"/>
<pin id="356" dir="0" index="9" bw="1" slack="0"/>
<pin id="357" dir="0" index="10" bw="128" slack="0"/>
<pin id="358" dir="0" index="11" bw="16" slack="0"/>
<pin id="359" dir="0" index="12" bw="16" slack="0"/>
<pin id="360" dir="0" index="13" bw="1" slack="0"/>
<pin id="361" dir="0" index="14" bw="128" slack="0"/>
<pin id="362" dir="0" index="15" bw="16" slack="0"/>
<pin id="363" dir="0" index="16" bw="16" slack="0"/>
<pin id="364" dir="0" index="17" bw="1" slack="0"/>
<pin id="365" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln375/7 "/>
</bind>
</comp>

<comp id="379" class="1004" name="muxLogicCE_to_ITER_read_fu_379">
<pin_list>
<pin id="380" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_ITER_read/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="muxLogicCE_to_ConvArray_read_fu_381">
<pin_list>
<pin id="382" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_ConvArray_read/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="muxLogicCE_to_S_read_fu_383">
<pin_list>
<pin id="384" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_S_read/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="muxLogicCE_to_U_read_fu_385">
<pin_list>
<pin id="386" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_U_read/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="muxLogicCE_to_dataIn_read_fu_387">
<pin_list>
<pin id="388" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_dataIn_read/1 "/>
</bind>
</comp>

<comp id="389" class="1005" name="ITER_read_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ITER_read "/>
</bind>
</comp>

<comp id="394" class="1005" name="ConvArray_read_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="1"/>
<pin id="396" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ConvArray_read "/>
</bind>
</comp>

<comp id="399" class="1005" name="S_read_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="4"/>
<pin id="401" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="S_read "/>
</bind>
</comp>

<comp id="404" class="1005" name="U_read_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="4"/>
<pin id="406" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="U_read "/>
</bind>
</comp>

<comp id="409" class="1005" name="dataIn_read_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="4"/>
<pin id="411" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="dataIn_read "/>
</bind>
</comp>

<comp id="414" class="1005" name="convSet_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="convSet "/>
</bind>
</comp>

<comp id="420" class="1005" name="convSet_1_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="convSet_1 "/>
</bind>
</comp>

<comp id="426" class="1005" name="syscontrol_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="syscontrol "/>
</bind>
</comp>

<comp id="432" class="1005" name="syscontrol_1_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="syscontrol_1 "/>
</bind>
</comp>

<comp id="438" class="1005" name="syscontrol_2_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="syscontrol_2 "/>
</bind>
</comp>

<comp id="444" class="1005" name="send_fifo_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="128" slack="2"/>
<pin id="446" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="send_fifo "/>
</bind>
</comp>

<comp id="450" class="1005" name="send_fifo_1_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="128" slack="2"/>
<pin id="452" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="send_fifo_1 "/>
</bind>
</comp>

<comp id="456" class="1005" name="receive_fifo_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="128" slack="4"/>
<pin id="458" dir="1" index="1" bw="128" slack="4"/>
</pin_list>
<bind>
<opset="receive_fifo "/>
</bind>
</comp>

<comp id="462" class="1005" name="receive_fifo_1_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="128" slack="4"/>
<pin id="464" dir="1" index="1" bw="128" slack="4"/>
</pin_list>
<bind>
<opset="receive_fifo_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="219"><net_src comp="70" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="70" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="70" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="70" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="70" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="70" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="70" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="70" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="70" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="66" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="16" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="68" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="68" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="12" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="68" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="10" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="68" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="8" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="293"><net_src comp="72" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="294"><net_src comp="252" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="295"><net_src comp="6" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="296"><net_src comp="258" pin="2"/><net_sink comp="282" pin=3"/></net>

<net id="315"><net_src comp="74" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="316"><net_src comp="18" pin="0"/><net_sink comp="297" pin=4"/></net>

<net id="317"><net_src comp="20" pin="0"/><net_sink comp="297" pin=5"/></net>

<net id="318"><net_src comp="22" pin="0"/><net_sink comp="297" pin=6"/></net>

<net id="319"><net_src comp="24" pin="0"/><net_sink comp="297" pin=7"/></net>

<net id="320"><net_src comp="34" pin="0"/><net_sink comp="297" pin=8"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="297" pin=9"/></net>

<net id="322"><net_src comp="38" pin="0"/><net_sink comp="297" pin=10"/></net>

<net id="323"><net_src comp="40" pin="0"/><net_sink comp="297" pin=11"/></net>

<net id="324"><net_src comp="50" pin="0"/><net_sink comp="297" pin=12"/></net>

<net id="325"><net_src comp="52" pin="0"/><net_sink comp="297" pin=13"/></net>

<net id="326"><net_src comp="54" pin="0"/><net_sink comp="297" pin=14"/></net>

<net id="327"><net_src comp="56" pin="0"/><net_sink comp="297" pin=15"/></net>

<net id="342"><net_src comp="76" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="343"><net_src comp="0" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="344"><net_src comp="2" pin="0"/><net_sink comp="328" pin=4"/></net>

<net id="345"><net_src comp="4" pin="0"/><net_sink comp="328" pin=6"/></net>

<net id="366"><net_src comp="78" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="367"><net_src comp="26" pin="0"/><net_sink comp="346" pin=6"/></net>

<net id="368"><net_src comp="28" pin="0"/><net_sink comp="346" pin=7"/></net>

<net id="369"><net_src comp="30" pin="0"/><net_sink comp="346" pin=8"/></net>

<net id="370"><net_src comp="32" pin="0"/><net_sink comp="346" pin=9"/></net>

<net id="371"><net_src comp="42" pin="0"/><net_sink comp="346" pin=10"/></net>

<net id="372"><net_src comp="44" pin="0"/><net_sink comp="346" pin=11"/></net>

<net id="373"><net_src comp="46" pin="0"/><net_sink comp="346" pin=12"/></net>

<net id="374"><net_src comp="48" pin="0"/><net_sink comp="346" pin=13"/></net>

<net id="375"><net_src comp="58" pin="0"/><net_sink comp="346" pin=14"/></net>

<net id="376"><net_src comp="60" pin="0"/><net_sink comp="346" pin=15"/></net>

<net id="377"><net_src comp="62" pin="0"/><net_sink comp="346" pin=16"/></net>

<net id="378"><net_src comp="64" pin="0"/><net_sink comp="346" pin=17"/></net>

<net id="392"><net_src comp="252" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="397"><net_src comp="258" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="282" pin=3"/></net>

<net id="402"><net_src comp="264" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="328" pin=7"/></net>

<net id="407"><net_src comp="270" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="328" pin=5"/></net>

<net id="412"><net_src comp="276" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="328" pin=3"/></net>

<net id="417"><net_src comp="216" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="282" pin=7"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="423"><net_src comp="220" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="282" pin=8"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="346" pin=3"/></net>

<net id="429"><net_src comp="224" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="282" pin=4"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="435"><net_src comp="228" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="282" pin=5"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="441"><net_src comp="232" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="282" pin=6"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="447"><net_src comp="236" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="328" pin=8"/></net>

<net id="453"><net_src comp="240" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="297" pin=3"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="328" pin=9"/></net>

<net id="459"><net_src comp="244" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="328" pin=10"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="346" pin=4"/></net>

<net id="465"><net_src comp="248" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="328" pin=11"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="346" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {5 6 }
	Port: gmem2 | {5 6 }
	Port: gmem3 | {1 2 }
	Port: sweep_tx0_0_V_data_V | {3 4 }
	Port: sweep_tx0_0_V_keep_V | {3 4 }
	Port: sweep_tx0_0_V_strb_V | {3 4 }
	Port: sweep_tx0_0_V_last_V | {3 4 }
	Port: sweep_tx0_1_V_data_V | {3 4 }
	Port: sweep_tx0_1_V_keep_V | {3 4 }
	Port: sweep_tx0_1_V_strb_V | {3 4 }
	Port: sweep_tx0_1_V_last_V | {3 4 }
	Port: norm_tx0_V_data_V | {3 4 }
	Port: norm_tx0_V_keep_V | {3 4 }
	Port: norm_tx0_V_strb_V | {3 4 }
	Port: norm_tx0_V_last_V | {3 4 }
 - Input state : 
	Port: TopPL : gmem0 | {5 6 }
	Port: TopPL : dataIn | {1 }
	Port: TopPL : U | {1 }
	Port: TopPL : S | {1 }
	Port: TopPL : ConvArray | {1 }
	Port: TopPL : ITER | {1 }
	Port: TopPL : sweep_rx0_0_V_data_V | {7 8 }
	Port: TopPL : sweep_rx0_0_V_keep_V | {7 8 }
	Port: TopPL : sweep_rx0_0_V_strb_V | {7 8 }
	Port: TopPL : sweep_rx0_0_V_last_V | {7 8 }
	Port: TopPL : sweep_rx0_1_V_data_V | {7 8 }
	Port: TopPL : sweep_rx0_1_V_keep_V | {7 8 }
	Port: TopPL : sweep_rx0_1_V_strb_V | {7 8 }
	Port: TopPL : sweep_rx0_1_V_last_V | {7 8 }
	Port: TopPL : norm_rx0_V_data_V | {7 8 }
	Port: TopPL : norm_rx0_V_keep_V | {7 8 }
	Port: TopPL : norm_rx0_V_strb_V | {7 8 }
	Port: TopPL : norm_rx0_V_last_V | {7 8 }
  - Chain level:
	State 1
		call_ln367 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |       grp_SystemControl_fu_282      |    0    |  2.734  |   1072  |   1556  |    0    |
|   call   |           grp_Send_fu_297           |    12   |   6.37  |   1612  |   610   |    0    |
|          |        grp_RoundRobin_fu_328        |    0    |  2.265  |   6820  |   1115  |    0    |
|          |          grp_Receive_fu_346         |    0    |  2.407  |   3441  |   3023  |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |        ITER_read_read_fu_252        |    0    |    0    |    0    |    0    |    0    |
|          |      ConvArray_read_read_fu_258     |    0    |    0    |    0    |    0    |    0    |
|   read   |          S_read_read_fu_264         |    0    |    0    |    0    |    0    |    0    |
|          |          U_read_read_fu_270         |    0    |    0    |    0    |    0    |    0    |
|          |       dataIn_read_read_fu_276       |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |    muxLogicCE_to_ITER_read_fu_379   |    0    |    0    |    0    |    0    |    0    |
|          | muxLogicCE_to_ConvArray_read_fu_381 |    0    |    0    |    0    |    0    |    0    |
| muxlogic |     muxLogicCE_to_S_read_fu_383     |    0    |    0    |    0    |    0    |    0    |
|          |     muxLogicCE_to_U_read_fu_385     |    0    |    0    |    0    |    0    |    0    |
|          |   muxLogicCE_to_dataIn_read_fu_387  |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                     |    12   |  13.776 |  12945  |   6304  |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|ConvArray_read_reg_394|   64   |
|   ITER_read_reg_389  |   32   |
|    S_read_reg_399    |   64   |
|    U_read_reg_404    |   64   |
|   convSet_1_reg_420  |   32   |
|    convSet_reg_414   |   32   |
|  dataIn_read_reg_409 |   64   |
|receive_fifo_1_reg_462|   128  |
| receive_fifo_reg_456 |   128  |
|  send_fifo_1_reg_450 |   128  |
|   send_fifo_reg_444  |   128  |
| syscontrol_1_reg_432 |    1   |
| syscontrol_2_reg_438 |    1   |
|  syscontrol_reg_426  |    1   |
+----------------------+--------+
|         Total        |   867  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
| grp_SystemControl_fu_282 |  p1  |   2  |  32  |   64   ||    32   |
| grp_SystemControl_fu_282 |  p3  |   2  |  64  |   128  ||    58   |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   192  ||  0.967  ||    90   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   12   |   13   |  12945 |  6304  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   90   |    -   |
|  Register |    -   |    -   |   867  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   12   |   14   |  13812 |  6394  |    0   |
+-----------+--------+--------+--------+--------+--------+
