Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: registros_Control.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "registros_Control.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "registros_Control"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : registros_Control
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Roberto/Desktop/UPB/ArquitecturaDeProcesadores/Xilinx/ProyectoFinal/registros_Clk/registros_Clk.vhd" in Library work.
Architecture behavioral of Entity registros_clk is up to date.
Compiling vhdl file "C:/Users/Roberto/Desktop/UPB/ArquitecturaDeProcesadores/Xilinx/ProyectoFinal/demux2_1/demux2_1.vhd" in Library work.
Architecture behavioral of Entity demux2_1 is up to date.
Compiling vhdl file "C:/Users/Roberto/Desktop/UPB/ArquitecturaDeProcesadores/Xilinx/ProyectoFinal/registro_8bits/registro_8bits.vhd" in Library work.
Entity <registro_8bits> compiled.
Entity <registro_8bits> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Roberto/Desktop/UPB/ArquitecturaDeProcesadores/Xilinx/ProyectoFinal/registro_16bits/registro_16bits.vhd" in Library work.
Entity <registro_16bits> compiled.
Entity <registro_16bits> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Roberto/Desktop/UPB/ArquitecturaDeProcesadores/Xilinx/ProyectoFinal/registros_Control/registros_Control.vhd" in Library work.
Architecture behavioral of Entity registros_control is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <registros_Control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <registros_Clk> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux2_1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <registro_8bits> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <registro_16bits> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <registros_Control> in library <work> (Architecture <behavioral>).
Entity <registros_Control> analyzed. Unit <registros_Control> generated.

Analyzing Entity <registros_Clk> in library <work> (Architecture <behavioral>).
Entity <registros_Clk> analyzed. Unit <registros_Clk> generated.

Analyzing Entity <demux2_1> in library <work> (Architecture <behavioral>).
Entity <demux2_1> analyzed. Unit <demux2_1> generated.

Analyzing Entity <registro_8bits> in library <work> (Architecture <behavioral>).
Entity <registro_8bits> analyzed. Unit <registro_8bits> generated.

Analyzing Entity <registro_16bits> in library <work> (Architecture <behavioral>).
Entity <registro_16bits> analyzed. Unit <registro_16bits> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <registros_Clk>.
    Related source file is "C:/Users/Roberto/Desktop/UPB/ArquitecturaDeProcesadores/Xilinx/ProyectoFinal/registros_Clk/registros_Clk.vhd".
    Using one-hot encoding for signal <pr_state>.
    Found 1-bit register for signal <rw_MAR>.
    Found 1-bit register for signal <rw_MBR>.
    Found 1-bit register for signal <clk_IR>.
    Found 1-bit register for signal <clk_PC>.
    Found 1-bit register for signal <clk_MAR>.
    Found 1-bit register for signal <clk_MBR>.
    Found 8-bit register for signal <input_PC>.
    Found 1-bit register for signal <rw_IR>.
    Found 1-bit register for signal <rw_PC>.
    Found 8-bit adder for signal <input_PC$add0000> created at line 90.
    Found 6-bit register for signal <nx_state>.
    Found 32-bit up counter for signal <output_PC>.
    Found 6-bit register for signal <pr_state>.
    Summary:
	inferred   1 Counter(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <registros_Clk> synthesized.


Synthesizing Unit <demux2_1>.
    Related source file is "C:/Users/Roberto/Desktop/UPB/ArquitecturaDeProcesadores/Xilinx/ProyectoFinal/demux2_1/demux2_1.vhd".
Unit <demux2_1> synthesized.


Synthesizing Unit <registro_8bits>.
    Related source file is "C:/Users/Roberto/Desktop/UPB/ArquitecturaDeProcesadores/Xilinx/ProyectoFinal/registro_8bits/registro_8bits.vhd".
    Found 8-bit register for signal <output>.
    Found 8-bit register for signal <data>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <registro_8bits> synthesized.


Synthesizing Unit <registro_16bits>.
    Related source file is "C:/Users/Roberto/Desktop/UPB/ArquitecturaDeProcesadores/Xilinx/ProyectoFinal/registro_16bits/registro_16bits.vhd".
    Found 16-bit register for signal <output>.
    Found 16-bit register for signal <data>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <registro_16bits> synthesized.


Synthesizing Unit <registros_Control>.
    Related source file is "C:/Users/Roberto/Desktop/UPB/ArquitecturaDeProcesadores/Xilinx/ProyectoFinal/registros_Control/registros_Control.vhd".
Unit <registros_Control> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 19
 1-bit register                                        : 8
 16-bit register                                       : 4
 6-bit register                                        : 2
 8-bit register                                        : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <nx_state_1> in Unit <Inst_registros_Clk> is equivalent to the following FF/Latch, which will be removed : <rw_MAR> 
INFO:Xst:2261 - The FF/Latch <nx_state_3> in Unit <Inst_registros_Clk> is equivalent to the following FF/Latch, which will be removed : <rw_MBR> 
INFO:Xst:2261 - The FF/Latch <nx_state_4> in Unit <Inst_registros_Clk> is equivalent to the following FF/Latch, which will be removed : <rw_IR> 
INFO:Xst:2261 - The FF/Latch <nx_state_0> in Unit <Inst_registros_Clk> is equivalent to the following FF/Latch, which will be removed : <rw_PC> 

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 124
 Flip-Flops                                            : 124

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <nx_state_1> in Unit <registros_Clk> is equivalent to the following FF/Latch, which will be removed : <rw_MAR> 
INFO:Xst:2261 - The FF/Latch <nx_state_3> in Unit <registros_Clk> is equivalent to the following FF/Latch, which will be removed : <rw_MBR> 
INFO:Xst:2261 - The FF/Latch <nx_state_4> in Unit <registros_Clk> is equivalent to the following FF/Latch, which will be removed : <rw_IR> 
INFO:Xst:2261 - The FF/Latch <nx_state_0> in Unit <registros_Clk> is equivalent to the following FF/Latch, which will be removed : <rw_PC> 
WARNING:Xst:2677 - Node <output_PC_8> of sequential type is unconnected in block <registros_Clk>.
WARNING:Xst:2677 - Node <output_PC_9> of sequential type is unconnected in block <registros_Clk>.
WARNING:Xst:2677 - Node <output_PC_10> of sequential type is unconnected in block <registros_Clk>.
WARNING:Xst:2677 - Node <output_PC_11> of sequential type is unconnected in block <registros_Clk>.
WARNING:Xst:2677 - Node <output_PC_12> of sequential type is unconnected in block <registros_Clk>.
WARNING:Xst:2677 - Node <output_PC_13> of sequential type is unconnected in block <registros_Clk>.
WARNING:Xst:2677 - Node <output_PC_14> of sequential type is unconnected in block <registros_Clk>.
WARNING:Xst:2677 - Node <output_PC_15> of sequential type is unconnected in block <registros_Clk>.
WARNING:Xst:2677 - Node <output_PC_16> of sequential type is unconnected in block <registros_Clk>.
WARNING:Xst:2677 - Node <output_PC_17> of sequential type is unconnected in block <registros_Clk>.
WARNING:Xst:2677 - Node <output_PC_18> of sequential type is unconnected in block <registros_Clk>.
WARNING:Xst:2677 - Node <output_PC_19> of sequential type is unconnected in block <registros_Clk>.
WARNING:Xst:2677 - Node <output_PC_20> of sequential type is unconnected in block <registros_Clk>.
WARNING:Xst:2677 - Node <output_PC_21> of sequential type is unconnected in block <registros_Clk>.
WARNING:Xst:2677 - Node <output_PC_22> of sequential type is unconnected in block <registros_Clk>.
WARNING:Xst:2677 - Node <output_PC_23> of sequential type is unconnected in block <registros_Clk>.
WARNING:Xst:2677 - Node <output_PC_24> of sequential type is unconnected in block <registros_Clk>.
WARNING:Xst:2677 - Node <output_PC_25> of sequential type is unconnected in block <registros_Clk>.
WARNING:Xst:2677 - Node <output_PC_26> of sequential type is unconnected in block <registros_Clk>.
WARNING:Xst:2677 - Node <output_PC_27> of sequential type is unconnected in block <registros_Clk>.
WARNING:Xst:2677 - Node <output_PC_28> of sequential type is unconnected in block <registros_Clk>.
WARNING:Xst:2677 - Node <output_PC_29> of sequential type is unconnected in block <registros_Clk>.
WARNING:Xst:2677 - Node <output_PC_30> of sequential type is unconnected in block <registros_Clk>.
WARNING:Xst:2677 - Node <output_PC_31> of sequential type is unconnected in block <registros_Clk>.

Optimizing unit <registros_Control> ...

Optimizing unit <registros_Clk> ...

Optimizing unit <registro_8bits> ...

Optimizing unit <registro_16bits> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block registros_Control, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 128
 Flip-Flops                                            : 128

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : registros_Control.ngr
Top Level Output File Name         : registros_Control
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 51

Cell Usage :
# BELS                             : 47
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 7
#      LUT2                        : 6
#      LUT2_L                      : 1
#      LUT3                        : 10
#      LUT4                        : 3
#      LUT4_D                      : 1
#      MUXCY                       : 7
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 128
#      FD                          : 6
#      FD_1                        : 6
#      FDCE                        : 48
#      FDE                         : 64
#      FDS                         : 4
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 50
#      IBUF                        : 26
#      OBUF                        : 24
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       74  out of   4656     1%  
 Number of Slice Flip Flops:            128  out of   9312     1%  
 Number of 4 input LUTs:                 30  out of   9312     0%  
 Number of IOs:                          51
 Number of bonded IOBs:                  51  out of    232    21%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 32    |
Inst_registros_Clk/clk_MAR         | NONE(MAR/output_7)     | 16    |
Inst_registros_Clk/clk_PC          | NONE(PC/output_7)      | 16    |
Inst_registros_Clk/clk_IR1         | BUFG                   | 32    |
Inst_registros_Clk/clk_MBR1        | BUFG                   | 32    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 48    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.428ns (Maximum Frequency: 225.836MHz)
   Minimum input arrival time before clock: 4.955ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.428ns (frequency: 225.836MHz)
  Total number of paths / destination ports: 108 / 52
-------------------------------------------------------------------------
Delay:               2.214ns (Levels of Logic = 0)
  Source:            Inst_registros_Clk/pr_state_5 (FF)
  Destination:       Inst_registros_Clk/output_PC_7 (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: Inst_registros_Clk/pr_state_5 to Inst_registros_Clk/output_PC_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            18   0.591   1.068  Inst_registros_Clk/pr_state_5 (Inst_registros_Clk/pr_state_5)
     FDE:CE                    0.555          Inst_registros_Clk/input_PC_0
    ----------------------------------------
    Total                      2.214ns (1.146ns logic, 1.068ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_registros_Clk/clk_MAR'
  Clock period: 1.319ns (frequency: 758.150MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.319ns (Levels of Logic = 0)
  Source:            MAR/data_7 (FF)
  Destination:       MAR/output_7 (FF)
  Source Clock:      Inst_registros_Clk/clk_MAR rising
  Destination Clock: Inst_registros_Clk/clk_MAR rising

  Data Path: MAR/data_7 to MAR/output_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.420  MAR/data_7 (MAR/data_7)
     FDE:D                     0.308          MAR/output_7
    ----------------------------------------
    Total                      1.319ns (0.899ns logic, 0.420ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_registros_Clk/clk_PC'
  Clock period: 1.319ns (frequency: 758.150MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.319ns (Levels of Logic = 0)
  Source:            PC/data_7 (FF)
  Destination:       PC/output_7 (FF)
  Source Clock:      Inst_registros_Clk/clk_PC rising
  Destination Clock: Inst_registros_Clk/clk_PC rising

  Data Path: PC/data_7 to PC/output_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.420  PC/data_7 (PC/data_7)
     FDE:D                     0.308          PC/output_7
    ----------------------------------------
    Total                      1.319ns (0.899ns logic, 0.420ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_registros_Clk/clk_IR1'
  Clock period: 1.319ns (frequency: 758.150MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               1.319ns (Levels of Logic = 0)
  Source:            IR/data_15 (FF)
  Destination:       IR/output_15 (FF)
  Source Clock:      Inst_registros_Clk/clk_IR1 rising
  Destination Clock: Inst_registros_Clk/clk_IR1 rising

  Data Path: IR/data_15 to IR/output_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.420  IR/data_15 (IR/data_15)
     FDE:D                     0.308          IR/output_15
    ----------------------------------------
    Total                      1.319ns (0.899ns logic, 0.420ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_registros_Clk/clk_MBR1'
  Clock period: 1.319ns (frequency: 758.150MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               1.319ns (Levels of Logic = 0)
  Source:            MBR/data_15 (FF)
  Destination:       MBR/output_15 (FF)
  Source Clock:      Inst_registros_Clk/clk_MBR1 rising
  Destination Clock: Inst_registros_Clk/clk_MBR1 rising

  Data Path: MBR/data_15 to MBR/output_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.420  MBR/data_15 (MBR/data_15)
     FDE:D                     0.308          MBR/output_15
    ----------------------------------------
    Total                      1.319ns (0.899ns logic, 0.420ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_registros_Clk/clk_MAR'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.678ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       MAR/output_7 (FF)
  Destination Clock: Inst_registros_Clk/clk_MAR rising

  Data Path: reset to MAR/output_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            52   1.218   1.444  reset_IBUF (reset_IBUF)
     LUT2:I0->O            8   0.704   0.757  MAR/output_and00001 (MAR/output_not0001_inv)
     FDE:CE                    0.555          MAR/output_0
    ----------------------------------------
    Total                      4.678ns (2.477ns logic, 2.201ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_registros_Clk/clk_PC'
  Total number of paths / destination ports: 24 / 16
-------------------------------------------------------------------------
Offset:              4.678ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       PC/output_7 (FF)
  Destination Clock: Inst_registros_Clk/clk_PC rising

  Data Path: reset to PC/output_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            52   1.218   1.444  reset_IBUF (reset_IBUF)
     LUT2:I0->O            8   0.704   0.757  PC/output_and00001 (PC/output_not0001_inv)
     FDE:CE                    0.555          PC/output_0
    ----------------------------------------
    Total                      4.678ns (2.477ns logic, 2.201ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_registros_Clk/clk_IR1'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.955ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       IR/output_15 (FF)
  Destination Clock: Inst_registros_Clk/clk_IR1 rising

  Data Path: reset to IR/output_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            52   1.218   1.444  reset_IBUF (reset_IBUF)
     LUT2:I0->O           16   0.704   1.034  IR/output_and00001 (IR/output_not0001_inv)
     FDE:CE                    0.555          IR/output_0
    ----------------------------------------
    Total                      4.955ns (2.477ns logic, 2.478ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_registros_Clk/clk_MBR1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.955ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       MBR/output_15 (FF)
  Destination Clock: Inst_registros_Clk/clk_MBR1 rising

  Data Path: reset to MBR/output_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            52   1.218   1.444  reset_IBUF (reset_IBUF)
     LUT2:I0->O           16   0.704   1.034  MBR/output_and00001 (MBR/output_not0001_inv)
     FDE:CE                    0.555          MBR/output_0
    ----------------------------------------
    Total                      4.955ns (2.477ns logic, 2.478ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_registros_Clk/clk_MAR'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            MAR/output_7 (FF)
  Destination:       direccion_RAM<7> (PAD)
  Source Clock:      Inst_registros_Clk/clk_MAR rising

  Data Path: MAR/output_7 to direccion_RAM<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  MAR/output_7 (MAR/output_7)
     OBUF:I->O                 3.272          direccion_RAM_7_OBUF (direccion_RAM<7>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_registros_Clk/clk_IR1'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            IR/output_15 (FF)
  Destination:       CU<15> (PAD)
  Source Clock:      Inst_registros_Clk/clk_IR1 rising

  Data Path: IR/output_15 to CU<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  IR/output_15 (IR/output_15)
     OBUF:I->O                 3.272          CU_15_OBUF (CU<15>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.10 secs
 
--> 

Total memory usage is 251488 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :    9 (   0 filtered)

