[View]
Entity=All-Verilog
Architecture=
TopLevelType=5
[file:.\src\addersubtractor.v]
Enabled=1
[file:.\src\ALU_5_bit.v]
Enabled=1
[file:.\src\Adder.v]
Enabled=1
[file:.\src\Multiplication.v]
Enabled=1
