0.7
2020.2
Nov  8 2024
22:36:57
C:/Design RTL/project_9full add/project_9full add.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Design RTL/project_9full add/project_9full add.srcs/sim_1/new/full_tb.v,1751277912,verilog,,,,full_adder_tb,,,,,,,,
C:/Design RTL/project_9full add/project_9full add.srcs/sources_1/new/full.v,1751277748,verilog,,C:/Design RTL/project_9full add/project_9full add.srcs/sim_1/new/full_tb.v,,full_adder,,,,,,,,
