--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml TimerTester.twx TimerTester.ncd -o TimerTester.twr
TimerTester.pcf -ucf constraints.ucf

Design file:              TimerTester.ncd
Physical constraint file: TimerTester.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1488 paths analyzed, 107 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.057ns.
--------------------------------------------------------------------------------

Paths for end point Inst_timer/endtimer (SLICE_X50Y91.CE), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_timer/count_8 (FF)
  Destination:          Inst_timer/endtimer (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.057ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_timer/count_8 to Inst_timer/endtimer
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y51.XQ      Tcko                  0.514   Inst_timer/count<8>
                                                       Inst_timer/count_8
    SLICE_X51Y53.F1      net (fanout=2)        0.959   Inst_timer/count<8>
    SLICE_X51Y53.COUT    Topcyf                1.011   Inst_timer/endtimer_cmp_eq0000_wg_cy<1>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_lut<0>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<0>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<1>
    SLICE_X51Y54.CIN     net (fanout=1)        0.000   Inst_timer/endtimer_cmp_eq0000_wg_cy<1>
    SLICE_X51Y54.COUT    Tbyp                  0.103   Inst_timer/endtimer_cmp_eq0000_wg_cy<3>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<2>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<3>
    SLICE_X51Y55.CIN     net (fanout=1)        0.000   Inst_timer/endtimer_cmp_eq0000_wg_cy<3>
    SLICE_X51Y55.COUT    Tbyp                  0.103   Inst_timer/endtimer_cmp_eq0000_wg_cy<5>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<4>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X51Y56.CIN     net (fanout=1)        0.000   Inst_timer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X51Y56.COUT    Tbyp                  0.103   Inst_timer/endtimer_cmp_eq0000
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<6>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<7>
    SLICE_X50Y91.CE      net (fanout=17)       2.781   Inst_timer/endtimer_cmp_eq0000
    SLICE_X50Y91.CLK     Tceck                 0.483   Inst_timer/endtimer
                                                       Inst_timer/endtimer
    -------------------------------------------------  ---------------------------
    Total                                      6.057ns (2.317ns logic, 3.740ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_timer/count_5 (FF)
  Destination:          Inst_timer/endtimer (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.951ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_timer/count_5 to Inst_timer/endtimer
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y49.YQ      Tcko                  0.511   Inst_timer/count<4>
                                                       Inst_timer/count_5
    SLICE_X51Y54.F1      net (fanout=2)        0.959   Inst_timer/count<5>
    SLICE_X51Y54.COUT    Topcyf                1.011   Inst_timer/endtimer_cmp_eq0000_wg_cy<3>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_lut<2>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<2>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<3>
    SLICE_X51Y55.CIN     net (fanout=1)        0.000   Inst_timer/endtimer_cmp_eq0000_wg_cy<3>
    SLICE_X51Y55.COUT    Tbyp                  0.103   Inst_timer/endtimer_cmp_eq0000_wg_cy<5>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<4>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X51Y56.CIN     net (fanout=1)        0.000   Inst_timer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X51Y56.COUT    Tbyp                  0.103   Inst_timer/endtimer_cmp_eq0000
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<6>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<7>
    SLICE_X50Y91.CE      net (fanout=17)       2.781   Inst_timer/endtimer_cmp_eq0000
    SLICE_X50Y91.CLK     Tceck                 0.483   Inst_timer/endtimer
                                                       Inst_timer/endtimer
    -------------------------------------------------  ---------------------------
    Total                                      5.951ns (2.211ns logic, 3.740ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_timer/count_0 (FF)
  Destination:          Inst_timer/endtimer (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.866ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_timer/count_0 to Inst_timer/endtimer
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y47.XQ      Tcko                  0.514   Inst_timer/count<0>
                                                       Inst_timer/count_0
    SLICE_X51Y56.G1      net (fanout=2)        1.217   Inst_timer/count<0>
    SLICE_X51Y56.COUT    Topcyg                0.871   Inst_timer/endtimer_cmp_eq0000
                                                       Inst_timer/endtimer_cmp_eq0000_wg_lut<7>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<7>
    SLICE_X50Y91.CE      net (fanout=17)       2.781   Inst_timer/endtimer_cmp_eq0000
    SLICE_X50Y91.CLK     Tceck                 0.483   Inst_timer/endtimer
                                                       Inst_timer/endtimer
    -------------------------------------------------  ---------------------------
    Total                                      5.866ns (1.868ns logic, 3.998ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_timer/count_30 (SLICE_X53Y62.CE), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_timer/count_8 (FF)
  Destination:          Inst_timer/count_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.523ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.012 - 0.027)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_timer/count_8 to Inst_timer/count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y51.XQ      Tcko                  0.514   Inst_timer/count<8>
                                                       Inst_timer/count_8
    SLICE_X51Y53.F1      net (fanout=2)        0.959   Inst_timer/count<8>
    SLICE_X51Y53.COUT    Topcyf                1.011   Inst_timer/endtimer_cmp_eq0000_wg_cy<1>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_lut<0>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<0>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<1>
    SLICE_X51Y54.CIN     net (fanout=1)        0.000   Inst_timer/endtimer_cmp_eq0000_wg_cy<1>
    SLICE_X51Y54.COUT    Tbyp                  0.103   Inst_timer/endtimer_cmp_eq0000_wg_cy<3>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<2>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<3>
    SLICE_X51Y55.CIN     net (fanout=1)        0.000   Inst_timer/endtimer_cmp_eq0000_wg_cy<3>
    SLICE_X51Y55.COUT    Tbyp                  0.103   Inst_timer/endtimer_cmp_eq0000_wg_cy<5>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<4>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X51Y56.CIN     net (fanout=1)        0.000   Inst_timer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X51Y56.COUT    Tbyp                  0.103   Inst_timer/endtimer_cmp_eq0000
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<6>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<7>
    SLICE_X53Y62.CE      net (fanout=17)       1.247   Inst_timer/endtimer_cmp_eq0000
    SLICE_X53Y62.CLK     Tceck                 0.483   Inst_timer/count<30>
                                                       Inst_timer/count_30
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (2.317ns logic, 2.206ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_timer/count_5 (FF)
  Destination:          Inst_timer/count_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.417ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.012 - 0.028)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_timer/count_5 to Inst_timer/count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y49.YQ      Tcko                  0.511   Inst_timer/count<4>
                                                       Inst_timer/count_5
    SLICE_X51Y54.F1      net (fanout=2)        0.959   Inst_timer/count<5>
    SLICE_X51Y54.COUT    Topcyf                1.011   Inst_timer/endtimer_cmp_eq0000_wg_cy<3>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_lut<2>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<2>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<3>
    SLICE_X51Y55.CIN     net (fanout=1)        0.000   Inst_timer/endtimer_cmp_eq0000_wg_cy<3>
    SLICE_X51Y55.COUT    Tbyp                  0.103   Inst_timer/endtimer_cmp_eq0000_wg_cy<5>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<4>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X51Y56.CIN     net (fanout=1)        0.000   Inst_timer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X51Y56.COUT    Tbyp                  0.103   Inst_timer/endtimer_cmp_eq0000
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<6>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<7>
    SLICE_X53Y62.CE      net (fanout=17)       1.247   Inst_timer/endtimer_cmp_eq0000
    SLICE_X53Y62.CLK     Tceck                 0.483   Inst_timer/count<30>
                                                       Inst_timer/count_30
    -------------------------------------------------  ---------------------------
    Total                                      4.417ns (2.211ns logic, 2.206ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_timer/count_0 (FF)
  Destination:          Inst_timer/count_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.332ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.012 - 0.029)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_timer/count_0 to Inst_timer/count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y47.XQ      Tcko                  0.514   Inst_timer/count<0>
                                                       Inst_timer/count_0
    SLICE_X51Y56.G1      net (fanout=2)        1.217   Inst_timer/count<0>
    SLICE_X51Y56.COUT    Topcyg                0.871   Inst_timer/endtimer_cmp_eq0000
                                                       Inst_timer/endtimer_cmp_eq0000_wg_lut<7>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<7>
    SLICE_X53Y62.CE      net (fanout=17)       1.247   Inst_timer/endtimer_cmp_eq0000
    SLICE_X53Y62.CLK     Tceck                 0.483   Inst_timer/count<30>
                                                       Inst_timer/count_30
    -------------------------------------------------  ---------------------------
    Total                                      4.332ns (1.868ns logic, 2.464ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_timer/count_18 (SLICE_X53Y56.CE), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_timer/count_8 (FF)
  Destination:          Inst_timer/count_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.510ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.008 - 0.015)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_timer/count_8 to Inst_timer/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y51.XQ      Tcko                  0.514   Inst_timer/count<8>
                                                       Inst_timer/count_8
    SLICE_X51Y53.F1      net (fanout=2)        0.959   Inst_timer/count<8>
    SLICE_X51Y53.COUT    Topcyf                1.011   Inst_timer/endtimer_cmp_eq0000_wg_cy<1>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_lut<0>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<0>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<1>
    SLICE_X51Y54.CIN     net (fanout=1)        0.000   Inst_timer/endtimer_cmp_eq0000_wg_cy<1>
    SLICE_X51Y54.COUT    Tbyp                  0.103   Inst_timer/endtimer_cmp_eq0000_wg_cy<3>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<2>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<3>
    SLICE_X51Y55.CIN     net (fanout=1)        0.000   Inst_timer/endtimer_cmp_eq0000_wg_cy<3>
    SLICE_X51Y55.COUT    Tbyp                  0.103   Inst_timer/endtimer_cmp_eq0000_wg_cy<5>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<4>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X51Y56.CIN     net (fanout=1)        0.000   Inst_timer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X51Y56.COUT    Tbyp                  0.103   Inst_timer/endtimer_cmp_eq0000
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<6>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<7>
    SLICE_X53Y56.CE      net (fanout=17)       1.234   Inst_timer/endtimer_cmp_eq0000
    SLICE_X53Y56.CLK     Tceck                 0.483   Inst_timer/count<18>
                                                       Inst_timer/count_18
    -------------------------------------------------  ---------------------------
    Total                                      4.510ns (2.317ns logic, 2.193ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_timer/count_5 (FF)
  Destination:          Inst_timer/count_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.404ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.008 - 0.016)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_timer/count_5 to Inst_timer/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y49.YQ      Tcko                  0.511   Inst_timer/count<4>
                                                       Inst_timer/count_5
    SLICE_X51Y54.F1      net (fanout=2)        0.959   Inst_timer/count<5>
    SLICE_X51Y54.COUT    Topcyf                1.011   Inst_timer/endtimer_cmp_eq0000_wg_cy<3>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_lut<2>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<2>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<3>
    SLICE_X51Y55.CIN     net (fanout=1)        0.000   Inst_timer/endtimer_cmp_eq0000_wg_cy<3>
    SLICE_X51Y55.COUT    Tbyp                  0.103   Inst_timer/endtimer_cmp_eq0000_wg_cy<5>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<4>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X51Y56.CIN     net (fanout=1)        0.000   Inst_timer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X51Y56.COUT    Tbyp                  0.103   Inst_timer/endtimer_cmp_eq0000
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<6>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<7>
    SLICE_X53Y56.CE      net (fanout=17)       1.234   Inst_timer/endtimer_cmp_eq0000
    SLICE_X53Y56.CLK     Tceck                 0.483   Inst_timer/count<18>
                                                       Inst_timer/count_18
    -------------------------------------------------  ---------------------------
    Total                                      4.404ns (2.211ns logic, 2.193ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_timer/count_0 (FF)
  Destination:          Inst_timer/count_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.319ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.008 - 0.017)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_timer/count_0 to Inst_timer/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y47.XQ      Tcko                  0.514   Inst_timer/count<0>
                                                       Inst_timer/count_0
    SLICE_X51Y56.G1      net (fanout=2)        1.217   Inst_timer/count<0>
    SLICE_X51Y56.COUT    Topcyg                0.871   Inst_timer/endtimer_cmp_eq0000
                                                       Inst_timer/endtimer_cmp_eq0000_wg_lut<7>
                                                       Inst_timer/endtimer_cmp_eq0000_wg_cy<7>
    SLICE_X53Y56.CE      net (fanout=17)       1.234   Inst_timer/endtimer_cmp_eq0000
    SLICE_X53Y56.CLK     Tceck                 0.483   Inst_timer/count<18>
                                                       Inst_timer/count_18
    -------------------------------------------------  ---------------------------
    Total                                      4.319ns (1.868ns logic, 2.451ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point Inst_timer/count_2 (SLICE_X53Y48.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_timer/count_2 (FF)
  Destination:          Inst_timer/count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_timer/count_2 to Inst_timer/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y48.XQ      Tcko                  0.411   Inst_timer/count<2>
                                                       Inst_timer/count_2
    SLICE_X53Y48.F4      net (fanout=2)        0.290   Inst_timer/count<2>
    SLICE_X53Y48.CLK     Tckf        (-Th)    -0.696   Inst_timer/count<2>
                                                       Inst_timer/count<2>_rt
                                                       Inst_timer/Mcount_count_xor<2>
                                                       Inst_timer/count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_timer/count_8 (SLICE_X53Y51.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_timer/count_8 (FF)
  Destination:          Inst_timer/count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_timer/count_8 to Inst_timer/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y51.XQ      Tcko                  0.411   Inst_timer/count<8>
                                                       Inst_timer/count_8
    SLICE_X53Y51.F4      net (fanout=2)        0.290   Inst_timer/count<8>
    SLICE_X53Y51.CLK     Tckf        (-Th)    -0.696   Inst_timer/count<8>
                                                       Inst_timer/count<8>_rt
                                                       Inst_timer/Mcount_count_xor<8>
                                                       Inst_timer/count_8
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_timer/count_24 (SLICE_X53Y59.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_timer/count_24 (FF)
  Destination:          Inst_timer/count_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.406ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_timer/count_24 to Inst_timer/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y59.XQ      Tcko                  0.411   Inst_timer/count<24>
                                                       Inst_timer/count_24
    SLICE_X53Y59.F3      net (fanout=2)        0.299   Inst_timer/count<24>
    SLICE_X53Y59.CLK     Tckf        (-Th)    -0.696   Inst_timer/count<24>
                                                       Inst_timer/count<24>_rt
                                                       Inst_timer/Mcount_count_xor<24>
                                                       Inst_timer/count_24
    -------------------------------------------------  ---------------------------
    Total                                      1.406ns (1.107ns logic, 0.299ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 18.203ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: Inst_timer/endtimer/CLK
  Logical resource: Inst_timer/endtimer/CK
  Location pin: SLICE_X50Y91.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.265ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.694ns (Tch)
  Physical resource: Inst_timer/count<0>/CLK
  Logical resource: Inst_timer/count_0/CK
  Location pin: SLICE_X53Y47.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.265ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.694ns (Tch)
  Physical resource: Inst_timer/count<0>/CLK
  Logical resource: Inst_timer/count_1/CK
  Location pin: SLICE_X53Y47.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.057|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1488 paths, 0 nets, and 115 connections

Design statistics:
   Minimum period:   6.057ns{1}   (Maximum frequency: 165.098MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov  5 15:35:09 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 364 MB



