<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Carry_Look_Ahead_Adder.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CLA_16_bit_LCU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CLA_16_bit_LCU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CLA_16_bit_LCU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CLA_16_bit_LCU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CLA_16_bit_LCU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CLA_16_bit_LCU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CLA_16_bit_LCU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CLA_16_bit_LCU.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CLA_16_bit_LCU_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CLA_16_bit_LCU_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CLA_16_bit_LCU_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CLA_16_bit_LCU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CLA_16_bit_ripple.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CLA_16_bit_ripple.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CLA_16_bit_ripple.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CLA_16_bit_ripple.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CLA_16_bit_ripple.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CLA_16_bit_ripple.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CLA_16_bit_ripple.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CLA_16_bit_ripple.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CLA_16_bit_ripple_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CLA_16_bit_ripple_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CLA_16_bit_ripple_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CLA_16_bit_ripple_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CLA_4_bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CLA_4_bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CLA_4_bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CLA_4_bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CLA_4_bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CLA_4_bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CLA_4_bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CLA_4_bit.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CLA_4_bit_augmented.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CLA_4_bit_augmented.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CLA_4_bit_augmented.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CLA_4_bit_augmented.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CLA_4_bit_augmented.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CLA_4_bit_augmented.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CLA_4_bit_augmented.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CLA_4_bit_augmented.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CLA_4_bit_augmented_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CLA_4_bit_augmented_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CLA_4_bit_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CLA_4_bit_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CLA_4_bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Look_Ahead_Carry_Unit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Look_Ahead_Carry_Unit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Look_Ahead_Carry_Unit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Look_Ahead_Carry_Unit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Look_Ahead_Carry_Unit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Look_Ahead_Carry_Unit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Look_Ahead_Carry_Unit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Look_Ahead_Carry_Unit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Look_Ahead_Carry_Unit_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Look_Ahead_Carry_Unit_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Look_Ahead_Carry_Unit_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Look_Ahead_Carry_Unit_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Wrapper_CLA_16_bit_LCU.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Wrapper_CLA_16_bit_LCU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Wrapper_CLA_16_bit_LCU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Wrapper_CLA_16_bit_LCU.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Wrapper_CLA_16_bit_LCU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Wrapper_CLA_16_bit_LCU.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Wrapper_CLA_16_bit_LCU.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Wrapper_CLA_16_bit_LCU.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Wrapper_CLA_16_bit_LCU.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Wrapper_CLA_16_bit_LCU.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Wrapper_CLA_16_bit_LCU.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Wrapper_CLA_16_bit_LCU.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Wrapper_CLA_16_bit_LCU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Wrapper_CLA_16_bit_LCU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Wrapper_CLA_16_bit_LCU.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Wrapper_CLA_16_bit_LCU.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Wrapper_CLA_16_bit_LCU.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Wrapper_CLA_16_bit_LCU.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Wrapper_CLA_16_bit_LCU.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Wrapper_CLA_16_bit_LCU_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Wrapper_CLA_16_bit_LCU_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Wrapper_CLA_16_bit_LCU_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Wrapper_CLA_16_bit_LCU_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Wrapper_CLA_16_bit_LCU_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Wrapper_CLA_16_bit_LCU_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Wrapper_CLA_16_bit_LCU_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Wrapper_CLA_16_bit_LCU_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Wrapper_CLA_16_bit_LCU_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Wrapper_CLA_16_bit_LCU_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Wrapper_CLA_16_bit_LCU_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Wrapper_CLA_16_bit_LCU_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Wrapper_CLA_16_bit_LCU_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Wrapper_CLA_16_bit_LCU_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Wrapper_CLA_16_bit_LCU_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Wrapper_CLA_16_bit_ripple.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Wrapper_CLA_16_bit_ripple.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Wrapper_CLA_16_bit_ripple.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Wrapper_CLA_16_bit_ripple.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Wrapper_CLA_16_bit_ripple.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Wrapper_CLA_16_bit_ripple.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Wrapper_CLA_16_bit_ripple.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Wrapper_CLA_16_bit_ripple.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Wrapper_CLA_16_bit_ripple.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Wrapper_CLA_16_bit_ripple.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Wrapper_CLA_16_bit_ripple.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Wrapper_CLA_16_bit_ripple.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Wrapper_CLA_16_bit_ripple.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Wrapper_CLA_16_bit_ripple.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Wrapper_CLA_16_bit_ripple.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Wrapper_CLA_16_bit_ripple.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Wrapper_CLA_16_bit_ripple.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Wrapper_CLA_16_bit_ripple.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Wrapper_CLA_16_bit_ripple.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Wrapper_CLA_16_bit_ripple_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Wrapper_CLA_16_bit_ripple_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Wrapper_CLA_16_bit_ripple_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Wrapper_CLA_16_bit_ripple_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Wrapper_CLA_16_bit_ripple_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Wrapper_CLA_16_bit_ripple_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Wrapper_CLA_16_bit_ripple_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Wrapper_CLA_16_bit_ripple_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Wrapper_CLA_16_bit_ripple_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Wrapper_CLA_16_bit_ripple_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Wrapper_CLA_16_bit_ripple_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Wrapper_CLA_16_bit_ripple_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Wrapper_CLA_16_bit_ripple_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Wrapper_CLA_16_bit_ripple_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Wrapper_CLA_16_bit_ripple_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1661874351" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1661874351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661936126" xil_pn:in_ck="1116936465569457503" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1661936126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="CLA_16_bit_LCU.v"/>
      <outfile xil_pn:name="CLA_16_bit_LCU_tb.v"/>
      <outfile xil_pn:name="CLA_16_bit_ripple.v"/>
      <outfile xil_pn:name="CLA_16_bit_ripple_tb.v"/>
      <outfile xil_pn:name="CLA_4_bit.v"/>
      <outfile xil_pn:name="CLA_4_bit_augmented.v"/>
      <outfile xil_pn:name="CLA_4_bit_augmented_tb.v"/>
      <outfile xil_pn:name="CLA_4_bit_tb.v"/>
      <outfile xil_pn:name="Look_Ahead_Carry_Unit.v"/>
      <outfile xil_pn:name="Look_Ahead_Carry_Unit_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1661935989" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1667336397343807118" xil_pn:start_ts="1661935989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661935989" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-28613982152200560" xil_pn:start_ts="1661935989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661935737" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5235456515978288626" xil_pn:start_ts="1661935737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1661936126" xil_pn:in_ck="1116936465569457503" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1661936126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="CLA_16_bit_LCU.v"/>
      <outfile xil_pn:name="CLA_16_bit_LCU_tb.v"/>
      <outfile xil_pn:name="CLA_16_bit_ripple.v"/>
      <outfile xil_pn:name="CLA_16_bit_ripple_tb.v"/>
      <outfile xil_pn:name="CLA_4_bit.v"/>
      <outfile xil_pn:name="CLA_4_bit_augmented.v"/>
      <outfile xil_pn:name="CLA_4_bit_augmented_tb.v"/>
      <outfile xil_pn:name="CLA_4_bit_tb.v"/>
      <outfile xil_pn:name="Look_Ahead_Carry_Unit.v"/>
      <outfile xil_pn:name="Look_Ahead_Carry_Unit_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1661936129" xil_pn:in_ck="1116936465569457503" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5501679423391994285" xil_pn:start_ts="1661936126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Look_Ahead_Carry_Unit_tb_beh.prj"/>
      <outfile xil_pn:name="Look_Ahead_Carry_Unit_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1661936130" xil_pn:in_ck="-122696121441204405" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3573772765823941834" xil_pn:start_ts="1661936129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Look_Ahead_Carry_Unit_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1661935679" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1661935679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661940618" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2383175789979610932" xil_pn:start_ts="1661940618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661940618" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2809712368382192454" xil_pn:start_ts="1661940618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661940618" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1661940618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661940618" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5547383236276143510" xil_pn:start_ts="1661940618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661940618" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1661940618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661940618" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="878024948024528004" xil_pn:start_ts="1661940618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661941118" xil_pn:in_ck="-750212898215289335" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-7271133184896967349" xil_pn:start_ts="1661941108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CLA_16_bit_ripple.ngr"/>
      <outfile xil_pn:name="CLA_4_bit.ngr"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple.lso"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple.ngc"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple.ngr"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple.prj"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple.stx"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple.syr"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple.xst"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1661941230" xil_pn:in_ck="5536190538790068" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7955407629746886335" xil_pn:start_ts="1661941230">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661941238" xil_pn:in_ck="-5093390877126942549" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4939300679037620875" xil_pn:start_ts="1661941230">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple.bld"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple.ngd"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1661941264" xil_pn:in_ck="320770542341165626" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-7188367874928765557" xil_pn:start_ts="1661941238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple.pcf"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple_map.map"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple_map.mrp"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple_map.ncd"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple_map.ngm"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple_map.xrpt"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple_summary.xml"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1661941296" xil_pn:in_ck="4043041127320266643" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1661941264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple.ncd"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple.pad"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple.par"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple.ptwx"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple.unroutes"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple.xpi"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple_pad.csv"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple_pad.txt"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1661941296" xil_pn:in_ck="118602116286258358" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1661941283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple.twr"/>
      <outfile xil_pn:name="Wrapper_CLA_16_bit_ripple.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
