{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668440112536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668440112537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 16:35:12 2022 " "Processing started: Mon Nov 14 16:35:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668440112537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1668440112537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_tx -c UART_tx --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_tx -c UART_tx --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1668440112537 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1668440113009 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1668440113009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_tx-mixed " "Found design unit 1: UART_tx-mixed" {  } { { "UART_tx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/UART_tx.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668440121481 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "UART_tx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/UART_tx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668440121481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668440121481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_fsm-behavioral " "Found design unit 1: tx_fsm-behavioral" {  } { { "tx_fsm.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/tx_fsm.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668440121484 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_fsm " "Found entity 1: tx_fsm" {  } { { "tx_fsm.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/tx_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668440121484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668440121484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrategen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baudrategen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baudrategen-Behavioral " "Found design unit 1: baudrategen-Behavioral" {  } { { "baudrategen.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/baudrategen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668440121489 ""} { "Info" "ISGN_ENTITY_NAME" "1 baudrategen " "Found entity 1: baudrategen" {  } { { "baudrategen.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/baudrategen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668440121489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668440121489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitcounter-Behavioral " "Found design unit 1: bitcounter-Behavioral" {  } { { "bitcounter.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/bitcounter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668440121494 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitcounter " "Found entity 1: bitcounter" {  } { { "bitcounter.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/bitcounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668440121494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668440121494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_tx-behavioral " "Found design unit 1: shift_tx-behavioral" {  } { { "shift_tx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/shift_tx.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668440121498 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_tx " "Found entity 1: shift_tx" {  } { { "shift_tx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/shift_tx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668440121498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668440121498 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bitcounter_rx.vhd " "Can't analyze file -- file bitcounter_rx.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1668440121503 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "baudrategen_rx.vhd " "Can't analyze file -- file baudrategen_rx.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1668440121508 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_tx " "Elaborating entity \"UART_tx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1668440121563 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tx_complete UART_tx.vhd(82) " "VHDL Signal Declaration warning at UART_tx.vhd(82): used implicit default value for signal \"tx_complete\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UART_tx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/UART_tx.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1668440121579 "|UART_tx"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tx_enable UART_tx.vhd(83) " "VHDL Signal Declaration warning at UART_tx.vhd(83): used implicit default value for signal \"tx_enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UART_tx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/UART_tx.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1668440121579 "|UART_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fsm tx_fsm:statemachine " "Elaborating entity \"tx_fsm\" for hierarchy \"tx_fsm:statemachine\"" {  } { { "UART_tx.vhd" "statemachine" { Text "C:/Users/zainf/Documents/FYS4220/commproject/UART_tx.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668440121623 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "areset_n tx_fsm.vhd(33) " "VHDL Process Statement warning at tx_fsm.vhd(33): signal \"areset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tx_fsm.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/tx_fsm.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1668440121625 "|UART_tx|tx_fsm:statemachine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrategen baudrategen:baudrategenerator " "Elaborating entity \"baudrategen\" for hierarchy \"baudrategen:baudrategenerator\"" {  } { { "UART_tx.vhd" "baudrategenerator" { Text "C:/Users/zainf/Documents/FYS4220/commproject/UART_tx.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668440121627 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_enable baudrategen.vhd(24) " "VHDL Process Statement warning at baudrategen.vhd(24): signal \"tx_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baudrategen.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/baudrategen.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1668440121628 "|UART_tx|baudrategen:baudrategenerator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count baudrategen.vhd(34) " "VHDL Process Statement warning at baudrategen.vhd(34): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baudrategen.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/baudrategen.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1668440121628 "|UART_tx|baudrategen:baudrategenerator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count baudrategen.vhd(40) " "VHDL Process Statement warning at baudrategen.vhd(40): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baudrategen.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/baudrategen.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1668440121628 "|UART_tx|baudrategen:baudrategenerator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_tx shift_tx:shiftregister " "Elaborating entity \"shift_tx\" for hierarchy \"shift_tx:shiftregister\"" {  } { { "UART_tx.vhd" "shiftregister" { Text "C:/Users/zainf/Documents/FYS4220/commproject/UART_tx.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668440121629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668440121798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 16:35:21 2022 " "Processing ended: Mon Nov 14 16:35:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668440121798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668440121798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668440121798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1668440121798 ""}
