# compile vhdl design source files
vhdl xil_defaultlib  "../../../main_project.srcs/sources_1/new/mem_proc_path.vhd"
vhdl xil_defaultlib  "../../../main_project.srcs/sim_1/new/mem_proc_tb.vhd"

# Do not sort compile order
nosort
