INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/Lab_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab_7'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/and_gate2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'and_gate2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/not_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'not_gate'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/or_gate3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'or_gate3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sim_1/new/TB_Lab7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_Lab7'
