#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001befed75a30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001befed76dd0 .scope module, "alu_tb" "alu_tb" 3 3;
 .timescale -9 -12;
v000001befed63f60_0 .var "ALUControl", 3 0;
v000001befedca400_0 .net "ALUResult", 31 0, v000001befed55e50_0;  1 drivers
v000001befedca860_0 .var "SrcA", 31 0;
v000001befedca4a0_0 .var "SrcB", 31 0;
v000001befedcaea0_0 .net "Zero", 0 0, L_000001befedca9a0;  1 drivers
v000001befedca7c0_0 .var/i "f", 31 0;
v000001befedcaae0_0 .var/i "fail_count", 31 0;
v000001befedcaf40_0 .var/i "pass_count", 31 0;
S_000001befed5ce70 .scope module, "dut" "alu" 3 21, 4 3 0, S_000001befed76dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v000001befed16ca0_0 .net "ALUControl", 3 0, v000001befed63f60_0;  1 drivers
v000001befed55e50_0 .var "ALUResult", 31 0;
v000001befed1bf10_0 .net "SrcA", 31 0, v000001befedca860_0;  1 drivers
v000001befed76f60_0 .net "SrcB", 31 0, v000001befedca4a0_0;  1 drivers
v000001befed5d000_0 .net "Zero", 0 0, L_000001befedca9a0;  alias, 1 drivers
L_000001befedcb958 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001befed164b0_0 .net/2u *"_ivl_0", 31 0, L_000001befedcb958;  1 drivers
v000001befed16550_0 .net *"_ivl_2", 0 0, L_000001befedca540;  1 drivers
L_000001befedcb9a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001befed165f0_0 .net/2u *"_ivl_4", 0 0, L_000001befedcb9a0;  1 drivers
L_000001befedcb9e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001befed16690_0 .net/2u *"_ivl_6", 0 0, L_000001befedcb9e8;  1 drivers
E_000001befed62900 .event anyedge, v000001befed16ca0_0, v000001befed1bf10_0, v000001befed76f60_0;
L_000001befedca540 .cmp/eq 32, v000001befed55e50_0, L_000001befedcb958;
L_000001befedca9a0 .functor MUXZ 1, L_000001befedcb9e8, L_000001befedcb9a0, L_000001befedca540, C4<>;
S_000001befed16730 .scope task, "verify_op" "verify_op" 3 33, 3 33 0, S_000001befed76dd0;
 .timescale -9 -12;
v000001befed168c0_0 .var "expected_val", 31 0;
v000001befed63ec0_0 .var/str "test_name";
TD_alu_tb.verify_op ;
    %delay 10000, 0;
    %load/vec4 v000001befedca400_0;
    %load/vec4 v000001befed168c0_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001befedcaf40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001befedcaf40_0, 0, 32;
    %vpi_call/w 3 45 "$display", "[PASS] %s   | A:0x%h B:0x%h Op:%b | Res:0x%h", v000001befed63ec0_0, v000001befedca860_0, v000001befedca4a0_0, v000001befed63f60_0, v000001befedca400_0 {0 0 0};
    %vpi_call/w 3 49 "$fdisplay", v000001befedca7c0_0, "PASS   | %-15s | Inputs: A=%h, B=%h, Op=%b | Expected: %h | Actual: %h", v000001befed63ec0_0, v000001befedca860_0, v000001befedca4a0_0, v000001befed63f60_0, v000001befed168c0_0, v000001befedca400_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001befedcaae0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001befedcaae0_0, 0, 32;
    %vpi_call/w 3 54 "$display", "[FAIL] %s   | Expected:0x%h Got:0x%h", v000001befed63ec0_0, v000001befed168c0_0, v000001befedca400_0 {0 0 0};
    %vpi_call/w 3 57 "$fdisplay", v000001befedca7c0_0, "FAIL   | %-15s | Inputs: A=%h, B=%h, Op=%b | Expected: %h | Actual: %h", v000001befed63ec0_0, v000001befedca860_0, v000001befedca4a0_0, v000001befed63f60_0, v000001befed168c0_0, v000001befedca400_0 {0 0 0};
T_0.1 ;
    %end;
    .scope S_000001befed5ce70;
T_1 ;
    %wait E_000001befed62900;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001befed55e50_0, 0, 32;
    %load/vec4 v000001befed16ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001befed55e50_0, 0, 32;
    %jmp T_1.8;
T_1.0 ;
    %load/vec4 v000001befed1bf10_0;
    %load/vec4 v000001befed76f60_0;
    %add;
    %store/vec4 v000001befed55e50_0, 0, 32;
    %jmp T_1.8;
T_1.1 ;
    %load/vec4 v000001befed1bf10_0;
    %load/vec4 v000001befed76f60_0;
    %sub;
    %store/vec4 v000001befed55e50_0, 0, 32;
    %jmp T_1.8;
T_1.2 ;
    %load/vec4 v000001befed1bf10_0;
    %load/vec4 v000001befed76f60_0;
    %and;
    %store/vec4 v000001befed55e50_0, 0, 32;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v000001befed1bf10_0;
    %load/vec4 v000001befed76f60_0;
    %or;
    %store/vec4 v000001befed55e50_0, 0, 32;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v000001befed1bf10_0;
    %load/vec4 v000001befed76f60_0;
    %xor;
    %store/vec4 v000001befed55e50_0, 0, 32;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v000001befed1bf10_0;
    %load/vec4 v000001befed76f60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001befed55e50_0, 0, 32;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v000001befed1bf10_0;
    %load/vec4 v000001befed76f60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001befed55e50_0, 0, 32;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001befed76dd0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001befedcaf40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001befedcaae0_0, 0, 32;
    %end;
    .thread T_2, $init;
    .scope S_000001befed76dd0;
T_3 ;
    %vpi_func 3 70 "$fopen" 32, "reports/alu_results.txt", "a" {0 0 0};
    %store/vec4 v000001befedca7c0_0, 0, 32;
    %load/vec4 v000001befedca7c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call/w 3 73 "$display", "Error: Could not open log file!" {0 0 0};
    %vpi_call/w 3 74 "$finish" {0 0 0};
T_3.0 ;
    %vpi_call/w 3 78 "$fdisplay", v000001befedca7c0_0, "==================================================================================" {0 0 0};
    %vpi_call/w 3 79 "$fdisplay", v000001befedca7c0_0, "                        ALU SIMULATION REPORT" {0 0 0};
    %vpi_call/w 3 80 "$fdisplay", v000001befedca7c0_0, "==================================================================================" {0 0 0};
    %vpi_call/w 3 81 "$fdisplay", v000001befedca7c0_0, "STATUS | TEST NAME       | DETAILS                                        " {0 0 0};
    %vpi_call/w 3 82 "$fdisplay", v000001befedca7c0_0, "-------|-----------------|--------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 84 "$display", "-----------------------------------------" {0 0 0};
    %vpi_call/w 3 85 "$display", "Starting ALU Verification..." {0 0 0};
    %vpi_call/w 3 86 "$display", "-----------------------------------------" {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001befedca860_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000001befedca4a0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001befed63f60_0, 0, 4;
    %pushi/str "ADD_OP";
    %store/str v000001befed63ec0_0;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v000001befed168c0_0, 0, 32;
    %fork TD_alu_tb.verify_op, S_000001befed16730;
    %join;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000001befedca860_0, 0, 32;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v000001befedca4a0_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001befed63f60_0, 0, 4;
    %pushi/str "SUB_OP";
    %store/str v000001befed63ec0_0;
    %pushi/vec4 60, 0, 32;
    %store/vec4 v000001befed168c0_0, 0, 32;
    %fork TD_alu_tb.verify_op, S_000001befed16730;
    %join;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v000001befedca860_0, 0, 32;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v000001befedca4a0_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001befed63f60_0, 0, 4;
    %pushi/str "XOR_OP";
    %store/str v000001befed63ec0_0;
    %pushi/vec4 252702960, 0, 32;
    %store/vec4 v000001befed168c0_0, 0, 32;
    %fork TD_alu_tb.verify_op, S_000001befed16730;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001befedca860_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001befedca4a0_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001befed63f60_0, 0, 4;
    %pushi/str "SLL_OP";
    %store/str v000001befed63ec0_0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000001befed168c0_0, 0, 32;
    %fork TD_alu_tb.verify_op, S_000001befed16730;
    %join;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v000001befedca860_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001befedca4a0_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001befed63f60_0, 0, 4;
    %pushi/str "SRL_OP";
    %store/str v000001befed63ec0_0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000001befed168c0_0, 0, 32;
    %fork TD_alu_tb.verify_op, S_000001befed16730;
    %join;
    %vpi_call/w 3 110 "$fdisplay", v000001befedca7c0_0, "----------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 111 "$fdisplay", v000001befedca7c0_0, "SUMMARY:" {0 0 0};
    %load/vec4 v000001befedcaf40_0;
    %load/vec4 v000001befedcaae0_0;
    %add;
    %vpi_call/w 3 112 "$fdisplay", v000001befedca7c0_0, "Total Tests: %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 113 "$fdisplay", v000001befedca7c0_0, "Passed:      %0d", v000001befedcaf40_0 {0 0 0};
    %vpi_call/w 3 114 "$fdisplay", v000001befedca7c0_0, "Failed:      %0d", v000001befedcaae0_0 {0 0 0};
    %vpi_call/w 3 115 "$fdisplay", v000001befedca7c0_0, "==================================================================================" {0 0 0};
    %vpi_call/w 3 118 "$fclose", v000001befedca7c0_0 {0 0 0};
    %vpi_call/w 3 120 "$display", "-----------------------------------------" {0 0 0};
    %vpi_call/w 3 121 "$display", "Simulation Completed. Report saved to reports/alu_results.txt" {0 0 0};
    %vpi_call/w 3 122 "$display", "-----------------------------------------" {0 0 0};
    %vpi_call/w 3 123 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/alu_tb.sv";
    "rtl/alu.sv";
