INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.gen/sources_1/ip/rom/sim/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.srcs/sources_1/new/singen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jk/Documents/FPGA/EDA_Class/DDS_Vivado/vivado/DDS.srcs/sim_1/new/tb_singen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_singen
