{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669059125752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669059125765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 13:32:05 2022 " "Processing started: Mon Nov 21 13:32:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669059125765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1669059125765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MultiplexedSevenSegmentDisplays -c MultiplexedSevenSegmentDisplays " "Command: quartus_sta MultiplexedSevenSegmentDisplays -c MultiplexedSevenSegmentDisplays" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1669059125766 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1669059126008 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1669059126605 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1669059126605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669059126701 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669059126701 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1669059127069 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MultiplexedSevenSegmentDisplays.sdc " "Synopsys Design Constraints File file not found: 'MultiplexedSevenSegmentDisplays.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1669059127355 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669059127355 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " "create_clock -period 1.000 -name TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669059127355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ONOFF ONOFF " "create_clock -period 1.000 -name ONOFF ONOFF" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669059127355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " "create_clock -period 1.000 -name TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669059127355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " "create_clock -period 1.000 -name TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669059127355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " "create_clock -period 1.000 -name TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669059127355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669059127355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divideXN:divideXN_5MHz\|OUT divideXN:divideXN_5MHz\|OUT " "create_clock -period 1.000 -name divideXN:divideXN_5MHz\|OUT divideXN:divideXN_5MHz\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669059127355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " "create_clock -period 1.000 -name TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669059127355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM:FSM_Controller\|state\[0\] FSM:FSM_Controller\|state\[0\] " "create_clock -period 1.000 -name FSM:FSM_Controller\|state\[0\] FSM:FSM_Controller\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669059127355 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669059127355 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Four2OneMUX_inst\|Y\[1\]~1  from: datab  to: combout " "Cell: Four2OneMUX_inst\|Y\[1\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Four2OneMUX_inst\|Y\[2\]~2  from: datab  to: combout " "Cell: Four2OneMUX_inst\|Y\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Four2OneMUX_inst\|Y\[3\]~3  from: datab  to: combout " "Cell: Four2OneMUX_inst\|Y\[3\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datad  to: combout " "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~2  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~4  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~2  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~8  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SignMagnitude_inst\|WideOr1~0  from: dataa  to: combout " "Cell: SignMagnitude_inst\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SignMagnitude_inst\|WideOr1~0  from: datad  to: combout " "Cell: SignMagnitude_inst\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059127372 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1669059127372 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1669059127398 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669059127401 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1669059127401 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669059129382 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1669059129450 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669059129463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.062 " "Worst-case setup slack is -12.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.062             -83.326 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]  " "  -12.062             -83.326 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.577            -134.708 CLOCK  " "  -10.577            -134.708 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.154             -54.939 FSM:FSM_Controller\|state\[0\]  " "   -8.154             -54.939 FSM:FSM_Controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.669              -3.257 divideXN:divideXN_5MHz\|OUT  " "   -1.669              -3.257 divideXN:divideXN_5MHz\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.510             -16.384 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "   -1.510             -16.384 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.479             -16.049 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "   -1.479             -16.049 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.141              -6.305 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "   -1.141              -6.305 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.199              -0.666 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "   -0.199              -0.666 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 ONOFF  " "    0.298               0.000 ONOFF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669059129492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.023 " "Worst-case hold slack is 0.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "    0.023               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]  " "    0.087               0.000 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 CLOCK  " "    0.331               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "    0.348               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 ONOFF  " "    0.393               0.000 ONOFF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "    0.428               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "    0.433               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.226               0.000 FSM:FSM_Controller\|state\[0\]  " "    1.226               0.000 FSM:FSM_Controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.281               0.000 divideXN:divideXN_5MHz\|OUT  " "    1.281               0.000 divideXN:divideXN_5MHz\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669059129568 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669059129617 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669059129646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.508 CLOCK  " "   -3.000             -53.508 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 ONOFF  " "   -3.000              -4.403 ONOFF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.851            -253.304 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]  " "   -2.851            -253.304 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "   -1.403             -15.433 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "   -1.403             -15.433 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "   -1.403             -11.224 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "   -1.403              -7.015 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -2.806 divideXN:divideXN_5MHz\|OUT  " "   -1.403              -2.806 divideXN:divideXN_5MHz\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 FSM:FSM_Controller\|state\[0\]  " "    0.159               0.000 FSM:FSM_Controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059129692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669059129692 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669059129792 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669059129871 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669059131102 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Four2OneMUX_inst\|Y\[1\]~1  from: datab  to: combout " "Cell: Four2OneMUX_inst\|Y\[1\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Four2OneMUX_inst\|Y\[2\]~2  from: datab  to: combout " "Cell: Four2OneMUX_inst\|Y\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Four2OneMUX_inst\|Y\[3\]~3  from: datab  to: combout " "Cell: Four2OneMUX_inst\|Y\[3\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datad  to: combout " "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~2  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~4  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~2  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~8  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SignMagnitude_inst\|WideOr1~0  from: dataa  to: combout " "Cell: SignMagnitude_inst\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SignMagnitude_inst\|WideOr1~0  from: datad  to: combout " "Cell: SignMagnitude_inst\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059133434 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1669059133434 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669059133460 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669059133544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.229 " "Worst-case setup slack is -11.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.229             -77.309 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]  " "  -11.229             -77.309 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.811            -122.473 CLOCK  " "   -9.811            -122.473 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.570             -50.824 FSM:FSM_Controller\|state\[0\]  " "   -7.570             -50.824 FSM:FSM_Controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.564              -3.114 divideXN:divideXN_5MHz\|OUT  " "   -1.564              -3.114 divideXN:divideXN_5MHz\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.308             -14.154 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "   -1.308             -14.154 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.288             -13.945 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "   -1.288             -13.945 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.939              -5.088 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "   -0.939              -5.088 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.098              -0.265 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "   -0.098              -0.265 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 ONOFF  " "    0.361               0.000 ONOFF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669059133571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.035 " "Worst-case hold slack is -0.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.035              -0.035 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]  " "   -0.035              -0.035 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.026              -0.026 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "   -0.026              -0.026 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 CLOCK  " "    0.296               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "    0.311               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 ONOFF  " "    0.354               0.000 ONOFF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "    0.391               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "    0.398               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.090               0.000 FSM:FSM_Controller\|state\[0\]  " "    1.090               0.000 FSM:FSM_Controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.120               0.000 divideXN:divideXN_5MHz\|OUT  " "    1.120               0.000 divideXN:divideXN_5MHz\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669059133631 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669059133682 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669059133738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.508 CLOCK  " "   -3.000             -53.508 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 ONOFF  " "   -3.000              -4.403 ONOFF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.561            -227.647 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]  " "   -2.561            -227.647 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "   -1.403             -15.433 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "   -1.403             -15.433 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "   -1.403             -11.224 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "   -1.403              -7.015 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -2.806 divideXN:divideXN_5MHz\|OUT  " "   -1.403              -2.806 divideXN:divideXN_5MHz\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 FSM:FSM_Controller\|state\[0\]  " "    0.183               0.000 FSM:FSM_Controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059133771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669059133771 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669059133878 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Four2OneMUX_inst\|Y\[1\]~1  from: datab  to: combout " "Cell: Four2OneMUX_inst\|Y\[1\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Four2OneMUX_inst\|Y\[2\]~2  from: datab  to: combout " "Cell: Four2OneMUX_inst\|Y\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Four2OneMUX_inst\|Y\[3\]~3  from: datab  to: combout " "Cell: Four2OneMUX_inst\|Y\[3\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datad  to: combout " "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~2  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~4  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~2  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~8  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SignMagnitude_inst\|WideOr1~0  from: dataa  to: combout " "Cell: SignMagnitude_inst\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SignMagnitude_inst\|WideOr1~0  from: datad  to: combout " "Cell: SignMagnitude_inst\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669059134508 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1669059134508 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669059134525 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669059134532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.145 " "Worst-case setup slack is -5.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.145             -35.216 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]  " "   -5.145             -35.216 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.174             -40.414 CLOCK  " "   -4.174             -40.414 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.036             -27.087 FSM:FSM_Controller\|state\[0\]  " "   -4.036             -27.087 FSM:FSM_Controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.316              -0.445 divideXN:divideXN_5MHz\|OUT  " "   -0.316              -0.445 divideXN:divideXN_5MHz\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.247              -1.143 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "   -0.247              -1.143 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.048              -0.480 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "   -0.048              -0.480 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.034              -0.340 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "   -0.034              -0.340 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "    0.485               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 ONOFF  " "    0.693               0.000 ONOFF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669059134579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.028 " "Worst-case hold slack is 0.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "    0.028               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 CLOCK  " "    0.143               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "    0.151               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 ONOFF  " "    0.169               0.000 ONOFF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "    0.171               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "    0.173               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]  " "    0.250               0.000 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 FSM:FSM_Controller\|state\[0\]  " "    0.455               0.000 FSM:FSM_Controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 divideXN:divideXN_5MHz\|OUT  " "    0.468               0.000 divideXN:divideXN_5MHz\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669059134630 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669059134696 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669059134744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -41.598 CLOCK  " "   -3.000             -41.598 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.098 ONOFF  " "   -3.000              -4.098 ONOFF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "   -1.000             -11.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "   -1.000             -11.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "   -1.000              -8.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "   -1.000              -5.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 divideXN:divideXN_5MHz\|OUT  " "   -1.000              -2.000 divideXN:divideXN_5MHz\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.970             -55.618 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]  " "   -0.970             -55.618 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 FSM:FSM_Controller\|state\[0\]  " "    0.149               0.000 FSM:FSM_Controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669059134793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669059134793 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669059137177 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669059137192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669059139922 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 13:32:19 2022 " "Processing ended: Mon Nov 21 13:32:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669059139922 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669059139922 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669059139922 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669059139922 ""}
