                         Chronologic VCS (TM)
          Version D-2010.06-SP1 -- Thu Dec  6 12:56:28 2018
               Copyright (c) 1991-2010 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'adder24.v'
Parsing design file 'adder8.v'
Parsing design file 'add_fp_clk.v'
Parsing design file 'add.v'
Parsing design file 'amplitude_state_ctrl.v'
Parsing design file 'amplitude.v'
Parsing design file 'arrange.v'
Parsing design file 'ceptrum_state_ctrl.v'
Parsing design file 'ceptrum.v'
Parsing design file 'change_addr_15bits.v'
Parsing design file 'change_addr.v'
Parsing design file 'cla_12bit.v'
Parsing design file 'cla_14bit.v'
Parsing design file 'cla_15bit.v'
Parsing design file 'cla_6bit.v'
Parsing design file 'cla_7bit.v'
Parsing design file 'cla_8bit.v'
Parsing design file 'control_floating_point.v'
Parsing design file 'copy_energy_state_ctrl.v'
Parsing design file 'copy_energy.v'
Parsing design file 'counter_cep_7bit.v'
Parsing design file 'counter_cep_in_delta_7bit.v'
Parsing design file 'counter_cep_in_delta.v'
Parsing design file 'counter_cep.v'
Parsing design file 'counter_frame_delta_2nd.v'
Parsing design file 'counter_frame_delta_7bit.v'
Parsing design file 'counter_frame_delta.v'
Parsing design file 'counter_frame.v'
Parsing design file 'counter_loop_6bit.v'
Parsing design file 'counter_loop_7bit.v'
Parsing design file 'counter_loop_8bit.v'
Parsing design file 'counter_loop_top_7bit.v'
Parsing design file 'counter_loop_top.v'
Parsing design file 'counter_loop.v'
Parsing design file 'counter_top.v'
Parsing design file 'counter.v'
Parsing design file 'delta_2nd_state_ctrl.v'
Parsing design file 'delta_2nd.v'
Parsing design file 'delta_state_ctrl.v'
Parsing design file 'delta.v'
Parsing design file 'eight_mem_cof_ctrl.v'
Parsing design file 'fft_core_control.v'
Parsing design file 'fft_core.v'
Parsing design file 'floating_point_adder.v'
Parsing design file 'floating_point_multiple.v'
Parsing design file 'four_mem_cof_ctrl.v'
Parsing design file 'four_mem_result_ctrl.v'
Parsing design file 'log_fp_clk.v'
Parsing design file 'max_min_fp_clk.v'
Parsing design file 'max_pair_compare.v'
Parsing design file 'mel_state_ctrl.v'
Parsing design file 'mel.v'
Parsing design file 'mem_cepstral_cof.v'
Parsing design file 'mem_ctrl.v'
Parsing design file 'mem_exponent.v'
Parsing design file 'mem_fft_ctrl.v'
Parsing design file 'mem_input_data.v'
Parsing design file 'mem_mantissa.v'
Parsing design file 'mem_mel_cof_0.v'
Parsing design file 'mem_mel_cof_1.v'
Parsing design file 'mem_mel_cof_2.v'
Parsing design file 'mem_mel_cof_3.v'
Parsing design file 'mem_mel_cof_4.v'
Parsing design file 'mem_mel_cof_5.v'
Parsing design file 'mem_mel_cof_6.v'
Parsing design file 'mem_mel_cof_7.v'
Parsing design file 'memory.v'
Parsing design file 'mem_w_image.v'
Parsing design file 'mem_window_cof.v'
Parsing design file 'mem_w_real.v'
Parsing design file 'min_pair_compare.v'
Parsing design file 'mul26.v'
Parsing design file 'mul_fp_clk.v'
Parsing design file 'network_control.v'
Parsing design file 'one_mem_cof_ctrl.v'
Parsing design file 'one_mem_data_ctrl.v'
Parsing design file 'pre_emphasis.v'
Parsing design file 'preem_state_ctrl.v'
Parsing design file 'prepare.v'
Parsing design file 'result_addr_decoder.v'
Parsing design file 'top_ctrl.v'
Parsing design file 'top_fft.v'
Parsing design file 'top_state.v'
Parsing design file 'top.v'
Parsing design file 't_top.v'
Parsing design file 'window_state_ctrl.v'
Parsing design file 'window.v'
Top Level Modules:
       cla_14bit
       cla_6bit
       counter_cep_in_delta
       counter_cep
       counter_frame_delta
       counter_frame
       counter_loop_8bit
       counter_loop_top
       four_mem_cof_ctrl
       t_top
No TimeScale specified
Starting vcs inline pass...
54 modules and 0 UDP read.
recompiling module adder24
recompiling module adder8
recompiling module add
recompiling module amplitude
recompiling module cep
recompiling module cla_12bit
recompiling module cla_14bit
recompiling module cla_6bit
recompiling module cla_7bit
recompiling module copy_energy
recompiling module counter_cep_in_delta
recompiling module counter_cep
recompiling module counter_frame_delta
recompiling module counter_frame
recompiling module counter_loop_8bit
recompiling module counter_loop_top
recompiling module counter_top
recompiling module counter
recompiling module delta_2nd
recompiling module delta
recompiling module eight_mem_cof_ctrl
recompiling module fft_core
recompiling module floating_point_adder
recompiling module floating_point_multiple
recompiling module four_mem_cof_ctrl
recompiling module log_fp_clk
recompiling module mel
recompiling module mem_cepstral_cof
recompiling module mem_ctrl
recompiling module mem_exponent
recompiling module mem_fft_ctrl
recompiling module mem_input_data
recompiling module mem_mantissa
recompiling module mem_mel_cof_0
recompiling module mem_mel_cof_1
recompiling module mem_mel_cof_2
recompiling module mem_mel_cof_3
recompiling module mem_mel_cof_4
recompiling module mem_mel_cof_5
recompiling module mem_mel_cof_6
recompiling module mem_mel_cof_7
recompiling module mem_w_image
recompiling module mem_window_cof
recompiling module mem_w_real
recompiling module booth27
recompiling module csa51squ
recompiling module one_mem_cof_ctrl
recompiling module one_mem_data_ctrl
recompiling module prepare
recompiling module result_addr_decoder
50 of 54 modules done
recompiling module top_ctrl
recompiling module top_fft
recompiling module t_top
recompiling module window
All of 54 modules done
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv -melf_i386   _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /home/quanghan/icdesign/synopsys_src/VCS_D-2010.06-SP1/linux/lib/libvirsim.so /home/quanghan/icdesign/synopsys_src/VCS_D-2010.06-SP1/linux/lib/librterrorinf.so /home/quanghan/icdesign/synopsys_src/VCS_D-2010.06-SP1/linux/lib/libsnpsmalloc.so     /home/quanghan/icdesign/synopsys_src/VCS_D-2010.06-SP1/linux/lib/libvcsnew.so        /home/quanghan/icdesign/synopsys_src/VCS_D-2010.06-SP1/linux/lib/vcs_save_restore_new.o /home/quanghan/icdesign/synopsys_src/VCS_D-2010.06-SP1/linux/lib/ctype-stubs_32.a -ldl -lm  -lc -lpthread -ldl 
../simv up to date
Chronologic VCS simulator copyright 1991-2010
Contains Synopsys proprietary information.
Compiler version D-2010.06-SP1; Runtime version D-2010.06-SP1;  Dec  6 12:56 2018

VCD+ Writer D-2010.06-SP1 Copyright (c) 1991-2010 by Synopsys Inc.
$finish called from file "t_top.v", line 43.
$finish at simulation time            450000032
           V C S   S i m u l a t i o n   R e p o r t 
Time: 450000032
CPU Time:     24.050 seconds;       Data structure size:   1.4Mb
Thu Dec  6 13:05:39 2018
CPU time: 12.074 seconds to compile + .089 seconds to elab + .290 seconds to link + 533.994 seconds in simulation
