#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0xa70670 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -9;
v0xbdd030_0 .var "IMM", 3 0;
v0xbdd110_0 .net "R0", 3 0, L_0xbfc540;  1 drivers
v0xbdd1d0_0 .net "R1", 3 0, L_0xbf7c50;  1 drivers
v0xbdd270_0 .net "R2", 3 0, L_0xbf3070;  1 drivers
v0xbdd330_0 .net "R3", 3 0, L_0xbee620;  1 drivers
v0xbdd3f0_0 .var "SEL_A", 1 0;
v0xbdd4b0_0 .var "SEL_B", 1 0;
v0xbdd570_0 .var "SEL_W", 1 0;
v0xbdd680_0 .var "alu_op", 0 0;
v0xbdd7b0_0 .var "clk", 0 0;
v0xbdd850_0 .var "sel_data", 0 0;
v0xbdd8f0_0 .var "write_en", 0 0;
S_0xa70800 .scope module, "datapath_0" "datapath" 2 17, 3 2 0, S_0xa70670;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "SEL_A";
    .port_info 1 /INPUT 2 "SEL_B";
    .port_info 2 /INPUT 2 "SEL_W";
    .port_info 3 /INPUT 4 "IMM";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "sel_data";
    .port_info 6 /INPUT 1 "write_en";
    .port_info 7 /INPUT 1 "alu_op";
    .port_info 8 /OUTPUT 4 "R3";
    .port_info 9 /OUTPUT 4 "R2";
    .port_info 10 /OUTPUT 4 "R1";
    .port_info 11 /OUTPUT 4 "R0";
v0xbdc200_0 .net "ALU_RES", 3 0, L_0xc0ca90;  1 drivers
v0xbdc2e0_0 .net "DATA_IN", 3 0, L_0xbdfa60;  1 drivers
v0xbdc3a0_0 .net "IMM", 3 0, v0xbdd030_0;  1 drivers
v0xbdc440_0 .net "OUT_A", 3 0, L_0xc01dc0;  1 drivers
v0xbdc570_0 .net "OUT_B", 3 0, L_0xc07dc0;  1 drivers
v0xbdc6c0_0 .net "R0", 3 0, L_0xbfc540;  alias, 1 drivers
v0xbdc780_0 .net "R1", 3 0, L_0xbf7c50;  alias, 1 drivers
v0xbdc840_0 .net "R2", 3 0, L_0xbf3070;  alias, 1 drivers
v0xbdc900_0 .net "R3", 3 0, L_0xbee620;  alias, 1 drivers
v0xbdca50_0 .net "SEL_A", 1 0, v0xbdd3f0_0;  1 drivers
v0xbdcb10_0 .net "SEL_B", 1 0, v0xbdd4b0_0;  1 drivers
v0xbdcbb0_0 .net "SEL_W", 1 0, v0xbdd570_0;  1 drivers
v0xbdcc50_0 .net "alu_op", 0 0, v0xbdd680_0;  1 drivers
v0xbdccf0_0 .net "clk", 0 0, v0xbdd7b0_0;  1 drivers
v0xbdcd90_0 .net "sel_data", 0 0, v0xbdd850_0;  1 drivers
v0xbdce30_0 .net "write_en", 0 0, v0xbdd8f0_0;  1 drivers
S_0xa58690 .scope module, "alu_0" "alu" 3 30, 4 2 0, S_0xa70800;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
L_0xc0a2e0 .functor NAND 1, L_0xc0a350, L_0xc0a440, C4<1>, C4<1>;
L_0xc0a530 .functor NAND 1, L_0xc0a5a0, L_0xc0a690, C4<1>, C4<1>;
L_0xc0a780 .functor NAND 1, L_0xc0a7f0, L_0xc0a8e0, C4<1>, C4<1>;
L_0xc0abb0 .functor NAND 1, L_0xc0ac70, L_0xc0adb0, C4<1>, C4<1>;
v0xb8f230_0 .net "A", 3 0, L_0xc01dc0;  alias, 1 drivers
v0xb8f2f0_0 .net "B", 3 0, L_0xc07dc0;  alias, 1 drivers
v0xb8f390_0 .net "RES", 3 0, L_0xc0ca90;  alias, 1 drivers
v0xb8f460_0 .net "W0", 3 0, L_0xc0a100;  1 drivers
v0xb8f550_0 .net "W1", 3 0, L_0xc0a9d0;  1 drivers
v0xb8f640_0 .net *"_ivl_0", 0 0, L_0xc0a2e0;  1 drivers
v0xb8f700_0 .net *"_ivl_11", 0 0, L_0xc0a690;  1 drivers
v0xb8f7e0_0 .net *"_ivl_12", 0 0, L_0xc0a780;  1 drivers
v0xb8f8c0_0 .net *"_ivl_15", 0 0, L_0xc0a7f0;  1 drivers
v0xb8f9a0_0 .net *"_ivl_17", 0 0, L_0xc0a8e0;  1 drivers
v0xb8fa80_0 .net *"_ivl_18", 0 0, L_0xc0abb0;  1 drivers
v0xb8fb60_0 .net *"_ivl_22", 0 0, L_0xc0ac70;  1 drivers
v0xb8fc40_0 .net *"_ivl_24", 0 0, L_0xc0adb0;  1 drivers
v0xb8fd20_0 .net *"_ivl_3", 0 0, L_0xc0a350;  1 drivers
v0xb8fe00_0 .net *"_ivl_5", 0 0, L_0xc0a440;  1 drivers
v0xb8fee0_0 .net *"_ivl_6", 0 0, L_0xc0a530;  1 drivers
v0xb8ffc0_0 .net *"_ivl_9", 0 0, L_0xc0a5a0;  1 drivers
v0xb900a0_0 .net "sel", 0 0, v0xbdd680_0;  alias, 1 drivers
L_0xc0a350 .part L_0xc01dc0, 0, 1;
L_0xc0a440 .part L_0xc07dc0, 0, 1;
L_0xc0a5a0 .part L_0xc01dc0, 1, 1;
L_0xc0a690 .part L_0xc07dc0, 1, 1;
L_0xc0a7f0 .part L_0xc01dc0, 2, 1;
L_0xc0a8e0 .part L_0xc07dc0, 2, 1;
L_0xc0a9d0 .concat8 [ 1 1 1 1], L_0xc0a2e0, L_0xc0a530, L_0xc0a780, L_0xc0abb0;
L_0xc0ac70 .part L_0xc01dc0, 3, 1;
L_0xc0adb0 .part L_0xc07dc0, 3, 1;
S_0xa58870 .scope module, "mux_21_4b" "mux_21_4b" 4 15, 5 2 0, S_0xa58690;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0xb8bf90_0 .net "A", 3 0, L_0xc0a100;  alias, 1 drivers
v0xb8c090_0 .net "B", 3 0, L_0xc0a9d0;  alias, 1 drivers
v0xb8c170_0 .net "RES", 3 0, L_0xc0ca90;  alias, 1 drivers
v0xb8c230_0 .net "sel", 0 0, v0xbdd680_0;  alias, 1 drivers
L_0xc0c360 .part L_0xc0a100, 0, 1;
L_0xc0c450 .part L_0xc0a100, 1, 1;
L_0xc0c4f0 .part L_0xc0a100, 2, 1;
L_0xc0c5e0 .part L_0xc0a100, 3, 1;
L_0xc0c6d0 .part L_0xc0a9d0, 0, 1;
L_0xc0c7c0 .part L_0xc0a9d0, 1, 1;
L_0xc0c8b0 .part L_0xc0a9d0, 2, 1;
L_0xc0c950 .part L_0xc0a9d0, 3, 1;
L_0xc0ca90 .concat [ 1 1 1 1], L_0xc0b220, L_0xc0b750, L_0xc0bc80, L_0xc0c1b0;
S_0xa68600 .scope module, "mux_21_1b_0[0]" "mux_21_1b" 5 7, 6 4 0, S_0xa58870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc0aea0/d .functor NOT 1, v0xbdd680_0, C4<0>, C4<0>, C4<0>;
L_0xc0aea0 .delay 1 (1,1,1) L_0xc0aea0/d;
L_0xc0afb0/d .functor AND 1, L_0xc0c360, L_0xc0aea0, C4<1>, C4<1>;
L_0xc0afb0 .delay 1 (3,3,3) L_0xc0afb0/d;
L_0xc0b110/d .functor AND 1, L_0xc0c6d0, v0xbdd680_0, C4<1>, C4<1>;
L_0xc0b110 .delay 1 (3,3,3) L_0xc0b110/d;
L_0xc0b220/d .functor OR 1, L_0xc0afb0, L_0xc0b110, C4<0>, C4<0>;
L_0xc0b220 .delay 1 (3,3,3) L_0xc0b220/d;
v0xa687e0_0 .net "a", 0 0, L_0xc0c360;  1 drivers
v0xb8a0a0_0 .net "a_out", 0 0, L_0xc0afb0;  1 drivers
v0xb8a160_0 .net "b", 0 0, L_0xc0c6d0;  1 drivers
v0xb8a200_0 .net "b_out", 0 0, L_0xc0b110;  1 drivers
v0xb8a2c0_0 .net "not_sel", 0 0, L_0xc0aea0;  1 drivers
v0xb8a3d0_0 .net "res", 0 0, L_0xc0b220;  1 drivers
v0xb8a490_0 .net "sel", 0 0, v0xbdd680_0;  alias, 1 drivers
S_0xb8a5d0 .scope module, "mux_21_1b_0[1]" "mux_21_1b" 5 7, 6 4 0, S_0xa58870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc0b3d0/d .functor NOT 1, v0xbdd680_0, C4<0>, C4<0>, C4<0>;
L_0xc0b3d0 .delay 1 (1,1,1) L_0xc0b3d0/d;
L_0xc0b4e0/d .functor AND 1, L_0xc0c450, L_0xc0b3d0, C4<1>, C4<1>;
L_0xc0b4e0 .delay 1 (3,3,3) L_0xc0b4e0/d;
L_0xc0b640/d .functor AND 1, L_0xc0c7c0, v0xbdd680_0, C4<1>, C4<1>;
L_0xc0b640 .delay 1 (3,3,3) L_0xc0b640/d;
L_0xc0b750/d .functor OR 1, L_0xc0b4e0, L_0xc0b640, C4<0>, C4<0>;
L_0xc0b750 .delay 1 (3,3,3) L_0xc0b750/d;
v0xb8a860_0 .net "a", 0 0, L_0xc0c450;  1 drivers
v0xb8a920_0 .net "a_out", 0 0, L_0xc0b4e0;  1 drivers
v0xb8a9e0_0 .net "b", 0 0, L_0xc0c7c0;  1 drivers
v0xb8aa80_0 .net "b_out", 0 0, L_0xc0b640;  1 drivers
v0xb8ab40_0 .net "not_sel", 0 0, L_0xc0b3d0;  1 drivers
v0xb8ac50_0 .net "res", 0 0, L_0xc0b750;  1 drivers
v0xb8ad10_0 .net "sel", 0 0, v0xbdd680_0;  alias, 1 drivers
S_0xb8ae40 .scope module, "mux_21_1b_0[2]" "mux_21_1b" 5 7, 6 4 0, S_0xa58870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc0b900/d .functor NOT 1, v0xbdd680_0, C4<0>, C4<0>, C4<0>;
L_0xc0b900 .delay 1 (1,1,1) L_0xc0b900/d;
L_0xc0ba10/d .functor AND 1, L_0xc0c4f0, L_0xc0b900, C4<1>, C4<1>;
L_0xc0ba10 .delay 1 (3,3,3) L_0xc0ba10/d;
L_0xc0bb70/d .functor AND 1, L_0xc0c8b0, v0xbdd680_0, C4<1>, C4<1>;
L_0xc0bb70 .delay 1 (3,3,3) L_0xc0bb70/d;
L_0xc0bc80/d .functor OR 1, L_0xc0ba10, L_0xc0bb70, C4<0>, C4<0>;
L_0xc0bc80 .delay 1 (3,3,3) L_0xc0bc80/d;
v0xb8b0e0_0 .net "a", 0 0, L_0xc0c4f0;  1 drivers
v0xb8b1a0_0 .net "a_out", 0 0, L_0xc0ba10;  1 drivers
v0xb8b260_0 .net "b", 0 0, L_0xc0c8b0;  1 drivers
v0xb8b330_0 .net "b_out", 0 0, L_0xc0bb70;  1 drivers
v0xb8b3f0_0 .net "not_sel", 0 0, L_0xc0b900;  1 drivers
v0xb8b500_0 .net "res", 0 0, L_0xc0bc80;  1 drivers
v0xb8b5c0_0 .net "sel", 0 0, v0xbdd680_0;  alias, 1 drivers
S_0xb8b730 .scope module, "mux_21_1b_0[3]" "mux_21_1b" 5 7, 6 4 0, S_0xa58870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc0be30/d .functor NOT 1, v0xbdd680_0, C4<0>, C4<0>, C4<0>;
L_0xc0be30 .delay 1 (1,1,1) L_0xc0be30/d;
L_0xc0bf40/d .functor AND 1, L_0xc0c5e0, L_0xc0be30, C4<1>, C4<1>;
L_0xc0bf40 .delay 1 (3,3,3) L_0xc0bf40/d;
L_0xc0c0a0/d .functor AND 1, L_0xc0c950, v0xbdd680_0, C4<1>, C4<1>;
L_0xc0c0a0 .delay 1 (3,3,3) L_0xc0c0a0/d;
L_0xc0c1b0/d .functor OR 1, L_0xc0bf40, L_0xc0c0a0, C4<0>, C4<0>;
L_0xc0c1b0 .delay 1 (3,3,3) L_0xc0c1b0/d;
v0xb8b9a0_0 .net "a", 0 0, L_0xc0c5e0;  1 drivers
v0xb8ba80_0 .net "a_out", 0 0, L_0xc0bf40;  1 drivers
v0xb8bb40_0 .net "b", 0 0, L_0xc0c950;  1 drivers
v0xb8bbe0_0 .net "b_out", 0 0, L_0xc0c0a0;  1 drivers
v0xb8bca0_0 .net "not_sel", 0 0, L_0xc0be30;  1 drivers
v0xb8bdb0_0 .net "res", 0 0, L_0xc0c1b0;  1 drivers
v0xb8be70_0 .net "sel", 0 0, v0xbdd680_0;  alias, 1 drivers
S_0xb8c380 .scope module, "rca0" "rca" 4 9, 7 1 0, S_0xa58690;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "SUM";
v0xb8eb80_0 .net "A", 3 0, L_0xc01dc0;  alias, 1 drivers
v0xb8ec80_0 .net "B", 3 0, L_0xc07dc0;  alias, 1 drivers
v0xb8ed60_0 .net "SUM", 3 0, L_0xc0a100;  alias, 1 drivers
v0xb8ee30_0 .net "c_out0", 0 0, L_0xc08450;  1 drivers
v0xb8ef20_0 .net "c_out1", 0 0, L_0xc08d00;  1 drivers
v0xb8f060_0 .net "c_out2", 0 0, L_0xc09560;  1 drivers
v0xb8f150_0 .net "c_out3", 0 0, L_0xc09d70;  1 drivers
L_0xc08600 .part L_0xc01dc0, 0, 1;
L_0xc086a0 .part L_0xc07dc0, 0, 1;
L_0xc08eb0 .part L_0xc01dc0, 1, 1;
L_0xc08f50 .part L_0xc07dc0, 1, 1;
L_0xc09710 .part L_0xc01dc0, 2, 1;
L_0xc097b0 .part L_0xc07dc0, 2, 1;
L_0xc09f70 .part L_0xc01dc0, 3, 1;
L_0xc0a010 .part L_0xc07dc0, 3, 1;
L_0xc0a100 .concat8 [ 1 1 1 1], L_0xc082f0, L_0xc08bf0, L_0xc09450, L_0xc09c60;
S_0xb8c580 .scope module, "fa0" "fa" 7 6, 8 1 0, S_0xb8c380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0xbe3680/d .functor XOR 1, L_0xc08600, L_0xc086a0, C4<0>, C4<0>;
L_0xbe3680 .delay 1 (4,4,4) L_0xbe3680/d;
L_0xc08030/d .functor AND 1, L_0xc08600, L_0xc086a0, C4<1>, C4<1>;
L_0xc08030 .delay 1 (3,3,3) L_0xc08030/d;
L_0x7fe21686a138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xc08190/d .functor AND 1, L_0xbe3680, L_0x7fe21686a138, C4<1>, C4<1>;
L_0xc08190 .delay 1 (3,3,3) L_0xc08190/d;
L_0xc082f0/d .functor XOR 1, L_0xbe3680, L_0x7fe21686a138, C4<0>, C4<0>;
L_0xc082f0 .delay 1 (4,4,4) L_0xc082f0/d;
L_0xc08450/d .functor OR 1, L_0xc08030, L_0xc08190, C4<0>, C4<0>;
L_0xc08450 .delay 1 (3,3,3) L_0xc08450/d;
v0xb8c800_0 .net "a", 0 0, L_0xc08600;  1 drivers
v0xb8c8e0_0 .net "b", 0 0, L_0xc086a0;  1 drivers
v0xb8c9a0_0 .net "c_in", 0 0, L_0x7fe21686a138;  1 drivers
v0xb8ca70_0 .net "c_out", 0 0, L_0xc08450;  alias, 1 drivers
v0xb8cb30_0 .net "sum", 0 0, L_0xc082f0;  1 drivers
v0xb8cc40_0 .net "w0", 0 0, L_0xbe3680;  1 drivers
v0xb8cd00_0 .net "w1", 0 0, L_0xc08030;  1 drivers
v0xb8cdc0_0 .net "w2", 0 0, L_0xc08190;  1 drivers
S_0xb8cf20 .scope module, "fa1" "fa" 7 8, 8 1 0, S_0xb8c380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0xc08790/d .functor XOR 1, L_0xc08eb0, L_0xc08f50, C4<0>, C4<0>;
L_0xc08790 .delay 1 (4,4,4) L_0xc08790/d;
L_0xc088a0/d .functor AND 1, L_0xc08eb0, L_0xc08f50, C4<1>, C4<1>;
L_0xc088a0 .delay 1 (3,3,3) L_0xc088a0/d;
L_0xc08a50/d .functor AND 1, L_0xc08790, L_0xc08450, C4<1>, C4<1>;
L_0xc08a50 .delay 1 (3,3,3) L_0xc08a50/d;
L_0xc08bf0/d .functor XOR 1, L_0xc08790, L_0xc08450, C4<0>, C4<0>;
L_0xc08bf0 .delay 1 (4,4,4) L_0xc08bf0/d;
L_0xc08d00/d .functor OR 1, L_0xc088a0, L_0xc08a50, C4<0>, C4<0>;
L_0xc08d00 .delay 1 (3,3,3) L_0xc08d00/d;
v0xb8d1a0_0 .net "a", 0 0, L_0xc08eb0;  1 drivers
v0xb8d260_0 .net "b", 0 0, L_0xc08f50;  1 drivers
v0xb8d320_0 .net "c_in", 0 0, L_0xc08450;  alias, 1 drivers
v0xb8d420_0 .net "c_out", 0 0, L_0xc08d00;  alias, 1 drivers
v0xb8d4c0_0 .net "sum", 0 0, L_0xc08bf0;  1 drivers
v0xb8d5b0_0 .net "w0", 0 0, L_0xc08790;  1 drivers
v0xb8d670_0 .net "w1", 0 0, L_0xc088a0;  1 drivers
v0xb8d730_0 .net "w2", 0 0, L_0xc08a50;  1 drivers
S_0xb8d890 .scope module, "fa2" "fa" 7 10, 8 1 0, S_0xb8c380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0xc08ff0/d .functor XOR 1, L_0xc09710, L_0xc097b0, C4<0>, C4<0>;
L_0xc08ff0 .delay 1 (4,4,4) L_0xc08ff0/d;
L_0xc09100/d .functor AND 1, L_0xc09710, L_0xc097b0, C4<1>, C4<1>;
L_0xc09100 .delay 1 (3,3,3) L_0xc09100/d;
L_0xc092b0/d .functor AND 1, L_0xc08ff0, L_0xc08d00, C4<1>, C4<1>;
L_0xc092b0 .delay 1 (3,3,3) L_0xc092b0/d;
L_0xc09450/d .functor XOR 1, L_0xc08ff0, L_0xc08d00, C4<0>, C4<0>;
L_0xc09450 .delay 1 (4,4,4) L_0xc09450/d;
L_0xc09560/d .functor OR 1, L_0xc09100, L_0xc092b0, C4<0>, C4<0>;
L_0xc09560 .delay 1 (3,3,3) L_0xc09560/d;
v0xb8db20_0 .net "a", 0 0, L_0xc09710;  1 drivers
v0xb8dbe0_0 .net "b", 0 0, L_0xc097b0;  1 drivers
v0xb8dca0_0 .net "c_in", 0 0, L_0xc08d00;  alias, 1 drivers
v0xb8dda0_0 .net "c_out", 0 0, L_0xc09560;  alias, 1 drivers
v0xb8de40_0 .net "sum", 0 0, L_0xc09450;  1 drivers
v0xb8df30_0 .net "w0", 0 0, L_0xc08ff0;  1 drivers
v0xb8dff0_0 .net "w1", 0 0, L_0xc09100;  1 drivers
v0xb8e0b0_0 .net "w2", 0 0, L_0xc092b0;  1 drivers
S_0xb8e210 .scope module, "fa3" "fa" 7 12, 8 1 0, S_0xb8c380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0xc09890/d .functor XOR 1, L_0xc09f70, L_0xc0a010, C4<0>, C4<0>;
L_0xc09890 .delay 1 (4,4,4) L_0xc09890/d;
L_0xc099a0/d .functor AND 1, L_0xc09f70, L_0xc0a010, C4<1>, C4<1>;
L_0xc099a0 .delay 1 (3,3,3) L_0xc099a0/d;
L_0xc09b50/d .functor AND 1, L_0xc09890, L_0xc09560, C4<1>, C4<1>;
L_0xc09b50 .delay 1 (3,3,3) L_0xc09b50/d;
L_0xc09c60/d .functor XOR 1, L_0xc09890, L_0xc09560, C4<0>, C4<0>;
L_0xc09c60 .delay 1 (4,4,4) L_0xc09c60/d;
L_0xc09d70/d .functor OR 1, L_0xc099a0, L_0xc09b50, C4<0>, C4<0>;
L_0xc09d70 .delay 1 (3,3,3) L_0xc09d70/d;
v0xb8e470_0 .net "a", 0 0, L_0xc09f70;  1 drivers
v0xb8e550_0 .net "b", 0 0, L_0xc0a010;  1 drivers
v0xb8e610_0 .net "c_in", 0 0, L_0xc09560;  alias, 1 drivers
v0xb8e710_0 .net "c_out", 0 0, L_0xc09d70;  alias, 1 drivers
v0xb8e7b0_0 .net "sum", 0 0, L_0xc09c60;  1 drivers
v0xb8e8a0_0 .net "w0", 0 0, L_0xc09890;  1 drivers
v0xb8e960_0 .net "w1", 0 0, L_0xc099a0;  1 drivers
v0xb8ea20_0 .net "w2", 0 0, L_0xc09b50;  1 drivers
S_0xb901c0 .scope module, "mux_21_4b_0" "mux_21_4b" 3 19, 5 2 0, S_0xa70800;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0xb926b0_0 .net "A", 3 0, L_0xc0ca90;  alias, 1 drivers
v0xb927e0_0 .net "B", 3 0, v0xbdd030_0;  alias, 1 drivers
v0xb928c0_0 .net "RES", 3 0, L_0xbdfa60;  alias, 1 drivers
v0xb92980_0 .net "sel", 0 0, v0xbdd850_0;  alias, 1 drivers
L_0xbdf230 .part L_0xc0ca90, 0, 1;
L_0xbdf320 .part L_0xc0ca90, 1, 1;
L_0xbdf3c0 .part L_0xc0ca90, 2, 1;
L_0xbdf4b0 .part L_0xc0ca90, 3, 1;
L_0xbdf5d0 .part v0xbdd030_0, 0, 1;
L_0xbdf6c0 .part v0xbdd030_0, 1, 1;
L_0xbdf880 .part v0xbdd030_0, 2, 1;
L_0xbdf920 .part v0xbdd030_0, 3, 1;
L_0xbdfa60 .concat [ 1 1 1 1], L_0xbddeb0, L_0xbde440, L_0xbdea30, L_0xbdf020;
S_0xb903e0 .scope module, "mux_21_1b_0[0]" "mux_21_1b" 5 7, 6 4 0, S_0xb901c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xa5e660/d .functor NOT 1, v0xbdd850_0, C4<0>, C4<0>, C4<0>;
L_0xa5e660 .delay 1 (1,1,1) L_0xa5e660/d;
L_0xbddb10/d .functor AND 1, L_0xbdf230, L_0xa5e660, C4<1>, C4<1>;
L_0xbddb10 .delay 1 (3,3,3) L_0xbddb10/d;
L_0xbddc90/d .functor AND 1, L_0xbdf5d0, v0xbdd850_0, C4<1>, C4<1>;
L_0xbddc90 .delay 1 (3,3,3) L_0xbddc90/d;
L_0xbddeb0/d .functor OR 1, L_0xbddb10, L_0xbddc90, C4<0>, C4<0>;
L_0xbddeb0 .delay 1 (3,3,3) L_0xbddeb0/d;
v0xb90680_0 .net "a", 0 0, L_0xbdf230;  1 drivers
v0xb90760_0 .net "a_out", 0 0, L_0xbddb10;  1 drivers
v0xb90820_0 .net "b", 0 0, L_0xbdf5d0;  1 drivers
v0xb908f0_0 .net "b_out", 0 0, L_0xbddc90;  1 drivers
v0xb909b0_0 .net "not_sel", 0 0, L_0xa5e660;  1 drivers
v0xb90ac0_0 .net "res", 0 0, L_0xbddeb0;  1 drivers
v0xb90b80_0 .net "sel", 0 0, v0xbdd850_0;  alias, 1 drivers
S_0xb90cc0 .scope module, "mux_21_1b_0[1]" "mux_21_1b" 5 7, 6 4 0, S_0xb901c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbde090/d .functor NOT 1, v0xbdd850_0, C4<0>, C4<0>, C4<0>;
L_0xbde090 .delay 1 (1,1,1) L_0xbde090/d;
L_0xbde1a0/d .functor AND 1, L_0xbdf320, L_0xbde090, C4<1>, C4<1>;
L_0xbde1a0 .delay 1 (3,3,3) L_0xbde1a0/d;
L_0xbde300/d .functor AND 1, L_0xbdf6c0, v0xbdd850_0, C4<1>, C4<1>;
L_0xbde300 .delay 1 (3,3,3) L_0xbde300/d;
L_0xbde440/d .functor OR 1, L_0xbde1a0, L_0xbde300, C4<0>, C4<0>;
L_0xbde440 .delay 1 (3,3,3) L_0xbde440/d;
v0xb90f50_0 .net "a", 0 0, L_0xbdf320;  1 drivers
v0xb91010_0 .net "a_out", 0 0, L_0xbde1a0;  1 drivers
v0xb910d0_0 .net "b", 0 0, L_0xbdf6c0;  1 drivers
v0xb911a0_0 .net "b_out", 0 0, L_0xbde300;  1 drivers
v0xb91260_0 .net "not_sel", 0 0, L_0xbde090;  1 drivers
v0xb91370_0 .net "res", 0 0, L_0xbde440;  1 drivers
v0xb91430_0 .net "sel", 0 0, v0xbdd850_0;  alias, 1 drivers
S_0xb91560 .scope module, "mux_21_1b_0[2]" "mux_21_1b" 5 7, 6 4 0, S_0xb901c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbde650/d .functor NOT 1, v0xbdd850_0, C4<0>, C4<0>, C4<0>;
L_0xbde650 .delay 1 (1,1,1) L_0xbde650/d;
L_0xbde760/d .functor AND 1, L_0xbdf3c0, L_0xbde650, C4<1>, C4<1>;
L_0xbde760 .delay 1 (3,3,3) L_0xbde760/d;
L_0xbde8f0/d .functor AND 1, L_0xbdf880, v0xbdd850_0, C4<1>, C4<1>;
L_0xbde8f0 .delay 1 (3,3,3) L_0xbde8f0/d;
L_0xbdea30/d .functor OR 1, L_0xbde760, L_0xbde8f0, C4<0>, C4<0>;
L_0xbdea30 .delay 1 (3,3,3) L_0xbdea30/d;
v0xb91800_0 .net "a", 0 0, L_0xbdf3c0;  1 drivers
v0xb918c0_0 .net "a_out", 0 0, L_0xbde760;  1 drivers
v0xb91980_0 .net "b", 0 0, L_0xbdf880;  1 drivers
v0xb91a50_0 .net "b_out", 0 0, L_0xbde8f0;  1 drivers
v0xb91b10_0 .net "not_sel", 0 0, L_0xbde650;  1 drivers
v0xb91c20_0 .net "res", 0 0, L_0xbdea30;  1 drivers
v0xb91ce0_0 .net "sel", 0 0, v0xbdd850_0;  alias, 1 drivers
S_0xb91e50 .scope module, "mux_21_1b_0[3]" "mux_21_1b" 5 7, 6 4 0, S_0xb901c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbdec40/d .functor NOT 1, v0xbdd850_0, C4<0>, C4<0>, C4<0>;
L_0xbdec40 .delay 1 (1,1,1) L_0xbdec40/d;
L_0xbded50/d .functor AND 1, L_0xbdf4b0, L_0xbdec40, C4<1>, C4<1>;
L_0xbded50 .delay 1 (3,3,3) L_0xbded50/d;
L_0xbdeee0/d .functor AND 1, L_0xbdf920, v0xbdd850_0, C4<1>, C4<1>;
L_0xbdeee0 .delay 1 (3,3,3) L_0xbdeee0/d;
L_0xbdf020/d .functor OR 1, L_0xbded50, L_0xbdeee0, C4<0>, C4<0>;
L_0xbdf020 .delay 1 (3,3,3) L_0xbdf020/d;
v0xb920c0_0 .net "a", 0 0, L_0xbdf4b0;  1 drivers
v0xb921a0_0 .net "a_out", 0 0, L_0xbded50;  1 drivers
v0xb92260_0 .net "b", 0 0, L_0xbdf920;  1 drivers
v0xb92300_0 .net "b_out", 0 0, L_0xbdeee0;  1 drivers
v0xb923c0_0 .net "not_sel", 0 0, L_0xbdec40;  1 drivers
v0xb924d0_0 .net "res", 0 0, L_0xbdf020;  1 drivers
v0xb92590_0 .net "sel", 0 0, v0xbdd850_0;  alias, 1 drivers
S_0xb92aa0 .scope module, "reg_file_0" "reg_file" 3 25, 9 1 0, S_0xa70800;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "SEL_A";
    .port_info 1 /INPUT 2 "SEL_B";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 2 "SEL_W";
    .port_info 4 /INPUT 4 "DATA_IN";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 4 "OUT_A";
    .port_info 7 /OUTPUT 4 "OUT_B";
    .port_info 8 /OUTPUT 4 "Q3";
    .port_info 9 /OUTPUT 4 "Q2";
    .port_info 10 /OUTPUT 4 "Q1";
    .port_info 11 /OUTPUT 4 "Q0";
v0xbda8a0_0 .net "DATA_IN", 3 0, L_0xbdfa60;  alias, 1 drivers
v0xbda980_0 .net "IN0", 3 0, L_0xbea180;  1 drivers
v0xbdaa90_0 .net "IN1", 3 0, L_0xbe7b70;  1 drivers
v0xbdab80_0 .net "IN2", 3 0, L_0xbe5420;  1 drivers
v0xbdac90_0 .net "IN3", 3 0, L_0xbe2d00;  1 drivers
v0xbdadf0_0 .net "OUT_A", 3 0, L_0xc01dc0;  alias, 1 drivers
v0xbdaeb0_0 .net "OUT_B", 3 0, L_0xc07dc0;  alias, 1 drivers
v0xbdaf70_0 .net "Q0", 3 0, L_0xbfc540;  alias, 1 drivers
v0xbdb030_0 .net "Q1", 3 0, L_0xbf7c50;  alias, 1 drivers
v0xbdb210_0 .net "Q2", 3 0, L_0xbf3070;  alias, 1 drivers
v0xbdb360_0 .net "Q3", 3 0, L_0xbee620;  alias, 1 drivers
v0xbdb4b0_0 .net "QB0", 3 0, L_0xbfc5e0;  1 drivers
v0xbdb570_0 .net "QB1", 3 0, L_0xbf7cf0;  1 drivers
v0xbdb610_0 .net "QB2", 3 0, L_0xbf3110;  1 drivers
v0xbdb6b0_0 .net "QB3", 3 0, L_0xbee6c0;  1 drivers
v0xbdb750_0 .net "SEL_A", 1 0, v0xbdd3f0_0;  alias, 1 drivers
v0xbdb810_0 .net "SEL_B", 1 0, v0xbdd4b0_0;  alias, 1 drivers
v0xbdb8f0_0 .net "SEL_W", 1 0, v0xbdd570_0;  alias, 1 drivers
v0xbdb9d0_0 .net "clk", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbdba70_0 .net "d0", 0 0, L_0xbdfe60;  1 drivers
v0xbdbb10_0 .net "d1", 0 0, L_0xbe0010;  1 drivers
v0xbdbbb0_0 .net "d2", 0 0, L_0xbe0170;  1 drivers
v0xbdbc50_0 .net "d3", 0 0, L_0xbe02d0;  1 drivers
v0xbdbcf0_0 .net "s0", 0 0, L_0xbe8080;  1 drivers
v0xbdbd90_0 .net "s1", 0 0, L_0xbe5a40;  1 drivers
v0xbdbe30_0 .net "s2", 0 0, L_0xbe3320;  1 drivers
v0xbdbed0_0 .net "s3", 0 0, L_0xbe0af0;  1 drivers
v0xbdbf70_0 .net "write_en", 0 0, v0xbdd8f0_0;  alias, 1 drivers
L_0xbe0420 .part v0xbdd570_0, 1, 1;
L_0xbe0550 .part v0xbdd570_0, 0, 1;
L_0xc01e60 .part v0xbdd3f0_0, 1, 1;
L_0xc01f00 .part v0xbdd3f0_0, 0, 1;
L_0xc07e60 .part v0xbdd4b0_0, 1, 1;
L_0xc07f00 .part v0xbdd4b0_0, 0, 1;
S_0xb92dd0 .scope module, "decoder_24_1b_0" "decoder_24_1b" 9 21, 10 1 0, S_0xb92aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "w1";
    .port_info 1 /INPUT 1 "w0";
    .port_info 2 /OUTPUT 1 "d3";
    .port_info 3 /OUTPUT 1 "d2";
    .port_info 4 /OUTPUT 1 "d1";
    .port_info 5 /OUTPUT 1 "d0";
L_0xbdfc40/d .functor NOT 1, L_0xbe0550, C4<0>, C4<0>, C4<0>;
L_0xbdfc40 .delay 1 (1,1,1) L_0xbdfc40/d;
L_0xbdfd50/d .functor NOT 1, L_0xbe0420, C4<0>, C4<0>, C4<0>;
L_0xbdfd50 .delay 1 (1,1,1) L_0xbdfd50/d;
L_0xbdfe60/d .functor AND 1, L_0xbdfc40, L_0xbdfd50, C4<1>, C4<1>;
L_0xbdfe60 .delay 1 (3,3,3) L_0xbdfe60/d;
L_0xbe0010/d .functor AND 1, L_0xbe0550, L_0xbdfd50, C4<1>, C4<1>;
L_0xbe0010 .delay 1 (3,3,3) L_0xbe0010/d;
L_0xbe0170/d .functor AND 1, L_0xbe0420, L_0xbdfc40, C4<1>, C4<1>;
L_0xbe0170 .delay 1 (3,3,3) L_0xbe0170/d;
L_0xbe02d0/d .functor AND 1, L_0xbe0420, L_0xbe0550, C4<1>, C4<1>;
L_0xbe02d0 .delay 1 (3,3,3) L_0xbe02d0/d;
v0xb93050_0 .net "d0", 0 0, L_0xbdfe60;  alias, 1 drivers
v0xb93130_0 .net "d1", 0 0, L_0xbe0010;  alias, 1 drivers
v0xb931f0_0 .net "d2", 0 0, L_0xbe0170;  alias, 1 drivers
v0xb932c0_0 .net "d3", 0 0, L_0xbe02d0;  alias, 1 drivers
v0xb93380_0 .net "nw0", 0 0, L_0xbdfc40;  1 drivers
v0xb93490_0 .net "nw1", 0 0, L_0xbdfd50;  1 drivers
v0xb93550_0 .net "w0", 0 0, L_0xbe0550;  1 drivers
v0xb93610_0 .net "w1", 0 0, L_0xbe0420;  1 drivers
S_0xb93790 .scope module, "mux_21_1b_0" "mux_21_1b" 9 44, 6 4 0, S_0xb92aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbe7d50/d .functor NOT 1, v0xbdd8f0_0, C4<0>, C4<0>, C4<0>;
L_0xbe7d50 .delay 1 (1,1,1) L_0xbe7d50/d;
L_0x7fe21686a0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xbe7e60/d .functor AND 1, L_0x7fe21686a0f0, L_0xbe7d50, C4<1>, C4<1>;
L_0xbe7e60 .delay 1 (3,3,3) L_0xbe7e60/d;
L_0xbe7fc0/d .functor AND 1, L_0xbdfe60, v0xbdd8f0_0, C4<1>, C4<1>;
L_0xbe7fc0 .delay 1 (3,3,3) L_0xbe7fc0/d;
L_0xbe8080/d .functor OR 1, L_0xbe7e60, L_0xbe7fc0, C4<0>, C4<0>;
L_0xbe8080 .delay 1 (3,3,3) L_0xbe8080/d;
v0xb93a00_0 .net "a", 0 0, L_0x7fe21686a0f0;  1 drivers
v0xb93ac0_0 .net "a_out", 0 0, L_0xbe7e60;  1 drivers
v0xb93b80_0 .net "b", 0 0, L_0xbdfe60;  alias, 1 drivers
v0xb93c80_0 .net "b_out", 0 0, L_0xbe7fc0;  1 drivers
v0xb93d20_0 .net "not_sel", 0 0, L_0xbe7d50;  1 drivers
v0xb93e10_0 .net "res", 0 0, L_0xbe8080;  alias, 1 drivers
v0xb93ed0_0 .net "sel", 0 0, v0xbdd8f0_0;  alias, 1 drivers
S_0xb94010 .scope module, "mux_21_1b_1" "mux_21_1b" 9 38, 6 4 0, S_0xb92aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbe5600/d .functor NOT 1, v0xbdd8f0_0, C4<0>, C4<0>, C4<0>;
L_0xbe5600 .delay 1 (1,1,1) L_0xbe5600/d;
L_0x7fe21686a0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xbe5820/d .functor AND 1, L_0x7fe21686a0a8, L_0xbe5600, C4<1>, C4<1>;
L_0xbe5820 .delay 1 (3,3,3) L_0xbe5820/d;
L_0xbe5980/d .functor AND 1, L_0xbe0010, v0xbdd8f0_0, C4<1>, C4<1>;
L_0xbe5980 .delay 1 (3,3,3) L_0xbe5980/d;
L_0xbe5a40/d .functor OR 1, L_0xbe5820, L_0xbe5980, C4<0>, C4<0>;
L_0xbe5a40 .delay 1 (3,3,3) L_0xbe5a40/d;
v0xb94290_0 .net "a", 0 0, L_0x7fe21686a0a8;  1 drivers
v0xb94350_0 .net "a_out", 0 0, L_0xbe5820;  1 drivers
v0xb94410_0 .net "b", 0 0, L_0xbe0010;  alias, 1 drivers
v0xb94510_0 .net "b_out", 0 0, L_0xbe5980;  1 drivers
v0xb945b0_0 .net "not_sel", 0 0, L_0xbe5600;  1 drivers
v0xb946a0_0 .net "res", 0 0, L_0xbe5a40;  alias, 1 drivers
v0xb94760_0 .net "sel", 0 0, v0xbdd8f0_0;  alias, 1 drivers
S_0xb94890 .scope module, "mux_21_1b_2" "mux_21_1b" 9 32, 6 4 0, S_0xb92aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbe2ee0/d .functor NOT 1, v0xbdd8f0_0, C4<0>, C4<0>, C4<0>;
L_0xbe2ee0 .delay 1 (1,1,1) L_0xbe2ee0/d;
L_0x7fe21686a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xbe3100/d .functor AND 1, L_0x7fe21686a060, L_0xbe2ee0, C4<1>, C4<1>;
L_0xbe3100 .delay 1 (3,3,3) L_0xbe3100/d;
L_0xbe3260/d .functor AND 1, L_0xbe0170, v0xbdd8f0_0, C4<1>, C4<1>;
L_0xbe3260 .delay 1 (3,3,3) L_0xbe3260/d;
L_0xbe3320/d .functor OR 1, L_0xbe3100, L_0xbe3260, C4<0>, C4<0>;
L_0xbe3320 .delay 1 (3,3,3) L_0xbe3320/d;
v0xb94ae0_0 .net "a", 0 0, L_0x7fe21686a060;  1 drivers
v0xb94bc0_0 .net "a_out", 0 0, L_0xbe3100;  1 drivers
v0xb94c80_0 .net "b", 0 0, L_0xbe0170;  alias, 1 drivers
v0xb94d80_0 .net "b_out", 0 0, L_0xbe3260;  1 drivers
v0xb94e20_0 .net "not_sel", 0 0, L_0xbe2ee0;  1 drivers
v0xb94f10_0 .net "res", 0 0, L_0xbe3320;  alias, 1 drivers
v0xb94fd0_0 .net "sel", 0 0, v0xbdd8f0_0;  alias, 1 drivers
S_0xb95140 .scope module, "mux_21_1b_3" "mux_21_1b" 9 26, 6 4 0, S_0xb92aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbe0710/d .functor NOT 1, v0xbdd8f0_0, C4<0>, C4<0>, C4<0>;
L_0xbe0710 .delay 1 (1,1,1) L_0xbe0710/d;
L_0x7fe21686a018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xbe07d0/d .functor AND 1, L_0x7fe21686a018, L_0xbe0710, C4<1>, C4<1>;
L_0xbe07d0 .delay 1 (3,3,3) L_0xbe07d0/d;
L_0xbe0890/d .functor AND 1, L_0xbe02d0, v0xbdd8f0_0, C4<1>, C4<1>;
L_0xbe0890 .delay 1 (3,3,3) L_0xbe0890/d;
L_0xbe0af0/d .functor OR 1, L_0xbe07d0, L_0xbe0890, C4<0>, C4<0>;
L_0xbe0af0 .delay 1 (3,3,3) L_0xbe0af0/d;
v0xb953e0_0 .net "a", 0 0, L_0x7fe21686a018;  1 drivers
v0xb954c0_0 .net "a_out", 0 0, L_0xbe07d0;  1 drivers
v0xb95580_0 .net "b", 0 0, L_0xbe02d0;  alias, 1 drivers
v0xb95620_0 .net "b_out", 0 0, L_0xbe0890;  1 drivers
v0xb956c0_0 .net "not_sel", 0 0, L_0xbe0710;  1 drivers
v0xb957b0_0 .net "res", 0 0, L_0xbe0af0;  alias, 1 drivers
v0xb95870_0 .net "sel", 0 0, v0xbdd8f0_0;  alias, 1 drivers
S_0xb95990 .scope module, "mux_21_4b_0" "mux_21_4b" 9 45, 5 2 0, S_0xb92aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0xb97f40_0 .net "A", 3 0, L_0xbfc540;  alias, 1 drivers
v0xb98040_0 .net "B", 3 0, L_0xbdfa60;  alias, 1 drivers
v0xb98100_0 .net "RES", 3 0, L_0xbea180;  alias, 1 drivers
v0xb981d0_0 .net "sel", 0 0, L_0xbe8080;  alias, 1 drivers
L_0xbe9940 .part L_0xbfc540, 0, 1;
L_0xbe9a30 .part L_0xbfc540, 1, 1;
L_0xbe9b20 .part L_0xbfc540, 2, 1;
L_0xbe9c10 .part L_0xbfc540, 3, 1;
L_0xbe9d30 .part L_0xbdfa60, 0, 1;
L_0xbe9e20 .part L_0xbdfa60, 1, 1;
L_0xbe9f50 .part L_0xbdfa60, 2, 1;
L_0xbea040 .part L_0xbdfa60, 3, 1;
L_0xbea180 .concat [ 1 1 1 1], L_0xbe8710, L_0xbe8c40, L_0xbe9170, L_0xbe9730;
S_0xb95be0 .scope module, "mux_21_1b_0[0]" "mux_21_1b" 5 7, 6 4 0, S_0xb95990;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbe8280/d .functor NOT 1, L_0xbe8080, C4<0>, C4<0>, C4<0>;
L_0xbe8280 .delay 1 (1,1,1) L_0xbe8280/d;
L_0xbe84a0/d .functor AND 1, L_0xbe9940, L_0xbe8280, C4<1>, C4<1>;
L_0xbe84a0 .delay 1 (3,3,3) L_0xbe84a0/d;
L_0xbe8600/d .functor AND 1, L_0xbe9d30, L_0xbe8080, C4<1>, C4<1>;
L_0xbe8600 .delay 1 (3,3,3) L_0xbe8600/d;
L_0xbe8710/d .functor OR 1, L_0xbe84a0, L_0xbe8600, C4<0>, C4<0>;
L_0xbe8710 .delay 1 (3,3,3) L_0xbe8710/d;
v0xb95ea0_0 .net "a", 0 0, L_0xbe9940;  1 drivers
v0xb95f80_0 .net "a_out", 0 0, L_0xbe84a0;  1 drivers
v0xb96040_0 .net "b", 0 0, L_0xbe9d30;  1 drivers
v0xb96110_0 .net "b_out", 0 0, L_0xbe8600;  1 drivers
v0xb961d0_0 .net "not_sel", 0 0, L_0xbe8280;  1 drivers
v0xb962e0_0 .net "res", 0 0, L_0xbe8710;  1 drivers
v0xb963a0_0 .net "sel", 0 0, L_0xbe8080;  alias, 1 drivers
S_0xb964d0 .scope module, "mux_21_1b_0[1]" "mux_21_1b" 5 7, 6 4 0, S_0xb95990;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbe88c0/d .functor NOT 1, L_0xbe8080, C4<0>, C4<0>, C4<0>;
L_0xbe88c0 .delay 1 (1,1,1) L_0xbe88c0/d;
L_0xbe89d0/d .functor AND 1, L_0xbe9a30, L_0xbe88c0, C4<1>, C4<1>;
L_0xbe89d0 .delay 1 (3,3,3) L_0xbe89d0/d;
L_0xbe8b30/d .functor AND 1, L_0xbe9e20, L_0xbe8080, C4<1>, C4<1>;
L_0xbe8b30 .delay 1 (3,3,3) L_0xbe8b30/d;
L_0xbe8c40/d .functor OR 1, L_0xbe89d0, L_0xbe8b30, C4<0>, C4<0>;
L_0xbe8c40 .delay 1 (3,3,3) L_0xbe8c40/d;
v0xb96760_0 .net "a", 0 0, L_0xbe9a30;  1 drivers
v0xb96820_0 .net "a_out", 0 0, L_0xbe89d0;  1 drivers
v0xb968e0_0 .net "b", 0 0, L_0xbe9e20;  1 drivers
v0xb969b0_0 .net "b_out", 0 0, L_0xbe8b30;  1 drivers
v0xb96a70_0 .net "not_sel", 0 0, L_0xbe88c0;  1 drivers
v0xb96b80_0 .net "res", 0 0, L_0xbe8c40;  1 drivers
v0xb96c40_0 .net "sel", 0 0, L_0xbe8080;  alias, 1 drivers
S_0xb96db0 .scope module, "mux_21_1b_0[2]" "mux_21_1b" 5 7, 6 4 0, S_0xb95990;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbe8df0/d .functor NOT 1, L_0xbe8080, C4<0>, C4<0>, C4<0>;
L_0xbe8df0 .delay 1 (1,1,1) L_0xbe8df0/d;
L_0xbe8f00/d .functor AND 1, L_0xbe9b20, L_0xbe8df0, C4<1>, C4<1>;
L_0xbe8f00 .delay 1 (3,3,3) L_0xbe8f00/d;
L_0xbe9060/d .functor AND 1, L_0xbe9f50, L_0xbe8080, C4<1>, C4<1>;
L_0xbe9060 .delay 1 (3,3,3) L_0xbe9060/d;
L_0xbe9170/d .functor OR 1, L_0xbe8f00, L_0xbe9060, C4<0>, C4<0>;
L_0xbe9170 .delay 1 (3,3,3) L_0xbe9170/d;
v0xb97020_0 .net "a", 0 0, L_0xbe9b20;  1 drivers
v0xb970e0_0 .net "a_out", 0 0, L_0xbe8f00;  1 drivers
v0xb971a0_0 .net "b", 0 0, L_0xbe9f50;  1 drivers
v0xb97270_0 .net "b_out", 0 0, L_0xbe9060;  1 drivers
v0xb97330_0 .net "not_sel", 0 0, L_0xbe8df0;  1 drivers
v0xb97440_0 .net "res", 0 0, L_0xbe9170;  1 drivers
v0xb97500_0 .net "sel", 0 0, L_0xbe8080;  alias, 1 drivers
S_0xb97620 .scope module, "mux_21_1b_0[3]" "mux_21_1b" 5 7, 6 4 0, S_0xb95990;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbe9350/d .functor NOT 1, L_0xbe8080, C4<0>, C4<0>, C4<0>;
L_0xbe9350 .delay 1 (1,1,1) L_0xbe9350/d;
L_0xbe9460/d .functor AND 1, L_0xbe9c10, L_0xbe9350, C4<1>, C4<1>;
L_0xbe9460 .delay 1 (3,3,3) L_0xbe9460/d;
L_0xbe95f0/d .functor AND 1, L_0xbea040, L_0xbe8080, C4<1>, C4<1>;
L_0xbe95f0 .delay 1 (3,3,3) L_0xbe95f0/d;
L_0xbe9730/d .functor OR 1, L_0xbe9460, L_0xbe95f0, C4<0>, C4<0>;
L_0xbe9730 .delay 1 (3,3,3) L_0xbe9730/d;
v0xb97890_0 .net "a", 0 0, L_0xbe9c10;  1 drivers
v0xb97970_0 .net "a_out", 0 0, L_0xbe9460;  1 drivers
v0xb97a30_0 .net "b", 0 0, L_0xbea040;  1 drivers
v0xb97b00_0 .net "b_out", 0 0, L_0xbe95f0;  1 drivers
v0xb97bc0_0 .net "not_sel", 0 0, L_0xbe9350;  1 drivers
v0xb97cd0_0 .net "res", 0 0, L_0xbe9730;  1 drivers
v0xb97d90_0 .net "sel", 0 0, L_0xbe8080;  alias, 1 drivers
S_0xb98320 .scope module, "mux_21_4b_1" "mux_21_4b" 9 39, 5 2 0, S_0xb92aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0xb9a880_0 .net "A", 3 0, L_0xbf7c50;  alias, 1 drivers
v0xb9a980_0 .net "B", 3 0, L_0xbdfa60;  alias, 1 drivers
v0xb9aa40_0 .net "RES", 3 0, L_0xbe7b70;  alias, 1 drivers
v0xb9ab00_0 .net "sel", 0 0, L_0xbe5a40;  alias, 1 drivers
L_0xbe7330 .part L_0xbf7c50, 0, 1;
L_0xbe7420 .part L_0xbf7c50, 1, 1;
L_0xbe7510 .part L_0xbf7c50, 2, 1;
L_0xbe7600 .part L_0xbf7c50, 3, 1;
L_0xbe7720 .part L_0xbdfa60, 0, 1;
L_0xbe7810 .part L_0xbdfa60, 1, 1;
L_0xbe7940 .part L_0xbdfa60, 2, 1;
L_0xbe7a30 .part L_0xbdfa60, 3, 1;
L_0xbe7b70 .concat [ 1 1 1 1], L_0xbe60d0, L_0xbe6600, L_0xbe6b30, L_0xbe7120;
S_0xb98520 .scope module, "mux_21_1b_0[0]" "mux_21_1b" 5 7, 6 4 0, S_0xb98320;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbe5c40/d .functor NOT 1, L_0xbe5a40, C4<0>, C4<0>, C4<0>;
L_0xbe5c40 .delay 1 (1,1,1) L_0xbe5c40/d;
L_0xbe5e60/d .functor AND 1, L_0xbe7330, L_0xbe5c40, C4<1>, C4<1>;
L_0xbe5e60 .delay 1 (3,3,3) L_0xbe5e60/d;
L_0xbe5fc0/d .functor AND 1, L_0xbe7720, L_0xbe5a40, C4<1>, C4<1>;
L_0xbe5fc0 .delay 1 (3,3,3) L_0xbe5fc0/d;
L_0xbe60d0/d .functor OR 1, L_0xbe5e60, L_0xbe5fc0, C4<0>, C4<0>;
L_0xbe60d0 .delay 1 (3,3,3) L_0xbe60d0/d;
v0xb987e0_0 .net "a", 0 0, L_0xbe7330;  1 drivers
v0xb988c0_0 .net "a_out", 0 0, L_0xbe5e60;  1 drivers
v0xb98980_0 .net "b", 0 0, L_0xbe7720;  1 drivers
v0xb98a50_0 .net "b_out", 0 0, L_0xbe5fc0;  1 drivers
v0xb98b10_0 .net "not_sel", 0 0, L_0xbe5c40;  1 drivers
v0xb98c20_0 .net "res", 0 0, L_0xbe60d0;  1 drivers
v0xb98ce0_0 .net "sel", 0 0, L_0xbe5a40;  alias, 1 drivers
S_0xb98e10 .scope module, "mux_21_1b_0[1]" "mux_21_1b" 5 7, 6 4 0, S_0xb98320;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbe6280/d .functor NOT 1, L_0xbe5a40, C4<0>, C4<0>, C4<0>;
L_0xbe6280 .delay 1 (1,1,1) L_0xbe6280/d;
L_0xbe6390/d .functor AND 1, L_0xbe7420, L_0xbe6280, C4<1>, C4<1>;
L_0xbe6390 .delay 1 (3,3,3) L_0xbe6390/d;
L_0xbe64f0/d .functor AND 1, L_0xbe7810, L_0xbe5a40, C4<1>, C4<1>;
L_0xbe64f0 .delay 1 (3,3,3) L_0xbe64f0/d;
L_0xbe6600/d .functor OR 1, L_0xbe6390, L_0xbe64f0, C4<0>, C4<0>;
L_0xbe6600 .delay 1 (3,3,3) L_0xbe6600/d;
v0xb990a0_0 .net "a", 0 0, L_0xbe7420;  1 drivers
v0xb99160_0 .net "a_out", 0 0, L_0xbe6390;  1 drivers
v0xb99220_0 .net "b", 0 0, L_0xbe7810;  1 drivers
v0xb992f0_0 .net "b_out", 0 0, L_0xbe64f0;  1 drivers
v0xb993b0_0 .net "not_sel", 0 0, L_0xbe6280;  1 drivers
v0xb994c0_0 .net "res", 0 0, L_0xbe6600;  1 drivers
v0xb99580_0 .net "sel", 0 0, L_0xbe5a40;  alias, 1 drivers
S_0xb996f0 .scope module, "mux_21_1b_0[2]" "mux_21_1b" 5 7, 6 4 0, S_0xb98320;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbe67b0/d .functor NOT 1, L_0xbe5a40, C4<0>, C4<0>, C4<0>;
L_0xbe67b0 .delay 1 (1,1,1) L_0xbe67b0/d;
L_0xbe68c0/d .functor AND 1, L_0xbe7510, L_0xbe67b0, C4<1>, C4<1>;
L_0xbe68c0 .delay 1 (3,3,3) L_0xbe68c0/d;
L_0xbe6a20/d .functor AND 1, L_0xbe7940, L_0xbe5a40, C4<1>, C4<1>;
L_0xbe6a20 .delay 1 (3,3,3) L_0xbe6a20/d;
L_0xbe6b30/d .functor OR 1, L_0xbe68c0, L_0xbe6a20, C4<0>, C4<0>;
L_0xbe6b30 .delay 1 (3,3,3) L_0xbe6b30/d;
v0xb99960_0 .net "a", 0 0, L_0xbe7510;  1 drivers
v0xb99a20_0 .net "a_out", 0 0, L_0xbe68c0;  1 drivers
v0xb99ae0_0 .net "b", 0 0, L_0xbe7940;  1 drivers
v0xb99bb0_0 .net "b_out", 0 0, L_0xbe6a20;  1 drivers
v0xb99c70_0 .net "not_sel", 0 0, L_0xbe67b0;  1 drivers
v0xb99d80_0 .net "res", 0 0, L_0xbe6b30;  1 drivers
v0xb99e40_0 .net "sel", 0 0, L_0xbe5a40;  alias, 1 drivers
S_0xb99f60 .scope module, "mux_21_1b_0[3]" "mux_21_1b" 5 7, 6 4 0, S_0xb98320;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbe6d40/d .functor NOT 1, L_0xbe5a40, C4<0>, C4<0>, C4<0>;
L_0xbe6d40 .delay 1 (1,1,1) L_0xbe6d40/d;
L_0xbe6e50/d .functor AND 1, L_0xbe7600, L_0xbe6d40, C4<1>, C4<1>;
L_0xbe6e50 .delay 1 (3,3,3) L_0xbe6e50/d;
L_0xbe6fe0/d .functor AND 1, L_0xbe7a30, L_0xbe5a40, C4<1>, C4<1>;
L_0xbe6fe0 .delay 1 (3,3,3) L_0xbe6fe0/d;
L_0xbe7120/d .functor OR 1, L_0xbe6e50, L_0xbe6fe0, C4<0>, C4<0>;
L_0xbe7120 .delay 1 (3,3,3) L_0xbe7120/d;
v0xb9a1d0_0 .net "a", 0 0, L_0xbe7600;  1 drivers
v0xb9a2b0_0 .net "a_out", 0 0, L_0xbe6e50;  1 drivers
v0xb9a370_0 .net "b", 0 0, L_0xbe7a30;  1 drivers
v0xb9a440_0 .net "b_out", 0 0, L_0xbe6fe0;  1 drivers
v0xb9a500_0 .net "not_sel", 0 0, L_0xbe6d40;  1 drivers
v0xb9a610_0 .net "res", 0 0, L_0xbe7120;  1 drivers
v0xb9a6d0_0 .net "sel", 0 0, L_0xbe5a40;  alias, 1 drivers
S_0xb9ac20 .scope module, "mux_21_4b_2" "mux_21_4b" 9 33, 5 2 0, S_0xb92aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0xb9d1d0_0 .net "A", 3 0, L_0xbf3070;  alias, 1 drivers
v0xb9d2d0_0 .net "B", 3 0, L_0xbdfa60;  alias, 1 drivers
v0xb9d390_0 .net "RES", 3 0, L_0xbe5420;  alias, 1 drivers
v0xb9d450_0 .net "sel", 0 0, L_0xbe3320;  alias, 1 drivers
L_0xbe4be0 .part L_0xbf3070, 0, 1;
L_0xbe4cd0 .part L_0xbf3070, 1, 1;
L_0xbe4dc0 .part L_0xbf3070, 2, 1;
L_0xbe4eb0 .part L_0xbf3070, 3, 1;
L_0xbe4fd0 .part L_0xbdfa60, 0, 1;
L_0xbe50c0 .part L_0xbdfa60, 1, 1;
L_0xbe51f0 .part L_0xbdfa60, 2, 1;
L_0xbe52e0 .part L_0xbdfa60, 3, 1;
L_0xbe5420 .concat [ 1 1 1 1], L_0xbe39b0, L_0xbe3ee0, L_0xbe4410, L_0xbe49d0;
S_0xb9ae70 .scope module, "mux_21_1b_0[0]" "mux_21_1b" 5 7, 6 4 0, S_0xb9ac20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbe3520/d .functor NOT 1, L_0xbe3320, C4<0>, C4<0>, C4<0>;
L_0xbe3520 .delay 1 (1,1,1) L_0xbe3520/d;
L_0xbe3740/d .functor AND 1, L_0xbe4be0, L_0xbe3520, C4<1>, C4<1>;
L_0xbe3740 .delay 1 (3,3,3) L_0xbe3740/d;
L_0xbe38a0/d .functor AND 1, L_0xbe4fd0, L_0xbe3320, C4<1>, C4<1>;
L_0xbe38a0 .delay 1 (3,3,3) L_0xbe38a0/d;
L_0xbe39b0/d .functor OR 1, L_0xbe3740, L_0xbe38a0, C4<0>, C4<0>;
L_0xbe39b0 .delay 1 (3,3,3) L_0xbe39b0/d;
v0xb9b130_0 .net "a", 0 0, L_0xbe4be0;  1 drivers
v0xb9b210_0 .net "a_out", 0 0, L_0xbe3740;  1 drivers
v0xb9b2d0_0 .net "b", 0 0, L_0xbe4fd0;  1 drivers
v0xb9b3a0_0 .net "b_out", 0 0, L_0xbe38a0;  1 drivers
v0xb9b460_0 .net "not_sel", 0 0, L_0xbe3520;  1 drivers
v0xb9b570_0 .net "res", 0 0, L_0xbe39b0;  1 drivers
v0xb9b630_0 .net "sel", 0 0, L_0xbe3320;  alias, 1 drivers
S_0xb9b760 .scope module, "mux_21_1b_0[1]" "mux_21_1b" 5 7, 6 4 0, S_0xb9ac20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbe3b60/d .functor NOT 1, L_0xbe3320, C4<0>, C4<0>, C4<0>;
L_0xbe3b60 .delay 1 (1,1,1) L_0xbe3b60/d;
L_0xbe3c70/d .functor AND 1, L_0xbe4cd0, L_0xbe3b60, C4<1>, C4<1>;
L_0xbe3c70 .delay 1 (3,3,3) L_0xbe3c70/d;
L_0xbe3dd0/d .functor AND 1, L_0xbe50c0, L_0xbe3320, C4<1>, C4<1>;
L_0xbe3dd0 .delay 1 (3,3,3) L_0xbe3dd0/d;
L_0xbe3ee0/d .functor OR 1, L_0xbe3c70, L_0xbe3dd0, C4<0>, C4<0>;
L_0xbe3ee0 .delay 1 (3,3,3) L_0xbe3ee0/d;
v0xb9b9f0_0 .net "a", 0 0, L_0xbe4cd0;  1 drivers
v0xb9bab0_0 .net "a_out", 0 0, L_0xbe3c70;  1 drivers
v0xb9bb70_0 .net "b", 0 0, L_0xbe50c0;  1 drivers
v0xb9bc40_0 .net "b_out", 0 0, L_0xbe3dd0;  1 drivers
v0xb9bd00_0 .net "not_sel", 0 0, L_0xbe3b60;  1 drivers
v0xb9be10_0 .net "res", 0 0, L_0xbe3ee0;  1 drivers
v0xb9bed0_0 .net "sel", 0 0, L_0xbe3320;  alias, 1 drivers
S_0xb9c040 .scope module, "mux_21_1b_0[2]" "mux_21_1b" 5 7, 6 4 0, S_0xb9ac20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbe4090/d .functor NOT 1, L_0xbe3320, C4<0>, C4<0>, C4<0>;
L_0xbe4090 .delay 1 (1,1,1) L_0xbe4090/d;
L_0xbe41a0/d .functor AND 1, L_0xbe4dc0, L_0xbe4090, C4<1>, C4<1>;
L_0xbe41a0 .delay 1 (3,3,3) L_0xbe41a0/d;
L_0xbe4300/d .functor AND 1, L_0xbe51f0, L_0xbe3320, C4<1>, C4<1>;
L_0xbe4300 .delay 1 (3,3,3) L_0xbe4300/d;
L_0xbe4410/d .functor OR 1, L_0xbe41a0, L_0xbe4300, C4<0>, C4<0>;
L_0xbe4410 .delay 1 (3,3,3) L_0xbe4410/d;
v0xb9c2b0_0 .net "a", 0 0, L_0xbe4dc0;  1 drivers
v0xb9c370_0 .net "a_out", 0 0, L_0xbe41a0;  1 drivers
v0xb9c430_0 .net "b", 0 0, L_0xbe51f0;  1 drivers
v0xb9c500_0 .net "b_out", 0 0, L_0xbe4300;  1 drivers
v0xb9c5c0_0 .net "not_sel", 0 0, L_0xbe4090;  1 drivers
v0xb9c6d0_0 .net "res", 0 0, L_0xbe4410;  1 drivers
v0xb9c790_0 .net "sel", 0 0, L_0xbe3320;  alias, 1 drivers
S_0xb9c8b0 .scope module, "mux_21_1b_0[3]" "mux_21_1b" 5 7, 6 4 0, S_0xb9ac20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbe45f0/d .functor NOT 1, L_0xbe3320, C4<0>, C4<0>, C4<0>;
L_0xbe45f0 .delay 1 (1,1,1) L_0xbe45f0/d;
L_0xbe4700/d .functor AND 1, L_0xbe4eb0, L_0xbe45f0, C4<1>, C4<1>;
L_0xbe4700 .delay 1 (3,3,3) L_0xbe4700/d;
L_0xbe4890/d .functor AND 1, L_0xbe52e0, L_0xbe3320, C4<1>, C4<1>;
L_0xbe4890 .delay 1 (3,3,3) L_0xbe4890/d;
L_0xbe49d0/d .functor OR 1, L_0xbe4700, L_0xbe4890, C4<0>, C4<0>;
L_0xbe49d0 .delay 1 (3,3,3) L_0xbe49d0/d;
v0xb9cb20_0 .net "a", 0 0, L_0xbe4eb0;  1 drivers
v0xb9cc00_0 .net "a_out", 0 0, L_0xbe4700;  1 drivers
v0xb9ccc0_0 .net "b", 0 0, L_0xbe52e0;  1 drivers
v0xb9cd90_0 .net "b_out", 0 0, L_0xbe4890;  1 drivers
v0xb9ce50_0 .net "not_sel", 0 0, L_0xbe45f0;  1 drivers
v0xb9cf60_0 .net "res", 0 0, L_0xbe49d0;  1 drivers
v0xb9d020_0 .net "sel", 0 0, L_0xbe3320;  alias, 1 drivers
S_0xb9d5a0 .scope module, "mux_21_4b_3" "mux_21_4b" 9 27, 5 2 0, S_0xb92aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0xb9fb40_0 .net "A", 3 0, L_0xbee620;  alias, 1 drivers
v0xb9fc40_0 .net "B", 3 0, L_0xbdfa60;  alias, 1 drivers
v0xb9fd90_0 .net "RES", 3 0, L_0xbe2d00;  alias, 1 drivers
v0xb9fe50_0 .net "sel", 0 0, L_0xbe0af0;  alias, 1 drivers
L_0xbe23b0 .part L_0xbee620, 0, 1;
L_0xbe24a0 .part L_0xbee620, 1, 1;
L_0xbe2590 .part L_0xbee620, 2, 1;
L_0xbe2680 .part L_0xbee620, 3, 1;
L_0xbe27a0 .part L_0xbdfa60, 0, 1;
L_0xbe29a0 .part L_0xbdfa60, 1, 1;
L_0xbe2ad0 .part L_0xbdfa60, 2, 1;
L_0xbe2bc0 .part L_0xbdfa60, 3, 1;
L_0xbe2d00 .concat [ 1 1 1 1], L_0xbe1180, L_0xbe16b0, L_0xbe1c10, L_0xbe21a0;
S_0xb9d830 .scope module, "mux_21_1b_0[0]" "mux_21_1b" 5 7, 6 4 0, S_0xb9d5a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbe0cf0/d .functor NOT 1, L_0xbe0af0, C4<0>, C4<0>, C4<0>;
L_0xbe0cf0 .delay 1 (1,1,1) L_0xbe0cf0/d;
L_0xbe0f10/d .functor AND 1, L_0xbe23b0, L_0xbe0cf0, C4<1>, C4<1>;
L_0xbe0f10 .delay 1 (3,3,3) L_0xbe0f10/d;
L_0xbe1070/d .functor AND 1, L_0xbe27a0, L_0xbe0af0, C4<1>, C4<1>;
L_0xbe1070 .delay 1 (3,3,3) L_0xbe1070/d;
L_0xbe1180/d .functor OR 1, L_0xbe0f10, L_0xbe1070, C4<0>, C4<0>;
L_0xbe1180 .delay 1 (3,3,3) L_0xbe1180/d;
v0xb9daa0_0 .net "a", 0 0, L_0xbe23b0;  1 drivers
v0xb9db80_0 .net "a_out", 0 0, L_0xbe0f10;  1 drivers
v0xb9dc40_0 .net "b", 0 0, L_0xbe27a0;  1 drivers
v0xb9dd10_0 .net "b_out", 0 0, L_0xbe1070;  1 drivers
v0xb9ddd0_0 .net "not_sel", 0 0, L_0xbe0cf0;  1 drivers
v0xb9dee0_0 .net "res", 0 0, L_0xbe1180;  1 drivers
v0xb9dfa0_0 .net "sel", 0 0, L_0xbe0af0;  alias, 1 drivers
S_0xb9e0d0 .scope module, "mux_21_1b_0[1]" "mux_21_1b" 5 7, 6 4 0, S_0xb9d5a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbe1330/d .functor NOT 1, L_0xbe0af0, C4<0>, C4<0>, C4<0>;
L_0xbe1330 .delay 1 (1,1,1) L_0xbe1330/d;
L_0xbe1440/d .functor AND 1, L_0xbe24a0, L_0xbe1330, C4<1>, C4<1>;
L_0xbe1440 .delay 1 (3,3,3) L_0xbe1440/d;
L_0xbe15a0/d .functor AND 1, L_0xbe29a0, L_0xbe0af0, C4<1>, C4<1>;
L_0xbe15a0 .delay 1 (3,3,3) L_0xbe15a0/d;
L_0xbe16b0/d .functor OR 1, L_0xbe1440, L_0xbe15a0, C4<0>, C4<0>;
L_0xbe16b0 .delay 1 (3,3,3) L_0xbe16b0/d;
v0xb9e360_0 .net "a", 0 0, L_0xbe24a0;  1 drivers
v0xb9e420_0 .net "a_out", 0 0, L_0xbe1440;  1 drivers
v0xb9e4e0_0 .net "b", 0 0, L_0xbe29a0;  1 drivers
v0xb9e5b0_0 .net "b_out", 0 0, L_0xbe15a0;  1 drivers
v0xb9e670_0 .net "not_sel", 0 0, L_0xbe1330;  1 drivers
v0xb9e780_0 .net "res", 0 0, L_0xbe16b0;  1 drivers
v0xb9e840_0 .net "sel", 0 0, L_0xbe0af0;  alias, 1 drivers
S_0xb9e9b0 .scope module, "mux_21_1b_0[2]" "mux_21_1b" 5 7, 6 4 0, S_0xb9d5a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbe1890/d .functor NOT 1, L_0xbe0af0, C4<0>, C4<0>, C4<0>;
L_0xbe1890 .delay 1 (1,1,1) L_0xbe1890/d;
L_0xbe19a0/d .functor AND 1, L_0xbe2590, L_0xbe1890, C4<1>, C4<1>;
L_0xbe19a0 .delay 1 (3,3,3) L_0xbe19a0/d;
L_0xbe1b00/d .functor AND 1, L_0xbe2ad0, L_0xbe0af0, C4<1>, C4<1>;
L_0xbe1b00 .delay 1 (3,3,3) L_0xbe1b00/d;
L_0xbe1c10/d .functor OR 1, L_0xbe19a0, L_0xbe1b00, C4<0>, C4<0>;
L_0xbe1c10 .delay 1 (3,3,3) L_0xbe1c10/d;
v0xb9ec20_0 .net "a", 0 0, L_0xbe2590;  1 drivers
v0xb9ece0_0 .net "a_out", 0 0, L_0xbe19a0;  1 drivers
v0xb9eda0_0 .net "b", 0 0, L_0xbe2ad0;  1 drivers
v0xb9ee70_0 .net "b_out", 0 0, L_0xbe1b00;  1 drivers
v0xb9ef30_0 .net "not_sel", 0 0, L_0xbe1890;  1 drivers
v0xb9f040_0 .net "res", 0 0, L_0xbe1c10;  1 drivers
v0xb9f100_0 .net "sel", 0 0, L_0xbe0af0;  alias, 1 drivers
S_0xb9f220 .scope module, "mux_21_1b_0[3]" "mux_21_1b" 5 7, 6 4 0, S_0xb9d5a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbe1df0/d .functor NOT 1, L_0xbe0af0, C4<0>, C4<0>, C4<0>;
L_0xbe1df0 .delay 1 (1,1,1) L_0xbe1df0/d;
L_0xbe1f00/d .functor AND 1, L_0xbe2680, L_0xbe1df0, C4<1>, C4<1>;
L_0xbe1f00 .delay 1 (3,3,3) L_0xbe1f00/d;
L_0xbe2060/d .functor AND 1, L_0xbe2bc0, L_0xbe0af0, C4<1>, C4<1>;
L_0xbe2060 .delay 1 (3,3,3) L_0xbe2060/d;
L_0xbe21a0/d .functor OR 1, L_0xbe1f00, L_0xbe2060, C4<0>, C4<0>;
L_0xbe21a0 .delay 1 (3,3,3) L_0xbe21a0/d;
v0xb9f490_0 .net "a", 0 0, L_0xbe2680;  1 drivers
v0xb9f570_0 .net "a_out", 0 0, L_0xbe1f00;  1 drivers
v0xb9f630_0 .net "b", 0 0, L_0xbe2bc0;  1 drivers
v0xb9f700_0 .net "b_out", 0 0, L_0xbe2060;  1 drivers
v0xb9f7c0_0 .net "not_sel", 0 0, L_0xbe1df0;  1 drivers
v0xb9f8d0_0 .net "res", 0 0, L_0xbe21a0;  1 drivers
v0xb9f990_0 .net "sel", 0 0, L_0xbe0af0;  alias, 1 drivers
S_0xb9ffa0 .scope module, "mux_41_4b_0" "mux_41_4b" 9 54, 11 2 0, S_0xb92aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 4 "C";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 4 "RES";
v0xba9170_0 .net "A", 3 0, L_0xbfc540;  alias, 1 drivers
v0xba9280_0 .net "B", 3 0, L_0xbf7c50;  alias, 1 drivers
v0xba9350_0 .net "C", 3 0, L_0xbf3070;  alias, 1 drivers
v0xba9450_0 .net "D", 3 0, L_0xbee620;  alias, 1 drivers
v0xba9520_0 .net "RES", 3 0, L_0xc01dc0;  alias, 1 drivers
v0xba9610_0 .net "sel0", 0 0, L_0xc01f00;  1 drivers
v0xba96b0_0 .net "sel1", 0 0, L_0xc01e60;  1 drivers
L_0xc01150 .part L_0xbfc540, 0, 1;
L_0xc011f0 .part L_0xbfc540, 1, 1;
L_0xc01290 .part L_0xbfc540, 2, 1;
L_0xc01330 .part L_0xbfc540, 3, 1;
L_0xc013d0 .part L_0xbf7c50, 0, 1;
L_0xc01470 .part L_0xbf7c50, 1, 1;
L_0xc01550 .part L_0xbf7c50, 2, 1;
L_0xc015f0 .part L_0xbf7c50, 3, 1;
L_0xc016e0 .part L_0xbf3070, 0, 1;
L_0xc01780 .part L_0xbf3070, 1, 1;
L_0xc01880 .part L_0xbf3070, 2, 1;
L_0xc01920 .part L_0xbf3070, 3, 1;
L_0xc01a30 .part L_0xbee620, 0, 1;
L_0xc01ad0 .part L_0xbee620, 1, 1;
L_0xc01bf0 .part L_0xbee620, 2, 1;
L_0xc01c90 .part L_0xbee620, 3, 1;
L_0xc01dc0 .concat [ 1 1 1 1], L_0xbfd740, L_0xbfe940, L_0xbffb40, L_0xc00f50;
S_0xba01e0 .scope module, "mux_41_1b_0[0]" "mux_41_1b" 11 10, 12 2 0, S_0xb9ffa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0xba1e10_0 .net "a", 0 0, L_0xc01150;  1 drivers
v0xba1ed0_0 .net "ab_out", 0 0, L_0xbfc970;  1 drivers
v0xba1fc0_0 .net "b", 0 0, L_0xc013d0;  1 drivers
v0xba2090_0 .net "c", 0 0, L_0xc016e0;  1 drivers
v0xba2160_0 .net "cd_out", 0 0, L_0xbfd170;  1 drivers
v0xba22a0_0 .net "d", 0 0, L_0xc01a30;  1 drivers
v0xba2340_0 .net "res", 0 0, L_0xbfd740;  1 drivers
v0xba23e0_0 .net "sel0", 0 0, L_0xc01f00;  alias, 1 drivers
v0xba24d0_0 .net "sel1", 0 0, L_0xc01e60;  alias, 1 drivers
S_0xba0460 .scope module, "mux_21_1b_0" "mux_21_1b" 12 11, 6 4 0, S_0xba01e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbfc6c0/d .functor NOT 1, L_0xc01f00, C4<0>, C4<0>, C4<0>;
L_0xbfc6c0 .delay 1 (1,1,1) L_0xbfc6c0/d;
L_0xbfc780/d .functor AND 1, L_0xc01150, L_0xbfc6c0, C4<1>, C4<1>;
L_0xbfc780 .delay 1 (3,3,3) L_0xbfc780/d;
L_0xbfc860/d .functor AND 1, L_0xc013d0, L_0xc01f00, C4<1>, C4<1>;
L_0xbfc860 .delay 1 (3,3,3) L_0xbfc860/d;
L_0xbfc970/d .functor OR 1, L_0xbfc780, L_0xbfc860, C4<0>, C4<0>;
L_0xbfc970 .delay 1 (3,3,3) L_0xbfc970/d;
v0xba06d0_0 .net "a", 0 0, L_0xc01150;  alias, 1 drivers
v0xba07b0_0 .net "a_out", 0 0, L_0xbfc780;  1 drivers
v0xba0870_0 .net "b", 0 0, L_0xc013d0;  alias, 1 drivers
v0xba0940_0 .net "b_out", 0 0, L_0xbfc860;  1 drivers
v0xba0a00_0 .net "not_sel", 0 0, L_0xbfc6c0;  1 drivers
v0xba0b10_0 .net "res", 0 0, L_0xbfc970;  alias, 1 drivers
v0xba0bd0_0 .net "sel", 0 0, L_0xc01f00;  alias, 1 drivers
S_0xba0d10 .scope module, "mux_21_1b_1" "mux_21_1b" 12 13, 6 4 0, S_0xba01e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbfcb20/d .functor NOT 1, L_0xc01f00, C4<0>, C4<0>, C4<0>;
L_0xbfcb20 .delay 1 (1,1,1) L_0xbfcb20/d;
L_0xbfcc30/d .functor AND 1, L_0xc016e0, L_0xbfcb20, C4<1>, C4<1>;
L_0xbfcc30 .delay 1 (3,3,3) L_0xbfcc30/d;
L_0xbfce00/d .functor AND 1, L_0xc01a30, L_0xc01f00, C4<1>, C4<1>;
L_0xbfce00 .delay 1 (3,3,3) L_0xbfce00/d;
L_0xbfd170/d .functor OR 1, L_0xbfcc30, L_0xbfce00, C4<0>, C4<0>;
L_0xbfd170 .delay 1 (3,3,3) L_0xbfd170/d;
v0xba0f80_0 .net "a", 0 0, L_0xc016e0;  alias, 1 drivers
v0xba1040_0 .net "a_out", 0 0, L_0xbfcc30;  1 drivers
v0xba1100_0 .net "b", 0 0, L_0xc01a30;  alias, 1 drivers
v0xba11d0_0 .net "b_out", 0 0, L_0xbfce00;  1 drivers
v0xba1290_0 .net "not_sel", 0 0, L_0xbfcb20;  1 drivers
v0xba13a0_0 .net "res", 0 0, L_0xbfd170;  alias, 1 drivers
v0xba1460_0 .net "sel", 0 0, L_0xc01f00;  alias, 1 drivers
S_0xba1590 .scope module, "mux_21_1b_2" "mux_21_1b" 12 14, 6 4 0, S_0xba01e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbfd320/d .functor NOT 1, L_0xc01e60, C4<0>, C4<0>, C4<0>;
L_0xbfd320 .delay 1 (1,1,1) L_0xbfd320/d;
L_0xbfd430/d .functor AND 1, L_0xbfc970, L_0xbfd320, C4<1>, C4<1>;
L_0xbfd430 .delay 1 (3,3,3) L_0xbfd430/d;
L_0xbfd5f0/d .functor AND 1, L_0xbfd170, L_0xc01e60, C4<1>, C4<1>;
L_0xbfd5f0 .delay 1 (3,3,3) L_0xbfd5f0/d;
L_0xbfd740/d .functor OR 1, L_0xbfd430, L_0xbfd5f0, C4<0>, C4<0>;
L_0xbfd740 .delay 1 (3,3,3) L_0xbfd740/d;
v0xba1810_0 .net "a", 0 0, L_0xbfc970;  alias, 1 drivers
v0xba18e0_0 .net "a_out", 0 0, L_0xbfd430;  1 drivers
v0xba1980_0 .net "b", 0 0, L_0xbfd170;  alias, 1 drivers
v0xba1a80_0 .net "b_out", 0 0, L_0xbfd5f0;  1 drivers
v0xba1b20_0 .net "not_sel", 0 0, L_0xbfd320;  1 drivers
v0xba1c10_0 .net "res", 0 0, L_0xbfd740;  alias, 1 drivers
v0xba1cd0_0 .net "sel", 0 0, L_0xc01e60;  alias, 1 drivers
S_0xba2600 .scope module, "mux_41_1b_0[1]" "mux_41_1b" 11 10, 12 2 0, S_0xb9ffa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0xba4280_0 .net "a", 0 0, L_0xc011f0;  1 drivers
v0xba4340_0 .net "ab_out", 0 0, L_0xbfdd80;  1 drivers
v0xba4430_0 .net "b", 0 0, L_0xc01470;  1 drivers
v0xba44d0_0 .net "c", 0 0, L_0xc01780;  1 drivers
v0xba45a0_0 .net "cd_out", 0 0, L_0xbfe370;  1 drivers
v0xba46e0_0 .net "d", 0 0, L_0xc01ad0;  1 drivers
v0xba4780_0 .net "res", 0 0, L_0xbfe940;  1 drivers
v0xba4820_0 .net "sel0", 0 0, L_0xc01f00;  alias, 1 drivers
v0xba48c0_0 .net "sel1", 0 0, L_0xc01e60;  alias, 1 drivers
S_0xba2880 .scope module, "mux_21_1b_0" "mux_21_1b" 12 11, 6 4 0, S_0xba2600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbfd940/d .functor NOT 1, L_0xc01f00, C4<0>, C4<0>, C4<0>;
L_0xbfd940 .delay 1 (1,1,1) L_0xbfd940/d;
L_0xbfda50/d .functor AND 1, L_0xc011f0, L_0xbfd940, C4<1>, C4<1>;
L_0xbfda50 .delay 1 (3,3,3) L_0xbfda50/d;
L_0xbfdc20/d .functor AND 1, L_0xc01470, L_0xc01f00, C4<1>, C4<1>;
L_0xbfdc20 .delay 1 (3,3,3) L_0xbfdc20/d;
L_0xbfdd80/d .functor OR 1, L_0xbfda50, L_0xbfdc20, C4<0>, C4<0>;
L_0xbfdd80 .delay 1 (3,3,3) L_0xbfdd80/d;
v0xba2b00_0 .net "a", 0 0, L_0xc011f0;  alias, 1 drivers
v0xba2be0_0 .net "a_out", 0 0, L_0xbfda50;  1 drivers
v0xba2ca0_0 .net "b", 0 0, L_0xc01470;  alias, 1 drivers
v0xba2d70_0 .net "b_out", 0 0, L_0xbfdc20;  1 drivers
v0xba2e30_0 .net "not_sel", 0 0, L_0xbfd940;  1 drivers
v0xba2f40_0 .net "res", 0 0, L_0xbfdd80;  alias, 1 drivers
v0xba3000_0 .net "sel", 0 0, L_0xc01f00;  alias, 1 drivers
S_0xba3120 .scope module, "mux_21_1b_1" "mux_21_1b" 12 13, 6 4 0, S_0xba2600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbfdf30/d .functor NOT 1, L_0xc01f00, C4<0>, C4<0>, C4<0>;
L_0xbfdf30 .delay 1 (1,1,1) L_0xbfdf30/d;
L_0xbfe040/d .functor AND 1, L_0xc01780, L_0xbfdf30, C4<1>, C4<1>;
L_0xbfe040 .delay 1 (3,3,3) L_0xbfe040/d;
L_0xbfe210/d .functor AND 1, L_0xc01ad0, L_0xc01f00, C4<1>, C4<1>;
L_0xbfe210 .delay 1 (3,3,3) L_0xbfe210/d;
L_0xbfe370/d .functor OR 1, L_0xbfe040, L_0xbfe210, C4<0>, C4<0>;
L_0xbfe370 .delay 1 (3,3,3) L_0xbfe370/d;
v0xba3390_0 .net "a", 0 0, L_0xc01780;  alias, 1 drivers
v0xba3450_0 .net "a_out", 0 0, L_0xbfe040;  1 drivers
v0xba3510_0 .net "b", 0 0, L_0xc01ad0;  alias, 1 drivers
v0xba35e0_0 .net "b_out", 0 0, L_0xbfe210;  1 drivers
v0xba36a0_0 .net "not_sel", 0 0, L_0xbfdf30;  1 drivers
v0xba37b0_0 .net "res", 0 0, L_0xbfe370;  alias, 1 drivers
v0xba3870_0 .net "sel", 0 0, L_0xc01f00;  alias, 1 drivers
S_0xba3a20 .scope module, "mux_21_1b_2" "mux_21_1b" 12 14, 6 4 0, S_0xba2600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbfe520/d .functor NOT 1, L_0xc01e60, C4<0>, C4<0>, C4<0>;
L_0xbfe520 .delay 1 (1,1,1) L_0xbfe520/d;
L_0xbfe630/d .functor AND 1, L_0xbfdd80, L_0xbfe520, C4<1>, C4<1>;
L_0xbfe630 .delay 1 (3,3,3) L_0xbfe630/d;
L_0xbfe7f0/d .functor AND 1, L_0xbfe370, L_0xc01e60, C4<1>, C4<1>;
L_0xbfe7f0 .delay 1 (3,3,3) L_0xbfe7f0/d;
L_0xbfe940/d .functor OR 1, L_0xbfe630, L_0xbfe7f0, C4<0>, C4<0>;
L_0xbfe940 .delay 1 (3,3,3) L_0xbfe940/d;
v0xba3c50_0 .net "a", 0 0, L_0xbfdd80;  alias, 1 drivers
v0xba3d20_0 .net "a_out", 0 0, L_0xbfe630;  1 drivers
v0xba3dc0_0 .net "b", 0 0, L_0xbfe370;  alias, 1 drivers
v0xba3ec0_0 .net "b_out", 0 0, L_0xbfe7f0;  1 drivers
v0xba3f60_0 .net "not_sel", 0 0, L_0xbfe520;  1 drivers
v0xba4050_0 .net "res", 0 0, L_0xbfe940;  alias, 1 drivers
v0xba4110_0 .net "sel", 0 0, L_0xc01e60;  alias, 1 drivers
S_0xba4a10 .scope module, "mux_41_1b_0[2]" "mux_41_1b" 11 10, 12 2 0, S_0xb9ffa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0xba66a0_0 .net "a", 0 0, L_0xc01290;  1 drivers
v0xba6760_0 .net "ab_out", 0 0, L_0xbfef80;  1 drivers
v0xba6800_0 .net "b", 0 0, L_0xc01550;  1 drivers
v0xba68d0_0 .net "c", 0 0, L_0xc01880;  1 drivers
v0xba69a0_0 .net "cd_out", 0 0, L_0xbff570;  1 drivers
v0xba6ae0_0 .net "d", 0 0, L_0xc01bf0;  1 drivers
v0xba6b80_0 .net "res", 0 0, L_0xbffb40;  1 drivers
v0xba6c20_0 .net "sel0", 0 0, L_0xc01f00;  alias, 1 drivers
v0xba6cc0_0 .net "sel1", 0 0, L_0xc01e60;  alias, 1 drivers
S_0xba4ca0 .scope module, "mux_21_1b_0" "mux_21_1b" 12 11, 6 4 0, S_0xba4a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbfeb40/d .functor NOT 1, L_0xc01f00, C4<0>, C4<0>, C4<0>;
L_0xbfeb40 .delay 1 (1,1,1) L_0xbfeb40/d;
L_0xbfec50/d .functor AND 1, L_0xc01290, L_0xbfeb40, C4<1>, C4<1>;
L_0xbfec50 .delay 1 (3,3,3) L_0xbfec50/d;
L_0xbfee20/d .functor AND 1, L_0xc01550, L_0xc01f00, C4<1>, C4<1>;
L_0xbfee20 .delay 1 (3,3,3) L_0xbfee20/d;
L_0xbfef80/d .functor OR 1, L_0xbfec50, L_0xbfee20, C4<0>, C4<0>;
L_0xbfef80 .delay 1 (3,3,3) L_0xbfef80/d;
v0xba4f20_0 .net "a", 0 0, L_0xc01290;  alias, 1 drivers
v0xba5000_0 .net "a_out", 0 0, L_0xbfec50;  1 drivers
v0xba50c0_0 .net "b", 0 0, L_0xc01550;  alias, 1 drivers
v0xba5190_0 .net "b_out", 0 0, L_0xbfee20;  1 drivers
v0xba5250_0 .net "not_sel", 0 0, L_0xbfeb40;  1 drivers
v0xba5360_0 .net "res", 0 0, L_0xbfef80;  alias, 1 drivers
v0xba5420_0 .net "sel", 0 0, L_0xc01f00;  alias, 1 drivers
S_0xba5540 .scope module, "mux_21_1b_1" "mux_21_1b" 12 13, 6 4 0, S_0xba4a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbff130/d .functor NOT 1, L_0xc01f00, C4<0>, C4<0>, C4<0>;
L_0xbff130 .delay 1 (1,1,1) L_0xbff130/d;
L_0xbff240/d .functor AND 1, L_0xc01880, L_0xbff130, C4<1>, C4<1>;
L_0xbff240 .delay 1 (3,3,3) L_0xbff240/d;
L_0xbff410/d .functor AND 1, L_0xc01bf0, L_0xc01f00, C4<1>, C4<1>;
L_0xbff410 .delay 1 (3,3,3) L_0xbff410/d;
L_0xbff570/d .functor OR 1, L_0xbff240, L_0xbff410, C4<0>, C4<0>;
L_0xbff570 .delay 1 (3,3,3) L_0xbff570/d;
v0xba57b0_0 .net "a", 0 0, L_0xc01880;  alias, 1 drivers
v0xba5870_0 .net "a_out", 0 0, L_0xbff240;  1 drivers
v0xba5930_0 .net "b", 0 0, L_0xc01bf0;  alias, 1 drivers
v0xba5a00_0 .net "b_out", 0 0, L_0xbff410;  1 drivers
v0xba5ac0_0 .net "not_sel", 0 0, L_0xbff130;  1 drivers
v0xba5bd0_0 .net "res", 0 0, L_0xbff570;  alias, 1 drivers
v0xba5c90_0 .net "sel", 0 0, L_0xc01f00;  alias, 1 drivers
S_0xba5db0 .scope module, "mux_21_1b_2" "mux_21_1b" 12 14, 6 4 0, S_0xba4a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbff720/d .functor NOT 1, L_0xc01e60, C4<0>, C4<0>, C4<0>;
L_0xbff720 .delay 1 (1,1,1) L_0xbff720/d;
L_0xbff830/d .functor AND 1, L_0xbfef80, L_0xbff720, C4<1>, C4<1>;
L_0xbff830 .delay 1 (3,3,3) L_0xbff830/d;
L_0xbff9f0/d .functor AND 1, L_0xbff570, L_0xc01e60, C4<1>, C4<1>;
L_0xbff9f0 .delay 1 (3,3,3) L_0xbff9f0/d;
L_0xbffb40/d .functor OR 1, L_0xbff830, L_0xbff9f0, C4<0>, C4<0>;
L_0xbffb40 .delay 1 (3,3,3) L_0xbffb40/d;
v0xba6030_0 .net "a", 0 0, L_0xbfef80;  alias, 1 drivers
v0xba6100_0 .net "a_out", 0 0, L_0xbff830;  1 drivers
v0xba61a0_0 .net "b", 0 0, L_0xbff570;  alias, 1 drivers
v0xba62a0_0 .net "b_out", 0 0, L_0xbff9f0;  1 drivers
v0xba6340_0 .net "not_sel", 0 0, L_0xbff720;  1 drivers
v0xba6430_0 .net "res", 0 0, L_0xbffb40;  alias, 1 drivers
v0xba64f0_0 .net "sel", 0 0, L_0xc01e60;  alias, 1 drivers
S_0xba6d80 .scope module, "mux_41_1b_0[3]" "mux_41_1b" 11 10, 12 2 0, S_0xb9ffa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0xba8970_0 .net "a", 0 0, L_0xc01330;  1 drivers
v0xba8a30_0 .net "ab_out", 0 0, L_0xc00180;  1 drivers
v0xba8b20_0 .net "b", 0 0, L_0xc015f0;  1 drivers
v0xba8bf0_0 .net "c", 0 0, L_0xc01920;  1 drivers
v0xba8cc0_0 .net "cd_out", 0 0, L_0xc00770;  1 drivers
v0xba8e00_0 .net "d", 0 0, L_0xc01c90;  1 drivers
v0xba8ea0_0 .net "res", 0 0, L_0xc00f50;  1 drivers
v0xba8f40_0 .net "sel0", 0 0, L_0xc01f00;  alias, 1 drivers
v0xba8fe0_0 .net "sel1", 0 0, L_0xc01e60;  alias, 1 drivers
S_0xba6fe0 .scope module, "mux_21_1b_0" "mux_21_1b" 12 11, 6 4 0, S_0xba6d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xbffd40/d .functor NOT 1, L_0xc01f00, C4<0>, C4<0>, C4<0>;
L_0xbffd40 .delay 1 (1,1,1) L_0xbffd40/d;
L_0xbffe50/d .functor AND 1, L_0xc01330, L_0xbffd40, C4<1>, C4<1>;
L_0xbffe50 .delay 1 (3,3,3) L_0xbffe50/d;
L_0xc00020/d .functor AND 1, L_0xc015f0, L_0xc01f00, C4<1>, C4<1>;
L_0xc00020 .delay 1 (3,3,3) L_0xc00020/d;
L_0xc00180/d .functor OR 1, L_0xbffe50, L_0xc00020, C4<0>, C4<0>;
L_0xc00180 .delay 1 (3,3,3) L_0xc00180/d;
v0xba7280_0 .net "a", 0 0, L_0xc01330;  alias, 1 drivers
v0xba7360_0 .net "a_out", 0 0, L_0xbffe50;  1 drivers
v0xba7420_0 .net "b", 0 0, L_0xc015f0;  alias, 1 drivers
v0xba74f0_0 .net "b_out", 0 0, L_0xc00020;  1 drivers
v0xba75b0_0 .net "not_sel", 0 0, L_0xbffd40;  1 drivers
v0xba76c0_0 .net "res", 0 0, L_0xc00180;  alias, 1 drivers
v0xba7780_0 .net "sel", 0 0, L_0xc01f00;  alias, 1 drivers
S_0xba78a0 .scope module, "mux_21_1b_1" "mux_21_1b" 12 13, 6 4 0, S_0xba6d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc00330/d .functor NOT 1, L_0xc01f00, C4<0>, C4<0>, C4<0>;
L_0xc00330 .delay 1 (1,1,1) L_0xc00330/d;
L_0xc00440/d .functor AND 1, L_0xc01920, L_0xc00330, C4<1>, C4<1>;
L_0xc00440 .delay 1 (3,3,3) L_0xc00440/d;
L_0xc00610/d .functor AND 1, L_0xc01c90, L_0xc01f00, C4<1>, C4<1>;
L_0xc00610 .delay 1 (3,3,3) L_0xc00610/d;
L_0xc00770/d .functor OR 1, L_0xc00440, L_0xc00610, C4<0>, C4<0>;
L_0xc00770 .delay 1 (3,3,3) L_0xc00770/d;
v0xba7b10_0 .net "a", 0 0, L_0xc01920;  alias, 1 drivers
v0xba7bd0_0 .net "a_out", 0 0, L_0xc00440;  1 drivers
v0xba7c90_0 .net "b", 0 0, L_0xc01c90;  alias, 1 drivers
v0xba7d60_0 .net "b_out", 0 0, L_0xc00610;  1 drivers
v0xba7e20_0 .net "not_sel", 0 0, L_0xc00330;  1 drivers
v0xba7f30_0 .net "res", 0 0, L_0xc00770;  alias, 1 drivers
v0xba7ff0_0 .net "sel", 0 0, L_0xc01f00;  alias, 1 drivers
S_0xba8110 .scope module, "mux_21_1b_2" "mux_21_1b" 12 14, 6 4 0, S_0xba6d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc00920/d .functor NOT 1, L_0xc01e60, C4<0>, C4<0>, C4<0>;
L_0xc00920 .delay 1 (1,1,1) L_0xc00920/d;
L_0xc00a30/d .functor AND 1, L_0xc00180, L_0xc00920, C4<1>, C4<1>;
L_0xc00a30 .delay 1 (3,3,3) L_0xc00a30/d;
L_0xc00bf0/d .functor AND 1, L_0xc00770, L_0xc01e60, C4<1>, C4<1>;
L_0xc00bf0 .delay 1 (3,3,3) L_0xc00bf0/d;
L_0xc00f50/d .functor OR 1, L_0xc00a30, L_0xc00bf0, C4<0>, C4<0>;
L_0xc00f50 .delay 1 (3,3,3) L_0xc00f50/d;
v0xba8390_0 .net "a", 0 0, L_0xc00180;  alias, 1 drivers
v0xba8460_0 .net "a_out", 0 0, L_0xc00a30;  1 drivers
v0xba8500_0 .net "b", 0 0, L_0xc00770;  alias, 1 drivers
v0xba8600_0 .net "b_out", 0 0, L_0xc00bf0;  1 drivers
v0xba86a0_0 .net "not_sel", 0 0, L_0xc00920;  1 drivers
v0xba8790_0 .net "res", 0 0, L_0xc00f50;  alias, 1 drivers
v0xba8850_0 .net "sel", 0 0, L_0xc01e60;  alias, 1 drivers
S_0xba9920 .scope module, "mux_41_4b_1" "mux_41_4b" 9 56, 11 2 0, S_0xb92aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 4 "C";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 4 "RES";
v0xbb2ce0_0 .net "A", 3 0, L_0xbfc540;  alias, 1 drivers
v0xbb2dc0_0 .net "B", 3 0, L_0xbf7c50;  alias, 1 drivers
v0xbb2ed0_0 .net "C", 3 0, L_0xbf3070;  alias, 1 drivers
v0xbb2fc0_0 .net "D", 3 0, L_0xbee620;  alias, 1 drivers
v0xbb30d0_0 .net "RES", 3 0, L_0xc07dc0;  alias, 1 drivers
v0xbb3230_0 .net "sel0", 0 0, L_0xc07f00;  1 drivers
v0xbb32d0_0 .net "sel1", 0 0, L_0xc07e60;  1 drivers
L_0xc06b20 .part L_0xbfc540, 0, 1;
L_0xc06dd0 .part L_0xbfc540, 1, 1;
L_0xc06e70 .part L_0xbfc540, 2, 1;
L_0xc06f10 .part L_0xbfc540, 3, 1;
L_0xc06fb0 .part L_0xbf7c50, 0, 1;
L_0xc07260 .part L_0xbf7c50, 1, 1;
L_0xc07340 .part L_0xbf7c50, 2, 1;
L_0xc073e0 .part L_0xbf7c50, 3, 1;
L_0xc074d0 .part L_0xbf3070, 0, 1;
L_0xbe35e0 .part L_0xbf3070, 1, 1;
L_0xc07780 .part L_0xbf3070, 2, 1;
L_0xc07820 .part L_0xbf3070, 3, 1;
L_0xc078c0 .part L_0xbee620, 0, 1;
L_0xbe0db0 .part L_0xbee620, 1, 1;
L_0xc07bf0 .part L_0xbee620, 2, 1;
L_0xc07c90 .part L_0xbee620, 3, 1;
L_0xc07dc0 .concat [ 1 1 1 1], L_0xc03110, L_0xc04310, L_0xc05510, L_0xc06920;
S_0xba9bb0 .scope module, "mux_41_1b_0[0]" "mux_41_1b" 11 10, 12 2 0, S_0xba9920;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0xbab840_0 .net "a", 0 0, L_0xc06b20;  1 drivers
v0xbab900_0 .net "ab_out", 0 0, L_0xc02340;  1 drivers
v0xbab9f0_0 .net "b", 0 0, L_0xc06fb0;  1 drivers
v0xbabac0_0 .net "c", 0 0, L_0xc074d0;  1 drivers
v0xbabb90_0 .net "cd_out", 0 0, L_0xc02b40;  1 drivers
v0xbabcd0_0 .net "d", 0 0, L_0xc078c0;  1 drivers
v0xbabd70_0 .net "res", 0 0, L_0xc03110;  1 drivers
v0xbabe10_0 .net "sel0", 0 0, L_0xc07f00;  alias, 1 drivers
v0xbabf00_0 .net "sel1", 0 0, L_0xc07e60;  alias, 1 drivers
S_0xba9ec0 .scope module, "mux_21_1b_0" "mux_21_1b" 12 11, 6 4 0, S_0xba9bb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc019c0/d .functor NOT 1, L_0xc07f00, C4<0>, C4<0>, C4<0>;
L_0xc019c0 .delay 1 (1,1,1) L_0xc019c0/d;
L_0xc02080/d .functor AND 1, L_0xc06b20, L_0xc019c0, C4<1>, C4<1>;
L_0xc02080 .delay 1 (3,3,3) L_0xc02080/d;
L_0xc021e0/d .functor AND 1, L_0xc06fb0, L_0xc07f00, C4<1>, C4<1>;
L_0xc021e0 .delay 1 (3,3,3) L_0xc021e0/d;
L_0xc02340/d .functor OR 1, L_0xc02080, L_0xc021e0, C4<0>, C4<0>;
L_0xc02340 .delay 1 (3,3,3) L_0xc02340/d;
v0xbaa130_0 .net "a", 0 0, L_0xc06b20;  alias, 1 drivers
v0xbaa210_0 .net "a_out", 0 0, L_0xc02080;  1 drivers
v0xbaa2d0_0 .net "b", 0 0, L_0xc06fb0;  alias, 1 drivers
v0xbaa370_0 .net "b_out", 0 0, L_0xc021e0;  1 drivers
v0xbaa430_0 .net "not_sel", 0 0, L_0xc019c0;  1 drivers
v0xbaa540_0 .net "res", 0 0, L_0xc02340;  alias, 1 drivers
v0xbaa600_0 .net "sel", 0 0, L_0xc07f00;  alias, 1 drivers
S_0xbaa740 .scope module, "mux_21_1b_1" "mux_21_1b" 12 13, 6 4 0, S_0xba9bb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc024f0/d .functor NOT 1, L_0xc07f00, C4<0>, C4<0>, C4<0>;
L_0xc024f0 .delay 1 (1,1,1) L_0xc024f0/d;
L_0xc02600/d .functor AND 1, L_0xc074d0, L_0xc024f0, C4<1>, C4<1>;
L_0xc02600 .delay 1 (3,3,3) L_0xc02600/d;
L_0xc027d0/d .functor AND 1, L_0xc078c0, L_0xc07f00, C4<1>, C4<1>;
L_0xc027d0 .delay 1 (3,3,3) L_0xc027d0/d;
L_0xc02b40/d .functor OR 1, L_0xc02600, L_0xc027d0, C4<0>, C4<0>;
L_0xc02b40 .delay 1 (3,3,3) L_0xc02b40/d;
v0xbaa9b0_0 .net "a", 0 0, L_0xc074d0;  alias, 1 drivers
v0xbaaa70_0 .net "a_out", 0 0, L_0xc02600;  1 drivers
v0xbaab30_0 .net "b", 0 0, L_0xc078c0;  alias, 1 drivers
v0xbaac00_0 .net "b_out", 0 0, L_0xc027d0;  1 drivers
v0xbaacc0_0 .net "not_sel", 0 0, L_0xc024f0;  1 drivers
v0xbaadd0_0 .net "res", 0 0, L_0xc02b40;  alias, 1 drivers
v0xbaae90_0 .net "sel", 0 0, L_0xc07f00;  alias, 1 drivers
S_0xbaafc0 .scope module, "mux_21_1b_2" "mux_21_1b" 12 14, 6 4 0, S_0xba9bb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc02cf0/d .functor NOT 1, L_0xc07e60, C4<0>, C4<0>, C4<0>;
L_0xc02cf0 .delay 1 (1,1,1) L_0xc02cf0/d;
L_0xc02e00/d .functor AND 1, L_0xc02340, L_0xc02cf0, C4<1>, C4<1>;
L_0xc02e00 .delay 1 (3,3,3) L_0xc02e00/d;
L_0xc02fc0/d .functor AND 1, L_0xc02b40, L_0xc07e60, C4<1>, C4<1>;
L_0xc02fc0 .delay 1 (3,3,3) L_0xc02fc0/d;
L_0xc03110/d .functor OR 1, L_0xc02e00, L_0xc02fc0, C4<0>, C4<0>;
L_0xc03110 .delay 1 (3,3,3) L_0xc03110/d;
v0xbab240_0 .net "a", 0 0, L_0xc02340;  alias, 1 drivers
v0xbab310_0 .net "a_out", 0 0, L_0xc02e00;  1 drivers
v0xbab3b0_0 .net "b", 0 0, L_0xc02b40;  alias, 1 drivers
v0xbab4b0_0 .net "b_out", 0 0, L_0xc02fc0;  1 drivers
v0xbab550_0 .net "not_sel", 0 0, L_0xc02cf0;  1 drivers
v0xbab640_0 .net "res", 0 0, L_0xc03110;  alias, 1 drivers
v0xbab700_0 .net "sel", 0 0, L_0xc07e60;  alias, 1 drivers
S_0xbabfe0 .scope module, "mux_41_1b_0[1]" "mux_41_1b" 11 10, 12 2 0, S_0xba9920;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0xbadc60_0 .net "a", 0 0, L_0xc06dd0;  1 drivers
v0xbadd20_0 .net "ab_out", 0 0, L_0xc03750;  1 drivers
v0xbade10_0 .net "b", 0 0, L_0xc07260;  1 drivers
v0xbadeb0_0 .net "c", 0 0, L_0xbe35e0;  1 drivers
v0xbadf80_0 .net "cd_out", 0 0, L_0xc03d40;  1 drivers
v0xbae0c0_0 .net "d", 0 0, L_0xbe0db0;  1 drivers
v0xbae160_0 .net "res", 0 0, L_0xc04310;  1 drivers
v0xbae200_0 .net "sel0", 0 0, L_0xc07f00;  alias, 1 drivers
v0xbae2a0_0 .net "sel1", 0 0, L_0xc07e60;  alias, 1 drivers
S_0xbac260 .scope module, "mux_21_1b_0" "mux_21_1b" 12 11, 6 4 0, S_0xbabfe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc03310/d .functor NOT 1, L_0xc07f00, C4<0>, C4<0>, C4<0>;
L_0xc03310 .delay 1 (1,1,1) L_0xc03310/d;
L_0xc03420/d .functor AND 1, L_0xc06dd0, L_0xc03310, C4<1>, C4<1>;
L_0xc03420 .delay 1 (3,3,3) L_0xc03420/d;
L_0xc035f0/d .functor AND 1, L_0xc07260, L_0xc07f00, C4<1>, C4<1>;
L_0xc035f0 .delay 1 (3,3,3) L_0xc035f0/d;
L_0xc03750/d .functor OR 1, L_0xc03420, L_0xc035f0, C4<0>, C4<0>;
L_0xc03750 .delay 1 (3,3,3) L_0xc03750/d;
v0xbac4e0_0 .net "a", 0 0, L_0xc06dd0;  alias, 1 drivers
v0xbac5c0_0 .net "a_out", 0 0, L_0xc03420;  1 drivers
v0xbac680_0 .net "b", 0 0, L_0xc07260;  alias, 1 drivers
v0xbac750_0 .net "b_out", 0 0, L_0xc035f0;  1 drivers
v0xbac810_0 .net "not_sel", 0 0, L_0xc03310;  1 drivers
v0xbac920_0 .net "res", 0 0, L_0xc03750;  alias, 1 drivers
v0xbac9e0_0 .net "sel", 0 0, L_0xc07f00;  alias, 1 drivers
S_0xbacb00 .scope module, "mux_21_1b_1" "mux_21_1b" 12 13, 6 4 0, S_0xbabfe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc03900/d .functor NOT 1, L_0xc07f00, C4<0>, C4<0>, C4<0>;
L_0xc03900 .delay 1 (1,1,1) L_0xc03900/d;
L_0xc03a10/d .functor AND 1, L_0xbe35e0, L_0xc03900, C4<1>, C4<1>;
L_0xc03a10 .delay 1 (3,3,3) L_0xc03a10/d;
L_0xc03be0/d .functor AND 1, L_0xbe0db0, L_0xc07f00, C4<1>, C4<1>;
L_0xc03be0 .delay 1 (3,3,3) L_0xc03be0/d;
L_0xc03d40/d .functor OR 1, L_0xc03a10, L_0xc03be0, C4<0>, C4<0>;
L_0xc03d40 .delay 1 (3,3,3) L_0xc03d40/d;
v0xbacd70_0 .net "a", 0 0, L_0xbe35e0;  alias, 1 drivers
v0xbace30_0 .net "a_out", 0 0, L_0xc03a10;  1 drivers
v0xbacef0_0 .net "b", 0 0, L_0xbe0db0;  alias, 1 drivers
v0xbacfc0_0 .net "b_out", 0 0, L_0xc03be0;  1 drivers
v0xbad080_0 .net "not_sel", 0 0, L_0xc03900;  1 drivers
v0xbad190_0 .net "res", 0 0, L_0xc03d40;  alias, 1 drivers
v0xbad250_0 .net "sel", 0 0, L_0xc07f00;  alias, 1 drivers
S_0xbad400 .scope module, "mux_21_1b_2" "mux_21_1b" 12 14, 6 4 0, S_0xbabfe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc03ef0/d .functor NOT 1, L_0xc07e60, C4<0>, C4<0>, C4<0>;
L_0xc03ef0 .delay 1 (1,1,1) L_0xc03ef0/d;
L_0xc04000/d .functor AND 1, L_0xc03750, L_0xc03ef0, C4<1>, C4<1>;
L_0xc04000 .delay 1 (3,3,3) L_0xc04000/d;
L_0xc041c0/d .functor AND 1, L_0xc03d40, L_0xc07e60, C4<1>, C4<1>;
L_0xc041c0 .delay 1 (3,3,3) L_0xc041c0/d;
L_0xc04310/d .functor OR 1, L_0xc04000, L_0xc041c0, C4<0>, C4<0>;
L_0xc04310 .delay 1 (3,3,3) L_0xc04310/d;
v0xbad630_0 .net "a", 0 0, L_0xc03750;  alias, 1 drivers
v0xbad700_0 .net "a_out", 0 0, L_0xc04000;  1 drivers
v0xbad7a0_0 .net "b", 0 0, L_0xc03d40;  alias, 1 drivers
v0xbad8a0_0 .net "b_out", 0 0, L_0xc041c0;  1 drivers
v0xbad940_0 .net "not_sel", 0 0, L_0xc03ef0;  1 drivers
v0xbada30_0 .net "res", 0 0, L_0xc04310;  alias, 1 drivers
v0xbadaf0_0 .net "sel", 0 0, L_0xc07e60;  alias, 1 drivers
S_0xbae430 .scope module, "mux_41_1b_0[2]" "mux_41_1b" 11 10, 12 2 0, S_0xba9920;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0xbb00c0_0 .net "a", 0 0, L_0xc06e70;  1 drivers
v0xbb0180_0 .net "ab_out", 0 0, L_0xc04950;  1 drivers
v0xbb0220_0 .net "b", 0 0, L_0xc07340;  1 drivers
v0xbb02f0_0 .net "c", 0 0, L_0xc07780;  1 drivers
v0xbb03c0_0 .net "cd_out", 0 0, L_0xc04f40;  1 drivers
v0xbb0500_0 .net "d", 0 0, L_0xc07bf0;  1 drivers
v0xbb05a0_0 .net "res", 0 0, L_0xc05510;  1 drivers
v0xbb0640_0 .net "sel0", 0 0, L_0xc07f00;  alias, 1 drivers
v0xbb07f0_0 .net "sel1", 0 0, L_0xc07e60;  alias, 1 drivers
S_0xbae6c0 .scope module, "mux_21_1b_0" "mux_21_1b" 12 11, 6 4 0, S_0xbae430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc04510/d .functor NOT 1, L_0xc07f00, C4<0>, C4<0>, C4<0>;
L_0xc04510 .delay 1 (1,1,1) L_0xc04510/d;
L_0xc04620/d .functor AND 1, L_0xc06e70, L_0xc04510, C4<1>, C4<1>;
L_0xc04620 .delay 1 (3,3,3) L_0xc04620/d;
L_0xc047f0/d .functor AND 1, L_0xc07340, L_0xc07f00, C4<1>, C4<1>;
L_0xc047f0 .delay 1 (3,3,3) L_0xc047f0/d;
L_0xc04950/d .functor OR 1, L_0xc04620, L_0xc047f0, C4<0>, C4<0>;
L_0xc04950 .delay 1 (3,3,3) L_0xc04950/d;
v0xbae940_0 .net "a", 0 0, L_0xc06e70;  alias, 1 drivers
v0xbaea20_0 .net "a_out", 0 0, L_0xc04620;  1 drivers
v0xbaeae0_0 .net "b", 0 0, L_0xc07340;  alias, 1 drivers
v0xbaebb0_0 .net "b_out", 0 0, L_0xc047f0;  1 drivers
v0xbaec70_0 .net "not_sel", 0 0, L_0xc04510;  1 drivers
v0xbaed80_0 .net "res", 0 0, L_0xc04950;  alias, 1 drivers
v0xbaee40_0 .net "sel", 0 0, L_0xc07f00;  alias, 1 drivers
S_0xbaef60 .scope module, "mux_21_1b_1" "mux_21_1b" 12 13, 6 4 0, S_0xbae430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc04b00/d .functor NOT 1, L_0xc07f00, C4<0>, C4<0>, C4<0>;
L_0xc04b00 .delay 1 (1,1,1) L_0xc04b00/d;
L_0xc04c10/d .functor AND 1, L_0xc07780, L_0xc04b00, C4<1>, C4<1>;
L_0xc04c10 .delay 1 (3,3,3) L_0xc04c10/d;
L_0xc04de0/d .functor AND 1, L_0xc07bf0, L_0xc07f00, C4<1>, C4<1>;
L_0xc04de0 .delay 1 (3,3,3) L_0xc04de0/d;
L_0xc04f40/d .functor OR 1, L_0xc04c10, L_0xc04de0, C4<0>, C4<0>;
L_0xc04f40 .delay 1 (3,3,3) L_0xc04f40/d;
v0xbaf1d0_0 .net "a", 0 0, L_0xc07780;  alias, 1 drivers
v0xbaf290_0 .net "a_out", 0 0, L_0xc04c10;  1 drivers
v0xbaf350_0 .net "b", 0 0, L_0xc07bf0;  alias, 1 drivers
v0xbaf420_0 .net "b_out", 0 0, L_0xc04de0;  1 drivers
v0xbaf4e0_0 .net "not_sel", 0 0, L_0xc04b00;  1 drivers
v0xbaf5f0_0 .net "res", 0 0, L_0xc04f40;  alias, 1 drivers
v0xbaf6b0_0 .net "sel", 0 0, L_0xc07f00;  alias, 1 drivers
S_0xbaf7d0 .scope module, "mux_21_1b_2" "mux_21_1b" 12 14, 6 4 0, S_0xbae430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc050f0/d .functor NOT 1, L_0xc07e60, C4<0>, C4<0>, C4<0>;
L_0xc050f0 .delay 1 (1,1,1) L_0xc050f0/d;
L_0xc05200/d .functor AND 1, L_0xc04950, L_0xc050f0, C4<1>, C4<1>;
L_0xc05200 .delay 1 (3,3,3) L_0xc05200/d;
L_0xc053c0/d .functor AND 1, L_0xc04f40, L_0xc07e60, C4<1>, C4<1>;
L_0xc053c0 .delay 1 (3,3,3) L_0xc053c0/d;
L_0xc05510/d .functor OR 1, L_0xc05200, L_0xc053c0, C4<0>, C4<0>;
L_0xc05510 .delay 1 (3,3,3) L_0xc05510/d;
v0xbafa50_0 .net "a", 0 0, L_0xc04950;  alias, 1 drivers
v0xbafb20_0 .net "a_out", 0 0, L_0xc05200;  1 drivers
v0xbafbc0_0 .net "b", 0 0, L_0xc04f40;  alias, 1 drivers
v0xbafcc0_0 .net "b_out", 0 0, L_0xc053c0;  1 drivers
v0xbafd60_0 .net "not_sel", 0 0, L_0xc050f0;  1 drivers
v0xbafe50_0 .net "res", 0 0, L_0xc05510;  alias, 1 drivers
v0xbaff10_0 .net "sel", 0 0, L_0xc07e60;  alias, 1 drivers
S_0xbb08f0 .scope module, "mux_41_1b_0[3]" "mux_41_1b" 11 10, 12 2 0, S_0xba9920;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0xbb24e0_0 .net "a", 0 0, L_0xc06f10;  1 drivers
v0xbb25a0_0 .net "ab_out", 0 0, L_0xc05b50;  1 drivers
v0xbb2690_0 .net "b", 0 0, L_0xc073e0;  1 drivers
v0xbb2760_0 .net "c", 0 0, L_0xc07820;  1 drivers
v0xbb2830_0 .net "cd_out", 0 0, L_0xc06140;  1 drivers
v0xbb2970_0 .net "d", 0 0, L_0xc07c90;  1 drivers
v0xbb2a10_0 .net "res", 0 0, L_0xc06920;  1 drivers
v0xbb2ab0_0 .net "sel0", 0 0, L_0xc07f00;  alias, 1 drivers
v0xbb2b50_0 .net "sel1", 0 0, L_0xc07e60;  alias, 1 drivers
S_0xbb0b50 .scope module, "mux_21_1b_0" "mux_21_1b" 12 11, 6 4 0, S_0xbb08f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc05710/d .functor NOT 1, L_0xc07f00, C4<0>, C4<0>, C4<0>;
L_0xc05710 .delay 1 (1,1,1) L_0xc05710/d;
L_0xc05820/d .functor AND 1, L_0xc06f10, L_0xc05710, C4<1>, C4<1>;
L_0xc05820 .delay 1 (3,3,3) L_0xc05820/d;
L_0xc059f0/d .functor AND 1, L_0xc073e0, L_0xc07f00, C4<1>, C4<1>;
L_0xc059f0 .delay 1 (3,3,3) L_0xc059f0/d;
L_0xc05b50/d .functor OR 1, L_0xc05820, L_0xc059f0, C4<0>, C4<0>;
L_0xc05b50 .delay 1 (3,3,3) L_0xc05b50/d;
v0xbb0df0_0 .net "a", 0 0, L_0xc06f10;  alias, 1 drivers
v0xbb0ed0_0 .net "a_out", 0 0, L_0xc05820;  1 drivers
v0xbb0f90_0 .net "b", 0 0, L_0xc073e0;  alias, 1 drivers
v0xbb1060_0 .net "b_out", 0 0, L_0xc059f0;  1 drivers
v0xbb1120_0 .net "not_sel", 0 0, L_0xc05710;  1 drivers
v0xbb1230_0 .net "res", 0 0, L_0xc05b50;  alias, 1 drivers
v0xbb12f0_0 .net "sel", 0 0, L_0xc07f00;  alias, 1 drivers
S_0xbb1410 .scope module, "mux_21_1b_1" "mux_21_1b" 12 13, 6 4 0, S_0xbb08f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc05d00/d .functor NOT 1, L_0xc07f00, C4<0>, C4<0>, C4<0>;
L_0xc05d00 .delay 1 (1,1,1) L_0xc05d00/d;
L_0xc05e10/d .functor AND 1, L_0xc07820, L_0xc05d00, C4<1>, C4<1>;
L_0xc05e10 .delay 1 (3,3,3) L_0xc05e10/d;
L_0xc05fe0/d .functor AND 1, L_0xc07c90, L_0xc07f00, C4<1>, C4<1>;
L_0xc05fe0 .delay 1 (3,3,3) L_0xc05fe0/d;
L_0xc06140/d .functor OR 1, L_0xc05e10, L_0xc05fe0, C4<0>, C4<0>;
L_0xc06140 .delay 1 (3,3,3) L_0xc06140/d;
v0xbb1680_0 .net "a", 0 0, L_0xc07820;  alias, 1 drivers
v0xbb1740_0 .net "a_out", 0 0, L_0xc05e10;  1 drivers
v0xbb1800_0 .net "b", 0 0, L_0xc07c90;  alias, 1 drivers
v0xbb18d0_0 .net "b_out", 0 0, L_0xc05fe0;  1 drivers
v0xbb1990_0 .net "not_sel", 0 0, L_0xc05d00;  1 drivers
v0xbb1aa0_0 .net "res", 0 0, L_0xc06140;  alias, 1 drivers
v0xbb1b60_0 .net "sel", 0 0, L_0xc07f00;  alias, 1 drivers
S_0xbb1c80 .scope module, "mux_21_1b_2" "mux_21_1b" 12 14, 6 4 0, S_0xbb08f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0xc062f0/d .functor NOT 1, L_0xc07e60, C4<0>, C4<0>, C4<0>;
L_0xc062f0 .delay 1 (1,1,1) L_0xc062f0/d;
L_0xc06400/d .functor AND 1, L_0xc05b50, L_0xc062f0, C4<1>, C4<1>;
L_0xc06400 .delay 1 (3,3,3) L_0xc06400/d;
L_0xc065c0/d .functor AND 1, L_0xc06140, L_0xc07e60, C4<1>, C4<1>;
L_0xc065c0 .delay 1 (3,3,3) L_0xc065c0/d;
L_0xc06920/d .functor OR 1, L_0xc06400, L_0xc065c0, C4<0>, C4<0>;
L_0xc06920 .delay 1 (3,3,3) L_0xc06920/d;
v0xbb1f00_0 .net "a", 0 0, L_0xc05b50;  alias, 1 drivers
v0xbb1fd0_0 .net "a_out", 0 0, L_0xc06400;  1 drivers
v0xbb2070_0 .net "b", 0 0, L_0xc06140;  alias, 1 drivers
v0xbb2170_0 .net "b_out", 0 0, L_0xc065c0;  1 drivers
v0xbb2210_0 .net "not_sel", 0 0, L_0xc062f0;  1 drivers
v0xbb2300_0 .net "res", 0 0, L_0xc06920;  alias, 1 drivers
v0xbb23c0_0 .net "sel", 0 0, L_0xc07e60;  alias, 1 drivers
S_0xbb3560 .scope module, "r0" "reg4" 9 51, 13 3 0, S_0xb92aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0xbbce20_0 .net "D", 3 0, L_0xbea180;  alias, 1 drivers
v0xbbcf00_0 .net "Q", 3 0, L_0xbfc540;  alias, 1 drivers
v0xbbcfa0_0 .net "QB", 3 0, L_0xbfc5e0;  alias, 1 drivers
v0xbbd060_0 .net "clk", 0 0, v0xbdd7b0_0;  alias, 1 drivers
L_0xbfbfd0 .part L_0xbea180, 0, 1;
L_0xbfc1b0 .part L_0xbea180, 1, 1;
L_0xbfc2e0 .part L_0xbea180, 2, 1;
L_0xbfc410 .part L_0xbea180, 3, 1;
L_0xbfc540 .concat [ 1 1 1 1], L_0xbf8910, L_0xbf9a20, L_0xbfab50, L_0xbfbc80;
L_0xbfc5e0 .concat [ 1 1 1 1], L_0xbf8a40, L_0xbf9b70, L_0xbfaca0, L_0xbfbdd0;
S_0xbb37b0 .scope module, "DFF[0]" "dff" 13 9, 14 2 0, S_0xbb3560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf7dd0/d .functor NOT 1, v0xbdd7b0_0, C4<0>, C4<0>, C4<0>;
L_0xbf7dd0 .delay 1 (1,1,1) L_0xbf7dd0/d;
v0xbb5740_0 .net "clk", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbb5800_0 .net "d", 0 0, L_0xbfbfd0;  1 drivers
v0xbb58d0_0 .net "nclk", 0 0, L_0xbf7dd0;  1 drivers
v0xbb59d0_0 .net "q", 0 0, L_0xbf8910;  1 drivers
v0xbb5ac0_0 .net "q_tmp", 0 0, L_0xbf8250;  1 drivers
v0xbb5bb0_0 .net "qb", 0 0, L_0xbf8a40;  1 drivers
v0xbb5ca0_0 .net "qb_tmp", 0 0, L_0xbf83a0;  1 drivers
S_0xbb3a40 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0xbb37b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf7e90/d .functor NOT 1, L_0xbfbfd0, C4<0>, C4<0>, C4<0>;
L_0xbf7e90 .delay 1 (1,1,1) L_0xbf7e90/d;
L_0xbf7f50/d .functor AND 1, L_0xbf7e90, L_0xbf7dd0, C4<1>, C4<1>;
L_0xbf7f50 .delay 1 (3,3,3) L_0xbf7f50/d;
L_0xbf80b0/d .functor AND 1, L_0xbfbfd0, L_0xbf7dd0, C4<1>, C4<1>;
L_0xbf80b0 .delay 1 (3,3,3) L_0xbf80b0/d;
v0xbb42d0_0 .net "d", 0 0, L_0xbfbfd0;  alias, 1 drivers
v0xbb43b0_0 .net "g", 0 0, L_0xbf7dd0;  alias, 1 drivers
v0xbb4470_0 .net "nd", 0 0, L_0xbf7e90;  1 drivers
v0xbb4510_0 .net "q", 0 0, L_0xbf8250;  alias, 1 drivers
v0xbb45e0_0 .net "qb", 0 0, L_0xbf83a0;  alias, 1 drivers
v0xbb46d0_0 .net "r", 0 0, L_0xbf7f50;  1 drivers
v0xbb47a0_0 .net "s", 0 0, L_0xbf80b0;  1 drivers
S_0xbb3cb0 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbb3a40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf8250/d .functor NOR 1, L_0xbf7f50, L_0xbf83a0, C4<0>, C4<0>;
L_0xbf8250 .delay 1 (2,2,2) L_0xbf8250/d;
L_0xbf83a0/d .functor NOR 1, L_0xbf8250, L_0xbf80b0, C4<0>, C4<0>;
L_0xbf83a0 .delay 1 (2,2,2) L_0xbf83a0/d;
v0xbb3f20_0 .net "q", 0 0, L_0xbf8250;  alias, 1 drivers
v0xbb4000_0 .net "qb", 0 0, L_0xbf83a0;  alias, 1 drivers
v0xbb40c0_0 .net "r", 0 0, L_0xbf7f50;  alias, 1 drivers
v0xbb4160_0 .net "s", 0 0, L_0xbf80b0;  alias, 1 drivers
S_0xbb48a0 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0xbb37b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf84f0/d .functor NOT 1, L_0xbf8250, C4<0>, C4<0>, C4<0>;
L_0xbf84f0 .delay 1 (1,1,1) L_0xbf84f0/d;
L_0xbf8600/d .functor AND 1, L_0xbf84f0, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbf8600 .delay 1 (3,3,3) L_0xbf8600/d;
L_0xbf87b0/d .functor AND 1, L_0xbf8250, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbf87b0 .delay 1 (3,3,3) L_0xbf87b0/d;
v0xbb5170_0 .net "d", 0 0, L_0xbf8250;  alias, 1 drivers
v0xbb5280_0 .net "g", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbb5340_0 .net "nd", 0 0, L_0xbf84f0;  1 drivers
v0xbb53e0_0 .net "q", 0 0, L_0xbf8910;  alias, 1 drivers
v0xbb5480_0 .net "qb", 0 0, L_0xbf8a40;  alias, 1 drivers
v0xbb5570_0 .net "r", 0 0, L_0xbf8600;  1 drivers
v0xbb5640_0 .net "s", 0 0, L_0xbf87b0;  1 drivers
S_0xbb4b10 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbb48a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf8910/d .functor NOR 1, L_0xbf8600, L_0xbf8a40, C4<0>, C4<0>;
L_0xbf8910 .delay 1 (2,2,2) L_0xbf8910/d;
L_0xbf8a40/d .functor NOR 1, L_0xbf8910, L_0xbf87b0, C4<0>, C4<0>;
L_0xbf8a40 .delay 1 (2,2,2) L_0xbf8a40/d;
v0xbb4d90_0 .net "q", 0 0, L_0xbf8910;  alias, 1 drivers
v0xbb4e70_0 .net "qb", 0 0, L_0xbf8a40;  alias, 1 drivers
v0xbb4f30_0 .net "r", 0 0, L_0xbf8600;  alias, 1 drivers
v0xbb5000_0 .net "s", 0 0, L_0xbf87b0;  alias, 1 drivers
S_0xbb5d90 .scope module, "DFF[1]" "dff" 13 9, 14 2 0, S_0xbb3560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf8c40/d .functor NOT 1, v0xbdd7b0_0, C4<0>, C4<0>, C4<0>;
L_0xbf8c40 .delay 1 (1,1,1) L_0xbf8c40/d;
v0xbb7d20_0 .net "clk", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbb7dc0_0 .net "d", 0 0, L_0xbfc1b0;  1 drivers
v0xbb7e80_0 .net "nclk", 0 0, L_0xbf8c40;  1 drivers
v0xbb7f80_0 .net "q", 0 0, L_0xbf9a20;  1 drivers
v0xbb8070_0 .net "q_tmp", 0 0, L_0xbf92a0;  1 drivers
v0xbb8160_0 .net "qb", 0 0, L_0xbf9b70;  1 drivers
v0xbb8250_0 .net "qb_tmp", 0 0, L_0xbf9430;  1 drivers
S_0xbb6020 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0xbb5d90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf8d90/d .functor NOT 1, L_0xbfc1b0, C4<0>, C4<0>, C4<0>;
L_0xbf8d90 .delay 1 (1,1,1) L_0xbf8d90/d;
L_0xbf8f10/d .functor AND 1, L_0xbf8d90, L_0xbf8c40, C4<1>, C4<1>;
L_0xbf8f10 .delay 1 (3,3,3) L_0xbf8f10/d;
L_0xbf90e0/d .functor AND 1, L_0xbfc1b0, L_0xbf8c40, C4<1>, C4<1>;
L_0xbf90e0 .delay 1 (3,3,3) L_0xbf90e0/d;
v0xbb6890_0 .net "d", 0 0, L_0xbfc1b0;  alias, 1 drivers
v0xbb6970_0 .net "g", 0 0, L_0xbf8c40;  alias, 1 drivers
v0xbb6a30_0 .net "nd", 0 0, L_0xbf8d90;  1 drivers
v0xbb6ad0_0 .net "q", 0 0, L_0xbf92a0;  alias, 1 drivers
v0xbb6ba0_0 .net "qb", 0 0, L_0xbf9430;  alias, 1 drivers
v0xbb6c90_0 .net "r", 0 0, L_0xbf8f10;  1 drivers
v0xbb6d60_0 .net "s", 0 0, L_0xbf90e0;  1 drivers
S_0xbb6270 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbb6020;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf92a0/d .functor NOR 1, L_0xbf8f10, L_0xbf9430, C4<0>, C4<0>;
L_0xbf92a0 .delay 1 (2,2,2) L_0xbf92a0/d;
L_0xbf9430/d .functor NOR 1, L_0xbf92a0, L_0xbf90e0, C4<0>, C4<0>;
L_0xbf9430 .delay 1 (2,2,2) L_0xbf9430/d;
v0xbb64e0_0 .net "q", 0 0, L_0xbf92a0;  alias, 1 drivers
v0xbb65c0_0 .net "qb", 0 0, L_0xbf9430;  alias, 1 drivers
v0xbb6680_0 .net "r", 0 0, L_0xbf8f10;  alias, 1 drivers
v0xbb6720_0 .net "s", 0 0, L_0xbf90e0;  alias, 1 drivers
S_0xbb6e60 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0xbb5d90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf95a0/d .functor NOT 1, L_0xbf92a0, C4<0>, C4<0>, C4<0>;
L_0xbf95a0 .delay 1 (1,1,1) L_0xbf95a0/d;
L_0xbf96d0/d .functor AND 1, L_0xbf95a0, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbf96d0 .delay 1 (3,3,3) L_0xbf96d0/d;
L_0xbf98a0/d .functor AND 1, L_0xbf92a0, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbf98a0 .delay 1 (3,3,3) L_0xbf98a0/d;
v0xbb7730_0 .net "d", 0 0, L_0xbf92a0;  alias, 1 drivers
v0xbb7840_0 .net "g", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbb7950_0 .net "nd", 0 0, L_0xbf95a0;  1 drivers
v0xbb79f0_0 .net "q", 0 0, L_0xbf9a20;  alias, 1 drivers
v0xbb7a90_0 .net "qb", 0 0, L_0xbf9b70;  alias, 1 drivers
v0xbb7b80_0 .net "r", 0 0, L_0xbf96d0;  1 drivers
v0xbb7c20_0 .net "s", 0 0, L_0xbf98a0;  1 drivers
S_0xbb70d0 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbb6e60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf9a20/d .functor NOR 1, L_0xbf96d0, L_0xbf9b70, C4<0>, C4<0>;
L_0xbf9a20 .delay 1 (2,2,2) L_0xbf9a20/d;
L_0xbf9b70/d .functor NOR 1, L_0xbf9a20, L_0xbf98a0, C4<0>, C4<0>;
L_0xbf9b70 .delay 1 (2,2,2) L_0xbf9b70/d;
v0xbb7350_0 .net "q", 0 0, L_0xbf9a20;  alias, 1 drivers
v0xbb7430_0 .net "qb", 0 0, L_0xbf9b70;  alias, 1 drivers
v0xbb74f0_0 .net "r", 0 0, L_0xbf96d0;  alias, 1 drivers
v0xbb75c0_0 .net "s", 0 0, L_0xbf98a0;  alias, 1 drivers
S_0xbb8340 .scope module, "DFF[2]" "dff" 13 9, 14 2 0, S_0xbb3560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf9d70/d .functor NOT 1, v0xbdd7b0_0, C4<0>, C4<0>, C4<0>;
L_0xbf9d70 .delay 1 (1,1,1) L_0xbf9d70/d;
v0xbba270_0 .net "clk", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbba310_0 .net "d", 0 0, L_0xbfc2e0;  1 drivers
v0xbba3d0_0 .net "nclk", 0 0, L_0xbf9d70;  1 drivers
v0xbba4d0_0 .net "q", 0 0, L_0xbfab50;  1 drivers
v0xbba5c0_0 .net "q_tmp", 0 0, L_0xbfa3d0;  1 drivers
v0xbba6b0_0 .net "qb", 0 0, L_0xbfaca0;  1 drivers
v0xbba7a0_0 .net "qb_tmp", 0 0, L_0xbfa560;  1 drivers
S_0xbb85b0 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0xbb8340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf9ec0/d .functor NOT 1, L_0xbfc2e0, C4<0>, C4<0>, C4<0>;
L_0xbf9ec0 .delay 1 (1,1,1) L_0xbf9ec0/d;
L_0xbfa040/d .functor AND 1, L_0xbf9ec0, L_0xbf9d70, C4<1>, C4<1>;
L_0xbfa040 .delay 1 (3,3,3) L_0xbfa040/d;
L_0xbfa210/d .functor AND 1, L_0xbfc2e0, L_0xbf9d70, C4<1>, C4<1>;
L_0xbfa210 .delay 1 (3,3,3) L_0xbfa210/d;
v0xbb8e50_0 .net "d", 0 0, L_0xbfc2e0;  alias, 1 drivers
v0xbb8f30_0 .net "g", 0 0, L_0xbf9d70;  alias, 1 drivers
v0xbb8ff0_0 .net "nd", 0 0, L_0xbf9ec0;  1 drivers
v0xbb9090_0 .net "q", 0 0, L_0xbfa3d0;  alias, 1 drivers
v0xbb9160_0 .net "qb", 0 0, L_0xbfa560;  alias, 1 drivers
v0xbb9250_0 .net "r", 0 0, L_0xbfa040;  1 drivers
v0xbb9320_0 .net "s", 0 0, L_0xbfa210;  1 drivers
S_0xbb8800 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbb85b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbfa3d0/d .functor NOR 1, L_0xbfa040, L_0xbfa560, C4<0>, C4<0>;
L_0xbfa3d0 .delay 1 (2,2,2) L_0xbfa3d0/d;
L_0xbfa560/d .functor NOR 1, L_0xbfa3d0, L_0xbfa210, C4<0>, C4<0>;
L_0xbfa560 .delay 1 (2,2,2) L_0xbfa560/d;
v0xbb8a70_0 .net "q", 0 0, L_0xbfa3d0;  alias, 1 drivers
v0xbb8b50_0 .net "qb", 0 0, L_0xbfa560;  alias, 1 drivers
v0xbb8c10_0 .net "r", 0 0, L_0xbfa040;  alias, 1 drivers
v0xbb8ce0_0 .net "s", 0 0, L_0xbfa210;  alias, 1 drivers
S_0xbb9420 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0xbb8340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbfa6d0/d .functor NOT 1, L_0xbfa3d0, C4<0>, C4<0>, C4<0>;
L_0xbfa6d0 .delay 1 (1,1,1) L_0xbfa6d0/d;
L_0xbfa800/d .functor AND 1, L_0xbfa6d0, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbfa800 .delay 1 (3,3,3) L_0xbfa800/d;
L_0xbfa9d0/d .functor AND 1, L_0xbfa3d0, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbfa9d0 .delay 1 (3,3,3) L_0xbfa9d0/d;
v0xbb9cf0_0 .net "d", 0 0, L_0xbfa3d0;  alias, 1 drivers
v0xbb9e00_0 .net "g", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbb9ec0_0 .net "nd", 0 0, L_0xbfa6d0;  1 drivers
v0xbb9f60_0 .net "q", 0 0, L_0xbfab50;  alias, 1 drivers
v0xbba000_0 .net "qb", 0 0, L_0xbfaca0;  alias, 1 drivers
v0xbba0a0_0 .net "r", 0 0, L_0xbfa800;  1 drivers
v0xbba170_0 .net "s", 0 0, L_0xbfa9d0;  1 drivers
S_0xbb9690 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbb9420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbfab50/d .functor NOR 1, L_0xbfa800, L_0xbfaca0, C4<0>, C4<0>;
L_0xbfab50 .delay 1 (2,2,2) L_0xbfab50/d;
L_0xbfaca0/d .functor NOR 1, L_0xbfab50, L_0xbfa9d0, C4<0>, C4<0>;
L_0xbfaca0 .delay 1 (2,2,2) L_0xbfaca0/d;
v0xbb9910_0 .net "q", 0 0, L_0xbfab50;  alias, 1 drivers
v0xbb99f0_0 .net "qb", 0 0, L_0xbfaca0;  alias, 1 drivers
v0xbb9ab0_0 .net "r", 0 0, L_0xbfa800;  alias, 1 drivers
v0xbb9b80_0 .net "s", 0 0, L_0xbfa9d0;  alias, 1 drivers
S_0xbba890 .scope module, "DFF[3]" "dff" 13 9, 14 2 0, S_0xbb3560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbfaea0/d .functor NOT 1, v0xbdd7b0_0, C4<0>, C4<0>, C4<0>;
L_0xbfaea0 .delay 1 (1,1,1) L_0xbfaea0/d;
v0xbbc800_0 .net "clk", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbbc8a0_0 .net "d", 0 0, L_0xbfc410;  1 drivers
v0xbbc960_0 .net "nclk", 0 0, L_0xbfaea0;  1 drivers
v0xbbca60_0 .net "q", 0 0, L_0xbfbc80;  1 drivers
v0xbbcb50_0 .net "q_tmp", 0 0, L_0xbfb500;  1 drivers
v0xbbcc40_0 .net "qb", 0 0, L_0xbfbdd0;  1 drivers
v0xbbcd30_0 .net "qb_tmp", 0 0, L_0xbfb690;  1 drivers
S_0xbbab00 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0xbba890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbfaff0/d .functor NOT 1, L_0xbfc410, C4<0>, C4<0>, C4<0>;
L_0xbfaff0 .delay 1 (1,1,1) L_0xbfaff0/d;
L_0xbfb170/d .functor AND 1, L_0xbfaff0, L_0xbfaea0, C4<1>, C4<1>;
L_0xbfb170 .delay 1 (3,3,3) L_0xbfb170/d;
L_0xbfb340/d .functor AND 1, L_0xbfc410, L_0xbfaea0, C4<1>, C4<1>;
L_0xbfb340 .delay 1 (3,3,3) L_0xbfb340/d;
v0xbbb390_0 .net "d", 0 0, L_0xbfc410;  alias, 1 drivers
v0xbbb470_0 .net "g", 0 0, L_0xbfaea0;  alias, 1 drivers
v0xbbb530_0 .net "nd", 0 0, L_0xbfaff0;  1 drivers
v0xbbb5d0_0 .net "q", 0 0, L_0xbfb500;  alias, 1 drivers
v0xbbb6a0_0 .net "qb", 0 0, L_0xbfb690;  alias, 1 drivers
v0xbbb790_0 .net "r", 0 0, L_0xbfb170;  1 drivers
v0xbbb860_0 .net "s", 0 0, L_0xbfb340;  1 drivers
S_0xbbad70 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbbab00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbfb500/d .functor NOR 1, L_0xbfb170, L_0xbfb690, C4<0>, C4<0>;
L_0xbfb500 .delay 1 (2,2,2) L_0xbfb500/d;
L_0xbfb690/d .functor NOR 1, L_0xbfb500, L_0xbfb340, C4<0>, C4<0>;
L_0xbfb690 .delay 1 (2,2,2) L_0xbfb690/d;
v0xbbafe0_0 .net "q", 0 0, L_0xbfb500;  alias, 1 drivers
v0xbbb0c0_0 .net "qb", 0 0, L_0xbfb690;  alias, 1 drivers
v0xbbb180_0 .net "r", 0 0, L_0xbfb170;  alias, 1 drivers
v0xbbb220_0 .net "s", 0 0, L_0xbfb340;  alias, 1 drivers
S_0xbbb960 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0xbba890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbfb800/d .functor NOT 1, L_0xbfb500, C4<0>, C4<0>, C4<0>;
L_0xbfb800 .delay 1 (1,1,1) L_0xbfb800/d;
L_0xbfb930/d .functor AND 1, L_0xbfb800, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbfb930 .delay 1 (3,3,3) L_0xbfb930/d;
L_0xbfbb00/d .functor AND 1, L_0xbfb500, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbfbb00 .delay 1 (3,3,3) L_0xbfbb00/d;
v0xbbc230_0 .net "d", 0 0, L_0xbfb500;  alias, 1 drivers
v0xbbc340_0 .net "g", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbbc400_0 .net "nd", 0 0, L_0xbfb800;  1 drivers
v0xbbc4a0_0 .net "q", 0 0, L_0xbfbc80;  alias, 1 drivers
v0xbbc540_0 .net "qb", 0 0, L_0xbfbdd0;  alias, 1 drivers
v0xbbc630_0 .net "r", 0 0, L_0xbfb930;  1 drivers
v0xbbc700_0 .net "s", 0 0, L_0xbfbb00;  1 drivers
S_0xbbbbd0 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbbb960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbfbc80/d .functor NOR 1, L_0xbfb930, L_0xbfbdd0, C4<0>, C4<0>;
L_0xbfbc80 .delay 1 (2,2,2) L_0xbfbc80/d;
L_0xbfbdd0/d .functor NOR 1, L_0xbfbc80, L_0xbfbb00, C4<0>, C4<0>;
L_0xbfbdd0 .delay 1 (2,2,2) L_0xbfbdd0/d;
v0xbbbe50_0 .net "q", 0 0, L_0xbfbc80;  alias, 1 drivers
v0xbbbf30_0 .net "qb", 0 0, L_0xbfbdd0;  alias, 1 drivers
v0xbbbff0_0 .net "r", 0 0, L_0xbfb930;  alias, 1 drivers
v0xbbc0c0_0 .net "s", 0 0, L_0xbfbb00;  alias, 1 drivers
S_0xbbd290 .scope module, "r1" "reg4" 9 50, 13 3 0, S_0xb92aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0xbc6be0_0 .net "D", 3 0, L_0xbe7b70;  alias, 1 drivers
v0xbc6cc0_0 .net "Q", 3 0, L_0xbf7c50;  alias, 1 drivers
v0xbc6d60_0 .net "QB", 3 0, L_0xbf7cf0;  alias, 1 drivers
v0xbc6e20_0 .net "clk", 0 0, v0xbdd7b0_0;  alias, 1 drivers
L_0xbf7700 .part L_0xbe7b70, 0, 1;
L_0xbf78c0 .part L_0xbe7b70, 1, 1;
L_0xbf79f0 .part L_0xbe7b70, 2, 1;
L_0xbf7b20 .part L_0xbe7b70, 3, 1;
L_0xbf7c50 .concat [ 1 1 1 1], L_0xbf45c0, L_0xbf5530, L_0xbf64a0, L_0xbf7410;
L_0xbf7cf0 .concat [ 1 1 1 1], L_0xbf46d0, L_0xbf5640, L_0xbf65b0, L_0xbf7520;
S_0xbbd4e0 .scope module, "DFF[0]" "dff" 13 9, 14 2 0, S_0xbbd290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf31f0/d .functor NOT 1, v0xbdd7b0_0, C4<0>, C4<0>, C4<0>;
L_0xbf31f0 .delay 1 (1,1,1) L_0xbf31f0/d;
v0xbbf500_0 .net "clk", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbbf5a0_0 .net "d", 0 0, L_0xbf7700;  1 drivers
v0xbbf660_0 .net "nclk", 0 0, L_0xbf31f0;  1 drivers
v0xbbf760_0 .net "q", 0 0, L_0xbf45c0;  1 drivers
v0xbbf850_0 .net "q_tmp", 0 0, L_0xbf36f0;  1 drivers
v0xbbf940_0 .net "qb", 0 0, L_0xbf46d0;  1 drivers
v0xbbfa30_0 .net "qb_tmp", 0 0, L_0xbf3880;  1 drivers
S_0xbbd770 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0xbbd4e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf32d0/d .functor NOT 1, L_0xbf7700, C4<0>, C4<0>, C4<0>;
L_0xbf32d0 .delay 1 (1,1,1) L_0xbf32d0/d;
L_0xbf33b0/d .functor AND 1, L_0xbf32d0, L_0xbf31f0, C4<1>, C4<1>;
L_0xbf33b0 .delay 1 (3,3,3) L_0xbf33b0/d;
L_0xbf3530/d .functor AND 1, L_0xbf7700, L_0xbf31f0, C4<1>, C4<1>;
L_0xbf3530 .delay 1 (3,3,3) L_0xbf3530/d;
v0xbbe090_0 .net "d", 0 0, L_0xbf7700;  alias, 1 drivers
v0xbbe170_0 .net "g", 0 0, L_0xbf31f0;  alias, 1 drivers
v0xbbe230_0 .net "nd", 0 0, L_0xbf32d0;  1 drivers
v0xbbe2d0_0 .net "q", 0 0, L_0xbf36f0;  alias, 1 drivers
v0xbbe3a0_0 .net "qb", 0 0, L_0xbf3880;  alias, 1 drivers
v0xbbe490_0 .net "r", 0 0, L_0xbf33b0;  1 drivers
v0xbbe560_0 .net "s", 0 0, L_0xbf3530;  1 drivers
S_0xbbda10 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbbd770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf36f0/d .functor NOR 1, L_0xbf33b0, L_0xbf3880, C4<0>, C4<0>;
L_0xbf36f0 .delay 1 (2,2,2) L_0xbf36f0/d;
L_0xbf3880/d .functor NOR 1, L_0xbf36f0, L_0xbf3530, C4<0>, C4<0>;
L_0xbf3880 .delay 1 (2,2,2) L_0xbf3880/d;
v0xbbdcb0_0 .net "q", 0 0, L_0xbf36f0;  alias, 1 drivers
v0xbbdd90_0 .net "qb", 0 0, L_0xbf3880;  alias, 1 drivers
v0xbbde50_0 .net "r", 0 0, L_0xbf33b0;  alias, 1 drivers
v0xbbdf20_0 .net "s", 0 0, L_0xbf3530;  alias, 1 drivers
S_0xbbe660 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0xbbd4e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf39f0/d .functor NOT 1, L_0xbf36f0, C4<0>, C4<0>, C4<0>;
L_0xbf39f0 .delay 1 (1,1,1) L_0xbf39f0/d;
L_0xbf3b20/d .functor AND 1, L_0xbf39f0, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbf3b20 .delay 1 (3,3,3) L_0xbf3b20/d;
L_0xbf4460/d .functor AND 1, L_0xbf36f0, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbf4460 .delay 1 (3,3,3) L_0xbf4460/d;
v0xbbef30_0 .net "d", 0 0, L_0xbf36f0;  alias, 1 drivers
v0xbbf040_0 .net "g", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbbf100_0 .net "nd", 0 0, L_0xbf39f0;  1 drivers
v0xbbf1a0_0 .net "q", 0 0, L_0xbf45c0;  alias, 1 drivers
v0xbbf240_0 .net "qb", 0 0, L_0xbf46d0;  alias, 1 drivers
v0xbbf330_0 .net "r", 0 0, L_0xbf3b20;  1 drivers
v0xbbf400_0 .net "s", 0 0, L_0xbf4460;  1 drivers
S_0xbbe8d0 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbbe660;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf45c0/d .functor NOR 1, L_0xbf3b20, L_0xbf46d0, C4<0>, C4<0>;
L_0xbf45c0 .delay 1 (2,2,2) L_0xbf45c0/d;
L_0xbf46d0/d .functor NOR 1, L_0xbf45c0, L_0xbf4460, C4<0>, C4<0>;
L_0xbf46d0 .delay 1 (2,2,2) L_0xbf46d0/d;
v0xbbeb50_0 .net "q", 0 0, L_0xbf45c0;  alias, 1 drivers
v0xbbec30_0 .net "qb", 0 0, L_0xbf46d0;  alias, 1 drivers
v0xbbecf0_0 .net "r", 0 0, L_0xbf3b20;  alias, 1 drivers
v0xbbedc0_0 .net "s", 0 0, L_0xbf4460;  alias, 1 drivers
S_0xbbfb20 .scope module, "DFF[1]" "dff" 13 9, 14 2 0, S_0xbbd290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf48b0/d .functor NOT 1, v0xbdd7b0_0, C4<0>, C4<0>, C4<0>;
L_0xbf48b0 .delay 1 (1,1,1) L_0xbf48b0/d;
v0xbc1a90_0 .net "clk", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbc1b30_0 .net "d", 0 0, L_0xbf78c0;  1 drivers
v0xbc1bf0_0 .net "nclk", 0 0, L_0xbf48b0;  1 drivers
v0xbc1cf0_0 .net "q", 0 0, L_0xbf5530;  1 drivers
v0xbc1de0_0 .net "q_tmp", 0 0, L_0xbf4e70;  1 drivers
v0xbc1ed0_0 .net "qb", 0 0, L_0xbf5640;  1 drivers
v0xbc1fc0_0 .net "qb_tmp", 0 0, L_0xbf4fc0;  1 drivers
S_0xbbfdb0 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0xbbfb20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf49c0/d .functor NOT 1, L_0xbf78c0, C4<0>, C4<0>, C4<0>;
L_0xbf49c0 .delay 1 (1,1,1) L_0xbf49c0/d;
L_0xbf4b20/d .functor AND 1, L_0xbf49c0, L_0xbf48b0, C4<1>, C4<1>;
L_0xbf4b20 .delay 1 (3,3,3) L_0xbf4b20/d;
L_0xbf4cd0/d .functor AND 1, L_0xbf78c0, L_0xbf48b0, C4<1>, C4<1>;
L_0xbf4cd0 .delay 1 (3,3,3) L_0xbf4cd0/d;
v0xbc0620_0 .net "d", 0 0, L_0xbf78c0;  alias, 1 drivers
v0xbc0700_0 .net "g", 0 0, L_0xbf48b0;  alias, 1 drivers
v0xbc07c0_0 .net "nd", 0 0, L_0xbf49c0;  1 drivers
v0xbc0860_0 .net "q", 0 0, L_0xbf4e70;  alias, 1 drivers
v0xbc0930_0 .net "qb", 0 0, L_0xbf4fc0;  alias, 1 drivers
v0xbc0a20_0 .net "r", 0 0, L_0xbf4b20;  1 drivers
v0xbc0af0_0 .net "s", 0 0, L_0xbf4cd0;  1 drivers
S_0xbc0000 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbbfdb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf4e70/d .functor NOR 1, L_0xbf4b20, L_0xbf4fc0, C4<0>, C4<0>;
L_0xbf4e70 .delay 1 (2,2,2) L_0xbf4e70/d;
L_0xbf4fc0/d .functor NOR 1, L_0xbf4e70, L_0xbf4cd0, C4<0>, C4<0>;
L_0xbf4fc0 .delay 1 (2,2,2) L_0xbf4fc0/d;
v0xbc0270_0 .net "q", 0 0, L_0xbf4e70;  alias, 1 drivers
v0xbc0350_0 .net "qb", 0 0, L_0xbf4fc0;  alias, 1 drivers
v0xbc0410_0 .net "r", 0 0, L_0xbf4b20;  alias, 1 drivers
v0xbc04b0_0 .net "s", 0 0, L_0xbf4cd0;  alias, 1 drivers
S_0xbc0bf0 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0xbbfb20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf5110/d .functor NOT 1, L_0xbf4e70, C4<0>, C4<0>, C4<0>;
L_0xbf5110 .delay 1 (1,1,1) L_0xbf5110/d;
L_0xbf5220/d .functor AND 1, L_0xbf5110, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbf5220 .delay 1 (3,3,3) L_0xbf5220/d;
L_0xbf53d0/d .functor AND 1, L_0xbf4e70, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbf53d0 .delay 1 (3,3,3) L_0xbf53d0/d;
v0xbc14c0_0 .net "d", 0 0, L_0xbf4e70;  alias, 1 drivers
v0xbc15d0_0 .net "g", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbc1690_0 .net "nd", 0 0, L_0xbf5110;  1 drivers
v0xbc1730_0 .net "q", 0 0, L_0xbf5530;  alias, 1 drivers
v0xbc17d0_0 .net "qb", 0 0, L_0xbf5640;  alias, 1 drivers
v0xbc18c0_0 .net "r", 0 0, L_0xbf5220;  1 drivers
v0xbc1990_0 .net "s", 0 0, L_0xbf53d0;  1 drivers
S_0xbc0e60 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbc0bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf5530/d .functor NOR 1, L_0xbf5220, L_0xbf5640, C4<0>, C4<0>;
L_0xbf5530 .delay 1 (2,2,2) L_0xbf5530/d;
L_0xbf5640/d .functor NOR 1, L_0xbf5530, L_0xbf53d0, C4<0>, C4<0>;
L_0xbf5640 .delay 1 (2,2,2) L_0xbf5640/d;
v0xbc10e0_0 .net "q", 0 0, L_0xbf5530;  alias, 1 drivers
v0xbc11c0_0 .net "qb", 0 0, L_0xbf5640;  alias, 1 drivers
v0xbc1280_0 .net "r", 0 0, L_0xbf5220;  alias, 1 drivers
v0xbc1350_0 .net "s", 0 0, L_0xbf53d0;  alias, 1 drivers
S_0xbc20b0 .scope module, "DFF[2]" "dff" 13 9, 14 2 0, S_0xbbd290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf5820/d .functor NOT 1, v0xbdd7b0_0, C4<0>, C4<0>, C4<0>;
L_0xbf5820 .delay 1 (1,1,1) L_0xbf5820/d;
v0xbc4030_0 .net "clk", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbc40d0_0 .net "d", 0 0, L_0xbf79f0;  1 drivers
v0xbc4190_0 .net "nclk", 0 0, L_0xbf5820;  1 drivers
v0xbc4290_0 .net "q", 0 0, L_0xbf64a0;  1 drivers
v0xbc4380_0 .net "q_tmp", 0 0, L_0xbf5de0;  1 drivers
v0xbc4470_0 .net "qb", 0 0, L_0xbf65b0;  1 drivers
v0xbc4560_0 .net "qb_tmp", 0 0, L_0xbf5f30;  1 drivers
S_0xbc2320 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0xbc20b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf5930/d .functor NOT 1, L_0xbf79f0, C4<0>, C4<0>, C4<0>;
L_0xbf5930 .delay 1 (1,1,1) L_0xbf5930/d;
L_0xbf5a90/d .functor AND 1, L_0xbf5930, L_0xbf5820, C4<1>, C4<1>;
L_0xbf5a90 .delay 1 (3,3,3) L_0xbf5a90/d;
L_0xbf5c40/d .functor AND 1, L_0xbf79f0, L_0xbf5820, C4<1>, C4<1>;
L_0xbf5c40 .delay 1 (3,3,3) L_0xbf5c40/d;
v0xbc2bc0_0 .net "d", 0 0, L_0xbf79f0;  alias, 1 drivers
v0xbc2ca0_0 .net "g", 0 0, L_0xbf5820;  alias, 1 drivers
v0xbc2d60_0 .net "nd", 0 0, L_0xbf5930;  1 drivers
v0xbc2e00_0 .net "q", 0 0, L_0xbf5de0;  alias, 1 drivers
v0xbc2ed0_0 .net "qb", 0 0, L_0xbf5f30;  alias, 1 drivers
v0xbc2fc0_0 .net "r", 0 0, L_0xbf5a90;  1 drivers
v0xbc3090_0 .net "s", 0 0, L_0xbf5c40;  1 drivers
S_0xbc2570 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbc2320;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf5de0/d .functor NOR 1, L_0xbf5a90, L_0xbf5f30, C4<0>, C4<0>;
L_0xbf5de0 .delay 1 (2,2,2) L_0xbf5de0/d;
L_0xbf5f30/d .functor NOR 1, L_0xbf5de0, L_0xbf5c40, C4<0>, C4<0>;
L_0xbf5f30 .delay 1 (2,2,2) L_0xbf5f30/d;
v0xbc27e0_0 .net "q", 0 0, L_0xbf5de0;  alias, 1 drivers
v0xbc28c0_0 .net "qb", 0 0, L_0xbf5f30;  alias, 1 drivers
v0xbc2980_0 .net "r", 0 0, L_0xbf5a90;  alias, 1 drivers
v0xbc2a50_0 .net "s", 0 0, L_0xbf5c40;  alias, 1 drivers
S_0xbc3190 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0xbc20b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf6080/d .functor NOT 1, L_0xbf5de0, C4<0>, C4<0>, C4<0>;
L_0xbf6080 .delay 1 (1,1,1) L_0xbf6080/d;
L_0xbf6190/d .functor AND 1, L_0xbf6080, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbf6190 .delay 1 (3,3,3) L_0xbf6190/d;
L_0xbf6340/d .functor AND 1, L_0xbf5de0, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbf6340 .delay 1 (3,3,3) L_0xbf6340/d;
v0xbc3a60_0 .net "d", 0 0, L_0xbf5de0;  alias, 1 drivers
v0xbc3b70_0 .net "g", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbc3c30_0 .net "nd", 0 0, L_0xbf6080;  1 drivers
v0xbc3cd0_0 .net "q", 0 0, L_0xbf64a0;  alias, 1 drivers
v0xbc3d70_0 .net "qb", 0 0, L_0xbf65b0;  alias, 1 drivers
v0xbc3e60_0 .net "r", 0 0, L_0xbf6190;  1 drivers
v0xbc3f30_0 .net "s", 0 0, L_0xbf6340;  1 drivers
S_0xbc3400 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbc3190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf64a0/d .functor NOR 1, L_0xbf6190, L_0xbf65b0, C4<0>, C4<0>;
L_0xbf64a0 .delay 1 (2,2,2) L_0xbf64a0/d;
L_0xbf65b0/d .functor NOR 1, L_0xbf64a0, L_0xbf6340, C4<0>, C4<0>;
L_0xbf65b0 .delay 1 (2,2,2) L_0xbf65b0/d;
v0xbc3680_0 .net "q", 0 0, L_0xbf64a0;  alias, 1 drivers
v0xbc3760_0 .net "qb", 0 0, L_0xbf65b0;  alias, 1 drivers
v0xbc3820_0 .net "r", 0 0, L_0xbf6190;  alias, 1 drivers
v0xbc38f0_0 .net "s", 0 0, L_0xbf6340;  alias, 1 drivers
S_0xbc4650 .scope module, "DFF[3]" "dff" 13 9, 14 2 0, S_0xbbd290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf6790/d .functor NOT 1, v0xbdd7b0_0, C4<0>, C4<0>, C4<0>;
L_0xbf6790 .delay 1 (1,1,1) L_0xbf6790/d;
v0xbc65c0_0 .net "clk", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbc6660_0 .net "d", 0 0, L_0xbf7b20;  1 drivers
v0xbc6720_0 .net "nclk", 0 0, L_0xbf6790;  1 drivers
v0xbc6820_0 .net "q", 0 0, L_0xbf7410;  1 drivers
v0xbc6910_0 .net "q_tmp", 0 0, L_0xbf6d50;  1 drivers
v0xbc6a00_0 .net "qb", 0 0, L_0xbf7520;  1 drivers
v0xbc6af0_0 .net "qb_tmp", 0 0, L_0xbf6ea0;  1 drivers
S_0xbc48c0 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0xbc4650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf68a0/d .functor NOT 1, L_0xbf7b20, C4<0>, C4<0>, C4<0>;
L_0xbf68a0 .delay 1 (1,1,1) L_0xbf68a0/d;
L_0xbf6a00/d .functor AND 1, L_0xbf68a0, L_0xbf6790, C4<1>, C4<1>;
L_0xbf6a00 .delay 1 (3,3,3) L_0xbf6a00/d;
L_0xbf6bb0/d .functor AND 1, L_0xbf7b20, L_0xbf6790, C4<1>, C4<1>;
L_0xbf6bb0 .delay 1 (3,3,3) L_0xbf6bb0/d;
v0xbc5150_0 .net "d", 0 0, L_0xbf7b20;  alias, 1 drivers
v0xbc5230_0 .net "g", 0 0, L_0xbf6790;  alias, 1 drivers
v0xbc52f0_0 .net "nd", 0 0, L_0xbf68a0;  1 drivers
v0xbc5390_0 .net "q", 0 0, L_0xbf6d50;  alias, 1 drivers
v0xbc5460_0 .net "qb", 0 0, L_0xbf6ea0;  alias, 1 drivers
v0xbc5550_0 .net "r", 0 0, L_0xbf6a00;  1 drivers
v0xbc5620_0 .net "s", 0 0, L_0xbf6bb0;  1 drivers
S_0xbc4b30 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbc48c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf6d50/d .functor NOR 1, L_0xbf6a00, L_0xbf6ea0, C4<0>, C4<0>;
L_0xbf6d50 .delay 1 (2,2,2) L_0xbf6d50/d;
L_0xbf6ea0/d .functor NOR 1, L_0xbf6d50, L_0xbf6bb0, C4<0>, C4<0>;
L_0xbf6ea0 .delay 1 (2,2,2) L_0xbf6ea0/d;
v0xbc4da0_0 .net "q", 0 0, L_0xbf6d50;  alias, 1 drivers
v0xbc4e80_0 .net "qb", 0 0, L_0xbf6ea0;  alias, 1 drivers
v0xbc4f40_0 .net "r", 0 0, L_0xbf6a00;  alias, 1 drivers
v0xbc4fe0_0 .net "s", 0 0, L_0xbf6bb0;  alias, 1 drivers
S_0xbc5720 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0xbc4650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf6ff0/d .functor NOT 1, L_0xbf6d50, C4<0>, C4<0>, C4<0>;
L_0xbf6ff0 .delay 1 (1,1,1) L_0xbf6ff0/d;
L_0xbf7100/d .functor AND 1, L_0xbf6ff0, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbf7100 .delay 1 (3,3,3) L_0xbf7100/d;
L_0xbf72b0/d .functor AND 1, L_0xbf6d50, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbf72b0 .delay 1 (3,3,3) L_0xbf72b0/d;
v0xbc5ff0_0 .net "d", 0 0, L_0xbf6d50;  alias, 1 drivers
v0xbc6100_0 .net "g", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbc61c0_0 .net "nd", 0 0, L_0xbf6ff0;  1 drivers
v0xbc6260_0 .net "q", 0 0, L_0xbf7410;  alias, 1 drivers
v0xbc6300_0 .net "qb", 0 0, L_0xbf7520;  alias, 1 drivers
v0xbc63f0_0 .net "r", 0 0, L_0xbf7100;  1 drivers
v0xbc64c0_0 .net "s", 0 0, L_0xbf72b0;  1 drivers
S_0xbc5990 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbc5720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf7410/d .functor NOR 1, L_0xbf7100, L_0xbf7520, C4<0>, C4<0>;
L_0xbf7410 .delay 1 (2,2,2) L_0xbf7410/d;
L_0xbf7520/d .functor NOR 1, L_0xbf7410, L_0xbf72b0, C4<0>, C4<0>;
L_0xbf7520 .delay 1 (2,2,2) L_0xbf7520/d;
v0xbc5c10_0 .net "q", 0 0, L_0xbf7410;  alias, 1 drivers
v0xbc5cf0_0 .net "qb", 0 0, L_0xbf7520;  alias, 1 drivers
v0xbc5db0_0 .net "r", 0 0, L_0xbf7100;  alias, 1 drivers
v0xbc5e80_0 .net "s", 0 0, L_0xbf72b0;  alias, 1 drivers
S_0xbc6f40 .scope module, "r2" "reg4" 9 49, 13 3 0, S_0xb92aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0xbd0890_0 .net "D", 3 0, L_0xbe5420;  alias, 1 drivers
v0xbd0970_0 .net "Q", 3 0, L_0xbf3070;  alias, 1 drivers
v0xbd0a10_0 .net "QB", 3 0, L_0xbf3110;  alias, 1 drivers
v0xbd0ad0_0 .net "clk", 0 0, v0xbdd7b0_0;  alias, 1 drivers
L_0xbf2b00 .part L_0xbe5420, 0, 1;
L_0xbf2ce0 .part L_0xbe5420, 1, 1;
L_0xbf2e10 .part L_0xbe5420, 2, 1;
L_0xbf2f40 .part L_0xbe5420, 3, 1;
L_0xbf3070 .concat [ 1 1 1 1], L_0xbef420, L_0xbf0550, L_0xbf1680, L_0xbf27b0;
L_0xbf3110 .concat [ 1 1 1 1], L_0xbef570, L_0xbf06a0, L_0xbf17d0, L_0xbf2900;
S_0xbc7190 .scope module, "DFF[0]" "dff" 13 9, 14 2 0, S_0xbc6f40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbee7a0/d .functor NOT 1, v0xbdd7b0_0, C4<0>, C4<0>, C4<0>;
L_0xbee7a0 .delay 1 (1,1,1) L_0xbee7a0/d;
v0xbc91b0_0 .net "clk", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbc9250_0 .net "d", 0 0, L_0xbf2b00;  1 drivers
v0xbc9310_0 .net "nclk", 0 0, L_0xbee7a0;  1 drivers
v0xbc9410_0 .net "q", 0 0, L_0xbef420;  1 drivers
v0xbc9500_0 .net "q_tmp", 0 0, L_0xbeeca0;  1 drivers
v0xbc95f0_0 .net "qb", 0 0, L_0xbef570;  1 drivers
v0xbc96e0_0 .net "qb_tmp", 0 0, L_0xbeee30;  1 drivers
S_0xbc7420 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0xbc7190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbee880/d .functor NOT 1, L_0xbf2b00, C4<0>, C4<0>, C4<0>;
L_0xbee880 .delay 1 (1,1,1) L_0xbee880/d;
L_0xbee960/d .functor AND 1, L_0xbee880, L_0xbee7a0, C4<1>, C4<1>;
L_0xbee960 .delay 1 (3,3,3) L_0xbee960/d;
L_0xbeeae0/d .functor AND 1, L_0xbf2b00, L_0xbee7a0, C4<1>, C4<1>;
L_0xbeeae0 .delay 1 (3,3,3) L_0xbeeae0/d;
v0xbc7d40_0 .net "d", 0 0, L_0xbf2b00;  alias, 1 drivers
v0xbc7e20_0 .net "g", 0 0, L_0xbee7a0;  alias, 1 drivers
v0xbc7ee0_0 .net "nd", 0 0, L_0xbee880;  1 drivers
v0xbc7f80_0 .net "q", 0 0, L_0xbeeca0;  alias, 1 drivers
v0xbc8050_0 .net "qb", 0 0, L_0xbeee30;  alias, 1 drivers
v0xbc8140_0 .net "r", 0 0, L_0xbee960;  1 drivers
v0xbc8210_0 .net "s", 0 0, L_0xbeeae0;  1 drivers
S_0xbc76c0 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbc7420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbeeca0/d .functor NOR 1, L_0xbee960, L_0xbeee30, C4<0>, C4<0>;
L_0xbeeca0 .delay 1 (2,2,2) L_0xbeeca0/d;
L_0xbeee30/d .functor NOR 1, L_0xbeeca0, L_0xbeeae0, C4<0>, C4<0>;
L_0xbeee30 .delay 1 (2,2,2) L_0xbeee30/d;
v0xbc7960_0 .net "q", 0 0, L_0xbeeca0;  alias, 1 drivers
v0xbc7a40_0 .net "qb", 0 0, L_0xbeee30;  alias, 1 drivers
v0xbc7b00_0 .net "r", 0 0, L_0xbee960;  alias, 1 drivers
v0xbc7bd0_0 .net "s", 0 0, L_0xbeeae0;  alias, 1 drivers
S_0xbc8310 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0xbc7190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbeefa0/d .functor NOT 1, L_0xbeeca0, C4<0>, C4<0>, C4<0>;
L_0xbeefa0 .delay 1 (1,1,1) L_0xbeefa0/d;
L_0xbef0d0/d .functor AND 1, L_0xbeefa0, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbef0d0 .delay 1 (3,3,3) L_0xbef0d0/d;
L_0xbef2a0/d .functor AND 1, L_0xbeeca0, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbef2a0 .delay 1 (3,3,3) L_0xbef2a0/d;
v0xbc8be0_0 .net "d", 0 0, L_0xbeeca0;  alias, 1 drivers
v0xbc8cf0_0 .net "g", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbc8db0_0 .net "nd", 0 0, L_0xbeefa0;  1 drivers
v0xbc8e50_0 .net "q", 0 0, L_0xbef420;  alias, 1 drivers
v0xbc8ef0_0 .net "qb", 0 0, L_0xbef570;  alias, 1 drivers
v0xbc8fe0_0 .net "r", 0 0, L_0xbef0d0;  1 drivers
v0xbc90b0_0 .net "s", 0 0, L_0xbef2a0;  1 drivers
S_0xbc8580 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbc8310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbef420/d .functor NOR 1, L_0xbef0d0, L_0xbef570, C4<0>, C4<0>;
L_0xbef420 .delay 1 (2,2,2) L_0xbef420/d;
L_0xbef570/d .functor NOR 1, L_0xbef420, L_0xbef2a0, C4<0>, C4<0>;
L_0xbef570 .delay 1 (2,2,2) L_0xbef570/d;
v0xbc8800_0 .net "q", 0 0, L_0xbef420;  alias, 1 drivers
v0xbc88e0_0 .net "qb", 0 0, L_0xbef570;  alias, 1 drivers
v0xbc89a0_0 .net "r", 0 0, L_0xbef0d0;  alias, 1 drivers
v0xbc8a70_0 .net "s", 0 0, L_0xbef2a0;  alias, 1 drivers
S_0xbc97d0 .scope module, "DFF[1]" "dff" 13 9, 14 2 0, S_0xbc6f40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbef770/d .functor NOT 1, v0xbdd7b0_0, C4<0>, C4<0>, C4<0>;
L_0xbef770 .delay 1 (1,1,1) L_0xbef770/d;
v0xbcb740_0 .net "clk", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbcb7e0_0 .net "d", 0 0, L_0xbf2ce0;  1 drivers
v0xbcb8a0_0 .net "nclk", 0 0, L_0xbef770;  1 drivers
v0xbcb9a0_0 .net "q", 0 0, L_0xbf0550;  1 drivers
v0xbcba90_0 .net "q_tmp", 0 0, L_0xbefdd0;  1 drivers
v0xbcbb80_0 .net "qb", 0 0, L_0xbf06a0;  1 drivers
v0xbcbc70_0 .net "qb_tmp", 0 0, L_0xbeff60;  1 drivers
S_0xbc9a60 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0xbc97d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbef8c0/d .functor NOT 1, L_0xbf2ce0, C4<0>, C4<0>, C4<0>;
L_0xbef8c0 .delay 1 (1,1,1) L_0xbef8c0/d;
L_0xbefa40/d .functor AND 1, L_0xbef8c0, L_0xbef770, C4<1>, C4<1>;
L_0xbefa40 .delay 1 (3,3,3) L_0xbefa40/d;
L_0xbefc10/d .functor AND 1, L_0xbf2ce0, L_0xbef770, C4<1>, C4<1>;
L_0xbefc10 .delay 1 (3,3,3) L_0xbefc10/d;
v0xbca2d0_0 .net "d", 0 0, L_0xbf2ce0;  alias, 1 drivers
v0xbca3b0_0 .net "g", 0 0, L_0xbef770;  alias, 1 drivers
v0xbca470_0 .net "nd", 0 0, L_0xbef8c0;  1 drivers
v0xbca510_0 .net "q", 0 0, L_0xbefdd0;  alias, 1 drivers
v0xbca5e0_0 .net "qb", 0 0, L_0xbeff60;  alias, 1 drivers
v0xbca6d0_0 .net "r", 0 0, L_0xbefa40;  1 drivers
v0xbca7a0_0 .net "s", 0 0, L_0xbefc10;  1 drivers
S_0xbc9cb0 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbc9a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbefdd0/d .functor NOR 1, L_0xbefa40, L_0xbeff60, C4<0>, C4<0>;
L_0xbefdd0 .delay 1 (2,2,2) L_0xbefdd0/d;
L_0xbeff60/d .functor NOR 1, L_0xbefdd0, L_0xbefc10, C4<0>, C4<0>;
L_0xbeff60 .delay 1 (2,2,2) L_0xbeff60/d;
v0xbc9f20_0 .net "q", 0 0, L_0xbefdd0;  alias, 1 drivers
v0xbca000_0 .net "qb", 0 0, L_0xbeff60;  alias, 1 drivers
v0xbca0c0_0 .net "r", 0 0, L_0xbefa40;  alias, 1 drivers
v0xbca160_0 .net "s", 0 0, L_0xbefc10;  alias, 1 drivers
S_0xbca8a0 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0xbc97d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf00d0/d .functor NOT 1, L_0xbefdd0, C4<0>, C4<0>, C4<0>;
L_0xbf00d0 .delay 1 (1,1,1) L_0xbf00d0/d;
L_0xbf0200/d .functor AND 1, L_0xbf00d0, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbf0200 .delay 1 (3,3,3) L_0xbf0200/d;
L_0xbf03d0/d .functor AND 1, L_0xbefdd0, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbf03d0 .delay 1 (3,3,3) L_0xbf03d0/d;
v0xbcb170_0 .net "d", 0 0, L_0xbefdd0;  alias, 1 drivers
v0xbcb280_0 .net "g", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbcb340_0 .net "nd", 0 0, L_0xbf00d0;  1 drivers
v0xbcb3e0_0 .net "q", 0 0, L_0xbf0550;  alias, 1 drivers
v0xbcb480_0 .net "qb", 0 0, L_0xbf06a0;  alias, 1 drivers
v0xbcb570_0 .net "r", 0 0, L_0xbf0200;  1 drivers
v0xbcb640_0 .net "s", 0 0, L_0xbf03d0;  1 drivers
S_0xbcab10 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbca8a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf0550/d .functor NOR 1, L_0xbf0200, L_0xbf06a0, C4<0>, C4<0>;
L_0xbf0550 .delay 1 (2,2,2) L_0xbf0550/d;
L_0xbf06a0/d .functor NOR 1, L_0xbf0550, L_0xbf03d0, C4<0>, C4<0>;
L_0xbf06a0 .delay 1 (2,2,2) L_0xbf06a0/d;
v0xbcad90_0 .net "q", 0 0, L_0xbf0550;  alias, 1 drivers
v0xbcae70_0 .net "qb", 0 0, L_0xbf06a0;  alias, 1 drivers
v0xbcaf30_0 .net "r", 0 0, L_0xbf0200;  alias, 1 drivers
v0xbcb000_0 .net "s", 0 0, L_0xbf03d0;  alias, 1 drivers
S_0xbcbd60 .scope module, "DFF[2]" "dff" 13 9, 14 2 0, S_0xbc6f40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf08a0/d .functor NOT 1, v0xbdd7b0_0, C4<0>, C4<0>, C4<0>;
L_0xbf08a0 .delay 1 (1,1,1) L_0xbf08a0/d;
v0xbcdce0_0 .net "clk", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbcdd80_0 .net "d", 0 0, L_0xbf2e10;  1 drivers
v0xbcde40_0 .net "nclk", 0 0, L_0xbf08a0;  1 drivers
v0xbcdf40_0 .net "q", 0 0, L_0xbf1680;  1 drivers
v0xbce030_0 .net "q_tmp", 0 0, L_0xbf0f00;  1 drivers
v0xbce120_0 .net "qb", 0 0, L_0xbf17d0;  1 drivers
v0xbce210_0 .net "qb_tmp", 0 0, L_0xbf1090;  1 drivers
S_0xbcbfd0 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0xbcbd60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf09f0/d .functor NOT 1, L_0xbf2e10, C4<0>, C4<0>, C4<0>;
L_0xbf09f0 .delay 1 (1,1,1) L_0xbf09f0/d;
L_0xbf0b70/d .functor AND 1, L_0xbf09f0, L_0xbf08a0, C4<1>, C4<1>;
L_0xbf0b70 .delay 1 (3,3,3) L_0xbf0b70/d;
L_0xbf0d40/d .functor AND 1, L_0xbf2e10, L_0xbf08a0, C4<1>, C4<1>;
L_0xbf0d40 .delay 1 (3,3,3) L_0xbf0d40/d;
v0xbcc870_0 .net "d", 0 0, L_0xbf2e10;  alias, 1 drivers
v0xbcc950_0 .net "g", 0 0, L_0xbf08a0;  alias, 1 drivers
v0xbcca10_0 .net "nd", 0 0, L_0xbf09f0;  1 drivers
v0xbccab0_0 .net "q", 0 0, L_0xbf0f00;  alias, 1 drivers
v0xbccb80_0 .net "qb", 0 0, L_0xbf1090;  alias, 1 drivers
v0xbccc70_0 .net "r", 0 0, L_0xbf0b70;  1 drivers
v0xbccd40_0 .net "s", 0 0, L_0xbf0d40;  1 drivers
S_0xbcc220 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbcbfd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf0f00/d .functor NOR 1, L_0xbf0b70, L_0xbf1090, C4<0>, C4<0>;
L_0xbf0f00 .delay 1 (2,2,2) L_0xbf0f00/d;
L_0xbf1090/d .functor NOR 1, L_0xbf0f00, L_0xbf0d40, C4<0>, C4<0>;
L_0xbf1090 .delay 1 (2,2,2) L_0xbf1090/d;
v0xbcc490_0 .net "q", 0 0, L_0xbf0f00;  alias, 1 drivers
v0xbcc570_0 .net "qb", 0 0, L_0xbf1090;  alias, 1 drivers
v0xbcc630_0 .net "r", 0 0, L_0xbf0b70;  alias, 1 drivers
v0xbcc700_0 .net "s", 0 0, L_0xbf0d40;  alias, 1 drivers
S_0xbcce40 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0xbcbd60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf1200/d .functor NOT 1, L_0xbf0f00, C4<0>, C4<0>, C4<0>;
L_0xbf1200 .delay 1 (1,1,1) L_0xbf1200/d;
L_0xbf1330/d .functor AND 1, L_0xbf1200, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbf1330 .delay 1 (3,3,3) L_0xbf1330/d;
L_0xbf1500/d .functor AND 1, L_0xbf0f00, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbf1500 .delay 1 (3,3,3) L_0xbf1500/d;
v0xbcd710_0 .net "d", 0 0, L_0xbf0f00;  alias, 1 drivers
v0xbcd820_0 .net "g", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbcd8e0_0 .net "nd", 0 0, L_0xbf1200;  1 drivers
v0xbcd980_0 .net "q", 0 0, L_0xbf1680;  alias, 1 drivers
v0xbcda20_0 .net "qb", 0 0, L_0xbf17d0;  alias, 1 drivers
v0xbcdb10_0 .net "r", 0 0, L_0xbf1330;  1 drivers
v0xbcdbe0_0 .net "s", 0 0, L_0xbf1500;  1 drivers
S_0xbcd0b0 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbcce40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf1680/d .functor NOR 1, L_0xbf1330, L_0xbf17d0, C4<0>, C4<0>;
L_0xbf1680 .delay 1 (2,2,2) L_0xbf1680/d;
L_0xbf17d0/d .functor NOR 1, L_0xbf1680, L_0xbf1500, C4<0>, C4<0>;
L_0xbf17d0 .delay 1 (2,2,2) L_0xbf17d0/d;
v0xbcd330_0 .net "q", 0 0, L_0xbf1680;  alias, 1 drivers
v0xbcd410_0 .net "qb", 0 0, L_0xbf17d0;  alias, 1 drivers
v0xbcd4d0_0 .net "r", 0 0, L_0xbf1330;  alias, 1 drivers
v0xbcd5a0_0 .net "s", 0 0, L_0xbf1500;  alias, 1 drivers
S_0xbce300 .scope module, "DFF[3]" "dff" 13 9, 14 2 0, S_0xbc6f40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf19d0/d .functor NOT 1, v0xbdd7b0_0, C4<0>, C4<0>, C4<0>;
L_0xbf19d0 .delay 1 (1,1,1) L_0xbf19d0/d;
v0xbd0270_0 .net "clk", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbd0310_0 .net "d", 0 0, L_0xbf2f40;  1 drivers
v0xbd03d0_0 .net "nclk", 0 0, L_0xbf19d0;  1 drivers
v0xbd04d0_0 .net "q", 0 0, L_0xbf27b0;  1 drivers
v0xbd05c0_0 .net "q_tmp", 0 0, L_0xbf2030;  1 drivers
v0xbd06b0_0 .net "qb", 0 0, L_0xbf2900;  1 drivers
v0xbd07a0_0 .net "qb_tmp", 0 0, L_0xbf21c0;  1 drivers
S_0xbce570 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0xbce300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf1b20/d .functor NOT 1, L_0xbf2f40, C4<0>, C4<0>, C4<0>;
L_0xbf1b20 .delay 1 (1,1,1) L_0xbf1b20/d;
L_0xbf1ca0/d .functor AND 1, L_0xbf1b20, L_0xbf19d0, C4<1>, C4<1>;
L_0xbf1ca0 .delay 1 (3,3,3) L_0xbf1ca0/d;
L_0xbf1e70/d .functor AND 1, L_0xbf2f40, L_0xbf19d0, C4<1>, C4<1>;
L_0xbf1e70 .delay 1 (3,3,3) L_0xbf1e70/d;
v0xbcee00_0 .net "d", 0 0, L_0xbf2f40;  alias, 1 drivers
v0xbceee0_0 .net "g", 0 0, L_0xbf19d0;  alias, 1 drivers
v0xbcefa0_0 .net "nd", 0 0, L_0xbf1b20;  1 drivers
v0xbcf040_0 .net "q", 0 0, L_0xbf2030;  alias, 1 drivers
v0xbcf110_0 .net "qb", 0 0, L_0xbf21c0;  alias, 1 drivers
v0xbcf200_0 .net "r", 0 0, L_0xbf1ca0;  1 drivers
v0xbcf2d0_0 .net "s", 0 0, L_0xbf1e70;  1 drivers
S_0xbce7e0 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbce570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf2030/d .functor NOR 1, L_0xbf1ca0, L_0xbf21c0, C4<0>, C4<0>;
L_0xbf2030 .delay 1 (2,2,2) L_0xbf2030/d;
L_0xbf21c0/d .functor NOR 1, L_0xbf2030, L_0xbf1e70, C4<0>, C4<0>;
L_0xbf21c0 .delay 1 (2,2,2) L_0xbf21c0/d;
v0xbcea50_0 .net "q", 0 0, L_0xbf2030;  alias, 1 drivers
v0xbceb30_0 .net "qb", 0 0, L_0xbf21c0;  alias, 1 drivers
v0xbcebf0_0 .net "r", 0 0, L_0xbf1ca0;  alias, 1 drivers
v0xbcec90_0 .net "s", 0 0, L_0xbf1e70;  alias, 1 drivers
S_0xbcf3d0 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0xbce300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf2330/d .functor NOT 1, L_0xbf2030, C4<0>, C4<0>, C4<0>;
L_0xbf2330 .delay 1 (1,1,1) L_0xbf2330/d;
L_0xbf2460/d .functor AND 1, L_0xbf2330, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbf2460 .delay 1 (3,3,3) L_0xbf2460/d;
L_0xbf2630/d .functor AND 1, L_0xbf2030, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbf2630 .delay 1 (3,3,3) L_0xbf2630/d;
v0xbcfca0_0 .net "d", 0 0, L_0xbf2030;  alias, 1 drivers
v0xbcfdb0_0 .net "g", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbcfe70_0 .net "nd", 0 0, L_0xbf2330;  1 drivers
v0xbcff10_0 .net "q", 0 0, L_0xbf27b0;  alias, 1 drivers
v0xbcffb0_0 .net "qb", 0 0, L_0xbf2900;  alias, 1 drivers
v0xbd00a0_0 .net "r", 0 0, L_0xbf2460;  1 drivers
v0xbd0170_0 .net "s", 0 0, L_0xbf2630;  1 drivers
S_0xbcf640 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbcf3d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbf27b0/d .functor NOR 1, L_0xbf2460, L_0xbf2900, C4<0>, C4<0>;
L_0xbf27b0 .delay 1 (2,2,2) L_0xbf27b0/d;
L_0xbf2900/d .functor NOR 1, L_0xbf27b0, L_0xbf2630, C4<0>, C4<0>;
L_0xbf2900 .delay 1 (2,2,2) L_0xbf2900/d;
v0xbcf8c0_0 .net "q", 0 0, L_0xbf27b0;  alias, 1 drivers
v0xbcf9a0_0 .net "qb", 0 0, L_0xbf2900;  alias, 1 drivers
v0xbcfa60_0 .net "r", 0 0, L_0xbf2460;  alias, 1 drivers
v0xbcfb30_0 .net "s", 0 0, L_0xbf2630;  alias, 1 drivers
S_0xbd0bf0 .scope module, "r3" "reg4" 9 48, 13 3 0, S_0xb92aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0xbda540_0 .net "D", 3 0, L_0xbe2d00;  alias, 1 drivers
v0xbda620_0 .net "Q", 3 0, L_0xbee620;  alias, 1 drivers
v0xbda6c0_0 .net "QB", 3 0, L_0xbee6c0;  alias, 1 drivers
v0xbda780_0 .net "clk", 0 0, v0xbdd7b0_0;  alias, 1 drivers
L_0xbee0b0 .part L_0xbe2d00, 0, 1;
L_0xbee290 .part L_0xbe2d00, 1, 1;
L_0xbee3c0 .part L_0xbe2d00, 2, 1;
L_0xbee4f0 .part L_0xbe2d00, 3, 1;
L_0xbee620 .concat [ 1 1 1 1], L_0xbeaf90, L_0xbebcc0, L_0xbecc30, L_0xbedd60;
L_0xbee6c0 .concat [ 1 1 1 1], L_0xbeb0a0, L_0xbebdd0, L_0xbecd80, L_0xbedeb0;
S_0xbd0e40 .scope module, "DFF[0]" "dff" 13 9, 14 2 0, S_0xbd0bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbea360/d .functor NOT 1, v0xbdd7b0_0, C4<0>, C4<0>, C4<0>;
L_0xbea360 .delay 1 (1,1,1) L_0xbea360/d;
v0xbd2e60_0 .net "clk", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbd2f00_0 .net "d", 0 0, L_0xbee0b0;  1 drivers
v0xbd2fc0_0 .net "nclk", 0 0, L_0xbea360;  1 drivers
v0xbd30c0_0 .net "q", 0 0, L_0xbeaf90;  1 drivers
v0xbd31b0_0 .net "q_tmp", 0 0, L_0xbea9f0;  1 drivers
v0xbd32a0_0 .net "qb", 0 0, L_0xbeb0a0;  1 drivers
v0xbd3390_0 .net "qb_tmp", 0 0, L_0xbeaab0;  1 drivers
S_0xbd10d0 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0xbd0e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbea5d0/d .functor NOT 1, L_0xbee0b0, C4<0>, C4<0>, C4<0>;
L_0xbea5d0 .delay 1 (1,1,1) L_0xbea5d0/d;
L_0xbea730/d .functor AND 1, L_0xbea5d0, L_0xbea360, C4<1>, C4<1>;
L_0xbea730 .delay 1 (3,3,3) L_0xbea730/d;
L_0xbea8e0/d .functor AND 1, L_0xbee0b0, L_0xbea360, C4<1>, C4<1>;
L_0xbea8e0 .delay 1 (3,3,3) L_0xbea8e0/d;
v0xbd19f0_0 .net "d", 0 0, L_0xbee0b0;  alias, 1 drivers
v0xbd1ad0_0 .net "g", 0 0, L_0xbea360;  alias, 1 drivers
v0xbd1b90_0 .net "nd", 0 0, L_0xbea5d0;  1 drivers
v0xbd1c30_0 .net "q", 0 0, L_0xbea9f0;  alias, 1 drivers
v0xbd1d00_0 .net "qb", 0 0, L_0xbeaab0;  alias, 1 drivers
v0xbd1df0_0 .net "r", 0 0, L_0xbea730;  1 drivers
v0xbd1ec0_0 .net "s", 0 0, L_0xbea8e0;  1 drivers
S_0xbd1370 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbd10d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbea9f0/d .functor NOR 1, L_0xbea730, L_0xbeaab0, C4<0>, C4<0>;
L_0xbea9f0 .delay 1 (2,2,2) L_0xbea9f0/d;
L_0xbeaab0/d .functor NOR 1, L_0xbea9f0, L_0xbea8e0, C4<0>, C4<0>;
L_0xbeaab0 .delay 1 (2,2,2) L_0xbeaab0/d;
v0xbd1610_0 .net "q", 0 0, L_0xbea9f0;  alias, 1 drivers
v0xbd16f0_0 .net "qb", 0 0, L_0xbeaab0;  alias, 1 drivers
v0xbd17b0_0 .net "r", 0 0, L_0xbea730;  alias, 1 drivers
v0xbd1880_0 .net "s", 0 0, L_0xbea8e0;  alias, 1 drivers
S_0xbd1fc0 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0xbd0e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbeab70/d .functor NOT 1, L_0xbea9f0, C4<0>, C4<0>, C4<0>;
L_0xbeab70 .delay 1 (1,1,1) L_0xbeab70/d;
L_0xbeac80/d .functor AND 1, L_0xbeab70, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbeac80 .delay 1 (3,3,3) L_0xbeac80/d;
L_0xbeae30/d .functor AND 1, L_0xbea9f0, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbeae30 .delay 1 (3,3,3) L_0xbeae30/d;
v0xbd2890_0 .net "d", 0 0, L_0xbea9f0;  alias, 1 drivers
v0xbd29a0_0 .net "g", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbd2a60_0 .net "nd", 0 0, L_0xbeab70;  1 drivers
v0xbd2b00_0 .net "q", 0 0, L_0xbeaf90;  alias, 1 drivers
v0xbd2ba0_0 .net "qb", 0 0, L_0xbeb0a0;  alias, 1 drivers
v0xbd2c90_0 .net "r", 0 0, L_0xbeac80;  1 drivers
v0xbd2d60_0 .net "s", 0 0, L_0xbeae30;  1 drivers
S_0xbd2230 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbd1fc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbeaf90/d .functor NOR 1, L_0xbeac80, L_0xbeb0a0, C4<0>, C4<0>;
L_0xbeaf90 .delay 1 (2,2,2) L_0xbeaf90/d;
L_0xbeb0a0/d .functor NOR 1, L_0xbeaf90, L_0xbeae30, C4<0>, C4<0>;
L_0xbeb0a0 .delay 1 (2,2,2) L_0xbeb0a0/d;
v0xbd24b0_0 .net "q", 0 0, L_0xbeaf90;  alias, 1 drivers
v0xbd2590_0 .net "qb", 0 0, L_0xbeb0a0;  alias, 1 drivers
v0xbd2650_0 .net "r", 0 0, L_0xbeac80;  alias, 1 drivers
v0xbd2720_0 .net "s", 0 0, L_0xbeae30;  alias, 1 drivers
S_0xbd3480 .scope module, "DFF[1]" "dff" 13 9, 14 2 0, S_0xbd0bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbeb160/d .functor NOT 1, v0xbdd7b0_0, C4<0>, C4<0>, C4<0>;
L_0xbeb160 .delay 1 (1,1,1) L_0xbeb160/d;
v0xbd53f0_0 .net "clk", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbd5490_0 .net "d", 0 0, L_0xbee290;  1 drivers
v0xbd5550_0 .net "nclk", 0 0, L_0xbeb160;  1 drivers
v0xbd5650_0 .net "q", 0 0, L_0xbebcc0;  1 drivers
v0xbd5740_0 .net "q_tmp", 0 0, L_0xbeb690;  1 drivers
v0xbd5830_0 .net "qb", 0 0, L_0xbebdd0;  1 drivers
v0xbd5920_0 .net "qb_tmp", 0 0, L_0xbeb750;  1 drivers
S_0xbd3710 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0xbd3480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbeb270/d .functor NOT 1, L_0xbee290, C4<0>, C4<0>, C4<0>;
L_0xbeb270 .delay 1 (1,1,1) L_0xbeb270/d;
L_0xbeb3d0/d .functor AND 1, L_0xbeb270, L_0xbeb160, C4<1>, C4<1>;
L_0xbeb3d0 .delay 1 (3,3,3) L_0xbeb3d0/d;
L_0xbeb580/d .functor AND 1, L_0xbee290, L_0xbeb160, C4<1>, C4<1>;
L_0xbeb580 .delay 1 (3,3,3) L_0xbeb580/d;
v0xbd3f80_0 .net "d", 0 0, L_0xbee290;  alias, 1 drivers
v0xbd4060_0 .net "g", 0 0, L_0xbeb160;  alias, 1 drivers
v0xbd4120_0 .net "nd", 0 0, L_0xbeb270;  1 drivers
v0xbd41c0_0 .net "q", 0 0, L_0xbeb690;  alias, 1 drivers
v0xbd4290_0 .net "qb", 0 0, L_0xbeb750;  alias, 1 drivers
v0xbd4380_0 .net "r", 0 0, L_0xbeb3d0;  1 drivers
v0xbd4450_0 .net "s", 0 0, L_0xbeb580;  1 drivers
S_0xbd3960 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbd3710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbeb690/d .functor NOR 1, L_0xbeb3d0, L_0xbeb750, C4<0>, C4<0>;
L_0xbeb690 .delay 1 (2,2,2) L_0xbeb690/d;
L_0xbeb750/d .functor NOR 1, L_0xbeb690, L_0xbeb580, C4<0>, C4<0>;
L_0xbeb750 .delay 1 (2,2,2) L_0xbeb750/d;
v0xbd3bd0_0 .net "q", 0 0, L_0xbeb690;  alias, 1 drivers
v0xbd3cb0_0 .net "qb", 0 0, L_0xbeb750;  alias, 1 drivers
v0xbd3d70_0 .net "r", 0 0, L_0xbeb3d0;  alias, 1 drivers
v0xbd3e10_0 .net "s", 0 0, L_0xbeb580;  alias, 1 drivers
S_0xbd4550 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0xbd3480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbeb8a0/d .functor NOT 1, L_0xbeb690, C4<0>, C4<0>, C4<0>;
L_0xbeb8a0 .delay 1 (1,1,1) L_0xbeb8a0/d;
L_0xbeb9b0/d .functor AND 1, L_0xbeb8a0, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbeb9b0 .delay 1 (3,3,3) L_0xbeb9b0/d;
L_0xbebb60/d .functor AND 1, L_0xbeb690, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbebb60 .delay 1 (3,3,3) L_0xbebb60/d;
v0xbd4e20_0 .net "d", 0 0, L_0xbeb690;  alias, 1 drivers
v0xbd4f30_0 .net "g", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbd4ff0_0 .net "nd", 0 0, L_0xbeb8a0;  1 drivers
v0xbd5090_0 .net "q", 0 0, L_0xbebcc0;  alias, 1 drivers
v0xbd5130_0 .net "qb", 0 0, L_0xbebdd0;  alias, 1 drivers
v0xbd5220_0 .net "r", 0 0, L_0xbeb9b0;  1 drivers
v0xbd52f0_0 .net "s", 0 0, L_0xbebb60;  1 drivers
S_0xbd47c0 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbd4550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbebcc0/d .functor NOR 1, L_0xbeb9b0, L_0xbebdd0, C4<0>, C4<0>;
L_0xbebcc0 .delay 1 (2,2,2) L_0xbebcc0/d;
L_0xbebdd0/d .functor NOR 1, L_0xbebcc0, L_0xbebb60, C4<0>, C4<0>;
L_0xbebdd0 .delay 1 (2,2,2) L_0xbebdd0/d;
v0xbd4a40_0 .net "q", 0 0, L_0xbebcc0;  alias, 1 drivers
v0xbd4b20_0 .net "qb", 0 0, L_0xbebdd0;  alias, 1 drivers
v0xbd4be0_0 .net "r", 0 0, L_0xbeb9b0;  alias, 1 drivers
v0xbd4cb0_0 .net "s", 0 0, L_0xbebb60;  alias, 1 drivers
S_0xbd5a10 .scope module, "DFF[2]" "dff" 13 9, 14 2 0, S_0xbd0bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbebfb0/d .functor NOT 1, v0xbdd7b0_0, C4<0>, C4<0>, C4<0>;
L_0xbebfb0 .delay 1 (1,1,1) L_0xbebfb0/d;
v0xbd7990_0 .net "clk", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbd7a30_0 .net "d", 0 0, L_0xbee3c0;  1 drivers
v0xbd7af0_0 .net "nclk", 0 0, L_0xbebfb0;  1 drivers
v0xbd7bf0_0 .net "q", 0 0, L_0xbecc30;  1 drivers
v0xbd7ce0_0 .net "q_tmp", 0 0, L_0xbec570;  1 drivers
v0xbd7dd0_0 .net "qb", 0 0, L_0xbecd80;  1 drivers
v0xbd7ec0_0 .net "qb_tmp", 0 0, L_0xbec6c0;  1 drivers
S_0xbd5c80 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0xbd5a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbec0c0/d .functor NOT 1, L_0xbee3c0, C4<0>, C4<0>, C4<0>;
L_0xbec0c0 .delay 1 (1,1,1) L_0xbec0c0/d;
L_0xbec220/d .functor AND 1, L_0xbec0c0, L_0xbebfb0, C4<1>, C4<1>;
L_0xbec220 .delay 1 (3,3,3) L_0xbec220/d;
L_0xbec3d0/d .functor AND 1, L_0xbee3c0, L_0xbebfb0, C4<1>, C4<1>;
L_0xbec3d0 .delay 1 (3,3,3) L_0xbec3d0/d;
v0xbd6520_0 .net "d", 0 0, L_0xbee3c0;  alias, 1 drivers
v0xbd6600_0 .net "g", 0 0, L_0xbebfb0;  alias, 1 drivers
v0xbd66c0_0 .net "nd", 0 0, L_0xbec0c0;  1 drivers
v0xbd6760_0 .net "q", 0 0, L_0xbec570;  alias, 1 drivers
v0xbd6830_0 .net "qb", 0 0, L_0xbec6c0;  alias, 1 drivers
v0xbd6920_0 .net "r", 0 0, L_0xbec220;  1 drivers
v0xbd69f0_0 .net "s", 0 0, L_0xbec3d0;  1 drivers
S_0xbd5ed0 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbd5c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbec570/d .functor NOR 1, L_0xbec220, L_0xbec6c0, C4<0>, C4<0>;
L_0xbec570 .delay 1 (2,2,2) L_0xbec570/d;
L_0xbec6c0/d .functor NOR 1, L_0xbec570, L_0xbec3d0, C4<0>, C4<0>;
L_0xbec6c0 .delay 1 (2,2,2) L_0xbec6c0/d;
v0xbd6140_0 .net "q", 0 0, L_0xbec570;  alias, 1 drivers
v0xbd6220_0 .net "qb", 0 0, L_0xbec6c0;  alias, 1 drivers
v0xbd62e0_0 .net "r", 0 0, L_0xbec220;  alias, 1 drivers
v0xbd63b0_0 .net "s", 0 0, L_0xbec3d0;  alias, 1 drivers
S_0xbd6af0 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0xbd5a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbec810/d .functor NOT 1, L_0xbec570, C4<0>, C4<0>, C4<0>;
L_0xbec810 .delay 1 (1,1,1) L_0xbec810/d;
L_0xbec920/d .functor AND 1, L_0xbec810, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbec920 .delay 1 (3,3,3) L_0xbec920/d;
L_0xbecad0/d .functor AND 1, L_0xbec570, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbecad0 .delay 1 (3,3,3) L_0xbecad0/d;
v0xbd73c0_0 .net "d", 0 0, L_0xbec570;  alias, 1 drivers
v0xbd74d0_0 .net "g", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbd7590_0 .net "nd", 0 0, L_0xbec810;  1 drivers
v0xbd7630_0 .net "q", 0 0, L_0xbecc30;  alias, 1 drivers
v0xbd76d0_0 .net "qb", 0 0, L_0xbecd80;  alias, 1 drivers
v0xbd77c0_0 .net "r", 0 0, L_0xbec920;  1 drivers
v0xbd7890_0 .net "s", 0 0, L_0xbecad0;  1 drivers
S_0xbd6d60 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbd6af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbecc30/d .functor NOR 1, L_0xbec920, L_0xbecd80, C4<0>, C4<0>;
L_0xbecc30 .delay 1 (2,2,2) L_0xbecc30/d;
L_0xbecd80/d .functor NOR 1, L_0xbecc30, L_0xbecad0, C4<0>, C4<0>;
L_0xbecd80 .delay 1 (2,2,2) L_0xbecd80/d;
v0xbd6fe0_0 .net "q", 0 0, L_0xbecc30;  alias, 1 drivers
v0xbd70c0_0 .net "qb", 0 0, L_0xbecd80;  alias, 1 drivers
v0xbd7180_0 .net "r", 0 0, L_0xbec920;  alias, 1 drivers
v0xbd7250_0 .net "s", 0 0, L_0xbecad0;  alias, 1 drivers
S_0xbd7fb0 .scope module, "DFF[3]" "dff" 13 9, 14 2 0, S_0xbd0bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbecf80/d .functor NOT 1, v0xbdd7b0_0, C4<0>, C4<0>, C4<0>;
L_0xbecf80 .delay 1 (1,1,1) L_0xbecf80/d;
v0xbd9f20_0 .net "clk", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbd9fc0_0 .net "d", 0 0, L_0xbee4f0;  1 drivers
v0xbda080_0 .net "nclk", 0 0, L_0xbecf80;  1 drivers
v0xbda180_0 .net "q", 0 0, L_0xbedd60;  1 drivers
v0xbda270_0 .net "q_tmp", 0 0, L_0xbed5e0;  1 drivers
v0xbda360_0 .net "qb", 0 0, L_0xbedeb0;  1 drivers
v0xbda450_0 .net "qb_tmp", 0 0, L_0xbed770;  1 drivers
S_0xbd8220 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0xbd7fb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbed0d0/d .functor NOT 1, L_0xbee4f0, C4<0>, C4<0>, C4<0>;
L_0xbed0d0 .delay 1 (1,1,1) L_0xbed0d0/d;
L_0xbed250/d .functor AND 1, L_0xbed0d0, L_0xbecf80, C4<1>, C4<1>;
L_0xbed250 .delay 1 (3,3,3) L_0xbed250/d;
L_0xbed420/d .functor AND 1, L_0xbee4f0, L_0xbecf80, C4<1>, C4<1>;
L_0xbed420 .delay 1 (3,3,3) L_0xbed420/d;
v0xbd8ab0_0 .net "d", 0 0, L_0xbee4f0;  alias, 1 drivers
v0xbd8b90_0 .net "g", 0 0, L_0xbecf80;  alias, 1 drivers
v0xbd8c50_0 .net "nd", 0 0, L_0xbed0d0;  1 drivers
v0xbd8cf0_0 .net "q", 0 0, L_0xbed5e0;  alias, 1 drivers
v0xbd8dc0_0 .net "qb", 0 0, L_0xbed770;  alias, 1 drivers
v0xbd8eb0_0 .net "r", 0 0, L_0xbed250;  1 drivers
v0xbd8f80_0 .net "s", 0 0, L_0xbed420;  1 drivers
S_0xbd8490 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbd8220;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbed5e0/d .functor NOR 1, L_0xbed250, L_0xbed770, C4<0>, C4<0>;
L_0xbed5e0 .delay 1 (2,2,2) L_0xbed5e0/d;
L_0xbed770/d .functor NOR 1, L_0xbed5e0, L_0xbed420, C4<0>, C4<0>;
L_0xbed770 .delay 1 (2,2,2) L_0xbed770/d;
v0xbd8700_0 .net "q", 0 0, L_0xbed5e0;  alias, 1 drivers
v0xbd87e0_0 .net "qb", 0 0, L_0xbed770;  alias, 1 drivers
v0xbd88a0_0 .net "r", 0 0, L_0xbed250;  alias, 1 drivers
v0xbd8940_0 .net "s", 0 0, L_0xbed420;  alias, 1 drivers
S_0xbd9080 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0xbd7fb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbed8e0/d .functor NOT 1, L_0xbed5e0, C4<0>, C4<0>, C4<0>;
L_0xbed8e0 .delay 1 (1,1,1) L_0xbed8e0/d;
L_0xbeda10/d .functor AND 1, L_0xbed8e0, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbeda10 .delay 1 (3,3,3) L_0xbeda10/d;
L_0xbedbe0/d .functor AND 1, L_0xbed5e0, v0xbdd7b0_0, C4<1>, C4<1>;
L_0xbedbe0 .delay 1 (3,3,3) L_0xbedbe0/d;
v0xbd9950_0 .net "d", 0 0, L_0xbed5e0;  alias, 1 drivers
v0xbd9a60_0 .net "g", 0 0, v0xbdd7b0_0;  alias, 1 drivers
v0xbd9b20_0 .net "nd", 0 0, L_0xbed8e0;  1 drivers
v0xbd9bc0_0 .net "q", 0 0, L_0xbedd60;  alias, 1 drivers
v0xbd9c60_0 .net "qb", 0 0, L_0xbedeb0;  alias, 1 drivers
v0xbd9d50_0 .net "r", 0 0, L_0xbeda10;  1 drivers
v0xbd9e20_0 .net "s", 0 0, L_0xbedbe0;  1 drivers
S_0xbd92f0 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0xbd9080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0xbedd60/d .functor NOR 1, L_0xbeda10, L_0xbedeb0, C4<0>, C4<0>;
L_0xbedd60 .delay 1 (2,2,2) L_0xbedd60/d;
L_0xbedeb0/d .functor NOR 1, L_0xbedd60, L_0xbedbe0, C4<0>, C4<0>;
L_0xbedeb0 .delay 1 (2,2,2) L_0xbedeb0/d;
v0xbd9570_0 .net "q", 0 0, L_0xbedd60;  alias, 1 drivers
v0xbd9650_0 .net "qb", 0 0, L_0xbedeb0;  alias, 1 drivers
v0xbd9710_0 .net "r", 0 0, L_0xbeda10;  alias, 1 drivers
v0xbd97e0_0 .net "s", 0 0, L_0xbedbe0;  alias, 1 drivers
    .scope S_0xa70670;
T_0 ;
    %vpi_call 2 22 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xa70670 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xbdd570_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xbdd030_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbdd7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd8f0_0, 0, 1;
    %delay 103, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd7b0_0, 0, 1;
    %delay 103, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xbdd570_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0xbdd030_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbdd7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd8f0_0, 0, 1;
    %delay 103, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd7b0_0, 0, 1;
    %delay 103, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xbdd570_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xbdd030_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbdd7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd8f0_0, 0, 1;
    %delay 103, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd7b0_0, 0, 1;
    %delay 103, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xbdd570_0, 0, 2;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0xbdd030_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbdd7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd8f0_0, 0, 1;
    %delay 103, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd7b0_0, 0, 1;
    %delay 103, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xbdd3f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xbdd4b0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xbdd570_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbdd7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbdd850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbdd680_0, 0, 1;
    %delay 103, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd7b0_0, 0, 1;
    %delay 103, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xbdd3f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xbdd4b0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xbdd570_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbdd7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbdd850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbdd680_0, 0, 1;
    %delay 103, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd7b0_0, 0, 1;
    %delay 103, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xbdd3f0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xbdd4b0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xbdd570_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbdd7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbdd850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbdd680_0, 0, 1;
    %delay 103, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd7b0_0, 0, 1;
    %delay 103, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xbdd3f0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xbdd4b0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xbdd570_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbdd7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbdd850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbdd680_0, 0, 1;
    %delay 103, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd7b0_0, 0, 1;
    %delay 103, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbdd7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbdd8f0_0, 0, 1;
    %delay 103, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd7b0_0, 0, 1;
    %delay 103, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xbdd3f0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xbdd4b0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xbdd570_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbdd7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbdd850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd680_0, 0, 1;
    %delay 103, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd7b0_0, 0, 1;
    %delay 103, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xbdd3f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xbdd4b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xbdd570_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbdd7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbdd850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd680_0, 0, 1;
    %delay 103, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd7b0_0, 0, 1;
    %delay 103, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xbdd3f0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xbdd4b0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xbdd570_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbdd7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbdd850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd680_0, 0, 1;
    %delay 103, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd7b0_0, 0, 1;
    %delay 103, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xbdd3f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xbdd4b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xbdd570_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbdd7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbdd850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd680_0, 0, 1;
    %delay 103, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbdd7b0_0, 0, 1;
    %delay 103, 0;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "testbench.v";
    "datapath.v";
    "../alu/alu.v";
    "../mux_21_4b/mux_21_4b.v";
    "../mux_21_1b/mux_21_1b.v";
    "../rca/rca.v";
    "../fa/fa.v";
    "../reg_file/reg_file.v";
    "../decoder_24_1b/decoder_24_1b.v";
    "../mux_41_4b/mux_41_4b.v";
    "../mux_41_1b/mux_41_1b.v";
    "../reg4/reg4.v";
    "../dff/dff.v";
    "../d_latch/d_latch.v";
    "../sr_latch/sr_latch.v";
