INFO-FLOW: Workspace C:/test/ecdsa/vadd_kernel/krnl_vadd/hls opened at Fri Nov 22 16:12:59 +0900 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini C:/test/ecdsa/vadd_kernel/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=krnl_vadd.cpp' from C:/test/ecdsa/vadd_kernel/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=krnl_vadd.cpp' from C:/test/ecdsa/vadd_kernel/hls_config.cfg(10)
Execute     add_files C:/test/ecdsa/vadd_kernel/krnl_vadd.cpp 
INFO: [HLS 200-10] Adding design file 'C:/test/ecdsa/vadd_kernel/krnl_vadd.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:\test\ecdsa\vadd_kernel\krnl_vadd.hpp' from C:/test/ecdsa/vadd_kernel/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\test\ecdsa\vadd_kernel\krnl_vadd.hpp' from C:/test/ecdsa/vadd_kernel/hls_config.cfg(11)
Execute     add_files C:\test\ecdsa\vadd_kernel\krnl_vadd.hpp 
INFO: [HLS 200-10] Adding design file 'C:/test/ecdsa/vadd_kernel/krnl_vadd.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=krnl_vadd_test.cpp' from C:/test/ecdsa/vadd_kernel/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'tb.file=krnl_vadd_test.cpp' from C:/test/ecdsa/vadd_kernel/hls_config.cfg(7)
Execute     add_files -tb C:/test/ecdsa/vadd_kernel/krnl_vadd_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/test/ecdsa/vadd_kernel/krnl_vadd_test.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=krnl_vadd' from C:/test/ecdsa/vadd_kernel/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'syn.top=krnl_vadd' from C:/test/ecdsa/vadd_kernel/hls_config.cfg(6)
Execute     set_top krnl_vadd 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/test/ecdsa/vadd_kernel/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/test/ecdsa/vadd_kernel/hls_config.cfg(5)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcu250-figd2104-2L-e' from C:/test/ecdsa/vadd_kernel/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xcu250-figd2104-2L-e' from C:/test/ecdsa/vadd_kernel/hls_config.cfg(1)
Execute     set_part xcu250-figd2104-2L-e 
Execute       create_platform xcu250-figd2104-2L-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
Command       create_platform done; 5.325 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.186 sec.
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.239 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Command       ap_part_info done; 0.125 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.711 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=25' from C:/test/ecdsa/vadd_kernel/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'clock=25' from C:/test/ecdsa/vadd_kernel/hls_config.cfg(4)
Execute     create_clock -period 25 
Execute       ap_set_clock -name default -period 25 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/test/ecdsa/vadd_kernel/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/test/ecdsa/vadd_kernel/hls_config.cfg(8)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 5.804 sec.
Execute   apply_ini C:/test/ecdsa/vadd_kernel/krnl_vadd/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Command     ap_part_info done; 0.109 sec.
Execute     source run_sim.tcl 
Command     ap_source done; 0.296 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.554 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
