Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/mjmah/OneDrive/Desktop/everything/Main/term-summer2022/az-dsd/HW2/HW2/counter_tb_isim_beh.exe -prj C:/Users/mjmah/OneDrive/Desktop/everything/Main/term-summer2022/az-dsd/HW2/HW2/counter_tb_beh.prj work.counter_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/mjmah/OneDrive/Desktop/everything/Main/term-summer2022/az-dsd/HW2/HW2/T_Flip_Flop.v" into library work
Analyzing Verilog file "C:/Users/mjmah/OneDrive/Desktop/everything/Main/term-summer2022/az-dsd/HW2/HW2/Four_Bit_Up_Down_Counter.v" into library work
Analyzing Verilog file "C:/Users/mjmah/OneDrive/Desktop/everything/Main/term-summer2022/az-dsd/HW2/HW2/main_module.v" into library work
Analyzing Verilog file "C:/Users/mjmah/OneDrive/Desktop/everything/Main/term-summer2022/az-dsd/HW2/HW2/counter_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module T_Flip_Flop
Compiling module Four_Bit_Up_Down_Counter
Compiling module main_module
Compiling module counter_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Users/mjmah/OneDrive/Desktop/everything/Main/term-summer2022/az-dsd/HW2/HW2/counter_tb_isim_beh.exe
Fuse Memory Usage: 28848 KB
Fuse CPU Usage: 264 ms
