#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Oct  3 14:17:49 2019
# Process ID: 1104
# Current directory: F:/FPGA_Contest_Proj/Con_proj_led
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5700 F:\FPGA_Contest_Proj\Con_proj_led\Con_proj_led.xpr
# Log file: F:/FPGA_Contest_Proj/Con_proj_led/vivado.log
# Journal file: F:/FPGA_Contest_Proj/Con_proj_led\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado.2017/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 725.047 ; gain = 43.539
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name CLK_400MHZ -dir f:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {CLK_400MHZ} CONFIG.CLKOUT2_USED {false} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {400} CONFIG.CLKOUT3_USED {false} CONFIG.CLKOUT4_USED {false} CONFIG.CLKOUT5_USED {false} CONFIG.CLKOUT6_USED {false} CONFIG.CLKOUT7_USED {false} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {2.500} CONFIG.MMCM_CLKOUT1_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {1} CONFIG.MMCM_CLKOUT3_DIVIDE {1} CONFIG.MMCM_CLKOUT4_DIVIDE {1} CONFIG.MMCM_CLKOUT5_DIVIDE {1} CONFIG.MMCM_CLKOUT6_DIVIDE {1} CONFIG.NUM_OUT_CLKS {1} CONFIG.CLKOUT1_JITTER {101.114} CONFIG.CLKOUT2_JITTER {130.958} CONFIG.CLKOUT2_PHASE_ERROR {98.575} CONFIG.CLKOUT3_JITTER {130.958} CONFIG.CLKOUT3_PHASE_ERROR {98.575} CONFIG.CLKOUT4_JITTER {130.958} CONFIG.CLKOUT4_PHASE_ERROR {98.575} CONFIG.CLKOUT5_JITTER {130.958} CONFIG.CLKOUT5_PHASE_ERROR {98.575} CONFIG.CLKOUT6_JITTER {130.958} CONFIG.CLKOUT6_PHASE_ERROR {98.575} CONFIG.CLKOUT7_JITTER {130.958} CONFIG.CLKOUT7_PHASE_ERROR {98.575}] [get_ips CLK_400MHZ]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'CLK_400MHZ' to 'CLK_400MHZ' is not allowed and is ignored.
generate_target {instantiation_template} [get_files f:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sources_1/ip/CLK_400MHZ/CLK_400MHZ.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'CLK_400MHZ'...
update_compile_order -fileset sources_1
generate_target all [get_files  f:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sources_1/ip/CLK_400MHZ/CLK_400MHZ.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'CLK_400MHZ'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'CLK_400MHZ'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'CLK_400MHZ'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'CLK_400MHZ'...
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 952.188 ; gain = 5.008
catch { config_ip_cache -export [get_ips -all CLK_400MHZ] }
export_ip_user_files -of_objects [get_files f:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sources_1/ip/CLK_400MHZ/CLK_400MHZ.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sources_1/ip/CLK_400MHZ/CLK_400MHZ.xci]
launch_runs -jobs 2 CLK_400MHZ_synth_1
[Thu Oct  3 14:52:21 2019] Launched CLK_400MHZ_synth_1...
Run output will be captured here: F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/CLK_400MHZ_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 952.188 ; gain = 0.000
export_simulation -of_objects [get_files f:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sources_1/ip/CLK_400MHZ/CLK_400MHZ.xci] -directory F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.ip_user_files -ipstatic_source_dir F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.cache/compile_simlib/modelsim} {questa=F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.cache/compile_simlib/questa} {riviera=F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.cache/compile_simlib/riviera} {activehdl=F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
CRITICAL WARNING: [HDL 9-806] Syntax error near "{". [F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sources_1/new/led.v:49]
[Thu Oct  3 15:47:51 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
CRITICAL WARNING: [HDL 9-806] Syntax error near "{". [F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sources_1/new/led.v:49]
[Thu Oct  3 15:50:28 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/synth_1/runme.log
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name clk_wiz_0 -dir f:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sources_1/ip
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {400} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {12} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {3} CONFIG.CLKOUT1_JITTER {90.074} CONFIG.CLKOUT1_PHASE_ERROR {87.180}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files f:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  f:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files f:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 2 clk_wiz_0_synth_1
[Thu Oct  3 15:56:34 2019] Launched clk_wiz_0_synth_1...
Run output will be captured here: F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files f:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.ip_user_files -ipstatic_source_dir F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.cache/compile_simlib/modelsim} {questa=F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.cache/compile_simlib/questa} {riviera=F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.cache/compile_simlib/riviera} {activehdl=F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Oct  3 16:11:36 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1140.930 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado.2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'led_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sources_1/new/led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sim_1/new/led_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1140.930 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado.2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1109291d7f604fb190a7fb54bad605bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot led_tb_behav xil_defaultlib.led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=12,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.led
Compiling module xil_defaultlib.led_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim/xsim.dir/led_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim/xsim.dir/led_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Oct  3 16:14:44 2019. For additional details about this file, please refer to the WebTalk help file at E:/vivado.2017/Vivado/2017.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 52.629 ; gain = 1.070
INFO: [Common 17-206] Exiting Webtalk at Thu Oct  3 16:14:44 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1140.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "led_tb_behav -key {Behavioral:sim_1:Functional:led_tb} -tclbatch {led_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source led_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0  LED[1]:0,LED[2]:0,LED[3]:0
                 100  LED[1]:1,LED[2]:0,LED[3]:0
                 200  LED[1]:0,LED[2]:1,LED[3]:0
                 300  LED[1]:0,LED[2]:0,LED[3]:1
                 400  LED[1]:0,LED[2]:0,LED[3]:0
$finish called at time : 1 us : File "F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sim_1/new/led_tb.v" Line 44
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1157.555 ; gain = 16.625
INFO: [USF-XSim-96] XSim completed. Design snapshot 'led_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:56 . Memory (MB): peak = 1157.555 ; gain = 16.625
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1159.691 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado.2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'led_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sources_1/new/led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sim_1/new/led_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado.2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1109291d7f604fb190a7fb54bad605bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot led_tb_behav xil_defaultlib.led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] CLK400M is not declared [F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sim_1/new/led_tb.v:68]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1159.691 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Oct  3 16:37:57 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Oct  3 16:39:16 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado.2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'led_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sources_1/new/led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sim_1/new/led_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1160.715 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado.2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1109291d7f604fb190a7fb54bad605bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot led_tb_behav xil_defaultlib.led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] CLK400M is not declared [F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sim_1/new/led_tb.v:75]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1160.715 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-99] Step results log file:'F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 1160.715 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado.2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'led_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sources_1/new/led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sim_1/new/led_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado.2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1109291d7f604fb190a7fb54bad605bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot led_tb_behav xil_defaultlib.led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=12,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.led
Compiling module xil_defaultlib.led_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 1187.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "led_tb_behav -key {Behavioral:sim_1:Functional:led_tb} -tclbatch {led_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source led_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0  LED[1]:0,LED[2]:0,LED[3]:0
                   0  CLK_400M:0
                 100  LED[1]:1,LED[2]:0,LED[3]:0
                 105  CLK_400M:1
                 115  CLK_400M:0
                 200  LED[1]:0,LED[2]:1,LED[3]:0
                 300  LED[1]:0,LED[2]:0,LED[3]:1
                 385  CLK_400M:1
                 386  CLK_400M:0
                 388  CLK_400M:1
                 389  CLK_400M:0
                 390  CLK_400M:1
                 391  CLK_400M:0
                 393  CLK_400M:1
                 394  CLK_400M:0
                 395  CLK_400M:1
                 396  CLK_400M:0
                 398  CLK_400M:1
                 399  CLK_400M:0
                 400  CLK_400M:1
                 400  LED[1]:0,LED[2]:0,LED[3]:0
                 401  CLK_400M:0
                 403  CLK_400M:1
                 404  CLK_400M:0
                 405  CLK_400M:1
                 406  CLK_400M:0
                 408  CLK_400M:1
                 409  CLK_400M:0
                 410  CLK_400M:1
                 411  CLK_400M:0
                 413  CLK_400M:1
                 414  CLK_400M:0
                 415  CLK_400M:1
                 416  CLK_400M:0
                 418  CLK_400M:1
                 419  CLK_400M:0
                 420  CLK_400M:1
                 421  CLK_400M:0
                 423  CLK_400M:1
                 424  CLK_400M:0
                 425  CLK_400M:1
                 426  CLK_400M:0
                 428  CLK_400M:1
                 429  CLK_400M:0
                 430  CLK_400M:1
                 431  CLK_400M:0
                 433  CLK_400M:1
                 434  CLK_400M:0
                 435  CLK_400M:1
                 436  CLK_400M:0
                 438  CLK_400M:1
                 439  CLK_400M:0
                 440  CLK_400M:1
                 441  CLK_400M:0
                 443  CLK_400M:1
                 444  CLK_400M:0
                 445  CLK_400M:1
                 446  CLK_400M:0
                 448  CLK_400M:1
                 449  CLK_400M:0
                 450  CLK_400M:1
                 451  CLK_400M:0
                 453  CLK_400M:1
                 454  CLK_400M:0
                 455  CLK_400M:1
                 456  CLK_400M:0
                 458  CLK_400M:1
                 459  CLK_400M:0
                 460  CLK_400M:1
                 461  CLK_400M:0
                 463  CLK_400M:1
                 464  CLK_400M:0
                 465  CLK_400M:1
                 466  CLK_400M:0
                 468  CLK_400M:1
                 469  CLK_400M:0
                 470  CLK_400M:1
                 471  CLK_400M:0
                 473  CLK_400M:1
                 474  CLK_400M:0
                 475  CLK_400M:1
                 476  CLK_400M:0
                 478  CLK_400M:1
                 479  CLK_400M:0
                 480  CLK_400M:1
                 481  CLK_400M:0
                 483  CLK_400M:1
                 484  CLK_400M:0
                 485  CLK_400M:1
                 486  CLK_400M:0
                 488  CLK_400M:1
                 489  CLK_400M:0
                 490  CLK_400M:1
                 491  CLK_400M:0
                 493  CLK_400M:1
                 494  CLK_400M:0
                 495  CLK_400M:1
                 496  CLK_400M:0
                 498  CLK_400M:1
                 499  CLK_400M:0
                 500  CLK_400M:1
                 501  CLK_400M:0
                 503  CLK_400M:1
                 504  CLK_400M:0
                 505  CLK_400M:1
                 506  CLK_400M:0
                 508  CLK_400M:1
                 509  CLK_400M:0
                 510  CLK_400M:1
                 511  CLK_400M:0
                 513  CLK_400M:1
                 514  CLK_400M:0
                 515  CLK_400M:1
                 516  CLK_400M:0
                 518  CLK_400M:1
                 519  CLK_400M:0
                 520  CLK_400M:1
                 521  CLK_400M:0
                 523  CLK_400M:1
                 524  CLK_400M:0
                 525  CLK_400M:1
                 526  CLK_400M:0
                 528  CLK_400M:1
                 529  CLK_400M:0
                 530  CLK_400M:1
                 531  CLK_400M:0
                 533  CLK_400M:1
                 534  CLK_400M:0
                 535  CLK_400M:1
                 536  CLK_400M:0
                 538  CLK_400M:1
                 539  CLK_400M:0
                 540  CLK_400M:1
                 541  CLK_400M:0
                 543  CLK_400M:1
                 544  CLK_400M:0
                 545  CLK_400M:1
                 546  CLK_400M:0
                 548  CLK_400M:1
                 549  CLK_400M:0
                 550  CLK_400M:1
                 551  CLK_400M:0
                 553  CLK_400M:1
                 554  CLK_400M:0
                 555  CLK_400M:1
                 556  CLK_400M:0
                 558  CLK_400M:1
                 559  CLK_400M:0
                 560  CLK_400M:1
                 561  CLK_400M:0
                 563  CLK_400M:1
                 564  CLK_400M:0
                 565  CLK_400M:1
                 566  CLK_400M:0
                 568  CLK_400M:1
                 569  CLK_400M:0
                 570  CLK_400M:1
                 571  CLK_400M:0
                 573  CLK_400M:1
                 574  CLK_400M:0
                 575  CLK_400M:1
                 576  CLK_400M:0
                 578  CLK_400M:1
                 579  CLK_400M:0
                 580  CLK_400M:1
                 581  CLK_400M:0
                 583  CLK_400M:1
                 584  CLK_400M:0
                 585  CLK_400M:1
                 586  CLK_400M:0
                 588  CLK_400M:1
                 589  CLK_400M:0
                 590  CLK_400M:1
                 591  CLK_400M:0
                 593  CLK_400M:1
                 594  CLK_400M:0
                 595  CLK_400M:1
                 596  CLK_400M:0
                 598  CLK_400M:1
                 599  CLK_400M:0
                 600  CLK_400M:1
                 601  CLK_400M:0
                 603  CLK_400M:1
                 604  CLK_400M:0
                 605  CLK_400M:1
                 606  CLK_400M:0
                 608  CLK_400M:1
                 609  CLK_400M:0
                 610  CLK_400M:1
                 611  CLK_400M:0
                 613  CLK_400M:1
                 614  CLK_400M:0
                 615  CLK_400M:1
                 616  CLK_400M:0
                 618  CLK_400M:1
                 619  CLK_400M:0
                 620  CLK_400M:1
                 621  CLK_400M:0
                 623  CLK_400M:1
                 624  CLK_400M:0
                 625  CLK_400M:1
                 626  CLK_400M:0
                 628  CLK_400M:1
                 629  CLK_400M:0
                 630  CLK_400M:1
                 631  CLK_400M:0
                 633  CLK_400M:1
                 634  CLK_400M:0
                 635  CLK_400M:1
                 636  CLK_400M:0
                 638  CLK_400M:1
                 639  CLK_400M:0
                 640  CLK_400M:1
                 641  CLK_400M:0
                 643  CLK_400M:1
                 644  CLK_400M:0
                 645  CLK_400M:1
                 646  CLK_400M:0
                 648  CLK_400M:1
                 649  CLK_400M:0
                 650  CLK_400M:1
                 651  CLK_400M:0
                 653  CLK_400M:1
                 654  CLK_400M:0
                 655  CLK_400M:1
                 656  CLK_400M:0
                 658  CLK_400M:1
                 659  CLK_400M:0
                 660  CLK_400M:1
                 661  CLK_400M:0
                 663  CLK_400M:1
                 664  CLK_400M:0
                 665  CLK_400M:1
                 666  CLK_400M:0
                 668  CLK_400M:1
                 669  CLK_400M:0
                 670  CLK_400M:1
                 671  CLK_400M:0
                 673  CLK_400M:1
                 674  CLK_400M:0
                 675  CLK_400M:1
                 676  CLK_400M:0
                 678  CLK_400M:1
                 679  CLK_400M:0
                 680  CLK_400M:1
                 681  CLK_400M:0
                 683  CLK_400M:1
                 684  CLK_400M:0
                 685  CLK_400M:1
                 686  CLK_400M:0
                 688  CLK_400M:1
                 689  CLK_400M:0
                 690  CLK_400M:1
                 691  CLK_400M:0
                 693  CLK_400M:1
                 694  CLK_400M:0
                 695  CLK_400M:1
                 696  CLK_400M:0
                 698  CLK_400M:1
                 699  CLK_400M:0
                 700  CLK_400M:1
                 701  CLK_400M:0
                 703  CLK_400M:1
                 704  CLK_400M:0
                 705  CLK_400M:1
                 706  CLK_400M:0
                 708  CLK_400M:1
                 709  CLK_400M:0
                 710  CLK_400M:1
                 711  CLK_400M:0
                 713  CLK_400M:1
                 714  CLK_400M:0
                 715  CLK_400M:1
                 716  CLK_400M:0
                 718  CLK_400M:1
                 719  CLK_400M:0
                 720  CLK_400M:1
                 721  CLK_400M:0
                 723  CLK_400M:1
                 724  CLK_400M:0
                 725  CLK_400M:1
                 726  CLK_400M:0
                 728  CLK_400M:1
                 729  CLK_400M:0
                 730  CLK_400M:1
                 731  CLK_400M:0
                 733  CLK_400M:1
                 734  CLK_400M:0
                 735  CLK_400M:1
                 736  CLK_400M:0
                 738  CLK_400M:1
                 739  CLK_400M:0
                 740  CLK_400M:1
                 741  CLK_400M:0
                 743  CLK_400M:1
                 744  CLK_400M:0
                 745  CLK_400M:1
                 746  CLK_400M:0
                 748  CLK_400M:1
                 749  CLK_400M:0
                 750  CLK_400M:1
                 751  CLK_400M:0
                 753  CLK_400M:1
                 754  CLK_400M:0
                 755  CLK_400M:1
                 756  CLK_400M:0
                 758  CLK_400M:1
                 759  CLK_400M:0
                 760  CLK_400M:1
                 761  CLK_400M:0
                 763  CLK_400M:1
                 764  CLK_400M:0
                 765  CLK_400M:1
                 766  CLK_400M:0
                 768  CLK_400M:1
                 769  CLK_400M:0
                 770  CLK_400M:1
                 771  CLK_400M:0
                 773  CLK_400M:1
                 774  CLK_400M:0
                 775  CLK_400M:1
                 776  CLK_400M:0
                 778  CLK_400M:1
                 779  CLK_400M:0
                 780  CLK_400M:1
                 781  CLK_400M:0
                 783  CLK_400M:1
                 784  CLK_400M:0
                 785  CLK_400M:1
                 786  CLK_400M:0
                 788  CLK_400M:1
                 789  CLK_400M:0
                 790  CLK_400M:1
                 791  CLK_400M:0
                 793  CLK_400M:1
                 794  CLK_400M:0
                 795  CLK_400M:1
                 796  CLK_400M:0
                 798  CLK_400M:1
                 799  CLK_400M:0
                 800  CLK_400M:1
                 801  CLK_400M:0
                 803  CLK_400M:1
                 804  CLK_400M:0
                 805  CLK_400M:1
                 806  CLK_400M:0
                 808  CLK_400M:1
                 809  CLK_400M:0
                 810  CLK_400M:1
                 811  CLK_400M:0
                 813  CLK_400M:1
                 814  CLK_400M:0
                 815  CLK_400M:1
                 816  CLK_400M:0
                 818  CLK_400M:1
                 819  CLK_400M:0
                 820  CLK_400M:1
                 821  CLK_400M:0
                 823  CLK_400M:1
                 824  CLK_400M:0
                 825  CLK_400M:1
                 826  CLK_400M:0
                 828  CLK_400M:1
                 829  CLK_400M:0
                 830  CLK_400M:1
                 831  CLK_400M:0
                 833  CLK_400M:1
                 834  CLK_400M:0
                 835  CLK_400M:1
                 836  CLK_400M:0
                 838  CLK_400M:1
                 839  CLK_400M:0
                 840  CLK_400M:1
                 841  CLK_400M:0
                 843  CLK_400M:1
                 844  CLK_400M:0
                 845  CLK_400M:1
                 846  CLK_400M:0
                 848  CLK_400M:1
                 849  CLK_400M:0
                 850  CLK_400M:1
                 851  CLK_400M:0
                 853  CLK_400M:1
                 854  CLK_400M:0
                 855  CLK_400M:1
                 856  CLK_400M:0
                 858  CLK_400M:1
                 859  CLK_400M:0
                 860  CLK_400M:1
                 861  CLK_400M:0
                 863  CLK_400M:1
                 864  CLK_400M:0
                 865  CLK_400M:1
                 866  CLK_400M:0
                 868  CLK_400M:1
                 869  CLK_400M:0
                 870  CLK_400M:1
                 871  CLK_400M:0
                 873  CLK_400M:1
                 874  CLK_400M:0
                 875  CLK_400M:1
                 876  CLK_400M:0
                 878  CLK_400M:1
                 879  CLK_400M:0
                 880  CLK_400M:1
                 881  CLK_400M:0
                 883  CLK_400M:1
                 884  CLK_400M:0
                 885  CLK_400M:1
                 886  CLK_400M:0
                 888  CLK_400M:1
                 889  CLK_400M:0
                 890  CLK_400M:1
                 891  CLK_400M:0
                 893  CLK_400M:1
                 894  CLK_400M:0
                 895  CLK_400M:1
                 896  CLK_400M:0
                 898  CLK_400M:1
                 899  CLK_400M:0
                 900  CLK_400M:1
                 901  CLK_400M:0
                 903  CLK_400M:1
                 904  CLK_400M:0
                 905  CLK_400M:1
                 906  CLK_400M:0
                 908  CLK_400M:1
                 909  CLK_400M:0
                 910  CLK_400M:1
                 911  CLK_400M:0
                 913  CLK_400M:1
                 914  CLK_400M:0
                 915  CLK_400M:1
                 916  CLK_400M:0
                 918  CLK_400M:1
                 919  CLK_400M:0
                 920  CLK_400M:1
                 921  CLK_400M:0
                 923  CLK_400M:1
                 924  CLK_400M:0
                 925  CLK_400M:1
                 926  CLK_400M:0
                 928  CLK_400M:1
                 929  CLK_400M:0
                 930  CLK_400M:1
                 931  CLK_400M:0
                 933  CLK_400M:1
                 934  CLK_400M:0
                 935  CLK_400M:1
                 936  CLK_400M:0
                 938  CLK_400M:1
                 939  CLK_400M:0
                 940  CLK_400M:1
                 941  CLK_400M:0
                 943  CLK_400M:1
                 944  CLK_400M:0
                 945  CLK_400M:1
                 946  CLK_400M:0
                 948  CLK_400M:1
                 949  CLK_400M:0
                 950  CLK_400M:1
                 951  CLK_400M:0
                 953  CLK_400M:1
                 954  CLK_400M:0
                 955  CLK_400M:1
                 956  CLK_400M:0
                 958  CLK_400M:1
                 959  CLK_400M:0
                 960  CLK_400M:1
                 961  CLK_400M:0
                 963  CLK_400M:1
                 964  CLK_400M:0
                 965  CLK_400M:1
                 966  CLK_400M:0
                 968  CLK_400M:1
                 969  CLK_400M:0
                 970  CLK_400M:1
                 971  CLK_400M:0
                 973  CLK_400M:1
                 974  CLK_400M:0
                 975  CLK_400M:1
                 976  CLK_400M:0
                 978  CLK_400M:1
                 979  CLK_400M:0
                 980  CLK_400M:1
                 981  CLK_400M:0
                 983  CLK_400M:1
                 984  CLK_400M:0
                 985  CLK_400M:1
                 986  CLK_400M:0
                 988  CLK_400M:1
                 989  CLK_400M:0
                 990  CLK_400M:1
                 991  CLK_400M:0
                 993  CLK_400M:1
                 994  CLK_400M:0
                 995  CLK_400M:1
                 996  CLK_400M:0
                 998  CLK_400M:1
                 999  CLK_400M:0
$finish called at time : 1 us : File "F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.srcs/sim_1/new/led_tb.v" Line 76
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1187.816 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'led_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:40 . Memory (MB): peak = 1187.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Oct  3 17:11:09 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Oct  3 17:14:11 2019] Launched impl_1...
Run output will be captured here: F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Oct  3 17:38:31 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Oct  3 17:43:49 2019] Launched impl_1...
Run output will be captured here: F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 2
[Thu Oct  3 18:00:16 2019] Launched impl_1...
Run output will be captured here: F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Oct  3 18:01:25 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Oct  3 18:03:16 2019] Launched impl_1...
Run output will be captured here: F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Oct  3 18:04:55 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Oct  3 18:06:50 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
[Thu Oct  3 18:08:40 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/synth_1/runme.log
[Thu Oct  3 18:08:40 2019] Launched impl_1...
Run output will be captured here: F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Oct  3 18:17:47 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Oct  3 18:20:28 2019] Launched impl_1...
Run output will be captured here: F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct  3 18:23:48 2019] Launched impl_1...
Run output will be captured here: F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/impl_1/runme.log
open_hw
open_hw: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1187.816 ; gain = 0.000
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1187.816 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A38303A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1728.746 ; gain = 540.930
set_property PROGRAM.FILE {F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/impl_1/led.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/impl_1/led.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct  3 18:33:02 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/synth_1/runme.log
[Thu Oct  3 18:33:02 2019] Launched impl_1...
Run output will be captured here: F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A38303A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A38303A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/impl_1/led.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A38303A
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 19:17:36 2019...
