# FIFO-using-Verilog
Hi all!, this is my FIFO buffer Project using Verilog HDL.
