design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/hazard3,hazard3_core,RUN_2025.09.29_17.27.13,flow completed,0h21m0s0ms,0h10m29s0ms,12313.701045095739,4.374260276099999,3694.1103135287212,-1,52.425399999999996,983.21,14406,0,0,0,0,0,0,0,0,0,0,0,1308899,152307,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1686932030.0,0.0,46.5,44.08,11.78,17.23,-1,10435,15984,572,6052,0,0,0,11788,404,77,221,451,2024,449,125,3913,1660,1716,47,12736,6840,17696,28453,16159,81884,1046774.5343999999,0.0432,0.055,5.63e-05,0.0551,0.0669,7.4e-06,0.0714,0.0804,8.96e-06,16.25,100.0,10.0,100,1,30,153.18,153.6,0.3,1,10,0.4,1,gf180mcu_fd_sc_mcu7t5v0,AREA 0
