/**
 *
 * @file DMA_RegisterDefines_SWREQ.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 28 jul. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 28 jul. 2020     vyldram    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_DRIVER_HEADER_DMA_DMA_PERIPHERAL_DMA_REGISTER_DMA_REGISTERDEFINES_DMA_REGISTERDEFINES_CH_SWREQ_H_
#define XDRIVER_MCU_DRIVER_HEADER_DMA_DMA_PERIPHERAL_DMA_REGISTER_DMA_REGISTERDEFINES_DMA_REGISTERDEFINES_CH_SWREQ_H_

#include <xDriver_MCU/DMA/Peripheral/xHeader/DMA_Enum.h>

/**************************************************************************************
************************************* 9 SWREQ *************************************
****************************************************************************************/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ0_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_R_SWREQ0_BIT    ((UBase_t) 0UL)
#define DMA_CH_SWREQ_R_SWREQ0_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ0_REQ    ((UBase_t) 0x00000001UL)

#define DMA_CH_SWREQ_SWREQ0_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ0_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ0_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ1_MASK    ((UBase_t) 0x00000002UL)
#define DMA_CH_SWREQ_R_SWREQ1_BIT    ((UBase_t) 1UL)
#define DMA_CH_SWREQ_R_SWREQ1_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ1_REQ    ((UBase_t) 0x00000002UL)

#define DMA_CH_SWREQ_SWREQ1_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ1_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ1_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ2_MASK    ((UBase_t) 0x00000004UL)
#define DMA_CH_SWREQ_R_SWREQ2_BIT    ((UBase_t) 2UL)
#define DMA_CH_SWREQ_R_SWREQ2_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ2_REQ    ((UBase_t) 0x00000004UL)

#define DMA_CH_SWREQ_SWREQ2_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ2_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ2_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ3_MASK    ((UBase_t) 0x00000008UL)
#define DMA_CH_SWREQ_R_SWREQ3_BIT    ((UBase_t) 3UL)
#define DMA_CH_SWREQ_R_SWREQ3_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ3_REQ    ((UBase_t) 0x00000008UL)

#define DMA_CH_SWREQ_SWREQ3_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ3_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ3_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ4_MASK    ((UBase_t) 0x00000010UL)
#define DMA_CH_SWREQ_R_SWREQ4_BIT    ((UBase_t) 4UL)
#define DMA_CH_SWREQ_R_SWREQ4_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ4_REQ    ((UBase_t) 0x00000010UL)

#define DMA_CH_SWREQ_SWREQ4_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ4_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ4_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ5_MASK    ((UBase_t) 0x00000020UL)
#define DMA_CH_SWREQ_R_SWREQ5_BIT    ((UBase_t) 5UL)
#define DMA_CH_SWREQ_R_SWREQ5_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ5_REQ    ((UBase_t) 0x00000020UL)

#define DMA_CH_SWREQ_SWREQ5_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ5_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ5_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ6_MASK    ((UBase_t) 0x00000040UL)
#define DMA_CH_SWREQ_R_SWREQ6_BIT    ((UBase_t) 6UL)
#define DMA_CH_SWREQ_R_SWREQ6_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ6_REQ    ((UBase_t) 0x00000040UL)

#define DMA_CH_SWREQ_SWREQ6_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ6_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ6_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ7_MASK    ((UBase_t) 0x00000080UL)
#define DMA_CH_SWREQ_R_SWREQ7_BIT    ((UBase_t) 7UL)
#define DMA_CH_SWREQ_R_SWREQ7_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ7_REQ    ((UBase_t) 0x00000080UL)

#define DMA_CH_SWREQ_SWREQ7_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ7_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ7_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ8_MASK    ((UBase_t) 0x00000100UL)
#define DMA_CH_SWREQ_R_SWREQ8_BIT    ((UBase_t) 8UL)
#define DMA_CH_SWREQ_R_SWREQ8_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ8_REQ    ((UBase_t) 0x00000100UL)

#define DMA_CH_SWREQ_SWREQ8_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ8_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ8_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ9_MASK    ((UBase_t) 0x00000200UL)
#define DMA_CH_SWREQ_R_SWREQ9_BIT    ((UBase_t) 9UL)
#define DMA_CH_SWREQ_R_SWREQ9_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ9_REQ    ((UBase_t) 0x00000200UL)

#define DMA_CH_SWREQ_SWREQ9_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ9_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ9_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ10_MASK    ((UBase_t) 0x00000400UL)
#define DMA_CH_SWREQ_R_SWREQ10_BIT    ((UBase_t) 10UL)
#define DMA_CH_SWREQ_R_SWREQ10_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ10_REQ    ((UBase_t) 0x00000400UL)

#define DMA_CH_SWREQ_SWREQ10_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ10_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ10_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ11_MASK    ((UBase_t) 0x00000800UL)
#define DMA_CH_SWREQ_R_SWREQ11_BIT    ((UBase_t) 11UL)
#define DMA_CH_SWREQ_R_SWREQ11_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ11_REQ    ((UBase_t) 0x00000800UL)

#define DMA_CH_SWREQ_SWREQ11_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ11_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ11_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ12_MASK    ((UBase_t) 0x00001000UL)
#define DMA_CH_SWREQ_R_SWREQ12_BIT    ((UBase_t) 12UL)
#define DMA_CH_SWREQ_R_SWREQ12_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ12_REQ    ((UBase_t) 0x00001000UL)

#define DMA_CH_SWREQ_SWREQ12_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ12_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ12_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ13_MASK    ((UBase_t) 0x00002000UL)
#define DMA_CH_SWREQ_R_SWREQ13_BIT    ((UBase_t) 13UL)
#define DMA_CH_SWREQ_R_SWREQ13_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ13_REQ    ((UBase_t) 0x00002000UL)

#define DMA_CH_SWREQ_SWREQ13_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ13_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ13_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ14_MASK    ((UBase_t) 0x00004000UL)
#define DMA_CH_SWREQ_R_SWREQ14_BIT    ((UBase_t) 14UL)
#define DMA_CH_SWREQ_R_SWREQ14_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ14_REQ    ((UBase_t) 0x00004000UL)

#define DMA_CH_SWREQ_SWREQ14_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ14_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ14_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ15_MASK    ((UBase_t) 0x00008000UL)
#define DMA_CH_SWREQ_R_SWREQ15_BIT    ((UBase_t) 15UL)
#define DMA_CH_SWREQ_R_SWREQ15_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ15_REQ    ((UBase_t) 0x00008000UL)

#define DMA_CH_SWREQ_SWREQ15_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ15_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ15_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ16_MASK    ((UBase_t) 0x00010000UL)
#define DMA_CH_SWREQ_R_SWREQ16_BIT    ((UBase_t) 16UL)
#define DMA_CH_SWREQ_R_SWREQ16_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ16_REQ    ((UBase_t) 0x00010000UL)

#define DMA_CH_SWREQ_SWREQ16_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ16_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ16_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ17_MASK    ((UBase_t) 0x00020000UL)
#define DMA_CH_SWREQ_R_SWREQ17_BIT    ((UBase_t) 17UL)
#define DMA_CH_SWREQ_R_SWREQ17_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ17_REQ    ((UBase_t) 0x00020000UL)

#define DMA_CH_SWREQ_SWREQ17_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ17_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ17_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ18_MASK    ((UBase_t) 0x00040000UL)
#define DMA_CH_SWREQ_R_SWREQ18_BIT    ((UBase_t) 18UL)
#define DMA_CH_SWREQ_R_SWREQ18_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ18_REQ    ((UBase_t) 0x00040000UL)

#define DMA_CH_SWREQ_SWREQ18_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ18_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ18_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ19_MASK    ((UBase_t) 0x00080000UL)
#define DMA_CH_SWREQ_R_SWREQ19_BIT    ((UBase_t) 19UL)
#define DMA_CH_SWREQ_R_SWREQ19_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ19_REQ    ((UBase_t) 0x00080000UL)

#define DMA_CH_SWREQ_SWREQ19_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ19_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ19_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ20_MASK    ((UBase_t) 0x00100000UL)
#define DMA_CH_SWREQ_R_SWREQ20_BIT    ((UBase_t) 20UL)
#define DMA_CH_SWREQ_R_SWREQ20_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ20_REQ    ((UBase_t) 0x00100000UL)

#define DMA_CH_SWREQ_SWREQ20_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ20_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ20_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ21_MASK    ((UBase_t) 0x00200000UL)
#define DMA_CH_SWREQ_R_SWREQ21_BIT    ((UBase_t) 21UL)
#define DMA_CH_SWREQ_R_SWREQ21_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ21_REQ    ((UBase_t) 0x00200000UL)

#define DMA_CH_SWREQ_SWREQ21_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ21_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ21_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ22_MASK    ((UBase_t) 0x00400000UL)
#define DMA_CH_SWREQ_R_SWREQ22_BIT    ((UBase_t) 22UL)
#define DMA_CH_SWREQ_R_SWREQ22_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ22_REQ    ((UBase_t) 0x00400000UL)

#define DMA_CH_SWREQ_SWREQ22_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ22_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ22_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ23_MASK    ((UBase_t) 0x00800000UL)
#define DMA_CH_SWREQ_R_SWREQ23_BIT    ((UBase_t) 23UL)
#define DMA_CH_SWREQ_R_SWREQ23_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ23_REQ    ((UBase_t) 0x00800000UL)

#define DMA_CH_SWREQ_SWREQ23_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ23_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ23_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ24_MASK    ((UBase_t) 0x01000000UL)
#define DMA_CH_SWREQ_R_SWREQ24_BIT    ((UBase_t) 24UL)
#define DMA_CH_SWREQ_R_SWREQ24_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ24_REQ    ((UBase_t) 0x01000000UL)

#define DMA_CH_SWREQ_SWREQ24_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ24_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ24_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ25_MASK    ((UBase_t) 0x02000000UL)
#define DMA_CH_SWREQ_R_SWREQ25_BIT    ((UBase_t) 25UL)
#define DMA_CH_SWREQ_R_SWREQ25_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ25_REQ    ((UBase_t) 0x02000000UL)

#define DMA_CH_SWREQ_SWREQ25_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ25_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ25_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ26_MASK    ((UBase_t) 0x04000000UL)
#define DMA_CH_SWREQ_R_SWREQ26_BIT    ((UBase_t) 26UL)
#define DMA_CH_SWREQ_R_SWREQ26_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ26_REQ    ((UBase_t) 0x04000000UL)

#define DMA_CH_SWREQ_SWREQ26_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ26_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ26_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ27_MASK    ((UBase_t) 0x08000000UL)
#define DMA_CH_SWREQ_R_SWREQ27_BIT    ((UBase_t) 27UL)
#define DMA_CH_SWREQ_R_SWREQ27_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ27_REQ    ((UBase_t) 0x08000000UL)

#define DMA_CH_SWREQ_SWREQ27_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ27_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ27_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ28_MASK    ((UBase_t) 0x10000000UL)
#define DMA_CH_SWREQ_R_SWREQ28_BIT    ((UBase_t) 28UL)
#define DMA_CH_SWREQ_R_SWREQ28_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ28_REQ    ((UBase_t) 0x10000000UL)

#define DMA_CH_SWREQ_SWREQ28_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ28_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ28_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ29_MASK    ((UBase_t) 0x20000000UL)
#define DMA_CH_SWREQ_R_SWREQ29_BIT    ((UBase_t) 29UL)
#define DMA_CH_SWREQ_R_SWREQ29_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ29_REQ    ((UBase_t) 0x20000000UL)

#define DMA_CH_SWREQ_SWREQ29_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ29_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ29_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ30_MASK    ((UBase_t) 0x40000000UL)
#define DMA_CH_SWREQ_R_SWREQ30_BIT    ((UBase_t) 30UL)
#define DMA_CH_SWREQ_R_SWREQ30_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ30_REQ    ((UBase_t) 0x40000000UL)

#define DMA_CH_SWREQ_SWREQ30_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ30_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ30_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define DMA_CH_SWREQ_R_SWREQ31_MASK    ((UBase_t) 0x80000000UL)
#define DMA_CH_SWREQ_R_SWREQ31_BIT    ((UBase_t) 31UL)
#define DMA_CH_SWREQ_R_SWREQ31_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_R_SWREQ31_REQ    ((UBase_t) 0x80000000UL)

#define DMA_CH_SWREQ_SWREQ31_MASK    ((UBase_t) 0x00000001UL)
#define DMA_CH_SWREQ_SWREQ31_NOREQ    ((UBase_t) 0x00000000UL)
#define DMA_CH_SWREQ_SWREQ31_REQ    ((UBase_t) 0x00000001UL)
/*--------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_DMA_DMA_PERIPHERAL_DMA_REGISTER_DMA_REGISTERDEFINES_DMA_REGISTERDEFINES_CH_SWREQ_H_ */
