<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>tvm: include/tvm/s_tir/transform.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">tvm
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_b4c7d8e826c599ba55146c099a14beb5.html">tvm</a></li><li class="navelem"><a class="el" href="dir_1b9eee6a331f25f7234a59b5be6cf0c3.html">s_tir</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">transform.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>S-TIR specific transformation passes.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;<a class="el" href="ir_2transform_8h_source.html">tvm/ir/transform.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="target_8h_source.html">tvm/target/target.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="tir_2transform_8h_source.html">tvm/tir/transform.h</a>&gt;</code><br />
<code>#include &lt;string&gt;</code><br />
<code>#include &lt;vector&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for transform.h:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="s__tir_2transform_8h__incl.svg" width="6099" height="1455"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="s__tir_2transform_8h__dep__incl.svg" width="222" height="127"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="s__tir_2transform_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacetvm"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm.html">tvm</a></td></tr>
<tr class="memdesc:namespacetvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performance counters for profiling via the PAPI library. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacetvm_1_1s__tir"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir.html">tvm::s_tir</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacetvm_1_1s__tir_1_1transform"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html">tvm::s_tir::transform</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:afd65556933e65e9baa6aef896beaf4ec"><td class="memItemLeft" align="right" valign="top">tir::PrimFunc&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir.html#afd65556933e65e9baa6aef896beaf4ec">tvm::s_tir::RenewDefs</a> (const tir::PrimFunc &amp;func)</td></tr>
<tr class="memdesc:afd65556933e65e9baa6aef896beaf4ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Renew the definition nodes for a TIR, including Var, Buffer and IterVar. This pass works as a simple DeepCopy to duplicate a function with different Vars and Buffers but the same behavior.  <a href="namespacetvm_1_1s__tir.html#afd65556933e65e9baa6aef896beaf4ec">More...</a><br /></td></tr>
<tr class="separator:afd65556933e65e9baa6aef896beaf4ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05f1bec61cbc63cdeebe9e5e2b1271f9"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a05f1bec61cbc63cdeebe9e5e2b1271f9">tvm::s_tir::transform::CanonicalizeLoop</a> ()</td></tr>
<tr class="memdesc:a05f1bec61cbc63cdeebe9e5e2b1271f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Canonicalize loop to start from zero .  <a href="namespacetvm_1_1s__tir_1_1transform.html#a05f1bec61cbc63cdeebe9e5e2b1271f9">More...</a><br /></td></tr>
<tr class="separator:a05f1bec61cbc63cdeebe9e5e2b1271f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a450da4d39a34a9dc570b8f4830ceab9b"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a450da4d39a34a9dc570b8f4830ceab9b">tvm::s_tir::transform::LowerCrossThreadReduction</a> ()</td></tr>
<tr class="memdesc:a450da4d39a34a9dc570b8f4830ceab9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower cross-thread reduction from thread bindings to intrinsic function calls.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a450da4d39a34a9dc570b8f4830ceab9b">More...</a><br /></td></tr>
<tr class="separator:a450da4d39a34a9dc570b8f4830ceab9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c3a3c41c574499dee7096bd0e7719d8"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a1c3a3c41c574499dee7096bd0e7719d8">tvm::s_tir::transform::LowerInitBlock</a> ()</td></tr>
<tr class="memdesc:a1c3a3c41c574499dee7096bd0e7719d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower block init stmt into IfThenElse stmts.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a1c3a3c41c574499dee7096bd0e7719d8">More...</a><br /></td></tr>
<tr class="separator:a1c3a3c41c574499dee7096bd0e7719d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31bee6f59acb6cc5ad81cf6387ab0a56"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a31bee6f59acb6cc5ad81cf6387ab0a56">tvm::s_tir::transform::PlanAndUpdateBufferAllocationLocation</a> ()</td></tr>
<tr class="memdesc:a31bee6f59acb6cc5ad81cf6387ab0a56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Locate the buffer allocation to the exact position (usually is the lca of buffer access). This pass will inject opaque block with alloc_buffers at the allocation site.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a31bee6f59acb6cc5ad81cf6387ab0a56">More...</a><br /></td></tr>
<tr class="separator:a31bee6f59acb6cc5ad81cf6387ab0a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f2797fd9b72e5880270a0f83aa79dc3"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a8f2797fd9b72e5880270a0f83aa79dc3">tvm::s_tir::transform::ConvertBlocksToOpaque</a> ()</td></tr>
<tr class="memdesc:a8f2797fd9b72e5880270a0f83aa79dc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Substitute all the block vars with the PrimExprs they are bound to, indicated by the corresponding iter_values in BlockRealize, for opaque blocks by removing all . the iter_values in BlockRealize and iter_vars in Block.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a8f2797fd9b72e5880270a0f83aa79dc3">More...</a><br /></td></tr>
<tr class="separator:a8f2797fd9b72e5880270a0f83aa79dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acff3f0ecba9931aae7bac920fcce7d1b"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#acff3f0ecba9931aae7bac920fcce7d1b">tvm::s_tir::transform::LiftThreadBinding</a> ()</td></tr>
<tr class="memdesc:acff3f0ecba9931aae7bac920fcce7d1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lift the same thread bindings to their LCA loops.  <a href="namespacetvm_1_1s__tir_1_1transform.html#acff3f0ecba9931aae7bac920fcce7d1b">More...</a><br /></td></tr>
<tr class="separator:acff3f0ecba9931aae7bac920fcce7d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bffbda7a6ffb6f0ad09052399f459a4"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a0bffbda7a6ffb6f0ad09052399f459a4">tvm::s_tir::transform::CompactBufferAllocation</a> (bool is_strict=true)</td></tr>
<tr class="memdesc:a0bffbda7a6ffb6f0ad09052399f459a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compact the buffer access region by removing the buffer regions that are not accessed, i.e. narrowing the buffer shape and adjust the access region if necessary.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a0bffbda7a6ffb6f0ad09052399f459a4">More...</a><br /></td></tr>
<tr class="separator:a0bffbda7a6ffb6f0ad09052399f459a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6670978eac856100501e6b3b99b4cdaf"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a6670978eac856100501e6b3b99b4cdaf">tvm::s_tir::transform::LowerMatchBuffer</a> ()</td></tr>
<tr class="memdesc:a6670978eac856100501e6b3b99b4cdaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove match buffers inside the block. Also, it will validate the binding.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a6670978eac856100501e6b3b99b4cdaf">More...</a><br /></td></tr>
<tr class="separator:a6670978eac856100501e6b3b99b4cdaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a4d986d5c5beda2b0bb981ca9ce915c"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a8a4d986d5c5beda2b0bb981ca9ce915c">tvm::s_tir::transform::InjectPermutedLayout</a> ()</td></tr>
<tr class="memdesc:a8a4d986d5c5beda2b0bb981ca9ce915c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inject permuted layout for shared memory.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a8a4d986d5c5beda2b0bb981ca9ce915c">More...</a><br /></td></tr>
<tr class="separator:a8a4d986d5c5beda2b0bb981ca9ce915c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a0c47b7a7bf9ea241bf12f35c3c24de"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a5a0c47b7a7bf9ea241bf12f35c3c24de">tvm::s_tir::transform::TransformMmaBufferLayout</a> ()</td></tr>
<tr class="memdesc:a5a0c47b7a7bf9ea241bf12f35c3c24de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transform Mma scope (m16n8k8.matrixA/B/C) to local scope with layout transformation.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a5a0c47b7a7bf9ea241bf12f35c3c24de">More...</a><br /></td></tr>
<tr class="separator:a5a0c47b7a7bf9ea241bf12f35c3c24de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f9e53e9cb8395f2a1981c50bf4c7854"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a7f9e53e9cb8395f2a1981c50bf4c7854">tvm::s_tir::transform::LowerOpaqueBlock</a> ()</td></tr>
<tr class="memdesc:a7f9e53e9cb8395f2a1981c50bf4c7854"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove the block to ensure that the TIR can not be scheduled again.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a7f9e53e9cb8395f2a1981c50bf4c7854">More...</a><br /></td></tr>
<tr class="separator:a7f9e53e9cb8395f2a1981c50bf4c7854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae38ddca5cabfa3b17781d9303db22d12"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#ae38ddca5cabfa3b17781d9303db22d12">tvm::s_tir::transform::UnifyThreadBinding</a> ()</td></tr>
<tr class="memdesc:ae38ddca5cabfa3b17781d9303db22d12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unify all the thread bindings for "blockIdx.x/y/z", "threadIdx.x/y/z", and "vthread.x/y/z". Before the unification, two vars that are bound to a thread axis (e.g., "threadIdx.x") use different IterVars and variables in their AttrStmts. After the unification, we use a consolidated IterVar and a variable for them.  <a href="namespacetvm_1_1s__tir_1_1transform.html#ae38ddca5cabfa3b17781d9303db22d12">More...</a><br /></td></tr>
<tr class="separator:ae38ddca5cabfa3b17781d9303db22d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49bd59b9e76fcd5ea0b1217ed1e9b9a6"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a49bd59b9e76fcd5ea0b1217ed1e9b9a6">tvm::s_tir::transform::InjectSoftwarePipeline</a> ()</td></tr>
<tr class="memdesc:a49bd59b9e76fcd5ea0b1217ed1e9b9a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass transforms annotated loops into pipelined ones where producers and consumers are overlapped with the information provided in loop annotations, which enables optimization techniques like prefetching and pipeline parallelism.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a49bd59b9e76fcd5ea0b1217ed1e9b9a6">More...</a><br /></td></tr>
<tr class="separator:a49bd59b9e76fcd5ea0b1217ed1e9b9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a2473f3c93a19447dd54737b49d675c"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a0a2473f3c93a19447dd54737b49d675c">tvm::s_tir::transform::LowerAutoCopy</a> ()</td></tr>
<tr class="memdesc:a0a2473f3c93a19447dd54737b49d675c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Automatically do memory optimizations for auto copy blocks.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a0a2473f3c93a19447dd54737b49d675c">More...</a><br /></td></tr>
<tr class="separator:a0a2473f3c93a19447dd54737b49d675c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7065b57e2467c84f37e403c78babe5c"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#ab7065b57e2467c84f37e403c78babe5c">tvm::s_tir::transform::ManifestSharedMemoryLocalStage</a> ()</td></tr>
<tr class="memdesc:ab7065b57e2467c84f37e403c78babe5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add the explicit local stage for the shared memory access on GPU.  <a href="namespacetvm_1_1s__tir_1_1transform.html#ab7065b57e2467c84f37e403c78babe5c">More...</a><br /></td></tr>
<tr class="separator:ab7065b57e2467c84f37e403c78babe5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a742da29cff599de7b56a6cbe92ba11f8"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a742da29cff599de7b56a6cbe92ba11f8">tvm::s_tir::transform::AnnotateIrregularLoop</a> ()</td></tr>
<tr class="memdesc:a742da29cff599de7b56a6cbe92ba11f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Annotate irregular loop mark.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a742da29cff599de7b56a6cbe92ba11f8">More...</a><br /></td></tr>
<tr class="separator:a742da29cff599de7b56a6cbe92ba11f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d9ad51765f625bc3022b200ab682dd9"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a6d9ad51765f625bc3022b200ab682dd9">tvm::s_tir::transform::LoopPartition</a> ()</td></tr>
<tr class="memdesc:a6d9ad51765f625bc3022b200ab682dd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">partition loops in the stmt.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a6d9ad51765f625bc3022b200ab682dd9">More...</a><br /></td></tr>
<tr class="separator:a6d9ad51765f625bc3022b200ab682dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2401b7506e08a1b86587cf290a82b8a9"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a2401b7506e08a1b86587cf290a82b8a9">tvm::s_tir::transform::InjectVirtualThread</a> ()</td></tr>
<tr class="memdesc:a2401b7506e08a1b86587cf290a82b8a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inject virtual thread loops.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a2401b7506e08a1b86587cf290a82b8a9">More...</a><br /></td></tr>
<tr class="separator:a2401b7506e08a1b86587cf290a82b8a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57529a9aa804742e2fe9f4ce99226f52"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a57529a9aa804742e2fe9f4ce99226f52">tvm::s_tir::transform::InjectDoubleBuffer</a> ()</td></tr>
<tr class="memdesc:a57529a9aa804742e2fe9f4ce99226f52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inject double buffer statements.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a57529a9aa804742e2fe9f4ce99226f52">More...</a><br /></td></tr>
<tr class="separator:a57529a9aa804742e2fe9f4ce99226f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a037e97d08520c63791ded380c95ebb7a"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a037e97d08520c63791ded380c95ebb7a">tvm::s_tir::transform::HoistIfThenElse</a> (tvm::ffi::String variant=&quot;&quot;)</td></tr>
<tr class="memdesc:a037e97d08520c63791ded380c95ebb7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hoist loop-invariant IfThenElse nodes to outside the eligible loops.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a037e97d08520c63791ded380c95ebb7a">More...</a><br /></td></tr>
<tr class="separator:a037e97d08520c63791ded380c95ebb7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a314cbfe0162cc1ffb4e392761694191d"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a314cbfe0162cc1ffb4e392761694191d">tvm::s_tir::transform::HoistExpression</a> ()</td></tr>
<tr class="memdesc:a314cbfe0162cc1ffb4e392761694191d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hoist loop-invariant expressions to outside the eligible loops.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a314cbfe0162cc1ffb4e392761694191d">More...</a><br /></td></tr>
<tr class="separator:a314cbfe0162cc1ffb4e392761694191d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab655ab1e0af8a741f66ef7c14347fccb"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#ab655ab1e0af8a741f66ef7c14347fccb">tvm::s_tir::transform::RenormalizeSplitPattern</a> ()</td></tr>
<tr class="memdesc:ab655ab1e0af8a741f66ef7c14347fccb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Renormalize the split pattern from floordiv(floormod()) to floormod(floordiv()).  <a href="namespacetvm_1_1s__tir_1_1transform.html#ab655ab1e0af8a741f66ef7c14347fccb">More...</a><br /></td></tr>
<tr class="separator:ab655ab1e0af8a741f66ef7c14347fccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaa2770e18b9bf339ae775ee11270dc2"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#adaa2770e18b9bf339ae775ee11270dc2">tvm::s_tir::transform::RewriteUnsafeSelect</a> ()</td></tr>
<tr class="memdesc:adaa2770e18b9bf339ae775ee11270dc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect and rewrite unsafe select that contains memory access.  <a href="namespacetvm_1_1s__tir_1_1transform.html#adaa2770e18b9bf339ae775ee11270dc2">More...</a><br /></td></tr>
<tr class="separator:adaa2770e18b9bf339ae775ee11270dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb68d51521f4f1c737b981c692071551"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#acb68d51521f4f1c737b981c692071551">tvm::s_tir::transform::InstrumentBoundCheckers</a> ()</td></tr>
<tr class="memdesc:acb68d51521f4f1c737b981c692071551"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruments bound checkers.  <a href="namespacetvm_1_1s__tir_1_1transform.html#acb68d51521f4f1c737b981c692071551">More...</a><br /></td></tr>
<tr class="separator:acb68d51521f4f1c737b981c692071551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a0be0d50d4d97932c374bd8c13f0aa8"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a8a0be0d50d4d97932c374bd8c13f0aa8">tvm::s_tir::transform::InjectPTXLDG32</a> (bool enable_inject=true)</td></tr>
<tr class="memdesc:a8a0be0d50d4d97932c374bd8c13f0aa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rewrite global to local memory copy on CUDA with ldg32 instruction.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a8a0be0d50d4d97932c374bd8c13f0aa8">More...</a><br /></td></tr>
<tr class="separator:a8a0be0d50d4d97932c374bd8c13f0aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a768e4a30e4fffba1c8c768601c01997e"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a768e4a30e4fffba1c8c768601c01997e">tvm::s_tir::transform::InstrumentProfileIntrinsics</a> ()</td></tr>
<tr class="memdesc:a768e4a30e4fffba1c8c768601c01997e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert intrinsic calls to instrument function and loop level profiling.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a768e4a30e4fffba1c8c768601c01997e">More...</a><br /></td></tr>
<tr class="separator:a768e4a30e4fffba1c8c768601c01997e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18138c42b071a35675954ba008eb3fe5"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a18138c42b071a35675954ba008eb3fe5">tvm::s_tir::transform::LowerVtcmAlloc</a> ()</td></tr>
<tr class="memdesc:a18138c42b071a35675954ba008eb3fe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower VTCM allocations.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a18138c42b071a35675954ba008eb3fe5">More...</a><br /></td></tr>
<tr class="separator:a18138c42b071a35675954ba008eb3fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8930746842b1a0e8034d481c882eada"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#af8930746842b1a0e8034d481c882eada">tvm::s_tir::transform::ThreadSync</a> (tvm::ffi::String storage_scope)</td></tr>
<tr class="memdesc:af8930746842b1a0e8034d481c882eada"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert sync between parallel read/write of shared buffers.  <a href="namespacetvm_1_1s__tir_1_1transform.html#af8930746842b1a0e8034d481c882eada">More...</a><br /></td></tr>
<tr class="separator:af8930746842b1a0e8034d481c882eada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeefa4cded1a911790ee8d73c2c128e6"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#afeefa4cded1a911790ee8d73c2c128e6">tvm::s_tir::transform::InferFragment</a> ()</td></tr>
<tr class="memdesc:afeefa4cded1a911790ee8d73c2c128e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Infer the TensorCore fragment information using tensor intrinsics.  <a href="namespacetvm_1_1s__tir_1_1transform.html#afeefa4cded1a911790ee8d73c2c128e6">More...</a><br /></td></tr>
<tr class="separator:afeefa4cded1a911790ee8d73c2c128e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96431fd68a613be6e994d86ce809bfd8"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a96431fd68a613be6e994d86ce809bfd8">tvm::s_tir::transform::LowerThreadAllreduce</a> ()</td></tr>
<tr class="memdesc:a96431fd68a613be6e994d86ce809bfd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower cross thread allreduce.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a96431fd68a613be6e994d86ce809bfd8">More...</a><br /></td></tr>
<tr class="separator:a96431fd68a613be6e994d86ce809bfd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a812f1fb1db5263c32ec0aef0e9841821"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a812f1fb1db5263c32ec0aef0e9841821">tvm::s_tir::transform::LowerAsyncDMA</a> ()</td></tr>
<tr class="memdesc:a812f1fb1db5263c32ec0aef0e9841821"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower Async TIR primitives to DMA copy and wait builtins.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a812f1fb1db5263c32ec0aef0e9841821">More...</a><br /></td></tr>
<tr class="separator:a812f1fb1db5263c32ec0aef0e9841821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a661c1e2a859abfecb0e710de31b06937"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a661c1e2a859abfecb0e710de31b06937">tvm::s_tir::transform::InjectPTXAsyncCopy</a> ()</td></tr>
<tr class="memdesc:a661c1e2a859abfecb0e710de31b06937"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rewrite global to shared memory copy on CUDA with asynchronous copy.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a661c1e2a859abfecb0e710de31b06937">More...</a><br /></td></tr>
<tr class="separator:a661c1e2a859abfecb0e710de31b06937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5f770e4509106fa3a94e6f240491425"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#ae5f770e4509106fa3a94e6f240491425">tvm::s_tir::transform::MergeSharedMemoryAllocations</a> ()</td></tr>
<tr class="memdesc:ae5f770e4509106fa3a94e6f240491425"><td class="mdescLeft">&#160;</td><td class="mdescRight">Merge multiple TIR-level shared memory allocations into one.  <a href="namespacetvm_1_1s__tir_1_1transform.html#ae5f770e4509106fa3a94e6f240491425">More...</a><br /></td></tr>
<tr class="separator:ae5f770e4509106fa3a94e6f240491425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2b8d936505c46cb3c20f0e403e04735"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#ad2b8d936505c46cb3c20f0e403e04735">tvm::s_tir::transform::DefaultGPUSchedule</a> ()</td></tr>
<tr class="memdesc:ad2b8d936505c46cb3c20f0e403e04735"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set default thread bindings for GPU PrimFuncs.  <a href="namespacetvm_1_1s__tir_1_1transform.html#ad2b8d936505c46cb3c20f0e403e04735">More...</a><br /></td></tr>
<tr class="separator:ad2b8d936505c46cb3c20f0e403e04735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5978815128adcd4156f7b80a5d6d864"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#ad5978815128adcd4156f7b80a5d6d864">tvm::s_tir::transform::RemoveWeightLayoutRewriteBlock</a> (bool skip_tensor_rewrite=false)</td></tr>
<tr class="memdesc:ad5978815128adcd4156f7b80a5d6d864"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove weight layout rewrite block before benchmark.  <a href="namespacetvm_1_1s__tir_1_1transform.html#ad5978815128adcd4156f7b80a5d6d864">More...</a><br /></td></tr>
<tr class="separator:ad5978815128adcd4156f7b80a5d6d864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f24142e9c969c0b57cd958c83f0d95c"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a4f24142e9c969c0b57cd958c83f0d95c">tvm::s_tir::transform::RemoveStoreUndef</a> ()</td></tr>
<tr class="memdesc:a4f24142e9c969c0b57cd958c83f0d95c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove stores of <a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a77a72a2e21fe0ea2118479924b4fb877" title="Returns an initialized but arbitrary value.">tir::builtin::undef</a>.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a4f24142e9c969c0b57cd958c83f0d95c">More...</a><br /></td></tr>
<tr class="separator:a4f24142e9c969c0b57cd958c83f0d95c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05b378e9b181b6979c39e224160e68c7"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a05b378e9b181b6979c39e224160e68c7">tvm::s_tir::transform::DecorateDeviceScope</a> ()</td></tr>
<tr class="memdesc:a05b378e9b181b6979c39e224160e68c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decorate all the function's body as device function.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a05b378e9b181b6979c39e224160e68c7">More...</a><br /></td></tr>
<tr class="separator:a05b378e9b181b6979c39e224160e68c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d8ea88c4e1d224910925c3f499d3e4a"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a1d8ea88c4e1d224910925c3f499d3e4a">tvm::s_tir::transform::UseAssumeToReduceBranches</a> ()</td></tr>
<tr class="memdesc:a1d8ea88c4e1d224910925c3f499d3e4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Eliminate branches by leveraging buffer assumptions (T.assume).  <a href="namespacetvm_1_1s__tir_1_1transform.html#a1d8ea88c4e1d224910925c3f499d3e4a">More...</a><br /></td></tr>
<tr class="separator:a1d8ea88c4e1d224910925c3f499d3e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>S-TIR specific transformation passes. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
