verilog work "C:/Users/Jose Johnson/OneDrive - Singapore University of Technology and Design/Education/Term4_ISTD/50.002_Comp_Struc/1D/Mojo_learn/LEDTrial1/work/planAhead/LEDTrial1/LEDTrial1.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/Jose Johnson/OneDrive - Singapore University of Technology and Design/Education/Term4_ISTD/50.002_Comp_Struc/1D/Mojo_learn/LEDTrial1/work/planAhead/LEDTrial1/LEDTrial1.srcs/sources_1/imports/verilog/LEDprocess_2.v"
verilog work "C:/Users/Jose Johnson/OneDrive - Singapore University of Technology and Design/Education/Term4_ISTD/50.002_Comp_Struc/1D/Mojo_learn/LEDTrial1/work/planAhead/LEDTrial1/LEDTrial1.srcs/sources_1/imports/verilog/mojo_top_0.v"
