{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 08:59:56 2019 " "Info: Processing started: Tue May 14 08:59:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj_Hardware -c Proj_Hardware " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proj_Hardware -c Proj_Hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Info: Found entity 1: div" {  } { { "div.v" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/div.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mult.v(27) " "Warning (10268): Verilog HDL information at mult.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "mult.v" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/mult.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Info: Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/mult.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Info: Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/sign_extend.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2inputs.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_2inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2inputs " "Info: Found entity 1: mux_2inputs" {  } { { "mux_2inputs.v" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/mux_2inputs.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_f_h_or_b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_f_h_or_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_f_h_or_b " "Info: Found entity 1: mux_f_h_or_b" {  } { { "mux_f_h_or_b.v" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/mux_f_h_or_b.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alusrca.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_alusrca.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aluSrcA " "Info: Found entity 1: mux_aluSrcA" {  } { { "mux_aluSrcA.v" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/mux_aluSrcA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alusrcb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_alusrcb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aluSrcB " "Info: Found entity 1: mux_aluSrcB" {  } { { "mux_aluSrcB.v" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/mux_aluSrcB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_iord.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_iord.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iOrD " "Info: Found entity 1: mux_iOrD" {  } { { "mux_iOrD.v" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/mux_iOrD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_regdst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_regdst.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_regDst " "Info: Found entity 1: mux_regDst" {  } { { "mux_regDst.v" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/mux_regDst.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_memtoreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_memtoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_memToReg " "Info: Found entity 1: mux_memToReg" {  } { { "mux_memToReg.v" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/mux_memToReg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_pcsrc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_pcsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pcSrc " "Info: Found entity 1: mux_pcSrc" {  } { { "mux_pcSrc.v" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/mux_pcSrc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_left2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shif_left2 " "Info: Found entity 1: shif_left2" {  } { { "shift_left2.v" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/shift_left2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadeprocessamento.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file unidadeprocessamento.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeProcessamento " "Info: Found entity 1: UnidadeProcessamento" {  } { { "UnidadeProcessamento.bdf" "" { Schematic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/UnidadeProcessamento.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_left16.v" { { "Info" "ISGN_ENTITY_NAME" "1 shif_left16 " "Info: Found entity 1: shif_left16" {  } { { "shift_left16.v" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/shift_left16.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_leftjump.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_leftjump.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_leftJump " "Info: Found entity 1: shift_leftJump" {  } { { "shift_leftJump.v" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/shift_leftJump.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concat_25_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file concat_25_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 concat_25_0 " "Info: Found entity 1: concat_25_0" {  } { { "concat_25_0.v" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/concat_25_0.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend26_32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sign_extend26_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend26_32 " "Info: Found entity 1: sign_extend26_32" {  } { { "sign_extend26_32.v" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/sign_extend26_32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dr2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_dr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dr2 " "Info: Found entity 1: mux_dr2" {  } { { "mux_dr2.v" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/mux_dr2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_store_f_h_or_b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_store_f_h_or_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_store_f_h_or_b " "Info: Found entity 1: mux_store_f_h_or_b" {  } { { "mux_store_f_h_or_b.v" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/mux_store_f_h_or_b.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset Reset UnidadeControle.v(5) " "Info (10281): Verilog HDL Declaration information at UnidadeControle.v(5): object \"reset\" differs only in case from object \"Reset\" in the same scope" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/UnidadeControle.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file unidadecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Info: Found entity 1: UnidadeControle" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/UnidadeControle.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_control.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file proc_control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Proc_Control " "Info: Found entity 1: Proc_Control" {  } { { "Proc_Control.bdf" "" { Schematic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/Proc_Control.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vcpu.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file vcpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VCPU " "Info: Found entity 1: VCPU" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Data_out sign_extend.v(6) " "Warning (10236): Verilog HDL Implicit Net warning at sign_extend.v(6): created implicit net for \"Data_out\"" {  } { { "sign_extend.v" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/sign_extend.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "VCPU " "Info: Elaborating entity \"VCPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pcout VCPU.sv(3) " "Warning (10034): Output port \"pcout\" at VCPU.sv(3) has no driver" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "epcout VCPU.sv(4) " "Warning (10034): Output port \"epcout\" at VCPU.sv(4) has no driver" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mdrout VCPU.sv(5) " "Warning (10034): Output port \"mdrout\" at VCPU.sv(5) has no driver" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "op VCPU.sv(6) " "Warning (10034): Output port \"op\" at VCPU.sv(6) has no driver" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rs VCPU.sv(7) " "Warning (10034): Output port \"rs\" at VCPU.sv(7) has no driver" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rt VCPU.sv(8) " "Warning (10034): Output port \"rt\" at VCPU.sv(8) has no driver" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "inst15_0 VCPU.sv(9) " "Warning (10034): Output port \"inst15_0\" at VCPU.sv(9) has no driver" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "stateout VCPU.sv(11) " "Warning (10034): Output port \"stateout\" at VCPU.sv(11) has no driver" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WSGN_EMPTY_SHELL" "VCPU " "Warning: Entity \"VCPU\" contains only dangling pins" {  } {  } 0 0 "Entity \"%1!s!\" contains only dangling pins" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[0\] GND " "Warning (13410): Pin \"pcout\[0\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[1\] GND " "Warning (13410): Pin \"pcout\[1\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[2\] GND " "Warning (13410): Pin \"pcout\[2\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[3\] GND " "Warning (13410): Pin \"pcout\[3\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[4\] GND " "Warning (13410): Pin \"pcout\[4\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[5\] GND " "Warning (13410): Pin \"pcout\[5\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[6\] GND " "Warning (13410): Pin \"pcout\[6\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[7\] GND " "Warning (13410): Pin \"pcout\[7\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[8\] GND " "Warning (13410): Pin \"pcout\[8\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[9\] GND " "Warning (13410): Pin \"pcout\[9\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[10\] GND " "Warning (13410): Pin \"pcout\[10\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[11\] GND " "Warning (13410): Pin \"pcout\[11\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[12\] GND " "Warning (13410): Pin \"pcout\[12\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[13\] GND " "Warning (13410): Pin \"pcout\[13\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[14\] GND " "Warning (13410): Pin \"pcout\[14\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[15\] GND " "Warning (13410): Pin \"pcout\[15\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[16\] GND " "Warning (13410): Pin \"pcout\[16\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[17\] GND " "Warning (13410): Pin \"pcout\[17\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[18\] GND " "Warning (13410): Pin \"pcout\[18\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[19\] GND " "Warning (13410): Pin \"pcout\[19\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[20\] GND " "Warning (13410): Pin \"pcout\[20\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[21\] GND " "Warning (13410): Pin \"pcout\[21\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[22\] GND " "Warning (13410): Pin \"pcout\[22\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[23\] GND " "Warning (13410): Pin \"pcout\[23\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[24\] GND " "Warning (13410): Pin \"pcout\[24\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[25\] GND " "Warning (13410): Pin \"pcout\[25\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[26\] GND " "Warning (13410): Pin \"pcout\[26\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[27\] GND " "Warning (13410): Pin \"pcout\[27\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[28\] GND " "Warning (13410): Pin \"pcout\[28\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[29\] GND " "Warning (13410): Pin \"pcout\[29\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[30\] GND " "Warning (13410): Pin \"pcout\[30\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pcout\[31\] GND " "Warning (13410): Pin \"pcout\[31\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[0\] GND " "Warning (13410): Pin \"epcout\[0\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[1\] GND " "Warning (13410): Pin \"epcout\[1\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[2\] GND " "Warning (13410): Pin \"epcout\[2\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[3\] GND " "Warning (13410): Pin \"epcout\[3\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[4\] GND " "Warning (13410): Pin \"epcout\[4\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[5\] GND " "Warning (13410): Pin \"epcout\[5\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[6\] GND " "Warning (13410): Pin \"epcout\[6\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[7\] GND " "Warning (13410): Pin \"epcout\[7\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[8\] GND " "Warning (13410): Pin \"epcout\[8\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[9\] GND " "Warning (13410): Pin \"epcout\[9\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[10\] GND " "Warning (13410): Pin \"epcout\[10\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[11\] GND " "Warning (13410): Pin \"epcout\[11\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[12\] GND " "Warning (13410): Pin \"epcout\[12\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[13\] GND " "Warning (13410): Pin \"epcout\[13\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[14\] GND " "Warning (13410): Pin \"epcout\[14\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[15\] GND " "Warning (13410): Pin \"epcout\[15\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[16\] GND " "Warning (13410): Pin \"epcout\[16\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[17\] GND " "Warning (13410): Pin \"epcout\[17\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[18\] GND " "Warning (13410): Pin \"epcout\[18\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[19\] GND " "Warning (13410): Pin \"epcout\[19\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[20\] GND " "Warning (13410): Pin \"epcout\[20\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[21\] GND " "Warning (13410): Pin \"epcout\[21\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[22\] GND " "Warning (13410): Pin \"epcout\[22\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[23\] GND " "Warning (13410): Pin \"epcout\[23\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[24\] GND " "Warning (13410): Pin \"epcout\[24\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[25\] GND " "Warning (13410): Pin \"epcout\[25\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[26\] GND " "Warning (13410): Pin \"epcout\[26\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[27\] GND " "Warning (13410): Pin \"epcout\[27\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[28\] GND " "Warning (13410): Pin \"epcout\[28\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[29\] GND " "Warning (13410): Pin \"epcout\[29\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[30\] GND " "Warning (13410): Pin \"epcout\[30\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "epcout\[31\] GND " "Warning (13410): Pin \"epcout\[31\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[0\] GND " "Warning (13410): Pin \"mdrout\[0\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[1\] GND " "Warning (13410): Pin \"mdrout\[1\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[2\] GND " "Warning (13410): Pin \"mdrout\[2\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[3\] GND " "Warning (13410): Pin \"mdrout\[3\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[4\] GND " "Warning (13410): Pin \"mdrout\[4\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[5\] GND " "Warning (13410): Pin \"mdrout\[5\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[6\] GND " "Warning (13410): Pin \"mdrout\[6\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[7\] GND " "Warning (13410): Pin \"mdrout\[7\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[8\] GND " "Warning (13410): Pin \"mdrout\[8\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[9\] GND " "Warning (13410): Pin \"mdrout\[9\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[10\] GND " "Warning (13410): Pin \"mdrout\[10\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[11\] GND " "Warning (13410): Pin \"mdrout\[11\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[12\] GND " "Warning (13410): Pin \"mdrout\[12\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[13\] GND " "Warning (13410): Pin \"mdrout\[13\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[14\] GND " "Warning (13410): Pin \"mdrout\[14\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[15\] GND " "Warning (13410): Pin \"mdrout\[15\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[16\] GND " "Warning (13410): Pin \"mdrout\[16\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[17\] GND " "Warning (13410): Pin \"mdrout\[17\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[18\] GND " "Warning (13410): Pin \"mdrout\[18\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[19\] GND " "Warning (13410): Pin \"mdrout\[19\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[20\] GND " "Warning (13410): Pin \"mdrout\[20\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[21\] GND " "Warning (13410): Pin \"mdrout\[21\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[22\] GND " "Warning (13410): Pin \"mdrout\[22\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[23\] GND " "Warning (13410): Pin \"mdrout\[23\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[24\] GND " "Warning (13410): Pin \"mdrout\[24\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[25\] GND " "Warning (13410): Pin \"mdrout\[25\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[26\] GND " "Warning (13410): Pin \"mdrout\[26\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[27\] GND " "Warning (13410): Pin \"mdrout\[27\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[28\] GND " "Warning (13410): Pin \"mdrout\[28\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[29\] GND " "Warning (13410): Pin \"mdrout\[29\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[30\] GND " "Warning (13410): Pin \"mdrout\[30\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mdrout\[31\] GND " "Warning (13410): Pin \"mdrout\[31\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "op\[0\] GND " "Warning (13410): Pin \"op\[0\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "op\[1\] GND " "Warning (13410): Pin \"op\[1\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "op\[2\] GND " "Warning (13410): Pin \"op\[2\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "op\[3\] GND " "Warning (13410): Pin \"op\[3\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "op\[4\] GND " "Warning (13410): Pin \"op\[4\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "op\[5\] GND " "Warning (13410): Pin \"op\[5\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rs\[0\] GND " "Warning (13410): Pin \"rs\[0\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rs\[1\] GND " "Warning (13410): Pin \"rs\[1\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rs\[2\] GND " "Warning (13410): Pin \"rs\[2\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rs\[3\] GND " "Warning (13410): Pin \"rs\[3\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rs\[4\] GND " "Warning (13410): Pin \"rs\[4\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rt\[0\] GND " "Warning (13410): Pin \"rt\[0\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rt\[1\] GND " "Warning (13410): Pin \"rt\[1\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rt\[2\] GND " "Warning (13410): Pin \"rt\[2\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rt\[3\] GND " "Warning (13410): Pin \"rt\[3\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rt\[4\] GND " "Warning (13410): Pin \"rt\[4\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[0\] GND " "Warning (13410): Pin \"inst15_0\[0\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[1\] GND " "Warning (13410): Pin \"inst15_0\[1\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[2\] GND " "Warning (13410): Pin \"inst15_0\[2\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[3\] GND " "Warning (13410): Pin \"inst15_0\[3\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[4\] GND " "Warning (13410): Pin \"inst15_0\[4\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[5\] GND " "Warning (13410): Pin \"inst15_0\[5\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[6\] GND " "Warning (13410): Pin \"inst15_0\[6\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[7\] GND " "Warning (13410): Pin \"inst15_0\[7\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[8\] GND " "Warning (13410): Pin \"inst15_0\[8\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[9\] GND " "Warning (13410): Pin \"inst15_0\[9\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[10\] GND " "Warning (13410): Pin \"inst15_0\[10\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[11\] GND " "Warning (13410): Pin \"inst15_0\[11\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[12\] GND " "Warning (13410): Pin \"inst15_0\[12\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[13\] GND " "Warning (13410): Pin \"inst15_0\[13\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[14\] GND " "Warning (13410): Pin \"inst15_0\[14\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[15\] GND " "Warning (13410): Pin \"inst15_0\[15\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "stateout\[0\] GND " "Warning (13410): Pin \"stateout\[0\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "stateout\[1\] GND " "Warning (13410): Pin \"stateout\[1\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "stateout\[2\] GND " "Warning (13410): Pin \"stateout\[2\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "stateout\[3\] GND " "Warning (13410): Pin \"stateout\[3\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "stateout\[4\] GND " "Warning (13410): Pin \"stateout\[4\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "stateout\[5\] GND " "Warning (13410): Pin \"stateout\[5\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "stateout\[6\] GND " "Warning (13410): Pin \"stateout\[6\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/Proj_Hardware.map.smsg " "Info: Generated suppressed messages file C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/Proj_Hardware.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "Warning (15610): No output dependent on input pin \"clock\"" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 1 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "Warning (15610): No output dependent on input pin \"reset\"" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Info: Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "135 " "Info: Implemented 135 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 149 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 149 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "299 " "Info: Peak virtual memory: 299 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 08:59:59 2019 " "Info: Processing ended: Tue May 14 08:59:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
