

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_2'
================================================================
* Date:           Tue Jan  7 20:04:24 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  13601|  13601|  13601|  13601|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  13600|  13600|      1700|          -|          -|     8|    no    |
        | + Loop 1.1          |     16|     16|         2|          -|          -|     8|    no    |
        | + Loop 1.2          |   1680|   1680|       240|          -|          -|     7|    no    |
        |  ++ Loop 1.2.1      |    238|    238|        34|          -|          -|     7|    no    |
        |   +++ Loop 1.2.1.1  |     32|     32|         4|          -|          -|     8|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    267|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      59|     21|    0|
|Multiplexer      |        -|      -|       -|    140|    -|
|Register         |        -|      -|     186|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     245|    428|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_15s_31_1_1_U51  |network_mul_mul_16s_15s_31_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |kernel_buffer_1_U        |pointwise_conv2d_fix_1_kernel_buffer_1        |        0|  30|   4|    0|    16|   15|     1|          240|
    |SeparableConv2D_2_b_s_U  |pointwise_conv2d_fix_2_SeparableConv2D_2_b_s  |        0|  14|   2|    0|     8|   14|     1|          112|
    |SeparableConv2D_2_w_s_U  |pointwise_conv2d_fix_2_SeparableConv2D_2_w_s  |        0|  15|  15|    0|    64|   15|     1|          960|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                              |        0|  59|  21|    0|    88|   44|     3|         1312|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln24_fu_221_p2     |     +    |      0|  0|  15|           9|           6|
    |add_ln28_fu_275_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln37_1_fu_371_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln37_6_fu_365_p2   |     +    |      0|  0|  15|           9|           6|
    |add_ln37_fu_340_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln43_fu_418_p2     |     +    |      0|  0|  14|          10|          10|
    |buffer_fu_455_p2       |     +    |      0|  0|  30|          23|          23|
    |i_fu_265_p2            |     +    |      0|  0|  13|           4|           1|
    |in_d_fu_359_p2         |     +    |      0|  0|  13|           4|           1|
    |out_d_fu_233_p2        |     +    |      0|  0|  13|           4|           1|
    |out_h_fu_296_p2        |     +    |      0|  0|  12|           3|           1|
    |out_w_fu_330_p2        |     +    |      0|  0|  12|           3|           1|
    |sub_ln37_fu_318_p2     |     -    |      0|  0|  15|           7|           7|
    |output_r_d0            |    and   |      0|  0|  16|          16|          16|
    |icmp_ln24_fu_227_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln26_fu_259_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln31_fu_290_p2    |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln33_fu_324_p2    |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln35_fu_353_p2    |   icmp   |      0|  0|  11|           4|           5|
    |select_ln42_fu_403_p3  |  select  |      0|  0|   2|           1|           2|
    |xor_ln42_fu_397_p2     |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 267|         135|         119|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  53|         12|    1|         12|
    |buffer_0_reg_184          |   9|          2|   23|         46|
    |i_0_reg_150               |   9|          2|    4|          8|
    |in_d_0_reg_194            |   9|          2|    4|          8|
    |kernel_buffer_1_address0  |  15|          3|    4|         12|
    |out_d_0_reg_128           |   9|          2|    4|          8|
    |out_h_0_reg_162           |   9|          2|    3|          6|
    |out_w_0_reg_173           |   9|          2|    3|          6|
    |phi_mul1_reg_139          |   9|          2|    9|         18|
    |phi_mul_reg_206           |   9|          2|    9|         18|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 140|         31|   64|        142|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln24_reg_473    |   9|   0|    9|          0|
    |add_ln37_6_reg_554  |   9|   0|    9|          0|
    |ap_CS_fsm           |  11|   0|   11|          0|
    |buffer_0_reg_184    |  23|   0|   23|          0|
    |i_0_reg_150         |   4|   0|    4|          0|
    |i_reg_509           |   4|   0|    4|          0|
    |in_d_0_reg_194      |   4|   0|    4|          0|
    |in_d_reg_549        |   4|   0|    4|          0|
    |input_load_reg_564  |  16|   0|   16|          0|
    |out_d_0_reg_128     |   4|   0|    4|          0|
    |out_d_reg_481       |   4|   0|    4|          0|
    |out_h_0_reg_162     |   3|   0|    3|          0|
    |out_h_reg_522       |   3|   0|    3|          0|
    |out_w_0_reg_173     |   3|   0|    3|          0|
    |out_w_reg_535       |   3|   0|    3|          0|
    |phi_mul1_reg_139    |   9|   0|    9|          0|
    |phi_mul_reg_206     |   9|   0|    9|          0|
    |sext_ln37_reg_540   |  10|   0|   10|          0|
    |shl_ln_reg_501      |   3|   0|    6|          3|
    |sub_ln37_reg_527    |   7|   0|    7|          0|
    |tmp_2_reg_574       |  18|   0|   18|          0|
    |trunc_ln28_reg_491  |   3|   0|    3|          0|
    |zext_ln24_reg_468   |   9|   0|   10|          1|
    |zext_ln34_reg_496   |  14|   0|   23|          9|
    +--------------------+----+----+-----+-----------+
    |Total               | 186|   0|  199|         13|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

