// Seed: 57370002
module module_0 (
    input wire id_0,
    output wire id_1,
    input supply1 id_2,
    input tri1 id_3
    , id_15,
    input supply1 id_4,
    input tri1 id_5,
    input tri id_6,
    output tri id_7,
    input tri id_8,
    input supply0 id_9,
    input uwire id_10,
    output uwire id_11,
    input uwire id_12,
    output wor id_13
);
  assign id_7 = id_6;
  wire id_16;
  wire id_17;
  final begin
    #(1);
  end
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input tri id_2,
    output tri id_3,
    output tri id_4,
    output tri0 id_5,
    input supply1 id_6
);
  wire id_8;
  module_0(
      id_2, id_5, id_6, id_0, id_6, id_6, id_1, id_5, id_6, id_0, id_0, id_5, id_6, id_3
  );
endmodule
