[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of STM32L412CBT6P production of ST MICROELECTRONICS from the text:This is information on a product in full production. December 2022 DS12469 Rev 9 1/198STM32L412xx  \nUltra-low-power Arm® Cortex®-M4 32-bit MCU+FPU, 100DMIPS,  \n up to 128KB flash, 40KB SRAM, analog, ext. SMPS\nDatasheet - production data\nFeatures\nIncludes ST state-of-the-art patented \ntechnology\n•Ultra-low-power with FlexPowerControl\n– 1.71 V to 3.6 V power supply– -40 °C to 85/125 °C temperature range\n– 300 nA in V\nBAT mode: supply for RTC and \n32x32-bit backup registers\n– 16 nA Shutdown mode (4 wakeup pins)\n– 32 nA Standby mode (4 wakeup pins)\n– 245 nA Standby mode with RTC– 0.7 µA Stop 2 mode, 0.95 µA with RTC\n– 79 µA/MHz run mode (LDO Mode)\n–2 8  μA/MHz run mode (@3.3 V SMPS \nMode)\n– Batch acquisition mode (BAM)\n– 4 µs wakeup from Stop mode\n– Brown out reset (BOR)– Interconnect matrix\n•Core: Arm\n® 32-bit Cortex®-M4 CPU with FPU, \nAdaptive real-time accelerator (ART Accelerator™) allowing 0- wait-state execution \nfrom flash memory, frequency up to 80 MHz, MPU, 100DMIPS and DSP instructions\n•Performance benchmark\n– 1.25 DMIPS/MHz (Drystone 2.1)– 273.55 CoreMark\n® (3.42 CoreMark/MHz @ \n80 MHz)\n•Energy benchmark\n– 442 ULPMark-CP® \n– 165 ULPMark-PP®\n•Clock Sources\n– 4 to 48 MHz crystal oscillator\n– 32 kHz crystal oscillator for RTC (LSE)– Internal 16 MHz factory-trimmed RC (±1%)\n– Internal low-power 32 kHz RC (±5%)– Internal multispeed 100 kHz to 48 MHz \noscillator, auto-trimmed by LSE (better than \n±0.25 % accuracy)\n– Internal 48 MHz with clock recovery– PLL for system clock\n•Up to 52 fast I/Os, most 5 V-tolerant\n•RTC with HW calendar, alarms and calibration\n•Up to 12 capacitive sensing channels: support \ntouchkey, linear and rotary touch sensors\n•10x timers: 1x 16-bit advanced motor-control, \n1x 32-bit and 2x 16-bit general purpose, 1x 16-bit basic, 2x low-power 16-bit timers (available in Stop mode), 2x watchdogs, SysTick timer\n•Memories\n– 128 KB single bank flash, proprietary code \nreadout protection\n– 40 KB of SRAM including 8 KB with \nhardware parity check\n– Quad SPI memory interface with XIP \ncapability\n•Rich analog peripherals (independent supply)\n– 2x 12-bit ADC 5 Msps, up to 16-bit with \nhardware oversampling, 200 µA/Msps\n– 1x operational amplifier with built-in PGA\n– 1x ultra-low-power comparator\n•12x communication interfaces\n– USB 2.0 full-speed crystal less solution \nwith LPM and BCD\n–3 x  I 2 C  F M + ( 1  M b i t/s), SMBus/PMBus\n– 3x USARTs (ISO 7816, LIN, IrDA, modem)\n– 1x LPUART (Stop 2 wake-up)\n– 2x SPIs (and 1x Quad SPI)– IRTIM (Infrared interface)LQFP32 (7x7 mm) UFBGA64 (5x5 mm)WLCSP36 UFQFPN32 (5x5 mm)\nUFQFPN48 (7x7 mm)\nLQFP64 (10x10 mm)LQFP48 (7x7 mm)(2.6x3.1 mm)\nwww.st.com\nSTM32L412xx\n2/198 DS12469 Rev 9•14-channel DMA controller\n•True random number generator\n•CRC calculation unit, 96-bit unique ID•Development support: serial wire debug \n(SWD), JTAG, Embedded Trace Macrocell™\n•All packages are ECOPACK2 compliant\n          Table 1. Device summary \nReference Part numbers\nSTM32L412xxSTM32L412CB, STM32L412KB, STM32L412RB, STM32L412TB  \nSTM32L412C8, STM32L412K8, STM32L412R8, STM32L412T8\nDS12469 Rev 9 3/198STM32L412xx Contents\n6Contents\n1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\n2 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n3 Functional overview  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n3.1 Arm® Cortex®-M4 core with FPU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n3.2 Adaptive real-time memory accelerator (ART Accelerator™)  . . . . . . . . . 16\n3.3 Memory protection unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n3.4 Embedded flash memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 173.5 Embedded SRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\n3.6 Firewall . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\n3.7 Boot modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 183.8 Cyclic redundancy check calculation unit (CRC)  . . . . . . . . . . . . . . . . . . . 19\n3.9 Power supply management  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\n3.9.1 Power supply schemes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\n3.9.2 Power supply supervisor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n3.9.3 Voltage regulator  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 233.9.4 Low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\n3.9.5 Reset mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n3.9.6 VBAT operation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n3.10 Interconnect matrix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n3.11 Clocks and startup  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 333.12 General-purpose inputs/outputs (GPIOs) . . . . . . . . . . . . . . . . . . . . . . . . . 36\n3.13 Direct memory access controller (DMA) . . . . . . . . . . . . . . . . . . . . . . . . . . 36\n3.14 Interrupts and events  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\n3.14.1 Nested vectored interrupt controller (NVIC)  . . . . . . . . . . . . . . . . . . . . . . 37\n3.14.2 Extended interrupt/event controller (EXTI)  . . . . . . . . . . . . . . . . . . . . . . 37\n3.15 Analog to digital converter (ADC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\n3.15.1 Temperature sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\n3.15.2 Internal voltage reference (VREFINT) . . . . . . . . . . . . . . . . . . . . . . . . . . 39\n3.15.3 VBAT battery voltage monitoring . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\n3.16 Comparators (COMP)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\nContents STM32L412xx\n4/198 DS12469 Rev 93.17 Operational amplifier (OPAMP)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\n3.18 Touch sensing controller (TSC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40\n3.19 True random number generator (RNG)  . . . . . . . . . . . . . . . . . . . . . . . . . . 40\n3.20 Timers and watchdogs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\n3.20.1 Advanced-control timer (TIM1)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\n3.20.2 General-purpose timers (TIM2, TIM15, TI M16) . . . . . . . . . . . . . . . . . . . 42\n3.20.3 Basic timer (TIM6) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42\n3.20.4 Low-power timer (LPTIM1 and LPTIM2)  . . . . . . . . . . . . . . . . . . . . . . . . 423.20.5 Infrared interface (IRTIM)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43\n3.20.6 Independent watchdog (IWDG) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43\n3.20.7 System window watchdog (WWDG)  . . . . . . . . . . . . . . . . . . . . . . . . . . . 433.20.8 SysTick timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43\n3.21 Real-time clock (RTC) and backup registers  . . . . . . . . . . . . . . . . . . . . . . 44\n3.22 Inter-integrated circuit interface (I2C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45\n3.23 Universal synchronous/asynchronous re ceiver transmitter (USART)  . . . 46\n3.24 Low-power universal asynchronous rece iver transmitter (LPUART)  . . . . 47\n3.25 Serial peripheral interface (SPI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 483.26 Universal serial bus (USB) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48\n3.27 Clock recovery system (CRS)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48\n3.28 Quad SPI memory interface (QUADSPI) . . . . . . . . . . . . . . . . . . . . . . . . . 483.29 Development support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50\n3.29.1 Serial wire JTAG debug port (SWJ-DP) . . . . . . . . . . . . . . . . . . . . . . . . . 50\n3.29.2 Embedded Trace Macrocell™ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50\n4 Pinouts and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51\n5 Memory mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71\n6 Electrical characteristi cs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75\n6.1 Parameter conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75\n6.1.1 Minimum and maximum values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75\n6.1.2 Typical values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75\n6.1.3 Typical curves  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75\n6.1.4 Loading capacitor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75\n6.1.5 Pin input voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75\n6.1.6 Power supply scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76\nDS12469 Rev 9 5/198STM32L412xx Contents\n66.1.7 Current consumption measurement  . . . . . . . . . . . . . . . . . . . . . . . . . . . 77\n6.2 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77\n6.3 Operating conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79\n6.3.1 General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79\n6.3.2 Operating conditions at power-up / powe r-down . . . . . . . . . . . . . . . . . . 80\n6.3.3 Embedded reset and power control bloc k characteristics . . . . . . . . . . . 80\n6.3.4 Embedded voltage reference . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83\n6.3.5 Supply current characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 856.3.6 Wakeup time from low-power modes and voltage scaling  \ntransition times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112\n6.3.7 External clock source characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . 115\n6.3.8 Internal clock source charac teristics  . . . . . . . . . . . . . . . . . . . . . . . . . . 120\n6.3.9 PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127\n6.3.10 Flash memory characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128\n6.3.11 EMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1296.3.12 Electrical sensitivity characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . 130\n6.3.13 I/O current injection characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . 131\n6.3.14 I/O port characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1326.3.15 NRST pin characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137\n6.3.16 Extended interrupt and event controller input (EXTI) characteristics . . 138\n6.3.17 Analog switches booster  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1386.3.18 Analog-to-Digital converter characteristics  . . . . . . . . . . . . . . . . . . . . . 139\n6.3.19 Comparator characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152\n6.3.20 Operational amplifiers characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . 1536.3.21 Temperature sensor characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 156\n6.3.22 V\nBAT monitoring characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 157\n6.3.23 Timer characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1576.3.24 Communication interfaces characteristics . . . . . . . . . . . . . . . . . . . . . . 158\n7 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 166\n7.1 LQFP64 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 167\n7.2 UFBGA64 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 171\n7.3 LQFP48 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 174\n7.4 UFQFPN48 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1787.5 WLCSP36 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 181\n7.6 UFQFPN32 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 184\nContents STM32L412xx\n6/198 DS12469 Rev 97.7 LQFP32 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 187\n7.8 Thermal characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 191\n7.8.1 Reference document . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 191\n7.8.2 Selecting the product temperature range  . . . . . . . . . . . . . . . . . . . . . . 191\n8 Ordering information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 194\n9 Important security notice . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 195\n10 Revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 196\nDS12469 Rev 9 7/198STM32L412xx List of tables\n9List of tables\nTable 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 2\nTable 2. STM32L412xx family device features and periphera l counts . . . . . . . . . . . . . . . . . . . . . . . 13\nTable 3. Access status versus readout protection level and execution modes. . . . . . . . . . . . . . . . . 17\nTable 4. STM32L412xx modes overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24Table 5. Functionalities depending on the working mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\nTable 6. STM32L412xx peripherals interconnect matrix  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\nTable 7. DMA implementation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36\nTable 8. Temperature sensor calibration values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\nTable 9. Internal voltage reference calibrati on values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\nTable 10. Timer feature comparison. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\nTable 11. I2C implementation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45\nTable 12. STM32L412xx USART/UART/LPUART features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46Table 13. Legend/abbreviations used in the pinout table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57\nTable 14. STM32L412xx pin definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58\nTable 15. Alternate function AF0 to AF7. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 65\nTable 16. Alternate function AF8 to AF15. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68\nTable 17. STM32L412xx memory map and peripheral register boundary addresses  . . . . . . . . . . . . 72Table 18. Voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77\nTable 19. Current characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78\nTable 20. Thermal characteristics.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 78\nTable 21. General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 79\nTable 22. Operating conditions at power-up / power-down  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80Table 23. Embedded reset and power control block characterist ics. . . . . . . . . . . . . . . . . . . . . . . . . . 80\nTable 24. Embedded internal voltage reference. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 3\nTable 25. Current consumption in Run and Lo w-power run modes, code with data processing  \nrunning from flash, ART enable (Cache ON Prefetch OFF) . . . . . . . . . . . . . . . . . . . . . . . . 86\nTable 26. Current consumption in Run modes, code with data processing running from flash,  \nART enable (Cache ON Prefetch OFF) and power supplied by external SMPS  \n(VDD12 = 1.10 V) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  87\nTable 27. Current consumption in Run and Low-power run modes, code with data processing  \nrunning from flash, ART disable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88\nTable 28. Current consumption in Run modes, code with data processing running from flash,  \nART disable and power supplied by external SMPS (VDD12 = 1.10 V). . . . . . . . . . . . . . . 89\nTable 29. Current consumption in Run and Lo w-power run modes, code with data processing  \nrunning from SRAM1  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90\nTable 30. Current consumption in Run, code with data processing running from  \n SRAM1 and power supplied by external SMPS (VDD12 = 1.10 V) . . . . . . . . . . . . . . . . . . 91\nTable 31. Typical current consumption in Run a nd Low-power run modes, with different codes  \nrunning from flash, ART enable (Cache ON Prefetch OFF) . . . . . . . . . . . . . . . . . . . . . . . . 92\nTable 32. Typical current consumption in Run, with different codes running from flash,  \nART enable (Cache ON Prefetch OFF) and power supplied by external SMPS  \n(VDD12 = 1.10 V) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  92\nTable 33. Typical current consumption in Run, with different codes running from flash,  \nART enable (Cache ON Prefetch OFF) and power supplied by external SMPS  \n(VDD12 = 1.00 V) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  93\nTable 34. Typical current consumption in Run a nd Low-power run modes, with different codes  \nrunning from flash, ART disable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94\nTable 35. Typical current consumption in Run modes, with different codes running from  \nList of tables STM32L412xx\n8/198 DS12469 Rev 9 flash, ART disable and power supplied by external SMPS (VDD12 = 1.10 V)  . . . . . . . . . 94\nTable 36. Typical current consumption in Ru n modes, with different codesrunning from  \n flash, ART disable and power supplied by external SMPS (VDD12 = 1.00 V)  . . . . . . . . . 95\nTable 37. Typical current consumption in Run a nd Low-power run modes, with different codes  \nrunning from SRAM1  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95\nTable 38. Typical current consumption in Run, with different codes running from  \n SRAM1 and power supplied by external SMPS (VDD12 = 1.10 V) . . . . . . . . . . . . . . . . . . 96\nTable 39. Typical current consumption in Run, with different codes running from  \n SRAM1 and power supplied by external SMPS (VDD12 = 1.00 V) . . . . . . . . . . . . . . . . . . 96\nTable 40. Current consumption in Sleep and Low-power sleep modes, flash ON . . . . . . . . . . . . . . . 97Table 41. Current consumption in Sleep, fl ash ON and power supplied by external SMPS  \n(VDD12 = 1.10 V) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  98\nTable 42. Current consumption in Low-power sleep modes,  flash in power-down. . . . . . . . . . . . . . . 98\nTable 43. Current consumption in Stop 2 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99Table 44. Current consumption in Stop 1 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102Table 45. Current consumption in Stop 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  103\nTable 46. Current consumption in Standby mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104Table 47. Current consumption in Shutdown  mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107\nTable 48. Current consumption in VBAT mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108Table 49. Peripheral current consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  110\nTable 50. Low-power mode wakeup timings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112Table 51. Regulator modes transition times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114\nTable 52. Wakeup time using USART/LPUART. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114Table 53. High-speed external user clock characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115\nTable 54. Low-speed external user clock characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116\nTable 55. HSE oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117\nTable 56. LSE oscillator characteristics (f\nLSE = 32.768 kHz) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118\nTable 57. HSI16 oscillator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120\nTable 58. MSI oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . .122\nTable 59. HSI48 oscillator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125\nTable 60. LSI oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126\nTable 61. PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 127\nTable 62. Flash memory characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128\nTable 63. Flash memory endurance and data retention . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128\nTable 64. EMS characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129\nTable 65. EMI characteristics for fHSE = 8  MHz and fHCLK = 64 MHz  . . . . . . . . . . . . . . . . . . . . . 130Table 66. ESD absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 0\nTable 67. Electrical sensitivities . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 131\nTable 68. I/O current injection susceptibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131\nTable 69. I/O static characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 132\nTable 70. Output voltage characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 134\nTable 71. I/O AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135\nTable 72. NRST pin characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 137\nTable 73. EXTI Input Characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 138\nTable 74. Analog switches booster characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138\nTable 75. ADC characteristics   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139\nTable 76. Maximum ADC RAIN  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 141\nTable 77. ADC accuracy - limited test  conditions 1  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143\nTable 78. ADC accuracy - limited test  conditions 2  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145\nTable 79. ADC accuracy - limited test  conditions 3  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147\nTable 80. ADC accuracy - limited test  conditions 4  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 149\nTable 81. COMP characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152\nDS12469 Rev 9 9/198STM32L412xx List of tables\n9Table 82.  OPAMP characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 153\nTable 83. TS characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156\nTable 84. VBAT monitoring characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 157\nTable 85. VBAT charging characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 157\nTable 86. TIMx characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 157\nTable 87. IWDG min/max timeout period at 32 kHz (LSI). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 158\nTable 88. WWDG min/max timeout value at 80 MHz (PCLK). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 158\nTable 89. I2C analog filter characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 159\nTable 90. SPI characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 160\nTable 91. Quad SPI characteristics in SDR mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 163Table 92. QUADSPI characteristics in DDR mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 164Table 93. USB electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 165\nTable 94. LQFP64 - Mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 168\nTable 95. UFBGA64 – Mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 71\nTable 96. UFBGA64 - Recommended PCB design rules (0 .5 mm pitch BGA). . . . . . . . . . . . . . . . . 172\nTable 97. LQFP48 - Mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 175\nTable 98. UFQFPN48 - Mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 79\nTable 99. WLCSP36 - Mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 181\nTable 100. WLCSP36 - Recommended PCB design rules. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 183Table 101. UFQFPN32 - Mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 185\nTable 102. LQFP32 - Mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 188\nTable 103. Package thermal characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 191\nTable 104. STM32L412xx ordering information scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 194\nTable 105. Document revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 196\nList of figures STM32L412xx\n10/198 DS12469 Rev 9List of figures\nFigure 1. STM32L412xx block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  15\nFigure 2. Power supply overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 20\nFigure 3. Power supply overview, external SMPS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\nFigure 4. Power-up/down sequence  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 22\nFigure 5. Clock tree . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . 35\nFigure 6. STM32L412Rx LQFP64 pinout(1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51\nFigure 7. STM32L412Rx, external SMPS, LQFP64 pinout(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51\nFigure 8. STM32L412Rx UFBGA64 ballout(1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52\nFigure 9. STM32L412Rx UFBGA64, external SMPS, ballout(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52\nFigure 10. STM32L412Cx LQFP48 pinout(1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53\nFigure 11. STM32L412Cx LQFP48, external SMPS, pinout(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53\nFigure 12. STM32L412Cx UFQFPN48 pinout(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54\nFigure 13. STM32L412Cx UFQFPN48, external SMPS, pinout(1). . . . . . . . . . . . . . . . . . . . . . . . . . . . 54\nFigure 14. STM32L412Tx WLCSP36 ballout(1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55\nFigure 15. STM32L412Tx, external SMPS, WLCSP36 ballout(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55\nFigure 16. STM32L412Kx LQFP32 pinout(1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\nFigure 17. STM32L412Kx UFQFPN32 pinout(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\nFigure 18. STM32L412xx memory map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  71\nFigure 19. Pin loading conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 75\nFigure 20. Pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75\nFigure 21. Power supply scheme. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76\nFigure 22. Current consumption measur ement scheme with and without external  \nSMPS power supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77\nFigure 23. VREFINT versus temperature  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\nFigure 24. High-speed external clock source AC timing diag ram  . . . . . . . . . . . . . . . . . . . . . . . . . . . 115\nFigure 25. Low-speed external clock source AC timing diagra m. . . . . . . . . . . . . . . . . . . . . . . . . . . . 116\nFigure 26. Typical application with an 8 MHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 8\nFigure 27. Typical application with a 32.768 kHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119\nFigure 28. HSI16 frequency versus temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121\nFigure 29. Typical current consumption versus MSI frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125\nFigure 30. HSI48 frequency versus temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126\nFigure 31. I/O input characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 133\nFigure 32. I/O AC characteristics definition(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137\nFigure 33. Recommended NRST pin protection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138\nFigure 34. ADC accuracy characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 150\nFigure 35. Typical connection diagram when using the ADC with FT/TT pins  \nfeaturing analog switch function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151\nFigure 36. SPI timing diagram - slave mode and CPHA = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 161Figure 37. SPI timing diagram - slave mode and CPHA = 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 162Figure 38. SPI timing diagram - master mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 62\nFigure 39. Quad SPI timing diagram - SDR mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 165Figure 40. Quad SPI timing diagram - DDR mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 165Figure 41. LQFP64 - Outline\n(15). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 167\nFigure 42. LQFP64 - Recommended footprint. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 169\nFigure 43. LQFP64 marking (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 170Figure 44. LQFP64 (external SMPS device) marking (package  top view). . . . . . . . . . . . . . . . . . . . . 170\nFigure 45. UFBGA64 – Outline  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 171\nFigure 46. UFBGA64 – Recommended footprint .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 172\nDS12469 Rev 9 11/198STM32L412xx List of figures\n11Figure 47. UFBGA64 marking (package top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 173\nFigure 48. LQFP48 - Outline(15). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 174\nFigure 49. LQFP48 - Recommended footprint. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 176\nFigure 50. LQFP48 marking (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 177Figure 51. UFQFPN48 - Outline  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 178\nFigure 52. UFQFPN48 - Recommended footprin t . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 179\nFigure 53. UFQFPN48 marking (package top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 180\nFigure 54. WLCSP36 - Outline  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 181\nFigure 55. WLCSP36 - Recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 182Figure 56. WLCSP36 marking (package top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 183\nFigure 57. UFQFPN32 - Outline  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 184\nFigure 58. UFQFPN32 - Recommended footprin t . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 185\nFigure 59. UFQFPN32 marking (package top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 186\nFigure 60. LQFP32 - Outline\n(15). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 187\nFigure 61. LQFP32 - Recommended footprint. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 189\nFigure 62. LQFP32 marking (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 190\nIntroduction STM32L412xx\n12/198 DS12469 Rev 91 Introduction\nThis datasheet provides the ordering informat ion and mechanical device characteristics of \nthe STM32L412xx microcontrollers.\nThis document should be read in conj unction with the STM32L41x, STM32L42x, \nSTM32L43x, STM32L44x, STM32L45x, STM32L46x reference manual (RM0394), available from the STMicroelectronics website www.st.com .\nFor information on the Arm®(a) Cortex®-M4 core, refer to the Cortex®-M4 Technical \nReference Manual, available from the www.arm.com website.\nFor information on the device errata with re spect to the datasheet and reference manual, \nrefer to the STM32L412xx errata sheet (ES0456), available on the STMicroelectronics website www.st.com.\n          \na. Arm is a registered trademark of Arm Limited (o r its subsidiaries) in the US and/or elsewhere.\n\nDS12469 Rev 9 13/198STM32L412xx Description\n502 Description\nThe STM32L412xx devices are ultra-low-power microcontrollers based on the  \nhigh-performance Arm® Cortex®-M4 32-bit RISC core operating at a frequency of up to \n80 MHz. The Cortex-M4 core features a Floating point unit (FPU) single precision that \nsupports all Arm® single-precision data-processing inst ructions and data types. It also \nimplements a full set of DSP in structions and a memory protection unit (MPU) which \nenhances application security.\nThe STM32L412xx devices embed high-speed me mories (flash memory up to 128 Kbyte, \n40 Kbyte of SRAM), a Quad SPI flash memories  interface (available on all packages) and \nan extensive range of enhanced I/Os and pe ripherals connected to two APB buses, two \nAHB buses and a 32-bit multi-AHB bus matrix.\nThe STM32L412xx devices embed several pr otection mechanisms for embedded flash \nmemory and SRAM: readout protection, wr ite protection, proprietary code readout \nprotection and Firewall.\nThe devices offer two fast 12-bit ADC (5 Msps),  two comparators, one operational amplifier,  \na low-power RTC, one general-purpose 32-bit timer, one 16-bit PWM timer dedicated to motor control, four general-purpose 16-bit timers, and two 16-bit low-power timers.\nIn addition, up to 12 capacitive sensing channels are available.\nThey also feature standard and advanced communication interfaces, namely three I2Cs, \ntwo SPIs, three USARTs and one Low-Power UART, one USB full-speed device crystal less.\nThe STM32L412xx operates in the -40 to +85  °C (+105  °C junction) and -40 to +125  °C \n(+130  °C junction) temperature ranges from a 1.71 to 3.6  V VDD power supply when using \ninternal LDO regulator and a 1.00 to 1.32V VDD12 power supply when using external SMPS \nsupply. A comprehensive set of power-saving modes makes possible the design of low-power applications.\nSome independent power supplies are supported: analog independent supply input for ADC, OPAMP and comparator. A VBAT input makes it possible to backup the RTC and backup registers. Dedicated V\nDD12 power supplies can be used to bypass the internal LDO \nregulator when connected to an external SMPS.\nThe STM32L412xx family offers six packages from 32 to 64-pin packages.\n          Table 2. STM32L412xx family device features and peripheral counts \nPeripheral\nSTM32L412RB\nSTM32L412R8\nSTM32L412CB\nSTM32L412C8\nSTM32L412TB\nSTM32L412T8\nSTM32L412KB\nSTM32L412K8\nFlash memory 128KB 64KB 128KB 64KB 128KB 64KB 128KB 64KB\nSRAM 40KB \nQuad SPI Yes\nDescription STM32L412xx\n14/198 DS12469 Rev 9TimersAdvanced \ncontrol1 (16-bit)\nGeneral \npurpose2 (16-bit)\n1 (32-bit)\nBasic 1 (16-bit)Low -power 2 (16-bit)SysTick timer 1Watchdog \ntimers (independent, \nwindow)2\nComm. \ninterfac\nesSPI 2 1\nI\n2C3 2\nUSART\nLPUART3\n12\n1\nUSB FS Yes\nRTC YesTamper pins 2 2 1Random generator YesGPIOs\n(1)\nWakeup pins52\n438\n330\n226\n2\nCapacitive sensing \nNumber of channels12 6 2\n12-bit ADC  \nNumber of channels2\n162\n102\n102\n10\nInternal voltage \nreference bufferNo\nAnalog comparator 1\nOperational amplifiers 1Max. CPU frequency 80 MHzOperating voltage (V\nDD) 1.71 to 3.6 V\nOperating voltage \n(VDD12)1.00 to 1.32 V\nOperating temperatureAmbient operating temperature: -40 to 85 °C / -40 to 125 °C\nJunction temperature: -40 to 105 °C / -40 to 130 °C\nPackagesLQFP64\nUFBGA64LQFP48\nUFQFPN48WLCSP36UFQFPN32\nLQFP32\n1. In case external SMPS package type is used, 2 GPIO \'s are replaced by VDD12 pins to connect the SMPS \npower supplies hence reducing the number of available GPIO\'s by 2.Table 2. STM32L412xx family device features and peripheral counts (continued)\nPeripheral\nSTM32L412RB\nSTM32L412R8\nSTM32L412CB\nSTM32L412C8\nSTM32L412TB\nSTM32L412T8\nSTM32L412KB\nSTM32L412K8\nDS12469 Rev 9 15/198STM32L412xx Description\n50Figure 1. STM32L412xx block diagram\nNote: AF: alternate function on I/O pins.MSv45999V2Flash\nup to\n128 KB\nGPIO PORT A\nEXT IT. WKUP 83 AF    PA[15:0]\nTIM1 / PWM3 compl. channels (TIM1_CH[1:3]N),\n4 channels (TIM1_CH[1:4]),\nETR, BKIN, BKIN2 as AF\nUSART1 RX, TX, CK,CTS, \nRTS as AF\nSPI1MOSI, MISO,\nSCK, NSS as AF\nAPB260 M Hz\nAPB1 30MH zWWDGRTC_TSOSC32_IN\nOSC32_OUT\nsmcard\nIrDA16bVBAT = 1.55 to 3.6 VJTAG & SW\nARM Cortex-M4\n80 MHz\nFPU  NVIC ETMMPU\nDMA2\nART \nACCEL/\nCACHERNG\nBORSupply\nsupervision\nPVD, PVMIntreset\nXTAL 32 kHzMA N AGT\nRTCFCLKStandby\ninterfaceIWDG\n@VBAT@ VDD\n@VDD\nAWUReset & clock\ncontrol\nPCLKxVoltage\nregulator\n3.3 to 1.2 VVDD Power management\n@ VDD\nRTC_TAMPxBackup registerAHB bus-matrix\nTIM152 channels,\n1 compl. channel, BKIN as AF\nTIM6TIM2D-BUS\nSRAM2 8 KB\nAPB1 80 MHz (max)SRAM1 32 KBI-BUS\nS-BUS\nDMA1\nPB[15:0]\nPC[15:0]\nPD2\nPH[1:0], \nPH[3]GPIO PORT B\nGPIO PORT C\nGPIO PORT D\nGPIO PORT H\n16b\nTIM16 16b1 channel,\n1 compl. channel, BKIN as AF\n16b32b4 channels, ETR as AFOSC_IN\nOSC_OUTHCLKxXTAL OSC4- 16MHz\nVREF+USA R T 2MBpsTemperature sensor\n@ VDDATouch sensing controller7 Groups of\n4 channels max as AFRC HSI\nRC LSI\nPLL 1&2MSIQuad SPI memory interfaceD0[3:0],D1[3:0],CLK0, CLK1CS\nCOMP1 INP, INM, OUT@ VDDARTC_OUTAHB1 80 MHz\nCRCAPB2 80MHzAHB2 80 MHz\nFIREWALLVREF Buffer@ VDDA@ VDDVDD = 1.71 to 3.6 V\nVSS\nVDDA, VSSA\nVDD, VSS, NRSTVDDUSBTRACECLK\nTRACED[3:0]NJTRST, JTDI,\nJTCK/SWCLK\nJTDO/SWD, JTDO\nITFHSI48\nAHB/APB1 AHB/APB2\nVOUT, VINM, VINP OpAmp1@VDDASCL, SDA, SMBA as AF I2C3/SMBUSSCL, SDA, SMBA as AF I2C2/SMBUSI2C1/SMBUS SCL, SDA, SMBA as AFMOSI, MISO, SCK, NSS as AF SPI2USART3RX, TX, CK, CTS, RTS as AF smcard\nIrDAUSART2 RX, TX, CK, CTS, RTS as AFsmcard\nIrDACRS CRS_SYNCUSB FS@ VDDUSBFIFO\nPHYDP\nDM\nNOE\nLPUART1 RX, TX, CTS, RTS as AF\nLPTIM1 IN1, IN2, OUT, ETR as AF\nLPTIM2 IN1, OUT, ETR as AFADC2ADC1\n16 external analog inputs  16 external analog inputs  \nFunctional overview STM32L412xx\n16/198 DS12469 Rev 93 Functional overview\n3.1 Arm® Cortex®-M4 core with FPU\nThe Arm® Cortex®-M4 with FPU processor is the latest generation of Arm® processors for \nembedded systems, developed to provide a low- cost platform that meets the needs of MCU \nimplementation with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.\nThe Arm® Cortex®-M4 with FPU 32-bit RISC processor features exceptional code-\nefficiency, delivering the high-performance expected from an Arm® core in the memory size \nusually associated with 8- and 16-bit devices.\nThe processor supports a set of  DSP instructions enabling efficient signal processing and \ncomplex algorithm execution.\nIts single precision FPU speeds up software development by using metalanguage development tools, while avoiding saturation.\nWith its embedded Arm® core, the STM32L412xx family  is compatible with all Arm® tools \nand software.\nFigure  1 shows the general block diagram of the STM32L412xx family devices.\n3.2 Adaptive real-time memory accelerator (ART Accelerator™)\nThe ART Accelerator™ is a memory accelerator optimized for STM32 industry-standard \nArm® Cortex®-M4 processors. It balances the inhere nt performance advantage of the Arm® \nCortex®-M4 over flash memory technologies, which normally requires the processor to wait \nfor the flash memory at higher frequencies.\nTo release the processor near 100 DMIPS performance at 80 MHz, the accelerator \nimplements an instruction prefetch queue and branch cache, which increases program \nexecution speed from the 64-bit flash memory. Based on CoreMark benchmark, the performance achieved thanks to the ART accele rator is equivalent to 0 wait state program \nexecution from flash memory at a CPU frequency up to 80 MHz.\n3.3 Memory protection unit\nThe memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the me mory or resources used by any other active \ntask. This memory area is organized into up to  8 protected areas that can in turn be divided \nup into 8 subareas. The protection area sizes are between 32 bytes and the whole \n4\n Gigabytes of addressable memory.\nThe MPU is especially helpful for applications where some critical or certified code has to be \nprotected against the misbehavior of other task s. It is usually managed by an RTOS (real-\ntime operating system). If a prog ram accesses a memory location  that is prohibited by the \nMPU, the RTOS can detect it and take action . In an RTOS environment, the kernel can \ndynamically update the MPU area setting, based on the process to be executed.\nThe MPU is optional and can be bypasse d for applications that do not need it.\nDS12469 Rev 9 17/198STM32L412xx Functional overview\n503.4 Embedded flash memory\nSTM32L412xx devices feature 128Kbyte of em bedded flash memory available for storing \nprograms and data in single bank architectu re.The flash memory contains 64 pages of 2 \nKbyte\nFlexible protections can be configured thanks to option bytes:\n• Readout protection (RDP) to protect the wh ole memory. Three levels are available:\n– Level 0: no readout protection– Level 1: memory readout protection: th e flash memory cannot be read from or \nwritten to if either debug features are co nnected, boot in RAM or bootloader is \nselected\n– Level 2: chip readout protection: debug  features (Cortex-M4 JTAG and serial \nwire), boot in RAM and bootloader sele ction are disabled (JTAG fuse). This \nselection is irreversible.\n          \n• Write protection (WRP): the protected ar ea is protected against erasing and \nprogramming. Two areas can be selected, with 2-Kbyte granularity.\n• Proprietary code readout protection (PCROP): a part of the flash memory can be \nprotected against read and write from third parties. The protected ar ea is execute-only: \nit can only be reached by the STM32 CPU, as an instruction co de, while all other \naccesses (DMA, debug and CPU data read, wr ite and erase) are strictly prohibited. \nThe PCROP area granularity is 64-bit wi de. An additional option bit (PCROP_RDP) \nallows the user to select if the PCROP area  is erased or not when the RDP protection \nis changed from Level 1 to Level 0.\nThe whole non-volatile memory embeds the error correction code (ECC) feature supporting:\n• single error detection and correction\n• double error detection.Table 3. Access status versus readout protection level and execution modes \nAreaProtection \nlevelUser executionDebug, boot from RAM or boot \nfrom system memory (loader)\nRead Write Erase Read Write Erase\nMain \nmemory1 Yes Yes Yes No No No\n2 Yes Yes Yes N/A N/A N/A\nSystem \nmemory1 Yes No No Yes No No\n2 Yes No No N/A N/A N/A\nOption \nbytes1 Yes Yes Yes Yes Yes Yes\n2 Yes No No N/A N/A N/A\nBackup \nregisters1Y e s Y e s N / A(1)\n1. Erased when RDP change from Level 1 to Level 0.No No N/A(1)\n2 Yes Yes N/A N/A N/A N/A\nSRAM21 Yes Yes Yes(1)No No No(1)\n2 Yes Yes Yes N/A N/A N/A\nFunctional overview STM32L412xx\n18/198 DS12469 Rev 9The address of the ECC fail can be read in the ECC register.\n3.5 Embedded SRAM\nSTM32L412xx devices feature 40  Kbyte of embedded SRAM, split into two blocks: \n• 32 Kbyte mapped at address 0x2000 0000 (SRAM1)\n• 8 Kbyte located at address 0x1000 0000 with hardware parity check (SRAM2).\nThis memory is also mapped at address 0x2000 8000, offering a contiguous address \nspace with the SRAM1 (8 Kbyte aliased by bit band)\nThis block is accessed through the ICode/DCode buses for maximum performance. \nThese 8 Kbyte SRAM can also be retained in Standby mode.\nThe SRAM2 can be write-protec ted with 1 Kbyte granularity.\nThe memory can be accessed in read/writ e at CPU clock speed with 0 wait states.\n3.6 Firewall\nThe device embeds a Firewall which protects  code sensitive and secure data from any \naccess performed by a code executed  outside of the protected areas.\nEach illegal access generates a reset which kills immediat ely the detected intrusion.\nThe Firewall main features are the following:\n• Three segments can be protected and def ined thanks to the Firewall registers:\n– Code segment (located in flash or SRAM 1 if defined as executable protected \narea)\n– Non-volatile data segment (located in flash)\n– Volatile data segment (located in SRAM1)\n• The start address and the length of each segments are configurable:\n– Code segment: up to 1024 Kbyte with granularity of 256 bytes\n– Non-volatile data segment: up to 1024 Kbyte with granularity of 256 bytes\n– Volatile data segment: up to 128 Kbyte with a granularity of 64 bytes\n• Specific mechanism implemented to open th e Firewall to get access to the protected \nareas (call gate entry sequence)\n• Volatile data segment can be shared or not with the non-protected code\n• Volatile data segment can be executed or not depending on the Firewall configuration\nThe flash readout protection must be set to level 2 in order to reach the expected level of \nprotection.\n3.7 Boot modes\nAt startup, BOOT0 pin or nS WBOOT0 option bit, and BOOT1 option bit are used to select \none of three boot options:\n• Boot from user flash memory\n• Boot from system memory\n• Boot from embedded SRAM\nDS12469 Rev 9 19/198STM32L412xx Functional overview\n50The boot loader is located in system memory. It is used to reprogram the flash memory by \nusing USART, I2C, SPI or USB FS in Device mode through DFU (device firmware upgrade).\nBOOT0 value may come from the PH3-BOOT0 pin or from an option bit depending on the value of a user option bit to free the GPIO pad if needed.\nAn empty check mechanism is implemented to fo rce the boot from system flash if the first \nmemory location is not programmed and if the boot selection is configured to boot from main flash. If the boot selection uses BOOT0 pin to boot from the main flash memory, but the first \nflash memory location is found empty, the flash empty check mechanism forces boot from the system memory (containing embedded bootloader ). Then due to bootloader activation, \nsome of the GPIOs are reconfigured from the Hig h-Z state. Please refer to AN2606 for more \ndetails concerning the bootloader and GPIOs co nfiguration in system memory boot mode.\nIt is possible to disable this feature by configur ing the option bytes (instead of BOOT0 pin) to \nforce boot from the main flash memory (nSWBOOT0 = 0, nBOOT0 = 1).\n3.8 Cyclic redundancy che ck calculation unit (CRC)\nThe CRC (cyclic redundancy check) calculati on unit is used to get a CRC code using a \nconfigurable generator polynomial value and size.\nAmong other applications, CRC-based techniques  are used to verify data transmission or \nstorage integrity. In the scope of the EN/I EC 60335-1 standard, they offer a means of \nverifying the flash memory integrity. The CRC calculation unit helps compute a signature of \nthe software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.\n3.9 Power supply management\n3.9.1 Power supply schemes\n• VDD = 1.71 to 3.6 V: external power supply for I/Os (VDDIO1 ), the internal regulator and \nthe system analog such as reset, power mana gement and internal clocks. It is provided \nexternally through VDD pins.\n• VDD12 = 1.00 to 1.32 V: external power supply bypassing internal regulator when \nconnected to an external SMPS. It is provi ded externally through VDD12 pins and only \navailable on packages with the external SMPS supply option. VDD12 does not require any external decoupling capacitance a nd cannot support any external load.\n• V\nDDA = 1.62 V (ADC/COMP) / 1.8 (OPAMP) to 3. 6 V: external analog power supply for \nADC, OPAMP, Comparator. The VDDA voltage level is independent from the VDD \nvoltage.\n• VDDUSB  = 3.0 to 3.6 V: external independent power supply for USB transceivers. The \nVDDUSB  voltage level is independent from the VDD voltage.\n• VBAT = 1.55 to 3.6 V: power supply for RTC,  external clock 32  kHz oscillator and \nbackup registers (through power switch) when VDD is not present.\nNote: When the functions supplied by VDDA are not used, this supply should preferably be shorted \nto VDD.\nNote: If these supplies are tied to ground, the I/Os supplied by these power supplies are not 5  V \ntolerant.\nFunctional overview STM32L412xx\n20/198 DS12469 Rev 9Note: VDDIOx  is the I/Os general purpose digital functions supply. VDDIOx  represents VDDIO1 , with \nVDDIO1  = VDD.\nFigure 2. Power supply overview\nMS51448V1Low voltage detectorVDDAVDDA domain\nVSSVDD\nVBATA/D converters\nComparatorsOperational amplifiersVoltage reference buffer\nVDD domain\nI/O ringVSSA\nReset blockTemp. sensorPLL, HSI, MSI, HSI48\nStandby circuitry(Wakeup logic, IWDG)\nVoltage regulatorVDDIO1\nLSE crystal 32 K oscBKP registersRCC BDCR registerRTCBackup domainCore\nMemoriesDigital peripheralsV\nCORE domain\nVCOREUSB transceiversVDDUSB\nVSS\nDS12469 Rev 9 21/198STM32L412xx Functional overview\n50Figure 3. Power supply overview, external SMPS\nDuring power-up and power-down phases, the following power sequence requirements \nmust be respected:\n• When VDD is below 1 V, other power supplies (VDDAVDDUSB ) must remain below VDD + \n300 mV.\n• When VDD is above 1 V, all power supplies are independent.\nDuring the power-down phase, VDD can temporarily become lower than other supplies only \nif the energy provided to the MCU remains below 1  mJ; this allows external decoupling \ncapacitors to be discharged with different time  constants during the power-down transient \nphase.MS49685V1Low voltage detectorVDDAVDDA domain\nVSSVDD\nVBATA/D converters\nComparatorsOperational amplifiersVoltage reference buffer\nVDD domain\nI/O ringVSSA\nReset blockTemp. sensorPLL, HSI, MSI, HSI48\nStandby circuitry(Wakeup logic, IWDG)\nVoltage regulatorVDDIO1\nLSE crystal 32 K oscBKP registersRCC BDCR registerRTCBackup domainCore\nMemoriesDigital peripheralsV\nCORE domain\nVCOREUSB transceiversVDDUSB\nVSS\nVDD12\nFunctional overview STM32L412xx\n22/198 DS12469 Rev 9Figure 4. Power-up/down sequence\n1. VDDX refers to any power supply among VDDA, VDDUSB .\n3.9.2 Power supply supervisor\nThe device has an integrated ultra-low-power brown-out reset (BOR) active in all modes \nexcept Shutdown and ensuring proper operation after power-on and during power down. The device remains in reset mode when the monitored supply voltage V\nDD is below a \nspecified threshold, without the need for an external reset circuit.\nThe lowest BOR level is 1.71 V at power on, and other higher thresholds can be selected \nthrough option bytes.The device features an  embedded programmable voltage detector \n(PVD) that monitors the VDD power supply and compares it to the VPVD threshold. An \ninterrupt can be generated when VDD drops below the VPVD threshold and/or when VDD is \nhigher than the VPVD threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.\nIn addition, the device embeds a Periph eral Voltage Monitor which compares the \nindependent supply voltage VDDA  with a fixed threshold in order to ensure that the \nperipheral is in its functional supply range.MSv47490V1\n0.31VBOR03.6\nOperating mode Power-on Power-down timeV\nVDDX(1)\nVDD\nInvalid supply area V DDX< V DD+ 300 mV VDDXindependent from V DD\nDS12469 Rev 9 23/198STM32L412xx Functional overview\n503.9.3 Voltage regulator\nTwo embedded linear voltage regulators supply most of the digital circuitries: the main \nregulator (MR) and the low-power regulator (LPR).\n• The MR is used in the Run and Sleep modes and in the Stop 0 mode.\n• The LPR is used in Low-Power Run, Low-Pow er Sleep, Stop 1 and Stop 2 modes. It is \nalso used to supply the 8 Kbyte SRAM2 in Standby with SRAM2 retention.\n• Both regulators are in power-down in Standby and Shutdown modes: the regulator \noutput is in high impedance, and the kernel circuitry is powered down thus inducing zero consumption. \nThe ultralow-power STM32L412xx supports dy namic voltage scaling to  optimize its power \nconsumption in run mode. The voltage from the Main Regulator that supplies the logic (V\nCORE ) can be adjusted according to the sy stem’s maximum operating frequency. \nThere are two power consumption ranges:\n• Range 1 with the CPU running at up to 80 MHz.\n• Range 2 with a maximum CPU frequency of 26 MHz. All peripheral clocks are also \nlimited to 26 MHz.\nThe VCORE  can be supplied by the low-power regulator, the main regulator being switched \noff. The system is then in Low-power run mode.\n• Low-power run mode with the CPU running at up to 2 MHz. Peripherals with \nindependent clock can be clocked by HSI16.\n3.9.4 Low-power modes\nThe ultra-low-power STM32L412xx supports se ven low-power modes to achieve the best \ncompromise between low-power consumption, sh ort startup time, available peripherals and \navailable wakeup sources.\nFunctional overview STM32L412xx\n24/198 DS12469 Rev 9\n          \nTable 4. STM32L412xx modes overview \nMode Regulator(1)CPU Flash SRAM Clocks DMA and Peripherals(2)Wakeup source Consumption(3)Wakeup time\nRun MR range 1\nYes ON(4)ON AnyAll\nN/A91 µA/MHz\nN/ASMPS range 2 high 34 µA/MHz\nMR range2\nAll except USB_FS, RNG79 µA/MHz\nSMPS range 2 low 28 µA/MHz\nLPRun LPR Yes ON(4)ONAny \nexcept \nPLLAll except USB_FS, RNG N/A 83 µA/MHzto Range 1: 4 µs\nto Range 2: 64 µs\nSleep MR range 1\nNo ON(4)ON(5)AnyAll\nAny interrupt or \nevent21 µA/MHz\n6 cyclesSMPS range 2 high 7.5 µA/MHz\nMR range2\nAll except USB_FS, RNG20 µA/MHz\nSMPS range 2 low 7 µA/MHz\nLPSleep LPR No ON(4)ON(5)Any\nexcept \nPLLAll except USB_FS, RNGAny interrupt or \nevent83 µA/MHz 6 cycles\nStop 0MR Range 1\nNo OFF ONLSE\nLSIBOR, PVD, PVM \nRTC, IWDG \nCOMP1, OPAMP1\nUSARTx (x=1...3)(6)\nLPUART1(6)\nI2Cx (x=1...3)(7)\nLPTIMx (x=1,2)\n***\nAll other peripherals are \nfrozen.Reset pin, all I/Os\nBOR, PVD, PVM \nRTC, IWDG\nCOMP1\nUSARTx (x=1...3)(6)\nLPUART1(6)\nI2Cx (x=1...3)(7)\nLPTIMx (x=1,2)\nUSB_FS(8)105 µA2.47 µs in SRAM\n4.1 µs in flash\nMR Range 2\nSTM32L412xx Functional overview\nDS12469 Rev 9 25/198Stop 1 LPR No Off ONLSE\nLSIBOR, PVD, PVM \nRTC, IWDG \nCOMP1, OPAMP1\nUSARTx (x=1...3)(6)\nLPUART1(6)\nI2Cx (x=1...3)(7)\nLPTIMx (x=1,2)\n***\nAll other peripherals are \nfrozen.Reset pin, all I/Os\nBOR, PVD, PVM \nRTC, IWDG\nCOMP1\nUSARTx (x=1...3)(6)\nLPUART1(6)\nI2Cx (x=1...3)(7)\nLPTIMx (x=1,2)\nUSB_FS(8)3.25 µA w/o RTC\n3.65 µA w RTC5.7 µs in SRAM\n7 µs in flash\nStop 2 LPR No Off ONLSE\nLSIBOR, PVD, PVM \nRTC, IWDG \nCOMP1\nI2C3(7)\nLPUART1(6)\nLPTIMx (x = 1, 2)\n***\nAll other peripherals are \nfrozen.Reset pin, all I/Os\nBOR, PVD, PVM\nRTC, IWDG\nCOMP1\nI2C3(7)\nLPUART1(6)\nLPTIMx (x = 1, 2)710 nA w/o RTC\n950 nA w RTC5.8 µs in SRAM\n8.3 µs in flashTable 4. STM32L412xx modes overview (continued)\nMode Regulator(1)CPU Flash SRAM Clocks DMA and Peripherals(2)Wakeup source Consumption(3)Wakeup time\nFunctional overview STM32L412xx\n26/198 DS12469 Rev 9\nStandbyLPR\nPower\ned OffOffSRAM\n2 ON\nLSE\nLSIBOR, RTC, IWDG\n***\nAll other peripherals are \npowered off.\n***\nI/O configuration can be \nfloating, pull-up or pull-downReset pin \n5 I/Os (WKUPx)(9)\nBOR, RTC, IWDG195 nA\n16.1 µs\nOFFPower\ned\nOff105 nA\nShutdown OFFPower\ned OffOffPower\ned\nOffLSERTC\n***\nAll other peripherals are \npowered off.\n***\nI/O configuration can be \nfloating, pull-up or pull-\ndown(10)Reset pin \n5 I/Os (WKUPx)(9)\nRTC18 nA 256 µs\n1. LPR means Main regulator is OF F and Low-power regulator is ON.\n2. All peripherals can be active or cl ock gated to save power consumption.\n3. Typical current at VDD = 1.8 V, 25°C. Consumptions values provided running from SRAM, flash memory Off, 80 MHz in Range 1, 26 MHz in Range 2, 2 MHz i n \nLPRun/LPSleep.\n4. The flash memory can be put in power-down and its clock can be gated off when executing from SRAM.\n5. The SRAM1 and SRAM2 clocks can be gated on or off independently.\n6. U(S)ART and LPUART reception is functional in Stop mode, and generates a wakeup interrupt on Start, address match or received  frame event.\n7. I2C address detection is functional in Stop mode, and generates a wakeup interrupt in case of address match.\n8. USB_FS wakeup by resume from suspend and attach detection protocol event.\n9. The I/Os with wakeup from Standby/Shutdown capability are: PA0, PC13, PA2, PC5.10. I/Os can be configured with internal pull- up, pull-down or floating in Shutdown mode but the configuration is lost when exit ing the Shutdown mode.Table 4. STM32L412xx modes overview (continued)\nMode Regulator(1)CPU Flash SRAM Clocks DMA and Peripherals(2)Wakeup source Consumption(3)Wakeup time\nDS12469 Rev 9 27/198STM32L412xx Functional overview\n50By default, the microcontroller is in Run mode after a system or a power Reset. It is up to the \nuser to select one of the low-power modes described below:\n• Sleep  mode\nIn Sleep mode, only the CPU is stopped. All peripherals continue to operate and can \nwake up the CPU when an interrupt/event occurs.\n• Low-power run  mode\nThis mode is achieved with VCORE  supplied by the low-power regulator to minimize the \nregulator\'s operating current. The code can be executed from SRAM or from flash, and the CPU frequency is limited to 2 MHz. The peripherals with independent clock can be clocked by HSI16.\n• Low-power sleep  mode\nThis mode is entered from the low-power run mode. Only the CPU clock is stopped. \nWhen wakeup is triggered by an event or an interrupt, the system reverts to the low-power run mode.\n• Stop 0, Stop 1 and Stop 2  modes\nStop mode achieves the lowest power consumption while retaining the content of \nSRAM and registers. All clocks in the V\nCORE  domain are stopped, the PLL, the MSI \nRC, the HSI16 RC and the HSE crystal oscilla tors are disabled. The LSE or LSI is still \nrunning. \nThe RTC can remain active (Stop mode with RTC, Stop mode without RTC).Some peripherals with wakeup capability can enable the HSI16 RC during Stop mode \nto detect their wakeup condition.\nThree Stop modes are available: Stop 0, Stop 1 and Stop 2 modes. In Stop 2 mode, \nmost of the V\nCORE  domain is put in a lower leakage mode. \nStop 1 offers the largest number of active peripherals and wakeup sources, a smaller \nwakeup time but a higher consumption than St op 2. In Stop 0 mode, the main regulator \nremains ON, allowing a very fast wakeup  time but with much higher consumption.\nThe system clock when exiting from Stop 0, Stop 1 or Stop 2 modes can be either MSI \nup to 48 MHz or HSI16, depending on software configuration.\n• Standby  mode\nThe Standby mode is used to achieve the lo west power consumpt ion with BOR. The \ninternal regulator is swit ched off so that the VCORE  domain is powered off. The PLL, the \nMSI RC, the HSI16 RC and the HSE crysta l oscillators are also switched off.\nThe RTC can remain active (Standby mode  with RTC, Standby mode without RTC).\nThe brown-out reset (BOR) always remains active in Standby mode.The state of each I/O during standby mo de can be selected by software: I/O with \ninternal pull-up, internal pull-down or floating.\nAfter entering Standby mode, SRAM1 and regist er contents are lost except for registers \nin the Backup domain and Standby circuitr y. Optionally, SRAM2 can be retained in \nStandby mode, supplied by the low-power Regulator (Standby with SRAM2 retention mode).\nThe device exits Standby mode when an ex ternal reset (NRST pin), an IWDG reset, \nWKUP pin event (configurable rising or fallin g edge), or an RTC event occurs (alarm, \nperiodic wakeup, timestamp, tamper) or a failure is detected on LSE (CSS on LSE).\nThe system clock after wake up is MSI up to 8 MHz.\nFunctional overview STM32L412xx\n28/198 DS12469 Rev 9• Shutdown  mode\nThe Shutdown mode permits to achieve the lowest power consumption. The internal \nregulator is switched off so that the VCORE  domain is powered off. The PLL, the HSI16, \nthe MSI, the LSI and the HSE oscillators are also switched off.\nThe RTC can remain active (Shutdown mode with RTC, Shutdown mode without RTC).The BOR is not available in Shutdown mode. No power voltage monitoring is possible \nin this mode, therefore the switch to Backup domain is not supported. \nSRAM1, SRAM2 and register contents are lo st except for registers in the Backup \ndomain. \nThe device exits Shutdown mode when an ex ternal reset (NRST pin), a WKUP pin \nevent (configurable rising or  falling edge), or an RTC ev ent occurs (alarm, periodic \nwakeup, timestamp, tamper). \nThe system clock after wakeup is MSI at 4 MHz.\nDS12469 Rev 9 29/198STM32L412xx Functional overview\n50          Table 5. Functionalities depending on the working mode(1) \nPeripheral Run SleepLow-\npower \nrunLow-\npower \nsleepStop 0/1 Stop 2 Standby Shutdown\nVBAT\n-\nWakeup capability-\nWakeup capability-\nWakeup capability-\nWakeup capability\nCPU Y - Y - - -- -- -- --\nFlash memory (up to \n128 KB)O(2)O(2)O(2)O(2)- -- -- -- --\nSRAM1 (32 KB) Y Y(3)YY(3)Y -Y -- -- --\nSRAM2 (8 KB) Y Y(3)YY(3)Y -Y -O(4)-- --\nQuad SPI O O O O - -- -- -- --\nBackup registers Y Y Y Y Y -Y -Y -Y -Y\nBrown-out reset \n(BOR)YYYY Y YY YY Y- --\nProgrammable \nvoltage detector \n(PVD) OOOO O OO O- -- --\nPeripheral voltage \nmonitor (PVMx; \nx=1,3,4)OOOO O OO O- -- --\nD M A OOOO - -- -- -- --\nHigh speed Internal \n(HSI16)OOOO(5)-(5)-- -- --\nOscillator RC48 O O - - - -- -- -- --\nHigh speed external \n(HSE)OOOO - -- -- -- --\nLow speed internal \n(LSI)OOOO O -O -O -- --\nLow speed external \n(LSE)OOOO O -O -O -O -O\nMulti-Speed internal \n(MSI)OOOO - -- -- -- --\nClock security \nsystem (CSS)OOOO - -- -- -- --\nClock security \nsystem on LSEOOOO O OO OO O- --\nRTC / Auto wakeup O O O O O OO OO OO OO\nNumber of RTC \nTamper pins2222 2 O2 O2 O2 O2\nUSARTx (x=1,2,3) O O O O O(6)O(6)- -- -- --\nFunctional overview STM32L412xx\n30/198 DS12469 Rev 9Low-power UART \n(LPUART)OOOO O(6)O(6)O(6)O(6)- -- --\nI2Cx (x=1,2) O O O O O(7)O(7)- -- -- --\nI 2 C 3 OOOO O(7)O(7)O(7)O(7)- -- --\nSPIx (x=1,2) O O O O - -- -- -- --\nADCx (x=1,2) O O O O - -- -- -- --\nOPAMPx (x=1) O O O O O -- -- -- --\nC O M P 1 OOOO O OO O- -- --\nTemperature sensor O O O O - -- -- -- --\nTimers (TIMx) O O O O - -- -- -- --\nLow-power timer 1 \n(LPTIM1)OOOO O OO O- -- --\nLow-power timer 2 \n(LPTIM2)OOOO O OO O- -- --\nIndependent \nwatchdog (IWDG)OOOO O OO OO O- --\nWindow watchdog \n(WWDG)OOOO - -- -- -- --\nSysTick timer O O O O - -- -- -- --\nTouch sensing \ncontroller (TSC)OOOO - -- -- -- --\nRandom number \ngenerator (RNG)O(8)O(8)-- - -- -- -- --\nCRC calculation unit O O O O - -- -- -- --\nG P I O s OOOO O OO O(9)4 \npins\n(10)(11)4 \npins\n(10)-\n1. Legend: Y = Yes (Enable). O = Optional (Disable by default. Can be enabled by software). - = Not available.\n2. The flash can be configured in power-down mode. By default, it is not in power-down mode.3. The SRAM clock can be gated on or off.4. SRAM2 content is preserved when the bit RRS is set in PWR_CR3 register.\n5. Some peripherals with wakeup from Stop capability can reque st HSI16 to be enabled. In this case, HSI16 is woken up by \nthe peripheral, and only feeds the peripheral which requested it. HSI16 is automatically put of f when the peripheral does not \nneed it anymore.\n6. LPUART reception is functional in Stop mode, and generat es a wakeup interrupt on Start, address match or received frame \nevent.Table 5. Functionalities depending on the working mode(1) (continued)\nPeripheral Run SleepLow-\npower \nrunLow-\npower \nsleepStop 0/1 Stop 2 Standby Shutdown\nVBAT\n-\nWakeup capability-\nWakeup capability-\nWakeup capability-\nWakeup capability\nDS12469 Rev 9 31/198STM32L412xx Functional overview\n503.9.5 Reset mode \nIn order to improve the consumption under re set, the I/Os state under and after reset is \n“analog state” (the I/O schmitt trigger is disabl e). In addition, the internal reset pull-up is \ndeactivated when the reset source is internal.\n3.9.6 VBAT operation\nThe VBAT pin permits to power the device VBAT domain from an external battery, an external supercapacitor, or from V\nDD when no external battery and an external \nsupercapacitor are present. The VBAT pin supplies the RTC with LSE and the backup registers. Two anti-tamper detection pins are available in VBAT mode.\nVBAT operation is automatically activated when VDD is not present.\nAn internal VBAT battery charging circuit is embedded and can be activated when VDD is \npresent.\nNote: When the microcontroller is supplied from VBA T, external interrupts and RTC alarm/events \ndo not exit it from VBAT operation.\n3.10 Interconnect matrix\nSeveral peripherals have direct connecti ons between them. This allows autonomous \ncommunication between peripherals, savi ng CPU resources thus power supply \nconsumption. In addition, these hardware co nnections allow fast and predictable latency.\nDepending on peripherals, these interconnecti ons can operate in Run, Sleep, low-power run \nand sleep, Stop 0, Stop 1 and Stop 2 modes.\n          7. I2C address detection is functional in Stop mode, and generates a wakeup interrupt in case of address match.\n8. Voltage scaling Range 1 only.9. I/Os can be configured with internal pul l-up, pull-down or floating in Standby mode.\n10. The I/Os with wakeup from Standby/Shutdown capability are: PA0, PC13, PE6, PA2, PC5.\n11. I/Os can be configured with internal pull-up, pull-down or floating in Shutdown mode but the configuration is lost when \nexiting the Shutdown mode.\nTable 6. STM32L412xx peripherals interconnect matrix \n Interconnect sourceInterconnect \ndestinationInterconnect action\nRun\nSleep\nLow-power run\nLow-power sleep\nStop 0 / Stop 1\nStop 2\nTIMx TIMx Timers synchronization or chaining Y Y Y Y - -\nADCxConversion triggers Y Y Y Y - -\nDMA Memory to memory transfer trigger Y Y Y Y - -\nCOMPx Comparator output blanking Y Y Y Y - -\nFunctional overview STM32L412xx\n32/198 DS12469 Rev 9TIM15/TIM16 IRTIM Infrared inte rface output generation Y Y Y Y - -\nCOMPx TIM1\nTIM2Timer input channel, trigger, break from \nanalog signals comparisonYYYY - -\nLPTIMERxLow-power timer triggered by analog \nsignals comparison YYYYYY\nADCx TIM1 Timer triggered by analog watchdog Y Y Y Y - -\nRTCTIM16 Timer input channel from RTC events Y Y Y Y - -\nLPTIMERxLow-power timer triggered by RTC alarms \nor tampers YYYYYY\nAll clocks sources (internal \nand external)TIM2\nTIM15, 16Clock source used as input channel for \nRC measurement and trimmingYYYY - -\nCSS\nCPU (hard fault)\nRAM (parity error)\nFlash memory (ECC error)COMPx\nPVDTIM1\nTIM15,16Timer break Y Y Y Y - -\nGPIOTIMx External trigger Y Y Y Y - -\nLPTIMERx External trigger Y Y Y Y Y Y\nADCx Conversion external trigger Y Y Y Y - -Table 6. STM32L412xx peripherals interconnect matrix (continued)\n Interconnect sourceInterconnect \ndestinationInterconnect action\nRun\nSleep\nLow-power run\nLow-power sleep\nStop 0 / Stop 1\nStop 2\nDS12469 Rev 9 33/198STM32L412xx Functional overview\n503.11 Clocks and startup\nThe clock controller (see Figure  5) distributes the clocks coming from different oscillators to \nthe core and the peripherals. It also manages clock gating for low-power modes and \nensures clock robust ness. It features:\n• Clock prescaler:  to get the best trade-off between speed and current consumption, \nthe clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler\n• Safe clock switching:  clock sources can be changed safely on the fly in run mode \nthrough a configuration register.\n• Clock management:  to reduce power consumption, the clock controller can stop the \nclock to the core, individual peripherals or memory.\n• System clock source:  four different clock sources can be used to drive the master \nclock SYSCLK:\n– 4-48 MHz high-speed external crystal or ceramic resonator (HSE), that can supply \na PLL. The HSE can also be configured in bypass mode for an external clock.\n– 16 MHz high-speed internal RC oscillator (HSI16), trimma ble by software, that can \nsupply a PLL\n– Multispeed internal RC oscillator (MSI), tr immable by software, able to generate \n12 frequencies from 100 kHz to 48 MHz.  When a 32.768 kHz clock source is \navailable in the system (LSE), the MSI fr equency can be automatically trimmed by \nhardware to reach better than ±0.25% accuracy. The MSI can supply a PLL.\n– System PLL which can be fed by HSE, HSI16 or MSI, with a maximum frequency \nat 80 MHz.\n• RC48 with clock recovery system (HSI48) : internal RC48 MHz clock source can be \nused to drive the USB or the RNG periphera ls. This clock can be output on the MCO.\n• Auxiliary clock source:  two ultralow-power clock sources that can be used to drive \nthe real-time clock:\n– 32.768 kHz low-speed exte rnal crystal (LSE), support ing four drive capability \nmodes. The LSE can also be configured in bypass mode for an external clock.\n– 32 kHz low-speed internal RC (LSI), also used to drive the independent watchdog. \nThe LSI clock accura cy is ±5% accuracy.\n• Peripheral clock sources:  Several peripherals (RNG, USARTs, I2Cs, LPTimers) have \ntheir own independent clock whatever the sys tem clock.  PLL having three independent \noutputs allowing the highest fl exibility, can generate inde pendent clocks for the  RNG.\n• Startup clock:  after reset, the microcontroller restarts by default with an internal 4 MHz \nclock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.\n• Clock security system (CSS):  this feature can be enabled by software. If a HSE clock \nfailure occurs, the master cl ock is automatically switched to HSI16 and a software \nFunctional overview STM32L412xx\n34/198 DS12469 Rev 9interrupt is generated if enabled. LSE failure can also be detected and generated an \ninterrupt.\n• Clock-out capability: \n– MCO: microcontroller clock output:  it outputs one of the internal clocks for \nexternal use by the application. Low fr equency clocks (LSI, LSE) are available \ndown to Stop 1 low power state.\n– LSCO: low speed clock output:  it outputs LSI or LSE in all low-power modes \ndown to Standby mode. LSE can also be output on LSCO in Shutdown mode. LSCO is not available in VBAT mode.\nSeveral prescalers permit to configure the AHB frequency, the high speed APB (APB2) and \nthe low speed APB (APB1) domains. The ma ximum frequency of the AHB and the APB \ndomains is 80 MHz.\nDS12469 Rev 9 35/198STM32L412xx Functional overview\n50Figure 5. Clock tree\nMSv46900V3PLLCLK\nSYSCLKMCOLSCO\nPLL\n48 MHz clock to USB, RNG\nto ADCx, x=1,2to IWDG\nto RTC\nto PWR\nHCLKto AHB bus, core, memory and DMA\nFCLK Cortex free running clock\nto Cortex system timer\nto APB1 peripherals\nto APB2 peripheralsPCLK1\nPCLK2LSE\nHSI16\nSYSCLK to USARTx\nx=2..3\nto LPUART1\nto I2Cx\nx=1,2,3\nto LPTIMx\nx=1,2to TIMx\nx=2,6,7OSC32_OUT\nOSC32_IN\nMSI\nHSI16\nHSEHSI16LSILSE\nHSE\nSYSCLK\nHSE\nMSI\nHSI16\nMSI\nSYSCLKLSE OSC\n32.768 kHz/32\nAHB PRESC\n/ 1,2,..512\n/ 8\nAPB1 PRESC\n/ 1,2,4,8,16\nx1 or x2\nHSI16\nSYSCLK\nLSI\nLSE\nHSI16\nAPB2 PRESC\n/ 1,2,4,8,16\nto TIMx\nx=1,15,16x1 or x2\nto \nUSART1LSE\nHSI16\nSYSCLK/ P\n/ Q\n/ R/ MMSI RC\n100 kHz – 48 MHzHSI RC\n16 MHzHSE OSC\n4-48 MHz\nClock \ndetectorOSC_OUT\nOSC_IN\x12\x03\x14ĺ\x14\x19LSI RC 32 kHz\nClock \nsource \ncontrol\nPLL48M1CLK\nPLLCLK\nHSI RC\n48 MHzHSI48\nCRSMSI\nFunctional overview STM32L412xx\n36/198 DS12469 Rev 93.12 General-purpose in puts/outputs (GPIOs)\nEach of the GPIO pins can be configured by so ftware as output (push-pull or open-drain), as \ninput (with or without pull-up or pull-down) or as peripheral alternate function. Most of the \nGPIO pins are shared with digital or analog alternate functions. Fast I/O toggling can be \nachieved thanks to their mapping on the AHB2 bus.\nThe I/Os alternate function configuration c an be locked if needed following a specific \nsequence in order to avoid spurious writing to the I/Os registers.\n3.13 Direct memory a ccess controller (DMA)\nThe device embeds 2 DMAs. Refer to Table  7: DMA implementation  for the features \nimplementation.\nDirect memory access (DMA) is used in order to provide high-speed data transfer between \nperipherals and memory as well as memory to memory. Data can be quickly moved by DMA without any CPU actions. This keeps CPU resources free for other operations.\nThe two DMA controllers have 14 channels in total, each dedicated to managing memory access requests from one or more peripherals. Each has an arbiter for handling the priority between DMA requests. \nThe DMA supports:\n• 14 independently configurable channels (requests)\n• Each channel is connected to dedicated ha rdware DMA requests, software trigger is \nalso supported on each channel. This  configuration is done by software.\n• Priorities between requests from channels of one DMA are software programmable (4 \nlevels consisting of very high, high, medi um, low) or hardware in case of equality \n(example: request 1 has priority over request 2)\n• Independent source and destination transfer  size (byte, half word, word), emulating \npacking and unpacking. Source/destination addresses must be aligned on the data \nsize.\n• Support for circular buffer management\n• 3 event flags (DMA Half Transfer, DMA Transfer complete and DMA Transfer Error) \nlogically ORed together in a single interrupt request for each channel\n• Memory-to-memory transfer\n• Peripheral-to-memory and memory-to-peripheral, and peripheral-to-peripheral \ntransfers \n• Access to flash, SRAM, APB and AHB pe ripherals as source  and destination\n• Programmable number of data to be transferred: up to 65536.\n          Table 7. DMA implementation \nDMA features DMA1 DMA2\nNumber of regular channels 7 7\nDS12469 Rev 9 37/198STM32L412xx Functional overview\n503.14 Interrupts and events\n3.14.1 Nested vectored inte rrupt controller (NVIC)\nThe devices embed a nested vectored interrupt controller able to manage 16 priority levels, \nand handle up to 67 maskable interrupt channels plus the 16 interrupt lines of the Cortex®-\nM4.\nThe NVIC benefits are the following:\n• Closely coupled NVIC gives lo w latency interrupt processing\n• Interrupt entry vector table address passed directly to the core\n• Allows early processing of interrupts\n• Processing of late arriving higher priority interrupts\n• Support for tail chaining\n• Processor state automatically saved on interrupt entry, and restored on interrupt exit, \nwith no instruction overhead\nThe NVIC hardware block provides flexible interrupt management features with minimal \ninterrupt latency.\n3.14.2 Extended interrupt/event controller (EXTI)\nThe extended interrupt/event cont roller consists of 37 edge de tector lines used to generate \ninterrupt/event requests and wake-up the system from Stop mode. Each external line can be independently configur ed to select the trigger  event (rising edge, fa lling edge, both) and can \nbe masked independently. A pending register ma intains the status of the interrupt requests. \nThe internal lines are connected to peripherals with wakeup from Stop mode capability. The \nEXTI can detect an external line with a pulse width shorter than the internal clock period. Up to 52 GPIOs can be connected to the 16 external interrupt lines.\nFunctional overview STM32L412xx\n38/198 DS12469 Rev 93.15 Analog to digital converter (ADC)\nThe device embeds 2 successive approxima tion analog-to-digital converter with the \nfollowing features:\n• 12-bit native resolution , with built-in calibration\n• 5.33 Msps maximum conversion rate with full resolution\n– Down to 18.75 ns sampling time– Increased conversion rate for lower resolution (up to 8.88 Msps for 6-bit \nresolution)\n• Up to 16 external channels, some of them shared between ADC1 and ADC2.\n• 3 internal channels: internal reference voltage, temperature sensor, VBAT/3.\n• One external reference pin is available on some package, allowing the input voltage \nrange to be independent from the power supply\n• Single-ended and differential mode inputs\n• Low-power design\n– Capable of low-current operation at low conversion rate (consumption decreases \nlinearly with speed)\n• Highly versatile digital interface\n– Single-shot or continuous/discontinuous  sequencer-based scan mode: 2 groups \nof analog signals conversions can be programmed to differentiate background and high-priority real-time conversions\n– Handles two ADC converters for dual mode operation (simultaneous or \ninterleaved sampling modes)\n– Each ADC supports multiple trigger inputs for synchronization with on-chip timers \nand external signals\n– Results stored into 2 data register or in RAM with DMA controller support– Data pre-processing: left/right alignment and per channel offset compensation– Built-in oversampling unit for enhanced SNR– Channel-wise programmable sampling time– Three analog watchdog for automatic vo ltage monitoring, generating interrupts \nand trigger for selected timers\n– Hardware assistant to prepare the context of the injected channels to allow fast \ncontext switching\n3.15.1 Temperature sensor\nThe temperature sensor (TS) generates a voltage VTS that varies linearly with temperature. \nThe temperature sensor is internally connec ted to the ADC1_IN17 input channel which is \nused to convert the sensor output voltage into a digital value.\nThe sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As th e offset of the temperature sensor varies \nfrom chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.\nTo improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The te mperature sensor factory calibration data are \nstored by ST in the system memory area, accessible in read-only mode.\nDS12469 Rev 9 39/198STM32L412xx Functional overview\n50          \n3.15.2 Internal voltage reference (VREFINT )\nThe internal voltage reference (VREFINT) pr ovides a stable (bandgap) voltage output for \nthe ADC and Comparators. VREFINT is inte rnally connected to the ADC1_IN0 input \nchannel. The precise voltage of VREFINT is individually measured for each part by ST \nduring production test and stored in the system  memory area. It is a ccessible in read-only \nmode.\n          \n3.15.3 VBAT battery voltage monitoring\nThis embedded hardware feature allows the application to measure the VBAT battery voltage \nusing the internal ADC chann el ADC1_IN18. As the VBAT voltage may be higher than VDDA, \nand thus outside the ADC input range, the VBA T pin is internally connected to a bridge \ndivider by 3. As a consequence, the converted digital value is one third the VBAT voltage.\n3.16 Comparators (COMP)\nThe STM32L412xx devices embed one rail-to-rail comparator with programmable reference voltage (internal or external), hysteresis and speed (low speed for low-power) and with \nselectable output polarity.\nThe reference voltage can be one of the following:\n• External I/O\n• Internal reference voltage or submultiple (1/4, 1/2, 3/4). \nAll comparators can wake up from Stop mode, generate interrupts and breaks for the timers \nand can be also combined into a window comparator.\n3.17 Operational amplifier (OPAMP)\nThe STM32L412xx embeds one operational amplifier with external or internal follower routing and PGA capability.Table 8. Temperature sensor calibration values \nCalibration value name Description Memory address\nTS_CAL1TS ADC raw data acquired at a \ntemperature of 30 °C (± 5 °C), V\nDDA = VREF+ = 3.0 V (± 10 mV)0x1FFF 75A8 - 0x1FFF 75A9\nTS_CAL2TS ADC raw data acquired at a \ntemperature of 130 °C (± 5 °C), V\nDDA = VREF+ = 3.0 V (± 10 mV)0x1FFF 75CA - 0x1FFF 75CB\nTable 9. Internal voltage reference calibration values \nCalibration value name Description Memory address\nVREFINTRaw data acquired at a \ntemperature of 30 °C (± 5 °C), \nVDDA = VREF+ = 3.0 V (± 10 mV)0x1FFF 75AA - 0x1FFF 75AB\nFunctional overview STM32L412xx\n40/198 DS12469 Rev 9The operational amplifier features:\n• Low input bias current\n• Low offset voltage\n• Low-power mode\n• Rail-to-rail input\n3.18 Touch sensing controller (TSC)\nThe touch sensing controller provides a simple  solution for adding capacitive sensing \nfunctionality to any a pplication. Capacitive sensing techno logy is able to detect finger \npresence near an electrode which is protected from direct touch by a dielectric (such as \nglass or plastic). The capacitive variation intr oduced by the finger (or any conductive object) \nis measured using a proven implementation ba sed on a surface charge  transfer acquisition \nprinciple.\nThe touch sensing controller is fully supported  by the STMTouch touch sensing firmware \nlibrary which is free to use and allows touch se nsing functionality to be implemented reliably \nin the end application.\nThe main features of the touch sensing controller are the following:\n• Proven and robust surface charge  transfer acquisition principle\n• Supports up to 12 capacitive sensing channels\n• Up to 3 capacitive sensing channels can be acquired in parallel offering a very good \nresponse time\n• Spread spectrum feature to improve system  robustness in noisy environments\n• Full hardware management of the charge transfer acquisition sequence\n• Programmable charge transfer frequency\n• Programmable sampling capacitor I/O pin\n• Programmable channel I/O pin\n• Programmable max count value to avoid long acquisition when a channel is faulty\n• Dedicated end of acquisiti on and max count er ror flags with inte rrupt capability\n• One sampling capacitor for up to 3 capaciti ve sensing channels to reduce the system \ncomponents\n• Compatible with proximity, touchkey, linear  and rotary touch sensor implementation\n• Designed to operate with STMTouch touch sensing firmware library\nNote: The number of capacitive sensing channels is dependent on the size of the packages and \nsubject to I/ O availability.\n3.19 True random numb er generator (RNG)\nThe RNG is a true random number generator that provides full entropy outputs to the \napplication as 32-bit samples.  It is composed of a live entropy source (analog) and an \ninternal conditioning component.\nDS12469 Rev 9 41/198STM32L412xx Functional overview\n503.20 Timers and watchdogs\nThe STM32L412xx includes one advanced control timers, up to five general-purpose timers, \ntwo basic timers, two low-power timers, two wa tchdog timers and a SysTick timer. The table \nbelow compares the features of the advanced  control, general purpose and basic timers.\n          \n3.20.1 Advanced-control timer (TIM1)\nThe advanced-control timer can each be se en as a three-phase PWM multiplexed on 6 \nchannels. They have complementary PWM outputs with programmable inserted dead-\ntimes. They can also be seen as complete general-purpose timers. The 4 independent channels can be used for:\n• Input capture\n• Output compare\n• PWM generation (edge or cent er-aligned modes) with full  modulation capability (0-\n100%)\n• One-pulse mode output\nIn debug mode, the advanced-control timer counter can be frozen and the PWM outputs \ndisabled to turn off any power s witches driven by these outputs.\nMany features are shared with those of the general-purpose TIMx timers (described in \nSection  3.20.2 ) using the same architecture, so the advanced-control timer can work \ntogether with the TIMx timers via the Time r Link feature for synchronization or event \nchaining.Table 10. Timer feature comparison \nTimer type TimerCounter \nresolutionCounter \ntypePrescaler \nfactorDMA \nrequest \ngenerationCapture/\ncompare \nchannelsComplementary \noutputs\nAdvanced \ncontrolTIM1 16-bitUp, down, \nUp/downAny integer \nbetween 1 \nand 65536Yes 4 3\nGeneral-\npurposeTIM2 32-bitUp, down, \nUp/downAny integer \nbetween 1 \nand 65536Yes 4 No\nGeneral-\npurposeTIM15 16-bit UpAny integer \nbetween 1 \nand 65536Yes 2 1\nGeneral-\npurposeTIM16 16-bit UpAny integer \nbetween 1 \nand 65536Yes 1 1\nBasic TIM6 16-bit UpAny integer \nbetween 1 \nand 65536Yes 0 No\nFunctional overview STM32L412xx\n42/198 DS12469 Rev 93.20.2 General-purpose timers  (TIM2, TIM15, TIM16)\nThere are up to three synchronizable general-purpose timers embedded in the \nSTM32L412xx (see Table  10 for differences). Each general-purpose timer can be used to \ngenerate PWM outputs, or act as a simple time base.\n• TIM2\nIt is a full-featured general-purpose timers:– TIM2 has a 32-bit auto-reload up/downcounter and 32-bit prescaler.This timers feature 4 independent channels for input capture/out put compare, PWM or \none-pulse mode output. They can work with the other general-purpose timers via the \nTimer Link feature for synchronization or event chaining.\nThe counters can be frozen in debug mode.All have independent DMA request generation and support quadrature encoder.\n• TIM15 and 16\nThey are general-purpose timers with mid-range features:They have 16-bit auto-reload upcounters and 16-bit prescalers.– TIM15 has 2 channels and 1 complementary channel– TIM16 has 1 channel and 1 complementary channelAll channels can be used for input captur e/output compare, PWM or one-pulse mode \noutput.\nThe timers can work together via the Timer Link feature for synchronization or event \nchaining. The timers have independent DMA request generation.\nThe counters can be frozen in debug mode.\n3.20.3 Basic timer (TIM6)\nThe basic timer can be used as generic 16-bit timebase.\n3.20.4 Low-power timer (LPTIM1 and LPTIM2)\nThe devices embed two low-power timers. Thes e timers have an independent clock and are \nrunning in Stop mode if they are clocked by LSE,  LSI or an external clock. They are able to \nwakeup the system from Stop mode.\nBoth LPTIM1 and LPTIM2 are active in Stop 0, Stop 1 and Stop 2 modes.\nThis low-power timer suppo rts the following features:\n• 16-bit up counter with 16-bit autoreload register\n• 16-bit compare register\n• Configurable output: pulse, PWM\n• Continuous/ one shot mode\n• Selectable software/h ardware input trigger\n• Selectable clock source\n– Internal clock sources: L SE, LSI, HSI16 or APB clock\n– External clock source over LPTIM input (working even with no internal clock \nsource running, used by pulse counter application).\n• Programmable digita l glitch filter\n• Encoder mode (LPTIM1 only)\nDS12469 Rev 9 43/198STM32L412xx Functional overview\n503.20.5 Infrared interface (IRTIM)\nThe STM32L412xx includes one infrared inte rface (IRTIM), which can be used with an \ninfrared LED to perform remote control functi ons. It uses TIM15 and TIM16 output channels \nto generate output signal waveforms on IR_OUT pin.\n3.20.6 Independent watchdog (IWDG)\nThe independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32\n kHz internal RC (LSI) and as it operates independently \nfrom the main clock, it can operate in Stop an d Standby modes. It can be used either as a \nwatchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.\n3.20.7 System window watchdog (WWDG)\nThe window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It  has an early warning interrupt capabilit y and the counter c an be frozen in \ndebug mode.\n3.20.8 SysTick timer\nThis timer is dedicated to re al-time operating systems, but can also be used as a standard \ndown counter. It features:\n• A 24-bit down counter\n• Autoreload capability\n• Maskable system interrupt generation when the counter reaches 0\n• Programmable clock source\nFunctional overview STM32L412xx\n44/198 DS12469 Rev 93.21 Real-time clock (RTC ) and backup registers\nThe RTC is an independent BCD timer/counter. It supports the following features: \n• Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, \nmonth, year, in BCD (binary-coded decimal) format. \n• Automatic correction for 28, 29 (leap ye ar), 30, and 31 days of the month. \n• Two programmable alarms. \n• On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to \nsynchronize it with a master clock. \n• Reference clock detection: a more precise se cond source clock (50 or 60 Hz) can be \nused to enhance the calendar precision. \n• Digital calibration circuit with 0.95 ppm reso lution, to compensate for quartz crystal \ninaccuracy. \n• Two anti-tamper detection pi ns with programmable filter. \n• Timestamp feature, which can be used to sa ve the calendar content. This function can \nbe triggered by an event on the timestamp pin,  or by a tamper event, or by a switch to \nVBAT mode.\n• 17-bit auto-reload wakeup timer (WUT) for periodic events with programmable \nresolution and period. \nThe RTC and the 32 backup registers are suppli ed through a switch that takes power either \nfrom the VDD supply when present or from the VBAT pin. \nThe backup registers are 32-bit registers used to store 128 bytes of user application data \nwhen VDD power is not present. They are not reset by a system or power reset, or when the \ndevice wakes up from Standby or Shutdown mode.\nThe RTC clock sources can be: \n• A 32.768 kHz external crystal (LSE)\n• An external resonator or oscillator (LSE)\n• The internal low power RC oscillator (L SI, with typical frequency of 32 kHz) \n• The high-speed external clock (HSE) divided by 32. \nThe RTC is functional in VBAT m ode and in all low-power modes when it is clocked by the \nLSE. When clocked by the LSI, the RTC is not functional in VBAT mode, but is functional in \nall low-power modes except Shutdown mode.\nAll RTC events (Alarm, WakeUp Timer, Timestamp or Tamper) can generate an interrupt and wakeup the device from the low-power modes.\nDS12469 Rev 9 45/198STM32L412xx Functional overview\n503.22 Inter-integrated circuit interface (I2C)\nThe device embeds three  I2C. Refer to Table  11: I2C implementation  for the features \nimplementation.\nThe I2C bus interface handles communications bet ween the microcontroller and the serial \nI2C bus. It co ntrols all I2C bus-specific sequencing, protocol, arbitration and timing. \nThe I2C peripheral supports:\n• I2C-bus specification and user manual rev. 5 compatibility: \n– Slave and master modes , multimaster capability \n– Standard-mode (Sm), with a bitrate up to 100 kbit/s– Fast-mode (Fm), with a bitrate up to 400 kbit/s – Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os\n– 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses– Programmable setup and hold times – Optional clock stretching \n• System Management Bus (SMBus) spec ification rev 2.0 compatibility: \n– Hardware PEC (Packet Error Checking) generation and verification with ACK \ncontrol \n– Address resolution protocol (ARP) support – SMBus alert \n• Power System Management Protocol (PMBus\nTM) specification rev 1.1 compatibility \n• Independent clock: a choice of independent clock sources allowing the I2C \ncommunication speed to be independent from the PCLK reprogramming. Refer to Figure 5: Clock tree .\n• Wakeup from Stop mode on address match \n• Programmable analog and digital noise filters\n• 1-byte buffer with DMA capability\n          Table 11. I2C implementation \nI2C features(1)\n1. X: supportedI2C1 I2C2 I2C3\nStandard-mode (up to 100 kbit/s) X X X\nFast-mode (up to 400 kbit/s) X X X\nFast-mode Plus with 20mA output drive I/Os (up to 1 Mbit/s) X X X\nProgrammable analog and digital noise filters X X XSMBus/PMBus hardware support X X X\nIndependent clock X X X\nWakeup from Stop 1 mode on address match X X XWakeup from Stop 2 mode on address match - - X\nFunctional overview STM32L412xx\n46/198 DS12469 Rev 93.23 Universal synchronous/asynch ronous receiver transmitter \n(USART)\nThe STM32L412xx devices have three embedded universal synchronous receiver \ntransmitters (USART1, USART2 and USART3).\nThese interfaces provide asynchronous communication, IrDA SIR ENDEC support, \nmultiprocessor communication  mode, single-wire half-duplex communication mode and \nhave LIN Master/Slave capab ility. They provide hardware m anagement of the CTS and RTS \nsignals, and RS485 Driver Enable, and are able to communicate at speeds of up to \n10 Mbit/s.\nUSART1, USART2 and USART3 also provide Smart Card mode (ISO 7816 compliant) and SPI-like communication capability. \nAll USART have a clock domain independent from the CPU clock, allowing the USARTx (x=1,2,3) to wake up the MCU from Stop mode using baudrates up to 204\n Kbaud. The wake \nup events from Stop mode are programmable and can be: \n• Start bit detection\n• Any received data frame\n• A specific programmed data frame\nAll USART interfaces can be served by the DMA controller.\n          Table 12. STM32L412xx USART/UART/LPUART features \nUSART modes/features(1)\n1. X = supported.USART1 USART2 USART3 LPUART1\nHardware flow control for modem X X X X\nContinuous communication using DMA X X X XMultiprocessor communication X X X X\nSynchronous mode X X X -\nSmartcard mode X X X -Single-wire half-duplex communication X X X X\nIrDA SIR ENDEC block X X X -\nLIN mode X X X -Dual clock domain X X X X\nWakeup from Stop 0 / Stop 1 modes X X X X\nWakeup from Stop 2 mode - - - XReceiver timeout interrupt X X X -\nModbus communication X X X -\nAuto baud rate detection X (4 modes) -Driver Enable X X X X\nLPUART/USART data length 7, 8 and 9 bits\nDS12469 Rev 9 47/198STM32L412xx Functional overview\n503.24 Low-power universal asynchr onous receiver transmitter \n(LPUART)\nThe device embeds one Low-Power UART. The LPUART supports asynchronous serial \ncommunication with minimum power consumpti on. It supports half duplex single wire \ncommunication and modem operations (C TS/RTS). It allows multiprocessor \ncommunication.\nThe LPUART has a clock domain independent from the CPU clock, and can wakeup the system from Stop mode using baudrates up to 220\n Kbaud. The wake up events from Stop \nmode are programmable and can be: \n• Start bit detection\n• Any received data frame\n• A specific programmed data frame\nOnly a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 \nbaud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption.  Higher speed clock can be used to reach \nhigher baudrates.\nLPUART interface can be served by the DMA controller.\nFunctional overview STM32L412xx\n48/198 DS12469 Rev 93.25 Serial peripheral interface (SPI)\nThree SPI interfaces allow communication up to 40 Mbits/s in master and slave modes, in \nhalf-duplex, full-duplex and simplex modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits. The SPI interfaces \nsupport NSS pulse mode, TI mode and Hardware CRC calculation.\nAll SPI interfaces can be served by the DMA controller.\n3.26 Universal serial bus (USB)\nThe STM32L412xx devices embed a full-speed USB device peripheral compliant with the USB specification version 2.0. The intern al USB PHY supports USB FS signaling, \nembedded DP pull-up and also battery charging detection according to Battery Charging Specification Revision 1.2. The USB interface implements a full-speed (12\n Mbit/s) function \ninterface with added support for USB 2.0 Link Power Management. It has software-configurable endpoint setting with packet memory up-to 1\n KB and suspend/resume support. \nIt requires a precise 48  MHz clock which can be generated from the internal main PLL (the \nclock source must use a HSE crystal oscillator) or by the internal 48  MHz oscillator in \nautomatic trimming mode. The syn chronization for this oscilla tor can be taken from the USB \ndata stream itself (SOF signalization) which allows  crystal less operation.\n3.27 Clock recover y system (CRS) \nThe STM32L412xx devices embed a special block which allows automatic trimming of the \ninternal 48  MHz oscillator to guarantee its opti mal accuracy over the whole device \noperational range. This automatic trimming is based on the external synchronization signal, \nwhich could be either derived fr om LSE oscillator, from an external signal on CRS_SYNC \npin or generated by user software. For faster lock-in during startup it is also possible to \ncombine automatic trimming with manual trimming action.\n3.28 Quad SPI memory interface (QUADSPI)\nThe Quad SPI is a specialized communication inte rface targeting single, dual or quad SPI \nflash memories. It can operate in any of the three following modes:\n• Indirect mode: all the operations are performed using the QUADSPI registers\n• Status polling mode: the external flash memory  status register is periodically read and \nan interrupt can be generated in case of flag setting\n• Memory-mapped mode: the external flash is memory mapped and is seen by the \nsystem as if it were an internal memory\nDS12469 Rev 9 49/198STM32L412xx Functional overview\n50The Quad SPI interface supports:\n• Three functional modes:  indirect, status-pollin g, and memory-mapped\n• Dual-flash mode, where 8 bits can be sen t/received simultaneously by accessing two \nflash memories in parallel.\n• SDR and DDR support\n• Fully programmable opcode for both indirect and memory mapped mode\n• Fully programmable frame format for both indirect and memory mapped mode\n• Each of the five following phases can be configured independently (enable, length, \nsingle/dual/quad communication)\n– Instruction phase– Address phase– Alternate bytes phase– Dummy cycles phase– Data phase\n• Integrated FIFO for reception and transmission\n• 8, 16, and 32-bit data accesses are allowed\n• DMA channel for indirect mode operations\n• Programmable masking for external flash flag management\n• Timeout management\n• Interrupt generation on FIFO threshold, timeout, status match, operation complete, and \naccess error\nFunctional overview STM32L412xx\n50/198 DS12469 Rev 93.29 Development support\n3.29.1 Serial wire JT AG debug port (SWJ-DP)\nThe Arm® SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug \nport that enables either a serial wire debug or  a JTAG probe to be connected to the target.\nDebug is performed using only two pins instead of the five required by the JTAG (JTAG pins \ncan be reused as GPIO with alternate functi on): the JTAG TMS and TCK pins are shared \nwith SWDIO and SWCLK, respecti vely, and a specific sequence on the TMS pin is used to \nswitch between JTAG-DP and SW-DP.\n3.29.2 Embedded Trace Macrocell™\nThe Arm® Embedded Trace Macrocell™ provides a greater visibility of the instruction and \ndata flow inside the CPU core by streaming co mpressed data at a very high rate from the \nSTM32L412xx through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. Real-time instruction an d data flow activity be recorded and then \nformatted for display on the host computer th at runs the debugger software. TPA hardware \nis commercially available from common development tool vendors.\nThe Embedded Trace Macrocell™ operates wit h third party debugger software tools.\nDS12469 Rev 9 51/198STM32L412xx Pinouts and pin description\n744 Pinouts and pin description\nFigure 6. STM32L412Rx LQFP64 pinout(1)\n1. The above figure shows the package top view.\nFigure 7. STM32L412Rx, exte rnal SMPS, LQFP64 pinout(1)\n1. The above figure shows the package top view.MSv46920V1LQFP641\n3\n4\n5\n67891011\n12\n131415162VBAT\nPC14-OSC32_IN\nPC15-OSC32_OUT\nPH0-OSC_IN  \nPH1-OSC_OUT\nNRST\nPC0PC1PC2PC3\nVSSA/VREF-\nVDDA/VREF+\nPA0PA1PA2PC13\n48\n46\n45\n44\n434241403938\n37\n363534334755\n53\n525150\n4956\n5461\n595764\n63\n62\n6058\n26\n28\n293031\n3225\n2720\n222417\n18\n19\n2123\nPA3\nVSS\nPA5\nPC4\nPB2VDD\nPA4\nPC5\nPB11PA6\nPA7\nVSSPB0\nPB1\nPB10\nVDDVDDUSB\nPA13\nPA12\nPA11\nPA10PA9PA8PC9PC8PC7\nPC6\nPB15PB14PB13PB12VSSVDD\nVSS\nPH3-BOOT0\nPB5\nPC12PB9\nPB8\nPB4PC10PB7\nPB6\nPA15PB3\nPD2\nPC11\nPA14\nMS46959V1LQFP641\n3\n4\n5\n67891011\n12\n131415162VBAT\nPC14-OSC32_IN\nPC15-OSC32_OUT\nPH0-OSC_IN\nPH1-OSC_OUT\nNRST\nPC0PC1PC2PC3\nVSSA/VREF-\nVDDA/VREF+\nPA0PA1PA2PC13\n48\n46\n45\n44\n434241403938\n37\n363534334755\n53\n525150\n4956\n5461\n595764\n63\n62\n6058\n26\n28\n293031\n3225\n2720\n222417\n18\n19\n2123\nPA3\nVSS\nPA5\nPC4\nPB10VDD\nPA4\nPB0\nVDD12PA6\nPA7\nVSSPB1\nPB2\nPB11\nVDDVDDUSB\nPA13\nPA12\nPA11\nPA10PA9PA8PC9PC8PC7\nPC6\nPB15PB14PB13PB12VSSVDD\nVSS\nPB8\nPB6\nPC12VDD12\nPB9\nPB5PC10PH3-BOOT0\nPB7\nPA15PB4\nPB3\nPC11\nPA14\nPinouts and pin description STM32L412xx\n52/198 DS12469 Rev 9Figure 8. STM32L412Rx UFBGA64 ballout(1)\n1. The above figure shows the package top view.\nFigure 9. STM32L412Rx UFBGA64, external SMPS, ballout(1)\n1. The above figure shows the package top view.MSv46919V1PC14-\nOSC32_INPC13 PB9 PB4 PB3 PA15 PA14 PA1312345678\nA\nB\nC\nD\nE\nF\nG\nHPC15-\nOSC32_OUTVBAT PB8 PH3-BOOT0 PD2 PC11 PC10 PA12\nPH0-OSC_IN  VSS PB7 PB5 PC12 PA11\nPH1-\nOSC_OUTVDD PB6\nNRST PC1 PC0\nVSSA/VREF- PC2\nPC3 PA0\nVDDA/VREF+ PA1 PA4PA3PA2\nPC4PB1PB0VDDUSBVSS\nPA7PA6PA5VDDVSS\nPB11PB10PB15PC7PA8\nPC5PB2PC6VDDVSSPA10 PA9\nPB12PB13PB14PC8PC9\nMS53656V1PC14-\nOSC32_INPC13 PB9 PB4 PB3 PA15 PA14 PA1312345678\nA\nB\nC\nD\nE\nF\nG\nHPC15-\nOSC32_OUTVBAT PB8 PH3-BOOT0 VDD12 PC11 PC10 PA12\nPH0-OSC_IN  VSS PB7 PB5 PC12 PA11\nPH1-\nOSC_OUTVDD PB6\nNRST PC1 PC0\nVSSA/VREF- PC2\nPC3 PA0\nVDDA/VREF+ PA1 PA4PA3PA2\nPC4PB1PB0VDDUSBVSS\nPA7PA6PA5VDDVSS\nPB11PB10PB15PC7PA8\nVDD12PB2PC6VDDVSSPA10 PA9\nPB12PB13PB14PC8PC9\nDS12469 Rev 9 53/198STM32L412xx Pinouts and pin description\n74Figure 10. STM32L412Cx LQFP48 pinout(1)\n1. The above figure shows the package top view.\nFigure 11. STM32L412Cx LQFP48, external SMPS, pinout(1)\n1. The above figure shows the package top view.MSv46916V1LQFP481\n23456789\n10\n1112VBAT\nPC13\nPC14/OSC32_IN\nPC15/OSC32_OUT\nPH0/OSC_IN\nPH1/OSC_OUT\nNRST\nVSSA\nVDDA\nPA0/CK_IN\nPA1PA2363534333231302928\n27\n262539\n3740\n3845\n434148\n47\n46\n4442\n22\n2421\n2316\n182013\n14\n15\n1719\nPA3\nPA4\nPA7\nPB2\nVDDPA5\nPA6\nPB10PB0\nPB1\nPB11\nVSSVDDUSBVSSPA13PA12PA11PA10PA9PA8PB15\nPB14\nPB13PB12VDDVSS\nPH3/BOOT0\nPB5\nPA14PB9\nPB8\nPB4PB7\nPB6\nPB3\nPA15\nMSv71417V1LQFP481\n2345678910\n11\n12VBAT\nPC13\nPC14-OSC32_IN  \nPC15-OSC32_OUT  \nPH0-OSC_IN  \nPH1-OSC_OUT  \nNRST\nVSSA/VREF-\nVDDA/VREF+\nPA0PA1\nPA236\n353433323130292827\n26\n2539\n3740\n3845\n434148\n4746\n44\n42\n22\n2421\n2316\n182013\n1415\n17\n19 PA3\nPA4\nPA7\nPB2\nVDDPA5\nPA6\nPB10PB0\nPB1\nVDD12\nVSSVDDUSBVSSPA13  PA12PA11PA10PA9PA8PB15PB14\nPB13\nPB12VDDVSS\nPH3-BOOT0  \nPB5\nPA14  VDD12\nPB9\nPB4  PB7\nPB6\nPB3  \nPA15  \nPinouts and pin description STM32L412xx\n54/198 DS12469 Rev 9Figure 12. STM32L412Cx UFQFPN48 pinout(1)\n1. The above figure shows the package top view.\nFigure 13. STM32L412Cx UFQFPN48, external SMPS, pinout(1)\n1. The above figure shows the package top view.MSv46917V2UFQFPN481 VBAT 36\n353433323130292827\n26\n2539\n3740\n3845\n434148\n4746\n44\n42\n22\n2421\n2316\n182013\n1415\n17\n19PA3\nPA4\nPA7\nPB2\nVDDPA5\nPA6\nPB10PB0\nPB1\nPB11\nVSSVDDUSBVSSPA13  PA12\nPA11\nPA10PA9PA8PB15PB14\nPB13\nPB12VDDVSS\nPH3-BOOT0  \nPB5\nPA14  PB9\nPB8\nPB4  PB7\nPB6\nPB3  \nPA15  \n2345\n6\n7891011\n12PC13\nPC14-OSC32_IN  \nPC15-OSC32_OUT  \nPH0-OSC_IN  \nPH1-OSC_OUT  \nNRST\nVSSA/VREF-\nVDDA/VREF+\nPA0PA1\nPA2\nMSv71418V1UFQFPN481 VBAT 36\n353433323130292827\n26\n2539\n3740\n3845\n434148\n4746\n44\n42\n22\n2421\n2316\n182013\n1415\n17\n19PA3\nPA4\nPA7\nPB2\nVDDPA5\nPA6\nPB10PB0\nPB1\nVDD12\nVSSVDDUSBVSSPA13  PA12PA11PA10PA9PA8PB15PB14\nPB13\nPB12VDDVSS\nPH3-BOOT0  \nPB5\nPA14  VDD12\nPB9\nPB4  PB7\nPB6\nPB3  \nPA15  \n2345\n6\n7891011\n12PC13\nPC14-OSC32_IN  \nPC15-OSC32_OUT  \nPH0-OSC_IN  \nPH1-OSC_OUT  \nNRST\nVSSA/VREF-\nVDDA/VREF+\nPA0PA1\nPA2\nDS12469 Rev 9 55/198STM32L412xx Pinouts and pin description\n74Figure 14. STM32L412Tx WLCSP36 ballout(1)\n1. The above figure shows the package top view.\nFigure 15. STM32L412Tx, external SMPS, WLCSP36 ballout(1)\n1. The above figure shows the package top view.MS49688V1PA12 PA14 PB4 PB7 VSS VDD\nPA11 PA13 PB3 PB6 PB8 PC14\nPA9 PA10 PA15 PB5PH3\nBOOT0PC15\nPA8 PB1 PA6 PA1 PA0 NRST\nVDD PB2 PA7 PA5 PA2 VREF+\nVSS PB10 PB0 PA4 PA3 VDDAA\nB\nCD\nE\nF123456\nMS51459V1PA12 PA14 PB4 PB7 VSS VDD123456\nAB\nCD\nE\nFPA11 PA13 PB3 PB6 VDD12 PC14\nPA9 PA10 PA15 PB5 PH3\nPA8 PB1 PA6\nVDD PB10 PB0\nVSS VDD12 PB2 PA4PA3PA1\nPA7PA5PA2\nPA0VDDA/\nVREF+NRSTPC15\nPinouts and pin description STM32L412xx\n56/198 DS12469 Rev 9Figure 16. STM32L412Kx LQFP32 pinout(1)\n1. The above figure shows the package top view.\nFigure 17. STM32L412Kx UFQFPN32 pinout(1)\n1. The above figure shows the package top view.MSv46914V1LQFP321\n2345678VDD\nPC14-OSC32_IN\nPC15-OSC32_OUT\nNRST\nVDDA/VREF+\nPA0-CK_IN\nPA1PA2242322212019181729\n27\n2532\n3130\n28\n2612\n14\n169\n1011\n13\n15PA3\nPA4\nPA7\nVSSPA5\nPA6\nPB0\nPB1PA14PA13PA12PA11PA10PA9PA8VDDVSSPH3-BOOT0\nPB5\nPA15PB7\nPB6\nPB4\nPB3\nMSv46915V2UFQFPN3224\n2322212019181729\n272532\n31\n30\n282612\n14169\n10\n11\n1315PA3\nPA4\nPA7\nVSSPA5\nPA6\nPB0\nPB1PA14  \nPA13  PA12PA11PA10PA9PA8VDDVSS\nPH3-BOOT0  \nPB5\nPA15  PB7\nPB6\nPB4  \nPB3  \n1\n2345678VDD\nPC14-OSC32_IN  \nPC15-OSC32_OUT  \nNRST\nVDDA/VREF+\nPA0-CK_IN\nPA1PA2\nDS12469 Rev 9 57/198STM32L412xx Pinouts and pin description\n74          \nNote: FT_a and FT_fa pins can be connected to analog peripherals inputs. When analog \nperipheral is not connected to this FT_a or FT_fa pins (analog switch from GPIO to \nperipheral is not closed, for example ADC not uses given pin as ADC input), then GPIO can \naccept VDD + 3.6 V (5 V tolerant I/O). However, once the I/O input is connected to the \nanalog peripheral (for example ADC selects as  input channel from this pin), the parasitic \ndiode from this I/O pin to VDDA and/or VREF+ does not allow to use higher voltage on given \nI/O pin than VDDA or VREF+ and pin is no more 5 V-tolerant I/O.Table 13. Legend/abbreviations used in the pinout table \nName Abbreviation Definition\nPin nameUnless otherwise specified in brackets below t he pin name, the pin function during and after \nreset is the same as the actual pin name\nPin typeS Supply pin\nI Input only pin\nI/O Input / output pin\nI/O structureFT 5 V tolerant I/O\nTT 3.6 V tolerant I/O\nRST Bidirectional reset pin with embedded weak pull-up resistor\nOption for TT or FT I/Os\n_f (1)I/O, Fm+ capable\n_u (2)I/O, with USB function supplied by VDDUSB\n_a (3)I/O, with Analog switch function supplied by VDDA\nNotes Unless otherwise specified by a note, all I/ Os are set as analog inputs during and after reset.\nPin \nfunctionsAlternate \nfunctionsFunctions selected through GPIOx_AFR registers\nAdditional \nfunctionsFunctions directly selected/enabled through peripheral registers\n1. The related I/O structures in Table 14  are: FT_f, FT_fa.\n2. The related I/O structures in Table 14  are: FT_u, FT_fu.\n3. The related I/O structures in Table 14  are: FT_a, FT_fa, TT_a.\nPinouts and pin description STM32L412xx\n58/198 DS12469 Rev 9\n          \nTable 14. STM32L412xx pin definitions \nPin Number\nPin name \n(function after \nreset)\nPin type\nI/O structure\nNotesAlternate functions A dditional functionsLQFP32\nUFQFPN32\nWLCSP36 SMPS\nWLCSP36\nLQFP48 SMPS\nLQFP48\nUFQFPN48 SMPS\nUFQFPN48\nLQFP64 SMPS\nLQFP64\nUFBGA64 SMPS\nUFBGA64\n----1 1 1 1 1 1 B 2 B 2 VBAT S - - - -\n----2 2 2 2 2 2 A 2 A 2 P C 1 3 I / O F T(1)\n(2) EVENTOUTRTC_TAMP1/RTC_TS/RT\nC_OUT1/WKUP2\n22 B 6 B 6 333333 A 1 A 1PC14-OSC32_IN \n(PC14)I/O FT(1)\n(2) EVENTOUT OSC32_IN\n33 C 6 C 6 444444 B 1 B 1PC15-\nOSC32_OUT \n(PC15)I/O FT(1)\n(2) EVENTOUT OSC32_OUT\n----5 5 5 5 5 5 C 1 C 1PH0-OSC_IN \n(PH0)I/O FT - EVENTOUT OSC_IN\n----6 6 6 6 6 6 D 1 D 1PH1-OSC_OUT \n(PH1)I/O FT - EVENTOUT OSC_OUT\n44 D 6 D 6 777777 E 1 E 1 N R S T I / O R S T - - -\n--------8 8 E 3 E 3 P C 0 I / O F T _ f a -TRACECK, LPTIM1_IN1, \nI2C3_SCL, LPUART1_RX, \nLPTIM2_IN1, EVENTOUTADC12_IN1\n--------9 9 E 2 E 2 P C 1 I / O F T _ f a -TRACED0, LPTIM1_OUT, \nI2C3_SDA, LPUART1_TX, \nEVENTOUTADC12_IN2\n-------- 1 0 1 0 F 2 F 2 P C 2 I / OF T _ a-LPTIM1_IN2, SPI2_MISO, \nEVENTOUTADC12_IN3\n-------- 1 1 1 1 G 1 G 1 P C 3 I / OF T _ a-LPTIM1_ETR, SPI2_MOSI, \nLPTIM2_ETR, EVENTOUTADC12_IN4\n----8 8 8 8 1 2 1 2 F 1 F 1V S S A / V R E F - S - - - -\n--- E 6 -------- V R E F + S - - - -\nSTM32L412xx Pinouts and pin description\nDS12469 Rev 9 59/198--- F 6 -------- V D D A S - - - -\n55 E 6 -9999 1 3 1 3 H 1 H 1V D D A / V R E F + S - - - -\n---- 1 0 1 0 1 0 1 0 1 4 1 4 G 2 G 2 P A 0 I / OF T _ a-TIM2_CH1, USART2_CTS, \nCOMP1_OUT, TIM2_ETR, \nEVENTOUTOPAMP1_VINP, \nCOMP1_INM, ADC1_IN5, \nRTC_TAMP2/WKUP1\n6 6 F 6 D 5 -------- P A 0 - C K _ I N I / OF T _ a-TIM2_CH1, USART2_CTS, \nCOMP1_OUT, TIM2_ETR, \nEVENTOUTOPAMP1_VINP, \nCOMP1_INM, ADC1_IN5, \nRTC_TAMP2/WKUP1, \nCK_IN\n7 7 D5 D4 11 11 11 11 15 15 H2 H2 PA1 I/O FT_a -TIM2_CH2, I2C1_SMBA, \nSPI1_SCK, \nUSART2_RTS_DE, \nTIM15_CH1N, EVENTOUTOPAMP1_VINM, \nCOMP1_INP, ADC1_IN6\n8 8 D4 E5 12 12 12 12 16 16 F3 F3 PA2 I/O FT_a -TIM2_CH3, USART2_TX, \nLPUART1_TX, \nQUADSPI_BK1_NCS, \nTIM15_CH1, EVENTOUTADC12_IN7, \nWKUP4/LSCO\n9 9 E5 F5 13 13 13 13 17 17 G3 G3 PA3 I/O TT_a -TIM2_CH4, USART2_RX, \nLPUART1_RX, \nQUADSPI_CLK, \nTIM15_CH2, EVENTOUTOPAMP1_VOUT, \nADC12_IN8\n-------- 1 8 1 8 C 2 C 2 V S S S - - - -\n-------- 1 9 1 9 D 2 D 2 V D D S - - - -\n10 10 F5 F4 14 14 14 14 20 20 H3 H3 PA4 I/O TT_a -SPI1_NSS, USART2_CK, \nLPTIM2_OUT, EVENTOUTCOMP1_INM, ADC12_IN9Table 14. STM32L412xx pin definitions (continued)\nPin Number\nPin name \n(function after \nreset)\nPin type\nI/O structure\nNotesAlternate functions A dditional functionsLQFP32\nUFQFPN32\nWLCSP36 SMPS\nWLCSP36\nLQFP48 SMPS\nLQFP48\nUFQFPN48 SMPS\nUFQFPN48\nLQFP64 SMPS\nLQFP64\nUFBGA64 SMPS\nUFBGA64\nPinouts and pin description STM32L412xx\n60/198 DS12469 Rev 9\n11 11 E4 E4 15 15 15 15 21 21 F4 F4 PA5 I/O TT_a -TIM2_CH1, TIM2_ETR, \nSPI1_SCK, LPTIM2_ETR, \nEVENTOUTCOMP1_INM, \nADC12_IN10\n12 12 D3 D3 16 16 16 16 22 22 G4 G4 PA6 I/O FT_a -TIM1_BKIN, SPI1_MISO, \nCOMP1_OUT, \nUSART3_CTS, \nLPUART1_CTS, \nQUADSPI_BK1_IO3, \nTIM16_CH1, EVENTOUTADC12_IN11\n13 13 F4 E3 17 17 17 17 23 23 H4 H4 PA7 I/O FT_fa -TIM1_CH1N, I2C3_SCL, \nSPI1_MOSI, \nQUADSPI_BK1_IO2, \nEVENTOUTADC12_IN12\n-------- 2 4 2 4 H 5 H 5 P C 4 I / OF T _ a- U S A R T 3 _ T X ,  EVENTOUTCOMP1_INM, \nADC12_IN13\n--------- 2 5 - H 6 P C 5 I / OF T _ a- U S A R T 3 _ R X ,  E V E N T O U T C O M P 1 _ I N P ,  A D C 12_IN14\n14 14 E3 F3 18 18 18 18 25 26 F5 F5 PB0 I/O FT_a -TRACED0, TIM1_CH2N, \nSPI1_NSS, USART3_CK, \nQUADSPI_BK1_IO1, \nCOMP1_OUT, EVENTOUTADC12_IN15\n15 15 D2 D2 19 19 19 19 26 27 G5 G5 PB1 I/O FT_a -TRACED1, TIM1_CH3N, \nUSART3_RTS_DE, \nLPUART1_RTS_DE, \nQUADSPI_BK1_IO0, \nLPTIM2_IN1, EVENTOUTCOMP1_INM, \nADC12_IN16\n- - F3 E2 20 20 20 20 27 28 G6 G6 PB2 I/O FT_a -LPTIM1_OUT, I2C3_SMBA, \nEVENTOUTRTC_OUT2, COMP1_INPTable 14. STM32L412xx pin definitions (continued)\nPin Number\nPin name \n(function after \nreset)\nPin type\nI/O structure\nNotesAlternate functions A dditional functionsLQFP32\nUFQFPN32\nWLCSP36 SMPS\nWLCSP36\nLQFP48 SMPS\nLQFP48\nUFQFPN48 SMPS\nUFQFPN48\nLQFP64 SMPS\nLQFP64\nUFBGA64 SMPS\nUFBGA64\nSTM32L412xx Pinouts and pin description\nDS12469 Rev 9 61/198- - E2 F2 21 21 21 21 28 29 G7 G7 PB10 I/O FT_f -TIM2_CH3, I2C2_SCL, \nSPI2_SCK, USART3_TX, \nLPUART1_RX, TSC_SYNC, \nQUADSPI_CLK, \nCOMP1_OUT, EVENTOUT-\n----- 2 2 - 2 2 2 9 3 0 H 7 H 7 P B 1 1 I / OF T _ f-TIM2_CH4, I2C2_SDA, \nUSART3_RX, LPUART1_TX, \nQUADSPI_BK1_NCS, \nEVENTOUT-\n- - F2 - 22 - 22 - 30 - H6 - VDD12 S - - - -\n16 16 F1 F1 23 23 23 23 31 31 D6 D6 VSS S - - - -17 17 E1 E1 24 24 24 24 32 32 E6 E6 VDD S - - - -\n---- 2 5 2 5 2 5 2 5 3 3 3 3 H 8 H 8 P B 1 2 I / O F T -TIM1_BKIN, I2C2_SMBA, \nSPI2_NSS, USART3_CK, \nLPUART1_RTS_DE, \nTSC_G1_IO1, TIM15_BKIN, \nEVENTOUT-\n---- 2 6 2 6 2 6 2 6 3 4 3 4 G 8 G 8 P B 1 3 I / OF T _ f-TIM1_CH1N, I2C2_SCL, \nSPI2_SCK, USART3_CTS, \nLPUART1_CTS, \nTSC_G1_IO2, TIM15_CH1N, \nEVENTOUT-\n---- 2 7 2 7 2 7 2 7 3 5 3 5 F 8 F 8 P B 1 4 I / OF T _ f-TIM1_CH2N, I2C2_SDA, \nSPI2_MISO, \nUSART3_RTS_DE, \nTSC_G1_IO3, TIM15_CH1, \nEVENTOUT-Table 14. STM32L412xx pin definitions (continued)\nPin Number\nPin name \n(function after \nreset)\nPin type\nI/O structure\nNotesAlternate functions A dditional functionsLQFP32\nUFQFPN32\nWLCSP36 SMPS\nWLCSP36\nLQFP48 SMPS\nLQFP48\nUFQFPN48 SMPS\nUFQFPN48\nLQFP64 SMPS\nLQFP64\nUFBGA64 SMPS\nUFBGA64\nPinouts and pin description STM32L412xx\n62/198 DS12469 Rev 9\n---- 2 8 2 8 2 8 2 8 3 6 3 6 F 7 F 7 P B 1 5 I / O F T -RTC_REFIN, TIM1_CH3N, \nSPI2_MOSI, TSC_G1_IO4, \nTIM15_CH2, EVENTOUT-\n-------- 3 7 3 7 F 6 F 6 P C 6 I / O F T - T S C _ G 4 _ I O 1 ,  EVENTOUT -\n-------- 3 8 3 8 E 7 E 7 P C 7 I / O F T - T S C _ G 4 _ I O 2 ,  EVENTOUT -\n-------- 3 9 3 9 E 8 E 8 P C 8 I / O F T - T S C _ G 4 _ I O 3 ,  EVENTOUT -\n-------- 4 0 4 0 D 8 D 8 P C 9 I / O F T -TSC_G4_IO4, USB_NOE, \nEVENTOUT-\n18 18 D1 D1 29 29 29 29 41 41 D7 D7 PA8 I/O FT -MCO, TIM1_CH1, \nUSART1_CK, LPTIM2_OUT, \nEVENTOUT-\n19 19 C1 C1 30 30 30 30 42 42 C7 C7 PA9 I/O FT_f -TIM1_CH2, I2C1_SCL, \nUSART1_TX, TIM15_BKIN, \nEVENTOUT-\n20 20 C2 C2 31 31 31 31 43 43 C6 C6 PA10 I/O FT_f -TIM1_CH3, I2C1_SDA, \nUSART1_RX, \nUSB_CRS_SYNC, \nEVENTOUT-\n21 21 B1 B1 32 32 32 32 44 44 C8 C8 PA11 I/O FT_u -TIM1_CH4, TIM1_BKIN2, \nSPI1_MISO, COMP1_OUT, \nUSART1_CTS, USB_DM, \nTIM1_BKIN2_COMP1, \nEVENTOUT-\n22 22 A1 A1 33 33 33 33 45 45 B8 B8 PA12 I/O FT_u -TIM1_ETR, SPI1_MOSI, \nUSART1_RTS_DE, \nUSB_DP, EVENTOUT-Table 14. STM32L412xx pin definitions (continued)\nPin Number\nPin name \n(function after \nreset)\nPin type\nI/O structure\nNotesAlternate functions A dditional functionsLQFP32\nUFQFPN32\nWLCSP36 SMPS\nWLCSP36\nLQFP48 SMPS\nLQFP48\nUFQFPN48 SMPS\nUFQFPN48\nLQFP64 SMPS\nLQFP64\nUFBGA64 SMPS\nUFBGA64\nSTM32L412xx Pinouts and pin description\nDS12469 Rev 9 63/19823 23 B2 B2 34 34 34 34 46 46 A8 A8PA13 \n(JTMS/SWDIO)I/O FT -JTMS/SWDIO, IR_OUT, \nUSB_NOE, EVENTOUT-\n---- 3 5 3 5 3 5 3 5 4 7 4 7 D 5 D 5 V S S S - - - -\n---- 3 6 3 6 3 6 3 6 4 8 4 8 E 5 E 5 V DDUSB S - - - -\n24 24 A2 A2 37 37 37 37 49 49 A7 A7PA14 \n(JTCK/SWCLK)I/O FT -JTCK/SWCLK, \nLPTIM1_OUT, I2C1_SMBA, \nEVENTOUT-\n25 25 C3 C3 38 38 38 38 50 50 A6 A6 PA15 (JTDI) I/O FT -JTDI, TIM2_CH1, \nTIM2_ETR, USART2_RX, \nSPI1_NSS, \nUSART3_RTS_DE, \nTSC_G3_IO1, EVENTOUT-\n-------- 5 1 5 1 B 7 B 7 P C 1 0 I / O F T -TRACED1, USART3_TX, \nTSC_G3_IO2, EVENTOUT-\n-------- 5 2 5 2 B 6 B 6 P C 1 1 I / O F T -USART3_RX, TSC_G3_IO3, \nEVENTOUT-\n-------- 5 3 5 3 C 5 C 5 P C 1 2 I / O F T -TRACED3, USART3_CK, \nTSC_G3_IO4, EVENTOUT-\n--------- 5 4 - B 5 P D 2 I / O F T -TRACED2, \nUSART3_RTS_DE, \nTSC_SYNC, EVENTOUT-\n26 26 B3 B3 39 39 39 39 54 55 A5 A5PB3 \n(JTDO/TRACESW\nO)I/O FT_a -JTDO/TRACESWO, \nTIM2_CH2, SPI1_SCK, \nUSART1_RTS_DE, \nEVENTOUT-Table 14. STM32L412xx pin definitions (continued)\nPin Number\nPin name \n(function after \nreset)\nPin type\nI/O structure\nNotesAlternate functions A dditional functionsLQFP32\nUFQFPN32\nWLCSP36 SMPS\nWLCSP36\nLQFP48 SMPS\nLQFP48\nUFQFPN48 SMPS\nUFQFPN48\nLQFP64 SMPS\nLQFP64\nUFBGA64 SMPS\nUFBGA64\nPinouts and pin description STM32L412xx\n64/198 DS12469 Rev 9\n27 27 A3 A3 40 40 40 40 55 56 A4 A4 PB4 (NJTRST) I/O FT_fa -NJTRST, I2C3_SDA, \nSPI1_MISO, USART1_CTS, \nTSC_G2_IO1, EVENTOUT-\n28 28 C4 C4 41 41 41 41 56 57 C4 C4 PB5 I/O FT -TRACED2, LPTIM1_IN1, \nI2C1_SMBA, SPI1_MOSI, \nUSART1_CK, TSC_G2_IO2, \nTIM16_BKIN, EVENTOUT-\n29 29 B4 B4 42 42 42 42 57 58 D3 D3 PB6 I/O FT_fa -TRACED3, LPTIM1_ETR, \nI2C1_SCL, USART1_TX, \nTSC_G2_IO3, TIM16_CH1N, \nEVENTOUT-\n30 30 A4 A4 43 43 43 43 58 59 C3 C3 PB7 I/O FT_fa -TRACECK, LPTIM1_IN2, \nI2C1_SDA, USART1_RX, \nTSC_G2_IO4, EVENTOUTPVD_IN\n31 31 C5 C5 44 44 44 44 59 60 B4 B4PH3-BOOT0 \n(BOOT0)I/O FT - EVENTOUT -\n- - - B5 - 45 - 45 60 61 B3 B3 PB8 I/O FT_f -I2C1_SCL, TIM16_CH1, \nEVENTOUT-\n---- 4 5 4 6 4 5 4 6 6 1 6 2 A 3 A 3 P B 9 I / OF T _ f-IR_OUT, I2C1_SDA, \nSPI2_NSS, EVENTOUT-\n- -B 5-4 6-4 6-6 2-B 5- V D D 1 2 S - - - -\n32 32 A5 A5 47 47 47 47 63 63 D4 D4 VSS S - - - -\n1 1 A6 A6 48 48 48 48 64 64 E4 E4 VDD S - - - -\n1. PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), th e use of GPIOs PC13 to PC15 in output \nmode is limited:  \n- The speed should not exceed 2 MHz with a maximum load of 30 pF.  \n- These GPIOs must not be used as current  sources (for example to drive a LED).Table 14. STM32L412xx pin definitions (continued)\nPin Number\nPin name \n(function after \nreset)\nPin type\nI/O structure\nNotesAlternate functions A dditional functionsLQFP32\nUFQFPN32\nWLCSP36 SMPS\nWLCSP36\nLQFP48 SMPS\nLQFP48\nUFQFPN48 SMPS\nUFQFPN48\nLQFP64 SMPS\nLQFP64\nUFBGA64 SMPS\nUFBGA64\nSTM32L412xx Pinouts and pin description\nDS12469 Rev 9 65/198          2. After a Backup domain power-up, PC13, PC14 and PC15 operate as GP IOs. Their function then depends on the content of the RTC r egisters which are not reset by the \nsystem reset. For details on how to manage these GPIOs, refe r to the Backup domain and RTC register descriptions in RM0394 refe rence manual.\nTable 15. Alternate function AF0 to AF7(1)  \nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nSYS_AFTIM1/TIM2/LPT\nIM1TIM1/TIM2 USART2 I2C1/I2C2/I2C3 SPI1/SPI2 COMP1USART1/USA\nRT2/USART3\nPort AP A 0 - T I M 2 _ C H 1 ----- U S A R T 2 _ C T S\nPA1 - TIM2_CH2 - - I2C1_SMBA SPI1_SCK -USART2_RTS_\nDE\nP A 2 - T I M 2 _ C H 3 ----- U S A R T 2 _ T X\nP A 3 - T I M 2 _ C H 4 ----- U S A R T 2 _ R X\nPA4 - - - - - SPI1_NSS - USART2_CKPA5 - TIM2_CH1 TIM2_ETR - - SPI1_SCK - -\nPA6 - TIM1_BKIN - - - SPI1_MI SO COMP1_OUT USART3_CTS\nPA7 - TIM1_CH1N - - I2C3_SCL SPI1_MOSI - -P A 8 M C O T I M 1 _ C H 1 ----- U S A R T 1 _ C K\nPA9 - TIM1_CH2 - - I2C1_SCL - - USART1_TX\nPA10 - TIM1_CH3 - - I2C1_SDA - - USART1_RX\nPA11 - TIM1_CH4 TIM1_BKIN2 - - SPI 1_MISO COMP1_OUT USART1_CTS\nPA12 - TIM1_ETR - - - SPI1_MOSI -USART1_RTS_\nDE\nP A 1 3 J T M S / S W D I O I R _ O U T ------\nPA14 JTCK/SWCLK LPTIM1_OUT - - I2C1_SMBA - - -\nPA15 JTDI TIM2_CH1 TIM2_ETR USART2_RX - SPI1_NSS -USART3_RTS_\nDE\nPinouts and pin description STM32L412xx\n66/198 DS12469 Rev 9\nPort BPB0 TRACED0 TIM1_CH2N - - - SPI1_NSS - USART3_CK\nP B 1 T R A C E D 1 T I M 1 _ C H 3 N -----USART3_RTS_\nDE\nPB2 - LPTIM1_OUT - - I2C3_SMBA - - -\nPB3JTDO/TRACES\nWOTIM2_CH2 - - - SPI1_SCK -USART1_RTS_\nDE\nPB4 NJTRST - - - I2C3_SDA SPI1_MISO - USART1_CTS\nPB5 TRACED2 LPTIM1_IN1 - - I2C1_SMBA SPI1_MOSI - USART1_CK\nPB6 TRACED3 LPTIM1_ETR - - I2C1_SCL - - USART1_TXPB7 TRACECK LPTIM1_IN2 - - I2C1_SDA - - USART1_RX\nP B 8 ---- I 2 C 1 _ S C L ---\nPB9 - IR_OUT - - I2C1_SDA SPI2_NSS - -\nPB10 - TIM2_CH3 - - I2C2_SCL SPI2_SCK - USART3_TX\nPB11 - TIM2_CH4 - - I2C2_SDA - - USART3_RX\nPB12 - TIM1_BKIN - - I2C2_SMBA SPI2_NSS - USART3_CKPB13 - TIM1_CH1N - - I2C2_SCL SPI2_SCK - USART3_CTS\nPB14 - TIM1_CH2N - - I2C2_SDA SPI2_MISO -USART3_RTS_\nDE\nPB15 RTC_REFIN TIM1_CH3N - - - SPI2_MOSI - -Table 15. Alternate function AF0 to AF7(1)  (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nSYS_AFTIM1/TIM2/LPT\nIM1TIM1/TIM2 USART2 I2C1/I2C2/I2C3 SPI1/SPI2 COMP1USART1/USA\nRT2/USART3\nSTM32L412xx Pinouts and pin description\nDS12469 Rev 9 67/198Port CPC0 TRACECK LPTIM1_IN1 - - I2C3_SCL - - -\nPC1 TRACED0 LPTIM1_OUT - - I2C3_SDA - - -\nPC2 - LPTIM1_IN2 - - - SPI2_MISO - -PC3 - LPTIM1_ETR - - - SPI2_MOSI - -\nP C 4 ------- U S A R T 3 _ T X\nP C 5 ------- U S A R T 3 _ R XP C 6 --------\nP C 7 --------\nP C 8 --------P C 9 --------\nP C 1 0 T R A C E D 1 ------ U S A R T 3 _ T X\nP C 1 1 ------- U S A R T 3 _ R X\nP C 1 2 T R A C E D 3 ------ U S A R T 3 _ C K\nP C 1 3 --------\nP C 1 4 --------P C 1 5 --------\nP o r t  D P D 2 T R A C E D 2 ------USART3_RTS_\nDE\nPort HP H 0 --------\nP H 1 --------P H 3 --------\n1. Refer to Table 16  for AF8 to AF15.Table 15. Alternate function AF0 to AF7(1)  (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nSYS_AFTIM1/TIM2/LPT\nIM1TIM1/TIM2 USART2 I2C1/I2C2/I2C3 SPI1/SPI2 COMP1USART1/USA\nRT2/USART3\nPinouts and pin description STM32L412xx\n68/198 DS12469 Rev 9          Table 16. Alternate function AF8 to AF15(1)  \nPortAF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nLPUART1 TSC QUADSPI - COMP1 -TIM2/TIM15/\nTIM16/LPTIM2EVENOUT\nPort APA0 - - - - COMP1_OUT - TIM2_ETR EVENTOUT\nP A 1 ------ T I M 1 5 _ C H 1 N E V E N T O U T\nPA2 LPUART1_TX -QUADSPI_BK1\n_NCS- - - TIM15_CH1 EVENTOUT\nPA3 LPUART1_RX - QUADSPI_ CLK - - - TIM15_CH2 EVENTOUT\nP A 4 ------ L P T I M 2 _ O U T E V E N T O U T\nP A 5 ------ L P T I M 2 _ E T R E V E N T O U T\nPA6 LPUART1_CTS -QUADSPI_BK1\n_IO3- - - TIM16_CH1 EVENTOUT\nPA7 - -QUADSPI_BK1\n_IO2---- E V E N T O U T\nP A 8 ------ L P T I M 2 _ O U T E V E N T O U T\nP A 9 ------ T I M 1 5 _ B K I N E V E N T O U T\nPA10 - -USB_CRS_SY\nNC---- E V E N T O U T\nPA11 - - USB_DM -TIM1_BKIN2_C\nOMP1- - EVENTOUT\nP A 1 2 -- U S B _ D P ---- E V E N T O U T\nP A 1 3 -- U S B _ N O E ---- E V E N T O U T\nP A 1 4 ------- E V E N T O U T\nP A 1 5 - T S C _ G 3 _ I O 1 ----- E V E N T O U T\nSTM32L412xx Pinouts and pin description\nDS12469 Rev 9 69/198\nPort BPB0 - -QUADSPI_BK1\n_IO1- COMP1_OUT - - EVENTOUT\nPB1LPUART1_RTS\n_DE-QUADSPI_BK1\n_IO0- - - LPTIM2_IN1 EVENTOUT\nP B 2 ------- E V E N T O U T\nP B 3 ------- E V E N T O U TP B 4 - T S C _ G 2 _ I O 1 ----- E V E N T O U T\nP B 5 - T S C _ G 2 _ I O 2 ---- T I M 1 6 _ B K I N E V E N T O U T\nP B 6 - T S C _ G 2 _ I O 3 ---- T I M 1 6 _ C H 1 N E V E N T O U TP B 7 - T S C _ G 2 _ I O 4 ----- E V E N T O U T\nP B 8 ------ T I M 1 6 _ C H 1 E V E N T O U T\nP B 9 ------- E V E N T O U T\nPB10 LPUART1_RX TSC_SYNC QUADSPI_CLK - COMP1_OUT - - EVENTOUT\nPB11 LPUART1_TX -QUADSPI_BK1\n_NCS---- E V E N T O U T\nPB12LPUART1_RTS\n_DET S C _ G 1 _ I O 1 ---- T I M 1 5 _ B K I N E V E N T O U T\nP B 1 3 L P U A R T 1 _ C T S T S C _ G 1 _ I O 2 ---- T I M 1 5 _ C H 1 N E V E N T O U T\nP B 1 4 - T S C _ G 1 _ I O 3 ---- T I M 1 5 _ C H 1 E V E N T O U T\nP B 1 5 - T S C _ G 1 _ I O 4 ---- T I M 1 5 _ C H 2 E V E N T O U TTable 16. Alternate function AF8 to AF15(1) (continued) \nPortAF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nLPUART1 TSC QUADSPI - COMP1 -TIM2/TIM15/\nTIM16/LPTIM2EVENOUT\nPinouts and pin description STM32L412xx\n70/198 DS12469 Rev 9\nPort CP C 0 L P U A R T 1 _ R X ----- L P T I M 2 _ I N 1 E V E N T O U T\nP C 1 L P U A R T 1 _ T X ------ E V E N T O U T\nP C 2 ------- E V E N T O U TP C 3 ------ L P T I M 2 _ E T R E V E N T O U T\nP C 4 ------- E V E N T O U T\nP C 5 ------- E V E N T O U TP C 6 - T S C _ G 4 _ I O 1 ----- E V E N T O U T\nP C 7 - T S C _ G 4 _ I O 2 ----- E V E N T O U T\nP C 8 - T S C _ G 4 _ I O 3 ----- E V E N T O U TPC9 - TSC_G4_IO4 USB_NOE - - - - EVENTOUT\nP C 1 0 - T S C _ G 3 _ I O 2 ----- E V E N T O U T\nP C 1 1 - T S C _ G 3 _ I O 3 ----- E V E N T O U T\nP C 1 2 - T S C _ G 3 _ I O 4 ----- E V E N T O U T\nP C 1 3 ------- E V E N T O U T\nP C 1 4 ------- E V E N T O U TP C 1 5 ------- E V E N T O U T\nP o r t  D P D 2 - T S C _ S Y N C ----- E V E N T O U T\nPort HP H 0 ------- E V E N T O U T\nP H 1 ------- E V E N T O U T\nP H 3 ------- E V E N T O U T\n1. Refer to Table 15  for AF0 to AF7.Table 16. Alternate function AF8 to AF15(1) (continued) \nPortAF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nLPUART1 TSC QUADSPI - COMP1 -TIM2/TIM15/\nTIM16/LPTIM2EVENOUT\nDS12469 Rev 9 71/198STM32L412xx Memory mapping\n745 Memory mapping\nFigure 18. STM32L412xx memory map\nMSv45997V10xFFFF FFFF\n0xE000 0000\n0xC000 0000\n0xA000 1000\n0x8000 0000\n0x6000 0000\n0x4000 0000\n0x2000 0000\n0x0000 000001234567Cortex™-M4\nwith FPU \nInternal \nPeripherals\nPeripherals\nSRAM1\nCODEOTP area\nSystem memory\nFlash memory\nFlash, system memory \nor SRAM, depending on \nBOOT configurationAHB2\nAHB1\nAPB2\nAPB10x5006 0C00\n0x4800 0000\n0x4002 4400\n0x4002 0000\n0x4001 5800\n0x4001 0000\n0x4000 9800\n0x4000 0000\n0x1FFF FFFF\n0x1FFF 0000\n0x0802 0000\n0x0800 0000\n0x0002 0000\n0x0000 0000 ReservedReserved\nReserved\nReserved\nReserved\nReservedReserved\n0x1000 2000\n0x1000 0000SRAM2QUADSPI \nregisters\nOptions Bytes\n0x1FFF 70000x1FFF 74000x1FFF 78000x1FFF 7810\nReservedQUADSPI registers0xBFFF FFFF\n0xA000 1400\n0xA000 1000Reserved\nReservedReserved0x5FFF FFFF\n0x9000 0000QUADSPI flash \nbank\nSRAM20x2000 80000xA000 0000\n0x2000 A000\nMemory mapping STM32L412xx\n72/198 DS12469 Rev 9          Table 17. STM32L412xx memory map and peripheral register boundary  addresses(1)\n \nBus Boundary address Size(bytes) Peripheral\nAHB20x5006 0800 - 0x5006 0BFF 1 KB RNG\n0x5006 0400 - 0x5006 07FF 1 KB Reserved\n0x5004 0400 - 5006 07FF 128 KB Reserved\n0x5004 0000 - 0x5004 03FF 1 KB ADC\n0x5000 0000 - 0x5003 FFFF 16 KB Reserved\n0x4800 2000 - 0x4FFF FFFF ~127 MB Reserved\n0x4800 1C00 - 0x4800 1FFF 1 KB GPIOH\n0x4800 1000 - 0x4800 1BFF 3 KB Reserved\n0x4800 0C00 - 0x4800 0FFF 1 KB GPIOD\n0x4800 0800 - 0x4800 0BFF 1 KB GPIOC\n0x4800 0400 - 0x4800 07FF 1 KB GPIOB\n0x4800 0000 - 0x4800 03FF 1 KB GPIOA\n- 0x4002 4400 - 0x47FF FFFF ~127 MB Reserved\nAHB10x4002 4000 - 0x4002 43FF 1 KB TSC\n0x4002 3400 - 0x4002 3FFF 1 KB Reserved\n0x4002 3000 - 0x4002 33FF 1 KB CRC\n0x4002 2400 - 0x4002 2FFF 3 KB Reserved\n0x4002 2000 - 0x4002 23FF 1 KB FLASH registers\n0x4002 1400 - 0x4002 1FFF 3 KB Reserved\n0x4002 1000 - 0x4002 13FF 1 KB RCC\n0x4002 0800 - 0x4002 0FFF 2 KB Reserved\n0x4002 0400 - 0x4002 07FF 1 KB DMA20x4002 0000 - 0x4002 03FF 1 KB DMA1\nDS12469 Rev 9 73/198STM32L412xx Memory mapping\n74APB20x4001 4800 - 0x4001 FFFF 46 KB Reserved\n0x4001 4400 - 0x4001 47FF 1 KB TIM16\n0x4001 4000 - 0x4001 43FF 1 KB TIM15\n0x4001 3C00 - 0x4001 3FFF 1 KB Reserved\n0x4001 3800 - 0x4001 3BFF 1 KB USART1\n0x4001 3400 - 0x4001 37FF 1 KB Reserved\n0x4001 3000 - 0x4001 33FF 1 KB SPI1\n0x4001 2C00 - 0x4001 2FFF 1 KB TIM1\n0x4001 2000 - 0x4001 2BFF 3 KB Reserved\n0x4001 1C00 - 0x4001 1FFF 1 KB FIREWALL\n0x4001 0800- 0x4001 1BFF 5 KB Reserved\n0x4001 0400 - 0x4001 07FF 1 KB EXTI\n0x4001 0200 - 0x4001 03FF 1 KB COMP\n0x4001 0030 - 0x4001 01FF 1 KB Reserved\n0x4001 0000 - 0x4 001 002F 1 KB SYSCFG\nAPB10x4000 9800 - 0x4000 FFFF 26 KB Reserved\n0x4000 9400 - 0x4000 97FF 1 KB LPTIM2\n0x4000 8400 - 0x4000 93FF 4 KB Reserved\n0x4000 8000 - 0x4000 83FF 1 KB LPUART1\n0x4000 7C00 - 0x4000 7FFF 1 KB LPTIM10x4000 7800 - 0x4000 7BFF 1 KB OPAMP\n0x4000 7400 - 0x4000 77FF 1 KB Reserved\n0x4000 7000 - 0x4000 73FF 1 KB PWR0x4000 6C00 - 0x4000 6FFF 1 KB USB SRAM\n0x4000 6800 - 0x4000 6BFF 1 KB USB FS\n0x4000 6400 - 0x4000 67FF 1 KB Reserved\n0x4000 6000 - 0x4000 63FF 1 KB CRS\n0x4000 5C00- 0x4000 5FFF 1 KB I2C3\n0x4000 5800 - 0x4000 5BFF 1 KB I2C20x4000 5400 - 0x4000 57FF 1 KB I2C1\n0x4000 4C00 - 0x4000 53FF 2 KB Reserved\n0x4000 4800 - 0x4000 4BFF 1 KB USART30x4000 4400 - 0x4000 47FF 1 KB USART2\n0x4000 4000 - 0x4000 43FF 1 KB ReservedTable 17. STM32L412xx memory map and peripheral register boundary  addresses(1)\n (continued)\nBus Boundary address Size(bytes) Peripheral\nMemory mapping STM32L412xx\n74/198 DS12469 Rev 9APB10x4000 3C00 - 0x4000 3FFF 1 KB SPI3\n0x4000 3800 - 0x4000 3BFF 1 KB SPI2\n0x4000 3400 - 0x4000 37FF 1 KB Reserved\n0x4000 3000 - 0x4000 33FF 1 KB IWDG\n0x4000 2C00 - 0x4000 2FFF 1 KB WWDG\n0x4000 2800 - 0x4000 2BFF 1 KB RTC \n0x4000 1400 - 0x4000 27FF 5 KB Reserved\n0x4000 1000 - 0x4000 13FF 1 KB TIM6\n0x4000 0400- 0x4000 0FFF 3 KB Reserved\n0x4000 0000 - 0x4000 03FF 1 KB TIM2\n1. The gray color is used for reserved boundary addresses.Table 17. STM32L412xx memory map and peripheral register boundary  addresses(1)\n (continued)\nBus Boundary address Size(bytes) Peripheral\nDS12469 Rev 9 75/198STM32L412xx Electrical characteristics\n1656 Electrical characteristics\n6.1 Parameter conditions\nUnless otherwise specified, a ll voltages are referenced to VSS.\n6.1.1 Minimum and maximum values\nUnless otherwise specified, the minimum and maximum values are guaranteed in the worst \nconditions of ambient temperature, supply vo ltage and frequencies by tests in production on \n100% of the devices with an ambient temperature at TA = 25  °C and TA = TAmax (given by \nthe selected temperature range).\nData based on characterization results, desig n simulation and/or technology characteristics \nare indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum valu es refer to sample tests and represent the \nmean value plus or minus three times the standard deviation (mean ±3 σ).\n6.1.2 Typical values\nUnless otherwise specified, typical data are based on TA = 25 °C, VDD = VDDA = 3 V. They \nare given only as design guidelines and are not tested.\nTypical ADC accuracy values are determined by ch aracterization of a batch of samples from \na standard diffusion lot over the full temperat ure range, where 95% of the devices have an \nerror less than or equal to the value indicated  (mean ±2 σ).\n6.1.3 Typical curves\nUnless otherwise specified, all typical curves  are given only as design guidelines and are \nnot tested.\n6.1.4 Loading capacitor\nThe loading conditions used for pin parameter measurement are shown in Figure  19.\n6.1.5 Pin input voltage\nThe input voltage measurement on a pin of the device is described in Figure  20.\n          \nFigure 19. Pin loading conditions Figure 20. Pin input voltage\nMS19210V1MCU pin\nC = 50 pF\nMS19211V1MCU pin\nVIN\nElectrical characteristics STM32L412xx\n76/198 DS12469 Rev 96.1.6 Power supply scheme\nFigure 21. Power supply scheme\nCaution: Each power supply pair (VDD/VSS, VDDA/VSSA etc.) must be decoupled with filtering ceramic \ncapacitors as shown above. These capacitors must be placed as close as possible to, or \nbelow, the appropriate pins on the underside of  the PCB to ensure the good functionality of \nthe device.MS49692V1VDD\nLevel shifterIO\nlogicKernel logic\n(CPU, Digital\n& Memories)Backup circuitry\n(LSE, RTC,\nBackup registers)\nINOUTRegulator\nGPIOs1.55 – 3.6 V\nn x 100 nF\n+1 x 4.7 μF\nn x VSSn x VDDVBAT\nVCOREPower switch\nVDDIO1\nADCs/\nOPAMPs/COMPs/VREF+\nVREF-VDDA\n10 nF\n+1 μFVDDA\nVSSAVREF\n100 nF +1 μF\nDS12469 Rev 9 77/198STM32L412xx Electrical characteristics\n1656.1.7 Current consumption measurement\nFigure 22. Current consumption measurement scheme with and without external\nSMPS power supply\nThe IDD_ALL  parameters given in Table  25 to Table  47 represent the total MCU consumption \nincluding the current supplying VDD, VDDA, VDDUSB  and VBAT.\n6.2 Absolute maximum ratings\nStresses above the absolute maximum ratings listed in Table  18: Voltage characteristics , \nTable  19: Current characteristics  and Table  20: Thermal characteristics  may cause \npermanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied.  Exposure to maximum rating conditions for \nextended periods may affect device reliability. Device mission profile (application conditions) \nis compliant with JEDEC JESD47 qualificat ion standard, extended mission profiles are \navailable on demand.\n          MSv45729V1IDD_USBVDDUSB\nIDD_VBATVBAT\nIDDVDD\nIDDAVDDAIDD_USBVDDUSB\nIDD_VBATVBAT\nIDD\nVDD\nIDDAVDDAVDD12SMPS\nTable 18. Voltage characteristics(1) \nSymbol Ratings Min Max Unit\nVDDX - VSSExternal main supply voltage (including VDD, \nVDDA, VDDUSB , VBAT, VREF+)-0.3 4.0 V\nVDD12 - VSS  External SMPS supply voltage -0.3 1.32 V\nVIN(2)Input voltage on FT_xxx pins VSS-0.3min (VDD, VDDA, VDDUSB ) \n+ 4.0(3)(4)\nVInput voltage on TT_xx pins VSS-0.3 4.0\nInput voltage on any other pins VSS-0.3 4.0\n|∆VDDx|Variations between different VDDX power pins of \nthe same domain-5 0 m V\nElectrical characteristics STM32L412xx\n78/198 DS12469 Rev 9          \n          |VSSx-VSS|Variations between all the different ground pins(5)-5 0 m V\nVREF+ - VDDA Allowed voltage difference for VREF+ > VDDA -0 . 4 V\n1. All main power (VDD, VDDA, VDDUSB , VBAT) and ground (VSS, VSSA) pins must always be connected to the external power \nsupply, in the permitted range.\n2. VIN maximum must always be respected. Refer to Table 19: Current characteristics  for the maximum allowed injected \ncurrent values.\n3. This formula has to be applied only on the power supplies related to the IO struct ure described in the pin definition table.\n4. To sustain a voltage higher than 4 V the inte rnal pull-up/pull-down resistors must be disabled.\n5. Include VREF- pin.Table 18. Voltage characteristics(1) (continued)\nSymbol Ratings Min Max Unit\nTable 19. Current characteristics \nSymbol Ratings Max Unit\n∑IVDD Total current into sum of all VDD power lines (source)(1)(2)140\nmA∑IVSS Total current out of sum of all VSS ground lines (sink)(1)140\nIVDD(PIN) Maximum current into each VDD power pin (source)(1)100\nIVSS(PIN) Maximum current out of each VSS ground pin (sink)(1)100\nIIO(PIN)Output current sunk by any I/O and control pin except FT_f 20\nOutput current sunk by any FT_f pin 20\nOutput current sourced by any I/O and control pin 20\n∑IIO(PIN)Total output current sunk by sum of all I/Os and control pins(3)100\nTotal output current sourced by sum of all I/Os and control pins(3)100\nIINJ(PIN)(4)Injected current on FT_xxx, TT_xx, RST and B pins, except PA4, \nPA5-5/+0(5)\nInjected current on PA4, PA5 -5/0\n∑|IINJ(PIN) | Total injected current (sum of all I/Os and control pins)(6)25\n1. All main power (VDD, VDDA, VDDUSB , VBAT) and ground (VSS, VSSA) pins must always be connected to the external power \nsupplies, in the permitted range.\n2. Valid also for VDD12 on SMPS packages.\n3. This current consumption must be correctly distributed over  all I/Os and control pins. The total output current must not be \nsunk/sourced between two c onsecutive power supply pins referr ing to high pin count QFP packages.\n4. Positive injection (when VIN > VDDIOx ) is not possible on these I/Os and does not  occur for input voltages lower than the \nspecified maximum value.\n5. A negative injection is induced by VIN < VSS. IINJ(PIN)  must never be exceeded. Refer also to Table 18: Voltage \ncharacteristics  for the maximum allowed input voltage values.\n6. When several inputs are submitted to a current injection, the maximum ∑|IINJ(PIN) | is the absolute sum of the negative \ninjected currents (instantaneous values).\nTable 20. Thermal characteristics \nSymbol Ratings  Value Unit\nTSTG Storage temperature range –65 to +150 °C\nTJ Maximum junction temperature 150 °C\nDS12469 Rev 9 79/198STM32L412xx Electrical characteristics\n1656.3 Operating conditions\n6.3.1 General operating conditions\n          Table 21. General operating conditions \nSymbol Parameter  Conditions Min Max Unit\nfHCLK Internal AHB clock frequency - 0 80\nMHz fPCLK1 Internal APB1 clock frequency - 0 80\nfPCLK2 Internal APB2 clock frequency - 0 80\nVDD Standard operating voltage -1.71\n(1) 3.6 V\nVDDA Analog supply voltageADC or COMP used 1.62\n3.6 V OPAMP used 1.8\nADC, OPAMP, COMP not used 0\nVDD12 Standard operating voltageFull frequency range 1.08\n1.32 V\nUp to 26 MHz 1.00\nVBAT Backup operating voltage - 1.55 3.6 V\nVDDUSB USB supply voltageUSB used 3.0 3.6\nV\nUSB not used 0 3.6\nVIN I/O input voltage TT_xx I/O -0.3 VDDIOx +0.3\nV\nAll I/O except TT_xx -0.3Min(Min(VDD, VDDA, \nVDDUSB )+3.6 V, \n5.5 V)(2)(3)\nPDPower dissipation at  \nTA = 85 °C for suffix 6  \nor \nTA = 105 °C for suffix 7(4)LQFP64 - 303\nmWUFBGA64 - 317\nLQFP48 - 294\nUFQFPN48 - 667\nWLCSP36 235LQFP32 294\nUFQFPN32 541\nP\nDPower dissipation at  \nTA = 125 °C for suffix 3(4)LQFP64 - 76\nmWUFBGA64 - 79\nLQFP48 - 75\nUFQFPN48 - 167WLCSP36 - 59\nLQFP32 - 75\nUFQFPN32 - 135\nElectrical characteristics STM32L412xx\n80/198 DS12469 Rev 96.3.2 Operating conditions at power-up / power-down\nThe parameters given in Table  22 are derived from tests performed under the ambient \ntemperature condition summarized in Table  21.\n          \n6.3.3 Embedded reset and power control block characteristics\nThe parameters given in Table  23 are derived from tests performed under the ambient \ntemperature conditions summarized in Table  21: General operating conditions .\n           TA Ambient temperature for the \nsuffix 6 versionMaximum power dissipation –40 85\n°CLow-power dissipation(5)–40 105\nAmbient temperature for the \nsuffix 3 versionMaximum power dissipation –40 125\nLow-power dissipation(5)–40 130\nTJ Junction temperature rangeSuffix 6 version –40 105\n°C\nSuffix 3 version –40 130\n1. When RESET is released functionality is guaranteed down to VBOR0  Min.\n2. This formula has to be applied only on t he power supplies related to the IO struct ure described by the pin definition table. \nMaximum I/O input voltage is the smallest value between Min(VDD, VDDA, VDDUSB )+3.6 V and 5.5V.\n3. For operation with voltage higher than Min (VDD, VDDA, VDDUSB ) +0.3 V, the internal Pull-up and Pull-Down resistors must \nbe disabled.\n4. If TA is lower, higher PD values are allowed as long as TJ does not exceed TJmax (see Section 7.8: Thermal characteristics ).\n5. In low-power dissipation state, TA can be extended to this range as long as TJ does not exceed TJmax (see Section 7.8: \nThermal characteristics ).Table 21. General operating conditions (continued)\nSymbol Parameter  Conditions Min Max Unit\nTable 22. Operating conditions at power-up / power-down \nSymbol Parameter Conditions Min Max Unit\ntVDDVDD rise time rate - 0 ∞\nµs/V\nVDD fall time rateULPEN = 0 10 ∞\nULPEN = 1 100 ∞ ms/V\ntVDDAVDDA rise time rate\n-0 ∞\nµs/VVDDA fall time rate 10 ∞\ntVDDUSBVDDUSB  rise time rate\n-0 ∞\nVDDUSB  fall time rate 10 ∞\nTable 23. Embedded reset and power control block characteristics \nSymbol Parameter Conditions(1)Min Typ Max Unit\ntRSTTEMPO(2) Reset temporization after \nBOR0 is detectedVDD rising - 250 400 μs\nVBOR0(2)Brown-out reset threshold 0Rising edge 1.62 1.66 1.7\nV\nFalling edge 1.6 1.64 1.69\nDS12469 Rev 9 81/198STM32L412xx Electrical characteristics\n165VBOR1 Brown-out reset threshold 1Rising edge 2.06 2.1 2.14\nV\nFalling edge 1.96 2 2.04\nVBOR2 Brown-out reset threshold 2Rising edge 2.26 2.31 2.35\nV\nFalling edge 2.16 2.20 2.24\nVBOR3 Brown-out reset threshold 3Rising edge 2.56 2.61 2.66\nV\nFalling edge 2.47 2.52 2.57\nVBOR4 Brown-out reset threshold 4Rising edge 2.85 2.90 2.95\nV\nFalling edge 2.76 2.81 2.86\nVPVD0Programmable voltage \ndetector threshold 0Rising edge 2.1 2.15 2.19\nV\nFalling edge 2 2.05 2.1\nVPVD1 PVD threshold 1Rising edge 2.26 2.31 2.36\nV\nFalling edge 2.15 2.20 2.25\nVPVD2 PVD threshold 2Rising edge 2.41 2.46 2.51\nV\nFalling edge 2.31 2.36 2.41\nVPVD3 PVD threshold 3Rising edge 2.56 2.61 2.66\nV\nFalling edge 2.47 2.52 2.57\nVPVD4 PVD threshold 4Rising edge 2.69 2.74 2.79\nV\nFalling edge 2.59 2.64 2.69\nVPVD5 PVD threshold 5Rising edge 2.85 2.91 2.96\nV\nFalling edge 2.75 2.81 2.86\nVPVD6 PVD threshold 6Rising edge 2.92 2.98 3.04\nV\nFalling edge 2.84 2.90 2.96\nVhyst_BORH0 Hysteresis voltage of BORH0Hysteresis in \ncontinuous \nmode-2 0 -\nmV\nHysteresis in \nother mode-3 0 -\nVhyst_BOR_PVDHysteresis voltage of BORH \n(except BORH0) and PVD-- 1 0 0 - m V\nIDD \n(BOR_PVD)(2)BOR(3) (except BOR0) and \nPVD consumption from VDD-- 1 . 1 1 . 6 µ A\nBOR(3) (except BOR0) and \nPVD average consumption \nfrom VDD with ENULP = 1- - 55 1000 nA\nVPVM1VDDUSB  peripheral voltage \nmonitoring- 1.18 1.22 1.26 V\nVPVM3VDDA peripheral voltage \nmonitoringRising edge 1.61 1.65 1.69\nV\nFalling edge 1.6 1.64 1.68Table 23. Embedded reset and power control block characteristics (continued)\nSymbol Parameter Conditions(1)Min Typ Max Unit\nElectrical characteristics STM32L412xx\n82/198 DS12469 Rev 9VPVM4VDDA peripheral voltage \nmonitoringRising edge 1.78 1.82 1.86\nV\nFalling edge 1.77 1.81 1.85\nVhyst_PVM3 PVM3 hysteresis - - 10 - mV\nVhyst_PVM4 PVM4 hysteresis - - 10 - mV\nIDD (PVM1)\n(2) PVM1 consumption from VDD -- 0 . 2 - µ A\nIDD \n(PVM3/PVM4)\n(2)PVM3 and PVM4 \nconsumption from VDD-- 2 - µ A\n1. Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power \nsleep modes.\n2. Guaranteed by design.3. BOR0 is enabled in all modes (except shutdown) and  its consumption is therefore included in the supply \ncurrent characteristics tables.Table 23. Embedded reset and power control block characteristics (continued)\nSymbol Parameter Conditions(1)Min Typ Max Unit\nDS12469 Rev 9 83/198STM32L412xx Electrical characteristics\n1656.3.4 Embedded voltage reference\nThe parameters given in Table  24 are derived from tests performed under the ambient \ntemperature and supply voltage conditions summarized in Table  21: General operating \nconditions .\n           Table 24. Embedded internal voltage reference \nSymbol Parameter Conditions Min Typ Max Unit\nVREFINT Internal reference voltage –40 °C < TA < +130 °C 1.182 1.212 1.232 V\ntS_vrefint  (1)ADC sampling time when \nreading the internal reference voltage-4\n(2)--µ s\ntstart_vrefintStart time of reference voltage \nbuffer when ADC is enable-- 8 1 2(2)µs\n \nIDD(VREFINTBUF )VREFINT  buffer consumption \nfrom VDD when converted by \nADC- - 12.5 20(2)µA\n∆VREFINTInternal reference voltage \nspread over the temperature rangeV\nDD = 3 V - 5 7.5(2)mV\nTCoeff Temperature coefficient –40°C < TA < +130°C - 30 50(2)ppm/°C\nACoeff Long term stability 1000 hours, T = 25°C - 300 1000(2)ppm\nVDDCoeff Voltage coefficient 3.0 V < VDD < 3.6 V - 250 1200(2)ppm/V\nVREFINT_DIV1 1/4 reference voltage\n-24 25 26\n% \nVREFINTVREFINT_DIV2 1/2 reference voltage 49 50 51\nVREFINT_DIV3 3/4 reference voltage 74 75 76\n1. The shortest sampling time can be determined in the application by multiple iterations.\n2. Guaranteed by design.\nElectrical characteristics STM32L412xx\n84/198 DS12469 Rev 9Figure 23. VREFINT  versus temperature\nMSv40169V11.1851.191.1951.21.2051.211.2151.221.2251.231.235\n-40 -20 0 20 40 60 80 100 120V\n°C\nMean Min Max\nDS12469 Rev 9 85/198STM32L412xx Electrical characteristics\n1656.3.5 Supply current characteristics\nThe current consumption is a function of se veral parameters and factors such as the \noperating voltage, ambient temperature, I/O pin loading, device software configuration, \noperating frequencies, I/O pin switching rate, program location in memory and executed binary code.\nThe current consumption is measured as described in Figure  22: Current consumption \nmeasurement scheme with and without external SMPS power supply .\nTypical and maximum current consumption\nThe MCU is placed under the following conditions:\n• All I/O pins are in analog input mode\n• All peripherals are disabled ex cept when explicitly mentioned\n• The flash memory access time is adjust ed with the minimum wait states number, \ndepending on the fHCLK  frequency (refer to the table “Number of wait states according \nto CPU clock (HCLK) frequency” available in the RM0394 reference manual).\n• When the peripherals are enabled fPCLK  = fHCLK\nThe parameters given in Table  25 to Table  48 are derived from tests performed under \nambient temperature and supply voltage conditions summarized in Table  21: General \noperating conditions .\nElectrical characteristics STM32L412xx\n86/198 DS12469 Rev 9\n          \nTable 25. Current consumption in Run and Low-power run modes, code with data processing \nrunning from flash, ART enable (Cache ON Prefetch OFF)  \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-Voltage \nscalingfHCLK 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up to \n48MHz included, \nbypass mode  \nPLL ON above  \n48 MHz all peripherals disableRange 226 MHz 2.05 2.10 2.10 2.20 2.35 2.20 2.25 2.30 2.40 2.60\nmA16 MHz 1.30 1.35 1.40 1.45 1.60 1.40 1.45 1.50 1.60 1.80\n8 MHz 0.715 0.730 0.780 0.855 1.00 0.76 0.78 0.84 0.96 1.25\n4 MHz 0.415 0.430 0.475 0.555 0.710 0.45 0.50 0.55 0.70 0.90\n2 MHz 0.265 0.28 0.325 0.400 0. 555 0.30 0.30 0.40 0.50 0.80\n1 MHz 0.190 0.205 0.250 0.325 0.480 0.20 0.25 0.30 0.44 0.70\n100 kHz 0.120 0.135 0.180 0.255 0.410 0.15 0.20 0.25 0.40 0.60\nRange 180 MHz 7.30 7.35 7.40 7.55 7.70 7.75 7.80 7.80 7.90 8.10\n72 MHz 6.60 6.65 6.70 6.80 7.00 7.00 7.00 7.10 7.20 7.4064 MHz 5.90 5.90 6.00 6.10 6.30 6.25 6.30 6.35 6.40 6.65\n48 MHz 4.40 4.40 4.50 4.60 4.80 4.70 4.75 4.80 4.90 5.10\n32 MHz 3.00 3.00 3.05 3.15 3.35 3.20 3.25 3.30 3.40 3.6024 MHz 2.30 2.30 2.35 2.45 2.65 2.40 2.40 2.50 2.60 2.90\n16 MHz 1.55 1.60 1.65 1.75 1.90 1.70 1.75 1.80 1.90 2.20\nI\nDD_ALL\n(LPRun)Supply \ncurrent in \nLow-power \nrun modefHCLK  = fMSI \nall peripherals disable2 MHz 190 205 255 335 505 235 230 315 455 725\nµA1 MHz 110 120 165 250 415 135 145 230 370 645\n400 kHz 55.0 65.5 115 195 360 75.0 90.5 180 325 590\n100 kHz 26.0 40.0 87.5 1 70 335 45.0 65.5 160 290 550\n1. Guaranteed by characterization re sults, unless otherwise specified.\nSTM32L412xx Electrical characteristics\nDS12469 Rev 9 87/198          Table 26. Current consumption in Run modes, co de with data processing running from flash,\nART enable (Cache ON Prefetch OFF) and power supplied by external SMPS\n(VDD12 = 1.10 V) \nSymbol ParameterConditions(1)TYP\nUnit\n-fHCLK 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL (Run)Supply current in Run \nmodefHCLK  = fHSE up to 48MHz included, bypass mode  \nPLL ON above  \n48 MHz all peripherals disable80 MHz 2.62 2.64 2.66 2.71 2.77\nmA72 MHz 2.37 2.39 2.41 2.44 2.52\n64 MHz 2.12 2.12 2.16 2.19 2.2648 MHz 1.58 1.58 1.62 1.65 1.73\n32 MHz 1.08 1.08 1.10 1.13 1.20\n24 MHz 0.83 0.83 0.84 0.88 0.9516 MHz 0.56 0.58 0.59 0.63 0.68\n8 MHz 0.26 0.26 0.28 0.31 0.36\n4 MHz 0.15 0.15 0.17 0.20 0.262 MHz 9.53 0.10 0.12 0.14 0.20\n1 MHz 0.07 0.07 0.09 0.12 0.17\n100 kHz 0.01 0.01 0.03 0.06 0.12\n1. All values are obtained by calculation bas ed on measurements done without SMPS and using following parameters: SMPS input = 3 .3 V, SMPS efficiency = 85%,  \nVDD12 = 1.10 V\nElectrical characteristics STM32L412xx\n88/198 DS12469 Rev 9          Table 27. Current consumption in Run and Low-power run modes, code with data processing\nrunning from flash, ART disable  \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-Voltage \nscalingfHCLK 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up to \n48MHz included, bypass mode  \nPLL ON above  \n48 MHz all peripherals disableRange 226 MHz 2.40 2.45 2.50 2.55 2.75 2.60 2.65 2.70 2.80 3.00\nmA16 MHz 1.70 1.75 1.80 1.85 2.05 1.85 1.90 1.95 2.05 2.30\n8 MHz 0.970 0.985 1.05 1.10 1.25 1.05 1.10 1.15 1.25 1.50\n4 MHz 0.570 0.585 0.630 0.710 0.865 0.61 0.63 0.70 0.80 1.10\n2 MHz 0.340 0.355 0.400 0.475 0.635 0.40 0.40 0.50 0.60 0.80\n1 MHz 0.230 0.240 0.285 0.365 0.52 0.25 0.30 0.34 0.50 0.70\n100 kHz 0.125 0.140 0.185 0.260 0.415 0.14 0.20 0.25 0.40 0.60\nRange 180 MHz 7.65 7.70 7.85 8.00 8.20 8.20 8.30 8.40 8.50 8.80\n72 MHz 6.95 6.95 7.05 7.15 7.35 7.40 7.45 7.50 7.60 7.8064 MHz 6.90 6.95 7.05 7.20 7.40 7.40 7.45 7.50 7.60 7.8048 MHz 5.85 5.90 6.00 6.15 6.35 6.30 6.35 6.50 6.65 6.90\n32 MHz 4.20 4.20 4.30 4.45 4.65 4.50 4.55 4.70 4.80 5.10\n24 MHz 3.15 3.20 3.25 3.35 3.55 3.40 3.40 3.50 3.60 3.9016 MHz 2.25 2.30 2.35 2.50 2.65 2.50 2.50 2.60 2.70 3.00\nI\nDD_ALL\n(LPRun)Supply \ncurrent in \nLow-power \nrunfHCLK  = fMSI  \nall peripherals disable2 MHz 275 290 340 425 590 325 360 425 565 840\nµA1 MHz 155 165 210 295 460 185 195 275 420 690\n400 kHz 69.0 83.0 130 215 280 90.5 108 195 340 600100 kHz 32.0 45.5 92.0 175 340 48.0 69 155 300 570\n1. Guaranteed by characterization re sults, unless otherwise specified.\nSTM32L412xx Electrical characteristics\nDS12469 Rev 9 89/198          \n          Table 28. Current consumption in Run modes, co de with data processing running from flash, \nART disable and power supplied by external SMPS (VDD12 = 1.10 V) \nSymbol ParameterConditions(1)TYPUni\nt-fHCLK 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL (Run)Supply current in Run \nmodefHCLK  = fHSE up to 48MHz included, bypass mode  \nPLL ON above 48 MHz all peripherals disable80 MHz 2.75 2.77 2.82 2.88 2.95\nmA72 MHz 2.50 2.50 2.53 2.57 2.64\n64 MHz 2.48 2.50 2.53 2.59 2.6648 MHz 2.10 2.12 2.16 2.21 2.28\n32 MHz 1.51 1.51 1.55 1.60 1.67\n24 MHz 1.13 1.15 1.17 1.20 1.2816 MHz 0.81 0.83 0.84 0.90 0.95\n8 MHz 0.35 0.35 0.38 0.40 0.45\n4 MHz 0.20 0.21 0.23 0.26 0.312 MHz 12.22 0.13 0.14 0.17 0.23\n1 MHz 0.08 0.09 0.10 0.13 0.19\n100 kHz 0.01 0.02 0.03 0.06 0.12\n1. All values are obtained by calculation ba sed on measurements done without SMPS and us ing following parameters: SMPS input = 3 .3 V, SMPS efficiency = 85%,  \nVDD12 = 1.10 V\nElectrical characteristics STM32L412xx\n90/198 DS12469 Rev 9Table 29. Current consumption in Run and Low-pow er run modes, code with data processing \nrunning from SRAM1 \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-Voltage \nscalingfHCLK 25 °C 55 °C 85 °C105 \n°C125 \n°C25 °C 55 °C 85 °C105 \n°C125 \n°C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up to \n48MHz included, \nbypass mode  \nPLL ON above  \n48 MHz all \nperipherals disableRange 226 MHz 2.00 2.05 2.10 2.15 2.35 2.20 2.20 2.25 2.35 2.55\nmA16 MHz 1.30 1.30 1.35 1.45 1.60 1.40 1.45 1.45 1.55 1.80\n8 MHz 0.705 0.720 0.765 0.845 1.00 0.75 0.77 0.83 0.94 1.20\n4 MHz 0.410 0.425 0.470 0.550 0.700 0.44 0.46 0.52 0.64 0.90\n2 MHz 0.265 0.275 0.320 0.395 0.555 0.28 0.30 0.37 0.49 0.75\n1 MHz 0.190 0.200 0.245 0.325 0.475 0.21 0.22 0.29 0.42 0.67\n100 kHz 0.120 0.135 0.180 0.255 0.410 0.14 0.15 0.23 0.35 0.61\nRange 180 MHz 7.15 7.20 7.25 7.45 7.55 7.65 7.65 7.75 7.75 8.00\n72 MHz 6.45 6.50 6.55 6.75 6.85 6.90 6.95 7.00 7.05 7.25\n64 MHz 5.75 5.80 5.85 6.05 6.15 6.15 6.20 6.25 6.30 6.5048 MHz 4.20 4.35 4.40 4.50 7.70 4.65 4.65 4.70 4.80 5.0032 MHz 2.95 2.95 3.00 3.10 3.30 3.15 3.15 3.20 3.30 3.5524 MHz 2.25 2.25 2.30 2.40 2.60 2.40 2.40 2.50 2.60 2.85\n16 MHz 1.55 1.55 1.60 1.70 1.85 1.65 1.70 1.75 1.85 2.10\nI\nDD_ALL\n(LPRun)Supply \ncurrent in \nlow-power \nrun modefHCLK  = fMSI \nall peripherals disable  \nFLASH in power-down2 MHz 180 190 240 320 485 215 225 300 450 720\nµA1 MHz 90.5 110 155 235 400 120 135 220 360 640\n400 kHz 40.5 56.0 105 185 350 60.0 76.5 165 315 565\n100 kHz 17.5 32.0 78.5 160 325 33.5 53.5 140 285 555\n1. Guaranteed by characterization re sults, unless otherwise specified.\nSTM32L412xx Electrical characteristics\nDS12469 Rev 9 91/198          Table 30. Current consumption in Run, code with data processing running from\n SRAM1 and power supplied by external SMPS (VDD12 = 1.10 V) \nSymbol ParameterConditions(1)TYP\nUnit\n-fHCLK 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL (Run) Supply current in Run modefHCLK  = fHSE up to 48MHz included, bypass mode  \nPLL ON above  \n48 MHz all peripherals disable80 MHz 2.57 2.59 2.61 2.68 2.71\nmA72 MHz 2.32 2.34 2.35 2.43 2.46\n64 MHz 2.07 2.08 2.10 2.17 2.2148 MHz 1.55 1.56 1.58 1.62 1.69\n32 MHz 1.06 1.06 1.08 1.11 1.19\n24 MHz 0.81 0.81 0.83 0.86 0.9316 MHz 0.56 0.56 0.58 0.61 0.67\n8 MHz 0.25 0.26 0.28 0.30 0.36\n4 MHz 0.15 0.15 0.17 0.20 0.252 MHz 9.53 0.10 0.12 0.15 0.20\n1 MHz 0.07 0.07 0.09 0.14 0.17\n100 kHz 0.01 0.01 0.03 0.06 0.12\n1. All values are obtained by calculation based on measurements done without SMPS and usin g following parameters: SMPS input = 3 .3 V, SMPS efficiency = 85%,  \nVDD12 = 1.10 V\nElectrical characteristics STM32L412xx\n92/198 DS12469 Rev 9          \n          Table 31. Typical current consumption in Run and Low-power run modes, with different codes\nrunning from flash, ART enable (Cache ON Prefetch OFF) \nSymbol ParameterConditions TYP\nUnitTYP\nUnit\n-Voltage \nscalingCode 25 °C 25 °C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up \nto 48 MHz included, bypass \nmode PLL ON \nabove 48 MHz  \nall peripherals \ndisable\nRange 2\nfHCLK  = 26 MHzReduced code(1) 2.05\nmA79\nµA/MHzCoremark 2.30 88\nDhrystone 2.1 2.35 90\nFibonacci 2.25 87\nWhile(1) 1.95 75Range 1\nfHCLK  = 80 MHzReduced code(1)7.30\nmA91\nµA/MHzCoremark 8.15 102\nDhrystone 2.1 8.35 104\nFibonacci 8.10 101\nWhile(1) 7.20 90\nIDD_ALL\n(LPRun)Supply \ncurrent in \nLow-power \nrunfHCLK  = fMSI = 2 MHz  \nall peripherals disableReduced code(1)190\nµA95\nµA/MHzCoremark 205 103\nDhrystone 2.1 220 110Fibonacci 205 103\nWhile(1) 225 113\n1. Reduced code used for characterization results provided in Table 25 , Table 27 , Table 29 .\nTable 32. Typical current consumption in Ru n, with different codes running from flash,\nART enable (Cache ON Prefetch OFF) and power supplied by external SMPS\n(VDD12 = 1.10 V) \nSymbol ParameterConditions(1)TYP\nUnitTYP\nUnit\n-Voltage \nscalingCode 25 °C 25 °C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up to \n48 MHz included, \nbypass mode PLL ON above \n48 MHz  \nall peripherals disable\nfHCLK  = 26 MHzReduced code(2) 0.88\nmA34\nµA/MHzCoremark 0.99 38\nDhrystone 2.1 1.01 39Fibonacci 0.97 37While(1) 0.84 32fHCLK  = 80 MHzReduced code(2) 3.15 39\nCoremark 3.52 44Dhrystone 2.1 3.60 45Fibonacci 3.49 44While(1) 3.11 39\nDS12469 Rev 9 93/198STM32L412xx Electrical characteristics\n165          1. All values are obtained by calculation based on measur ements done without SMPS and using following parameters: \nSMPS input = 3.3 V, SMPS efficiency = 85%, VDD12 = 1.10 V\n2. Reduced code used for characte rization results provided in Table 25 , Table 27 , Table 29 .\nTable 33. Typical current consumption in Ru n, with different codes running from flash,\nART enable (Cache ON Prefetch OFF) and power supplied by external SMPS\n(VDD12 = 1.00 V) \nSymbol ParameterConditions(1)TYP\nUnitTYP\nUnit\n-Voltage \nscalingCode 25 °C 25 °C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up to \n48 MHz included, \nbypass mode PLL ON above \n48 MHz  \nall peripherals disable\nfHCLK  = 26 MHzReduced code(2) 0.73\nmA28\nµA/MHzCoremark 0.82 32\nDhrystone 2.1 0.84 32Fibonacci 0.80 31\nWhile(1) 0.70 27\n1. All values are obtained by calculation based on measur ements done without SMPS and using following parameters: \nSMPS input = 3.3 V, SMPS efficiency = 85%, VDD12 = 1.00 V\n2. Reduced code used for characte rization results provided in Table 25 , Table 27 , Table 29 .\nElectrical characteristics STM32L412xx\n94/198 DS12469 Rev 9          Table 34. Typical current consumption in Run and Low-power run modes, with different codes\nrunning from flash, ART disable \nSymbol ParameterConditions TYP\nUnitTYP\nUnit\n-Voltage \nscalingCode 25 °C 25 °C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up to \n48 MHz included, bypass mode  \nPLL ON above \n48 MHz  \nall peripherals \ndisable\nRange 2\nfHCLK  = 26 MHzReduced code(1) 2.40\nmA92\nµA/MHzCoremark 2.15 83\nDhrystone 2.1 2.20 85\nFibonacci 2.05 79While(1) 1.90 73Range 1\nfHCLK  = 80 MHzReduced code(1)7.65\nmA96\nµA/MHzCoremark 6.95 87\nDhrystone 2.1 7.00 88\nFibonacci 6.60 83While(1) 6.85 86\nI\nDD_ALL\n(LPRun)Supply \ncurrent in \nLow-power \nrunfHCLK  = fMSI = 2 MHz  \nall peripherals disableReduced code(1)275\nµA138\nµA/MHzCoremark 300 150\nDhrystone 2.1 315 158Fibonacci 305 153While(1) 385 193\n1. Reduced code used for characterization results provided in Table 25 , Table 27 , Table 29 .\nTable 35. Typical current consumption in Run modes, with different codes running from\n flash, ART disable and power supplied by external SMPS (VDD12 = 1.10 V) \nSymbol ParameterConditions(1)TYP\nUnitTYP\nUnit\n-Voltage \nscalingCode 25 °C 25 °C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up to \n48 MHz included, \nbypass mode  \nPLL ON above 48 MHz  \nall peripherals \ndisable\nfHCLK  = 26 MHzReduced code(2) 1.04\nmA40\nµA/MHzCoremark 0.93 36\nDhrystone 2.1 0.95 37Fibonacci 0.88 34\nWhile(1) 0.82 32fHCLK  = 80 MHzReduced code(2) 3.30 41\nCoremark 3.00 37Dhrystone 2.1 3.02 38\nFibonacci 2.85 36\nWhile(1) 2.95 37\n1. All values are obtained by calculation based on measur ements done without SMPS and using following parameters: SMPS \ninput = 3.3 V, SMPS efficiency = 85%, VDD12 = 1.10 V\n2. Reduced code used for characterization results provided in Table 25 , Table 27 , Table 29 .\nDS12469 Rev 9 95/198STM32L412xx Electrical characteristics\n165          Table 36. Typical current consumption in Ru n modes, with different codesrunning from\n flash, ART disable and power supplied by external SMPS (VDD12 = 1.00 V) \nSymbol ParameterConditions(1)TYP\nUnitTYP\nUnit\n-Voltage \nscalingCode 25 °C 25 °C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up to \n48 MHz included, \nbypass mode  \nPLL ON above 48 MHz  \nall peripherals \nfHCLK  = 26 MHzReduced code(2) 0.86\nmA33\nµA/MHzCoremark 0.77 29\nDhrystone 2.1 0.78 30\nFibonacci 0.73 28While(1) 0.68 26\n1. All values are obtained by calculation based on measur ements done without SMPS and using following parameters: SMPS \ninput = 3.3 V, SMPS efficiency = 85%, VDD12 = 1.00 V\n2. Reduced code used for characterization results provided in Table 25 , Table 27 , Table 29 .\nTable 37. Typical current consumption in Run and Low-power run modes, with different codes\nrunning from SRAM1 \nSymbol ParameterConditions TYP\nUnitTYP\nUnit\n-Voltage \nscalingCode 25 °C 25 °C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up to \n48 MHz included, \nbypass mode  \nPLL ON above  \n48 MHz all \nperipherals disable\nRange 2\nfHCLK  = 26 MHzReduced code(1) 2.00\nmA77\nµA/MHzCoremark 2.00 77\nDhrystone 2.1 2.05 79\nFibonacci 2.00 77\nWhile(1) 1.85 71Range 1\nfHCLK  = 80 MHzReduced code(1)7.15\nmA89\nµA/MHzCoremark 7.00 88\nDhrystone 2.1 7.15 89\nFibonacci 7.10 89While(1) 6.60 83\nI\nDD_ALL\n(LPRun)Supply \ncurrent in \nLow-power \nrunfHCLK  = fMSI = 2 MHz  \nall peripherals disableReduced code(1)180\nµA90\nµA/MHzCoremark 180 90\nDhrystone 2.1 185 93Fibonacci 170 85While(1) 170 85\n1. Reduced code used for characterization results provided in Table 25 , Table 27 , Table 29 .\nElectrical characteristics STM32L412xx\n96/198 DS12469 Rev 9          \n          Table 38. Typical current consumption in Run, with different codes running from\n SRAM1 and power supplied by external SMPS (VDD12 = 1.10 V) \nSymbol ParameterConditions(1)TYP\nUnitTYP\nUnit\n-Voltage \nscalingCode 25 °C 25 °C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up to \n48 MHz included, \nbypass mode  \nPLL ON above  \n48 MHz all \nperipherals disable\nfHCLK  = 26 MHzReduced code(2) 0.86\nmA33\nµA/MHzCoremark 0.86 33\nDhrystone 2.1 0.88 34\nFibonacci 0.86 33While(1) 0.80 31fHCLK  = 80 MHzReduced code(2) 3.08 39\nCoremark 3.02 38\nDhrystone 2.1 3.08 39\nFibonacci 3.06 38While(1) 2.85 36\n1. All values are obtained by calculation based on measur ements done without SMPS and using following parameters: SMPS \ninput = 3.3 V, SMPS efficiency = 85%, VDD12 = 1.10 V\n2. Reduced code used for characterization results provided in Table 25 , Table 27 , Table 29 .\nTable 39. Typical current consumption in Run, with different codes running from\n SRAM1 and power supplied by external SMPS (VDD12 = 1.00 V) \nSymbol ParameterConditions(1)TYP\nUnitTYP\nUnit\n-Voltage \nscalingCode 25 °C 25 °C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up to \n48 MHz included, \nbypass mode  \nPLL ON above  \n48 MHz all \nperipherals disable\nfHCLK  = 26 MHzReduced code(2) 0.71\nmA27\nµA/MHzCoremark 0.71 27\nDhrystone 2.1 0.73 28\nFibonacci 0.71 27While(1) 0.66 25\n1. All values are obtained by calculation based on measur ements done without SMPS and using following parameters: SMPS \ninput = 3.3 V, SMPS efficiency = 85%, VDD12 = 1.00 V\n2. Reduced code used for characterization results provided in Table 25 , Table 27 , Table 29 .\nSTM32L412xx Electrical characteristics\nDS12469 Rev 9 97/198          \nTable 40. Current consumption in Sleep and Low-power sleep modes, flash ON \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-Voltage \nscalingfHCLK 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL\n(Sleep)Supply \ncurrent in \nsleep \nmode,fHCLK  = fHSE up \nto 48 MHz included, bypass \nmode  \npll ON above  \n48 MHz all \nperipherals \ndisableRange 226 MHz 0.535 0.550 0.600 0.680 0 .835 0.58 0.60 0.66 0.79 1.05\nmA16 MHz 0.375 0.390 0.435 0.515 0 .670 0.41 0.43 0.50 0.62 0.88\n8 MHz 0.245 0.260 0.305 0.385 0 .540 0.27 0.29 0.36 0.49 0.74\n4 MHz 0.180 0.195 0.240 0.315 0 .470 0.20 0.22 0.29 0.42 0.67\n2 MHz 0.150 0.160 0.205 0.285 0 .435 0.17 0.18 0.25 0.38 0.63\n1 MHz 0.130 0.145 0.190 0.265 0 .420 0.15 0.16 0.24 0.36 0.62\n100 kHz 0.115 0.130 0.175 0.250 0.405 0.13 0.15 0.22 0.35 0.60\nRange 180 MHz 1.65 1.70 1.75 1.85 2.00 1.80 1.80 1.85 1.95 2.25\n72 MHz 1.50 1.55 1.60 1.70 1.85 1.60 1.65 1.70 1.80 2.1064 MHz 1.35 1.40 1.45 1.55 1.70 1.45 1.50 1.55 1.65 1.95\n48 MHz 1.00 1.05 1.10 1.2 1.35 1.10 1.15 1.20 1.35 1.65\n32 MHz 0.725 0.740 0.795 0.885 1.05 0.78 0.80 0.87 1.05 1.3524 MHz 0.575 0.595 0.650 0.740 0 .910 0.62 0.64 0.72 0.86 1.15\n16 MHz 0.425 0.440 0.495 0.585 0 .760 0.47 0.48 0.56 0.71 1.00\nI\nDD_ALL\n(LPSleep)Supply \ncurrent in \nlow-power \nsleep \nmodefHCLK  = fMSI \nall peripherals disable2 MHz 52.5 66.5 115 195 360 71.0 91.5 175 315 600\nµA1 MHz 37.0 51.5 97.5 180 345 55.0 73.0 165 295 575\n400 kHz 25.5 39.0 85.0 170 330 41.0 63.0 150 280 565\n100 kHz 18.5 33.5 80.5 165 325 36.0 57.5 145 280 560\n1. Guaranteed by characterization re sults, unless otherwise specified.\nElectrical characteristics STM32L412xx\n98/198 DS12469 Rev 9          \n          \n          Table 41. Current consumption in Sleep, flash ON and power supplied by external SMPS\n(VDD12 = 1.10 V) \nSymbol ParameterConditions(1)TYP\nUnit\n-fHCLK 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL (Sleep) Supply current in sleep mode,fHCLK  = fHSE up to 48 MHz included, bypass \nmode  \npll ON above  \n48 MHz all peripherals disable80 MHz 0.59 0.61 0.63 0.67 0.72\nmA72 MHz 0.54 0.56 0.58 0.61 0.67\n64 MHz 0.49 0.50 0.52 0.56 0.6148 MHz 0.36 0.38 0.40 0.43 0.4932 MHz 0.26 0.27 0.29 0.32 0.3824 MHz 0.21 0.21 0.23 0.27 0.33\n16 MHz 0.15 0.16 0.18 0.21 0.27\n8 MHz 0.09 0.09 0.11 0.14 0.194 MHz 0.06 0.07 0.09 0.11 0.172 MHz 5.39 0.06 0.07 0.10 0.15\n1 MHz 0.05 0.05 0.07 0.10 0.15\n100 kHz 0.01 0.01 0.03 0.06 0.12\n1. All values are obtained by calculation ba sed on measurements done without SMPS and us ing following parameters: SMPS input = 3 .3 V, SMPS efficiency = 85%,  \nVDD12 = 1.10 V\nTable 42. Current consumption in Low-pow er sleep modes, flash in power-down \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-Voltage \nscalingfHCLK 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL\n(LPSleep)Supply current \nin low-power \nsleep modefHCLK  = fMSI \nall peripherals disable2 MHz 50 60 105 185 350 63 83 170 300 585\nµA1 MHz 35 45 89.0 170 335 46 65 150 285 570\n400 kHz 20 32 76.5 155 320 32 51 135 270 560\n100 kHz 15 25 71.5 150 315 25 46 135 270 555\n1. Guaranteed by characterization re sults, unless otherwise specified.\nSTM32L412xx Electrical characteristics\nDS12469 Rev 9 99/198Table 43. Current consumption in Stop 2 mode \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-VDD 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL\n(Stop 2)Supply current in \nStop 2 mode,  \nRTC disabled -1.8 V 0.77 2.35 8.60 20.5 46.0 2.0 5.6 21.5 51.0 115\nµA2.4 V 0.78 2.35 8.75 21.0 47.0 2.1 5.8 22.0 52.5 120\n3 V 0.79 2.40 9.00 21.5 49.0 2.1 5.9 22.5 54.0 125\n3.6 V 0.84 2.55 9.40 22.5 51.5 2.3 6.1 23.0 56.0 130\nENULP = 11.8 V 0.72 2.35 9.35 21.0 46.5 - - - - -\n2.4 V 0.74 2.35 9.65 22.0 48.0 - - - - -\n3 V 0.75 2.65 10.0 22.5 50.0 - - - - -\n3.6 V 0.79 2.90 10.5 24.0 52.5 - - - - -\nIDD_ALL\n(Stop 2 with \nRTC)Supply current in \nStop 2 mode,  \nRTC enabled RTC clocked by LSI1.8 V 1.05 2.70 9.00 21.0 46.0 2.5 6.2 22.0 51.5 120\nµA2.4 V 1.10 2.90 9.30 21.5 47.5 2.8 6.4 22.5 53.0 120\n3 V 1.20 3.10 9.65 22.5 49.5 3.0 6.8 23.0 54.5 125\n3.6 V 1.30 3.35 10.0 23.5 52.0 3.3 7.2 24.5 57.0 130\nRTC clocked by LSI \nENULP = 1  \nLPCAL = 11.8 V 1.00 2.65 9.55 21.5 46.5 - - - - -\n2.4 V 1.05 2.90 10.0 22.0 48.5 - - - - -\n3 V 1.10 3.15 10.5 23.0 50.5 - - - - -\n3.6 V 1.20 3.55 11.5 24.5 53.0 - - - - -\nRTC clocked by LSI \nENULP = 1  \nLPCAL = 1  \nLSIPREDIV = 11.8 V 0.86 2.45 9.35 21.5 46.5 - - - - -\n2.4 V 0.88 2.60 9.70 22.0 48.0 - - - - -\n3 V 0.93 2.75 10.0 23.0 50.0 - - - - -\n3.6 V 0.98 3.05 11.0 24.0 52.5 - - - - -\nElectrical characteristics STM32L412xx\n100/198 DS12469 Rev 9\nIDD_ALL\n(Stop 2 with \nRTC)Supply current in \nStop 2 mode,  \nRTC enabled RTC clocked by LSE \nbypassed at 32768 Hz1.8 V 1.35 2.85 9.15 21.0 46.0 - - - - -\nµA2.4 V 1.60 3.15 9.60 22.0 48.0 - - - - -\n3 V 2.00 3.85 11.0 24.0 51.5 - - - - -\n3.6 V 3.90 6.60 15.0 29.5 58.5 - - - - -\nRTC clocked by LSE \nbypassed at 32768 Hz,  \nENULP = 1,  \nLPCAL = 11.8 V 1.20 2.80 9.70 21.5 46.5 - - - - -\n2.4 V 1.35 3.10 10.5 22.5 48.5 - - - - -\n3 V 1.80 3.90 11.5 25.0 52.5 - - - - -\n3.6 V 3.65 6.75 16.0 30.5 59.5 - - - - -\nRTC clocked by LSE \nquartz in low drive mode1.8 V 1.20 2.65 8.85 20.5 47.5 - - - - -\n2.4 V 1.25 2.75 9.10 21.0 49.0 - - - - -\n3 V 1.35 2.90 9.45 22.0 51.0 - - - - -\n3.6 V 1.50 3.10 9.95 23.0 53.0 - - - - -\nRTC clocked by LSE \nquartz\n(2) in low drive \nmode, ENULP = 1, \nLPCAL = 11.8 V 1.00 2.55 9.50 21.0 48.0 - - - - -\n2.4 V 1.10 2.75 9.90 22.0 49.5 - - - - -\n3 V 1.15 3.00 10.5 23.0 52.0 - - - - -\n3.6 V 1.25 3.25 11.0 25.0 54.5 - - - - -\nIDD_ALL\n(wakeup from \nStop2)Supply current \nduring wakeup \nfrom Stop 2 mode Wakeup clock is  \nMSI = 48 MHz,  \nvoltage Range 1.\nSee \n(3).3  V 1 . 8 5 - --------\nmAWakeup clock is  \nMSI = 4 MHz,  \nvoltage Range 2.\nSee (3).3  V 1 . 5 5 - --------\nWakeup clock is  \nHSI16 = 16 MHz,  \nvoltage Range 1.\nSee (3).3  V 1 . 5 2 - --------\n1. Guaranteed by characterization re sults, unless otherwise specified.Table 43. Current consumption in Stop 2 mode (continued)\nSymbol ParameterConditions TYP MAX(1)\nUnit\n-VDD 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nSTM32L412xx Electrical characteristics\nDS12469 Rev 9 101/1982. Based on characterization done with a 32.768 kHz crystal (MC306- G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading cap acitors. \n3. Wakeup with code execution from flash. Average val ue given for a typical wakeup time as specified in Table 50: Low-power mode wakeup timings .\nElectrical characteristics STM32L412xx\n102/198 DS12469 Rev 9          Table 44. Current consumption in Stop 1 mode \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-- VDD 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL\n(Stop 1)Supply current \nin Stop 1 \nmode,\nRTC disabled -1.8 V 3.95 13.0 47.5 110 230 7.40 24.5 87.0 190 395 µA\n2.4 V 3.95 13.0 48.0 110 230 7.50 24.5 86.0 190 395\n3 V 4.00 13.5 48.0 110 235 7.30 24.5 87.0 195 400\n3.6 V 4.10 13.5 48.5 110 240 7.85 25.0 90.0 195 405\nIDD_ALL\n(Stop 1 with \nRTC)Supply current \nin stop 1 \nmode,  \nRTC enabledRTC clocked by LSI1.8 V 4.40 13.5 48.0 110 230 8.05 24.5 86.5 190 395\nµA2.4 V 4.60 14.0 48.5 110 235 8.10 25.0 90.0 195 395\n3 V 4.75 14.0 48.5 110 235 8.20 25.5 89.0 195 400\n3.6 V 5.05 14.5 49.5 115 240 8.55 27.0 89.5 195 405\nRTC clocked by LSE \nbypassed at 32768 Hz1.8 V 4.50 13.5 48.5 110 23 0 11.5 26.5 86.0 190 395\n2.4 V 4.70 14.0 49.0 110 23 0 29.0 31.5 90.0 190 395\n3 V 5.35 14.5 50.0 115 240 36.0 31.5 87.5 195 400\n3.6 V 7.20 17.5 54.5 120 24 5 26.0 28.0 88.0 195 405\nRTC clocked by LSE quartz(2) \nin low drive mode1.8 V 4.25 13.5 47.5 110 - - - - - -\n2.4 V 4.35 13.5 48.0 110 - - - - - -\n3 V 4.40 13.5 48.0 110 - - - - - -\n3.6 V 4.50 14.0 49.0 125 - - - - - -\nIDD_ALL\n(wakeup \nfrom Stop1)Supply current \nduring \nwakeup from Stop 1Wakeup clock MSI = 48 MHz, \nvoltage Range 1.\nSee \n(3).3  V 1 . 1 5 --- ----- -\nmAWakeup clock MSI = 4 MHz, \nvoltage Range 2.\nSee (3).3  V 1 . 2 5 --- ----- -\nWakeup clock  \nHSI16 = 16 MHz,  \nvoltage Range 1.\nSee (3).3  V 1 . 2 0 --- ----- -\n1. Guaranteed by characterization re sults, unless otherwise specified.\n2. Based on characterization done with a 32.768 kHz crystal (MC306- G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading cap acitors. \n3. Wakeup with code execution from flash. Average val ue given for a typical wakeup time as specified in Table 50: Low-power mode wakeup timings .\nSTM32L412xx Electrical characteristics\nDS12469 Rev 9 103/198          Table 45. Current consumption in Stop 0 \nSymbol ParameterConditions TYP MAX(1)\nUnit\nVDD 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL\n(Stop 0)Supply current \nin Stop 0 mode,\nRTC disabled 1.8 V 110 125 165 240 380 130 145 215 340 585\nµA2.4 V 110 125 170 240 385 130 145 215 340 585\n3 V 115 125 170 245 385 130 145 220 345 590\n3.6 V 115 130 175 250 390 135 150 220 345 595\n1. Guaranteed by characterization re sults, unless otherwise specified.\nElectrical characteristics STM32L412xx\n104/198 DS12469 Rev 9          Table 46. Current consumption in Standby mode \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-VDD 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL\n(Standby)Supply current \nin Standby \nmode (backup \nregisters retained),  \nRTC disabledNo independent watchdog1.8 V 95 255 1150 3200 8350 115 405 2750 7150 19500\nnA2.4 V 105 290 1300 3600 9500 175 540 3250 8350 23000\n3 V 120 354 1550 4350 11500 215 650 3750 9600 26000\n3.6 V 150 410 1850 5050 13000 280 835 4450 11500 29500\nNo independent watchdog  \nENULP = 11.8 V 32 225 1400 3850 9000 115 405 2750 7250 19500\n2.4 V 46 315 1800 4500 10500 175 540 3250 8350 23000\n3 V 66 430 2400 5450 12500 215 650 3750 9600 26000\n3.6 V 115 570 3050 6350 14500 280 835 4450 11500 29500\nWith independent \nwatchdog1.8 V 295 450 1300 3250 8250 - - - - -\n2.4 V 350 530 1500 3750 9450 - - - - -\n3 V 415 635 1800 4450 11500 - - - - -\n3.6 V 505 775 2200 5350 13500 - - - - -\nWith independent \nwatchdog  \nENULP = 11.8 V 230 415 1450 3900 8850 - - - - -\n2.4 V 290 540 1950 4600 10550 - - - - -\n3 V 365 710 2550 5500 12500 - - - - -\n3.6 V 460 915 3300 6600 14500 - - - - -\nSTM32L412xx Electrical characteristics\nDS12469 Rev 9 105/198IDD_ALL\n(Standby \nwith RTC)Supply current \nin Standby mode (backup \nregisters \nretained),  \nRTC enabledRTC clocked by LSI, no \nindependent watchdog1.8 V 480 635 1500 3450 8400 560 900 3180 7500 19500\nnA2.4 V 615 800 1800 4050 9700 770 1200 3850 880 23000\n3 V 775 995 2150 4850 11500 975 1450 4450 10500 26000\n3.6 V 970 1250 2650 5850 14000 1250 1850 5300 12000 29500\nRTC clocked by LSI, no \nindependent watchdog ENULP = 11.8 V 330 515 1600 4000 9000 560 900 3180 7500 19500\n2.4 V 435 690 2100 4750 10500 770 1200 3850 8800 23000\n3 V 565 915 2750 5750 12500 975 1450 4450 10500 26000\n3.6 V 725 1200 3600 6900 1500 1250 1850 5300 12000 29500\nRTC clocked by LSI, with \nindependent watchdog1.8 V 530 680 1550 3500 8450 - - - - -\n2.4 V 675 855 1850 4100 9850 - - - - -\n3 V 850 1050 2250 4900 11500 - - - - -\n3.6 V 1050 1350 2750 4900 11500 - - - - -\nRTC clocked by LSI, with \nindependent watchdog ENULP = 11.8 V 370 560 1600 4050 9050 - - - - -\n2.4 V 495 755 2150 4800 10500 - - - - -\n3 V 645 985 2850 5800 12500 - - - - -\n3.6 V 825 1300 3700 6950 15000 - - - - -Table 46. Current consumption in Standby mode (continued)\nSymbol ParameterConditions TYP MAX(1)\nUnit\n-VDD 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nElectrical characteristics STM32L412xx\n106/198 DS12469 Rev 9\nIDD_ALL\n(Standby \nwith RTC)\n(cont.)Supply current \nin Standby \nmode (backup \nregisters \nretained), \nRTC enabled\n(cont.)RTC clocked by LSE \nbypassed at 32768 Hz1.8 V 480 640 1500 3450 8100 - - - - -\nnA2.4 V 615 800 1800 4000 9300 - - - - -\n3 V 775 995 2150 4800 11000 - - - - -\n3.6 V 960 1250 2650 5800 13000 - - - - -\nRTC clocked by LSE \nbypassed at 32768 Hz ENULP = 11.8 V 330 510 1600 4000 8800 - - - - -\n2.4 V 435 695 2100 4750 10000 - - - - -\n3 V 565 910 2750 5700 12000 - - - - -\n3.6 V 730 1200 3600 6900 14500 - - - - -\nRTC clocked by LSE \nquartz \n(2) in low drive mode1.8 V 415 575 1450 3400 - - - - - -\n2.4 V 485 670 1650 3900 - - - - - -\n3 V 550 800 1950 4600 - - - - - -\n3.6 V 690 985 2400 - - - - - - -\nRTC clocked by LSE \nquartz (2) in low drive mode \nENULP = 1  \nLPCAL = 11.8 V 245 450 1600 4000 - - - - - -\n2.4 V 290 565 2050 4650 - - - - - -\n3 V 355 705 2650 5500 - - - - - -\n3.6 V 450 915 3400 - - - - - - -\nIDD_ALL\n(SRAM2)(3)Supply current \nto be added in \nStandby mode \nwhen SRAM2 is retained-1.8 V 100 230 750 1600 3500 - - - - -\nnA2.4 V 100 230 750 1650 3500 - - - - -\n3 V 100 235 750 1700 3500 - - - - -\n3.6 V 100 240 750 1700 3500 - - - - -\nI\nDD_ALL\n(wakeup \nfrom \nStandby)Supply current \nduring wakeup \nfrom Standby \nmode Wakeup clock is  \nMSI = 4 MHz.\nSee (4).3  V 1 . 2 5 - -------- m A\n1. Guaranteed by characterization re sults, unless otherwise specified.\n2. Based on characterization done with a 32.768 kHz crystal (MC306- G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading cap acitors.\n3. The supply current in Standby with SRAM2 mode is: IDD_ALL (Standby) + IDD_ALL (SRAM2). The supply current in Standby with RTC with SRAM2 mode is: IDD_ALL (Standby \n+ RTC) + IDD_ALL (SRAM2).\n4. Wakeup with code execution from flash. Average value given for a typical wakeup time as specified in Table 50: Low-power mode wakeup timings .Table 46. Current consumption in Standby mode (continued)\nSymbol ParameterConditions TYP MAX(1)\nUnit\n-VDD 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nSTM32L412xx Electrical characteristics\nDS12469 Rev 9 107/198          Table 47. Current consumption in Shutdown mode \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-VDD 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL\n(Shutdown)Supply current \nin Shutdown \nmode  \n(backup \nregisters \nretained) RTC disabled-1.8 V 16 100 600 1850 5450 56 310 1200 3350 9550\nnA2.4 V 22 120 705 2150 6250 65 365 1350 3800 11000\n3 V 31 155 870 2650 7700 97 600 1700 4750 12500\n3.6 V 52 220 1150 3350 9350 95 440 1850 5050 14500\nI\nDD_ALL\n(Shutdown \nwith RTC)Supply current \nin Shutdown \nmode  \n(backup \nregisters \nretained) RTC enabledRTC clocked by LSE \nbypassed at 32768 Hz1.8 V 210 300 820 2050 5750 - - - - -\nnA2.4 V 315 445 1100 2650 6950 - - - - -\n3 V 625 1000 2200 44000 10000 - - - - -\n3.6 V 820 1650 3500 5600 14500 - - - - -\nRTC clocked by LSE \nbypassed at 32768 Hz \nENULP = 11.8 V 210 300 820 2050 5750 - - - - -\n2.4 V 315 445 1100 2650 6950 - - - - -\n3 V 625 1000 2200 44000 10000 - - - - -\n3.6 V 820 1650 3500 5600 14500 - - - - -\nRTC clocked by LSE \nquartz \n(2) in low drive \nmode1.8 V 325 425 930 2200 - - - - - -\n2.4 V 400 515 1100 2550 - - - - - -\n3 V 475 630 1350 3100 - - - - - -\n3.6 V 595 795 1750 - - - - - - -\nRTC clocked by LSE \nquartz (2) in low drive \nmode ENULP = 11.8 V 230 325 830 2050 - - - - - -\n2.4 V 270 380 975 2400 - - - - - -\n3 V 320 455 1200 1950 - - - - - -\n3.6 V 400 575 1500 - - - - - - -\nIDD_ALL\n(wakeup from \nShutdown)Supply current \nduring wakeup from Shutdown \nmode Wakeup clock is  \nMSI = 4 MHz.\nSee \n(3).3 V 0.78 - - - - - - - - - mA\n1. Guaranteed by characterization re sults, unless otherwise specified.\n2. Based on characterization done with a 32.768 kHz crystal (MC306- G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading cap acitors.\nElectrical characteristics STM32L412xx\n108/198 DS12469 Rev 9\n          3. Wakeup with code execution from flash. Average val ue given for a typical wakeup time as specified in Table 50: Low-power mode wakeup timings .\nTable 48. Current consumption in VBAT mode \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-VBAT 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_VBAT\n(VBAT)Backup domain \nsupply currentRTC disabled1.8 V 2 12 66 195 540 - - - - -\nnA2.4 V 3 14 73 215 600 - - - - -\n3 V 5 16 92 265 730 - - - - -\n3.6 V 6 30 161 460 1250 - - - - -\nRTC enabled and \nclocked by LSE quartz\n(2)1.8 V 300 455 460 990 1750 - - - - -\n2.4 V 380 515 575 1050 1950 - - - - -\n3 V 445 550 595 1200 2550 - - - - -\n3.6 V 495 630 820 1500 2950 - - - - -\n1. Guaranteed by characterization re sults, unless otherwise specified.\n2. Based on characterization done with a 32.768 kHz crystal (MC306- G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading cap acitors.\nDS12469 Rev 9 109/198STM32L412xx Electrical characteristics\n165I/O system current consumption\nThe current consumption of the I/O system  has two components: static and dynamic.\nI/O static current consumption\nAll the I/Os used as inputs with pull-up generate current consumption when the pin is \nexternally held low. The value of this curren t consumption can be simply computed by using \nthe pull-up/pull-down resi stors values given in Table  69: I/O static characteristics .\nFor the output pins, any external pull-down or external load must also be considered to \nestimate the current consumption.\nAdditional I/O current consumption is due to I/Os  configured as inputs if an intermediate \nvoltage level is externally app lied. This current consumption is  caused by the input Schmitt \ntrigger circuits used to discriminate the inpu t value. Unless this specific configuration is \nrequired by the application, this supply curr ent consumption can be avoided by configuring \nthese I/Os in analog mode. This is notably th e case of ADC input pins which should be \nconfigured as analog inputs.\nCaution: Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, \nas a result of external electromagnetic nois e. To avoid current consumption related to \nfloating pins, they must either be configured in analog mode, or forced internally to a definite \ndigital value. This can be done either by usin g pull-up/down resistors or by configuring the \npins in output mode.\nI/O dynamic current consumption\nIn addition to the internal peripheral current consumption measured previously (see \nTable  49: Peripheral current consumption ), the I/Os used by an application also contribute \nto the current consumption. When an I/O pin switches, it uses the current from the I/O \nsupply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load \n(internal or external) connected to the pin:\nwhere\nISW is the current sunk by a switching I/ O to charge/discharge the capacitive load\nVDDIOx  is the I/O supply voltage\nfSW is the I/O switching frequency\nC is the total capacitance seen by the I/O pin: C = CINT+ CEXT + CS \nCS is the PCB board capacita nce including the pad pin. \nThe test pin is configured in push-pull output  mode and is toggled by software at a fixed \nfrequency.ISWVDDIOxfSWC× × =\nElectrical characteristics STM32L412xx\n110/198 DS12469 Rev 9On-chip peripheral current consumption\nThe current consumption of the on-chip peripherals is given in Table  49. The MCU is placed \nunder the following conditions:\n• All I/O pins are in Analog mode\n• The given value is calculated by measuring the difference of the current consumptions:\n– when the peripheral is clocked on– when the peripheral is clocked off\n• Ambient operating temperature and supply voltage conditions summarized in Table 18: \nVoltage characteristics\n• The power consumption of the digital part of the on-chip peripherals is given in \nTable 49 . The power consumption of the analog part of the peripherals (where \napplicable) is indicated in each related section of the datasheet.\n          Table 49. Peripheral current consumption \nPeripheral Range 1 Range 2Low-power run \nand sleepUnit\nAHBBus Matrix(1)3.0 2.9 2.8\nµA/MHzADC clock domain 2.2 1.8 1.8\nCRC 0.5 0.3 0.2DMA1 1.3 1.2 1.1\nDMA2 1.3 1.2 1.1\nFLASH 5.9 4.9 5.6GPIOA\n(2)1.6 1.5 1.3\nGPIOB(2)) 1.5 1.4 1.3\nGPIOC(2)1.7 1.6 1.5\nGPIOH(2)0.6 0.5 0.6\nQSPI 6.9 7.0 5.6\nRNG independent clock domain 2.2 NA NARNG clock domain 0.5 NA NA\nSRAM1 0.7 0.6 0.7\nSRAM2 0.9 0.7 0.8TSC 1.5 1.3 1.3\nAll AHB Peripherals 21.9 19.2 20.5\nAPB1AHB to APB1 bridge\n(3)0.8 0.6 0.8\nRTCA 1.7 1.1 2.1\nCRS 0.3 0.3 0.5\nUSB FS independent clock \ndomain2.8 NA NA\nUSB FS clock domain 2.2 NA NA\nDS12469 Rev 9 111/198STM32L412xx Electrical characteristics\n165APB1I2C1 independent clock domain 3.4 2.8 3.3\nµA/MHzI2C1 clock domain 1.0 0.9 0.9\nI2C2 independent clock domain 3.4 2.8 3.3\nI2C2 clock domain 1.0 0.9 0.9\nI2C3 independent clock domain 2.8 2.3 2.4I2C3 clock domain 0.9 0.4 0.7\nLPUART1 independent clock \ndomain1.8 1.6 1.7\nLPUART1 clock domain 0.6 0.6 1.7\nLPTIM1 independent clock \ndomain2.8 2.3 2.7\nLPTIM1 clock domain 0.8 0.4 0.7\nLPTIM2 independent clock \ndomain2.9 2.6 3.8\nLPTIM2 clock domain 0.8 0.7 0.8\nOPAMP 0.4 0.2 0.4PWR 0.4 0.1 0.4\nSPI2 1.7 1.5 1.5\nSPI3 1.7 1.4 1.5TIM2 6.2 5.0 5.8\nTIM6 1.0 0.6 0.9\nUSART2 independent clock \ndomain4.0 3.5 3.7\nUSART2 clock domain 1.3 0.8 1.1\nUSART3 independent clock \ndomain4.2 3.4 4.1\nUSART3 clock domain 1.5 1.1 1.3\nWWDG 0.5 0.5 0.5All APB1 on 41.4 28.5 38.9Table 49. Peripheral current consumption (continued)\nPeripheral Range 1 Range 2Low-power run \nand sleepUnit\nElectrical characteristics STM32L412xx\n112/198 DS12469 Rev 9The consumption for the peripherals when using SMPS can be found using STM32CubeMX \nPCC tool.\n6.3.6 Wakeup time from low-power modes and voltage scaling  \ntransition times\nThe wakeup times given in Table  50 are the latency between the event and the execution of \nthe first user instruction.\nThe device goes in low-power mode after the WFE (Wait For Event) instruction.\n          APB2AHB to APB2(4)1.0 0.9 0.9\nµA/MHzFW 0.2 0.2 0.2\nSPI1 1.7 1.6 1.7\nSYSCFG/COMP 0.6 0.5 0.6\nTIM1 8.1 6.4 7.6TIM15 3.7 3.0 3.4\nTIM16 2.6 2.1 2.5\nUSART1 independent clock \ndomain4.1 4.1 4.4\nUSART1 clock domain 1.5 1.2 1.6\nAll APB2 on 19.2 16.1 17.8\nALL 82.5 63.8 77.2\n1. The BusMatrix is automatica lly active when at least one master is ON (CPU, DMA).\n2. The GPIOx (x= A…H) dynamic current consumption is approxim ately divided by a factor two versus this table values when \nthe GPIO port is locked thanks to LCKK and LCKy bits in the GP IOx_LCKR register. In order to save the full GPIOx current \nconsumption, the GPIOx clock should be disabled in the RCC when all port I/Os ar e used in alternate function or analog \nmode (clock is only required to read or write into GP IO registers, and is not used in AF or analog modes).\n3. The AHB to APB1 Bridge is automatically active  when at least one peripheral is ON on the APB1.\n4. The AHB to APB2 Bridge is automatically active  when at least one peripheral is ON on the APB2.Table 49. Peripheral current consumption (continued)\nPeripheral Range 1 Range 2Low-power run \nand sleepUnit\nTable 50. Low-power mode wakeup timings(1) \nSymbol Parameter Conditions Typ Max Unit\ntWUSLEEPWakeup time from Sleep \nmode to Run mode-6 6\nNb of \nCPU\ncycles\ntWULPSLEEPWakeup time from Low-\npower sleep mode to Low-\npower run mode Wakeup in flash with flash in power-down during \nlow-power sleep mode (SLEEP_PD=1 in \nFLASH_ACR) and with clock MSI = 2 MHz68 . 3\nDS12469 Rev 9 113/198STM32L412xx Electrical characteristics\n165tWUSTOP0Wake up time from Stop 0 \nmode to Run mode in flashRange 1Wakeup clock MSI = 48 MHz 3.8 5.7\nµsWakeup clock HSI16 = 16 MHz 4.1 6.9\nRange 2Wakeup clock MSI = 24 MHz 4.07 6.2\nWakeup clock HSI16 = 16 MHz 4.1 6.8\nWakeup clock MSI = 4 MHz 8.45 11.8\nWake up time from Stop 0 \nmode to Run mode in \nSRAM1Range 1Wakeup clock MSI = 48 MHz 1.5 2.9\nWakeup clock HSI16 = 16 MHz 2.4 2.76\nRange 2Wakeup clock MSI = 24 MHz 2.4 3.48\nWakeup clock HSI16 = 16 MHz 2.4 2.76Wakeup clock MSI = 4 MHz 8.16 10.94\nt\nWUSTOP1Wake up time from Stop 1 \nmode to Run in flashRange 1Wakeup clock MSI = 48 MHz 6.34 7.86\nµsWakeup clock HSI16 = 16 MHz 6.84 8.23\nRange 2Wakeup clock MSI = 24 MHz 6.74 8.1\nWakeup clock HSI16 = 16 MHz 6.89 8.21Wakeup clock MSI = 4 MHz 10.47 12.1\nWake up time from Stop 1 \nmode to Run mode in \nSRAM1Range 1Wakeup clock MSI = 48 MHz 4.7 5.97\nWakeup clock HSI16 = 16 MHz 5.9 6.92\nRange 2Wakeup clock MSI = 24 MHz 5.4 6.51\nWakeup clock HSI16 = 16 MHz 5.9 6.92\nWakeup clock MSI = 4 MHz 11.1 12.2\nWake up time from Stop 1 \nmode to Low-power run \nmode in flashRegulator in \nlow-power mode (LPR=1 \nin PWR_CR1)Wakeup clock MSI = 2 MHz16.4 17.73\nWake up time from Stop 1 \nmode to Low-power run \nmode in SRAM117.3 18.82Table 50. Low-power mode wakeup timings(1) (continued)\nSymbol Parameter Conditions Typ Max Unit\nElectrical characteristics STM32L412xx\n114/198 DS12469 Rev 9          \n          tWUSTOP2Wake up time from Stop 2 \nmode to Run mode in flashRange 1Wakeup clock MSI = 48 MHz 8.02 9.24\nµsWakeup clock HSI16 = 16 MHz 7.66 8.95\nRange 2Wakeup clock MSI = 24 MHz 8.5 9.54\nWakeup clock HSI16 = 16 MHz 7.75 8.95\nWakeup clock MSI = 4 MHz 12.06 13.16\nWake up time from Stop 2 \nmode to Run mode in \nSRAM1Range 1Wakeup clock MSI = 48 MHz 5.45 6.79\nWakeup clock HSI16 = 16 MHz 6.9 7.98\nRange 2Wakeup clock MSI = 24 MHz 6.3 7.36\nWakeup clock HSI16 = 16 MHz 6.9 7.9Wakeup clock MSI = 4 MHz 13.1 13.31\nt\nWUSTBYWakeup time from Standby \nmode to Run mode Range 1Wakeup clock MSI = 8 MHz 12.2 18.35\nµs\nWakeup clock MSI = 4 MHz 19.14 25.8\ntWUSTBY\nSRAM2Wakeup time from Standby \nwith SRAM2 to Run modeRange 1Wakeup clock MSI = 8 MHz 12.1 18.3\nµs\nWakeup clock MSI = 4 MHz 19.2 25.87\ntWUSHDNWakeup time from \nShutdown mode to Run \nmode Range 1 Wakeup clock MSI = 4 MHz 261.5 315.7 µs\n1. Guaranteed by characterization results.Table 50. Low-power mode wakeup timings(1) (continued)\nSymbol Parameter Conditions Typ Max Unit\nTable 51. Regulator modes transition times(1) \nSymbol Parameter Conditions Typ Max Unit\ntWULPRUNWakeup time from Low-power run mode to \nRun mode(2) Code run with MSI 2 MHz 5 7\nµs\ntVOSTRegulator transition time from Range 2 to \nRange 1 or Range 1 to Range 2(3) Code run with MSI 24 MHz 20 40\n1. Guaranteed by characterization results.\n2. Time until REGLPF flag is cleared in PWR_SR2.\n3. Time until VOSF flag is cleared in PWR_SR2.\nTable 52. Wakeup time using USART/LPUART(1) \nSymbol Parameter Conditions Typ Max Unit\ntWUUSART\ntWULPUARTWakeup time needed to calculate the \nmaximum USART/LPUART baudrate \nallowing to wakeup up from stop mode \nwhen USART/LPUART clock source is \nHSIStop 0 mode - 1.7\nµsStop 1 mode and Stop 2 \nmode-8 . 5\n1. Guaranteed by design.\nDS12469 Rev 9 115/198STM32L412xx Electrical characteristics\n1656.3.7 External clock source characteristics\nHigh-speed external user clock generated from an external source\nIn bypass mode the HSE oscilla tor is switched off and the in put pin is a standard GPIO.\nThe external clock signal has to respect the I/O characteristics in Section  6.3.14 . However, \nthe recommended clock inpu t waveform is shown in Figure  24: High-speed external clock \nsource AC timing diagram .\n          \nFigure 24. High-speed external clock source AC timing diagramTable 53. High-speed external user clock characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfHSE_ext User external clock source frequencyVoltage scaling \nRange 1-8 4 8\nMHz\nVoltage scaling \nRange 2-8 2 6\nVHSEH OSC_IN input pin high level voltage - 0.7 VDDIOx -VDDIOxV\nVHSEL OSC_IN input pin low level voltage - VSS - 0.3 VDDIOx\ntw(HSEH)\ntw(HSEL)OSC_IN high or low timeVoltage scaling \nRange 17- -\nns\nVoltage scaling \nRange 218 - -\n1. Guaranteed by design.\nMS19214V2VHSEH\ntf(HSE)90%\n10%\nTHSEttr(HSE)VHSELtw(HSEH)\ntw(HSEL)\nElectrical characteristics STM32L412xx\n116/198 DS12469 Rev 9Low-speed external user clock generated from an external source\nIn bypass mode the LSE oscillator is switched  off and the input pin is a standard GPIO.\nThe external clock signal has to respect the I/O characteristics in Section  6.3.14 . However, \nthe recommended clock inpu t waveform is shown in Figure  25.\n          \nFigure 25. Low-speed external cl ock source AC timing diagramTable 54. Low-speed external user clock characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfLSE_ext User external clock source frequency - - 32.768 1000 kHz\nVLSEH OSC32_IN input pin high level voltage - 0.7 VDDIOx -VDDIOxV\nVLSEL OSC32_IN input pin low level voltage - VSS -0 . 3  VDDIOx\ntw(LSEH)\ntw(LSEL)OSC32_IN high or low time - 250 - - ns\n1. Guaranteed by design.\nMS19215V2VLSEH\ntf(LSE)90%\n10%\nTLSEttr(LSE)VLSELtw(LSEH)\ntw(LSEL)\nDS12469 Rev 9 117/198STM32L412xx Electrical characteristics\n165High-speed external clock generated from a crystal/ceramic resonator\nThe high-speed external (HSE) clock can be  supplied with a 4 to 48 MHz crystal/ceramic \nresonator oscillator. All the information given in this pa ragraph are base d on design \nsimulation results obtained  with typical external components specified in Table  55. In the \napplication, the resonator and the load capacito rs have to be placed as  close as possible to \nthe oscillator pins in order to minimize outpu t distortion and startup stabilization time. Refer \nto the crystal resonator manufa cturer for more details on the resonator characteristics \n(frequency, package, accuracy).\n          \nFor CL1 and CL2, it is recommended to use high-qualit y external ceramic capacitors in the \n5 pF to 20  pF range (typ.), designed for high-freque ncy applications, and selected to match \nthe requirements of the crystal or resonator (see Figure  26). CL1 and CL2 are usually the \nsame size. The crystal manufac turer typically specifies a lo ad capacitance which is the \nseries combination of CL1 and CL2. PCB and MCU pin capacitance must be included (10  pF \ncan be used as a rough estimate of the comb ined pin and board capacitance) when sizing \nCL1 and CL2.Table 55. HSE oscillator characteristics(1) \n1. Guaranteed by design.Symbol Parameter Conditions(2)\n2. Resonator characteristics given by the crystal/ceramic resonator manufacturer.Min Typ Max Unit\nfOSC_IN Oscillator frequency - 4 8 48 MHz\nRF Feedback resistor - - 200 - k Ω \nIDD(HSE) HSE current consumptionDuring startup(3)\n3. This consumption level occurs  during the first 2/3 of the tSU(HSE) startup time -- 5 . 5\nmAVDD = 3 V, \nRm = 30 Ω, \nCL = 10 pF@8 MHz-0 . 4 4-\nVDD = 3 V, \nRm = 45 Ω, \nCL = 10 pF@8 MHz-0 . 4 5-\nVDD = 3 V, \nRm = 30 Ω, \nCL = 5 pF@48 MHz-0 . 6 8-\nVDD = 3 V, \nRm = 30 Ω,\nCL = 10 pF@48 MHz-0 . 9 4-\nVDD = 3 V, \nRm = 30 Ω, \nCL = 20 pF@48 MHz-1 . 7 7-\nGm Maximum critical crystal \ntransconductanceStartup - - 1.5 mA/V\ntSU(HSE)(4)\n4. tSU(HSE)  is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz \noscillation is reached. This value is measured for a standard crystal res onator and it can vary significantly \nwith the crystal manufacturerStartup time  VDD is stabilized - 2 - ms\nElectrical characteristics STM32L412xx\n118/198 DS12469 Rev 9Note: For information on selectin g the crystal, refer to the ap plication note AN2867 “Oscillator \ndesign guide for ST microcontrollers” available from the ST website www.st.com .\nFigure 26. Typical application with an 8 MHz crystal\n1. REXT value depends on the cr ystal characteristics.\nLow-speed external clock generated from a crystal resonator\nThe low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator \noscillator. All the info rmation given in this paragraph ar e based on design simulation results \nobtained with typical external components specified in Table  56. In the application, the \nresonator and the load capacitors  have to be placed as close as possible to the oscillator \npins in order to minimize output distortion a nd startup stabilization time . Refer to the crystal \nresonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).\n          MS19876V1(1)OSC_IN\nOSC_OUTRFBias \ncontrolled \ngainfHSE\nREXT8 MHz \nresonatorResonator with integrated \ncapacitors\nCL1\nCL2\nTable 56. LSE oscillator characteristics (fLSE = 32.768 kHz)(1) \nSymbol Parameter Conditions(2)Min Typ Max Unit\nIDD(LSE) LSE current consumptionLSEDRV[1:0] = 00  \nLow drive capability-2 5 0-\nnALSEDRV[1:0] = 01  \nMedium low drive capability-3 1 5-\nLSEDRV[1:0] = 10  \nMedium high drive capability-5 0 0-\nLSEDRV[1:0] = 11  \nHigh drive capability-6 3 0-\nGmcritmaxMaximum critical crystal \ngmLSEDRV[1:0] = 00  \nLow drive capability-- 0 . 5\nµA/VLSEDRV[1:0] = 01  \nMedium low drive capability- - 0.75\nLSEDRV[1:0] = 10  \nMedium high drive capability-- 1 . 7\nLSEDRV[1:0] = 11  \nHigh drive capability-- 2 . 7\ntSU(LSE)(3)Startup time  VDD is stabilized - 2 - s\nDS12469 Rev 9 119/198STM32L412xx Electrical characteristics\n165Note: For information on selectin g the crystal, refer to the ap plication note AN2867 “Oscillator \ndesign guide for ST microcontrollers” available from the ST website www.st.com .\nFigure 27. Typical application with a 32.768 kHz crystal\nNote: An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden \nto add one.1. Guaranteed by design.\n2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 “Oscillator design guide for \nST microcontrollers”.\n3.  tSU(LSE)  is the startup time measured from the moment it is enab led (by software) to a stabiliz ed 32.768 kHz oscillation is \nreached. This value is measured for a standard crystal and it  can vary significantly with the crystal manufacturer\nMS30253V2OSC32_IN\nOSC32_OUTDrive \nprogrammable \namplifierfLSE\n32.768 kHz \nresonatorResonator with integrated \ncapacitors\nCL1\nCL2\nElectrical characteristics STM32L412xx\n120/198 DS12469 Rev 96.3.8 Internal clock source characteristics\nThe parameters given in Table  57 are derived from tests performed under ambient \ntemperature and supply voltage conditions summarized in Table  21: General operating \nconditions . The provided curves are characterization results, not tested in production.\nHigh-speed internal (HSI16) RC oscillator\n          Table 57. HSI16 oscillator characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfHSI16 HSI16 Frequency VDD=3.0 V, TA=30 °C 15.88 - 16.08 MHz\nTRIM HSI16 user trimming stepTrimming code is not a \nmultiple of 640.2 0.3 0.4\n%\nTrimming code is a \nmultiple of 64-4 -6 -8\nDuCy(HSI16)(2)Duty Cycle - 45 - 55 %\n∆Temp(HSI16)HSI16 oscillator frequency \ndrift over temperatureTA= 0 to 85 °C -1 - 1 %\nTA= -40 to 125 °C -2 - 1.5 %\n∆VDD(HSI16)HSI16 oscillator frequency \ndrift over VDDVDD=1.62 V to 3.6 V -0.1 - 0.05 %\ntsu(HSI16)(2) HSI16 oscillator start-up \ntime-- 0 . 8 1 . 2 μs\ntstab(HSI16)(2) HSI16 oscillator \nstabilization time-- 3 5 μs\nIDD(HSI16)(2) HSI16 oscillator power \nconsumption- - 155 190 μA\n1. Guaranteed by characterization results.\n2. Guaranteed by design.\nDS12469 Rev 9 121/198STM32L412xx Electrical characteristics\n165Figure 28. HSI16 frequency versus temperature\nMSv39299V115.615.715.815.91616.116.216.316.4MHz\nmin mean max+1%\n-1%+2%\n-2%+1.5%\n-1.5%\n-40 -20 0 20 40 60 80 100 120 °C\nElectrical characteristics STM32L412xx\n122/198 DS12469 Rev 9Multi-speed internal (MSI) RC oscillator\n          Table 58. MSI oscillator characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfMSIMSI frequency \nafter factory \ncalibration, done at V\nDD=3 V and \nTA=30 °CMSI modeRange 0 98.7 100 101.3\nkHzRange 1 197.4 200 202.6\nRange 2 394.8 400 405.2Range 3 789.6 800 810.4\nRange 4 0.987 1 1.013\nMHzRange 5 1.974 2 2.026\nRange 6 3.948 4 4.052\nRange 7 7.896 8 8.104\nRange 8 15.79 16 16.21\nRange 9 23.69 24 24.31\nRange 10 31.58 32 32.42Range 11 47.38 48 48.62\nPLL mode  \nXTAL=  \n32.768 kHzRange 0 - 98.304 -\nkHzRange 1 - 196.608 -\nRange 2 - 393.216 -\nRange 3 - 786.432 -\nRange 4 - 1.016 -\nMHzRange 5 - 1.999 -\nRange 6 - 3.998 -\nRange 7 - 7.995 -Range 8 - 15.991 -\nRange 9 - 23.986 -\nRange 10 - 32.014 -Range 11 - 48.005 -\n∆\nTEMP (MSI)(2)MSI oscillator \nfrequency drift over temperatureMSI modeT\nA= -0 to 85 °C -3.5 - 3\n%\nTA= -40 to 125 °C -8 - 6\nDS12469 Rev 9 123/198STM32L412xx Electrical characteristics\n165∆VDD(MSI)(2)MSI oscillator \nfrequency drift \nover VDD \n(reference is 3 V)MSI modeRange 0 to 3VDD=1.62 V \nto 3.6 V-1.2 -\n0.5\n%VDD=2.4 V \nto 3.6 V-0.5 -\nRange 4 to 7VDD=1.62 V \nto 3.6 V-2.5 -\n0.7\nVDD=2.4 V \nto 3.6 V-0.8 -\nRange 8 to 11VDD=1.62 V \nto 3.6 V-5 -\n1.2\nVDD=2.4 V \nto 3.6 V-1.6 -\n∆FSAMPLING\n(MSI)(2)(6)Frequency \nvariation in \nsampling mode(3)MSI modeTA= -40 to 85 °C - 1 2\n%\nTA= -40 to 125 °C - 2 4\nP_USB \nJitter(MSI)(6)Period jitter for USB clock\n(4)PLL mode  \nRange 11for next \ntransition-- - 3 . 4 5 8\nns\nfor paired \ntransition-- - 3 . 9 1 6\nMT_USB \nJitter(MSI)(6)Medium term jitter for USB clock\n(5)PLL mode  \nRange 11for next \ntransition-- - 2\nns\nfor paired \ntransition-- - 1\nCC jitter(MSI)(6)RMS cycle-to-\ncycle jitterPLL mode Range 11 - - 60 - ps\nP jitter(MSI)(6)RMS Period jitter PLL mode Range 11 - - 50 - ps\ntSU(MSI)(6) MSI oscillator \nstart-up timeRange 0 - - 10 20\nusRange 1 - - 5 10\nRange 2 - - 4 8\nRange 3 - - 3 7\nRange 4 to 7 - - 3 6Range 8 to 11 - - 2.5 6\nt\nSTAB(MSI)(6) MSI oscillator \nstabilization timePLL mode  \nRange 1110 % of final \nfrequency- - 0.25 0.5\nms5 % of final \nfrequency-- 0 . 5 1 . 2 5\n1 % of final \nfrequency-- - 2 . 5Table 58. MSI oscillator characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nElectrical characteristics STM32L412xx\n124/198 DS12469 Rev 9IDD(MSI)(6)MSI oscillator \npower consumptionMSI and  \nPLL modeRange 0 - - 0.6 1\nµARange 1 - - 0.8 1.2\nRange 2 - - 1.2 1.7\nRange 3 - - 1.9 2.5\nRange 4 - - 4.7 6Range 5 - - 6.5 9\nRange 6 - - 11 15\nRange 7 - - 18.5 25Range 8 - - 62 80\nRange 9 - - 85 110\nRange 10 - - 110 130\nRange 11 - - 155 190\n1. Guaranteed by characterization results.\n2. This is a deviation for an individual part once the init ial frequency has been measured.\n3. Sampling mode means Low-power run/Low-power sleep modes with Temperature sensor disable.\n4. Average period of MSI @48 MHz is compared to a real 48 MHz clock over 28 cycles. It includes  frequency tolerance + jitter \nof MSI @48 MHz clock.\n5. Only accumulated jitter of MSI @48 MHz is extracted over 28 cycles.  \nFor next transition: min. and max. jitter of 2 consecutive frame of 28 cycles of th e MSI @48 MHz, for 1000 captures over 28 \ncycles.  \nFor paired transitions: min. and max. jitter of 2 consecutive frame of 56 cycles of the MSI @48 MHz, for 1000 captures over \n56 cycles.\n6. Guaranteed by design.Table 58. MSI oscillator characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nDS12469 Rev 9 125/198STM32L412xx Electrical characteristics\n165Figure 29. Typical current consumption versus MSI frequency\nHigh-speed internal 48 MHz (HSI48) RC oscillator\n          \nTable 59. HSI48 oscillator characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfHSI48 HSI48 Frequency VDD=3.0V, TA=30°C - 48 - MHz\nTRIM HSI48 user trimming step - - 0.11(2)0.18(2)%\nUSER TRIM \nCOVERAGEHSI48 user trimming coverage ±32 steps ±3(3)±3.5(3)-%\nDuCy(HSI48) Duty Cycle - 45(2)-5 5(2)%\nACCHSI48_RELAccuracy of the HSI48 oscillator \nover temperature (factory \ncalibrated)VDD = 3.0 V to 3.6 V,  \nTA = –15 to 85 °C-- ± 3(3)\n%\nVDD = 1.65 V to 3.6 V,  \nTA = –40 to 125 °C-- ± 4 . 5(3)\nDVDD(HSI48)HSI48 oscillator frequency drift \nwith VDDVDD = 3 V to 3.6 V - 0.025(3)0.05(3)\n%\nVDD = 1.65 V to 3.6 V - 0.05(3)0.1(3)\ntsu(HSI48) HSI48 oscillator start-up time - - 2.5(2)6(2)μs\nIDD(HSI48)HSI48 oscillator power \nconsumption-- 3 4 0(2)380(2)μA\nElectrical characteristics STM32L412xx\n126/198 DS12469 Rev 9Figure 30. HSI48 frequency versus temperature\nLow-speed internal (LSI) RC oscillator\n          NT jitterNext transition jitter  \nAccumulated jitter on 28 cycles(4) -- + / - 0 . 1 5(2)-n s\nPT jitterPaired transition jitter  \nAccumulated jitter on 56 cycles(4) -- + / - 0 . 2 5(2)-n s\n1. VDD = 3 V, TA = –40 to 125°C unless otherwise specified.\n2. Guaranteed by design.\n3. Guaranteed by characterization results.\n4. Jitter measurement are performed without  clock source activated in parallel.Table 59. HSI48 oscillator characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nMSv40989V1-6-4-20246\n-50 -30 -10 10 30 50 70 90 110 130\nAvg min max°C%\nTable 60. LSI oscillator characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfLSI LSI FrequencyVDD = 3.0 V, TA = 30 °C 31.04 - 32.96\nkHz\nVDD = 1.62 to 3.6 V, TA = -40 to 125 °C 29.5 - 34\ntSU(LSI)(2) LSI oscillator start-\nup time-- 8 0 1 3 0 μs\ntSTAB(LSI)(2)LSI oscillator \nstabilization time 5% of final frequency - 125 180 μs\nIDD(LSI)(2) LSI oscillator power \nconsumption-- 1 1 0 1 8 0 n A\n1. Guaranteed by characterization results.\n2. Guaranteed by design.\nDS12469 Rev 9 127/198STM32L412xx Electrical characteristics\n1656.3.9 PLL characteristics\nThe parameters given in Table  61 are derived from tests performed under temperature and \nVDD supply voltage conditions summarized in Table  21: General operating conditions .\n          Table 61. PLL characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfPLL_INPLL input clock(2)-4 - 1 6 M H z\nPLL input clock duty cycle - 45 - 55 %\nfPLL_P_OUT PLL multiplier output clock PVoltage scaling Range 1 3.0968 - 80\nMHz\nVoltage scaling Range 2 3.0968 - 26\nfPLL_Q_OUT PLL multiplier output clock QVoltage scaling Range 1 12 - 80\nMHz\nVoltage scaling Range 2 12 - 26\nfPLL_R_OUT PLL multiplier output clock RVoltage scaling Range 1 12 - 80\nMHz\nVoltage scaling Range 2 12 - 26\nfVCO_OUT PLL VCO outputVoltage scaling Range 1 96 - 344\nMHz\nVoltage scaling Range 2 96 - 128\ntLOCK PLL lock time - - 15 40 μs\nJitterRMS cycle-to-cycle jitter\nSystem clock 80 MHz-4 0 -\n±ps\nRMS period jitter - 30 -\nIDD(PLL)PLL power consumption on \nVDD(1)VCO freq = 96 MHz - 200 260\nμA VCO freq = 192 MHz - 300 380\nVCO freq = 344 MHz - 520 650\n1. Guaranteed by design.\n2. Take care of using the appropriate division factor M to obtain the specified PLL input clock va lues. The M factor is shared \nbetween the 2 PLLs.\nElectrical characteristics STM32L412xx\n128/198 DS12469 Rev 96.3.10 Flash memory characteristics\n          \n          Table 62. Flash memory characteristics(1) \n1. Guaranteed by design.Symbol Parameter  Conditions Typ Max Unit\ntprog 64-bit programming time - 81.69 90.76 µs\ntprog_rowone row (32 double \nword) programming timenormal programming 2.61 2.90\nmsfast programming 1.91 2.12\ntprog_pageone page (2 Kbyte) \nprogramming timenormal programming 20.91 23.24\nfast programming 15.29 16.98\ntERASE Page (2 KB) erase time - 22.02 24.47\ntprog_bankone bank (512 Kbyte) \nprogramming timenormal programming 5.35 5.95\ns\nfast programming 3.91 4.35\ntMEMass erase time  \n(one or two banks)- 22.13 24.59 ms\nIDDAverage consumption \nfrom VDDWrite mode 3.4 -\nmAErase mode 3.4 -\nMaximum current (peak)Write mode 7 (for 2 μs) -\nErase mode 7 (for 41 μs) -\nTable 63. Flash memory endurance and data retention \nSymbol Parameter  Conditions Min(1)\n1. Guaranteed by characterization results.Unit\nNEND Endurance TA = –40 to +105 °C 10 kcycles\ntRET Data retention1 kcycle(2) at TA = 85 °C\n2. Cycling performed over the whole temperature range.30\nYears1 kcycle(2) at TA = 105 °C 15\n1 kcycle(2) at TA = 125 °C 7\n10 kcycles(2) at TA = 55 °C 30\n10 kcycles(2) at TA = 85 °C 15\n10 kcycles(2) at TA = 105 °C 10\nDS12469 Rev 9 129/198STM32L412xx Electrical characteristics\n1656.3.11 EMC characteristics\nSusceptibility tests ar e performed on a sample basis during device characterization.\nFunctional EMS (electromagnetic susceptibility)\nWhile a simple application is executed on t he device (toggling 2 LEDs through I/O ports). \nthe device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:\n• Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until \na functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.\n• FTB: A Burst of Fast Transient voltage (positive and negative) is applied to VDD and \nVSS through a 100 pF capacitor, until a func tional disturbance occurs. This test is \ncompliant with the IEC 61000-4-4 standard.\nA device reset allows normal operations to be resumed. \nThe test results are given in Table  64. They are based on the EMS levels and classes \ndefined in application note AN1709.\n          \nDesigning hardened software to avoid noise problems\nEMC characterization and optimization are per formed at component level with a typical \napplication environment and simplified MCU so ftware. It should be noted that good EMC \nperformance is highly dependent on the user application and the software in particular.\nTherefore it is recommended that the us er applies EMC software optimization and \nprequalification tests in re lation with the EMC level requ ested for his application.\nSoftware recommendations\nThe software flowchart must include the management of runaway conditions such as:\n• Corrupted program counter\n• Unexpected reset\n• Critical Data corruption (control registers...)Table 64. EMS characteristics \nSymbol Parameter ConditionsLevel/\nClass\nVFESDVoltage limits to be applied on any I/O pin \nto induce a functional disturbanceVDD = 3.3 V, TA = +25 °C,  \nfHCLK  = 80 MHz,  \nconforming to IEC 61000-4-22B\nVEFTBFast transient voltage burst limits to be \napplied through 100 pF on VDD and VSS \npins to induce a functional disturbanceVDD = 3.3 V, TA = +25 °C,  \nfHCLK  = 80 MHz,  \nconforming to IEC 61000-4-45A\nElectrical characteristics STM32L412xx\n130/198 DS12469 Rev 9Prequalification trials\nMost of the common failures (unexpected reset and program counter corruption) can be \nreproduced by manually forc ing a low state on the NRST pin or the Oscillator pins for 1 \nsecond.\nTo complete these trials, ESD stress can be applie d directly on the device, over the range of \nspecification values. When une xpected behavior is detected, the software can be hardened \nto prevent unrecoverable errors occurring (see application note AN1015).\nElectromagnetic Interference\nThe electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC\n 61967-2 standard which specifies the test board and the pin loading.\n          \n6.3.12 Electrical sens itivity characteristics\nBased on three different tests (ESD, LU) using specific measurement me thods, the device is \nstressed in order to determine its performance in terms of electrical sensitivity.\nElectrostatic discharge (ESD)\nElectrostatic discharges (a positive then a n egative pulse separated by 1 second) are \napplied to the pins of each sample according to each pin combinati on. The sample size \ndepends on the number of supply pins in the devi ce (3 parts × (n+1) supply pins). This test \nconforms to the ANSI/JEDEC standard.\n           Table 65. EMI characteristics for fHSE = 8  MHz and fHCLK  = 64 MHz \nSymbol Parameter Conditions Monitored frequency band Value Unit\nSEMIPeak(1)\n1. Refer to AN1709 “EMI radiated test” section.VDD = 3.6 V, TA = 25 °C,  \nLQFP64 package  \ncompliant with IEC 61967-20.1 MHz to 30 MHz 3\ndBµV30 MHz to 130 MHz 3\n130 MHz to 1 GHz 4\n1 GHz to 2 GHz 8\nLevel(2)\n2. Refer to AN1709 “EMI level classification” section.0.1 MHz to 2 GHz 2.5 -\nTable 66. ESD absolute maximum ratings \nSymbol Ratings Conditions Package ClassMaximum \nvalue(1) Unit\nVESD(HBM)Electrostatic discharge voltage \n(human body model)TA = +25 °C, conforming \nto ANSI/ESDA/JEDEC \nJS-001All 2 2000\nV\nVESDElectrostatic discharge voltage \n(charge device model)TA = +25 °C,  \nconforming to \nANSI/ESDA/JEDEC-002BGA64 C2a 500\nAll others C1 250\n1. Guaranteed by characterization results.\nDS12469 Rev 9 131/198STM32L412xx Electrical characteristics\n165Static latch-up\nTwo complementary static tests are required  on six parts to assess the latch-up \nperformance: \n• A supply overvoltage is applied to each power supply pin.\n• A current injection is applied to each input, output and configurable I/O pin.\nThese tests are compliant with EI A/JESD 78A IC latch-up standard.\n          \n6.3.13 I/O current in jection characteristics\nAs a general rule, current injection to the I/O pins, due to external voltage below VSS or \nabove VDDIOx  (for standard, 3.3 V-capable I/O pi ns) should be avoided during normal \nproduct operation. However, in order to gi ve an indication of the robustness of the \nmicrocontroller in cases when abnormal injection a ccidentally happens, susceptibility tests \nare performed on a sample basis during device characterization.\nFunctional susceptibility to I/O current injection\nWhile a simple application is executed on the device, the device is stressed by injecting \ncurrent into the I/O pins  programmed in floating input mode . While current is  injected into \nthe I/O pin, one at a time, the device is checked for functional failures. \nThe failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5\n µA/+0  µA range) or other functional failure (for example reset occurrence or \noscillator freque ncy deviation).\nThe characterization results are given in Table  68.\nNegative induced leakage current is caused by negative injection and positive induced \nleakage current is caused by positive injection.\n          Table 67. Electrical sensitivities \nSymbol Parameter Conditions Class\nLU Static latch-up class TA = +105 °C conforming to JESD78A II\nTable 68. I/O current injection susceptibility(1) \n1. Guaranteed by characterization results.Symbol DescriptionFunctional \nsusceptibility\nUnit\nNegative \ninjectionPositive \ninjection\nIINJInjected current on all pins except PA4, PA5 -5 N/A(2)\n2. Injection is not possible.mA\nInjected current on PA4, PA5 pins -5 0\nElectrical characteristics STM32L412xx\n132/198 DS12469 Rev 96.3.14 I/O port characteristics\nGeneral input/output characteristics\nUnless otherwise specified,  the parameters given in Table  69 are derived from tests \nperformed under the conditions summarized in Table  21: General operating conditions . All \nI/Os are designed as CMOS- and TTL-compliant.\nNote: For information on GPIO co nfiguration, refer to the app lication note AN4899 “STM32 GPIO \nconfiguration for hardware settings and low-power consumption” available from the ST website www.st.com .\n          Table 69. I/O static characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nVIL(1)I/O input low level \nvoltage1.62 V<VDDIOx <3.6 V - - 0.3xVDDIOx (2)\nVI/O input low level \nvoltage1.62 V<VDDIOx <3.6 V - - 0.39xVDDIOx -0.06 (3)\nI/O input low level \nvoltage1.08 V<VDDIOx <1.62 V - - 0.43xVDDIOx -0.1 (3)\nVIH(1)I/O input high level \nvoltage1.62 V<VDDIOx <3.6 V 0.7xVDDIOx (2)--\nVI/O input high level \nvoltage1.62 V<VDDIOx <3.6 V 0.49xVDDIOX +0.26 (3)--\nI/O input high level \nvoltage1.08 V<VDDIOx <1.62 V 0.61xVDDIOX +0.05 (3)--\nVhys(3)TT_xx, FT_xxx and \nNRST I/O input \nhysteresis1.62 V<VDDIOx <3.6 V - 200 - mV\nIlkg(4)FT_xx input leakage \ncurrent(3)(5)VIN ≤ \nMax(VDDXXX )(6)(7) -- ± 1 0 0\nnAMax(VDDXXX ) ≤ VIN ≤ \nMax(VDDXXX )+1 V(6)(7) - - 650\nMax(VDDXXX )+1 V < \nVIN ≤ 5.5 V(6)(7) - - 200\nFT_u and PC3 I/OVIN ≤ \nMax(VDDXXX )(6)(7) -- ± 1 5 0\nMax(VDDXXX ) ≤ VIN ≤ \nMax(VDDXXX )+1 V(6)(7) - - 2500(3)\nMax(VDDXXX )+1 V < \nVIN ≤ 5.5 V(6)(7) - - 250\nTT_xx input leakage \ncurrentVIN ≤ Max(VDDXXX )(6)-- ± 1 5 0\nMax(VDDXXX ) ≤ VIN < \n3.6 V(6) - - 2000(3)\nRPUWeak pull-up \nequivalent resistor (8)VIN = VSS 25 40 55 k Ω\nDS12469 Rev 9 133/198STM32L412xx Electrical characteristics\n165All I/Os are CMOS- and TTL-compliant (no software configuration required). Their \ncharacteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in \nFigure  31 for standard I/Os, and in Figure  31 for \n5 V tolerant I/Os.\nFigure 31. I/O input characteristics\nCurrent\nThe GPIOs (general purpose input/outputs) can sink or source up to ±8  mA, and sink or \nsource up to ± 20  mA (with a relaxed VOL/VOH).RPDWeak pull-down \nequivalent resistor(8)VIN = VDDIOx 25 40 55 k Ω\nCIO I/O pin capacitance - - 5 - pF\n1. Refer to Figure 31: I/O input characteristics .\n2. Tested in production.3. Guaranteed by design.4. This value represents the pad leakage of the IO itself. The total product pad leakage is provided by this formula:  \nI\nTotal_Ileak_max = 10 µA + [number of IOs where VIN is applied on the pad] ₓ Ilkg(Max).\n5. All FT_xx GPIOs except FT_u and PC3 I/O.6. Max(V\nDDXXX ) is the maximum value of all the I/O supplies. Refer to Table: Legend/Abbreviations used in the pinout table.\n7. To sustain a voltage higher than Min(VDD, VDDA, VDDUSB ) +0.3 V, the internal Pull-up and Pull-Down resistors must be \ndisabled.\n8. Pull-up and pull-down resistor s are designed with a true resistance in seri es with a switchable PMOS/NMOS. This \nPMOS/NMOS contribution to the series  resistance is minimal (~10% order).Table 69. I/O static characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nMSv37613V1\nTested in production CMOS requirement Vih min = 0.7xVDDIOx\nBased on simulation Vih min = 0.61xVDDIOx+0.05 for 1.08<VDDIOx<1.62 or 0.49xVDDIOx+0.26 for VDDIOx>1.62\nBased on simulation Vil max =0.43xVDDIOx-0.1 for 1.08<VDDIOx<1.62 or  0.39xVDDIOx-0.06 for VDDIOx>1.62\nTested in production CMOS requirement Vil max = 0.3xVddTTL requirement Vih min = 2V\nTTL requirement Vil max = 0.8V\nElectrical characteristics STM32L412xx\n134/198 DS12469 Rev 9GPIOs PC13, PC14 and PC15 are supplied th rough the power switch, limiting source \ncapability up to 3  mA only.\nIn the user application, the number of I/O pi ns which can drive curr ent must be limited to \nrespect the absolute maximum rating specified in Section  6.2:\n• The sum of the currents sourced by all the I/Os on VDDIOx, plus the maximum \nconsumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating \nΣIVDD (see Table 18: Voltage characteristics ).\n• The sum of the currents sunk by all the I/Os on VSS, plus the maximum consumption of \nthe MCU sunk on VSS, cannot exceed the absolute maximum rating ΣIVSS (see \nTable 18: Voltage characteristics ). \nOutput voltage levels\nUnless otherwise specified, th e parameters given in the table below are derived from tests \nperformed under the ambient temperature and supply voltage conditions summarized in \nTable  21: General operating conditions . All I/Os are CMOS- and TTL-compliant (FT or TT \nunless otherwise specified).\n          Table 70. Output voltage characteristics(1) \nSymbol Parameter Conditions Min Max Unit\nVOL Output low level voltage for an I/O pin CMOS port(2)  \n|IIO| = 8 mA(3) \nVDDIOx  ≥ 2.7 V-0 . 4\nVVOH Output high level voltage for an I/O pin VDDIOx -0.4 -\nVOL(4)Output low level voltage for an I/O pin TTL port(2)  \n|IIO| = 8 mA(5) \nVDDIOx  ≥ 2.7 V-0 . 4\nVOH(4)Output high level voltage for an I/O pin 2.4 -\nVOL(4)Output low level voltage for an I/O pin PC13, PC14 and PC15 \n|IIO| = 3 mA  \nVDDIOx  ≥ 2.7 V-0 . 0 7\nVOH(4)Output high level voltage for an I/O pin VDDIOx -0.35 -\nVOL(4)Output low level voltage for an I/O pin|IIO| = 20 mA(5) \nVDDIOx  ≥ 2.7 V-1 . 3\nVOH(4)Output high level voltage for an I/O pin VDDIOx -1.3 -\nVOL(4)Output low level voltage for an I/O pin|IIO| = 4 mA(3) \nVDDIOx  ≥ 1.62 V-0 . 4 5\nVOH(4)Output high level voltage for an I/O pin VDDIOx -0.45 -\nVOL(4)Output low level voltage for an I/O pin|IIO| = 2 mA  \n1.62 V ≥ VDDIOx  ≥ 1.08 V-0 . 3 5 ₓVDDIOx\nVOH(4)Output high level voltage for an I/O pin 0.65 ₓVDDIOx -\nVOLFM+(4)Output low level voltage for an FT I/O \npin in FM+ mode (FT I/O with "f" option)|I\nIO| = 20 mA  \nVDDIOx  ≥ 2.7 V-0 . 4\n|IIO| = 10 mA  \nVDDIOx  ≥ 1.62 V-0 . 4\n|IIO| = 2 mA  \n1.62 V ≥ VDDIOx  ≥ 1.08 V-0 . 4\n1. The IIO current sourced or sunk by the device must alwa ys respect the absolute maxi mum rating specified in Table 18: \nVoltage characteristics , and the sum of the currents sourced or sunk by all the I/O s (I/O ports and control pins) must always \nrespect the absolute maximum ratings ΣIIO.\n2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.3. PC13, PC14 and PC15 are tested/characterized at their maximum current of 3 mA.4. Guaranteed by design.\nDS12469 Rev 9 135/198STM32L412xx Electrical characteristics\n165Input/output AC characteristics\nThe definition and values of input/output AC characteristics are given in Figure  32 and \nTable  71, respectively.\nUnless otherwise specified, th e parameters given are derived from tests performed under \nthe ambient temperature and supply voltage conditions summarized in Table  21: General \noperating conditions .\n          5. Not applicable to PC13, PC14 and PC15.\nTable 71. I/O AC characteristics(1)(2) \nSpeed Symbol Parameter Conditions Min Max Unit\n00Fmax Maximum frequencyC=50 pF, 2.7 V ≤VDDIOx≤3.6 V - 5\nMHzC=50 pF, 1.62 V ≤VDDIOx≤2.7 V - 1\nC=50 pF, 1.08 V ≤VDDIOx≤1.62 V - 0.1\nC=10 pF, 2.7 V ≤VDDIOx≤3.6 V - 10\nC=10 pF, 1.62 V ≤VDDIOx≤2.7 V - 1.5\nC=10 pF, 1.08 V ≤VDDIOx≤1.62 V - 0.1\nTr/Tf Output rise and fall timeC=50 pF, 2.7 V ≤VDDIOx≤3.6 V - 25\nnsC=50 pF, 1.62 V ≤VDDIOx≤2.7 V - 52\nC=50 pF, 1.08 V ≤VDDIOx≤1.62 V - 140\nC=10 pF, 2.7 V ≤VDDIOx≤3.6 V - 17\nC=10 pF, 1.62 V ≤VDDIOx≤2.7 V - 37\nC=10 pF, 1.08 V ≤VDDIOx≤1.62 V - 110\n01Fmax Maximum frequencyC=50 pF, 2.7 V ≤VDDIOx≤3.6 V - 25\nMHzC=50 pF, 1.62 V ≤VDDIOx≤2.7 V - 10\nC=50 pF, 1.08 V ≤VDDIOx≤1.62 V - 1\nC=10 pF, 2.7 V ≤VDDIOx≤3.6 V - 50\nC=10 pF, 1.62 V ≤VDDIOx≤2.7 V - 15\nC=10 pF, 1.08 V ≤VDDIOx≤1.62 V - 1\nTr/Tf Output rise and fall timeC=50 pF, 2.7 V ≤VDDIOx≤3.6 V - 9\nnsC=50 pF, 1.62 V ≤VDDIOx≤2.7 V - 16\nC=50 pF, 1.08 V ≤VDDIOx≤1.62 V - 40\nC=10 pF, 2.7 V ≤VDDIOx≤3.6 V - 4.5\nC=10 pF, 1.62 V ≤VDDIOx≤2.7 V - 9\nC=10 pF, 1.08 V ≤VDDIOx≤1.62 V - 21\nElectrical characteristics STM32L412xx\n136/198 DS12469 Rev 910Fmax Maximum frequencyC=50 pF, 2.7 V ≤VDDIOx≤3.6 V - 50\nMHzC=50 pF, 1.62 V ≤VDDIOx≤2.7 V - 25\nC=50 pF, 1.08 V ≤VDDIOx≤1.62 V - 5\nC=10 pF, 2.7 V ≤VDDIOx≤3.6 V - 100(3)\nC=10 pF, 1.62 V ≤VDDIOx≤2.7 V - 37.5\nC=10 pF, 1.08 V ≤VDDIOx≤1.62 V - 5\nTr/Tf Output rise and fall timeC=50 pF, 2.7 V ≤VDDIOx≤3.6 V - 5.8\nnsC=50 pF, 1.62 V ≤VDDIOx≤2.7 V - 11\nC=50 pF, 1.08 V ≤VDDIOx≤1.62 V - 28\nC=10 pF, 2.7 V ≤VDDIOx≤3.6 V - 2.5\nC=10 pF, 1.62 V ≤VDDIOx≤2.7 V - 5\nC=10 pF, 1.08 V ≤VDDIOx≤1.62 V - 12\n11Fmax Maximum frequencyC=30 pF, 2.7 V ≤VDDIOx≤3.6 V - 120(3)\nMHzC=30 pF, 1.62 V ≤VDDIOx≤2.7 V - 50\nC=30 pF, 1.08 V ≤VDDIOx≤1.62 V - 10\nC=10 pF, 2.7 V ≤VDDIOx≤3.6 V - 180(3)\nC=10 pF, 1.62 V ≤VDDIOx≤2.7 V - 75\nC=10 pF, 1.08 V ≤VDDIOx≤1.62 V - 10\nTr/Tf Output rise and fall timeC=30 pF, 2.7 V ≤VDDIOx≤3.6 V - 3.3\nns C=30 pF, 1.62 V ≤VDDIOx≤2.7 V - 6\nC=30 pF, 1.08 V ≤VDDIOx≤1.62 V - 16\nFm+Fmax Maximum frequency\nC=50 pF, 1.6 V ≤VDDIOx≤3.6 V-1 M H z\nTf Output fall time(4)-5 n s\n1. The I/O speed is configured using the OSPEEDRy[1:0] bits. The Fm+ mode is conf igured in the SYSCFG_CFGR1 register. \nRefer to the RM0394 reference manual for a descr iption of GPIO Port configuration register.\n2. Guaranteed by design.\n3. This value represents the I/O capability but the maximum system  frequency is limited to 80 MHz.\n4. The fall time is defined between 70% and 30% of the output waveform accordingly to I2C specification.Table 71. I/O AC characteristics(1)(2) (continued)\nSpeed Symbol Parameter Conditions Min Max Unit\nDS12469 Rev 9 137/198STM32L412xx Electrical characteristics\n165Figure 32. I/O AC characteristics definition(1)\n1. Refer to Table 71: I/O AC characteristics .\n6.3.15 NRST pin characteristics\nThe NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-\nup resistor, RPU.\nUnless otherwise specified, th e parameters given in the table below are derived from tests \nperformed under the ambient temperature and supply voltage conditions summarized in \nTable  21: General operating conditions .\n          MS32132V4Maximum frequency is achieved with a duty cycle at (45 - 55%) when loaded by the \nspecified capacitance.  T10%50%90% 10%\n50%\n90%\nr(IO)outt f(IO)outt\nTable 72. NRST pin characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nVIL(NRST)NRST input low level \nvoltage-- - 0 . 3 ₓVDDIOx\nV\nVIH(NRST)NRST input high level \nvoltage-0 . 7 ₓVDDIOx --\nVhys(NRST)NRST Schmitt trigger \nvoltage hysteresis -- 2 0 0 - m V\nRPUWeak pull-up \nequivalent resistor(2) VIN = VSS 25 40 55 k Ω\nVF(NRST) NRST input filtered \npulse-- - 7 0 n s\nVNF(NRST)NRST input not filtered \npulse1.71 V ≤ VDD ≤ 3.6 V 350 - - ns\n1.  Guaranteed by design.\n2. The pull-up is designed with a true re sistance in series with a switchable PMOS . This PMOS contribution to the series \nresistance is minimal (~10% order) .\nElectrical characteristics STM32L412xx\n138/198 DS12469 Rev 9Figure 33. Recommended NRST pin protection \n1. The reset network protects t he device against par asitic resets.\n2. The user must ensure that the level on the NRST pin can go below the VIL(NRST)  max level specified in \nTable 72: NRST pin characteristics . Otherwise the reset will not be taken into account by the device.\n3. The external capacitor on NRST must be placed as close as pos sible to the device.\n6.3.16 Extended interrupt and event cont roller input (EXTI) characteristics \nThe pulse on the interrupt input must have a minimal length in order to guarantee that it is \ndetected by the event controller.\n          \n6.3.17 Analog switches booster\n          MS19878V3RPUVDD\nInternal resetExternal\nreset circuit(1)\nNRST(2)\nFilter\n0.1 μF\nTable 73. EXTI Input Characteristics(1)\n1. Guaranteed by design.Symbol Parameter Conditions Min Typ Max Unit\nPLECPulse length to event \ncontroller-2 0 - - n s\nTable 74. Analog switches booster characteristics(1) \n1. Guaranteed by design.Symbol Parameter Min Typ Max Unit\nVDD Supply voltage 1.62 - 3.6 V\ntSU(BOOST) Booster startup time - - 240 µs\nIDD(BOOST)Booster consumption for\n1.62 V  ≤ VDD ≤ 2.0 V-- 2 5 0\nµABooster consumption for\n2.0 V  ≤ VDD ≤ 2.7 V-- 5 0 0\nBooster consumption for\n2.7 V  ≤ VDD ≤ 3.6 V-- 9 0 0\nDS12469 Rev 9 139/198STM32L412xx Electrical characteristics\n1656.3.18 Analog-to-Digital converter characteristics\nUnless otherwise specified,  the parameters given in Table  75 are preliminary values derived \nfrom tests performed under ambient temperature, fPCLK frequency and VDDA supply voltage \nconditions su mmarized in Table  21: General operating conditions .\nNote: It is recommended to perform a calibration after each power-up.\n          Table 75. ADC characteristics(1) (2) \nSymbol Parameter Conditions Min Typ Max Unit\nVDDA Analog supply voltage - 1.62 - 3.6 V\nVREF+ Positive reference voltageVDDA ≥ 2 V 2 - VDDA V\nVDDA < 2 V VDDA V\nVREF-Negative reference \nvoltage-VSSA V\nfADC ADC clock frequencyRange 1 0.14 - 80\nMHz\nRange 2 0.14 - 26\nfsSampling rate for FAST \nchannelsResolution = 12 bits - - 5.33\nMspsResolution = 10 bits - - 6.15\nResolution = 8 bits - - 7.27\nResolution = 6 bits - - 8.88\nSampling rate for SLOW \nchannelsResolution = 12 bits - - 4.21\nResolution = 10 bits - - 4.71\nResolution = 8 bits - - 5.33Resolution = 6 bits - - 6.15\nf\nTRIG External trigger frequencyfADC = 80 MHz  \nResolution = 12 bits- - 5.33 MHz\nResolution = 12 bits - - 15 1/fADC\nVCMIN Input common mode Differential mode(VREF++\nVREF-)/2 \n- 0.18(VREF++\nVREF-)/2 (VREF++\nVREF-)/2 \n+ 0.18V\nVAIN (3) Conversion voltage \nrange(2)-0 - VREF+ V\nRAIN External input impedance - - - 50 k Ω\nCADCInternal sample and hold \ncapacitor-- 5 - p F\ntSTAB Power-up time - 1conversion \ncycle\ntCAL Calibration timefADC = 80 MHz 1.45 µs\n-1 1 6 1 / fADC\nElectrical characteristics STM32L412xx\n140/198 DS12469 Rev 9The maximum value of RAIN can be found in Table  76: Maximum ADC RAIN .\n          tLATRTrigger conversion \nlatency Regular and \ninjected channels without conversion abortCKMODE = 00 1.5 2 2.5\n1/f\nADCCKMODE = 01 - - 2.0\nCKMODE = 10 - - 2.25CKMODE = 11 - - 2.125\nt\nLATRINJTrigger conversion \nlatency Injected channels aborting a regular \nconversion CKMODE = 00 2.5 3 3.5\n1/f\nADCCKMODE = 01 - - 3.0\nCKMODE = 10 - - 3.25\nCKMODE = 11 - - 3.125\nts Sampling timefADC = 80 MHz 0.03125 - 8.00625 µs\n- 2.5 - 640.5 1/fADC\ntADCVREG_STUPADC voltage regulator \nstart-up time-- - 2 0 µs\ntCONVTotal conversion time  \n(including sampling time)fADC = 80 MHz  \nResolution = 12 bits0.1875 - 8.1625 µs\nResolution = 12 bitsts + 12.5 cycles for \nsuccessive approximation\n= 15 to 6531/fADC\nIDDA(ADC)ADC consumption from \nthe VDDA supplyfs = 5 Msps - 730 830\nµA fs = 1 Msps - 160 220\nfs = 10 ksps - 16 50\nIDDV_S (ADC)ADC consumption from \nthe VREF+ single ended \nmodefs = 5 Msps - 130 160\nµA fs = 1 Msps - 30 40\nfs = 10 ksps - 0.6 2\nIDDV_D (ADC)ADC consumption from \nthe VREF+ differential \nmodefs = 5 Msps - 260 310\nµA fs = 1 Msps - 60 70\nfs = 10 ksps - 1.3 3\n1. Guaranteed by design\n2. The I/O analog switch voltage booster is enable when VDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when \nVDDA < 2.4V). It is disable when VDDA ≥ 2.4 V.\n3.VREF+  can be internally connected to VDDA and VREF- can be internally connected to VSSA, depending on the package.  \nRefer to Section 4: Pinouts and pin description  for further details.Table 75. ADC characteristics(1) (2) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nDS12469 Rev 9 141/198STM32L412xx Electrical characteristics\n165Table 76. Maximum ADC RAIN(1)(2) \nResolutionSampling cycle \n@80 MHzSampling time [ns] \n@80 MHzRAIN max (Ω)\nFast channels(3) Slow channels(4)\n12 bits2.5 31.25 100 N/A\n6.5 81.25 330 100\n12.5 156.25 680 47024.5 306.25 1500 1200\n47.5 593.75 2200 1800\n92.5 1156.25 4700 3900\n247.5 3093.75 12000 10000\n640.5 8006.75 39000 33000\n10 bits2.5 31.25 120 N/A\n6.5 81.25 390 180\n12.5 156.25 820 56024.5 306.25 1500 1200\n47.5 593.75 2200 1800\n92.5 1156.25 5600 4700\n247.5 3093.75 12000 10000\n640.5 8006.75 47000 39000\n8 bits2.5 31.25 180 N/A\n6.5 81.25 470 270\n12.5 156.25 1000 680\n24.5 306.25 1800 150047.5 593.75 2700 2200\n92.5 1156.25 6800 5600\n247.5 3093.75 15000 12000640.5 8006.75 50000 50000\n6 bits2.5 31.25 220 N/A\n6.5 81.25 560 330\n12.5 156.25 1200 1000\n24.5 306.25 2700 2200\n47.5 593.75 3900 330092.5 1156.25 8200 6800\n247.5 3093.75 18000 15000\n640.5 8006.75 50000 50000\n1. Guaranteed by design.\nElectrical characteristics STM32L412xx\n142/198 DS12469 Rev 92. The I/O analog switch voltage booster is enable when VDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when \nVDDA < 2.4V). It is disable when VDDA ≥ 2.4 V.\n3. Fast channels are available by access pi ns: PC0, PC1, PC2, PC3, PA0, PA1.\n4. Slow channels are: all ADC i nputs except the fast channels.\nDS12469 Rev 9 143/198STM32L412xx Electrical characteristics\n165          Table 77. ADC accuracy - limited test conditions 1(1)(2)(3)(4) \nSym-\nbolParameter Conditions(5)Min Typ Max Unit\nETTotal \nunadjusted error\nADC clock frequency ≤ \n80 MHz,\nSampling rate ≤ 5.33 Msps,\nV\nDDA = VREF+ = 3 V,\nTA = 25 °CSingle \nendedFast channel (max speed) - 4 5\nLSBSlow channel (max speed) - 4 5\nDifferentialFast channel (max speed) - 3.5 4.5\nSlow channel (max speed) - 3.5 4.5\nEOOffset \nerrorSingle \nendedFast channel (max speed) - 1 2.5\nSlow channel (max speed) - 1 2.5\nDifferentialFast channel (max speed) - 1.5 2.5\nSlow channel (max speed) - 1.5 2.5\nEG Gain errorSingle \nendedFast channel (max speed) - 2.5 4.5\nSlow channel (max speed) - 2.5 4.5\nDifferentialFast channel (max speed) - 2.5 3.5\nSlow channel (max speed) - 2.5 3.5\nEDDifferential \nlinearity \nerrorSingle \nendedFast channel (max speed) - 1 1.5\nSlow channel (max speed) - 1 1.5\nDifferentialFast channel (max speed) - 1 1.2\nSlow channel (max speed) - 1 1.2\nELIntegral \nlinearity \nerrorSingle \nendedFast channel (max speed) - 1.5 2.5\nSlow channel (max speed) - 1.5 2.5\nDifferentialFast channel (max speed) - 1 2\nSlow channel (max speed) - 1 2\nENOBEffective \nnumber of bitsSingle \nendedFast channel (max speed) 10.4 10.5 -\nbitsSlow channel (max speed) 10.4 10.5 -\nDifferentialFast channel (max speed) 10.8 10.9 -\nSlow channel (max speed) 10.8 10.9 -\nSINADSignal-to-\nnoise and \ndistortion ratioSingle \nendedFast channel (max speed) 64.4 65 -\ndBSlow channel (max speed) 64.4 65 -\nDifferentialFast channel (max speed) 66.8 67.4 -\nSlow channel (max speed) 66.8 67.4 -\nSNRSignal-to-\nnoise ratioSingle \nendedFast channel (max speed) 65 66 -\nSlow channel (max speed) 65 66 -\nDifferentialFast channel (max speed) 67 68 -\nSlow channel (max speed) 67 68 -\nElectrical characteristics STM32L412xx\n144/198 DS12469 Rev 9THDTotal \nharmonic \ndistortionADC clock frequency ≤ \n80 MHz,\nSampling rate ≤ 5.33 Msps,\nVDDA = VREF+ = 3 V,\nTA = 25 °CSingle \nendedFast channel (max speed) - -74 -73\ndBSlow channel (max speed) - -74 -73\nDifferentialFast channel (max speed) - -79 -76\nSlow channel (max speed) - -79 -76\n1. Guaranteed by design.\n2. ADC DC accuracy values are measured after internal calibration.3. ADC accuracy vs. negative Injection Current: Injecting negative  current on any analog input pi ns should be avoided as this \nsignificantly reduces the accuracy of  the conversion being performed on another analog input. It is recommended to add a \nSchottky diode (pin to ground) to analog pins wh ich may potentially inject negative current.\n4. The above table gives the ADC performance in 12-bit mode.5. The I/O analog switch voltage booster is enable when V\nDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when \nVDDA < 2.4 V). It is disable when VDDA ≥ 2.4 V. No oversampling.Table 77. ADC accuracy - li mited test conditions 1(1)(2)(3)(4) (continued)\nSym-\nbolParameter Conditions(5)Min Typ Max Unit\nDS12469 Rev 9 145/198STM32L412xx Electrical characteristics\n165          Table 78. ADC accuracy - limited test conditions 2(1)(2)(3)(4) \nSym-\nbolParameter Conditions(5)Min Typ Max Unit\nETTotal \nunadjusted error\nADC clock frequency ≤ \n80 MHz,\nSampling rate ≤ 5.33 Msps,\n2 V ≤ V\nDDASingle \nendedFast channel (max speed) - 4 6.5\nLSBSlow channel (max speed) - 4 6.5\nDifferentialFast channel (max speed) - 3.5 5.5\nSlow channel (max speed) - 3.5 5.5\nEOOffset \nerrorSingle \nendedFast channel (max speed) - 1 4.5\nSlow channel (max speed) - 1 5\nDifferentialFast channel (max speed) - 1.5 3\nSlow channel (max speed) - 1.5 3\nEG Gain errorSingle \nendedFast channel (max speed) - 2.5 6\nSlow channel (max speed) - 2.5 6\nDifferentialFast channel (max speed) - 2.5 3.5\nSlow channel (max speed) - 2.5 3.5\nEDDifferential \nlinearity \nerrorSingle \nendedFast channel (max speed) - 1 1.5\nSlow channel (max speed) - 1 1.5\nDifferentialFast channel (max speed) - 1 1.2\nSlow channel (max speed) - 1 1.2\nELIntegral \nlinearity \nerrorSingle \nendedFast channel (max speed) - 1.5 3.5\nSlow channel (max speed) - 1.5 3.5\nDifferentialFast channel (max speed) - 1 3\nSlow channel (max speed) - 1 2.5\nENOBEffective \nnumber of bitsSingle \nendedFast channel (max speed) 10 10.5 -\nbitsSlow channel (max speed) 10 10.5 -\nDifferentialFast channel (max speed) 10.7 10.9 -\nSlow channel (max speed) 10.7 10.9 -\nSINADSignal-to-\nnoise and \ndistortion ratioSingle \nendedFast channel (max speed) 62 65 -\ndBSlow channel (max speed) 62 65 -\nDifferentialFast channel (max speed) 66 67.4 -\nSlow channel (max speed) 66 67.4 -\nSNRSignal-to-\nnoise ratioSingle \nendedFast channel (max speed) 64 66 -\nSlow channel (max speed) 64 66 -\nDifferentialFast channel (max speed) 66.5 68 -\nSlow channel (max speed) 66.5 68 -\nElectrical characteristics STM32L412xx\n146/198 DS12469 Rev 9THDTotal \nharmonic \ndistortionADC clock frequency ≤ \n80 MHz,\nSampling rate ≤ 5.33 Msps,\n2 V ≤ VDDASingle \nendedFast channel (max speed) - -74 -65\ndBSlow channel (max speed) - -74 -67\nDifferentialFast channel (max speed) - -79 -70\nSlow channel (max speed) - -79 -71\n1. Guaranteed by design.\n2. ADC DC accuracy values are measured after internal calibration.3. ADC accuracy vs. negative Injection Current: Injecting negative  current on any analog input pi ns should be avoided as this \nsignificantly reduces the accuracy of  the conversion being performed on another analog input. It is recommended to add a \nSchottky diode (pin to ground) to analog pins wh ich may potentially inject negative current.\n4. The above table gives the ADC performance in 12-bit mode.5. The I/O analog switch voltage booster is enable when V\nDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when \nVDDA < 2.4 V). It is disable when VDDA ≥ 2.4 V. No oversampling.Table 78. ADC accuracy - li mited test conditions 2(1)(2)(3)(4) (continued)\nSym-\nbolParameter Conditions(5)Min Typ Max Unit\nDS12469 Rev 9 147/198STM32L412xx Electrical characteristics\n165          Table 79. ADC accuracy - limited test conditions 3(1)(2)(3)(4) \nSym-\nbolParameter Conditions(5)Min Typ Max Unit\nETTotal \nunadjusted error\nADC clock frequency ≤ \n80 MHz,\nSampling rate ≤ 5.33 Msps,\n1.65 V ≤ V\nDDA = VREF+ ≤ \n3.6 V,\nVoltage scaling Range 1Single \nendedFast channel (max speed) - 5.5 7.5\nLSBSlow channel (max speed) - 4.5 6.5\nDifferentialFast channel (max speed) - 4.5 7.5\nSlow channel (max speed) - 4.5 5.5\nEOOffset \nerrorSingle \nendedFast channel (max speed) - 2 5\nSlow channel (max speed) - 2.5 5\nDifferentialFast channel (max speed) - 2 3.5\nSlow channel (max speed) - 2.5 3\nEG Gain errorSingle \nendedFast channel (max speed) - 4.5 7\nSlow channel (max speed) - 3.5 6\nDifferentialFast channel (max speed) - 3.5 4\nSlow channel (max speed) - 3.5 5\nEDDifferential \nlinearity \nerrorSingle \nendedFast channel (max speed) - 1.2 1.5\nSlow channel (max speed) - 1.2 1.5\nDifferentialFast channel (max speed) - 1 1.2\nSlow channel (max speed) - 1 1.2\nELIntegral \nlinearity \nerrorSingle \nendedFast channel (max speed) - 3 3.5\nSlow channel (max speed) - 2.5 3.5\nDifferentialFast channel (max speed) - 2 2.5\nSlow channel (max speed) - 2 2.5\nENOBEffective \nnumber of bitsSingle \nendedFast channel (max speed) 10 10.4 -\nbitsSlow channel (max speed) 10 10.4 -\nDifferentialFast channel (max speed) 10.6 10.7 -\nSlow channel (max speed) 10.6 10.7 -\nSINADSignal-to-\nnoise and \ndistortion ratioSingle \nendedFast channel (max speed) 62 64 -\ndBSlow channel (max speed) 62 64 -\nDifferentialFast channel (max speed) 65 66 -\nSlow channel (max speed) 65 66 -\nSNRSignal-to-\nnoise ratioSingle \nendedFast channel (max speed) 63 65 -\nSlow channel (max speed) 63 65 -\nDifferentialFast channel (max speed) 66 67 -\nSlow channel (max speed) 66 67 -\nElectrical characteristics STM32L412xx\n148/198 DS12469 Rev 9THDTotal \nharmonic distortionADC clock frequency ≤ \n80 MHz,\nSampling rate ≤ 5.33 Msps,\n1.65 V ≤ V\nDDA = VREF+ ≤ \n3.6 V,\nVoltage scaling Range 1Single \nendedFast channel (max speed) - -69 -67\ndBSlow channel (max speed) - -71 -67\nDifferentialFast channel (max speed) - -72 -71\nSlow channel (max speed) - -72 -71\n1. Guaranteed by design.\n2. ADC DC accuracy values are measured after internal calibration.\n3. ADC accuracy vs. negative Injection Current: Injecting negative  current on any analog input pi ns should be avoided as this \nsignificantly reduces the accuracy of  the conversion being performed on another analog input. It is recommended to add a \nSchottky diode (pin to ground) to analog pins wh ich may potentially inject negative current.\n4. The above table gives the ADC performance in 12-bit mode.5. The I/O analog switch voltage booster is enable when V\nDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when \nVDDA < 2.4 V). It is disable when VDDA ≥ 2.4 V. No oversampling.Table 79. ADC accuracy - li mited test conditions 3(1)(2)(3)(4) (continued)\nSym-\nbolParameter Conditions(5)Min Typ Max Unit\nDS12469 Rev 9 149/198STM32L412xx Electrical characteristics\n165          Table 80. ADC accuracy - limited test conditions 4(1)(2)(3)(4) \nSym-\nbolParameter Conditions(5)Min Typ Max Unit\nETTotal \nunadjusted error\nADC clock frequency ≤ \n26 MHz,\n1.65 V ≤ V\nDDA = VREF+ ≤ \n3.6 V,\nVoltage scaling Range 2Single \nendedFast channel (max speed) - 5 5.4\nLSBSlow channel (max speed) - 4 5\nDifferentialFast channel (max speed) - 4 5\nSlow channel (max speed) - 3.5 4.5\nEOOffset \nerrorSingle \nendedFast channel (max speed) - 2 4\nSlow channel (max speed) - 2 4\nDifferentialFast channel (max speed) - 2 3.5\nSlow channel (max speed) - 2 3.5\nEG Gain errorSingle \nendedFast channel (max speed) - 4 4.5\nSlow channel (max speed) - 4 4.5\nDifferentialFast channel (max speed) - 3 4\nSlow channel (max speed) - 3 4\nEDDifferential \nlinearity \nerrorSingle \nendedFast channel (max speed) - 1 1.5\nSlow channel (max speed) - 1 1.5\nDifferentialFast channel (max speed) - 1 1.2\nSlow channel (max speed) - 1 1.2\nELIntegral \nlinearity \nerrorSingle \nendedFast channel (max speed) - 2.5 3\nSlow channel (max speed) - 2.5 3\nDifferentialFast channel (max speed) - 2 2.5\nSlow channel (max speed) - 2 2.5\nENOBEffective \nnumber of bitsSingle \nendedFast channel (max speed) 10.2 10.5 -\nbitsSlow channel (max speed) 10.2 10.5 -\nDifferentialFast channel (max speed) 10.6 10.7 -\nSlow channel (max speed) 10.6 10.7 -\nSINADSignal-to-\nnoise and \ndistortion ratioSingle \nendedFast channel (max speed) 63 65 -\ndBSlow channel (max speed) 63 65 -\nDifferentialFast channel (max speed) 65 66 -\nSlow channel (max speed) 65 66 -\nSNRSignal-to-\nnoise ratioSingle \nendedFast channel (max speed) 64 65 -\nSlow channel (max speed) 64 65 -\nDifferentialFast channel (max speed) 66 67 -\nSlow channel (max speed) 66 67 -\nElectrical characteristics STM32L412xx\n150/198 DS12469 Rev 9Figure 34. ADC accuracy characteristicsTHDTotal \nharmonic \ndistortionADC clock frequency ≤ \n26 MHz,\n1.65 V ≤ VDDA = VREF+ ≤ \n3.6 V,\nVoltage scaling Range 2Single \nendedFast channel (max speed) - -71 -69\ndBSlow channel (max speed) - -71 -69\nDifferentialFast channel (max speed) - -73 -72\nSlow channel (max speed) - -73 -72\n1. Guaranteed by design.\n2. ADC DC accuracy values are measured after internal calibration.3. ADC accuracy vs. negative Injection Current: Injecting negative  current on any analog input pi ns should be avoided as this \nsignificantly reduces the accuracy of  the conversion being performed on another analog input. It is recommended to add a \nSchottky diode (pin to ground) to analog pins wh ich may potentially inject negative current.\n4. The above table gives the ADC performance in 12-bit mode.5. The I/O analog switch voltage booster is enable when V\nDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when \nVDDA < 2.4 V). It is disable when VDDA ≥ 2.4 V. No oversampling.Table 80. ADC accuracy - li mited test conditions 4(1)(2)(3)(4) (continued)\nSym-\nbolParameter Conditions(5)Min Typ Max Unit\nMSv19880V6(1) Example of an actual transfer curve\n(2) Ideal transfer curve(3) End-point correlation line\nn = ADC resolution\nE\nT = total unadjusted error: maximum deviation    \nbetween the actual and ideal transfer curves\nEO = offset error: maximum deviation between the first \nactual transition and the first ideal one\nEG = gain error: deviation between the last ideal \ntransition and the last actual one\nED = differential linearity error: maximum deviation \nbetween actual steps and the ideal one\nEL = integral linearity error: maximum deviation between \nany actual transition and the end point correlation line2n-1 \n7\n6\n5\n4\n3\n2\n1\n0\n(1/2n)*V REF+Output code\nEO\nVSSA2n-2 \n2n-3 \nVREF+ (VDDA)ET\nEL\nED\n1 LSB idealEG\n(1)(2)\n(3)(or                 )] [1LSB =    VDDA\n2n VREF+\n2n (2/2n)*V REF+\n(3/2n)*V REF+\n(4/2n)*V REF+\n(5/2n)*V REF+\n(6/2n)*V REF+\n(7/2n)*V REF+\n(2n-3/2n)*V REF+\n(2n-2/2n)*V REF+\n(2n-1/2n)*V REF+\n(2n/2n)*V REF+\nDS12469 Rev 9 151/198STM32L412xx Electrical characteristics\n165Figure 35. Typical connect ion diagram when using the ADC with FT/TT pins\nfeaturing analog switch function\n1. Refer to Table 75: ADC characteristics  for the values of RAIN and CADC.\n2. Cparasitic  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the \npad capacitance (refer to Table 69: I/O static characteristics ). A high Cparasitic  value will downgrade \nconversion accuracy. To remedy this, fADC should be reduced.\n3. Refer to Table 69: I/O static characteristics  for the values of Ilkg.\n4. Refer to Figure 21: Power supply scheme .\nGeneral PCB design guidelines\nPower supply decoupling should be performed as shown in Figure  21: Power supply \nscheme . The 10  nF capacitor should be ceramic (good quality) and it should be placed as \nclose as possible to the chip.MSv67871V3Sample-and-hold ADC converter\nConverter\nCparasitic(2)Ilkg(3) CADCVDDA(4)\nRAIN(1)\nVAINRADCVREF+(4)\nVSSAI/O \nanalog \nswitch\nSampling \nswitch with \nmultiplexing\nVSS VSS\nElectrical characteristics STM32L412xx\n152/198 DS12469 Rev 96.3.19 Comparator characteristics\n          Table 81. COMP characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nVDDA Analog supply voltage - 1.62 - 3.6\nV VINComparator input voltage \nrange-0 - VDDA\nVBG(2)Scaler input voltage - VREFINT\nVSC Scaler offset voltage - - ±5 ±10 mV\nIDDA(SCALER)Scaler static consumption \nfrom VDDABRG_EN=0 (bridge disable) - 200 300 nA\nBRG_EN=1 (bridge enable) - 0.8 1 µA\ntSTART_SCALER Scaler startup time - - 100 200 µs\ntSTARTComparator startup time to \nreach propagation delay \nspecificationHigh-speed \nmodeVDDA ≥ 2.7 V - - 5\nµsVDDA < 2.7 V - - 7\nMedium modeVDDA ≥ 2.7 V - - 15\nVDDA < 2.7 V - - 25\nUltra-low-power mode - - 40\ntD(3) Propagation delay with \n100 mV overdriveHigh-speed \nmodeVDDA ≥ 2.7 V - 55 80\nns\nVDDA < 2.7 V - 65 100\nMedium mode - 0.55 0.9\nµs\nUltra-low-power mode - 4 7\nVoffset Comparator offset errorFull common \nmode range-- ± 5 ± 2 0 m V\nVhys Comparator hysteresisNo hysteresis - 0 -\nmVLow hysteresis 4 8 16\nMedium hysteresis 8 15 30High hysteresis 15 27 52\nDS12469 Rev 9 153/198STM32L412xx Electrical characteristics\n1656.3.20 Operational ampl ifiers characteristics\n          IDDA(COMP)Comparator consumption \nfrom VDDA Ultra-low-\npower modeStatic - 400 600\nnA With 50 kHz \n±100 mV overdrive square signal-1 2 0 0-\nMedium modeStatic - 5 7\nµAWith 50 kHz \n±100 mV overdrive \nsquare signal-6-\nHigh-speed \nmodeStatic - 70 100\nWith 50 kHz \n±100 mV overdrive \nsquare signal-7 5-\nIbiasComparator input bias \ncurrent-- - -(4)nA\n1. Guaranteed by design, unless otherwise specified.\n2. Refer to Table 24: Embedded internal voltage reference .\n3. Guaranteed by characterization results.4. Mostly I/O leakage when used in analog mode. Refer to I\nlkg parameter in Table 69: I/O static characteristics .Table 81. COMP characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nTable 82.  OPAMP characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nVDDAAnalog supply \nvoltage(2) -1 . 8 - 3 . 6 V\nCMIRCommon mode \ninput range-0 - VDDA V\nVIOFFSETInput offset \nvoltage25 °C, No Load on output. - - ±1.5\nmV\nAll voltage/Temp. - - ±3\n∆VIOFFSETInput offset \nvoltage driftNormal mode - ±5 -\nμV/°C\nLow-power mode - ±10 -\nTRIMOFFSETP\nTRIMLPOFFSETPOffset trim step \nat low common \ninput voltage \n(0.1 ₓ VDDA)-- 0 . 8 1 . 1\nmV\nTRIMOFFSETN\nTRIMLPOFFSETNOffset trim step \nat high common \ninput voltage (0.9 ₓ V\nDDA)-- 1 1 . 3 5\nElectrical characteristics STM32L412xx\n154/198 DS12469 Rev 9ILOAD Drive currentNormal mode\nVDDA ≥ 2 V- - 500\nµALow-power mode - - 100\nILOAD_PGADrive current in \nPGA modeNormal mode\nVDDA ≥ 2 V- - 450\nLow-power mode - - 50\nRLOADResistive load  \n(connected to VSSA or to \nVDDA)Normal mode\nV\nDDA < 2 V4--\nkΩLow-power mode 20 - -\nRLOAD_PGAResistive load \nin PGA mode  \n(connected to \nVSSA or to \nVDDA)Normal mode\nVDDA < 2 V4.5 - -\nLow-power mode 40 - -\nCLOAD Capacitive load - - - 50 pF\nCMRRCommon mode \nrejection ratioNormal mode - -85 -\ndB\nLow-power mode - -90 -\nPSRRPower supply \nrejection ratioNormal modeCLOAD  ≤ 50 pf,  \nRLOAD  ≥ 4 kΩ DC70 85 -\ndB\nLow-power modeCLOAD  ≤ 50 pf,  \nRLOAD  ≥ 20 kΩ DC72 90 -\nGBWGain Bandwidth \nProductNormal modeVDDA ≥ 2.4 V  \n(OPA_RANGE = 1)550 1600 2200\nkHzLow-power mode 100 420 600\nNormal modeVDDA < 2.4 V  \n(OPA_RANGE = 0)250 700 950\nLow-power mode 40 180 280\nSR(3)Slew rate  \n(from 10 and \n90% of output voltage)Normal mode\nV\nDDA ≥ 2.4 V-7 0 0-\nV/msLow-power mode - 180 -\nNormal mode\nVDDA < 2.4 V-3 0 0-\nLow-power mode - 80 -\nAO Open loop gainNormal mode 55 110 -\ndB\nLow-power mode 45 110 -\nVOHSAT(3) High saturation \nvoltageNormal mode\nIload = max or Rload = \nmin Input at VDDA.VDDA -\n100--\nmVLow-power modeVDDA -\n50--\nVOLSAT(3) Low saturation \nvoltageNormal modeIload = max or Rload = \nmin Input at 0.- - 100\nLow-power mode - - 50\nφm Phase marginNormal mode - 74 -\n°\nLow-power mode - 66 -Table 82.  OPAMP characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nDS12469 Rev 9 155/198STM32L412xx Electrical characteristics\n165GM Gain marginNormal mode - 13 -\ndB\nLow-power mode - 20 -\ntWAKEUPWake up time \nfrom OFF state.Normal modeCLOAD  ≤ 50 pf,  \nRLOAD  ≥ 4 kΩ \nfollower \nconfiguration-5 1 0\nµs\nLow-power modeCLOAD  ≤ 50 pf,  \nRLOAD  ≥ 20 kΩ \nfollower configuration-1 0 3 0\nI\nbiasOPAMP input \nbias currentGeneral purpose input - - -(4)nA\nPGA gain(3) Non inverting \ngain value--2-\n--4-\n-8-\n-1 6-\nRnetworkR2/R1 internal \nresistance \nvalues in PGA \nmode(5)PGA Gain = 2 - 80/80 -\nkΩ/kΩPGA Gain = 4 -120/\n40-\nPGA Gain = 8 -140/\n20-\nPGA Gain = 16 -150/\n10-\nDelta RResistance \nvariation (R1 or \nR2)-- 1 5 - 1 5 %\nPGA gain error PGA gain error - -1 - 1 %\nPGA BWPGA bandwidth \nfor different non \ninverting gainGain = 2 - -GBW/\n2-\nMHzGain = 4 - -GBW/\n4-\nGain = 8 - -GBW/\n8-\nGain = 16 - -GBW/\n16-Table 82.  OPAMP characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nElectrical characteristics STM32L412xx\n156/198 DS12469 Rev 96.3.21 Temperature sensor characteristics\n          enVoltage noise \ndensityNormal modeat 1 kHz, Output \nloaded with 4 k Ω-5 0 0-\nnV/√HzLow-power modeat 1 kHz, Output \nloaded with 20 k Ω-6 0 0-\nNormal modeat 10 kHz, Output \nloaded with 4 k Ω-1 8 0-\nLow-power modeat 10 kHz, Output \nloaded with 20 k Ω-2 9 0-\nIDDA(OPAMP)(3)OPAMP \nconsumption \nfrom VDDA Normal modeno Load, quiescent \nmode- 120 260\nµA\nLow-power mode - 45 100\n1. Guaranteed by design, unless otherwise specified.\n2. The temperature range is limited to 0 °C-125 °C when VDDA is below 2 V \n3. Guaranteed by characterization results.4. Mostly I/O leakage, when used in analog mode. Refer to I\nlkg parameter in Table 69: I/O static characteristics .\n5. R2 is the internal resistance between OPAMP output and OP AMP inverting input. R1 is the internal resistance between \nOPAMP inverting input and ground. The PGA gain =1+R2/R1Table 82.  OPAMP characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nTable 83. TS characteristics \nSymbol Parameter Min Typ Max Unit\nTL(1)VTS linearity with temperature - ±1 ±2 °C\nAvg_Slope(2)Average slope 2.3 2.5 2.7 mV/°C\nV30 Voltage at 30°C (±5 °C)(3)0.742 0.76 0.785 V\ntSTART\n(TS_BUF)(1) Sensor Buffer Start-up time in continuous mode(4)-8 1 5 µ s\ntSTART(1)Start-up time when entering in continuous mode(4)-7 0 1 2 0 µ s\ntS_temp(1)ADC sampling time when reading the temperature 5 - - µs\nIDD(TS)(1) Temperature sensor consumption from VDD, when \nselected by ADC-4 . 77µ A\n1. Guaranteed by design.\n2. Guaranteed by characterization results.3. Measured at V\nDDA = 3.0 V ±10 mV. The V30 ADC conversion result is stored in the TS_CAL1 byte. Refer to Table 8: \nTemperature sensor calibration values .\n4.  Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.\nDS12469 Rev 9 157/198STM32L412xx Electrical characteristics\n1656.3.22 VBAT monitoring characteristics\n          \n          \n6.3.23 Timer characteristics\nThe parameters given in the following tables are guaranteed by design.\nRefer to Section  6.3.14: I/O port characteristics  for details on the input/output alternate \nfunction characteristics (output compare, in put capture, external  clock, PWM output).\n          Table 84. VBAT monitoring characteristics \nSymbol Parameter Min Typ Max Unit\nR Resistor bridge for VBAT -3 × 3 9- k Ω\nQR a t i o  o n  VBAT measurement - 3 - -\nEr(1)\n1. Guaranteed by design.Error on Q -10 - 10 %\ntS_vbat(1)ADC sampling time when reading the VBAT 12 - - µs\nTable 85. VBAT charging characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nRBCBattery \ncharging \nresistor VBRS = 0 - 5 -\nkΩ\nVBRS = 1 - 1.5 -\nTable 86. TIMx(1) characteristics \n1. TIMx, is used as a general term in which x stands for 1,2,3,4,5,6,7,8,15,16 or 17.Symbol Parameter Conditions Min Max Unit\ntres(TIM) Timer resolution time-1 - tTIMxCLK\nfTIMxCLK  = 80 MHz 12.5 - ns\nfEXTTimer external clock \nfrequency on CH1 to CH4-0 fTIMxCLK /2 MHz\nfTIMxCLK  = 80 MHz 0 40 MHz\nResTIM Timer resolutionTIMx (except \nTIM2)-1 6\nbit\nTIM2 - 32\ntCOUNTER16-bit counter clock \nperiod- 1 65536 tTIMxCLK\nfTIMxCLK  = 80 MHz 0.0125 819.2 µs\ntMAX_COUNTMaximum possible count \nwith 32-bit counter- - 65536 × 65536 tTIMxCLK\nfTIMxCLK  = 80 MHz - 53.68 s\nElectrical characteristics STM32L412xx\n158/198 DS12469 Rev 9          \n          \n6.3.24 Communication interfaces characteristics\nI2C interface  characteristics\nThe I2C interface meets the timings requirements of the I2C-bus specification and user \nmanual rev. 03 for: \n• Standard-mode (Sm): with a bit rate up to 100 kbit/s \n• Fast-mode (Fm): with a bit rate up to 400 kbit/s \n• Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s. \nThe I2C timings requirements are guaranteed by design when the I2C peripheral is properly \nconfigured (refer to RM0394 reference manual).\nThe SDA and SCL I/O requirements are met with the following restrictions: the SDA and \nSCL I/O pins are not “true” open-drain. Wh en configured as open-drain, the PMOS \nconnected between the I/O pin and VDDIOx  is disabled, but is still pr esent. Only FT_f I/O pins \nsupport Fm+ low level output current maximum requirement. Refer to Section  6.3.14: I/O \nport characteristics  for the I2C I/Os  characteristics.\nAll I2C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog \nfilter characteristics: Table 87. IWDG min/max timeout period at 32 kHz (LSI)(1) \n1. The exact timings still depend on the phasing of the APB in terface clock versus the LSI clock so that there \nis always a full RC period of uncertainty.Prescaler divider PR[2:0] bitsMin timeout RL[11:0]= \n0x000Max timeout RL[11:0]= \n0xFFFUnit\n/4 0 0.125 512\nms/8 1 0.250 1024\n/16 2 0.500 2048\n/32 3 1.0 4096/64 4 2.0 8192\n/128 5 4.0 16384\n/256 6 or 7 8.0 32768\nTable 88. WWDG min/max timeout value at 80 MHz (PCLK) \nPrescaler WDGTB Min timeout value Max timeout value Unit\n1 0 0.0512 3.2768\nms2 1 0.1024 6.5536\n4 2 0.2048 13.10728 3 0.4096 26.2144\nDS12469 Rev 9 159/198STM32L412xx Electrical characteristics\n165          Table 89. I2C analog filter characteristics(1) \n1. Guaranteed by design.Symbol Paramete rM i n M a x U n i t\ntAFMaximum pulse width of spikes \nthat are suppressed by the analog filter50\n(2)\n2. Spikes with widths below tAF(min) are filtered.260(3)\n3. Spikes with widths above tAF(max)  are not filteredns\nElectrical characteristics STM32L412xx\n160/198 DS12469 Rev 9SPI characteristics\nUnless otherwise specified, the parameters given in Table  90 for SPI are derived from tests \nperformed under the ambient temperature, fPCLKx frequency and supply voltage conditions \nsummarized in Table  21: General operating conditions .\n• Output speed is set to OSPEEDRy[1:0] = 11\n• Capacitive load C = 30 pF\n• Measurement points are done at CMOS levels: 0.5 ₓ VDD\nRefer to Section  6.3.14: I/O port characteristics  for more details on the input/output alternate \nfunction characteristics (NSS,  SCK, MOSI, MISO for SPI).\n          Table 90. SPI characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\n    fSCK\n1/tc(SCK)SPI clock frequencyMaster mode receiver/full duplex  \n2.7 < VDD < 3.6 V  \nVoltage Range 1\n--40\nMHzMaster mode receiver/full duplex  \n1.71 < VDD < 3.6 V  \nVoltage Range 116\nMaster mode transmitter  \n1.71 < VDD < 3.6 V  \nVoltage Range 140\nSlave mode receiver  \n1.71 < VDD < 3.6 V  \nVoltage Range 140\nSlave mode transmitter/full duplex  \n2.7 < VDD < 3.6 V  \nVoltage Range 137(2)\nSlave mode transmitter/full duplex  \n1.71 < VDD < 3.6 V  \nVoltage Range 120(2)\nVoltage Range 2 13\ntsu(NSS) NSS setup time Slave mode, SPI prescaler = 2 4 ₓTPCLK -- n s\nth(NSS) NSS hold time Slave mode, SPI prescaler = 2 2 ₓTPCLK -- n s\ntw(SCKH)\ntw(SCKL)SCK high and low time Master mode TPCLK -2 TPCLK TPCLK +2 ns\ntsu(MI)Data input setup timeMaster mode 4 - -\nns\ntsu(SI) Slave mode 1.5 - -\nth(MI)Data input hold timeMaster mode 6.5 - -\nns\nth(SI) Slave mode 1.5 - -\nta(SO) Data output access time Slave mode 9 - 36 ns\ntdis(SO) Data output disable time Slave mode 9 - 16 ns\nDS12469 Rev 9 161/198STM32L412xx Electrical characteristics\n165Figure 36. SPI timing diagram - slave mode and CPHA = 0tv(SO)Data output valid timeSlave mode 2.7 < VDD < 3.6 V  \nVoltage Range 1- 12.5 13.5\nnsSlave mode 1.71 < VDD < 3.6 V  \nVoltage Range 1-1 2 . 5 2 4\nSlave mode 1.71 < VDD < 3.6 V  \nVoltage Range 2-1 2 . 5 3 3\ntv(MO) Master mode - 4.5 6\nth(SO)Data output hold timeSlave mode 7 - -\nns\nth(MO) Master mode 0 - -\n1. Guaranteed by characterization results.\n2. Maximum frequency in Slave transmitter mode is determined by the sum of tv(SO)  and tsu(MI)  which has to fit into SCK low or \nhigh phase preceding the SCK sampling edge.  This value can be achieved when th e SPI communicates with a master \nhaving tsu(MI)  = 0 while Duty(SCK) = 50 %.Table 90. SPI characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nMSv41658V1NSS input\nCPHA=0\nCPOL=0SCK inputCPHA=0\nCPOL=1\nMISO output\nMOSI inputtsu(SI)th(SI)tw(SCKL)tw(SCKH)tc(SCK)\ntr(SCK)th(NSS)\ntdis(SO)tsu(NSS)\nta(SO) tv(SO)\nNext bits INLast bit OUT\nFirst bit INFirst bit OUT Next bits OUTth(SO) tf(SCK)\nLast bit IN\nElectrical characteristics STM32L412xx\n162/198 DS12469 Rev 9Figure 37. SPI timing diagram - slave mode and CPHA = 1\n1. Measurement points are done at CMOS levels: 0.3 VDD and 0.7 VDD.\nFigure 38. SPI timing diagram - master mode\n1. Measurement points are done at CMOS levels: 0.3 VDD and 0.7 VDD.MSv41659V1NSS input\nCPHA=1\nCPOL=0SCK inputCPHA=1\nCPOL=1\nMISO output\nMOSI inputtsu(SI) th(SI)tw(SCKL)tw(SCKH) tsu(NSS)tc(SCK)\nta(SO) tv(SO)\nFirst bit OUT Next bits OUT\nNext bits INLast bit OUTth(SO) tr(SCK)tf(SCK) th(NSS)\ntdis(SO)\nFirst bit IN Last bit IN\nai14136dSCK OutputCPHA=0\nCPOL=0\nMOSI\nOUTPUTMISO\nINPUTCPHA=0\nCPOL=1\nLSB OUTLSB IN\nBIT1 OUTNSS input\ntc(SCK)\ntw(SCKH)\ntw(SCKL)tr(SCK)\ntf(SCK)\nth(MI)HighSCK OutputCPHA=1\nCPOL=0\nCPHA=1\nCPOL=1\ntsu(MI)\ntv(MO) th(MO)MSB IN BIT6 IN\nMSB OUT\nDS12469 Rev 9 163/198STM32L412xx Electrical characteristics\n165Quad SPI characteristics\nUnless otherwise specified,  the parameters given in Table 91  and Table 92  for Quad SPI \nare derived from tests performed under the ambient temperature, fAHB frequency and VDD \nsupply voltage condit ions summarized in Table 21: General operating conditions , with the \nfollowing configuration:\n• Output speed is set to OSPEEDRy[1:0] = 11\n• Capacitive load C = 15 or 20 pF\n• Measurement points are done at CMOS levels: 0.5 ₓ VDD\nRefer to Section 6.3.14: I/O port characteristics  for more details on the input/output alternate \nfunction characteristics.\n          \nTable 91. Quad SPI characteristics in SDR mode(1) \nSymbol Parameter  Conditions  Min Typ Max Unit\nFCK\n1/t(CK)Quad SPI clock frequency1.71 < VDD< 3.6 V, CLOAD  = 20 pF\nVoltage Range 1 -- 4 0\nMHz1.71 < VDD< 3.6 V, CLOAD  = 15 pF\nVoltage Range 1-- 4 8\n2.7 < VDD< 3.6 V, CLOAD  = 15 pF\nVoltage Range 1-- 6 0\n1.71 < VDD < 3.6 V CLOAD  = 20 pF\nVoltage Range 2 -- 2 6\ntw(CKH) Quad SPI clock high and   \nlow timefAHBCLK = 48 MHz, presc=0 t(CK)/2-2 - t(CK)/2\nnstw(CKL) t(CK)/2 - t(CK)/2+2\nts(IN) Data input setup timeVoltage Range 1 2 - -\nVoltage Range 2 3.5 - -\nth(IN) Data input hold timeVoltage Range 1 5 - -\nVoltage Range 2 6.5 - -\ntv(OUT) Data output valid timeVoltage Range 1 - 1 5\nVoltage Range 2 - 3 5\nth(OUT) Data output hold timeVoltage Range 1 0 - -\nVoltage Range 2 0 - -\n1. Guaranteed by characterization results.\nElectrical characteristics STM32L412xx\n164/198 DS12469 Rev 9          Table 92. QUADSPI characteristics in DDR mode(1) \nSymbol Parameter  Conditions  Min Typ Max Unit\nFCK\n1/t(CK)Quad SPI clock \nfrequency1.71 < VDD < 3.6 V, CLOAD  = 20 pF\nVoltage Range 1 -- 4 0\nMHz2 < VDD < 3.6 V, CLOAD  = 20 pF\nVoltage Range 1-- 4 8\n1.71 < VDD < 3.6 V, CLOAD  = 15 pF\nVoltage Range 1-- 4 8\n1.71 < VDD < 3.6 V CLOAD  = 20 pF\nVoltage Range 2-- 2 6\ntw(CKH) Quad SPI clock high \nand   low timefAHBCLK = 48 MHz, presc=0 t(CK)/2-2 - t(CK)/2\nnstw(CKL) t(CK)/2 - t(CK)/2+2\ntsr(IN)Data input setup time \non rising edgeVoltage Range 1 1\n--\nVoltage Range 2 3.5\ntsf(IN)Data input setup time \non falling edgeVoltage Range 1 1\n--\nVoltage Range 2 1.5\nthr(IN)Data input hold time \non rising edgeVoltage Range 1 6\n--\nVoltage Range 2 6.5\nthf(IN)Data input hold time \non falling edgeVoltage Range 1 5.5\n--\nVoltage Range 2 5.5\ntvr(OUT)Data output valid time \non rising edgeVoltage Range 1\n-55 . 5\nVoltage Range 2 9.5 14\ntvf(OUT)Data output valid time \non falling edgeVoltage Range 1\n-58 . 5\nVoltage Range 2 15 19\nthr(OUT)Data output hold time \non rising edgeVoltage Range 1 3.5 -\n-\nVoltage Range 2 8 -\nthf(OUT)Data output hold time \non falling edgeVoltage Range 1 3.5 -\n-\nVoltage Range 2 13 -\n1. Guaranteed by characterization results.\nDS12469 Rev 9 165/198STM32L412xx Electrical characteristics\n165Figure 39. Quad SPI timing diagram - SDR mode\nFigure 40. Quad SPI ti ming diagram - DDR mode\nUSB characteristics\nThe USB interface is fully comp liant with the USB specification version 2.0 and is USB-IF \ncertified (for Full-speed device operation).\n          MSv36878V1Data output D0 D1 D2Clock\nData input D0 D1 D2t(CK) tw(CKH) tw(CKL) tr(CK) tf(CK)\nts(IN) th(IN)tv(OUT) th(OUT)\nMSv36879V3Data output IO0 IO2 IO4Clock\nData input IO0 IO2 IO4t(CLK) tw(CLKH) tw(CLKL) tr(CLK) tf(CLK)\ntsf(IN)thf(IN)tvf(OUT) thr(OUT)\nIO1 IO3 IO5\nIO1 IO3 IO5tvr(OUT) thf(OUT)\ntsr(IN)thr(IN)\nTable 93. USB electrical characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nVDDUSB USB transceiver operating voltage 3.0(2)-3 . 6 V\nTcrystal_less USB crystal less operation temperature -15 - 85 °C\ntSTARTUP(3)USB transceiver startup time - - 1.0 μs \nRPUI Embedded USB_DP pull-up value during idle 900 1250 1600\nΩ\nRPUREmbedded USB_DP pull-up value during \nreception1400 2300 3200\nZDRV(3)Output driver impedance(4) Driving high \nand low28 36 44 Ω\n1. TA = -40 to 125 °C unless otherwise specified.\n2. The STM32L412xx USB functionality is ensured down to 2. 7 V but not the full USB electrical characteristics \nwhich are degraded in the 2.7-to-3.0 V voltage range.\n3. Guaranteed by design.4. No external termination series resistors are r equired on USB_DP (D+) and USB_DM (D-); the matching \nimpedance is already included in the embedded driver.\nPackage information STM32L412xx\n166/198 DS12469 Rev 97 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of \nECOPACK packages, depending on their level of environmental compliance. ECOPACK \nspecifications, grade definitions a nd product status are available at: www.st.com . \nECOPACK is an ST trademark.\nDS12469 Rev 9 167/198STM32L412xx Package information\n1937.1 LQFP64 package information\nThis LQFP is 64-pin, 10 x 10 mm low-profile quad flat package.\nNote: See list of notes in the notes section.\nFigure 41. LQFP64 - Outline(15)\nD 1/4\nE 1/4(6)\naaa C A-B D4x N/4 TIPS\nbbb H A-B D 4x\n(13)(N – 4)x e\n0.05A\nA2 A1 (12)bddd C A-B DcccC\nC\nD\n(5) (2)(4)\nD1\nD(3)\nD 1/4E 1/4\n(6)1\n2\n3\n(3) A B(3) (5)\n(2)\nE1 E\nA A\n(Section A-A)(4)\n5W_LQFP64_ME_V1(10)NBOTTOM VIEW\nTOP VIEWSECTION A-AGAUGE PLANE\nBBSECTION B-BH\nLSR1\nR2\nSECTION B-Bb\nb1c c1WITH PLATING\nBASE METAL1\n3\n2\n(L1)(2)\n0.25\n(11)\n(9)(11)\n(11) (11)\n(11)(1)\nPackage information STM32L412xx\n168/198 DS12469 Rev 9          Table 94. LQFP64 - Mechanical data \nSymbolmillimeters inches(14)\nMin Typ Max Min Typ Max\nA - - 1.60 - - 0.0630\nA1(12)0.05 - 0.15 0.0020 - 0.0059\nA2 1.35 1.40 1.45 0.0531 0.0551 0.0570\nb(9)(11)0.17 0.22 0.27 0.0 067 0.0087 0.0106\nb1(11)0.17 0.20 0.23 0.0 067 0.0079 0.0091\nc(11)0.09 - 0.20 0.0035 - 0.0079\nc1(11)0.09 - 0.16 0.0035 - 0.0063\nD(4)12.00 BSC 0.4724 BSC\nD1(2)(5)10.00 BSC 0.3937 BSC\nE(4)12.00 BSC 0.4724 BSC\nE1(2)(5)10.00 BSC 0.3937 BSC\ne 0.50 BSC 0.1970 BSCL 0.45 0.60 0.75 0.0177 0.0236 0.0295\nL1 1.00 REF 0.0394 REF\nN\n(13)64\nθ 0° 3.5° 7° 0° 3.5° 7°\nθ1 0° - - 0° - -\nθ2 10° 12° 14° 10° 12° 14°\nθ3 10° 12° 14° 10° 12° 14°\nR1 0.08 - - 0.0031 - -R2 0.08 - 0.20 0.0031 - 0.0079\nS 0.20 - - 0.0079 - -\naaa\n(1)0.20 0.0079\nbbb(1)0.20 0.0079\nccc(1)0.08 0.0031\nddd(1)0.08 0.0031\nDS12469 Rev 9 169/198STM32L412xx Package information\n193Notes:\n1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.\n2. The Top package body size may be smaller than the bottom package size by as much \nas 0.15 mm.\n3. Datums A-B and D to be determined at datum plane H.\n4. To be determined at seating datum plane C.\n5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash \nor protrusions is “0.25 mm” per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.\n6. Details of pin 1 identifier are optional but must be located within the zone indicated.\n7. All Dimensions are in millimeters.\n8. No intrusion allo wed inwards the leads.\n9. Dimension “b” does not include dambar protrusion. Allowable dambar protrusion shall \nnot cause the lead width to exceed the ma ximum “b” dimension by more than 0.08 mm. \nDambar cannot be located on the lower ra dius or the foot. Minimum space between \nprotrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.\n10. Exact shape of each corner is optional.\n11. These dimensions apply to the flat sect ion of the lead between 0.10 mm and 0.25 mm \nfrom the lead tip.\n12. A1 is defined as the distance from the s eating plane to the lowest point on the package \nbody.\n13. “N” is the number of terminal po sitions for the specified body size.\n14. Values in inches are converted from mm and rounded to 4 decimal digits.\n15. Drawing is not to scale.\n          \nFigure 42. LQFP64 - Recommended footprint\n1. Dimensions are expr essed in millimeters.48\n32 49\n64 17\n1 161.200.3033\n10.3012.70\n10.300.5\n7.80\n12.70\n5W_LQFP64_FP_V2\nPackage information STM32L412xx\n170/198 DS12469 Rev 9Device marking\nThe following figure shows the locations and orie ntation of the marking areas versus pin 1. It \nalso gives an example of topside marking.\nThe printed markings may differ depending on the supply chain.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 43. LQFP64 marking (package top view)\n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST  is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for th e customer using any of these engineering samples in \nproduction. ST’s Quality department must be contacte d prior to any decision to use these engineering \nsamples to run a qualification activity.\nFigure 44. LQFP64 (external SMPS device) marking (package top view)\n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST  is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for th e customer using any of these engineering samples in MS49693V1Date code\nPin 1 identifierSTM32L412\nRBT6Product identification(1)Revision code\nA\nYWW\nMS49694V1Date code\nPin 1 identifierSTM32L412\nRBT6PProduct identification(1)Revision code\nA\nYWW\nDS12469 Rev 9 171/198STM32L412xx Package information\n193production. ST’s Quality department must be contacte d prior to any decision to use these engineering \nsamples to run a qualification activity.\n7.2 UFBGA64 package information\nThis UFBGA is a 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid array \npackage\nFigure 45. UFBGA64 – Outline\n1. Drawing is not to scale.\n          \nA019_ME_V1Seating plane\nA1\neF\nF\nD\nH\nØb (64 balls)AE\nTOP VIEW BOTTOM VIEW1 8eA\nYXZ\nddd Z\nD1E1\neee Z Y X\nfffØ\nØM\nMZA3A4\nA1 ball \nidentifierA1 ball \nindex areaA2\nTable 95. UFBGA64 – Mechanical data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA 0.460 0.530 0.600 0.0181 0.0209 0.0236\nA1 0.050 0.080 0.110 0.0020 0.0031 0.0043\nA2 0.400 0.450 0.500 0.0157 0.0177 0.0197A3 0.080 0.130 0.180 0.0031 0.0051 0.0071\nA4 0.270 0.320 0.370 0.0106 0.0126 0.0146\nb 0.170 0.280 0.330 0.0067 0.0110 0.0130\nD 4.850 5.000 5.150 0.1909 0.1969 0.2028\nD1 3.450 3.500 3.550 0.1358 0.1378 0.1398\nE 4.850 5.000 5.150 0.1909 0.1969 0.2028\nPackage information STM32L412xx\n172/198 DS12469 Rev 9          \nFigure 46. UFBGA64 – Recommended footprint\nDevice marking\nThe following figure gives an example of topside marking orientation versus ball A1 identifier \nlocation.E1 3.450 3.500 3.550 0.1358 0.1378 0.1398\ne - 0.500 - - 0.0197 -\nF 0.700 0.750 0.800 0.0276 0.0295 0.0315\nddd - - 0.080 - - 0.0031\neee - - 0.150 - - 0.0059\nfff - - 0.050 - - 0.0020\n1. Values in inches are converted fr om mm and rounded to 4 decimal digits.Table 95. UFBGA64 – Mechanical data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA 0.460 0.530 0.600 0.0181 0.0209 0.0236\nTable 96. UFBGA64 - Recommended PCB design rules (0.5 mm pitch BGA) \nDimension Recommended values\nPitch 0.5\nDpad 0.280 mm\nDsm0.370 mm typ. (depends on the soldermask \nregistration tolerance)\nStencil opening 0.280 mm\nStencil thickness Between 0.100 mm and 0.125 mmPad trace width 0.100 mmBGA_WLCSP_FT_V1DsmDpad\nDS12469 Rev 9 173/198STM32L412xx Package information\n193The printed markings may differ depending on the supply chain.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 47. UFBGA64 marking (package top view)\n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST  is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for th e customer using any of these engineering samples in \nproduction. ST’s Quality department must be contacte d prior to any decision to use these engineering \nsamples to run a qualification activity.MS49695V1Product identification(1) L412RBI6\nWWY\nA\nDate code\nPin 1 identifier\nPackage information STM32L412xx\n174/198 DS12469 Rev 97.3 LQFP48 package information\nThis LQFP is a 48-pin, 7 x 7 mm  low-profile quad flat package\nNote: See list of notes in the notes section.\nFigure 48. LQFP48 - Outline(15)\nSECTION A-AGAUGE PLANE\nBBSECTION B-BH\nLSR1\nR2\nSECTION B-Bb\nb1c c1WITH PLATING\nBASE METAL1\n3\n2\n5B_LQFP48_ME_V1(6)aaa C A-B D4x N/4 TIPS\nbbb H A-B D 4x\nddd C A-B D(12)(13)(N – 4)x e\nccc CAD 1/4\nE 1/4\n0.05\nA1A2\nbC\n(3)\nE1D 1/4(3)\n(4)A1\n2\n3(2)(5)D1D\nD(3)(4)\nE\n(Section A-A)BE 1/4N(10)\n(5)(2)(6)\nA ABOTTOM VIEW\nTOP VIEW(L1)(2)\n0.25\n(11)\n(9)(11)\n(11) (11)\n(11)(1)\nDS12469 Rev 9 175/198STM32L412xx Package information\n193          Table 97. LQFP48 - Mechanical data \nSymbolmillimeters inches(14)\nMin Typ Max Min Typ Max\nA  -  - 1.60  -  - 0.0630\nA1(12)0.05  - 0.15 0.0020 - 0.0059\nA2 1.35 1.40 1.45 0.0531 0.0551 0.0571\nb(9)(11)0.17 0.22 0.27 0.0067 0.0087 0.0106\nb1(11)0.17 0.20 0.23 0.0067 0.0079 0.0090\nc(11)0.09  - 0.20 0.0035 - 0.0079\nc1(11)0.09  - 0.16 0.0035 - 0.0063\nD(4)9.00 BSC 0.3543 BSC\nD1(2)(5)7.00 BSC 0.2756 BSC\nE(4)9.00 BSC 0.3543 BSC\nE1(2)(5)7.00 BSC 0.2756 BSC\ne 0.50 BSC 0.1970 BSC\nL 0.45 0.60 0.75 0.0177 0.0236 0.0295\nL1  1.00 REF  0.0394 REF\nN(13)48\nθ 0° 3.5° 7° 0° 3.5° 7°\nθ1 0 ° -- 0 ° --\nθ2 10° 12° 14° 10° 12° 14°\nθ3 10° 12° 14° 10° 12° 14°\nR1 0.08 - - 0.0031 - -\nR2 0.08 - 0.20 0.0031 - 0.0079\nS 0.20 - - 0.0079 - -\naaa(1)(7)0.20 0.0079\nbbb(1)(7)0.20 0.0079\nccc(1)(7)0.08 0.0031\nddd(1)(7)0.08 0.0031\nPackage information STM32L412xx\n176/198 DS12469 Rev 9Notes:\n1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.\n2. The Top package body size may be smaller than the bottom package size by as much \nas 0.15 mm.\n3. Datums A-B and D to be determined at datum plane H.\n4. To be determined at seating datum plane C.\n5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash \nor protrusions is “0.25 mm” per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.\n6. Details of pin 1 identifier are optional but must be located within the zone indicated.\n7. All Dimensions are in millimeters.\n8. No intrusion allo wed inwards the leads.\n9. Dimension “b” does not include dambar protrusion. Allowable dambar protrusion shall \nnot cause the lead width to exceed the ma ximum “b” dimension by more than 0.08 mm. \nDambar cannot be located on the lower ra dius or the foot. Minimum space between \nprotrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.\n10. Exact shape of each corner is optional.\n11. These dimensions apply to the flat sect ion of the lead between 0.10 mm and 0.25 mm \nfrom the lead tip.\n12. A1 is defined as the distance from the s eating plane to the lowest point on the package \nbody.\n13. “N” is the number of terminal po sitions for the specified body size.\n14. Values in inches are converted from mm and rounded to 4 decimal digits.\n15. Drawing is not to scale.\nFigure 49. LQFP48 - Recommended footprint\n1. Dimensions are expr essed in millimeters.1224\n13736\n5.800.30251.200.50\n13 489.70 7.30\n9.700.20\n5B_LQFP48_FP_V1\nDS12469 Rev 9 177/198STM32L412xx Package information\n193Device marking\nThe following figure shows the locations and orie ntation of the marking areas versus pin 1. It \nalso gives an example of topside marking.\nThe printed markings may differ depending on the supply chain.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 50. LQFP48 marking (package top view)\n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST  is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for th e customer using any of these engineering samples in \nproduction. ST’s Quality department must be contacte d prior to any decision to use these engineering \nsamples to run a qualification activity.MS49696V1Date code\nPin 1 identifierCBT6Product identification(1)\nRevision code\n AYWWSTM32L412\nPackage information STM32L412xx\n178/198 DS12469 Rev 97.4 UFQFPN48 package information\nThis UFQFPN is a 48-lead, 7x7 mm, 0.5 mm pitch,  ultra thin fine pitch quad flat package\nFigure 51. UFQFPN48 - Outline\n1. Drawing is not to scale.\n2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.\n3. There is an exposed die pad on the underside of the UFQFPN48 package. It is recommended to connect \nand solder this back-side pad to PCB ground.A0B9_UFQFPN48_ME_V3DPin 1 identifier\nlaser marking area\nEE\nD\nY\nD2\nE2Exposed pad  \narea\nZ1\n48Detail ZR 0.125 typ.1\n48L\nC 0.500x45°\npin1 cornerA\nSeating  plane\nA1\nb eddd\nDetail YT\nDS12469 Rev 9 179/198STM32L412xx Package information\n193          \nFigure 52. UFQFPN48 - Recommended footprint\n1. Dimensions are expr essed in millimeters.Table 98. UFQFPN48 - Mechanical data \nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA 0.500 0.550 0.600 0.0197 0.0217 0.0236\nA1 0.000  0.020 0.050 0.0000  0.0008 0.0020A3 - 0.152 - - 0.0060 -\nb 0.200 0.250 0.300 0.0079 0.0098 0.0118\nD\n(2)\n2. Dimensions D and E do not include mold protusion, not exceed 0.15 mm.6.900 7.000 7.100 0.2717 0.2756 0.2795\nD1 5.400 5.500 5.600 0.2126 0.2165 0.2205\nD2(3)\n3. Dimensions D2 and E2 are not in accordance with JEDEC.5.500 5.600 5.700 0.2165 0.2205 0.2244\nE(2)6.900 7.000 7.100 0.2717 0.2756 0.2795\nE1 5.400 5.500 5.600 0.2126 0.2165 0.2205\nE2(3)5.500 5.600 5.700 0.2165 0.2205 0.2244\ne - 0.500 - - 0.0197 -\nL 0.300 0.400 0.500 0.0118 0.0157 0.0197\nT - 0.152 - - 0.0060 -\nddd - - 0.080 - - 0.0031\n7.30\n7.300.20\n0.30\n0.550.50\n5.806.20\n6.205.60\n5.605.80\n0.75\nA0B9_UFQFPN48_FP_V348\n1\n12\n13 24253637\nPackage information STM32L412xx\n180/198 DS12469 Rev 9Device marking\nThe following figure gives an example of topside marking orientation versus ball A1 identifier \nlocation.\nThe printed markings may differ depending on the supply chain.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 53. UFQFPN48 marking (package top view)\n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST  is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for th e customer using any of these engineering samples in \nproduction. ST’s Quality department must be contacte d prior to any decision to use these engineering \nsamples to run a qualification activity.MS49697V1Date code\nPin 1 identifierCBU6Product identification(1)\nRevision code\n AYWWSTM32L412\nDS12469 Rev 9 181/198STM32L412xx Package information\n1937.5 WLCSP36 package information\nThis WLCSP - 36 balls, 2.58 x 3.07 mm, 0. 4 mm pitch, wafer level chip scale package.\nFigure 54. WLCSP36 - Outline\n1. Drawing is not to scale.\n2. Dimension is measured at the maximum bum p diameter parallel to primary datum Z.\n3. Primary datum Z and seating plane are defined by the spherical crowns of the bump.\n4. Bump position designation per JESD 95-1, SPP-010.\n          Table 99. WLCSP36 - Mechanical data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA(2)- - 0.59 - - 0.023\nA1 - 0.18 - - 0.007 -\nA2 - 0.38 - - 0.015 -\nA3(3)- 0.025 - - 0.001 -B03P_WLCSP36_DIE464_ME_V1A1 A2 A3 A4 A5 A6\nB1 B2 B3 B4 B5 B6\nC1 C2 C3 C4 C5 C6\nD1 D2 D3 D4 D5 D6\nE1 E2 E3 E4 E5 E6\nF1 F2 F3 F4 F5 F6F\nGe1A1 ball location\ne\ne\nDe2 E\naaa\n(4X)BOTTOM VIEW TOP VIEWA\nA2DETAIL AA1bbb Z\nSIDE VIEW\nA3\nb(36x)eee Z\nZ\nSEATING PLANEDETAIL A\nROTATED 90Z\nZXY ccc\ndddBUMP\nFRONT VIEW\nPackage information STM32L412xx\n182/198 DS12469 Rev 9Figure 55. WLCSP36 - Recommended footprintb 0.22 0.25 0.28 0.009 0.010 0.011\nD 2.55 2.58 2.61 0.100 0.102 0.103\nE 3.04 3.07 3.10 0.120 0.121 0.122\ne - 0.40 - - 0.016 -\ne1 - 2.00 - - 0.079 -\ne2 - 2.00 - - 0.079 -\nF(4)- 0.290 - - 0.0114 -\nG(4)- 0.535 - - 0.0211 -\naaa - 0.10 - - 0.004 -\nbbb - 0.10 - - 0.004 -\nccc - 0.10 - - 0.004 -\nddd - 0.05 - - 0.002 -\neee - 0.05 - - 0.002 -\n1. Values in inches are converted from mm and rounded to 4 decimal digits.\n2. The maximum total package height is calculated by  the RSS method (Root Sum Square) using nominal \nand tolerances values of A1 and A2.\n3. Back side coating. Nominal dimension is rounded to the 3rd decimal place resulting from process \ncapability.\n4. Calculated dimensions are rounded to the 3rd decimal placeTable 99. WLCSP36 - Mechanical data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nBGA_WLCSP_FT_V1DsmDpad\nDS12469 Rev 9 183/198STM32L412xx Package information\n193          \nDevice marking\nThe following figure gives an example of topside marking orientation versus ball 1 identifier \nlocation.\nThe printed markings may differ depending on the supply chain.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 56. WLCSP36 marking (package top view)\n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for t he customer using any of these engineering samples in \nproduction. ST’s Quality department must be contacte d prior to any decision to use these engineering \nsamples to run a qualification activity.Table 100. WLCSP36 - Recommended PCB design rules\nDimension Recommended values\nPitch 0.4 mm\nDpad 0,225 mmDsm 0.290 mm typ. (depends on soldermask registration tolerance)\nStencil opening 0.250 mm\nStencil thickness 0.100 mm\nMS51421V1L412B6\nABall A1 identifier\nDate code YWWProduct identification(1)\nRevision code\nPackage information STM32L412xx\n184/198 DS12469 Rev 97.6 UFQFPN32 package information\nThis UFQFPN is a 32 pins, 5x5 mm, 0.5 mm pi tch ultra thin fine pitch quad flat package.\nFigure 57. UFQFPN32 - Outline\n1. Drawing is not to scale.A0B8_ME_V31\n32\nPIN 1 IdentifierSEATINGPLANECC dddA\nA1\nA3e\nbD1\nbE2\nLe\nE1 E\nD2 LD\nDS12469 Rev 9 185/198STM32L412xx Package information\n193          \nFigure 58. UFQFPN32 - Recommended footprint\n1. Dimensions are expr essed in millimeters.\nDevice marking\nThe following figure gives an example of topside marking orientation versus pin 1 identifier \nlocation.Table 101. UFQFPN32 - Mechanical data \nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA 0.500 0.550 0.600 0.0197  0.0217 0.0236\nA1 0.000 0.020 0.050 0.000 0.0007 0.0020A3  - 0.152  -  - 0.0060 -\nb 0.180 0.230 0.280 0.0071 0.0091 0.0110\nD\n(2)\n2. Dimensions D and E do not include mold protrusion, not to exceed 0,15mm.4.900 5.000 5.100 0.1929 0.1969 0.2008\nD1 3.400 3.500 3.600 0.1339 0.1378 0.1417\nD2 3.400 3.500 3.600 0.1339 0.1378 0.1417\nE(2)4.900 5.000 5.100 0.1929 0.1969 0.2008\nE1 3.400 3.500 3.600 0.1339 0.1378 0.1417\nE2 3.400 3.500 3.600 0.1339 0.1378 0.1417\ne  - 0.500  -  -  0.0197  -\nL 0.300 0.400 0.500 0.0118 0.0157 0.0197\nddd - - 0.080 - - 0.0031\nA0B8_FP_V25.30\n3.80\n0.60\n3.45\n0.503.453.80\n0.75\n3.800.305.30\n1617\n98125 32\n24\nPackage information STM32L412xx\n186/198 DS12469 Rev 9The printed markings may differ depending on the supply chain.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 59. UFQFPN32 marking (package top view)\n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST  is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for th e customer using any of these engineering samples in \nproduction. ST’s Quality department must be contacte d prior to any decision to use these engineering \nsamples to run a qualification activity.MS49698V1Date code\nPin 1 identifierProduct identification(1)\nA YWWL412KB6\nRevision code\nDS12469 Rev 9 187/198STM32L412xx Package information\n1937.7 LQFP32 package information\nThis LQFP is a 32-pin, 7 x 7 mm  low-profile quad flat package.\nNote: See list of notes in the notes section.\nFigure 60. LQFP32 - Outline(15)\nSECTION A-AGAUGE PLANE\nBBSECTION B-BH\nLSR1\nR2\nSECTION B-Bb\nb1c c1WITH PLATING\nBASE METAL1\n3\n2\n(3)E1\n5V_LQFP32_ME_V1BOTTOM VIEW\nTOP VIEW(6)\naaa C A-B D4x N/4 TIPS\nbbb H A-B D 4xD 1/4\nE 1/4ddd C A-B DN\n(12)A2(13) (N – 4)x e\n0.05ccc CA1A\nbC\nD 1/4(3)\n(4)A1\n2\n3(10)(2)(5) D1D\nD (3)(4)\n(2)\n(5)E\n(6)\nA A\n(Section A-A)BE 1/4E 1/4\n(L1)(2)\n0.25\n(11)\n(9)(11)\n(11) (11)\n(11)(1)\nPackage information STM32L412xx\n188/198 DS12469 Rev 9          Table 102. LQFP32 - Mechanical data \nSymbolmillimeters inches(14)\nMin Typ Max Min Typ Max\nA  -  - 1.60  -  - 0.0630\nA1(12)0.05  - 0.15 0.002  - 0.0059\nA2 1.35 1.40 1.45 0.0531 0.0551 0.0571\nb(9)(11)0.30 0.37 0.45 0.0118 0.0146 0.0177\nb1(11)0.30 0.35 0.40 0.0118 0.0128 0.0157\nc(11)0.09 - 0.20 0.0035 - 0.0079\nc1(11)0.09 - 0.16 0.0035 - 0.0063\nD(4)9.00 BSC 0.3543 BSC\nD1(2)(5)7.00 BSC 0.2756 BSC\nE(4)9.00 BSC 0.3543 BSC\nE1(2)(5)7.00 BSC 0.2756 BSC\ne  0.80 BSC  0.0315 BSC\nL 0.45 0.60 0.75 0.0177 0.0236 0.0295\nL1 1.00 REF 0.0394 REF\nN(13)32\nθ 0° 3.5° 7° 0° 3.5° 7°\nθ1 0 ° -- 0 ° --\nθ2 11° 12° 13° 11° 12° 13°\nθ3 11° 12° 13° 11° 12° 13°\nR1 0.08 - - 0.0031 - -\nR2 0.08 - 0.20 0.0031 - 0.0079\nS 0.20 - - 0.0079 - -\naaa(1)(7)0.20 0.0079\nbbb(1)(7)0.20 0.0079\nccc(1)(7)0.10 0.0039\nddd(1)(7)0.20 0.0079\nDS12469 Rev 9 189/198STM32L412xx Package information\n193Notes:\n1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.\n2. The Top package body size may be smaller than the bottom package size by as much \nas 0.15 mm.\n3. Datums A-B and D to be determined at datum plane H.\n4. To be determined at seating datum plane C.\n5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash \nor protrusions is “0.25 mm” per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.\n6. Details of pin 1 identifier are optional but must be located within the zone indicated.\n7. All Dimensions are in millimeters.\n8. No intrusion allo wed inwards the leads.\n9. Dimension “b” does not include dambar protrusion. Allowable dambar protrusion shall \nnot cause the lead width to exceed the ma ximum “b” dimension by more than 0.08 mm. \nDambar cannot be located on the lower ra dius or the foot. Minimum space between \nprotrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.\n10. Exact shape of each corner is optional.\n11. These dimensions apply to the flat sect ion of the lead between 0.10 mm and 0.25 mm \nfrom the lead tip.\n12. A1 is defined as the distance from the s eating plane to the lowest point on the package \nbody.\n13. “N” is the number of terminal po sitions for the specified body size.\n14. Values in inches are converted from mm and rounded to 4 decimal digits.\n15. Drawing is not to scale.\nFigure 61. LQFP32 - Recommended footprint\n1. Dimensions are expr essed in millimeters.5V_LQFP32_FP_V31 891617 24\n25\n32\n1.200.50\n6.10\n9.700.807.300.309.70\nPackage information STM32L412xx\n190/198 DS12469 Rev 9Device marking\nThe following figure shows the locations and orie ntation of the marking areas versus pin 1. It \nalso gives an example of topside marking.\nThe printed markings may differ depending on the supply chain.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 62. LQFP32 marking (package top view)\n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST  is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for th e customer using any of these engineering samples in \nproduction. ST’s Quality department must be contacte d prior to any decision to use these engineering \nsamples to run a qualification activity.06\x17\x1c\x19\x1c\x1c9\x14\'DWH\x03FRGH\n3LQ\x03\x14\x03LGHQWLILHU\x17\x14\x15.%7\x193URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n5HYLVLRQ\x03FRGH\n$670\x16\x15/\n<::\nDS12469 Rev 9 191/198STM32L412xx Package information\n1937.8 Thermal characteristics\nThe maximum chip-junction temperature, TJ max, in degrees Celsius, may be calculated \nusing the following equation:\nTJ max = TA max + (PD max x ΘJA)\nWhere:\n• TA max is the maximum ambient temperature in °C,\n•ΘJA is the package junction-to-ambi ent thermal resistance, in °C/W,\n• PD max is the sum of PINT max and PI/O max (PD max = PINT max + PI/Omax),\n• PINT max is the product of all IDDXXX and VDDXXX , expressed in Watts. This is the \nmaximum chip internal power.\nPI/O max represents the maximum power dissipation on output pins where:\nPI/O max  = Σ (VOL × IOL) + Σ ((VDDIOx – VOH) × IOH),\ntaking into account the actual VOL / IOL and VOH / IOH of the I/Os at low and high level in the \napplication.\n          \n7.8.1 Reference document\nJESD51-2 Integrated Circuits Thermal Test  Method Environment Conditions - Natural \nConvection (Still Air). Ava ilable from www.jedec.org\n7.8.2 Selecting the product temperature range\nWhen ordering the microcontroller, the temperature range is specified in the ordering \ninformation scheme shown in Section  8: Ordering information .\nEach temperature range suffix corresponds to a specific guaranteed ambient temperature at \nmaximum dissipation and, to a spec ific maximum junction temperature.Table 103. Package thermal characteristics \nSymbol Parameter Value Unit\nΘJAThermal resistance junction-ambient  \nLQFP64 - 10 × 10 mm / 0.5 mm pitch66\n°C/WThermal resistance junction-ambient  \nUFBGA64 - 5 × 5 mm / 0.5 mm pitch63\nThermal resistance junction-ambient  \nUFQFPN48 - 7 × 7 mm / 0.5 mm pitch30\nThermal resistance junction-ambient  \nLQFP48 - 7 × 7 mm / 0.5 mm pitch68\nThermal resistance junction-ambient  \nWLCSP36 - 2.58 x 3.07 mm / 0.4 mm pitch85\nThermal resistance junction-ambient  \nLQFP32 - 7 x 7 / 0.8 mm pitch68\nThermal resistance junction-ambient  \nUFQFPN32- 5 × 5 mm / 0.5 mm pitch37\nPackage information STM32L412xx\n192/198 DS12469 Rev 9As applications do not commonly use the STM32L 412xx at maximum dissipat ion, it is useful \nto calculate the exact power consumption and junction temperature to determine which temperature range is best suited to the application.\nThe following examples show how to calculat e the temperature range needed for a given \napplication.\nExample 1: High-performance application\nAssuming the following ap plication conditions:\nMaximum ambient temperature TAmax = 72 °C (measured according to JESD51-2), \nIDDmax  = 50 mA, VDD = 3.5 V, maximum 20 I/Os used at the same time in output at low \nlevel with IOL = 8 mA, VOL = 0.4 V and maximum 8 I/Os used at the same time in output \nat low level with IOL = 20 mA, VOL= 1.3 V\nPINTmax  = 50 mA × 3.5 V = 175 mW\nPIOmax  = 20 × 8 mA × 0.4 V + 8 × 20 mA × 1.3 V = 272 mW\nThis gives: PINTmax  = 175 mW and PIOmax  = 272 mW:\nPDmax  = 175 + 272 = 447 mW\nUsing the values obtained in Table  103 TJmax is calculated as follows:\n– For LQFP64, 66 °C/W T\nJmax = 72 °C + (66 °C/W × 447 mW) = 72 °C + 29.502 °C = 101.502 °C\nThis is within the range of the suffix 6 version parts (–40 < TJ < 105 °C) see Section  8: \nOrdering information .\nIn this case, parts must be ordered at least with the temperature range suffix 6 (see Part \nnumbering).\nNote: With this given PDmax  user can find the TAmax allowed for a given device temperature range \n(order code suffix 6 or 37).\nSuffix 6: TAmax = TJmax - (66°C/W × 447 mW) = 105-29.502 = 75.498 °C\nSuffix 3: TAmax = TJmax - (46°C/W × 447 mW) = 130-29.502 = 100.498 °C\nExample 2: High-temperature application\nUsing the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature T\nJ remains within the \nspecified range.\nAssuming the following ap plication conditions:\nMaximum ambient temperature TAmax = 100 °C (measured according to JESD51-2), \nIDDmax  = 20 mA, VDD = 3.5 V, maximum 20 I/Os used at the same time in output at low \nlevel with IOL = 8 mA, VOL = 0.4 V\nPINTmax  = 20 mA × 3.5 V = 70 mW\nPIOmax  = 20 × 8 mA × 0.4 V = 64 mW\nThis gives: PINTmax  = 70 mW and PIOmax  = 64 mW:\nPDmax  = 70 + 64 = 134 mW\nThus: PDmax  = 134 mW\nDS12469 Rev 9 193/198STM32L412xx Package information\n193Using the values obtained in Table  103 TJmax is calculated as follows:\n– For LQFP64, 66 °C/W \nTJmax = 100 °C + (66 °C/W × 134 mW) = 100 °C + 8.844 °C = 108.844 °C\nThis is above the range of the suffix 6 version parts (–40 < TJ < 105 °C).\nIn this case, parts must be ordered at least with the temperature range suffix 3 (see \nSection  8: Ordering information ) unless we reduce the power dissipation in order to be able \nto use suffix 6 parts.\nOrdering information STM32L412xx\n194/198 DS12469 Rev 98 Ordering information\n          \nFor a list of available options (such as speed,  package) or for further information on any \naspect of this device contact the nearest ST sales office.Table 104. STM32L412xx ordering information scheme \nExample:                         STM32       L         412      R      B      T       6     P   TR\nDevice family\nSTM32 = Arm® based 32-bit microcontroller\nProduct type\nL = ultra-low-power\nDevice subfamily\n412 = STM32L412xx\nPin count\nK = 32 pinsT = 36 pins C = 48 pins\nR = 64 pins\nFlash memory size\nB = 128 KB of flash memory\n8 = 64 KB of flash memory\nPackage\nT = LQFP  ECOPACK2\nU = QFN  ECOPACK2\nI = UFBGA ECOPACK2\nY = CSP ECOPACK2\nTemperature range\n6 = Industrial temperature range, -40 to 85 °C (105 °C junction)\n3 = Industrial temperature range, -40 to 125 °C (130 °C junction)\nOption\nBlank = Standard production with integrated LDO\nP = Dedicated pinout supporting external SMPS\nPacking\nTR = tape and reel\nxxx = programmed parts\nDS12469 Rev 9 195/198STM32L412xx Important security notice\n1959 Important security notice\nThe STMicroelectronics group of companies (ST) places a high value on product security, \nwhich is why the ST product(s) identified in  this documentation may be certified by various \nsecurity certification bodies and/or may impl ement our own security measures as set forth \nherein. However, no level of security certification and/or built-in security measures can \nguarantee that ST products are resistant to  all forms of attacks. As such, it is the \nresponsibility of each of  ST\'s customers to  determine if the level of security provided in an \nST product meets the customer needs both in relation to the ST product alone, as well as \nwhen combined with other components and/or software for the customer end product or \napplication. In partic ular, take note that:\n• ST products may have been certified by one or more security certification bodies, such \nas Platform Security Architecture (www.psace rtified.org) and/or Security Evaluation \nstandard for IoT Platforms (www.trustcb.com ). For details concerning whether the ST \nproduct(s) referenced herein have received  security certification along with the level \nand current status of such certification, eith er visit the relevant certification standards \nwebsite or go to the relevant product page on www.st.com for the most up to date information. As the status and/or level of security certification for an ST product can \nchange from time to time, customers should re-check security certification status/level \nas needed. If an ST product is not shown to  be certified under a particular security \nstandard, customers should not assume it is certified. \n• Certification bodies have the right to evaluate , grant and revoke security certification in \nrelation to ST products. These certification bodies are therefore independently responsible for granting or revoking security  certification for an ST product, and ST \ndoes not take any responsibility for mistak es, evaluations, assessments, testing, or \nother activity carried out by the certific ation body with respect to any ST product. \n• Industry-based cr yptographic algorithms (such as AES, DES, or MD5) and other open \nstandard technologies which may be used in conjunction with an ST product are based on standards which were not developed by ST . ST does not take responsibility for any \nflaws in such cryptographic algorithms or open technologies or for any methods which have been or may be developed to bypass, decrypt or crack such algorithms or technologies. \n• While robust security testing may be done, no level of certification can absolutely \nguarantee protections against all attacks, including, for example, against advanced \nattacks which have not been tested for, again st new or unidentified  forms of attack, or \nagainst any form of attack when using an ST product outside of its specification or intended use, or in conjunction with other components or software which are used by \ncustomer to create their end product or application. ST is not responsible for resistance against such attacks. As such, regardless of  the incorporated security features and/or \nany information or support that may be provided by ST, each customer is solely responsible for determining if the level of attacks tested for meets their needs, both in \nrelation to the ST product alone and when incorporated into a customer end product or application. \n• All security features of ST products (inclusive of any hardware, software, \ndocumentation, and the like), including but not limited to any enhanced security features added by ST, are pr ovided on an "AS IS" BASIS. AS SUCH, TO THE EXTENT \nPERMITTED BY APPLICABLE LAW, ST  DISCLAIMS ALL WARRANTIES, EXPRESS \nOR IMPLIED, INCLUDING BUT NOT LIMI TED TO THE IMPLIED WARRANTIES OF \nMERCHANTABILITY OR FITNESS FOR A PA RTICULAR PURPOSE, unless the \napplicable written and signed contract  terms specifically  provide otherwise.\nRevision history STM32L412xx\n196/198 DS12469 Rev 910 Revision history\n          Table 105. Document revision history \nDate Revision Changes\n02-Oct-2018 1 Initial release.\n18-Oct-2018 2Updated: \n–Features\n–Table 25: Current consumption in Run and Low-power \nrun modes, code with data processing running from \nflash, ART enable (Cache ON Prefetch OFF) , \nTable 27: Current consumption in Run and Low-power run modes, code with data processing running from \nflash, ART disable , Table 29: Current consumption in \nRun and Low-power run modes, code with data processing running from SRAM1 , Table 40: Current \nconsumption in Sleep and Low-power sleep modes, \nflash ON , Table 42: Current consumption in Low-\npower sleep modes, flash in power-down , Table 43: \nCurrent consumption in Stop 2 mode , Table 48: \nCurrent consumption in VBAT mode , Table 49: \nPeripheral current consumption\n03-Dec-2018 3Updated Table 46: Current consumption in Standby \nmode , Table 22: Operating conditions at power-up / \npower-down , Table 23: Embedded reset and power \ncontrol block characteristics , Table 65: EMI \ncharacteristics for fHSE = 8  MHz and fHCLK = 64 MHz .\nRemoved Figure 5: STM32L412Vx, external SMPS \ndevice, LQFP100 pinout\n18-Dec-2018 4 Updated Table 99: WLCSP36 - Mechanical data .\n11-Feb-2019 5Added Figure 15: STM32L412Tx, external SMPS, \nWLCSP36 ballout\n(1).\nUpdated Table 14: STM32L412xx pin definitions .\n03-Jun-2019 6 Updated Table 16: Alternate function AF8 to AF15\n26-Sep-2019 7Updated Table 2: STM32L412xx fa mily device features \nand peripheral counts\n03-Nov-2020 8Updated Table 16: Alternate function AF8 to AF15\nAdded UFBGA64 SMPS in Table 14: STM32L412xx pin \ndefinitions , Figure 9: STM32L412Rx UFBGA64, external \nSMPS, ballout(1)\n23-Dec-2022 9Updated Rich analog peripherals (independent supply)  \non cover page.\nUpdated Section 1: Introduction .\nUpdated Section 3.7: Boot modes .\nAdded Figure 2: Power supply overview .\nUpdated Section 3.15.3: VBAT battery voltage \nmonitoring .\nDS12469 Rev 9 197/198STM32L412xx Revision history\n197          23-Dec-20229\n(continued)Updated Section 3.19: True random number generator \n(RNG) .\nUpdated Section 3.25: Serial peripheral interface (SPI) .\nUpdated Section 3.28: Quad SPI memory interface \n(QUADSPI) .\nAdded Figure 11: STM32L412Cx LQFP48, external \nSMPS, pinout(1).\nUpdated Figure 12: STM32L412Cx UFQFPN48 \npinout(1).\nAdded Figure 13: STM32L412Cx UFQFPN48, external \nSMPS, pinout(1).\nUpdated Figure 17: STM32L412Kx UFQFPN32 \npinout(1).\nAdded Note: .\nUpdated Table 14: STM32L412xx pin definitions .\nUpdated Table 15: Alternate function AF0 to AF7 .\nUpdated Table 16: Alternate function AF8 to AF15 .\nUpdated Table 18: Voltage characteristics .\nUpdated Table 58: MSI oscillator characteristics .\nUpdated Table 65: EMI characteristics for fHSE = 8  \nMHz and fHCLK = 64 MHz .\nAdded Note:  in Section 6.3.14: I/O port characteristics .\nUpdated Section 6.3.14: I/O port characteristics .\nUpdated Table 70: Output voltage characteristics .\nUpdated Figure 32: I/O AC characteristics definition(1).\nUpdated footnote in Table 76: Maximum ADC RAIN .\nUpdated Section 6.3.18: Analog-to-Digital converter \ncharacteristics\nAdded footnote in Table 77: ADC accuracy - limited test \nconditions 1 .\nAdded footnote in Table 78: ADC accuracy - limited test \nconditions 2 .\nAdded footnote in Table 79: ADC accuracy - limited test \nconditions 3 .\nAdded footnote in Table 80: ADC accuracy - limited test \nconditions 4 .\nUpdated Figure 34: ADC accuracy characteristics .\nUpdated Figure 35: Typical connection diagram when \nusing the ADC with FT/TT pi ns featuring analog switch \nfunction .\nUpdated Table 81: COMP characteristics .\nUpdated Table 84: VBAT monitoring characteristics .\nUpdated Section 7: Package information .\nAdded Section 9: Importan t security notice .Table 105. Document revision history (continued)\nDate Revision Changes\nSTM32L412xx\n198/198 DS12469 Rev 9IMPORTANT NOTICE – READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and \nimprovements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant in formation on \nST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of o rder \nacknowledgment.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application  assistance or \nthe design of purchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.\nResale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for  such product.\nST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks . All other product \nor service names are the property of their respective owners.\nInformation in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2022 STMicroelectronics – All rights reserved\n'}]
!==============================================================================!
### STM32L412CBT6P Summary

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Operating Voltage (VDD): 1.71 V to 3.6 V
  - VDD12 (for external SMPS): 1.00 V to 1.32 V
  - VBAT (RTC and backup registers): 1.55 V to 3.6 V

- **Current Ratings:**
  - Supply current in Run mode: Up to 79 µA/MHz (LDO Mode) and 28 µA/MHz (SMPS Mode)
  - Standby mode: 32 nA (with RTC), 245 nA (without RTC)
  - Shutdown mode: 16 nA

- **Power Consumption:**
  - Typical current consumption in Run mode varies based on frequency and mode, e.g., 2.05 mA at 80 MHz.
  - Low-power modes significantly reduce consumption, e.g., 190 µA in Low-power Run mode.

- **Operating Temperature Range:**
  - Ambient: -40 °C to +85 °C / -40 °C to +125 °C (depending on the variant)
  - Junction: -40 °C to +105 °C / -40 °C to +130 °C

- **Package Type:**
  - Available in multiple packages: LQFP64, UFBGA64, LQFP48, UFQFPN48, WLCSP36, UFQFPN32, LQFP32.

- **Special Features:**
  - Ultra-low-power consumption with FlexPowerControl.
  - Arm® Cortex®-M4 core with FPU, capable of 100 DMIPS.
  - Rich set of peripherals including ADCs, timers, communication interfaces (I2C, SPI, USART), and capacitive sensing channels.
  - Integrated brown-out reset (BOR) and voltage regulators.
  - True random number generator and CRC calculation unit.
  - Development support via JTAG and SWD.

- **Moisture Sensitive Level (MSL):**
  - Compliant with JEDEC J-STD-020E.

**Description:**
The STM32L412CBT6P is an ultra-low-power microcontroller based on the Arm® Cortex®-M4 architecture. It operates at frequencies up to 80 MHz and features a floating-point unit (FPU) for enhanced computational performance. The device integrates a variety of peripherals, including high-speed flash memory (up to 128 KB), SRAM (40 KB), and rich analog functionalities, making it suitable for low-power applications.

**Typical Applications:**
The STM32L412CBT6P is designed for a wide range of applications, particularly in the fields of:
- **Wearable Devices:** Due to its low power consumption and integrated sensors.
- **IoT Devices:** For smart home applications, environmental monitoring, and remote sensing.
- **Medical Devices:** Such as portable health monitoring systems.
- **Industrial Automation:** For sensor data acquisition and control systems.
- **Consumer Electronics:** Including smart appliances and energy management systems.

This microcontroller is ideal for applications requiring efficient power management, high performance, and a rich set of features in a compact form factor.