#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Fri Nov 13 09:18:07 2020
# Process ID: 2656
# Log file: C:/Users/fjsda/Studying/FPGA/Encoder/planAhead_run_1/planAhead.log
# Journal file: C:/Users/fjsda/Studying/FPGA/Encoder/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/fjsda/Studying/FPGA/Encoder/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list {A[1]} {A[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {F[3]} {F[2]} {F[1]} {F[0]}]]
startgroup
set_property package_pin P114 [get_ports {A[1]}]
endgroup
startgroup
set_property package_pin P121 [get_ports {A[0]}]
endgroup
startgroup
set_property package_pin P98 [get_ports {F[3]}]
endgroup
startgroup
set_property package_pin P93 [get_ports {F[2]}]
endgroup
startgroup
set_property package_pin P95 [get_ports {F[1]}]
endgroup
startgroup
set_property package_pin P88 [get_ports {F[0]}]
endgroup
save_constraints
